
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032956                       # Number of seconds simulated
sim_ticks                                 32955810240                       # Number of ticks simulated
final_tick                               604458733359                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  54957                       # Simulator instruction rate (inst/s)
host_op_rate                                    71640                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 794861                       # Simulator tick rate (ticks/s)
host_mem_usage                               16898528                       # Number of bytes of host memory used
host_seconds                                 41461.10                       # Real time elapsed on the host
sim_insts                                  2278578174                       # Number of instructions simulated
sim_ops                                    2970267283                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1576448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       366720                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1947008                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       557568                       # Number of bytes written to this memory
system.physmem.bytes_written::total            557568                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12316                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2865                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15211                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4356                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4356                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        62144                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     47835207                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        54376                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11127628                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                59079355                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        62144                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        54376                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             116520                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16918655                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16918655                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16918655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        62144                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     47835207                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        54376                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11127628                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               75998010                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                79030721                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28422912                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24852406                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1799844                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14172512                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13665771                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2044470                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56680                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33511968                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158154356                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28422912                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15710241                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32556406                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8839838                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3873094                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16519946                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       714539                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76971220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.365334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.171403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44414814     57.70%     57.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1614935      2.10%     59.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2949321      3.83%     63.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2767083      3.59%     67.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4553626      5.92%     73.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4745847      6.17%     79.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1125718      1.46%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          849199      1.10%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13950677     18.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76971220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359644                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.001176                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34562161                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3748553                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31509700                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       126251                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7024545                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3092726                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5204                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176967051                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1381                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7024545                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36012408                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1335677                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       423323                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30171277                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2003981                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172316699                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690395                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       802339                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228797020                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784314648                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784314648                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79900848                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20306                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9937                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5376246                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26505005                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5760178                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96979                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1963438                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163081655                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137643636                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       181153                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48926176                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134347053                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76971220                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.788248                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840725                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26633883     34.60%     34.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14349936     18.64%     53.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12542291     16.29%     69.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7669990      9.96%     79.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8023452     10.42%     89.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4726216      6.14%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2085946      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       557464      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       382042      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76971220                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541534     66.28%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175151     21.44%     87.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100394     12.29%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107967928     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085424      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23688457     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4891906      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137643636                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.741647                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             817079                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005936                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353256724                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212028116                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133156445                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138460715                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338794                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7574934                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          809                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          426                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1406823                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7024545                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         762037                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        56525                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163101517                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190272                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26505005                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5760178                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9937                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30270                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          201                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          426                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       956882                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1061711                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2018593                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135073638                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22767279                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2569998                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27540558                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20414150                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4773279                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.709128                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133305857                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133156445                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81830322                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199711443                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.684869                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409743                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49490555                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1804599                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69946675                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.624260                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.319590                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32136666     45.94%     45.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14846047     21.22%     67.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8305113     11.87%     79.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2814447      4.02%     83.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2694237      3.85%     86.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1123916      1.61%     88.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3009342      4.30%     92.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       875865      1.25%     94.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4141042      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69946675                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4141042                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228907773                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333234599                       # The number of ROB writes
system.switch_cpus0.timesIdled                  28224                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2059501                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.790307                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.790307                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.265331                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.265331                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624810910                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174545026                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182382897                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                79030721                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        29241513                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23839440                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1952502                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12291367                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11411406                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3151962                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        86507                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     29255701                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             160652749                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           29241513                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14563368                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35667458                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10381925                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4760752                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14438546                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       944333                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     78089340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.549035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.296127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42421882     54.32%     54.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2364222      3.03%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4389688      5.62%     62.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4397055      5.63%     68.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2723864      3.49%     72.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2175307      2.79%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1356771      1.74%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1279347      1.64%     78.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16981204     21.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     78089340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.370002                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.032789                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        30499891                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4705662                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34268392                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       210322                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8405072                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4947604                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          316                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     192743747                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1590                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8405072                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        32706393                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         926208                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       751910                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32229408                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3070345                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     185901403                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1279119                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       938252                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    261105809                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    867259011                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    867259011                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    161308368                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        99797403                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33061                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        15882                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8543906                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17185859                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8782838                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       109577                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2963772                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         175211619                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        31764                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        139534307                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       275874                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     59314312                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    181383429                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     78089340                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.786855                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897960                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26587151     34.05%     34.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17039545     21.82%     55.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11228551     14.38%     70.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7370040      9.44%     79.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7787032      9.97%     89.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3735790      4.78%     94.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2977823      3.81%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       673740      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       689668      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     78089340                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         869212     72.53%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        164892     13.76%     86.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       164289     13.71%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    116713131     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1874171      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15882      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13498599      9.67%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7432524      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     139534307                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.765570                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1198393                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008589                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    358632220                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    234558005                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    136330021                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     140732700                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       433633                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6670263                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1845                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          311                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2121336                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8405072                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         472498                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        83363                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    175243390                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       346801                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17185859                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8782838                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        15882                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         65369                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          311                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1220783                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1083766                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2304549                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    137677991                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12879111                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1856315                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20134809                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19521849                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7255698                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.742082                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             136372970                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            136330021                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86873071                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        249323723                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.725026                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348435                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     93946135                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    115675219                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59568562                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31764                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1976029                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69684268                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.659990                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150873                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26270683     37.70%     37.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19598999     28.13%     65.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8144217     11.69%     77.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4062987      5.83%     83.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4049556      5.81%     89.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1635781      2.35%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1637964      2.35%     93.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       878736      1.26%     95.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3405345      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69684268                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     93946135                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     115675219                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17177095                       # Number of memory references committed
system.switch_cpus1.commit.loads             10515593                       # Number of loads committed
system.switch_cpus1.commit.membars              15882                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16696605                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        104214356                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2385857                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3405345                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           241522704                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          358898080                       # The number of ROB writes
system.switch_cpus1.timesIdled                  29168                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 941381                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           93946135                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            115675219                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     93946135                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.841234                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.841234                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.188729                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.188729                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       618458299                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      189397943                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      177056778                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31764                       # number of misc regfile writes
system.l20.replacements                         12332                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          252330                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28716                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.787087                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          829.685826                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.126473                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6016.600037                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9523.587664                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.050640                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000862                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.367224                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.581274                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        37253                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  37253                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           11493                       # number of Writeback hits
system.l20.Writeback_hits::total                11493                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        37253                       # number of demand (read+write) hits
system.l20.demand_hits::total                   37253                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        37253                       # number of overall hits
system.l20.overall_hits::total                  37253                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12316                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12332                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12316                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12332                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12316                       # number of overall misses
system.l20.overall_misses::total                12332                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2169862                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1236212138                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1238382000                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2169862                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1236212138                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1238382000                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2169862                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1236212138                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1238382000                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49569                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49585                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        11493                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            11493                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49569                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49585                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49569                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49585                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.248462                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.248704                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.248462                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.248704                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.248462                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.248704                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 135616.375000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 100374.483436                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 100420.207590                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 135616.375000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 100374.483436                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 100420.207590                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 135616.375000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 100374.483436                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 100420.207590                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2013                       # number of writebacks
system.l20.writebacks::total                     2013                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12316                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12332                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12316                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12332                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12316                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12332                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2049489                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1143723280                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1145772769                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2049489                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1143723280                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1145772769                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2049489                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1143723280                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1145772769                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.248462                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.248704                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.248462                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.248704                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.248462                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.248704                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 128093.062500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92864.832738                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 92910.539166                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 128093.062500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 92864.832738                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 92910.539166                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 128093.062500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 92864.832738                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 92910.539166                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2879                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          458251                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19263                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.789181                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1024.012769                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.995801                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1413.850164                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         13932.141266                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.062501                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000854                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.086295                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.850350                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        33660                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  33660                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10032                       # number of Writeback hits
system.l21.Writeback_hits::total                10032                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        33660                       # number of demand (read+write) hits
system.l21.demand_hits::total                   33660                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        33660                       # number of overall hits
system.l21.overall_hits::total                  33660                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2865                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2879                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2865                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2879                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2865                       # number of overall misses
system.l21.overall_misses::total                 2879                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1224084                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    299834963                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      301059047                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1224084                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    299834963                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       301059047                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1224084                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    299834963                       # number of overall miss cycles
system.l21.overall_miss_latency::total      301059047                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        36525                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              36539                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10032                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10032                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        36525                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               36539                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        36525                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              36539                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.078439                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.078793                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.078439                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.078793                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.078439                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.078793                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 87434.571429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 104654.437347                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 104570.700590                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 87434.571429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 104654.437347                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 104570.700590                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 87434.571429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 104654.437347                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 104570.700590                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2343                       # number of writebacks
system.l21.writebacks::total                     2343                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2865                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2879                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2865                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2879                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2865                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2879                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1117118                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    277875183                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    278992301                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1117118                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    277875183                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    278992301                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1117118                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    277875183                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    278992301                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.078439                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.078793                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.078439                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.078793                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.078439                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.078793                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 79794.142857                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 96989.592670                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 96905.974644                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 79794.142857                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 96989.592670                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 96905.974644                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 79794.142857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 96989.592670                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 96905.974644                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.903649                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016552041                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872103.206262                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.903649                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025487                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.870038                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16519927                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16519927                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16519927                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16519927                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16519927                       # number of overall hits
system.cpu0.icache.overall_hits::total       16519927                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2921011                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2921011                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2921011                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2921011                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2921011                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2921011                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16519946                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16519946                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16519946                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16519946                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16519946                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16519946                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 153737.421053                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 153737.421053                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 153737.421053                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 153737.421053                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 153737.421053                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 153737.421053                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2186139                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2186139                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2186139                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2186139                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2186139                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2186139                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 136633.687500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 136633.687500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 136633.687500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 136633.687500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 136633.687500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 136633.687500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49569                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246455788                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49825                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4946.428259                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.041066                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.958934                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.824379                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.175621                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20673022                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20673022                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9936                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9936                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25006514                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25006514                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25006514                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25006514                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       151717                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       151717                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       151717                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        151717                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       151717                       # number of overall misses
system.cpu0.dcache.overall_misses::total       151717                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   9230641350                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9230641350                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9230641350                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9230641350                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9230641350                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9230641350                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20824739                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20824739                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25158231                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25158231                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25158231                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25158231                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007285                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007285                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006031                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006031                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006031                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006031                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 60841.180290                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 60841.180290                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 60841.180290                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 60841.180290                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 60841.180290                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 60841.180290                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        11493                       # number of writebacks
system.cpu0.dcache.writebacks::total            11493                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       102148                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       102148                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       102148                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       102148                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       102148                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       102148                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49569                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49569                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49569                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49569                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49569                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49569                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1504368431                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1504368431                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1504368431                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1504368431                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1504368431                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1504368431                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 30348.976800                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30348.976800                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 30348.976800                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30348.976800                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 30348.976800                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30348.976800                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.995798                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099078214                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2373819.036717                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995798                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14438530                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14438530                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14438530                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14438530                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14438530                       # number of overall hits
system.cpu1.icache.overall_hits::total       14438530                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1409371                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1409371                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1409371                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1409371                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1409371                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1409371                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14438546                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14438546                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14438546                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14438546                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14438546                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14438546                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 88085.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 88085.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 88085.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 88085.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 88085.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 88085.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1238084                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1238084                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1238084                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1238084                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1238084                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1238084                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 88434.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 88434.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 88434.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 88434.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 88434.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 88434.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 36525                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181049023                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 36781                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4922.351839                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.438379                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.561621                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907962                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092038                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9830565                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9830565                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6630252                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6630252                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15882                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15882                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15882                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15882                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16460817                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16460817                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16460817                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16460817                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        94364                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        94364                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        94364                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         94364                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        94364                       # number of overall misses
system.cpu1.dcache.overall_misses::total        94364                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3299211764                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3299211764                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3299211764                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3299211764                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3299211764                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3299211764                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9924929                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9924929                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6630252                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6630252                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15882                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15882                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15882                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15882                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16555181                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16555181                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16555181                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16555181                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009508                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009508                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005700                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005700                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005700                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005700                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34962.610360                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34962.610360                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34962.610360                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34962.610360                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 34962.610360                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34962.610360                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10032                       # number of writebacks
system.cpu1.dcache.writebacks::total            10032                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        57839                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        57839                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        57839                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        57839                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        57839                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        57839                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        36525                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        36525                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        36525                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        36525                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        36525                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        36525                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    523994904                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    523994904                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    523994904                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    523994904                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    523994904                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    523994904                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003680                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003680                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002206                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002206                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14346.198604                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14346.198604                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14346.198604                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14346.198604                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14346.198604                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14346.198604                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
