// Seed: 3967867571
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_12 = 32'd69,
    parameter id_17 = 32'd67,
    parameter id_20 = 32'd93
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    id_18,
    id_19,
    _id_20
);
  output wire _id_20;
  output wire id_19;
  output wire id_18;
  module_0 modCall_1 (
      id_6,
      id_13,
      id_15
  );
  input wire _id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire _id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  parameter id_21 = 1;
  class id_22;
  endclass
  logic [-1 'b0 : 1 'b0 *  id_17] id_23;
  ;
  logic [id_20 : id_12] id_24;
  always @(negedge id_3 or id_2) begin : LABEL_0
    id_24 <= 1;
  end
  wire id_25;
endmodule
