// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_HH_
#define _myproject_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cos_lut_ap_fixed_12_6_5_3_0_s.h"
#include "sin_lut_ap_fixed_12_6_5_3_0_s.h"
#include "myproject_mul_mul_12s_7ns_18_1_1.h"
#include "myproject_mac_muladd_12s_9ns_13ns_18_1_1.h"
#include "myproject_mac_muladd_12s_9ns_16ns_20_1_1.h"
#include "myproject_mac_muladd_12s_10ns_18ns_18_1_1.h"
#include "myproject_mac_muladd_12s_9ns_11ns_18_1_1.h"
#include "myproject_mac_muladd_12s_7s_18s_18_1_1.h"
#include "myproject_mac_muladd_12s_20s_24ns_24_1_1.h"
#include "myproject_mac_mulsub_14s_14s_18ns_18_1_1.h"
#include "myproject_mul_mul_12s_12s_24_1_1.h"
#include "myproject_mul_mul_14s_14s_28_1_1.h"
#include "myproject_mul_mul_12s_7s_18_1_1.h"
#include "myproject_mac_mul_sub_8s_13s_14s_20_1_1.h"
#include "myproject_mac_muladd_12s_8s_18s_20_1_1.h"
#include "myproject_mac_muladd_18s_7s_24s_25_1_1.h"
#include "myproject_mul_mul_17s_20s_40_1_1.h"
#include "myproject_mul_mul_16s_25s_43_1_1.h"
#include "myproject_mul_mul_16s_18s_34_1_1.h"
#include "myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1.h"

namespace ap_rtl {

struct myproject : public sc_module {
    // Port declarations 18
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > x_V_ap_vld;
    sc_in< sc_lv<192> > x_V;
    sc_out< sc_lv<12> > y_0_V;
    sc_out< sc_logic > y_0_V_ap_vld;
    sc_out< sc_lv<12> > y_1_V;
    sc_out< sc_logic > y_1_V_ap_vld;
    sc_out< sc_lv<12> > y_2_V;
    sc_out< sc_logic > y_2_V_ap_vld;
    sc_out< sc_lv<12> > y_3_V;
    sc_out< sc_logic > y_3_V_ap_vld;
    sc_out< sc_lv<12> > y_4_V;
    sc_out< sc_logic > y_4_V_ap_vld;


    // Module declarations
    myproject(sc_module_name name);
    SC_HAS_PROCESS(myproject);

    ~myproject();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    cos_lut_ap_fixed_12_6_5_3_0_s* grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233;
    cos_lut_ap_fixed_12_6_5_3_0_s* grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242;
    cos_lut_ap_fixed_12_6_5_3_0_s* grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251;
    cos_lut_ap_fixed_12_6_5_3_0_s* grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260;
    cos_lut_ap_fixed_12_6_5_3_0_s* grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269;
    cos_lut_ap_fixed_12_6_5_3_0_s* grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278;
    cos_lut_ap_fixed_12_6_5_3_0_s* grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287;
    cos_lut_ap_fixed_12_6_5_3_0_s* grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296;
    cos_lut_ap_fixed_12_6_5_3_0_s* grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305;
    sin_lut_ap_fixed_12_6_5_3_0_s* grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314;
    sin_lut_ap_fixed_12_6_5_3_0_s* grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323;
    sin_lut_ap_fixed_12_6_5_3_0_s* grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332;
    sin_lut_ap_fixed_12_6_5_3_0_s* grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341;
    sin_lut_ap_fixed_12_6_5_3_0_s* grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350;
    sin_lut_ap_fixed_12_6_5_3_0_s* grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359;
    sin_lut_ap_fixed_12_6_5_3_0_s* grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368;
    sin_lut_ap_fixed_12_6_5_3_0_s* grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377;
    sin_lut_ap_fixed_12_6_5_3_0_s* grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386;
    sin_lut_ap_fixed_12_6_5_3_0_s* grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395;
    myproject_mul_mul_12s_7ns_18_1_1<1,1,12,7,18>* myproject_mul_mul_12s_7ns_18_1_1_U17;
    myproject_mac_muladd_12s_9ns_13ns_18_1_1<1,1,12,9,13,18>* myproject_mac_muladd_12s_9ns_13ns_18_1_1_U18;
    myproject_mac_muladd_12s_9ns_16ns_20_1_1<1,1,12,9,16,20>* myproject_mac_muladd_12s_9ns_16ns_20_1_1_U19;
    myproject_mac_muladd_12s_10ns_18ns_18_1_1<1,1,12,10,18,18>* myproject_mac_muladd_12s_10ns_18ns_18_1_1_U20;
    myproject_mac_muladd_12s_9ns_11ns_18_1_1<1,1,12,9,11,18>* myproject_mac_muladd_12s_9ns_11ns_18_1_1_U21;
    myproject_mac_muladd_12s_7s_18s_18_1_1<1,1,12,7,18,18>* myproject_mac_muladd_12s_7s_18s_18_1_1_U22;
    myproject_mac_muladd_12s_20s_24ns_24_1_1<1,1,12,20,24,24>* myproject_mac_muladd_12s_20s_24ns_24_1_1_U23;
    myproject_mac_mulsub_14s_14s_18ns_18_1_1<1,1,14,14,18,18>* myproject_mac_mulsub_14s_14s_18ns_18_1_1_U24;
    myproject_mul_mul_12s_12s_24_1_1<1,1,12,12,24>* myproject_mul_mul_12s_12s_24_1_1_U25;
    myproject_mul_mul_14s_14s_28_1_1<1,1,14,14,28>* myproject_mul_mul_14s_14s_28_1_1_U26;
    myproject_mul_mul_12s_7s_18_1_1<1,1,12,7,18>* myproject_mul_mul_12s_7s_18_1_1_U27;
    myproject_mac_mul_sub_8s_13s_14s_20_1_1<1,1,8,13,14,20>* myproject_mac_mul_sub_8s_13s_14s_20_1_1_U28;
    myproject_mul_mul_12s_12s_24_1_1<1,1,12,12,24>* myproject_mul_mul_12s_12s_24_1_1_U29;
    myproject_mul_mul_12s_12s_24_1_1<1,1,12,12,24>* myproject_mul_mul_12s_12s_24_1_1_U30;
    myproject_mac_muladd_12s_8s_18s_20_1_1<1,1,12,8,18,20>* myproject_mac_muladd_12s_8s_18s_20_1_1_U31;
    myproject_mac_muladd_18s_7s_24s_25_1_1<1,1,18,7,24,25>* myproject_mac_muladd_18s_7s_24s_25_1_1_U32;
    myproject_mul_mul_17s_20s_40_1_1<1,1,17,20,40>* myproject_mul_mul_17s_20s_40_1_1_U33;
    myproject_mul_mul_16s_25s_43_1_1<1,1,16,25,43>* myproject_mul_mul_16s_25s_43_1_1_U34;
    myproject_mul_mul_16s_18s_34_1_1<1,1,16,18,34>* myproject_mul_mul_16s_18s_34_1_1_U35;
    myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1<1,1,15,14,8,23,24>* myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_U36;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > x_V_ap_vld_in_sig;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<192> > x_V_preg;
    sc_signal< sc_lv<192> > x_V_in_sig;
    sc_signal< sc_logic > x_V_ap_vld_preg;
    sc_signal< sc_logic > x_V_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<12> > p_Val2_10_fu_404_p4;
    sc_signal< sc_lv<12> > p_Val2_10_reg_1563;
    sc_signal< sc_lv<12> > p_Val2_10_reg_1563_pp0_iter1_reg;
    sc_signal< sc_lv<12> > p_Val2_1_fu_422_p4;
    sc_signal< sc_lv<12> > p_Val2_1_reg_1571;
    sc_signal< sc_lv<12> > p_Val2_1_reg_1571_pp0_iter1_reg;
    sc_signal< sc_lv<12> > p_Val2_1_reg_1571_pp0_iter2_reg;
    sc_signal< sc_lv<12> > p_Val2_1_reg_1571_pp0_iter3_reg;
    sc_signal< sc_lv<12> > p_Val2_2_reg_1578;
    sc_signal< sc_lv<12> > p_Val2_2_reg_1578_pp0_iter1_reg;
    sc_signal< sc_lv<12> > p_Val2_2_reg_1578_pp0_iter2_reg;
    sc_signal< sc_lv<12> > p_Val2_2_reg_1578_pp0_iter3_reg;
    sc_signal< sc_lv<12> > p_Val2_3_fu_442_p4;
    sc_signal< sc_lv<12> > p_Val2_3_reg_1591;
    sc_signal< sc_lv<12> > p_Val2_3_reg_1591_pp0_iter1_reg;
    sc_signal< sc_lv<12> > p_Val2_3_reg_1591_pp0_iter2_reg;
    sc_signal< sc_lv<12> > p_Val2_3_reg_1591_pp0_iter3_reg;
    sc_signal< sc_lv<18> > mul_ln1192_fu_1410_p2;
    sc_signal< sc_lv<18> > mul_ln1192_reg_1600;
    sc_signal< sc_lv<12> > p_Val2_7_fu_477_p4;
    sc_signal< sc_lv<12> > p_Val2_7_reg_1605;
    sc_signal< sc_lv<12> > p_Val2_7_reg_1605_pp0_iter1_reg;
    sc_signal< sc_lv<12> > p_Val2_7_reg_1605_pp0_iter2_reg;
    sc_signal< sc_lv<12> > trunc_ln708_6_reg_1617;
    sc_signal< sc_lv<20> > grp_fu_1425_p3;
    sc_signal< sc_lv<20> > ret_V_20_reg_1622;
    sc_signal< sc_lv<12> > trunc_ln708_9_reg_1627;
    sc_signal< sc_lv<12> > trunc_ln708_s_reg_1632;
    sc_signal< sc_lv<18> > sext_ln728_fu_533_p1;
    sc_signal< sc_lv<18> > sext_ln728_reg_1637;
    sc_signal< sc_lv<18> > sext_ln728_reg_1637_pp0_iter2_reg;
    sc_signal< sc_lv<12> > trunc_ln_reg_1642;
    sc_signal< sc_lv<18> > sext_ln1118_13_fu_558_p1;
    sc_signal< sc_lv<18> > sext_ln1118_13_reg_1647;
    sc_signal< sc_lv<12> > trunc_ln708_7_reg_1652;
    sc_signal< sc_lv<13> > lhs_V_2_fu_612_p1;
    sc_signal< sc_lv<13> > lhs_V_2_reg_1657;
    sc_signal< sc_lv<14> > shl_ln_fu_615_p3;
    sc_signal< sc_lv<14> > shl_ln_reg_1662;
    sc_signal< sc_lv<14> > shl_ln_reg_1662_pp0_iter3_reg;
    sc_signal< sc_lv<12> > trunc_ln708_4_reg_1667;
    sc_signal< sc_lv<13> > ret_V_34_fu_735_p2;
    sc_signal< sc_lv<13> > ret_V_34_reg_1672;
    sc_signal< sc_lv<13> > ret_V_34_reg_1672_pp0_iter4_reg;
    sc_signal< sc_lv<8> > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_return;
    sc_signal< sc_lv<8> > p_0_reg_1677;
    sc_signal< sc_lv<8> > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_return;
    sc_signal< sc_lv<8> > p_Val2_s_reg_1684;
    sc_signal< sc_lv<8> > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_return;
    sc_signal< sc_lv<8> > p_4_reg_1689;
    sc_signal< sc_lv<8> > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_return;
    sc_signal< sc_lv<8> > p_Val2_5_reg_1694;
    sc_signal< sc_lv<8> > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_return;
    sc_signal< sc_lv<8> > p_Val2_4_reg_1699;
    sc_signal< sc_lv<8> > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_return;
    sc_signal< sc_lv<8> > p_3_reg_1705;
    sc_signal< sc_lv<8> > p_3_reg_1705_pp0_iter4_reg;
    sc_signal< sc_lv<8> > p_3_reg_1705_pp0_iter5_reg;
    sc_signal< sc_lv<8> > p_3_reg_1705_pp0_iter6_reg;
    sc_signal< sc_lv<8> > p_3_reg_1705_pp0_iter7_reg;
    sc_signal< sc_lv<24> > r_V_14_fu_1477_p2;
    sc_signal< sc_lv<24> > r_V_14_reg_1711;
    sc_signal< sc_lv<28> > r_V_17_fu_1483_p2;
    sc_signal< sc_lv<28> > r_V_17_reg_1717;
    sc_signal< sc_lv<18> > mul_ln728_fu_1489_p2;
    sc_signal< sc_lv<18> > mul_ln728_reg_1722;
    sc_signal< sc_lv<9> > ret_V_16_fu_767_p2;
    sc_signal< sc_lv<9> > ret_V_16_reg_1727;
    sc_signal< sc_lv<15> > ret_V_29_fu_853_p2;
    sc_signal< sc_lv<15> > ret_V_29_reg_1732;
    sc_signal< sc_lv<15> > ret_V_29_reg_1732_pp0_iter5_reg;
    sc_signal< sc_lv<20> > grp_fu_1494_p3;
    sc_signal< sc_lv<20> > ret_V_6_reg_1737;
    sc_signal< sc_lv<8> > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_return;
    sc_signal< sc_lv<8> > p_Val2_6_reg_1742;
    sc_signal< sc_lv<16> > r_V_35_fu_904_p2;
    sc_signal< sc_lv<16> > r_V_35_reg_1747;
    sc_signal< sc_lv<26> > r_V_11_fu_948_p2;
    sc_signal< sc_lv<26> > r_V_11_reg_1753;
    sc_signal< sc_lv<20> > grp_fu_1518_p3;
    sc_signal< sc_lv<20> > ret_V_9_reg_1758;
    sc_signal< sc_lv<24> > add_ln700_1_fu_968_p2;
    sc_signal< sc_lv<24> > add_ln700_1_reg_1763;
    sc_signal< sc_lv<48> > mul_ln700_2_fu_997_p2;
    sc_signal< sc_lv<48> > mul_ln700_2_reg_1768;
    sc_signal< sc_lv<16> > r_V_18_fu_1003_p2;
    sc_signal< sc_lv<16> > r_V_18_reg_1773;
    sc_signal< sc_lv<25> > grp_fu_1526_p3;
    sc_signal< sc_lv<25> > ret_V_38_reg_1778;
    sc_signal< sc_lv<8> > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_return;
    sc_signal< sc_lv<8> > p_5_reg_1783;
    sc_signal< sc_lv<9> > ret_V_23_fu_1036_p2;
    sc_signal< sc_lv<9> > ret_V_23_reg_1788;
    sc_signal< sc_lv<8> > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_return;
    sc_signal< sc_lv<8> > p_7_reg_1793;
    sc_signal< sc_lv<8> > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_return;
    sc_signal< sc_lv<8> > p_10_reg_1798;
    sc_signal< sc_lv<17> > ret_V_28_fu_1045_p2;
    sc_signal< sc_lv<17> > ret_V_28_reg_1803;
    sc_signal< sc_lv<8> > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_return;
    sc_signal< sc_lv<8> > p_1_reg_1808;
    sc_signal< sc_lv<8> > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_return;
    sc_signal< sc_lv<8> > p_2_reg_1813;
    sc_signal< sc_lv<40> > r_V_5_fu_1534_p2;
    sc_signal< sc_lv<40> > r_V_5_reg_1818;
    sc_signal< sc_lv<8> > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_return;
    sc_signal< sc_lv<8> > p_8_reg_1823;
    sc_signal< sc_lv<36> > sub_ln700_fu_1107_p2;
    sc_signal< sc_lv<36> > sub_ln700_reg_1828;
    sc_signal< sc_lv<48> > mul_ln700_3_fu_1116_p2;
    sc_signal< sc_lv<48> > mul_ln700_3_reg_1833;
    sc_signal< sc_lv<43> > r_V_20_fu_1540_p2;
    sc_signal< sc_lv<43> > r_V_20_reg_1838;
    sc_signal< sc_lv<16> > r_V_21_fu_1136_p2;
    sc_signal< sc_lv<16> > r_V_21_reg_1843;
    sc_signal< sc_lv<8> > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_return;
    sc_signal< sc_lv<8> > p_6_reg_1848;
    sc_signal< sc_lv<34> > r_V_25_fu_1546_p2;
    sc_signal< sc_lv<34> > r_V_25_reg_1853;
    sc_signal< sc_lv<16> > r_V_26_fu_1171_p2;
    sc_signal< sc_lv<16> > r_V_26_reg_1858;
    sc_signal< sc_lv<8> > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_return;
    sc_signal< sc_lv<8> > p_11_reg_1863;
    sc_signal< sc_lv<12> > trunc_ln708_1_reg_1868;
    sc_signal< sc_lv<12> > trunc_ln708_1_reg_1868_pp0_iter7_reg;
    sc_signal< sc_lv<12> > trunc_ln708_1_reg_1868_pp0_iter8_reg;
    sc_signal< sc_lv<48> > mul_ln1192_2_fu_1236_p2;
    sc_signal< sc_lv<48> > mul_ln1192_2_reg_1873;
    sc_signal< sc_lv<8> > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_return;
    sc_signal< sc_lv<8> > p_9_reg_1878;
    sc_signal< sc_lv<12> > trunc_ln708_5_reg_1883;
    sc_signal< sc_lv<12> > trunc_ln708_5_reg_1883_pp0_iter7_reg;
    sc_signal< sc_lv<12> > trunc_ln708_5_reg_1883_pp0_iter8_reg;
    sc_signal< sc_lv<53> > mul_ln1192_6_fu_1288_p2;
    sc_signal< sc_lv<53> > mul_ln1192_6_reg_1888;
    sc_signal< sc_lv<16> > r_V_22_fu_1297_p2;
    sc_signal< sc_lv<16> > r_V_22_reg_1893;
    sc_signal< sc_lv<50> > mul_ln1192_9_fu_1309_p2;
    sc_signal< sc_lv<50> > mul_ln1192_9_reg_1898;
    sc_signal< sc_lv<16> > r_V_29_fu_1318_p2;
    sc_signal< sc_lv<16> > r_V_29_reg_1903;
    sc_signal< sc_lv<48> > mul_ln1192_3_fu_1327_p2;
    sc_signal< sc_lv<48> > mul_ln1192_3_reg_1908;
    sc_signal< sc_lv<60> > mul_ln1192_7_fu_1338_p2;
    sc_signal< sc_lv<60> > mul_ln1192_7_reg_1913;
    sc_signal< sc_lv<54> > mul_ln1192_10_fu_1350_p2;
    sc_signal< sc_lv<54> > mul_ln1192_10_reg_1918;
    sc_signal< sc_lv<48> > mul_ln1192_4_fu_1359_p2;
    sc_signal< sc_lv<48> > mul_ln1192_4_reg_1923;
    sc_signal< sc_lv<12> > trunc_ln708_8_reg_1928;
    sc_signal< sc_lv<12> > trunc_ln708_11_reg_1933;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_start;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_done;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_idle;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_ready;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_ce;
    sc_signal< sc_lv<12> > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_input_V;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call75;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call75;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call75;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call75;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call75;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call75;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call75;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call75;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call75;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call75;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp22;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_start;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_done;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_idle;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_ready;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_ce;
    sc_signal< sc_lv<12> > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_input_V;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call80;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call80;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call80;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call80;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call80;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call80;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call80;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call80;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call80;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call80;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp24;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_start;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_done;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_idle;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_ready;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_ce;
    sc_signal< sc_lv<12> > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_input_V;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call99;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call99;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call99;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call99;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call99;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call99;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call99;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call99;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call99;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call99;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp28;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_start;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_done;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_idle;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_ready;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_ce;
    sc_signal< sc_lv<12> > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_input_V;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call117;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call117;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call117;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call117;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call117;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call117;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call117;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call117;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call117;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call117;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp29;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_start;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_done;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_idle;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_ready;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_ce;
    sc_signal< sc_lv<12> > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_input_V;
    sc_signal< sc_lv<8> > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_return;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call39;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call39;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call39;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call39;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call39;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call39;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call39;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call39;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call39;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call39;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp46;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_start;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_done;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_idle;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_ready;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call195;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call195;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call195;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call195;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call195;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call195;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call195;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call195;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call195;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call195;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp65;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_start;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_done;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_idle;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_ready;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call235;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call235;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call235;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call235;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call235;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call235;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call235;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call235;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call235;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call235;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp73;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_start;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_done;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_idle;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_ready;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call210;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call210;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call210;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call210;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call210;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call210;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call210;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call210;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call210;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call210;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp101;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_start;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_done;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_idle;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_ready;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_ce;
    sc_signal< sc_lv<12> > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_input_V;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call251;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call251;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call251;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call251;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call251;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call251;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call251;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call251;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call251;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call251;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp113;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_ce;
    sc_signal< sc_lv<12> > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_input_V;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call29;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call29;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call29;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call29;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call29;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call29;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call29;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call29;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call29;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call29;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp18;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_ce;
    sc_signal< sc_lv<12> > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_input_V;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call85;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call85;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call85;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call85;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call85;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call85;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call85;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call85;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call85;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call85;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp26;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_ce;
    sc_signal< sc_lv<12> > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_input_V;
    sc_signal< sc_lv<8> > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_return;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call177;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call177;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call177;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call177;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call177;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call177;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call177;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call177;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call177;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call177;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp30;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_ce;
    sc_signal< sc_lv<12> > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_input_V;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call95;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call95;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call95;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call95;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call95;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call95;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call95;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call95;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call95;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call95;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp61;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call226;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call226;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call226;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call226;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call226;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call226;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call226;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call226;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call226;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call226;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp72;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call56;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call56;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call56;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call56;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call56;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call56;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call56;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call56;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call56;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call56;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp79;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_ce;
    sc_signal< sc_lv<12> > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_input_V;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call65;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call65;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call65;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call65;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call65;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call65;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call65;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call65;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call65;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call65;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp82;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call109;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call109;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call109;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call109;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call109;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call109;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call109;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call109;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call109;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call109;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp88;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_ce;
    sc_signal< sc_lv<12> > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_input_V;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call114;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call114;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call114;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call114;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call114;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call114;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call114;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call114;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call114;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call114;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp127;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_ce;
    sc_signal< sc_lv<8> > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_return;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call170;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call170;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call170;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call170;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call170;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call170;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call170;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call170;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call170;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call170;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp135;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_start_reg;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_start_reg;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_start_reg;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_start_reg;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_start_reg;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_start_reg;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_start_reg;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_start_reg;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_start_reg;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_start_reg;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_start_reg;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_start_reg;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<18> > grp_fu_1416_p3;
    sc_signal< sc_lv<18> > grp_fu_1433_p3;
    sc_signal< sc_lv<18> > grp_fu_1442_p3;
    sc_signal< sc_lv<18> > grp_fu_1451_p3;
    sc_signal< sc_lv<18> > ret_V_30_fu_536_p2;
    sc_signal< sc_lv<17> > shl_ln1118_3_fu_551_p3;
    sc_signal< sc_lv<15> > shl_ln1118_4_fu_562_p3;
    sc_signal< sc_lv<18> > sext_ln1118_14_fu_569_p1;
    sc_signal< sc_lv<18> > r_V_33_fu_573_p2;
    sc_signal< sc_lv<24> > grp_fu_1459_p3;
    sc_signal< sc_lv<12> > sub_ln703_fu_626_p2;
    sc_signal< sc_lv<13> > rhs_V_3_fu_637_p1;
    sc_signal< sc_lv<13> > ret_V_35_fu_640_p2;
    sc_signal< sc_lv<14> > lhs_V_4_fu_646_p1;
    sc_signal< sc_lv<14> > ret_V_13_fu_650_p2;
    sc_signal< sc_lv<18> > grp_fu_1468_p3;
    sc_signal< sc_lv<18> > sext_ln1118_4_fu_622_p1;
    sc_signal< sc_lv<17> > shl_ln1118_7_fu_681_p3;
    sc_signal< sc_lv<14> > shl_ln1118_8_fu_692_p3;
    sc_signal< sc_lv<18> > sext_ln1118_26_fu_688_p1;
    sc_signal< sc_lv<18> > sext_ln1118_27_fu_699_p1;
    sc_signal< sc_lv<18> > r_V_38_fu_676_p2;
    sc_signal< sc_lv<18> > r_V_39_fu_703_p2;
    sc_signal< sc_lv<18> > add_ln1192_23_fu_709_p2;
    sc_signal< sc_lv<18> > ret_V_44_fu_715_p2;
    sc_signal< sc_lv<13> > rhs_V_2_fu_732_p1;
    sc_signal< sc_lv<14> > lhs_V_3_fu_749_p1;
    sc_signal< sc_lv<14> > ret_V_11_fu_753_p2;
    sc_signal< sc_lv<9> > sext_ln703_5_fu_763_p1;
    sc_signal< sc_lv<10> > tmp_2_fu_794_p3;
    sc_signal< sc_lv<15> > sext_ln1118_8_fu_801_p1;
    sc_signal< sc_lv<15> > sext_ln1118_5_fu_785_p1;
    sc_signal< sc_lv<13> > r_V_fu_779_p1;
    sc_signal< sc_lv<13> > sext_ln1118_7_fu_791_p1;
    sc_signal< sc_lv<13> > add_ln1192_3_fu_811_p2;
    sc_signal< sc_lv<15> > add_ln1192_2_fu_805_p2;
    sc_signal< sc_lv<15> > sext_ln1192_fu_817_p1;
    sc_signal< sc_lv<8> > sext_ln1118_9_fu_827_p0;
    sc_signal< sc_lv<8> > tmp_3_fu_831_p1;
    sc_signal< sc_lv<10> > tmp_3_fu_831_p3;
    sc_signal< sc_lv<11> > sext_ln1118_9_fu_827_p1;
    sc_signal< sc_lv<11> > sext_ln1118_10_fu_839_p1;
    sc_signal< sc_lv<11> > r_V_30_fu_843_p2;
    sc_signal< sc_lv<15> > add_ln1192_fu_821_p2;
    sc_signal< sc_lv<15> > sext_ln1118_11_fu_849_p1;
    sc_signal< sc_lv<13> > r_V_32_fu_862_p2;
    sc_signal< sc_lv<13> > sext_ln703_1_fu_868_p1;
    sc_signal< sc_lv<13> > ret_V_32_fu_871_p2;
    sc_signal< sc_lv<13> > ret_V_fu_877_p2;
    sc_signal< sc_lv<14> > tmp_5_fu_890_p3;
    sc_signal< sc_lv<8> > r_V_35_fu_904_p0;
    sc_signal< sc_lv<16> > sext_ln1116_1_fu_901_p1;
    sc_signal< sc_lv<8> > r_V_35_fu_904_p1;
    sc_signal< sc_lv<24> > r_V_7_fu_1502_p2;
    sc_signal< sc_lv<15> > sext_ln1118_3_fu_782_p1;
    sc_signal< sc_lv<15> > r_V_36_fu_915_p2;
    sc_signal< sc_lv<24> > shl_ln703_fu_910_p2;
    sc_signal< sc_lv<21> > rhs_V_1_fu_921_p3;
    sc_signal< sc_lv<24> > r_V_10_fu_1510_p2;
    sc_signal< sc_lv<26> > shl_ln1118_5_fu_941_p3;
    sc_signal< sc_lv<26> > sext_ln1118_18_fu_938_p1;
    sc_signal< sc_lv<18> > lhs_V_1_fu_957_p3;
    sc_signal< sc_lv<24> > sub_ln1192_fu_929_p2;
    sc_signal< sc_lv<24> > sext_ln1192_6_fu_934_p1;
    sc_signal< sc_lv<26> > shl_ln1118_6_fu_977_p3;
    sc_signal< sc_lv<26> > sext_ln1118_20_fu_974_p1;
    sc_signal< sc_lv<26> > r_V_15_fu_984_p2;
    sc_signal< sc_lv<28> > mul_ln700_2_fu_997_p0;
    sc_signal< sc_lv<26> > mul_ln700_2_fu_997_p1;
    sc_signal< sc_lv<8> > r_V_18_fu_1003_p0;
    sc_signal< sc_lv<16> > sext_ln1118_6_fu_788_p1;
    sc_signal< sc_lv<8> > r_V_18_fu_1003_p1;
    sc_signal< sc_lv<9> > r_V_19_fu_1012_p0;
    sc_signal< sc_lv<18> > sext_ln1116_4_fu_1009_p1;
    sc_signal< sc_lv<9> > r_V_19_fu_1012_p1;
    sc_signal< sc_lv<18> > r_V_19_fu_1012_p2;
    sc_signal< sc_lv<24> > lhs_V_6_fu_1022_p3;
    sc_signal< sc_lv<9> > sext_ln703_6_fu_1033_p1;
    sc_signal< sc_lv<13> > ret_V_28_fu_1045_p0;
    sc_signal< sc_lv<9> > sext_ln1253_fu_1051_p1;
    sc_signal< sc_lv<9> > r_V_34_fu_1054_p2;
    sc_signal< sc_lv<15> > tmp_fu_1063_p3;
    sc_signal< sc_lv<17> > sext_ln1118_15_fu_1060_p1;
    sc_signal< sc_lv<17> > sext_ln700_11_fu_1071_p1;
    sc_signal< sc_lv<17> > ret_V_7_fu_1075_p2;
    sc_signal< sc_lv<20> > mul_ln700_1_fu_1094_p0;
    sc_signal< sc_lv<26> > mul_ln700_1_fu_1094_p1;
    sc_signal< sc_lv<36> > shl_ln1_fu_1100_p3;
    sc_signal< sc_lv<36> > mul_ln700_1_fu_1094_p2;
    sc_signal< sc_lv<16> > mul_ln700_3_fu_1116_p0;
    sc_signal< sc_lv<25> > ret_V_18_fu_1121_p2;
    sc_signal< sc_lv<8> > r_V_21_fu_1136_p0;
    sc_signal< sc_lv<16> > sext_ln1116_5_fu_1133_p1;
    sc_signal< sc_lv<8> > r_V_21_fu_1136_p1;
    sc_signal< sc_lv<9> > r_V_23_fu_1145_p0;
    sc_signal< sc_lv<18> > sext_ln1116_7_fu_1142_p1;
    sc_signal< sc_lv<9> > r_V_23_fu_1145_p1;
    sc_signal< sc_lv<8> > r_V_24_fu_1154_p0;
    sc_signal< sc_lv<16> > sext_ln1116_8_fu_1151_p1;
    sc_signal< sc_lv<8> > r_V_24_fu_1154_p1;
    sc_signal< sc_lv<18> > r_V_23_fu_1145_p2;
    sc_signal< sc_lv<16> > r_V_24_fu_1154_p2;
    sc_signal< sc_lv<8> > r_V_26_fu_1171_p0;
    sc_signal< sc_lv<16> > sext_ln1116_10_fu_1168_p1;
    sc_signal< sc_lv<8> > r_V_26_fu_1171_p1;
    sc_signal< sc_lv<23> > lhs_V_fu_1183_p3;
    sc_signal< sc_lv<8> > r_V_31_fu_1197_p0;
    sc_signal< sc_lv<16> > sext_ln1116_fu_1194_p1;
    sc_signal< sc_lv<8> > r_V_31_fu_1197_p1;
    sc_signal< sc_lv<16> > r_V_31_fu_1197_p2;
    sc_signal< sc_lv<22> > tmp_4_fu_1203_p3;
    sc_signal< sc_lv<24> > grp_fu_1552_p4;
    sc_signal< sc_lv<24> > rhs_V_fu_1211_p1;
    sc_signal< sc_lv<24> > ret_V_31_fu_1215_p2;
    sc_signal< sc_lv<8> > mul_ln1192_2_fu_1236_p0;
    sc_signal< sc_lv<37> > mul_ln1192_2_fu_1236_p1;
    sc_signal< sc_lv<48> > shl_ln700_1_fu_1242_p3;
    sc_signal< sc_lv<44> > tmp_s_fu_1254_p3;
    sc_signal< sc_lv<48> > sub_ln700_1_fu_1249_p2;
    sc_signal< sc_lv<48> > rhs_V_4_fu_1262_p1;
    sc_signal< sc_lv<48> > ret_V_37_fu_1266_p2;
    sc_signal< sc_lv<16> > mul_ln1192_6_fu_1288_p0;
    sc_signal< sc_lv<41> > mul_ln1192_6_fu_1288_p1;
    sc_signal< sc_lv<8> > r_V_22_fu_1297_p0;
    sc_signal< sc_lv<16> > sext_ln1116_6_fu_1294_p1;
    sc_signal< sc_lv<8> > r_V_22_fu_1297_p1;
    sc_signal< sc_lv<16> > mul_ln1192_9_fu_1309_p0;
    sc_signal< sc_lv<34> > mul_ln1192_9_fu_1309_p1;
    sc_signal< sc_lv<8> > r_V_29_fu_1318_p0;
    sc_signal< sc_lv<16> > sext_ln1116_11_fu_1315_p1;
    sc_signal< sc_lv<8> > r_V_29_fu_1318_p1;
    sc_signal< sc_lv<8> > mul_ln1192_3_fu_1327_p0;
    sc_signal< sc_lv<45> > mul_ln1192_3_fu_1327_p1;
    sc_signal< sc_lv<16> > mul_ln1192_7_fu_1338_p0;
    sc_signal< sc_lv<53> > mul_ln1192_7_fu_1338_p1;
    sc_signal< sc_lv<16> > mul_ln1192_10_fu_1350_p0;
    sc_signal< sc_lv<50> > mul_ln1192_10_fu_1350_p1;
    sc_signal< sc_lv<8> > mul_ln1192_4_fu_1359_p0;
    sc_signal< sc_lv<60> > ret_V_41_fu_1364_p2;
    sc_signal< sc_lv<54> > ret_V_45_fu_1379_p2;
    sc_signal< sc_lv<48> > ret_V_33_fu_1394_p2;
    sc_signal< sc_lv<7> > mul_ln1192_fu_1410_p1;
    sc_signal< sc_lv<12> > grp_fu_1416_p0;
    sc_signal< sc_lv<18> > sext_ln1118_24_fu_489_p1;
    sc_signal< sc_lv<9> > grp_fu_1416_p1;
    sc_signal< sc_lv<13> > grp_fu_1416_p2;
    sc_signal< sc_lv<9> > grp_fu_1425_p1;
    sc_signal< sc_lv<16> > grp_fu_1425_p2;
    sc_signal< sc_lv<10> > grp_fu_1433_p1;
    sc_signal< sc_lv<18> > grp_fu_1433_p2;
    sc_signal< sc_lv<12> > grp_fu_1442_p0;
    sc_signal< sc_lv<9> > grp_fu_1442_p1;
    sc_signal< sc_lv<11> > grp_fu_1442_p2;
    sc_signal< sc_lv<7> > grp_fu_1451_p1;
    sc_signal< sc_lv<24> > grp_fu_1459_p2;
    sc_signal< sc_lv<14> > grp_fu_1468_p0;
    sc_signal< sc_lv<18> > sext_ln1118_21_fu_656_p1;
    sc_signal< sc_lv<14> > grp_fu_1468_p1;
    sc_signal< sc_lv<18> > grp_fu_1468_p2;
    sc_signal< sc_lv<12> > r_V_14_fu_1477_p0;
    sc_signal< sc_lv<24> > r_V_13_fu_746_p1;
    sc_signal< sc_lv<12> > r_V_14_fu_1477_p1;
    sc_signal< sc_lv<14> > r_V_17_fu_1483_p0;
    sc_signal< sc_lv<28> > r_V_16_fu_759_p1;
    sc_signal< sc_lv<14> > r_V_17_fu_1483_p1;
    sc_signal< sc_lv<12> > mul_ln728_fu_1489_p0;
    sc_signal< sc_lv<7> > mul_ln728_fu_1489_p1;
    sc_signal< sc_lv<12> > r_V_7_fu_1502_p0;
    sc_signal< sc_lv<24> > r_V_6_fu_776_p1;
    sc_signal< sc_lv<12> > r_V_7_fu_1502_p1;
    sc_signal< sc_lv<12> > r_V_10_fu_1510_p0;
    sc_signal< sc_lv<24> > r_V_9_fu_859_p1;
    sc_signal< sc_lv<12> > r_V_10_fu_1510_p1;
    sc_signal< sc_lv<7> > grp_fu_1526_p1;
    sc_signal< sc_lv<14> > grp_fu_1552_p1;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to8;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<192> ap_const_lv192_lc_1;
    static const sc_lv<32> ap_const_lv32_A8;
    static const sc_lv<32> ap_const_lv32_B3;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_3B;
    static const sc_lv<32> ap_const_lv32_B4;
    static const sc_lv<32> ap_const_lv32_BF;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<12> ap_const_lv12_FE7;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<18> ap_const_lv18_C80;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<12> ap_const_lv12_12;
    static const sc_lv<14> ap_const_lv14_2C;
    static const sc_lv<18> ap_const_lv18_600;
    static const sc_lv<12> ap_const_lv12_FFC;
    static const sc_lv<14> ap_const_lv14_23;
    static const sc_lv<9> ap_const_lv9_1B;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<13> ap_const_lv13_CF;
    static const sc_lv<24> ap_const_lv24_2;
    static const sc_lv<9> ap_const_lv9_1E;
    static const sc_lv<17> ap_const_lv17_B;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<25> ap_const_lv25_6B000;
    static const sc_lv<36> ap_const_lv36_0;
    static const sc_lv<60> ap_const_lv60_FC2000000000000;
    static const sc_lv<54> ap_const_lv54_3F040000000000;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<48> ap_const_lv48_FC8000000000;
    static const sc_lv<18> ap_const_lv18_2D;
    static const sc_lv<18> ap_const_lv18_97;
    static const sc_lv<18> ap_const_lv18_D80;
    static const sc_lv<20> ap_const_lv20_97;
    static const sc_lv<20> ap_const_lv20_4680;
    static const sc_lv<18> ap_const_lv18_138;
    static const sc_lv<18> ap_const_lv18_B7;
    static const sc_lv<18> ap_const_lv18_2C0;
    static const sc_lv<18> ap_const_lv18_3FFD3;
    static const sc_lv<18> ap_const_lv18_3FFD5;
    static const sc_lv<25> ap_const_lv25_1FFFFD5;
    static const sc_lv<16> ap_const_lv16_EC80;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln1192_23_fu_709_p2();
    void thread_add_ln1192_2_fu_805_p2();
    void thread_add_ln1192_3_fu_811_p2();
    void thread_add_ln1192_fu_821_p2();
    void thread_add_ln700_1_fu_968_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp101();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp113();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp127();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp135();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp18();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp22();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp24();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp26();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp28();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp29();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp30();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp46();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp61();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp65();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp72();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp73();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp79();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp82();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp88();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call109();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call114();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call117();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call170();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call177();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call195();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call210();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call226();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call235();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call251();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call29();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call39();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call56();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call65();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call75();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call80();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call85();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call95();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call99();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call109();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call114();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call117();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call170();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call177();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call195();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call210();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call226();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call235();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call251();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call29();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call39();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call56();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call65();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call75();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call80();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call85();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call95();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call99();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call109();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call114();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call117();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call170();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call177();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call195();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call210();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call226();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call235();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call251();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call29();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call39();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call56();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call65();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call75();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call80();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call85();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call95();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call99();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call109();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call114();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call117();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call170();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call177();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call195();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call210();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call226();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call235();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call251();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call29();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call39();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call56();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call65();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call75();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call80();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call85();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call95();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call99();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call109();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call114();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call117();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call170();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call177();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call195();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call210();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call226();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call235();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call251();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call29();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call39();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call56();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call65();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call75();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call80();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call85();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call95();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call99();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call109();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call114();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call117();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call170();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call177();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call195();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call210();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call226();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call235();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call251();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call29();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call39();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call56();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call65();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call75();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call80();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call85();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call95();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call99();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call109();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call114();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call117();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call170();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call177();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call195();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call210();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call226();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call235();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call251();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call29();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call39();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call56();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call65();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call75();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call80();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call85();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call95();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call99();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call109();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call114();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call117();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call170();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call177();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call195();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call210();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call226();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call235();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call251();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call29();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call39();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call56();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call65();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call75();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call80();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call85();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call95();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call99();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call109();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call114();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call117();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call170();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call177();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call195();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call210();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call226();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call235();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call251();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call29();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call39();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call56();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call65();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call75();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call80();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call85();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call95();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call99();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call109();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call114();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call117();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call170();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call177();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call195();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call210();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call226();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call235();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call251();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call29();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call39();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call56();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call65();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call75();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call80();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call85();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call95();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call99();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to8();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_ce();
    void thread_grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_start();
    void thread_grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_input_V();
    void thread_grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_ce();
    void thread_grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_start();
    void thread_grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_input_V();
    void thread_grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_ce();
    void thread_grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_start();
    void thread_grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_input_V();
    void thread_grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_ce();
    void thread_grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_start();
    void thread_grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_input_V();
    void thread_grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_ce();
    void thread_grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_start();
    void thread_grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_input_V();
    void thread_grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_ce();
    void thread_grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_start();
    void thread_grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_ce();
    void thread_grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_start();
    void thread_grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_ce();
    void thread_grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_start();
    void thread_grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_ce();
    void thread_grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_start();
    void thread_grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_input_V();
    void thread_grp_fu_1416_p0();
    void thread_grp_fu_1416_p1();
    void thread_grp_fu_1416_p2();
    void thread_grp_fu_1425_p1();
    void thread_grp_fu_1425_p2();
    void thread_grp_fu_1433_p1();
    void thread_grp_fu_1433_p2();
    void thread_grp_fu_1442_p0();
    void thread_grp_fu_1442_p1();
    void thread_grp_fu_1442_p2();
    void thread_grp_fu_1451_p1();
    void thread_grp_fu_1459_p2();
    void thread_grp_fu_1468_p0();
    void thread_grp_fu_1468_p1();
    void thread_grp_fu_1468_p2();
    void thread_grp_fu_1526_p1();
    void thread_grp_fu_1552_p1();
    void thread_grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_ce();
    void thread_grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_start();
    void thread_grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_input_V();
    void thread_grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_ce();
    void thread_grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_start();
    void thread_grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_input_V();
    void thread_grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_ce();
    void thread_grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_start();
    void thread_grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_input_V();
    void thread_grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_ce();
    void thread_grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_start();
    void thread_grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_input_V();
    void thread_grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_ce();
    void thread_grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_start();
    void thread_grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_ce();
    void thread_grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_start();
    void thread_grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_ce();
    void thread_grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_start();
    void thread_grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_input_V();
    void thread_grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_ce();
    void thread_grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_start();
    void thread_grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_ce();
    void thread_grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_start();
    void thread_grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_input_V();
    void thread_grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_ce();
    void thread_grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_start();
    void thread_lhs_V_1_fu_957_p3();
    void thread_lhs_V_2_fu_612_p1();
    void thread_lhs_V_3_fu_749_p1();
    void thread_lhs_V_4_fu_646_p1();
    void thread_lhs_V_6_fu_1022_p3();
    void thread_lhs_V_fu_1183_p3();
    void thread_mul_ln1192_10_fu_1350_p0();
    void thread_mul_ln1192_10_fu_1350_p1();
    void thread_mul_ln1192_10_fu_1350_p2();
    void thread_mul_ln1192_2_fu_1236_p0();
    void thread_mul_ln1192_2_fu_1236_p1();
    void thread_mul_ln1192_2_fu_1236_p2();
    void thread_mul_ln1192_3_fu_1327_p0();
    void thread_mul_ln1192_3_fu_1327_p1();
    void thread_mul_ln1192_3_fu_1327_p2();
    void thread_mul_ln1192_4_fu_1359_p0();
    void thread_mul_ln1192_4_fu_1359_p2();
    void thread_mul_ln1192_6_fu_1288_p0();
    void thread_mul_ln1192_6_fu_1288_p1();
    void thread_mul_ln1192_6_fu_1288_p2();
    void thread_mul_ln1192_7_fu_1338_p0();
    void thread_mul_ln1192_7_fu_1338_p1();
    void thread_mul_ln1192_7_fu_1338_p2();
    void thread_mul_ln1192_9_fu_1309_p0();
    void thread_mul_ln1192_9_fu_1309_p1();
    void thread_mul_ln1192_9_fu_1309_p2();
    void thread_mul_ln1192_fu_1410_p1();
    void thread_mul_ln700_1_fu_1094_p0();
    void thread_mul_ln700_1_fu_1094_p1();
    void thread_mul_ln700_1_fu_1094_p2();
    void thread_mul_ln700_2_fu_997_p0();
    void thread_mul_ln700_2_fu_997_p1();
    void thread_mul_ln700_2_fu_997_p2();
    void thread_mul_ln700_3_fu_1116_p0();
    void thread_mul_ln700_3_fu_1116_p2();
    void thread_mul_ln728_fu_1489_p0();
    void thread_mul_ln728_fu_1489_p1();
    void thread_p_Val2_10_fu_404_p4();
    void thread_p_Val2_1_fu_422_p4();
    void thread_p_Val2_3_fu_442_p4();
    void thread_p_Val2_7_fu_477_p4();
    void thread_r_V_10_fu_1510_p0();
    void thread_r_V_10_fu_1510_p1();
    void thread_r_V_11_fu_948_p2();
    void thread_r_V_13_fu_746_p1();
    void thread_r_V_14_fu_1477_p0();
    void thread_r_V_14_fu_1477_p1();
    void thread_r_V_15_fu_984_p2();
    void thread_r_V_16_fu_759_p1();
    void thread_r_V_17_fu_1483_p0();
    void thread_r_V_17_fu_1483_p1();
    void thread_r_V_18_fu_1003_p0();
    void thread_r_V_18_fu_1003_p1();
    void thread_r_V_18_fu_1003_p2();
    void thread_r_V_19_fu_1012_p0();
    void thread_r_V_19_fu_1012_p1();
    void thread_r_V_19_fu_1012_p2();
    void thread_r_V_21_fu_1136_p0();
    void thread_r_V_21_fu_1136_p1();
    void thread_r_V_21_fu_1136_p2();
    void thread_r_V_22_fu_1297_p0();
    void thread_r_V_22_fu_1297_p1();
    void thread_r_V_22_fu_1297_p2();
    void thread_r_V_23_fu_1145_p0();
    void thread_r_V_23_fu_1145_p1();
    void thread_r_V_23_fu_1145_p2();
    void thread_r_V_24_fu_1154_p0();
    void thread_r_V_24_fu_1154_p1();
    void thread_r_V_24_fu_1154_p2();
    void thread_r_V_26_fu_1171_p0();
    void thread_r_V_26_fu_1171_p1();
    void thread_r_V_26_fu_1171_p2();
    void thread_r_V_29_fu_1318_p0();
    void thread_r_V_29_fu_1318_p1();
    void thread_r_V_29_fu_1318_p2();
    void thread_r_V_30_fu_843_p2();
    void thread_r_V_31_fu_1197_p0();
    void thread_r_V_31_fu_1197_p1();
    void thread_r_V_31_fu_1197_p2();
    void thread_r_V_32_fu_862_p2();
    void thread_r_V_33_fu_573_p2();
    void thread_r_V_34_fu_1054_p2();
    void thread_r_V_35_fu_904_p0();
    void thread_r_V_35_fu_904_p1();
    void thread_r_V_35_fu_904_p2();
    void thread_r_V_36_fu_915_p2();
    void thread_r_V_38_fu_676_p2();
    void thread_r_V_39_fu_703_p2();
    void thread_r_V_6_fu_776_p1();
    void thread_r_V_7_fu_1502_p0();
    void thread_r_V_7_fu_1502_p1();
    void thread_r_V_9_fu_859_p1();
    void thread_r_V_fu_779_p1();
    void thread_ret_V_11_fu_753_p2();
    void thread_ret_V_13_fu_650_p2();
    void thread_ret_V_16_fu_767_p2();
    void thread_ret_V_18_fu_1121_p2();
    void thread_ret_V_23_fu_1036_p2();
    void thread_ret_V_28_fu_1045_p0();
    void thread_ret_V_28_fu_1045_p2();
    void thread_ret_V_29_fu_853_p2();
    void thread_ret_V_30_fu_536_p2();
    void thread_ret_V_31_fu_1215_p2();
    void thread_ret_V_32_fu_871_p2();
    void thread_ret_V_33_fu_1394_p2();
    void thread_ret_V_34_fu_735_p2();
    void thread_ret_V_35_fu_640_p2();
    void thread_ret_V_37_fu_1266_p2();
    void thread_ret_V_41_fu_1364_p2();
    void thread_ret_V_44_fu_715_p2();
    void thread_ret_V_45_fu_1379_p2();
    void thread_ret_V_7_fu_1075_p2();
    void thread_ret_V_fu_877_p2();
    void thread_rhs_V_1_fu_921_p3();
    void thread_rhs_V_2_fu_732_p1();
    void thread_rhs_V_3_fu_637_p1();
    void thread_rhs_V_4_fu_1262_p1();
    void thread_rhs_V_fu_1211_p1();
    void thread_sext_ln1116_10_fu_1168_p1();
    void thread_sext_ln1116_11_fu_1315_p1();
    void thread_sext_ln1116_1_fu_901_p1();
    void thread_sext_ln1116_4_fu_1009_p1();
    void thread_sext_ln1116_5_fu_1133_p1();
    void thread_sext_ln1116_6_fu_1294_p1();
    void thread_sext_ln1116_7_fu_1142_p1();
    void thread_sext_ln1116_8_fu_1151_p1();
    void thread_sext_ln1116_fu_1194_p1();
    void thread_sext_ln1118_10_fu_839_p1();
    void thread_sext_ln1118_11_fu_849_p1();
    void thread_sext_ln1118_13_fu_558_p1();
    void thread_sext_ln1118_14_fu_569_p1();
    void thread_sext_ln1118_15_fu_1060_p1();
    void thread_sext_ln1118_18_fu_938_p1();
    void thread_sext_ln1118_20_fu_974_p1();
    void thread_sext_ln1118_21_fu_656_p1();
    void thread_sext_ln1118_24_fu_489_p1();
    void thread_sext_ln1118_26_fu_688_p1();
    void thread_sext_ln1118_27_fu_699_p1();
    void thread_sext_ln1118_3_fu_782_p1();
    void thread_sext_ln1118_4_fu_622_p1();
    void thread_sext_ln1118_5_fu_785_p1();
    void thread_sext_ln1118_6_fu_788_p1();
    void thread_sext_ln1118_7_fu_791_p1();
    void thread_sext_ln1118_8_fu_801_p1();
    void thread_sext_ln1118_9_fu_827_p0();
    void thread_sext_ln1118_9_fu_827_p1();
    void thread_sext_ln1192_6_fu_934_p1();
    void thread_sext_ln1192_fu_817_p1();
    void thread_sext_ln1253_fu_1051_p1();
    void thread_sext_ln700_11_fu_1071_p1();
    void thread_sext_ln703_1_fu_868_p1();
    void thread_sext_ln703_5_fu_763_p1();
    void thread_sext_ln703_6_fu_1033_p1();
    void thread_sext_ln728_fu_533_p1();
    void thread_shl_ln1118_3_fu_551_p3();
    void thread_shl_ln1118_4_fu_562_p3();
    void thread_shl_ln1118_5_fu_941_p3();
    void thread_shl_ln1118_6_fu_977_p3();
    void thread_shl_ln1118_7_fu_681_p3();
    void thread_shl_ln1118_8_fu_692_p3();
    void thread_shl_ln1_fu_1100_p3();
    void thread_shl_ln700_1_fu_1242_p3();
    void thread_shl_ln703_fu_910_p2();
    void thread_shl_ln_fu_615_p3();
    void thread_sub_ln1192_fu_929_p2();
    void thread_sub_ln700_1_fu_1249_p2();
    void thread_sub_ln700_fu_1107_p2();
    void thread_sub_ln703_fu_626_p2();
    void thread_tmp_2_fu_794_p3();
    void thread_tmp_3_fu_831_p1();
    void thread_tmp_3_fu_831_p3();
    void thread_tmp_4_fu_1203_p3();
    void thread_tmp_5_fu_890_p3();
    void thread_tmp_fu_1063_p3();
    void thread_tmp_s_fu_1254_p3();
    void thread_x_V_ap_vld_in_sig();
    void thread_x_V_blk_n();
    void thread_x_V_in_sig();
    void thread_y_0_V();
    void thread_y_0_V_ap_vld();
    void thread_y_1_V();
    void thread_y_1_V_ap_vld();
    void thread_y_2_V();
    void thread_y_2_V_ap_vld();
    void thread_y_3_V();
    void thread_y_3_V_ap_vld();
    void thread_y_4_V();
    void thread_y_4_V_ap_vld();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
