Creating prim_pkg.sv
Core file written to prim_pkg.core.
Implementations for primitive clock_gating: xilinx, generic
Inspecting generic module /home/nitin/demonstration/ibex/vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_clock_gating.sv
[Errno 2] No such file or directory: 'verible-verilog-syntax'
Verible parser failed, using regex fallback instead.
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/nitin/demonstration/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/generated/lowrisc_prim_clock_gating-impl_0/prim_clock_gating.sv
Creating core file for primitive clock_gating.
Core file written to /home/nitin/demonstration/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/generated/lowrisc_prim_clock_gating-impl_0/prim_clock_gating.core
Implementations for primitive clock_mux2: generic, xilinx
Inspecting generic module /home/nitin/demonstration/ibex/vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_clock_mux2.sv
[Errno 2] No such file or directory: 'verible-verilog-syntax'
Verible parser failed, using regex fallback instead.
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/nitin/demonstration/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/generated/lowrisc_prim_clock_mux2-impl_0/prim_clock_mux2.sv
Creating core file for primitive clock_mux2.
Core file written to /home/nitin/demonstration/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/generated/lowrisc_prim_clock_mux2-impl_0/prim_clock_mux2.core
Implementations for primitive ram_1p: badbit, generic
Inspecting generic module /home/nitin/demonstration/ibex/vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_ram_1p.sv
[Errno 2] No such file or directory: 'verible-verilog-syntax'
Verible parser failed, using regex fallback instead.
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/nitin/demonstration/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/generated/lowrisc_prim_ram_1p-impl_0/prim_ram_1p.sv
Creating core file for primitive ram_1p.
Core file written to /home/nitin/demonstration/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/generated/lowrisc_prim_ram_1p-impl_0/prim_ram_1p.core
Implementations for primitive ram_2p: generic
Inspecting generic module /home/nitin/demonstration/ibex/vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_ram_2p.sv
[Errno 2] No such file or directory: 'verible-verilog-syntax'
Verible parser failed, using regex fallback instead.
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/nitin/demonstration/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/generated/lowrisc_prim_ram_2p-impl_0/prim_ram_2p.sv
Creating core file for primitive ram_2p.
Core file written to /home/nitin/demonstration/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/generated/lowrisc_prim_ram_2p-impl_0/prim_ram_2p.core
Implementations for primitive and2: generic, xilinx
Inspecting generic module /home/nitin/demonstration/ibex/vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_and2.sv
[Errno 2] No such file or directory: 'verible-verilog-syntax'
Verible parser failed, using regex fallback instead.
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/nitin/demonstration/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/generated/lowrisc_prim_and2-impl_0/prim_and2.sv
Creating core file for primitive and2.
Core file written to /home/nitin/demonstration/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/generated/lowrisc_prim_and2-impl_0/prim_and2.core
Implementations for primitive buf: xilinx, generic
Inspecting generic module /home/nitin/demonstration/ibex/vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_buf.sv
[Errno 2] No such file or directory: 'verible-verilog-syntax'
Verible parser failed, using regex fallback instead.
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/nitin/demonstration/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/generated/lowrisc_prim_buf-impl_0/prim_buf.sv
Creating core file for primitive buf.
Core file written to /home/nitin/demonstration/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/generated/lowrisc_prim_buf-impl_0/prim_buf.core
Implementations for primitive flop: generic, xilinx
Inspecting generic module /home/nitin/demonstration/ibex/vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_flop.sv
[Errno 2] No such file or directory: 'verible-verilog-syntax'
Verible parser failed, using regex fallback instead.
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/nitin/demonstration/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/generated/lowrisc_prim_flop-impl_0/prim_flop.sv
Creating core file for primitive flop.
Core file written to /home/nitin/demonstration/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/generated/lowrisc_prim_flop-impl_0/prim_flop.core

