Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov 14 01:23:58 2024
| Host         : DESKTOP-DNC9NIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ADC_CONTROL_TOP_timing_summary_routed.rpt -pb ADC_CONTROL_TOP_timing_summary_routed.pb -rpx ADC_CONTROL_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : ADC_CONTROL_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     32          
LUTAR-1    Warning           LUT drives async reset alert    5           
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (82)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (55)
5. checking no_input_delay (1)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (82)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: adc_ctrl1/cnv_trig_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl1/dsc_trig_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl1/spi_clk_trig_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_counter_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_counter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_counter_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_counter_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_counter_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_counter_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_outval_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulse_gen_1_SDACLK/ACTIVE_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulse_gen_1_SDACLK/done_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: pulse_gen_1_SDACLK/output_set_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: pulse_gen_1_SDACLK/output_state_reg[0]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: pulse_gen_1_SDACLK/output_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulse_gen_3_DCN/o_pulse_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulse_gen_4_DSC/o_pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (55)
-------------------------------------------------
 There are 55 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.148        0.000                      0                  104        0.176        0.000                      0                  104        2.000        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
MASTER_CLK_IN         {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 2.500}        5.000           200.001         
  clkfbout_clk_wiz_0  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MASTER_CLK_IN                                                                                                                                                          16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0        1.148        0.000                      0                   92        0.176        0.000                      0                   92        2.000        0.000                       0                    66  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        1.387        0.000                      0                   12        0.593        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MASTER_CLK_IN
  To Clock:  MASTER_CLK_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MASTER_CLK_IN
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MASTER_CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulses_generated_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.077ns  (logic 0.766ns (24.895%)  route 2.311ns (75.105%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 3.531 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.628    -0.865    pulse_gen_1_SDACLK/clk_out1
    SLICE_X60Y32         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.347 f  pulse_gen_1_SDACLK/pulses_generated_reg[12]/Q
                         net (fo=2, routed)           0.828     0.481    pulse_gen_1_SDACLK/pulses_generated_reg[12]
    SLICE_X61Y30         LUT5 (Prop_lut5_I1_O)        0.124     0.605 f  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=6, routed)           0.842     1.447    pulse_gen_1_SDACLK/pulses_generated[0]_i_4_n_0
    SLICE_X61Y30         LUT5 (Prop_lut5_I2_O)        0.124     1.571 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=14, routed)          0.642     2.212    pulse_gen_1_SDACLK/done
    SLICE_X60Y30         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.507     3.531    pulse_gen_1_SDACLK/clk_out1
    SLICE_X60Y30         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[4]/C
                         clock pessimism              0.577     4.108    
                         clock uncertainty           -0.224     3.884    
    SLICE_X60Y30         FDRE (Setup_fdre_C_R)       -0.524     3.360    pulse_gen_1_SDACLK/pulses_generated_reg[4]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -2.212    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulses_generated_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.077ns  (logic 0.766ns (24.895%)  route 2.311ns (75.105%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 3.531 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.628    -0.865    pulse_gen_1_SDACLK/clk_out1
    SLICE_X60Y32         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.347 f  pulse_gen_1_SDACLK/pulses_generated_reg[12]/Q
                         net (fo=2, routed)           0.828     0.481    pulse_gen_1_SDACLK/pulses_generated_reg[12]
    SLICE_X61Y30         LUT5 (Prop_lut5_I1_O)        0.124     0.605 f  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=6, routed)           0.842     1.447    pulse_gen_1_SDACLK/pulses_generated[0]_i_4_n_0
    SLICE_X61Y30         LUT5 (Prop_lut5_I2_O)        0.124     1.571 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=14, routed)          0.642     2.212    pulse_gen_1_SDACLK/done
    SLICE_X60Y30         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.507     3.531    pulse_gen_1_SDACLK/clk_out1
    SLICE_X60Y30         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[5]/C
                         clock pessimism              0.577     4.108    
                         clock uncertainty           -0.224     3.884    
    SLICE_X60Y30         FDRE (Setup_fdre_C_R)       -0.524     3.360    pulse_gen_1_SDACLK/pulses_generated_reg[5]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -2.212    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulses_generated_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.077ns  (logic 0.766ns (24.895%)  route 2.311ns (75.105%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 3.531 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.628    -0.865    pulse_gen_1_SDACLK/clk_out1
    SLICE_X60Y32         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.347 f  pulse_gen_1_SDACLK/pulses_generated_reg[12]/Q
                         net (fo=2, routed)           0.828     0.481    pulse_gen_1_SDACLK/pulses_generated_reg[12]
    SLICE_X61Y30         LUT5 (Prop_lut5_I1_O)        0.124     0.605 f  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=6, routed)           0.842     1.447    pulse_gen_1_SDACLK/pulses_generated[0]_i_4_n_0
    SLICE_X61Y30         LUT5 (Prop_lut5_I2_O)        0.124     1.571 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=14, routed)          0.642     2.212    pulse_gen_1_SDACLK/done
    SLICE_X60Y30         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.507     3.531    pulse_gen_1_SDACLK/clk_out1
    SLICE_X60Y30         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[6]/C
                         clock pessimism              0.577     4.108    
                         clock uncertainty           -0.224     3.884    
    SLICE_X60Y30         FDRE (Setup_fdre_C_R)       -0.524     3.360    pulse_gen_1_SDACLK/pulses_generated_reg[6]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -2.212    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulses_generated_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.077ns  (logic 0.766ns (24.895%)  route 2.311ns (75.105%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 3.531 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.628    -0.865    pulse_gen_1_SDACLK/clk_out1
    SLICE_X60Y32         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.347 f  pulse_gen_1_SDACLK/pulses_generated_reg[12]/Q
                         net (fo=2, routed)           0.828     0.481    pulse_gen_1_SDACLK/pulses_generated_reg[12]
    SLICE_X61Y30         LUT5 (Prop_lut5_I1_O)        0.124     0.605 f  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=6, routed)           0.842     1.447    pulse_gen_1_SDACLK/pulses_generated[0]_i_4_n_0
    SLICE_X61Y30         LUT5 (Prop_lut5_I2_O)        0.124     1.571 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=14, routed)          0.642     2.212    pulse_gen_1_SDACLK/done
    SLICE_X60Y30         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.507     3.531    pulse_gen_1_SDACLK/clk_out1
    SLICE_X60Y30         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[7]/C
                         clock pessimism              0.577     4.108    
                         clock uncertainty           -0.224     3.884    
    SLICE_X60Y30         FDRE (Setup_fdre_C_R)       -0.524     3.360    pulse_gen_1_SDACLK/pulses_generated_reg[7]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -2.212    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulses_generated_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 0.766ns (26.067%)  route 2.173ns (73.933%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 3.531 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.628    -0.865    pulse_gen_1_SDACLK/clk_out1
    SLICE_X60Y32         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.347 f  pulse_gen_1_SDACLK/pulses_generated_reg[12]/Q
                         net (fo=2, routed)           0.828     0.481    pulse_gen_1_SDACLK/pulses_generated_reg[12]
    SLICE_X61Y30         LUT5 (Prop_lut5_I1_O)        0.124     0.605 f  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=6, routed)           0.842     1.447    pulse_gen_1_SDACLK/pulses_generated[0]_i_4_n_0
    SLICE_X61Y30         LUT5 (Prop_lut5_I2_O)        0.124     1.571 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=14, routed)          0.503     2.074    pulse_gen_1_SDACLK/done
    SLICE_X60Y29         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.507     3.531    pulse_gen_1_SDACLK/clk_out1
    SLICE_X60Y29         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[0]/C
                         clock pessimism              0.577     4.108    
                         clock uncertainty           -0.224     3.884    
    SLICE_X60Y29         FDRE (Setup_fdre_C_R)       -0.524     3.360    pulse_gen_1_SDACLK/pulses_generated_reg[0]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -2.074    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulses_generated_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 0.766ns (26.067%)  route 2.173ns (73.933%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 3.531 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.628    -0.865    pulse_gen_1_SDACLK/clk_out1
    SLICE_X60Y32         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.347 f  pulse_gen_1_SDACLK/pulses_generated_reg[12]/Q
                         net (fo=2, routed)           0.828     0.481    pulse_gen_1_SDACLK/pulses_generated_reg[12]
    SLICE_X61Y30         LUT5 (Prop_lut5_I1_O)        0.124     0.605 f  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=6, routed)           0.842     1.447    pulse_gen_1_SDACLK/pulses_generated[0]_i_4_n_0
    SLICE_X61Y30         LUT5 (Prop_lut5_I2_O)        0.124     1.571 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=14, routed)          0.503     2.074    pulse_gen_1_SDACLK/done
    SLICE_X60Y29         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.507     3.531    pulse_gen_1_SDACLK/clk_out1
    SLICE_X60Y29         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[1]/C
                         clock pessimism              0.577     4.108    
                         clock uncertainty           -0.224     3.884    
    SLICE_X60Y29         FDRE (Setup_fdre_C_R)       -0.524     3.360    pulse_gen_1_SDACLK/pulses_generated_reg[1]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -2.074    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulses_generated_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 0.766ns (26.067%)  route 2.173ns (73.933%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 3.531 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.628    -0.865    pulse_gen_1_SDACLK/clk_out1
    SLICE_X60Y32         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.347 f  pulse_gen_1_SDACLK/pulses_generated_reg[12]/Q
                         net (fo=2, routed)           0.828     0.481    pulse_gen_1_SDACLK/pulses_generated_reg[12]
    SLICE_X61Y30         LUT5 (Prop_lut5_I1_O)        0.124     0.605 f  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=6, routed)           0.842     1.447    pulse_gen_1_SDACLK/pulses_generated[0]_i_4_n_0
    SLICE_X61Y30         LUT5 (Prop_lut5_I2_O)        0.124     1.571 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=14, routed)          0.503     2.074    pulse_gen_1_SDACLK/done
    SLICE_X60Y29         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.507     3.531    pulse_gen_1_SDACLK/clk_out1
    SLICE_X60Y29         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[2]/C
                         clock pessimism              0.577     4.108    
                         clock uncertainty           -0.224     3.884    
    SLICE_X60Y29         FDRE (Setup_fdre_C_R)       -0.524     3.360    pulse_gen_1_SDACLK/pulses_generated_reg[2]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -2.074    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulses_generated_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 0.766ns (26.067%)  route 2.173ns (73.933%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 3.531 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.628    -0.865    pulse_gen_1_SDACLK/clk_out1
    SLICE_X60Y32         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.347 f  pulse_gen_1_SDACLK/pulses_generated_reg[12]/Q
                         net (fo=2, routed)           0.828     0.481    pulse_gen_1_SDACLK/pulses_generated_reg[12]
    SLICE_X61Y30         LUT5 (Prop_lut5_I1_O)        0.124     0.605 f  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=6, routed)           0.842     1.447    pulse_gen_1_SDACLK/pulses_generated[0]_i_4_n_0
    SLICE_X61Y30         LUT5 (Prop_lut5_I2_O)        0.124     1.571 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=14, routed)          0.503     2.074    pulse_gen_1_SDACLK/done
    SLICE_X60Y29         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.507     3.531    pulse_gen_1_SDACLK/clk_out1
    SLICE_X60Y29         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[3]/C
                         clock pessimism              0.577     4.108    
                         clock uncertainty           -0.224     3.884    
    SLICE_X60Y29         FDRE (Setup_fdre_C_R)       -0.524     3.360    pulse_gen_1_SDACLK/pulses_generated_reg[3]
  -------------------------------------------------------------------
                         required time                          3.360    
                         arrival time                          -2.074    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.316ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulses_generated_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.766ns (26.091%)  route 2.170ns (73.909%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 3.534 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.628    -0.865    pulse_gen_1_SDACLK/clk_out1
    SLICE_X60Y32         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.347 f  pulse_gen_1_SDACLK/pulses_generated_reg[12]/Q
                         net (fo=2, routed)           0.828     0.481    pulse_gen_1_SDACLK/pulses_generated_reg[12]
    SLICE_X61Y30         LUT5 (Prop_lut5_I1_O)        0.124     0.605 f  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=6, routed)           0.842     1.447    pulse_gen_1_SDACLK/pulses_generated[0]_i_4_n_0
    SLICE_X61Y30         LUT5 (Prop_lut5_I2_O)        0.124     1.571 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=14, routed)          0.500     2.071    pulse_gen_1_SDACLK/done
    SLICE_X60Y32         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.510     3.534    pulse_gen_1_SDACLK/clk_out1
    SLICE_X60Y32         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[12]/C
                         clock pessimism              0.601     4.135    
                         clock uncertainty           -0.224     3.911    
    SLICE_X60Y32         FDRE (Setup_fdre_C_R)       -0.524     3.387    pulse_gen_1_SDACLK/pulses_generated_reg[12]
  -------------------------------------------------------------------
                         required time                          3.387    
                         arrival time                          -2.071    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.316ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulses_generated_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.766ns (26.091%)  route 2.170ns (73.909%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 3.534 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.628    -0.865    pulse_gen_1_SDACLK/clk_out1
    SLICE_X60Y32         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.347 f  pulse_gen_1_SDACLK/pulses_generated_reg[12]/Q
                         net (fo=2, routed)           0.828     0.481    pulse_gen_1_SDACLK/pulses_generated_reg[12]
    SLICE_X61Y30         LUT5 (Prop_lut5_I1_O)        0.124     0.605 f  pulse_gen_1_SDACLK/pulses_generated[0]_i_4/O
                         net (fo=6, routed)           0.842     1.447    pulse_gen_1_SDACLK/pulses_generated[0]_i_4_n_0
    SLICE_X61Y30         LUT5 (Prop_lut5_I2_O)        0.124     1.571 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=14, routed)          0.500     2.071    pulse_gen_1_SDACLK/done
    SLICE_X60Y32         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.510     3.534    pulse_gen_1_SDACLK/clk_out1
    SLICE_X60Y32         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[13]/C
                         clock pessimism              0.601     4.135    
                         clock uncertainty           -0.224     3.911    
    SLICE_X60Y32         FDRE (Setup_fdre_C_R)       -0.524     3.387    pulse_gen_1_SDACLK/pulses_generated_reg[13]
  -------------------------------------------------------------------
                         required time                          3.387    
                         arrival time                          -2.071    
  -------------------------------------------------------------------
                         slack                                  1.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 pulse_gen_2_CNV/r_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_CNV/o_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.927%)  route 0.124ns (40.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.587    -0.577    pulse_gen_2_CNV/clk_out1
    SLICE_X63Y30         FDRE                                         r  pulse_gen_2_CNV/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.436 f  pulse_gen_2_CNV/r_counter_reg[0]/Q
                         net (fo=5, routed)           0.124    -0.311    pulse_gen_2_CNV/r_counter[0]
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.045    -0.266 r  pulse_gen_2_CNV/r_counter1/O
                         net (fo=1, routed)           0.000    -0.266    pulse_gen_2_CNV/r_counter1_n_0
    SLICE_X64Y30         FDRE                                         r  pulse_gen_2_CNV/o_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.856    -0.815    pulse_gen_2_CNV/clk_out1
    SLICE_X64Y30         FDRE                                         r  pulse_gen_2_CNV/o_pulse_reg/C
                         clock pessimism              0.252    -0.563    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.120    -0.443    pulse_gen_2_CNV/o_pulse_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 pulse_gen_3_DCN/r_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_DCN/r_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.584    -0.580    pulse_gen_3_DCN/clk_out1
    SLICE_X61Y27         FDRE                                         r  pulse_gen_3_DCN/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  pulse_gen_3_DCN/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.122    -0.317    pulse_gen_3_DCN/r_counter_reg_n_0_[0]
    SLICE_X61Y27         LUT4 (Prop_lut4_I0_O)        0.045    -0.272 r  pulse_gen_3_DCN/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    pulse_gen_3_DCN/r_counter[0]_i_1_n_0
    SLICE_X61Y27         FDRE                                         r  pulse_gen_3_DCN/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.851    -0.820    pulse_gen_3_DCN/clk_out1
    SLICE_X61Y27         FDRE                                         r  pulse_gen_3_DCN/r_counter_reg[0]/C
                         clock pessimism              0.240    -0.580    
    SLICE_X61Y27         FDRE (Hold_fdre_C_D)         0.092    -0.488    pulse_gen_3_DCN/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 i_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.409%)  route 0.149ns (41.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.589    -0.575    clk_out1
    SLICE_X60Y33         FDCE                                         r  i_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.164    -0.411 r  i_counter_reg[6]/Q
                         net (fo=6, routed)           0.149    -0.262    i_counter_reg[6]
    SLICE_X60Y33         LUT6 (Prop_lut6_I3_O)        0.045    -0.217 r  i_counter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    i_counter[10]_i_1_n_0
    SLICE_X60Y33         FDCE                                         r  i_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.857    -0.814    clk_out1
    SLICE_X60Y33         FDCE                                         r  i_counter_reg[10]/C
                         clock pessimism              0.239    -0.575    
    SLICE_X60Y33         FDCE (Hold_fdce_C_D)         0.121    -0.454    i_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 pulse_gen_3_DCN/r_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_DCN/r_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.229ns (66.582%)  route 0.115ns (33.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.584    -0.580    pulse_gen_3_DCN/clk_out1
    SLICE_X61Y27         FDRE                                         r  pulse_gen_3_DCN/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.452 r  pulse_gen_3_DCN/r_counter_reg[2]/Q
                         net (fo=5, routed)           0.115    -0.337    pulse_gen_3_DCN/r_counter_reg_n_0_[2]
    SLICE_X61Y27         LUT3 (Prop_lut3_I1_O)        0.101    -0.236 r  pulse_gen_3_DCN/r_done_i_1__0/O
                         net (fo=1, routed)           0.000    -0.236    pulse_gen_3_DCN/r_done_i_1__0_n_0
    SLICE_X61Y27         FDRE                                         r  pulse_gen_3_DCN/r_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.851    -0.820    pulse_gen_3_DCN/clk_out1
    SLICE_X61Y27         FDRE                                         r  pulse_gen_3_DCN/r_done_reg/C
                         clock pessimism              0.240    -0.580    
    SLICE_X61Y27         FDRE (Hold_fdre_C_D)         0.107    -0.473    pulse_gen_3_DCN/r_done_reg
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 i_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.430%)  route 0.144ns (43.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.589    -0.575    clk_out1
    SLICE_X61Y33         FDCE                                         r  i_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  i_counter_reg[1]/Q
                         net (fo=6, routed)           0.144    -0.290    i_counter_reg_n_0_[1]
    SLICE_X61Y33         LUT6 (Prop_lut6_I3_O)        0.045    -0.245 r  i_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    i_counter[5]_i_1_n_0
    SLICE_X61Y33         FDCE                                         r  i_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.857    -0.814    clk_out1
    SLICE_X61Y33         FDCE                                         r  i_counter_reg[5]/C
                         clock pessimism              0.239    -0.575    
    SLICE_X61Y33         FDCE (Hold_fdce_C_D)         0.092    -0.483    i_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 adc_ctrl1/FSM_sequential_s_adc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_ctrl1/dsc_trig_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.058%)  route 0.146ns (43.942%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.586    -0.578    adc_ctrl1/clk_out1
    SLICE_X62Y29         FDRE                                         r  adc_ctrl1/FSM_sequential_s_adc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  adc_ctrl1/FSM_sequential_s_adc_reg[0]/Q
                         net (fo=9, routed)           0.146    -0.291    adc_ctrl1/s_adc[0]
    SLICE_X62Y29         LUT4 (Prop_lut4_I1_O)        0.045    -0.246 r  adc_ctrl1/dsc_trig_out_i_1/O
                         net (fo=1, routed)           0.000    -0.246    adc_ctrl1/dsc_trig_out_i_1_n_0
    SLICE_X62Y29         FDRE                                         r  adc_ctrl1/dsc_trig_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.855    -0.816    adc_ctrl1/clk_out1
    SLICE_X62Y29         FDRE                                         r  adc_ctrl1/dsc_trig_out_reg/C
                         clock pessimism              0.238    -0.578    
    SLICE_X62Y29         FDRE (Hold_fdre_C_D)         0.092    -0.486    adc_ctrl1/dsc_trig_out_reg
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 i_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.189ns (51.726%)  route 0.176ns (48.274%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.576    clk_out1
    SLICE_X61Y32         FDCE                                         r  i_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  i_counter_reg[0]/Q
                         net (fo=7, routed)           0.176    -0.258    i_counter_reg_n_0_[0]
    SLICE_X61Y33         LUT3 (Prop_lut3_I1_O)        0.048    -0.210 r  i_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    i_counter[2]_i_1_n_0
    SLICE_X61Y33         FDCE                                         r  i_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.857    -0.814    clk_out1
    SLICE_X61Y33         FDCE                                         r  i_counter_reg[2]/C
                         clock pessimism              0.253    -0.561    
    SLICE_X61Y33         FDCE (Hold_fdce_C_D)         0.107    -0.454    i_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 pulse_gen_3_DCN/r_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_DCN/o_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.288%)  route 0.115ns (33.712%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.584    -0.580    pulse_gen_3_DCN/clk_out1
    SLICE_X61Y27         FDRE                                         r  pulse_gen_3_DCN/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.452 f  pulse_gen_3_DCN/r_counter_reg[2]/Q
                         net (fo=5, routed)           0.115    -0.337    pulse_gen_3_DCN/r_counter_reg_n_0_[2]
    SLICE_X61Y27         LUT4 (Prop_lut4_I1_O)        0.098    -0.239 r  pulse_gen_3_DCN/o_pulse_i_1/O
                         net (fo=1, routed)           0.000    -0.239    pulse_gen_3_DCN/o_pulse_i_1_n_0
    SLICE_X61Y27         FDRE                                         r  pulse_gen_3_DCN/o_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.851    -0.820    pulse_gen_3_DCN/clk_out1
    SLICE_X61Y27         FDRE                                         r  pulse_gen_3_DCN/o_pulse_reg/C
                         clock pessimism              0.240    -0.580    
    SLICE_X61Y27         FDRE (Hold_fdre_C_D)         0.091    -0.489    pulse_gen_3_DCN/o_pulse_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 pulse_gen_2_CNV/r_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_CNV/r_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.587    -0.577    pulse_gen_2_CNV/clk_out1
    SLICE_X63Y30         FDRE                                         r  pulse_gen_2_CNV/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  pulse_gen_2_CNV/r_counter_reg[0]/Q
                         net (fo=5, routed)           0.179    -0.257    pulse_gen_2_CNV/r_counter[0]
    SLICE_X63Y30         LUT3 (Prop_lut3_I1_O)        0.042    -0.215 r  pulse_gen_2_CNV/r_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    pulse_gen_2_CNV/r_counter[1]_i_1_n_0
    SLICE_X63Y30         FDRE                                         r  pulse_gen_2_CNV/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.856    -0.815    pulse_gen_2_CNV/clk_out1
    SLICE_X63Y30         FDRE                                         r  pulse_gen_2_CNV/r_counter_reg[1]/C
                         clock pessimism              0.238    -0.577    
    SLICE_X63Y30         FDRE (Hold_fdre_C_D)         0.107    -0.470    pulse_gen_2_CNV/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 i_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.326%)  route 0.176ns (48.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.576    clk_out1
    SLICE_X61Y32         FDCE                                         r  i_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  i_counter_reg[0]/Q
                         net (fo=7, routed)           0.176    -0.258    i_counter_reg_n_0_[0]
    SLICE_X61Y33         LUT2 (Prop_lut2_I0_O)        0.045    -0.213 r  i_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    i_counter[1]_i_1_n_0
    SLICE_X61Y33         FDCE                                         r  i_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.857    -0.814    clk_out1
    SLICE_X61Y33         FDCE                                         r  i_counter_reg[1]/C
                         clock pessimism              0.253    -0.561    
    SLICE_X61Y33         FDCE (Hold_fdce_C_D)         0.091    -0.470    i_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { master_of_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    master_of_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X61Y32     i_counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X60Y33     i_counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X61Y33     i_counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X61Y33     i_counter_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X61Y33     i_counter_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X61Y33     i_counter_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X61Y33     i_counter_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X60Y33     i_counter_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X61Y32     i_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X61Y32     i_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X60Y33     i_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X60Y33     i_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X61Y33     i_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X61Y33     i_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X61Y33     i_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X61Y33     i_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X61Y33     i_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X61Y33     i_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X61Y32     i_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X61Y32     i_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X60Y33     i_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X60Y33     i_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X61Y33     i_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X61Y33     i_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X61Y33     i_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X61Y33     i_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X61Y33     i_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X61Y33     i_counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { master_of_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    master_of_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.593ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.387ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulses_generated_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/done_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.766ns (25.883%)  route 2.193ns (74.117%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 3.531 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.626    -0.867    pulse_gen_1_SDACLK/clk_out1
    SLICE_X60Y31         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.349 r  pulse_gen_1_SDACLK/pulses_generated_reg[8]/Q
                         net (fo=2, routed)           0.815     0.466    pulse_gen_1_SDACLK/pulses_generated_reg[8]
    SLICE_X61Y31         LUT4 (Prop_lut4_I1_O)        0.124     0.590 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_6/O
                         net (fo=6, routed)           0.759     1.349    pulse_gen_1_SDACLK/pulses_generated[0]_i_6_n_0
    SLICE_X61Y30         LUT5 (Prop_lut5_I0_O)        0.124     1.473 f  pulse_gen_1_SDACLK/done_i_2/O
                         net (fo=1, routed)           0.619     2.093    pulse_gen_1_SDACLK/pulse_count2
    SLICE_X61Y30         FDCE                                         f  pulse_gen_1_SDACLK/done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.507     3.531    pulse_gen_1_SDACLK/clk_out1
    SLICE_X61Y30         FDCE                                         r  pulse_gen_1_SDACLK/done_reg/C
                         clock pessimism              0.577     4.108    
                         clock uncertainty           -0.224     3.884    
    SLICE_X61Y30         FDCE (Recov_fdce_C_CLR)     -0.405     3.479    pulse_gen_1_SDACLK/done_reg
  -------------------------------------------------------------------
                         required time                          3.479    
                         arrival time                          -2.093    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.704ns  (required time - arrival time)
  Source:                 i_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.773ns (29.220%)  route 1.872ns (70.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 3.535 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.629    -0.864    clk_out1
    SLICE_X60Y33         FDCE                                         r  i_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.478    -0.386 f  i_counter_reg[7]/Q
                         net (fo=5, routed)           0.916     0.530    i_counter_reg[7]
    SLICE_X60Y33         LUT6 (Prop_lut6_I2_O)        0.295     0.825 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.957     1.782    i_outval_reg_i_2_n_0
    SLICE_X61Y33         FDCE                                         f  i_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.511     3.535    clk_out1
    SLICE_X61Y33         FDCE                                         r  i_counter_reg[1]/C
                         clock pessimism              0.579     4.114    
                         clock uncertainty           -0.224     3.890    
    SLICE_X61Y33         FDCE (Recov_fdce_C_CLR)     -0.405     3.485    i_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          3.485    
                         arrival time                          -1.782    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             1.704ns  (required time - arrival time)
  Source:                 i_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.773ns (29.220%)  route 1.872ns (70.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 3.535 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.629    -0.864    clk_out1
    SLICE_X60Y33         FDCE                                         r  i_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.478    -0.386 f  i_counter_reg[7]/Q
                         net (fo=5, routed)           0.916     0.530    i_counter_reg[7]
    SLICE_X60Y33         LUT6 (Prop_lut6_I2_O)        0.295     0.825 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.957     1.782    i_outval_reg_i_2_n_0
    SLICE_X61Y33         FDCE                                         f  i_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.511     3.535    clk_out1
    SLICE_X61Y33         FDCE                                         r  i_counter_reg[2]/C
                         clock pessimism              0.579     4.114    
                         clock uncertainty           -0.224     3.890    
    SLICE_X61Y33         FDCE (Recov_fdce_C_CLR)     -0.405     3.485    i_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          3.485    
                         arrival time                          -1.782    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             1.704ns  (required time - arrival time)
  Source:                 i_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.773ns (29.220%)  route 1.872ns (70.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 3.535 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.629    -0.864    clk_out1
    SLICE_X60Y33         FDCE                                         r  i_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.478    -0.386 f  i_counter_reg[7]/Q
                         net (fo=5, routed)           0.916     0.530    i_counter_reg[7]
    SLICE_X60Y33         LUT6 (Prop_lut6_I2_O)        0.295     0.825 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.957     1.782    i_outval_reg_i_2_n_0
    SLICE_X61Y33         FDCE                                         f  i_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.511     3.535    clk_out1
    SLICE_X61Y33         FDCE                                         r  i_counter_reg[3]/C
                         clock pessimism              0.579     4.114    
                         clock uncertainty           -0.224     3.890    
    SLICE_X61Y33         FDCE (Recov_fdce_C_CLR)     -0.405     3.485    i_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          3.485    
                         arrival time                          -1.782    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             1.704ns  (required time - arrival time)
  Source:                 i_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.773ns (29.220%)  route 1.872ns (70.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 3.535 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.629    -0.864    clk_out1
    SLICE_X60Y33         FDCE                                         r  i_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.478    -0.386 f  i_counter_reg[7]/Q
                         net (fo=5, routed)           0.916     0.530    i_counter_reg[7]
    SLICE_X60Y33         LUT6 (Prop_lut6_I2_O)        0.295     0.825 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.957     1.782    i_outval_reg_i_2_n_0
    SLICE_X61Y33         FDCE                                         f  i_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.511     3.535    clk_out1
    SLICE_X61Y33         FDCE                                         r  i_counter_reg[4]/C
                         clock pessimism              0.579     4.114    
                         clock uncertainty           -0.224     3.890    
    SLICE_X61Y33         FDCE (Recov_fdce_C_CLR)     -0.405     3.485    i_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          3.485    
                         arrival time                          -1.782    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             1.704ns  (required time - arrival time)
  Source:                 i_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.773ns (29.220%)  route 1.872ns (70.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 3.535 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.629    -0.864    clk_out1
    SLICE_X60Y33         FDCE                                         r  i_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.478    -0.386 f  i_counter_reg[7]/Q
                         net (fo=5, routed)           0.916     0.530    i_counter_reg[7]
    SLICE_X60Y33         LUT6 (Prop_lut6_I2_O)        0.295     0.825 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.957     1.782    i_outval_reg_i_2_n_0
    SLICE_X61Y33         FDCE                                         f  i_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.511     3.535    clk_out1
    SLICE_X61Y33         FDCE                                         r  i_counter_reg[5]/C
                         clock pessimism              0.579     4.114    
                         clock uncertainty           -0.224     3.890    
    SLICE_X61Y33         FDCE (Recov_fdce_C_CLR)     -0.405     3.485    i_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          3.485    
                         arrival time                          -1.782    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             1.770ns  (required time - arrival time)
  Source:                 i_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.773ns (29.220%)  route 1.872ns (70.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 3.535 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.629    -0.864    clk_out1
    SLICE_X60Y33         FDCE                                         r  i_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.478    -0.386 f  i_counter_reg[7]/Q
                         net (fo=5, routed)           0.916     0.530    i_counter_reg[7]
    SLICE_X60Y33         LUT6 (Prop_lut6_I2_O)        0.295     0.825 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.957     1.782    i_outval_reg_i_2_n_0
    SLICE_X60Y33         FDCE                                         f  i_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.511     3.535    clk_out1
    SLICE_X60Y33         FDCE                                         r  i_counter_reg[7]/C
                         clock pessimism              0.601     4.136    
                         clock uncertainty           -0.224     3.912    
    SLICE_X60Y33         FDCE (Recov_fdce_C_CLR)     -0.361     3.551    i_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          3.551    
                         arrival time                          -1.782    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.770ns  (required time - arrival time)
  Source:                 i_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.773ns (29.220%)  route 1.872ns (70.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 3.535 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.629    -0.864    clk_out1
    SLICE_X60Y33         FDCE                                         r  i_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.478    -0.386 f  i_counter_reg[7]/Q
                         net (fo=5, routed)           0.916     0.530    i_counter_reg[7]
    SLICE_X60Y33         LUT6 (Prop_lut6_I2_O)        0.295     0.825 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.957     1.782    i_outval_reg_i_2_n_0
    SLICE_X60Y33         FDCE                                         f  i_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.511     3.535    clk_out1
    SLICE_X60Y33         FDCE                                         r  i_counter_reg[9]/C
                         clock pessimism              0.601     4.136    
                         clock uncertainty           -0.224     3.912    
    SLICE_X60Y33         FDCE (Recov_fdce_C_CLR)     -0.361     3.551    i_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          3.551    
                         arrival time                          -1.782    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.812ns  (required time - arrival time)
  Source:                 i_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.773ns (29.220%)  route 1.872ns (70.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 3.535 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.629    -0.864    clk_out1
    SLICE_X60Y33         FDCE                                         r  i_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.478    -0.386 f  i_counter_reg[7]/Q
                         net (fo=5, routed)           0.916     0.530    i_counter_reg[7]
    SLICE_X60Y33         LUT6 (Prop_lut6_I2_O)        0.295     0.825 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.957     1.782    i_outval_reg_i_2_n_0
    SLICE_X60Y33         FDCE                                         f  i_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.511     3.535    clk_out1
    SLICE_X60Y33         FDCE                                         r  i_counter_reg[10]/C
                         clock pessimism              0.601     4.136    
                         clock uncertainty           -0.224     3.912    
    SLICE_X60Y33         FDCE (Recov_fdce_C_CLR)     -0.319     3.593    i_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          3.593    
                         arrival time                          -1.782    
  -------------------------------------------------------------------
                         slack                                  1.812    

Slack (MET) :             1.812ns  (required time - arrival time)
  Source:                 i_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.773ns (29.220%)  route 1.872ns (70.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 3.535 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.629    -0.864    clk_out1
    SLICE_X60Y33         FDCE                                         r  i_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.478    -0.386 f  i_counter_reg[7]/Q
                         net (fo=5, routed)           0.916     0.530    i_counter_reg[7]
    SLICE_X60Y33         LUT6 (Prop_lut6_I2_O)        0.295     0.825 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.957     1.782    i_outval_reg_i_2_n_0
    SLICE_X60Y33         FDCE                                         f  i_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.511     3.535    clk_out1
    SLICE_X60Y33         FDCE                                         r  i_counter_reg[6]/C
                         clock pessimism              0.601     4.136    
                         clock uncertainty           -0.224     3.912    
    SLICE_X60Y33         FDCE (Recov_fdce_C_CLR)     -0.319     3.593    i_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          3.593    
                         arrival time                          -1.782    
  -------------------------------------------------------------------
                         slack                                  1.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 i_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.221%)  route 0.328ns (63.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.589    -0.575    clk_out1
    SLICE_X61Y33         FDCE                                         r  i_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.434 f  i_counter_reg[5]/Q
                         net (fo=3, routed)           0.144    -0.290    i_counter_reg[5]
    SLICE_X60Y33         LUT6 (Prop_lut6_I5_O)        0.045    -0.245 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.183    -0.061    i_outval_reg_i_2_n_0
    SLICE_X61Y32         FDCE                                         f  i_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.856    -0.815    clk_out1
    SLICE_X61Y32         FDCE                                         r  i_counter_reg[0]/C
                         clock pessimism              0.253    -0.562    
    SLICE_X61Y32         FDCE (Remov_fdce_C_CLR)     -0.092    -0.654    i_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/done_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.186ns (33.179%)  route 0.375ns (66.821%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.586    -0.578    pulse_gen_1_SDACLK/clk_out1
    SLICE_X61Y30         FDCE                                         r  pulse_gen_1_SDACLK/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.437 f  pulse_gen_1_SDACLK/done_reg/Q
                         net (fo=7, routed)           0.170    -0.267    pulse_gen_1_SDACLK/done_reg_n_0
    SLICE_X61Y30         LUT5 (Prop_lut5_I4_O)        0.045    -0.222 f  pulse_gen_1_SDACLK/done_i_2/O
                         net (fo=1, routed)           0.204    -0.017    pulse_gen_1_SDACLK/pulse_count2
    SLICE_X61Y30         FDCE                                         f  pulse_gen_1_SDACLK/done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.854    -0.817    pulse_gen_1_SDACLK/clk_out1
    SLICE_X61Y30         FDCE                                         r  pulse_gen_1_SDACLK/done_reg/C
                         clock pessimism              0.239    -0.578    
    SLICE_X61Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.670    pulse_gen_1_SDACLK/done_reg
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 i_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.092%)  route 0.527ns (73.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.589    -0.575    clk_out1
    SLICE_X61Y33         FDCE                                         r  i_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.434 f  i_counter_reg[5]/Q
                         net (fo=3, routed)           0.144    -0.290    i_counter_reg[5]
    SLICE_X60Y33         LUT6 (Prop_lut6_I5_O)        0.045    -0.245 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.383     0.138    i_outval_reg_i_2_n_0
    SLICE_X60Y33         FDCE                                         f  i_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.857    -0.814    clk_out1
    SLICE_X60Y33         FDCE                                         r  i_counter_reg[10]/C
                         clock pessimism              0.252    -0.562    
    SLICE_X60Y33         FDCE (Remov_fdce_C_CLR)     -0.067    -0.629    i_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 i_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.092%)  route 0.527ns (73.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.589    -0.575    clk_out1
    SLICE_X61Y33         FDCE                                         r  i_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.434 f  i_counter_reg[5]/Q
                         net (fo=3, routed)           0.144    -0.290    i_counter_reg[5]
    SLICE_X60Y33         LUT6 (Prop_lut6_I5_O)        0.045    -0.245 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.383     0.138    i_outval_reg_i_2_n_0
    SLICE_X60Y33         FDCE                                         f  i_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.857    -0.814    clk_out1
    SLICE_X60Y33         FDCE                                         r  i_counter_reg[6]/C
                         clock pessimism              0.252    -0.562    
    SLICE_X60Y33         FDCE (Remov_fdce_C_CLR)     -0.067    -0.629    i_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 i_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.092%)  route 0.527ns (73.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.589    -0.575    clk_out1
    SLICE_X61Y33         FDCE                                         r  i_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.434 f  i_counter_reg[5]/Q
                         net (fo=3, routed)           0.144    -0.290    i_counter_reg[5]
    SLICE_X60Y33         LUT6 (Prop_lut6_I5_O)        0.045    -0.245 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.383     0.138    i_outval_reg_i_2_n_0
    SLICE_X60Y33         FDCE                                         f  i_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.857    -0.814    clk_out1
    SLICE_X60Y33         FDCE                                         r  i_counter_reg[7]/C
                         clock pessimism              0.252    -0.562    
    SLICE_X60Y33         FDCE (Remov_fdce_C_CLR)     -0.067    -0.629    i_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 i_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.092%)  route 0.527ns (73.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.589    -0.575    clk_out1
    SLICE_X61Y33         FDCE                                         r  i_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.434 f  i_counter_reg[5]/Q
                         net (fo=3, routed)           0.144    -0.290    i_counter_reg[5]
    SLICE_X60Y33         LUT6 (Prop_lut6_I5_O)        0.045    -0.245 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.383     0.138    i_outval_reg_i_2_n_0
    SLICE_X60Y33         FDCE                                         f  i_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.857    -0.814    clk_out1
    SLICE_X60Y33         FDCE                                         r  i_counter_reg[8]/C
                         clock pessimism              0.252    -0.562    
    SLICE_X60Y33         FDCE (Remov_fdce_C_CLR)     -0.067    -0.629    i_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 i_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.092%)  route 0.527ns (73.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.589    -0.575    clk_out1
    SLICE_X61Y33         FDCE                                         r  i_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.434 f  i_counter_reg[5]/Q
                         net (fo=3, routed)           0.144    -0.290    i_counter_reg[5]
    SLICE_X60Y33         LUT6 (Prop_lut6_I5_O)        0.045    -0.245 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.383     0.138    i_outval_reg_i_2_n_0
    SLICE_X60Y33         FDCE                                         f  i_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.857    -0.814    clk_out1
    SLICE_X60Y33         FDCE                                         r  i_counter_reg[9]/C
                         clock pessimism              0.252    -0.562    
    SLICE_X60Y33         FDCE (Remov_fdce_C_CLR)     -0.067    -0.629    i_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 i_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.092%)  route 0.527ns (73.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.589    -0.575    clk_out1
    SLICE_X61Y33         FDCE                                         r  i_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.434 f  i_counter_reg[5]/Q
                         net (fo=3, routed)           0.144    -0.290    i_counter_reg[5]
    SLICE_X60Y33         LUT6 (Prop_lut6_I5_O)        0.045    -0.245 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.383     0.138    i_outval_reg_i_2_n_0
    SLICE_X61Y33         FDCE                                         f  i_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.857    -0.814    clk_out1
    SLICE_X61Y33         FDCE                                         r  i_counter_reg[1]/C
                         clock pessimism              0.239    -0.575    
    SLICE_X61Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    i_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 i_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.092%)  route 0.527ns (73.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.589    -0.575    clk_out1
    SLICE_X61Y33         FDCE                                         r  i_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.434 f  i_counter_reg[5]/Q
                         net (fo=3, routed)           0.144    -0.290    i_counter_reg[5]
    SLICE_X60Y33         LUT6 (Prop_lut6_I5_O)        0.045    -0.245 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.383     0.138    i_outval_reg_i_2_n_0
    SLICE_X61Y33         FDCE                                         f  i_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.857    -0.814    clk_out1
    SLICE_X61Y33         FDCE                                         r  i_counter_reg[2]/C
                         clock pessimism              0.239    -0.575    
    SLICE_X61Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    i_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 i_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.092%)  route 0.527ns (73.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.589    -0.575    clk_out1
    SLICE_X61Y33         FDCE                                         r  i_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.434 f  i_counter_reg[5]/Q
                         net (fo=3, routed)           0.144    -0.290    i_counter_reg[5]
    SLICE_X60Y33         LUT6 (Prop_lut6_I5_O)        0.045    -0.245 f  i_outval_reg_i_2/O
                         net (fo=12, routed)          0.383     0.138    i_outval_reg_i_2_n_0
    SLICE_X61Y33         FDCE                                         f  i_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.857    -0.814    clk_out1
    SLICE_X61Y33         FDCE                                         r  i_counter_reg[3]/C
                         clock pessimism              0.239    -0.575    
    SLICE_X61Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    i_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.805    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.427ns  (logic 1.330ns (15.781%)  route 7.098ns (84.219%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=16, routed)          7.098     8.427    adc_ctrl1/D[0]
    SLICE_X64Y26         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.427ns  (logic 1.330ns (15.781%)  route 7.098ns (84.219%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=16, routed)          7.098     8.427    adc_ctrl1/D[0]
    SLICE_X65Y26         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.279ns  (logic 1.330ns (16.064%)  route 6.949ns (83.936%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=16, routed)          6.949     8.279    adc_ctrl1/D[0]
    SLICE_X64Y27         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.279ns  (logic 1.330ns (16.064%)  route 6.949ns (83.936%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=16, routed)          6.949     8.279    adc_ctrl1/D[0]
    SLICE_X65Y27         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.272ns  (logic 1.330ns (16.078%)  route 6.942ns (83.922%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=16, routed)          6.942     8.272    adc_ctrl1/D[0]
    SLICE_X63Y28         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.203ns  (logic 4.050ns (49.377%)  route 4.153ns (50.623%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_state_reg[0]/C
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pulse_gen_1_SDACLK/output_state_reg[0]/Q
                         net (fo=1, routed)           0.670     1.126    pulse_gen_1_SDACLK/output_state[0]
    SLICE_X59Y30         LUT3 (Prop_lut3_I1_O)        0.154     1.280 r  pulse_gen_1_SDACLK/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT_OBUF_inst_i_1/O
                         net (fo=24, routed)          3.483     4.763    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.440     8.203 r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     8.203    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT
    J3                                                                r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.126ns  (logic 1.330ns (16.367%)  route 6.796ns (83.633%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=16, routed)          6.796     8.126    adc_ctrl1/D[0]
    SLICE_X64Y29         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.126ns  (logic 1.330ns (16.367%)  route 6.796ns (83.633%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=16, routed)          6.796     8.126    adc_ctrl1/D[0]
    SLICE_X65Y29         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.120ns  (logic 1.330ns (16.378%)  route 6.790ns (83.622%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=16, routed)          6.790     8.120    adc_ctrl1/D[0]
    SLICE_X65Y28         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.967ns  (logic 1.330ns (16.693%)  route 6.637ns (83.307%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=16, routed)          6.637     7.967    adc_ctrl1/D[0]
    SLICE_X65Y30         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_outval_reg/G
                            (positive level-sensitive latch)
  Destination:            i_outval_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.203ns (54.682%)  route 0.168ns (45.318%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         LDCE                         0.000     0.000 r  i_outval_reg/G
    SLICE_X63Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  i_outval_reg/Q
                         net (fo=2, routed)           0.168     0.326    i_outval
    SLICE_X63Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  i_outval_reg_i_1/O
                         net (fo=1, routed)           0.000     0.371    i_outval_reg_i_1_n_0
    SLICE_X63Y32         LDCE                                         r  i_outval_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            adc_ctrl1/serial_clk_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.259ns (58.344%)  route 0.185ns (41.656%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDPE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[4]/C
    SLICE_X62Y28         FDPE (Prop_fdpe_C_Q)         0.214     0.214 r  adc_ctrl1/serial_clk_count_reg[4]/Q
                         net (fo=3, routed)           0.185     0.399    adc_ctrl1/serial_clk_count_reg[4]
    SLICE_X62Y28         LUT6 (Prop_lut6_I4_O)        0.045     0.444 r  adc_ctrl1/serial_clk_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.444    adc_ctrl1/serial_clk_count0[5]
    SLICE_X62Y28         FDCE                                         r  adc_ctrl1/serial_clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_clk_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.257ns (56.593%)  route 0.197ns (43.407%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDCE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[0]/C
    SLICE_X62Y32         FDCE (Prop_fdce_C_Q)         0.214     0.214 r  adc_ctrl1/serial_clk_count_reg[0]/Q
                         net (fo=22, routed)          0.197     0.411    adc_ctrl1/serial_clk_count_reg[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I2_O)        0.043     0.454 r  adc_ctrl1/serial_clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.454    adc_ctrl1/serial_clk_count0[3]
    SLICE_X62Y32         FDCE                                         r  adc_ctrl1/serial_clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            adc_ctrl1/serial_clk_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.259ns (56.943%)  route 0.196ns (43.057%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDPE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[4]/C
    SLICE_X62Y28         FDPE (Prop_fdpe_C_Q)         0.214     0.214 r  adc_ctrl1/serial_clk_count_reg[4]/Q
                         net (fo=3, routed)           0.196     0.410    adc_ctrl1/serial_clk_count_reg[4]
    SLICE_X62Y28         LUT5 (Prop_lut5_I0_O)        0.045     0.455 r  adc_ctrl1/serial_clk_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.455    adc_ctrl1/serial_clk_count0[4]
    SLICE_X62Y28         FDPE                                         r  adc_ctrl1/serial_clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_clk_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.456ns  (logic 0.259ns (56.784%)  route 0.197ns (43.216%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDCE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[0]/C
    SLICE_X62Y32         FDCE (Prop_fdce_C_Q)         0.214     0.214 r  adc_ctrl1/serial_clk_count_reg[0]/Q
                         net (fo=22, routed)          0.197     0.411    adc_ctrl1/serial_clk_count_reg[0]
    SLICE_X62Y32         LUT3 (Prop_lut3_I1_O)        0.045     0.456 r  adc_ctrl1/serial_clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.456    adc_ctrl1/serial_clk_count0[2]
    SLICE_X62Y32         FDCE                                         r  adc_ctrl1/serial_clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_clk_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.464ns  (logic 0.256ns (55.168%)  route 0.208ns (44.832%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDCE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[0]/C
    SLICE_X62Y32         FDCE (Prop_fdce_C_Q)         0.214     0.214 r  adc_ctrl1/serial_clk_count_reg[0]/Q
                         net (fo=22, routed)          0.208     0.422    adc_ctrl1/serial_clk_count_reg[0]
    SLICE_X62Y32         LUT2 (Prop_lut2_I1_O)        0.042     0.464 r  adc_ctrl1/serial_clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.464    adc_ctrl1/serial_clk_count0[1]
    SLICE_X62Y32         FDCE                                         r  adc_ctrl1/serial_clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_clk_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.467ns  (logic 0.259ns (55.456%)  route 0.208ns (44.544%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDCE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[0]/C
    SLICE_X62Y32         FDCE (Prop_fdce_C_Q)         0.214     0.214 f  adc_ctrl1/serial_clk_count_reg[0]/Q
                         net (fo=22, routed)          0.208     0.422    adc_ctrl1/serial_clk_count_reg[0]
    SLICE_X62Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.467 r  adc_ctrl1/serial_clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.467    adc_ctrl1/serial_clk_count[0]_i_1_n_0
    SLICE_X62Y32         FDCE                                         r  adc_ctrl1/serial_clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.575ns  (logic 0.262ns (45.550%)  route 0.313ns (54.450%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDCE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[0]/C
    SLICE_X62Y32         FDCE (Prop_fdce_C_Q)         0.214     0.214 r  adc_ctrl1/serial_clk_count_reg[0]/Q
                         net (fo=22, routed)          0.198     0.412    adc_ctrl1/serial_clk_count_reg[0]
    SLICE_X64Y31         LUT5 (Prop_lut5_I4_O)        0.048     0.460 r  adc_ctrl1/serial_data_adc_1[1]_i_1/O
                         net (fo=1, routed)           0.115     0.575    adc_ctrl1/serial_data_adc_1[1]_i_1_n_0
    SLICE_X64Y32         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.259ns (44.331%)  route 0.325ns (55.669%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDCE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[2]/C
    SLICE_X62Y32         FDCE (Prop_fdce_C_Q)         0.214     0.214 f  adc_ctrl1/serial_clk_count_reg[2]/Q
                         net (fo=20, routed)          0.162     0.376    adc_ctrl1/serial_clk_count_reg[2]
    SLICE_X65Y32         LUT5 (Prop_lut5_I1_O)        0.045     0.421 r  adc_ctrl1/serial_data_adc_1[2]_i_1/O
                         net (fo=1, routed)           0.163     0.584    adc_ctrl1/serial_data_adc_1[2]_i_1_n_0
    SLICE_X65Y33         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.626ns  (logic 0.259ns (41.382%)  route 0.367ns (58.618%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDCE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[0]/C
    SLICE_X62Y32         FDCE (Prop_fdce_C_Q)         0.214     0.214 f  adc_ctrl1/serial_clk_count_reg[0]/Q
                         net (fo=22, routed)          0.267     0.481    adc_ctrl1/serial_clk_count_reg[0]
    SLICE_X65Y31         LUT5 (Prop_lut5_I1_O)        0.045     0.526 r  adc_ctrl1/serial_data_adc_1[8]_i_1/O
                         net (fo=1, routed)           0.100     0.626    adc_ctrl1/serial_data_adc_1[8]_i_1_n_0
    SLICE_X63Y31         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[8]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_set_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.390ns  (logic 4.050ns (48.278%)  route 4.339ns (51.722%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.625    -0.868    pulse_gen_1_SDACLK/clk_out1
    SLICE_X59Y30         FDRE                                         r  pulse_gen_1_SDACLK/output_set_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.412 r  pulse_gen_1_SDACLK/output_set_reg/Q
                         net (fo=2, routed)           0.856     0.445    pulse_gen_1_SDACLK/output_set
    SLICE_X59Y30         LUT3 (Prop_lut3_I2_O)        0.154     0.599 r  pulse_gen_1_SDACLK/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT_OBUF_inst_i_1/O
                         net (fo=24, routed)          3.483     4.082    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.440     7.522 r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     7.522    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT
    J3                                                                r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_set_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.398ns  (logic 4.054ns (54.797%)  route 3.344ns (45.203%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.625    -0.868    pulse_gen_1_SDACLK/clk_out1
    SLICE_X59Y30         FDRE                                         r  pulse_gen_1_SDACLK/output_set_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.412 r  pulse_gen_1_SDACLK/output_set_reg/Q
                         net (fo=2, routed)           0.856     0.445    pulse_gen_1_SDACLK/output_set
    SLICE_X59Y30         LUT3 (Prop_lut3_I2_O)        0.154     0.599 r  pulse_gen_1_SDACLK/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT_OBUF_inst_i_1/O
                         net (fo=24, routed)          2.488     3.086    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    T3                   OBUF (Prop_obuf_I_O)         3.444     6.530 r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     6.530    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT
    T3                                                                r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_2_CNV/o_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.962ns  (logic 3.759ns (53.992%)  route 3.203ns (46.008%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.626    -0.867    pulse_gen_2_CNV/clk_out1
    SLICE_X64Y30         FDRE                                         r  pulse_gen_2_CNV/o_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.349 r  pulse_gen_2_CNV/o_pulse_reg/Q
                         net (fo=1, routed)           3.203     2.854    EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT_OBUF
    K2                   OBUF (Prop_obuf_I_O)         3.241     6.095 r  EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     6.095    EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT
    K2                                                                r  EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/adc_1_data_latched_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_LEDS_DATA_FROM_ADC_CONTROL[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.675ns  (logic 3.562ns (62.762%)  route 2.113ns (37.238%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.624    -0.869    adc_ctrl1/clk_out1
    SLICE_X64Y28         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  adc_ctrl1/adc_1_data_latched_reg[8]/Q
                         net (fo=1, routed)           2.113     1.723    EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[8]
    U5                   OBUF (Prop_obuf_I_O)         3.084     4.806 r  EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.806    EXT_LEDS_DATA_FROM_ADC_CONTROL[8]
    U5                                                                r  EXT_LEDS_DATA_FROM_ADC_CONTROL[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/adc_1_data_latched_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_LEDS_DATA_FROM_ADC_CONTROL[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.592ns  (logic 3.439ns (61.504%)  route 2.153ns (38.496%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.624    -0.869    adc_ctrl1/clk_out1
    SLICE_X64Y28         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.351 r  adc_ctrl1/adc_1_data_latched_reg[12]/Q
                         net (fo=1, routed)           2.153     1.802    EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[12]
    U7                   OBUF (Prop_obuf_I_O)         2.921     4.723 r  EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.723    EXT_LEDS_DATA_FROM_ADC_CONTROL[12]
    U7                                                                r  EXT_LEDS_DATA_FROM_ADC_CONTROL[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/adc_1_data_latched_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_LEDS_DATA_FROM_ADC_CONTROL[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.376ns  (logic 3.568ns (66.373%)  route 1.808ns (33.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.624    -0.869    adc_ctrl1/clk_out1
    SLICE_X64Y28         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  adc_ctrl1/adc_1_data_latched_reg[4]/Q
                         net (fo=1, routed)           1.808     1.417    EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[4]
    V4                   OBUF (Prop_obuf_I_O)         3.090     4.507 r  EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.507    EXT_LEDS_DATA_FROM_ADC_CONTROL[4]
    V4                                                                r  EXT_LEDS_DATA_FROM_ADC_CONTROL[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/adc_1_data_latched_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_LEDS_DATA_FROM_ADC_CONTROL[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.347ns  (logic 3.444ns (64.405%)  route 1.903ns (35.596%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.618    -0.875    adc_ctrl1/clk_out1
    SLICE_X64Y25         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  adc_ctrl1/adc_1_data_latched_reg[15]/Q
                         net (fo=1, routed)           1.903     1.546    EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[15]
    V8                   OBUF (Prop_obuf_I_O)         2.926     4.472 r  EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.472    EXT_LEDS_DATA_FROM_ADC_CONTROL[15]
    V8                                                                r  EXT_LEDS_DATA_FROM_ADC_CONTROL[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/adc_1_data_latched_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_LEDS_DATA_FROM_ADC_CONTROL[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.338ns  (logic 3.443ns (64.506%)  route 1.895ns (35.494%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.624    -0.869    adc_ctrl1/clk_out1
    SLICE_X64Y28         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.351 r  adc_ctrl1/adc_1_data_latched_reg[14]/Q
                         net (fo=1, routed)           1.895     1.544    EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[14]
    U8                   OBUF (Prop_obuf_I_O)         2.925     4.469 r  EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.469    EXT_LEDS_DATA_FROM_ADC_CONTROL[14]
    U8                                                                r  EXT_LEDS_DATA_FROM_ADC_CONTROL[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/adc_1_data_latched_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_LEDS_DATA_FROM_ADC_CONTROL[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.327ns  (logic 3.437ns (64.524%)  route 1.890ns (35.476%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.624    -0.869    adc_ctrl1/clk_out1
    SLICE_X64Y28         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.351 r  adc_ctrl1/adc_1_data_latched_reg[10]/Q
                         net (fo=1, routed)           1.890     1.539    EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[10]
    W6                   OBUF (Prop_obuf_I_O)         2.919     4.458 r  EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.458    EXT_LEDS_DATA_FROM_ADC_CONTROL[10]
    W6                                                                r  EXT_LEDS_DATA_FROM_ADC_CONTROL[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/adc_1_data_latched_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_LEDS_DATA_FROM_ADC_CONTROL[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.294ns  (logic 3.433ns (64.856%)  route 1.860ns (35.144%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.630    -0.863    adc_ctrl1/clk_out1
    SLICE_X64Y33         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.345 r  adc_ctrl1/adc_1_data_latched_reg[1]/Q
                         net (fo=1, routed)           1.860     1.516    EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[1]
    W3                   OBUF (Prop_obuf_I_O)         2.915     4.431 r  EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.431    EXT_LEDS_DATA_FROM_ADC_CONTROL[1]
    W3                                                                r  EXT_LEDS_DATA_FROM_ADC_CONTROL[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_2_CNV/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_CNV/r_start_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.668ns  (logic 0.337ns (50.446%)  route 0.331ns (49.554%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.508    -1.468    pulse_gen_2_CNV/clk_out1
    SLICE_X63Y30         FDRE                                         r  pulse_gen_2_CNV/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.337    -1.131 f  pulse_gen_2_CNV/r_done_reg/Q
                         net (fo=1, routed)           0.331    -0.800    pulse_gen_2_CNV/r_done
    SLICE_X62Y30         FDCE                                         f  pulse_gen_2_CNV/r_start_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_3_DCN/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_DCN/r_start_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.766ns  (logic 0.337ns (43.967%)  route 0.429ns (56.033%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.504    -1.472    pulse_gen_3_DCN/clk_out1
    SLICE_X61Y27         FDRE                                         r  pulse_gen_3_DCN/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.337    -1.135 f  pulse_gen_3_DCN/r_done_reg/Q
                         net (fo=1, routed)           0.429    -0.705    pulse_gen_3_DCN/r_done_reg_n_0
    SLICE_X62Y27         FDCE                                         f  pulse_gen_3_DCN/r_start_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_4_DSC/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_4_DSC/r_start_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.922ns  (logic 0.337ns (36.558%)  route 0.585ns (63.442%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.504    -1.472    pulse_gen_4_DSC/clk_out1
    SLICE_X63Y26         FDRE                                         r  pulse_gen_4_DSC/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.337    -1.135 f  pulse_gen_4_DSC/r_done_reg/Q
                         net (fo=1, routed)           0.585    -0.550    pulse_gen_4_DSC/r_done_reg_n_0
    SLICE_X62Y26         FDCE                                         f  pulse_gen_4_DSC/r_start_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/spi_clk_trig_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/output_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.037ns  (logic 0.337ns (32.486%)  route 0.700ns (67.514%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.508    -1.468    adc_ctrl1/clk_out1
    SLICE_X62Y29         FDRE                                         r  adc_ctrl1/spi_clk_trig_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.337    -1.131 f  adc_ctrl1/spi_clk_trig_out_reg/Q
                         net (fo=3, routed)           0.700    -0.430    pulse_gen_1_SDACLK/spi_clk_trig_out
    SLICE_X58Y30         FDCE                                         f  pulse_gen_1_SDACLK/output_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/output_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.358ns  (logic 0.367ns (27.029%)  route 0.991ns (72.971%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.507    -1.469    pulse_gen_1_SDACLK/clk_out1
    SLICE_X61Y30         FDCE                                         r  pulse_gen_1_SDACLK/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDCE (Prop_fdce_C_Q)         0.367    -1.102 f  pulse_gen_1_SDACLK/done_reg/Q
                         net (fo=7, routed)           0.991    -0.111    pulse_gen_1_SDACLK/done_reg_n_0
    SLICE_X59Y31         FDCE                                         f  pulse_gen_1_SDACLK/output_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/ACTIVE_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.447ns  (logic 0.367ns (25.361%)  route 1.080ns (74.639%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.507    -1.469    pulse_gen_1_SDACLK/clk_out1
    SLICE_X61Y30         FDCE                                         r  pulse_gen_1_SDACLK/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDCE (Prop_fdce_C_Q)         0.367    -1.102 f  pulse_gen_1_SDACLK/done_reg/Q
                         net (fo=7, routed)           1.080    -0.021    pulse_gen_1_SDACLK/done_reg_n_0
    SLICE_X61Y31         FDCE                                         f  pulse_gen_1_SDACLK/ACTIVE_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/FSM_sequential_s_adc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_ctrl1/set_spi_clk_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.629ns  (logic 0.186ns (29.548%)  route 0.443ns (70.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.586    -0.578    adc_ctrl1/clk_out1
    SLICE_X62Y29         FDRE                                         r  adc_ctrl1/FSM_sequential_s_adc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.437 f  adc_ctrl1/FSM_sequential_s_adc_reg[1]/Q
                         net (fo=9, routed)           0.265    -0.172    adc_ctrl1/adc_busy_status
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.045    -0.127 f  adc_ctrl1/set_spi_clk_i_1/O
                         net (fo=1, routed)           0.179     0.052    adc_ctrl1/spi_clk_trig_out_0
    SLICE_X61Y28         FDCE                                         f  adc_ctrl1/set_spi_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/FSM_sequential_s_adc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_ctrl1/spi_clk_done_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.547ns  (logic 0.487ns (31.473%)  route 1.060ns (68.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.508    -1.468    adc_ctrl1/clk_out1
    SLICE_X62Y29         FDRE                                         r  adc_ctrl1/FSM_sequential_s_adc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.367    -1.101 r  adc_ctrl1/FSM_sequential_s_adc_reg[1]/Q
                         net (fo=9, routed)           0.609    -0.492    adc_ctrl1/adc_busy_status
    SLICE_X62Y28         LUT2 (Prop_lut2_I1_O)        0.120    -0.372 f  adc_ctrl1/start_acquisition_i_1/O
                         net (fo=24, routed)          0.452     0.080    adc_ctrl1/dsc_trig_out
    SLICE_X61Y29         FDCE                                         f  adc_ctrl1/spi_clk_done_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/FSM_sequential_s_adc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_ctrl1/dsc_pulse_done_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.683ns  (logic 0.183ns (26.781%)  route 0.500ns (73.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.586    -0.578    adc_ctrl1/clk_out1
    SLICE_X62Y29         FDRE                                         r  adc_ctrl1/FSM_sequential_s_adc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  adc_ctrl1/FSM_sequential_s_adc_reg[1]/Q
                         net (fo=9, routed)           0.268    -0.169    adc_ctrl1/adc_busy_status
    SLICE_X62Y28         LUT2 (Prop_lut2_I1_O)        0.042    -0.127 f  adc_ctrl1/dsc_pulse_done_i_1/O
                         net (fo=1, routed)           0.233     0.105    adc_ctrl1/dsc_pulse_done_i_1_n_0
    SLICE_X63Y29         FDCE                                         f  adc_ctrl1/dsc_pulse_done_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/FSM_sequential_s_adc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_ctrl1/serial_clk_count_reg[4]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.759ns  (logic 0.183ns (24.109%)  route 0.576ns (75.891%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.586    -0.578    adc_ctrl1/clk_out1
    SLICE_X62Y29         FDRE                                         r  adc_ctrl1/FSM_sequential_s_adc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  adc_ctrl1/FSM_sequential_s_adc_reg[1]/Q
                         net (fo=9, routed)           0.265    -0.172    adc_ctrl1/adc_busy_status
    SLICE_X62Y28         LUT2 (Prop_lut2_I1_O)        0.042    -0.130 f  adc_ctrl1/start_acquisition_i_1/O
                         net (fo=24, routed)          0.311     0.181    adc_ctrl1/dsc_trig_out
    SLICE_X62Y28         FDPE                                         f  adc_ctrl1/serial_clk_count_reg[4]/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 master_of_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            master_of_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    master_of_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  master_of_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    master_of_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.996 f  master_of_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    master_of_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  master_of_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 master_of_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            master_of_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    master_of_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  master_of_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.624ns  (logic 0.876ns (33.381%)  route 1.748ns (66.619%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_state_reg[1]/C
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.628     0.628 r  pulse_gen_1_SDACLK/output_state_reg[1]/Q
                         net (fo=6, routed)           0.500     1.128    pulse_gen_1_SDACLK/output_state[1]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.252 f  pulse_gen_1_SDACLK/pulses_generated[0]_i_7/O
                         net (fo=2, routed)           0.696     1.948    pulse_gen_1_SDACLK/pulses_generated[0]_i_7_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.072 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_2/O
                         net (fo=14, routed)          0.552     2.624    pulse_gen_1_SDACLK/pulses_generated0
    SLICE_X60Y31         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.508    -1.468    pulse_gen_1_SDACLK/clk_out1
    SLICE_X60Y31         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[10]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.624ns  (logic 0.876ns (33.381%)  route 1.748ns (66.619%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_state_reg[1]/C
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.628     0.628 r  pulse_gen_1_SDACLK/output_state_reg[1]/Q
                         net (fo=6, routed)           0.500     1.128    pulse_gen_1_SDACLK/output_state[1]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.252 f  pulse_gen_1_SDACLK/pulses_generated[0]_i_7/O
                         net (fo=2, routed)           0.696     1.948    pulse_gen_1_SDACLK/pulses_generated[0]_i_7_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.072 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_2/O
                         net (fo=14, routed)          0.552     2.624    pulse_gen_1_SDACLK/pulses_generated0
    SLICE_X60Y31         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.508    -1.468    pulse_gen_1_SDACLK/clk_out1
    SLICE_X60Y31         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[11]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.624ns  (logic 0.876ns (33.381%)  route 1.748ns (66.619%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_state_reg[1]/C
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.628     0.628 r  pulse_gen_1_SDACLK/output_state_reg[1]/Q
                         net (fo=6, routed)           0.500     1.128    pulse_gen_1_SDACLK/output_state[1]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.252 f  pulse_gen_1_SDACLK/pulses_generated[0]_i_7/O
                         net (fo=2, routed)           0.696     1.948    pulse_gen_1_SDACLK/pulses_generated[0]_i_7_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.072 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_2/O
                         net (fo=14, routed)          0.552     2.624    pulse_gen_1_SDACLK/pulses_generated0
    SLICE_X60Y31         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.508    -1.468    pulse_gen_1_SDACLK/clk_out1
    SLICE_X60Y31         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[8]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.624ns  (logic 0.876ns (33.381%)  route 1.748ns (66.619%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_state_reg[1]/C
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.628     0.628 r  pulse_gen_1_SDACLK/output_state_reg[1]/Q
                         net (fo=6, routed)           0.500     1.128    pulse_gen_1_SDACLK/output_state[1]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.252 f  pulse_gen_1_SDACLK/pulses_generated[0]_i_7/O
                         net (fo=2, routed)           0.696     1.948    pulse_gen_1_SDACLK/pulses_generated[0]_i_7_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.072 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_2/O
                         net (fo=14, routed)          0.552     2.624    pulse_gen_1_SDACLK/pulses_generated0
    SLICE_X60Y31         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.508    -1.468    pulse_gen_1_SDACLK/clk_out1
    SLICE_X60Y31         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[9]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.576ns  (logic 0.876ns (34.007%)  route 1.700ns (65.993%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_state_reg[1]/C
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.628     0.628 r  pulse_gen_1_SDACLK/output_state_reg[1]/Q
                         net (fo=6, routed)           0.500     1.128    pulse_gen_1_SDACLK/output_state[1]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.252 f  pulse_gen_1_SDACLK/pulses_generated[0]_i_7/O
                         net (fo=2, routed)           0.696     1.948    pulse_gen_1_SDACLK/pulses_generated[0]_i_7_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.072 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_2/O
                         net (fo=14, routed)          0.504     2.576    pulse_gen_1_SDACLK/pulses_generated0
    SLICE_X60Y32         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.510    -1.466    pulse_gen_1_SDACLK/clk_out1
    SLICE_X60Y32         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[12]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.576ns  (logic 0.876ns (34.007%)  route 1.700ns (65.993%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_state_reg[1]/C
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.628     0.628 r  pulse_gen_1_SDACLK/output_state_reg[1]/Q
                         net (fo=6, routed)           0.500     1.128    pulse_gen_1_SDACLK/output_state[1]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.252 f  pulse_gen_1_SDACLK/pulses_generated[0]_i_7/O
                         net (fo=2, routed)           0.696     1.948    pulse_gen_1_SDACLK/pulses_generated[0]_i_7_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.072 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_2/O
                         net (fo=14, routed)          0.504     2.576    pulse_gen_1_SDACLK/pulses_generated0
    SLICE_X60Y32         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.510    -1.466    pulse_gen_1_SDACLK/clk_out1
    SLICE_X60Y32         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[13]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.569ns  (logic 0.876ns (34.105%)  route 1.693ns (65.895%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_state_reg[1]/C
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.628     0.628 r  pulse_gen_1_SDACLK/output_state_reg[1]/Q
                         net (fo=6, routed)           0.500     1.128    pulse_gen_1_SDACLK/output_state[1]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.252 f  pulse_gen_1_SDACLK/pulses_generated[0]_i_7/O
                         net (fo=2, routed)           0.696     1.948    pulse_gen_1_SDACLK/pulses_generated[0]_i_7_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.072 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_2/O
                         net (fo=14, routed)          0.497     2.569    pulse_gen_1_SDACLK/pulses_generated0
    SLICE_X60Y29         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.507    -1.469    pulse_gen_1_SDACLK/clk_out1
    SLICE_X60Y29         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[0]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.569ns  (logic 0.876ns (34.105%)  route 1.693ns (65.895%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_state_reg[1]/C
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.628     0.628 r  pulse_gen_1_SDACLK/output_state_reg[1]/Q
                         net (fo=6, routed)           0.500     1.128    pulse_gen_1_SDACLK/output_state[1]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.252 f  pulse_gen_1_SDACLK/pulses_generated[0]_i_7/O
                         net (fo=2, routed)           0.696     1.948    pulse_gen_1_SDACLK/pulses_generated[0]_i_7_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.072 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_2/O
                         net (fo=14, routed)          0.497     2.569    pulse_gen_1_SDACLK/pulses_generated0
    SLICE_X60Y29         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.507    -1.469    pulse_gen_1_SDACLK/clk_out1
    SLICE_X60Y29         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[1]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.569ns  (logic 0.876ns (34.105%)  route 1.693ns (65.895%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_state_reg[1]/C
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.628     0.628 r  pulse_gen_1_SDACLK/output_state_reg[1]/Q
                         net (fo=6, routed)           0.500     1.128    pulse_gen_1_SDACLK/output_state[1]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.252 f  pulse_gen_1_SDACLK/pulses_generated[0]_i_7/O
                         net (fo=2, routed)           0.696     1.948    pulse_gen_1_SDACLK/pulses_generated[0]_i_7_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.072 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_2/O
                         net (fo=14, routed)          0.497     2.569    pulse_gen_1_SDACLK/pulses_generated0
    SLICE_X60Y29         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.507    -1.469    pulse_gen_1_SDACLK/clk_out1
    SLICE_X60Y29         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[2]/C

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.569ns  (logic 0.876ns (34.105%)  route 1.693ns (65.895%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_state_reg[1]/C
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.628     0.628 r  pulse_gen_1_SDACLK/output_state_reg[1]/Q
                         net (fo=6, routed)           0.500     1.128    pulse_gen_1_SDACLK/output_state[1]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.252 f  pulse_gen_1_SDACLK/pulses_generated[0]_i_7/O
                         net (fo=2, routed)           0.696     1.948    pulse_gen_1_SDACLK/pulses_generated[0]_i_7_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.072 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_2/O
                         net (fo=14, routed)          0.497     2.569    pulse_gen_1_SDACLK/pulses_generated0
    SLICE_X60Y29         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.507    -1.469    pulse_gen_1_SDACLK/clk_out1
    SLICE_X60Y29         FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_4_DSC/r_start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_4_DSC/o_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE                         0.000     0.000 r  pulse_gen_4_DSC/r_start_reg/C
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pulse_gen_4_DSC/r_start_reg/Q
                         net (fo=5, routed)           0.108     0.249    pulse_gen_4_DSC/r_start
    SLICE_X63Y26         LUT4 (Prop_lut4_I2_O)        0.045     0.294 r  pulse_gen_4_DSC/o_pulse_i_1__0/O
                         net (fo=1, routed)           0.000     0.294    pulse_gen_4_DSC/o_pulse_i_1__0_n_0
    SLICE_X63Y26         FDRE                                         r  pulse_gen_4_DSC/o_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.851    -0.820    pulse_gen_4_DSC/clk_out1
    SLICE_X63Y26         FDRE                                         r  pulse_gen_4_DSC/o_pulse_reg/C

Slack:                    inf
  Source:                 pulse_gen_4_DSC/r_start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_4_DSC/r_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.075%)  route 0.109ns (36.925%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE                         0.000     0.000 r  pulse_gen_4_DSC/r_start_reg/C
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pulse_gen_4_DSC/r_start_reg/Q
                         net (fo=5, routed)           0.109     0.250    pulse_gen_4_DSC/r_start
    SLICE_X63Y26         LUT4 (Prop_lut4_I3_O)        0.045     0.295 r  pulse_gen_4_DSC/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.295    pulse_gen_4_DSC/r_counter[0]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  pulse_gen_4_DSC/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.851    -0.820    pulse_gen_4_DSC/clk_out1
    SLICE_X63Y26         FDRE                                         r  pulse_gen_4_DSC/r_counter_reg[0]/C

Slack:                    inf
  Source:                 pulse_gen_4_DSC/r_start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_4_DSC/r_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.660%)  route 0.108ns (36.340%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE                         0.000     0.000 r  pulse_gen_4_DSC/r_start_reg/C
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pulse_gen_4_DSC/r_start_reg/Q
                         net (fo=5, routed)           0.108     0.249    pulse_gen_4_DSC/r_start
    SLICE_X63Y26         LUT3 (Prop_lut3_I2_O)        0.048     0.297 r  pulse_gen_4_DSC/r_done_i_1__1/O
                         net (fo=1, routed)           0.000     0.297    pulse_gen_4_DSC/r_done_i_1__1_n_0
    SLICE_X63Y26         FDRE                                         r  pulse_gen_4_DSC/r_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.851    -0.820    pulse_gen_4_DSC/clk_out1
    SLICE_X63Y26         FDRE                                         r  pulse_gen_4_DSC/r_done_reg/C

Slack:                    inf
  Source:                 adc_ctrl1/dsc_pulse_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/FSM_sequential_s_adc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.191ns (63.886%)  route 0.108ns (36.114%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE                         0.000     0.000 r  adc_ctrl1/dsc_pulse_done_reg/C
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  adc_ctrl1/dsc_pulse_done_reg/Q
                         net (fo=2, routed)           0.108     0.254    adc_ctrl1/dsc_pulse_done
    SLICE_X62Y29         LUT4 (Prop_lut4_I3_O)        0.045     0.299 r  adc_ctrl1/FSM_sequential_s_adc[0]_i_1/O
                         net (fo=1, routed)           0.000     0.299    adc_ctrl1/FSM_sequential_s_adc[0]_i_1_n_0
    SLICE_X62Y29         FDRE                                         r  adc_ctrl1/FSM_sequential_s_adc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.855    -0.816    adc_ctrl1/clk_out1
    SLICE_X62Y29         FDRE                                         r  adc_ctrl1/FSM_sequential_s_adc_reg[0]/C

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.206ns (67.282%)  route 0.100ns (32.718%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[11]/C
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.206     0.206 r  adc_ctrl1/serial_data_adc_1_reg[11]/Q
                         net (fo=1, routed)           0.100     0.306    adc_ctrl1/serial_data_adc_1_reg_n_0_[11]
    SLICE_X64Y28         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.854    -0.817    adc_ctrl1/clk_out1
    SLICE_X64Y28         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[11]/C

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.206ns (64.779%)  route 0.112ns (35.221%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[6]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.206     0.206 r  adc_ctrl1/serial_data_adc_1_reg[6]/Q
                         net (fo=1, routed)           0.112     0.318    adc_ctrl1/serial_data_adc_1_reg_n_0_[6]
    SLICE_X65Y25         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.850    -0.821    adc_ctrl1/clk_out1
    SLICE_X65Y25         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[6]/C

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.229ns (67.551%)  route 0.110ns (32.449%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[13]/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.229     0.229 r  adc_ctrl1/serial_data_adc_1_reg[13]/Q
                         net (fo=1, routed)           0.110     0.339    adc_ctrl1/serial_data_adc_1_reg_n_0_[13]
    SLICE_X64Y25         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.850    -0.821    adc_ctrl1/clk_out1
    SLICE_X64Y25         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[13]/C

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.229ns (67.154%)  route 0.112ns (32.846%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[1]/C
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.229     0.229 r  adc_ctrl1/serial_data_adc_1_reg[1]/Q
                         net (fo=1, routed)           0.112     0.341    adc_ctrl1/serial_data_adc_1_reg_n_0_[1]
    SLICE_X64Y33         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.859    -0.812    adc_ctrl1/clk_out1
    SLICE_X64Y33         FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[1]/C

Slack:                    inf
  Source:                 adc_ctrl1/start_acquisition_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/FSM_sequential_s_adc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.486%)  route 0.162ns (46.514%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDCE                         0.000     0.000 r  adc_ctrl1/start_acquisition_reg/C
    SLICE_X62Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  adc_ctrl1/start_acquisition_reg/Q
                         net (fo=1, routed)           0.162     0.303    adc_ctrl1/start_acquisition
    SLICE_X62Y29         LUT4 (Prop_lut4_I3_O)        0.045     0.348 r  adc_ctrl1/FSM_sequential_s_adc[1]_i_1/O
                         net (fo=1, routed)           0.000     0.348    adc_ctrl1/FSM_sequential_s_adc[1]_i_1_n_0
    SLICE_X62Y29         FDRE                                         r  adc_ctrl1/FSM_sequential_s_adc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.855    -0.816    adc_ctrl1/clk_out1
    SLICE_X62Y29         FDRE                                         r  adc_ctrl1/FSM_sequential_s_adc_reg[1]/C

Slack:                    inf
  Source:                 pulse_gen_2_CNV/r_start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_2_CNV/r_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.240ns (68.784%)  route 0.109ns (31.216%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE                         0.000     0.000 r  pulse_gen_2_CNV/r_start_reg/C
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.195     0.195 r  pulse_gen_2_CNV/r_start_reg/Q
                         net (fo=5, routed)           0.109     0.304    pulse_gen_2_CNV/r_start
    SLICE_X63Y30         LUT2 (Prop_lut2_I1_O)        0.045     0.349 r  pulse_gen_2_CNV/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.349    pulse_gen_2_CNV/r_counter[0]_i_1_n_0
    SLICE_X63Y30         FDRE                                         r  pulse_gen_2_CNV/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.856    -0.815    pulse_gen_2_CNV/clk_out1
    SLICE_X63Y30         FDRE                                         r  pulse_gen_2_CNV/r_counter_reg[0]/C





