0.7
2020.2
Nov 14 2025
19:37:27
C:/Users/boyso/git/saniccpu/vivado/vivado.sim/sim_1/behav/xsim/glbl.v,1756381829,verilog,,,,glbl,,uvm,,,,,,
C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sim_1/new/tb_alu.v,1766099947,verilog,,,,tb_alu,,uvm,D:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sim_1/new/tb_control_unit.v,1766432902,verilog,,,,tb_control_unit,,uvm,D:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sim_1/new/tb_core.sv,1766517379,verilog,,,,tb_core,,uvm,D:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sim_1/new/tb_register_file.v,1766185902,verilog,,,,tb_register_file,,uvm,D:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/ALU.sv,1766101441,systemVerilog,,C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/control_unit.sv,,ALU,,uvm,D:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/control_unit.sv,1766431768,systemVerilog,,C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/processor_core.sv,,control_unit,,uvm,D:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/processor_core.sv,1766517760,systemVerilog,,C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/protected_reg.sv,,processor_core,,uvm,D:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/protected_reg.sv,1766433025,systemVerilog,,C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/protected_reg24.sv,,protected_reg32,,uvm,D:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/protected_reg24.sv,1766105363,systemVerilog,,C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/register_file.sv,,protected_reg24,,uvm,D:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/register_file.sv,1766269639,systemVerilog,,,,register_file,,uvm,D:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
