



 !3=!  {} 






declare i64 @llvm.hexagon.S2.lsr.i.r.aed(i64,     i32)       !3=
! {  

define i16 @test  %:$


dr1(i16 %x)    ael ceF<4 x fl()*@!
  









decla;   re i2!\ @llvm0D} .hea 
{
