0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/luke_mccubbin1/Box/CurrentClasses/SoC/Github/CR1/seven_seg/seven_seg/seven_seg.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,uvm,,,,,,
C:/Users/luke_mccubbin1/Box/CurrentClasses/SoC/Github/CR1/seven_seg/seven_seg/seven_seg.srcs/sources_1/new/top_module.sv,1693974365,systemVerilog,,,,hex7seg,,uvm,,,,,,
