--- stats32.txt	2020-12-06 17:53:38.495260154 -0600
+++ stats64.txt	2020-12-06 17:53:42.127302675 -0600
@@ -1,25 +1,25 @@
 
 ---------- Begin Simulation Statistics ----------
-final_tick                                 1468214500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-host_inst_rate                                 209938                       # Simulator instruction rate (inst/s)
-host_mem_usage                                 695844                       # Number of bytes of host memory used
-host_op_rate                                   391786                       # Simulator op (including micro ops) rate (op/s)
-host_seconds                                     2.24                       # Real time elapsed on the host
-host_tick_rate                              655260390                       # Simulator tick rate (ticks/s)
+final_tick                                 1205923500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+host_inst_rate                                 220102                       # Simulator instruction rate (inst/s)
+host_mem_usage                                 693792                       # Number of bytes of host memory used
+host_op_rate                                   410805                       # Simulator op (including micro ops) rate (op/s)
+host_seconds                                     2.14                       # Real time elapsed on the host
+host_tick_rate                              564322044                       # Simulator tick rate (ticks/s)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
 sim_insts                                      470280                       # Number of instructions simulated
 sim_ops                                        877835                       # Number of ops (including micro ops) simulated
-sim_seconds                                  0.001468                       # Number of seconds simulated
-sim_ticks                                  1468214500                       # Number of ticks simulated
+sim_seconds                                  0.001206                       # Number of seconds simulated
+sim_ticks                                  1205923500                       # Number of ticks simulated
 system.cpu.Branches                             72604                       # Number of branches fetched
 system.cpu.committedInsts                      470280                       # Number of instructions committed
 system.cpu.committedOps                        877835                       # Number of ops (including micro ops) committed
 system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
 system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
-system.cpu.numCycles                          2936429                       # number of cpu cycles simulated
+system.cpu.numCycles                          2411847                       # number of cpu cycles simulated
 system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
 system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.num_busy_cycles               2936428.998000                       # Number of busy cycles
+system.cpu.num_busy_cycles               2411846.998000                       # Number of busy cycles
 system.cpu.num_cc_register_reads               329877                       # number of times the CC registers were read
 system.cpu.num_cc_register_writes              220612                       # number of times the CC registers were written
 system.cpu.num_conditional_control_insts        50060                       # number of instructions that are conditional controls
@@ -97,129 +97,129 @@
 system.cpu.workload.numSyscalls                    57                       # Number of system calls
 system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
 system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.snoop_filter.hit_single_requests         1141                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_single_requests          795                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
 system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.tot_requests          9078                       # Total number of requests made to the snoop filter.
+system.membus.snoop_filter.tot_requests          5250                       # Total number of requests made to the snoop filter.
 system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
 system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
 system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.tol2bus.snoop_filter.hit_single_requests         1817                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.tol2bus.snoop_filter.hit_single_snoops         4418                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.tol2bus.snoop_filter.tot_requests         9860                       # Total number of requests made to the snoop filter.
-system.tol2bus.snoop_filter.tot_snoops           4418                       # Total number of snoops made to the snoop filter.
+system.tol2bus.snoop_filter.hit_single_requests         1253                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.tol2bus.snoop_filter.hit_single_snoops         2765                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.tol2bus.snoop_filter.tot_requests         5809                       # Total number of requests made to the snoop filter.
+system.tol2bus.snoop_filter.tot_snoops           2765                       # Total number of snoops made to the snoop filter.
 system.clk_domain.clock                          1000                       # Clock period in ticks
-system.cpu.dcache.demand_hits::.cpu.data       214351                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total           214351                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::.cpu.data       214351                       # number of overall hits
-system.cpu.dcache.overall_hits::total          214351                       # number of overall hits
-system.cpu.dcache.demand_misses::.cpu.data         5395                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total           5395                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::.cpu.data         5395                       # number of overall misses
-system.cpu.dcache.overall_misses::total          5395                       # number of overall misses
-system.cpu.dcache.demand_miss_latency::.cpu.data    413356500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total    413356500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::.cpu.data    413356500                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total    413356500                       # number of overall miss cycles
-system.cpu.dcache.demand_accesses::.cpu.data       219746                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total       219746                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::.cpu.data       219746                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total       219746                       # number of overall (read+write) accesses
-system.cpu.dcache.demand_miss_rate::.cpu.data     0.024551                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.024551                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::.cpu.data     0.024551                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.024551                       # miss rate for overall accesses
-system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76618.443003                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 76618.443003                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76618.443003                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 76618.443003                       # average overall miss latency
+system.cpu.dcache.demand_hits::.cpu.data       214151                       # number of demand (read+write) hits
+system.cpu.dcache.demand_hits::total           214151                       # number of demand (read+write) hits
+system.cpu.dcache.overall_hits::.cpu.data       214151                       # number of overall hits
+system.cpu.dcache.overall_hits::total          214151                       # number of overall hits
+system.cpu.dcache.demand_misses::.cpu.data         2961                       # number of demand (read+write) misses
+system.cpu.dcache.demand_misses::total           2961                       # number of demand (read+write) misses
+system.cpu.dcache.overall_misses::.cpu.data         2961                       # number of overall misses
+system.cpu.dcache.overall_misses::total          2961                       # number of overall misses
+system.cpu.dcache.demand_miss_latency::.cpu.data    229469000                       # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_latency::total    229469000                       # number of demand (read+write) miss cycles
+system.cpu.dcache.overall_miss_latency::.cpu.data    229469000                       # number of overall miss cycles
+system.cpu.dcache.overall_miss_latency::total    229469000                       # number of overall miss cycles
+system.cpu.dcache.demand_accesses::.cpu.data       217112                       # number of demand (read+write) accesses
+system.cpu.dcache.demand_accesses::total       217112                       # number of demand (read+write) accesses
+system.cpu.dcache.overall_accesses::.cpu.data       217112                       # number of overall (read+write) accesses
+system.cpu.dcache.overall_accesses::total       217112                       # number of overall (read+write) accesses
+system.cpu.dcache.demand_miss_rate::.cpu.data     0.013638                       # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total     0.013638                       # miss rate for demand accesses
+system.cpu.dcache.overall_miss_rate::.cpu.data     0.013638                       # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total     0.013638                       # miss rate for overall accesses
+system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77497.129348                       # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 77497.129348                       # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77497.129348                       # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 77497.129348                       # average overall miss latency
 system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
 system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
 system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::.writebacks          557                       # number of writebacks
-system.cpu.dcache.writebacks::total               557                       # number of writebacks
-system.cpu.dcache.demand_mshr_misses::.cpu.data         5395                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total         5395                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::.cpu.data         5395                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total         5395                       # number of overall MSHR misses
-system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    407961500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total    407961500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    407961500                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total    407961500                       # number of overall MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.024551                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.024551                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.024551                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.024551                       # mshr miss rate for overall accesses
-system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75618.443003                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 75618.443003                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75618.443003                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 75618.443003                       # average overall mshr miss latency
-system.cpu.dcache.replacements                   1511                       # number of replacements
-system.cpu.dcache.ReadReq_hits::.cpu.data       148305                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total          148305                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_misses::.cpu.data         4257                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total          4257                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_miss_latency::.cpu.data    326257000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total    326257000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_accesses::.cpu.data       152562                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total       152562                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.027903                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.027903                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76640.122152                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 76640.122152                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4257                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total         4257                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    322000000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total    322000000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027903                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027903                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75640.122152                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75640.122152                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_hits::.cpu.data        66046                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total          66046                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_misses::.cpu.data         1138                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total         1138                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_miss_latency::.cpu.data     87099500                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total     87099500                       # number of WriteReq miss cycles
+system.cpu.dcache.writebacks::.writebacks          358                       # number of writebacks
+system.cpu.dcache.writebacks::total               358                       # number of writebacks
+system.cpu.dcache.demand_mshr_misses::.cpu.data         2961                       # number of demand (read+write) MSHR misses
+system.cpu.dcache.demand_mshr_misses::total         2961                       # number of demand (read+write) MSHR misses
+system.cpu.dcache.overall_mshr_misses::.cpu.data         2961                       # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_misses::total         2961                       # number of overall MSHR misses
+system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    226508000                       # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency::total    226508000                       # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    226508000                       # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::total    226508000                       # number of overall MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013638                       # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total     0.013638                       # mshr miss rate for demand accesses
+system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013638                       # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total     0.013638                       # mshr miss rate for overall accesses
+system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76497.129348                       # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 76497.129348                       # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76497.129348                       # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 76497.129348                       # average overall mshr miss latency
+system.cpu.dcache.replacements                    991                       # number of replacements
+system.cpu.dcache.ReadReq_hits::.cpu.data       147589                       # number of ReadReq hits
+system.cpu.dcache.ReadReq_hits::total          147589                       # number of ReadReq hits
+system.cpu.dcache.ReadReq_misses::.cpu.data         2339                       # number of ReadReq misses
+system.cpu.dcache.ReadReq_misses::total          2339                       # number of ReadReq misses
+system.cpu.dcache.ReadReq_miss_latency::.cpu.data    181437500                       # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_latency::total    181437500                       # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_accesses::.cpu.data       149928                       # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_accesses::total       149928                       # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015601                       # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total     0.015601                       # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77570.542967                       # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 77570.542967                       # average ReadReq miss latency
+system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2339                       # number of ReadReq MSHR misses
+system.cpu.dcache.ReadReq_mshr_misses::total         2339                       # number of ReadReq MSHR misses
+system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    179098500                       # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_latency::total    179098500                       # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015601                       # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015601                       # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76570.542967                       # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76570.542967                       # average ReadReq mshr miss latency
+system.cpu.dcache.WriteReq_hits::.cpu.data        66562                       # number of WriteReq hits
+system.cpu.dcache.WriteReq_hits::total          66562                       # number of WriteReq hits
+system.cpu.dcache.WriteReq_misses::.cpu.data          622                       # number of WriteReq misses
+system.cpu.dcache.WriteReq_misses::total          622                       # number of WriteReq misses
+system.cpu.dcache.WriteReq_miss_latency::.cpu.data     48031500                       # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_latency::total     48031500                       # number of WriteReq miss cycles
 system.cpu.dcache.WriteReq_accesses::.cpu.data        67184                       # number of WriteReq accesses(hits+misses)
 system.cpu.dcache.WriteReq_accesses::total        67184                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016939                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.016939                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76537.346221                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 76537.346221                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1138                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total         1138                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     85961500                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total     85961500                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016939                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016939                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75537.346221                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75537.346221                       # average WriteReq mshr miss latency
-system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1468214500                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.tags.tagsinuse          2954.879351                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs              219746                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs              5395                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs             40.731418                       # Average number of references to valid blocks.
+system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009258                       # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total     0.009258                       # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77221.061093                       # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 77221.061093                       # average WriteReq miss latency
+system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          622                       # number of WriteReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_misses::total          622                       # number of WriteReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     47409500                       # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_latency::total     47409500                       # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009258                       # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009258                       # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76221.061093                       # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76221.061093                       # average WriteReq mshr miss latency
+system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1205923500                       # Cumulative time (in ticks) in various power states
+system.cpu.dcache.tags.tagsinuse          1596.604862                       # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs              217112                       # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs              2961                       # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs             73.323877                       # Average number of references to valid blocks.
 system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::.cpu.data  2954.879351                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::.cpu.data     0.721406                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.721406                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         3884                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2         2300                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3         1538                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024     0.948242                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses            444887                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses           444887                       # Number of data accesses
-system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1468214500                       # Cumulative time (in ticks) in various power states
-system.cpu.dtb.rdAccesses                      152635                       # TLB accesses on read requests
+system.cpu.dcache.tags.occ_blocks::.cpu.data  1596.604862                       # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::.cpu.data     0.779592                       # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total     0.779592                       # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_task_id_blocks::1024         1970                       # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::2         1425                       # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::3          513                       # Occupied blocks per task id
+system.cpu.dcache.tags.occ_task_id_percent::1024     0.961914                       # Percentage of cache occupancy per task id
+system.cpu.dcache.tags.tag_accesses            437185                       # Number of tag accesses
+system.cpu.dcache.tags.data_accesses           437185                       # Number of data accesses
+system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1205923500                       # Cumulative time (in ticks) in various power states
+system.cpu.dtb.rdAccesses                      150000                       # TLB accesses on read requests
 system.cpu.dtb.wrAccesses                       67201                       # TLB accesses on write requests
-system.cpu.dtb.rdMisses                           234                       # TLB misses on read requests
+system.cpu.dtb.rdMisses                           233                       # TLB misses on read requests
 system.cpu.dtb.wrMisses                            43                       # TLB misses on write requests
-system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1468214500                       # Cumulative time (in ticks) in various power states
+system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1205923500                       # Cumulative time (in ticks) in various power states
 system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
@@ -227,7 +227,7 @@
 system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
 system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
-system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1468214500                       # Cumulative time (in ticks) in various power states
+system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1205923500                       # Cumulative time (in ticks) in various power states
 system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
 system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
 system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
@@ -235,100 +235,100 @@
 system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
 system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
 system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
-system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1468214500                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.demand_hits::.cpu.inst       640348                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total           640348                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::.cpu.inst       640348                       # number of overall hits
-system.cpu.icache.overall_hits::total          640348                       # number of overall hits
-system.cpu.icache.demand_misses::.cpu.inst         2648                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total           2648                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::.cpu.inst         2648                       # number of overall misses
-system.cpu.icache.overall_misses::total          2648                       # number of overall misses
-system.cpu.icache.demand_miss_latency::.cpu.inst    204263000                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    204263000                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::.cpu.inst    204263000                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    204263000                       # number of overall miss cycles
+system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1205923500                       # Cumulative time (in ticks) in various power states
+system.cpu.icache.demand_hits::.cpu.inst       641401                       # number of demand (read+write) hits
+system.cpu.icache.demand_hits::total           641401                       # number of demand (read+write) hits
+system.cpu.icache.overall_hits::.cpu.inst       641401                       # number of overall hits
+system.cpu.icache.overall_hits::total          641401                       # number of overall hits
+system.cpu.icache.demand_misses::.cpu.inst         1595                       # number of demand (read+write) misses
+system.cpu.icache.demand_misses::total           1595                       # number of demand (read+write) misses
+system.cpu.icache.overall_misses::.cpu.inst         1595                       # number of overall misses
+system.cpu.icache.overall_misses::total          1595                       # number of overall misses
+system.cpu.icache.demand_miss_latency::.cpu.inst    123514500                       # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_latency::total    123514500                       # number of demand (read+write) miss cycles
+system.cpu.icache.overall_miss_latency::.cpu.inst    123514500                       # number of overall miss cycles
+system.cpu.icache.overall_miss_latency::total    123514500                       # number of overall miss cycles
 system.cpu.icache.demand_accesses::.cpu.inst       642996                       # number of demand (read+write) accesses
 system.cpu.icache.demand_accesses::total       642996                       # number of demand (read+write) accesses
 system.cpu.icache.overall_accesses::.cpu.inst       642996                       # number of overall (read+write) accesses
 system.cpu.icache.overall_accesses::total       642996                       # number of overall (read+write) accesses
-system.cpu.icache.demand_miss_rate::.cpu.inst     0.004118                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.004118                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::.cpu.inst     0.004118                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.004118                       # miss rate for overall accesses
-system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77138.595166                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 77138.595166                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77138.595166                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 77138.595166                       # average overall miss latency
+system.cpu.icache.demand_miss_rate::.cpu.inst     0.002481                       # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total     0.002481                       # miss rate for demand accesses
+system.cpu.icache.overall_miss_rate::.cpu.inst     0.002481                       # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total     0.002481                       # miss rate for overall accesses
+system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77438.557994                       # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 77438.557994                       # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77438.557994                       # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 77438.557994                       # average overall miss latency
 system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
 system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
 system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::.writebacks          306                       # number of writebacks
-system.cpu.icache.writebacks::total               306                       # number of writebacks
-system.cpu.icache.demand_mshr_misses::.cpu.inst         2648                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total         2648                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::.cpu.inst         2648                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total         2648                       # number of overall MSHR misses
-system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    201615000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total    201615000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    201615000                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total    201615000                       # number of overall MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004118                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.004118                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004118                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.004118                       # mshr miss rate for overall accesses
-system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76138.595166                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 76138.595166                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76138.595166                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 76138.595166                       # average overall mshr miss latency
-system.cpu.icache.replacements                    306                       # number of replacements
-system.cpu.icache.ReadReq_hits::.cpu.inst       640348                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total          640348                       # number of ReadReq hits
-system.cpu.icache.ReadReq_misses::.cpu.inst         2648                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total          2648                       # number of ReadReq misses
-system.cpu.icache.ReadReq_miss_latency::.cpu.inst    204263000                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    204263000                       # number of ReadReq miss cycles
+system.cpu.icache.writebacks::.writebacks          262                       # number of writebacks
+system.cpu.icache.writebacks::total               262                       # number of writebacks
+system.cpu.icache.demand_mshr_misses::.cpu.inst         1595                       # number of demand (read+write) MSHR misses
+system.cpu.icache.demand_mshr_misses::total         1595                       # number of demand (read+write) MSHR misses
+system.cpu.icache.overall_mshr_misses::.cpu.inst         1595                       # number of overall MSHR misses
+system.cpu.icache.overall_mshr_misses::total         1595                       # number of overall MSHR misses
+system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    121919500                       # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_latency::total    121919500                       # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    121919500                       # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency::total    121919500                       # number of overall MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002481                       # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total     0.002481                       # mshr miss rate for demand accesses
+system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002481                       # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total     0.002481                       # mshr miss rate for overall accesses
+system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76438.557994                       # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 76438.557994                       # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76438.557994                       # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 76438.557994                       # average overall mshr miss latency
+system.cpu.icache.replacements                    262                       # number of replacements
+system.cpu.icache.ReadReq_hits::.cpu.inst       641401                       # number of ReadReq hits
+system.cpu.icache.ReadReq_hits::total          641401                       # number of ReadReq hits
+system.cpu.icache.ReadReq_misses::.cpu.inst         1595                       # number of ReadReq misses
+system.cpu.icache.ReadReq_misses::total          1595                       # number of ReadReq misses
+system.cpu.icache.ReadReq_miss_latency::.cpu.inst    123514500                       # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_latency::total    123514500                       # number of ReadReq miss cycles
 system.cpu.icache.ReadReq_accesses::.cpu.inst       642996                       # number of ReadReq accesses(hits+misses)
 system.cpu.icache.ReadReq_accesses::total       642996                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004118                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.004118                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77138.595166                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 77138.595166                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2648                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total         2648                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    201615000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total    201615000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004118                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004118                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76138.595166                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76138.595166                       # average ReadReq mshr miss latency
-system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1468214500                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.tags.tagsinuse          1507.236824                       # Cycle average of tags in use
+system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002481                       # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total     0.002481                       # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77438.557994                       # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 77438.557994                       # average ReadReq miss latency
+system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1595                       # number of ReadReq MSHR misses
+system.cpu.icache.ReadReq_mshr_misses::total         1595                       # number of ReadReq MSHR misses
+system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    121919500                       # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_latency::total    121919500                       # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002481                       # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002481                       # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76438.557994                       # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76438.557994                       # average ReadReq mshr miss latency
+system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1205923500                       # Cumulative time (in ticks) in various power states
+system.cpu.icache.tags.tagsinuse           918.859348                       # Cycle average of tags in use
 system.cpu.icache.tags.total_refs              642996                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs              2648                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs            242.823263                       # Average number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs              1595                       # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs            403.132288                       # Average number of references to valid blocks.
 system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::.cpu.inst  1507.236824                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::.cpu.inst     0.367978                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.367978                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         2342                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1          235                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2         1106                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3          916                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.571777                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses           1288640                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses          1288640                       # Number of data accesses
-system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1468214500                       # Cumulative time (in ticks) in various power states
+system.cpu.icache.tags.occ_blocks::.cpu.inst   918.859348                       # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::.cpu.inst     0.448662                       # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total     0.448662                       # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_task_id_blocks::1024         1333                       # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::2          719                       # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::3          418                       # Occupied blocks per task id
+system.cpu.icache.tags.occ_task_id_percent::1024     0.650879                       # Percentage of cache occupancy per task id
+system.cpu.icache.tags.tag_accesses           1287587                       # Number of tag accesses
+system.cpu.icache.tags.data_accesses          1287587                       # Number of data accesses
+system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1205923500                       # Cumulative time (in ticks) in various power states
 system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
 system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
 system.cpu.itb.wrAccesses                      643074                       # TLB accesses on write requests
 system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
 system.cpu.itb.wrMisses                           262                       # TLB misses on write requests
-system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1468214500                       # Cumulative time (in ticks) in various power states
+system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1205923500                       # Cumulative time (in ticks) in various power states
 system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
@@ -336,7 +336,7 @@
 system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
 system.cpu.itb_walker_cache.replacements            0                       # number of replacements
-system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1468214500                       # Cumulative time (in ticks) in various power states
+system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1205923500                       # Cumulative time (in ticks) in various power states
 system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
 system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
 system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
@@ -344,194 +344,194 @@
 system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
 system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
 system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
-system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1468214500                       # Cumulative time (in ticks) in various power states
-system.cpu.power_state.pwrStateResidencyTicks::ON   1468214500                       # Cumulative time (in ticks) in various power states
+system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1205923500                       # Cumulative time (in ticks) in various power states
+system.cpu.power_state.pwrStateResidencyTicks::ON   1205923500                       # Cumulative time (in ticks) in various power states
 system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
 system.cpu.thread_0.numOps                          0                       # Number of Ops committed
 system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
 system.cpu_clk_domain.clock                       500                       # Clock period in ticks
 system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
-system.l2.demand_hits::.cpu.inst                    5                       # number of demand (read+write) hits
-system.l2.demand_hits::.cpu.data                  101                       # number of demand (read+write) hits
-system.l2.demand_hits::total                      106                       # number of demand (read+write) hits
-system.l2.overall_hits::.cpu.inst                   5                       # number of overall hits
-system.l2.overall_hits::.cpu.data                 101                       # number of overall hits
-system.l2.overall_hits::total                     106                       # number of overall hits
-system.l2.demand_misses::.cpu.inst               2643                       # number of demand (read+write) misses
-system.l2.demand_misses::.cpu.data               5294                       # number of demand (read+write) misses
-system.l2.demand_misses::total                   7937                       # number of demand (read+write) misses
-system.l2.overall_misses::.cpu.inst              2643                       # number of overall misses
-system.l2.overall_misses::.cpu.data              5294                       # number of overall misses
-system.l2.overall_misses::total                  7937                       # number of overall misses
-system.l2.demand_miss_latency::.cpu.inst    197590500                       # number of demand (read+write) miss cycles
-system.l2.demand_miss_latency::.cpu.data    398807500                       # number of demand (read+write) miss cycles
-system.l2.demand_miss_latency::total        596398000                       # number of demand (read+write) miss cycles
-system.l2.overall_miss_latency::.cpu.inst    197590500                       # number of overall miss cycles
-system.l2.overall_miss_latency::.cpu.data    398807500                       # number of overall miss cycles
-system.l2.overall_miss_latency::total       596398000                       # number of overall miss cycles
-system.l2.demand_accesses::.cpu.inst             2648                       # number of demand (read+write) accesses
-system.l2.demand_accesses::.cpu.data             5395                       # number of demand (read+write) accesses
-system.l2.demand_accesses::total                 8043                       # number of demand (read+write) accesses
-system.l2.overall_accesses::.cpu.inst            2648                       # number of overall (read+write) accesses
-system.l2.overall_accesses::.cpu.data            5395                       # number of overall (read+write) accesses
-system.l2.overall_accesses::total                8043                       # number of overall (read+write) accesses
-system.l2.demand_miss_rate::.cpu.inst        0.998112                       # miss rate for demand accesses
-system.l2.demand_miss_rate::.cpu.data        0.981279                       # miss rate for demand accesses
-system.l2.demand_miss_rate::total            0.986821                       # miss rate for demand accesses
-system.l2.overall_miss_rate::.cpu.inst       0.998112                       # miss rate for overall accesses
-system.l2.overall_miss_rate::.cpu.data       0.981279                       # miss rate for overall accesses
-system.l2.overall_miss_rate::total           0.986821                       # miss rate for overall accesses
-system.l2.demand_avg_miss_latency::.cpu.inst 74759.931896                       # average overall miss latency
-system.l2.demand_avg_miss_latency::.cpu.data 75331.979600                       # average overall miss latency
-system.l2.demand_avg_miss_latency::total 75141.489228                       # average overall miss latency
-system.l2.overall_avg_miss_latency::.cpu.inst 74759.931896                       # average overall miss latency
-system.l2.overall_avg_miss_latency::.cpu.data 75331.979600                       # average overall miss latency
-system.l2.overall_avg_miss_latency::total 75141.489228                       # average overall miss latency
+system.l2.demand_hits::.cpu.inst                    8                       # number of demand (read+write) hits
+system.l2.demand_hits::.cpu.data                   93                       # number of demand (read+write) hits
+system.l2.demand_hits::total                      101                       # number of demand (read+write) hits
+system.l2.overall_hits::.cpu.inst                   8                       # number of overall hits
+system.l2.overall_hits::.cpu.data                  93                       # number of overall hits
+system.l2.overall_hits::total                     101                       # number of overall hits
+system.l2.demand_misses::.cpu.inst               1587                       # number of demand (read+write) misses
+system.l2.demand_misses::.cpu.data               2868                       # number of demand (read+write) misses
+system.l2.demand_misses::total                   4455                       # number of demand (read+write) misses
+system.l2.overall_misses::.cpu.inst              1587                       # number of overall misses
+system.l2.overall_misses::.cpu.data              2868                       # number of overall misses
+system.l2.overall_misses::total                  4455                       # number of overall misses
+system.l2.demand_miss_latency::.cpu.inst    119440000                       # number of demand (read+write) miss cycles
+system.l2.demand_miss_latency::.cpu.data    221090000                       # number of demand (read+write) miss cycles
+system.l2.demand_miss_latency::total        340530000                       # number of demand (read+write) miss cycles
+system.l2.overall_miss_latency::.cpu.inst    119440000                       # number of overall miss cycles
+system.l2.overall_miss_latency::.cpu.data    221090000                       # number of overall miss cycles
+system.l2.overall_miss_latency::total       340530000                       # number of overall miss cycles
+system.l2.demand_accesses::.cpu.inst             1595                       # number of demand (read+write) accesses
+system.l2.demand_accesses::.cpu.data             2961                       # number of demand (read+write) accesses
+system.l2.demand_accesses::total                 4556                       # number of demand (read+write) accesses
+system.l2.overall_accesses::.cpu.inst            1595                       # number of overall (read+write) accesses
+system.l2.overall_accesses::.cpu.data            2961                       # number of overall (read+write) accesses
+system.l2.overall_accesses::total                4556                       # number of overall (read+write) accesses
+system.l2.demand_miss_rate::.cpu.inst        0.994984                       # miss rate for demand accesses
+system.l2.demand_miss_rate::.cpu.data        0.968592                       # miss rate for demand accesses
+system.l2.demand_miss_rate::total            0.977831                       # miss rate for demand accesses
+system.l2.overall_miss_rate::.cpu.inst       0.994984                       # miss rate for overall accesses
+system.l2.overall_miss_rate::.cpu.data       0.968592                       # miss rate for overall accesses
+system.l2.overall_miss_rate::total           0.977831                       # miss rate for overall accesses
+system.l2.demand_avg_miss_latency::.cpu.inst 75261.499685                       # average overall miss latency
+system.l2.demand_avg_miss_latency::.cpu.data 77088.563459                       # average overall miss latency
+system.l2.demand_avg_miss_latency::total 76437.710438                       # average overall miss latency
+system.l2.overall_avg_miss_latency::.cpu.inst 75261.499685                       # average overall miss latency
+system.l2.overall_avg_miss_latency::.cpu.data 77088.563459                       # average overall miss latency
+system.l2.overall_avg_miss_latency::total 76437.710438                       # average overall miss latency
 system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
 system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
 system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
 system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
 system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
 system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.l2.writebacks::.writebacks                 163                       # number of writebacks
-system.l2.writebacks::total                       163                       # number of writebacks
-system.l2.demand_mshr_misses::.cpu.inst          2643                       # number of demand (read+write) MSHR misses
-system.l2.demand_mshr_misses::.cpu.data          5294                       # number of demand (read+write) MSHR misses
-system.l2.demand_mshr_misses::total              7937                       # number of demand (read+write) MSHR misses
-system.l2.overall_mshr_misses::.cpu.inst         2643                       # number of overall MSHR misses
-system.l2.overall_mshr_misses::.cpu.data         5294                       # number of overall MSHR misses
-system.l2.overall_mshr_misses::total             7937                       # number of overall MSHR misses
-system.l2.demand_mshr_miss_latency::.cpu.inst    171160500                       # number of demand (read+write) MSHR miss cycles
-system.l2.demand_mshr_miss_latency::.cpu.data    345867500                       # number of demand (read+write) MSHR miss cycles
-system.l2.demand_mshr_miss_latency::total    517028000                       # number of demand (read+write) MSHR miss cycles
-system.l2.overall_mshr_miss_latency::.cpu.inst    171160500                       # number of overall MSHR miss cycles
-system.l2.overall_mshr_miss_latency::.cpu.data    345867500                       # number of overall MSHR miss cycles
-system.l2.overall_mshr_miss_latency::total    517028000                       # number of overall MSHR miss cycles
-system.l2.demand_mshr_miss_rate::.cpu.inst     0.998112                       # mshr miss rate for demand accesses
-system.l2.demand_mshr_miss_rate::.cpu.data     0.981279                       # mshr miss rate for demand accesses
-system.l2.demand_mshr_miss_rate::total       0.986821                       # mshr miss rate for demand accesses
-system.l2.overall_mshr_miss_rate::.cpu.inst     0.998112                       # mshr miss rate for overall accesses
-system.l2.overall_mshr_miss_rate::.cpu.data     0.981279                       # mshr miss rate for overall accesses
-system.l2.overall_mshr_miss_rate::total      0.986821                       # mshr miss rate for overall accesses
-system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64759.931896                       # average overall mshr miss latency
-system.l2.demand_avg_mshr_miss_latency::.cpu.data 65331.979600                       # average overall mshr miss latency
-system.l2.demand_avg_mshr_miss_latency::total 65141.489228                       # average overall mshr miss latency
-system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64759.931896                       # average overall mshr miss latency
-system.l2.overall_avg_mshr_miss_latency::.cpu.data 65331.979600                       # average overall mshr miss latency
-system.l2.overall_avg_mshr_miss_latency::total 65141.489228                       # average overall mshr miss latency
-system.l2.replacements                           4695                       # number of replacements
-system.l2.WritebackDirty_hits::.writebacks          557                       # number of WritebackDirty hits
-system.l2.WritebackDirty_hits::total              557                       # number of WritebackDirty hits
-system.l2.WritebackDirty_accesses::.writebacks          557                       # number of WritebackDirty accesses(hits+misses)
-system.l2.WritebackDirty_accesses::total          557                       # number of WritebackDirty accesses(hits+misses)
-system.l2.WritebackClean_hits::.writebacks          306                       # number of WritebackClean hits
-system.l2.WritebackClean_hits::total              306                       # number of WritebackClean hits
-system.l2.WritebackClean_accesses::.writebacks          306                       # number of WritebackClean accesses(hits+misses)
-system.l2.WritebackClean_accesses::total          306                       # number of WritebackClean accesses(hits+misses)
-system.l2.CleanEvict_mshr_misses::.writebacks          864                       # number of CleanEvict MSHR misses
-system.l2.CleanEvict_mshr_misses::total           864                       # number of CleanEvict MSHR misses
+system.l2.writebacks::.writebacks                 130                       # number of writebacks
+system.l2.writebacks::total                       130                       # number of writebacks
+system.l2.demand_mshr_misses::.cpu.inst          1587                       # number of demand (read+write) MSHR misses
+system.l2.demand_mshr_misses::.cpu.data          2868                       # number of demand (read+write) MSHR misses
+system.l2.demand_mshr_misses::total              4455                       # number of demand (read+write) MSHR misses
+system.l2.overall_mshr_misses::.cpu.inst         1587                       # number of overall MSHR misses
+system.l2.overall_mshr_misses::.cpu.data         2868                       # number of overall MSHR misses
+system.l2.overall_mshr_misses::total             4455                       # number of overall MSHR misses
+system.l2.demand_mshr_miss_latency::.cpu.inst    103570000                       # number of demand (read+write) MSHR miss cycles
+system.l2.demand_mshr_miss_latency::.cpu.data    192410000                       # number of demand (read+write) MSHR miss cycles
+system.l2.demand_mshr_miss_latency::total    295980000                       # number of demand (read+write) MSHR miss cycles
+system.l2.overall_mshr_miss_latency::.cpu.inst    103570000                       # number of overall MSHR miss cycles
+system.l2.overall_mshr_miss_latency::.cpu.data    192410000                       # number of overall MSHR miss cycles
+system.l2.overall_mshr_miss_latency::total    295980000                       # number of overall MSHR miss cycles
+system.l2.demand_mshr_miss_rate::.cpu.inst     0.994984                       # mshr miss rate for demand accesses
+system.l2.demand_mshr_miss_rate::.cpu.data     0.968592                       # mshr miss rate for demand accesses
+system.l2.demand_mshr_miss_rate::total       0.977831                       # mshr miss rate for demand accesses
+system.l2.overall_mshr_miss_rate::.cpu.inst     0.994984                       # mshr miss rate for overall accesses
+system.l2.overall_mshr_miss_rate::.cpu.data     0.968592                       # mshr miss rate for overall accesses
+system.l2.overall_mshr_miss_rate::total      0.977831                       # mshr miss rate for overall accesses
+system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65261.499685                       # average overall mshr miss latency
+system.l2.demand_avg_mshr_miss_latency::.cpu.data 67088.563459                       # average overall mshr miss latency
+system.l2.demand_avg_mshr_miss_latency::total 66437.710438                       # average overall mshr miss latency
+system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65261.499685                       # average overall mshr miss latency
+system.l2.overall_avg_mshr_miss_latency::.cpu.data 67088.563459                       # average overall mshr miss latency
+system.l2.overall_avg_mshr_miss_latency::total 66437.710438                       # average overall mshr miss latency
+system.l2.replacements                           3003                       # number of replacements
+system.l2.WritebackDirty_hits::.writebacks          358                       # number of WritebackDirty hits
+system.l2.WritebackDirty_hits::total              358                       # number of WritebackDirty hits
+system.l2.WritebackDirty_accesses::.writebacks          358                       # number of WritebackDirty accesses(hits+misses)
+system.l2.WritebackDirty_accesses::total          358                       # number of WritebackDirty accesses(hits+misses)
+system.l2.WritebackClean_hits::.writebacks          262                       # number of WritebackClean hits
+system.l2.WritebackClean_hits::total              262                       # number of WritebackClean hits
+system.l2.WritebackClean_accesses::.writebacks          262                       # number of WritebackClean accesses(hits+misses)
+system.l2.WritebackClean_accesses::total          262                       # number of WritebackClean accesses(hits+misses)
+system.l2.CleanEvict_mshr_misses::.writebacks          557                       # number of CleanEvict MSHR misses
+system.l2.CleanEvict_mshr_misses::total           557                       # number of CleanEvict MSHR misses
 system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
 system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.l2.ReadExReq_hits::.cpu.data                12                       # number of ReadExReq hits
-system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
-system.l2.ReadExReq_misses::.cpu.data            1126                       # number of ReadExReq misses
-system.l2.ReadExReq_misses::total                1126                       # number of ReadExReq misses
-system.l2.ReadExReq_miss_latency::.cpu.data     84128500                       # number of ReadExReq miss cycles
-system.l2.ReadExReq_miss_latency::total      84128500                       # number of ReadExReq miss cycles
-system.l2.ReadExReq_accesses::.cpu.data          1138                       # number of ReadExReq accesses(hits+misses)
-system.l2.ReadExReq_accesses::total              1138                       # number of ReadExReq accesses(hits+misses)
-system.l2.ReadExReq_miss_rate::.cpu.data     0.989455                       # miss rate for ReadExReq accesses
-system.l2.ReadExReq_miss_rate::total         0.989455                       # miss rate for ReadExReq accesses
-system.l2.ReadExReq_avg_miss_latency::.cpu.data 74714.476021                       # average ReadExReq miss latency
-system.l2.ReadExReq_avg_miss_latency::total 74714.476021                       # average ReadExReq miss latency
-system.l2.ReadExReq_mshr_misses::.cpu.data         1126                       # number of ReadExReq MSHR misses
-system.l2.ReadExReq_mshr_misses::total           1126                       # number of ReadExReq MSHR misses
-system.l2.ReadExReq_mshr_miss_latency::.cpu.data     72868500                       # number of ReadExReq MSHR miss cycles
-system.l2.ReadExReq_mshr_miss_latency::total     72868500                       # number of ReadExReq MSHR miss cycles
-system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.989455                       # mshr miss rate for ReadExReq accesses
-system.l2.ReadExReq_mshr_miss_rate::total     0.989455                       # mshr miss rate for ReadExReq accesses
-system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64714.476021                       # average ReadExReq mshr miss latency
-system.l2.ReadExReq_avg_mshr_miss_latency::total 64714.476021                       # average ReadExReq mshr miss latency
-system.l2.ReadCleanReq_hits::.cpu.inst              5                       # number of ReadCleanReq hits
-system.l2.ReadCleanReq_hits::total                  5                       # number of ReadCleanReq hits
-system.l2.ReadCleanReq_misses::.cpu.inst         2643                       # number of ReadCleanReq misses
-system.l2.ReadCleanReq_misses::total             2643                       # number of ReadCleanReq misses
-system.l2.ReadCleanReq_miss_latency::.cpu.inst    197590500                       # number of ReadCleanReq miss cycles
-system.l2.ReadCleanReq_miss_latency::total    197590500                       # number of ReadCleanReq miss cycles
-system.l2.ReadCleanReq_accesses::.cpu.inst         2648                       # number of ReadCleanReq accesses(hits+misses)
-system.l2.ReadCleanReq_accesses::total           2648                       # number of ReadCleanReq accesses(hits+misses)
-system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.998112                       # miss rate for ReadCleanReq accesses
-system.l2.ReadCleanReq_miss_rate::total      0.998112                       # miss rate for ReadCleanReq accesses
-system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74759.931896                       # average ReadCleanReq miss latency
-system.l2.ReadCleanReq_avg_miss_latency::total 74759.931896                       # average ReadCleanReq miss latency
-system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2643                       # number of ReadCleanReq MSHR misses
-system.l2.ReadCleanReq_mshr_misses::total         2643                       # number of ReadCleanReq MSHR misses
-system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    171160500                       # number of ReadCleanReq MSHR miss cycles
-system.l2.ReadCleanReq_mshr_miss_latency::total    171160500                       # number of ReadCleanReq MSHR miss cycles
-system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.998112                       # mshr miss rate for ReadCleanReq accesses
-system.l2.ReadCleanReq_mshr_miss_rate::total     0.998112                       # mshr miss rate for ReadCleanReq accesses
-system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64759.931896                       # average ReadCleanReq mshr miss latency
-system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64759.931896                       # average ReadCleanReq mshr miss latency
-system.l2.ReadSharedReq_hits::.cpu.data            89                       # number of ReadSharedReq hits
-system.l2.ReadSharedReq_hits::total                89                       # number of ReadSharedReq hits
-system.l2.ReadSharedReq_misses::.cpu.data         4168                       # number of ReadSharedReq misses
-system.l2.ReadSharedReq_misses::total            4168                       # number of ReadSharedReq misses
-system.l2.ReadSharedReq_miss_latency::.cpu.data    314679000                       # number of ReadSharedReq miss cycles
-system.l2.ReadSharedReq_miss_latency::total    314679000                       # number of ReadSharedReq miss cycles
-system.l2.ReadSharedReq_accesses::.cpu.data         4257                       # number of ReadSharedReq accesses(hits+misses)
-system.l2.ReadSharedReq_accesses::total          4257                       # number of ReadSharedReq accesses(hits+misses)
-system.l2.ReadSharedReq_miss_rate::.cpu.data     0.979093                       # miss rate for ReadSharedReq accesses
-system.l2.ReadSharedReq_miss_rate::total     0.979093                       # miss rate for ReadSharedReq accesses
-system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75498.800384                       # average ReadSharedReq miss latency
-system.l2.ReadSharedReq_avg_miss_latency::total 75498.800384                       # average ReadSharedReq miss latency
-system.l2.ReadSharedReq_mshr_misses::.cpu.data         4168                       # number of ReadSharedReq MSHR misses
-system.l2.ReadSharedReq_mshr_misses::total         4168                       # number of ReadSharedReq MSHR misses
-system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    272999000                       # number of ReadSharedReq MSHR miss cycles
-system.l2.ReadSharedReq_mshr_miss_latency::total    272999000                       # number of ReadSharedReq MSHR miss cycles
-system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.979093                       # mshr miss rate for ReadSharedReq accesses
-system.l2.ReadSharedReq_mshr_miss_rate::total     0.979093                       # mshr miss rate for ReadSharedReq accesses
-system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65498.800384                       # average ReadSharedReq mshr miss latency
-system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65498.800384                       # average ReadSharedReq mshr miss latency
-system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1468214500                       # Cumulative time (in ticks) in various power states
-system.l2.tags.tagsinuse                  3276.361993                       # Cycle average of tags in use
-system.l2.tags.total_refs                        8996                       # Total number of references to valid blocks.
-system.l2.tags.sampled_refs                      8735                       # Sample count of references to valid blocks.
-system.l2.tags.avg_refs                      1.029880                       # Average number of references to valid blocks.
+system.l2.ReadExReq_hits::.cpu.data                 7                       # number of ReadExReq hits
+system.l2.ReadExReq_hits::total                     7                       # number of ReadExReq hits
+system.l2.ReadExReq_misses::.cpu.data             615                       # number of ReadExReq misses
+system.l2.ReadExReq_misses::total                 615                       # number of ReadExReq misses
+system.l2.ReadExReq_miss_latency::.cpu.data     46403000                       # number of ReadExReq miss cycles
+system.l2.ReadExReq_miss_latency::total      46403000                       # number of ReadExReq miss cycles
+system.l2.ReadExReq_accesses::.cpu.data           622                       # number of ReadExReq accesses(hits+misses)
+system.l2.ReadExReq_accesses::total               622                       # number of ReadExReq accesses(hits+misses)
+system.l2.ReadExReq_miss_rate::.cpu.data     0.988746                       # miss rate for ReadExReq accesses
+system.l2.ReadExReq_miss_rate::total         0.988746                       # miss rate for ReadExReq accesses
+system.l2.ReadExReq_avg_miss_latency::.cpu.data 75452.032520                       # average ReadExReq miss latency
+system.l2.ReadExReq_avg_miss_latency::total 75452.032520                       # average ReadExReq miss latency
+system.l2.ReadExReq_mshr_misses::.cpu.data          615                       # number of ReadExReq MSHR misses
+system.l2.ReadExReq_mshr_misses::total            615                       # number of ReadExReq MSHR misses
+system.l2.ReadExReq_mshr_miss_latency::.cpu.data     40253000                       # number of ReadExReq MSHR miss cycles
+system.l2.ReadExReq_mshr_miss_latency::total     40253000                       # number of ReadExReq MSHR miss cycles
+system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.988746                       # mshr miss rate for ReadExReq accesses
+system.l2.ReadExReq_mshr_miss_rate::total     0.988746                       # mshr miss rate for ReadExReq accesses
+system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65452.032520                       # average ReadExReq mshr miss latency
+system.l2.ReadExReq_avg_mshr_miss_latency::total 65452.032520                       # average ReadExReq mshr miss latency
+system.l2.ReadCleanReq_hits::.cpu.inst              8                       # number of ReadCleanReq hits
+system.l2.ReadCleanReq_hits::total                  8                       # number of ReadCleanReq hits
+system.l2.ReadCleanReq_misses::.cpu.inst         1587                       # number of ReadCleanReq misses
+system.l2.ReadCleanReq_misses::total             1587                       # number of ReadCleanReq misses
+system.l2.ReadCleanReq_miss_latency::.cpu.inst    119440000                       # number of ReadCleanReq miss cycles
+system.l2.ReadCleanReq_miss_latency::total    119440000                       # number of ReadCleanReq miss cycles
+system.l2.ReadCleanReq_accesses::.cpu.inst         1595                       # number of ReadCleanReq accesses(hits+misses)
+system.l2.ReadCleanReq_accesses::total           1595                       # number of ReadCleanReq accesses(hits+misses)
+system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.994984                       # miss rate for ReadCleanReq accesses
+system.l2.ReadCleanReq_miss_rate::total      0.994984                       # miss rate for ReadCleanReq accesses
+system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75261.499685                       # average ReadCleanReq miss latency
+system.l2.ReadCleanReq_avg_miss_latency::total 75261.499685                       # average ReadCleanReq miss latency
+system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1587                       # number of ReadCleanReq MSHR misses
+system.l2.ReadCleanReq_mshr_misses::total         1587                       # number of ReadCleanReq MSHR misses
+system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    103570000                       # number of ReadCleanReq MSHR miss cycles
+system.l2.ReadCleanReq_mshr_miss_latency::total    103570000                       # number of ReadCleanReq MSHR miss cycles
+system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.994984                       # mshr miss rate for ReadCleanReq accesses
+system.l2.ReadCleanReq_mshr_miss_rate::total     0.994984                       # mshr miss rate for ReadCleanReq accesses
+system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65261.499685                       # average ReadCleanReq mshr miss latency
+system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65261.499685                       # average ReadCleanReq mshr miss latency
+system.l2.ReadSharedReq_hits::.cpu.data            86                       # number of ReadSharedReq hits
+system.l2.ReadSharedReq_hits::total                86                       # number of ReadSharedReq hits
+system.l2.ReadSharedReq_misses::.cpu.data         2253                       # number of ReadSharedReq misses
+system.l2.ReadSharedReq_misses::total            2253                       # number of ReadSharedReq misses
+system.l2.ReadSharedReq_miss_latency::.cpu.data    174687000                       # number of ReadSharedReq miss cycles
+system.l2.ReadSharedReq_miss_latency::total    174687000                       # number of ReadSharedReq miss cycles
+system.l2.ReadSharedReq_accesses::.cpu.data         2339                       # number of ReadSharedReq accesses(hits+misses)
+system.l2.ReadSharedReq_accesses::total          2339                       # number of ReadSharedReq accesses(hits+misses)
+system.l2.ReadSharedReq_miss_rate::.cpu.data     0.963232                       # miss rate for ReadSharedReq accesses
+system.l2.ReadSharedReq_miss_rate::total     0.963232                       # miss rate for ReadSharedReq accesses
+system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77535.286285                       # average ReadSharedReq miss latency
+system.l2.ReadSharedReq_avg_miss_latency::total 77535.286285                       # average ReadSharedReq miss latency
+system.l2.ReadSharedReq_mshr_misses::.cpu.data         2253                       # number of ReadSharedReq MSHR misses
+system.l2.ReadSharedReq_mshr_misses::total         2253                       # number of ReadSharedReq MSHR misses
+system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    152157000                       # number of ReadSharedReq MSHR miss cycles
+system.l2.ReadSharedReq_mshr_miss_latency::total    152157000                       # number of ReadSharedReq MSHR miss cycles
+system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.963232                       # mshr miss rate for ReadSharedReq accesses
+system.l2.ReadSharedReq_mshr_miss_rate::total     0.963232                       # mshr miss rate for ReadSharedReq accesses
+system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67535.286285                       # average ReadSharedReq mshr miss latency
+system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67535.286285                       # average ReadSharedReq mshr miss latency
+system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1205923500                       # Cumulative time (in ticks) in various power states
+system.l2.tags.tagsinuse                  1741.802854                       # Cycle average of tags in use
+system.l2.tags.total_refs                        5252                       # Total number of references to valid blocks.
+system.l2.tags.sampled_refs                      5034                       # Sample count of references to valid blocks.
+system.l2.tags.avg_refs                      1.043306                       # Average number of references to valid blocks.
 system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
-system.l2.tags.occ_blocks::.writebacks     269.618103                       # Average occupied blocks per requestor
-system.l2.tags.occ_blocks::.cpu.inst       810.307102                       # Average occupied blocks per requestor
-system.l2.tags.occ_blocks::.cpu.data      2196.436787                       # Average occupied blocks per requestor
-system.l2.tags.occ_percent::.writebacks      0.065825                       # Average percentage of cache occupancy
-system.l2.tags.occ_percent::.cpu.inst        0.197829                       # Average percentage of cache occupancy
-system.l2.tags.occ_percent::.cpu.data        0.536239                       # Average percentage of cache occupancy
-system.l2.tags.occ_percent::total            0.799893                       # Average percentage of cache occupancy
-system.l2.tags.occ_task_id_blocks::1024          4040                       # Occupied blocks per task id
-system.l2.tags.age_task_id_blocks_1024::0          133                       # Occupied blocks per task id
-system.l2.tags.age_task_id_blocks_1024::1          323                       # Occupied blocks per task id
-system.l2.tags.age_task_id_blocks_1024::2         2734                       # Occupied blocks per task id
-system.l2.tags.age_task_id_blocks_1024::3          850                       # Occupied blocks per task id
-system.l2.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
-system.l2.tags.tag_accesses                     28455                       # Number of tag accesses
-system.l2.tags.data_accesses                    28455                       # Number of data accesses
-system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1468214500                       # Cumulative time (in ticks) in various power states
-system.mem_ctrls.avgPriority_.writebacks::samples       135.00                       # Average QoS priority value for accepted requests
-system.mem_ctrls.avgPriority_.cpu.inst::samples      2643.00                       # Average QoS priority value for accepted requests
-system.mem_ctrls.avgPriority_.cpu.data::samples      5292.00                       # Average QoS priority value for accepted requests
+system.l2.tags.occ_blocks::.writebacks     193.135054                       # Average occupied blocks per requestor
+system.l2.tags.occ_blocks::.cpu.inst       465.557468                       # Average occupied blocks per requestor
+system.l2.tags.occ_blocks::.cpu.data      1083.110332                       # Average occupied blocks per requestor
+system.l2.tags.occ_percent::.writebacks      0.094304                       # Average percentage of cache occupancy
+system.l2.tags.occ_percent::.cpu.inst        0.227323                       # Average percentage of cache occupancy
+system.l2.tags.occ_percent::.cpu.data        0.528862                       # Average percentage of cache occupancy
+system.l2.tags.occ_percent::total            0.850490                       # Average percentage of cache occupancy
+system.l2.tags.occ_task_id_blocks::1024          2031                       # Occupied blocks per task id
+system.l2.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
+system.l2.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
+system.l2.tags.age_task_id_blocks_1024::2         1519                       # Occupied blocks per task id
+system.l2.tags.age_task_id_blocks_1024::3          218                       # Occupied blocks per task id
+system.l2.tags.occ_task_id_percent::1024     0.991699                       # Percentage of cache occupancy per task id
+system.l2.tags.tag_accesses                     16652                       # Number of tag accesses
+system.l2.tags.data_accesses                    16652                       # Number of data accesses
+system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1205923500                       # Cumulative time (in ticks) in various power states
+system.mem_ctrls.avgPriority_.writebacks::samples       130.00                       # Average QoS priority value for accepted requests
+system.mem_ctrls.avgPriority_.cpu.inst::samples      1587.00                       # Average QoS priority value for accepted requests
+system.mem_ctrls.avgPriority_.cpu.data::samples      2862.00                       # Average QoS priority value for accepted requests
 system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
-system.mem_ctrls.priorityMaxLatency      0.001137602750                       # per QoS priority maximum request to response latency (s)
-system.mem_ctrls.numReadWriteTurnArounds            7                       # Number of turnarounds from READ to WRITE
-system.mem_ctrls.numWriteReadTurnArounds            7                       # Number of turnarounds from WRITE to READ
-system.mem_ctrls.numStayReadState               16403                       # Number of times bus staying in READ state
-system.mem_ctrls.numStayWriteState                107                       # Number of times bus staying in WRITE state
-system.mem_ctrls.readReqs                        7937                       # Number of read requests accepted
-system.mem_ctrls.writeReqs                        163                       # Number of write requests accepted
-system.mem_ctrls.readBursts                      7937                       # Number of controller read bursts, including those serviced by the write queue
-system.mem_ctrls.writeBursts                      163                       # Number of controller write bursts, including those merged in the write queue
-system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue
-system.mem_ctrls.mergedWrBursts                    28                       # Number of controller write bursts merged with an existing one
+system.mem_ctrls.priorityMaxLatency      0.001152412500                       # per QoS priority maximum request to response latency (s)
+system.mem_ctrls.numReadWriteTurnArounds            6                       # Number of turnarounds from READ to WRITE
+system.mem_ctrls.numWriteReadTurnArounds            6                       # Number of turnarounds from WRITE to READ
+system.mem_ctrls.numStayReadState                9332                       # Number of times bus staying in READ state
+system.mem_ctrls.numStayWriteState                 94                       # Number of times bus staying in WRITE state
+system.mem_ctrls.readReqs                        4455                       # Number of read requests accepted
+system.mem_ctrls.writeReqs                        130                       # Number of write requests accepted
+system.mem_ctrls.readBursts                      4455                       # Number of controller read bursts, including those serviced by the write queue
+system.mem_ctrls.writeBursts                      130                       # Number of controller write bursts, including those merged in the write queue
+system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
+system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
 system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
 system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
-system.mem_ctrls.avgWrQLen                      14.33                       # Average write queue length when enqueuing
+system.mem_ctrls.avgWrQLen                      14.65                       # Average write queue length when enqueuing
 system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
 system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
 system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
@@ -539,15 +539,17 @@
 system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
 system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
 system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::5                  7937                       # Read request sizes (log2)
+system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
+system.mem_ctrls.readPktSize::6                  4455                       # Read request sizes (log2)
 system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
 system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
 system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
 system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
 system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::5                  163                       # Write request sizes (log2)
-system.mem_ctrls.rdQLenPdf::0                    7933                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
+system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
+system.mem_ctrls.writePktSize::6                  130                       # Write request sizes (log2)
+system.mem_ctrls.rdQLenPdf::0                    4449                       # What read queue length does an incoming req see
+system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
 system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
 system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
 system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
@@ -593,12 +595,12 @@
 system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
 system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
 system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::17                      8                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::18                      8                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::19                      8                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::20                      8                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::17                      7                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::18                      7                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::19                      7                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::20                      7                       # What write queue length does an incoming req see
 system.mem_ctrls.wrQLenPdf::21                      7                       # What write queue length does an incoming req see
 system.mem_ctrls.wrQLenPdf::22                      7                       # What write queue length does an incoming req see
 system.mem_ctrls.wrQLenPdf::23                      7                       # What write queue length does an incoming req see
@@ -608,9 +610,9 @@
 system.mem_ctrls.wrQLenPdf::27                      7                       # What write queue length does an incoming req see
 system.mem_ctrls.wrQLenPdf::28                      7                       # What write queue length does an incoming req see
 system.mem_ctrls.wrQLenPdf::29                      7                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::30                      7                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::31                      7                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::32                      7                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::30                      6                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::31                      6                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
 system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
 system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
 system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
@@ -642,237 +644,238 @@
 system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
 system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
 system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::mean    1131.142857                       # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::gmean    384.709729                       # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::stdev   2293.310811                       # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::0-255             5     71.43%     71.43% # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::512-767            1     14.29%     85.71% # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::6144-6399            1     14.29%    100.00% # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::total             7                       # Reads before turning the bus around for writes
-system.mem_ctrls.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::mean      16.285714                       # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::gmean     16.271496                       # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::stdev      0.755929                       # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::16                6     85.71%     85.71% # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::18                1     14.29%    100.00% # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::total             7                       # Writes before turning the bus around for reads
-system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
-system.mem_ctrls.bytesReadSys                  253984                       # Total read bytes from the system interface side
-system.mem_ctrls.bytesWrittenSys                 5216                       # Total written bytes from the system interface side
-system.mem_ctrls.avgRdBWSys                    172.99                       # Average system read bandwidth in MiByte/s
-system.mem_ctrls.avgWrBWSys                      3.55                       # Average system write bandwidth in MiByte/s
-system.mem_ctrls.totGap                    1468140500                       # Total gap between requests
-system.mem_ctrls.avgGap                     181251.91                       # Average gap between requests
-system.mem_ctrls.requestorReadBytes::.cpu.inst        84576                       # Per-requestor bytes read from memory
-system.mem_ctrls.requestorReadBytes::.cpu.data       169344                       # Per-requestor bytes read from memory
-system.mem_ctrls.requestorWriteBytes::.writebacks         3648                       # Per-requestor bytes write to memory
-system.mem_ctrls.requestorReadRate::.cpu.inst 57604661.989103093743                       # Per-requestor bytes read from memory rate (Bytes/sec)
-system.mem_ctrls.requestorReadRate::.cpu.data 115340095.061041831970                       # Per-requestor bytes read from memory rate (Bytes/sec)
-system.mem_ctrls.requestorWriteRate::.writebacks 2484650.573877318297                       # Per-requestor bytes write to memory rate (Bytes/sec)
-system.mem_ctrls.requestorReadAccesses::.cpu.inst         2643                       # Per-requestor read serviced memory accesses
-system.mem_ctrls.requestorReadAccesses::.cpu.data         5294                       # Per-requestor read serviced memory accesses
-system.mem_ctrls.requestorWriteAccesses::.writebacks          163                       # Per-requestor write serviced memory accesses
-system.mem_ctrls.requestorReadTotalLat::.cpu.inst     63328250                       # Per-requestor read total memory access latency
-system.mem_ctrls.requestorReadTotalLat::.cpu.data    129892000                       # Per-requestor read total memory access latency
-system.mem_ctrls.requestorWriteTotalLat::.writebacks  19850004500                       # Per-requestor write total memory access latency
-system.mem_ctrls.requestorReadAvgLat::.cpu.inst     23960.75                       # Per-requestor read average memory access latency
-system.mem_ctrls.requestorReadAvgLat::.cpu.data     24535.70                       # Per-requestor read average memory access latency
-system.mem_ctrls.requestorWriteAvgLat::.writebacks 121779168.71                       # Per-requestor write average memory access latency
-system.mem_ctrls.dram.bytes_read::.cpu.inst        84576                       # Number of bytes read from this memory
-system.mem_ctrls.dram.bytes_read::.cpu.data       169408                       # Number of bytes read from this memory
-system.mem_ctrls.dram.bytes_read::total        253984                       # Number of bytes read from this memory
-system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        84576                       # Number of instructions bytes read from this memory
-system.mem_ctrls.dram.bytes_inst_read::total        84576                       # Number of instructions bytes read from this memory
-system.mem_ctrls.dram.bytes_written::.writebacks         5216                       # Number of bytes written to this memory
-system.mem_ctrls.dram.bytes_written::total         5216                       # Number of bytes written to this memory
-system.mem_ctrls.dram.num_reads::.cpu.inst         2643                       # Number of read requests responded to by this memory
-system.mem_ctrls.dram.num_reads::.cpu.data         5294                       # Number of read requests responded to by this memory
-system.mem_ctrls.dram.num_reads::total           7937                       # Number of read requests responded to by this memory
-system.mem_ctrls.dram.num_writes::.writebacks          163                       # Number of write requests responded to by this memory
-system.mem_ctrls.dram.num_writes::total           163                       # Number of write requests responded to by this memory
-system.mem_ctrls.dram.bw_read::.cpu.inst     57604662                       # Total read bandwidth from this memory (bytes/s)
-system.mem_ctrls.dram.bw_read::.cpu.data    115383685                       # Total read bandwidth from this memory (bytes/s)
-system.mem_ctrls.dram.bw_read::total        172988347                       # Total read bandwidth from this memory (bytes/s)
-system.mem_ctrls.dram.bw_inst_read::.cpu.inst     57604662                       # Instruction read bandwidth from this memory (bytes/s)
-system.mem_ctrls.dram.bw_inst_read::total     57604662                       # Instruction read bandwidth from this memory (bytes/s)
-system.mem_ctrls.dram.bw_write::.writebacks      3552614                       # Write bandwidth from this memory (bytes/s)
-system.mem_ctrls.dram.bw_write::total         3552614                       # Write bandwidth from this memory (bytes/s)
-system.mem_ctrls.dram.bw_total::.writebacks      3552614                       # Total bandwidth to/from this memory (bytes/s)
-system.mem_ctrls.dram.bw_total::.cpu.inst     57604662                       # Total bandwidth to/from this memory (bytes/s)
-system.mem_ctrls.dram.bw_total::.cpu.data    115383685                       # Total bandwidth to/from this memory (bytes/s)
-system.mem_ctrls.dram.bw_total::total       176540962                       # Total bandwidth to/from this memory (bytes/s)
-system.mem_ctrls.dram.readBursts                 7935                       # Number of DRAM read bursts
-system.mem_ctrls.dram.writeBursts                 114                       # Number of DRAM write bursts
-system.mem_ctrls.dram.perBankRdBursts::0          605                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::1          423                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::2          424                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::3          556                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::4          509                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::5          396                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::6          481                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::7          324                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::8          429                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::9          774                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::10          704                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::11          596                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::12          472                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::13          366                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::14          264                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::15          612                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::0           10                       # Per bank write bursts
+system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
+system.mem_ctrls.rdPerTurnAround::mean     724.333333                       # Reads before turning the bus around for writes
+system.mem_ctrls.rdPerTurnAround::gmean    270.272789                       # Reads before turning the bus around for writes
+system.mem_ctrls.rdPerTurnAround::stdev   1347.818633                       # Reads before turning the bus around for writes
+system.mem_ctrls.rdPerTurnAround::0-127             2     33.33%     33.33% # Reads before turning the bus around for writes
+system.mem_ctrls.rdPerTurnAround::128-255            2     33.33%     66.67% # Reads before turning the bus around for writes
+system.mem_ctrls.rdPerTurnAround::256-383            1     16.67%     83.33% # Reads before turning the bus around for writes
+system.mem_ctrls.rdPerTurnAround::3456-3583            1     16.67%    100.00% # Reads before turning the bus around for writes
+system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes
+system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
+system.mem_ctrls.wrPerTurnAround::mean      16.666667                       # Writes before turning the bus around for reads
+system.mem_ctrls.wrPerTurnAround::gmean     16.640671                       # Writes before turning the bus around for reads
+system.mem_ctrls.wrPerTurnAround::stdev      1.032796                       # Writes before turning the bus around for reads
+system.mem_ctrls.wrPerTurnAround::16                4     66.67%     66.67% # Writes before turning the bus around for reads
+system.mem_ctrls.wrPerTurnAround::18                2     33.33%    100.00% # Writes before turning the bus around for reads
+system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
+system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
+system.mem_ctrls.bytesReadSys                  285120                       # Total read bytes from the system interface side
+system.mem_ctrls.bytesWrittenSys                 8320                       # Total written bytes from the system interface side
+system.mem_ctrls.avgRdBWSys                    236.43                       # Average system read bandwidth in MiByte/s
+system.mem_ctrls.avgWrBWSys                      6.90                       # Average system write bandwidth in MiByte/s
+system.mem_ctrls.totGap                    1205849500                       # Total gap between requests
+system.mem_ctrls.avgGap                     262998.80                       # Average gap between requests
+system.mem_ctrls.requestorReadBytes::.cpu.inst       101568                       # Per-requestor bytes read from memory
+system.mem_ctrls.requestorReadBytes::.cpu.data       183168                       # Per-requestor bytes read from memory
+system.mem_ctrls.requestorWriteBytes::.writebacks         6400                       # Per-requestor bytes write to memory
+system.mem_ctrls.requestorReadRate::.cpu.inst 84224248.055535867810                       # Per-requestor bytes read from memory rate (Bytes/sec)
+system.mem_ctrls.requestorReadRate::.cpu.data 151890231.843064665794                       # Per-requestor bytes read from memory rate (Bytes/sec)
+system.mem_ctrls.requestorWriteRate::.writebacks 5307135.983335592784                       # Per-requestor bytes write to memory rate (Bytes/sec)
+system.mem_ctrls.requestorReadAccesses::.cpu.inst         1587                       # Per-requestor read serviced memory accesses
+system.mem_ctrls.requestorReadAccesses::.cpu.data         2868                       # Per-requestor read serviced memory accesses
+system.mem_ctrls.requestorWriteAccesses::.writebacks          130                       # Per-requestor write serviced memory accesses
+system.mem_ctrls.requestorReadTotalLat::.cpu.inst     38794500                       # Per-requestor read total memory access latency
+system.mem_ctrls.requestorReadTotalLat::.cpu.data     75420250                       # Per-requestor read total memory access latency
+system.mem_ctrls.requestorWriteTotalLat::.writebacks  12710375250                       # Per-requestor write total memory access latency
+system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24445.18                       # Per-requestor read average memory access latency
+system.mem_ctrls.requestorReadAvgLat::.cpu.data     26297.16                       # Per-requestor read average memory access latency
+system.mem_ctrls.requestorWriteAvgLat::.writebacks  97772117.31                       # Per-requestor write average memory access latency
+system.mem_ctrls.dram.bytes_read::.cpu.inst       101568                       # Number of bytes read from this memory
+system.mem_ctrls.dram.bytes_read::.cpu.data       183552                       # Number of bytes read from this memory
+system.mem_ctrls.dram.bytes_read::total        285120                       # Number of bytes read from this memory
+system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       101568                       # Number of instructions bytes read from this memory
+system.mem_ctrls.dram.bytes_inst_read::total       101568                       # Number of instructions bytes read from this memory
+system.mem_ctrls.dram.bytes_written::.writebacks         8320                       # Number of bytes written to this memory
+system.mem_ctrls.dram.bytes_written::total         8320                       # Number of bytes written to this memory
+system.mem_ctrls.dram.num_reads::.cpu.inst         1587                       # Number of read requests responded to by this memory
+system.mem_ctrls.dram.num_reads::.cpu.data         2868                       # Number of read requests responded to by this memory
+system.mem_ctrls.dram.num_reads::total           4455                       # Number of read requests responded to by this memory
+system.mem_ctrls.dram.num_writes::.writebacks          130                       # Number of write requests responded to by this memory
+system.mem_ctrls.dram.num_writes::total           130                       # Number of write requests responded to by this memory
+system.mem_ctrls.dram.bw_read::.cpu.inst     84224248                       # Total read bandwidth from this memory (bytes/s)
+system.mem_ctrls.dram.bw_read::.cpu.data    152208660                       # Total read bandwidth from this memory (bytes/s)
+system.mem_ctrls.dram.bw_read::total        236432908                       # Total read bandwidth from this memory (bytes/s)
+system.mem_ctrls.dram.bw_inst_read::.cpu.inst     84224248                       # Instruction read bandwidth from this memory (bytes/s)
+system.mem_ctrls.dram.bw_inst_read::total     84224248                       # Instruction read bandwidth from this memory (bytes/s)
+system.mem_ctrls.dram.bw_write::.writebacks      6899277                       # Write bandwidth from this memory (bytes/s)
+system.mem_ctrls.dram.bw_write::total         6899277                       # Write bandwidth from this memory (bytes/s)
+system.mem_ctrls.dram.bw_total::.writebacks      6899277                       # Total bandwidth to/from this memory (bytes/s)
+system.mem_ctrls.dram.bw_total::.cpu.inst     84224248                       # Total bandwidth to/from this memory (bytes/s)
+system.mem_ctrls.dram.bw_total::.cpu.data    152208660                       # Total bandwidth to/from this memory (bytes/s)
+system.mem_ctrls.dram.bw_total::total       243332185                       # Total bandwidth to/from this memory (bytes/s)
+system.mem_ctrls.dram.readBursts                 4449                       # Number of DRAM read bursts
+system.mem_ctrls.dram.writeBursts                 100                       # Number of DRAM write bursts
+system.mem_ctrls.dram.perBankRdBursts::0          337                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::1          249                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::2          229                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::3          315                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::4          289                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::5          239                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::6          272                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::7          182                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::8          233                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::9          430                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::10          387                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::11          328                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::12          266                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::13          195                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::14          157                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::15          341                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::0            8                       # Per bank write bursts
 system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::2            1                       # Per bank write bursts
 system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::4            6                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::4            5                       # Per bank write bursts
 system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
 system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::7           13                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::8           11                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::9           25                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::10           29                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::11            4                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::12            2                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::7           11                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::8            8                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::9           28                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::10           18                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::11            7                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::12            3                       # Per bank write bursts
 system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
 system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::15           14                       # Per bank write bursts
-system.mem_ctrls.dram.totQLat                44439000                       # Total ticks spent queuing
-system.mem_ctrls.dram.totBusLat              39675000                       # Total ticks spent in databus transfers
-system.mem_ctrls.dram.totMemAccLat          193220250                       # Total ticks spent from burst creation until serviced by the DRAM
-system.mem_ctrls.dram.avgQLat                 5600.38                       # Average queueing delay per DRAM burst
+system.mem_ctrls.dram.perBankWrBursts::15           11                       # Per bank write bursts
+system.mem_ctrls.dram.totQLat                30796000                       # Total ticks spent queuing
+system.mem_ctrls.dram.totBusLat              22245000                       # Total ticks spent in databus transfers
+system.mem_ctrls.dram.totMemAccLat          114214750                       # Total ticks spent from burst creation until serviced by the DRAM
+system.mem_ctrls.dram.avgQLat                 6922.00                       # Average queueing delay per DRAM burst
 system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
-system.mem_ctrls.dram.avgMemAccLat           24350.38                       # Average memory access latency per DRAM burst
-system.mem_ctrls.dram.readRowHits                6652                       # Number of row buffer hits during reads
-system.mem_ctrls.dram.writeRowHits                 91                       # Number of row buffer hits during writes
-system.mem_ctrls.dram.readRowHitRate            83.83                       # Row buffer hit rate for reads
-system.mem_ctrls.dram.writeRowHitRate           79.82                       # Row buffer hit rate for writes
-system.mem_ctrls.dram.bytesPerActivate::samples         1299                       # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::mean   394.986913                       # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::gmean   239.045769                       # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::stdev   366.201670                       # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::0-127          346     26.64%     26.64% # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::128-255          305     23.48%     50.12% # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::256-383          155     11.93%     62.05% # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::384-511           69      5.31%     67.36% # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::512-639           79      6.08%     73.44% # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::640-767           36      2.77%     76.21% # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::768-895           35      2.69%     78.91% # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::896-1023           29      2.23%     81.14% # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::1024-1151          245     18.86%    100.00% # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::total         1299                       # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesRead                507840                       # Total number of bytes read from DRAM
-system.mem_ctrls.dram.bytesWritten               7296                       # Total number of bytes written to DRAM
-system.mem_ctrls.dram.avgRdBW              345.889514                       # Average DRAM read bandwidth in MiBytes/s
-system.mem_ctrls.dram.avgWrBW                4.969301                       # Average DRAM write bandwidth in MiBytes/s
+system.mem_ctrls.dram.avgMemAccLat           25672.00                       # Average memory access latency per DRAM burst
+system.mem_ctrls.dram.readRowHits                3524                       # Number of row buffer hits during reads
+system.mem_ctrls.dram.writeRowHits                 77                       # Number of row buffer hits during writes
+system.mem_ctrls.dram.readRowHitRate            79.21                       # Row buffer hit rate for reads
+system.mem_ctrls.dram.writeRowHitRate           77.00                       # Row buffer hit rate for writes
+system.mem_ctrls.dram.bytesPerActivate::samples          938                       # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::mean   308.469083                       # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::gmean   190.786173                       # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::stdev   315.567517                       # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::0-127          299     31.88%     31.88% # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::128-255          255     27.19%     59.06% # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::256-383          121     12.90%     71.96% # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::384-511           71      7.57%     79.53% # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::512-639           28      2.99%     82.52% # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::640-767           27      2.88%     85.39% # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::768-895           20      2.13%     87.53% # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::896-1023           18      1.92%     89.45% # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::1024-1151           99     10.55%    100.00% # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::total          938                       # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesRead                284736                       # Total number of bytes read from DRAM
+system.mem_ctrls.dram.bytesWritten               6400                       # Total number of bytes written to DRAM
+system.mem_ctrls.dram.avgRdBW              236.114480                       # Average DRAM read bandwidth in MiBytes/s
+system.mem_ctrls.dram.avgWrBW                5.307136                       # Average DRAM write bandwidth in MiBytes/s
 system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.mem_ctrls.dram.busUtil                    2.74                       # Data bus utilization in percentage
-system.mem_ctrls.dram.busUtilRead                2.70                       # Data bus utilization in percentage for reads
+system.mem_ctrls.dram.busUtil                    1.89                       # Data bus utilization in percentage
+system.mem_ctrls.dram.busUtilRead                1.84                       # Data bus utilization in percentage for reads
 system.mem_ctrls.dram.busUtilWrite               0.04                       # Data bus utilization in percentage for writes
-system.mem_ctrls.dram.pageHitRate               83.77                       # Row buffer hit rate, read and write combined
-system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1468214500                       # Cumulative time (in ticks) in various power states
-system.mem_ctrls.dram.rank0.actEnergy         4940880                       # Energy for activate commands per rank (pJ)
-system.mem_ctrls.dram.rank0.preEnergy         2614755                       # Energy for precharge commands per rank (pJ)
-system.mem_ctrls.dram.rank0.readEnergy       26546520                       # Energy for read commands per rank (pJ)
-system.mem_ctrls.dram.rank0.writeEnergy        151380                       # Energy for write commands per rank (pJ)
-system.mem_ctrls.dram.rank0.refreshEnergy 115552320.000000                       # Energy for refresh commands per rank (pJ)
-system.mem_ctrls.dram.rank0.actBackEnergy    373290720                       # Energy for active background per rank (pJ)
-system.mem_ctrls.dram.rank0.preBackEnergy    249444480                       # Energy for precharge background per rank (pJ)
+system.mem_ctrls.dram.pageHitRate               79.16                       # Row buffer hit rate, read and write combined
+system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1205923500                       # Cumulative time (in ticks) in various power states
+system.mem_ctrls.dram.rank0.actEnergy         3648540                       # Energy for activate commands per rank (pJ)
+system.mem_ctrls.dram.rank0.preEnergy         1924065                       # Energy for precharge commands per rank (pJ)
+system.mem_ctrls.dram.rank0.readEnergy       15079680                       # Energy for read commands per rank (pJ)
+system.mem_ctrls.dram.rank0.writeEnergy        130500                       # Energy for write commands per rank (pJ)
+system.mem_ctrls.dram.rank0.refreshEnergy 94654560.000000                       # Energy for refresh commands per rank (pJ)
+system.mem_ctrls.dram.rank0.actBackEnergy    280782570                       # Energy for active background per rank (pJ)
+system.mem_ctrls.dram.rank0.preBackEnergy    226626240                       # Energy for precharge background per rank (pJ)
 system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
 system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
 system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
-system.mem_ctrls.dram.rank0.totalEnergy     772541055                       # Total energy per rank (pJ)
-system.mem_ctrls.dram.rank0.averagePower   526.177241                       # Core power per rank (mW)
+system.mem_ctrls.dram.rank0.totalEnergy     622846155                       # Total energy per rank (pJ)
+system.mem_ctrls.dram.rank0.averagePower   516.488944                       # Core power per rank (mW)
 system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
-system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    644968500                       # Time in different power states
-system.mem_ctrls.dram.rank0.pwrStateTime::REF     48880000                       # Time in different power states
+system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    586722750                       # Time in different power states
+system.mem_ctrls.dram.rank0.pwrStateTime::REF     40040000                       # Time in different power states
 system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
 system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
-system.mem_ctrls.dram.rank0.pwrStateTime::ACT    774366000                       # Time in different power states
+system.mem_ctrls.dram.rank0.pwrStateTime::ACT    579160750                       # Time in different power states
 system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
-system.mem_ctrls.dram.rank1.actEnergy         4383960                       # Energy for activate commands per rank (pJ)
-system.mem_ctrls.dram.rank1.preEnergy         2314950                       # Energy for precharge commands per rank (pJ)
-system.mem_ctrls.dram.rank1.readEnergy       30109380                       # Energy for read commands per rank (pJ)
-system.mem_ctrls.dram.rank1.writeEnergy        443700                       # Energy for write commands per rank (pJ)
-system.mem_ctrls.dram.rank1.refreshEnergy 115552320.000000                       # Energy for refresh commands per rank (pJ)
-system.mem_ctrls.dram.rank1.actBackEnergy    410857140                       # Energy for active background per rank (pJ)
-system.mem_ctrls.dram.rank1.preBackEnergy    217809600                       # Energy for precharge background per rank (pJ)
+system.mem_ctrls.dram.rank1.actEnergy         3120180                       # Energy for activate commands per rank (pJ)
+system.mem_ctrls.dram.rank1.preEnergy         1635645                       # Energy for precharge commands per rank (pJ)
+system.mem_ctrls.dram.rank1.readEnergy       16686180                       # Energy for read commands per rank (pJ)
+system.mem_ctrls.dram.rank1.writeEnergy        391500                       # Energy for write commands per rank (pJ)
+system.mem_ctrls.dram.rank1.refreshEnergy 94654560.000000                       # Energy for refresh commands per rank (pJ)
+system.mem_ctrls.dram.rank1.actBackEnergy    290894370                       # Energy for active background per rank (pJ)
+system.mem_ctrls.dram.rank1.preBackEnergy    218111040                       # Energy for precharge background per rank (pJ)
 system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
 system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
 system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
-system.mem_ctrls.dram.rank1.totalEnergy     781471050                       # Total energy per rank (pJ)
-system.mem_ctrls.dram.rank1.averagePower   532.259455                       # Core power per rank (mW)
+system.mem_ctrls.dram.rank1.totalEnergy     625493475                       # Total energy per rank (pJ)
+system.mem_ctrls.dram.rank1.averagePower   518.684208                       # Core power per rank (mW)
 system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
-system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    562039500                       # Time in different power states
-system.mem_ctrls.dram.rank1.pwrStateTime::REF     48880000                       # Time in different power states
+system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    564264000                       # Time in different power states
+system.mem_ctrls.dram.rank1.pwrStateTime::REF     40040000                       # Time in different power states
 system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
 system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
-system.mem_ctrls.dram.rank1.pwrStateTime::ACT    857295000                       # Time in different power states
+system.mem_ctrls.dram.rank1.pwrStateTime::ACT    601619500                       # Time in different power states
 system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
-system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1468214500                       # Cumulative time (in ticks) in various power states
-system.membus.trans_dist::ReadResp               6811                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty          163                       # Transaction distribution
-system.membus.trans_dist::CleanEvict              978                       # Transaction distribution
-system.membus.trans_dist::ReadExReq              1126                       # Transaction distribution
-system.membus.trans_dist::ReadExResp             1126                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq          6811                       # Transaction distribution
-system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        17015                       # Packet count per connected requestor and responder (bytes)
-system.membus.pkt_count_system.l2.mem_side_port::total        17015                       # Packet count per connected requestor and responder (bytes)
-system.membus.pkt_count::total                  17015                       # Packet count per connected requestor and responder (bytes)
-system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       259200                       # Cumulative packet size per connected requestor and responder (bytes)
-system.membus.pkt_size_system.l2.mem_side_port::total       259200                       # Cumulative packet size per connected requestor and responder (bytes)
-system.membus.pkt_size::total                  259200                       # Cumulative packet size per connected requestor and responder (bytes)
+system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1205923500                       # Cumulative time (in ticks) in various power states
+system.membus.trans_dist::ReadResp               3840                       # Transaction distribution
+system.membus.trans_dist::WritebackDirty          130                       # Transaction distribution
+system.membus.trans_dist::CleanEvict              665                       # Transaction distribution
+system.membus.trans_dist::ReadExReq               615                       # Transaction distribution
+system.membus.trans_dist::ReadExResp              615                       # Transaction distribution
+system.membus.trans_dist::ReadSharedReq          3840                       # Transaction distribution
+system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         9705                       # Packet count per connected requestor and responder (bytes)
+system.membus.pkt_count_system.l2.mem_side_port::total         9705                       # Packet count per connected requestor and responder (bytes)
+system.membus.pkt_count::total                   9705                       # Packet count per connected requestor and responder (bytes)
+system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       293440                       # Cumulative packet size per connected requestor and responder (bytes)
+system.membus.pkt_size_system.l2.mem_side_port::total       293440                       # Cumulative packet size per connected requestor and responder (bytes)
+system.membus.pkt_size::total                  293440                       # Cumulative packet size per connected requestor and responder (bytes)
 system.membus.snoops                                0                       # Total snoops (count)
 system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
-system.membus.snoop_fanout::samples              7937                       # Request fanout histogram
+system.membus.snoop_fanout::samples              4455                       # Request fanout histogram
 system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
 system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
 system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                    7937    100.00%    100.00% # Request fanout histogram
+system.membus.snoop_fanout::0                    4455    100.00%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
 system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total                7937                       # Request fanout histogram
-system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1468214500                       # Cumulative time (in ticks) in various power states
-system.membus.reqLayer2.occupancy             9423500                       # Layer occupancy (ticks)
-system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
-system.membus.respLayer1.occupancy           26165750                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
-system.tol2bus.trans_dist::ReadResp              6905                       # Transaction distribution
-system.tol2bus.trans_dist::WritebackDirty          720                       # Transaction distribution
-system.tol2bus.trans_dist::WritebackClean          306                       # Transaction distribution
-system.tol2bus.trans_dist::CleanEvict            5486                       # Transaction distribution
-system.tol2bus.trans_dist::ReadExReq             1138                       # Transaction distribution
-system.tol2bus.trans_dist::ReadExResp            1138                       # Transaction distribution
-system.tol2bus.trans_dist::ReadCleanReq          2648                       # Transaction distribution
-system.tol2bus.trans_dist::ReadSharedReq         4257                       # Transaction distribution
-system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5602                       # Packet count per connected requestor and responder (bytes)
-system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        12301                       # Packet count per connected requestor and responder (bytes)
-system.tol2bus.pkt_count::total                 17903                       # Packet count per connected requestor and responder (bytes)
-system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        94528                       # Cumulative packet size per connected requestor and responder (bytes)
-system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       190464                       # Cumulative packet size per connected requestor and responder (bytes)
-system.tol2bus.pkt_size::total                 284992                       # Cumulative packet size per connected requestor and responder (bytes)
-system.tol2bus.snoops                            4695                       # Total snoops (count)
-system.tol2bus.snoopTraffic                      5216                       # Total snoop traffic (bytes)
-system.tol2bus.snoop_fanout::samples            12738                       # Request fanout histogram
-system.tol2bus.snoop_fanout::mean            0.346836                       # Request fanout histogram
-system.tol2bus.snoop_fanout::stdev           0.475982                       # Request fanout histogram
+system.membus.snoop_fanout::total                4455                       # Request fanout histogram
+system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1205923500                       # Cumulative time (in ticks) in various power states
+system.membus.reqLayer2.occupancy             5778500                       # Layer occupancy (ticks)
+system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
+system.membus.respLayer1.occupancy           23658250                       # Layer occupancy (ticks)
+system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
+system.tol2bus.trans_dist::ReadResp              3934                       # Transaction distribution
+system.tol2bus.trans_dist::WritebackDirty          488                       # Transaction distribution
+system.tol2bus.trans_dist::WritebackClean          262                       # Transaction distribution
+system.tol2bus.trans_dist::CleanEvict            3506                       # Transaction distribution
+system.tol2bus.trans_dist::ReadExReq              622                       # Transaction distribution
+system.tol2bus.trans_dist::ReadExResp             622                       # Transaction distribution
+system.tol2bus.trans_dist::ReadCleanReq          1595                       # Transaction distribution
+system.tol2bus.trans_dist::ReadSharedReq         2339                       # Transaction distribution
+system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3452                       # Packet count per connected requestor and responder (bytes)
+system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         6913                       # Packet count per connected requestor and responder (bytes)
+system.tol2bus.pkt_count::total                 10365                       # Packet count per connected requestor and responder (bytes)
+system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       118848                       # Cumulative packet size per connected requestor and responder (bytes)
+system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       212416                       # Cumulative packet size per connected requestor and responder (bytes)
+system.tol2bus.pkt_size::total                 331264                       # Cumulative packet size per connected requestor and responder (bytes)
+system.tol2bus.snoops                            3003                       # Total snoops (count)
+system.tol2bus.snoopTraffic                      8320                       # Total snoop traffic (bytes)
+system.tol2bus.snoop_fanout::samples             7559                       # Request fanout histogram
+system.tol2bus.snoop_fanout::mean            0.365789                       # Request fanout histogram
+system.tol2bus.snoop_fanout::stdev           0.481683                       # Request fanout histogram
 system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
-system.tol2bus.snoop_fanout::0                   8320     65.32%     65.32% # Request fanout histogram
-system.tol2bus.snoop_fanout::1                   4418     34.68%    100.00% # Request fanout histogram
+system.tol2bus.snoop_fanout::0                   4794     63.42%     63.42% # Request fanout histogram
+system.tol2bus.snoop_fanout::1                   2765     36.58%    100.00% # Request fanout histogram
 system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
 system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
 system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
 system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
 system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
 system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
-system.tol2bus.snoop_fanout::total              12738                       # Request fanout histogram
-system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1468214500                       # Cumulative time (in ticks) in various power states
-system.tol2bus.reqLayer0.occupancy            5361500                       # Layer occupancy (ticks)
-system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
-system.tol2bus.respLayer0.occupancy           2648000                       # Layer occupancy (ticks)
+system.tol2bus.snoop_fanout::total               7559                       # Request fanout histogram
+system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1205923500                       # Cumulative time (in ticks) in various power states
+system.tol2bus.reqLayer0.occupancy            3524500                       # Layer occupancy (ticks)
+system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
+system.tol2bus.respLayer0.occupancy           2392500                       # Layer occupancy (ticks)
 system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
-system.tol2bus.respLayer1.occupancy           5395000                       # Layer occupancy (ticks)
+system.tol2bus.respLayer1.occupancy           4441500                       # Layer occupancy (ticks)
 system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 
