<stg><name>picnic_keygen</name>


<trans_list>

<trans id="745" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="empty_25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="1" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="empty_25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="7" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %parameters_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %parameters)

]]></Node>
<StgValue><ssdm name="parameters_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
:1  %temp = alloca [8 x i32], align 16

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
:2  %temp2 = alloca [8 x i32], align 16

]]></Node>
<StgValue><ssdm name="temp2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
:3  %temp3 = alloca [8 x i32], align 16

]]></Node>
<StgValue><ssdm name="temp3"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %empty = icmp eq i4 %parameters_read, -1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %empty_14 = icmp eq i4 %parameters_read, -2

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %empty_15 = or i1 %empty_14, %empty

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7  %empty_16 = icmp eq i4 %parameters_read, -3

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %empty_17 = or i1 %empty_16, %empty_15

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:9  %empty_18 = icmp eq i4 %parameters_read, -4

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %empty_19 = or i1 %empty_18, %empty_17

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:11  %empty_20 = icmp eq i4 %parameters_read, -5

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %empty_21 = or i1 %empty_20, %empty_19

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:13  %empty_22 = icmp eq i4 %parameters_read, -6

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %empty_23 = or i1 %empty_22, %empty_21

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:15  %empty_24 = icmp eq i4 %parameters_read, 0

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16  %empty_25 = or i1 %empty_24, %empty_23

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:17  br i1 %empty_25, label %._crit_edge7.i, label %is_valid_params.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32">
<![CDATA[
is_valid_params.exit:0  call fastcc void @randombytes([32 x i8]* %sk_data)

]]></Node>
<StgValue><ssdm name="call_ln198"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge7.i:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="63" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32">
<![CDATA[
is_valid_params.exit:0  call fastcc void @randombytes([32 x i8]* %sk_data)

]]></Node>
<StgValue><ssdm name="call_ln198"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="64" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
is_valid_params.exit:1  call fastcc void @randombytes([32 x i8]* %pk_plaintext)

]]></Node>
<StgValue><ssdm name="call_ln205"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="65" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
is_valid_params.exit:1  call fastcc void @randombytes([32 x i8]* %pk_plaintext)

]]></Node>
<StgValue><ssdm name="call_ln205"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
is_valid_params.exit:2  br label %meminst

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
meminst:0  %phi_ln211 = phi i3 [ 0, %is_valid_params.exit ], [ %add_ln211, %meminst ]

]]></Node>
<StgValue><ssdm name="phi_ln211"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst:1  %add_ln211 = add i3 %phi_ln211, 1

]]></Node>
<StgValue><ssdm name="add_ln211"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="3">
<![CDATA[
meminst:2  %zext_ln211 = zext i3 %phi_ln211 to i64

]]></Node>
<StgValue><ssdm name="zext_ln211"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst:3  %temp_addr = getelementptr [8 x i32]* %temp, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="temp_addr"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
meminst:4  store i32 0, i32* %temp_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst:5  %icmp_ln211 = icmp eq i3 %phi_ln211, -1

]]></Node>
<StgValue><ssdm name="icmp_ln211"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst:6  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @memset_temp_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst:7  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst:8  br i1 %icmp_ln211, label %meminst1.preheader, label %meminst

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
meminst1.preheader:0  br label %meminst1

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
meminst1:0  %phi_ln211_1 = phi i3 [ %add_ln211_1, %meminst1 ], [ 0, %meminst1.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln211_1"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst1:1  %add_ln211_1 = add i3 %phi_ln211_1, 1

]]></Node>
<StgValue><ssdm name="add_ln211_1"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="3">
<![CDATA[
meminst1:2  %zext_ln211_1 = zext i3 %phi_ln211_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln211_1"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst1:3  %temp2_addr = getelementptr [8 x i32]* %temp2, i64 0, i64 %zext_ln211_1

]]></Node>
<StgValue><ssdm name="temp2_addr"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
meminst1:4  store i32 0, i32* %temp2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst1:5  %icmp_ln211_1 = icmp eq i3 %phi_ln211_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln211_1"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst1:6  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @memset_temp2_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst1:7  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst1:8  br i1 %icmp_ln211_1, label %meminst4.preheader, label %meminst1

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
meminst4.preheader:0  br label %meminst4

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
meminst4:0  %phi_ln211_2 = phi i3 [ %add_ln211_2, %meminst4 ], [ 0, %meminst4.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln211_2"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst4:1  %add_ln211_2 = add i3 %phi_ln211_2, 1

]]></Node>
<StgValue><ssdm name="add_ln211_2"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="3">
<![CDATA[
meminst4:2  %zext_ln211_2 = zext i3 %phi_ln211_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln211_2"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst4:3  %temp3_addr = getelementptr [8 x i32]* %temp3, i64 0, i64 %zext_ln211_2

]]></Node>
<StgValue><ssdm name="temp3_addr"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
meminst4:4  store i32 0, i32* %temp3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst4:5  %icmp_ln211_2 = icmp eq i3 %phi_ln211_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln211_2"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst4:6  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @memset_temp3_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst4:7  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst4:8  br i1 %icmp_ln211_2, label %.preheader.0, label %meminst4

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:0  %pk_ciphertext_addr = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:1  %pk_ciphertext_load = load i8* %pk_ciphertext_addr, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:2  %pk_ciphertext_addr_1 = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr_1"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:3  %pk_ciphertext_load_1 = load i8* %pk_ciphertext_addr_1, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_1"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:11  %pk_plaintext_addr = getelementptr [32 x i8]* %pk_plaintext, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pk_plaintext_addr"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:12  %pk_plaintext_load = load i8* %pk_plaintext_addr, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:13  %pk_plaintext_addr_1 = getelementptr [32 x i8]* %pk_plaintext, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_addr_1"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:14  %pk_plaintext_load_1 = load i8* %pk_plaintext_addr_1, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_1"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:22  %sk_data_addr = getelementptr [32 x i8]* %sk_data, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sk_data_addr"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:23  %sk_data_load = load i8* %sk_data_addr, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:24  %sk_data_addr_1 = getelementptr [32 x i8]* %sk_data, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sk_data_addr_1"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:25  %sk_data_load_1 = load i8* %sk_data_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="108" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:1  %pk_ciphertext_load = load i8* %pk_ciphertext_addr, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:3  %pk_ciphertext_load_1 = load i8* %pk_ciphertext_addr_1, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_1"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:4  %pk_ciphertext_addr_2 = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr_2"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:5  %pk_ciphertext_load_2 = load i8* %pk_ciphertext_addr_2, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_2"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:6  %pk_ciphertext_addr_3 = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr_3"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:7  %pk_ciphertext_load_3 = load i8* %pk_ciphertext_addr_3, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_3"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:12  %pk_plaintext_load = load i8* %pk_plaintext_addr, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:14  %pk_plaintext_load_1 = load i8* %pk_plaintext_addr_1, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_1"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:15  %pk_plaintext_addr_2 = getelementptr [32 x i8]* %pk_plaintext, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="pk_plaintext_addr_2"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:16  %pk_plaintext_load_2 = load i8* %pk_plaintext_addr_2, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_2"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:17  %pk_plaintext_addr_3 = getelementptr [32 x i8]* %pk_plaintext, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="pk_plaintext_addr_3"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:18  %pk_plaintext_load_3 = load i8* %pk_plaintext_addr_3, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_3"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:23  %sk_data_load = load i8* %sk_data_addr, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:25  %sk_data_load_1 = load i8* %sk_data_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_1"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:26  %sk_data_addr_2 = getelementptr [32 x i8]* %sk_data, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sk_data_addr_2"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:27  %sk_data_load_2 = load i8* %sk_data_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_2"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:28  %sk_data_addr_3 = getelementptr [32 x i8]* %sk_data, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sk_data_addr_3"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:29  %sk_data_load_3 = load i8* %sk_data_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="126" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:5  %pk_ciphertext_load_2 = load i8* %pk_ciphertext_addr_2, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_2"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:7  %pk_ciphertext_load_3 = load i8* %pk_ciphertext_addr_3, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_3"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.0:8  %or_ln215_5 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %pk_ciphertext_load_3, i8 %pk_ciphertext_load_2, i8 %pk_ciphertext_load_1, i8 %pk_ciphertext_load)

]]></Node>
<StgValue><ssdm name="or_ln215_5"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:9  %temp_addr_1 = getelementptr inbounds [8 x i32]* %temp, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="temp_addr_1"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader.0:10  store i32 %or_ln215_5, i32* %temp_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:16  %pk_plaintext_load_2 = load i8* %pk_plaintext_addr_2, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_2"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:18  %pk_plaintext_load_3 = load i8* %pk_plaintext_addr_3, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_3"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.0:19  %or_ln216_2 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %pk_plaintext_load_3, i8 %pk_plaintext_load_2, i8 %pk_plaintext_load_1, i8 %pk_plaintext_load)

]]></Node>
<StgValue><ssdm name="or_ln216_2"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:20  %temp2_addr_1 = getelementptr inbounds [8 x i32]* %temp2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="temp2_addr_1"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader.0:21  store i32 %or_ln216_2, i32* %temp2_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:27  %sk_data_load_2 = load i8* %sk_data_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_2"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:29  %sk_data_load_3 = load i8* %sk_data_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_3"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.0:30  %or_ln217_2 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %sk_data_load_3, i8 %sk_data_load_2, i8 %sk_data_load_1, i8 %sk_data_load)

]]></Node>
<StgValue><ssdm name="or_ln217_2"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:31  %temp3_addr_1 = getelementptr inbounds [8 x i32]* %temp3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="temp3_addr_1"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.0:32  store i32 %or_ln217_2, i32* %temp3_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:33  %pk_ciphertext_addr_4 = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr_4"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:34  %pk_ciphertext_load_4 = load i8* %pk_ciphertext_addr_4, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_4"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:35  %pk_ciphertext_addr_5 = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr_5"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:36  %pk_ciphertext_load_8 = load i8* %pk_ciphertext_addr_5, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_8"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:44  %pk_plaintext_addr_4 = getelementptr [32 x i8]* %pk_plaintext, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="pk_plaintext_addr_4"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:45  %pk_plaintext_load_4 = load i8* %pk_plaintext_addr_4, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_4"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:46  %pk_plaintext_addr_5 = getelementptr [32 x i8]* %pk_plaintext, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="pk_plaintext_addr_5"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:47  %pk_plaintext_load_8 = load i8* %pk_plaintext_addr_5, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_8"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:55  %sk_data_addr_4 = getelementptr [32 x i8]* %sk_data, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sk_data_addr_4"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:56  %sk_data_load_8 = load i8* %sk_data_addr_4, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_8"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:57  %sk_data_addr_5 = getelementptr [32 x i8]* %sk_data, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sk_data_addr_5"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:58  %sk_data_load_9 = load i8* %sk_data_addr_5, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_9"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="153" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:34  %pk_ciphertext_load_4 = load i8* %pk_ciphertext_addr_4, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_4"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:36  %pk_ciphertext_load_8 = load i8* %pk_ciphertext_addr_5, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_8"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:37  %pk_ciphertext_addr_8 = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr_8"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:38  %pk_ciphertext_load_9 = load i8* %pk_ciphertext_addr_8, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_9"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:39  %pk_ciphertext_addr_9 = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr_9"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:40  %pk_ciphertext_load_10 = load i8* %pk_ciphertext_addr_9, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_10"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:45  %pk_plaintext_load_4 = load i8* %pk_plaintext_addr_4, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_4"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:47  %pk_plaintext_load_8 = load i8* %pk_plaintext_addr_5, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_8"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:48  %pk_plaintext_addr_6 = getelementptr [32 x i8]* %pk_plaintext, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="pk_plaintext_addr_6"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:49  %pk_plaintext_load_9 = load i8* %pk_plaintext_addr_6, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_9"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:50  %pk_plaintext_addr_7 = getelementptr [32 x i8]* %pk_plaintext, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="pk_plaintext_addr_7"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:51  %pk_plaintext_load_10 = load i8* %pk_plaintext_addr_7, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_10"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:56  %sk_data_load_8 = load i8* %sk_data_addr_4, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_8"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:58  %sk_data_load_9 = load i8* %sk_data_addr_5, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_9"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:59  %sk_data_addr_6 = getelementptr [32 x i8]* %sk_data, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sk_data_addr_6"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:60  %sk_data_load_10 = load i8* %sk_data_addr_6, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_10"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:61  %sk_data_addr_7 = getelementptr [32 x i8]* %sk_data, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sk_data_addr_7"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:62  %sk_data_load_11 = load i8* %sk_data_addr_7, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_11"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="171" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:38  %pk_ciphertext_load_9 = load i8* %pk_ciphertext_addr_8, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_9"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:40  %pk_ciphertext_load_10 = load i8* %pk_ciphertext_addr_9, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_10"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.0:41  %or_ln215_5_1 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %pk_ciphertext_load_10, i8 %pk_ciphertext_load_9, i8 %pk_ciphertext_load_8, i8 %pk_ciphertext_load_4)

]]></Node>
<StgValue><ssdm name="or_ln215_5_1"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:42  %temp_addr_2 = getelementptr inbounds [8 x i32]* %temp, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="temp_addr_2"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader.0:43  store i32 %or_ln215_5_1, i32* %temp_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:49  %pk_plaintext_load_9 = load i8* %pk_plaintext_addr_6, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_9"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:51  %pk_plaintext_load_10 = load i8* %pk_plaintext_addr_7, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_10"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.0:52  %or_ln216_2_1 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %pk_plaintext_load_10, i8 %pk_plaintext_load_9, i8 %pk_plaintext_load_8, i8 %pk_plaintext_load_4)

]]></Node>
<StgValue><ssdm name="or_ln216_2_1"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:53  %temp2_addr_2 = getelementptr inbounds [8 x i32]* %temp2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="temp2_addr_2"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader.0:54  store i32 %or_ln216_2_1, i32* %temp2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:60  %sk_data_load_10 = load i8* %sk_data_addr_6, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_10"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:62  %sk_data_load_11 = load i8* %sk_data_addr_7, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_11"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.0:63  %or_ln217_2_1 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %sk_data_load_11, i8 %sk_data_load_10, i8 %sk_data_load_9, i8 %sk_data_load_8)

]]></Node>
<StgValue><ssdm name="or_ln217_2_1"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:64  %temp3_addr_2 = getelementptr inbounds [8 x i32]* %temp3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="temp3_addr_2"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.0:65  store i32 %or_ln217_2_1, i32* %temp3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:66  %pk_ciphertext_addr_10 = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr_10"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:67  %pk_ciphertext_load_11 = load i8* %pk_ciphertext_addr_10, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_11"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:68  %pk_ciphertext_addr_11 = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr_11"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:69  %pk_ciphertext_load_12 = load i8* %pk_ciphertext_addr_11, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_12"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:77  %pk_plaintext_addr_8 = getelementptr [32 x i8]* %pk_plaintext, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="pk_plaintext_addr_8"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:78  %pk_plaintext_load_11 = load i8* %pk_plaintext_addr_8, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_11"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:79  %pk_plaintext_addr_9 = getelementptr [32 x i8]* %pk_plaintext, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="pk_plaintext_addr_9"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:80  %pk_plaintext_load_12 = load i8* %pk_plaintext_addr_9, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_12"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:88  %sk_data_addr_8 = getelementptr [32 x i8]* %sk_data, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sk_data_addr_8"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:89  %sk_data_load_12 = load i8* %sk_data_addr_8, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_12"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:90  %sk_data_addr_9 = getelementptr [32 x i8]* %sk_data, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sk_data_addr_9"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:91  %sk_data_load_13 = load i8* %sk_data_addr_9, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_13"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="198" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:67  %pk_ciphertext_load_11 = load i8* %pk_ciphertext_addr_10, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_11"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:69  %pk_ciphertext_load_12 = load i8* %pk_ciphertext_addr_11, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_12"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:70  %pk_ciphertext_addr_12 = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr_12"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:71  %pk_ciphertext_load_13 = load i8* %pk_ciphertext_addr_12, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_13"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:72  %pk_ciphertext_addr_13 = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr_13"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:73  %pk_ciphertext_load_14 = load i8* %pk_ciphertext_addr_13, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_14"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:78  %pk_plaintext_load_11 = load i8* %pk_plaintext_addr_8, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_11"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:80  %pk_plaintext_load_12 = load i8* %pk_plaintext_addr_9, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_12"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:81  %pk_plaintext_addr_10 = getelementptr [32 x i8]* %pk_plaintext, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="pk_plaintext_addr_10"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:82  %pk_plaintext_load_13 = load i8* %pk_plaintext_addr_10, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_13"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:83  %pk_plaintext_addr_11 = getelementptr [32 x i8]* %pk_plaintext, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="pk_plaintext_addr_11"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:84  %pk_plaintext_load_14 = load i8* %pk_plaintext_addr_11, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_14"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:89  %sk_data_load_12 = load i8* %sk_data_addr_8, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_12"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:91  %sk_data_load_13 = load i8* %sk_data_addr_9, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_13"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:92  %sk_data_addr_10 = getelementptr [32 x i8]* %sk_data, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sk_data_addr_10"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:93  %sk_data_load_14 = load i8* %sk_data_addr_10, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_14"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:94  %sk_data_addr_11 = getelementptr [32 x i8]* %sk_data, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sk_data_addr_11"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:95  %sk_data_load_15 = load i8* %sk_data_addr_11, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_15"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="216" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:71  %pk_ciphertext_load_13 = load i8* %pk_ciphertext_addr_12, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_13"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:73  %pk_ciphertext_load_14 = load i8* %pk_ciphertext_addr_13, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_14"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.0:74  %or_ln215_5_2 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %pk_ciphertext_load_14, i8 %pk_ciphertext_load_13, i8 %pk_ciphertext_load_12, i8 %pk_ciphertext_load_11)

]]></Node>
<StgValue><ssdm name="or_ln215_5_2"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:75  %temp_addr_3 = getelementptr inbounds [8 x i32]* %temp, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="temp_addr_3"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader.0:76  store i32 %or_ln215_5_2, i32* %temp_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:82  %pk_plaintext_load_13 = load i8* %pk_plaintext_addr_10, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_13"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:84  %pk_plaintext_load_14 = load i8* %pk_plaintext_addr_11, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_14"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.0:85  %or_ln216_2_2 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %pk_plaintext_load_14, i8 %pk_plaintext_load_13, i8 %pk_plaintext_load_12, i8 %pk_plaintext_load_11)

]]></Node>
<StgValue><ssdm name="or_ln216_2_2"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:86  %temp2_addr_3 = getelementptr inbounds [8 x i32]* %temp2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="temp2_addr_3"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader.0:87  store i32 %or_ln216_2_2, i32* %temp2_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:93  %sk_data_load_14 = load i8* %sk_data_addr_10, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_14"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:95  %sk_data_load_15 = load i8* %sk_data_addr_11, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_15"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.0:96  %or_ln217_2_2 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %sk_data_load_15, i8 %sk_data_load_14, i8 %sk_data_load_13, i8 %sk_data_load_12)

]]></Node>
<StgValue><ssdm name="or_ln217_2_2"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:97  %temp3_addr_3 = getelementptr inbounds [8 x i32]* %temp3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="temp3_addr_3"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.0:98  store i32 %or_ln217_2_2, i32* %temp3_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:99  %pk_ciphertext_addr_14 = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr_14"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:100  %pk_ciphertext_load_15 = load i8* %pk_ciphertext_addr_14, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_15"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:101  %pk_ciphertext_addr_15 = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr_15"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:102  %pk_ciphertext_load_16 = load i8* %pk_ciphertext_addr_15, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_16"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:110  %pk_plaintext_addr_12 = getelementptr [32 x i8]* %pk_plaintext, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="pk_plaintext_addr_12"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:111  %pk_plaintext_load_15 = load i8* %pk_plaintext_addr_12, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_15"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:112  %pk_plaintext_addr_13 = getelementptr [32 x i8]* %pk_plaintext, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="pk_plaintext_addr_13"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:113  %pk_plaintext_load_16 = load i8* %pk_plaintext_addr_13, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_16"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:121  %sk_data_addr_12 = getelementptr [32 x i8]* %sk_data, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="sk_data_addr_12"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:122  %sk_data_load_16 = load i8* %sk_data_addr_12, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_16"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:123  %sk_data_addr_13 = getelementptr [32 x i8]* %sk_data, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="sk_data_addr_13"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:124  %sk_data_load_17 = load i8* %sk_data_addr_13, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_17"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="243" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:100  %pk_ciphertext_load_15 = load i8* %pk_ciphertext_addr_14, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_15"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:102  %pk_ciphertext_load_16 = load i8* %pk_ciphertext_addr_15, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_16"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:103  %pk_ciphertext_addr_16 = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr_16"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:104  %pk_ciphertext_load_17 = load i8* %pk_ciphertext_addr_16, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_17"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:105  %pk_ciphertext_addr_17 = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr_17"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:106  %pk_ciphertext_load_18 = load i8* %pk_ciphertext_addr_17, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_18"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:111  %pk_plaintext_load_15 = load i8* %pk_plaintext_addr_12, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_15"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:113  %pk_plaintext_load_16 = load i8* %pk_plaintext_addr_13, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_16"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:114  %pk_plaintext_addr_14 = getelementptr [32 x i8]* %pk_plaintext, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="pk_plaintext_addr_14"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:115  %pk_plaintext_load_17 = load i8* %pk_plaintext_addr_14, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_17"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:116  %pk_plaintext_addr_15 = getelementptr [32 x i8]* %pk_plaintext, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="pk_plaintext_addr_15"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:117  %pk_plaintext_load_18 = load i8* %pk_plaintext_addr_15, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_18"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:122  %sk_data_load_16 = load i8* %sk_data_addr_12, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_16"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:124  %sk_data_load_17 = load i8* %sk_data_addr_13, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_17"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:125  %sk_data_addr_14 = getelementptr [32 x i8]* %sk_data, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="sk_data_addr_14"/></StgValue>
</operation>

<operation id="258" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:126  %sk_data_load_18 = load i8* %sk_data_addr_14, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_18"/></StgValue>
</operation>

<operation id="259" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:127  %sk_data_addr_15 = getelementptr [32 x i8]* %sk_data, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="sk_data_addr_15"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:128  %sk_data_load_19 = load i8* %sk_data_addr_15, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_19"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="261" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:104  %pk_ciphertext_load_17 = load i8* %pk_ciphertext_addr_16, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_17"/></StgValue>
</operation>

<operation id="262" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:106  %pk_ciphertext_load_18 = load i8* %pk_ciphertext_addr_17, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_18"/></StgValue>
</operation>

<operation id="263" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.0:107  %or_ln215_5_3 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %pk_ciphertext_load_18, i8 %pk_ciphertext_load_17, i8 %pk_ciphertext_load_16, i8 %pk_ciphertext_load_15)

]]></Node>
<StgValue><ssdm name="or_ln215_5_3"/></StgValue>
</operation>

<operation id="264" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:108  %temp_addr_4 = getelementptr inbounds [8 x i32]* %temp, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="temp_addr_4"/></StgValue>
</operation>

<operation id="265" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader.0:109  store i32 %or_ln215_5_3, i32* %temp_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>

<operation id="266" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:115  %pk_plaintext_load_17 = load i8* %pk_plaintext_addr_14, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_17"/></StgValue>
</operation>

<operation id="267" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:117  %pk_plaintext_load_18 = load i8* %pk_plaintext_addr_15, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_18"/></StgValue>
</operation>

<operation id="268" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.0:118  %or_ln216_2_3 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %pk_plaintext_load_18, i8 %pk_plaintext_load_17, i8 %pk_plaintext_load_16, i8 %pk_plaintext_load_15)

]]></Node>
<StgValue><ssdm name="or_ln216_2_3"/></StgValue>
</operation>

<operation id="269" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:119  %temp2_addr_4 = getelementptr inbounds [8 x i32]* %temp2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="temp2_addr_4"/></StgValue>
</operation>

<operation id="270" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader.0:120  store i32 %or_ln216_2_3, i32* %temp2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="271" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:126  %sk_data_load_18 = load i8* %sk_data_addr_14, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_18"/></StgValue>
</operation>

<operation id="272" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:128  %sk_data_load_19 = load i8* %sk_data_addr_15, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_19"/></StgValue>
</operation>

<operation id="273" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.0:129  %or_ln217_2_3 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %sk_data_load_19, i8 %sk_data_load_18, i8 %sk_data_load_17, i8 %sk_data_load_16)

]]></Node>
<StgValue><ssdm name="or_ln217_2_3"/></StgValue>
</operation>

<operation id="274" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:130  %temp3_addr_4 = getelementptr inbounds [8 x i32]* %temp3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="temp3_addr_4"/></StgValue>
</operation>

<operation id="275" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.0:131  store i32 %or_ln217_2_3, i32* %temp3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="276" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:132  %pk_ciphertext_addr_18 = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr_18"/></StgValue>
</operation>

<operation id="277" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:133  %pk_ciphertext_load_19 = load i8* %pk_ciphertext_addr_18, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_19"/></StgValue>
</operation>

<operation id="278" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:134  %pk_ciphertext_addr_19 = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr_19"/></StgValue>
</operation>

<operation id="279" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:135  %pk_ciphertext_load_20 = load i8* %pk_ciphertext_addr_19, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_20"/></StgValue>
</operation>

<operation id="280" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:143  %pk_plaintext_addr_16 = getelementptr [32 x i8]* %pk_plaintext, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="pk_plaintext_addr_16"/></StgValue>
</operation>

<operation id="281" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:144  %pk_plaintext_load_19 = load i8* %pk_plaintext_addr_16, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_19"/></StgValue>
</operation>

<operation id="282" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:145  %pk_plaintext_addr_17 = getelementptr [32 x i8]* %pk_plaintext, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="pk_plaintext_addr_17"/></StgValue>
</operation>

<operation id="283" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:146  %pk_plaintext_load_20 = load i8* %pk_plaintext_addr_17, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_20"/></StgValue>
</operation>

<operation id="284" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:154  %sk_data_addr_16 = getelementptr [32 x i8]* %sk_data, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="sk_data_addr_16"/></StgValue>
</operation>

<operation id="285" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:155  %sk_data_load_4 = load i8* %sk_data_addr_16, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_4"/></StgValue>
</operation>

<operation id="286" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:156  %sk_data_addr_17 = getelementptr [32 x i8]* %sk_data, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="sk_data_addr_17"/></StgValue>
</operation>

<operation id="287" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:157  %sk_data_load_20 = load i8* %sk_data_addr_17, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_20"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="288" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:133  %pk_ciphertext_load_19 = load i8* %pk_ciphertext_addr_18, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_19"/></StgValue>
</operation>

<operation id="289" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:135  %pk_ciphertext_load_20 = load i8* %pk_ciphertext_addr_19, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_20"/></StgValue>
</operation>

<operation id="290" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:136  %pk_ciphertext_addr_20 = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr_20"/></StgValue>
</operation>

<operation id="291" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:137  %pk_ciphertext_load_21 = load i8* %pk_ciphertext_addr_20, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_21"/></StgValue>
</operation>

<operation id="292" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:138  %pk_ciphertext_addr_21 = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr_21"/></StgValue>
</operation>

<operation id="293" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:139  %pk_ciphertext_load_22 = load i8* %pk_ciphertext_addr_21, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_22"/></StgValue>
</operation>

<operation id="294" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:144  %pk_plaintext_load_19 = load i8* %pk_plaintext_addr_16, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_19"/></StgValue>
</operation>

<operation id="295" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:146  %pk_plaintext_load_20 = load i8* %pk_plaintext_addr_17, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_20"/></StgValue>
</operation>

<operation id="296" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:147  %pk_plaintext_addr_18 = getelementptr [32 x i8]* %pk_plaintext, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="pk_plaintext_addr_18"/></StgValue>
</operation>

<operation id="297" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:148  %pk_plaintext_load_21 = load i8* %pk_plaintext_addr_18, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_21"/></StgValue>
</operation>

<operation id="298" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:149  %pk_plaintext_addr_19 = getelementptr [32 x i8]* %pk_plaintext, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="pk_plaintext_addr_19"/></StgValue>
</operation>

<operation id="299" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:150  %pk_plaintext_load_22 = load i8* %pk_plaintext_addr_19, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_22"/></StgValue>
</operation>

<operation id="300" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:155  %sk_data_load_4 = load i8* %sk_data_addr_16, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_4"/></StgValue>
</operation>

<operation id="301" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:157  %sk_data_load_20 = load i8* %sk_data_addr_17, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_20"/></StgValue>
</operation>

<operation id="302" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:158  %sk_data_addr_18 = getelementptr [32 x i8]* %sk_data, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="sk_data_addr_18"/></StgValue>
</operation>

<operation id="303" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:159  %sk_data_load_21 = load i8* %sk_data_addr_18, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_21"/></StgValue>
</operation>

<operation id="304" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:160  %sk_data_addr_19 = getelementptr [32 x i8]* %sk_data, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="sk_data_addr_19"/></StgValue>
</operation>

<operation id="305" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:161  %sk_data_load_22 = load i8* %sk_data_addr_19, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_22"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="306" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:137  %pk_ciphertext_load_21 = load i8* %pk_ciphertext_addr_20, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_21"/></StgValue>
</operation>

<operation id="307" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:139  %pk_ciphertext_load_22 = load i8* %pk_ciphertext_addr_21, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_22"/></StgValue>
</operation>

<operation id="308" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.0:140  %or_ln215_5_4 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %pk_ciphertext_load_22, i8 %pk_ciphertext_load_21, i8 %pk_ciphertext_load_20, i8 %pk_ciphertext_load_19)

]]></Node>
<StgValue><ssdm name="or_ln215_5_4"/></StgValue>
</operation>

<operation id="309" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:141  %temp_addr_5 = getelementptr inbounds [8 x i32]* %temp, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="temp_addr_5"/></StgValue>
</operation>

<operation id="310" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader.0:142  store i32 %or_ln215_5_4, i32* %temp_addr_5, align 16

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>

<operation id="311" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:148  %pk_plaintext_load_21 = load i8* %pk_plaintext_addr_18, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_21"/></StgValue>
</operation>

<operation id="312" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:150  %pk_plaintext_load_22 = load i8* %pk_plaintext_addr_19, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_22"/></StgValue>
</operation>

<operation id="313" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.0:151  %or_ln216_2_4 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %pk_plaintext_load_22, i8 %pk_plaintext_load_21, i8 %pk_plaintext_load_20, i8 %pk_plaintext_load_19)

]]></Node>
<StgValue><ssdm name="or_ln216_2_4"/></StgValue>
</operation>

<operation id="314" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:152  %temp2_addr_5 = getelementptr inbounds [8 x i32]* %temp2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="temp2_addr_5"/></StgValue>
</operation>

<operation id="315" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader.0:153  store i32 %or_ln216_2_4, i32* %temp2_addr_5, align 16

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="316" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:159  %sk_data_load_21 = load i8* %sk_data_addr_18, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_21"/></StgValue>
</operation>

<operation id="317" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:161  %sk_data_load_22 = load i8* %sk_data_addr_19, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_22"/></StgValue>
</operation>

<operation id="318" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.0:162  %or_ln217_2_4 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %sk_data_load_22, i8 %sk_data_load_21, i8 %sk_data_load_20, i8 %sk_data_load_4)

]]></Node>
<StgValue><ssdm name="or_ln217_2_4"/></StgValue>
</operation>

<operation id="319" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:163  %temp3_addr_5 = getelementptr inbounds [8 x i32]* %temp3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="temp3_addr_5"/></StgValue>
</operation>

<operation id="320" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.0:164  store i32 %or_ln217_2_4, i32* %temp3_addr_5, align 16

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="321" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:165  %pk_ciphertext_addr_22 = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr_22"/></StgValue>
</operation>

<operation id="322" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:166  %pk_ciphertext_load_5 = load i8* %pk_ciphertext_addr_22, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_5"/></StgValue>
</operation>

<operation id="323" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:167  %pk_ciphertext_addr_23 = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr_23"/></StgValue>
</operation>

<operation id="324" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:168  %pk_ciphertext_load_23 = load i8* %pk_ciphertext_addr_23, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_23"/></StgValue>
</operation>

<operation id="325" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:176  %pk_plaintext_addr_20 = getelementptr [32 x i8]* %pk_plaintext, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="pk_plaintext_addr_20"/></StgValue>
</operation>

<operation id="326" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:177  %pk_plaintext_load_5 = load i8* %pk_plaintext_addr_20, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_5"/></StgValue>
</operation>

<operation id="327" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:178  %pk_plaintext_addr_21 = getelementptr [32 x i8]* %pk_plaintext, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="pk_plaintext_addr_21"/></StgValue>
</operation>

<operation id="328" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:179  %pk_plaintext_load_23 = load i8* %pk_plaintext_addr_21, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_23"/></StgValue>
</operation>

<operation id="329" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:187  %sk_data_addr_20 = getelementptr [32 x i8]* %sk_data, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="sk_data_addr_20"/></StgValue>
</operation>

<operation id="330" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:188  %sk_data_load_5 = load i8* %sk_data_addr_20, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_5"/></StgValue>
</operation>

<operation id="331" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:189  %sk_data_addr_21 = getelementptr [32 x i8]* %sk_data, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="sk_data_addr_21"/></StgValue>
</operation>

<operation id="332" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:190  %sk_data_load_23 = load i8* %sk_data_addr_21, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_23"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="333" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:166  %pk_ciphertext_load_5 = load i8* %pk_ciphertext_addr_22, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_5"/></StgValue>
</operation>

<operation id="334" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:168  %pk_ciphertext_load_23 = load i8* %pk_ciphertext_addr_23, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_23"/></StgValue>
</operation>

<operation id="335" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:169  %pk_ciphertext_addr_24 = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr_24"/></StgValue>
</operation>

<operation id="336" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:170  %pk_ciphertext_load_24 = load i8* %pk_ciphertext_addr_24, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_24"/></StgValue>
</operation>

<operation id="337" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:171  %pk_ciphertext_addr_25 = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr_25"/></StgValue>
</operation>

<operation id="338" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:172  %pk_ciphertext_load_25 = load i8* %pk_ciphertext_addr_25, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_25"/></StgValue>
</operation>

<operation id="339" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:177  %pk_plaintext_load_5 = load i8* %pk_plaintext_addr_20, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_5"/></StgValue>
</operation>

<operation id="340" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:179  %pk_plaintext_load_23 = load i8* %pk_plaintext_addr_21, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_23"/></StgValue>
</operation>

<operation id="341" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:180  %pk_plaintext_addr_22 = getelementptr [32 x i8]* %pk_plaintext, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="pk_plaintext_addr_22"/></StgValue>
</operation>

<operation id="342" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:181  %pk_plaintext_load_24 = load i8* %pk_plaintext_addr_22, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_24"/></StgValue>
</operation>

<operation id="343" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:182  %pk_plaintext_addr_23 = getelementptr [32 x i8]* %pk_plaintext, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="pk_plaintext_addr_23"/></StgValue>
</operation>

<operation id="344" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:183  %pk_plaintext_load_25 = load i8* %pk_plaintext_addr_23, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_25"/></StgValue>
</operation>

<operation id="345" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:188  %sk_data_load_5 = load i8* %sk_data_addr_20, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_5"/></StgValue>
</operation>

<operation id="346" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:190  %sk_data_load_23 = load i8* %sk_data_addr_21, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_23"/></StgValue>
</operation>

<operation id="347" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:191  %sk_data_addr_22 = getelementptr [32 x i8]* %sk_data, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="sk_data_addr_22"/></StgValue>
</operation>

<operation id="348" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:192  %sk_data_load_24 = load i8* %sk_data_addr_22, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_24"/></StgValue>
</operation>

<operation id="349" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:193  %sk_data_addr_23 = getelementptr [32 x i8]* %sk_data, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="sk_data_addr_23"/></StgValue>
</operation>

<operation id="350" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:194  %sk_data_load_25 = load i8* %sk_data_addr_23, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_25"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="351" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:170  %pk_ciphertext_load_24 = load i8* %pk_ciphertext_addr_24, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_24"/></StgValue>
</operation>

<operation id="352" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:172  %pk_ciphertext_load_25 = load i8* %pk_ciphertext_addr_25, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_25"/></StgValue>
</operation>

<operation id="353" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.0:173  %or_ln215_5_5 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %pk_ciphertext_load_25, i8 %pk_ciphertext_load_24, i8 %pk_ciphertext_load_23, i8 %pk_ciphertext_load_5)

]]></Node>
<StgValue><ssdm name="or_ln215_5_5"/></StgValue>
</operation>

<operation id="354" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:174  %temp_addr_6 = getelementptr inbounds [8 x i32]* %temp, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="temp_addr_6"/></StgValue>
</operation>

<operation id="355" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader.0:175  store i32 %or_ln215_5_5, i32* %temp_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>

<operation id="356" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:181  %pk_plaintext_load_24 = load i8* %pk_plaintext_addr_22, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_24"/></StgValue>
</operation>

<operation id="357" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:183  %pk_plaintext_load_25 = load i8* %pk_plaintext_addr_23, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_25"/></StgValue>
</operation>

<operation id="358" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.0:184  %or_ln216_2_5 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %pk_plaintext_load_25, i8 %pk_plaintext_load_24, i8 %pk_plaintext_load_23, i8 %pk_plaintext_load_5)

]]></Node>
<StgValue><ssdm name="or_ln216_2_5"/></StgValue>
</operation>

<operation id="359" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:185  %temp2_addr_6 = getelementptr inbounds [8 x i32]* %temp2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="temp2_addr_6"/></StgValue>
</operation>

<operation id="360" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader.0:186  store i32 %or_ln216_2_5, i32* %temp2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="361" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:192  %sk_data_load_24 = load i8* %sk_data_addr_22, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_24"/></StgValue>
</operation>

<operation id="362" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:194  %sk_data_load_25 = load i8* %sk_data_addr_23, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_25"/></StgValue>
</operation>

<operation id="363" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.0:195  %or_ln217_2_5 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %sk_data_load_25, i8 %sk_data_load_24, i8 %sk_data_load_23, i8 %sk_data_load_5)

]]></Node>
<StgValue><ssdm name="or_ln217_2_5"/></StgValue>
</operation>

<operation id="364" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:196  %temp3_addr_6 = getelementptr inbounds [8 x i32]* %temp3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="temp3_addr_6"/></StgValue>
</operation>

<operation id="365" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.0:197  store i32 %or_ln217_2_5, i32* %temp3_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="366" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:198  %pk_ciphertext_addr_6 = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr_6"/></StgValue>
</operation>

<operation id="367" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:199  %pk_ciphertext_load_6 = load i8* %pk_ciphertext_addr_6, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_6"/></StgValue>
</operation>

<operation id="368" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:200  %pk_ciphertext_addr_26 = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr_26"/></StgValue>
</operation>

<operation id="369" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:201  %pk_ciphertext_load_26 = load i8* %pk_ciphertext_addr_26, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_26"/></StgValue>
</operation>

<operation id="370" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:209  %pk_plaintext_addr_24 = getelementptr [32 x i8]* %pk_plaintext, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="pk_plaintext_addr_24"/></StgValue>
</operation>

<operation id="371" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:210  %pk_plaintext_load_6 = load i8* %pk_plaintext_addr_24, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_6"/></StgValue>
</operation>

<operation id="372" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:211  %pk_plaintext_addr_25 = getelementptr [32 x i8]* %pk_plaintext, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="pk_plaintext_addr_25"/></StgValue>
</operation>

<operation id="373" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:212  %pk_plaintext_load_26 = load i8* %pk_plaintext_addr_25, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_26"/></StgValue>
</operation>

<operation id="374" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:220  %sk_data_addr_24 = getelementptr [32 x i8]* %sk_data, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="sk_data_addr_24"/></StgValue>
</operation>

<operation id="375" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:221  %sk_data_load_6 = load i8* %sk_data_addr_24, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_6"/></StgValue>
</operation>

<operation id="376" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:222  %sk_data_addr_25 = getelementptr [32 x i8]* %sk_data, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="sk_data_addr_25"/></StgValue>
</operation>

<operation id="377" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:223  %sk_data_load_26 = load i8* %sk_data_addr_25, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_26"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="378" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:199  %pk_ciphertext_load_6 = load i8* %pk_ciphertext_addr_6, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_6"/></StgValue>
</operation>

<operation id="379" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:201  %pk_ciphertext_load_26 = load i8* %pk_ciphertext_addr_26, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_26"/></StgValue>
</operation>

<operation id="380" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:202  %pk_ciphertext_addr_27 = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr_27"/></StgValue>
</operation>

<operation id="381" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:203  %pk_ciphertext_load_27 = load i8* %pk_ciphertext_addr_27, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_27"/></StgValue>
</operation>

<operation id="382" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:204  %pk_ciphertext_addr_28 = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr_28"/></StgValue>
</operation>

<operation id="383" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:205  %pk_ciphertext_load_28 = load i8* %pk_ciphertext_addr_28, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_28"/></StgValue>
</operation>

<operation id="384" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:210  %pk_plaintext_load_6 = load i8* %pk_plaintext_addr_24, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_6"/></StgValue>
</operation>

<operation id="385" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:212  %pk_plaintext_load_26 = load i8* %pk_plaintext_addr_25, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_26"/></StgValue>
</operation>

<operation id="386" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:213  %pk_plaintext_addr_26 = getelementptr [32 x i8]* %pk_plaintext, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="pk_plaintext_addr_26"/></StgValue>
</operation>

<operation id="387" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:214  %pk_plaintext_load_27 = load i8* %pk_plaintext_addr_26, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_27"/></StgValue>
</operation>

<operation id="388" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:215  %pk_plaintext_addr_27 = getelementptr [32 x i8]* %pk_plaintext, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="pk_plaintext_addr_27"/></StgValue>
</operation>

<operation id="389" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:216  %pk_plaintext_load_28 = load i8* %pk_plaintext_addr_27, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_28"/></StgValue>
</operation>

<operation id="390" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:221  %sk_data_load_6 = load i8* %sk_data_addr_24, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_6"/></StgValue>
</operation>

<operation id="391" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:223  %sk_data_load_26 = load i8* %sk_data_addr_25, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_26"/></StgValue>
</operation>

<operation id="392" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:224  %sk_data_addr_26 = getelementptr [32 x i8]* %sk_data, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="sk_data_addr_26"/></StgValue>
</operation>

<operation id="393" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:225  %sk_data_load_27 = load i8* %sk_data_addr_26, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_27"/></StgValue>
</operation>

<operation id="394" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:226  %sk_data_addr_27 = getelementptr [32 x i8]* %sk_data, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="sk_data_addr_27"/></StgValue>
</operation>

<operation id="395" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:227  %sk_data_load_28 = load i8* %sk_data_addr_27, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_28"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="396" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:203  %pk_ciphertext_load_27 = load i8* %pk_ciphertext_addr_27, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_27"/></StgValue>
</operation>

<operation id="397" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:205  %pk_ciphertext_load_28 = load i8* %pk_ciphertext_addr_28, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_28"/></StgValue>
</operation>

<operation id="398" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.0:206  %or_ln215_5_6 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %pk_ciphertext_load_28, i8 %pk_ciphertext_load_27, i8 %pk_ciphertext_load_26, i8 %pk_ciphertext_load_6)

]]></Node>
<StgValue><ssdm name="or_ln215_5_6"/></StgValue>
</operation>

<operation id="399" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:207  %temp_addr_7 = getelementptr inbounds [8 x i32]* %temp, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="temp_addr_7"/></StgValue>
</operation>

<operation id="400" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader.0:208  store i32 %or_ln215_5_6, i32* %temp_addr_7, align 8

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>

<operation id="401" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:214  %pk_plaintext_load_27 = load i8* %pk_plaintext_addr_26, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_27"/></StgValue>
</operation>

<operation id="402" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:216  %pk_plaintext_load_28 = load i8* %pk_plaintext_addr_27, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_28"/></StgValue>
</operation>

<operation id="403" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.0:217  %or_ln216_2_6 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %pk_plaintext_load_28, i8 %pk_plaintext_load_27, i8 %pk_plaintext_load_26, i8 %pk_plaintext_load_6)

]]></Node>
<StgValue><ssdm name="or_ln216_2_6"/></StgValue>
</operation>

<operation id="404" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:218  %temp2_addr_7 = getelementptr inbounds [8 x i32]* %temp2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="temp2_addr_7"/></StgValue>
</operation>

<operation id="405" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader.0:219  store i32 %or_ln216_2_6, i32* %temp2_addr_7, align 8

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="406" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:225  %sk_data_load_27 = load i8* %sk_data_addr_26, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_27"/></StgValue>
</operation>

<operation id="407" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:227  %sk_data_load_28 = load i8* %sk_data_addr_27, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_28"/></StgValue>
</operation>

<operation id="408" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.0:228  %or_ln217_2_6 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %sk_data_load_28, i8 %sk_data_load_27, i8 %sk_data_load_26, i8 %sk_data_load_6)

]]></Node>
<StgValue><ssdm name="or_ln217_2_6"/></StgValue>
</operation>

<operation id="409" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:229  %temp3_addr_7 = getelementptr inbounds [8 x i32]* %temp3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="temp3_addr_7"/></StgValue>
</operation>

<operation id="410" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.0:230  store i32 %or_ln217_2_6, i32* %temp3_addr_7, align 8

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="411" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:231  %pk_ciphertext_addr_7 = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr_7"/></StgValue>
</operation>

<operation id="412" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:232  %pk_ciphertext_load_7 = load i8* %pk_ciphertext_addr_7, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_7"/></StgValue>
</operation>

<operation id="413" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:233  %pk_ciphertext_addr_29 = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr_29"/></StgValue>
</operation>

<operation id="414" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:234  %pk_ciphertext_load_29 = load i8* %pk_ciphertext_addr_29, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_29"/></StgValue>
</operation>

<operation id="415" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:242  %pk_plaintext_addr_28 = getelementptr [32 x i8]* %pk_plaintext, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="pk_plaintext_addr_28"/></StgValue>
</operation>

<operation id="416" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:243  %pk_plaintext_load_7 = load i8* %pk_plaintext_addr_28, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_7"/></StgValue>
</operation>

<operation id="417" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:244  %pk_plaintext_addr_29 = getelementptr [32 x i8]* %pk_plaintext, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="pk_plaintext_addr_29"/></StgValue>
</operation>

<operation id="418" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:245  %pk_plaintext_load_29 = load i8* %pk_plaintext_addr_29, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_29"/></StgValue>
</operation>

<operation id="419" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:253  %sk_data_addr_28 = getelementptr [32 x i8]* %sk_data, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="sk_data_addr_28"/></StgValue>
</operation>

<operation id="420" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:254  %sk_data_load_7 = load i8* %sk_data_addr_28, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_7"/></StgValue>
</operation>

<operation id="421" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:255  %sk_data_addr_29 = getelementptr [32 x i8]* %sk_data, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="sk_data_addr_29"/></StgValue>
</operation>

<operation id="422" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:256  %sk_data_load_29 = load i8* %sk_data_addr_29, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_29"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="423" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:232  %pk_ciphertext_load_7 = load i8* %pk_ciphertext_addr_7, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_7"/></StgValue>
</operation>

<operation id="424" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:234  %pk_ciphertext_load_29 = load i8* %pk_ciphertext_addr_29, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_29"/></StgValue>
</operation>

<operation id="425" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:235  %pk_ciphertext_addr_30 = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr_30"/></StgValue>
</operation>

<operation id="426" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:236  %pk_ciphertext_load_30 = load i8* %pk_ciphertext_addr_30, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_30"/></StgValue>
</operation>

<operation id="427" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:237  %pk_ciphertext_addr_31 = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr_31"/></StgValue>
</operation>

<operation id="428" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:238  %pk_ciphertext_load_31 = load i8* %pk_ciphertext_addr_31, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_31"/></StgValue>
</operation>

<operation id="429" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:243  %pk_plaintext_load_7 = load i8* %pk_plaintext_addr_28, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_7"/></StgValue>
</operation>

<operation id="430" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:245  %pk_plaintext_load_29 = load i8* %pk_plaintext_addr_29, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_29"/></StgValue>
</operation>

<operation id="431" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:246  %pk_plaintext_addr_30 = getelementptr [32 x i8]* %pk_plaintext, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="pk_plaintext_addr_30"/></StgValue>
</operation>

<operation id="432" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:247  %pk_plaintext_load_30 = load i8* %pk_plaintext_addr_30, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_30"/></StgValue>
</operation>

<operation id="433" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:248  %pk_plaintext_addr_31 = getelementptr [32 x i8]* %pk_plaintext, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="pk_plaintext_addr_31"/></StgValue>
</operation>

<operation id="434" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:249  %pk_plaintext_load_31 = load i8* %pk_plaintext_addr_31, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_31"/></StgValue>
</operation>

<operation id="435" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:254  %sk_data_load_7 = load i8* %sk_data_addr_28, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_7"/></StgValue>
</operation>

<operation id="436" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:256  %sk_data_load_29 = load i8* %sk_data_addr_29, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_29"/></StgValue>
</operation>

<operation id="437" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:257  %sk_data_addr_30 = getelementptr [32 x i8]* %sk_data, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="sk_data_addr_30"/></StgValue>
</operation>

<operation id="438" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:258  %sk_data_load_30 = load i8* %sk_data_addr_30, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_30"/></StgValue>
</operation>

<operation id="439" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:259  %sk_data_addr_31 = getelementptr [32 x i8]* %sk_data, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="sk_data_addr_31"/></StgValue>
</operation>

<operation id="440" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:260  %sk_data_load_31 = load i8* %sk_data_addr_31, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_31"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="441" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:236  %pk_ciphertext_load_30 = load i8* %pk_ciphertext_addr_30, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_30"/></StgValue>
</operation>

<operation id="442" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:238  %pk_ciphertext_load_31 = load i8* %pk_ciphertext_addr_31, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_31"/></StgValue>
</operation>

<operation id="443" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.0:239  %or_ln215_5_7 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %pk_ciphertext_load_31, i8 %pk_ciphertext_load_30, i8 %pk_ciphertext_load_29, i8 %pk_ciphertext_load_7)

]]></Node>
<StgValue><ssdm name="or_ln215_5_7"/></StgValue>
</operation>

<operation id="444" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:240  %temp_addr_8 = getelementptr inbounds [8 x i32]* %temp, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="temp_addr_8"/></StgValue>
</operation>

<operation id="445" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader.0:241  store i32 %or_ln215_5_7, i32* %temp_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>

<operation id="446" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:247  %pk_plaintext_load_30 = load i8* %pk_plaintext_addr_30, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_30"/></StgValue>
</operation>

<operation id="447" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:249  %pk_plaintext_load_31 = load i8* %pk_plaintext_addr_31, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_31"/></StgValue>
</operation>

<operation id="448" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.0:250  %or_ln216_2_7 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %pk_plaintext_load_31, i8 %pk_plaintext_load_30, i8 %pk_plaintext_load_29, i8 %pk_plaintext_load_7)

]]></Node>
<StgValue><ssdm name="or_ln216_2_7"/></StgValue>
</operation>

<operation id="449" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:251  %temp2_addr_8 = getelementptr inbounds [8 x i32]* %temp2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="temp2_addr_8"/></StgValue>
</operation>

<operation id="450" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader.0:252  store i32 %or_ln216_2_7, i32* %temp2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="451" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:258  %sk_data_load_30 = load i8* %sk_data_addr_30, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_30"/></StgValue>
</operation>

<operation id="452" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:260  %sk_data_load_31 = load i8* %sk_data_addr_31, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_31"/></StgValue>
</operation>

<operation id="453" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader.0:261  %or_ln217_2_7 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %sk_data_load_31, i8 %sk_data_load_30, i8 %sk_data_load_29, i8 %sk_data_load_7)

]]></Node>
<StgValue><ssdm name="or_ln217_2_7"/></StgValue>
</operation>

<operation id="454" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:262  %temp3_addr_8 = getelementptr inbounds [8 x i32]* %temp3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="temp3_addr_8"/></StgValue>
</operation>

<operation id="455" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
.preheader.0:263  store i32 %or_ln217_2_7, i32* %temp3_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="456" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:347  %pk_plaintext_load_32 = load i8* %pk_plaintext_addr, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_32"/></StgValue>
</operation>

<operation id="457" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:352  %pk_plaintext_load_33 = load i8* %pk_plaintext_addr_1, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_33"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="458" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
.preheader.0:264  call fastcc void @LowMCEnc([8 x i32]* %temp2, [8 x i32]* %temp, [8 x i32]* %temp3)

]]></Node>
<StgValue><ssdm name="call_ln222"/></StgValue>
</operation>

<operation id="459" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:347  %pk_plaintext_load_32 = load i8* %pk_plaintext_addr, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_32"/></StgValue>
</operation>

<operation id="460" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:348  %sk_pk_plaintext_addr = getelementptr [32 x i8]* %sk_pk_plaintext, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sk_pk_plaintext_addr"/></StgValue>
</operation>

<operation id="461" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:349  store i8 %pk_plaintext_load_32, i8* %sk_pk_plaintext_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="462" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:352  %pk_plaintext_load_33 = load i8* %pk_plaintext_addr_1, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_33"/></StgValue>
</operation>

<operation id="463" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:353  %sk_pk_plaintext_addr_1 = getelementptr [32 x i8]* %sk_pk_plaintext, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sk_pk_plaintext_addr_1"/></StgValue>
</operation>

<operation id="464" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:354  store i8 %pk_plaintext_load_33, i8* %sk_pk_plaintext_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="465" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:357  %pk_plaintext_load_34 = load i8* %pk_plaintext_addr_2, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_34"/></StgValue>
</operation>

<operation id="466" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:362  %pk_plaintext_load_35 = load i8* %pk_plaintext_addr_3, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_35"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="467" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
.preheader.0:264  call fastcc void @LowMCEnc([8 x i32]* %temp2, [8 x i32]* %temp, [8 x i32]* %temp3)

]]></Node>
<StgValue><ssdm name="call_ln222"/></StgValue>
</operation>

<operation id="468" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:357  %pk_plaintext_load_34 = load i8* %pk_plaintext_addr_2, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_34"/></StgValue>
</operation>

<operation id="469" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:358  %sk_pk_plaintext_addr_2 = getelementptr [32 x i8]* %sk_pk_plaintext, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sk_pk_plaintext_addr_2"/></StgValue>
</operation>

<operation id="470" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:359  store i8 %pk_plaintext_load_34, i8* %sk_pk_plaintext_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="471" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:362  %pk_plaintext_load_35 = load i8* %pk_plaintext_addr_3, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_35"/></StgValue>
</operation>

<operation id="472" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:363  %sk_pk_plaintext_addr_3 = getelementptr [32 x i8]* %sk_pk_plaintext, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sk_pk_plaintext_addr_3"/></StgValue>
</operation>

<operation id="473" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:364  store i8 %pk_plaintext_load_35, i8* %sk_pk_plaintext_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="474" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:367  %pk_plaintext_load_36 = load i8* %pk_plaintext_addr_4, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_36"/></StgValue>
</operation>

<operation id="475" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:372  %pk_plaintext_load_37 = load i8* %pk_plaintext_addr_5, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_37"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="476" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader.0:265  %temp_load = load i32* %temp_addr_1, align 16

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="477" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.preheader.0:274  store i32 0, i32* %temp_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="478" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:367  %pk_plaintext_load_36 = load i8* %pk_plaintext_addr_4, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_36"/></StgValue>
</operation>

<operation id="479" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:368  %sk_pk_plaintext_addr_4 = getelementptr [32 x i8]* %sk_pk_plaintext, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sk_pk_plaintext_addr_4"/></StgValue>
</operation>

<operation id="480" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:369  store i8 %pk_plaintext_load_36, i8* %sk_pk_plaintext_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="481" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:372  %pk_plaintext_load_37 = load i8* %pk_plaintext_addr_5, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_37"/></StgValue>
</operation>

<operation id="482" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:373  %sk_pk_plaintext_addr_5 = getelementptr [32 x i8]* %sk_pk_plaintext, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sk_pk_plaintext_addr_5"/></StgValue>
</operation>

<operation id="483" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:374  store i8 %pk_plaintext_load_37, i8* %sk_pk_plaintext_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="484" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:377  %pk_plaintext_load_38 = load i8* %pk_plaintext_addr_6, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_38"/></StgValue>
</operation>

<operation id="485" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:382  %pk_plaintext_load_39 = load i8* %pk_plaintext_addr_7, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_39"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="486" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader.0:265  %temp_load = load i32* %temp_addr_1, align 16

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="487" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="32">
<![CDATA[
.preheader.0:266  %trunc_ln227 = trunc i32 %temp_load to i8

]]></Node>
<StgValue><ssdm name="trunc_ln227"/></StgValue>
</operation>

<operation id="488" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="8">
<![CDATA[
.preheader.0:267  store i8 %trunc_ln227, i8* %pk_ciphertext_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="489" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:268  %trunc_ln227_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_load, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln227_1"/></StgValue>
</operation>

<operation id="490" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="8">
<![CDATA[
.preheader.0:269  store i8 %trunc_ln227_1, i8* %pk_ciphertext_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="491" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:270  %trunc_ln227_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_load, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln227_2"/></StgValue>
</operation>

<operation id="492" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:272  %trunc_ln227_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_load, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln227_3"/></StgValue>
</operation>

<operation id="493" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:345  %sk_pk_ciphertext_add = getelementptr [32 x i8]* %sk_pk_ciphertext, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sk_pk_ciphertext_add"/></StgValue>
</operation>

<operation id="494" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:346  store i8 %trunc_ln227, i8* %sk_pk_ciphertext_add, align 1

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="495" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:350  %sk_pk_ciphertext_add_1 = getelementptr [32 x i8]* %sk_pk_ciphertext, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sk_pk_ciphertext_add_1"/></StgValue>
</operation>

<operation id="496" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:351  store i8 %trunc_ln227_1, i8* %sk_pk_ciphertext_add_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="497" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:377  %pk_plaintext_load_38 = load i8* %pk_plaintext_addr_6, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_38"/></StgValue>
</operation>

<operation id="498" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:378  %sk_pk_plaintext_addr_6 = getelementptr [32 x i8]* %sk_pk_plaintext, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sk_pk_plaintext_addr_6"/></StgValue>
</operation>

<operation id="499" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:379  store i8 %pk_plaintext_load_38, i8* %sk_pk_plaintext_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="500" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:382  %pk_plaintext_load_39 = load i8* %pk_plaintext_addr_7, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_39"/></StgValue>
</operation>

<operation id="501" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:383  %sk_pk_plaintext_addr_7 = getelementptr [32 x i8]* %sk_pk_plaintext, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sk_pk_plaintext_addr_7"/></StgValue>
</operation>

<operation id="502" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:384  store i8 %pk_plaintext_load_39, i8* %sk_pk_plaintext_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="503" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:387  %pk_plaintext_load_40 = load i8* %pk_plaintext_addr_8, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_40"/></StgValue>
</operation>

<operation id="504" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:392  %pk_plaintext_load_41 = load i8* %pk_plaintext_addr_9, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_41"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="505" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="8">
<![CDATA[
.preheader.0:271  store i8 %trunc_ln227_2, i8* %pk_ciphertext_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="506" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="8">
<![CDATA[
.preheader.0:273  store i8 %trunc_ln227_3, i8* %pk_ciphertext_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="507" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader.0:275  %temp_load_1 = load i32* %temp_addr_2, align 4

]]></Node>
<StgValue><ssdm name="temp_load_1"/></StgValue>
</operation>

<operation id="508" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.preheader.0:284  store i32 0, i32* %temp_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="509" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:355  %sk_pk_ciphertext_add_2 = getelementptr [32 x i8]* %sk_pk_ciphertext, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sk_pk_ciphertext_add_2"/></StgValue>
</operation>

<operation id="510" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:356  store i8 %trunc_ln227_2, i8* %sk_pk_ciphertext_add_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="511" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:360  %sk_pk_ciphertext_add_3 = getelementptr [32 x i8]* %sk_pk_ciphertext, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sk_pk_ciphertext_add_3"/></StgValue>
</operation>

<operation id="512" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:361  store i8 %trunc_ln227_3, i8* %sk_pk_ciphertext_add_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="513" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:387  %pk_plaintext_load_40 = load i8* %pk_plaintext_addr_8, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_40"/></StgValue>
</operation>

<operation id="514" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:388  %sk_pk_plaintext_addr_8 = getelementptr [32 x i8]* %sk_pk_plaintext, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sk_pk_plaintext_addr_8"/></StgValue>
</operation>

<operation id="515" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:389  store i8 %pk_plaintext_load_40, i8* %sk_pk_plaintext_addr_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="516" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:392  %pk_plaintext_load_41 = load i8* %pk_plaintext_addr_9, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_41"/></StgValue>
</operation>

<operation id="517" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:393  %sk_pk_plaintext_addr_9 = getelementptr [32 x i8]* %sk_pk_plaintext, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sk_pk_plaintext_addr_9"/></StgValue>
</operation>

<operation id="518" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:394  store i8 %pk_plaintext_load_41, i8* %sk_pk_plaintext_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="519" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:397  %pk_plaintext_load_42 = load i8* %pk_plaintext_addr_10, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_42"/></StgValue>
</operation>

<operation id="520" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:402  %pk_plaintext_load_43 = load i8* %pk_plaintext_addr_11, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_43"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="521" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader.0:275  %temp_load_1 = load i32* %temp_addr_2, align 4

]]></Node>
<StgValue><ssdm name="temp_load_1"/></StgValue>
</operation>

<operation id="522" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="32">
<![CDATA[
.preheader.0:276  %trunc_ln227_4 = trunc i32 %temp_load_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln227_4"/></StgValue>
</operation>

<operation id="523" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="8">
<![CDATA[
.preheader.0:277  store i8 %trunc_ln227_4, i8* %pk_ciphertext_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="524" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:278  %trunc_ln227_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_load_1, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln227_5"/></StgValue>
</operation>

<operation id="525" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="8">
<![CDATA[
.preheader.0:279  store i8 %trunc_ln227_5, i8* %pk_ciphertext_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="526" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:280  %trunc_ln227_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_load_1, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln227_6"/></StgValue>
</operation>

<operation id="527" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:282  %trunc_ln227_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_load_1, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln227_7"/></StgValue>
</operation>

<operation id="528" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:365  %sk_pk_ciphertext_add_4 = getelementptr [32 x i8]* %sk_pk_ciphertext, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sk_pk_ciphertext_add_4"/></StgValue>
</operation>

<operation id="529" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:366  store i8 %trunc_ln227_4, i8* %sk_pk_ciphertext_add_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="530" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:370  %sk_pk_ciphertext_add_5 = getelementptr [32 x i8]* %sk_pk_ciphertext, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sk_pk_ciphertext_add_5"/></StgValue>
</operation>

<operation id="531" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:371  store i8 %trunc_ln227_5, i8* %sk_pk_ciphertext_add_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="532" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:397  %pk_plaintext_load_42 = load i8* %pk_plaintext_addr_10, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_42"/></StgValue>
</operation>

<operation id="533" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:398  %sk_pk_plaintext_addr_10 = getelementptr [32 x i8]* %sk_pk_plaintext, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sk_pk_plaintext_addr_10"/></StgValue>
</operation>

<operation id="534" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:399  store i8 %pk_plaintext_load_42, i8* %sk_pk_plaintext_addr_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="535" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:402  %pk_plaintext_load_43 = load i8* %pk_plaintext_addr_11, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_43"/></StgValue>
</operation>

<operation id="536" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:403  %sk_pk_plaintext_addr_11 = getelementptr [32 x i8]* %sk_pk_plaintext, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sk_pk_plaintext_addr_11"/></StgValue>
</operation>

<operation id="537" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:404  store i8 %pk_plaintext_load_43, i8* %sk_pk_plaintext_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="538" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:407  %pk_plaintext_load_44 = load i8* %pk_plaintext_addr_12, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_44"/></StgValue>
</operation>

<operation id="539" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:412  %pk_plaintext_load_45 = load i8* %pk_plaintext_addr_13, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_45"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="540" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="8">
<![CDATA[
.preheader.0:281  store i8 %trunc_ln227_6, i8* %pk_ciphertext_addr_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="541" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="8">
<![CDATA[
.preheader.0:283  store i8 %trunc_ln227_7, i8* %pk_ciphertext_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="542" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader.0:285  %temp_load_2 = load i32* %temp_addr_3, align 8

]]></Node>
<StgValue><ssdm name="temp_load_2"/></StgValue>
</operation>

<operation id="543" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.preheader.0:294  store i32 0, i32* %temp_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="544" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:375  %sk_pk_ciphertext_add_6 = getelementptr [32 x i8]* %sk_pk_ciphertext, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sk_pk_ciphertext_add_6"/></StgValue>
</operation>

<operation id="545" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:376  store i8 %trunc_ln227_6, i8* %sk_pk_ciphertext_add_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="546" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:380  %sk_pk_ciphertext_add_7 = getelementptr [32 x i8]* %sk_pk_ciphertext, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sk_pk_ciphertext_add_7"/></StgValue>
</operation>

<operation id="547" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:381  store i8 %trunc_ln227_7, i8* %sk_pk_ciphertext_add_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="548" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:407  %pk_plaintext_load_44 = load i8* %pk_plaintext_addr_12, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_44"/></StgValue>
</operation>

<operation id="549" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:408  %sk_pk_plaintext_addr_12 = getelementptr [32 x i8]* %sk_pk_plaintext, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="sk_pk_plaintext_addr_12"/></StgValue>
</operation>

<operation id="550" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:409  store i8 %pk_plaintext_load_44, i8* %sk_pk_plaintext_addr_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="551" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:412  %pk_plaintext_load_45 = load i8* %pk_plaintext_addr_13, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_45"/></StgValue>
</operation>

<operation id="552" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:413  %sk_pk_plaintext_addr_13 = getelementptr [32 x i8]* %sk_pk_plaintext, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="sk_pk_plaintext_addr_13"/></StgValue>
</operation>

<operation id="553" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:414  store i8 %pk_plaintext_load_45, i8* %sk_pk_plaintext_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="554" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:417  %pk_plaintext_load_46 = load i8* %pk_plaintext_addr_14, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_46"/></StgValue>
</operation>

<operation id="555" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:422  %pk_plaintext_load_47 = load i8* %pk_plaintext_addr_15, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_47"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="556" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader.0:285  %temp_load_2 = load i32* %temp_addr_3, align 8

]]></Node>
<StgValue><ssdm name="temp_load_2"/></StgValue>
</operation>

<operation id="557" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="32">
<![CDATA[
.preheader.0:286  %trunc_ln227_8 = trunc i32 %temp_load_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln227_8"/></StgValue>
</operation>

<operation id="558" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="8">
<![CDATA[
.preheader.0:287  store i8 %trunc_ln227_8, i8* %pk_ciphertext_addr_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="559" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:288  %trunc_ln227_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_load_2, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln227_9"/></StgValue>
</operation>

<operation id="560" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="8">
<![CDATA[
.preheader.0:289  store i8 %trunc_ln227_9, i8* %pk_ciphertext_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="561" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:290  %trunc_ln227_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_load_2, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln227_s"/></StgValue>
</operation>

<operation id="562" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:292  %trunc_ln227_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_load_2, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln227_10"/></StgValue>
</operation>

<operation id="563" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:385  %sk_pk_ciphertext_add_8 = getelementptr [32 x i8]* %sk_pk_ciphertext, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sk_pk_ciphertext_add_8"/></StgValue>
</operation>

<operation id="564" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:386  store i8 %trunc_ln227_8, i8* %sk_pk_ciphertext_add_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="565" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:390  %sk_pk_ciphertext_add_9 = getelementptr [32 x i8]* %sk_pk_ciphertext, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sk_pk_ciphertext_add_9"/></StgValue>
</operation>

<operation id="566" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:391  store i8 %trunc_ln227_9, i8* %sk_pk_ciphertext_add_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="567" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:417  %pk_plaintext_load_46 = load i8* %pk_plaintext_addr_14, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_46"/></StgValue>
</operation>

<operation id="568" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:418  %sk_pk_plaintext_addr_14 = getelementptr [32 x i8]* %sk_pk_plaintext, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="sk_pk_plaintext_addr_14"/></StgValue>
</operation>

<operation id="569" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:419  store i8 %pk_plaintext_load_46, i8* %sk_pk_plaintext_addr_14, align 1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="570" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:422  %pk_plaintext_load_47 = load i8* %pk_plaintext_addr_15, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_47"/></StgValue>
</operation>

<operation id="571" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:423  %sk_pk_plaintext_addr_15 = getelementptr [32 x i8]* %sk_pk_plaintext, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="sk_pk_plaintext_addr_15"/></StgValue>
</operation>

<operation id="572" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:424  store i8 %pk_plaintext_load_47, i8* %sk_pk_plaintext_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="573" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:427  %pk_plaintext_load_48 = load i8* %pk_plaintext_addr_16, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_48"/></StgValue>
</operation>

<operation id="574" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:432  %pk_plaintext_load_49 = load i8* %pk_plaintext_addr_17, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_49"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="575" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="8">
<![CDATA[
.preheader.0:291  store i8 %trunc_ln227_s, i8* %pk_ciphertext_addr_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="576" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="8">
<![CDATA[
.preheader.0:293  store i8 %trunc_ln227_10, i8* %pk_ciphertext_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="577" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader.0:295  %temp_load_3 = load i32* %temp_addr_4, align 4

]]></Node>
<StgValue><ssdm name="temp_load_3"/></StgValue>
</operation>

<operation id="578" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.preheader.0:304  store i32 0, i32* %temp_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="579" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:395  %sk_pk_ciphertext_add_10 = getelementptr [32 x i8]* %sk_pk_ciphertext, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sk_pk_ciphertext_add_10"/></StgValue>
</operation>

<operation id="580" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:396  store i8 %trunc_ln227_s, i8* %sk_pk_ciphertext_add_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="581" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:400  %sk_pk_ciphertext_add_11 = getelementptr [32 x i8]* %sk_pk_ciphertext, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sk_pk_ciphertext_add_11"/></StgValue>
</operation>

<operation id="582" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:401  store i8 %trunc_ln227_10, i8* %sk_pk_ciphertext_add_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="583" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:427  %pk_plaintext_load_48 = load i8* %pk_plaintext_addr_16, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_48"/></StgValue>
</operation>

<operation id="584" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:428  %sk_pk_plaintext_addr_16 = getelementptr [32 x i8]* %sk_pk_plaintext, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="sk_pk_plaintext_addr_16"/></StgValue>
</operation>

<operation id="585" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:429  store i8 %pk_plaintext_load_48, i8* %sk_pk_plaintext_addr_16, align 1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="586" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:432  %pk_plaintext_load_49 = load i8* %pk_plaintext_addr_17, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_49"/></StgValue>
</operation>

<operation id="587" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:433  %sk_pk_plaintext_addr_17 = getelementptr [32 x i8]* %sk_pk_plaintext, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="sk_pk_plaintext_addr_17"/></StgValue>
</operation>

<operation id="588" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:434  store i8 %pk_plaintext_load_49, i8* %sk_pk_plaintext_addr_17, align 1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="589" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:437  %pk_plaintext_load_50 = load i8* %pk_plaintext_addr_18, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_50"/></StgValue>
</operation>

<operation id="590" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:442  %pk_plaintext_load_51 = load i8* %pk_plaintext_addr_19, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_51"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="591" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader.0:295  %temp_load_3 = load i32* %temp_addr_4, align 4

]]></Node>
<StgValue><ssdm name="temp_load_3"/></StgValue>
</operation>

<operation id="592" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="32">
<![CDATA[
.preheader.0:296  %trunc_ln227_11 = trunc i32 %temp_load_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln227_11"/></StgValue>
</operation>

<operation id="593" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="8">
<![CDATA[
.preheader.0:297  store i8 %trunc_ln227_11, i8* %pk_ciphertext_addr_14, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="594" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:298  %trunc_ln227_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_load_3, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln227_12"/></StgValue>
</operation>

<operation id="595" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="8">
<![CDATA[
.preheader.0:299  store i8 %trunc_ln227_12, i8* %pk_ciphertext_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="596" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:300  %trunc_ln227_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_load_3, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln227_13"/></StgValue>
</operation>

<operation id="597" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:302  %trunc_ln227_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_load_3, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln227_14"/></StgValue>
</operation>

<operation id="598" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:405  %sk_pk_ciphertext_add_12 = getelementptr [32 x i8]* %sk_pk_ciphertext, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="sk_pk_ciphertext_add_12"/></StgValue>
</operation>

<operation id="599" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:406  store i8 %trunc_ln227_11, i8* %sk_pk_ciphertext_add_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="600" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:410  %sk_pk_ciphertext_add_13 = getelementptr [32 x i8]* %sk_pk_ciphertext, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="sk_pk_ciphertext_add_13"/></StgValue>
</operation>

<operation id="601" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:411  store i8 %trunc_ln227_12, i8* %sk_pk_ciphertext_add_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="602" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:437  %pk_plaintext_load_50 = load i8* %pk_plaintext_addr_18, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_50"/></StgValue>
</operation>

<operation id="603" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:438  %sk_pk_plaintext_addr_18 = getelementptr [32 x i8]* %sk_pk_plaintext, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="sk_pk_plaintext_addr_18"/></StgValue>
</operation>

<operation id="604" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:439  store i8 %pk_plaintext_load_50, i8* %sk_pk_plaintext_addr_18, align 1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="605" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:442  %pk_plaintext_load_51 = load i8* %pk_plaintext_addr_19, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_51"/></StgValue>
</operation>

<operation id="606" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:443  %sk_pk_plaintext_addr_19 = getelementptr [32 x i8]* %sk_pk_plaintext, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="sk_pk_plaintext_addr_19"/></StgValue>
</operation>

<operation id="607" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:444  store i8 %pk_plaintext_load_51, i8* %sk_pk_plaintext_addr_19, align 1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="608" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:447  %pk_plaintext_load_52 = load i8* %pk_plaintext_addr_20, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_52"/></StgValue>
</operation>

<operation id="609" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:452  %pk_plaintext_load_53 = load i8* %pk_plaintext_addr_21, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_53"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="610" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="8">
<![CDATA[
.preheader.0:301  store i8 %trunc_ln227_13, i8* %pk_ciphertext_addr_16, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="611" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="8">
<![CDATA[
.preheader.0:303  store i8 %trunc_ln227_14, i8* %pk_ciphertext_addr_17, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="612" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader.0:305  %temp_load_4 = load i32* %temp_addr_5, align 16

]]></Node>
<StgValue><ssdm name="temp_load_4"/></StgValue>
</operation>

<operation id="613" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.preheader.0:314  store i32 0, i32* %temp_addr_5, align 16

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="614" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:415  %sk_pk_ciphertext_add_14 = getelementptr [32 x i8]* %sk_pk_ciphertext, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="sk_pk_ciphertext_add_14"/></StgValue>
</operation>

<operation id="615" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:416  store i8 %trunc_ln227_13, i8* %sk_pk_ciphertext_add_14, align 1

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="616" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:420  %sk_pk_ciphertext_add_15 = getelementptr [32 x i8]* %sk_pk_ciphertext, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="sk_pk_ciphertext_add_15"/></StgValue>
</operation>

<operation id="617" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:421  store i8 %trunc_ln227_14, i8* %sk_pk_ciphertext_add_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="618" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:447  %pk_plaintext_load_52 = load i8* %pk_plaintext_addr_20, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_52"/></StgValue>
</operation>

<operation id="619" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:448  %sk_pk_plaintext_addr_20 = getelementptr [32 x i8]* %sk_pk_plaintext, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="sk_pk_plaintext_addr_20"/></StgValue>
</operation>

<operation id="620" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:449  store i8 %pk_plaintext_load_52, i8* %sk_pk_plaintext_addr_20, align 1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="621" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:452  %pk_plaintext_load_53 = load i8* %pk_plaintext_addr_21, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_53"/></StgValue>
</operation>

<operation id="622" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:453  %sk_pk_plaintext_addr_21 = getelementptr [32 x i8]* %sk_pk_plaintext, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="sk_pk_plaintext_addr_21"/></StgValue>
</operation>

<operation id="623" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:454  store i8 %pk_plaintext_load_53, i8* %sk_pk_plaintext_addr_21, align 1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="624" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:457  %pk_plaintext_load_54 = load i8* %pk_plaintext_addr_22, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_54"/></StgValue>
</operation>

<operation id="625" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:462  %pk_plaintext_load_55 = load i8* %pk_plaintext_addr_23, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_55"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="626" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader.0:305  %temp_load_4 = load i32* %temp_addr_5, align 16

]]></Node>
<StgValue><ssdm name="temp_load_4"/></StgValue>
</operation>

<operation id="627" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="32">
<![CDATA[
.preheader.0:306  %trunc_ln227_15 = trunc i32 %temp_load_4 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln227_15"/></StgValue>
</operation>

<operation id="628" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="8">
<![CDATA[
.preheader.0:307  store i8 %trunc_ln227_15, i8* %pk_ciphertext_addr_18, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="629" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:308  %trunc_ln227_16 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_load_4, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln227_16"/></StgValue>
</operation>

<operation id="630" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="8">
<![CDATA[
.preheader.0:309  store i8 %trunc_ln227_16, i8* %pk_ciphertext_addr_19, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="631" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:310  %trunc_ln227_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_load_4, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln227_17"/></StgValue>
</operation>

<operation id="632" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:312  %trunc_ln227_18 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_load_4, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln227_18"/></StgValue>
</operation>

<operation id="633" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:425  %sk_pk_ciphertext_add_16 = getelementptr [32 x i8]* %sk_pk_ciphertext, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="sk_pk_ciphertext_add_16"/></StgValue>
</operation>

<operation id="634" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:426  store i8 %trunc_ln227_15, i8* %sk_pk_ciphertext_add_16, align 1

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="635" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:430  %sk_pk_ciphertext_add_17 = getelementptr [32 x i8]* %sk_pk_ciphertext, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="sk_pk_ciphertext_add_17"/></StgValue>
</operation>

<operation id="636" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:431  store i8 %trunc_ln227_16, i8* %sk_pk_ciphertext_add_17, align 1

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="637" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:457  %pk_plaintext_load_54 = load i8* %pk_plaintext_addr_22, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_54"/></StgValue>
</operation>

<operation id="638" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:458  %sk_pk_plaintext_addr_22 = getelementptr [32 x i8]* %sk_pk_plaintext, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="sk_pk_plaintext_addr_22"/></StgValue>
</operation>

<operation id="639" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:459  store i8 %pk_plaintext_load_54, i8* %sk_pk_plaintext_addr_22, align 1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="640" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:462  %pk_plaintext_load_55 = load i8* %pk_plaintext_addr_23, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_55"/></StgValue>
</operation>

<operation id="641" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:463  %sk_pk_plaintext_addr_23 = getelementptr [32 x i8]* %sk_pk_plaintext, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="sk_pk_plaintext_addr_23"/></StgValue>
</operation>

<operation id="642" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:464  store i8 %pk_plaintext_load_55, i8* %sk_pk_plaintext_addr_23, align 1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="643" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:467  %pk_plaintext_load_56 = load i8* %pk_plaintext_addr_24, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_56"/></StgValue>
</operation>

<operation id="644" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:472  %pk_plaintext_load_57 = load i8* %pk_plaintext_addr_25, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_57"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="645" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="8">
<![CDATA[
.preheader.0:311  store i8 %trunc_ln227_17, i8* %pk_ciphertext_addr_20, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="646" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="8">
<![CDATA[
.preheader.0:313  store i8 %trunc_ln227_18, i8* %pk_ciphertext_addr_21, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="647" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader.0:315  %temp_load_5 = load i32* %temp_addr_6, align 4

]]></Node>
<StgValue><ssdm name="temp_load_5"/></StgValue>
</operation>

<operation id="648" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.preheader.0:324  store i32 0, i32* %temp_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="649" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:435  %sk_pk_ciphertext_add_18 = getelementptr [32 x i8]* %sk_pk_ciphertext, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="sk_pk_ciphertext_add_18"/></StgValue>
</operation>

<operation id="650" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:436  store i8 %trunc_ln227_17, i8* %sk_pk_ciphertext_add_18, align 1

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="651" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:440  %sk_pk_ciphertext_add_19 = getelementptr [32 x i8]* %sk_pk_ciphertext, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="sk_pk_ciphertext_add_19"/></StgValue>
</operation>

<operation id="652" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:441  store i8 %trunc_ln227_18, i8* %sk_pk_ciphertext_add_19, align 1

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="653" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:467  %pk_plaintext_load_56 = load i8* %pk_plaintext_addr_24, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_56"/></StgValue>
</operation>

<operation id="654" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:468  %sk_pk_plaintext_addr_24 = getelementptr [32 x i8]* %sk_pk_plaintext, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="sk_pk_plaintext_addr_24"/></StgValue>
</operation>

<operation id="655" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:469  store i8 %pk_plaintext_load_56, i8* %sk_pk_plaintext_addr_24, align 1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="656" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:472  %pk_plaintext_load_57 = load i8* %pk_plaintext_addr_25, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_57"/></StgValue>
</operation>

<operation id="657" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:473  %sk_pk_plaintext_addr_25 = getelementptr [32 x i8]* %sk_pk_plaintext, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="sk_pk_plaintext_addr_25"/></StgValue>
</operation>

<operation id="658" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:474  store i8 %pk_plaintext_load_57, i8* %sk_pk_plaintext_addr_25, align 1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="659" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:477  %pk_plaintext_load_58 = load i8* %pk_plaintext_addr_26, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_58"/></StgValue>
</operation>

<operation id="660" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:482  %pk_plaintext_load_59 = load i8* %pk_plaintext_addr_27, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_59"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="661" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader.0:315  %temp_load_5 = load i32* %temp_addr_6, align 4

]]></Node>
<StgValue><ssdm name="temp_load_5"/></StgValue>
</operation>

<operation id="662" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="32">
<![CDATA[
.preheader.0:316  %trunc_ln227_19 = trunc i32 %temp_load_5 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln227_19"/></StgValue>
</operation>

<operation id="663" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="8">
<![CDATA[
.preheader.0:317  store i8 %trunc_ln227_19, i8* %pk_ciphertext_addr_22, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="664" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:318  %trunc_ln227_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_load_5, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln227_20"/></StgValue>
</operation>

<operation id="665" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="8">
<![CDATA[
.preheader.0:319  store i8 %trunc_ln227_20, i8* %pk_ciphertext_addr_23, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="666" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:320  %trunc_ln227_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_load_5, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln227_21"/></StgValue>
</operation>

<operation id="667" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:322  %trunc_ln227_22 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_load_5, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln227_22"/></StgValue>
</operation>

<operation id="668" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:445  %sk_pk_ciphertext_add_20 = getelementptr [32 x i8]* %sk_pk_ciphertext, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="sk_pk_ciphertext_add_20"/></StgValue>
</operation>

<operation id="669" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:446  store i8 %trunc_ln227_19, i8* %sk_pk_ciphertext_add_20, align 1

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="670" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:450  %sk_pk_ciphertext_add_21 = getelementptr [32 x i8]* %sk_pk_ciphertext, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="sk_pk_ciphertext_add_21"/></StgValue>
</operation>

<operation id="671" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:451  store i8 %trunc_ln227_20, i8* %sk_pk_ciphertext_add_21, align 1

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="672" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:477  %pk_plaintext_load_58 = load i8* %pk_plaintext_addr_26, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_58"/></StgValue>
</operation>

<operation id="673" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:478  %sk_pk_plaintext_addr_26 = getelementptr [32 x i8]* %sk_pk_plaintext, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="sk_pk_plaintext_addr_26"/></StgValue>
</operation>

<operation id="674" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:479  store i8 %pk_plaintext_load_58, i8* %sk_pk_plaintext_addr_26, align 1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="675" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:482  %pk_plaintext_load_59 = load i8* %pk_plaintext_addr_27, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_59"/></StgValue>
</operation>

<operation id="676" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:483  %sk_pk_plaintext_addr_27 = getelementptr [32 x i8]* %sk_pk_plaintext, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="sk_pk_plaintext_addr_27"/></StgValue>
</operation>

<operation id="677" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:484  store i8 %pk_plaintext_load_59, i8* %sk_pk_plaintext_addr_27, align 1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="678" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:487  %pk_plaintext_load_60 = load i8* %pk_plaintext_addr_28, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_60"/></StgValue>
</operation>

<operation id="679" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:492  %pk_plaintext_load_61 = load i8* %pk_plaintext_addr_29, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_61"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="680" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="8">
<![CDATA[
.preheader.0:321  store i8 %trunc_ln227_21, i8* %pk_ciphertext_addr_24, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="681" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="8">
<![CDATA[
.preheader.0:323  store i8 %trunc_ln227_22, i8* %pk_ciphertext_addr_25, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="682" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader.0:325  %temp_load_6 = load i32* %temp_addr_7, align 8

]]></Node>
<StgValue><ssdm name="temp_load_6"/></StgValue>
</operation>

<operation id="683" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.preheader.0:334  store i32 0, i32* %temp_addr_7, align 8

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="684" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:455  %sk_pk_ciphertext_add_22 = getelementptr [32 x i8]* %sk_pk_ciphertext, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="sk_pk_ciphertext_add_22"/></StgValue>
</operation>

<operation id="685" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:456  store i8 %trunc_ln227_21, i8* %sk_pk_ciphertext_add_22, align 1

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="686" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:460  %sk_pk_ciphertext_add_23 = getelementptr [32 x i8]* %sk_pk_ciphertext, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="sk_pk_ciphertext_add_23"/></StgValue>
</operation>

<operation id="687" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:461  store i8 %trunc_ln227_22, i8* %sk_pk_ciphertext_add_23, align 1

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="688" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:487  %pk_plaintext_load_60 = load i8* %pk_plaintext_addr_28, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_60"/></StgValue>
</operation>

<operation id="689" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:488  %sk_pk_plaintext_addr_28 = getelementptr [32 x i8]* %sk_pk_plaintext, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="sk_pk_plaintext_addr_28"/></StgValue>
</operation>

<operation id="690" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:489  store i8 %pk_plaintext_load_60, i8* %sk_pk_plaintext_addr_28, align 1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="691" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:492  %pk_plaintext_load_61 = load i8* %pk_plaintext_addr_29, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_61"/></StgValue>
</operation>

<operation id="692" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:493  %sk_pk_plaintext_addr_29 = getelementptr [32 x i8]* %sk_pk_plaintext, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="sk_pk_plaintext_addr_29"/></StgValue>
</operation>

<operation id="693" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:494  store i8 %pk_plaintext_load_61, i8* %sk_pk_plaintext_addr_29, align 1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="694" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:497  %pk_plaintext_load_62 = load i8* %pk_plaintext_addr_30, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_62"/></StgValue>
</operation>

<operation id="695" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:502  %pk_plaintext_load_63 = load i8* %pk_plaintext_addr_31, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_63"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="696" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader.0:325  %temp_load_6 = load i32* %temp_addr_7, align 8

]]></Node>
<StgValue><ssdm name="temp_load_6"/></StgValue>
</operation>

<operation id="697" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="32">
<![CDATA[
.preheader.0:326  %trunc_ln227_23 = trunc i32 %temp_load_6 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln227_23"/></StgValue>
</operation>

<operation id="698" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="8">
<![CDATA[
.preheader.0:327  store i8 %trunc_ln227_23, i8* %pk_ciphertext_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="699" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:328  %trunc_ln227_24 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_load_6, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln227_24"/></StgValue>
</operation>

<operation id="700" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="8">
<![CDATA[
.preheader.0:329  store i8 %trunc_ln227_24, i8* %pk_ciphertext_addr_26, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="701" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:330  %trunc_ln227_25 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_load_6, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln227_25"/></StgValue>
</operation>

<operation id="702" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:332  %trunc_ln227_26 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_load_6, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln227_26"/></StgValue>
</operation>

<operation id="703" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:465  %sk_pk_ciphertext_add_24 = getelementptr [32 x i8]* %sk_pk_ciphertext, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="sk_pk_ciphertext_add_24"/></StgValue>
</operation>

<operation id="704" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:466  store i8 %trunc_ln227_23, i8* %sk_pk_ciphertext_add_24, align 1

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="705" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:470  %sk_pk_ciphertext_add_25 = getelementptr [32 x i8]* %sk_pk_ciphertext, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="sk_pk_ciphertext_add_25"/></StgValue>
</operation>

<operation id="706" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:471  store i8 %trunc_ln227_24, i8* %sk_pk_ciphertext_add_25, align 1

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="707" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:497  %pk_plaintext_load_62 = load i8* %pk_plaintext_addr_30, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_62"/></StgValue>
</operation>

<operation id="708" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:498  %sk_pk_plaintext_addr_30 = getelementptr [32 x i8]* %sk_pk_plaintext, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="sk_pk_plaintext_addr_30"/></StgValue>
</operation>

<operation id="709" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:499  store i8 %pk_plaintext_load_62, i8* %sk_pk_plaintext_addr_30, align 1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="710" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="8" op_0_bw="5">
<![CDATA[
.preheader.0:502  %pk_plaintext_load_63 = load i8* %pk_plaintext_addr_31, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_63"/></StgValue>
</operation>

<operation id="711" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:503  %sk_pk_plaintext_addr_31 = getelementptr [32 x i8]* %sk_pk_plaintext, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="sk_pk_plaintext_addr_31"/></StgValue>
</operation>

<operation id="712" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:504  store i8 %pk_plaintext_load_63, i8* %sk_pk_plaintext_addr_31, align 1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="713" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="8">
<![CDATA[
.preheader.0:331  store i8 %trunc_ln227_25, i8* %pk_ciphertext_addr_27, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="714" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="8">
<![CDATA[
.preheader.0:333  store i8 %trunc_ln227_26, i8* %pk_ciphertext_addr_28, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="715" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader.0:335  %temp_load_7 = load i32* %temp_addr_8, align 4

]]></Node>
<StgValue><ssdm name="temp_load_7"/></StgValue>
</operation>

<operation id="716" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.preheader.0:344  store i32 0, i32* %temp_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="717" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:475  %sk_pk_ciphertext_add_26 = getelementptr [32 x i8]* %sk_pk_ciphertext, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="sk_pk_ciphertext_add_26"/></StgValue>
</operation>

<operation id="718" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:476  store i8 %trunc_ln227_25, i8* %sk_pk_ciphertext_add_26, align 1

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="719" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:480  %sk_pk_ciphertext_add_27 = getelementptr [32 x i8]* %sk_pk_ciphertext, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="sk_pk_ciphertext_add_27"/></StgValue>
</operation>

<operation id="720" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:481  store i8 %trunc_ln227_26, i8* %sk_pk_ciphertext_add_27, align 1

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="721" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader.0:335  %temp_load_7 = load i32* %temp_addr_8, align 4

]]></Node>
<StgValue><ssdm name="temp_load_7"/></StgValue>
</operation>

<operation id="722" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="32">
<![CDATA[
.preheader.0:336  %trunc_ln227_27 = trunc i32 %temp_load_7 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln227_27"/></StgValue>
</operation>

<operation id="723" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="8">
<![CDATA[
.preheader.0:337  store i8 %trunc_ln227_27, i8* %pk_ciphertext_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="724" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:338  %trunc_ln227_28 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_load_7, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln227_28"/></StgValue>
</operation>

<operation id="725" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="8">
<![CDATA[
.preheader.0:339  store i8 %trunc_ln227_28, i8* %pk_ciphertext_addr_29, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="726" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:340  %trunc_ln227_29 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_load_7, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln227_29"/></StgValue>
</operation>

<operation id="727" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:342  %trunc_ln227_30 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_load_7, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln227_30"/></StgValue>
</operation>

<operation id="728" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:485  %sk_pk_ciphertext_add_28 = getelementptr [32 x i8]* %sk_pk_ciphertext, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="sk_pk_ciphertext_add_28"/></StgValue>
</operation>

<operation id="729" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:486  store i8 %trunc_ln227_27, i8* %sk_pk_ciphertext_add_28, align 1

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="730" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:490  %sk_pk_ciphertext_add_29 = getelementptr [32 x i8]* %sk_pk_ciphertext, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="sk_pk_ciphertext_add_29"/></StgValue>
</operation>

<operation id="731" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:491  store i8 %trunc_ln227_28, i8* %sk_pk_ciphertext_add_29, align 1

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="732" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="8">
<![CDATA[
.preheader.0:341  store i8 %trunc_ln227_29, i8* %pk_ciphertext_addr_30, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="733" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="8">
<![CDATA[
.preheader.0:343  store i8 %trunc_ln227_30, i8* %pk_ciphertext_addr_31, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="734" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:495  %sk_pk_ciphertext_add_30 = getelementptr [32 x i8]* %sk_pk_ciphertext, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="sk_pk_ciphertext_add_30"/></StgValue>
</operation>

<operation id="735" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:496  store i8 %trunc_ln227_29, i8* %sk_pk_ciphertext_add_30, align 1

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="736" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:500  %sk_pk_ciphertext_add_31 = getelementptr [32 x i8]* %sk_pk_ciphertext, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="sk_pk_ciphertext_add_31"/></StgValue>
</operation>

<operation id="737" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader.0:501  store i8 %trunc_ln227_30, i8* %sk_pk_ciphertext_add_31, align 1

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="738" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0:505  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="739" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.loopexit:0  %p_0 = phi i1 [ false, %.preheader.0 ], [ true, %._crit_edge7.i ]

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="740" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit:1  %select_ln166 = select i1 %p_0, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln166"/></StgValue>
</operation>

<operation id="741" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="40" op_0_bw="40" op_1_bw="32">
<![CDATA[
.loopexit:2  %newret = insertvalue { i32, i4, i4 } undef, i32 %select_ln166, 0

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="742" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="40" op_0_bw="40" op_1_bw="4">
<![CDATA[
.loopexit:3  %newret2 = insertvalue { i32, i4, i4 } %newret, i4 %parameters_read, 1

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="743" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="40" op_0_bw="40" op_1_bw="4">
<![CDATA[
.loopexit:4  %newret4 = insertvalue { i32, i4, i4 } %newret2, i4 %parameters_read, 2

]]></Node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="744" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="40">
<![CDATA[
.loopexit:5  ret { i32, i4, i4 } %newret4

]]></Node>
<StgValue><ssdm name="ret_ln166"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
