# Design-and-implementation-of-General-binary-multiplier-divider-array
- Using Verilog HDL for describing the hardware and verifying the functionality.
- Using Ledit tool to make the layout.
- Using PSPICE circuit simulator to make the Post-Layout simulation.
