Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Feb 20 17:29:15 2023
| Host         : LAPTOP-NVLKKFTU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file g2_datapath_wrapper_timing_summary_routed.rpt -pb g2_datapath_wrapper_timing_summary_routed.pb -rpx g2_datapath_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : g2_datapath_wrapper
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                  Violations  
---------  --------  -------------------------------------------  ----------  
CKBF-1     Warning   connects_I_driver_BUFR                       1           
TIMING-9   Warning   Unknown CDC Logic                            1           
TIMING-18  Warning   Missing input or output delay                2           
XDCB-5     Warning   Runtime inefficient way to find pin objects  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.179        0.000                      0                 1447        0.061        0.000                      0                 1447        0.264        0.000                       0                   741  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
sys_diff_clock_clk_p                {0.000 2.500}        5.000           200.000         
  clk_out1_g2_datapath_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         
  clk_out2_g2_datapath_clk_wiz_0_0  {0.000 50.000}       100.000         10.000          
  clkfbout_g2_datapath_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         
tmds_clk_pin                        {0.000 6.250}        12.500          80.000          
  CLKFBIN                           {0.000 6.250}        12.500          80.000          
  CLK_OUT_5x_hdmi_clk               {0.000 1.250}        2.500           400.000         
    PixelClk_int                    {0.000 5.000}        12.500          80.000          
      CLKFBIN_1                     {0.000 6.250}        12.500          80.000          
      PixelClkIO                    {0.000 6.250}        12.500          80.000          
      SerialClkIO                   {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_diff_clock_clk_p                                                                                                                                                                  1.100        0.000                       0                     1  
  clk_out1_g2_datapath_clk_wiz_0_0        2.179        0.000                      0                  339        0.108        0.000                      0                  339        0.264        0.000                       0                   160  
  clk_out2_g2_datapath_clk_wiz_0_0                                                                                                                                                   98.591        0.000                       0                     2  
  clkfbout_g2_datapath_clk_wiz_0_0                                                                                                                                                    3.592        0.000                       0                     3  
tmds_clk_pin                                                                                                                                                                          3.250        0.000                       0                     1  
  CLKFBIN                                                                                                                                                                            11.429        0.000                       0                     2  
  CLK_OUT_5x_hdmi_clk                                                                                                                                                                 1.251        0.000                       0                    15  
    PixelClk_int                          8.653        0.000                      0                 1060        0.061        0.000                      0                 1060        2.000        0.000                       0                   535  
      CLKFBIN_1                                                                                                                                                                      11.429        0.000                       0                     2  
      PixelClkIO                                                                                                                                                                     11.092        0.000                       0                    10  
      SerialClkIO                                                                                                                                                                     1.092        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
PixelClk_int  PixelClkIO          7.207        0.000                      0                   38        0.115        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        ----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                 PixelClk_int                      PixelClk_int                           10.537        0.000                      0                    7        0.324        0.000                      0                    7  
**async_default**                 clk_out1_g2_datapath_clk_wiz_0_0  clk_out1_g2_datapath_clk_wiz_0_0        4.062        0.000                      0                    3        0.349        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                        
----------                        ----------                        --------                        
(none)                                                              PixelClk_int                      
(none)                            PixelClk_int                      PixelClk_int                      
(none)                            clk_out1_g2_datapath_clk_wiz_0_0  PixelClk_int                      
(none)                                                              clk_out1_g2_datapath_clk_wiz_0_0  
(none)                            PixelClk_int                      clk_out1_g2_datapath_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                        
----------                        ----------                        --------                        
(none)                            CLKFBIN                                                             
(none)                            CLKFBIN_1                                                           
(none)                            SerialClkIO                                                         
(none)                            clk_out1_g2_datapath_clk_wiz_0_0                                    
(none)                            clk_out2_g2_datapath_clk_wiz_0_0                                    
(none)                            clkfbout_g2_datapath_clk_wiz_0_0                                    
(none)                                                              CLK_OUT_5x_hdmi_clk               
(none)                                                              PixelClk_int                      
(none)                                                              clk_out1_g2_datapath_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_diff_clock_clk_p
  To Clock:  sys_diff_clock_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_diff_clock_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_diff_clock_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_g2_datapath_clk_wiz_0_0
  To Clock:  clk_out1_g2_datapath_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.179ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@5.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.395ns (17.428%)  route 1.872ns (82.572%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 3.679 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.705ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.871    -1.705    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X7Y47          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.223    -1.482 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.378    -1.105    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X6Y50          LUT4 (Prop_lut4_I3_O)        0.043    -1.062 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.345    -0.717    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X6Y47          LUT5 (Prop_lut5_I4_O)        0.043    -0.674 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.371    -0.303    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I5_O)        0.043    -0.260 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.395     0.135    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X6Y53          LUT6 (Prop_lut6_I0_O)        0.043     0.178 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.383     0.561    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X7Y50          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.561     3.679    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X7Y50          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
                         clock pessimism             -0.678     3.002    
                         clock uncertainty           -0.060     2.941    
    SLICE_X7Y50          FDRE (Setup_fdre_C_CE)      -0.201     2.740    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]
  -------------------------------------------------------------------
                         required time                          2.740    
                         arrival time                          -0.561    
  -------------------------------------------------------------------
                         slack                                  2.179    

Slack (MET) :             2.179ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@5.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.395ns (17.428%)  route 1.872ns (82.572%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 3.679 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.705ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.871    -1.705    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X7Y47          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.223    -1.482 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.378    -1.105    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X6Y50          LUT4 (Prop_lut4_I3_O)        0.043    -1.062 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.345    -0.717    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X6Y47          LUT5 (Prop_lut5_I4_O)        0.043    -0.674 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.371    -0.303    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I5_O)        0.043    -0.260 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.395     0.135    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X6Y53          LUT6 (Prop_lut6_I0_O)        0.043     0.178 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.383     0.561    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X7Y50          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.561     3.679    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X7Y50          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
                         clock pessimism             -0.678     3.002    
                         clock uncertainty           -0.060     2.941    
    SLICE_X7Y50          FDRE (Setup_fdre_C_CE)      -0.201     2.740    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]
  -------------------------------------------------------------------
                         required time                          2.740    
                         arrival time                          -0.561    
  -------------------------------------------------------------------
                         slack                                  2.179    

Slack (MET) :             2.179ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@5.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.395ns (17.428%)  route 1.872ns (82.572%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 3.679 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.705ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.871    -1.705    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X7Y47          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.223    -1.482 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.378    -1.105    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X6Y50          LUT4 (Prop_lut4_I3_O)        0.043    -1.062 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.345    -0.717    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X6Y47          LUT5 (Prop_lut5_I4_O)        0.043    -0.674 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.371    -0.303    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I5_O)        0.043    -0.260 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.395     0.135    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X6Y53          LUT6 (Prop_lut6_I0_O)        0.043     0.178 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.383     0.561    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X7Y50          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.561     3.679    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X7Y50          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
                         clock pessimism             -0.678     3.002    
                         clock uncertainty           -0.060     2.941    
    SLICE_X7Y50          FDRE (Setup_fdre_C_CE)      -0.201     2.740    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]
  -------------------------------------------------------------------
                         required time                          2.740    
                         arrival time                          -0.561    
  -------------------------------------------------------------------
                         slack                                  2.179    

Slack (MET) :             2.179ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@5.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.395ns (17.428%)  route 1.872ns (82.572%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 3.679 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.705ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.871    -1.705    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X7Y47          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.223    -1.482 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.378    -1.105    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X6Y50          LUT4 (Prop_lut4_I3_O)        0.043    -1.062 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.345    -0.717    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X6Y47          LUT5 (Prop_lut5_I4_O)        0.043    -0.674 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.371    -0.303    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I5_O)        0.043    -0.260 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.395     0.135    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X6Y53          LUT6 (Prop_lut6_I0_O)        0.043     0.178 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.383     0.561    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X7Y50          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.561     3.679    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X7Y50          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                         clock pessimism             -0.678     3.002    
                         clock uncertainty           -0.060     2.941    
    SLICE_X7Y50          FDRE (Setup_fdre_C_CE)      -0.201     2.740    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]
  -------------------------------------------------------------------
                         required time                          2.740    
                         arrival time                          -0.561    
  -------------------------------------------------------------------
                         slack                                  2.179    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@5.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.255ns  (logic 0.395ns (17.519%)  route 1.860ns (82.481%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 3.679 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.705ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.871    -1.705    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X7Y47          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.223    -1.482 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.378    -1.105    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X6Y50          LUT4 (Prop_lut4_I3_O)        0.043    -1.062 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.345    -0.717    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X6Y47          LUT5 (Prop_lut5_I4_O)        0.043    -0.674 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.371    -0.303    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I5_O)        0.043    -0.260 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.395     0.135    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X6Y53          LUT6 (Prop_lut6_I0_O)        0.043     0.178 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.371     0.549    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X7Y51          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.561     3.679    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X7Y51          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/C
                         clock pessimism             -0.678     3.002    
                         clock uncertainty           -0.060     2.941    
    SLICE_X7Y51          FDRE (Setup_fdre_C_CE)      -0.201     2.740    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]
  -------------------------------------------------------------------
                         required time                          2.740    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  2.191    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@5.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.255ns  (logic 0.395ns (17.519%)  route 1.860ns (82.481%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 3.679 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.705ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.871    -1.705    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X7Y47          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.223    -1.482 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.378    -1.105    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X6Y50          LUT4 (Prop_lut4_I3_O)        0.043    -1.062 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.345    -0.717    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X6Y47          LUT5 (Prop_lut5_I4_O)        0.043    -0.674 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.371    -0.303    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I5_O)        0.043    -0.260 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.395     0.135    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X6Y53          LUT6 (Prop_lut6_I0_O)        0.043     0.178 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.371     0.549    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X7Y51          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.561     3.679    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X7Y51          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[17]/C
                         clock pessimism             -0.678     3.002    
                         clock uncertainty           -0.060     2.941    
    SLICE_X7Y51          FDRE (Setup_fdre_C_CE)      -0.201     2.740    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[17]
  -------------------------------------------------------------------
                         required time                          2.740    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  2.191    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@5.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.255ns  (logic 0.395ns (17.519%)  route 1.860ns (82.481%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 3.679 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.705ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.871    -1.705    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X7Y47          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.223    -1.482 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.378    -1.105    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X6Y50          LUT4 (Prop_lut4_I3_O)        0.043    -1.062 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.345    -0.717    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X6Y47          LUT5 (Prop_lut5_I4_O)        0.043    -0.674 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.371    -0.303    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I5_O)        0.043    -0.260 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.395     0.135    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X6Y53          LUT6 (Prop_lut6_I0_O)        0.043     0.178 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.371     0.549    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X7Y51          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.561     3.679    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X7Y51          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/C
                         clock pessimism             -0.678     3.002    
                         clock uncertainty           -0.060     2.941    
    SLICE_X7Y51          FDRE (Setup_fdre_C_CE)      -0.201     2.740    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]
  -------------------------------------------------------------------
                         required time                          2.740    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  2.191    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@5.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.255ns  (logic 0.395ns (17.519%)  route 1.860ns (82.481%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 3.679 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.705ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.871    -1.705    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X7Y47          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.223    -1.482 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.378    -1.105    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X6Y50          LUT4 (Prop_lut4_I3_O)        0.043    -1.062 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.345    -0.717    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X6Y47          LUT5 (Prop_lut5_I4_O)        0.043    -0.674 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.371    -0.303    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I5_O)        0.043    -0.260 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.395     0.135    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X6Y53          LUT6 (Prop_lut6_I0_O)        0.043     0.178 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.371     0.549    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X7Y51          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.561     3.679    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X7Y51          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
                         clock pessimism             -0.678     3.002    
                         clock uncertainty           -0.060     2.941    
    SLICE_X7Y51          FDRE (Setup_fdre_C_CE)      -0.201     2.740    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]
  -------------------------------------------------------------------
                         required time                          2.740    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  2.191    

Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@5.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.395ns (15.630%)  route 2.132ns (84.370%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.151ns = ( 3.849 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.877ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.699    -1.877    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X7Y52          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.223    -1.654 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.457    -1.197    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X6Y50          LUT4 (Prop_lut4_I0_O)        0.043    -1.154 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.345    -0.809    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X6Y47          LUT5 (Prop_lut5_I4_O)        0.043    -0.766 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.371    -0.395    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I5_O)        0.043    -0.352 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.395     0.043    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X6Y53          LUT6 (Prop_lut6_I0_O)        0.043     0.086 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.564     0.650    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X7Y47          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.731     3.849    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X7Y47          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.678     3.172    
                         clock uncertainty           -0.060     3.111    
    SLICE_X7Y47          FDRE (Setup_fdre_C_CE)      -0.201     2.910    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.910    
                         arrival time                          -0.650    
  -------------------------------------------------------------------
                         slack                                  2.260    

Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@5.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.395ns (15.630%)  route 2.132ns (84.370%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.151ns = ( 3.849 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.877ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.699    -1.877    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X7Y52          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.223    -1.654 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.457    -1.197    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X6Y50          LUT4 (Prop_lut4_I0_O)        0.043    -1.154 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.345    -0.809    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X6Y47          LUT5 (Prop_lut5_I4_O)        0.043    -0.766 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.371    -0.395    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I5_O)        0.043    -0.352 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.395     0.043    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X6Y53          LUT6 (Prop_lut6_I0_O)        0.043     0.086 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.564     0.650    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X7Y47          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.731     3.849    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X7Y47          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.678     3.172    
                         clock uncertainty           -0.060     3.111    
    SLICE_X7Y47          FDRE (Setup_fdre_C_CE)      -0.201     2.910    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.910    
                         arrival time                          -0.650    
  -------------------------------------------------------------------
                         slack                                  2.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.480ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.716    -0.467    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X3Y73          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDPE (Prop_fdpe_C_Q)         0.100    -0.367 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.312    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X3Y73          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.953    -0.480    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X3Y73          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.014    -0.467    
    SLICE_X3Y73          FDPE (Hold_fdpe_C_D)         0.047    -0.420    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.675    -0.508    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X1Y108         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.100    -0.408 r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.353    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X1Y108         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.895    -0.538    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X1Y108         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism              0.031    -0.508    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.047    -0.461    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.470ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.724    -0.459    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X0Y63          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.100    -0.359 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.060    -0.298    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X0Y63          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.963    -0.470    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X0Y63          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism              0.012    -0.459    
    SLICE_X0Y63          FDRE (Hold_fdre_C_D)         0.047    -0.412    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.475ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.720    -0.463    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X0Y69          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.100    -0.363 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.060    -0.302    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X0Y69          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.958    -0.475    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X0Y69          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.013    -0.463    
    SLICE_X0Y69          FDPE (Hold_fdpe_C_D)         0.047    -0.416    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.537ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.676    -0.507    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X0Y105         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.100    -0.407 r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.060    -0.346    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X0Y105         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.896    -0.537    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X0Y105         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism              0.031    -0.507    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.047    -0.460    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.696    -0.487    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X8Y53          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDPE (Prop_fdpe_C_Q)         0.118    -0.369 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.314    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X8Y53          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.936    -0.497    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X8Y53          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.011    -0.487    
    SLICE_X8Y53          FDPE (Hold_fdpe_C_D)         0.042    -0.445    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    -0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.725    -0.458    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X6Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDPE (Prop_fdpe_C_Q)         0.118    -0.340 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.285    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X6Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.965    -0.468    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X6Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.011    -0.458    
    SLICE_X6Y61          FDPE (Hold_fdpe_C_D)         0.042    -0.416    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.695    -0.488    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X8Y58          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDPE (Prop_fdpe_C_Q)         0.118    -0.370 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.315    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X8Y58          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.935    -0.498    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X8Y58          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.011    -0.488    
    SLICE_X8Y58          FDPE (Hold_fdpe_C_D)         0.042    -0.446    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.130ns (59.558%)  route 0.088ns (40.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.540ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.672    -0.511    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X4Y111         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.100    -0.411 r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[0]/Q
                         net (fo=3, routed)           0.088    -0.322    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState_reg[0]_3
    SLICE_X5Y111         LUT2 (Prop_lut2_I0_O)        0.030    -0.292 r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController_n_5
    SLICE_X5Y111         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.893    -0.540    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X5Y111         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[2]/C
                         clock pessimism              0.041    -0.500    
    SLICE_X5Y111         FDRE (Hold_fdre_C_D)         0.075    -0.425    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[2]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_g2_datapath_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.424%)  route 0.107ns (45.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.675    -0.508    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X3Y108         FDSE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDSE (Prop_fdse_C_Q)         0.100    -0.408 r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/Q
                         net (fo=6, routed)           0.107    -0.300    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]
    SLICE_X2Y108         LUT6 (Prop_lut6_I3_O)        0.028    -0.272 r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0/O
                         net (fo=1, routed)           0.000    -0.272    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0_n_0
    SLICE_X2Y108         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.895    -0.538    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X2Y108         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                         clock pessimism              0.042    -0.497    
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.087    -0.410    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_g2_datapath_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y1  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I              n/a            1.408         5.000       3.591      BUFGCTRL_X0Y0    g2_datapath_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X8Y53      g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X6Y61      g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X8Y58      g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X5Y111     g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X5Y113     g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X3Y112     g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X6Y113     g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X8Y53      g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X8Y53      g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X6Y61      g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X6Y61      g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X8Y58      g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X8Y58      g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X5Y111     g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X5Y111     g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X5Y113     g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X5Y113     g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X7Y47      g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X7Y47      g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X7Y49      g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X7Y49      g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X7Y49      g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X7Y49      g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X7Y50      g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X7Y50      g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X7Y50      g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X7Y50      g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_g2_datapath_clk_wiz_0_0
  To Clock:  clk_out2_g2_datapath_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       98.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_g2_datapath_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y3    g2_datapath_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y1  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_g2_datapath_clk_wiz_0_0
  To Clock:  clkfbout_g2_datapath_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_g2_datapath_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y5    g2_datapath_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tmds_clk_pin
  To Clock:  tmds_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tmds_clk_pin
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { hdmi_in_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         12.500      11.429     MMCME2_ADV_X0Y1  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       12.500      87.500     MMCME2_ADV_X0Y1  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X0Y1  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X0Y1  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X0Y1  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X0Y1  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.429ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         12.500      11.429     MMCME2_ADV_X0Y1  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         12.500      11.429     MMCME2_ADV_X0Y1  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       12.500      87.500     MMCME2_ADV_X0Y1  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       12.500      200.860    MMCME2_ADV_X0Y1  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT_5x_hdmi_clk
  To Clock:  CLK_OUT_5x_hdmi_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT_5x_hdmi_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I              n/a            1.249         2.500       1.251      BUFR_X0Y5        g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/I
Min Period  n/a     BUFIO/I             n/a            1.249         2.500       1.251      BUFIO_X0Y6       g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/SerialClkBuffer/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         2.500       1.429      MMCME2_ADV_X0Y1  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.500       1.430      ILOGIC_X0Y52     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.500       1.430      ILOGIC_X0Y52     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.500       1.430      ILOGIC_X0Y51     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.500       1.430      ILOGIC_X0Y51     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.500       1.430      ILOGIC_X0Y58     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.500       1.430      ILOGIC_X0Y58     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.500       1.430      ILOGIC_X0Y57     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.500       210.860    MMCME2_ADV_X0Y1  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_int
  To Clock:  PixelClk_int

Setup :            0  Failing Endpoints,  Worst Slack        8.653ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.653ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pDataIn_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (PixelClk_int rise@12.500ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 0.223ns (3.498%)  route 6.152ns (96.502%))
  Logic Levels:           0  
  Clock Path Skew:        2.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.531ns = ( 19.031 - 12.500 ) 
    Source Clock Delay      (SCD):    4.246ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.581     4.246    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/CLK
    SLICE_X4Y50          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pDataIn_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.223     4.469 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pDataIn_reg[7]/Q
                         net (fo=1, routed)           6.152    10.621    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/D[15]
    SLICE_X3Y48          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     12.500    12.500 r  
    AE28                                              0.000    12.500 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    12.500    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803    13.303 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986    14.289    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.362 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867    15.229    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614    15.843 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.373    17.216    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    17.299 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.732    19.031    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X3Y48          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[15]/C
                         clock pessimism              0.322    19.353    
                         clock uncertainty           -0.068    19.284    
    SLICE_X3Y48          FDRE (Setup_fdre_C_D)       -0.010    19.274    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[15]
  -------------------------------------------------------------------
                         required time                         19.274    
                         arrival time                         -10.621    
  -------------------------------------------------------------------
                         slack                                  8.653    

Slack (MET) :             8.978ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pC1_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pC1_reg/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (PixelClk_int rise@12.500ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.336ns (9.569%)  route 3.175ns (90.431%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 16.366 - 12.500 ) 
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.580     4.245    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/CLK
    SLICE_X3Y50          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pC1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.204     4.449 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pC1_reg/Q
                         net (fo=2, routed)           3.175     7.624    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pC1_reg
    SLICE_X3Y50          LUT4 (Prop_lut4_I3_O)        0.132     7.756 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pC1_i_1/O
                         net (fo=1, routed)           0.000     7.756    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX_n_13
    SLICE_X3Y50          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pC1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     12.500    12.500 r  
    AE28                                              0.000    12.500 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    12.500    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803    13.303 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986    14.289    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.362 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867    15.229    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614    15.843 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.523    16.366    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/CLK
    SLICE_X3Y50          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pC1_reg/C
                         clock pessimism              0.379    16.745    
                         clock uncertainty           -0.068    16.676    
    SLICE_X3Y50          FDRE (Setup_fdre_C_D)        0.058    16.734    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pC1_reg
  -------------------------------------------------------------------
                         required time                         16.734    
                         arrival time                          -7.756    
  -------------------------------------------------------------------
                         slack                                  8.978    

Slack (MET) :             9.326ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (PixelClk_int rise@12.500ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.537ns (18.649%)  route 2.343ns (81.351%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.867ns = ( 16.367 - 12.500 ) 
    Source Clock Delay      (SCD):    4.246ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.581     4.246    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/CLK
    SLICE_X6Y51          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.259     4.505 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[2]/Q
                         net (fo=14, routed)          0.763     5.268    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[2]
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.043     5.311 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pIDLY_LD_i_2__1/O
                         net (fo=4, routed)           0.442     5.752    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pIDLY_LD_i_2__1_n_0
    SLICE_X5Y52          LUT4 (Prop_lut4_I0_O)        0.055     5.807 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_4__1/O
                         net (fo=3, routed)           0.234     6.041    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_4__1_n_0
    SLICE_X5Y51          LUT4 (Prop_lut4_I1_O)        0.137     6.178 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_1__1/O
                         net (fo=12, routed)          0.585     6.764    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst
    SLICE_X0Y53          LUT2 (Prop_lut2_I1_O)        0.043     6.807 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1/O
                         net (fo=5, routed)           0.319     7.125    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0
    SLICE_X4Y53          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     12.500    12.500 r  
    AE28                                              0.000    12.500 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    12.500    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803    13.303 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986    14.289    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.362 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867    15.229    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614    15.843 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.524    16.367    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/CLK
    SLICE_X4Y53          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[4]/C
                         clock pessimism              0.354    16.721    
                         clock uncertainty           -0.068    16.652    
    SLICE_X4Y53          FDRE (Setup_fdre_C_CE)      -0.201    16.451    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[4]
  -------------------------------------------------------------------
                         required time                         16.451    
                         arrival time                          -7.125    
  -------------------------------------------------------------------
                         slack                                  9.326    

Slack (MET) :             9.326ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (PixelClk_int rise@12.500ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.537ns (18.649%)  route 2.343ns (81.351%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.867ns = ( 16.367 - 12.500 ) 
    Source Clock Delay      (SCD):    4.246ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.581     4.246    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/CLK
    SLICE_X6Y51          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.259     4.505 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[2]/Q
                         net (fo=14, routed)          0.763     5.268    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[2]
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.043     5.311 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pIDLY_LD_i_2__1/O
                         net (fo=4, routed)           0.442     5.752    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pIDLY_LD_i_2__1_n_0
    SLICE_X5Y52          LUT4 (Prop_lut4_I0_O)        0.055     5.807 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_4__1/O
                         net (fo=3, routed)           0.234     6.041    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_4__1_n_0
    SLICE_X5Y51          LUT4 (Prop_lut4_I1_O)        0.137     6.178 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_1__1/O
                         net (fo=12, routed)          0.585     6.764    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst
    SLICE_X0Y53          LUT2 (Prop_lut2_I1_O)        0.043     6.807 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1/O
                         net (fo=5, routed)           0.319     7.125    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0
    SLICE_X4Y53          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     12.500    12.500 r  
    AE28                                              0.000    12.500 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    12.500    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803    13.303 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986    14.289    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.362 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867    15.229    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614    15.843 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.524    16.367    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/CLK
    SLICE_X4Y53          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[5]/C
                         clock pessimism              0.354    16.721    
                         clock uncertainty           -0.068    16.652    
    SLICE_X4Y53          FDRE (Setup_fdre_C_CE)      -0.201    16.451    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[5]
  -------------------------------------------------------------------
                         required time                         16.451    
                         arrival time                          -7.125    
  -------------------------------------------------------------------
                         slack                                  9.326    

Slack (MET) :             9.496ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (PixelClk_int rise@12.500ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.537ns (20.067%)  route 2.139ns (79.933%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 16.366 - 12.500 ) 
    Source Clock Delay      (SCD):    4.246ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.581     4.246    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/CLK
    SLICE_X6Y51          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.259     4.505 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[2]/Q
                         net (fo=14, routed)          0.763     5.268    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[2]
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.043     5.311 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pIDLY_LD_i_2__1/O
                         net (fo=4, routed)           0.442     5.752    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pIDLY_LD_i_2__1_n_0
    SLICE_X5Y52          LUT4 (Prop_lut4_I0_O)        0.055     5.807 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_4__1/O
                         net (fo=3, routed)           0.234     6.041    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_4__1_n_0
    SLICE_X5Y51          LUT4 (Prop_lut4_I1_O)        0.137     6.178 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_1__1/O
                         net (fo=12, routed)          0.585     6.764    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst
    SLICE_X0Y53          LUT2 (Prop_lut2_I1_O)        0.043     6.807 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1/O
                         net (fo=5, routed)           0.115     6.922    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0
    SLICE_X1Y53          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     12.500    12.500 r  
    AE28                                              0.000    12.500 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    12.500    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803    13.303 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986    14.289    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.362 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867    15.229    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614    15.843 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.523    16.366    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/CLK
    SLICE_X1Y53          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[1]/C
                         clock pessimism              0.322    16.688    
                         clock uncertainty           -0.068    16.619    
    SLICE_X1Y53          FDRE (Setup_fdre_C_CE)      -0.201    16.418    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[1]
  -------------------------------------------------------------------
                         required time                         16.418    
                         arrival time                          -6.922    
  -------------------------------------------------------------------
                         slack                                  9.496    

Slack (MET) :             9.496ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (PixelClk_int rise@12.500ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.537ns (20.067%)  route 2.139ns (79.933%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 16.366 - 12.500 ) 
    Source Clock Delay      (SCD):    4.246ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.581     4.246    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/CLK
    SLICE_X6Y51          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.259     4.505 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[2]/Q
                         net (fo=14, routed)          0.763     5.268    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[2]
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.043     5.311 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pIDLY_LD_i_2__1/O
                         net (fo=4, routed)           0.442     5.752    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pIDLY_LD_i_2__1_n_0
    SLICE_X5Y52          LUT4 (Prop_lut4_I0_O)        0.055     5.807 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_4__1/O
                         net (fo=3, routed)           0.234     6.041    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_4__1_n_0
    SLICE_X5Y51          LUT4 (Prop_lut4_I1_O)        0.137     6.178 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_1__1/O
                         net (fo=12, routed)          0.585     6.764    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst
    SLICE_X0Y53          LUT2 (Prop_lut2_I1_O)        0.043     6.807 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1/O
                         net (fo=5, routed)           0.115     6.922    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0
    SLICE_X1Y53          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     12.500    12.500 r  
    AE28                                              0.000    12.500 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    12.500    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803    13.303 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986    14.289    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.362 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867    15.229    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614    15.843 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.523    16.366    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/CLK
    SLICE_X1Y53          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[2]/C
                         clock pessimism              0.322    16.688    
                         clock uncertainty           -0.068    16.619    
    SLICE_X1Y53          FDRE (Setup_fdre_C_CE)      -0.201    16.418    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[2]
  -------------------------------------------------------------------
                         required time                         16.418    
                         arrival time                          -6.922    
  -------------------------------------------------------------------
                         slack                                  9.496    

Slack (MET) :             9.496ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (PixelClk_int rise@12.500ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.537ns (20.067%)  route 2.139ns (79.933%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 16.366 - 12.500 ) 
    Source Clock Delay      (SCD):    4.246ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.581     4.246    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/CLK
    SLICE_X6Y51          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.259     4.505 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[2]/Q
                         net (fo=14, routed)          0.763     5.268    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[2]
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.043     5.311 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pIDLY_LD_i_2__1/O
                         net (fo=4, routed)           0.442     5.752    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pIDLY_LD_i_2__1_n_0
    SLICE_X5Y52          LUT4 (Prop_lut4_I0_O)        0.055     5.807 f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_4__1/O
                         net (fo=3, routed)           0.234     6.041    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_4__1_n_0
    SLICE_X5Y51          LUT4 (Prop_lut4_I1_O)        0.137     6.178 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_1__1/O
                         net (fo=12, routed)          0.585     6.764    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst
    SLICE_X0Y53          LUT2 (Prop_lut2_I1_O)        0.043     6.807 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1/O
                         net (fo=5, routed)           0.115     6.922    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0
    SLICE_X1Y53          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     12.500    12.500 r  
    AE28                                              0.000    12.500 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    12.500    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803    13.303 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986    14.289    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.362 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867    15.229    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614    15.843 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.523    16.366    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/CLK
    SLICE_X1Y53          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[3]/C
                         clock pessimism              0.322    16.688    
                         clock uncertainty           -0.068    16.619    
    SLICE_X1Y53          FDRE (Setup_fdre_C_CE)      -0.201    16.418    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[3]
  -------------------------------------------------------------------
                         required time                         16.418    
                         arrival time                          -6.922    
  -------------------------------------------------------------------
                         slack                                  9.496    

Slack (MET) :             9.608ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pDataIn_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (PixelClk_int rise@12.500ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 0.223ns (4.108%)  route 5.205ns (95.892%))
  Logic Levels:           0  
  Clock Path Skew:        2.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.531ns = ( 19.031 - 12.500 ) 
    Source Clock Delay      (SCD):    4.246ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.581     4.246    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/CLK
    SLICE_X4Y50          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pDataIn_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.223     4.469 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pDataIn_reg[4]/Q
                         net (fo=1, routed)           5.205     9.674    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/D[12]
    SLICE_X2Y49          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     12.500    12.500 r  
    AE28                                              0.000    12.500 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    12.500    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803    13.303 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986    14.289    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.362 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867    15.229    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614    15.843 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.373    17.216    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    17.299 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.732    19.031    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X2Y49          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[12]/C
                         clock pessimism              0.322    19.353    
                         clock uncertainty           -0.068    19.284    
    SLICE_X2Y49          FDRE (Setup_fdre_C_D)       -0.002    19.282    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[12]
  -------------------------------------------------------------------
                         required time                         19.282    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                  9.608    

Slack (MET) :             9.622ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknCnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (PixelClk_int rise@12.500ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.448ns (17.901%)  route 2.055ns (82.099%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 16.421 - 12.500 ) 
    Source Clock Delay      (SCD):    4.246ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.581     4.246    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/CLK
    SLICE_X7Y55          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.223     4.469 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[6]/Q
                         net (fo=11, routed)          0.709     5.178    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[6]
    SLICE_X10Y57         LUT2 (Prop_lut2_I0_O)        0.050     5.228 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_6/O
                         net (fo=3, routed)           0.378     5.605    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_6_n_0
    SLICE_X10Y57         LUT6 (Prop_lut6_I5_O)        0.132     5.737 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/iIn_q_i_2/O
                         net (fo=4, routed)           0.462     6.200    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/iIn_q_i_2_n_0
    SLICE_X10Y56         LUT5 (Prop_lut5_I4_O)        0.043     6.243 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknCnt[6]_i_1/O
                         net (fo=8, routed)           0.506     6.748    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst
    SLICE_X9Y54          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknCnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     12.500    12.500 r  
    AE28                                              0.000    12.500 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    12.500    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803    13.303 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986    14.289    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.362 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867    15.229    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614    15.843 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.578    16.421    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/CLK
    SLICE_X9Y54          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknCnt_reg[0]/C
                         clock pessimism              0.322    16.743    
                         clock uncertainty           -0.068    16.674    
    SLICE_X9Y54          FDRE (Setup_fdre_C_R)       -0.304    16.370    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         16.370    
                         arrival time                          -6.748    
  -------------------------------------------------------------------
                         slack                                  9.622    

Slack (MET) :             9.623ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pDataIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (PixelClk_int rise@12.500ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 0.223ns (4.134%)  route 5.171ns (95.866%))
  Logic Levels:           0  
  Clock Path Skew:        2.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.531ns = ( 19.031 - 12.500 ) 
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.580     4.245    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/CLK
    SLICE_X3Y53          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pDataIn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.223     4.468 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pDataIn_reg[0]/Q
                         net (fo=1, routed)           5.171     9.639    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/D[16]
    SLICE_X3Y46          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     12.500    12.500 r  
    AE28                                              0.000    12.500 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    12.500    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803    13.303 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986    14.289    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.362 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867    15.229    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614    15.843 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.373    17.216    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    17.299 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.732    19.031    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X3Y46          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[16]/C
                         clock pessimism              0.322    19.353    
                         clock uncertainty           -0.068    19.284    
    SLICE_X3Y46          FDRE (Setup_fdre_C_D)       -0.022    19.262    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[16]
  -------------------------------------------------------------------
                         required time                         19.262    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                  9.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pDataIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.178ns (5.769%)  route 2.907ns (94.231%))
  Logic Levels:           0  
  Clock Path Skew:        2.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.104ns
    Source Clock Delay      (SCD):    3.866ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.862 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867     2.729    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614     3.343 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.523     3.866    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/CLK
    SLICE_X3Y50          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pDataIn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.178     4.044 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pDataIn_reg[0]/Q
                         net (fo=1, routed)           2.907     6.951    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/D[8]
    SLICE_X3Y48          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.473     5.138    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.231 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.873     7.104    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X3Y48          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[8]/C
                         clock pessimism             -0.322     6.782    
    SLICE_X3Y48          FDRE (Hold_fdre_C_D)         0.108     6.890    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.890    
                         arrival time                           6.951    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pIDLY_CE_reg/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.207%)  route 0.071ns (35.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.276     2.010    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/CLK
    SLICE_X7Y55          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.100     2.110 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[5]/Q
                         net (fo=10, routed)          0.071     2.181    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[5]
    SLICE_X6Y55          LUT6 (Prop_lut6_I4_O)        0.028     2.209 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pIDLY_CE_i_1/O
                         net (fo=1, routed)           0.000     2.209    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pIDLY_CE_i_1_n_0
    SLICE_X6Y55          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pIDLY_CE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     0.611 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     1.164    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.217 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.490     1.707    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.251     1.958 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.313     2.271    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/CLK
    SLICE_X6Y55          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pIDLY_CE_reg/C
                         clock pessimism             -0.250     2.021    
    SLICE_X6Y55          FDRE (Hold_fdre_C_D)         0.087     2.108    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pIDLY_CE_reg
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pDelayCenter_reg/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.495%)  route 0.074ns (36.505%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.276     2.010    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/CLK
    SLICE_X3Y56          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.100     2.110 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[4]/Q
                         net (fo=3, routed)           0.074     2.183    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pDelayCenter00[3]
    SLICE_X2Y56          LUT5 (Prop_lut5_I3_O)        0.028     2.211 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pDelayCenter_i_1/O
                         net (fo=1, routed)           0.000     2.211    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pDelayCenter_i_1_n_0
    SLICE_X2Y56          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pDelayCenter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     0.611 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     1.164    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.217 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.490     1.707    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.251     1.958 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.312     2.270    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/CLK
    SLICE_X2Y56          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pDelayCenter_reg/C
                         clock pessimism             -0.249     2.021    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.087     2.108    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pDelayCenter_reg
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.091ns (33.869%)  route 0.178ns (66.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.277     2.011    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/CLK
    SLICE_X1Y51          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.091     2.102 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[4]/Q
                         net (fo=17, routed)          0.178     2.279    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD4
    SLICE_X2Y50          RAMD32                                       r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     0.611 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     1.164    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.217 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.490     1.707    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.251     1.958 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.313     2.271    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X2Y50          RAMD32                                       r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/CLK
                         clock pessimism             -0.246     2.025    
    SLICE_X2Y50          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     2.172    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.091ns (33.869%)  route 0.178ns (66.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.277     2.011    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/CLK
    SLICE_X1Y51          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.091     2.102 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[4]/Q
                         net (fo=17, routed)          0.178     2.279    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD4
    SLICE_X2Y50          RAMD32                                       r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     0.611 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     1.164    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.217 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.490     1.707    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.251     1.958 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.313     2.271    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X2Y50          RAMD32                                       r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/CLK
                         clock pessimism             -0.246     2.025    
    SLICE_X2Y50          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     2.172    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.091ns (33.869%)  route 0.178ns (66.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.277     2.011    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/CLK
    SLICE_X1Y51          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.091     2.102 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[4]/Q
                         net (fo=17, routed)          0.178     2.279    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD4
    SLICE_X2Y50          RAMD32                                       r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     0.611 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     1.164    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.217 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.490     1.707    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.251     1.958 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.313     2.271    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X2Y50          RAMD32                                       r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/CLK
                         clock pessimism             -0.246     2.025    
    SLICE_X2Y50          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     2.172    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.091ns (33.869%)  route 0.178ns (66.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.277     2.011    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/CLK
    SLICE_X1Y51          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.091     2.102 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[4]/Q
                         net (fo=17, routed)          0.178     2.279    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD4
    SLICE_X2Y50          RAMD32                                       r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     0.611 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     1.164    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.217 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.490     1.707    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.251     1.958 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.313     2.271    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X2Y50          RAMD32                                       r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/CLK
                         clock pessimism             -0.246     2.025    
    SLICE_X2Y50          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     2.172    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.091ns (33.869%)  route 0.178ns (66.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.277     2.011    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/CLK
    SLICE_X1Y51          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.091     2.102 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[4]/Q
                         net (fo=17, routed)          0.178     2.279    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD4
    SLICE_X2Y50          RAMD32                                       r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     0.611 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     1.164    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.217 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.490     1.707    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.251     1.958 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.313     2.271    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X2Y50          RAMD32                                       r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/CLK
                         clock pessimism             -0.246     2.025    
    SLICE_X2Y50          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     2.172    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.091ns (33.869%)  route 0.178ns (66.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.277     2.011    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/CLK
    SLICE_X1Y51          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.091     2.102 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[4]/Q
                         net (fo=17, routed)          0.178     2.279    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD4
    SLICE_X2Y50          RAMD32                                       r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     0.611 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     1.164    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.217 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.490     1.707    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.251     1.958 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.313     2.271    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X2Y50          RAMD32                                       r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/CLK
                         clock pessimism             -0.246     2.025    
    SLICE_X2Y50          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     2.172    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.091ns (33.869%)  route 0.178ns (66.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.277     2.011    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/CLK
    SLICE_X1Y51          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.091     2.102 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[4]/Q
                         net (fo=17, routed)          0.178     2.279    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD4
    SLICE_X2Y50          RAMS32                                       r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     0.611 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     1.164    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.217 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.490     1.707    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.251     1.958 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.313     2.271    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X2Y50          RAMS32                                       r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/CLK
                         clock pessimism             -0.246     2.025    
    SLICE_X2Y50          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.147     2.172    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClk_int
Waveform(ns):       { 0.000 5.000 }
Period(ns):         12.500
Sources:            { g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         12.500      10.500     IDELAY_X0Y52    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         12.500      10.500     IDELAY_X0Y58    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         12.500      10.500     IDELAY_X0Y56    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     BUFG/I            n/a            1.408         12.500      11.092     BUFGCTRL_X0Y4   g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/I
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         12.500      11.251     ILOGIC_X0Y52    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         12.500      11.251     ILOGIC_X0Y51    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         12.500      11.251     ILOGIC_X0Y58    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         12.500      11.251     ILOGIC_X0Y57    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         12.500      11.251     ILOGIC_X0Y56    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         12.500      11.251     ILOGIC_X0Y55    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerSlave/CLKDIV
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        12.500      40.133     PLLE2_ADV_X1Y0  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         7.500       4.500      PLLE2_ADV_X1Y0  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         7.500       4.500      PLLE2_ADV_X1Y0  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         7.500       6.732      SLICE_X2Y51     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         7.500       6.732      SLICE_X2Y51     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         7.500       6.732      SLICE_X2Y51     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         7.500       6.732      SLICE_X2Y51     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         7.500       6.732      SLICE_X2Y51     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         7.500       6.732      SLICE_X2Y51     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         7.500       6.732      SLICE_X2Y51     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         7.500       6.732      SLICE_X2Y51     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         5.000       2.000      PLLE2_ADV_X1Y0  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         5.000       2.000      PLLE2_ADV_X1Y0  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         5.000       4.232      SLICE_X2Y51     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         5.000       4.232      SLICE_X2Y51     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         5.000       4.232      SLICE_X2Y51     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         5.000       4.232      SLICE_X2Y51     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         5.000       4.232      SLICE_X2Y51     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         5.000       4.232      SLICE_X2Y51     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         5.000       4.232      SLICE_X2Y51     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         5.000       4.232      SLICE_X2Y51     g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.429ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         12.500      11.429     PLLE2_ADV_X1Y0  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         12.500      11.429     PLLE2_ADV_X1Y0  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        12.500      40.133     PLLE2_ADV_X1Y0  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       12.500      147.500    PLLE2_ADV_X1Y0  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.408         12.500      11.092     BUFGCTRL_X0Y1   g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.249         12.500      11.251     OLOGIC_X0Y38    g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.249         12.500      11.251     OLOGIC_X0Y37    g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.249         12.500      11.251     OLOGIC_X0Y40    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.249         12.500      11.251     OLOGIC_X0Y39    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.249         12.500      11.251     OLOGIC_X0Y42    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.249         12.500      11.251     OLOGIC_X0Y41    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.249         12.500      11.251     OLOGIC_X0Y36    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.249         12.500      11.251     OLOGIC_X0Y35    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.071         12.500      11.429     PLLE2_ADV_X1Y0  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       12.500      147.500    PLLE2_ADV_X1Y0  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.408         2.500       1.092      BUFGCTRL_X0Y2   g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.071         2.500       1.429      PLLE2_ADV_X1Y0  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Min Period  n/a     OSERDESE2/CLK      n/a            1.070         2.500       1.430      OLOGIC_X0Y38    g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.070         2.500       1.430      OLOGIC_X0Y37    g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.070         2.500       1.430      OLOGIC_X0Y40    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.070         2.500       1.430      OLOGIC_X0Y39    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.070         2.500       1.430      OLOGIC_X0Y42    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.070         2.500       1.430      OLOGIC_X0Y41    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.070         2.500       1.430      OLOGIC_X0Y36    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.070         2.500       1.430      OLOGIC_X0Y35    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_int
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        7.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.207ns  (required time - arrival time)
  Source:                 g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (PixelClkIO rise@12.500ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        8.854ns  (logic 0.223ns (2.519%)  route 8.631ns (97.481%))
  Logic Levels:           0  
  Clock Path Skew:        4.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.880ns = ( 23.380 - 12.500 ) 
    Source Clock Delay      (SCD):    7.102ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.473     5.138    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.231 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.871     7.102    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X0Y41          FDRE                                         r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.223     7.325 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           8.631    15.955    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X0Y40         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     12.500    12.500 r  
    AE28                                              0.000    12.500 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    12.500    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803    13.303 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986    14.289    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.362 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867    15.229    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614    15.843 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.373    17.216    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    17.299 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.796    19.095    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.168 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.334    21.502    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.585 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.795    23.380    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y40         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.432    23.812    
                         clock uncertainty           -0.255    23.556    
    OLOGIC_X0Y40         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.394    23.162    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         23.162    
                         arrival time                         -15.955    
  -------------------------------------------------------------------
                         slack                                  7.207    

Slack (MET) :             7.297ns  (required time - arrival time)
  Source:                 g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (PixelClkIO rise@12.500ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        8.684ns  (logic 0.204ns (2.349%)  route 8.480ns (97.651%))
  Logic Levels:           0  
  Clock Path Skew:        4.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.878ns = ( 23.378 - 12.500 ) 
    Source Clock Delay      (SCD):    7.099ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.473     5.138    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.231 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.868     7.099    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X0Y36          FDRE                                         r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.204     7.303 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           8.480    15.783    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X0Y36         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     12.500    12.500 r  
    AE28                                              0.000    12.500 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    12.500    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803    13.303 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986    14.289    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.362 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867    15.229    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614    15.843 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.373    17.216    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    17.299 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.796    19.095    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.168 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.334    21.502    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.585 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.793    23.378    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y36         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.432    23.810    
                         clock uncertainty           -0.255    23.554    
    OLOGIC_X0Y36         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.474    23.080    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         23.080    
                         arrival time                         -15.783    
  -------------------------------------------------------------------
                         slack                                  7.297    

Slack (MET) :             7.513ns  (required time - arrival time)
  Source:                 g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (PixelClkIO rise@12.500ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        8.547ns  (logic 0.223ns (2.609%)  route 8.324ns (97.391%))
  Logic Levels:           0  
  Clock Path Skew:        4.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.880ns = ( 23.380 - 12.500 ) 
    Source Clock Delay      (SCD):    7.103ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.473     5.138    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.231 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.872     7.103    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X0Y42          FDSE                                         r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDSE (Prop_fdse_C_Q)         0.223     7.326 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           8.324    15.650    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X0Y42         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     12.500    12.500 r  
    AE28                                              0.000    12.500 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    12.500    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803    13.303 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986    14.289    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.362 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867    15.229    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614    15.843 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.373    17.216    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    17.299 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.796    19.095    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.168 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.334    21.502    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.585 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.795    23.380    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y42         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.432    23.812    
                         clock uncertainty           -0.255    23.556    
    OLOGIC_X0Y42         OSERDESE2 (Setup_oserdese2_CLKDIV_D7)
                                                     -0.394    23.162    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         23.162    
                         arrival time                         -15.650    
  -------------------------------------------------------------------
                         slack                                  7.513    

Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (PixelClkIO rise@12.500ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        8.291ns  (logic 0.223ns (2.690%)  route 8.068ns (97.310%))
  Logic Levels:           0  
  Clock Path Skew:        4.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.878ns = ( 23.378 - 12.500 ) 
    Source Clock Delay      (SCD):    7.099ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.473     5.138    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.231 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.868     7.099    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X0Y36          FDRE                                         r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.223     7.322 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           8.068    15.390    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X0Y36         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     12.500    12.500 r  
    AE28                                              0.000    12.500 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    12.500    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803    13.303 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986    14.289    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.362 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867    15.229    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614    15.843 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.373    17.216    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    17.299 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.796    19.095    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.168 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.334    21.502    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.585 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.793    23.378    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y36         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.432    23.810    
                         clock uncertainty           -0.255    23.554    
    OLOGIC_X0Y36         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.394    23.160    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         23.160    
                         arrival time                         -15.390    
  -------------------------------------------------------------------
                         slack                                  7.771    

Slack (MET) :             7.823ns  (required time - arrival time)
  Source:                 g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (PixelClkIO rise@12.500ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        8.158ns  (logic 0.204ns (2.501%)  route 7.954ns (97.499%))
  Logic Levels:           0  
  Clock Path Skew:        4.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.880ns = ( 23.380 - 12.500 ) 
    Source Clock Delay      (SCD):    7.102ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.473     5.138    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.231 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.871     7.102    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X0Y41          FDSE                                         r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDSE (Prop_fdse_C_Q)         0.204     7.306 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           7.954    15.260    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X0Y39         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     12.500    12.500 r  
    AE28                                              0.000    12.500 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    12.500    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803    13.303 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986    14.289    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.362 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867    15.229    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614    15.843 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.373    17.216    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    17.299 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.796    19.095    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.168 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.334    21.502    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.585 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.795    23.380    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y39         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.432    23.812    
                         clock uncertainty           -0.255    23.556    
    OLOGIC_X0Y39         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.474    23.082    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         23.082    
                         arrival time                         -15.260    
  -------------------------------------------------------------------
                         slack                                  7.823    

Slack (MET) :             7.900ns  (required time - arrival time)
  Source:                 g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (PixelClkIO rise@12.500ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        8.162ns  (logic 0.223ns (2.732%)  route 7.939ns (97.268%))
  Logic Levels:           0  
  Clock Path Skew:        4.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.878ns = ( 23.378 - 12.500 ) 
    Source Clock Delay      (SCD):    7.099ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.473     5.138    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.231 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.868     7.099    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X0Y36          FDRE                                         r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.223     7.322 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           7.939    15.261    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X0Y36         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     12.500    12.500 r  
    AE28                                              0.000    12.500 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    12.500    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803    13.303 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986    14.289    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.362 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867    15.229    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614    15.843 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.373    17.216    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    17.299 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.796    19.095    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.168 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.334    21.502    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.585 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.793    23.378    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y36         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.432    23.810    
                         clock uncertainty           -0.255    23.554    
    OLOGIC_X0Y36         OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.394    23.160    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         23.160    
                         arrival time                         -15.261    
  -------------------------------------------------------------------
                         slack                                  7.900    

Slack (MET) :             7.904ns  (required time - arrival time)
  Source:                 g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (PixelClkIO rise@12.500ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        8.157ns  (logic 0.223ns (2.734%)  route 7.934ns (97.266%))
  Logic Levels:           0  
  Clock Path Skew:        4.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.880ns = ( 23.380 - 12.500 ) 
    Source Clock Delay      (SCD):    7.102ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.473     5.138    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.231 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.871     7.102    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X1Y41          FDSE                                         r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDSE (Prop_fdse_C_Q)         0.223     7.325 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           7.934    15.259    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X0Y40         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     12.500    12.500 r  
    AE28                                              0.000    12.500 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    12.500    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803    13.303 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986    14.289    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.362 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867    15.229    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614    15.843 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.373    17.216    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    17.299 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.796    19.095    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.168 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.334    21.502    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.585 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.795    23.380    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y40         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.432    23.812    
                         clock uncertainty           -0.255    23.556    
    OLOGIC_X0Y40         OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.394    23.162    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         23.162    
                         arrival time                         -15.259    
  -------------------------------------------------------------------
                         slack                                  7.904    

Slack (MET) :             7.918ns  (required time - arrival time)
  Source:                 g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (PixelClkIO rise@12.500ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        8.142ns  (logic 0.223ns (2.739%)  route 7.919ns (97.261%))
  Logic Levels:           0  
  Clock Path Skew:        4.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.880ns = ( 23.380 - 12.500 ) 
    Source Clock Delay      (SCD):    7.103ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.473     5.138    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.231 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.872     7.103    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X0Y42          FDRE                                         r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.223     7.326 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           7.919    15.244    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X0Y42         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     12.500    12.500 r  
    AE28                                              0.000    12.500 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    12.500    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803    13.303 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986    14.289    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.362 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867    15.229    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614    15.843 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.373    17.216    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    17.299 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.796    19.095    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.168 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.334    21.502    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.585 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.795    23.380    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y42         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.432    23.812    
                         clock uncertainty           -0.255    23.556    
    OLOGIC_X0Y42         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.394    23.162    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         23.162    
                         arrival time                         -15.244    
  -------------------------------------------------------------------
                         slack                                  7.918    

Slack (MET) :             8.092ns  (required time - arrival time)
  Source:                 g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (PixelClkIO rise@12.500ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        7.972ns  (logic 0.223ns (2.797%)  route 7.749ns (97.203%))
  Logic Levels:           0  
  Clock Path Skew:        4.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.878ns = ( 23.378 - 12.500 ) 
    Source Clock Delay      (SCD):    7.097ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.473     5.138    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.231 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.866     7.097    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X0Y35          FDSE                                         r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDSE (Prop_fdse_C_Q)         0.223     7.320 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           7.749    15.068    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X0Y35         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     12.500    12.500 r  
    AE28                                              0.000    12.500 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    12.500    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803    13.303 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986    14.289    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.362 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867    15.229    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614    15.843 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.373    17.216    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    17.299 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.796    19.095    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.168 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.334    21.502    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.585 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.793    23.378    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y35         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.432    23.810    
                         clock uncertainty           -0.255    23.554    
    OLOGIC_X0Y35         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.394    23.160    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         23.160    
                         arrival time                         -15.068    
  -------------------------------------------------------------------
                         slack                                  8.092    

Slack (MET) :             8.098ns  (required time - arrival time)
  Source:                 g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (PixelClkIO rise@12.500ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        7.880ns  (logic 0.204ns (2.589%)  route 7.676ns (97.411%))
  Logic Levels:           0  
  Clock Path Skew:        4.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.880ns = ( 23.380 - 12.500 ) 
    Source Clock Delay      (SCD):    7.103ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.473     5.138    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.231 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.872     7.103    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X0Y42          FDRE                                         r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.204     7.307 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           7.676    14.983    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X0Y42         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     12.500    12.500 r  
    AE28                                              0.000    12.500 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    12.500    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803    13.303 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986    14.289    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.362 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867    15.229    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614    15.843 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.373    17.216    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    17.299 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.796    19.095    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.168 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.334    21.502    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.585 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.795    23.380    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y42         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.432    23.812    
                         clock uncertainty           -0.255    23.556    
    OLOGIC_X0Y42         OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.475    23.081    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         23.081    
                         arrival time                         -14.983    
  -------------------------------------------------------------------
                         slack                                  8.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        5.149ns  (logic 0.162ns (3.146%)  route 4.987ns (96.854%))
  Logic Levels:           0  
  Clock Path Skew:        4.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.812ns
    Source Clock Delay      (SCD):    6.527ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.862 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867     2.729    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614     3.343 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.373     4.716    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     4.799 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.728     6.527    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X0Y36          FDSE                                         r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDSE (Prop_fdse_C_Q)         0.162     6.689 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           4.987    11.675    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X0Y36         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.473     5.138    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.231 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.959     7.190    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.267 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.467     9.734    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     9.827 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.985    11.812    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y36         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.432    11.380    
                         clock uncertainty            0.255    11.635    
    OLOGIC_X0Y36         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.074    11.561    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        -11.561    
                         arrival time                          11.675    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 0.178ns (3.381%)  route 5.086ns (96.619%))
  Logic Levels:           0  
  Clock Path Skew:        4.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.812ns
    Source Clock Delay      (SCD):    6.527ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.862 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867     2.729    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614     3.343 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.373     4.716    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     4.799 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.728     6.527    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X0Y36          FDSE                                         r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDSE (Prop_fdse_C_Q)         0.178     6.705 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           5.086    11.791    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X0Y36         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.473     5.138    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.231 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.959     7.190    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.267 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.467     9.734    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     9.827 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.985    11.812    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y36         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.432    11.380    
                         clock uncertainty            0.255    11.635    
    OLOGIC_X0Y36         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.009    11.626    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        -11.626    
                         arrival time                          11.791    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        5.305ns  (logic 0.178ns (3.355%)  route 5.127ns (96.645%))
  Logic Levels:           0  
  Clock Path Skew:        4.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.815ns
    Source Clock Delay      (SCD):    6.529ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.862 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867     2.729    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614     3.343 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.373     4.716    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     4.799 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.730     6.529    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X0Y41          FDRE                                         r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.178     6.707 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           5.127    11.834    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X0Y40         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.473     5.138    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.231 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.959     7.190    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.267 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.467     9.734    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     9.827 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.988    11.815    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y40         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.432    11.383    
                         clock uncertainty            0.255    11.638    
    OLOGIC_X0Y40         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.009    11.629    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        -11.629    
                         arrival time                          11.834    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        5.375ns  (logic 0.206ns (3.832%)  route 5.169ns (96.168%))
  Logic Levels:           0  
  Clock Path Skew:        4.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.815ns
    Source Clock Delay      (SCD):    6.529ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.862 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867     2.729    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614     3.343 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.373     4.716    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     4.799 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.730     6.529    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X2Y41          FDRE                                         r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.206     6.735 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           5.169    11.904    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X0Y40         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.473     5.138    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.231 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.959     7.190    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.267 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.467     9.734    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     9.827 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.988    11.815    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y40         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.432    11.383    
                         clock uncertainty            0.255    11.638    
    OLOGIC_X0Y40         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.009    11.629    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        -11.629    
                         arrival time                          11.904    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.091ns (2.390%)  route 3.716ns (97.610%))
  Logic Levels:           0  
  Clock Path Skew:        2.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.154ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.711     2.445    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.471 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         0.776     3.247    g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X0Y34          FDPE                                         r  g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDPE (Prop_fdpe_C_Q)         0.091     3.338 r  g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.716     7.054    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y35         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     0.611 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     1.164    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.217 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.490     1.707    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.251     1.958 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.765     2.723    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.753 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.037     3.790    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.843 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.216     5.059    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     5.089 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.065     6.154    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y35         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.282     5.872    
                         clock uncertainty            0.255     6.127    
    OLOGIC_X0Y35         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.569     6.696    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -6.696    
                         arrival time                           7.054    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.091ns (2.361%)  route 3.764ns (97.639%))
  Logic Levels:           0  
  Clock Path Skew:        2.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.154ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.711     2.445    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.471 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         0.776     3.247    g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X0Y34          FDPE                                         r  g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDPE (Prop_fdpe_C_Q)         0.091     3.338 r  g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.764     7.101    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y36         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     0.611 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     1.164    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.217 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.490     1.707    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.251     1.958 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.765     2.723    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.753 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.037     3.790    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.843 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.216     5.059    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     5.089 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.065     6.154    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y36         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.282     5.872    
                         clock uncertainty            0.255     6.127    
    OLOGIC_X0Y36         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.569     6.696    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.696    
                         arrival time                           7.101    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 0.178ns (3.221%)  route 5.348ns (96.779%))
  Logic Levels:           0  
  Clock Path Skew:        4.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.815ns
    Source Clock Delay      (SCD):    6.529ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.862 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867     2.729    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614     3.343 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.373     4.716    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     4.799 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.730     6.529    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X0Y41          FDRE                                         r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.178     6.707 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           5.348    12.055    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X0Y40         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.473     5.138    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.231 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.959     7.190    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.267 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.467     9.734    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     9.827 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.988    11.815    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y40         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.432    11.383    
                         clock uncertainty            0.255    11.638    
    OLOGIC_X0Y40         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                     -0.009    11.629    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        -11.629    
                         arrival time                          12.055    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        5.535ns  (logic 0.206ns (3.722%)  route 5.329ns (96.278%))
  Logic Levels:           0  
  Clock Path Skew:        4.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.815ns
    Source Clock Delay      (SCD):    6.529ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.862 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867     2.729    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614     3.343 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.373     4.716    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     4.799 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.730     6.529    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X2Y41          FDSE                                         r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDSE (Prop_fdse_C_Q)         0.206     6.735 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           5.329    12.063    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X0Y40         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.473     5.138    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.231 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.959     7.190    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.267 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.467     9.734    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     9.827 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.988    11.815    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y40         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.432    11.383    
                         clock uncertainty            0.255    11.638    
    OLOGIC_X0Y40         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.009    11.629    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        -11.629    
                         arrival time                          12.063    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 0.091ns (2.332%)  route 3.811ns (97.668%))
  Logic Levels:           0  
  Clock Path Skew:        2.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.157ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.711     2.445    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.471 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         0.776     3.247    g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X0Y34          FDPE                                         r  g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDPE (Prop_fdpe_C_Q)         0.091     3.338 r  g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.811     7.149    g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X0Y37         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     0.611 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     1.164    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.217 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.490     1.707    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.251     1.958 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.765     2.723    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.753 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.037     3.790    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.843 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.216     5.059    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     5.089 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.068     6.157    g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X0Y37         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.282     5.875    
                         clock uncertainty            0.255     6.130    
    OLOGIC_X0Y37         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.569     6.699    g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -6.699    
                         arrival time                           7.149    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.091ns (2.304%)  route 3.859ns (97.696%))
  Logic Levels:           0  
  Clock Path Skew:        2.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.157ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.711     2.445    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.471 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         0.776     3.247    g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X0Y34          FDPE                                         r  g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDPE (Prop_fdpe_C_Q)         0.091     3.338 r  g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.859     7.196    g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X0Y38         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     0.611 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     1.164    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.217 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.490     1.707    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.251     1.958 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.765     2.723    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.753 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.037     3.790    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.843 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.216     5.059    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     5.089 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.068     6.157    g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X0Y38         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.282     5.875    
                         clock uncertainty            0.255     6.130    
    OLOGIC_X0Y38         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.569     6.699    g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.699    
                         arrival time                           7.196    
  -------------------------------------------------------------------
                         slack                                  0.497    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  PixelClk_int
  To Clock:  PixelClk_int

Setup :            0  Failing Endpoints,  Worst Slack       10.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.537ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (PixelClk_int rise@12.500ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.204ns (12.899%)  route 1.377ns (87.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.867ns = ( 16.367 - 12.500 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.576     4.241    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.204     4.445 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.377     5.822    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/out[0]
    SLICE_X5Y55          FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     12.500    12.500 r  
    AE28                                              0.000    12.500 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    12.500    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803    13.303 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986    14.289    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.362 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867    15.229    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614    15.843 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.524    16.367    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/CLK
    SLICE_X5Y55          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.322    16.689    
                         clock uncertainty           -0.068    16.620    
    SLICE_X5Y55          FDPE (Recov_fdpe_C_PRE)     -0.261    16.359    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         16.359    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                 10.537    

Slack (MET) :             10.553ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (PixelClk_int rise@12.500ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.204ns (13.027%)  route 1.362ns (86.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.867ns = ( 16.367 - 12.500 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.576     4.241    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.204     4.445 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.362     5.807    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/AS[0]
    SLICE_X5Y51          FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     12.500    12.500 r  
    AE28                                              0.000    12.500 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    12.500    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803    13.303 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986    14.289    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.362 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867    15.229    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614    15.843 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.524    16.367    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/CLK
    SLICE_X5Y51          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.322    16.689    
                         clock uncertainty           -0.068    16.620    
    SLICE_X5Y51          FDPE (Recov_fdpe_C_PRE)     -0.261    16.359    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         16.359    
                         arrival time                          -5.807    
  -------------------------------------------------------------------
                         slack                                 10.553    

Slack (MET) :             11.300ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (PixelClk_int rise@12.500ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.204ns (25.270%)  route 0.603ns (74.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 16.365 - 12.500 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.576     4.241    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.204     4.445 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.603     5.048    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/AS[0]
    SLICE_X6Y58          FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     12.500    12.500 r  
    AE28                                              0.000    12.500 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    12.500    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803    13.303 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986    14.289    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.362 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867    15.229    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614    15.843 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.522    16.365    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/CLK
    SLICE_X6Y58          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.322    16.687    
                         clock uncertainty           -0.068    16.618    
    SLICE_X6Y58          FDPE (Recov_fdpe_C_PRE)     -0.270    16.348    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         16.348    
                         arrival time                          -5.048    
  -------------------------------------------------------------------
                         slack                                 11.300    

Slack (MET) :             11.604ns  (required time - arrival time)
  Source:                 g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (PixelClk_int rise@12.500ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.204ns (40.234%)  route 0.303ns (59.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.532ns = ( 19.032 - 12.500 ) 
    Source Clock Delay      (SCD):    7.104ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.473     5.138    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.231 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.873     7.104    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X153Y49        FDPE                                         r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y49        FDPE (Prop_fdpe_C_Q)         0.204     7.308 f  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.303     7.611    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X153Y48        FDCE                                         f  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     12.500    12.500 r  
    AE28                                              0.000    12.500 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    12.500    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803    13.303 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986    14.289    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.362 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867    15.229    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614    15.843 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.373    17.216    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    17.299 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.733    19.032    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X153Y48        FDCE                                         r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.547    19.579    
                         clock uncertainty           -0.068    19.510    
    SLICE_X153Y48        FDCE (Recov_fdce_C_CLR)     -0.295    19.215    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         19.215    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                 11.604    

Slack (MET) :             11.604ns  (required time - arrival time)
  Source:                 g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (PixelClk_int rise@12.500ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.204ns (40.234%)  route 0.303ns (59.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.532ns = ( 19.032 - 12.500 ) 
    Source Clock Delay      (SCD):    7.104ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.473     5.138    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.231 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.873     7.104    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X153Y49        FDPE                                         r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y49        FDPE (Prop_fdpe_C_Q)         0.204     7.308 f  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.303     7.611    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X153Y48        FDCE                                         f  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     12.500    12.500 r  
    AE28                                              0.000    12.500 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    12.500    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803    13.303 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986    14.289    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.362 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867    15.229    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614    15.843 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.373    17.216    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    17.299 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.733    19.032    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X153Y48        FDCE                                         r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.547    19.579    
                         clock uncertainty           -0.068    19.510    
    SLICE_X153Y48        FDCE (Recov_fdce_C_CLR)     -0.295    19.215    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         19.215    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                 11.604    

Slack (MET) :             11.604ns  (required time - arrival time)
  Source:                 g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (PixelClk_int rise@12.500ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.204ns (40.234%)  route 0.303ns (59.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.532ns = ( 19.032 - 12.500 ) 
    Source Clock Delay      (SCD):    7.104ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.473     5.138    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.231 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.873     7.104    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X153Y49        FDPE                                         r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y49        FDPE (Prop_fdpe_C_Q)         0.204     7.308 f  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.303     7.611    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X153Y48        FDCE                                         f  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     12.500    12.500 r  
    AE28                                              0.000    12.500 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    12.500    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803    13.303 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986    14.289    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.362 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867    15.229    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614    15.843 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.373    17.216    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    17.299 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.733    19.032    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X153Y48        FDCE                                         r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.547    19.579    
                         clock uncertainty           -0.068    19.510    
    SLICE_X153Y48        FDCE (Recov_fdce_C_CLR)     -0.295    19.215    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         19.215    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                 11.604    

Slack (MET) :             11.638ns  (required time - arrival time)
  Source:                 g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (PixelClk_int rise@12.500ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.204ns (40.234%)  route 0.303ns (59.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.532ns = ( 19.032 - 12.500 ) 
    Source Clock Delay      (SCD):    7.104ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.473     5.138    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.231 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.873     7.104    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X153Y49        FDPE                                         r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y49        FDPE (Prop_fdpe_C_Q)         0.204     7.308 f  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.303     7.611    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X153Y48        FDPE                                         f  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     12.500    12.500 r  
    AE28                                              0.000    12.500 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    12.500    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803    13.303 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986    14.289    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.362 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867    15.229    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614    15.843 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.373    17.216    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    17.299 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.733    19.032    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X153Y48        FDPE                                         r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.547    19.579    
                         clock uncertainty           -0.068    19.510    
    SLICE_X153Y48        FDPE (Recov_fdpe_C_PRE)     -0.261    19.249    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         19.249    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                 11.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.091ns (39.388%)  route 0.140ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.794ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.711     2.445    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.471 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         0.781     3.252    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X153Y49        FDPE                                         r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y49        FDPE (Prop_fdpe_C_Q)         0.091     3.343 f  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.140     3.483    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X153Y48        FDCE                                         f  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     0.611 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     1.164    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.217 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.490     1.707    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.251     1.958 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.765     2.723    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.753 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.041     3.794    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X153Y48        FDCE                                         r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.528     3.266    
    SLICE_X153Y48        FDCE (Remov_fdce_C_CLR)     -0.107     3.159    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.159    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.091ns (39.388%)  route 0.140ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.794ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.711     2.445    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.471 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         0.781     3.252    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X153Y49        FDPE                                         r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y49        FDPE (Prop_fdpe_C_Q)         0.091     3.343 f  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.140     3.483    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X153Y48        FDCE                                         f  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     0.611 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     1.164    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.217 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.490     1.707    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.251     1.958 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.765     2.723    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.753 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.041     3.794    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X153Y48        FDCE                                         r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.528     3.266    
    SLICE_X153Y48        FDCE (Remov_fdce_C_CLR)     -0.107     3.159    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.159    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.091ns (39.388%)  route 0.140ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.794ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.711     2.445    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.471 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         0.781     3.252    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X153Y49        FDPE                                         r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y49        FDPE (Prop_fdpe_C_Q)         0.091     3.343 f  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.140     3.483    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X153Y48        FDCE                                         f  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     0.611 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     1.164    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.217 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.490     1.707    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.251     1.958 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.765     2.723    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.753 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.041     3.794    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X153Y48        FDCE                                         r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.528     3.266    
    SLICE_X153Y48        FDCE (Remov_fdce_C_CLR)     -0.107     3.159    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.159    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.091ns (39.388%)  route 0.140ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.794ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.711     2.445    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.471 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         0.781     3.252    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X153Y49        FDPE                                         r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y49        FDPE (Prop_fdpe_C_Q)         0.091     3.343 f  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.140     3.483    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X153Y48        FDPE                                         f  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     0.611 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     1.164    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.217 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.490     1.707    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.251     1.958 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.765     2.723    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.753 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.041     3.794    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X153Y48        FDPE                                         r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.528     3.266    
    SLICE_X153Y48        FDPE (Remov_fdpe_C_PRE)     -0.110     3.156    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -3.156    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.091ns (23.618%)  route 0.294ns (76.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.274     2.008    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.091     2.099 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.294     2.393    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/AS[0]
    SLICE_X6Y58          FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     0.611 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     1.164    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.217 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.490     1.707    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.251     1.958 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.312     2.270    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/CLK
    SLICE_X6Y58          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.224     2.046    
    SLICE_X6Y58          FDPE (Remov_fdpe_C_PRE)     -0.090     1.956    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.091ns (10.693%)  route 0.760ns (89.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.274     2.008    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.091     2.099 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.760     2.859    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/AS[0]
    SLICE_X5Y51          FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     0.611 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     1.164    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.217 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.490     1.707    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.251     1.958 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.314     2.272    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/CLK
    SLICE_X5Y51          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.224     2.048    
    SLICE_X5Y51          FDPE (Remov_fdpe_C_PRE)     -0.110     1.938    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.091ns (10.675%)  route 0.761ns (89.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.274     2.008    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.091     2.099 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.761     2.860    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/out[0]
    SLICE_X5Y55          FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     0.611 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     1.164    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.217 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.490     1.707    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.251     1.958 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.313     2.271    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/CLK
    SLICE_X5Y55          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.224     2.047    
    SLICE_X5Y55          FDPE (Remov_fdpe_C_PRE)     -0.110     1.937    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  0.923    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_g2_datapath_clk_wiz_0_0
  To Clock:  clk_out1_g2_datapath_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.349ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@5.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.204ns (34.008%)  route 0.396ns (65.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 3.670 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.893ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.683    -1.893    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X3Y73          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDPE (Prop_fdpe_C_Q)         0.204    -1.689 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.396    -1.294    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X0Y70          FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.552     3.670    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X0Y70          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.581     3.090    
                         clock uncertainty           -0.060     3.029    
    SLICE_X0Y70          FDPE (Recov_fdpe_C_PRE)     -0.261     2.768    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.768    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@5.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.204ns (34.008%)  route 0.396ns (65.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 3.670 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.893ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.683    -1.893    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X3Y73          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDPE (Prop_fdpe_C_Q)         0.204    -1.689 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.396    -1.294    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X0Y70          FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.552     3.670    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X0Y70          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.581     3.090    
                         clock uncertainty           -0.060     3.029    
    SLICE_X0Y70          FDPE (Recov_fdpe_C_PRE)     -0.261     2.768    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.768    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.071ns  (required time - arrival time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@5.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.204ns (36.699%)  route 0.352ns (63.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 3.675 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.887ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.689    -1.887    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X0Y69          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.204    -1.683 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.352    -1.331    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X0Y64          FDCE                                         f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     5.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.557     3.675    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X0Y64          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.581     3.095    
                         clock uncertainty           -0.060     3.034    
    SLICE_X0Y64          FDCE (Recov_fdce_C_CLR)     -0.295     2.739    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.739    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  4.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.091ns (35.151%)  route 0.168ns (64.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.470ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.720    -0.463    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X0Y69          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.091    -0.372 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.168    -0.204    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X0Y64          FDCE                                         f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.963    -0.470    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X0Y64          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism              0.025    -0.446    
    SLICE_X0Y64          FDCE (Remov_fdce_C_CLR)     -0.107    -0.553    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.091ns (32.059%)  route 0.193ns (67.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.476ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.716    -0.467    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X3Y73          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDPE (Prop_fdpe_C_Q)         0.091    -0.376 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.193    -0.183    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X0Y70          FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.957    -0.476    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X0Y70          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism              0.025    -0.452    
    SLICE_X0Y70          FDPE (Remov_fdpe_C_PRE)     -0.110    -0.562    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns - clk_out1_g2_datapath_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.091ns (32.059%)  route 0.193ns (67.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.476ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.716    -0.467    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X3Y73          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDPE (Prop_fdpe_C_Q)         0.091    -0.376 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.193    -0.183    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X0Y70          FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.957    -0.476    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X0Y70          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism              0.025    -0.452    
    SLICE_X0Y70          FDPE (Remov_fdpe_C_PRE)     -0.110    -0.562    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.379    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  PixelClk_int

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.190ns  (logic 0.043ns (1.348%)  route 3.147ns (98.652%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           2.644     2.644    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X0Y34          LUT1 (Prop_lut1_I0_O)        0.043     2.687 f  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1__0/O
                         net (fo=2, routed)           0.503     3.190    g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X0Y34          FDPE                                         f  g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.862 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867     2.729    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614     3.343 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.373     4.716    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     4.799 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.726     6.525    g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X0Y34          FDPE                                         r  g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.190ns  (logic 0.043ns (1.348%)  route 3.147ns (98.652%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           2.644     2.644    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X0Y34          LUT1 (Prop_lut1_I0_O)        0.043     2.687 f  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1__0/O
                         net (fo=2, routed)           0.503     3.190    g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X0Y34          FDPE                                         f  g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.862 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867     2.729    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614     3.343 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.373     4.716    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     4.799 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.726     6.525    g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X0Y34          FDPE                                         r  g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.016ns  (logic 0.043ns (4.234%)  route 0.973ns (95.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           0.656     0.656    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/aRst_n
    SLICE_X153Y49        LUT1 (Prop_lut1_I0_O)        0.043     0.699 f  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.317     1.016    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X153Y49        FDPE                                         f  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.862 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867     2.729    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614     3.343 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.373     4.716    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     4.799 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.733     6.532    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X153Y49        FDPE                                         r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.016ns  (logic 0.043ns (4.234%)  route 0.973ns (95.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           0.656     0.656    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/aRst_n
    SLICE_X153Y49        LUT1 (Prop_lut1_I0_O)        0.043     0.699 f  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.317     1.016    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X153Y49        FDPE                                         f  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.862 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867     2.729    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614     3.343 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.373     4.716    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     4.799 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.733     6.532    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X153Y49        FDPE                                         r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.488ns  (logic 0.000ns (0.000%)  route 0.488ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.488     0.488    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X152Y48        FDRE                                         r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.862 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867     2.729    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614     3.343 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.373     4.716    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     4.799 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.733     6.532    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X152Y48        FDRE                                         r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.000ns (0.000%)  route 0.271ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.271     0.271    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X152Y48        FDRE                                         r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     0.611 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     1.164    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.217 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.490     1.707    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.251     1.958 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.765     2.723    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.753 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.041     3.794    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X152Y48        FDRE                                         r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.028ns (5.021%)  route 0.530ns (94.979%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           0.387     0.387    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/aRst_n
    SLICE_X153Y49        LUT1 (Prop_lut1_I0_O)        0.028     0.415 f  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.143     0.558    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X153Y49        FDPE                                         f  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     0.611 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     1.164    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.217 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.490     1.707    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.251     1.958 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.765     2.723    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.753 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.041     3.794    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X153Y49        FDPE                                         r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.028ns (5.021%)  route 0.530ns (94.979%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           0.387     0.387    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/aRst_n
    SLICE_X153Y49        LUT1 (Prop_lut1_I0_O)        0.028     0.415 f  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.143     0.558    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X153Y49        FDPE                                         f  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     0.611 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     1.164    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.217 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.490     1.707    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.251     1.958 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.765     2.723    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.753 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.041     3.794    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X153Y49        FDPE                                         r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.718ns  (logic 0.028ns (1.629%)  route 1.690ns (98.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.395     1.395    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X0Y34          LUT1 (Prop_lut1_I0_O)        0.028     1.423 f  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1__0/O
                         net (fo=2, routed)           0.295     1.718    g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X0Y34          FDPE                                         f  g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     0.611 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     1.164    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.217 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.490     1.707    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.251     1.958 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.765     2.723    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.753 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.034     3.787    g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X0Y34          FDPE                                         r  g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.718ns  (logic 0.028ns (1.629%)  route 1.690ns (98.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.395     1.395    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X0Y34          LUT1 (Prop_lut1_I0_O)        0.028     1.423 f  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1__0/O
                         net (fo=2, routed)           0.295     1.718    g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X0Y34          FDPE                                         f  g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     0.611 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     1.164    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.217 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.490     1.707    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.251     1.958 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.765     2.723    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.753 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.034     3.787    g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X0Y34          FDPE                                         r  g2_datapath_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  PixelClk_int
  To Clock:  PixelClk_int

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.388ns  (logic 0.204ns (14.702%)  route 1.184ns (85.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.867ns
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.576     4.241    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.204     4.445 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.184     5.628    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/AS[0]
    SLICE_X5Y52          FDCE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.862 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867     2.729    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614     3.343 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.524     3.867    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/CLK
    SLICE_X5Y52          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.388ns  (logic 0.204ns (14.702%)  route 1.184ns (85.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.867ns
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.576     4.241    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.204     4.445 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.184     5.628    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/AS[0]
    SLICE_X5Y52          FDCE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.862 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867     2.729    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614     3.343 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.524     3.867    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/CLK
    SLICE_X5Y52          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.279ns  (logic 0.204ns (15.952%)  route 1.075ns (84.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.576     4.241    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.204     4.445 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.075     5.520    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/AS[0]
    SLICE_X9Y53          FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.862 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867     2.729    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614     3.343 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.578     3.921    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/CLK
    SLICE_X9Y53          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.026ns  (logic 0.204ns (19.879%)  route 0.822ns (80.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.576     4.241    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.204     4.445 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.822     5.267    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/oSyncStages_reg[1][0]
    SLICE_X10Y58         FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.862 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867     2.729    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614     3.343 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.578     3.921    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/CLK
    SLICE_X10Y58         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.913ns  (logic 0.204ns (22.333%)  route 0.709ns (77.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.576     4.241    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.204     4.445 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.709     5.154    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]_0[0]
    SLICE_X8Y59          FDCE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.862 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867     2.729    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614     3.343 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.576     3.919    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/CLK
    SLICE_X8Y59          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.913ns  (logic 0.204ns (22.333%)  route 0.709ns (77.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.576     4.241    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.204     4.445 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.709     5.154    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]_0[0]
    SLICE_X8Y59          FDCE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.862 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867     2.729    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614     3.343 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.576     3.919    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/CLK
    SLICE_X8Y59          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.512ns  (logic 0.204ns (39.808%)  route 0.308ns (60.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.576     4.241    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.204     4.445 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.308     4.753    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/AS[0]
    SLICE_X5Y61          FDCE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.862 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867     2.729    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614     3.343 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.520     3.863    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/CLK
    SLICE_X5Y61          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.512ns  (logic 0.204ns (39.808%)  route 0.308ns (60.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.576     4.241    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.204     4.445 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.308     4.753    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/AS[0]
    SLICE_X5Y61          FDCE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.862 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867     2.729    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614     3.343 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.520     3.863    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/CLK
    SLICE_X5Y61          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.512ns  (logic 0.204ns (39.808%)  route 0.308ns (60.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.576     4.241    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.204     4.445 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.308     4.753    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/AS[0]
    SLICE_X5Y61          FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.862 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867     2.729    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614     3.343 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.520     3.863    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/CLK
    SLICE_X5Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.091ns (38.002%)  route 0.148ns (61.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.274     2.008    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.091     2.099 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.148     2.247    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/AS[0]
    SLICE_X5Y61          FDCE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     0.611 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     1.164    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.217 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.490     1.707    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.251     1.958 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.311     2.269    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/CLK
    SLICE_X5Y61          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.091ns (38.002%)  route 0.148ns (61.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.274     2.008    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.091     2.099 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.148     2.247    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/AS[0]
    SLICE_X5Y61          FDCE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     0.611 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     1.164    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.217 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.490     1.707    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.251     1.958 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.311     2.269    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/CLK
    SLICE_X5Y61          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.091ns (38.002%)  route 0.148ns (61.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.274     2.008    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.091     2.099 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.148     2.247    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/AS[0]
    SLICE_X5Y61          FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     0.611 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     1.164    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.217 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.490     1.707    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.251     1.958 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.311     2.269    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/CLK
    SLICE_X5Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.091ns (19.344%)  route 0.379ns (80.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.274     2.008    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.091     2.099 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.379     2.478    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]_0[0]
    SLICE_X8Y59          FDCE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     0.611 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     1.164    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.217 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.490     1.707    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.251     1.958 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.341     2.299    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/CLK
    SLICE_X8Y59          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.091ns (19.344%)  route 0.379ns (80.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.274     2.008    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.091     2.099 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.379     2.478    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]_0[0]
    SLICE_X8Y59          FDCE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     0.611 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     1.164    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.217 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.490     1.707    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.251     1.958 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.341     2.299    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/CLK
    SLICE_X8Y59          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.091ns (16.876%)  route 0.448ns (83.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.274     2.008    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.091     2.099 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.448     2.547    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/oSyncStages_reg[1][0]
    SLICE_X10Y58         FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     0.611 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     1.164    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.217 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.490     1.707    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.251     1.958 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.344     2.302    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/CLK
    SLICE_X10Y58         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.091ns (13.625%)  route 0.577ns (86.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.274     2.008    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.091     2.099 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.577     2.675    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/AS[0]
    SLICE_X9Y53          FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     0.611 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     1.164    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.217 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.490     1.707    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.251     1.958 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.342     2.300    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/CLK
    SLICE_X9Y53          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.091ns (11.980%)  route 0.669ns (88.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.274     2.008    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.091     2.099 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.669     2.767    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/AS[0]
    SLICE_X5Y52          FDCE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     0.611 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     1.164    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.217 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.490     1.707    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.251     1.958 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.314     2.272    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/CLK
    SLICE_X5Y52          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.091ns (11.980%)  route 0.669ns (88.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.274     2.008    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.091     2.099 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.669     2.767    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/AS[0]
    SLICE_X5Y52          FDCE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     0.611 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     1.164    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.217 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.490     1.707    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.251     1.958 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.314     2.272    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/CLK
    SLICE_X5Y52          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_g2_datapath_clk_wiz_0_0
  To Clock:  PixelClk_int

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.159ns (26.556%)  route 0.440ns (73.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.148ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.963    -0.470    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X0Y64          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDCE (Prop_fdce_C_Q)         0.124    -0.346 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/Q
                         net (fo=1, routed)           0.268    -0.078    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aPixelClkLckd
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.035    -0.043 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aRst_int_inferred_i_1__0/O
                         net (fo=2, routed)           0.172     0.128    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X0Y61          FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.274     2.008    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.159ns (26.556%)  route 0.440ns (73.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.148ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.963    -0.470    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X0Y64          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDCE (Prop_fdce_C_Q)         0.124    -0.346 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/Q
                         net (fo=1, routed)           0.268    -0.078    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aPixelClkLckd
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.035    -0.043 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aRst_int_inferred_i_1__0/O
                         net (fo=2, routed)           0.172     0.128    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X0Y61          FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.274     2.008    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.147ns (42.648%)  route 0.198ns (57.352%))
  Logic Levels:           0  
  Clock Path Skew:        2.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.148ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.934    -0.499    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/RefClk
    SLICE_X8Y60          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDCE (Prop_fdce_C_Q)         0.147    -0.352 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.198    -0.155    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X8Y59          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.303     2.037    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/CLK
    SLICE_X8Y59          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.147ns (55.366%)  route 0.119ns (44.634%))
  Logic Levels:           0  
  Clock Path Skew:        2.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.148ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.967    -0.466    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/RefClk
    SLICE_X6Y53          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDCE (Prop_fdce_C_Q)         0.147    -0.319 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.119    -0.201    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X5Y52          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.277     2.011    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/CLK
    SLICE_X5Y52          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.147ns (55.366%)  route 0.119ns (44.634%))
  Logic Levels:           0  
  Clock Path Skew:        2.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.148ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.963    -0.470    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/RefClk
    SLICE_X6Y62          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDCE (Prop_fdce_C_Q)         0.147    -0.323 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.119    -0.205    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X5Y61          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.274     2.008    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/CLK
    SLICE_X5Y61          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.371ns  (logic 0.206ns (55.600%)  route 0.165ns (44.400%))
  Logic Levels:           0  
  Clock Path Skew:        5.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.242ns
    Source Clock Delay      (SCD):    -1.325ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.148ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.557    -1.325    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/RefClk
    SLICE_X6Y62          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDCE (Prop_fdce_C_Q)         0.206    -1.119 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.165    -0.954    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X5Y61          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.577     4.242    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/CLK
    SLICE_X5Y61          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.371ns  (logic 0.206ns (55.600%)  route 0.165ns (44.400%))
  Logic Levels:           0  
  Clock Path Skew:        5.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.246ns
    Source Clock Delay      (SCD):    -1.321ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.148ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.561    -1.321    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/RefClk
    SLICE_X6Y53          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDCE (Prop_fdce_C_Q)         0.206    -1.115 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.165    -0.950    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X5Y52          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.581     4.246    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/CLK
    SLICE_X5Y52          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.483ns  (logic 0.206ns (42.678%)  route 0.277ns (57.322%))
  Logic Levels:           0  
  Clock Path Skew:        5.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.301ns
    Source Clock Delay      (SCD):    -1.378ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.148ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.504    -1.378    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/RefClk
    SLICE_X8Y60          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDCE (Prop_fdce_C_Q)         0.206    -1.172 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.277    -0.895    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X8Y59          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.636     4.301    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/CLK
    SLICE_X8Y59          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.849ns  (logic 0.214ns (25.214%)  route 0.635ns (74.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.241ns
    Source Clock Delay      (SCD):    -1.325ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.148ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.557    -1.325    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X0Y64          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDCE (Prop_fdce_C_Q)         0.178    -1.147 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/Q
                         net (fo=1, routed)           0.371    -0.776    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aPixelClkLckd
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.036    -0.740 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aRst_int_inferred_i_1__0/O
                         net (fo=2, routed)           0.264    -0.476    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X0Y61          FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.576     4.241    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.849ns  (logic 0.214ns (25.214%)  route 0.635ns (74.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.241ns
    Source Clock Delay      (SCD):    -1.325ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.148ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.557    -1.325    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X0Y64          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDCE (Prop_fdce_C_Q)         0.178    -1.147 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/Q
                         net (fo=1, routed)           0.371    -0.776    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aPixelClkLckd
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.036    -0.740 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/aRst_int_inferred_i_1__0/O
                         net (fo=2, routed)           0.264    -0.476    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X0Y61          FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.576     4.241    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_g2_datapath_clk_wiz_0_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.782ns  (logic 0.043ns (1.137%)  route 3.739ns (98.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           3.388     3.388    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/aRst_n
    SLICE_X3Y73          LUT1 (Prop_lut1_I0_O)        0.043     3.431 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/aRst_int_inferred_i_1__1/O
                         net (fo=2, routed)           0.351     3.782    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X3Y73          FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.548    -1.334    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X3Y73          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.782ns  (logic 0.043ns (1.137%)  route 3.739ns (98.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           3.388     3.388    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/aRst_n
    SLICE_X3Y73          LUT1 (Prop_lut1_I0_O)        0.043     3.431 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/aRst_int_inferred_i_1__1/O
                         net (fo=2, routed)           0.351     3.782    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X3Y73          FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.548    -1.334    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X3Y73          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                            (internal pin)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.016ns  (logic 0.043ns (4.234%)  route 0.973ns (95.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y1      IDELAYCTRL                   0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                         net (fo=1, routed)           0.654     0.654    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aDlyLckd
    SLICE_X0Y69          LUT1 (Prop_lut1_I0_O)        0.043     0.697 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.319     1.016    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/AS[0]
    SLICE_X0Y69          FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.553    -1.329    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X0Y69          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                            (internal pin)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.016ns  (logic 0.043ns (4.234%)  route 0.973ns (95.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y1      IDELAYCTRL                   0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                         net (fo=1, routed)           0.654     0.654    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aDlyLckd
    SLICE_X0Y69          LUT1 (Prop_lut1_I0_O)        0.043     0.697 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.319     1.016    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/AS[0]
    SLICE_X0Y69          FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.553    -1.329    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X0Y69          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                            (internal pin)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.537ns  (logic 0.028ns (5.218%)  route 0.509ns (94.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y1      IDELAYCTRL                   0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                         net (fo=1, routed)           0.364     0.364    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aDlyLckd
    SLICE_X0Y69          LUT1 (Prop_lut1_I0_O)        0.028     0.392 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.145     0.537    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/AS[0]
    SLICE_X0Y69          FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.958    -0.475    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X0Y69          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                            (internal pin)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.537ns  (logic 0.028ns (5.218%)  route 0.509ns (94.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y1      IDELAYCTRL                   0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                         net (fo=1, routed)           0.364     0.364    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aDlyLckd
    SLICE_X0Y69          LUT1 (Prop_lut1_I0_O)        0.028     0.392 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.145     0.537    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/AS[0]
    SLICE_X0Y69          FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.958    -0.475    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X0Y69          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.053ns  (logic 0.028ns (1.364%)  route 2.025ns (98.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           1.869     1.869    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/aRst_n
    SLICE_X3Y73          LUT1 (Prop_lut1_I0_O)        0.028     1.897 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/aRst_int_inferred_i_1__1/O
                         net (fo=2, routed)           0.156     2.053    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X3Y73          FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.953    -0.480    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X3Y73          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.053ns  (logic 0.028ns (1.364%)  route 2.025ns (98.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           1.869     1.869    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/aRst_n
    SLICE_X3Y73          LUT1 (Prop_lut1_I0_O)        0.028     1.897 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/aRst_int_inferred_i_1__1/O
                         net (fo=2, routed)           0.156     2.053    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X3Y73          FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.953    -0.480    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X3Y73          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  PixelClk_int
  To Clock:  clk_out1_g2_datapath_clk_wiz_0_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.279ns  (logic 0.204ns (15.952%)  route 1.075ns (84.048%))
  Logic Levels:           0  
  Clock Path Skew:        -5.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.148ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.576     4.241    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.204     4.445 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.075     5.520    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X8Y53          FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.507    -1.375    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X8Y53          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.279ns  (logic 0.204ns (15.952%)  route 1.075ns (84.048%))
  Logic Levels:           0  
  Clock Path Skew:        -5.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.148ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.576     4.241    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.204     4.445 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.075     5.520    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X8Y53          FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.507    -1.375    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X8Y53          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.213ns  (logic 0.204ns (16.814%)  route 1.009ns (83.186%))
  Logic Levels:           0  
  Clock Path Skew:        -5.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.148ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.576     4.241    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.204     4.445 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.009     5.454    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/AS[0]
    SLICE_X6Y53          FDCE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.561    -1.321    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/RefClk
    SLICE_X6Y53          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.042ns  (logic 0.204ns (19.570%)  route 0.838ns (80.430%))
  Logic Levels:           0  
  Clock Path Skew:        -5.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.148ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.576     4.241    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.204     4.445 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.838     5.283    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]_0[0]
    SLICE_X8Y58          FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.505    -1.377    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X8Y58          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.042ns  (logic 0.204ns (19.570%)  route 0.838ns (80.430%))
  Logic Levels:           0  
  Clock Path Skew:        -5.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.148ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.576     4.241    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.204     4.445 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.838     5.283    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]_0[0]
    SLICE_X8Y58          FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.505    -1.377    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X8Y58          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.877ns  (logic 0.204ns (23.257%)  route 0.673ns (76.743%))
  Logic Levels:           0  
  Clock Path Skew:        -5.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.148ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.576     4.241    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.204     4.445 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.673     5.118    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/AS[0]
    SLICE_X6Y62          FDCE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.557    -1.325    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/RefClk
    SLICE_X6Y62          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.828ns  (logic 0.204ns (24.625%)  route 0.624ns (75.375%))
  Logic Levels:           0  
  Clock Path Skew:        -5.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.148ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.576     4.241    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.204     4.445 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.624     5.069    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/oSyncStages_reg[1][0]
    SLICE_X8Y60          FDCE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.504    -1.378    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/RefClk
    SLICE_X8Y60          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.707ns  (logic 0.259ns (36.635%)  route 0.448ns (63.365%))
  Logic Levels:           0  
  Clock Path Skew:        -5.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns
    Source Clock Delay      (SCD):    4.303ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.148ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.638     4.303    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/CLK
    SLICE_X10Y58         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         FDPE (Prop_fdpe_C_Q)         0.259     4.562 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/Q
                         net (fo=1, routed)           0.448     5.010    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/D[0]
    SLICE_X8Y58          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.505    -1.377    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X8Y58          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.204ns (28.827%)  route 0.504ns (71.173%))
  Logic Levels:           0  
  Clock Path Skew:        -5.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.148ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.576     4.241    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.204     4.445 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.504     4.948    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X6Y61          FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.557    -1.325    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X6Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.204ns (28.827%)  route 0.504ns (71.173%))
  Logic Levels:           0  
  Clock Path Skew:        -5.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.148ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.576     4.241    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.204     4.445 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.504     4.948    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X6Y61          FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.557    -1.325    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X6Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.334%)  route 0.148ns (59.666%))
  Logic Levels:           0  
  Clock Path Skew:        -2.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.148ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.274     2.008    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/CLK
    SLICE_X5Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDPE (Prop_fdpe_C_Q)         0.100     2.108 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/Q
                         net (fo=1, routed)           0.148     2.255    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/D[0]
    SLICE_X6Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.965    -0.468    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X6Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.172%)  route 0.149ns (59.828%))
  Logic Levels:           0  
  Clock Path Skew:        -2.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.148ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.304     2.038    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/CLK
    SLICE_X9Y53          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDPE (Prop_fdpe_C_Q)         0.100     2.138 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/Q
                         net (fo=1, routed)           0.149     2.286    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/D[0]
    SLICE_X8Y53          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.936    -0.497    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X8Y53          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.091ns (27.110%)  route 0.245ns (72.890%))
  Logic Levels:           0  
  Clock Path Skew:        -2.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.148ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.274     2.008    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.091     2.099 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.245     2.343    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X6Y61          FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.965    -0.468    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X6Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.091ns (27.110%)  route 0.245ns (72.890%))
  Logic Levels:           0  
  Clock Path Skew:        -2.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.148ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.274     2.008    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.091     2.099 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.245     2.343    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X6Y61          FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.965    -0.468    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X6Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.118ns (33.430%)  route 0.235ns (66.570%))
  Logic Levels:           0  
  Clock Path Skew:        -2.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.148ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.305     2.039    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/CLK
    SLICE_X10Y58         FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         FDPE (Prop_fdpe_C_Q)         0.118     2.157 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/Q
                         net (fo=1, routed)           0.235     2.391    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/D[0]
    SLICE_X8Y58          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.935    -0.498    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X8Y58          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.091ns (21.390%)  route 0.334ns (78.610%))
  Logic Levels:           0  
  Clock Path Skew:        -2.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.148ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.274     2.008    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.091     2.099 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.334     2.433    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/oSyncStages_reg[1][0]
    SLICE_X8Y60          FDCE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.934    -0.499    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/RefClk
    SLICE_X8Y60          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.474ns  (logic 0.091ns (19.192%)  route 0.383ns (80.808%))
  Logic Levels:           0  
  Clock Path Skew:        -2.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.470ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.148ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.274     2.008    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.091     2.099 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.383     2.482    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/AS[0]
    SLICE_X6Y62          FDCE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.963    -0.470    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/RefClk
    SLICE_X6Y62          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.091ns (16.839%)  route 0.449ns (83.161%))
  Logic Levels:           0  
  Clock Path Skew:        -2.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.148ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.274     2.008    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.091     2.099 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.449     2.548    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]_0[0]
    SLICE_X8Y58          FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.935    -0.498    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X8Y58          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.091ns (16.839%)  route 0.449ns (83.161%))
  Logic Levels:           0  
  Clock Path Skew:        -2.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.148ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.274     2.008    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.091     2.099 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.449     2.548    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]_0[0]
    SLICE_X8Y58          FDPE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.935    -0.498    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X8Y58          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.091ns (13.637%)  route 0.576ns (86.363%))
  Logic Levels:           0  
  Clock Path Skew:        -2.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.148ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.274     2.008    g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y61          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_fdpe_C_Q)         0.091     2.099 f  g2_datapath_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.576     2.675    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/AS[0]
    SLICE_X6Y53          FDCE                                         f  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.967    -0.466    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/RefClk
    SLICE_X6Y53          FDCE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.012ns  (logic 0.000ns (0.000%)  route 0.012ns (99.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN fall edge)    6.250     6.250 f  
    AE28                                              0.000     6.250 f  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     6.250    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     7.136 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     8.217    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.077     8.294 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.012     8.306    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKFBIN
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN rise edge)    0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.005     1.083    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKFBIN
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN_1'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.012ns  (logic 0.000ns (0.000%)  route 0.012ns (99.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN_1 fall edge)
                                                      6.250     6.250 f  
    AE28                                              0.000     6.250 f  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     6.250    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     7.136 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     8.217    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     8.294 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     9.265    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     9.915 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.473    11.388    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    11.481 f  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.959    13.440    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.077    13.517 f  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.012    13.529    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN_1'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN_1 rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.711     2.445    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.471 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         0.767     3.238    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     3.288 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.005     3.293    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SerialClkIO
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            hdmi_out_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.965ns  (logic 1.965ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.473     5.138    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.231 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.959     7.190    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.267 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.467     9.734    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     9.827 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.985    11.812    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X0Y36         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y36         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.366    12.178 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.000    12.178    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    AB24                 OBUFDS (Prop_obufds_I_OB)    1.599    13.776 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000    13.776    hdmi_out_data_n[2]
    AC25                                                              r  hdmi_out_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            hdmi_out_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.965ns  (logic 1.965ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.473     5.138    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.231 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.959     7.190    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.267 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.467     9.734    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     9.827 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.985    11.812    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X0Y36         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y36         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.366    12.178 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.000    12.178    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    AB24                 OBUFDS (Prop_obufds_I_O)     1.599    13.776 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000    13.776    hdmi_out_data_p[2]
    AB24                                                              r  hdmi_out_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            hdmi_out_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.953ns  (logic 1.953ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.473     5.138    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.231 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.959     7.190    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.267 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.467     9.734    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     9.827 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.988    11.815    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X0Y42         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y42         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.366    12.181 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.000    12.181    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    AA22                 OBUFDS (Prop_obufds_I_OB)    1.587    13.768 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000    13.768    hdmi_out_data_n[1]
    AA23                                                              r  hdmi_out_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            hdmi_out_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.953ns  (logic 1.953ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.473     5.138    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.231 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.959     7.190    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.267 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.467     9.734    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     9.827 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.988    11.815    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X0Y42         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y42         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.366    12.181 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.000    12.181    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    AA22                 OBUFDS (Prop_obufds_I_O)     1.587    13.768 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000    13.768    hdmi_out_data_p[1]
    AA22                                                              r  hdmi_out_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            hdmi_out_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.938ns  (logic 1.938ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.473     5.138    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.231 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.959     7.190    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.267 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.467     9.734    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     9.827 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.987    11.814    g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X0Y38         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y38         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.366    12.180 r  g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.000    12.180    g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    AA20                 OBUFDS (Prop_obufds_I_OB)    1.572    13.752 r  g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000    13.752    hdmi_out_clk_n
    AB20                                                              r  hdmi_out_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            hdmi_out_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.938ns  (logic 1.938ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.473     5.138    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.231 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.959     7.190    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.267 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.467     9.734    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     9.827 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.987    11.814    g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X0Y38         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y38         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.366    12.180 r  g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.000    12.180    g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    AA20                 OBUFDS (Prop_obufds_I_O)     1.572    13.752 r  g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000    13.752    hdmi_out_clk_p
    AA20                                                              r  hdmi_out_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            hdmi_out_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.937ns  (logic 1.937ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.473     5.138    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.231 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.959     7.190    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.267 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.467     9.734    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     9.827 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.988    11.815    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X0Y40         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y40         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.366    12.181 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.000    12.181    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    AC20                 OBUFDS (Prop_obufds_I_OB)    1.571    13.752 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000    13.752    hdmi_out_data_n[0]
    AC21                                                              r  hdmi_out_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            hdmi_out_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.937ns  (logic 1.937ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.081     1.967    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.044 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.971     3.015    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.650     3.665 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         1.473     5.138    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.231 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.959     7.190    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.267 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.467     9.734    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     9.827 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.988    11.815    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X0Y40         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y40         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.366    12.181 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.000    12.181    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    AC20                 OBUFDS (Prop_obufds_I_O)     1.571    13.752 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000    13.752    hdmi_out_data_p[0]
    AC20                                                              r  hdmi_out_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            hdmi_out_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.091ns  (logic 1.091ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.711     2.445    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.471 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         0.767     3.238    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.288 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.145     4.433    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.459 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.800     5.259    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X0Y40         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y40         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     5.451 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.000     5.451    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    AC20                 OBUFDS (Prop_obufds_I_OB)    0.899     6.349 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     6.349    hdmi_out_data_n[0]
    AC21                                                              r  hdmi_out_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            hdmi_out_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.091ns  (logic 1.091ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.711     2.445    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.471 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         0.767     3.238    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.288 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.145     4.433    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.459 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.800     5.259    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X0Y40         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y40         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     5.451 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.000     5.451    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    AC20                 OBUFDS (Prop_obufds_I_O)     0.899     6.349 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     6.349    hdmi_out_data_p[0]
    AC20                                                              r  hdmi_out_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            hdmi_out_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.092ns  (logic 1.092ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.711     2.445    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.471 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         0.767     3.238    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.288 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.145     4.433    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.459 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.800     5.259    g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X0Y38         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y38         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     5.451 r  g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.000     5.451    g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    AA20                 OBUFDS (Prop_obufds_I_OB)    0.900     6.351 r  g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     6.351    hdmi_out_clk_n
    AB20                                                              r  hdmi_out_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            hdmi_out_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.092ns  (logic 1.092ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.711     2.445    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.471 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         0.767     3.238    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.288 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.145     4.433    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.459 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.800     5.259    g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X0Y38         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y38         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     5.451 r  g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.000     5.451    g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    AA20                 OBUFDS (Prop_obufds_I_O)     0.900     6.351 r  g2_datapath_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     6.351    hdmi_out_clk_p
    AA20                                                              r  hdmi_out_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            hdmi_out_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.107ns  (logic 1.107ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.711     2.445    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.471 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         0.767     3.238    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.288 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.145     4.433    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.459 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.801     5.260    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X0Y42         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y42         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     5.452 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.000     5.452    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    AA22                 OBUFDS (Prop_obufds_I_OB)    0.915     6.366 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     6.366    hdmi_out_data_n[1]
    AA23                                                              r  hdmi_out_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            hdmi_out_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.107ns  (logic 1.107ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.711     2.445    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.471 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         0.767     3.238    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.288 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.145     4.433    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.459 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.801     5.260    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X0Y42         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y42         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     5.452 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.000     5.452    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    AA22                 OBUFDS (Prop_obufds_I_O)     0.915     6.366 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     6.366    hdmi_out_data_p[1]
    AA22                                                              r  hdmi_out_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            hdmi_out_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.118ns  (logic 1.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.711     2.445    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.471 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         0.767     3.238    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.288 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.145     4.433    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.459 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.798     5.257    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X0Y36         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y36         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     5.449 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.000     5.449    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    AB24                 OBUFDS (Prop_obufds_I_OB)    0.926     6.375 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     6.375    hdmi_out_data_n[2]
    AC25                                                              r  hdmi_out_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            hdmi_out_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.118ns  (logic 1.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.525     0.525 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.503     1.028    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.078 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.433     1.511    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.223     1.734 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.711     2.445    g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.471 r  g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         0.767     3.238    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.288 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.145     4.433    g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.459 r  g2_datapath_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.798     5.257    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X0Y36         OSERDESE2                                    r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y36         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     5.449 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.000     5.449    g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    AB24                 OBUFDS (Prop_obufds_I_O)     0.926     6.375 r  g2_datapath_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     6.375    hdmi_out_data_p[2]
    AB24                                                              r  hdmi_out_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_g2_datapath_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_in_ddc_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.475ns  (logic 3.487ns (53.852%)  route 2.988ns (46.148%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.524    -2.052    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X2Y112         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.259    -1.793 f  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=18, routed)          0.817    -0.977    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X2Y110         LUT4 (Prop_lut4_I1_O)        0.047    -0.930 f  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SDA_T_INST_0/O
                         net (fo=1, routed)           2.171     1.242    hdmi_in_ddc_sda_iobuf/T
    AJ29                 OBUFT (TriStatE_obuft_T_O)
                                                      3.181     4.422 r  hdmi_in_ddc_sda_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     4.422    hdmi_in_ddc_sda_io
    AJ29                                                              r  hdmi_in_ddc_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_g2_datapath_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.897ns  (logic 0.030ns (1.581%)  route 1.867ns (98.419%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    AD12                                              0.000     2.500 f  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.500    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.970 f  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     3.523    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     0.030 f  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     1.037    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.067 f  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.860     1.927    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    IDELAYCTRL_X0Y1      IDELAYCTRL                                   f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_g2_datapath_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.427ns  (logic 0.083ns (2.422%)  route 3.344ns (97.578%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.339    -1.543    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    IDELAYCTRL_X0Y1      IDELAYCTRL                                   r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_in_ddc_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.858ns  (logic 0.514ns (27.662%)  route 1.344ns (72.338%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.672    -0.511    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X4Y110         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.100    -0.411 r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/Q
                         net (fo=19, routed)          0.201    -0.210    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[0]
    SLICE_X2Y110         LUT4 (Prop_lut4_I2_O)        0.029    -0.181 r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SDA_T_INST_0/O
                         net (fo=1, routed)           1.143     0.963    hdmi_in_ddc_sda_iobuf/T
    AJ29                 OBUFT (TriStatD_obuft_T_O)
                                                      0.385     1.348 r  hdmi_in_ddc_sda_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     1.348    hdmi_in_ddc_sda_io
    AJ29                                                              r  hdmi_in_ddc_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_g2_datapath_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_g2_datapath_clk_wiz_0_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.866ns  (logic 3.313ns (42.124%)  route 4.553ns (57.876%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_g2_datapath_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    AD12                                              0.000    50.000 f  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    50.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    50.906 f  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    51.987    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    44.201 f  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    46.331    g2_datapath_i/clk_wiz_0/inst/clk_out2_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.424 f  g2_datapath_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.423    48.846    led2_OBUF
    V20                  OBUF (Prop_obuf_I_O)         3.220    52.067 f  led2_OBUF_inst/O
                         net (fo=0)                   0.000    52.067    led2
    V20                                                               f  led2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_g2_datapath_clk_wiz_0_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.147ns  (logic 1.355ns (43.064%)  route 1.792ns (56.936%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.149 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.209    g2_datapath_i/clk_wiz_0/inst/clk_out2_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  g2_datapath_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.852    -0.331    led2_OBUF
    V20                  OBUF (Prop_obuf_I_O)         1.329     0.998 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000     0.998    led2
    V20                                                               r  led2 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_g2_datapath_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_g2_datapath_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 0.030ns (1.504%)  route 1.965ns (98.496%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_g2_datapath_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    AD12                                              0.000     2.500 f  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.500    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.970 f  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     3.523    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.493     0.030 f  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.007     1.037    g2_datapath_i/clk_wiz_0/inst/clkfbout_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.067 f  g2_datapath_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.958     2.025    g2_datapath_i/clk_wiz_0/inst/clkfbout_buf_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_g2_datapath_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.694ns  (logic 0.083ns (2.247%)  route 3.611ns (97.753%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clkfbout_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.606    -1.276    g2_datapath_i/clk_wiz_0/inst/clkfbout_buf_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_OUT_5x_hdmi_clk

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_in_data_p[2]
                            (input port)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by CLK_OUT_5x_hdmi_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.565ns  (logic 1.565ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        3.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 5.237 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH26                                              0.000     0.000 r  hdmi_in_data_p[2] (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/TMDS_Data_p[0]
    AH26                 IBUFDS (Prop_ibufds_I_O)     0.899     0.899 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/InputBuffer/O
                         net (fo=1, routed)           0.000     0.899    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/sDataIn
    IDELAY_X0Y56         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.565 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/InputDelay/DATAOUT
                         net (fo=1, routed)           0.000     1.565    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/sDataInDly
    ILOGIC_X0Y56         ISERDESE2                                    r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT_5x_hdmi_clk fall edge)
                                                      1.250     1.250 f  
    AE28                                              0.000     1.250 f  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     1.250    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803     2.053 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986     3.039    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.112 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.802     3.914    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFIO_X0Y6           BUFIO (Prop_bufio_I_O)       1.033     4.947 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/SerialClkBuffer/O
                         net (fo=12, routed)          0.290     5.237    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/CLKB
    ILOGIC_X0Y56         ISERDESE2                                    r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 hdmi_in_data_p[0]
                            (input port)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by CLK_OUT_5x_hdmi_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.561ns  (logic 1.561ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        3.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 5.239 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ26                                              0.000     0.000 r  hdmi_in_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/TMDS_Data_p[0]
    AJ26                 IBUFDS (Prop_ibufds_I_O)     0.895     0.895 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/InputBuffer/O
                         net (fo=1, routed)           0.000     0.895    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/sDataIn
    IDELAY_X0Y52         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.561 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/InputDelay/DATAOUT
                         net (fo=1, routed)           0.000     1.561    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/sDataInDly
    ILOGIC_X0Y52         ISERDESE2                                    r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT_5x_hdmi_clk fall edge)
                                                      1.250     1.250 f  
    AE28                                              0.000     1.250 f  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     1.250    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803     2.053 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986     3.039    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.112 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.802     3.914    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFIO_X0Y6           BUFIO (Prop_bufio_I_O)       1.033     4.947 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/SerialClkBuffer/O
                         net (fo=12, routed)          0.292     5.239    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/CLKB
    ILOGIC_X0Y52         ISERDESE2                                    r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 hdmi_in_data_p[1]
                            (input port)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by CLK_OUT_5x_hdmi_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.543ns  (logic 1.543ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        3.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 5.237 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AG27                                              0.000     0.000 r  hdmi_in_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/TMDS_Data_p[0]
    AG27                 IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/InputBuffer/O
                         net (fo=1, routed)           0.000     0.877    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/sDataIn
    IDELAY_X0Y58         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.543 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/InputDelay/DATAOUT
                         net (fo=1, routed)           0.000     1.543    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/sDataInDly
    ILOGIC_X0Y58         ISERDESE2                                    r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT_5x_hdmi_clk fall edge)
                                                      1.250     1.250 f  
    AE28                                              0.000     1.250 f  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     1.250    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803     2.053 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986     3.039    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.112 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.802     3.914    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFIO_X0Y6           BUFIO (Prop_bufio_I_O)       1.033     4.947 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/SerialClkBuffer/O
                         net (fo=12, routed)          0.290     5.237    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/CLKB
    ILOGIC_X0Y58         ISERDESE2                                    r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLKB  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_in_data_p[1]
                            (input port)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by CLK_OUT_5x_hdmi_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.779ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        2.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns = ( 3.572 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AG27                                              0.000     0.000 r  hdmi_in_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/TMDS_Data_p[0]
    AG27                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/InputBuffer/O
                         net (fo=1, routed)           0.000     0.515    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/sDataIn
    IDELAY_X0Y58         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.779 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/InputDelay/DATAOUT
                         net (fo=1, routed)           0.000     0.779    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/sDataInDly
    ILOGIC_X0Y58         ISERDESE2                                    r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT_5x_hdmi_clk fall edge)
                                                      1.250     1.250 f  
    AE28                                              0.000     1.250 f  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     1.250    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     1.861 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     2.414    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.467 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.457     2.924    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFIO_X0Y6           BUFIO (Prop_bufio_I_O)       0.506     3.430 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/SerialClkBuffer/O
                         net (fo=12, routed)          0.142     3.572    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/CLKB
    ILOGIC_X0Y58         ISERDESE2                                    r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 hdmi_in_data_p[0]
                            (input port)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by CLK_OUT_5x_hdmi_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.797ns  (logic 0.797ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        2.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns = ( 3.574 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ26                                              0.000     0.000 r  hdmi_in_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/TMDS_Data_p[0]
    AJ26                 IBUFDS (Prop_ibufds_I_O)     0.533     0.533 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/InputBuffer/O
                         net (fo=1, routed)           0.000     0.533    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/sDataIn
    IDELAY_X0Y52         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.797 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/InputDelay/DATAOUT
                         net (fo=1, routed)           0.000     0.797    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/sDataInDly
    ILOGIC_X0Y52         ISERDESE2                                    r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT_5x_hdmi_clk fall edge)
                                                      1.250     1.250 f  
    AE28                                              0.000     1.250 f  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     1.250    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     1.861 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     2.414    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.467 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.457     2.924    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFIO_X0Y6           BUFIO (Prop_bufio_I_O)       0.506     3.430 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/SerialClkBuffer/O
                         net (fo=12, routed)          0.144     3.574    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/CLKB
    ILOGIC_X0Y52         ISERDESE2                                    r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 hdmi_in_data_p[2]
                            (input port)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by CLK_OUT_5x_hdmi_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.802ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        2.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns = ( 3.572 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH26                                              0.000     0.000 r  hdmi_in_data_p[2] (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/TMDS_Data_p[0]
    AH26                 IBUFDS (Prop_ibufds_I_O)     0.538     0.538 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/InputBuffer/O
                         net (fo=1, routed)           0.000     0.538    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/sDataIn
    IDELAY_X0Y56         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.802 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/InputDelay/DATAOUT
                         net (fo=1, routed)           0.000     0.802    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/sDataInDly
    ILOGIC_X0Y56         ISERDESE2                                    r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT_5x_hdmi_clk fall edge)
                                                      1.250     1.250 f  
    AE28                                              0.000     1.250 f  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     1.250    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     1.861 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     2.414    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.467 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.457     2.924    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFIO_X0Y6           BUFIO (Prop_bufio_I_O)       0.506     3.430 f  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/SerialClkBuffer/O
                         net (fo=12, routed)          0.142     3.572    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/CLKB
    ILOGIC_X0Y56         ISERDESE2                                    r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLKB  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  PixelClk_int

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/D
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.187ns  (logic 0.043ns (1.349%)  route 3.144ns (98.651%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           3.144     3.144    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pRst_n
    SLICE_X5Y55          LUT5 (Prop_lut5_I0_O)        0.043     3.187 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_i_1/O
                         net (fo=1, routed)           0.000     3.187    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_i_1_n_0
    SLICE_X5Y55          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.862 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867     2.729    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614     3.343 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.524     3.867    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/CLK
    SLICE_X5Y55          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C

Slack:                    inf
  Source:                 g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/D
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.123ns  (logic 0.043ns (1.377%)  route 3.080ns (98.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           3.080     3.080    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pRst_n
    SLICE_X6Y58          LUT5 (Prop_lut5_I0_O)        0.043     3.123 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_i_1__0/O
                         net (fo=1, routed)           0.000     3.123    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_i_1__0_n_0
    SLICE_X6Y58          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.862 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867     2.729    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614     3.343 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.522     3.865    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/CLK
    SLICE_X6Y58          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C

Slack:                    inf
  Source:                 g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/D
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.757ns  (logic 0.043ns (1.560%)  route 2.714ns (98.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           2.714     2.714    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pRst_n
    SLICE_X5Y51          LUT5 (Prop_lut5_I0_O)        0.043     2.757 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_i_1__1/O
                         net (fo=1, routed)           0.000     2.757    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_i_1__1_n_0
    SLICE_X5Y51          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.862 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.867     2.729    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.614     3.343 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.524     3.867    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/CLK
    SLICE_X5Y51          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/D
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.524ns  (logic 0.028ns (1.837%)  route 1.496ns (98.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           1.496     1.496    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pRst_n
    SLICE_X5Y51          LUT5 (Prop_lut5_I0_O)        0.028     1.524 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_i_1__1/O
                         net (fo=1, routed)           0.000     1.524    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_i_1__1_n_0
    SLICE_X5Y51          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     0.611 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     1.164    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.217 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.490     1.707    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.251     1.958 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.314     2.272    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/CLK
    SLICE_X5Y51          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C

Slack:                    inf
  Source:                 g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/D
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.732ns  (logic 0.028ns (1.617%)  route 1.704ns (98.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           1.704     1.704    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pRst_n
    SLICE_X6Y58          LUT5 (Prop_lut5_I0_O)        0.028     1.732 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_i_1__0/O
                         net (fo=1, routed)           0.000     1.732    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_i_1__0_n_0
    SLICE_X6Y58          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     0.611 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     1.164    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.217 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.490     1.707    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.251     1.958 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.312     2.270    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/CLK
    SLICE_X6Y58          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C

Slack:                    inf
  Source:                 g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/D
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.000ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.757ns  (logic 0.028ns (1.594%)  route 1.729ns (98.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           1.729     1.729    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pRst_n
    SLICE_X5Y55          LUT5 (Prop_lut5_I0_O)        0.028     1.757 r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_i_1/O
                         net (fo=1, routed)           0.000     1.757    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_i_1_n_0
    SLICE_X5Y55          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    AE28                                              0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    AE28                 IBUFDS (Prop_ibufds_I_O)     0.611     0.611 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.553     1.164    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.217 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.490     1.707    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.251     1.958 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.313     2.271    g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/CLK
    SLICE_X5Y55          FDPE                                         r  g2_datapath_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_g2_datapath_clk_wiz_0_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_in_ddc_scl_io
                            (input port)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.104ns  (logic 1.544ns (49.736%)  route 1.560ns (50.264%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ28                                              0.000     0.000 r  hdmi_in_ddc_scl_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_in_ddc_scl_iobuf/IO
    AJ28                 IBUF (Prop_ibuf_I_O)         1.544     1.544 r  hdmi_in_ddc_scl_iobuf/IBUF/O
                         net (fo=1, routed)           1.560     3.104    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SCL_I
    SLICE_X1Y108         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.390    -1.492    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X1Y108         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 hdmi_in_ddc_sda_io
                            (input port)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.978ns  (logic 1.544ns (51.846%)  route 1.434ns (48.154%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ29                                              0.000     0.000 r  hdmi_in_ddc_sda_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_in_ddc_sda_iobuf/IO
    AJ29                 IBUF (Prop_ibuf_I_O)         1.544     1.544 r  hdmi_in_ddc_sda_iobuf/IBUF/O
                         net (fo=1, routed)           1.434     2.978    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SDA_I
    SLICE_X0Y105         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.392    -1.490    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X0Y105         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.721ns  (logic 0.000ns (0.000%)  route 0.721ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/LOCKED
                         net (fo=1, routed)           0.721     0.721    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]_0[0]
    SLICE_X0Y63          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.558    -1.324    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X0Y63          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.000ns (0.000%)  route 0.398ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/LOCKED
                         net (fo=1, routed)           0.398     0.398    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]_0[0]
    SLICE_X0Y63          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.963    -0.470    g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X0Y63          FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 hdmi_in_ddc_sda_io
                            (input port)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.245ns  (logic 0.468ns (37.614%)  route 0.777ns (62.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.537ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ29                                              0.000     0.000 r  hdmi_in_ddc_sda_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_in_ddc_sda_iobuf/IO
    AJ29                 IBUF (Prop_ibuf_I_O)         0.468     0.468 r  hdmi_in_ddc_sda_iobuf/IBUF/O
                         net (fo=1, routed)           0.777     1.245    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SDA_I
    SLICE_X0Y105         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.896    -0.537    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X0Y105         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 hdmi_in_ddc_scl_io
                            (input port)
  Destination:            g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_g2_datapath_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.286ns  (logic 0.468ns (36.399%)  route 0.818ns (63.601%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ28                                              0.000     0.000 r  hdmi_in_ddc_scl_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_in_ddc_scl_iobuf/IO
    AJ28                 IBUF (Prop_ibuf_I_O)         0.468     0.468 r  hdmi_in_ddc_scl_iobuf/IBUF/O
                         net (fo=1, routed)           0.818     1.286    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SCL_I
    SLICE_X1Y108         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_g2_datapath_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    g2_datapath_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  g2_datapath_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    g2_datapath_i/clk_wiz_0/inst/clk_in1_g2_datapath_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  g2_datapath_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    g2_datapath_i/clk_wiz_0/inst/clk_out1_g2_datapath_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  g2_datapath_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.895    -0.538    g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X1Y108         FDRE                                         r  g2_datapath_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C





