Keyword: reset
Occurrences: 8928
================================================================================

Page    3: 3.3.14     FLASH reset and clocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 157
Page    5: 3.10    FLASH register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . 224
Page    6: 5.5.1       Power-on reset (POR)/power-down reset (PDR) . . . . . . . . . . . . . . . . . 253
Page    6: 5.5.2       Brownout reset (BOR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 253
Page    7: 7        Reset and Clock Control (RCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 306
Page    7: 7.4     RCC reset block functional description . . . . . . . . . . . . . . . . . . . . . . . . . 309
Page    7: 7.4.1       Power-on/off reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 309
Page    7: 7.4.2       System reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 310
Page    7: 7.4.3       Local resets . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 311
Page    7: 7.4.4       Reset source identification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 313
Page    7: 7.4.5       Low-power mode security reset (lpwr_rst) . . . . . . . . . . . . . . . . . . . . . . 314
Page    7: 7.4.6       Backup domain reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 314
Page    9: 7.7.26     RCC AHB3 Reset Register (RCC_AHB3RSTR) . . . . . . . . . . . . . . . . . 406
Page    9: 7.7.27     RCC AHB1 Peripheral Reset Register(RCC_AHB1RSTR) . . . . . . . . . 408
Page    9: 7.7.28     RCC AHB2 Peripheral Reset Register (RCC_AHB2RSTR) . . . . . . . . 410
Page    9: 7.7.29     RCC AHB4 Peripheral Reset Register (RCC_AHB4RSTR) . . . . . . . . 411
Page    9: 7.7.30     RCC APB3 Peripheral Reset Register (RCC_APB3RSTR) . . . . . . . . . 413
Page    9: 7.7.31     RCC APB1 Peripheral Reset Register (RCC_APB1LRSTR) . . . . . . . . 414
Page    9: 7.7.32     RCC APB1 Peripheral Reset Register (RCC_APB1HRSTR) . . . . . . . 417
Page    9: 7.7.33     RCC APB2 Peripheral Reset Register (RCC_APB2RSTR) . . . . . . . . . 418
Page    9: 7.7.34     RCC APB4 Peripheral Reset Register (RCC_APB4RSTR) . . . . . . . . . 420
Page    9: 7.7.37     RCC Reset Status Register (RCC_RSR) . . . . . . . . . . . . . . . . . . . . . . 426
Page   11: 10.4.7      GPIO port bit set/reset register (GPIOx_BSRR) (x = A to K) . . . . . . . . 520
Page   16: 15.6.8      BDMA register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . 668
Page   26: 27.3.3      COMP reset and clocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1064
Page   27: 28.3.1      OPAMP reset and clocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1078
Page   28: 29.4.3      DFSDM reset and clocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1101
Page   30: 31.3.4      LTDC reset and clocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1182
Page   35: 36.3.6       Set/reset events priorities and narrow pulses management . . . . . . . 1365
Page   36: 36.5.28 HRTIM Timerx Output1 Reset Register (HRTIM_RSTx1R) . . . . . . . . 1456
Page   36: 36.5.30 HRTIM Timerx Output2 Reset Register (HRTIM_RSTx2R) . . . . . . . . 1457
Page   37: 36.5.33 HRTIM Timerx Reset Register (HRTIM_RSTxR) . . . . . . . . . . . . . . . . 1461
Page   41: 39.3.16 Slave mode – combined reset + trigger mode . . . . . . . . . . . . . . . . . . 1718
Page   43: 40.4.19 Slave mode – combined reset + trigger mode . . . . . . . . . . . . . . . . . . 1780
Page   45: 42.4.4      LPTIM reset and clocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1849
Page   45: 42.4.14 Timer counter reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1856
Page   47: 45.3.10 Resetting the RTC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1900
Page   48: 46.4.5      Software reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1943
Page   53: 49.12 SPI register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2202
Page   56: 52.6.10 SWPMI register map and reset value table . . . . . . . . . . . . . . . . . . . . 2333
Page   57: 54.5.7     Reset and card cycle power . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2399
Page   60: 55.4.53 FDCAN TT global time preset register (FDCAN_TTGTP) . . . . . . . . . 2537
Page   60: 55.4.65 FDCAN register map and reset value table . . . . . . . . . . . . . . . . . . . . 2550
Page   60: 55.5.7      CCU register map and reset value table . . . . . . . . . . . . . . . . . . . . . . 2561
Page   62: 56.14.5 OTG reset register (OTG_GRSTCTL) . . . . . . . . . . . . . . . . . . . . . . . . 2603
Page   67: 59.3.3      Debug infrastructure powering, clocking and reset . . . . . . . . . . . . . . 3001
Page   68: Table 5.    AXI interconnect register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116
Page   68: Table 23.   Register map and reset value table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 224
Page   68: Table 43.   Power control register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 293
Page   69: Table 50.    Reset distribution summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 311
Page   69: Table 51.    Reset source identification (RCC_RSR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 313
Page   69: Table 60.    RCC_RSR address offset and reset value . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 426
Page   69: Table 61.    RCC_AHB3ENR address offset and reset value . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 428
Page   69: Table 62.    RCC_AHB1ENR address offset and reset value . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 430
Page   69: Table 63.    RCC_AHB2ENR address offset and reset value . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 432
Page   69: Table 64.    RCC_AHB4ENR address offset and reset value . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 434
Page   69: Table 65.    RCC_APB3ENR address offset and reset value . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 437
Page   69: Table 66.    RCC_APB1ENR address offset and reset value . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 438
Page   69: Table 67.    RCC_APB1ENR address offset and reset value . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 442
Page   69: Table 68.    RCC_APB2ENR address offset and reset value . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 444
Page   69: Table 69.    RCC_APB4ENR address offset and reset value . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 447
Page   69: Table 70.    RCC_AHB3LPENR address offset and reset value . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 450
Page   69: Table 71.    RCC_AHB1LPENR address offset and reset value . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 452
Page   69: Table 72.    RCC_AHB2LPENR address offset and reset value . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 454
Page   69: Table 73.    RCC_AHB4LPENR address offset and reset value . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 456
Page   69: Table 74.    RCC_APB3LPENR address offset and reset value . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 459
Page   69: Table 75.    RCC_APB1LLPENR address offset and reset value . . . . . . . . . . . . . . . . . . . . . . . . . . . . 460
Page   69: Table 76.    RCC_APB1HLPENR address offset and reset value . . . . . . . . . . . . . . . . . . . . . . . . . . . . 464
Page   69: Table 77.    RCC_APB2LPENR address offset and reset value . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 466
Page   69: Table 78.    RCC_APB4LPENR address offset and reset value . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 469
Page   69: Table 79.    RCC register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 472
Page   69: Table 83.    CRS register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 493
Page   69: Table 86.    HSEM register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 507
Page   69: Table 88.    GPIO register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 524
Page   69: Table 89.    SYSCFG register map and reset values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 548
Page   69: Table 100.   MDMA register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 613
Page   70: Table 109.   DMA register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 645
Page   70: Table 114.   BDMA register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 668
Page   70: Table 124.   DMAMUX register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 690
Page   70: Table 137.   DMA2D register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 727
Page   70: Table 140.   Configurable Event input Asynchronous Edge detector reset . . . . . . . . . . . . . . . . . . . . . 742
Page   70: Table 143.   Asynchronous interrupt/event controller register map and reset values . . . . . . . . . . . . . . 767
Page   70: Table 145.   CRC register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 775
Page   71: Table 193.   QUADSPI register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 888
Page   71: Table 196.   DLYB register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 893
Page   72: Table 213.   ADC register map and reset values for each ADC (offset=0x000
Page   72: Table 214.   ADC register map and reset values (master and slave ADC
Page   72: Table 223.   DAC register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1056
Page   72: Table 225.   VREFBUF register map and reset values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1060
Page   72: Table 233.   COMP register map and reset values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1077
Page   72: Table 237.   OPAMP register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1095
Page   72: Table 246.   DFSDM register map and reset values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1144
Page   73: Table 258.   DCMI register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1179
Page   73: Table 265.   LTDC register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1212
Page   73: Table 268.   JPEG codec register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1228
Page   73: Table 271.   RNG register map and reset map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1243
Page   73: Table 286.   CRYP register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1311
Page   73: Table 291.   HASH register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1338
Page   73: Table 299.   Output set/reset latency and jitter vs external event operating mode . . . . . . . . . . . . . . . 1369
Page   74: Table 306.   Reset events able to generate an update . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1387
Page   74: Table 307.   Update event propagation for a timer reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1388
Page   74: Table 317.   HRTIM Register map and reset values: Master timer. . . . . . . . . . . . . . . . . . . . . . . . . . . 1505
Page   74: Table 318.   HRTIM Register map and reset values: TIMx (x= A..E) . . . . . . . . . . . . . . . . . . . . . . . . . 1507
Page   74: Table 319.   HRTIM Register map and reset values: Common functions. . . . . . . . . . . . . . . . . . . . . . 1511
Page   74: Table 324.   TIM1 register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1613
Page   74: Table 325.   TIM8 register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1616
Page   74: Table 329.   TIM2/TIM3/TIM4/TIM5 register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . 1691
Page   74: Table 332.   TIM12 register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1733
Page   74: Table 334.   TIM13/TIM14 register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1744
Page   74: Table 337.   TIM15 register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1806
Page   74: Table 339.   TIM16/TIM17 register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1828
Page   74: Table 340.   TIM6/TIM7 register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1842
Page   75: Table 358.   LPTIM register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1871
Page   75: Table 360.   WWDG register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1879
Page   75: Table 362.   IWDG register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1888
Page   75: Table 369.   RTC register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1933
Page   75: Table 385.   I2C register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2001
Page   75: Table 392.   USART register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2080
Page   75: Table 398.   LPUART register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2127
Page   76: Table 406.   SPI register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2202
Page   76: Table 417.   SAI register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2269
Page   76: Table 423.   SPDIFRX interface register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2305
Page   76: Table 429.   SWPMI register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2333
Page   76: Table 433.   MDIOS register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2348
Page   77: Table 485.   FDCAN register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2550
Page   77: Table 486.   CCU register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2561
Page   77: Table 501.   OTG_HS register map and reset values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2667
Page   78: Table 548.   ETH_DMA common register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2864
Page   78: Table 549.   ETH_DMA_CH register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2864
Page   78: Table 550.   ETH_MTL register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2877
Page   78: Table 557.   Ethernet MAC register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2969
Page   79: Table 563.   HDMI-CEC register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2997
Page   79: Table 576.   System ROM table register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3030
Page   79: Table 577.   TSG register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3038
Page   79: Table 582.   CTI register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3056
Page   79: Table 583.   CSTF register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3067
Page   79: Table 584.   ETF register map and reset values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3088
Page   79: Table 585.   TPIU register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3106
Page   79: Table 586.   SWO register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3118
Page   79: Table 587.   SWTF register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3129
Page   79: Table 588.   DBGMCU register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3138
Page   79: Table 591.   Cortex-M7 CPU ROM table register map and reset values . . . . . . . . . . . . . . . . . . . . . . 3145
Page   79: Table 592.   Cortex-M7 PPB ROM table register map and reset values . . . . . . . . . . . . . . . . . . . . . . 3150
Page   79: Table 593.   Cortex-M7 DWT register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3162
Page   79: Table 594.   Cortex-M7 ITM register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3172
Page   79: Table 595.   Cortex-M7 FPB register map and reset values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3179
Page   79: Table 596.   Cortex-M7 ETM register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3209
Page   80: Figure 23.   Power-on reset/power-down reset waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 253
Page   80: Figure 39.   System reset circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 310
Page   85: Figure 284. Timer reset resynchronization (prescaling ratio above 32) . . . . . . . . . . . . . . . . . . . . . . . 1350
Page   85: Figure 287. Compare events action on outputs: set on compare 1, reset on compare 2 . . . . . . . . . 1353
Page   86: Figure 301. Latency to external events falling edge (counter reset and output set) . . . . . . . . . . . . 1370
Page   86: Figure 302. Latency to external events (output reset on external event) . . . . . . . . . . . . . . . . . . . . . . 1370
Page   88: Figure 399. Control circuit in reset mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1567
Page   88: Figure 442. Control circuit in reset mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1654
Page   89: Figure 475. Control circuit in reset mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1716
Page   90: Figure 508. Control circuit in reset mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1778
Page   97: write-only (w)                       Software can only write to this bit. Reading this bit returns the reset value.
Page   97: Only a reset can return the bit to its reset value.
Page   97: Reserved (Res.)                      Reserved bit, must be kept at reset value.
Page  104: Upon reset, clocks to blocks such as peripherals and some memories are disabled (except
Page  104: reset, the software must first enable its clock through RCC_AHBxENR or RCC_APBxENR
Page  107: Reset value: 0x0000 0004
Page  107: Bits 31:8 Reserved, must be kept at reset value.
Page  107: Reset value: 0x0000 0000
Page  107: Bits 31:8 Reserved, must be kept at reset value.
Page  108: Reset value: 0x0000 00B4
Page  108: Bits 31:8 Reserved, must be kept at reset value.
Page  108: Reset value: 0x0000 002B
Page  109: Reset value: 0x0000 0000
Page  109: Bits 31:8 Reserved, must be kept at reset value.
Page  109: Reset value: 0x0000 000D
Page  109: Bits 31:8 Reserved, must be kept at reset value.
Page  110: Reset value: 0x0000 00F0
Page  110: Bits 31:8 Reserved, must be kept at reset value.
Page  110: Reset value: 0x0000 0005
Page  110: Bits 31:8 Reserved, must be kept at reset value.
Page  111: Reset value: 0x0000 00B1
Page  111: Bits 31:8 Reserved, must be kept at reset value.
Page  111: Reset value: 0x0000 0000
Page  111: Bits 31:2 Reserved, must be kept at reset value.
Page  112: Reset value: 0x0000 0000
Page  112: Bits 31:1 Reserved, must be kept at reset value.
Page  112: Reset value: 0x0000 0000
Page  112: Bits 31:1 Reserved, must be kept at reset value.
Page  113: Reset value: 0x0000 0000
Page  113: Bits 31:2 Reserved, must be kept at reset value.
Page  113: Reset value: 0x0000 0000
Page  113: Bits 31:1 Reserved, must be kept at reset value.
Page  114: Reset value: 0x0000 0000
Page  114: Bits 31:2 Reserved, must be kept at reset value.
Page  114: Reset value: 0x0000 0000
Page  114: Bits 31:4 Reserved, must be kept at reset value.
Page  115: Reset value: 0x0000 0000
Page  115: Bits 31:4 Reserved, must be kept at reset value.
Page  115: Reset value: 0x0000 0000
Page  115: Bits 31:2 Reserved, must be kept at reset value.
Page  116: Reset value
Page  116: Reset value
Page  116: Reset value
Page  116: Reset value
Page  116: Reset value
Page  116: Reset value
Page  116: Reset value
Page  116: Reset value
Page  116: Reset value
Page  116: Reset value
Page  116: Table 5. AXI interconnect register map and reset values
Page  117: Reset value
Page  117: Reset value
Page  117: Reset value
Page  117: Reset value
Page  117: Reset value
Page  117: Reset value
Page  117: Table 5. AXI interconnect register map and reset values (continued)
Page  118: Reset value
Page  118: Reset value
Page  118: Reset value
Page  118: Reset value
Page  118: Reset value
Page  118: Table 5. AXI interconnect register map and reset values (continued)
Page  119: Reset value
Page  119: Reset value
Page  119: Reset value
Page  119: Reset value
Page  119: Reset value
Page  119: Table 5. AXI interconnect register map and reset values (continued)
Page  120: Reset value
Page  120: Reset value
Page  120: Reset value
Page  120: Reset value
Page  120: Reset value
Page  120: Reset value
Page  120: Table 5. AXI interconnect register map and reset values (continued)
Page  121: Reset value
Page  121: Reset value
Page  121: Reset value
Page  121: Reset value
Page  121: Reset value
Page  121: Reset value
Page  121: Reset value
Page  121: Table 5. AXI interconnect register map and reset values (continued)
Page  122: Reset value
Page  122: Reset value
Page  122: Reset value
Page  122: Reset value
Page  122: Reset value
Page  122: Reset value
Page  122: Reset value
Page  122: Reset value
Page  122: Table 5. AXI interconnect register map and reset values (continued)
Page  123: Reset value
Page  123: Reset value
Page  123: Table 5. AXI interconnect register map and reset values (continued)
Page  131: software/hardware and reset when the device is in Standby or Stop mode.
Page  132: The values on the BOOT pin are latched on the 4th rising edge of SYSCLK after reset
Page  132: release. It is up to the user to set the BOOT pin after reset.
Page  132: reset.
Page  132: The BOOT_ADD0 / BOOT_ADD1 option bytes can be modified after reset in order to boot
Page  132: from any other boot address after next reset.
Page  133: bytes at power-on reset, and implements the dynamic update of these options.
Page  135: po_rst                Input      Power on reset
Page  135: d1_rst                Input      D1 domain system reset
Page  137: •      A set of non-volatile option bytes loaded at reset by the embedded Flash memory and
Page  138: registers must be kept at reset value.
Page  139: system memory is loaded with the STM32 bootloader. When a reset occurs, the core
Page  140: non-volatile product options (e.g. boot address, protection configuration and reset
Page  142: firmware after a system reset. For more details on the feature, refer to Section 3.3.13: Flash
Page  144: 1. Refer to the Reset and clock control section RCC section for the maximum product FACLK frequency.
Page  144: the RCC_CFGR register of the reset and clock controller (RCC).
Page  144: register of the reset and clock controller (RCC).
Page  144: the RCC_CFGR register of reset and clock controller (RCC).
Page  144: RCC_CFGR register of reset and clock controller (RCC).
Page  145: supports programming operations that can change (reset) any memory bitcell to 0. However
Page  147: complete the 256-bit write buffer. In this state the write buffer is not empty. It is reset as
Page  147: register will remain locked until next system reset.
Page  147: 5.   Check that QW1 (respectively QW2) has been raised and wait until it is reset to 0.
Page  149: register will remain locked until next system reset.
Page  153: 6.   Wait until the CRC_BUSY1/2 flag is reset in FLASH_SR1/2 register.
Page  154: option bit only after system reset or POR.
Page  155: 5.    Force a system reset or a POR. When the reset rises up, the bank swapping is
Page  155: System reset
Page  155: System reset
Page  157: 3.3.14   FLASH reset and clocks
Page  157: Reset management
Page  157: The embedded Flash memory can be reset by a D1 domain reset (d1_rst), driven by the
Page  157: reset and clock control (RCC). The main effects of this reset are the following:
Page  157: The embedded Flash memory can be reset by a power-on reset (po_rst), driven by the reset
Page  157: and clock control (RCC). When the reset falls, all option byte registers are reset. When the
Page  157: reset rises up, the option bytes are loaded, potentially applying new features. During this
Page  157: loading sequence, the device remains under reset and the embedded Flash memory is not
Page  157: The Reset signal can have a critical impact on the embedded Flash memory:
Page  157: •   The contents of the Flash memory are not guaranteed if a device reset occurs during a
Page  157: •   If a reset occurs while the option byte modification is ongoing, the old option byte
Page  157: power-on reset and can be read and modified only through configuration registers.
Page  158: reset and the embedded Flash memory cannot be accessed.
Page  158: loaded from the non-volatile memory after power-on reset, wakeup from system
Page  159: After reset, the OPTLOCK bit is set to 1 and the FLASH_OPTCR is locked. As a result, the
Page  159: Note:    If a reset or a power-down occurs while the option byte modification is ongoing, the original
Page  160: There are no restrictions in setting DMEP1/2 bit. Resetting DMEP1/2 bit from 1 to 0 can
Page  160: SECURITY option bit can be freely reset.
Page  160: DMES1/2 bits can be set without any restriction. Resetting DMES1/2 bit from 1 to 0 can
Page  163: automatically enabled at power-on, thus generating a reset unless the watchdog key
Page  163: •    Reset management
Page  163: activates/releases the reset
Page  163: –     NRST_STDBY_D1/2: generates a reset when D1 (respectively D2) domain enters
Page  163: –     NRST_STOP_D1/2: generates a reset when D1 (respectively D2) domain enters
Page  163: device is reset instead of entering Standby (respectively Stop) mode if NRST_STDBY
Page  164: •   Reset management:
Page  164: –    BOR: brownout level option (reset level) equals brownout reset threshold 0 (option
Page  164: –    A reset is not generated when D1 or D2 domain enters DStandby or DStop low-
Page  166: (FLASH_CR1/2 and FLASH_OPTCR) are not allowed after reset.
Page  166: Any wrong sequence locks up the corresponding register/bit until the next system reset, and
Page  169: Apply a power-on reset if the global read protection level 2 is set while the debugger is still
Page  175: As explain in Table 21, if the embedded Flash memory informs the reset and clock controller
Page  175: •      Reset the WBNE1/2 busy flag in FLASH_SR1/2 register by any of the following actions:
Page  175: c)     Reset the PG1/2 bit in FLASH_CR1/2 register. This disables the write buffer and
Page  177: Not resetting the write protection error flag (WRPERR1/2) does not generate a PGSERR
Page  179: operation stopped by a system reset.
Page  179: that generated the error is reset.
Page  184: Reset value: 0x0000 0037
Page  184: Bits 31:6 Reserved, must be kept at reset value.
Page  184: Reset value: 0x0000 0000
Page  185: Reset value: 0x0000 0000
Page  185: Reset value: 0x0000 0031
Page  186: Bits 31:28 Reserved, must be kept at reset value.
Page  186: Bit 20 Reserved, must be kept at reset value.
Page  187: to 0. Resetting CRC_EN clears CRC configuration and resets the content of
Page  187: Bit 14 Reserved, must be kept at reset value.
Page  187: Bits 13:11 Reserved, must be kept at reset value.
Page  187: The embedded Flash memory resets START1 when the corresponding operation has been
Page  188: The embedded Flash memory resets FW1 when the corresponding operation has been
Page  189: PG1 can be programmed only when LOCK1 is cleared to 0. When PG1 is reset, the internal
Page  189: FLASH_KEYR1 is performed twice, this bit remains locked until the next system reset.
Page  190: Reset value: 0x0000 0000
Page  190: Bits 31:28 Reserved, must be kept at reset value.
Page  190: generated if CRCENDIE1 is set to 1. It is not necessary to reset CRCEND1 before restarting
Page  191: Bit 20 Reserved, must be kept at reset value.
Page  191: generated if the EOPIE1 is set to 1. It is not necessary to reset EOP1 before starting a new
Page  191: Bits 15:4 Reserved, must be kept at reset value.
Page  192: This flag is reset by hardware when all write, erase or option byte change operations have
Page  192: is reset after a deterministic time if no other operations are requested.
Page  192: write buffer. In this state, the write buffer is not empty. WBNE1 is reset by hardware each time
Page  192: This bit cannot be forced to 0. To reset it, clear the write buffer by performing any of the
Page  192: BSY1 cannot be forced to 0. It is automatically reset by hardware every time a step in a write,
Page  193: Reset value: 0x0000 0000
Page  193: Bits 31:28 Reserved, must be kept at reset value.
Page  193: Setting this bit to 1 resets to 0 CRCEND1 flag in FLASH_SR1 register.
Page  193: Setting this bit to 1 resets to 0 DBECCERR1 flag in FLASH_SR1 register. If the
Page  193: reset to 0 as well.
Page  193: Setting this bit to 1 resets to 0 SNECCERR1 flag in FLASH_SR1 register. If the
Page  193: reset to 0 as well.
Page  193: Setting this bit to 1 resets to 0 RDSERR1 flag in FLASH_SR1 register.
Page  193: Setting this bit to 1 resets to 0 RDPERR1 flag in FLASH_SR1 register.
Page  193: Setting this bit to 1 resets to 0 OPERR1 flag in FLASH_SR1 register.
Page  193: Setting this bit to 1 resets to 0 INCERR1 flag in FLASH_SR1 register.
Page  193: Bit 20 Reserved, must be kept at reset value.
Page  193: Setting this bit to 1 resets to 0 STRBERR1 flag in FLASH_SR1 register.
Page  193: Setting this bit to 1 resets to 0 PGSERR1 flag in FLASH_SR1 register.
Page  194: Setting this bit to 1 resets to 0 WRPERR1 flag in FLASH_SR1 register.
Page  194: Setting this bit to 1 resets to 0 EOP1 flag in FLASH_SR1 register.
Page  194: Bits 15:0 Reserved, must be kept at reset value.
Page  194: Reset value: 0xX000 0001
Page  194: the SWAP_BANK_OPT bit of FLASH_OPTSR_CUR register only after reset or POR.
Page  194: Bits 29:5 Reserved, must be kept at reset value.
Page  195: Bits 3:2 Reserved, must be kept at reset value.
Page  195: when the OPTLOCK bit is cleared to 0. The embedded Flash memory resets OPTSTART
Page  195: locked until next system reset.
Page  195: Reset value: 0xXXXX XXXX (see Table 16: Option byte organization)
Page  196: SWAP_BANK_OPT is loaded to SWAP_BANK of FLASH_OPTCR after a reset.
Page  196: Bits 28:26 Reserved, must be kept at reset value.
Page  196: Bits 25:24 Reserved, must be kept at reset value.
Page  196: Bits 23: 22 Reserved, must be kept at reset value.
Page  196: Bit 16 Reserved, must be kept at reset value.
Page  197: Bit 7 NRST_STDY_D1: D1 domain DStandby entry reset option status bit
Page  197: 0: a reset is generated when entering DStandby mode on D1 domain
Page  197: 1: no reset generated when entering DStandby mode on D1 domain
Page  197: Bit 6 NRST_STOP_D1: D1 domain DStop entry reset option status bit
Page  197: 0: a reset is generated when entering DStop mode on D1 domain
Page  197: 1: no reset generated when entering DStop mode on D1 domain.
Page  197: Bit 5 Reserved, must be kept at reset value.
Page  197: These bits reflects the power level that generates a system reset.
Page  197: 00: VBOR0, brownout reset threshold 0
Page  197: 01: VBOR1, brownout reset threshold 1
Page  197: 02: VBOR2, brownout reset threshold 2
Page  197: 03: VBOR3, brownout reset threshold 3
Page  197: Note: Refer to device datasheet for the values of VBORx VDD reset thresholds.
Page  197: Bit 1 Reserved, must be kept at reset value.
Page  198: Reset value: 0xXXXX XXXX (see Table 16: Option byte organization)
Page  198: This register is used to program values in corresponding option bits. Values after reset
Page  198: register after a reset.
Page  198: Bit 30 Reserved, must be kept at reset value.
Page  198: Bits 28:26 Reserved, must be kept at reset value.
Page  198: Bits 25:24 Reserved, must be kept at reset value.
Page  198: Bits 23: 22 Reserved, must be kept at reset value.
Page  198: byte change. The change will be taken into account at next reset (next boot sequence). Once
Page  199: Bit 16 Reserved, must be kept at reset value.
Page  199: Bit 7 NRST_STDY_D1: D1 domain DStandby entry reset option configuration bit
Page  199: 0: a reset is generated when entering DStandby mode on D1 domain.
Page  199: 1: no reset generated when entering DStandby mode on D1 domain
Page  199: Bit 6 NRST_STOP_D1: D1 domain DStop entry reset option configuration bit
Page  199: 0: a reset is generated when entering DStop mode on D1 domain.
Page  199: 1: no reset generated when entering DStop mode on D1 domain.
Page  199: Bit 5 Reserved, must be kept at reset value.
Page  199: These option bits are used to define the power level that generates a system reset.
Page  199: 00: VBOR0, brownout reset threshold 0
Page  199: 01: VBOR1, brownout reset threshold 1
Page  199: 02: VBOR2, brownout reset threshold 2
Page  199: 03: VBOR3, brownout reset threshold 3
Page  199: Note: Refer to device datasheet for the values of VBORx VDD reset thresholds.
Page  199: Bits 1:0 Reserved, must be kept at reset value.
Page  200: Reset value: 0x0000 0000
Page  200: Bit 31 Reserved, must be kept at reset value.
Page  200: Bit 30 CLR_OPTCHANGEERR: OPTCHANGEERR reset bit
Page  200: This bit is used to reset the OPTCHANGEERR flag in FLASH_OPTSR_CUR register.
Page  200: It is reset by programming it to 1.
Page  200: Bits 29:0 Reserved, must be kept at reset value.
Page  200: Reset value: 0xXXXX 0XXX (see Table 16: Option byte organization)
Page  201: Bits 30:28 Reserved, must be kept at reset value.
Page  201: Bits 15:12 Reserved, must be kept at reset value.
Page  201: Reset value: 0xXXXX 0XXX (see Table 16: Option byte organization)
Page  201: Bits 30:28 Reserved, must be kept at reset value.
Page  201: Bits 15:12 Reserved, must be kept at reset value.
Page  202: Reset value: 0xXXXX 0XXX (see Table 16: Option byte organization)
Page  202: Bits 30:28 Reserved, must be kept at reset value.
Page  202: Bits 15:12 Reserved, must be kept at reset value.
Page  202: Reset value: 0xXXXX 0XXX (see Table 16: Option byte organization)
Page  203: Bits 30:28 Reserved, must be kept at reset value.
Page  203: Bits 15:12 Reserved, must be kept at reset value.
Page  203: Reset value: 0x0000 00XX
Page  203: Bits 31:8 Reserved, must be kept at reset value.
Page  204: Reset value: 0x0000 00XX
Page  204: Bits 31:8 Reserved, must be kept at reset value.
Page  204: Reset value: 0xXXXX XXXX (see Table 16: Option byte organization)
Page  204: Reset value: 0xXXXX XXXX (see Table 16: Option byte organization)
Page  205: Reset value: 0x001C 0000
Page  205: Bits 31:22 Reserved, must be kept at reset value.
Page  205: Bits 19:18 Reserved, must be kept at reset value.
Page  206: Bits 15:11 Reserved, must be kept at reset value.
Page  206: When CRC_BY_SECT is reset to 0, the CRC calculation is performed on all addresses
Page  206: Bits 6:3 Reserved, must be kept at reset value.
Page  206: Reset value: 0x0000 0000
Page  207: Bits 31:20 Reserved, must be kept at reset value.
Page  207: Bits 1:0 Reserved, must be kept at reset value.
Page  207: Reset value: 0x0000 0000
Page  207: Bits 31:20 Reserved, must be kept at reset value.
Page  207: Bits 1:0 Reserved, must be kept at reset value.
Page  207: Reset value: 0x0000 0000
Page  208: Reset value: 0x0000 0000
Page  208: Bits 31:15 Reserved, must be kept at reset value.
Page  208: FAIL_ECC_ADDR1 is reset when the flag error in the FLASH_SR1 register
Page  208: (CLR_SNECCERR1 or CLR_DBECCERR1) is reset.
Page  208: Reset value: 0x0000 0000
Page  209: Reset value: 0x0000 0031
Page  209: Bits 31:28 Reserved, must be kept at reset value.
Page  210: Bit 20 Reserved, must be kept at reset value.
Page  210: to 0. Resetting CRC_EN clears CRC configuration and resets the content of
Page  211: Bits 13:11 Reserved, must be kept at reset value.
Page  211: The embedded Flash memory resets START2 when the corresponding operation has been
Page  211: The embedded Flash memory resets FW2 when the corresponding operation has been
Page  212: PG2 can be programmed only when LOCK2 is cleared to 0. When PG2 is reset, the internal
Page  212: FLASH_KEYR2 is performed twice, this bit remains locked until next system reset.
Page  213: Reset value: 0x0000 0000
Page  213: Bits 31:28 Reserved, must be kept at reset value.
Page  213: generated if CRCENDIE2 is set to 1. It is not necessary to reset CRCEND2 before restarting
Page  214: Bit 20 Reserved, must be kept at reset value.
Page  214: generated if the EOPIE2 is set to 1. It is not necessary to reset EOP2 before starting a new
Page  214: Bits 15:4 Reserved, must be kept at reset value.
Page  215: reset by hardware when all write/erase operations have been executed and thus removed
Page  215: from the waiting queue(s). This bit cannot be forced to 0. It is reset after a deterministic time if
Page  215: write buffer. In this state the write buffer is not empty. WBNE2 is reset by hardware each time
Page  215: This bit cannot be forced to 0. To reset it, clear the write buffer by performing any of the
Page  215: BSY2 cannot be forced to 0. It is automatically reset by hardware every time a step in a write,
Page  216: Reset value: 0x0000 0000
Page  216: Bits 31:28 Reserved, must be kept at reset value.
Page  216: Setting this bit to 1 resets to 0 CRCEND2 flag in FLASH_SR2 register.
Page  216: Setting this bit to 1 resets to 0 DBECCERR2 flag in FLASH_SR2 register. If the
Page  216: reset to 0 as well.
Page  216: Setting this bit to 1 resets to 0 SNECCERR2 flag in FLASH_SR2 register. If the
Page  216: reset to 0 as well.
Page  216: Setting this bit to 1 resets to 0 RDSERR2 flag in FLASH_SR2 register.
Page  216: Setting this bit to 1 resets to 0 RDPERR2 flag in FLASH_SR2 register.
Page  216: Setting this bit to 1 resets to 0 OPERR2 flag in FLASH_SR2 register.
Page  216: Setting this bit to 1 resets to 0 INCERR2 flag in FLASH_SR2 register.
Page  216: Bit 20 Reserved, must be kept at reset value.
Page  216: Setting this bit to 1 resets to 0 STRBERR2 flag in FLASH_SR2 register.
Page  216: Setting this bit to 1 resets to 0 PGSERR2 flag in FLASH_SR2 register.
Page  217: Setting this bit to 1 resets to 0 WRPERR2 flag in FLASH_SR2 register.
Page  217: Setting this bit to 1 resets to 0 EOP2 flag in FLASH_SR2 register.
Page  217: Bits 15:0 Reserved, must be kept at reset value.
Page  217: Reset value: 0xXXXX 0XXX (see Table 16: Option byte organization)
Page  217: Bits 30:28 Reserved, must be kept at reset value.
Page  217: Bits 15:12 Reserved, must be kept at reset value.
Page  218: Reset value: 0xXXXX 0XXX (see Table 16: Option byte organization)
Page  218: Bits 30:28 Reserved, must be kept at reset value.
Page  218: Bits 15:12 Reserved, must be kept at reset value.
Page  218: Reset value: 0xXXXX 0XXX (see Table 16: Option byte organization)
Page  219: Bits 30:28 Reserved, must be kept at reset value.
Page  219: Bits 15:12 Reserved, must be kept at reset value.
Page  219: Reset value: 0xXXXX 0XXX (see Table 16: Option byte organization)
Page  219: Bits 30:28 Reserved, must be kept at reset value.
Page  219: Bits 15:12 Reserved, must be kept at reset value.
Page  220: Reset value: 0x0000 00XX
Page  220: Bits 31:8 Reserved, must be kept at reset value.
Page  220: Reset value: 0x0000 00XX
Page  220: Bits 31:8 Reserved, must be kept at reset value.
Page  221: Reset value: 0x001C 0000
Page  221: Bits 31:22 Reserved, must be kept at reset value.
Page  221: Bits 19:18 Reserved, must be kept at reset value.
Page  221: Bits 15:11 Reserved, must be kept at reset value.
Page  222: When CRC_BY_SECT is reset to 0, the CRC calculation is performed on all addresses
Page  222: Bits 6:3 Reserved, must be kept at reset value.
Page  222: Reset value: 0x0000 0000
Page  222: Bits 31:20 Reserved, must be kept at reset value.
Page  222: Bits 1:0 Reserved, must be kept at reset value.
Page  223: Reset value: 0x0000 0000
Page  223: Bits 31:20 Reserved, must be kept at reset value.
Page  223: Bits 1:0 Reserved, must be kept at reset value.
Page  223: Reset value: 0x0000 0000
Page  223: Bits 31:15 Reserved, must be kept at reset value.
Page  223: FAIL_ECC_ADDR2 is reset when the flag error in the FLASH_SR2 register
Page  223: (CLR_SNECCERR2 or CLR_DBECCERR2) is reset.
Page  224: name reset
Page  224: FLASH register map and reset values
Page  224: Table 23. Register map and reset value table
Page  225: Table 23. Register map and reset value table (continued)
Page  225: name reset
Page  226: name reset
Page  226: Table 23. Register map and reset value table (continued)
Page  227: name reset
Page  227: Table 23. Register map and reset value table (continued)
Page  228: Table 23. Register map and reset value table (continued)
Page  228: name reset
Page  229: This area can be configured to be accessed once after reset and be
Page  230: STMicroelectronics software executed at reset which allows downloading
Page  230: User software executed once after reset, which can be used to store SFU
Page  232: 1.   Root secure services have the highest priority after a system reset. The service called
Page  232: will be executed and a new system reset will be triggered immediately afterwards. The
Page  233: System Reset
Page  233: reset                        BOOT@=
Page  233: The Secure access mode becomes active after a system reset.
Page  233: RSS_resetAndDestroyPCROPArea secure service for removing PCROP protection.
Page  234: are executed after a system reset in Secure access mode and prior to any other software
Page  234: RSS software is executed only once at reset. When RSS software execution is complete, it
Page  234: called by performing a reset.
Page  234: A secure service is called through a public API that triggers a software reset (see Figure 15,
Page  234: step 2). Once executed, most services trigger a system reset (see Figure 15, step 3) and as
Page  234: System Reset
Page  235: RSS_resetAndInitializeSecureAreas
Page  235: Prototype void RSS_resetAndInitializeSecureAreas(RSS_SecureArea_t area)
Page  235: A system reset is triggered after service completion.
Page  235: There is no system reset triggered by this service
Page  235: RSS_resetAndDestroyPCROPArea
Page  235: Prototype RSS_resetAndDestroyPCROPArea(RSS_FlashBank_et bank)
Page  235: A system reset is triggered after service completion
Page  235: after a system reset. It allows building secure applications such as:
Page  236: A dedicated root secure service, RSS_resetAndInitializeSecureAreas, shall be called
Page  236: Note that RSS_resetAndInitializeSecureAreas function cannot be used to create a
Page  238: 1. Access rights granted after reset until code completion only.
Page  241: PDR_ON                     Power Down Reset enable
Page  242: pwr_por_rst                   Power-on reset
Page  242: pwr_bor_rst                   Brownout reset
Page  243: •   VDD external power supply for I/Os and system analog blocks such as reset, power
Page  244: IOs                                                               logic registers, Reset
Page  246: 2.   The system is kept in reset mode as long as VCORE is not correct.
Page  246: 3.   Once VCORE is correct, the system is taken out of reset and the HSI oscillator is
Page  247: Operating mode                   Reset                          HW system Init   Run*(1)   ACTVOS          Run
Page  248: When a system reset occurs, the voltage regulator is enabled and supplies VCORE. This
Page  248: After a system reset, the software shall configure the used supply configuration in PWR
Page  248: maximum frequency. By default VOS3 is selected after system reset. VOS can be
Page  249: The switching to VBAT is controlled by the power-down reset embedded in the Reset block
Page  250: After reset, the backup domain (RTC registers and RTC backup registers) is protected
Page  250: For more detail on RTC and backup RAM access, refer to Section 7: Reset and Clock
Page  252: •   VSW via rst_vsw, which keeps VSW domain in Reset mode as long as the level is not
Page  253: 5.5.1    Power-on reset (POR)/power-down reset (PDR)
Page  253: The system remains in Reset mode when VDD is below a specified VPOR threshold, without
Page  253: the need for an external reset circuit. Once the VDD supply level is above the VPOR
Page  253: threshold, the system is taken out of reset (see Figure 23). For more details concerning the
Page  253: power-on/power-down reset threshold, refer to the electrical characteristics section of the
Page  253: Figure 23. Power-on reset/power-down reset waveform
Page  253: 5.5.2    Brownout reset (BOR)
Page  253: During power-on, the Brownout reset (BOR) keeps the system under reset until the VDD
Page  253: For more details on the brown-out reset thresholds, refer to the section “Electrical
Page  253: A system reset is generated when the BOR is enabled and VDD supply voltage drops below
Page  255: SW enable                               PDR reset
Page  261: The Run* mode is entered after a POR reset and a wakeup from Standby. In Run*
Page  262: source    reset in NRST pin, IWDG
Page  262: cleared(6)             reset
Page  263: After reset, the system starts on the lowest Run mode voltage scaling (VOS3). The voltage
Page  263: exiting from Stop mode or Standby mode, the Run mode voltage scaling is reset to the
Page  263: reset
Page  265: reset                                CPU sub-system having an
Page  266: After a system reset, the CPU is in CRun mode.
Page  266: –     Red transitions: CPU wakes up with domain reset. The SBF_Dn is set.
Page  266: When a domain exits from DStandby, the domain peripherals are reset, while the domain
Page  266: SBF_Dn bit is set (state transitions causing a domain reset are marked in red).
Page  266: clock system reset.
Page  266: contents retained, clock system reset
Page  266: contents retained, clock system reset
Page  266: contents retained, clock system reset
Page  266: 1. When returning from Standby, the SBF_D1 and SBF_D2 reflect the reset value.
Page  267: 1.   After reset, the system starts from HSI with VOS3.
Page  270: D2RUN     D2STANDBY     D2STANDBY     RESET          ACTVOS D2STOP               D2STOP     D2STANDBY
Page  274: local reset (such as a reset vector fetched from System configuration block (SYSCFG).
Page  274: The CPU subsystem exits from Standby mode by enabling an external reset (NRST pin), an
Page  274: IWDG reset, a rising edge on one of the enabled WKUPx pins or a RTC event. Program
Page  274: execution restarts in the same way as after a system reset (such as boot pin sampling,
Page  274: option bytes loading or reset vector fetched).
Page  277: matrix clocks and voltage scaling are reset.
Page  278: cannot be stopped except by a Reset (see Section 44.3 in Section 44: Independent
Page  279: scaling are reset.
Page  281: When exiting from DStandby mode, the domain CPU and peripherals are reset. However
Page  281: domain(s) bus matrix clocks and voltage scaling are reset.
Page  281: Wakeup latency           + Domain power up and reset.
Page  282: started, it cannot be stopped except by a reset (see Section 44.3 in Section 44:
Page  282: The system exits from Standby mode when an external Reset (NRST pin), an IWDG Reset,
Page  282: registers are reset after waking up from Standby except for power control and status
Page  282: after a system reset (boot option sampling, boot vector reset fetched, etc.). The SBF status
Page  283: 1. When exiting from Standby the SBF_D1 and SBF_D2 reflect the reset value
Page  283: Mode exit                                RTC wakeup, tamper event, time stamp event, external reset in NRST
Page  283: pin, IWDG reset.
Page  283: Wakeup latency                         System reset phase (see Section 7.4.2: System reset)
Page  283: •            Reset pad (still available)
Page  284: Reset value: 0xF000 C000
Page  284: Bits 31:19    Reserved, must be kept at reset value.
Page  284: Bits 13:10    Reserved, must be kept at reset value.
Page  285: In reset state, the RCC_BDCR register, the RTC registers (including the backup registers),
Page  285: Bits 3:1    Reserved, must be kept at reset value.
Page  285: Reset value: 0x0000 4000.
Page  286: Bits 31:17       Reserved, must be kept at reset value.
Page  286: Note: Since the AVD is disabled in Standby mode, this bit is equal to 0 after Standby or reset
Page  286: Bits 12:5      Reserved, must be kept at reset value.
Page  286: Note: since the PVD is disabled in Standby mode, this bit is equal to 0 after Standby or reset
Page  286: Bits 3:0     Reserved, must be kept at reset value.
Page  286: Reset value: 0x0000 0000
Page  286: This register is not reset by wakeup from Standby mode, RESET signal and VDD POR. It is
Page  286: only reset by VSW POR and VSWRST reset.
Page  286: This register shall not be accessed when VSWRST bit in RCC_BDCR register resets the
Page  286: After reset, PWR_CR2 register is write-protected. Prior to modifying its content, the DBP bit
Page  287: Bits 31:24   Reserved, must be kept at reset value.
Page  287: Bits 19:17   Reserved, must be kept at reset value.
Page  287: Bits 15:5   Reserved, must be kept at reset value.
Page  287: Bits 3:1   Reserved, must be kept at reset value.
Page  287: If BREN is reset, the backup regulator is switched off. The backup RAM can still be used in
Page  287: Reset value: 0x0000 0006 (reset only by POR only, not reset by wakeup from Standby mode
Page  287: and RESET pad).
Page  288: Bits 31:27         Reserved, must be kept at reset value.
Page  288: Bits 23:10         Reserved, must be kept at reset value.
Page  288: Bits 7:3     Reserved, must be kept at reset value.
Page  289: Reset value: 0x0000 0000
Page  289: Bits 31:12       Reserved, must be kept at reset value.
Page  289: Bit 10    Reserved, must be kept at reset value.
Page  289: This bit is set by hardware and cleared by any system reset or by setting the CSSF bit. Once
Page  289: This bit is set by hardware and cleared by any system reset or by setting the CSSF bit. Once
Page  289: This bit is set by hardware and cleared only by a POR (Power-on Reset) or by setting the
Page  289: This bit is set by hardware and cleared only by any reset or by setting the CSSF bit.
Page  289: Bits 4:3   Reserved, must be kept at reset value.
Page  290: Reset value: 0x0000 4000 (Following reset VOSRDY will be read 1 by software).
Page  290: Bits 31:16      Reserved, must be kept at reset value.
Page  290: Bits 12:0      Reserved, must be kept at reset value.
Page  291: Reset value: 0x0000 0000 (reset only by system reset, not reset by wakeup from Standby
Page  291: Reset value: 0x0000 0000 (reset only by system reset, not reset by wakeup from Standby
Page  291: Bits 31:6     Reserved, must be kept at reset value.
Page  291: This bit is set by hardware and cleared only by a Reset pin or by setting the WKUPCn+1 bit in the
Page  292: Reset value: 0x0000 0000 (reset only by system reset, not reset by wakeup from Standby
Page  292: Bits 31:28         Reserved, must be kept at reset value.
Page  292: Bits 15:14         Reserved, must be kept at reset value.
Page  292: Bits 7:6     Reserved, must be kept at reset value.
Page  293: Reset value
Page  293: Reset value
Page  293: Reset value
Page  293: Reset value
Page  293: Reset value
Page  293: Reset value
Page  293: Reset value
Page  293: Reset value
Page  293: Reset value
Page  293: Reset value
Page  293: Table 43. Power control register map and reset values
Page  296: mode. It is also responsible for reset generation.
Page  298: Refer to Section 7: Reset and Clock Control (RCC) and Section 5: Power control (PWR)for
Page  299: STRT   Power-on reset startup                   CFG   Peripherals initialization (BDMA, DMAMUX2, PWR, LPUART1, EXTI)
Page  303: After a Power-on reset, the CPU perform the following operations:
Page  303: lpuart1_tx_it is reset to ‘0’.
Page  306: Reset and Clock Control (RCC)                                                                      RM0433
Page  306: 7          Reset and Clock Control (RCC)
Page  306: The RCC block manages the clock and reset generation for the whole microcontroller.
Page  306: Reset block
Page  306: •   Generation of local and system reset
Page  306: •   Bidirectional pin reset allowing to reset the microcontroller or external devices
Page  306: •   WWDG reset supported
Page  307: RM0433                                                                                                                                            Reset and Clock Control (RCC)
Page  307: nreset (system reset)                                                                               to all circuit
Page  307: iwdg1_out_rst              Reset
Page  307: Reset                         rcc_c_rst               Clock Manager
Page  307: NRST                               I/O           System reset, can be used to provide reset to external devices
Page  308: Reset and Clock Control (RCC)                                                                                   RM0433
Page  308: nreset           I/O        System reset
Page  308: iwdg1_out_rst               I      Reset line driven by the IWDG1, indicating that a timeout occurred.
Page  308: wwdg1_out_rst               I      Reset line driven by the WWDG1, indicating that a timeout occurred.
Page  308: pwr_bor_rst                I      Brownout reset generated by the PWR block
Page  308: pwr_por_rst                I      Power-on reset generated by the PWR block
Page  308: pwr_vsw_rst                I      Power-on reset of the VSW domain generated by the PWR block
Page  308: rcc_perx_rst           O          Reset generated by the RCC for the peripherals.
Page  309: RM0433                                                                         Reset and Clock Control (RCC)
Page  309: 7.4           RCC reset block functional description
Page  309: Several sources can generate a reset:
Page  309: The reset scope depends on the source that generates the reset. Three reset categories
Page  309: •      Power-on/off reset
Page  309: •      System reset
Page  309: •      Local resets
Page  309: 7.4.1         Power-on/off reset
Page  309: The power-on/off reset (pwr_por_rst) is generated by the power controller block (PWR). It
Page  309: complete reset since it resets the whole circuit, except the backup domain. The power-on/off
Page  309: reset function can be disabled through PDR_ON pin (see Section 5.5: Power supply
Page  309: Refer to Table 50: Reset distribution summary for details.
Page  310: Reset and Clock Control (RCC)                                                                       RM0433
Page  310: 7.4.2      System reset
Page  310: A system reset (nreset) resets all registers to their default values except for the reset status
Page  310: A system reset can be generated from one of the following sources:
Page  310: •      A reset from NRST pin (external reset)
Page  310: •      A reset from the power-on/off reset block (pwr_por_rst)
Page  310: •      A reset from the brownout reset block (pwr_bor_rst)
Page  310: Refer to Section 5.5.2: Brownout reset (BOR) for a detailed description of the BOR
Page  310: •      A reset from the independent watchdogs (iwdg1_out_rst)
Page  310: •      A software reset from the Cortex®-M7 core
Page  310: It is generated via the SYSRESETREQ signal issued by the Cortex®-M7 core. This
Page  310: signal is also named SFTRESET in this document.
Page  310: •      A reset from the window watchdogs depending on WWDG configuration
Page  310: •      A reset from the low-power mode security reset, depending on option byte
Page  310: Note:      The SYSRESETREQ bit in Cortex®-M7 Application Interrupt and Reset Control Register
Page  310: must be set to force a software reset on the device. Refer to the Cortex®-M7 with FPU
Page  310: iwdg1_out_rst) perform a system reset of the circuit, which is also propagated to the NRST
Page  310: pin to reset the connected external devices. The pulse generator guarantees a minimum
Page  310: reset pulse duration of 20 μs for each internal reset source. In case of an external reset, the
Page  310: reset pulse is generated while the NRST pin is asserted Low.
Page  310: Figure 39. System reset circuit
Page  310: Filter                nreset (System Reset)
Page  310: (External reset)                                                pwr_por_rst
Page  310: SFTRESET
Page  311: RM0433                                                               Reset and Clock Control (RCC)
Page  311: 7.4.3       Local resets
Page  311: CPU reset
Page  311: The CPU can reset itself by means of the CPURST bit in RCC AHB3 Reset Register
Page  311: Domain reset
Page  311: Some resets also dependent on the domain status. For example, when D1 domain exits
Page  311: from DStandby, it is reset (d1_rst). The same mechanism applies to D2.
Page  311: When the system exits from Standby mode, a stby_rst reset is applied. The stby_rst signal
Page  311: generates a reset of the complete VCORE domain as long the VCORE voltage provided by the
Page  311: Table 50 gives a detailed overview of reset sources and scopes.
Page  311: Table 50. Reset distribution summary
Page  311: Reset
Page  311: Reset name                                                        Comments
Page  311: – Resets D1 and D2 domains, and all their
Page  311: – Resets D3 domain peripherals
Page  311: – Resets VDD domain: IWDG1, LDO...
Page  311: backup RAM are not reset
Page  311: – Same as pin reset. The pin is asserted as
Page  311: – Same as pwr_bor_rst reset, plus:
Page  311: Reset of the Flash memory digital block
Page  311: PWR                                                             Reset of the debug block
Page  311: – The low-power mode security reset has
Page  311: security reset (lpwr_rst) for additional
Page  312: Reset and Clock Control (RCC)                                                                RM0433
Page  312: Table 50. Reset distribution summary (continued)
Page  312: Reset
Page  312: Reset name                                                    Comments
Page  312: – The backup domain reset can be
Page  312: Section 7.4.6: Backup domain reset for
Page  312: – Resets D1 domain, and all its
Page  312: – Resets D2 domain, and all its
Page  312: reset of the complete VCORE domain is
Page  312: – This reset is generated by software
Page  312: CPURST         x - - - x - - - - - - - - -        Reset Register (RCC_AHB3RSTR).
Page  312: – Resets the CPU, and the WWDG1 block
Page  312: – This reset is generated by software when
Page  312: writing SYSRESETREQ bit located into
Page  312: CPU       SFTRESET       x x x - x x x x x - - - - x        AIRCR register of the Cortex®-M7 core.
Page  312: – Same scope as pwr_bor_rst reset.
Page  312: – This reset is generated by the backup
Page  312: IWDG1     iwdg1_out_rst x x x - x x x x x - - - - x       – Same as pwr_bor_rst reset.
Page  312: WWDG1     wwdg1_out_rst x x x - x x x x x - - - - x       – Same as pwr_bor_rst reset.
Page  313: RM0433                                                                                                           Reset and Clock Control (RCC)
Page  313: 7.4.4           Reset source identification
Page  313: The CPU can identify the reset source by checking the reset flags in the RCC_RSR (or
Page  313: The CPU can reset the flags by setting RMVF bit.
Page  313: according to the situation that generated the reset. For example when an IWDG1 timeout
Page  313: also generated a pin reset.
Page  313: Table 51. Reset source identification (RCC_RSR)(1)
Page  313: #                Situations Generating a Reset
Page  313: 1      Power-on reset (pwr_por_rst)                                0           0           0           0          1         1         1         1        1        1
Page  313: 2      Pin reset (NRST)                                            0           0           0           0          0         1         0         0        0        1
Page  313: 3      Brownout reset (pwr_bor_rst)                                0           0           0           0          0         1         1         0        0        1
Page  313: 4      System reset generated by CPU (SFTRESET)                    0           0           0           1          0         1         0         0        0        1
Page  313: 5      CPU reset (CPURST)                                          0           0           0           0          0         0         0         0        0        1
Page  313: 6      WWDG1 reset (wwdg1_out_rst)                                 0           1           0           0          0         1         0         0        0        1
Page  313: 8      IWDG1 reset (iwdg1_out_rst)                                 0           0           1           0          0         1         0         0        0        1
Page  314: Reset and Clock Control (RCC)                                                                  RM0433
Page  314: 7.4.5      Low-power mode security reset (lpwr_rst)
Page  314: mode security resets are available. When enabled through nRST_STOP_D1 option bytes, a
Page  314: system reset is generated if the following conditions are met:
Page  314: This type of reset is enabled by resetting nRST_STOP_D1 user option byte. In this
Page  314: system reset is generated.
Page  314: This type of reset is enabled by resetting nRST_STDBY_D1 user option byte. In this
Page  314: executed, a system reset is generated.
Page  314: LPWRRSTF bits in RCC Reset Status Register (RCC_RSR) indicates that a low-power
Page  314: mode security reset occurred (see line #12 in Table 51).
Page  314: lpwr_rst is activated when a low-power mode security reset due to D1 or CPU occurred.
Page  314: 7.4.6      Backup domain reset
Page  314: A backup domain reset is generated when one of the following events occurs:
Page  314: •   A software reset, triggered by setting BDRST bit in the RCC Backup Domain Control
Page  314: Register (RCC_BDCR). All RTC registers and the RCC_BDCR register are reset to
Page  314: register are reset to their default values. In this case the content of the backup RAM is
Page  314: There are two ways to reset the backup RAM:
Page  315: RM0433                                                                  Reset and Clock Control (RCC)
Page  315: Boot from pin reset
Page  315: When a pin reset occurs, VDD is still present. As a results:
Page  315: Note:    The boot sequence is similar for pwr_bor_rst, lpwr_rst, STFxRESET, iwdg1_out_rst and
Page  316: Reset and Clock Control (RCC)                                                                                                                RM0433
Page  316: NRST goes                                PAD Reset (or pwr_bor_rst, SFTRESET, iwdg1_out_rst,…)
Page  317: RM0433                                                               Reset and Clock Control (RCC)
Page  318: Reset and Clock Control (RCC)                                                                                                                                                                                                                   RM0433
Page  318: D The selected input can be changed on-the-fly without spurs on the output signal          x Represents the selected mux input after a system reset
Page  319: RM0433                                                                        Reset and Clock Control (RCC)
Page  320: Reset and Clock Control (RCC)                                                                        RM0433
Page  321: RM0433                                                                Reset and Clock Control (RCC)
Page  322: Reset and Clock Control (RCC)                                                                      RM0433
Page  322: After a power-on reset, the factory calibration value is loaded in the HSICAL[11:0] bits.
Page  323: RM0433                                                                Reset and Clock Control (RCC)
Page  323: After reset, the factory calibration value is loaded in the CSICAL[7:0] bits.
Page  324: Reset and Clock Control (RCC)                                                                      RM0433
Page  324: The HSECSSON bit is cleared by hardware when a system reset occurs or when the
Page  324: system enters Standby mode (see Section 7.4.2: System reset).
Page  325: RM0433                                                               Reset and Clock Control (RCC)
Page  325: •    after a pwr_vsw_rst (VSW software reset)
Page  326: Reset and Clock Control (RCC)                                                                                                       RM0433
Page  327: RM0433                                                              Reset and Clock Control (RCC)
Page  328: Reset and Clock Control (RCC)                                                                    RM0433
Page  329: RM0433                                                                               Reset and Clock Control (RCC)
Page  330: Reset and Clock Control (RCC)                                                                    RM0433
Page  330: After a system reset, the HSI is selected as system clock and all PLLs are switched OFF.
Page  331: RM0433                                                                                                     Reset and Clock Control (RCC)
Page  331: (1) Can be changed on-the-fly                            x Represents the selected mux input after a system reset
Page  332: Reset and Clock Control (RCC)                                                                                  RM0433
Page  333: RM0433                                                                                Reset and Clock Control (RCC)
Page  333: kernel clock, the RCC registers are reset to their initial values except for the RCC_RSR (or
Page  334: Reset and Clock Control (RCC)                                                                 RM0433
Page  335: RM0433                                                                                                                                                              Reset and Clock Control (RCC)
Page  336: Reset and Clock Control (RCC)                                                                                                                                                                                                                       RM0433
Page  337: RM0433                                                                                                Reset and Clock Control (RCC)
Page  337: 1. X represents the selected MUX input after a system reset.
Page  338: Reset and Clock Control (RCC)                                                                                             RM0433
Page  338: 1. X represents the selected MUX input after a system reset.
Page  339: RM0433                                                                                                            Reset and Clock Control (RCC)
Page  339: 1. X represents the selected MUX input after a system reset
Page  339: 1. X represents the selected MUX input after a system reset.
Page  340: Reset and Clock Control (RCC)                                                                                                     RM0433
Page  340: 1. X represents the selected MUX input after a system reset.
Page  340: 1. X represents the selected MUX input after a system reset.
Page  341: RM0433                                                                                                 Reset and Clock Control (RCC)
Page  341: 1. X represents the selected MUX input after a system reset.
Page  342: Reset and Clock Control (RCC)                                                                                                  RM0433
Page  342: 1. X represents the selected MUX input after a system reset.
Page  343: RM0433                                                                                              Reset and Clock Control (RCC)
Page  343: 1. X represents the selected MUX input after a system reset.
Page  344: Reset and Clock Control (RCC)                                                                                             RM0433
Page  344: 1. X represents the selected MUX input after a system reset
Page  344: This selection cannot be modified without resetting the Backup domain.
Page  345: RM0433                                                                Reset and Clock Control (RCC)
Page  346: Reset and Clock Control (RCC)                                                                      RM0433
Page  347: RM0433                                                                                                       Reset and Clock Control (RCC)
Page  348: Reset and Clock Control (RCC)                                                                    RM0433
Page  349: RM0433                                                                Reset and Clock Control (RCC)
Page  350: Reset and Clock Control (RCC)                                                                                  RM0433
Page  351: RM0433                                                               Reset and Clock Control (RCC)
Page  352: Reset and Clock Control (RCC)                                                                    RM0433
Page  353: RM0433                                                                                   Reset and Clock Control (RCC)
Page  354: Reset and Clock Control (RCC)                                                                                                                                        RM0433
Page  355: RM0433                                                                                                                                            Reset and Clock Control (RCC)
Page  356: Reset and Clock Control (RCC)                                                                                                                                               RM0433
Page  357: RM0433                                                              Reset and Clock Control (RCC)
Page  358: Reset and Clock Control (RCC)                                                                                                     RM0433
Page  359: RM0433                                                                                     Reset and Clock Control (RCC)
Page  360: Reset and Clock Control (RCC)                                                                     RM0433
Page  360: •    RCC_RSR or RCC_C1_RSR to control the reset flag status bits.
Page  361: RM0433                                                                                                          Reset and Clock Control (RCC)
Page  361: Reset value: 0x0000 0001
Page  361: Bits 31:30 Reserved, must be kept at reset value.
Page  361: 0: PLL3 unlocked (default after reset)
Page  361: 0: PLL3 OFF (default after reset)
Page  361: 0: PLL2 unlocked (default after reset)
Page  361: 0: PLL2 OFF (default after reset)
Page  361: 0: PLL1 unlocked (default after reset)
Page  361: 0: PLL1 OFF (default after reset)
Page  361: Bits 23:20 Reserved, must be kept at reset value.
Page  362: Reset and Clock Control (RCC)                                                                             RM0433
Page  362: This bit is “set only” (disabled by a system reset or when the system enters in Standby mode).
Page  362: 0: Clock Security System on HSE OFF (Clock detector OFF) (default after reset)
Page  362: 0: HSE oscillator not bypassed (default after reset)
Page  362: 0: HSE clock is not ready (default after reset)
Page  362: 0: HSE is OFF (default after reset)
Page  362: 0: D2 domain clocks are not available (default after reset)
Page  362: 0: D1 domain clocks are not available (default after reset)
Page  362: 0: HSI48 clock is not ready (default after reset)
Page  362: 0: HSI48 is OFF (default after reset)
Page  362: Bits 11:10 Reserved, must be kept at reset value.
Page  363: RM0433                                                                          Reset and Clock Control (RCC)
Page  363: Set and reset by software to force the CSI to ON, even in Stop mode, in order to be quickly
Page  363: 0: no effect on CSI (default after reset)
Page  363: 0: CSI clock is not ready (default after reset)
Page  363: Set and reset by software to enable/disable CSI clock for system and/or peripheral.
Page  363: 0: CSI is OFF (default after reset)
Page  363: Bit 6 Reserved, must be kept at reset value.
Page  363: Set and reset by hardware.
Page  363: 0: new division ratio not yet propagated to hsi(_ker)_ck (default after reset)
Page  363: Set and reset by software.
Page  363: 00: Division by 1, hsi(_ker)_ck = 64 MHz (default after reset)
Page  364: Reset and Clock Control (RCC)                                                                            RM0433
Page  364: 0: HSI clock is not ready (default after reset)
Page  364: Set and reset by software to force the HSI to ON, even in Stop mode, in order to be quickly
Page  364: 0: no effect on HSI (default after reset)
Page  364: 1: HSI is ON (default after reset)
Page  365: RM0433                                                                              Reset and Clock Control (RCC)
Page  365: Reset value: 0x4000 0xxx
Page  365: Bit 31 Reserved, must be kept at reset value.
Page  365: CSITRIM field is added to the engineering option bytes loaded during reset phase (flash_csi_opt) in
Page  365: Note: The reset value of the field is 0x10.
Page  365: Set by hardware by option byte loading during system reset nreset.
Page  365: HSITRIM field is added to the engineering option bytes loaded during reset phase (flash_hsi_opt) in
Page  365: Note: The reset value of the field is 0x20.
Page  365: Set by hardware by option byte loading during system reset nreset.
Page  366: Reset and Clock Control (RCC)                                                                                    RM0433
Page  366: Reset value: 0x0000 0xxx
Page  366: Bits 31:10 Reserved, must be kept at reset value.
Page  366: Set by hardware by option byte loading during system reset nreset.
Page  367: RM0433                                                                                             Reset and Clock Control (RCC)
Page  367: Reset value: 0x0000 0000
Page  367: It is highly recommended to configure these bits only after reset, before enabling the external
Page  367: 000: System clock selected (sys_ck) (default after reset)
Page  367: may generate glitches on MCO2. It is highly recommended to change this prescaler only after reset,
Page  367: 0000: prescaler disabled (default after reset)
Page  367: It is highly recommended to configure these bits only after reset, before enabling the external
Page  367: 000: HSI clock selected (hsi_ck) (default after reset)
Page  368: Reset and Clock Control (RCC)                                                                               RM0433
Page  368: may generate glitches on MCO1. It is highly recommended to change this prescaler only after reset,
Page  368: 0000: prescaler disabled (default after reset)
Page  368: Bits 17:16 Reserved, must be kept at reset value.
Page  368: This bit is set and reset by software to control the clock frequency of all the timers connected to
Page  368: else it is equal to 2 x Frcc_pclkx_d2 (default after reset)
Page  368: This bit is set and reset by software to control the clock frequency of high resolution the timer
Page  368: 0: The HRTIM prescaler clock source is the same as other timers. (default after reset)
Page  368: 000000: no clock (default after reset)
Page  368: Set and reset by software to select the Kernel wakeup clock from system Stop.
Page  368: 0: The HSI is selected as wake up clock from system Stop (default after reset)
Page  369: RM0433                                                                       Reset and Clock Control (RCC)
Page  369: Set and reset by software to select the system wakeup clock from system Stop.
Page  369: 0: The HSI is selected as wake up clock from system Stop (default after reset)
Page  369: Set and reset by hardware to indicate which clock source is used as system clock.
Page  369: 000: HSI used as system clock (hsi_ck) (default after reset)
Page  369: Set and reset by software to select system clock source (sys_ck).
Page  369: 000: HSI selected as system clock (hsi_ck) (default after reset)
Page  370: Reset and Clock Control (RCC)                                                                                               RM0433
Page  370: Reset value: 0x0000 0000
Page  370: Bits 31:12 Reserved, must be kept at reset value.
Page  370: Set and reset by software to control D1 domain CPU clock division factor.
Page  370: 0xxx: sys_ck not divided (default after reset)
Page  371: RM0433                                                                      Reset and Clock Control (RCC)
Page  371: Bit 7 Reserved, must be kept at reset value.
Page  371: Set and reset by software to control the division factor of rcc_pclk3.
Page  371: 0xx: rcc_pclk3 = rcc_hclk3 (default after reset)
Page  371: Set and reset by software to control the division factor of rcc_hclk3 and rcc_aclk. Changing this
Page  371: 0xxx: rcc_hclk3 = sys_d1cpre_ck (default after reset)
Page  372: Reset and Clock Control (RCC)                                                                                       RM0433
Page  372: Reset value: 0x0000 0000
Page  372: Bits 31:11 Reserved, must be kept at reset value.
Page  372: Set and reset by software to control D2 domain APB2 clock division factor.
Page  372: 0xx: rcc_pclk2 = rcc_hclk1 (default after reset)
Page  372: Bit 7 Reserved, must be kept at reset value.
Page  372: Set and reset by software to control D2 domain APB1 clock division factor.
Page  372: 0xx: rcc_pclk1 = rcc_hclk1 (default after reset)
Page  372: Bits 3:0 Reserved, must be kept at reset value.
Page  373: RM0433                                                                               Reset and Clock Control (RCC)
Page  373: Reset value: 0x0000 0000
Page  373: Bits 31:7 Reserved, must be kept at reset value.
Page  373: Set and reset by software to control D3 domain APB4 clock division factor.
Page  373: 0xx: rcc_pclk4 = rcc_hclk4 (default after reset)
Page  373: Bits 3:0 Reserved, must be kept at reset value.
Page  374: Reset and Clock Control (RCC)                                                                             RM0433
Page  374: Reset value: 0x0202 0200
Page  374: Bits 31:26 Reserved, must be kept at reset value.
Page  374: 000000: prescaler disabled (default after reset)
Page  374: 100000: division by 32 (default after reset)
Page  374: Bits 19:18 Reserved, must be kept at reset value.
Page  374: 100000: division by 32 (default after reset)
Page  374: Bits 11:10 Reserved, must be kept at reset value.
Page  375: RM0433                                                                    Reset and Clock Control (RCC)
Page  375: 100000: division by 32 (default after reset)
Page  375: Bits 3:2 Reserved, must be kept at reset value.
Page  375: Set and reset by software to select the PLL clock source.
Page  375: 00: HSI selected as PLL clock (hsi_ck) (default after reset)
Page  376: Reset and Clock Control (RCC)                                                                                                                                            RM0433
Page  376: Reset value: 0x01FF 0000
Page  376: Bits 31:25 Reserved, must be kept at reset value.
Page  376: Set and reset by software to enable the pll3_r_ck output of the PLL3.
Page  376: 1: pll3_r_ck output is enabled (default after reset)
Page  376: Set and reset by software to enable the pll3_q_ck output of the PLL3.
Page  376: 1: pll3_q_ck output is enabled (default after reset)
Page  376: Set and reset by software to enable the pll3_p_ck output of the PLL3.
Page  376: 1: pll3_p_ck output is enabled (default after reset)
Page  376: Set and reset by software to enable the pll2_r_ck output of the PLL2.
Page  376: 1: pll2_r_ck output is enabled (default after reset)
Page  376: Set and reset by software to enable the pll2_q_ck output of the PLL2.
Page  376: 1: pll2_q_ck output is enabled (default after reset)
Page  377: RM0433                                                                         Reset and Clock Control (RCC)
Page  377: Set and reset by software to enable the pll2_p_ck output of the PLL2.
Page  377: 1: pll2_p_ck output is enabled (default after reset)
Page  377: Set and reset by software to enable the pll1_r_ck output of the PLL1.
Page  377: 1: pll1_r_ck output is enabled (default after reset)
Page  377: Set and reset by software to enable the pll1_q_ck output of the PLL1.
Page  377: 1: pll1_q_ck output is enabled (default after reset)
Page  377: Set and reset by software to enable the pll1_p_ck output of the PLL1.
Page  377: 1: pll1_p_ck output is enabled (default after reset)
Page  377: Bits 15:12 Reserved, must be kept at reset value.
Page  377: Set and reset by software to select the proper reference frequency range used for PLL3.
Page  377: 00: The PLL3 input (ref3_ck) clock range frequency is between 1 and 2 MHz (default after reset)
Page  377: Set and reset by software to select the proper VCO frequency range used for PLL3.
Page  377: 0: Wide VCO range:192 to 836 MHz (default after reset)
Page  377: Set and reset by software to latch the content of FRACN3 into the Sigma-Delta modulator.
Page  378: Reset and Clock Control (RCC)                                                                              RM0433
Page  378: Set and reset by software to select the proper reference frequency range used for PLL2.
Page  378: 00: The PLL2 input (ref2_ck) clock range frequency is between 1 and 2 MHz (default after reset)
Page  378: Set and reset by software to select the proper VCO frequency range used for PLL2.
Page  378: 0: Wide VCO range:192 to 836 MHz (default after reset)
Page  378: Set and reset by software to latch the content of FRACN2 into the Sigma-Delta modulator.
Page  378: Set and reset by software to select the proper reference frequency range used for PLL1.
Page  378: 00: The PLL1 input (ref1_ck) clock range frequency is between 1 and 2 MHz (default after reset)
Page  378: Set and reset by software to select the proper VCO frequency range used for PLL1.
Page  378: 0: Wide VCO range: 192 to 836 MHz (default after reset)
Page  378: Set and reset by software to latch the content of FRACN1 into the Sigma-Delta modulator.
Page  379: RM0433                                                                        Reset and Clock Control (RCC)
Page  379: Reset value: 0x0101 0280
Page  379: Bit 31 Reserved, must be kept at reset value.
Page  379: Set and reset by software to control the frequency of the pll1_r_ck clock.
Page  379: 0000001: pll1_r_ck = vco1_ck / 2 (default after reset)
Page  379: Bit 23 Reserved, must be kept at reset value.
Page  380: Reset and Clock Control (RCC)                                                                        RM0433
Page  380: Set and reset by software to control the frequency of the pll1_q_ck clock.
Page  380: 0000001: pll1_q_ck = vco1_ck / 2 (default after reset)
Page  380: Set and reset by software to control the frequency of the pll1_p_ck clock.
Page  380: 0000001: pll1_p_ck = vco1_ck / 2 (default after reset)
Page  380: Set and reset by software to control the multiplication factor of the VCO.
Page  380: 0x080: DIVN1 = 129 (default after reset)
Page  381: RM0433                                                                                  Reset and Clock Control (RCC)
Page  381: Reset value: 0x0000 0000
Page  381: Bits 31:16 Reserved, must be kept at reset value.
Page  381: Set and reset by software to control the fractional part of the multiplication factor of the VCO.
Page  381: Bits 2:0 Reserved, must be kept at reset value.
Page  382: Reset and Clock Control (RCC)                                                                                 RM0433
Page  382: Reset value: 0x0101 0280
Page  382: Bit 31 Reserved, must be kept at reset value.
Page  382: Set and reset by software to control the frequency of the pll2_r_ck clock.
Page  382: 0000001: pll2_r_ck = vco2_ck / 2 (default after reset)
Page  382: Bit 23 Reserved, must be kept at reset value.
Page  383: RM0433                                                                      Reset and Clock Control (RCC)
Page  383: Set and reset by software to control the frequency of the pll2_q_ck clock.
Page  383: 0000001: pll2_q_ck = vco2_ck / 2 (default after reset)
Page  383: Set and reset by software to control the frequency of the pll2_p_ck clock.
Page  383: 0000001: pll2_p_ck = vco2_ck / 2 (default after reset)
Page  383: Set and reset by software to control the multiplication factor of the VCO.
Page  383: 0x080: DIVN2 = 129 (default after reset)
Page  384: Reset and Clock Control (RCC)                                                                                   RM0433
Page  384: Reset value: 0x0000 0000
Page  384: Bits 31:16 Reserved, must be kept at reset value.
Page  384: Set and reset by software to control the fractional part of the multiplication factor of the VCO.
Page  384: Bits 2:0     Reserved, must be kept at reset value.
Page  385: RM0433                                                                        Reset and Clock Control (RCC)
Page  385: Reset value: 0x0101 0280
Page  385: Bit 31 Reserved, must be kept at reset value.
Page  385: Set and reset by software to control the frequency of the pll3_r_ck clock.
Page  385: 0000001: pll3_r_ck = vco3_ck / 2 (default after reset)
Page  385: Bit 23 Reserved, must be kept at reset value.
Page  386: Reset and Clock Control (RCC)                                                                          RM0433
Page  386: Set and reset by software to control the frequency of the pll3_q_ck clock.
Page  386: 0000001: pll3_q_ck = vco3_ck / 2 (default after reset)
Page  386: Set and reset by software to control the frequency of the pll3_p_ck clock.
Page  386: 0000001: pll3_p_ck = vco3_ck / 2 (default after reset)
Page  386: Set and reset by software to control the multiplication factor of the VCO.
Page  386: 0x080: DIVN3 = 129 (default after reset)
Page  387: RM0433                                                                                  Reset and Clock Control (RCC)
Page  387: Reset value: 0x0000 0000
Page  387: Bits 31:16 Reserved, must be kept at reset value.
Page  387: Set and reset by software to control the fractional part of the multiplication factor of the VCO.
Page  387: Bits 2:0 Reserved, must be kept at reset value.
Page  388: Reset and Clock Control (RCC)                                                                                              RM0433
Page  388: Reset value: 0x0000 0000
Page  388: Bits 31:30 Reserved, must be kept at reset value.
Page  388: 00: hsi_ker_ck clock selected as per_ck clock (default after reset)
Page  388: Bits 27:17 Reserved, must be kept at reset value.
Page  388: 0: pll1_q_ck clock is selected as kernel peripheral clock (default after reset)
Page  388: Bits 15:6 Reserved, must be kept at reset value.
Page  388: 00: rcc_hclk3 clock selected as kernel peripheral clock (default after reset)
Page  388: Bits 3:2 Reserved, must be kept at reset value.
Page  388: 00: rcc_hclk3 clock selected as kernel peripheral clock (default after reset)
Page  389: RM0433                                                                                                             Reset and Clock Control (RCC)
Page  389: Reset value: 0x0000 0000
Page  389: Set and reset by software.
Page  389: 0: pclk is selected as SWPMI kernel clock (default after reset)
Page  389: Bit 30 Reserved, must be kept at reset value.
Page  389: Set and reset by software.
Page  389: 00: hse_ck clock is selected as FDCAN kernel clock (default after reset)
Page  389: Bits 27:25 Reserved, must be kept at reset value.
Page  389: Set and reset by software.
Page  389: 0: rcc_pclk2 is selected as DFSDM1 Clk kernel clock (default after reset)
Page  389: Bits 23:22 Reserved, must be kept at reset value.
Page  389: 00: pll1_q_ck clock selected as SPDIFRX kernel clock (default after reset)
Page  389: Bit 19 Reserved, must be kept at reset value.
Page  390: Reset and Clock Control (RCC)                                                                                RM0433
Page  390: Set and reset by software.
Page  390: 000: APB clock is selected as kernel clock (default after reset)
Page  390: Bit 15 Reserved, must be kept at reset value.
Page  390: Set and reset by software.
Page  390: 000: pll1_q_ck clock selected as SPI/I2S1,2 and 3 kernel clock (default after reset)
Page  390: Bits 11:9 Reserved, must be kept at reset value.
Page  391: RM0433                                                                        Reset and Clock Control (RCC)
Page  391: Set and reset by software.
Page  391: 000: pll1_q_ck clock selected as SAI2 and SAI3 kernel clock (default after reset)
Page  391: Bits 5:3 Reserved, must be kept at reset value.
Page  391: Set and reset by software.
Page  391: 000: pll1_q_ck clock selected as SAI1 and DFSDM1 Aclk kernel clock (default after reset)
Page  392: Reset and Clock Control (RCC)                                                                                                    RM0433
Page  392: Reset value: 0x0000 0000
Page  392: Bit 31 Reserved, must be kept at reset value.
Page  392: Set and reset by software.
Page  392: 000: rcc_pclk1 clock selected as kernel peripheral clock (default after reset)
Page  392: Bits 27:24 Reserved, must be kept at reset value.
Page  392: Set and reset by software.
Page  392: 00: lse_ck clock is selected as kernel clock (default after reset)
Page  392: Set and reset by software.
Page  392: 00: Disable the kernel clock (default after reset)
Page  392: Bits 19:14 Reserved, must be kept at reset value.
Page  392: Set and reset by software.
Page  392: 00: rcc_pclk1 clock is selected as kernel clock (default after reset)
Page  393: RM0433                                                                        Reset and Clock Control (RCC)
Page  393: Bits 11:10 Reserved, must be kept at reset value.
Page  393: Set and reset by software.
Page  393: 00: hsi8_ck clock is selected as kernel clock (default after reset)
Page  393: Bits 7:6 Reserved, must be kept at reset value.
Page  393: Set and reset by software.
Page  393: 000: rcc_pclk2 clock is selected as kernel clock (default after reset)
Page  393: Set and reset by software.
Page  393: 000: rcc_pclk1 clock is selected as kernel clock (default after reset)
Page  394: Reset and Clock Control (RCC)                                                                                                 RM0433
Page  394: Reset value: 0x0000 0000
Page  394: Bit 31   Reserved, must be kept at reset value.
Page  394: Set and reset by software.
Page  394: 000: rcc_pclk4 clock selected as kernel peripheral clock (default after reset)
Page  394: Bit 27   Reserved, must be kept at reset value.
Page  394: Set and reset by software.
Page  394: 000: pll1_q_ck clock selected as kernel peripheral clock (default after reset)
Page  395: RM0433                                                                           Reset and Clock Control (RCC)
Page  395: Set and reset by software.
Page  395: 000: pll1_q_ck clock selected as kernel peripheral clock (default after reset)
Page  395: Bits 20:18   Reserved, must be kept at reset value.
Page  395: Set and reset by software.
Page  395: 00: pll2_p_ck clock selected as kernel peripheral clock (default after reset)
Page  395: Set and reset by software.
Page  395: 000: rcc_pclk4 clock selected as kernel peripheral clock (default after reset)
Page  395: Set and reset by software.
Page  395: 000: rcc_pclk4 clock selected as kernel peripheral clock (default after reset)
Page  396: Reset and Clock Control (RCC)                                                                          RM0433
Page  396: Set and reset by software.
Page  396: 00: rcc_pclk4 clock selected as kernel peripheral clock (default after reset)
Page  396: Bits 7:3   Reserved, must be kept at reset value.
Page  396: Set and reset by software.
Page  396: 000: rcc_pclk_d3 clock is selected as kernel peripheral clock (default after reset)
Page  397: RM0433                                                                                                       Reset and Clock Control (RCC)
Page  397: Reset value: 0x0000 0000
Page  397: Bits 31:10 Reserved, must be kept at reset value.
Page  397: Set and reset by software to enable/disable interrupt caused by the Clock Security System on
Page  397: 0: LSE CSS interrupt disabled (default after reset)
Page  397: Set and reset by software to enable/disable interrupt caused by PLL3 lock.
Page  397: 0: PLL3 lock interrupt disabled (default after reset)
Page  397: Set and reset by software to enable/disable interrupt caused by PLL2 lock.
Page  397: 0: PLL2 lock interrupt disabled (default after reset)
Page  397: Set and reset by software to enable/disable interrupt caused by PLL1 lock.
Page  397: 0: PLL1 lock interrupt disabled (default after reset)
Page  397: Set and reset by software to enable/disable interrupt caused by the HSI48 oscillator stabilization.
Page  397: 0: HSI48 ready interrupt disabled (default after reset)
Page  397: Set and reset by software to enable/disable interrupt caused by the CSI oscillator stabilization.
Page  397: 0: CSI ready interrupt disabled (default after reset)
Page  397: Set and reset by software to enable/disable interrupt caused by the HSE oscillator stabilization.
Page  397: 0: HSE ready interrupt disabled (default after reset)
Page  398: Reset and Clock Control (RCC)                                                                             RM0433
Page  398: Set and reset by software to enable/disable interrupt caused by the HSI oscillator stabilization.
Page  398: 0: HSI ready interrupt disabled (default after reset)
Page  398: Set and reset by software to enable/disable interrupt caused by the LSE oscillator stabilization.
Page  398: 0: LSE ready interrupt disabled (default after reset)
Page  398: Set and reset by software to enable/disable interrupt caused by the LSI oscillator stabilization.
Page  398: 0: LSI ready interrupt disabled (default after reset)
Page  399: RM0433                                                                                                    Reset and Clock Control (RCC)
Page  399: Reset value: 0x0000 0000
Page  399: Bits 31:11 Reserved, must be kept at reset value.
Page  399: Reset by software by writing HSECSSC bit.
Page  399: 0: No clock security interrupt caused by HSE clock failure (default after reset)
Page  399: Reset by software by writing LSECSSC bit.
Page  399: 0: No failure detected on the external 32 kHz oscillator (default after reset)
Page  399: Reset by software by writing PLL3RDYC bit.
Page  399: 0: No clock ready interrupt caused by PLL3 lock (default after reset)
Page  399: Reset by software by writing PLL2RDYC bit.
Page  399: 0: No clock ready interrupt caused by PLL2 lock (default after reset)
Page  399: Reset by software by writing PLL1RDYC bit.
Page  399: 0: No clock ready interrupt caused by PLL1 lock (default after reset)
Page  399: Reset by software by writing HSI48RDYC bit.
Page  399: 0: No clock ready interrupt caused by the HSI48 oscillator (default after reset)
Page  400: Reset and Clock Control (RCC)                                                          RM0433
Page  400: Reset by software by writing CSIRDYC bit.
Page  400: 0: No clock ready interrupt caused by the CSI (default after reset)
Page  400: Reset by software by writing HSERDYC bit.
Page  400: 0: No clock ready interrupt caused by the HSE (default after reset)
Page  400: Reset by software by writing HSIRDYC bit.
Page  400: 0: No clock ready interrupt caused by the HSI (default after reset)
Page  400: Reset by software by writing LSERDYC bit.
Page  400: 0: No clock ready interrupt caused by the LSE (default after reset)
Page  400: Reset by software by writing LSIRDYC bit.
Page  400: 0: No clock ready interrupt caused by the LSI (default after reset)
Page  401: RM0433                                                                                                         Reset and Clock Control (RCC)
Page  401: Reset value: 0x0000 0000
Page  401: Bits 31:11 Reserved, must be kept at reset value.
Page  401: Reset by hardware when clear done.
Page  401: 0: HSECSSF no effect (default after reset)
Page  401: Reset by hardware when clear done.
Page  401: 0: LSECSSF no effect (default after reset)
Page  401: Reset by hardware when clear done.
Page  401: 0: PLL3RDYF no effect (default after reset)
Page  401: Reset by hardware when clear done.
Page  401: 0: PLL2RDYF no effect (default after reset)
Page  401: Reset by hardware when clear done.
Page  401: 0: PLL1RDYF no effect (default after reset)
Page  401: Reset by hardware when clear done.
Page  401: 0: HSI48RDYF no effect (default after reset)
Page  402: Reset and Clock Control (RCC)                                  RM0433
Page  402: Reset by hardware when clear done.
Page  402: 0: CSIRDYF no effect (default after reset)
Page  402: Reset by hardware when clear done.
Page  402: 0: HSERDYF no effect (default after reset)
Page  402: Reset by hardware when clear done.
Page  402: 0: HSIRDYF no effect (default after reset)
Page  402: Reset by hardware when clear done.
Page  402: 0: LSERDYF no effect (default after reset)
Page  402: Reset by hardware when clear done.
Page  402: 0: LSIRDYF no effect (default after reset)
Page  403: RM0433                                                                                          Reset and Clock Control (RCC)
Page  403: Reset value: 0x0000 0000, reset by Backup domain reset.
Page  403: After a system reset, the RCC_BDCR register is write-protected. To modify this register, the
Page  403: only reset after a backup domain reset (see Section 7.4.6: Backup domain reset). Any other
Page  403: internal or external reset will not have any effect on these bits.
Page  403: Bits 31:17 Reserved, must be kept at reset value.
Page  403: Bit 16 BDRST: Backup domain software reset
Page  403: Set and reset by software.
Page  403: 0: Reset not activated (default after backup domain reset)
Page  403: 1: Resets the entire VSW domain
Page  403: Set and reset by software.
Page  403: 0: rtc_ck clock is disabled (default after backup domain reset)
Page  403: Bits 14:10 Reserved, must be kept at reset value.
Page  403: enabled. The BDRST bit can be used to reset them, then it can be written one time again.
Page  403: pin reset (NRST).
Page  403: 00: No clock (default after backup domain reset)
Page  403: Bit 7 Reserved, must be kept at reset value.
Page  404: Reset and Clock Control (RCC)                                                                           RM0433
Page  404: 0: No failure detected on 32 kHz oscillator (default after backup domain reset)
Page  404: 0: Clock Security System on 32 kHz oscillator OFF (default after backup domain reset)
Page  404: 00: Lowest drive (default after backup domain reset)
Page  404: Set and reset by software to bypass oscillator in debug mode. This bit must not be written when the
Page  404: 0: LSE oscillator not bypassed (default after backup domain reset)
Page  404: Set and reset by hardware to indicate when the LSE is stable. This bit needs 6 cycles of lse_ck
Page  404: 0: LSE oscillator not ready (default after backup domain reset)
Page  404: Set and reset by software.
Page  404: 0: LSE oscillator OFF (default after backup domain reset)
Page  405: RM0433                                                                             Reset and Clock Control (RCC)
Page  405: Reset value: 0x0000 0000
Page  405: Bits 31:2 Reserved, must be kept at reset value.
Page  405: Set and reset by hardware to indicate when the Low Speed Internal RC oscillator is stable.
Page  405: 0: LSI clock is not ready (default after reset)
Page  405: Set and reset by software.
Page  405: 0: LSI is OFF (default after reset)
Page  406: Reset and Clock Control (RCC)                                                                                                   RM0433
Page  406: 7.7.26                    RCC AHB3 Reset Register (RCC_AHB3RSTR)
Page  406: Reset value: 0x0000 0000
Page  406: Bit 31 CPURST: CPU reset
Page  406: Set by software, Reset by hardware
Page  406: 0: does not reset the CPU (default after reset)
Page  406: 1: resets the CPU, bit auto cleared to ‘0’.
Page  406: Bits 30:17 Reserved, must be kept at reset value.
Page  406: Bit 16 SDMMC1RST: SDMMC1 and SDMMC1 delay block reset
Page  406: Set and reset by software.
Page  406: 0: does not reset SDMMC1 and SDMMC1 Delay block (default after reset)
Page  406: 1: resets SDMMC1 and SDMMC1 Delay block
Page  406: Bit 15 Reserved, must be kept at reset value.
Page  406: Bit 14 QSPIRST: QUADSPI and QUADSPI delay block reset
Page  406: Set and reset by software.
Page  406: 0: does not reset QUADSPI and QUADSPI Delay block (default after reset)
Page  406: 1: resets QUADSPI and QUADSPI Delay block
Page  406: Bit 13 Reserved, must be kept at reset value.
Page  406: Bit 12 FMCRST: FMC block reset
Page  406: Set and reset by software.
Page  406: 0: does not reset FMC block (default after reset)
Page  406: 1: resets FMC block
Page  406: Bits 11:6 Reserved, must be kept at reset value.
Page  406: Bit 5 JPGDECRST: JPGDEC block reset
Page  406: Set and reset by software.
Page  406: 0: does not reset JPGDEC block (default after reset)
Page  406: 1: resets JPGDEC block
Page  407: RM0433                                                            Reset and Clock Control (RCC)
Page  407: Bit 4 DMA2DRST: DMA2D block reset
Page  407: Set and reset by software.
Page  407: 0: does not reset DMA2D block (default after reset)
Page  407: 1: resets DMA2D block
Page  407: Bits 3:1 Reserved, must be kept at reset value.
Page  407: Bit 0 MDMARST: MDMA block reset
Page  407: Set and reset by software.
Page  407: 0: does not reset MDMA block (default after reset)
Page  407: 1: resets MDMA block
Page  408: Reset and Clock Control (RCC)                                                                                                          RM0433
Page  408: 7.7.27                 RCC AHB1 Peripheral Reset Register(RCC_AHB1RSTR)
Page  408: Reset value: 0x0000 0000
Page  408: Bits 31:28 Reserved, must be kept at reset value.
Page  408: Bit 27 USB2OTGRST: USB2OTG (OTG_HS2) block reset
Page  408: Set and reset by software.
Page  408: 0: does not reset USB2OTG block (default after reset)
Page  408: 1: resets USB2OTG block
Page  408: Bit 26 Reserved, must be kept at reset value.
Page  408: Bit 25 USB1OTGRST: USB1OTG (OTG_HS1) block reset
Page  408: Set and reset by software.
Page  408: 0: does not reset USB1OTG block (default after reset)
Page  408: 1: resets USB1OTG block
Page  408: Bits 24:16 Reserved, must be kept at reset value.
Page  408: Bit 15 ETH1MACRST: ETH1MAC block reset
Page  408: Set and reset by software.
Page  408: 0: does not reset ETH1MAC block (default after reset)
Page  408: 1: resets ETH1MAC block
Page  408: Bits 14:6 Reserved, must be kept at reset value.
Page  408: Bit 5 ADC12RST: ADC1 and 2 block reset
Page  408: Set and reset by software.
Page  408: 0: does not reset ADC1 and 2 block (default after reset)
Page  408: 1: resets ADC1 and 2 block
Page  409: RM0433                                                           Reset and Clock Control (RCC)
Page  409: Bits 4:2 Reserved, must be kept at reset value.
Page  409: Bit 1 DMA2RST: DMA2 block reset
Page  409: Set and reset by software.
Page  409: 0: does not reset DMA2 block (default after reset)
Page  409: 1: resets DMA2 block
Page  409: Bit 0 DMA1RST: DMA1 block reset
Page  409: Set and reset by software.
Page  409: 0: does not reset DMA1 block (default after reset)
Page  409: 1: resets DMA1 block
Page  410: Reset and Clock Control (RCC)                                                                                              RM0433
Page  410: 7.7.28            RCC AHB2 Peripheral Reset Register (RCC_AHB2RSTR)
Page  410: Reset value: 0x0000 0000
Page  410: Bits 31:10 Reserved, must be kept at reset value.
Page  410: Bit 9 SDMMC2RST: SDMMC2 and SDMMC2 Delay block reset
Page  410: Set and reset by software.
Page  410: 0: does not reset SDMMC2 and SDMMC2 Delay block (default after reset)
Page  410: 1: resets SDMMC2 and SDMMC2 Delay block
Page  410: Bits 8:7 Reserved, must be kept at reset value.
Page  410: Bit 6 RNGRST: Random Number Generator block reset
Page  410: Set and reset by software.
Page  410: 0: does not reset RNG block (default after reset)
Page  410: 1: resets RNG block
Page  410: Bit 5 HASHRST: Hash block reset
Page  410: Set and reset by software.
Page  410: 0: does not reset hash block (default after reset)
Page  410: 1: resets hash block
Page  410: Bit 4 CRYPTRST: Cryptography block reset
Page  410: Set and reset by software.
Page  410: 0: does not reset cryptography block (default after reset)
Page  410: 1: resets cryptography block
Page  410: Bits 3:1 Reserved, must be kept at reset value.
Page  410: Bit 0 CAMITFRST: CAMITF block reset
Page  410: Set and reset by software.
Page  410: 0: does not reset the CAMITF block (default after reset)
Page  410: 1: resets the CAMITF block
Page  411: RM0433                                                                                                      Reset and Clock Control (RCC)
Page  411: 7.7.29          RCC AHB4 Peripheral Reset Register (RCC_AHB4RSTR)
Page  411: Reset value: 0x0000 0000
Page  411: Bits 31:26 Reserved, must be kept at reset value.
Page  411: Bit 25 HSEMRST: HSEM block reset
Page  411: Set and reset by software.
Page  411: 0: does not reset the HSEM block (default after reset)
Page  411: 1: resets the HSEM block
Page  411: Bit 24 ADC3RST: ADC3 block reset
Page  411: Set and reset by software.
Page  411: 0: does not reset the ADC3 block (default after reset)
Page  411: 1: resets the ADC3 block
Page  411: Bits 23:22 Reserved, must be kept at reset value.
Page  411: Bit 21 BDMARST: BDMA block reset
Page  411: Set and reset by software.
Page  411: 0: does not reset the BDMA block (default after reset)
Page  411: 1: resets the BDMA block
Page  411: Bit 20 Reserved, must be kept at reset value.
Page  411: Bit 19 CRCRST: CRC block reset
Page  411: Set and reset by software.
Page  411: 0: does not reset the CRC block (default after reset)
Page  411: 1: resets the CRC block
Page  411: Bits 18:11 Reserved, must be kept at reset value.
Page  411: Bit 10 GPIOKRST: GPIOK block reset
Page  411: Set and reset by software.
Page  411: 0: does not reset the GPIOK block (default after reset)
Page  411: 1: resets the GPIOK block
Page  411: Bit 9 GPIOJRST: GPIOJ block reset
Page  411: Set and reset by software.
Page  411: 0: does not reset the GPIOJ block (default after reset)
Page  411: 1: resets the GPIOJ block
Page  412: Reset and Clock Control (RCC)                                           RM0433
Page  412: Bit 8 GPIOIRST: GPIOI block reset
Page  412: Set and reset by software.
Page  412: 0: does not reset the GPIOI block (default after reset)
Page  412: 1: resets the GPIOI block
Page  412: Bit 7 GPIOHRST: GPIOH block reset
Page  412: Set and reset by software.
Page  412: 0: does not reset the GPIOH block (default after reset)
Page  412: 1: resets the GPIOH block
Page  412: Bit 6 GPIOGRST: GPIOG block reset
Page  412: Set and reset by software.
Page  412: 0: does not reset the GPIOG block (default after reset)
Page  412: 1: resets the GPIOG block
Page  412: Bit 5 GPIOFRST: GPIOF block reset
Page  412: Set and reset by software.
Page  412: 0: does not reset the GPIOF block (default after reset)
Page  412: 1: resets the GPIOF block
Page  412: Bit 4 GPIOERST: GPIOE block reset
Page  412: Set and reset by software.
Page  412: 0: does not reset the GPIOE block (default after reset)
Page  412: 1: resets the GPIOE block
Page  412: Bit 3 GPIODRST: GPIOD block reset
Page  412: Set and reset by software.
Page  412: 0: does not reset the GPIOD block (default after reset)
Page  412: 1: resets the GPIOD block
Page  412: Bit 2 GPIOCRST: GPIOC block reset
Page  412: Set and reset by software.
Page  412: 0: does not reset the GPIOC block (default after reset)
Page  412: 1: resets the GPIOC block
Page  412: Bit 1 GPIOBRST: GPIOB block reset
Page  412: Set and reset by software.
Page  412: 0: does not reset the GPIOB block (default after reset)
Page  412: 1: resets the GPIOB block
Page  412: Bit 0 GPIOARST: GPIOA block reset
Page  412: Set and reset by software.
Page  412: 0: does not reset the GPIOA block (default after reset)
Page  412: 1: resets the GPIOA block
Page  413: RM0433                                                                             Reset and Clock Control (RCC)
Page  413: 7.7.30            RCC APB3 Peripheral Reset Register (RCC_APB3RSTR)
Page  413: Reset value: 0x0000 0000
Page  413: Bits 31:4 Reserved, must be kept at reset value.
Page  413: Bit 3 LTDCRST: LTDC block reset
Page  413: Set and reset by software.
Page  413: 0: does not reset the LTDC block (default after reset)
Page  413: 1: resets the LTDC block
Page  413: Bits 2:0 Reserved, must be kept at reset value.
Page  414: Reset and Clock Control (RCC)                                                                                                                                            RM0433
Page  414: 7.7.31                    RCC APB1 Peripheral Reset Register (RCC_APB1LRSTR)
Page  414: Reset value: 0x0000 0000
Page  414: Bit 31 UART8RST: UART8 block reset
Page  414: Set and reset by software.
Page  414: 0: does not reset the UART8 block (default after reset)
Page  414: 1: resets the UART8 block
Page  414: Bit 30 UART7RST: UART7 block reset
Page  414: Set and reset by software.
Page  414: 0: does not reset the UART7 block (default after reset)
Page  414: 1: resets the UART7 block
Page  414: Bit 29 DAC12RST: DAC1 and 2 Blocks Reset
Page  414: Set and reset by software.
Page  414: 0: does not reset the DAC1 and 2 blocks (default after reset)
Page  414: 1: resets the DAC1 and 2 blocks
Page  414: Bit 28 Reserved, must be kept at reset value.
Page  414: Bit 27 HDMICECRST: HDMI-CEC block reset
Page  414: Set and reset by software.
Page  414: 0: does not reset the HDMI-CEC block (default after reset)
Page  414: 1: resets the HDMI-CEC block
Page  414: Bits 26:24 Reserved, must be kept at reset value.
Page  414: Bit 23 I2C3RST: I2C3 block reset
Page  414: Set and reset by software.
Page  414: 0: does not reset the I2C3 block (default after reset)
Page  414: 1: resets the I2C3 block
Page  414: Bit 22 I2C2RST: I2C2 block reset
Page  414: Set and reset by software.
Page  414: 0: does not reset the I2C2 block (default after reset)
Page  414: 1: resets the I2C2 block
Page  415: RM0433                                                                    Reset and Clock Control (RCC)
Page  415: Bit 21 I2C1RST: I2C1 block reset
Page  415: Set and reset by software.
Page  415: 0: does not reset the I2C1 block (default after reset)
Page  415: 1: resets the I2C1 block
Page  415: Bit 20 UART5RST: UART5 block reset
Page  415: Set and reset by software.
Page  415: 0: does not reset the UART5 block (default after reset)
Page  415: 1: resets the UART5 block
Page  415: Bit 19 UART4RST: UART4 block reset
Page  415: Set and reset by software.
Page  415: 0: does not reset the UART4 block (default after reset)
Page  415: 1: resets the UART4 block
Page  415: Bit 18 USART3RST: USART3 block reset
Page  415: Set and reset by software.
Page  415: 0: does not reset the USART3 block (default after reset)
Page  415: 1: resets the USART3 block
Page  415: Bit 17 USART2RST: USART2 block reset
Page  415: Set and reset by software.
Page  415: 0: does not reset the USART2 block (default after reset)
Page  415: 1: resets the USART2 block
Page  415: Bit 16 SPDIFRXRST: SPDIFRX block reset
Page  415: Set and reset by software.
Page  415: 0: does not reset the SPDIFRX block (default after reset)
Page  415: 1: resets the SPDIFRX block
Page  415: Bit 15 SPI3RST: SPI3 block reset
Page  415: Set and reset by software.
Page  415: 0: does not reset the SPI3 block (default after reset)
Page  415: 1: resets the SPI3 block
Page  415: Bit 14 SPI2RST: SPI2 block reset
Page  415: Set and reset by software.
Page  415: 0: does not reset the SPI2 block (default after reset)
Page  415: 1: resets the SPI2 block
Page  415: Bits 13:10 Reserved, must be kept at reset value.
Page  415: Bit 9 LPTIM1RST: LPTIM1 block reset
Page  415: Set and reset by software.
Page  415: 0: does not reset the LPTIM1 block (default after reset)
Page  415: 1: resets the LPTIM1 block
Page  415: Bit 8 TIM14RST: TIM14 block reset
Page  415: Set and reset by software.
Page  415: 0: does not reset the TIM14 block (default after reset)
Page  415: 1: resets the TIM14 block
Page  415: Bit 7 TIM13RST: TIM13 block reset
Page  415: Set and reset by software.
Page  415: 0: does not reset the TIM13 block (default after reset)
Page  415: 1: resets the TIM13 block
Page  416: Reset and Clock Control (RCC)                                            RM0433
Page  416: Bit 6 TIM12RST: TIM12 block reset
Page  416: Set and reset by software.
Page  416: 0: does not reset the TIM12 block (default after reset)
Page  416: 1: resets the TIM12 block
Page  416: Bit 5 TIM7RST: TIM7 block reset
Page  416: Set and reset by software.
Page  416: 0: does not reset the TIM7 block (default after reset)
Page  416: 1: resets the TIM7 block
Page  416: Bit 4 TIM6RST: TIM6 block reset
Page  416: Set and reset by software.
Page  416: 0: does not reset the TIM6 block (default after reset)
Page  416: 1: resets the TIM6 block
Page  416: Bit 3 TIM5RST: TIM5 block reset
Page  416: Set and reset by software.
Page  416: 0: does not reset the TIM5 block (default after reset)
Page  416: 1: resets the TIM5 block
Page  416: Bit 2 TIM4RST: TIM4 block reset
Page  416: Set and reset by software.
Page  416: 0: does not reset the TIM4 block (default after reset)
Page  416: 1: resets the TIM4 block
Page  416: Bit 1 TIM3RST: TIM3 block reset
Page  416: Set and reset by software.
Page  416: 0: does not reset the TIM3 block (default after reset)
Page  416: 1: resets the TIM3 block
Page  416: Bit 0 TIM2RST: TIM2 block reset
Page  416: Set and reset by software.
Page  416: 0: does not reset the TIM2 block (default after reset)
Page  416: 1: resets the TIM2 block
Page  417: RM0433                                                                                      Reset and Clock Control (RCC)
Page  417: 7.7.32            RCC APB1 Peripheral Reset Register (RCC_APB1HRSTR)
Page  417: Reset value: 0x0000 0000
Page  417: Bits 31:9 Reserved, must be kept at reset value.
Page  417: Bit 8 FDCANRST: FDCAN block reset
Page  417: Set and reset by software.
Page  417: 0: does not reset the FDCAN block (default after reset)
Page  417: 1: resets the FDCAN block
Page  417: Bits 7:6 Reserved, must be kept at reset value.
Page  417: Bit 5 MDIOSRST: MDIOS block reset
Page  417: Set and reset by software.
Page  417: 0: does not reset the MDIOS block (default after reset)
Page  417: 1: resets the MDIOS block
Page  417: Bit 4 OPAMPRST: OPAMP block reset
Page  417: Set and reset by software.
Page  417: 0: does not reset the OPAMP block (default after reset)
Page  417: 1: resets the OPAMP block
Page  417: Bit 3 Reserved, must be kept at reset value.
Page  417: Bit 2 SWPRST: SWPMI block reset
Page  417: Set and reset by software.
Page  417: 0: does not reset the SWPMI block (default after reset)
Page  417: 1: resets the SWPMI block
Page  417: Bit 1 CRSRST: Clock Recovery System reset
Page  417: Set and reset by software.
Page  417: 0: does not reset CRS (default after reset)
Page  417: 1: resets CRS
Page  417: Bit 0 Reserved, must be kept at reset value.
Page  418: Reset and Clock Control (RCC)                                                                                                                      RM0433
Page  418: 7.7.33          RCC APB2 Peripheral Reset Register (RCC_APB2RSTR)
Page  418: Reset value: 0x0000 0000
Page  418: Bits 31:30 Reserved, must be kept at reset value.
Page  418: Bit 29 HRTIMRST: HRTIM block reset
Page  418: Set and reset by software.
Page  418: 0: does not reset the HRTIM block (default after reset)
Page  418: 1: resets the HRTIM block
Page  418: Bit 28 DFSDM1RST: DFSDM1 block reset
Page  418: Set and reset by software.
Page  418: 0: does not reset DFSDM1 block (default after reset)
Page  418: 1: resets DFSDM1 block
Page  418: Bits 27:25 Reserved, must be kept at reset value.
Page  418: Bit 24 SAI3RST: SAI3 block reset
Page  418: Set and reset by software.
Page  418: 0: does not reset the SAI3 block (default after reset)
Page  418: 1: resets the SAI3 block
Page  418: Bit 23 SAI2RST: SAI2 block reset
Page  418: Set and reset by software.
Page  418: 0: does not reset the SAI2 block (default after reset)
Page  418: 1: resets the SAI2 block
Page  418: Bit 22 SAI1RST: SAI1 block reset
Page  418: Set and reset by software.
Page  418: 0: does not reset the SAI1 (default after reset)
Page  418: 1: resets the SAI1
Page  418: Bit 21 Reserved, must be kept at reset value.
Page  418: Bit 20 SPI5RST: SPI5 block reset
Page  418: Set and reset by software.
Page  418: 0: does not reset the SPI5 block (default after reset)
Page  418: 1: resets the SPI5 block
Page  418: Bit 19 Reserved, must be kept at reset value.
Page  419: RM0433                                                                   Reset and Clock Control (RCC)
Page  419: Bit 18 TIM17RST: TIM17 block reset
Page  419: Set and reset by software.
Page  419: 0: does not reset the TIM17 block (default after reset)
Page  419: 1: resets the TIM17 block
Page  419: Bit 17 TIM16RST: TIM16 block reset
Page  419: Set and reset by software.
Page  419: 0: does not reset the TIM16 block (default after reset)
Page  419: 1: resets the TIM16 block
Page  419: Bit 16 TIM15RST: TIM15 block reset
Page  419: Set and reset by software.
Page  419: 0: does not reset the TIM15 block (default after reset)
Page  419: 1: resets the TIM15 block
Page  419: Bits 15:14 Reserved, must be kept at reset value.
Page  419: Bit 13 SPI4RST: SPI4 block reset
Page  419: Set and reset by software.
Page  419: 0: does not reset the SPI4 block (default after reset)
Page  419: 1: resets the SPI4 block
Page  419: Bit 12 SPI1RST: SPI1 block reset
Page  419: Set and reset by software.
Page  419: 0: does not reset the SPI1 block (default after reset)
Page  419: 1: resets the SPI1 block
Page  419: Bits 11:6 Reserved, must be kept at reset value.
Page  419: Bit 5 USART6RST: USART6 block reset
Page  419: Set and reset by software.
Page  419: 0: does not reset the USART6 block (default after reset)
Page  419: 1: resets the USART6 block
Page  419: Bit 4 USART1RST: USART1 block reset
Page  419: Set and reset by software.
Page  419: 0: does not reset the USART1 block (default after reset)
Page  419: 1: resets the USART1 block
Page  419: Bits 3:2 Reserved, must be kept at reset value.
Page  419: Bit 1 TIM8RST: TIM8 block reset
Page  419: Set and reset by software.
Page  419: 0: does not reset the TIM8 block (default after reset)
Page  419: 1: resets the TIM8 block
Page  419: Bit 0 TIM1RST: TIM1 block reset
Page  419: Set and reset by software.
Page  419: 0: does not reset the TIM1 block (default after reset)
Page  419: 1: resets the TIM1 block
Page  420: Reset and Clock Control (RCC)                                                                                                                               RM0433
Page  420: 7.7.34                    RCC APB4 Peripheral Reset Register (RCC_APB4RSTR)
Page  420: Reset value: 0x0000 0000
Page  420: Bits 31:26 Reserved, must be kept at reset value.
Page  420: Bits 25:22 Reserved, must be kept at reset value.
Page  420: Bit 21 SAI4RST: SAI4 block reset
Page  420: Set and reset by software.
Page  420: 0: does not reset the SAI4 block (default after reset)
Page  420: 1: resets the SAI4 block
Page  420: Bits 20:16 Reserved, must be kept at reset value.
Page  420: Bit 15 VREFRST: VREF block reset
Page  420: Set and reset by software.
Page  420: 0: does not reset the VREF block (default after reset)
Page  420: 1: resets the VREF block
Page  420: Bit 14 COMP12RST: COMP12 Blocks Reset
Page  420: Set and reset by software.
Page  420: 0: does not reset the COMP1 and 2 blocks (default after reset)
Page  420: 1: resets the COMP1 and 2 blocks
Page  420: Bit 13 Reserved, must be kept at reset value.
Page  420: Bit 12 LPTIM5RST: LPTIM5 block reset
Page  420: Set and reset by software.
Page  420: 0: does not reset the LPTIM5 block (default after reset)
Page  420: 1: resets the LPTIM5 block
Page  420: Bit 11 LPTIM4RST: LPTIM4 block reset
Page  420: Set and reset by software.
Page  420: 0: does not reset the LPTIM4 block (default after reset)
Page  420: 1: resets the LPTIM4 block
Page  420: Bit 10 LPTIM3RST: LPTIM3 block reset
Page  420: Set and reset by software.
Page  420: 0: does not reset the LPTIM3 block (default after reset)
Page  420: 1: resets the LPTIM3 block
Page  421: RM0433                                                                  Reset and Clock Control (RCC)
Page  421: Bit 9 LPTIM2RST: LPTIM2 block reset
Page  421: Set and reset by software.
Page  421: 0: does not reset the LPTIM2 block (default after reset)
Page  421: 1: resets the LPTIM2 block
Page  421: Bit 8 Reserved, must be kept at reset value.
Page  421: Bit 7 I2C4RST: I2C4 block reset
Page  421: Set and reset by software.
Page  421: 0: does not reset the I2C4 block (default after reset)
Page  421: 1: resets the I2C4 block
Page  421: Bit 6 Reserved, must be kept at reset value.
Page  421: Bit 5 SPI6RST: SPI6 block reset
Page  421: Set and reset by software.
Page  421: 0: does not reset the SPI6 block (default after reset)
Page  421: 1: resets the SPI6 block
Page  421: Bit 4 Reserved, must be kept at reset value.
Page  421: Bit 3 LPUART1RST: LPUART1 block reset
Page  421: Set and reset by software.
Page  421: 0: does not reset the LPUART1 block (default after reset)
Page  421: 1: resets the LPUART1 block
Page  421: Bit 2 Reserved, must be kept at reset value.
Page  421: Bit 1 SYSCFGRST: SYSCFG block reset
Page  421: Set and reset by software.
Page  421: 0: does not reset the SYSCFG block (default after reset)
Page  421: 1: resets the SYSCFG block
Page  421: Bit 0 Reserved, must be kept at reset value.
Page  422: Reset and Clock Control (RCC)                                                                               RM0433
Page  422: Reset value: 0x0000 0000
Page  422: Bits 31:1 Reserved, must be kept at reset value.
Page  422: Bit 0 WW1RSC: WWDG1 reset scope control
Page  422: This bit can be set by software but is cleared by hardware during a system reset
Page  423: RM0433                                                                                                                                  Reset and Clock Control (RCC)
Page  423: Reset value: 0x0000 0000
Page  423: Bits 31:30                 Reserved, must be kept at reset value.
Page  423: Set and reset by software.
Page  423: 0: SRAM4 clock is disabled when the CPU is in CStop (default after reset)
Page  423: Set and reset by software.
Page  423: 0: Backup RAM clock is disabled when the CPU is in CStop (default after reset)
Page  423: Bit 27          Reserved, must be kept at reset value.
Page  423: Bits 26:25                 Reserved, must be kept at reset value.
Page  423: Set and reset by software.
Page  423: 0: ADC3 peripheral clocks are disabled when the CPU is in CStop (default after reset)
Page  423: Bits 23:22                 Reserved, must be kept at reset value.
Page  423: Set and reset by software.
Page  423: 0: SAI4 peripheral clocks are disabled when the CPU is in CStop (default after reset)
Page  423: Bit 20          Reserved, must be kept at reset value.
Page  424: Reset and Clock Control (RCC)                                                                              RM0433
Page  424: Set and reset by software.
Page  424: 0: CRC peripheral clocks are disabled when the CPU is in CStop (default after reset)
Page  424: Bits 18:17   Reserved, must be kept at reset value.
Page  424: Set and reset by software.
Page  424: 0: RTC peripheral clocks are disabled when the CPU is in CStop (default after reset)
Page  424: Set and reset by software.
Page  424: 0: VREF peripheral clocks are disabled when the CPU is in CStop (default after reset)
Page  424: Set and reset by software.
Page  424: 0: COMP12 peripheral clocks are disabled when the CPU is in CStop (default after reset)
Page  424: Bit 13   Reserved, must be kept at reset value.
Page  424: Set and reset by software.
Page  424: 0: LPTIM5 peripheral clocks are disabled when the CPU is in CStop (default after reset)
Page  424: Set and reset by software.
Page  424: 0: LPTIM4 peripheral clocks are disabled when the CPU is in CStop (default after reset)
Page  424: Set and reset by software.
Page  424: 0: LPTIM3 peripheral clocks are disabled when the CPU is in CStop (default after reset)
Page  424: Set and reset by software.
Page  424: 0: LPTIM2 peripheral clocks are disabled when the CPU is in CStop (default after reset)
Page  424: Bit 8   Reserved, must be kept at reset value.
Page  424: Set and reset by software.
Page  424: 0: I2C4 peripheral clocks are disabled when the CPU is in CStop (default after reset)
Page  425: RM0433                                                                       Reset and Clock Control (RCC)
Page  425: Bit 6   Reserved, must be kept at reset value.
Page  425: Set and reset by software.
Page  425: 0: SPI6 peripheral clocks are disabled when the CPU is in CStop (default after reset)
Page  425: Bit 4   Reserved, must be kept at reset value.
Page  425: Set and reset by software.
Page  425: 0: LPUART1 peripheral clocks are disabled when the CPU is in CStop (default after reset)
Page  425: Bits 2:1   Reserved, must be kept at reset value.
Page  425: Set and reset by software.
Page  425: reset)
Page  426: Reset and Clock Control (RCC)                                                                                                                                 RM0433
Page  426: 7.7.37                RCC Reset Status Register (RCC_RSR)
Page  426: Table 60. RCC_RSR address offset and reset value
Page  426: Register Name                                        Address Offset                            Reset Value
Page  426: 1. Reset by power-on reset only
Page  426: Bit 31 Reserved, must be kept at reset value.
Page  426: Bit 30 LPWRRSTF: Reset due to illegal D1 DStandby or CPU CStop flag (1)
Page  426: Reset by software by writing the RMVF bit.
Page  426: 0: No illegal reset occurred (default after power-on reset)
Page  426: 1: Illegal D1 DStandby or CPU CStop reset occurred
Page  426: Bit 29 Reserved, must be kept at reset value.
Page  426: Bit 28 WWDG1RSTF: Window Watchdog reset flag (1)
Page  426: Reset by software by writing the RMVF bit.
Page  426: Set by hardware when a window watchdog reset occurs.
Page  426: 0: No window watchdog reset occurred from WWDG1 (default after power-on reset)
Page  426: 1: window watchdog reset occurred from WWDG1
Page  426: Bit 27 Reserved, must be kept at reset value.
Page  426: Bit 26 IWDG1RSTF: Independent Watchdog reset flag (1)
Page  426: Reset by software by writing the RMVF bit.
Page  426: Set by hardware when an independent watchdog reset occurs.
Page  426: 0: No independent watchdog reset occurred (default after power-on reset)
Page  426: 1: Independent watchdog reset occurred
Page  426: Bit 25 Reserved, must be kept at reset value.
Page  427: RM0433                                                                                 Reset and Clock Control (RCC)
Page  427: Bit 24 SFTRSTF: System reset from CPU reset flag (1)
Page  427: Reset by software by writing the RMVF bit.
Page  427: Set by hardware when the system reset is due to CPU.The CPU can generate a system reset by
Page  427: writing SYSRESETREQ bit of AIRCR register of the CM7.
Page  427: 0: No CPU software reset occurred (default after power-on reset)
Page  427: 1: A system reset has been generated by the CPU
Page  427: Bit 23 PORRSTF: POR/PDR reset flag (1)
Page  427: Reset by software by writing the RMVF bit.
Page  427: Set by hardware when a POR/PDR reset occurs.
Page  427: 0: No POR/PDR reset occurred
Page  427: 1: POR/PDR reset occurred (default after power-on reset)
Page  427: Bit 22 PINRSTF: Pin reset flag (NRST) (1)
Page  427: Reset by software by writing the RMVF bit.
Page  427: Set by hardware when a reset from pin occurs.
Page  427: 0: No reset from pin occurred
Page  427: 1: Reset from pin occurred (default after power-on reset)
Page  427: Bit 21 BORRSTF: BOR reset flag (1)
Page  427: Reset by software by writing the RMVF bit.
Page  427: Set by hardware when a BOR reset occurs (pwr_bor_rst).
Page  427: 0: No BOR reset occurred
Page  427: 1: BOR reset occurred (default after power-on reset)
Page  427: Bit 20 D2RSTF: D2 domain power switch reset flag (1)
Page  427: Reset by software by writing the RMVF bit.
Page  427: Set by hardware when a D2 domain exits from DStandby or after of power-on reset. Refer to
Page  427: 0: No D2 domain power switch reset occurred
Page  427: 1: A D2 domain power switch (ePOD2) reset occurred (default after power-on reset)
Page  427: Bit 19 D1RSTF: D1 domain power switch reset flag (1)
Page  427: Reset by software by writing the RMVF bit.
Page  427: Set by hardware when a D1 domain exits from DStandby or after of power-on reset. Refer to
Page  427: 0: No D1 domain power switch reset occurred
Page  427: 1: A D1 domain power switch (ePOD1) reset occurred (default after power-on reset)
Page  427: Bit 18 Reserved, must be kept at reset value.
Page  427: Bit 17 CPURSTF: CPU reset flag (1)
Page  427: Reset by software by writing the RMVF bit.
Page  427: Set by hardware every time a CPU reset occurs.
Page  427: 0: No CPU reset occurred
Page  427: 1: A CPU reset occurred (default after power-on reset)
Page  427: Bit 16 RMVF: Remove reset flag
Page  427: Set and reset by software to reset the value of the reset flags.
Page  427: 0: Reset of the reset flags not activated (default after power-on reset)
Page  427: 1: Reset the value of the reset flags
Page  427: Bits 15:0 Reserved, must be kept at reset value.
Page  427: 1. Refer to Table 51: Reset source identification (RCC_RSR) for details on flag behavior.
Page  428: Reset and Clock Control (RCC)                                                                                                   RM0433
Page  428: Table 61. RCC_AHB3ENR address offset and reset value
Page  428: Register Name                         Address Offset                          Reset Value
Page  428: Bits 31:17 Reserved, must be kept at reset value.
Page  428: Set and reset by software.
Page  428: 0: SDMMC1 and SDMMC1 Delay clock disabled (default after reset)
Page  428: Bit 15 Reserved, must be kept at reset value.
Page  428: Set and reset by software.
Page  428: 0: QUADSPI and QUADSPI Delay clock disabled (default after reset)
Page  428: Bit 13 Reserved, must be kept at reset value.
Page  428: Set and reset by software.
Page  428: 0: FMC peripheral clocks disabled (default after reset)
Page  428: Bits 11:6 Reserved, must be kept at reset value.
Page  428: Set and reset by software.
Page  428: 0: JPGDEC peripheral clock disabled (default after reset)
Page  429: RM0433                                                                 Reset and Clock Control (RCC)
Page  429: Set and reset by software.
Page  429: 0: DMA2D peripheral clock disabled (default after reset)
Page  429: Bits 3:1 Reserved, must be kept at reset value.
Page  429: Set and reset by software.
Page  429: 0: MDMA peripheral clock disabled (default after reset)
Page  430: Reset and Clock Control (RCC)                                                                                                                              RM0433
Page  430: Table 62. RCC_AHB1ENR address offset and reset value
Page  430: Register Name                                                  Address Offset                      Reset Value
Page  430: Bits 31:28 Reserved, must be kept at reset value.
Page  430: Set and reset by software.
Page  430: 0: USB2OTG peripheral clocks disabled (default after reset)
Page  430: Set and reset by software.
Page  430: 0: USB1ULPI PHY clocks disabled (default after reset)
Page  430: Set and reset by software.
Page  430: 0: USB1OTG peripheral clocks disabled (default after reset)
Page  430: Bits 24:18 Reserved, must be kept at reset value.
Page  430: Set and reset by software.
Page  430: 0: Ethernet Reception clock disabled (default after reset)
Page  431: RM0433                                                                      Reset and Clock Control (RCC)
Page  431: Set and reset by software.
Page  431: 0: Ethernet Transmission clock disabled (default after reset)
Page  431: Set and reset by software.
Page  431: 0: Ethernet MAC bus interface clock disabled (default after reset)
Page  431: Bits 14:6 Reserved, must be kept at reset value.
Page  431: Set and reset by software.
Page  431: 0: ADC1 and 2 peripheral clocks disabled (default after reset)
Page  431: Bits 4:2 Reserved, must be kept at reset value.
Page  431: Set and reset by software.
Page  431: 0: DMA2 clock disabled (default after reset)
Page  431: Set and reset by software.
Page  431: 0: DMA1 clock disabled (default after reset)
Page  432: Reset and Clock Control (RCC)                                                                                                            RM0433
Page  432: Table 63. RCC_AHB2ENR address offset and reset value
Page  432: Register Name                             Address Offset                       Reset Value
Page  432: Set and reset by software.
Page  432: 0: SRAM3 interface clock is disabled. (default after reset)
Page  432: Set and reset by software.
Page  432: 0: SRAM2 interface clock is disabled. (default after reset)
Page  432: Set and reset by software.
Page  432: 0: SRAM1 interface clock is disabled. (default after reset)
Page  432: Bits 28:10 Reserved, must be kept at reset value.
Page  432: Set and reset by software.
Page  432: 0: SDMMC2 and SDMMC2 Delay clock disabled (default after reset)
Page  432: Bits 8:7 Reserved, must be kept at reset value.
Page  433: RM0433                                                                  Reset and Clock Control (RCC)
Page  433: Set and reset by software.
Page  433: 0: RNG peripheral clocks disabled (default after reset)
Page  433: Set and reset by software.
Page  433: 0: HASH peripheral clock disabled (default after reset)
Page  433: Set and reset by software.
Page  433: 0: CRYPT peripheral clock disabled (default after reset)
Page  433: Bits 3:1 Reserved, must be kept at reset value.
Page  433: Set and reset by software.
Page  433: 0: DCMI peripheral clock disabled (default after reset)
Page  434: Reset and Clock Control (RCC)                                                                                                                           RM0433
Page  434: Table 64. RCC_AHB4ENR address offset and reset value
Page  434: Register Name                                     Address Offset                              Reset Value
Page  434: Bits 31:29 Reserved, must be kept at reset value.
Page  434: Set and reset by software.
Page  434: 0: Backup RAM clock disabled (default after reset)
Page  434: Bits 27:26 Reserved, must be kept at reset value.
Page  434: Set and reset by software.
Page  434: 0: HSEM peripheral clock disabled (default after reset)
Page  434: Set and reset by software.
Page  434: 0: ADC3 peripheral clocks disabled (default after reset)
Page  434: Bits 23:22 Reserved, must be kept at reset value.
Page  434: Set and reset by software.
Page  434: 0: BDMA and DMAMUX2 clock disabled (default after reset)
Page  434: Bit 20 Reserved, must be kept at reset value.
Page  435: RM0433                                                                   Reset and Clock Control (RCC)
Page  435: Set and reset by software.
Page  435: 0: CRC peripheral clock disabled (default after reset)
Page  435: Bits 18:11 Reserved, must be kept at reset value.
Page  435: Set and reset by software.
Page  435: 0: GPIOK peripheral clock disabled (default after reset)
Page  435: Set and reset by software.
Page  435: 0: GPIOJ peripheral clock disabled (default after reset)
Page  435: Set and reset by software.
Page  435: 0: GPIOI peripheral clock disabled (default after reset)
Page  435: Set and reset by software.
Page  435: 0: GPIOH peripheral clock disabled (default after reset)
Page  435: Set and reset by software.
Page  435: 0: GPIOG peripheral clock disabled (default after reset)
Page  435: Set and reset by software.
Page  435: 0: GPIOF peripheral clock disabled (default after reset)
Page  435: Set and reset by software.
Page  435: 0: GPIOE peripheral clock disabled (default after reset)
Page  435: Set and reset by software.
Page  435: 0: GPIOD peripheral clock disabled (default after reset)
Page  436: Reset and Clock Control (RCC)                                            RM0433
Page  436: Set and reset by software.
Page  436: 0: GPIOC peripheral clock disabled (default after reset)
Page  436: Set and reset by software.
Page  436: 0: GPIOB peripheral clock disabled (default after reset)
Page  436: Set and reset by software.
Page  436: 0: GPIOA peripheral clock disabled (default after reset)
Page  437: RM0433                                                                                     Reset and Clock Control (RCC)
Page  437: Table 65. RCC_APB3ENR address offset and reset value
Page  437: Register Name                         Address Offset                        Reset Value
Page  437: Bits 31:7 Reserved, must be kept at reset value.
Page  437: Set by software, and reset by hardware when a system reset occurs.
Page  437: 0: WWDG1 peripheral clock disable (default after reset)
Page  437: Bits 5:4 Reserved, must be kept at reset value.
Page  437: Set and reset by software.
Page  437: 0: LTDC peripheral clock disabled (default after reset)
Page  437: Bits 2:0 Reserved, must be kept at reset value.
Page  438: Reset and Clock Control (RCC)                                                                                                                                     RM0433
Page  438: Table 66. RCC_APB1ENR address offset and reset value
Page  438: Register Name                                         Address Offset                            Reset Value
Page  438: Set and reset by software.
Page  438: 0: UART8 peripheral clocks disable (default after reset)
Page  438: Set and reset by software.
Page  438: 0: UART7 peripheral clocks disable (default after reset)
Page  438: Set and reset by software.
Page  438: 0: DAC1 and 2 peripheral clock disable (default after reset)
Page  438: Bit 28 Reserved, must be kept at reset value.
Page  438: Set and reset by software.
Page  438: 0: HDMI-CEC peripheral clock disable (default after reset)
Page  438: Bits 26:24 Reserved, must be kept at reset value.
Page  439: RM0433                                                                    Reset and Clock Control (RCC)
Page  439: Set and reset by software.
Page  439: 0: I2C3 peripheral clocks disable (default after reset)
Page  439: Set and reset by software.
Page  439: 0: I2C2 peripheral clocks disable (default after reset)
Page  439: Set and reset by software.
Page  439: 0: I2C1 peripheral clocks disable (default after reset)
Page  439: Set and reset by software.
Page  439: 0: UART5 peripheral clocks disable (default after reset)
Page  439: Set and reset by software.
Page  439: 0: UART4 peripheral clocks disable (default after reset)
Page  439: Set and reset by software.
Page  439: 0: USART3 peripheral clocks disable (default after reset)
Page  439: Set and reset by software.
Page  439: 0: USART2 peripheral clocks disable (default after reset)
Page  439: Set and reset by software.
Page  439: 0: SPDIFRX peripheral clocks disable (default after reset)
Page  440: Reset and Clock Control (RCC)                                                                        RM0433
Page  440: Set and reset by software.
Page  440: 0: SPI3 peripheral clocks disable (default after reset)
Page  440: Set and reset by software.
Page  440: 0: SPI2 peripheral clocks disable (default after reset)
Page  440: Bits 13:10 Reserved, must be kept at reset value.
Page  440: Set and reset by software.
Page  440: 0: LPTIM1 peripheral clocks disable (default after reset)
Page  440: Set and reset by software.
Page  440: 0: TIM14 peripheral clock disable (default after reset)
Page  440: Set and reset by software.
Page  440: 0: TIM13 peripheral clock disable (default after reset)
Page  440: Set and reset by software.
Page  440: 0: TIM12 peripheral clock disable (default after reset)
Page  440: Set and reset by software.
Page  440: 0: TIM7 peripheral clock disable (default after reset)
Page  440: Set and reset by software.
Page  440: 0: TIM6 peripheral clock disable (default after reset)
Page  440: Set and reset by software.
Page  440: 0: TIM5 peripheral clock disable (default after reset)
Page  441: RM0433                                                                Reset and Clock Control (RCC)
Page  441: Set and reset by software.
Page  441: 0: TIM4 peripheral clock disable (default after reset)
Page  441: Set and reset by software.
Page  441: 0: TIM3 peripheral clock disable (default after reset)
Page  441: Set and reset by software.
Page  441: 0: TIM2 peripheral clock disable (default after reset)
Page  442: Reset and Clock Control (RCC)                                                                                                   RM0433
Page  442: Table 67. RCC_APB1ENR address offset and reset value
Page  442: Register Name                             Address Offset                      Reset Value
Page  442: Bits 31:9 Reserved, must be kept at reset value.
Page  442: Set and reset by software.
Page  442: 0: FDCAN peripheral clocks disable (default after reset)
Page  442: Bits 7:6 Reserved, must be kept at reset value.
Page  442: Set and reset by software.
Page  442: 0: MDIOS peripheral clock disable (default after reset)
Page  442: Set and reset by software.
Page  442: 0: OPAMP peripheral clock disable (default after reset)
Page  442: Bit 3 Reserved, must be kept at reset value.
Page  443: RM0433                                                                 Reset and Clock Control (RCC)
Page  443: Set and reset by software.
Page  443: 0: SWPMI peripheral clocks disable (default after reset)
Page  443: Set and reset by software.
Page  443: 0: CRS peripheral clock disable (default after reset)
Page  443: Bit 0 Reserved, must be kept at reset value.
Page  444: Reset and Clock Control (RCC)                                                                                                                   RM0433
Page  444: Table 68. RCC_APB2ENR address offset and reset value
Page  444: Register Name                              Address Offset                           Reset Value
Page  444: Bits 31:30 Reserved, must be kept at reset value.
Page  444: Set and reset by software.
Page  444: 0: HRTIM peripheral clock disabled (default after reset)
Page  444: Set and reset by software.
Page  444: 0: DFSDM1 peripheral clocks disabled (default after reset)
Page  444: Bits 27:25 Reserved, must be kept at reset value.
Page  444: Set and reset by software.
Page  444: 0: SAI3 peripheral clocks disabled (default after reset)
Page  444: Set and reset by software.
Page  444: 0: SAI2 peripheral clocks disabled (default after reset)
Page  445: RM0433                                                                     Reset and Clock Control (RCC)
Page  445: Set and reset by software.
Page  445: 0: SAI1 peripheral clocks disabled (default after reset)
Page  445: Bit 21 Reserved, must be kept at reset value.
Page  445: Set and reset by software.
Page  445: 0: SPI5 peripheral clocks disabled (default after reset)
Page  445: Bit 19 Reserved, must be kept at reset value.
Page  445: Set and reset by software.
Page  445: 0: TIM17 peripheral clock disabled (default after reset)
Page  445: Set and reset by software.
Page  445: 0: TIM16 peripheral clock disabled (default after reset)
Page  445: Set and reset by software.
Page  445: 0: TIM15 peripheral clock disabled (default after reset)
Page  445: Bits 15:14 Reserved, must be kept at reset value.
Page  445: Set and reset by software.
Page  445: 0: SPI4 peripheral clocks disabled (default after reset)
Page  445: Set and reset by software.
Page  445: 0: SPI1 peripheral clocks disabled (default after reset)
Page  445: Bits 11:6 Reserved, must be kept at reset value.
Page  445: Set and reset by software.
Page  445: 0: USART6 peripheral clocks disabled (default after reset)
Page  446: Reset and Clock Control (RCC)                                                                     RM0433
Page  446: Set and reset by software.
Page  446: 0: USART1 peripheral clocks disabled (default after reset)
Page  446: Bits 3:2 Reserved, must be kept at reset value.
Page  446: Set and reset by software.
Page  446: 0: TIM8 peripheral clock disabled (default after reset)
Page  446: Set and reset by software.
Page  446: 0: TIM1 peripheral clock disabled (default after reset)
Page  447: RM0433                                                                                                           Reset and Clock Control (RCC)
Page  447: Table 69. RCC_APB4ENR address offset and reset value
Page  447: Register Name                                       Address Offset                         Reset Value
Page  447: Bits 31:26 Reserved, must be kept at reset value.
Page  447: Bits 25:22 Reserved, must be kept at reset value.
Page  447: Set and reset by software.
Page  447: 0: SAI4 peripheral clocks disabled (default after reset)
Page  447: Bits 20:17 Reserved, must be kept at reset value.
Page  447: Set and reset by software.
Page  447: 1: The register clock interface of the RTC (APB) is enabled (default after reset)
Page  447: Set and reset by software.
Page  447: 0: VREF peripheral clock disabled (default after reset)
Page  447: Set and reset by software.
Page  447: 0: COMP1/2 peripheral clock disabled (default after reset)
Page  447: Bit 13 Reserved, must be kept at reset value.
Page  448: Reset and Clock Control (RCC)                                                                          RM0433
Page  448: Set and reset by software.
Page  448: 0: LPTIM5 peripheral clocks disabled (default after reset)
Page  448: Set and reset by software.
Page  448: 0: LPTIM4 peripheral clocks disabled (default after reset)
Page  448: Set and reset by software.
Page  448: 0: LPTIM3 peripheral clocks disabled (default after reset)
Page  448: Set and reset by software.
Page  448: 0: LPTIM2 peripheral clocks disabled (default after reset)
Page  448: Bit 8 Reserved, must be kept at reset value.
Page  448: Set and reset by software.
Page  448: 0: I2C4 peripheral clocks disabled (default after reset)
Page  448: Bit 6 Reserved, must be kept at reset value.
Page  448: Set and reset by software.
Page  448: 0: SPI6 peripheral clocks disabled (default after reset)
Page  448: Bit 4 Reserved, must be kept at reset value.
Page  448: Set and reset by software.
Page  448: 0: LPUART1 peripheral clocks disabled (default after reset)
Page  449: RM0433                                                                  Reset and Clock Control (RCC)
Page  449: Bit 2 Reserved, must be kept at reset value.
Page  449: Set and reset by software.
Page  449: 0: SYSCFG peripheral clock disabled (default after reset)
Page  449: Bit 0 Reserved, must be kept at reset value.
Page  450: Reset and Clock Control (RCC)                                                                                                                            RM0433
Page  450: Table 70. RCC_AHB3LPENR address offset and reset value
Page  450: Register Name                               Address Offset                           Reset Value
Page  450: Set and reset by software.
Page  450: 1: AXISRAM interface clock enabled during CSleep mode (default after reset)
Page  450: Set and reset by software.
Page  450: 1: D1 ITCM interface clock enabled during CSleep mode (default after reset)
Page  450: Set and reset by software.
Page  450: 1: D1 DTCM2 interface clock enabled during CSleep mode (default after reset)
Page  450: Set and reset by software.
Page  450: 1: D1DTCM1 interface clock enabled during CSleep mode (default after reset)
Page  450: Bits 27:17 Reserved, must be kept at reset value.
Page  450: Set and reset by software.
Page  450: 1: SDMMC1 and SDMMC1 Delay clock enabled during CSleep mode (default after reset)
Page  450: Bit 15 Reserved, must be kept at reset value.
Page  451: RM0433                                                                      Reset and Clock Control (RCC)
Page  451: Set and reset by software.
Page  451: 1: QUADSPI and QUADSPI Delay clock enabled during CSleep mode (default after reset)
Page  451: Bit 13 Reserved, must be kept at reset value.
Page  451: Set and reset by software.
Page  451: 1: FMC peripheral clocks enabled during CSleep mode (default after reset):
Page  451: Bits 11:9 Reserved, must be kept at reset value.
Page  451: Set and reset by software.
Page  451: 1: Flash interface clock enabled during CSleep mode (default after reset)
Page  451: Bits 7:6 Reserved, must be kept at reset value.
Page  451: Set and reset by software.
Page  451: 1: JPGDEC peripheral clock enabled during CSleep mode (default after reset)
Page  451: Set and reset by software.
Page  451: 1: DMA2D peripheral clock enabled during CSleep mode (default after reset)
Page  451: Bits 3:1 Reserved, must be kept at reset value.
Page  451: Set and reset by software.
Page  451: 1: MDMA peripheral clock enabled during CSleep mode (default after reset)
Page  452: Reset and Clock Control (RCC)                                                                                                                                       RM0433
Page  452: Table 71. RCC_AHB1LPENR address offset and reset value
Page  452: Register Name                                                        Address Offset                     Reset Value
Page  452: Bits 31:28 Reserved, must be kept at reset value.
Page  452: Set and reset by software.
Page  452: 1: USB2OTG peripheral clocks enabled during CSleep mode (default after reset)
Page  452: Set and reset by software.
Page  452: 1: USB_PHY1 peripheral clock enabled during CSleep mode (default after reset)
Page  452: Set and reset by software.
Page  452: 1: USB1OTG peripheral clock enabled during CSleep mode (default after reset)
Page  452: Bits 24:18 Reserved, must be kept at reset value.
Page  452: Set and reset by software.
Page  452: 1: Ethernet Reception clock enabled during CSleep mode (default after reset)
Page  453: RM0433                                                                   Reset and Clock Control (RCC)
Page  453: Set and reset by software.
Page  453: 1: Ethernet Transmission clock enabled during CSleep mode (default after reset)
Page  453: Set and reset by software.
Page  453: 1: Ethernet MAC bus interface clock enabled during CSleep mode (default after reset)
Page  453: Bits 14:6 Reserved, must be kept at reset value.
Page  453: Set and reset by software.
Page  453: 1: ADC1/2 peripheral clocks enabled during CSleep mode (default after reset)
Page  453: Bits 4:2 Reserved, must be kept at reset value.
Page  453: Set and reset by software.
Page  453: 1: DMA2 clock enabled during CSleep mode (default after reset)
Page  453: Set and reset by software.
Page  453: 1: DMA1 clock enabled during CSleep mode (default after reset)
Page  454: Reset and Clock Control (RCC)                                                                                                                          RM0433
Page  454: Table 72. RCC_AHB2LPENR address offset and reset value
Page  454: Register Name                               Address Offset                             Reset Value
Page  454: Set and reset by software.
Page  454: 1: SRAM3 clock enabled during CSleep mode (default after reset)
Page  454: Set and reset by software.
Page  454: 1: SRAM2 clock enabled during CSleep mode (default after reset)
Page  454: Set and reset by software.
Page  454: 1: SRAM1 clock enabled during CSleep mode (default after reset)
Page  454: Bits 28:10 Reserved, must be kept at reset value.
Page  454: Set and reset by software.
Page  454: 1: SDMMC2 and SDMMC2 Delay clock enabled during CSleep mode (default after reset)
Page  454: Bits 8:7 Reserved, must be kept at reset value.
Page  454: Set and reset by software.
Page  454: 1: RNG peripheral clock enabled during CSleep mode (default after reset)
Page  455: RM0433                                                                   Reset and Clock Control (RCC)
Page  455: Set and reset by software.
Page  455: 1: HASH peripheral clock enabled during CSleep mode (default after reset)
Page  455: Set and reset by software.
Page  455: 1: CRYPT peripheral clock enabled during CSleep mode (default after reset)
Page  455: Bits 3:1 Reserved, must be kept at reset value.
Page  455: Set and reset by software.
Page  455: 1: DCMI peripheral clock enabled during CSleep mode (default after reset)
Page  456: Reset and Clock Control (RCC)                                                                                                                                                       RM0433
Page  456: Table 73. RCC_AHB4LPENR address offset and reset value
Page  456: Register Name                                              Address Offset                                     Reset Value
Page  456: Bits 31:30 Reserved, must be kept at reset value.
Page  456: Set and reset by software.
Page  456: 1: SRAM4 clock enabled during CSleep mode (default after reset)
Page  456: Set and reset by software.
Page  456: 1: Backup RAM clock enabled during CSleep mode (default after reset)
Page  456: Bits 27:25 Reserved, must be kept at reset value.
Page  456: Set and reset by software.
Page  456: 1: ADC3 peripheral clocks enabled during CSleep mode (default after reset)
Page  456: Bits 23:22 Reserved, must be kept at reset value.
Page  456: Set and reset by software.
Page  456: 1: BDMA clock enabled during CSleep mode (default after reset)
Page  456: Bit 20 Reserved, must be kept at reset value.
Page  457: RM0433                                                                     Reset and Clock Control (RCC)
Page  457: Set and reset by software.
Page  457: 1: CRC peripheral clock enabled during CSleep mode (default after reset)
Page  457: Bits 18:11 Reserved, must be kept at reset value.
Page  457: Set and reset by software.
Page  457: 1: GPIOK peripheral clock enabled during CSleep mode (default after reset)
Page  457: Set and reset by software.
Page  457: 1: GPIOJ peripheral clock enabled during CSleep mode (default after reset)
Page  457: Set and reset by software.
Page  457: 1: GPIOI peripheral clock enabled during CSleep mode (default after reset)
Page  457: Set and reset by software.
Page  457: 1: GPIOH peripheral clock enabled during CSleep mode (default after reset)
Page  457: Set and reset by software.
Page  457: 1: GPIOG peripheral clock enabled during CSleep mode (default after reset)
Page  457: Set and reset by software.
Page  457: 1: GPIOF peripheral clock enabled during CSleep mode (default after reset)
Page  457: Set and reset by software.
Page  457: 1: GPIOE peripheral clock enabled during CSleep mode (default after reset)
Page  457: Set and reset by software.
Page  457: 1: GPIOD peripheral clock enabled during CSleep mode (default after reset)
Page  458: Reset and Clock Control (RCC)                                                              RM0433
Page  458: Set and reset by software.
Page  458: 1: GPIOC peripheral clock enabled during CSleep mode (default after reset)
Page  458: Set and reset by software.
Page  458: 1: GPIOB peripheral clock enabled during CSleep mode (default after reset)
Page  458: Set and reset by software.
Page  458: 1: GPIOA peripheral clock enabled during CSleep mode (default after reset)
Page  459: RM0433                                                                                       Reset and Clock Control (RCC)
Page  459: Table 74. RCC_APB3LPENR address offset and reset value
Page  459: Register Name                         Address Offset                            Reset Value
Page  459: Bits 31:7 Reserved, must be kept at reset value.
Page  459: Set and reset by software.
Page  459: 1: WWDG1 clock enabled during CSleep mode (default after reset)
Page  459: Bits 5:4 Reserved, must be kept at reset value.
Page  459: Set and reset by software.
Page  459: 1: LTDC clock provided to the LTDC during CSleep mode (default after reset)
Page  459: Bits 2:0 Reserved, must be kept at reset value.
Page  460: Reset and Clock Control (RCC)                                                                                                                                                             RM0433
Page  460: Table 75. RCC_APB1LLPENR address offset and reset value
Page  460: Register Name                                             Address Offset                                     Reset Value
Page  460: Set and reset by software.
Page  460: 1: UART8 peripheral clocks enabled during CSleep mode (default after reset):
Page  460: Set and reset by software.
Page  460: 1: UART7 peripheral clocks enabled during CSleep mode (default after reset):
Page  460: Set and reset by software.
Page  460: 1: DAC1/2 peripheral clock enabled during CSleep mode (default after reset)
Page  460: Bit 28 Reserved, must be kept at reset value.
Page  460: Set and reset by software.
Page  460: 1: HDMI-CEC peripheral clocks enabled during CSleep mode (default after reset)
Page  460: Bits 26:24 Reserved, must be kept at reset value.
Page  461: RM0433                                                                    Reset and Clock Control (RCC)
Page  461: Set and reset by software.
Page  461: 1: I2C3 peripheral clocks enabled during CSleep mode (default after reset):
Page  461: Set and reset by software.
Page  461: 1: I2C2 peripheral clocks enabled during CSleep mode (default after reset):
Page  461: Set and reset by software.
Page  461: 1: I2C1 peripheral clocks enabled during CSleep mode (default after reset):
Page  461: Set and reset by software.
Page  461: 1: UART5 peripheral clocks enabled during CSleep mode (default after reset)
Page  461: Set and reset by software.
Page  461: 1: UART4 peripheral clocks enabled during CSleep mode (default after reset)
Page  461: Set and reset by software.
Page  461: 1: USART3 peripheral clocks enabled during CSleep mode (default after reset):
Page  461: Set and reset by software.
Page  461: 1: USART2 peripheral clocks enabled during CSleep mode (default after reset)
Page  461: Set and reset by software.
Page  461: 1: SPDIFRX peripheral clocks enabled during CSleep mode (default after reset)
Page  462: Reset and Clock Control (RCC)                                                                        RM0433
Page  462: Set and reset by software.
Page  462: 1: SPI3 peripheral clocks enabled during CSleep mode (default after reset)
Page  462: Set and reset by software.
Page  462: 1: SPI2 peripheral clocks enabled during CSleep mode (default after reset)
Page  462: Bits 13:10 Reserved, must be kept at reset value.
Page  462: Set and reset by software.
Page  462: 1: LPTIM1 peripheral clocks enabled during CSleep mode (default after reset)
Page  462: Set and reset by software.
Page  462: 1: TIM14 peripheral clock enabled during CSleep mode (default after reset)
Page  462: Set and reset by software.
Page  462: 1: TIM13 peripheral clock enabled during CSleep mode (default after reset)
Page  462: Set and reset by software.
Page  462: 1: TIM12 peripheral clock enabled during CSleep mode (default after reset)
Page  462: Set and reset by software.
Page  462: 1: TIM7 peripheral clock enabled during CSleep mode (default after reset)
Page  462: Set and reset by software.
Page  462: 1: TIM6 peripheral clock enabled during CSleep mode (default after reset)
Page  462: Set and reset by software.
Page  462: 1: TIM5 peripheral clock enabled during CSleep mode (default after reset)
Page  463: RM0433                                                                    Reset and Clock Control (RCC)
Page  463: Set and reset by software.
Page  463: 1: TIM4 peripheral clock enabled during CSleep mode (default after reset)
Page  463: Set and reset by software.
Page  463: 1: TIM3 peripheral clock enabled during CSleep mode (default after reset)
Page  463: Set and reset by software.
Page  463: 1: TIM2 peripheral clock enabled during CSleep mode (default after reset)
Page  464: Reset and Clock Control (RCC)                                                                                                                 RM0433
Page  464: Table 76. RCC_APB1HLPENR address offset and reset value
Page  464: Register Name                               Address Offset                             Reset Value
Page  464: Bits 31:9 Reserved, must be kept at reset value.
Page  464: Set and reset by software.
Page  464: 1: FDCAN peripheral clocks enabled during CSleep mode (default after reset)
Page  464: Bits 7:6 Reserved, must be kept at reset value.
Page  464: Set and reset by software.
Page  464: 1: MDIOS peripheral clock enabled during CSleep mode (default after reset)
Page  464: Set and reset by software.
Page  464: 1: OPAMP peripheral clock enabled during CSleep mode (default after reset)
Page  464: Bit 3 Reserved, must be kept at reset value.
Page  465: RM0433                                                                 Reset and Clock Control (RCC)
Page  465: Set and reset by software.
Page  465: 1: SWPMI peripheral clocks enabled during CSleep mode (default after reset)
Page  465: Set and reset by software.
Page  465: 1: CRS peripheral clock enabled during CSleep mode (default after reset)
Page  465: Bit 0 Reserved, must be kept at reset value.
Page  466: Reset and Clock Control (RCC)                                                                                                                                        RM0433
Page  466: Table 77. RCC_APB2LPENR address offset and reset value
Page  466: Register Name                                  Address Offset                                  Reset Value
Page  466: Bits 31:30 Reserved, must be kept at reset value.
Page  466: Set and reset by software.
Page  466: 1: HRTIM peripheral clock enabled during CSleep mode (default after reset)
Page  466: Set and reset by software.
Page  466: 1: DFSDM1 peripheral clocks enabled during CSleep mode (default after reset)
Page  466: Bits 27:25 Reserved, must be kept at reset value.
Page  466: Set and reset by software.
Page  466: 1: SAI3 peripheral clocks enabled during CSleep mode (default after reset)
Page  466: Set and reset by software.
Page  466: 1: SAI2 peripheral clocks enabled during CSleep mode (default after reset)
Page  467: RM0433                                                                      Reset and Clock Control (RCC)
Page  467: Set and reset by software.
Page  467: 1: SAI1 peripheral clocks enabled during CSleep mode (default after reset)
Page  467: Bit 21 Reserved, must be kept at reset value.
Page  467: Set and reset by software.
Page  467: 1: SPI5 peripheral clocks enabled during CSleep mode (default after reset)
Page  467: Bit 19 Reserved, must be kept at reset value.
Page  467: Set and reset by software.
Page  467: 1: TIM17 peripheral clock enabled during CSleep mode (default after reset)
Page  467: Set and reset by software.
Page  467: 1: TIM16 peripheral clock enabled during CSleep mode (default after reset)
Page  467: Set and reset by software.
Page  467: 1: TIM15 peripheral clock enabled during CSleep mode (default after reset)
Page  467: Bits 15:14 Reserved, must be kept at reset value.
Page  467: Set and reset by software.
Page  467: 1: SPI4 peripheral clocks enabled during CSleep mode (default after reset)
Page  467: Set and reset by software.
Page  467: 1: SPI1 peripheral clocks enabled during CSleep mode (default after reset)
Page  467: Bits 11:6 Reserved, must be kept at reset value.
Page  467: Set and reset by software.
Page  467: 1: USART6 peripheral clocks enabled during CSleep mode (default after reset)
Page  468: Reset and Clock Control (RCC)                                                                     RM0433
Page  468: Set and reset by software.
Page  468: 1: USART1 peripheral clocks enabled during CSleep mode (default after reset)
Page  468: Bits 3:2 Reserved, must be kept at reset value.
Page  468: Set and reset by software.
Page  468: 1: TIM8 peripheral clock enabled during CSleep mode (default after reset)
Page  468: Set and reset by software.
Page  468: 1: TIM1 peripheral clock enabled during CSleep mode (default after reset)
Page  469: RM0433                                                                                                                            Reset and Clock Control (RCC)
Page  469: Table 78. RCC_APB4LPENR address offset and reset value
Page  469: Register Name                                               Address Offset                             Reset Value
Page  469: Bits 31:26 Reserved, must be kept at reset value.
Page  469: Bits 25:22 Reserved, must be kept at reset value.
Page  469: Set and reset by software.
Page  469: 1: SAI4 peripheral clocks enabled during CSleep mode (default after reset)
Page  469: Bits 20:17 Reserved, must be kept at reset value.
Page  469: Set and reset by software.
Page  469: 1: The register clock interface of the RTC (APB) is enabled during CSleep mode (default after reset)
Page  469: Set and reset by software.
Page  469: 1: VREF peripheral clock enabled during CSleep mode (default after reset)
Page  469: Set and reset by software.
Page  469: 1: COMP1/2 peripheral clock enabled during CSleep mode (default after reset)
Page  469: Bit 13 Reserved, must be kept at reset value.
Page  470: Reset and Clock Control (RCC)                                                                          RM0433
Page  470: Set and reset by software.
Page  470: 1: LPTIM5 peripheral clocks enabled during CSleep mode (default after reset)
Page  470: Set and reset by software.
Page  470: 1: LPTIM4 peripheral clocks enabled during CSleep mode (default after reset)
Page  470: Set and reset by software.
Page  470: 1: LPTIM3 peripheral clocks enabled during CSleep mode (default after reset)
Page  470: Set and reset by software.
Page  470: 1: LPTIM2 peripheral clocks enabled during CSleep mode (default after reset)
Page  470: Bit 8 Reserved, must be kept at reset value.
Page  470: Set and reset by software.
Page  470: 1: I2C4 peripheral clocks enabled during CSleep mode (default after reset)
Page  470: Bit 6 Reserved, must be kept at reset value.
Page  470: Set and reset by software.
Page  470: 1: SPI6 peripheral clocks enabled during CSleep mode (default after reset)
Page  470: Bit 4 Reserved, must be kept at reset value.
Page  470: Set and reset by software.
Page  470: 1: LPUART1 peripheral clocks enabled during CSleep mode (default after reset)
Page  471: RM0433                                                                 Reset and Clock Control (RCC)
Page  471: Bit 2 Reserved, must be kept at reset value.
Page  471: Set and reset by software.
Page  471: 1: SYSCFG peripheral clock enabled during CSleep mode (default after reset)
Page  471: Bit 0 Reserved, must be kept at reset value.
Page  472: Reset value
Page  472: Reset value
Page  472: Reset value
Page  472: Reset value
Page  472: Reset value
Page  472: Reset value
Page  472: Reset value
Page  472: Reset value
Page  472: Reset and Clock Control (RCC)
Page  472: Table 79. RCC register map and reset values
Page  473: Reset value
Page  473: Reset value
Page  473: Reset value
Page  473: Reset value
Page  473: Reset value
Page  473: Reset value
Page  473: Reset value
Page  473: Reset value
Page  473: Reset value
Page  473: Reset value
Page  473: Table 79. RCC register map and reset values (continued)
Page  473: Reset and Clock Control (RCC)
Page  474: Reset value
Page  474: Reset value
Page  474: Reset value
Page  474: Reset value
Page  474: Reset value
Page  474: Reset value
Page  474: Reset value
Page  474: Reset value
Page  474: Reset and Clock Control (RCC)
Page  474: Table 79. RCC register map and reset values (continued)
Page  475: Reset value
Page  475: Reset value
Page  475: Reset value
Page  475: Reset value
Page  475: Reset value
Page  475: Reset value
Page  475: Reset value
Page  475: Reset value
Page  475: Table 79. RCC register map and reset values (continued)
Page  475: Reset and Clock Control (RCC)
Page  476: Reset value
Page  476: Reset value
Page  476: Reset value
Page  476: Reset value
Page  476: Reset value
Page  476: Reset value
Page  476: Reset value
Page  476: Reset and Clock Control (RCC)
Page  476: Table 79. RCC register map and reset values (continued)
Page  477: Reset value
Page  477: Reset value
Page  477: Reset value
Page  477: Reset value
Page  477: Reset value
Page  477: Reset value
Page  477: Reset value
Page  477: Table 79. RCC register map and reset values (continued)
Page  477: Reset and Clock Control (RCC)
Page  478: Reset value
Page  478: Reset value
Page  478: Reset value
Page  478: Reset value
Page  478: Reset value
Page  478: Reset value
Page  478: Reset value
Page  478: Reset and Clock Control (RCC)
Page  478: Table 79. RCC register map and reset values (continued)
Page  479: Reset value
Page  479: Reset value
Page  479: Reset value
Page  479: Reset value
Page  479: Reset value
Page  479: Reset value
Page  479: Reset value
Page  479: Reset value
Page  479: Table 79. RCC register map and reset values (continued)
Page  479: Reset and Clock Control (RCC)
Page  480: Reset value
Page  480: Reset value
Page  480: Reset value
Page  480: Reset value
Page  480: Reset value
Page  480: Reset value
Page  480: Reset value
Page  480: Reset and Clock Control (RCC)
Page  480: Table 79. RCC register map and reset values (continued)
Page  481: Reset value
Page  481: Reset value
Page  481: Table 79. RCC register map and reset values (continued)
Page  481: Reset and Clock Control (RCC)
Page  486: The reset value of the RELOAD field corresponds to a target frequency of 48 MHz and a
Page  487: The reset value of the FELIM field corresponds to (fTARGET / fSYNC) = 48000 and to a typical
Page  488: Reset value: 0x0000 2000
Page  488: Bits 31:14 Reserved, must be kept at reset value.
Page  488: Bit 4 Reserved, must be kept at reset value.
Page  489: Reset value: 0x2022 BB7F
Page  489: Bit 30 Reserved, must be kept at reset value.
Page  489: Bit 27 Reserved, must be kept at reset value.
Page  490: Reset value: 0x0000 0000
Page  490: Bits 14:11 Reserved, must be kept at reset value.
Page  491: Bits 7:4 Reserved, must be kept at reset value.
Page  492: Reset value: 0x0000 0000
Page  492: Bits 31:4 Reserved, must be kept at reset value.
Page  493: Table 83. CRS register map and reset values
Page  493: Reset value                                                                                                                                     1      0      0      0         0          0          0         0          0      0       0         0        0           0
Page  493: Reset value   0                 1      0            0      0      0      0      0      1      0      0      0      1      0      1       0      1      1      1      0         1          1          0        1           1      1       1         1       1            1
Page  493: Reset value   0         0       0      0     0      0      0      0      0      0      0      0      0      0      0      0      0                                   0         0          0                                              0         0       0            0
Page  493: Reset value                                                                                                                                                                                                                              0         0        0           0
Page  502: Reset value: 0x0000 0000
Page  502: Bits 30:12 Reserved, must be kept at reset value.
Page  503: Reset value: 0x0000 0000
Page  503: Bits 30:12 Reserved, must be kept at reset value.
Page  504: Reset value: 0x0000 0000
Page  504: Reset value: 0x0000 0000
Page  504: Reset value: 0x0000 0000
Page  505: Reset value: 0x0000 0000
Page  505: Reset value: 0x0000 0000
Page  506: Bits 15:12 Reserved, must be kept at reset value.
Page  506: Bits 7:0 Reserved, must be kept at reset value.
Page  506: Reset value: 0x0000 0000
Page  506: Bits 15:0 Reserved, must be kept at reset value.
Page  507: Table 86. HSEM register map and reset values
Page  507: Reset value    0      0      0      0      0      0      0      0      0      0      0      0      0      0      0       0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Page  507: Reset value    0      0      0      0      0      0      0      0      0      0      0      0      0      0      0       0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Page  507: Reset value    0      0      0      0      0      0      0      0      0      0      0      0      0      0      0       0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Page  507: Reset value    0      0      0      0      0      0      0      0      0      0      0      0      0      0      0       0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Page  507: Reset value    0      0      0      0      0      0      0      0      0      0      0      0      0      0      0       0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Page  507: Reset value    0      0      0      0      0      0      0      0      0      0      0      0      0      0      0       0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Page  507: Reset value    0      0      0      0      0      0      0      0      0      0      0      0      0      0      0       0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Page  507: Reset value    0      0      0      0      0      0      0      0      0      0      0      0      0      0      0       0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Page  507: Reset value    0      0      0      0      0      0      0      0      0      0      0      0      0      0      0       0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Page  507: Reset value    0      0      0      0      0      0      0      0      0      0      0      0      0      0      0       0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Page  507: Reset value    0      0      0      0      0      0      0      0      0      0      0      0      0      0      0       0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Page  507: Reset value    0      0      0      0      0      0      0      0      0      0      0      0      0      0      0       0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Page  508: (GPIOx_IDR and GPIOx_ODR) and a 32-bit set/reset register (GPIOx_BSRR). In addition
Page  508: •    Bit set and reset register (GPIOx_ BSRR) for bitwise write access to GPIOx_ODR
Page  509: Bit set/reset registers
Page  509: Bit set/reset registers
Page  511: During and just after reset, the alternate functions are not active and most of the I/O ports
Page  511: The debug pins are in AF pull-up/pull-down after reset:
Page  511: •    After reset the multiplexer selection is alternate function 0 (AF0). The I/Os are
Page  511: •    Debug function: after each device reset these pins are assigned as alternate function
Page  512: The bit set reset register (GPIOx_BSRR) is a 32-bit register which allows the application to
Page  512: set and reset each individual bit in the output data register (GPIOx_ODR). The bit set reset
Page  512: resets the ODR(i) corresponding bit.
Page  512: GPIOx_ODR. If there is an attempt to both set and reset a bit in GPIOx_BSRR, the set
Page  513: bit can no longer be modified until the next MCU reset or peripheral reset. Each
Page  514: Bit set/reset registers
Page  515: Bit set/reset registers                                                                trigger
Page  516: Bit set/reset registers                                                                                                                                        TTL Schmitt                             on/off
Page  516: Bit set/reset registers
Page  517: (reset state: open)                                                              SYSCFG_PMCR
Page  517: (reset state: closed)
Page  517: Bit Set/Reset
Page  517: When the HSE or LSE oscillator is switched OFF (default state after reset), the related
Page  518: For a summary of register bits, register address offsets and reset values, refer to Table 88.
Page  518: Reset value:
Page  518: 00: Input mode (reset state)
Page  518: Reset value: 0x0000 0000
Page  518: Bits 31:16 Reserved, must be kept at reset value.
Page  518: 0: Output push-pull (reset state)
Page  519: Reset value: 0x0C00 0000 (for port A)
Page  519: Reset value: 0x0000 00C0 (for port B)
Page  519: Reset value: 0x0000 0000 (for other ports)
Page  519: Reset value: 0x6400 0000 (for port A)
Page  519: Reset value: 0x0000 0100 (for port B)
Page  519: Reset value: 0x0000 0000 (for other ports)
Page  520: Reset value: 0x0000 XXXX
Page  520: Bits 31:16 Reserved, must be kept at reset value.
Page  520: Reset value: 0x0000 0000
Page  520: Bits 31:16 Reserved, must be kept at reset value.
Page  520: Note: For atomic bit set/reset, the ODR bits can be individually set and/or reset by writing to
Page  520: 10.4.7            GPIO port bit set/reset register (GPIOx_BSRR) (x = A to K)
Page  520: Reset value: 0x0000 0000
Page  521: Bits 31:16 BR[15:0]: Port x reset I/O pin y (y = 15 to 0)
Page  521: 1: Resets the corresponding ODRx bit
Page  521: modified until the next MCU reset or peripheral reset.
Page  521: Reset value: 0x0000 0000
Page  522: Bits 31:17 Reserved, must be kept at reset value.
Page  522: reset or peripheral reset.
Page  522: return ‘1’ until the next MCU reset or peripheral reset.
Page  522: Reset value: 0x0000 0000
Page  523: Reset value: 0x0000 0000
Page  524: Reset value
Page  524: Reset value
Page  524: Reset value
Page  524: Reset value
Page  524: Reset value
Page  524: Reset value
Page  524: Reset value
Page  524: Reset value
Page  524: Table 88. GPIO register map and reset values
Page  524: The following table gives the GPIO register map and reset values.
Page  525: Reset value
Page  525: Reset value
Page  525: Reset value
Page  525: Reset value
Page  525: Reset value
Page  525: Reset value
Page  525: Reset value
Page  525: Reset value
Page  525: Table 88. GPIO register map and reset values (continued)
Page  526: •        Management BOR reset level
Page  526: •        Reset generation in Stop and Standby mode
Page  526: Reset value: 0x0X00 0000
Page  527: Bits 31:28 Reserved, must be kept at reset value.
Page  527: Bits 20:9 Reserved, must be kept at reset value.
Page  528: Reset value: 0x0000 0000
Page  529: Bits 31:16 Reserved, must be kept at reset value.
Page  529: Reset value: 0x0000 0000
Page  529: Bits 31:16 Reserved, must be kept at reset value.
Page  530: Reset value: 0x0000 0000
Page  530: Bits 31:16 Reserved, must be kept at reset value.
Page  531: Reset value: 0x0000 0000
Page  531: Bits 31:16 Reserved, must be kept at reset value.
Page  532: Reset value: 0x0000 0000
Page  532: Bits 31:16 Reserved, must be kept at reset value.
Page  532: This bit is set by software and cleared only by a system reset. It can be used to enable
Page  532: This bit is set by software and cleared only by a system reset. It can be used to enable
Page  532: This bit is set by software and cleared only by a system reset. It can be used to enable
Page  532: This bit is set by software and cleared only by a system reset. It can be used to enable
Page  533: This bit is set by software and cleared only by a system reset. It can be used to enable
Page  533: This bit is set by software and cleared only by a system reset. It can be used to enable
Page  533: This bit is set by software and cleared only by a system reset. It can be used to enable
Page  533: Bit 8 Reserved, must be kept at reset value.
Page  533: This bit is set by software and cleared only by a system reset. It can be used to enable
Page  533: This bit is set by software and cleared only by a system reset. It can be used to enable
Page  533: Bits 5:4 Reserved, must be kept at reset value.
Page  534: This bit is set by software and cleared only by a system reset. It can be used to enable
Page  534: This bit is set by software and cleared only by a system reset. It can be used to enable
Page  534: Bits 1:0 Reserved, must be kept at reset value.
Page  535: Reset value: 0x0000 0000
Page  535: Bits 31:17 Reserved, must be kept at reset value.
Page  535: Bits 15:9 Reserved, must be kept at reset value.
Page  535: Bits 7:2 Reserved, must be kept at reset value.
Page  536: Reset value: 0x0000 0000
Page  536: Bits 31:8 Reserved, must be kept at reset value.
Page  536: compensation cell when the CS bit of the SYSCFG_CCCSR is reset.
Page  536: compensation cell when the CS bit of the SYSCFG_CCCSR is reset.
Page  536: Reset value: 0x0000 0000
Page  536: Bits 31:8 Reserved, must be kept at reset value.
Page  537: Reset value: 0x0000 000X
Page  537: Bits 31:4 Reserved, must be kept at reset value.
Page  538: Reset value: 0x00XX 000X
Page  538: Bits 31:24 Reserved, must be kept at reset value.
Page  538: Bits 15:1 Reserved, must be kept at reset value.
Page  538: Reset value: 0xXXXX 000X
Page  539: Bits 15:2 Reserved, must be kept at reset value.
Page  539: Bits 1:0 BORH[1:0]: BOR_LVL Brownout Reset Threshold Level
Page  539: These bits indicate the Brownout reset high level.
Page  539: Reset value: 0xXXXX XXXX
Page  539: Bits 31:16 Reserved, must be kept at reset value.
Page  539: Reset value: 0x000X XXXX
Page  539: Bits 31:17 Reserved, must be kept at reset value.
Page  539: Bits 15:0 Reserved, must be kept at reset value.
Page  540: Reset value: 0x00XX 000X
Page  540: Bits 31:24 Reserved, must be kept at reset value.
Page  540: Bits 15:1 Reserved, must be kept at reset value.
Page  540: Reset value: 0x0XXX 0XXX
Page  540: Bits 31:28 Reserved, must be kept at reset value.
Page  540: Bits 15:12 Reserved, must be kept at reset value.
Page  541: Reset value: 0x0XXX 0XXX
Page  541: Bits 31:28 Reserved, must be kept at reset value.
Page  541: Bits 15:12 Reserved, must be kept at reset value.
Page  541: Reset value: 0x000X 000X
Page  541: Bits 31:17 Reserved, must be kept at reset value.
Page  541: Bits 15:1 Reserved, must be kept at reset value.
Page  542: Reset value: 0x0XXX 00XX
Page  542: Bits 31:28 Reserved, must be kept at reset value.
Page  542: Bits 15:8 Reserved, must be kept at reset value.
Page  542: Reset value: 0x0XXX 0XXX
Page  542: Bits 31:28 Reserved, must be kept at reset value.
Page  542: Bits 15:12 Reserved, must be kept at reset value.
Page  543: Reset value: 0x000X 0XXX
Page  543: Bits 31:17 Reserved, must be kept at reset value.
Page  543: Bits 15:12 Reserved, must be kept at reset value.
Page  543: Reset value: 0x000X 000X
Page  543: Bits 31:17 Reserved, must be kept at reset value.
Page  543: Bits 15:0 Reserved, must be kept at reset value.
Page  544: Reset value: 0x000X 000X
Page  544: Bits 31:17 Reserved, must be kept at reset value.
Page  544: Bit 16 D1SBRST: D1 Standby reset
Page  544: This bit indicates if a reset is generated when D1 domain enters DStandby mode.
Page  544: 0: A reset is generated by entering D1 Standby mode
Page  544: 1: D1 Standby mode is entered without reset generation
Page  544: Bits 15:2 Reserved, must be kept at reset value.
Page  545: Reset value: 0x000X 000X
Page  545: Bits 31:16 Reserved, must be kept at reset value.
Page  545: Bits 15:1 Reserved, must be kept at reset value.
Page  545: Bit 0 D1STPRST: D1 Stop Reset
Page  545: This bit indicates if a reset is generated when D1 domain enters in DStop mode.
Page  545: 0: A reset is generated entering D1 Stop mode
Page  545: 1: D1 Stop mode is entered without reset generation
Page  546: Reset value: 0x000X 000X
Page  546: Bits 31:17 Reserved, must be kept at reset value.
Page  546: Bits 15:0 Reserved, must be kept at reset value.
Page  547: Reset value: 0x000X 000X
Page  547: Bits 31:17 Reserved, must be kept at reset value.
Page  547: Bits 15:1 Reserved, must be kept at reset value.
Page  547: Reset value: 0x0000 000X
Page  547: Bits 31:1 Reserved, must be kept at reset value.
Page  548: Reset value
Page  548: Reset value
Page  548: Reset value
Page  548: Reset value
Page  548: Reset value
Page  548: Reset value
Page  548: Reset value
Page  548: Reset value
Page  548: Reset value
Page  548: Reset value
Page  548: Reset value
Page  548: Reset value
Page  548: Reset value
Page  548: Table 89. SYSCFG register map and reset values
Page  548: The following table gives the SYSCFG register map and the reset values.
Page  549: Reset value
Page  549: Reset value
Page  549: Reset value
Page  549: Reset value
Page  549: Reset value
Page  549: Reset value
Page  549: Reset value
Page  549: Reset value
Page  549: Reset value
Page  549: Reset value
Page  549: Reset value
Page  549: Reset value
Page  549: Table 89. SYSCFG register map and reset values (continued)
Page  550: Reset value
Page  550: Reset value
Page  550: Reset value
Page  550: Reset value
Page  550: Table 89. SYSCFG register map and reset values (continued)
Page  591: If the mask address register is not set (0x00 value), the request can be reset by simply
Page  594: CTCIF must also be reset before restarting the channel.
Page  595: Reset value: 0x0000 0000
Page  595: Bits 31:16 Reserved, must be kept at reset value.
Page  595: This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags
Page  596: Reset value: 0x0000 0000
Page  596: Bits 31:17 Reserved, must be kept at reset value.
Page  596: This bit is also reset by hardware when the channel is disabled (in case of transfer error or
Page  596: Bits 15:5 Reserved, must be kept at reset value.
Page  596: buffer transfer had been generated since the last flag reset.
Page  597: Reset value: 0x0000 0000
Page  597: Bits 31:5 Reserved, must be kept at reset value.
Page  598: Reset value: 0x0000 0000
Page  598: Bits 31:12 Reserved, must be kept at reset value.
Page  600: Reset value: 0x0000 0000
Page  600: Bits 31:17 Reserved, must be kept at reset value.
Page  600: Bit 15 Reserved, must be kept at reset value.
Page  600: Bits 11:9 Reserved, must be kept at reset value.
Page  601: Bit 8 Reserved, must be kept at reset value.
Page  601: When this bit is reset by software, the ongoing buffer transfer (if any) will be completed. All
Page  601: Note: When this bit is reset by software, it is recommended to wait for the CTCIF = 1, in order
Page  602: Reset value: 0x0000 0000
Page  605: Reset value: 0x0000 0000
Page  606: Bit 17 Reserved, must be kept at reset value.
Page  607: Reset value: 0x0000 0000
Page  607: Reset value: 0x0000 0000
Page  609: Reset value: 0x0000 0000
Page  610: Reset value: 0x0000 0000
Page  611: Reset value: 0x0000 0000
Page  611: Bits 31:18 Reserved, must be kept at reset value.
Page  611: Bits 15:6 Reserved, must be kept at reset value.
Page  612: Reset value: 0x0000 0000
Page  612: Reset value: 0x0000 0000
Page  613: Table 100. MDMA register map and reset values
Page  613: Reset value                                                                                                                               0        0 0                   0 0                    0 0               0 0 0             0 0                 0 0 0 0
Page  613: 0x3C           Reset value
Page  613: channel number     Reset value                                                                                                                     0                                                                                                                 0    0 0 0 0
Page  613: Reset value                                                                                                                                                                                                                                          0     0 0 0 0
Page  613: channel number     Reset value                                                                                                                                                                      0              0 0               0 0 0             0 0                 0 0 0 0
Page  613: channel number     Reset value                                                                                                                     0                 0 0                   0                                           0 0             0 0                0 0 0 0
Page  613: Reset value    0      0      0 0            0 0            0 0           0 0           0 0 0                  0 0               0 0                0 0                   0 0                    0 0               0 0 0             0 0                 0 0 0 0
Page  613: Reset value 0           0      0 0            0 0            0 0           0 0           0 0 0                 0                  0 0               0 0                   0 0                     0 0               0 0 0             0 0                0 0 0 0
Page  613: channel number     Reset value    0      0      0 0            0 0            0 0           0 0           0 0 0                 0 0                0 0               0 0                    0 0                    0 0               0 0 0             0 0                 0 0 0 0
Page  613: channel number     Reset value    0      0      0 0            0 0            0 0           0 0           0 0 0                 0 0                0 0               0 0                    0 0                    0 0               0 0 0             0 0                 0 0 0 0
Page  613: channel number  Reset value       0      0      0 0            0 0            0 0           0 0           0 0 0                 0 0                0 0               0 0                   0 0                     0 0               0 0 0             0 0                0 0 0 0
Page  613: channel number     Reset value    0      0      0 0            0 0            0 0           0 0           0 0 0                 0 0                0 0               0 0                   0 0                     0 0               0 0 0             0 0                0 0 0 0
Page  613: channel number     Reset value                                                                                                          0          0                                                                                                   0 0                0 0 0 0
Page  613: channel number     Reset value
Page  613: channel number     Reset value    0      0      0 0            0 0            0 0           0 0           0 0 0                  0 0               0 0                0 0                   0 0                    0 0               0 0 0             0 0                 0 0 0 0
Page  614: Table 100. MDMA register map and reset values (continued)
Page  614: channel number     Reset value    0      0      0 0           0 0           0 0           0 0           0 0 0                0 0           0 0           0 0           0 0           0 0           0 0 0                0 0           0 0 0 0
Page  614: channel number     Reset value
Page  629: The FIFO can be flushed when the stream is disabled by resetting the EN bit in the
Page  629: By default, the FIFO operates in direct mode (DMDIS bit in the DMA_SxFCR is reset) and
Page  631: •   Anticipated stream interruption: EN bit in DMA_SxCR register is reset to 0 by the
Page  632: 1.    If the stream is enabled, disable it by resetting the EN bit in the DMA_SxCR register,
Page  634: by resetting the EN bit in the DMA_SxCR register. This is because there is no data loss
Page  635: Reset value: 0x0000 0000
Page  635: Bits 31:28, 15:12 Reserved, must be kept at reset value.
Page  635: Bits 23, 17, 7, 1 Reserved, must be kept at reset value.
Page  636: Reset value: 0x0000 0000
Page  636: Bits 31:28, 15:12 Reserved, must be kept at reset value.
Page  636: Bits 23, 17, 7, 1 Reserved, must be kept at reset value.
Page  637: Reset value: 0x0000 0000
Page  637: Bits 31:28, 15:12 Reserved, must be kept at reset value.
Page  637: Bits 23, 17, 7, 1 Reserved, must be kept at reset value.
Page  637: Reset value: 0x0000 0000
Page  637: Bits 31:28, 15:12 Reserved, must be kept at reset value.
Page  638: Bits 23, 17, 7, 1 Reserved, must be kept at reset value.
Page  638: Reset value: 0x0000 0000
Page  638: Bits 31:25 Reserved, must be kept at reset value.
Page  638: Bit 20 Reserved, must be kept at reset value.
Page  641: Reset value: 0x0000 0000
Page  641: Bits 31:16 Reserved, must be kept at reset value.
Page  642: Reset value: 0x0000 0000
Page  642: Reset value: 0x0000 0000
Page  642: Reset value: 0x0000 0000
Page  643: Reset value: 0x0000 0021
Page  643: Bits 31:8 Reserved, must be kept at reset value.
Page  643: Bit 6 Reserved, must be kept at reset value.
Page  645: Reset value
Page  645: Reset value
Page  645: Reset value
Page  645: Reset value
Page  645: Reset value
Page  645: Reset value
Page  645: Reset value
Page  645: Reset value
Page  645: Reset value
Page  645: Reset value
Page  645: Reset value
Page  645: Reset value
Page  645: Table 109. DMA register map and reset values
Page  646: Table 109. DMA register map and reset values (continued)
Page  646: Reset value   0     0     0     0     0     0     0     0               0   0               0   0     0     0     0           0    0       0              0   0              0    0      0      0      0           0    0        0      0      0       0            0
Page  646: Reset value   0     0     0     0     0     0     0     0               0   0               0   0     0     0     0           0    0       0              0   0              0    0      0      0      0           0    0        0      0      0       0            0
Page  646: Reset value   0     0     0     0     0     0     0     0               0   0               0   0     0     0     0           0    0       0              0   0              0    0      0      0      0           0    0        0      0      0       0            0
Page  646: Reset value                                                                                                                                                                                            0                1        0      0      0       0            1
Page  646: Reset value                                             0               0   0               0         0     0     0           0    0       0              0   0              0    0      0      0      0           0    0        0      0      0       0            0
Page  646: Reset value                                                                                                                        0       0              0   0              0    0      0      0      0           0    0        0      0      0       0            0
Page  646: Reset value   0     0     0     0     0     0     0     0               0   0               0   0     0     0     0           0    0       0              0   0              0    0      0      0      0           0    0        0      0      0       0            0
Page  646: Reset value   0     0     0     0     0     0     0     0               0   0               0   0     0     0     0           0    0       0              0   0              0    0      0      0      0           0    0        0      0      0       0            0
Page  646: Reset value   0     0     0     0     0     0     0     0               0   0               0   0     0     0     0           0    0       0              0   0              0    0      0      0      0           0    0        0      0      0       0            0
Page  646: Reset value                                                                                                                                                                                            0                1        0      0      0       0            1
Page  646: Reset value                                             0               0   0               0         0     0     0           0    0       0              0   0              0    0      0      0      0           0    0        0      0      0       0            0
Page  646: Reset value                                                                                                                        0       0              0   0              0    0      0      0      0           0    0        0      0      0       0            0
Page  646: Reset value   0     0     0     0     0     0     0     0               0   0               0   0     0     0     0           0    0       0              0   0              0    0      0      0      0           0    0        0      0      0       0            0
Page  646: Reset value   0     0     0     0     0     0     0     0               0   0               0   0     0     0     0           0    0       0              0   0              0    0      0      0      0           0    0        0      0      0       0            0
Page  647: Table 109. DMA register map and reset values (continued)
Page  647: Reset value    0      0      0      0      0      0      0     0               0   0               0    0     0     0     0           0    0       0              0   0              0    0      0      0      0           0    0        0      0      0       0            0
Page  647: Reset value                                                                                                                                                                                                    0                1        0      0      0       0            1
Page  647: Reset value                                                    0               0   0               0          0     0     0           0    0       0              0   0              0    0      0      0      0           0    0        0      0      0       0            0
Page  647: Reset value                                                                                                                                0       0              0   0              0    0      0      0      0           0    0        0      0      0       0            0
Page  647: Reset value    0      0      0      0      0      0      0     0               0   0               0    0     0     0     0           0    0       0              0   0              0    0      0      0      0           0    0        0      0      0       0            0
Page  647: Reset value    0      0      0      0      0      0      0     0               0   0               0    0     0     0     0           0    0       0              0   0              0    0      0      0      0           0    0        0      0      0       0            0
Page  647: Reset value    0      0      0      0      0      0      0     0               0   0               0    0     0     0     0           0    0       0              0   0              0    0      0      0      0           0    0        0      0      0       0            0
Page  647: Reset value                                                                                                                                                                                                    0                1        0      0      0       0            1
Page  647: Reset value                                                    0               0   0               0          0     0     0           0    0       0              0   0              0    0      0      0      0           0    0        0      0      0       0            0
Page  647: Reset value                                                                                                                                0       0              0   0              0    0      0      0      0           0    0        0      0      0       0            0
Page  647: Reset value    0      0      0      0      0      0      0     0               0   0               0    0     0     0     0           0    0       0              0   0              0    0      0      0      0           0    0        0      0      0       0            0
Page  647: Reset value    0      0      0      0      0      0      0     0               0   0               0    0     0     0     0           0    0       0              0   0              0    0      0      0      0           0    0        0      0      0       0            0
Page  647: Reset value    0      0      0      0      0      0      0     0               0   0               0    0     0     0     0           0    0       0              0   0              0    0      0      0      0           0    0        0      0      0       0            0
Page  647: Reset value                                                                                                                                                                                                    0                1        0      0      0       0            1
Page  648: Table 109. DMA register map and reset values (continued)
Page  648: Reset value                                             0               0   0               0         0     0     0           0    0       0              0   0              0    0      0      0      0           0    0        0      0      0       0            0
Page  648: Reset value                                                                                                                        0       0              0   0              0    0      0      0      0           0    0        0      0      0       0            0
Page  648: Reset value   0     0     0     0     0     0     0     0               0   0               0   0     0     0     0           0    0       0              0   0              0    0      0      0      0           0    0        0      0      0       0            0
Page  648: Reset value   0     0     0     0     0     0     0     0               0   0               0   0     0     0     0           0    0       0              0   0              0    0      0      0      0           0    0        0      0      0       0            0
Page  648: Reset value   0     0     0     0     0     0     0     0               0   0               0   0     0     0     0           0    0       0              0   0              0    0      0      0      0           0    0        0      0      0       0            0
Page  648: Reset value                                                                                                                                                                                            0                1        0      0      0       0            1
Page  648: Reset value                                             0               0   0               0         0     0     0           0    0       0              0   0              0    0      0      0      0           0    0        0      0      0       0            0
Page  648: Reset value                                                                                                                        0       0              0   0              0    0      0      0      0           0    0        0      0      0       0            0
Page  648: Reset value   0     0     0     0     0     0     0     0               0   0               0   0     0     0     0           0    0       0              0   0              0    0      0      0      0           0    0        0      0      0       0            0
Page  648: Reset value   0     0     0     0     0     0     0     0               0   0               0   0     0     0     0           0    0       0              0   0              0    0      0      0      0           0    0        0      0      0       0            0
Page  648: Reset value   0     0     0     0     0     0     0     0               0   0               0   0     0     0     0           0    0       0              0   0              0    0      0      0      0           0    0        0      0      0       0            0
Page  648: Reset value                                                                                                                                                                                            0                1        0      0      0       0            1
Page  653: Note:    If the channel x is disabled, the BDMA registers are not reset. The DMA channel registers
Page  658: Reset value: 0x0000 0000
Page  661: Reset value: 0x0000 0000
Page  662: Reset value: 0x0000 0000
Page  663: Bits 31:17 Reserved, must be kept at reset value.
Page  666: Reset value: 0x0000 0000
Page  666: Bits 31:16 Reserved, must be kept at reset value.
Page  666: Reset value: 0x0000 0000
Page  667: Reset value: 0x0000 0000
Page  668: Reset value: 0x0000 0000
Page  668: 15.6.8           BDMA register map and reset values
Page  668: Table 114 gives the BDMA register map and reset values.
Page  668: Table 114. BDMA register map and reset values
Page  668: Reset value        0     0        0        0       0        0        0        0       0        0        0        0       0        0        0           0    0        0         0            0    0                0    0               0    0        0        0        0          0     0        0        0
Page  668: Reset value        0     0        0        0       0        0        0        0       0        0        0        0       0        0        0           0    0        0         0            0    0                0    0               0    0        0        0        0          0     0        0        0
Page  668: Reset value                                                                                                                                            0    0        0         0            0    0                0    0               0    0        0        0        0          0     0        0        0
Page  668: Reset value                                                                                                                                                 0        0         0            0    0                0    0               0    0        0        0        0          0     0        0        0
Page  668: Reset value        0     0        0        0       0        0        0        0       0        0        0        0       0        0        0           0    0        0         0            0    0                0    0               0    0        0        0        0          0     0        0        0
Page  668: Reset value        0     0        0        0       0        0        0        0       0        0        0        0       0        0        0           0    0        0         0            0    0                0    0               0    0        0        0        0          0     0        0        0
Page  668: Reset value        0     0        0        0       0        0        0        0       0        0        0        0       0        0        0           0    0        0         0            0    0                0    0               0    0        0        0        0          0     0        0        0
Page  669: Table 114. BDMA register map and reset values (continued)
Page  669: Reset value                                                                                                              0     0      0        0         0   0            0   0            0    0      0      0     0      0      0      0     0
Page  669: Reset value                                                                                                                    0      0        0         0   0            0   0            0    0      0      0     0      0      0      0     0
Page  669: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0     0      0        0         0   0            0   0            0    0      0      0     0      0      0      0     0
Page  669: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0     0      0        0         0   0            0   0            0    0      0      0     0      0      0      0     0
Page  669: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0     0      0        0         0   0            0   0            0    0      0      0     0      0      0      0     0
Page  669: Reset value                                                                                                              0     0      0        0         0   0            0   0            0    0      0      0     0      0      0      0     0
Page  669: Reset value                                                                                                                    0      0        0         0   0            0   0            0    0      0      0     0      0      0      0     0
Page  669: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0     0      0        0         0   0            0   0            0    0      0      0     0      0      0      0     0
Page  669: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0     0      0        0         0   0            0   0            0    0      0      0     0      0      0      0     0
Page  669: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0     0      0        0         0   0            0   0            0    0      0      0     0      0      0      0     0
Page  669: Reset value                                                                                                              0     0      0        0         0   0            0   0            0    0      0      0     0      0      0      0     0
Page  669: Reset value                                                                                                                    0      0        0         0   0            0   0            0    0      0      0     0      0      0      0     0
Page  669: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0     0      0        0         0   0            0   0            0    0      0      0     0      0      0      0     0
Page  669: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0     0      0        0         0   0            0   0            0    0      0      0     0      0      0      0     0
Page  669: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0     0      0        0         0   0            0   0            0    0      0      0     0      0      0      0     0
Page  669: Reset value                                                                                                              0     0      0        0         0   0            0   0            0    0      0      0     0      0      0      0     0
Page  669: Reset value                                                                                                                    0      0        0         0   0            0   0            0    0      0      0     0      0      0      0     0
Page  669: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0     0      0        0         0   0            0   0            0    0      0      0     0      0      0      0     0
Page  669: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0     0      0        0         0   0            0   0            0    0      0      0     0      0      0      0     0
Page  669: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0     0      0        0         0   0            0   0            0    0      0      0     0      0      0      0     0
Page  670: Table 114. BDMA register map and reset values (continued)
Page  670: Reset value                                                                                                              0     0      0        0         0   0            0   0            0    0      0      0     0      0      0      0     0
Page  670: Reset value                                                                                                                    0      0        0         0   0            0   0            0    0      0      0     0      0      0      0     0
Page  670: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0     0      0        0         0   0            0   0            0    0      0      0     0      0      0      0     0
Page  670: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0     0      0        0         0   0            0   0            0    0      0      0     0      0      0      0     0
Page  670: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0     0      0        0         0   0            0   0            0    0      0      0     0      0      0      0     0
Page  670: Reset value                                                                                                              0     0      0        0         0   0            0   0            0    0      0      0     0      0      0      0     0
Page  670: Reset value                                                                                                                    0      0        0         0   0            0   0            0    0      0      0     0      0      0      0     0
Page  670: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0     0      0        0         0   0            0   0            0    0      0      0     0      0      0      0     0
Page  670: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0     0      0        0         0   0            0   0            0    0      0      0     0      0      0      0     0
Page  670: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0     0      0        0         0   0            0   0            0    0      0      0     0      0      0      0     0
Page  670: Reset value                                                                                                              0     0      0        0         0   0            0   0            0    0      0      0     0      0      0      0     0
Page  670: Reset value                                                                                                                    0      0        0         0   0            0   0            0    0      0      0     0      0      0      0     0
Page  670: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0     0      0        0         0   0            0   0            0    0      0      0     0      0      0      0     0
Page  670: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0     0      0        0         0   0            0   0            0    0      0      0     0      0      0      0     0
Page  670: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0     0      0        0         0   0            0   0            0    0      0      0     0      0      0      0     0
Page  680: The overrun flag SOFx is reset by setting the associated clear synchronization overrun flag
Page  681: The overrun flag OFx is reset by setting the associated clear overrun flag bit COFx in the
Page  682: Reset value: 0x0000 0000
Page  682: Bits 31:27 Reserved, must be kept at reset value.
Page  682: Bits 15:10 Reserved, must be kept at reset value.
Page  683: Bit 7 Reserved, must be kept at reset value.
Page  683: Reset value: 0x0000 0000
Page  683: Bits 31:29 Reserved, must be kept at reset value.
Page  683: Bits 15:10 Reserved, must be kept at reset value.
Page  683: Bits 7:5 Reserved, must be kept at reset value.
Page  684: Reset value: 0x0000 0000
Page  684: Bits 31:16 Reserved, must be kept at reset value.
Page  684: Reset value: 0x0000 0000
Page  684: Bits 31:8 Reserved, must be kept at reset value.
Page  685: Reset value: 0x0000 0000
Page  685: Bits 31:16 Reserved, must be kept at reset value.
Page  685: Reset value: 0x0000 0000
Page  685: Bits 31:8 Reserved, must be kept at reset value.
Page  686: Reset value: 0x0000 0000
Page  686: Bits 31:24 Reserved, must be kept at reset value.
Page  686: Bits 15:9 Reserved, must be kept at reset value.
Page  686: Bits 7:3 Reserved, must be kept at reset value.
Page  686: Reset value: 0x0000 0000
Page  687: Bits 31:24 Reserved, must be kept at reset value.
Page  687: Bits 15:9 Reserved, must be kept at reset value.
Page  687: Bits 7:5 Reserved, must be kept at reset value.
Page  688: Reset value: 0x0000 0000
Page  688: Bits 31:8 Reserved, must be kept at reset value.
Page  688: Reset value: 0x0000 0000
Page  688: Bits 31:8 Reserved, must be kept at reset value.
Page  689: Reset value: 0x0000 0000
Page  689: Bits 31:8 Reserved, must be kept at reset value.
Page  689: Reset value: 0x0000 0000
Page  689: Bits 31:8 Reserved, must be kept at reset value.
Page  690: The following table summarizes the DMAMUX registers and reset values. Refer to the
Page  690: Table 124. DMAMUX register map and reset values
Page  690: Reset value                                                0      0      0      0      0      0      0      0      0      0      0                                                0      0             0      0      0      0      0      0      0
Page  690: Reset value                                                0      0      0      0      0      0      0      0      0      0      0                                                0      0             0      0      0      0      0      0      0
Page  690: Reset value                                                0      0      0      0      0      0      0      0      0      0      0                                                0      0             0      0      0      0      0      0      0
Page  690: Reset value                                                0      0      0      0      0      0      0      0      0      0      0                                                0      0             0      0      0      0      0      0      0
Page  690: Reset value                                                0      0      0      0      0      0      0      0      0      0      0                                                0      0             0      0      0      0      0      0      0
Page  690: Reset value                                                0      0      0      0      0      0      0      0      0      0      0                                                0      0             0      0      0      0      0      0      0
Page  690: Reset value                                                0      0      0      0      0      0      0      0      0      0      0                                                0      0             0      0      0      0      0      0      0
Page  690: Reset value                                                0      0      0      0      0      0      0      0      0      0      0                                                0      0             0      0      0      0      0      0      0
Page  690: Reset value                                                0      0      0      0      0      0      0      0      0      0      0                                                0      0             0      0      0      0      0      0      0
Page  690: Reset value                                                0      0      0      0      0      0      0      0      0      0      0                                                0      0             0      0      0      0      0      0      0
Page  690: Reset value                                                0      0      0      0      0      0      0      0      0      0      0                                                0      0             0      0      0      0      0      0      0
Page  690: Reset value                                                0      0      0      0      0      0      0      0      0      0      0                                                0      0             0      0      0      0      0      0      0
Page  690: Reset value                                                0      0      0      0      0      0      0      0      0      0      0                                                0      0             0      0      0      0      0      0      0
Page  690: Reset value                                                0      0      0      0      0      0      0      0      0      0      0                                                0      0             0      0      0      0      0      0      0
Page  690: Reset value                                                0      0      0      0      0      0      0      0      0      0      0                                                0      0             0      0      0      0      0      0      0
Page  690: Reset value                                                0      0      0      0      0      0      0      0      0      0      0                                                0      0             0      0      0      0      0      0      0
Page  691: Reset value
Page  691: Reset value
Page  691: Reset value
Page  691: Reset value
Page  691: Reset value
Page  691: Reset value
Page  691: Reset value
Page  691: Reset value
Page  691: Reset value
Page  691: Reset value
Page  691: Table 124. DMAMUX register map and reset values (continued)
Page  707: DMA2D_CR register. Once the transfer is completed, the START bit is automatically reset
Page  707: DMA2D_CR register or can be restarted by resetting the SUSP bit of the DMA2D_CR
Page  709: Reset value: 0x0000 0000
Page  709: Bits 31:19 Reserved, must be kept at reset value.
Page  709: Bits 15:14 Reserved, must be kept at reset value.
Page  710: Bit 7 Reserved, must be kept at reset value.
Page  710: Bits 5:3 Reserved, must be kept at reset value.
Page  710: automatically reset by hardware when the START bit is reset.
Page  710: This bit can be used to suspend the current transfer. This bit is set and reset by
Page  710: software. It is automatically reset by hardware when the START bit is reset.
Page  710: various configuration registers. This bit is automatically reset by the following events:
Page  711: Reset value: 0x0000 0000
Page  711: Bits 31:6 Reserved, must be kept at reset value.
Page  712: Reset value: 0x0000 0000
Page  712: Bits 31:6 Reserved, must be kept at reset value.
Page  713: Reset value: 0x0000 0000
Page  713: Reset value: 0x0000 0000
Page  713: Bits 31:16 Reserved, must be kept at reset value.
Page  713: reset and in byte when the LOM bit is set.
Page  714: Reset value: 0x0000 0000
Page  714: Reset value: 0x0000 0000
Page  714: Bits 31:16 Reserved, must be kept at reset value.
Page  714: reset and in byte when the LOM bit is set.
Page  715: Reset value: 0x0000 0000
Page  715: Bits 23:22 Reserved, must be kept at reset value.
Page  716: Bits 7:6 Reserved, must be kept at reset value.
Page  716: This bit can be set to start the automatic loading of the CLUT. It is automatically reset:
Page  717: Reset value: 0x0000 0000
Page  717: Bits 31:24 Reserved, must be kept at reset value.
Page  718: Reset value: 0x0000 0000
Page  718: Bits 23:22 Reserved, must be kept at reset value.
Page  718: Bits 19:18 Reserved, must be kept at reset value.
Page  718: Bits 7:6 Reserved, must be kept at reset value.
Page  719: This bit is set to start the automatic loading of the CLUT. This bit is automatically reset:
Page  720: Reset value: 0x0000 0000
Page  720: Bits 31:24 Reserved, must be kept at reset value.
Page  720: Reset value: 0x0000 0000
Page  721: Reset value: 0x0000 0000
Page  721: Reset value: 0x0000 0000
Page  722: Bits 31:22 Reserved, must be kept at reset value.
Page  722: Bits 19:9 Reserved, must be kept at reset value.
Page  722: Bits 7:3 Reserved, must be kept at reset value.
Page  722: Reset value: 0x0000 0000
Page  724: Reset value: 0x0000 0000
Page  724: Reset value: 0x0000 0000
Page  724: Bits 31:16 Reserved, must be kept at reset value.
Page  724: The line offset used for the output expressed in pixel when the LOM bit is reset and in
Page  725: Reset value: 0x0000 0000
Page  725: Bits 31:30 Reserved, must be kept at reset value.
Page  725: Reset value: 0x0000 0000
Page  725: Bits 31:16 Reserved, must be kept at reset value.
Page  726: Reset value: 0x0000 0000
Page  726: Bits 31:16 Reserved, must be kept at reset value.
Page  726: Bits 7:1 Reserved, must be kept at reset value.
Page  727: Table 137. DMA2D register map and reset values
Page  727: Reset value                                                                                                    0       0           0                  0       0       0      0      0      0             0                                 0       0       0
Page  727: Reset value                                                                                                                                                                                                      0       0        0        0       0       0
Page  727: Reset value                                                                                                                                                                                                      0       0        0        0       0       0
Page  727: Reset value    0      0      0      0      0      0      0      0      0      0      0      0      0           0       0           0    0      0      0       0       0      0      0      0      0      0       0       0        0        0       0       0
Page  727: Reset value                                                                                                                             0      0      0       0       0      0      0      0      0      0       0       0        0        0       0       0
Page  727: Reset value    0      0      0      0      0      0      0      0      0      0      0      0      0           0       0           0    0      0      0       0       0      0      0      0      0      0       0       0        0        0       0       0
Page  727: Reset value                                                                                                                             0      0      0       0       0      0      0      0      0      0       0       0        0        0       0       0
Page  727: Reset value    0      0      0      0      0      0      0      0                    0      0      0           0       0           0    0      0      0       0       0      0      0      0                     0       0        0        0       0       0
Page  727: Reset value    0      0      0      0      0      0      0      0      0      0      0      0      0           0       0           0    0      0      0       0       0      0      0      0      0      0       0       0        0        0       0       0
Page  727: Reset value    0      0      0      0      0      0      0      0                    0      0                          0           0    0      0      0       0       0      0      0      0                     0       0        0        0       0       0
Page  727: Reset value    0      0      0      0      0      0      0      0      0      0      0      0      0           0       0           0    0      0      0       0       0      0      0      0      0      0       0       0        0        0       0       0
Page  727: Reset value    0      0      0      0      0      0      0      0      0      0      0      0      0           0       0           0    0      0      0       0       0      0      0      0      0      0       0       0        0        0       0       0
Page  727: Reset value    0      0      0      0      0      0      0      0      0      0      0      0      0           0       0           0    0      0      0       0       0      0      0      0      0      0       0       0        0        0       0       0
Page  727: Reset value                                                                          0      0                                                                                              0                                               0       0       0
Page  728: Table 137. DMA2D register map and reset values (continued)
Page  728: Reset value          0                0                0                0                0                0                0               0                0                0                0                0                0                0                0                 0           0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Page  728: Reset value          0                0                0                0                0                0                0               0                0                0                0                0                0                0                0                 0           0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Page  728: Reset value                                                                                                                                                                                                                                                                                     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Page  728: Reset value                                            0                0                0                0                0                0               0                0                0                0                0                0                0                 0           0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Page  728: Reset value                                                                                                                                                                                                                                                                                     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Page  728: Reset value                                                                                                                                                                                                                                                                                     0      0      0      0      0      0      0      0                                                       0
Page  728: 0x07FF      Reset value         X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X
Page  728: 0x0BFF      Reset value         X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X
Page  730: The exception vectors connected to the NVIC are the following: reset, NMI, HardFault,
Page  730: -                -3           -             Reset        Reset                              0x0000 0004
Page  742: reset by the clocked Delay and Rising edge detect pulse generator. This guarantees that the
Page  742: CPU clock is woken up before the Asynchronous edge detection circuit is reset.
Page  742: circuit is reset by the D3 domain clocked Delay and Rising edge detect pulse generator.
Page  742: detection circuit is reset.
Page  742: Table 140. Configurable Event input Asynchronous Edge detector reset
Page  742: Asynchronous Edge detector reset by
Page  746: allow the system to select the source to reset the D3 Pending request.
Page  752: Reset value: 0x0000 0000
Page  752: Bits 31:22 Reserved, must be kept at reset value.
Page  752: Reset value: 0x0000 0000
Page  752: Bits 31:22 Reserved, must be kept at reset value.
Page  753: Reset value: 0x0000 0000
Page  753: Bits 31:22 Reserved, must be kept at reset value.
Page  753: Reset value: 0x0000 0000
Page  753: Bits 31:26 Reserved, must be kept at reset value.
Page  753: Bits 24:22 Reserved, must be kept at reset value.
Page  754: Bits 18:16 Reserved, must be kept at reset value.
Page  754: Reset value: 0x0000 0000
Page  754: Reset value: 0x0000 0000
Page  755: Bits 31:20 Reserved, must be kept at reset value.
Page  755: Bits 17:12 Reserved, must be kept at reset value.
Page  755: Bits 5:0 Reserved, must be kept at reset value.
Page  755: Reset value: 0x0000 0000
Page  755: Bits 31:20 Reserved, must be kept at reset value.
Page  755: Bit 18 Reserved, must be kept at reset value.
Page  755: Bits 16:0 Reserved, must be kept at reset value.
Page  756: Reset value: 0x0000 0000
Page  756: Bits 31:20 Reserved, must be kept at reset value.
Page  756: Bit 18 Reserved, must be kept at reset value.
Page  756: Bits 16:0 Reserved, must be kept at reset value.
Page  756: Reset value: 0x0000 0000
Page  756: Bits 31:20 Reserved, must be kept at reset value.
Page  757: Bit 18 Reserved, must be kept at reset value.
Page  757: Bits 16:0 Reserved, must be kept at reset value.
Page  757: Reset value: 0x0000 0000
Page  757: Bits 31:22 Reserved, must be kept at reset value.
Page  757: Bits 15:10 Reserved, must be kept at reset value.
Page  757: Bits 8:4 Reserved, must be kept at reset value.
Page  757: Bits 1:0 Reserved, must be kept at reset value.
Page  758: Reset value: 0x0000 0000
Page  758: Bits 31:20 Reserved, must be kept at reset value.
Page  758: Bits 17:8 Reserved, must be kept at reset value.
Page  758: Bits 3:0 Reserved, must be kept at reset value.
Page  758: Reset value: 0x0000 0000
Page  758: Bits 31:12 Reserved, must be kept at reset value.
Page  759: Reset value: 0x0000 0000
Page  759: Bits 31:23 Reserved, must be kept at reset value.
Page  759: Bit 19 Reserved, must be kept at reset value.
Page  759: Bits 17:0 Reserved, must be kept at reset value.
Page  759: Reset value: 0x0000 0000
Page  759: Bits 31:23 Reserved, must be kept at reset value.
Page  760: Bit 19 Reserved, must be kept at reset value.
Page  760: Bits 17:0 Reserved, must be kept at reset value.
Page  760: Reset value: 0x0000 0000
Page  760: Bits 31:23 Reserved, must be kept at reset value.
Page  760: Bit 19 Reserved, must be kept at reset value.
Page  760: Bits 17:0 Reserved, must be kept at reset value.
Page  760: Reset value: 0x0000 0000
Page  761: Bits 31:25 Reserved, must be kept at reset value.
Page  761: Bits 23:0 Reserved, must be kept at reset value.
Page  761: Reset value: 0x0000 0000
Page  761: Bits 31:0 Reserved, must be kept at reset value.
Page  761: Reset value: 0x0000 0000
Page  761: Bits 31:18 Reserved, must be kept at reset value.
Page  761: Bits 15:0 Reserved, must be kept at reset value.
Page  762: Reset value: 0xFFC0 0000
Page  762: 1. The reset value for Direct Event inputs is set to ‘1’ in order to enable the interrupt by default.
Page  762: 2. The reset value for Configurable Event inputs is set to ‘0’ in order to disable the interrupt by default.
Page  762: Reset value: 0x0000 0000
Page  763: Reset value: undefined
Page  763: Bits 31:22 Reserved, must be kept at reset value.
Page  763: Reset value: 0xFFF5 FFFF
Page  764: Bit 13 Reserved, must be kept at reset value (1).
Page  764: 1. The reset value for Direct Event inputs is set to ‘1’ in order to enable the interrupt by default.
Page  764: 2. The reset value for Configurable Event inputs is set to ‘0’ in order to disable the interrupt by default.
Page  764: Reset value: 0x0000 0000
Page  764: Bit 13 Reserved, must be kept at reset value.
Page  764: Reset value: undefined
Page  765: Bits 31:20 Reserved, must be kept at reset value.
Page  765: Bit 18 Reserved, must be kept at reset value.
Page  765: Bits 16:0 Reserved, must be kept at reset value.
Page  765: Reset value: 0x018B FFFF
Page  765: Bits 31:25 Reserved, must be kept at reset value.
Page  765: Bit 19 Reserved, must be kept at reset value (1).
Page  765: Bit 17 Reserved, must be kept at reset value (1).
Page  765: 1. The reset value for Direct Event inputs is set to ‘1’ in order to enable the interrupt by default.
Page  765: 2. The reset value for Configurable Event inputs is set to ‘0’ in order to disable the interrupt by default.
Page  766: Reset value: 0x0000 0000
Page  766: Bits 31:25 Reserved, must be kept at reset value.
Page  766: Reset value: undefined
Page  766: Bits 31:23 Reserved, must be kept at reset value.
Page  766: Bit 19 Reserved, must be kept at reset value.
Page  766: Bits 17:0 Reserved, must be kept at reset value.
Page  767: Reset value
Page  767: Reset value
Page  767: Reset value
Page  767: Reset value
Page  767: Reset value
Page  767: Reset value
Page  767: Reset value
Page  767: Reset value
Page  767: Reset value
Page  767: Reset value
Page  767: Reset value
Page  767: Reset value
Page  767: Reset value
Page  767: The following table gives the EXTI register map and the reset values.
Page  767: Table 143. Asynchronous interrupt/event controller register map and reset values
Page  768: Reset value
Page  768: Reset value
Page  768: Reset value
Page  768: Reset value
Page  768: Reset value
Page  768: Reset value
Page  768: Reset value
Page  768: Reset value
Page  768: Reset value
Page  768: Reset value
Page  768: Reset value
Page  768: Reset value
Page  768: Reset value
Page  768: Table 143. Asynchronous interrupt/event controller register map and reset values (continued)
Page  769: Reset value
Page  769: Table 143. Asynchronous interrupt/event controller register map and reset values (continued)
Page  772: The CRC calculator can be initialized to a programmable value using the RESET control bit
Page  772: is not affected by the RESET bit in the CRC_CR register.
Page  772: application must either reset it or perform a CRC_DR read before changing the polynomial.
Page  773: Reset value: 0xFFFF FFFF
Page  773: Reset value: 0x0000 0000
Page  773: This register is not affected by CRC resets generated by the RESET bit in the CRC_CR register
Page  774: Reset value: 0x0000 0000
Page  774: Res.      Res.    Res.   Res.    Res.   Res.    Res.      Res.             REV_IN[1:0]   POLYSIZE[1:0]   Res.   Res.   RESET
Page  774: Bits 31:8 Reserved, must be kept at reset value.
Page  774: Bits 2:1 Reserved, must be kept at reset value.
Page  774: Bit 0 RESET: RESET bit
Page  774: This bit is set by software to reset the CRC calculation unit and set the data register to the value
Page  774: Reset value: 0xFFFF FFFF
Page  775: Reset value: 0x04C1 1DB7
Page  775: Table 145. CRC register map and reset values
Page  775: Reset value    1      1      1        1    1      1      1      1       1      1      1      1      1       1      1      1       1      1      1      1      1       1      1       1      1         1             1   1               1   1      1      1
Page  775: Reset value    0      0      0        0    0      0      0      0       0      0      0      0      0       0      0      0       0      0      0      0      0       0      0       0      0         0             0   0               0   0      0      0
Page  775: RESET
Page  775: Reset value                                                                                                                                                                                0         0             0   0               0                 0
Page  775: Reset value   1      1      1        1    1      1      1      1       1      1      1      1      1       1      1      1       1      1      1      1      1       1      1       1      1         1             1   1               1   1      1      1
Page  775: Reset value                                                                                                       0x04C11DB7
Page  777: set at boot time and do not change until the next reset or power-up. However, only a few bits
Page  777: 2.   Disable the FMC controller by resetting the FMCEN bit in the FMC_BCR1 register.
Page  779: •   Reading or writing to the NOR Flash bank while the FACCEN bit is reset in the
Page  779: Section 7: Reset and Clock Control (RCC) for fmc_ker_ck clock source selection).
Page  788: •      If the CCLKEN bit is reset, the FMC generates the clock (FMC_CLK) only during
Page  792: •      If the Extended mode is disabled (EXTMOD bit is reset in the FMC_BCRx register), the
Page  813: (default after reset).
Page  818: Reset value: Block 1: 0x0000 30DB
Page  818: Reset value: Block 2: 0x0000 30D2
Page  818: Reset value: Block 3: 0x0000 30D2
Page  818: Reset value: Block 4: 0x0000 30D2
Page  818: Bits 30:26 Reserved, must be kept at reset value.
Page  818: Bits 23:22 Reserved, must be kept at reset value.
Page  819: 0: Write FIFO enabled (Default after reset)
Page  819: FMC_BCRx register (default after reset).
Page  819: 000: No burst split when crossing page boundary (default after reset).
Page  819: after reset)
Page  820: 0: values inside FMC_BWTR register are not taken into account (default after reset)
Page  820: period to insert wait states if asserted) (default after reset)
Page  820: 1: Write operations are enabled for the bank by the FMC (default after reset).
Page  820: 0: NWAIT signal is active one data cycle before wait state (default after reset),
Page  820: Bit 10 Reserved, must be kept at reset value.
Page  820: 0: NWAIT active low (default after reset),
Page  820: 0: Burst mode disabled (default after reset). Read accesses are performed in Asynchronous
Page  820: Bit 7 Reserved, must be kept at reset value.
Page  820: 1: Corresponding NOR Flash memory access is enabled (default after reset)
Page  821: 01: 16 bits (default after reset)
Page  821: 00: SRAM (default after reset for Bank 2...4)
Page  821: 10: NOR Flash/OneNAND Flash (default after reset for Bank 1)
Page  821: 1: Address/Data multiplexed on databus (default after reset)
Page  821: This bit enables the memory bank. After reset Bank1 is enabled, all others are disabled.
Page  822: Reset value: 0x0FFF FFFF
Page  822: Bits 31:30 Reserved, must be kept at reset value.
Page  822: reset)
Page  822: 1111: FMC_CLK period = 16 × fmc_ker_ck periods (default value after reset)
Page  823: reset)
Page  823: reset)
Page  824: 1111: ADDHLD phase duration = 15 × fmc_ker_ck clock cycles (default value after reset)
Page  824: 1111: ADDSET phase duration = 15 × fmc_ker_ck clock cycles (default value after reset)
Page  825: Reset value: 0x0FFF FFFF
Page  825: Bits 31:30 Reserved, must be kept at reset value.
Page  825: Bits 27:20 Reserved, must be kept at reset value.
Page  825: 1111: BUSTURN phase duration = 15 fmc_ker_ck clock cycles added (default value after reset)
Page  826: 1111 1111: DATAST phase duration = 255 × fmc_ker_ck clock cycles (default value after reset)
Page  826: 1111: ADDHLD phase duration = 15 × fmc_ker_ck clock cycles (default value after reset)
Page  826: 1111: ADDSET phase duration = 15 × fmc_ker_ck clock cycles (default value after reset)
Page  832: Once read, they should be cleared by resetting the ECCEN bit to ‘0’. To compute a new data
Page  833: Reset value: 0x0000 0018
Page  833: Bits 31:20 Reserved, must be kept at reset value.
Page  834: Bits 8:7 Reserved, must be kept at reset value.
Page  834: 0: ECC logic is disabled and reset (default after reset),
Page  834: 01: 16 bits (default after reset).
Page  834: Bit 3 Reserved, must be kept at reset value.
Page  834: 0: Corresponding memory bank is disabled (default after reset)
Page  834: Bit 0 Reserved, must be kept at reset value.
Page  834: Reset value: 0x0000 0040
Page  835: Bits 31:7 Reserved, must be kept at reset value.
Page  835: The flag is set by hardware and reset by software.
Page  835: The flag is set by hardware and reset by software.
Page  835: The flag is set by hardware and reset by software.
Page  836: Reset value: 0xFCFC FCFC
Page  837: Reset value: 0xFCFC FCFC
Page  838: Reset value: 0x0000 0000
Page  840: At this stage the SDRAM device is ready to accept commands. If a system reset occurs
Page  840: Therefor the SDRAM device must be first reinitialized after reset before issuing any new
Page  844: If the RBURST is reset, the read FIFO is not used.
Page  850: Reset value: 0x0000 02D0
Page  850: Bits 31:15 Reserved, must be kept at reset value.
Page  851: Reset value: 0x0FFF FFFF
Page  852: Bits 31:28 Reserved, must be kept at reset value.
Page  852: If only one SDRAM device is used, the TWR timing must be kept at reset value (0xF) for the
Page  853: Reset value: 0x0000 0000
Page  853: Bits 31:23 Reserved, must be kept at reset value.
Page  854: Reset value: 0x0000 0000
Page  855: Bits 31: 15 Reserved, must be kept at reset value.
Page  856: Reset value: 0x0000 0000
Page  856: Bits 31:5 Reserved, must be kept at reset value.
Page  857: Reset value                                                                                                       0            0          0         0             0               0        1       1        0                0         0               1       0        1    0        0       1        0
Page  857: Reset value                                                                                                       0            0          0         0             0               0        1       1        0                0         0               1       0        1    0        0       1        0
Page  857: Reset value                                                                                                       0            0          0         0             0               0        1       1        0                0         0               1       0        1    0        0       1        0
Page  857: Reset value                   0      0      1      1      1            1    1      1       1       1             1             1          1         1             1               1        1       1        1       1        1         1       1       1       1        1    1        1       1        1
Page  857: Reset value                   0      0      1      1      1            1    1      1       1       1             1             1          1         1             1               1        1       1        1       1        1         1       1       1       1        1    1        1       1        1
Page  857: Reset value                   0      0      1      1      1            1    1      1       1       1             1             1          1         1             1               1        1       1        1       1        1         1       1       1       1        1    1        1       1        1
Page  857: Reset value                   0      0      1      1      1            1    1      1       1       1             1             1          1         1             1               1        1       1        1       1        1         1       1       1       1        1    1        1       1        1
Page  857: Reset value                   0      0                                                                           1             1          1         1             1               1        1       1        1       1        1         1       1       1       1        1    1        1       1        1
Page  857: Reset value                   0      0                                                                           1             1          1         1             1               1        1       1        1       1        1         1       1       1       1        1    1        1       1        1
Page  857: Reset value                   0      0                                                                           1             1          1         1             1               1        1       1        1       1        1         1       1       1       1        1    1        1       1        1
Page  857: Reset value                   0      0                                                                           1             1          1         1             1               1        1       1        1       1        1         1       1       1       1        1    1        1       1        1
Page  857: Reset value                                                                                                       0            0          0         0             0               0        0       0        0       0        0                         0       0        1    1        0       0
Page  857: Reset value                                                                                                                                                                                                                                            1       0        0    0        0       0        0
Page  858: Reset value    1      1      1      1      1      1      0      0      1      1      1      1      1      1      0       0      1      1      1       1       1      1      0      0      1      1      1      1               1    1             0    0
Page  858: Reset value    1      1      1      1      1      1      0      0      1      1      1      1      1      1      0       0      1      1      1       1       1      1      0      0      1      1      1      1               1    1             0    0
Page  858: Reset value    0      0      0      0      0      0      0      0      0      0      0      0      0      0      0       0      0      0      0       0       0      0      0      0      0      0      0      0               0    0             0    0
Page  858: Reset value                                                                                                                            0      0       0       1      1      0      1      0      0      1      0               0    0             0    0
Page  858: Reset value                                                                                                                            0      0       0       1      1      0      1      0      0      1      0               0    0             0    0
Page  858: Reset value                                1      1      1      1      1      1      1      1      1      1      1       1      1      1      1       1       1      1      1      1      1      1      1      1               1    1             1    1
Page  858: Reset value                                1      1      1      1      1      1      1      1      1      1      1       1      1      1      1       1       1      1      1      1      1      1      1      1               1    1             1    1
Page  858: Reset value                                                                          0      0      0      0      0       0      0      0      0       0       0      0      0      0      0      0      0      0               0    0             0    0
Page  858: Reset value                                                                                                                            0      0       0       0      0      0      0      0      0      0      0               0    0             0    0
Page  858: Reset value                                                                                                                                                                                                    0               0    0             0    0
Page  873: In indirect mode, the BUSY bit is reset once the QUADSPI has completed the requested
Page  873: abort is completed, the BUSY bit and the ABORT bit are automatically reset, and the FIFO
Page  876: Reset value: 0x0000 0000
Page  876: Bit 21 Reserved, must be kept at reset value.
Page  877: Bits 15:13 Reserved, must be kept at reset value.
Page  877: Bit 5 Reserved, must be kept at reset value.
Page  878: This bit aborts the on-going command sequence. It is automatically reset once the abort
Page  878: In polling mode or memory-mapped mode, this bit also reset the APM bit or the DM bit.
Page  879: Reset value: 0x0000 0000
Page  879: Bits 31:21 Reserved, must be kept at reset value.
Page  879: Bits 15:11 Reserved, must be kept at reset value.
Page  879: Bits 7:1 Reserved, must be kept at reset value.
Page  880: Reset value: 0x0000 0000
Page  880: Bits 31:14 Reserved, must be kept at reset value.
Page  880: Bits 7:6 Reserved, must be kept at reset value.
Page  881: Reset value: 0x0000 0000
Page  881: Bits 31:5 Reserved, must be kept at reset value.
Page  881: Bit 2 Reserved, must be kept at reset value.
Page  881: Reset value: 0x0000 0000
Page  882: Reset value: 0x0000 0000
Page  883: Bit 23 Reserved, must be kept at reset value.
Page  884: Reset value: 0x0000 0000
Page  885: Reset value: 0x0000 0000
Page  885: Reset value: 0x0000 0000
Page  886: Reset value: 0x0000 0000
Page  886: Reset value: 0x0000 0000
Page  887: Reset value: 0x0000 0000
Page  887: Bits 31:16 Reserved, must be kept at reset value.
Page  887: Reset value: 0x0000 0000
Page  887: Bits 31:16 Reserved, must be kept at reset value.
Page  888: Table 193. QUADSPI register map and reset values
Page  888: Reset value    0      0      0      0      0             0    0             0    0      0             0      0      0      0              0                                      0      0              0     0             0    0      0             0        0             0       0
Page  888: Reset value                                                                                           0      0      0      0              0                                                            0     0             0                                                        0
Page  888: Reset value                                                                                                                                                   0     0            0      0              0     0             0                  0      0        0      0      0       0
Page  888: Reset value                                                                                                                                                                                                                                          0        0             0       0
Page  888: Reset value    0      0      0      0      0             0    0             0    0      0      0      0      0      0      0              0    0              0     0            0      0              0     0             0    0      0      0      0        0      0      0       0
Page  888: Reset value    0      0      0      0      0             0    0             0           0      0      0      0      0      0              0    0              0     0            0      0              0     0             0    0      0      0      0        0      0      0       0
Page  888: Reset value    0      0      0      0      0             0    0             0    0      0      0      0      0      0      0              0    0              0     0            0      0              0     0             0    0      0      0      0        0      0      0       0
Page  888: Reset value    0      0      0      0      0             0    0             0    0      0      0      0      0      0      0              0    0              0     0            0      0              0     0             0    0      0      0      0        0      0      0       0
Page  888: Reset value    0      0      0      0      0             0    0             0    0      0      0      0      0      0      0              0    0              0     0            0      0              0     0             0    0      0      0      0        0      0      0       0
Page  888: Reset value    0      0      0      0      0             0    0             0    0      0      0      0      0      0      0              0    0              0     0            0      0              0     0             0    0      0      0      0        0      0      0       0
Page  888: Reset value    0      0      0      0      0             0    0             0    0      0      0      0      0      0      0              0    0              0     0            0      0              0     0             0    0      0      0      0        0      0      0       0
Page  888: Reset value                                                                                                                                    0              0     0            0      0              0     0             0    0      0      0      0        0      0      0       0
Page  888: Reset value                                                                                                                                    0              0     0            0      0              0     0             0    0      0      0      0        0      0      0       0
Page  892: Reset value: 0x0000 0000
Page  892: Bits 31:2 Reserved, must be kept at reset value.
Page  892: Reset value: 0x0000 0000
Page  892: Bits 30:28    Reserved, must be kept at reset value.
Page  893: Bit 15    Reserved, must be kept at reset value.
Page  893: Bits 7:4 Reserved, must be kept at reset value.
Page  893: Table 196. DLYB register map and reset values
Page  893: Reset value                                                                                                                                                                                                                     0 0
Page  893: Reset value    0                          0 0 0 0 0 0 0 0 0 0 0 0                                                                    0 0 0 0 0 0 0                                                                0 0 0 0
Page  899: To select this scheme, CKMODE[1:0] bits of the ADCx_CCR register must be reset.
Page  900: (Reset and
Page  904: to reduce the leakage currents (the reset state of bit DEEPPWD is 1 in the ADC_CR
Page  908: be reset by hardware when the ADC_CALFACT2 register can be read (software must poll
Page  910: The six LINCALRDYW1..6 control/status bits in ADC_CR are reset when the calibration has
Page  911: disabled (ADDIS will automatically be reset once ADEN=0).
Page  916: does not need to reset ADSTART again for the next hardware trigger event. This ensures
Page  917: Stopping conversions will reset the ongoing ADC operation. Then the ADC can be
Page  917: The scan sequence is also aborted and reset (meaning that relaunching the ADC would re-
Page  917: software must poll ADSTART (or JADSTART) until the bit is reset before assuming the ADC
Page  923: reset and the injected channel sequence switches are launched (all the injected
Page  923: bit is reset (single-shot mode), the JAUTO sequence will be stopped upon DMA Transfer
Page  924: Reset ADC
Page  925: sequence of conversions. JQDIS bit of ADC_CFGR register must be reset to enable this
Page  930: Set              Reset
Page  930: JADSTART                                              Reset
Page  931: Set             Reset
Page  931: JADSTART                                          Reset
Page  931: Set            Reset
Page  931: JADSTART                                             Reset
Page  932: Set               Reset
Page  932: Reset               Set
Page  932: Set                        Reset
Page  933: Set                Reset
Page  933: applicable when JQM bit is reset:
Page  933: 8.   Wait until JADSTART is reset
Page  937: y=1,2,3,4), the offset compensation is disabled when ADC_OFRy [25:0] bitfield is reset.
Page  941: unless the software decides to stop and reset the sequence by setting bit ADSTP=1.
Page  942: •    Scan sequence is stopped and reset.
Page  943: which in turns will reset the EOC flag once the transfer is effective.
Page  950: •     ADCx_AWDy_OUT is reset after the end of the next guarded conversion which is
Page  950: •     ADCx_AWDy_OUT is also reset when disabling the ADC (when setting ADDIS=1).
Page  950: Note:        AWDx flag is set by hardware and reset by software: AWDy flag has no influence on the
Page  953: must be kept reset.
Page  956: (resumed mode is forced). The JOVSE bit must be reset. The behavior is represented on
Page  977: Reset value: 0x0000 0000
Page  977: Bits 31:11 Reserved, must be kept at reset value.
Page  979: Reset value: 0x0000 0000
Page  979: Bits 31:11 Reserved, must be kept at reset value.
Page  981: Reset value: 0x2000 0000
Page  981: 1: ADC in deep-power-down (default reset state)
Page  982: linearity factor 6 into the LINCALFACT[29:0] of the ADC_CALFACT2 register. The bit will be reset by
Page  982: When the LINCALRDYW6 bit is reset, a new linearity factor 6 value can be written into the
Page  982: Bits 21:17 Reserved, must be kept at reset value.
Page  983: Bits 15:9 Reserved, must be kept at reset value.
Page  983: Bits 7:6 Reserved, must be kept at reset value.
Page  986: Reset value: 0x8000 0000
Page  986: A set or reset of JQDIS bit causes the injected queue to be flushed and the JSQR register is
Page  988: Bit 15 Reserved, must be kept at reset value.
Page  990: Reset value: 0x0000 0000
Page  990: Bits 27:26 Reserved, must be kept at reset value.
Page  990: Bit 15 Reserved, must be kept at reset value.
Page  992: Bits 4:2 Reserved, must be kept at reset value.
Page  992: Reset value: 0x0000 0000
Page  992: Bits 31:30 Reserved, must be kept at reset value.
Page  993: Reset value: 0x0000 0000
Page  993: Bits 31:30 Reserved, must be kept at reset value.
Page  994: Reset value: 0x0000 0000
Page  994: Bits 31:20 Reserved, must be kept at reset value.
Page  994: Reset value: 0x0000 0000
Page  994: Bits 31:26 Reserved, must be kept at reset value.
Page  995: Reset value: 0x03FF FFFF
Page  995: Bits 31:26 Reserved, must be kept at reset value.
Page  996: Reset value: 0x0000 0000
Page  996: Bits 31:29 Reserved, must be kept at reset value.
Page  996: Bit 23 Reserved, must be kept at reset value.
Page  996: Bit 17 Reserved, must be kept at reset value.
Page  996: Bit 11 Reserved, must be kept at reset value.
Page  996: Bits 5:4 Reserved, must be kept at reset value.
Page  997: Reset value: 0x0000 0000
Page  997: Bits 31:29 Reserved, must be kept at reset value.
Page  997: Bit 23 Reserved, must be kept at reset value.
Page  997: Bit 17 Reserved, must be kept at reset value.
Page  997: Bit 11 Reserved, must be kept at reset value.
Page  997: Bit 5 Reserved, must be kept at reset value.
Page  998: Reset value: 0x0000 0000
Page  998: Bits 31:29 Reserved, must be kept at reset value.
Page  998: Bit 23 Reserved, must be kept at reset value.
Page  998: Bit 17 Reserved, must be kept at reset value.
Page  998: Bit 11 Reserved, must be kept at reset value.
Page  998: Bit 5 Reserved, must be kept at reset value.
Page  999: Reset value: 0x0000 0000
Page  999: Bits 31:11 Reserved, must be kept at reset value.
Page  999: Bit 5 Reserved, must be kept at reset value.
Page 1000: Reset value: 0x0000 0000
Page 1001: Reset value: 0x0000 0000
Page 1001: Bit 26 Reserved, must be kept at reset value.
Page 1001: Bit 20 Reserved, must be kept at reset value.
Page 1001: Bit 14 Reserved, must be kept at reset value.
Page 1003: Reset value: 0x0000 0000
Page 1003: When OFFSETy[25:0] bitfield is reset, the offset compensation is disabled.
Page 1004: Reset value: 0x0000 0000
Page 1004: Reset value: 0x0000 0000
Page 1004: Bits 31:20 Reserved, must be kept at reset value.
Page 1005: Reset value: 0x0000 0000
Page 1005: Bits 31:20 Reserved, must be kept at reset value.
Page 1005: Reset value: 0x0000 0000
Page 1005: Bits 31:26 Reserved, must be kept at reset value.
Page 1006: Reset value: 0x03FF FFFF
Page 1006: Bits 31:26 Reserved, must be kept at reset value.
Page 1006: Reset value: 0x0000 0000
Page 1006: Bits 31:26 Reserved, must be kept at reset value.
Page 1007: Reset value: 0x03FF FFFF
Page 1007: Bits 31:26 Reserved, must be kept at reset value.
Page 1007: Reset value: 0x0000 0000
Page 1007: Bits 31:20 Reserved, must be kept at reset value.
Page 1008: Reset value: 0x0000 0000
Page 1008: Bits 31:27 Reserved, must be kept at reset value.
Page 1008: Bits 15:11 Reserved, must be kept at reset value.
Page 1008: Reset value: 0x0000 0000
Page 1009: Bits 31:30 Reserved, must be kept at reset value.
Page 1010: Reset value: 0x0000 0000
Page 1010: Bits 31:27 Reserved, must be kept at reset value.
Page 1011: Bits 15:11 Reserved, must be kept at reset value.
Page 1012: Reset value: 0x0000 0000
Page 1012: Bits 31:25 Reserved, must be kept at reset value.
Page 1013: Section Reset and Clock Control (RCC))
Page 1013: Bits 13:12 Reserved, must be kept at reset value.
Page 1014: Bits 7:5 Reserved, must be kept at reset value.
Page 1015: Reset value: 0x0000 0000
Page 1015: Reset value: 0x0000 0000
Page 1016: Table 213. ADC register map and reset values for each ADC (offset=0x000
Page 1016: Reset value                                                                                                                                                                                                                                        0    0        0        0        0        0        0         0          0        0          0
Page 1016: Reset value                                                                                                                                                                                                                                        0    0        0        0        0        0        0         0          0        0          0
Page 1016: Reset value    0         0         1          0           0             0             0             0             0             0                                                  0                                                                    0        0                          0        0         0          0        0          0
Page 1016: Reset value    1         0         0          0           0             0             0             0             0             0           0       0        0      0      0       0                0          0         0        0                0    0        0        0        0        0        0         0          0         0         0
Page 1016: Reset value                                                                           0             0             0             0           0       0        0      0      0       0                0          0         0        0                0    0        0        0        0        0                                      0          0
Page 1016: Reset value                        0          0           0             0             0             0             0             0           0       0        0      0      0       0         0      0          0         0        0                0    0        0        0        0        0        0         0          0         0         0
Page 1016: Reset value                                                             0             0             0             0             0           0       0        0      0      0       0         0      0          0         0        0                0    0        0        0        0        0        0         0          0        0          0
Page 1017: Table 213. ADC register map and reset values for each ADC (offset=0x000
Page 1017: Reset value                                                                                                    0          0        0         0          0        0          0                  0    0          0        0        0                0    0        0        0        0        0        0        0
Page 1017: Reset value                                                          0      0      0      0      0      0      0          0        0         0          0        0          0                  0    0          0        0        0                0    0        0        0        0        0        0        0
Page 1017: Reset value                                                          1      1      1      1      1      1      1          1        1         1          1        1          1                  1    1          1        1        1                1    1        1        1        1        1        1        1
Page 1017: Reset value                             0              0      0      0      0             0      0      0      0          0                  0          0        0          0                  0               0        0        0                0    0                          0        0        0        0
Page 1017: Reset value                             0              0      0      0      0             0      0      0      0          0                  0          0        0          0                  0               0        0        0                0    0                 0        0        0        0        0
Page 1017: Reset value                             0              0      0      0      0             0      0      0      0          0                  0          0        0          0                  0               0        0        0                0    0                 0        0        0        0        0
Page 1017: Reset value                                                                                                                                                                                                    0        0        0                0    0                 0        0        0        0        0
Page 1017: Reset value    0       0      0         0              0      0      0      0      0      0      0      0      0          0        0         0          0        0          0                  0    0          0        0        0                0    0        0        0        0        0        0        0
Page 1017: Reset value    0       0      0         0              0             0      0      0      0      0             0          0        0         0          0                   0                  0    0          0        0        0                0    0        0        0        0        0        0        0
Page 1017: Reset value    0       0      0         0              0      0      0      0      0      0      0      0      0          0        0         0          0        0          0                  0    0          0        0        0                0    0        0        0        0        0        0        0
Page 1017: Reset value    0       0      0         0              0      0      0      0      0      0      0      0      0          0        0         0          0        0          0                  0    0          0        0        0                0    0        0        0        0        0        0        0
Page 1017: Reset value    0       0      0         0              0      0      0      0      0      0      0      0      0          0        0         0          0        0          0                  0    0          0        0        0                0    0        0        0        0        0        0        0
Page 1018: Table 213. ADC register map and reset values for each ADC (offset=0x000
Page 1018: Reset value    0       0      0         0              0      0      0      0      0      0      0      0      0      0      0      0      0      0      0                 0    0      0      0      0      0      0      0      0      0      0      0      0
Page 1018: Reset value    0       0      0         0              0      0      0      0      0      0      0      0      0      0      0      0      0      0      0                 0    0      0      0      0      0      0      0      0      0      0      0      0
Page 1018: Reset value    0       0      0         0              0      0      0      0      0      0      0      0      0      0      0      0      0      0      0                 0    0      0      0      0      0      0      0      0      0      0      0      0
Page 1018: Reset value    0       0      0         0              0      0      0      0      0      0      0      0      0      0      0      0      0      0      0                 0    0      0      0      0      0      0      0      0      0      0      0      0
Page 1018: Reset value    0       0      0         0              0      0      0      0      0      0      0      0      0      0      0      0      0      0      0                 0    0      0      0      0      0      0      0      0      0      0      0      0
Page 1018: Reset value                                                                                                    0      0      0      0      0      0      0                 0    0      0      0      0      0      0      0      0      0      0      0      0
Page 1018: Reset value                                                                                                    0      0      0      0      0      0      0                 0    0      0      0      0      0      0      0      0      0      0      0      0
Page 1018: Reset value                                                          0      0      0      0      0      0      0      0      0      0      0      0      0                 0    0      0      0      0      0      0      0      0      0      0      0      0
Page 1018: Reset value                                                          1      1      1      1      1      1      1      1      1      1      1      1      1                 1    1      1      1      1      1      1      1      1      1      1      1      1
Page 1018: Reset value                                                          0      0      0      0      0      0      0      0      0      0      0      0      0                 0    0      0      0      0      0      0      0      0      0      0      0      0
Page 1018: Reset value                                                          1      1      1      1      1      1      1      1      1      1      1      1      1                 1    1      1      1      1      1      1      1      1      1      1      1      1
Page 1018: Reset value                                                                                                    0      0      0      0      0      0      0                 0    0      0      0      0      0      0      0      0      0      0      0      0
Page 1018: Reset value                                                   0      0      0      0      0      0      0      0      0      0      0                                                  0      0      0      0      0      0      0      0      0      0      0
Page 1018: Reset value                   0         0              0      0      0      0      0      0      0      0      0      0      0      0      0      0      0                 0    0      0      0      0      0      0      0      0      0      0      0      0
Page 1019: Table 214. ADC register map and reset values (master and slave ADC
Page 1019: Reset value                                        0           0          0          0          0          0          0        0          0         0                 0                                                  0           0          0          0          0          0          0        0          0         0           0
Page 1019: Reset value                                                               0          0          0          0          0        0          0         0                 0      0              0    0               0       0           0          0                                           0        0          0         0           0
Page 1019: Reset value    0      0      0      0      0       0           0          0          0          0          0          0        0          0         0                 0      0              0    0        0      0       0           0          0          0          0          0          0        0          0         0           0
Page 1019: Reset value    0      0      0      0      0       0           0          0          0          0          0          0        0          0         0                 0      0              0    0        0      0       0           0          0          0          0          0          0        0          0         0           0
Page 1024: enabled even if the ENx bit is reset.
Page 1025: DAC_CR register is reset). However, when a hardware trigger is selected (TENx bit in
Page 1026: SWTRIG is reset by hardware once the DAC_DORx register has been loaded with the
Page 1028: It is possible to reset LFSR wave generation by resetting the WAVEx[1:0] bits.
Page 1029: It is possible to reset triangle wave generation by resetting the WAVEx[1:0] bits.
Page 1029: after reset) and can be adjusted by software during application operation.
Page 1033: interface is reset.
Page 1040: Reset value: 0x0000 0000
Page 1040: Bit 31 Reserved, must be kept at reset value.
Page 1041: These bits are set/reset by software.
Page 1041: Bit 15 Reserved, must be kept at reset value.
Page 1043: Reset value: 0x0000 0000
Page 1043: Bits 31:2 Reserved, must be kept at reset value.
Page 1044: Reset value: 0x0000 0000
Page 1044: Bits 31:12 Reserved, must be kept at reset value.
Page 1044: Reset value: 0x0000 0000
Page 1044: Bits 31:16 Reserved, must be kept at reset value.
Page 1044: Bits 3:0 Reserved, must be kept at reset value.
Page 1045: Reset value: 0x0000 0000
Page 1045: Bits 31:8 Reserved, must be kept at reset value.
Page 1045: Reset value: 0x0000 0000
Page 1045: Bits 31:12 Reserved, must be kept at reset value.
Page 1046: Reset value: 0x0000 0000
Page 1046: Bits 31:16 Reserved, must be kept at reset value.
Page 1046: Bits 3:0 Reserved, must be kept at reset value.
Page 1046: Reset value: 0x0000 0000
Page 1046: Bits 31:8 Reserved, must be kept at reset value.
Page 1047: Reset value: 0x0000 0000
Page 1047: Bits 31:28 Reserved, must be kept at reset value.
Page 1047: Bits 15:12 Reserved, must be kept at reset value.
Page 1047: Reset value: 0x0000 0000
Page 1047: Bits 19:16 Reserved, must be kept at reset value.
Page 1047: Bits 3:0 Reserved, must be kept at reset value.
Page 1048: Reset value: 0x0000 0000
Page 1048: Bits 31:16 Reserved, must be kept at reset value.
Page 1048: Reset value: 0x0000 0000
Page 1048: Bits 31:12 Reserved, must be kept at reset value.
Page 1049: Reset value: 0x0000 0000
Page 1049: Bits 31:12 Reserved, must be kept at reset value.
Page 1049: Reset value: 0x0000 0000
Page 1050: Bit 28 Reserved, must be kept at reset value.
Page 1050: Bit 27 Reserved, must be kept at reset value.
Page 1050: Bits 26:16 Reserved, must be kept at reset value.
Page 1050: Bit 12 Reserved, must be kept at reset value.
Page 1050: Bit 11 Reserved, must be kept at reset value.
Page 1050: Bits 10:0 Reserved, must be kept at reset value.
Page 1051: Reset value: 0x00XX 00XX
Page 1051: Bits 31:21 Reserved, must be kept at reset value.
Page 1051: Bits 15:5 Reserved, must be kept at reset value.
Page 1051: Reset value: 0x0000 0000
Page 1051: Bits 31:26 Reserved, must be kept at reset value.
Page 1051: Bit 25 Reserved, must be kept at reset value.
Page 1051: Bit 24 Reserved, must be kept at reset value.
Page 1051: Bits 23:19 Reserved, must be kept at reset value.
Page 1052: Bits 15:14 Reserved, must be kept at reset value.
Page 1052: Bits 13:10 Reserved, must be kept at reset value.
Page 1052: Bit 9 Reserved, must be kept at reset value.
Page 1052: Bit 8 Reserved, must be kept at reset value.
Page 1052: Bits 7:3 Reserved, must be kept at reset value.
Page 1053: Reset value: 0x0000 0000
Page 1053: Bits 31:10 Reserved, must be kept at reset value.
Page 1053: Reset value: 0x0000 0000
Page 1053: Bits 31:10 Reserved, must be kept at reset value.
Page 1054: Reset value: 0x0001 0001
Page 1054: Bits 31:26 Reserved, must be kept at reset value.
Page 1054: Bits 15:10 Reserved, must be kept at reset value.
Page 1054: Reset value: 0x0001 0001
Page 1055: Bits 31:24 Reserved, must be kept at reset value.
Page 1055: Bits 15:8 Reserved, must be kept at reset value.
Page 1056: Reset value
Page 1056: Reset value
Page 1056: Reset value
Page 1056: Reset value
Page 1056: Reset value
Page 1056: Reset value
Page 1056: Reset value
Page 1056: Reset value
Page 1056: Reset value
Page 1056: Reset value
Page 1056: Reset value
Page 1056: Reset value
Page 1056: Reset value
Page 1056: Reset value
Page 1056: Table 223. DAC register map and reset values
Page 1057: Table 223. DAC register map and reset values (continued)
Page 1057: Reset value                                                                                 X       X      X      X      X                                                                                    X      X     X   X   X
Page 1057: Reset value                                                                                                0      0      0                                                                                                 0   0   0
Page 1057: Reset value                                                                                                                                                               0      0      0      0       0      0      0     0   0   0
Page 1057: Reset value                                                                                                                                                               0      0      0      0       0      0      0     0   0   0
Page 1057: Reset value                                              0      0      0      0      0      0       0      0      0      1                                                0      0      0      0       0      0      0     0   0   1
Page 1057: Reset value                                                            0      0      0      0       0      0      0      1                                                              0      0       0      0      0     0   0   1
Page 1059: Reset value: 0x0000 0002
Page 1059: Bits 31:7 Reserved, must be kept at reset value.
Page 1059: Bit 2 Reserved, must be kept at reset value.
Page 1060: Reset value: 0x0000 00XX
Page 1060: Bits 31:6 Reserved, must be kept at reset value.
Page 1060: These bits are automatically initialized after reset with the trimming value stored in the Flash
Page 1060: The following table gives the VREFBUF register map and the reset values.
Page 1060: Table 225. VREFBUF register map and reset values
Page 1060: Reset value                                                                                                                                                                                     0       0        0       0          1      0
Page 1060: Reset value                                                                                                                                                                                             x        x       x    x      x     x
Page 1064: 27.3.3      COMP reset and clocks
Page 1064: The write protection can only be removed through the MCU reset.
Page 1070: System reset value: 0x0000 0000
Page 1070: Bits 31:18 Reserved, must be kept at reset value.
Page 1070: Bits 15:2 Reserved, must be kept at reset value.
Page 1070: System reset value: 0x0000 0004
Page 1071: Bits 31:18 Reserved, must be kept at reset value.
Page 1071: Bits 15:0 Reserved, must be kept at reset value.
Page 1071: System reset value: 0x0000 0000
Page 1071: Bits 31:16 Reserved, must be kept at reset value.
Page 1072: System reset value: 0x0000 0000
Page 1072: This bit is set by software and cleared by a hardware system reset. It locks the whole content
Page 1072: Bits 30:28 Reserved, must be kept at reset value.
Page 1072: Bits 23:21 Reserved, must be kept at reset value.
Page 1072: Bit 19 Reserved, must be kept at reset value.
Page 1073: Bits 15:14 Reserved, must be kept at reset value.
Page 1073: Bits 11:10 Reserved, must be kept at reset value.
Page 1073: Bit 7 Reserved, must be kept at reset value.
Page 1073: Bits 5:4 Reserved, must be kept at reset value.
Page 1074: If SCALEN is set and BRGEN is reset, all four scaler outputs provide the same level
Page 1074: System reset value: 0x0000 0000
Page 1075: This bit is set by software and cleared by a hardware system reset. It locks the whole content
Page 1075: Bits 30:28 Reserved, must be kept at reset value.
Page 1075: Bits 23:21 Reserved, must be kept at reset value.
Page 1075: Bit 19 Reserved, must be kept at reset value.
Page 1075: Bits 15:14 Reserved, must be kept at reset value.
Page 1075: Bits 11:10 Reserved, must be kept at reset value.
Page 1076: Bit 7 Reserved, must be kept at reset value.
Page 1076: Bit 5 Reserved, must be kept at reset value.
Page 1076: If SCALEN is set and BRGEN is reset, all four scaler outputs provide the same level
Page 1077: Reset value
Page 1077: Reset value
Page 1077: Reset value
Page 1077: Reset value
Page 1077: Reset value
Page 1077: Reset value
Page 1077: Table 233. COMP register map and reset values
Page 1078: 28.3.1      OPAMP reset and clocks
Page 1086: amplifiers. At startup, the trimming values are initialized with the preset ‘factory’ trimming
Page 1086: USERTRIM bit in the OPAMPx_CSR register. This bit is reset at startup and so the ‘factory’
Page 1086: •    Resetting CALSEL to 11 initializes the offset calibration for the N differential pair (high
Page 1086: from 1 to 0 in the OPAMP register. If the CALOUT bit is reset, the offset is calibrated
Page 1088: Reset value: 0x0000 0000
Page 1088: Bit 31 Reserved, must be kept at reset value.
Page 1088: Bits 28:19 Reserved, must be kept at reset value.
Page 1089: Bits 10:9 Reserved, must be kept at reset value.
Page 1089: Bit 7 Reserved, must be kept at reset value.
Page 1090: Bit 4 Reserved, must be kept at reset value.
Page 1090: Reset value: 0x0000 XXXX (factory trimmed values)
Page 1090: Bits 31:13 Reserved, must be kept at reset value.
Page 1090: Bits 7:5 Reserved, must be kept at reset value.
Page 1091: Reset value: 0x0000 XXXX (factory trimmed values)
Page 1091: Bits 31:13 Reserved, must be kept at reset value.
Page 1091: Bits 7:5 Reserved, must be kept at reset value.
Page 1091: Reset value: 0x0000 0000
Page 1091: Bits 31:0 Reserved, must be kept at reset value.
Page 1091: Reset value: 0x0000 0000
Page 1092: Bit 31 Reserved, must be kept at reset value.
Page 1092: Bits 28:19 Reserved, must be kept at reset value.
Page 1092: Bits 10:9 Reserved, must be kept at reset value.
Page 1093: Bit 7 Reserved, must be kept at reset value.
Page 1093: Bit 4 Reserved, must be kept at reset value.
Page 1093: Reset value: 0x0000 XXXX (factory trimmed values)
Page 1093: Bits 31:13 Reserved, must be kept at reset value.
Page 1093: Bits 7:5 Reserved, must be kept at reset value.
Page 1094: Reset value: 0x0000 XXXX (factory trimmed values)
Page 1094: Bits 31:13 Reserved, must be kept at reset value.
Page 1094: Bits 7:5 Reserved, must be kept at reset value.
Page 1095: Reset value
Page 1095: Reset value
Page 1095: Reset value
Page 1095: Reset value
Page 1095: Reset value
Page 1095: Reset value
Page 1095: Reset value
Page 1095: Table 237. OPAMP register map and reset values
Page 1101: 29.4.3   DFSDM reset and clocks
Page 1101: DFSDM_FLTxAWSR and DFSDM_FLTxISR (which are reset).
Page 1113: selection is moved to the next channel. Writing to JCHG[7:0] if JSCAN=0 resets the channel
Page 1125: Reset value: 0x0000 0000
Page 1125: –all registers DFSDM_FLTxISR are set to reset state (x = 0..3)
Page 1125: –all registers DFSDM_FLTxAWSR are set to reset state (x = 0..3)
Page 1125: Bits 29:24 Reserved, must be kept at reset value.
Page 1126: Bits 11:9 Reserved, must be kept at reset value.
Page 1127: Bit 4 Reserved, must be kept at reset value.
Page 1127: Reset value: 0x0000 0000
Page 1128: Bits 2:0 Reserved, must be kept at reset value.
Page 1128: Reset value: 0x0000 0000
Page 1128: Bits 31:24 Reserved, must be kept at reset value.
Page 1128: Bit 21 Reserved, must be kept at reset value.
Page 1129: Bits 11:8 Reserved, must be kept at reset value.
Page 1129: Reset value: 0x0000 0000
Page 1129: Bits 31:16 Reserved, must be kept at reset value.
Page 1129: Reset value: 0x0000 0000
Page 1130: Reset value: 0x0000 0000
Page 1131: Bit 31 Reserved, must be kept at reset value.
Page 1131: Bits 28:27 Reserved, must be kept at reset value.
Page 1131: Bits 23:22 Reserved, must be kept at reset value.
Page 1131: Bit 20 Reserved, must be kept at reset value.
Page 1132: Bits 16:15 Reserved, must be kept at reset value.
Page 1132: Bits 7:6 Reserved, must be kept at reset value.
Page 1132: Writing JCHG if JSCAN=0 resets the channel selection to the lowest selected channel.
Page 1133: Bit 2 Reserved, must be kept at reset value.
Page 1133: –register DFSDM_FLTxISR is set to the reset state
Page 1133: –register DFSDM_FLTxAWSR is set to the reset state
Page 1133: Reset value: 0x0000 0000
Page 1133: Bits 31:24 Reserved, must be kept at reset value.
Page 1133: Bit 7 Reserved, must be kept at reset value.
Page 1134: Reset value: 0x00FF 0000
Page 1135: Bit 15 Reserved, must be kept at reset value.
Page 1135: Bits 12:5 Reserved, must be kept at reset value.
Page 1136: All the bits of DFSDM_FLTxISR are automatically reset when DFEN=0.
Page 1136: Reset value: 0x0000 0000
Page 1136: Bits 15:4 Reserved, must be kept at reset value.
Page 1137: Bits 1:0 Reserved, must be kept at reset value.
Page 1137: Reset value: 0x0000 0001
Page 1137: Bits 31:8 Reserved, must be kept at reset value.
Page 1137: selection is moved to the next channel. Writing JCHG, if JSCAN=0, resets the channel selection to
Page 1137: Reset value: 0x0000 0000
Page 1138: Bits 28:26 Reserved, must be kept at reset value.
Page 1138: Bits 15:8 Reserved, must be kept at reset value.
Page 1138: Reset value: 0x0000 0000
Page 1139: Bits 7:3 Reserved, must be kept at reset value.
Page 1139: Reset value: 0x0000 0000
Page 1139: Bits 7:5 Reserved, must be kept at reset value.
Page 1139: Bit 3 Reserved, must be kept at reset value.
Page 1140: Reset value: 0x0000 0000
Page 1140: Bits 7:4 Reserved, must be kept at reset value.
Page 1140: Reset value: 0x0000 0000
Page 1141: Bits 7:4 Reserved, must be kept at reset value.
Page 1141: Reset value: 0x0000 0000
Page 1141: Bits 31:16 Reserved, must be kept at reset value.
Page 1141: Note:            All the bits of DFSDM_FLTxAWSR are automatically reset when DFEN=0.
Page 1142: Reset value: 0x0000 0000
Page 1142: Bits 31:16 Reserved, must be kept at reset value.
Page 1142: Reset value: 0x8000 0000
Page 1142: EXMAX[23:0] bits are reset to value (0x800000) by reading of this register.
Page 1142: Bits 7:3 Reserved, must be kept at reset value.
Page 1143: Reset value: 0x7FFF FF00
Page 1143: EXMIN[23:0] bits are reset to value (0x7FFFFF) by reading of this register.
Page 1143: Bits 7:3 Reserved, must be kept at reset value.
Page 1143: Reset value: 0x0000 0000
Page 1144: Bits 3:0 Reserved, must be kept at reset value.
Page 1144: Table 246. DFSDM register map and reset values
Page 1144: reset value     0         0                                                   0      0      0      0         0    0      0      0      0               0    0              0                          0        0      0        0              0      0      0            0
Page 1144: reset value                                                                                              0                                                                                                                     0
Page 1144: reset value                                                                   0      0             0         0    0      0      0      0               0    0              0                                   0      0        0       0      0      0      0            0
Page 1144: reset value                                                                                                                            0               0    0              0    0      0      0       0        0      0        0       0      0      0      0            0
Page 1144: reset value     0         0         0      0      0      0      0      0      0      0      0      0         0    0      0      0      0               0    0              0    0      0      0       0        0      0        0       0      0      0      0            0
Page 1144: reset value                                                                                                                            0               0    0              0                          0        0      0        0              0      0      0            0
Page 1145: Table 246. DFSDM register map and reset values (continued)
Page 1145: reset value    0      0      0      0      0      0      0      0      0              0     0      0      0      0      0      0      0               0    0              0    0      0      0       0        0      0        0       0      0
Page 1145: reset value                                                            0              0            0      0      0      0      0      0               0    0              0                                   0      0        0       0      0                0    0            0
Page 1145: reset value                                                                                                                    0      0               0    0              0    0      0      0       0        0      0        0       0      0                0    0            0
Page 1145: reset value    0      0      0      0      0      0      0      0      0              0     0      0      0      0      0      0      0               0    0              0    0      0      0       0        0      0        0       0      0                0    0            0
Page 1145: reset value                                                                                                                           0               0    0              0                          0        0      0        0              0                0    0            0
Page 1145: reset value    0      0      0      0      0      0      0      0      0              0     0      0      0      0      0      0      0               0    0              0    0      0      0       0        0      0        0       0      0
Page 1145: reset value                                                            0              0            0      0      0      0      0      0               0    0              0                                   0      0        0       0      0                0    0            0
Page 1145: reset value                                                                                                                           0               0    0              0    0      0      0       0        0      0        0       0      0                0    0            0
Page 1145: reset value    0      0      0      0      0      0      0      0      0              0     0      0      0      0      0      0      0               0    0              0    0      0      0       0        0      0        0       0      0                0    0            0
Page 1145: reset value                                                                                                                           0               0    0              0                          0        0      0        0              0                0    0            0
Page 1145: reset value    0      0      0      0      0      0      0      0      0              0     0      0      0      0      0      0      0               0    0              0    0      0      0       0        0      0        0       0      0
Page 1146: Table 246. DFSDM register map and reset values (continued)
Page 1146: reset value                                                            0              0            0      0      0      0      0      0               0    0              0                                   0      0        0       0      0                0    0            0
Page 1146: reset value                                                                                                                           0               0    0              0    0      0      0       0        0      0        0       0      0                0    0            0
Page 1146: reset value    0      0      0      0      0      0      0      0      0              0     0      0      0      0      0      0      0               0    0              0    0      0      0       0        0      0        0       0      0                0    0            0
Page 1146: reset value                                                                                                                           0               0    0              0                          0        0      0        0              0                0    0            0
Page 1146: reset value    0      0      0      0      0      0      0      0      0              0     0      0      0      0      0      0      0               0    0              0    0      0      0       0        0      0        0       0      0
Page 1146: reset value                                                            0              0            0      0      0      0      0      0               0    0              0                                   0      0        0       0      0                0    0            0
Page 1146: reset value                                                                                                                           0               0    0              0    0      0      0       0        0      0        0       0      0                0    0            0
Page 1146: reset value    0      0      0      0      0      0      0      0      0              0     0      0      0      0      0      0      0               0    0              0    0      0      0       0        0      0        0       0      0                0    0            0
Page 1146: reset value                                                                                                                           0               0    0              0                          0        0      0        0              0                0    0            0
Page 1146: reset value    0      0      0      0      0      0      0      0      0              0     0      0      0      0      0      0      0               0    0              0    0      0      0       0        0      0        0       0      0
Page 1146: reset value                                                            0              0            0      0      0      0      0      0               0    0              0                                   0      0        0       0      0                0    0            0
Page 1147: Table 246. DFSDM register map and reset values (continued)
Page 1147: reset value                                                                                                                           0               0    0              0    0      0      0       0        0      0        0       0      0                0    0            0
Page 1147: reset value    0      0      0      0      0      0      0      0      0              0     0      0      0      0      0      0      0               0    0              0    0      0      0       0        0      0        0       0      0                0    0            0
Page 1147: reset value                                                                                                                           0               0    0              0                          0        0      0        0              0                0    0            0
Page 1147: reset value    0      0      0      0      0      0      0      0      0              0     0      0      0      0      0      0      0               0    0              0    0      0      0       0        0      0        0       0      0
Page 1147: reset value                                                            0              0            0      0      0      0      0      0               0    0              0                                   0      0        0       0      0                0    0            0
Page 1147: reset value                                                                                                                           0               0    0              0    0      0      0       0        0      0        0       0      0                0    0            0
Page 1147: reset value    0      0      0      0      0      0      0      0      0              0     0      0      0      0      0      0      0               0    0              0    0      0      0       0        0      0        0       0      0                0    0            0
Page 1147: reset value                                                                                                                           0               0    0              0                          0        0      0        0              0                0    0            0
Page 1147: reset value    0      0      0      0      0      0      0      0      0              0     0      0      0      0      0      0      0               0    0              0    0      0      0       0        0      0        0       0      0
Page 1147: reset value                                                            0              0            0      0      0      0      0      0               0    0              0                                   0      0        0       0      0                0    0            0
Page 1147: reset value                                                                                                                           0               0    0              0    0      0      0       0        0      0        0       0      0                0    0            0
Page 1147: reset value    0      0      0      0      0      0      0      0      0              0     0      0      0      0      0      0      0               0    0              0    0      0      0       0        0      0        0       0      0                0    0            0
Page 1148: Table 246. DFSDM register map and reset values (continued)
Page 1148: reset value             0         0                    0      0      0                    0               0       0          0                           0              0    0      0      0      0      0                      0        0        0                          0           0
Page 1148: reset value                                                                 0      0      0        0      0       0          0             0      0      0              0    0      0      0      0      0             0        0        0        0           0              0           0
Page 1148: reset value    0        0         0      0      0      0      0      0      1      1      1        1      1       1          1             1             0              0                                                                0        0           0              0           0
Page 1148: reset value    0        0         0      0      0      0      0      0      0      0      0        0      0       0          0             0                                                                                                      0           0
Page 1148: reset value                                                                                                                                                                                                     0      0        0        0        0           0              0           1
Page 1148: reset value    0        0         0                           0      0      0      0      0        0      0       0          0             0                                                                    0      0        0        0        0           0              0           0
Page 1148: reset value    0        0         0      0      0      0      0      0      0      0      0        0      0       0          0             0      0      0              0    0      0      0      0      0                                                    0              0           0
Page 1148: reset value    0        0         0      0      0      0      0      0      0      0      0        0      0       0          0             0      0      0              0    0      0      0      0      0                               0                    0              0           0
Page 1148: reset value    0        0         0      0      0      0      0      0      0      0      0        0      0       0          0             0      0      0              0    0      0      0      0      0                                        0           0              0           0
Page 1148: reset value    0        0         0      0      0      0      0      0      0      0      0        0      0       0          0             0      0      0              0    0      0      0      0      0                                        0           0              0           0
Page 1148: reset value                                                                                                                                       0      0              0    0      0      0      0      0      0      0        0        0        0           0              0           0
Page 1148: reset value                                                                                                                                       0      0              0    0      0      0      0      0      0      0        0        0        0           0              0           0
Page 1149: reset value
Page 1149: reset value
Page 1149: reset value
Page 1149: reset value
Page 1149: reset value
Page 1149: reset value
Page 1149: reset value
Page 1149: reset value
Page 1149: reset value
Page 1149: reset value
Page 1149: Table 246. DFSDM register map and reset values (continued)
Page 1150: Table 246. DFSDM register map and reset values (continued)
Page 1150: reset value    0      0        0      0      0      0      0      0      0      0      0        0      0       0          0             0      0      0              0    0      0      0      0      0                             0                    0             0           0
Page 1150: reset value    0      0        0      0      0      0      0      0      0      0      0        0      0       0          0             0      0      0              0    0      0      0      0      0                                      0           0             0           0
Page 1150: reset value    0      0        0      0      0      0      0      0      0      0      0        0      0       0          0             0      0      0              0    0      0      0      0      0                                      0           0             0           0
Page 1150: reset value                                                                                                                                    0      0              0    0      0      0      0      0      0      0      0        0        0           0             0           0
Page 1150: reset value                                                                                                                                    0      0              0    0      0      0      0      0      0      0      0        0        0           0             0           0
Page 1150: reset value    1      0        0      0      0      0      0      0      0      0      0        0      0       0          0             0      0      0              0    0      0      0      0      0                                                  0             0           0
Page 1150: reset value    0      1        1      1      1      1      1      1      1      1      1        1      1       1          1             1      1      1              1    1      1      1      1      1                                                  0             0           0
Page 1150: reset value    0      0        0      0      0      0      0      0      0      0      0        0      0       0          0             0      0      0              0    0      0      0      0      0      0      0      0        0
Page 1150: reset value           0        0                    0      0      0                    0               0       0          0                           0              0    0      0      0      0      0                    0        0        0                         0           0
Page 1150: reset value                                                              0      0      0        0      0       0          0             0      0      0              0    0      0      0      0      0                             0        0           0             0           0
Page 1150: reset value                                                                                                                                           0              0                                                              0        0           0             0           0
Page 1150: reset value                                                                                                                                                                                                                                  0           0
Page 1151: Table 246. DFSDM register map and reset values (continued)
Page 1151: reset value                                                                                                                                                                                                     0      0      0        0       0       0         0           1
Page 1151: reset value    0        0         0                           0      0      0      0      0        0      0       0          0             0                                                                    0      0      0        0       0       0         0           0
Page 1151: reset value    0        0         0      0      0      0      0      0      0      0      0        0      0       0          0             0      0      0              0    0      0      0      0      0                                             0         0           0
Page 1151: reset value    0        0         0      0      0      0      0      0      0      0      0        0      0       0          0             0      0      0              0    0      0      0      0      0                             0               0         0           0
Page 1151: reset value    0        0         0      0      0      0      0      0      0      0      0        0      0       0          0             0      0      0              0    0      0      0      0      0                                     0       0         0           0
Page 1151: reset value    0        0         0      0      0      0      0      0      0      0      0        0      0       0          0             0      0      0              0    0      0      0      0      0                                     0       0         0           0
Page 1151: reset value                                                                                                                                       0      0              0    0      0      0      0      0      0      0      0        0       0       0         0           0
Page 1151: reset value                                                                                                                                       0      0              0    0      0      0      0      0      0      0      0        0       0       0         0           0
Page 1151: reset value    1        0         0      0      0      0      0      0      0      0      0        0      0       0          0             0      0      0              0    0      0      0      0      0                                             0         0           0
Page 1151: reset value    0        1         1      1      1      1      1      1      1      1      1        1      1       1          1             1      1      1              1    1      1      1      1      1                                             0         0           0
Page 1151: reset value    0        0         0      0      0      0      0      0      0      0      0        0      0       0          0             0      0      0              0    0      0      0      0      0      0      0      0        0
Page 1151: reset value             0         0                    0      0      0                    0               0       0          0                           0              0    0      0      0      0      0                    0        0       0                 0           0
Page 1152: Table 246. DFSDM register map and reset values (continued)
Page 1152: reset value                                                                 0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0                           0        0           0             0           0
Page 1152: reset value                                                                                                                                0      0                                                              0        0           0             0           0
Page 1152: reset value                                                                                                                                                                                                               0           0
Page 1152: reset value                                                                                                                                                                                 0      0      0      0        0           0             0           1
Page 1152: reset value    0        0         0                           0      0      0      0      0      0      0      0      0      0                                                              0      0      0      0        0           0             0           0
Page 1152: reset value    0        0         0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0                                                0             0           0
Page 1152: reset value    0        0         0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0                           0                    0             0           0
Page 1152: reset value    0        0         0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0                                    0           0             0           0
Page 1152: reset value    0        0         0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0                                    0           0             0           0
Page 1152: reset value                                                                                                                         0      0      0      0      0      0      0      0      0      0      0      0        0           0             0           0
Page 1152: reset value                                                                                                                         0      0      0      0      0      0      0      0      0      0      0      0        0           0             0           0
Page 1152: reset value    1        0         0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0                                                0             0           0
Page 1153: Table 246. DFSDM register map and reset values (continued)
Page 1153: reset value    0      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1                                         0         0           0
Page 1153: reset value    0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Page 1163: In case of overrun or errors in the synchronization signals, the FIFO is reset and the DCMI
Page 1166: Reset value: 0x0000 0000
Page 1167: Bits 31:21 Reserved, must be kept at reset value.
Page 1167: field must be programmed to the reset value.
Page 1167: Bit 15 Reserved, must be kept at reset value.
Page 1167: Bits 13:12 Reserved, must be kept at reset value.
Page 1168: the frame, the CAPTURE bit is automatically reset.
Page 1170: Reset value: 0x0000 0000
Page 1170: Bits 31:3 Reserved, must be kept at reset value.
Page 1171: Reset value: 0x0000 0000
Page 1171: Bits 31:5 Reserved, must be kept at reset value.
Page 1172: Reset value: 0x0000 0000
Page 1172: Bits 31:5 Reserved, must be kept at reset value.
Page 1173: Reset value: 0x0000 0000
Page 1173: Bits 31:5 Reserved, must be kept at reset value.
Page 1174: Reset value: 0x0000 0000
Page 1174: Bits 31:5 Reserved, must be kept at reset value.
Page 1175: Reset value: 0x0000 0000
Page 1176: Reset value: 0x0000 0000
Page 1177: Reset value: 0x0000 0000
Page 1177: Bits 31:29 Reserved, must be kept at reset value.
Page 1177: Bits 15:14 Reserved, must be kept at reset value.
Page 1177: Reset value: 0x0000 0000
Page 1177: Bits 31:30 Reserved, must be kept at reset value.
Page 1178: Bits 15:14 Reserved, must be kept at reset value.
Page 1178: Reset value: 0x0000 0000
Page 1179: Reset value
Page 1179: Reset value
Page 1179: Reset value
Page 1179: Reset value
Page 1179: Reset value
Page 1179: Reset value
Page 1179: Reset value
Page 1179: Reset value
Page 1179: Reset value
Page 1179: Reset value
Page 1179: Reset value
Page 1179: Table 258. DCMI register map and reset values
Page 1182: 31.3.4      LTDC reset and clocks
Page 1182: output (refer to the reset and clock control section).
Page 1184: The LCD controller can be reset by setting the corresponding bit in the RCC_APBRSTR
Page 1184: register. It resets the three clock domains.
Page 1185: When the LTDC is disabled, the timing generator block is reset to X = total width - 1,
Page 1186: LTDC is disabled, the LFSR is reset.
Page 1190: layer in the LTDC_LxBFCR register to their reset value.
Page 1193: Reset value: 0x0000 0000
Page 1193: Bits 31:28 Reserved, must be kept at reset value.
Page 1193: Bits 15:11 Reserved, must be kept at reset value.
Page 1193: Reset value: 0x0000 0000
Page 1194: Bits 31:28 Reserved, must be kept at reset value.
Page 1194: Bits 15:11 Reserved, must be kept at reset value.
Page 1194: Reset value: 0x0000 0000
Page 1194: Bits 31:28 Reserved, must be kept at reset value.
Page 1194: Bits 15:11 Reserved, must be kept at reset value.
Page 1195: Reset value: 0x0000 0000
Page 1195: Bits 31:28 Reserved, must be kept at reset value.
Page 1195: Bits 15:11 Reserved, must be kept at reset value.
Page 1195: Reset value: 0x0000 2220
Page 1196: Bits 27:17 Reserved, must be kept at reset value.
Page 1196: Bit 15 Reserved, must be kept at reset value.
Page 1196: Bit 11 Reserved, must be kept at reset value.
Page 1196: Bit 7 Reserved, must be kept at reset value.
Page 1196: Bits 3:1 Reserved, must be kept at reset value.
Page 1197: Reset value: 0x0000 0000
Page 1197: Bits 31:2 Reserved, must be kept at reset value.
Page 1197: Reset value: 0x0000 0000
Page 1198: Bits 31:24 Reserved, must be kept at reset value.
Page 1198: Reset value: 0x0000 0000
Page 1198: Bits 31:4 Reserved, must be kept at reset value.
Page 1199: Reset value: 0x0000 0000
Page 1199: Bits 31:4 Reserved, must be kept at reset value.
Page 1199: Reset value: 0x0000 0000
Page 1200: Bits 31:4 Reserved, must be kept at reset value.
Page 1200: Reset value: 0x0000 0000
Page 1200: Bits 31:11 Reserved, must be kept at reset value.
Page 1200: Reset value: 0x0000 0000
Page 1201: Reset value: 0x0000 000F
Page 1201: Bits 31:4 Reserved, must be kept at reset value.
Page 1202: Reset value: 0x0000 0000
Page 1202: Bits 31:5 Reserved, must be kept at reset value.
Page 1202: Bits 3:2 Reserved, must be kept at reset value.
Page 1203: Reset value: 0x0000 0000
Page 1203: Bits 31:28 Reserved, must be kept at reset value.
Page 1203: Bits 15:12 Reserved, must be kept at reset value.
Page 1204: Reset value: 0x0000 0000
Page 1204: Bits 31:27 Reserved, must be kept at reset value.
Page 1204: Bits 15:11 Reserved, must be kept at reset value.
Page 1205: Reset value: 0x0000 0000
Page 1205: Bits 31:24 Reserved, must be kept at reset value.
Page 1205: Reset value: 0x0000 0000
Page 1206: Bits 31:3 Reserved, must be kept at reset value.
Page 1206: Reset value: 0x0000 00FF
Page 1206: Bits 31:8 Reserved, must be kept at reset value.
Page 1207: used outside the defined layer window or when a layer is disabled. The reset value of
Page 1207: Reset value: 0x0000 0000
Page 1208: Reset value: 0x0000 0607
Page 1208: Bits 31:11 Reserved, must be kept at reset value.
Page 1208: Bits 7:3 Reserved, must be kept at reset value.
Page 1209: Reset value: 0x0000 0000
Page 1209: Reset value: 0x0000 0000
Page 1209: Bits 31:29 Reserved, must be kept at reset value.
Page 1209: Bits 15:13 Reserved, must be kept at reset value.
Page 1210: Reset value: 0x0000 0000
Page 1210: Bits 31:11 Reserved, must be kept at reset value.
Page 1211: Reset value: 0x0000 0000
Page 1212: Table 265. LTDC register map and reset values
Page 1212: Reset value                                    0      0      0      0      0      0      0      0      0      0      0      0                                         0      0      0      0      0      0      0      0       0         0       0
Page 1212: Reset value                                    0      0      0      0      0      0      0      0      0      0      0      0                                         0      0      0      0      0      0      0      0       0         0       0
Page 1212: Reset value                                    0      0      0      0      0      0      0      0      0      0      0      0                                         0      0      0      0      0      0      0      0       0         0       0
Page 1212: Reset value                                    0      0      0      0      0      0      0      0      0      0      0      0                                         0      0      0      0      0      0      0      0       0         0       0
Page 1212: Reset value    0       0       0       0                                                                                    0             0      1      0             0      1      0             0      1      0                                0
Page 1212: Reset value                                                                                                                                                                                                                              0       0
Page 1212: Reset value                                                                0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0       0         0       0
Page 1212: Reset value                                                                                                                                                                                                            0        0        0       0
Page 1212: Reset value                                                                                                                                                                                                            0        0        0       0
Page 1212: Reset value                                                                                                                                                                                                            0        0        0       0
Page 1212: Reset value                                                                                                                                                           0      0      0      0      0      0      0      0        0        0       0
Page 1212: Reset value    0       0       0       0       0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0       0         0       0
Page 1213: Table 265. LTDC register map and reset values (continued)
Page 1213: Reset value                                                                                                                                                                                                           1        1        1        1
Page 1213: Reset value                                                                                                                                                                                                  0                          0        0
Page 1213: Reset value                                 0      0      0      0      0      0      0      0      0      0      0      0                                  0      0      0      0      0      0      0      0        0        0        0        0
Page 1213: Reset value                                        0      0      0      0      0      0      0      0      0      0      0                                         0      0      0      0      0      0      0        0        0        0        0
Page 1213: Reset value                                                             0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0        0        0        0        0
Page 1213: Reset value                                                                                                                                                                                                                    0        0        0
Page 1213: Reset value                                                                                                                                                                             1      1      1      1        1        1        1        1
Page 1213: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0        0        0        0        0
Page 1213: Reset value                                                                                                                                                        1      1      0                                             1        1        1
Page 1213: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0        0        0        0        0
Page 1213: Reset value                          0      0      0      0      0      0      0      0      0      0      0      0      0                           0      0      0      0      0      0      0      0      0        0        0        0        0
Page 1213: Reset value                                                                                                                                                        0      0      0      0      0      0      0        0        0        0        0
Page 1213: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0        0        0        0        0
Page 1213: Reset value                                                                                                                                                                                                  0                          0        0
Page 1214: Table 265. LTDC register map and reset values (continued)
Page 1214: Reset value    Res.                         0      0      0      0      0      0      0      0      0      0      0      0                                  0      0      0      0      0      0      0      0      0     0   0   0
Page 1214: Reset value                                        0      0      0      0      0      0      0      0      0      0      0                                         0      0      0      0      0      0      0      0     0   0   0
Page 1214: Reset value                                                             0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0     0   0   0
Page 1214: Reset value                                                                                                                                                                                                               0   0   0
Page 1214: Reset value                                                                                                                                                                             1      1      1      1      1     1   1   1
Page 1214: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0     0   0   0
Page 1214: Reset value                                                                                                                                                        1      1      0                                        1   1   1
Page 1214: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0     0   0   0
Page 1214: Reset value                          0      0      0      0      0      0      0      0      0      0      0      0      0                           0      0      0      0      0      0      0      0      0      0     0   0   0
Page 1214: Reset value                                                                                                                                                        0      0      0      0      0      0      0      0     0   0   0
Page 1214: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0     0   0   0
Page 1218: In case of abort of the JPEG codec operations by reseting the START bit of the
Page 1218: The JPEG codec is configured in encode mode resetting the DE bit (decode enable) of the
Page 1219: In case of abort of the JPEG codec operations by reseting the START bit of the
Page 1221: Reset value: 0x0000 0000
Page 1221: Reset value: 0x0000 0000
Page 1222: Reset value: 0x0000 0000
Page 1223: Reset value: 0x0000 0000
Page 1223: Reset value: 0x0000 0000
Page 1224: Reset value: 0x0000 0000
Page 1225: 0: Disabled (internal registers are reset).
Page 1225: Reset value: 0x0000 0006
Page 1226: Reset value: 0x0000 0000
Page 1227: Reset value: 0x0000 0000
Page 1227: Reset value: 0x0000 0000
Page 1228: Reset value
Page 1228: Reset value
Page 1228: Reset value
Page 1228: Reset value
Page 1228: Reset value
Page 1228: Reset value
Page 1228: Reset value
Page 1228: Reset value
Page 1228: Reset value
Page 1228: Reset value
Page 1228: Reset value
Page 1228: Reset value
Page 1228: Table 268. JPEG codec register map and reset values
Page 1229: Table 268. JPEG codec register map and reset values (continued)
Page 1229: Reset value    0      0      0      0      0      0      0     0   0   0   0   0   0   0    0   0    0      0      0      0      0      0      0     0   0   0   0   0   0   0   0   0
Page 1229: 0x014C    Reset value    X      X      X      X      X      X      X     X   X   X   X   X X X X X             X      X      X      X      X      X      X     X   X   X   X   X   X   X   X   X
Page 1229: 0x018C    Reset value    X      X      X      X      X      X      X     X   X   X   X   X X X X X             X      X      X      X      X      X      X     X   X   X   X   X   X   X   X   X
Page 1229: Reset value                                                    X   X   X   X   X X X X X                                                             X   X   X   X   X   X   X   X   X
Page 1229: 0x035C    Reset value    X      X      X      X      X      X      X     X   X   X   X   X X X X X             X      X      X      X      X      X      X     X   X   X   X   X   X   X   X   X
Page 1229: 0x04FC    Reset value    X      X      X      X      X      X      X     X   X   X   X   X X X X X             X      X      X      X      X      X      X     X   X   X   X   X   X   X   X   X
Page 1229: Reset value                                X      X      X     X   X   X   X   X X X X X                                         X      X      X     X   X   X   X   X   X   X   X   X
Page 1234: When a hardware reset occurs the following chain of events occurs:
Page 1235: [hardware reset]
Page 1235: global reset
Page 1238: More time is needed for the first set of random numbers after the device exits reset (see
Page 1240: Reset value: 0x0000 0000
Page 1240: Bits 31:6 Reserved, must be kept at reset value.
Page 1240: Bit 4 Reserved, must be kept at reset value.
Page 1240: Bits 1:0 Reserved, must be kept at reset value.
Page 1241: Reset value: 0x0000 0000
Page 1241: Bits 31:7 Reserved, must be kept at reset value.
Page 1241: Bits 4:3 Reserved, must be kept at reset value.
Page 1242: Reset value: 0x0000 0000
Page 1243: Table 271 gives the RNG register map and reset values.
Page 1243: Table 271. RNG register map and reset map
Page 1243: Reset value                                                             0   0 0
Page 1243: Reset value                                                     0 0     0 0 0
Page 1243: Reset value   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 1258: Note:       As the CRYPEN bitfield is reset by hardware at the end of the key preparation, the
Page 1298: Reset value: 0x0000 0000
Page 1298: Bits 31:20 Reserved, must be kept at reset value.
Page 1298: Bit 18 Reserved, must be kept at reset value.
Page 1298: and write pointers of the FIFOs are reset). Writing this bit to 0 has no effect.
Page 1298: Bits 13:10 Reserved, must be kept at reset value.
Page 1299: Bits 1:0 Reserved, must be kept at reset value.
Page 1300: Reset value: 0x0000 0003
Page 1300: Bits 31:5 Reserved, must be kept at reset value.
Page 1300: Reset value: 0x0000 0000
Page 1301: Reset value: 0x0000 0000
Page 1302: Reset value: 0x0000 0000
Page 1302: Bits 31:2 Reserved, must be kept at reset value.
Page 1302: Reset value: 0x0000 0000
Page 1302: bits are cleared to 0 when the peripheral is reset.
Page 1303: Bits 31:2 Reserved, must be kept at reset value.
Page 1303: Reset value: 0x0000 0001
Page 1303: Bits 31:2 Reserved, must be kept at reset value.
Page 1303: Reset value: 0x0000 0000
Page 1304: Bits 31:2 Reserved, must be kept at reset value.
Page 1304: Reset value: 0x0000 0000
Page 1305: Reset value: 0x0000 0000
Page 1305: Reset value: 0x0000 0000
Page 1306: Reset value: 0x0000 0000
Page 1306: Reset value: 0x0000 0000
Page 1306: Reset value: 0x0000 0000
Page 1307: Reset value: 0x0000 0000
Page 1307: Reset value: 0x0000 0000
Page 1308: Reset value: 0x0000 0000
Page 1308: Reset value: 0x0000 0000
Page 1309: Reset value: 0x0000 0000
Page 1309: Reset value: 0x0000 0000
Page 1309: Reset value: 0x0000 0000
Page 1310: Reset value: 0x0000 0000
Page 1311: Reset value
Page 1311: Reset value
Page 1311: Reset value
Page 1311: Reset value
Page 1311: Reset value
Page 1311: Reset value
Page 1311: Reset value
Page 1311: Reset value
Page 1311: Reset value
Page 1311: Reset value
Page 1311: Reset value
Page 1311: Reset value
Page 1311: Reset value
Page 1311: Table 286. CRYP register map and reset values
Page 1312: Table 286. CRYP register map and reset values (continued)
Page 1312: Reset value    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0   0   0   0   0   0   0   0   0   0
Page 1312: Reset value    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0   0   0   0   0   0   0   0   0   0
Page 1312: Reset value    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0   0   0   0   0   0   0   0   0   0
Page 1312: Reset value    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0   0   0   0   0   0   0   0   0   0
Page 1312: Reset value    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0   0   0   0   0   0   0   0   0   0
Page 1312: Reset value    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0   0   0   0   0   0   0   0   0   0
Page 1312: Reset value    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0   0   0   0   0   0   0   0   0   0
Page 1312: Reset value    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0   0   0   0   0   0   0   0   0   0
Page 1312: Reset value    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0   0   0   0   0   0   0   0   0   0
Page 1312: Reset value    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0   0   0   0   0   0   0   0   0   0
Page 1312: Reset value    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0   0   0   0   0   0   0   0   0   0
Page 1312: Reset value    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0   0   0   0   0   0   0   0   0   0
Page 1312: Reset value    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0   0   0   0   0   0   0   0   0   0
Page 1312: Reset value    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0   0   0   0   0   0   0   0   0   0
Page 1312: Reset value    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0   0   0   0   0   0   0   0   0   0
Page 1312: Reset value    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0   0   0   0   0   0   0   0   0   0
Page 1312: Reset value    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0   0   0   0   0   0   0   0   0   0
Page 1313: Table 286. CRYP register map and reset values (continued)
Page 1313: Reset value    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0   0   0   0   0   0    0   0   0   0
Page 1313: Reset value    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0   0   0   0   0   0    0   0   0   0
Page 1327: Reset value: 0x0000 0000
Page 1327: Bits 31:19 Reserved, must be kept at reset value.
Page 1327: Bit 17 Reserved, must be kept at reset value.
Page 1327: Bit 15 Reserved, must be kept at reset value.
Page 1327: Bit 14 Reserved, must be kept at reset value.
Page 1329: Writing this bit to 1 resets the hash processor core, so that the HASH is ready to
Page 1329: Bits 1:0 Reserved, must be kept at reset value.
Page 1330: Reset value: 0x0000 0000
Page 1330: after reset).
Page 1331: Reset value: 0x0000 0000
Page 1331: Bits 31:9 Reserved, must be kept at reset value.
Page 1331: Bits 7:5 Reserved, must be kept at reset value.
Page 1332: Reset value: 0x0000 0000
Page 1332: Reset value: 0x0000 0000
Page 1333: Reset value: 0x0000 0000
Page 1333: Reset value: 0x0000 0000
Page 1333: Reset value: 0x0000 0000
Page 1334: Reset value: 0x0000 0000
Page 1334: Reset value: 0x0000 0000
Page 1334: Reset value: 0x0000 0000
Page 1334: registers are forced to their reset values.
Page 1335: Reset value: 0x0000 0000
Page 1335: Bits 31:2 Reserved, must be kept at reset value.
Page 1336: Reset value: 0x0000 0001
Page 1336: Bits 31:4 Reserved, must be kept at reset value.
Page 1337: Reset value: 0x0000 0002
Page 1337: Reset value: 0x0000 0000
Page 1338: Table 291 gives the summary HASH register map and reset values.
Page 1338: Table 291. HASH register map and reset values
Page 1338: Reset value                                                                                                0             0                    0        0       0      0      0      0      0         0      0            0    0      0
Page 1338: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0        0       0      0      0      0      0         0      0            0    0      0      0      0
Page 1338: Reset value                                                                                                                                                                         0                                    0    0      0      0      0
Page 1338: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 0           0      0        0       0      0      0      0      0         0      0            0    0      0      0      0
Page 1338: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 0           0      0        0       0      0      0      0      0         0      0            0    0      0      0      0
Page 1338: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 0           0      0        0       0      0      0      0      0         0      0            0    0      0      0      0
Page 1338: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 0           0      0        0       0      0      0      0      0         0      0            0    0      0      0      0
Page 1338: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 0           0      0        0       0      0      0      0      0         0      0            0    0      0      0      0
Page 1338: Reset value                                                                                                                                                                                                                                 0      0
Page 1338: Reset value                                                                                                                                                                                                                  0      0      0      1
Page 1338: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 0 0 0                     0        0       0      0      0      0      0         0      0            0    0      0      1      0
Page 1338: Reset value     0      0      0      0      0      0      0      0      0      0      0      0 0           0      0 0 0 0                     0        0       0      0      0      0      0         0      0            0    0      0      0      0
Page 1338: Reset value       0      0      0      0      0      0      0      0      0      0      0 0 0 0                     0      0 0 0                0        0       0      0      0      0      0         0      0            0    0      0      0      0
Page 1338: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 0           0      0        0       0      0      0      0      0         0      0            0    0      0      0      0
Page 1338: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 0           0      0        0       0      0      0      0      0         0      0            0    0      0      0      0
Page 1338: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 0           0      0        0       0      0      0      0      0         0      0            0    0      0      0      0
Page 1338: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 0           0      0        0       0      0      0      0      0         0      0            0    0      0      0      0
Page 1338: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 0           0      0        0       0      0      0      0      0         0      0            0    0      0      0      0
Page 1338: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 0           0      0        0       0      0      0      0      0         0      0            0    0      0      0      0
Page 1338: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 0           0      0        0       0      0      0      0      0         0      0            0    0      0      0      0
Page 1338: Reset value     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 0           0      0        0       0      0      0      0      0         0      0            0    0      0      0      0
Page 1340: –    10 outputs that can be controlled by any timing unit, up to 32 set/reset sources per
Page 1341: The master timer is based on a 16-bit up counter. It can set/reset any of the 10 outputs via 4
Page 1341: the master timer. Each timer contains the controls for two outputs. The outputs set/reset
Page 1342: Reset    TIMER A              5
Page 1342: Cross-timer counter reset bus
Page 1342: Reset    TIMER B              5
Page 1342: 6                                                                                                   Set/Reset
Page 1342: Reset    TIMER C              5
Page 1342: Reset    TIMER D              5
Page 1342: Reset       TIMER E
Page 1345: one timing unit (or master timer) to another: output set/reset
Page 1345: event, counter reset event, update event, external event filter
Page 1347: REP            Set / reset
Page 1347: Reset                                                    CMP1                 CMP2
Page 1348: counting is started by a reset event, using the CONT bit in the HRTIM_TIMxCR control
Page 1348: A first reset event starts the counting and any subsequent reset is ignored
Page 1348: A reset event re-starts the counting operation from 0x0000.
Page 1348: A reset event starts the counting if the counter is stopped, otherwise it
Page 1348: A reset event re-starts the counting operation from 0x0000.
Page 1348: The counter can be reset at any time.
Page 1348: Reset
Page 1349: Reset*
Page 1349: Reset*
Page 1349: * Legend:          Reset active                       Reset ignored
Page 1349: –      To set/reset the outputs
Page 1349: period is set while the counter is already above this value, the counter is not reset: it will
Page 1350: Timer reset
Page 1350: The reset of the timing unit counter can be triggered by up to 30 events that can be selected
Page 1350: •     The master timer: Reset and Compare 1..4 (5 events)
Page 1350: Several events can be selected simultaneously to handle multiple reset sources. In this
Page 1350: case, the multiple reset requests are ORed. When 2 counter reset events are generated
Page 1350: within the same fHRTIM clock cycle, the last counter reset is taken into account.
Page 1350: Additionally, it is possible to do a software reset of the counter using the TxRST bits in the
Page 1350: simultaneous reset of several counters.
Page 1350: The reset requests are taken into account only once the related counters are enabled
Page 1350: When the fHRTIM clock prescaling ratio is above 1, the counter reset event is delayed to the
Page 1350: generation when an output transition is synchronized to the reset event (typically a constant
Page 1350: Figure 284 shows how the reset is handled for a clock prescaling ratio of 4 (fHRTIM divided
Page 1350: Figure 284. Timer reset resynchronization (prescaling ratio above 32)
Page 1350: Reset
Page 1350: TA1: Set on Timer A reset event, Reset on Compare 1 = 2                                 MS32261V1
Page 1351: cleared, either due to a reset event or due to a counter roll-over, the repetition counter is
Page 1351: The repetition counter can also be used when the counter is reset before reaching the
Page 1351: (Figure 286 here-below). The reset causes the repetition counter to be decremented, at the
Page 1352: Reset
Page 1352: A reset or start event from the hrtim_in_sync[3:1] source causes the repetition to be
Page 1352: decremented as any other reset. However, in SYNCIN-started single-shot mode
Page 1352: decremented only on the 1st reset event following the period. Any subsequent reset will not
Page 1352: Set / reset crossbar
Page 1352: A “set” event correspond to a transition to the output active state, while a “reset” event
Page 1352: Each of the timing units handles the set/reset crossbar for two outputs. These 2 outputs can
Page 1352: be set, reset or toggled by up to 32 events that can be selected among the following
Page 1352: and another one for the reset (HRTIM_RSTxyR), where x stands for the timing unit: A..E
Page 1352: If the same event is selected for both set and reset, it will toggle the output. It is not possible
Page 1352: The set and reset requests are taken into account only once the counter is enabled (TxCEN
Page 1353: Table 296 summarizes the events from other timing units that can be used to set and reset
Page 1353: For instance, Timer A outputs can be set or reset by the following events: Timer B
Page 1353: Figure 287. Compare events action on outputs: set on compare 1, reset on compare 2
Page 1354: Set/Reset on Update events
Page 1354: •   All other timing units (e.g. Timer B..E for timer A): Compare 1, 2 and output 1 set/reset
Page 1355: TB1 reset
Page 1357: Note:        DELCMPx[1:0] bitfield must be reset when reprogrammed from one value to the other to re-
Page 1357: •     Output reset 4 cycles after a falling edge on a given external event
Page 1358: A delayed compare is used for the output reset: the compare event can be generated only if
Page 1358: the output to be reset.
Page 1358: •    Once the timer has been reset
Page 1358: When the preload is disabled (PREEN bit reset), the new compare value is taken into
Page 1359: counter must not be reset once it has been enabled (TxCEN bit set). It is necessary to
Page 1359: disable the timer to stop a push-pull operation and to reset the counter before re-enabling it.
Page 1359: active. CPPSTAT is reset when the push-pull mode is disabled.
Page 1359: •     Output reset on Compare 1 match event
Page 1360: Set on        Reset on
Page 1363: the next system reset.
Page 1363: - When the timer outputs are set/reset by another timer (while TxEN is reset)
Page 1363: It is therefore necessary to disable the timer (TxCEN bit reset) and have the corresponding
Page 1364: either for synchronization purpose or to set/reset outputs. It does not have direct control
Page 1364: over any outputs, but still can be used indirectly by the set/reset crossbars.
Page 1364: Start   Reset
Page 1364: •        It can only be reset by the external synchronization circuitry
Page 1365: 36.3.6   Set/reset events priorities and narrow pulses management
Page 1365: This section describes how the output waveform is generated when several set and/or reset
Page 1365: 1.   For each active event, the desired output transition is determined (set, reset or toggle).
Page 1365: Concurrent reset requests.
Page 1365: When set and reset requests from two different sources are simultaneous, the reset action
Page 1365: Concurrent set request / Concurrent reset requests
Page 1365: Compare 4 simultaneously (i.e. when the effective set/reset cannot be determined a priori
Page 1365: from SYNC event if SYNCRSTx or SYNCSTRTx is set or from a software reset), update and
Page 1365: As a summary, in case of simultaneous events, the effective set (reset) event will be
Page 1365: The same arbitration principle applies for concurrent reset requests. In this case, the reset
Page 1366: A set or reset event occurring within the prescaler clock cycle is delayed to the next active
Page 1366: edge of the prescaled clock (as for a counter reset), even if the arbitration is still performed
Page 1366: If a reset event is followed by a set event within the same prescaler clock cycle, the latest
Page 1366: by the crossbar unit (for instance, to have an output reset triggered by a falling edge
Page 1367: Note:            The external events used as triggers for reset, capture, burst mode, ADC triggers and
Page 1367: delayed protection are edge-sensitive even if EESNS bit is reset (level-sensitive selection):
Page 1367: The external events are discarded as long as the counters are disabled (TxCEN bit reset) to
Page 1367: prevent any output state change and counter reset, except if they are used as ADC triggers.
Page 1368: reached the value N, the counter is reset and the transition is discarded (considered as a
Page 1369: Table 299. Output set/reset latency and jitter vs external event operating mode
Page 1369: latency                                         (counter reset by ext. event)
Page 1369: EExFLTR[3:0] != 0000, see Section 36.3.8). In this case, EExLTCHx bit must be reset: the
Page 1369: When a set and a reset event - from 2 independent fast external events - occur
Page 1369: simultaneously, the reset has the highest priority in the crossbar and the output becomes
Page 1369: for output set/reset and counter reset.
Page 1370: Figure 301. Latency to external events falling edge (counter reset and output set)
Page 1370: after internal                                                              Counter reset
Page 1370: total latency                            (Set at counter reset and reset at 5)
Page 1370: (asynchronous path)                     (Set at counter reset and reset at 5)
Page 1370: Figure 302. Latency to external events (output reset on external event)
Page 1372: •    the timer itself: the blanking lasts from the counter reset to the compare match
Page 1372: selected timing unit counter reset to one of its compare match, or can be fully
Page 1372: the 8 available options per timer: CMPx refers to blanking from counter reset to compare
Page 1374: •      If EExLTCH bit is reset and the signal occurs during the window, it is passed through
Page 1374: •      If EExLTCH bit is reset and no signal occurs, a timeout event is generated at the end of
Page 1374: •      1101 and 1110: the windowing lasts from the counter reset to the compare match
Page 1374: •      1111: the windowing is related to another timing unit and lasts from its counter reset to
Page 1374: window starting from timer A counter reset to timer A Compare 2.
Page 1376: by an output reset event in HRTIM_RSTx1R or HRTIM_RSTx2R).
Page 1376: set). It remains active even if the TxEN bit is reset, until the TxyOEN bits are set.
Page 1380: IPPSTAT = 0 (reset value)       IPPSTAT = 1
Page 1380: a new output reset event is generated while the regular output set event is maintained.
Page 1381: based reset events causing an output reset. If such an event arrives before a balanced idle
Page 1381: length defined by the external event or software reset, while the 2nd pulse is defined by the
Page 1381: completed, to reset the DLYPRTEN bit.
Page 1381: (TxCEN bit set). It remains active even if the TxCEN bit is reset, until TxyOEN bits are set.
Page 1382: •    TxBM bit must be reset (counter clock maintained during the burst, see
Page 1382: - Output set/reset interrupt or DMA requests
Page 1382: - Capture events triggered by set/reset
Page 1382: active events (set/reset).
Page 1382: By default, PREEN bits in HRTIM_MCR and HRTIM_TIMxCR registers are reset and the
Page 1382: reset while the timer is running and preload was enabled, the content of the preload
Page 1383: HRTIM_TIMxCMP1CR                             TIMx Reset Event
Page 1383: SWU bit is set (i.e. forced update mode). If SWU bit is reset, the update will be done on
Page 1384: •   Update done when the counter is reset or rolls over in continuous mode. This is
Page 1384: are reset.
Page 1385: MUDIS, TBUDIS and TCUDIS bits must be reset. The transfer from preload to active
Page 1385: TAUDIS, TDUDIS and TEUDIS bits can be reset: the transfer from preload to active
Page 1386: by a counter reset (from
Page 1386: TyREPU = 1             -        Refer to counter reset cases below
Page 1386: by a counter reset
Page 1386: Counter software reset                               No
Page 1386: Counter reset caused           TIMzCMPn in                     Must be done using TIMzCMPn in
Page 1386: Counter reset caused          EXTEVNTn in
Page 1387: Counter reset caused           MSTCMPn or
Page 1387: Counter reset caused            CMPn in
Page 1387: Counter reset caused            UPDT in                       Propagation would result in a lock-up situation
Page 1387: by an update                  HRTIM_RSTyR                     (update causing reset causing update)
Page 1387: Counter reset caused          SYNCRSTy in
Page 1387: TIMx Counter reset causing a TIMx update
Page 1387: Table 306 lists the counter reset sources and indicates whether they can be used to
Page 1387: Table 306. Reset events able to generate an update
Page 1387: Update event                             No        situation (update causing a reset causing
Page 1388: TIMx update causing a TIMx counter reset
Page 1388: generate a counter reset.
Page 1388: Table 307. Update event propagation for a timer reset
Page 1388: counter reset (software or
Page 1388: reset)                  EXTEVNTn or
Page 1389: Table 307. Update event propagation for a timer reset (continued)
Page 1389: counter reset
Page 1389: Timer reset                                     No        lock-up situation (reset causing
Page 1389: an update causing a reset)
Page 1389: •       IDLE: this state is the default operating state after an HRTIM reset, when the outputs
Page 1391: reset) or correspond to the RUN level (when the timer was stopped and the output
Page 1391: mode, using the software forced output set and reset in the HRTIM_SETx1R and
Page 1392: •     Output set/reset interrupt or DMA requests
Page 1392: •     Capture events triggered by output set/reset
Page 1392: During the burst mode, neither start not reset events are generated on the HRTIM_SCOUT
Page 1393: maintained until BMSTAT bit in HRTIM_BMCR is reset to terminate it.
Page 1393: The counters of the timing units and the master timer can be stopped and reset during the
Page 1393: When MTBM or TxBM bit is reset, the counter clock is maintained. This allows to keep a
Page 1393: reset state during the burst idle period. This allows to have the timer restarting a full period
Page 1393: •    BMCLK[3:0] = 0000 to 0101: Master timer and TIMA..E reset/roll-over events. This
Page 1393: period (both in free-running and counter reset mode).
Page 1394: •     Software trigger (set by software and reset by hardware)
Page 1394: •     6 Master timer events: repetition, reset/roll-over, Compare 1 to 4
Page 1394: •     5 x 4 events from timers A..E: repetition, reset/roll-over, Compare 1 and 2
Page 1394: for software trigger (the software bit is reset by hardware even if it is discarded).
Page 1395: Note:    TAEEV7 and TDEEV8 triggers are valid only after a period event. If the counter is reset
Page 1397: was hold in a reset state with MTBM or TxBM bit = 1), but the effective output state transition
Page 1397: from the idle to active mode only happens after the programmed set/reset event.
Page 1398: push-pull mode forces an output reset at the beginning of the period if the output is inactive,
Page 1398: Consequently, an output with an active idle state can be reset at the time the burst mode is
Page 1399: When BMPREN bits is reset, the write access into BMCMPR and BMPER directly updates
Page 1399: is used to reset the output (and define the duty cycle), while it is set on the period event.
Page 1402: counter is reset and the transition is discarded (considered as a spurious event). If the
Page 1404: system reset.
Page 1404: them read-only) until the next reset, for functional safety purpose. If enabled, the timing unit
Page 1404: fault-related set-up is frozen until the next HRTIM or system reset.
Page 1404: •      Capture triggers upon output set/reset
Page 1405: Set / reset                                                                               To the
Page 1406: Out1 reset request
Page 1407: having reached the period value in single-shot mode. It is also generated on a reset
Page 1407: This event is generated when TACEN bit is set or when the counter is reset and re-
Page 1407: starts counting in response to this reset. The following counter reset events are not
Page 1407: discarded reset request in single-shot non-retriggerable mode. The reset is only taken
Page 1407: or is reset while running. Any reset request clearing the counter without causing it to start
Page 1408: •       Synchronous reset: the incoming signal resets the counter (SYNCRSTM and/or
Page 1408: SYNCRSTx bits set). This event decrements the repetition counter as any other reset
Page 1408: Note:        A synchronized start event resets the counter if the current counter value is above the active
Page 1408: Operating mode                                     Behavior following a SYNC reset or start event
Page 1408: 0         1     A start occurring when the counter is stopped at the period value resets
Page 1408: the counter. A reset request clears the counter but does not start it (the
Page 1408: counter can solely be re-started with the synchronization). Any reset
Page 1408: Reset events are starting the timer counting. They are taken into account
Page 1408: When multiple reset requests are selected (from HRTIM_SCIN and from
Page 1409: Operating mode                                    Behavior following a SYNC reset or start event
Page 1409: A start occurring when the counter is stopped at the period value resets
Page 1409: the counter. A reset request clears the counter but does not start it (the
Page 1409: Single-shot                       counter can solely be started by the synchronization). A reset occurring
Page 1409: The reset from HRTIM_SCIN is taken into account as any HRTIM counter
Page 1409: reset from internal events and is starting or re-starting the timer counting.
Page 1409: When multiple reset requests are selected, the first arriving request is
Page 1409: started by the synchronization). A reset request clears the counter but
Page 1409: The reset from HRTIM_SCIN is taken into account as any HRTIM counter
Page 1409: reset from internal events and is starting or re-starting the timer counting.
Page 1409: When multiple reset requests are selected, the first arriving request is
Page 1410: Internal reset
Page 1410: Internal reset
Page 1411: When the preload is disabled (PREEN bit reset) in the source timer, the HRTIM_ADCxR
Page 1413: •   Counter reset or roll-over event
Page 1413: •   Output 1 and output 2 reset (transition active to inactive)
Page 1414: Counter reset or roll-over event                   RST         RSTIE           RSTC
Page 1414: Output 1 and output 2 reset (transition           RSTx1      RSTx1IE          RSTx1C
Page 1415: Note:     Before disabling a DMA channel (DMA enable bit reset in TIMxDIER), it is necessary to
Page 1415: Counter reset or roll-over event           Yes        RSTDE
Page 1415: Output 1 and output 2 reset (transition    Yes       RSTx1DE
Page 1416: associated register. If the bit is reset, the register update is skipped and the register parsing
Page 1417: If the PREEN bit is reset (preload disabled), the value written by the DMA is immediately
Page 1418: (for instance, an update on a counter reset when TxRSTU is set).
Page 1418: The HRTIM clock source must be enabled in the Reset and Clock control unit (RCC).
Page 1419: register. The 2 outputs are in the inactive state until the first valid set/reset event in RUN
Page 1419: mode. Any output set/reset event (except software requests using SST, SRT) are ignored as
Page 1419: long as TxCEN bit is reset, as well as burst mode requests (IDLEM bit value is ignored).
Page 1419: Similarly, any counter reset request coming from the burst mode controller is ignored (if
Page 1419: If the HRTIM peripheral is reset with the Reset and Clock Controller, the HRTIM outputs are
Page 1419: the outputs (using the GPIO controller) before performing a peripheral reset.
Page 1419: The set/reset crossbar, the dead-time and push-pull unit, the idle/balanced fault detection
Page 1419: Fault status bits can be set and TxyOEN bits reset during the MCU halt if a fault occurs at
Page 1420: Synchronization, counter reset, start and reset-start events are discarded in debug mode,
Page 1420: signal is not reset; consequently no start event will be emitted when exiting from debug. All
Page 1420: counter reset and capture triggers are disabled, as well as external events (ignored as long
Page 1420: software set/reset. A level-sensitive event is masked during the debug but will be active
Page 1420: •   HRTIM_CHA1 set on period, reset on CMP1
Page 1420: •   HRTIM_CHA2 set on CMP3, reset on PER
Page 1423: relationship between the converters by resetting the timers periodically. The phase-shift is
Page 1423: •   HRTIM_CHA1 set on master timer period, reset on TACMP1
Page 1423: •   HRTIM_CHB1 set on master timer MCMP1, reset on TBCMP1
Page 1423: •   HRTIM_CHC1 set on master timer MCMP2, reset on TCCMP1
Page 1424: Reset       Reset       Reset    Reset     Reset      Reset
Page 1426: Reset value: 0x0000 0000
Page 1426: (either due to roll-over or reset events). MREPU can be set only if BRSTDMA[1:0] = 00 or 01.
Page 1426: Bit 28 Reserved, must be kept at reset value.
Page 1426: Bits 24:22 Reserved, must be kept at reset value.
Page 1427: 10: Timer A start/reset
Page 1427: Bit 10 SYNCRSTM: Synchronization Resets Master
Page 1427: This bit enables the Master timer reset when receiving a synchronization input event:
Page 1427: 1: A synchronization input event resets the Master timer
Page 1428: Bits 7:6 Reserved, must be kept at reset value.
Page 1428: 0: The timer is not re-triggerable: a counter reset can be done only if the counter is stopped (period
Page 1428: 1: The timer is re-triggerable: a counter reset is done whatever the counter state (running or
Page 1429: Reset value: 0x0000 0000
Page 1429: Bits 31:7 Reserved, must be kept at reset value.
Page 1430: Reset value: 0x0000 0000
Page 1430: Bits 31:7 Reserved, must be kept at reset value.
Page 1431: Reset value: 0x0000 0000
Page 1431: Bits 31:23 Reserved, must be kept at reset value.
Page 1431: Bits 15:6 Reserved, must be kept at reset value.
Page 1433: Reset value: 0x0000 0000
Page 1433: Bits 31:16 Reserved, must be kept at reset value.
Page 1433: Reset value: 0x0000 FFDF
Page 1433: Bits 31:16 Reserved, must be kept at reset value.
Page 1434: Reset value: 0x0000 0000
Page 1434: Bits 31:8 Reserved, must be kept at reset value.
Page 1434: Reset value: 0x0000 0000
Page 1434: Bits 31:16 Reserved, must be kept at reset value.
Page 1435: Reset value: 0x0000 0000
Page 1435: Bits 31:16 Reserved, must be kept at reset value.
Page 1435: Reset value: 0x0000 0000
Page 1435: Bits 31:16 Reserved, must be kept at reset value.
Page 1436: Reset value: 0x0000 0000
Page 1436: Bits 31:16 Reserved, must be kept at reset value.
Page 1437: Reset value: 0x0000 0000
Page 1437: Note: This bitfield must be reset before programming a new value.
Page 1438: Reserved, must be kept at reset value
Page 1438: Reserved, must be kept at reset value
Page 1438: Reserved, must be kept at reset value
Page 1438: Reserved, must be kept at reset value
Page 1438: Reserved, must be kept at reset value
Page 1439: Bit 18 TxRSTU: Timerx reset update
Page 1439: Register update is triggered by Timerx counter reset or roll-over to 0 after reaching the period value
Page 1439: 0: Update by timer x reset / roll-over disabled
Page 1439: 1: Update by timer x reset / roll-over enabled
Page 1439: Bit 16 Reserved, must be kept at reset value.
Page 1439: Bit 10 SYNCRSTx: Synchronization Resets Timer x
Page 1439: 1: A synchronization input event resets the Timer x
Page 1439: Bits 9:7 Reserved, must be kept at reset value.
Page 1440: 0: The timer is not re-triggerable: a counter reset is done if the counter is stopped (period elapsed in
Page 1440: 1: The timer is re-triggerable: a counter reset is done whatever the counter state.
Page 1441: Reset value: 0x0000 0000
Page 1441: Bits 31:22 Reserved, must be kept at reset value.
Page 1442: Bit 13 RST: Reset and/or roll-over Interrupt Flag
Page 1442: This bit is set by hardware when the timer x counter is reset or rolls over in continuous mode.
Page 1442: 0: No TIMx counter reset/roll-over interrupt occurred
Page 1442: 1: TIMX counter reset/roll-over interrupt occurred
Page 1442: Bit 12 RSTx2: Output 2 Reset Interrupt Flag
Page 1442: Bit 10 RSTx1: Output 1 Reset Interrupt Flag
Page 1442: This bit is set by hardware when the Tx1 output is reset (goes from active to inactive mode).
Page 1442: 0: No Tx1 output reset interrupt occurred
Page 1442: 1: Tx1 output reset interrupt occurred
Page 1442: 0: No timer x Capture 1 reset interrupt occurred
Page 1442: 1: Timer x output 1 reset interrupt occurred
Page 1442: Bit 5 Reserved, must be kept at reset value.
Page 1443: Reset value: 0x0000 0000
Page 1443: Bits 31:15 Reserved, must be kept at reset value.
Page 1443: Bit 13 RSTC: Reset Interrupt flag Clear
Page 1443: Bit 12 RSTx2C: Output 2 Reset flag Clear
Page 1443: Bit 10 RSTx1C: Output 1 Reset flag Clear
Page 1443: Bit 5 Reserved, must be kept at reset value.
Page 1444: Reset value: 0x0000 0000
Page 1444: Bit 29 RSTDE: Reset/roll-over DMA request Enable
Page 1444: This bit is set and cleared by software to enable/disable DMA requests on timer x counter reset or
Page 1444: 0: Timer x counter reset/roll-over DMA request disabled
Page 1444: 1: Timer x counter reset/roll-over DMA request enabled
Page 1444: Bit 28 RSTx2DE: Output 2 Reset DMA request Enable
Page 1444: Bit 26 RSTx1DE: Output 1 Reset DMA request Enable
Page 1444: This bit is set and cleared by software to enable/disable Tx1 output reset DMA requests.
Page 1444: 0: Tx1 output reset DMA request disabled
Page 1444: 1: Tx1 output reset DMA request enabled
Page 1445: Bit 21 Reserved, must be kept at reset value.
Page 1445: Bit 13 RSTIE: Reset/roll-over Interrupt Enable
Page 1445: This bit is set and cleared by software to enable/disable interrupts on timer x counter reset or roll-
Page 1445: 0: Timer x counter reset/roll-over interrupt disabled
Page 1445: 1: Timer x counter reset/roll-over interrupt enabled
Page 1445: Bit 12 RSTx2IE: Output 2 Reset Interrupt Enable
Page 1445: Bit 10 RSTx1IE: Output 1 Reset Interrupt Enable
Page 1445: This bit is set and cleared by software to enable/disable Tx1 output reset interrupts.
Page 1445: 0: Tx1 output reset interrupts disabled
Page 1445: 1: Tx1 output reset interrupts enabled
Page 1446: Bit 5 Reserved, must be kept at reset value.
Page 1447: Reset value: 0x0000 0000
Page 1447: Bits 31:16 Reserved, must be kept at reset value.
Page 1447: Reset value: 0x0000 FFDF
Page 1447: Bits 31:16 Reserved, must be kept at reset value.
Page 1448: Reset value: 0x0000 0000
Page 1448: Bits31:8 Reserved, must be kept at reset value.
Page 1448: Reset value: 0x0000 0000
Page 1448: Bits 31:16 Reserved, must be kept at reset value.
Page 1449: Reset value: 0x0000 0000
Page 1449: Bits 31:24 Reserved, must be kept at reset value.
Page 1449: Reset value: 0x0000 0000
Page 1449: Bits 31:16 Reserved, must be kept at reset value.
Page 1450: Reset value: 0x0000 0000
Page 1450: Bits 31:16 Reserved, must be kept at reset value.
Page 1450: Reset value: 0x0000 0000
Page 1450: Bits 31:16 Reserved, must be kept at reset value.
Page 1451: Reset value: 0x0000 0000
Page 1451: Bits 31:16 Reserved, must be kept at reset value.
Page 1451: Reset value: 0x0000 0000
Page 1451: Bits 31:16 Reserved, must be kept at reset value.
Page 1452: Reset value: 0x0000 0000
Page 1452: Bits 29:26 Reserved, must be kept at reset value.
Page 1452: Bit 13 Reserved, must be kept at reset value.
Page 1454: Reset value: 0x0000 0000
Page 1455: The master timer counter roll-over in continuous mode, or to the master timer reset in single-shot
Page 1455: Timer A reset event coming solely from software or SYNC input forces the output to its active state.
Page 1455: Note: Other timer reset are not affecting the output when RESYNC=1
Page 1455: This bit forces the output to its active state. This bit can only be set by software and is reset by
Page 1456: 36.5.28       HRTIM Timerx Output1 Reset Register (HRTIM_RSTx1R)
Page 1456: Reset value: 0x0000 0000
Page 1456: Reset value: 0x0000 0000
Page 1457: 36.5.30       HRTIM Timerx Output2 Reset Register (HRTIM_RSTx2R)
Page 1457: Reset value: 0x0000 0000
Page 1458: Reset value: 0x0000 0000
Page 1458: Bits 31:29 Reserved, must be kept at reset value.
Page 1458: Bit 23 Reserved, must be kept at reset value.
Page 1458: Bit 17 Reserved, must be kept at reset value.
Page 1458: Bit 11 Reserved, must be kept at reset value.
Page 1459: Bit 5 Reserved, must be kept at reset value.
Page 1459: 0001: Blanking from counter reset/roll-over to Compare 1
Page 1459: 0010: Blanking from counter reset/roll-over to Compare 2
Page 1459: 0011: Blanking from counter reset/roll-over to Compare 3
Page 1459: 0100: Blanking from counter reset/roll-over to Compare 4
Page 1459: 1101: Windowing from counter reset/roll-over to Compare 2
Page 1459: 1110: Windowing from counter reset/roll-over to Compare 3
Page 1460: Reset value: 0x0000 0000
Page 1460: Bits 31:29 Reserved, must be kept at reset value.
Page 1460: Bit 23 Reserved, must be kept at reset value.
Page 1460: Bit 17 Reserved, must be kept at reset value.
Page 1460: Bit 11 Reserved, must be kept at reset value.
Page 1460: Bit 5 Reserved, must be kept at reset value.
Page 1461: 36.5.33         HRTIM Timerx Reset Register (HRTIM_RSTxR)
Page 1461: HRTIM TimerA Reset Register (HRTIM_RSTAR)
Page 1461: Reset value: 0x0000 0000
Page 1461: Bit 31 Reserved, must be kept at reset value.
Page 1461: The timer A counter is reset upon timer E Compare 4 event.
Page 1461: The timer A counter is reset upon timer E Compare 2 event.
Page 1461: The timer A counter is reset upon timer E Compare 1 event.
Page 1461: The timer A counter is reset upon timer D Compare 4 event.
Page 1461: The timer A counter is reset upon timer D Compare 2 event.
Page 1461: The timer A counter is reset upon timer D Compare 1 event.
Page 1461: The timer A counter is reset upon timer C Compare 4 event.
Page 1461: The timer A counter is reset upon timer C Compare 2 event.
Page 1461: The timer A counter is reset upon timer C Compare 1 event.
Page 1461: The timer A counter is reset upon timer B Compare 4 event.
Page 1461: The timer A counter is reset upon timer B Compare 2 event.
Page 1461: The timer A counter is reset upon timer B Compare 1 event.
Page 1461: The timer A counter is reset upon external event 10.
Page 1461: The timer A counter is reset upon external event 9.
Page 1462: The timer A counter is reset upon external event 8.
Page 1462: The timer A counter is reset upon external event 7.
Page 1462: The timer A counter is reset upon external event 6.
Page 1462: The timer A counter is reset upon external event 5.
Page 1462: The timer A counter is reset upon external event 4.
Page 1462: The timer A counter is reset upon external event 3.
Page 1462: The timer A counter is reset upon external event 2.
Page 1462: The timer A counter is reset upon external event 1.
Page 1462: The timer A counter is reset upon master timer Compare 4 event.
Page 1462: The timer A counter is reset upon master timer Compare 3 event.
Page 1462: The timer A counter is reset upon master timer Compare 2 event.
Page 1462: The timer A counter is reset upon master timer Compare 1 event.
Page 1462: The timer A counter is reset upon master timer period event.
Page 1462: Bit 3 CMP4: Timer A compare 4 reset
Page 1462: The timer A counter is reset upon Timer A Compare 4 event.
Page 1462: Bit 2 CMP2: Timer A compare 2 reset
Page 1462: The timer A counter is reset upon Timer A Compare 2 event.
Page 1462: Bit 1 UPDT: Timer A Update reset
Page 1462: The timer A counter is reset upon update event.
Page 1462: Bit 0 Reserved, must be kept at reset value.
Page 1463: HRTIM TimerB Reset Register (HRTIM_RSTBR)
Page 1463: Reset value: 0x0000 0000
Page 1463: Bits 30:19 differ (reset signals come from TIMA, TIMC, TIMD and TIME)
Page 1463: HRTIM TimerC Reset Register (HRTIM_RSTCR)
Page 1463: Reset value: 0x0000 0000
Page 1463: Bits 30:19 differ (reset signals come from TIMA, TIMB, TIMD and TIME)
Page 1463: HRTIM TimerD Reset Register (HRTIM_RSTDR)
Page 1463: Reset value: 0x0000 0000
Page 1463: Bits 30:19 differ (reset signals come from TIMA, TIMB, TIMC and TIME)
Page 1464: HRTIM Timerx Reset Register (HRTIM_RSTER)
Page 1464: Reset value: 0x0000 0000
Page 1464: Bits 30:19 differ (reset signals come from TIMA, TIMB, TIMC and TIMD)
Page 1464: Reset value: 0x0000 0000
Page 1464: Bits 31:11 Reserved, must be kept at reset value.
Page 1466: Reset value: 0x0000 0000
Page 1467: Reset value: 0x0000 0000
Page 1467: Bit 29 TE1RST: Timer E output 1 Reset
Page 1467: Bit 25 TD1RST: Timer D output 1 Reset
Page 1468: Bit 21 TC1RST: Timer C output 1 Reset
Page 1468: Bit 17 TB1RST: Timer B output 1 Reset
Page 1468: Bit 13 TA1RST: Timer B output 1 Reset
Page 1469: This bit forces the Capture 2 by software. This bit is set only, reset by hardware
Page 1470: Reset value: 0x0000 0000
Page 1470: Bits 31:24 Reserved, must be kept at reset value.
Page 1471: Bits 16:12 Reserved, must be kept at reset value.
Page 1471: are enabled and set/reset by another timer.
Page 1473: Reset value: 0x0000 0000
Page 1473: The FLTLCK bit is write-once. Once it has been set, it cannot be modified till the next system reset.
Page 1473: Bits 30:5 Reserved, must be kept at reset value.
Page 1474: Reset value: 0x0000 0000
Page 1474: Bits 31:28 Reserved, must be kept at reset value.
Page 1474: Bits 15:6 Reserved, must be kept at reset value.
Page 1476: Reset value: 0x0000 0000
Page 1476: Bits 31:14 Reserved, must be kept at reset value.
Page 1476: Bit 13 TERST: Timer E counter software reset
Page 1476: Bit 12 TDRST: Timer D counter software reset
Page 1476: Bit 11 TCRST: Timer C counter software reset
Page 1476: Bit 10 TBRST: Timer B counter software reset
Page 1476: Bit 9 TARST: Timer A counter software reset
Page 1476: Setting this bit resets the TimerA counter.
Page 1476: The bit is automatically reset by hardware.
Page 1476: Bit 8 MRST: Master Counter software reset
Page 1476: Setting this bit resets the Master timer counter.
Page 1476: The bit is automatically reset by hardware.
Page 1476: Bits 7:6 Reserved, must be kept at reset value.
Page 1476: This bit is set by software and automatically reset by hardware. It forces an immediate transfer from
Page 1476: This bit is set by software and automatically reset by hardware. It forces an immediate transfer from
Page 1477: Reset value: 0x0000 0000
Page 1477: Bits 31:18 Reserved, must be kept at reset value.
Page 1477: Bits 16:6 Reserved, must be kept at reset value.
Page 1478: Reset value: 0x0000 0000
Page 1478: Bits 31:18 Reserved, must be kept at reset value.
Page 1478: Bits 16:6 Reserved, must be kept at reset value.
Page 1479: Reset value: 0x0000 0000
Page 1479: Bits 31:18 Reserved, must be kept at reset value.
Page 1479: Bits 16:6 Reserved, must be kept at reset value.
Page 1480: Reset value: 0x0000 0000
Page 1480: Bits 31:10 Reserved, must be kept at reset value.
Page 1481: Reset value: 0x0000 0000
Page 1481: Bits 31:10 Reserved, must be kept at reset value.
Page 1482: Reset value: 0x0000 0000
Page 1482: Bits 31:10 Reserved, must be kept at reset value.
Page 1483: Reset value: 0x0000 0000
Page 1483: Bits 30:22 Reserved, must be kept at reset value.
Page 1483: 1: Timer A counter clock is stopped and the counter is reset
Page 1483: 1: Master Timer counter clock is stopped and the counter is reset
Page 1483: Bits 15:11 Reserved, must be kept at reset value.
Page 1484: 0000: Master timer counter reset/roll-over
Page 1484: 0001: Timer A counter reset/roll-over
Page 1484: 0010: Timer B counter reset/roll-over
Page 1484: 0011: Timer C counter reset/roll-over
Page 1484: 0100: Timer D counter reset/roll-over
Page 1484: 0101: Timer E counter reset/roll-over
Page 1485: Reset value: 0x0000 0000
Page 1485: Bit 23 TERST: Timer E counter reset or roll-over
Page 1485: Bit 19 TDRST: Timer D reset or roll-over
Page 1486: Bit 15 TCRST: Timer C reset or roll-over
Page 1486: Bit 11 TBRST: Timer B reset or roll-over
Page 1486: Bit 7 TARST: Timer A reset or roll-over
Page 1486: The Timer A reset or roll-over event is starting the burst mode operation.
Page 1486: Bit 1 MSTRST: Master reset or roll-over
Page 1486: The master timer reset and roll-over event is starting the burst mode operation.
Page 1486: This bit is set by software and automatically reset by hardware.
Page 1486: This bit is not active if the burst mode is not enabled (BME bit is reset).
Page 1487: Reset value: 0x0000 0000
Page 1487: Bits 31:16 Reserved, must be kept at reset value.
Page 1487: Reset value: 0x0000 0000
Page 1487: Bits 31:16 Reserved, must be kept at reset value.
Page 1488: Reset value: 0x0000 0000
Page 1488: Bits 31:30 Reserved, must be kept at reset value.
Page 1490: Reset value: 0x0000 0000
Page 1490: Bits 31:29 Reserved, must be kept at reset value.
Page 1490: Bit 23 Reserved, must be kept at reset value.
Page 1490: Bit 17 Reserved, must be kept at reset value.
Page 1490: Bit 11 Reserved, must be kept at reset value.
Page 1490: Bit 5 Reserved, must be kept at reset value.
Page 1491: Reset value: 0x0000 0000
Page 1491: Bits 29:28 Reserved, must be kept at reset value.
Page 1491: Bits 23:22 Reserved, must be kept at reset value.
Page 1491: Bits 17:16 Reserved, must be kept at reset value.
Page 1491: Bits 11:10 Reserved, must be kept at reset value.
Page 1492: Bits 4:5 Reserved, must be kept at reset value.
Page 1492: Reset value: 0x0000 0000
Page 1493: Reset value: 0x0000 0000
Page 1494: Reset value: 0x0000 0000
Page 1494: Bit 19 ADC3TBRST: ADC trigger 3 on Timer B Reset and counter roll-over
Page 1495: Bit 14 ADC3TARST: ADC trigger 3 on Timer A Reset and counter roll-over
Page 1495: This bit enables the generation of an ADC Trigger upon Timer A reset and roll-over event, on ADC
Page 1496: Reset value: 0x0000 0000
Page 1496: Bit 31 ADC4TERST: ADC trigger 4 on Timer E Reset and counter roll-over (1)
Page 1496: Bit 27 ADC4TDRST: ADC trigger 4 on Timer D Reset and counter roll-over (1)
Page 1496: Bit 22 ADC4TCRST: ADC trigger 4 on Timer C Reset and counter roll-over (1)
Page 1496: This bit enables the generation of an ADC Trigger upon Timer C reset and roll-over event, on ADC
Page 1498: Reset value: 0x0000 0000
Page 1500: Reset value: 0x0000 0000
Page 1500: Bits 31:26 Reserved, must be kept at reset value.
Page 1500: Bits 23:8 Reserved, must be kept at reset value.
Page 1500: This bit is write-once. Once it has been set, it cannot be modified till the next system reset.
Page 1501: Note: This bitfield can be written only when FLT5E enable bit is reset.
Page 1501: Note: This bitfield can be written only when FLT5E enable bit is reset
Page 1501: Note: This bitfield can be written only when FLT5E enable bit is reset
Page 1502: Reset value: 0x0000 0000
Page 1502: Bits 31:10 Reserved, must be kept at reset value.
Page 1503: Reset value: 0x0000 0000
Page 1503: Bits 31:21 Reserved, must be kept at reset value.
Page 1504: Reset value: 0x0000 0000
Page 1505: Table 317. HRTIM Register map and reset values: Master timer
Page 1505: Reset value     0                0   0              0       0                0                          0        0        0         0         0         0         0                0   0                0   0           0          0               0                   0        0        0         0           0          0
Page 1505: Reset value                                                                                                                                                                                                                                                   0        0        0        0         0           0          0
Page 1505: Reset value                                                                                                                                                                                                                                                   0        0        0        0         0           0          0
Page 1505: Reset value                                                                                    0        0        0        0         0         0         0                                                                                                     0        0        0        0         0           0          0
Page 1505: Reset value                                                                                                                                                       0                0   0                0   0           0          0               0   0      0        0        0        0         0           0          0
Page 1506: Reset value
Page 1506: Reset value
Page 1506: Reset value
Page 1506: Reset value
Page 1506: Reset value
Page 1506: Reset value
Page 1506: Reset value
Page 1506: Table 317. HRTIM Register map and reset values: Master timer (continued)
Page 1507: Reset value
Page 1507: Reset value
Page 1507: Reset value
Page 1507: Reset value
Page 1507: Reset value
Page 1507: Reset value
Page 1507: Reset value
Page 1507: Reset value
Page 1507: Reset value
Page 1507: Reset value
Page 1507: Reset value
Page 1507: Reset value
Page 1507: Reset value
Page 1507: Table 318. HRTIM Register map and reset values: TIMx (x= A..E)
Page 1508: Reset value
Page 1508: Reset value
Page 1508: Reset value
Page 1508: Reset value
Page 1508: Reset value
Page 1508: Reset value
Page 1508: Reset value
Page 1508: Reset value
Page 1508: Reset value
Page 1508: Table 318. HRTIM Register map and reset values: TIMx (x= A..E) (continued)
Page 1509: Reset value
Page 1509: Reset value
Page 1509: Reset value
Page 1509: Reset value
Page 1509: Reset value
Page 1509: Reset value
Page 1509: Reset value
Page 1509: Reset value
Page 1509: Reset value
Page 1509: Table 318. HRTIM Register map and reset values: TIMx (x= A..E) (continued)
Page 1510: Reset value
Page 1510: Reset value
Page 1510: Reset value
Page 1510: Reset value
Page 1510: Reset value
Page 1510: Reset value
Page 1510: Reset value
Page 1510: Reset value
Page 1510: Table 318. HRTIM Register map and reset values: TIMx (x= A..E) (continued)
Page 1511: Reset value
Page 1511: Reset value
Page 1511: Reset value
Page 1511: Reset value
Page 1511: Reset value
Page 1511: Reset value
Page 1511: Reset value
Page 1511: Reset value
Page 1511: Reset value
Page 1511: Reset value
Page 1511: Reset value
Page 1511: Table 319. HRTIM Register map and reset values: Common functions
Page 1512: Reset value
Page 1512: Reset value
Page 1512: Reset value
Page 1512: Reset value
Page 1512: Reset value
Page 1512: Reset value
Page 1512: Reset value
Page 1512: Reset value
Page 1512: Reset value
Page 1512: Table 319. HRTIM Register map and reset values: Common functions (continued)
Page 1513: Reset value
Page 1513: Reset value
Page 1513: Reset value
Page 1513: Reset value
Page 1513: Reset value
Page 1513: Reset value
Page 1513: Reset value
Page 1513: Reset value
Page 1513: Table 319. HRTIM Register map and reset values: Common functions (continued)
Page 1515: Slave       Reset, enable, up/down, count
Page 1531: •       PWM reset input for cycle-by-cycle current regulation (see Section 37.3.7)
Page 1539: is configured in reset mode.
Page 1540: 7.   Configure the slave mode controller in reset mode: write the SMS bits to 0100 in the
Page 1551: software and is reset in case of break or break2 event.
Page 1551: When exiting from reset, the break circuit is disabled and the MOE bit is low. You can enable
Page 1553: LOCK bits can be written only once after an MCU reset.
Page 1560: The timer must be in Slave mode, with the bits SMS[3:0] = ‘1000’ (Combined Reset + trigger
Page 1562: trigger a counter reset.
Page 1564: The slave mode controller is configured in reset mode; the slave input is TI1F_ED. Thus,
Page 1567: can be synchronized in several modes: Reset mode, Gated mode, and Trigger mode.
Page 1567: Slave mode: Reset mode
Page 1567: •       Configure the timer in reset mode by writing SMS=100 in TIMx_SMCR register. Select
Page 1567: The delay between the rising edge on TI1 and the actual reset of the counter is due to the
Page 1567: Figure 399. Control circuit in reset mode
Page 1569: Slave mode: Combined reset + trigger mode
Page 1569: input, and another input can be selected as trigger input (in reset mode, gated mode or
Page 1570: The delay between the rising edge of the ETR signal and the actual reset of the counter is
Page 1571: The timer can generate an ADC triggering event with various internal signals, such as reset,
Page 1572: disabled (as if the MOE bit was reset). The outputs can either be forced to an inactive state
Page 1572: outputs are disabled (as if the MOE bit was reset). The outputs can either be forced to an
Page 1573: Reset value: 0x0000
Page 1573: Bits 15:12 Reserved, must be kept at reset value.
Page 1573: Bit 10 Reserved, must be kept at reset value.
Page 1574: set or if a hardware reset is received from the slave mode controller.
Page 1574: Reset value: 0x0000 0000
Page 1575: Bits 31:24 Reserved, must be kept at reset value.
Page 1575: 0000: Reset - the UG bit from the TIMx_EGR register is used as trigger output (TRGO2). If
Page 1575: the reset is generated by the trigger input (slave mode controller configured in reset mode),
Page 1575: the signal on TRGO2 is delayed compared to the actual reset.
Page 1575: Bit 19 Reserved, must be kept at reset value.
Page 1575: Bit 17 Reserved, must be kept at reset value.
Page 1575: Bit 15 Reserved, must be kept at reset value.
Page 1576: 000: Reset - the UG bit from the TIMx_EGR register is used as trigger output (TRGO). If the
Page 1576: reset is generated by the trigger input (slave mode controller configured in reset mode) then
Page 1576: the signal on TRGO is delayed compared to the actual reset.
Page 1577: Bit 1 Reserved, must be kept at reset value.
Page 1577: Reset value: 0x0000 0000
Page 1577: Bits 31:22 Reserved, must be kept at reset value.
Page 1577: Bits 19:17 Reserved, must be kept at reset value.
Page 1577: modes: reset mode, gated mode and trigger mode. Nevertheless, TRGI must not be
Page 1578: Bit 3 Reserved, must be kept at reset value.
Page 1579: 0100: Reset Mode - Rising edge of the selected trigger input (TRGI) reinitializes the counter
Page 1579: counter stops (but is not reset) as soon as the trigger becomes low. Both start and stop of
Page 1579: reset). Only the start of the counter is controlled.
Page 1579: 1000: Combined reset + trigger mode - Rising edge of the selected trigger input (TRGI)
Page 1579: Reset value: 0x0000
Page 1580: Bit 15 Reserved, must be kept at reset value.
Page 1581: Reset value: 0x0000 0000
Page 1581: Bits 31:18 Reserved, must be kept at reset value.
Page 1581: Bits 15:14 Reserved, must be kept at reset value.
Page 1581: This flag must be reset to re-start PWM operation.
Page 1583: Reset value: 0x0000
Page 1583: Bits 15:9 Reserved, must be kept at reset value.
Page 1584: Reset value: 0x0000 0000
Page 1585: Bits 31:25 Reserved, must be kept at reset value.
Page 1585: Bits 23:17 Reserved, must be kept at reset value.
Page 1587: Bits 31:16 Reserved, must be kept at reset value.
Page 1588: This bit-field defines the ratio of the prescaler acting on CC1 input (IC1). The prescaler is reset as
Page 1588: Reset value: 0x0000 0000
Page 1589: Bits 31:25 Reserved, must be kept at reset value.
Page 1589: Bits 23:17 Reserved, must be kept at reset value.
Page 1589: Bits 31:16 Reserved, must be kept at reset value.
Page 1590: Reset value: 0x0000 0000
Page 1590: Bits 31:22 Reserved, must be kept at reset value.
Page 1590: Bits 19:18 Reserved, must be kept at reset value.
Page 1590: Bit 14 Reserved, must be kept at reset value.
Page 1592: operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation
Page 1592: operations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in
Page 1592: (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted
Page 1594: Reset value: 0x0000 0000
Page 1594: the TIMxCR1 is reset, bit 31 is reserved and read at 0.
Page 1594: Bits 30:16 Reserved, must be kept at reset value.
Page 1594: Reset value: 0x0000
Page 1594: trigger controller when configured in “reset mode”).
Page 1594: Reset value: 0xFFFF
Page 1595: Reset value: 0x0000
Page 1595: Reset value: 0x0000
Page 1596: Reset value: 0x0000
Page 1596: Reset value: 0x0000
Page 1597: Reset value: 0x0000
Page 1597: Reset value: 0x0000 0000
Page 1597: Bits 31:26 Reserved, must be kept at reset value.
Page 1600: Note: The LOCK bits can be written only once after the reset. Once the TIMx_BDTR register
Page 1600: has been written, their content is frozen until the next reset.
Page 1600: Reset value: 0x0000
Page 1600: Bits 15:13 Reserved, must be kept at reset value.
Page 1601: Bits 7:5 Reserved, must be kept at reset value.
Page 1601: Reset value: 0x0000 0000
Page 1602: Reset value: 0x0000 0000
Page 1602: Bits 31:25 Reserved, must be kept at reset value.
Page 1602: Bits 23:17 Reserved, must be kept at reset value.
Page 1602: Bits 9:8 Reserved, must be kept at reset value.
Page 1602: Bits 1:0 Reserved, must be kept at reset value.
Page 1603: Reset value: 0x0000 0000
Page 1603: Bits 28:16 Reserved, must be kept at reset value.
Page 1604: Reset value: 0x0000
Page 1604: Reset value: 0x0000 0001
Page 1604: Bits 31:18 Reserved, must be kept at reset value.
Page 1604: Bits 13:12 Reserved, must be kept at reset value.
Page 1605: Bits 7:3 Reserved, must be kept at reset value.
Page 1606: Reset value: 0x0000 0001
Page 1606: Bits 31:12 Reserved, must be kept at reset value.
Page 1607: Bits 7:3 Reserved, must be kept at reset value.
Page 1607: Reset value: 0x0000 0001
Page 1607: Bits 31:18 Reserved, must be kept at reset value.
Page 1608: Bits 13:12 Reserved, must be kept at reset value.
Page 1608: Bits 7:3 Reserved, must be kept at reset value.
Page 1609: Reset value: 0x0000 0001
Page 1609: Bits 31:12 Reserved, must be kept at reset value.
Page 1610: Bits 7:3 Reserved, must be kept at reset value.
Page 1611: Reset value: 0x0000 0000
Page 1611: Bits 31:28 Reserved, must be kept at reset value.
Page 1611: Bits 23:20 Reserved, must be kept at reset value.
Page 1611: Bits 15:12 Reserved, must be kept at reset value.
Page 1611: Bits 7:4 Reserved, must be kept at reset value.
Page 1611: Reset value: 0x0000 0000
Page 1611: Bits 31:28 Reserved, must be kept at reset value.
Page 1612: Bits 23:20 Reserved, must be kept at reset value.
Page 1612: Bits 15:12 Reserved, must be kept at reset value.
Page 1612: Bits 7:4 Reserved, must be kept at reset value.
Page 1613: Reset value
Page 1613: Reset value
Page 1613: Reset value
Page 1613: Reset value
Page 1613: Reset value
Page 1613: Reset value
Page 1613: Reset value
Page 1613: Reset value
Page 1613: Reset value
Page 1613: Reset value
Page 1613: Reset value
Page 1613: Table 324. TIM1 register map and reset values
Page 1614: Reset value
Page 1614: Reset value
Page 1614: Reset value
Page 1614: Reset value
Page 1614: Reset value
Page 1614: Reset value
Page 1614: Reset value
Page 1614: Reset value
Page 1614: Reset value
Page 1614: Reset value
Page 1614: Reset value
Page 1614: Reset value
Page 1614: Reset value
Page 1614: Table 324. TIM1 register map and reset values (continued)
Page 1615: Reset value
Page 1615: Reset value
Page 1615: Reset value
Page 1615: Reset value
Page 1615: Table 324. TIM1 register map and reset values (continued)
Page 1616: Reset value
Page 1616: Reset value
Page 1616: Reset value
Page 1616: Reset value
Page 1616: Reset value
Page 1616: Reset value
Page 1616: Reset value
Page 1616: Reset value
Page 1616: Reset value
Page 1616: Reset value
Page 1616: Reset value
Page 1616: Reset value
Page 1616: Table 325. TIM8 register map and reset values
Page 1617: Reset value
Page 1617: Reset value
Page 1617: Reset value
Page 1617: Reset value
Page 1617: Reset value
Page 1617: Reset value
Page 1617: Reset value
Page 1617: Reset value
Page 1617: Reset value
Page 1617: Reset value
Page 1617: Reset value
Page 1617: Reset value
Page 1617: Table 325. TIM8 register map and reset values (continued)
Page 1618: Reset value
Page 1618: Reset value
Page 1618: Reset value
Page 1618: Reset value
Page 1618: Table 325. TIM8 register map and reset values (continued)
Page 1620: TRC                  TRGI      controller   Reset, enable, up, count
Page 1640: is configured in reset mode.
Page 1640: 7.   Configure the slave mode controller in reset mode: write the SMS bits to 100 in the
Page 1648: The OCxREF signal for a given channel can be reset by applying a high level on the ETRF
Page 1650: The timer must be in Slave mode, with the bits SMS[3:0] = ‘1000’ (Combined Reset + trigger
Page 1652: external interrupt input and trigger a counter reset.
Page 1654: The TIMx Timers can be synchronized with an external trigger in several modes: Reset
Page 1654: Slave mode: Reset mode
Page 1654: 2.   Configure the timer in reset mode by writing SMS=100 in TIMx_SMCR register. Select
Page 1654: The delay between the rising edge on TI1 and the actual reset of the counter is due to the
Page 1654: Figure 442. Control circuit in reset mode
Page 1656: input, and another input can be selected as trigger input when operating in reset mode,
Page 1657: The delay between the rising edge of the ETR signal and the actual reset of the counter is
Page 1657: one Timer is configured in Master Mode, it can reset, start, stop or clock the counter of
Page 1659: value by resetting both timers before starting TIM3. You can then write any value you want
Page 1659: in the timer counters. The timers can easily be reset by software using the UG bit in the
Page 1659: 5.    Reset TIM3 by writing ‘1 in UG bit (TIM3_EGR register).
Page 1659: 6.    Reset TIM2 by writing ‘1 in UG bit (TIM2_EGR register).
Page 1662: outputs are disabled (as if the MOE bit was reset). The outputs can either be forced to an
Page 1664: Reset value: 0x0000
Page 1664: Bits 15:12 Reserved, must be kept at reset value.
Page 1664: Bit 10 Reserved, must be kept at reset value.
Page 1665: set or if a hardware reset is received from the slave mode controller.
Page 1665: Reset value: 0x0000
Page 1666: Bits 15:8 Reserved, must be kept at reset value.
Page 1666: 000: Reset - the UG bit from the TIMx_EGR register is used as trigger output (TRGO). If the
Page 1666: reset is generated by the trigger input (slave mode controller configured in reset mode) then
Page 1666: the signal on TRGO is delayed compared to the actual reset.
Page 1666: Reserved, must be kept at reset value.
Page 1667: Reset value: 0x0000 0000
Page 1667: Bits 31:22 Reserved, must be kept at reset value.
Page 1667: Bits 19:17 Reserved, must be kept at reset value.
Page 1667: reset mode, gated mode and trigger mode. Nevertheless, TRGI must not be connected to
Page 1669: Bit 3 Reserved, must be kept at reset value.
Page 1669: 0100: Reset Mode - Rising edge of the selected trigger input (TRGI) reinitializes the counter
Page 1669: counter stops (but is not reset) as soon as the trigger becomes low. Both start and stop of
Page 1669: reset). Only the start of the counter is controlled.
Page 1669: 1000: Combined reset + trigger mode - Rising edge of the selected trigger input (TRGI)
Page 1670: Reset value: 0x0000
Page 1670: Bit 15 Reserved, must be kept at reset value.
Page 1670: Bit 13 Reserved, must be kept at reset value.
Page 1671: Bit 7 Reserved, must be kept at reset value.
Page 1671: Bit 5 Reserved, must be kept at reset value.
Page 1671: Reset value: 0x0000
Page 1671: Bits 15:13 Reserved, must be kept at reset value.
Page 1672: Bits 8:7 Reserved, must be kept at reset value.
Page 1672: Bit 5 Reserved, must be kept at reset value.
Page 1672: Reset value: 0x0000
Page 1673: Bits 15:7 Reserved, must be kept at reset value.
Page 1673: Bit 5 Reserved, must be kept at reset value.
Page 1673: Reset value: 0x0000
Page 1677: reset as soon as CC1E=0 (TIMx_CCER register).
Page 1677: Reset value: 0x0000
Page 1679: Reset value: 0x0000
Page 1679: Bit 14 Reserved, must be kept at reset value.
Page 1679: Bit 10 Reserved, must be kept at reset value.
Page 1679: Bit 6 Reserved, must be kept at reset value.
Page 1680: Bit 2 Reserved, must be kept at reset value.
Page 1680: Circuit is sensitive to TIxFP1 rising edge (capture, trigger in reset, external clock or trigger
Page 1680: Circuit is sensitive to TIxFP1 falling edge (capture, trigger in reset, external clock or trigger
Page 1680: Circuit is sensitive to both TIxFP1 rising and falling edges (capture, trigger in reset, external
Page 1680: Reset value: 0x0000 0000
Page 1681: Reset value: 0x0000
Page 1681: trigger controller when configured in “reset mode”).
Page 1681: Reset value: 0xFFFF FFFF
Page 1682: Reset value: 0x0000 0000
Page 1682: Reset value: 0x0000 0000
Page 1683: Reset value: 0x0000 0000
Page 1683: Reset value: 0x0000 0000
Page 1684: Reset value: 0x0000
Page 1684: Bits 15:13 Reserved, must be kept at reset value.
Page 1684: Bits 7:5 Reserved, must be kept at reset value.
Page 1684: Reset value: 0x0000
Page 1685: Reset value: 0x0000
Page 1685: Bits 31:18 Reserved, must be kept at reset value.
Page 1685: Bits 13:0 Reserved, must be kept at reset value.
Page 1685: Reset value: 0x0000
Page 1685: Bits 31:18 Reserved, must be kept at reset value.
Page 1685: Bits 13:0 Reserved, must be kept at reset value.
Page 1686: Reset value: 0x0000
Page 1686: Bits 31:18 Reserved, must be kept at reset value.
Page 1686: Bits 13:0 Reserved, must be kept at reset value.
Page 1686: Reset value: 0x0000
Page 1686: Bits 31:18 Reserved, must be kept at reset value.
Page 1686: Bits 13:0 Reserved, must be kept at reset value.
Page 1687: Reset value: 0x0000 0000
Page 1687: Bits 31:28 Reserved, must be kept at reset value.
Page 1687: Bits 23:20 Reserved, must be kept at reset value.
Page 1687: Bits 15:12 Reserved, must be kept at reset value.
Page 1687: Bits 7:4 Reserved, must be kept at reset value.
Page 1687: Reset value: 0x0000 0000
Page 1688: Bits 31:28 Reserved, must be kept at reset value.
Page 1688: Bits 23:20 Reserved, must be kept at reset value.
Page 1688: Bits 15:12 Reserved, must be kept at reset value.
Page 1688: Bits 7:4 Reserved, must be kept at reset value.
Page 1688: Reset value: 0x0000 0000
Page 1688: Bits 31:28 Reserved, must be kept at reset value.
Page 1688: Bits 23:20 Reserved, must be kept at reset value.
Page 1689: Bits 15:12 Reserved, must be kept at reset value.
Page 1689: Bits 7:4 Reserved, must be kept at reset value.
Page 1689: Reset value: 0x0000 0000
Page 1689: Bits 31:28 Reserved, must be kept at reset value.
Page 1689: Bits 23:20 Reserved, must be kept at reset value.
Page 1689: Bits 15:12 Reserved, must be kept at reset value.
Page 1690: Bits 7:4 Reserved, must be kept at reset value.
Page 1691: Reset value
Page 1691: Reset value
Page 1691: Reset value
Page 1691: Reset value
Page 1691: Reset value
Page 1691: Reset value
Page 1691: Reset value
Page 1691: Reset value
Page 1691: Reset value
Page 1691: Reset value
Page 1691: Reset value
Page 1691: Table 329. TIM2/TIM3/TIM4/TIM5 register map and reset values
Page 1692: Table 329. TIM2/TIM3/TIM4/TIM5 register map and reset values (continued)
Page 1692: Reset value   0                   0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Page 1692: Reset value                                                                                                                                0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Page 1692: Reset value   1                   1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1
Page 1692: Reset value   0                   0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Page 1692: Reset value   0                   0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Page 1692: Reset value   0                   0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Page 1692: Reset value   0                   0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Page 1692: Reset value                                                                                                                                                     0      0      0      0      0                           0      0      0      0      0
Page 1692: Reset value                                                                                                                                0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Page 1692: Reset value                                                                                                                  0      0      0      0
Page 1692: Reset value                                                                                                                  0      0      0      0
Page 1693: Table 329. TIM2/TIM3/TIM4/TIM5 register map and reset values (continued)
Page 1693: Reset value                                                                                                     0    0   0      0
Page 1693: Reset value                                                                                                     0    0   0      0
Page 1693: Reset value                               0      0      0      0                                  0      0      0    0                               0      0      0      0                                  0      0      0      0
Page 1693: Reset value                               0      0      0      0                                  0      0      0    0                               0      0      0      0                                  0      0      0      0
Page 1693: Reset value                               0      0      0      0                                  0      0      0    0                               0      0      0      0                                  0      0      0      0
Page 1693: Reset value                               0      0      0      0                                  0      0      0    0                               0      0      0      0                                  0      0      0      0
Page 1695: ITR2                                                    controller Reset, enable, up, count
Page 1707: is configured in reset mode.
Page 1708: 7.   Configure the slave mode controller in reset mode: write the SMS bits to ‘100’ in the
Page 1714: The timer must be in Slave mode, with the bits SMS[3:0] = ‘1000’ (Combined Reset + trigger
Page 1715: The TIM12 timer can be synchronized with an external trigger in several modes: Reset
Page 1715: Slave mode: Reset mode
Page 1716: 2.   Configure the timer in reset mode by writing SMS=’100’ in TIMx_SMCR register. Select
Page 1716: The delay between the rising edge on TI1 and the actual reset of the counter is due to the
Page 1716: Figure 475. Control circuit in reset mode
Page 1718: 39.3.16     Slave mode – combined reset + trigger mode
Page 1719: Reset value: 0x0000
Page 1719: Bits 15:12 Reserved, must be kept at reset value.
Page 1719: Bit 10 Reserved, must be kept at reset value.
Page 1719: Bits 6:4 Reserved, must be kept at reset value.
Page 1720: Reset value: 0x0000
Page 1721: Bits 15:8 Reserved, must be kept at reset value.
Page 1721: 000: Reset - the UG bit from the TIMx_EGR register is used as trigger output (TRGO). If the
Page 1721: reset is generated by the trigger input (slave mode controller configured in reset mode)
Page 1721: then the signal on TRGO is delayed compared to the actual reset.
Page 1721: Bits 3:0 Reserved, must be kept at reset value.
Page 1721: Reset value: 0x0000 0000
Page 1721: Bits 31:22 Reserved, must be kept at reset value.
Page 1721: Bits 19:17 Reserved, must be kept at reset value.
Page 1721: Bits 15:8 Reserved, must be kept at reset value.
Page 1722: Bit 3 Reserved, must be kept at reset value.
Page 1722: 0100: Reset Mode - Rising edge of the selected trigger input (TRGI) reinitializes the counter
Page 1722: counter stops (but is not reset) as soon as the trigger becomes low. Both start and stop of
Page 1722: reset). Only the start of the counter is controlled.
Page 1722: 1000: Combined reset + trigger mode - Rising edge of the selected trigger input (TRGI)
Page 1723: Reset value: 0x0000
Page 1723: Bits 15:7       Reserved, must be kept at reset value.
Page 1723: Bits 5:3   Reserved, must be kept at reset value.
Page 1723: Reset value: 0x0000
Page 1723: Bits 15:11       Reserved, must be kept at reset value.
Page 1723: Bits 8:7   Reserved, must be kept at reset value.
Page 1724: Bits 5:3   Reserved, must be kept at reset value.
Page 1724: Reset value: 0x0000
Page 1724: Bits 15:7 Reserved, must be kept at reset value.
Page 1724: Bits 5:3 Reserved, must be kept at reset value.
Page 1725: Reset value: 0x0000
Page 1725: Bit 15      Reserved, must be kept at reset value.
Page 1726: Bit 7   Reserved, must be kept at reset value.
Page 1728: The prescaler is reset as soon as CC1E=’0’ (TIMx_CCER register).
Page 1729: Reset value: 0x0000
Page 1729: Bits 15:8 Reserved, must be kept at reset value.
Page 1729: Bit 6 Reserved, must be kept at reset value.
Page 1729: Bit 2 Reserved, must be kept at reset value.
Page 1729: Circuit is sensitive to TIxFP1 rising edge (capture, trigger in reset, external clock or trigger
Page 1729: Circuit is sensitive to TIxFP1 falling edge (capture, trigger in reset, external clock or trigger
Page 1729: Circuit is sensitive to both TIxFP1 rising and falling edges (capture, trigger in reset, external
Page 1730: Reset value: 0x0000 0000
Page 1730: Bits 30:16 Reserved, must be kept at reset value.
Page 1730: Reset value: 0x0000
Page 1730: trigger controller when configured in “reset mode”).
Page 1731: Reset value: 0xFFFF
Page 1731: Reset value: 0x0000
Page 1731: Reset value: 0x0000
Page 1732: Reset value: 0x0000
Page 1732: Bits 15:12 Reserved, must be kept at reset value.
Page 1732: Bits 7:4 Reserved, must be kept at reset value.
Page 1733: Reset value
Page 1733: Reset value
Page 1733: Reset value
Page 1733: Reset value
Page 1733: Reset value
Page 1733: Reset value
Page 1733: Reset value
Page 1733: Reset value
Page 1733: Reset value
Page 1733: Reset value
Page 1733: Reset value
Page 1733: Table 332. TIM12 register map and reset values
Page 1734: Table 332. TIM12 register map and reset values (continued)
Page 1734: Reset value                                                                                                                    0      0      0      0     0   0   0     0    0      0      0      0     0    0   0   0
Page 1734: Reset value                                                                                                                    0      0      0      0     0   0   0     0    0      0      0      0     0    0   0   0
Page 1734: Reset value                                                                                                                    0      0      0      0     0   0   0     0    0      0      0      0     0    0   0   0
Page 1734: Reset value                                                                                                                                               0   0   0     0                               0    0   0   0
Page 1735: Reset value: 0x0000
Page 1735: Bits 15:12 Reserved, must be kept at reset value.
Page 1735: Bit 10 Reserved, must be kept at reset value.
Page 1735: Bits 6:4 Reserved, must be kept at reset value.
Page 1736: Reset value: 0x0000
Page 1736: Bits 15:2    Reserved, must be kept at reset value.
Page 1736: Reset value: 0x0000
Page 1737: Bits 15:10       Reserved, must be kept at reset value.
Page 1737: Bits 8:2   Reserved, must be kept at reset value.
Page 1737: Reset value: 0x0000
Page 1738: Bits 15:2 Reserved, must be kept at reset value.
Page 1738: Reset value: 0x0000
Page 1739: Bits 15:7   Reserved, must be kept at reset value.
Page 1740: Bits 15:8      Reserved, must be kept at reset value.
Page 1740: The prescaler is reset as soon as CC1E=’0’ (TIMx_CCER register).
Page 1740: Reset value: 0x0000
Page 1740: Bits 15:4 Reserved, must be kept at reset value.
Page 1741: Bit 2 Reserved, must be kept at reset value.
Page 1741: Reset value: 0x0000 0000
Page 1742: Bits 30:16 Reserved, must be kept at reset value.
Page 1742: Reset value: 0x0000
Page 1742: controller when configured in “reset mode”).
Page 1742: Reset value: 0xFFFF
Page 1742: Reset value: 0x0000
Page 1743: Reset value: 0x0000
Page 1743: Bits 15:4 Reserved, must be kept at reset value.
Page 1743: Reset value: 0x0000
Page 1743: Bits 15:4 Reserved, must be kept at reset value.
Page 1744: Reset value
Page 1744: Reset value
Page 1744: Reset value
Page 1744: Reset value
Page 1744: Reset value
Page 1744: Reset value
Page 1744: Reset value
Page 1744: Reset value
Page 1744: Reset value
Page 1744: Reset value
Page 1744: Table 334. TIM13/TIM14 register map and reset values
Page 1745: Table 334. TIM13/TIM14 register map and reset values (continued)
Page 1745: Reset value                                                                                                                    0      0      0      0      0      0      0      0      0      0      0      0     0   0   0   0
Page 1745: Reset value                                                                                                                                                                                                       0   0   0   0
Page 1745: Reset value                                                                                                                                                                                                       0   0   0   0
Page 1746: •   Break input to put the timer’s output signals in the reset state or a known state
Page 1747: •   Break input to put the timer’s output signals in the reset state or a known state
Page 1748: ITR2                                                                    controller   Reset, enable, up, count
Page 1763: is configured in reset mode.
Page 1763: 7.   Configure the slave mode controller in reset mode: write the SMS bits to 100 in the
Page 1770: and is reset in case of break or break2 event.
Page 1770: When exiting from reset, the break circuit is disabled and the MOE bit is low. The break
Page 1772: –    The outputs are first put in reset state inactive state (depending on the polarity).
Page 1772: page 1820. The LOCK bits can be written only once after an MCU reset.
Page 1775: The timer must be in Slave mode, with the bits SMS[3:0] = ‘1000’ (Combined Reset + trigger
Page 1778: The TIM15 timer can be synchronized with an external trigger in several modes: Reset
Page 1778: Slave mode: Reset mode
Page 1778: 2.   Configure the timer in reset mode by writing SMS=100 in TIMx_SMCR register. Select
Page 1778: The delay between the rising edge on TI1 and the actual reset of the counter is due to the
Page 1778: Figure 508. Control circuit in reset mode
Page 1780: 40.4.19     Slave mode – combined reset + trigger mode
Page 1782: outputs are disabled (as if the MOE bit was reset). The outputs can either be forced to an
Page 1783: Reset value: 0x0000
Page 1783: Bits 15:12 Reserved, must be kept at reset value.
Page 1783: Bit 10 Reserved, must be kept at reset value.
Page 1783: Bits 6:4 Reserved, must be kept at reset value.
Page 1784: set or if a hardware reset is received from the slave mode controller.
Page 1784: Reset value: 0x0000
Page 1784: Bits 15:11 Reserved, must be kept at reset value.
Page 1785: 000: Reset - the UG bit from the TIMx_EGR register is used as trigger output (TRGO). If the
Page 1785: reset is generated by the trigger input (slave mode controller configured in reset mode) then
Page 1785: the signal on TRGO is delayed compared to the actual reset.
Page 1785: Bit 1 Reserved, must be kept at reset value.
Page 1786: Reset value: 0x0000 0000
Page 1786: Bits 31:22 Reserved, must be kept at reset value.
Page 1786: Bits 19:17 Reserved, must be kept at reset value.
Page 1786: Bits 15:8 Reserved, must be kept at reset value.
Page 1786: Bit 3 Reserved, must be kept at reset value.
Page 1787: 0100: Reset Mode - Rising edge of the selected trigger input (TRGI) reinitializes the counter
Page 1787: counter stops (but is not reset) as soon as the trigger becomes low. Both start and stop of
Page 1787: reset). Only the start of the counter is controlled.
Page 1787: 1000: Combined reset + trigger mode - Rising edge of the selected trigger input (TRGI)
Page 1787: Reset value: 0x0000
Page 1787: Bit 15 Reserved, must be kept at reset value.
Page 1788: Bits 12:11 Reserved, must be kept at reset value.
Page 1788: Bits 4:3 Reserved, must be kept at reset value.
Page 1788: Reset value: 0x0000
Page 1789: Bits 15:11 Reserved, must be kept at reset value.
Page 1789: Bit 8 Reserved, must be kept at reset value.
Page 1789: Bits 4:3 Reserved, must be kept at reset value.
Page 1790: Reset value: 0x0000
Page 1790: Bits 15:8 Reserved, must be kept at reset value.
Page 1791: Bits 4:3 Reserved, must be kept at reset value.
Page 1791: Reset value: 0x0000 0000
Page 1795: This bit-field defines the ratio of the prescaler acting on CC1 input (IC1). The prescaler is reset as
Page 1795: Reset value: 0x0000
Page 1795: Bits 15:8 Reserved, must be kept at reset value.
Page 1795: Bit 6 Reserved, must be kept at reset value.
Page 1796: operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation
Page 1796: operations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in
Page 1796: (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted
Page 1798: Reset value: 0x0000 0000
Page 1798: Bits 30:16 Reserved, must be kept at reset value.
Page 1798: Reset value: 0x0000
Page 1798: trigger controller when configured in “reset mode”).
Page 1798: Reset value: 0xFFFF
Page 1799: Reset value: 0x0000
Page 1799: Bits 15:8 Reserved, must be kept at reset value.
Page 1799: Reset value: 0x0000
Page 1800: Reset value: 0x0000
Page 1800: Reset value: 0x0000 0000
Page 1801: Bits 31:20 Reserved, must be kept at reset value.
Page 1802: Note: The LOCK bits can be written only once after the reset. Once the TIMx_BDTR register
Page 1802: has been written, their content is frozen until the next reset.
Page 1803: Reset value: 0x0000
Page 1803: Bits 15:13 Reserved, must be kept at reset value.
Page 1803: Bits 7:5 Reserved, must be kept at reset value.
Page 1803: Reset value: 0x0000
Page 1804: Reset value: 0x0000 0001
Page 1804: Bits 31:12 Reserved, must be kept at reset value.
Page 1804: Bits 7:3 Reserved, must be kept at reset value.
Page 1805: Reset value: 0x0000 0000
Page 1805: Bits 31:12 Reserved, must be kept at reset value.
Page 1805: Bits 7:4 Reserved, must be kept at reset value.
Page 1806: Reset value
Page 1806: Reset value
Page 1806: Reset value
Page 1806: Reset value
Page 1806: Reset value
Page 1806: Reset value
Page 1806: Reset value
Page 1806: Reset value
Page 1806: Reset value
Page 1806: Table 337. TIM15 register map and reset values
Page 1807: Reset value
Page 1807: Reset value
Page 1807: Reset value
Page 1807: Reset value
Page 1807: Reset value
Page 1807: Reset value
Page 1807: Reset value
Page 1807: Reset value
Page 1807: Reset value
Page 1807: Reset value
Page 1807: Reset value
Page 1807: Table 337. TIM15 register map and reset values (continued)
Page 1808: Reset value: 0x0000
Page 1808: Bits 15:12 Reserved, must be kept at reset value.
Page 1808: Bit 10 Reserved, must be kept at reset value.
Page 1808: Bits 6:4 Reserved, must be kept at reset value.
Page 1809: set or if a hardware reset is received from the slave mode controller.
Page 1809: Reset value: 0x0000
Page 1809: Bits 15:10 Reserved, must be kept at reset value.
Page 1809: Bits 7:4 Reserved, must be kept at reset value.
Page 1809: Bit 1 Reserved, must be kept at reset value.
Page 1810: Reset value: 0x0000
Page 1810: Bits 15:14 Reserved, must be kept at reset value.
Page 1810: Bits 12:10 Reserved, must be kept at reset value.
Page 1810: Bit 6 Reserved, must be kept at reset value.
Page 1810: Bits 4:2 Reserved, must be kept at reset value.
Page 1811: Reset value: 0x0000
Page 1811: Bits 15:10 Reserved, must be kept at reset value.
Page 1811: Bit 8 Reserved, must be kept at reset value.
Page 1811: Bit 6 Reserved, must be kept at reset value.
Page 1811: Bits 4:2 Reserved, must be kept at reset value.
Page 1812: Reset value: 0x0000
Page 1812: Bits 15:8 Reserved, must be kept at reset value.
Page 1812: Bit 6 Reserved, must be kept at reset value.
Page 1812: Bits 4:2 Reserved, must be kept at reset value.
Page 1813: Reset value: 0x0000 0000
Page 1815: Bits 31:8 Reserved, must be kept at reset value.
Page 1815: The prescaler is reset as soon as CC1E=’0’ (TIMx_CCER register).
Page 1815: Reset value: 0x0000
Page 1816: Bits 15:4 Reserved, must be kept at reset value.
Page 1816: trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger
Page 1816: operations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in
Page 1816: (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted
Page 1817: Reset value: 0x0000 0000
Page 1818: TIMx_CR1 is reset, bit 31 is reserved and read as 0.
Page 1818: Bits 30:16 Reserved, must be kept at reset value.
Page 1818: Reset value: 0x0000
Page 1818: trigger controller when configured in “reset mode”).
Page 1818: Reset value: 0xFFFF
Page 1819: Reset value: 0x0000
Page 1819: Bits 15:8 Reserved, must be kept at reset value.
Page 1819: Reset value: 0x0000
Page 1820: Reset value: 0x0000 0000
Page 1820: Bits 31:20 Reserved, must be kept at reset value.
Page 1822: Note: The LOCK bits can be written only once after the reset. Once the TIMx_BDTR register
Page 1822: has been written, their content is frozen until the next reset.
Page 1822: Reset value: 0x0000
Page 1823: Bits 15:13 Reserved, must be kept at reset value.
Page 1823: Bits 7:5 Reserved, must be kept at reset value.
Page 1823: Reset value: 0x0000
Page 1824: Reset value: 0x0000 0001
Page 1824: Bits 31:12 Reserved, must be kept at reset value.
Page 1824: Bits 7:3 Reserved, must be kept at reset value.
Page 1825: Reset value: 0x0000 0000
Page 1825: Bits 31:4 Reserved, must be kept at reset value.
Page 1826: Reset value: 0x0000 0001
Page 1826: Bits 31:12 Reserved, must be kept at reset value.
Page 1826: Bits 7:3 Reserved, must be kept at reset value.
Page 1827: Reset value: 0x0000 0000
Page 1827: Bits 31:4 Reserved, must be kept at reset value.
Page 1828: Reset value
Page 1828: Reset value
Page 1828: Reset value
Page 1828: Reset value
Page 1828: Reset value
Page 1828: Reset value
Page 1828: Reset value
Page 1828: Reset value
Page 1828: Reset value
Page 1828: Reset value
Page 1828: Reset value
Page 1828: Table 339. TIM16/TIM17 register map and reset values
Page 1829: Reset value
Page 1829: Reset value
Page 1829: Reset value
Page 1829: Reset value
Page 1829: Reset value
Page 1829: Reset value
Page 1829: Reset value
Page 1829: Reset value
Page 1829: Reset value
Page 1829: Table 339. TIM16/TIM17 register map and reset values (continued)
Page 1830: Reset, enable, Count
Page 1837: Reset value: 0x0000
Page 1837: Bits 15:12 Reserved, must be kept at reset value.
Page 1837: Bits 10:8 Reserved, must be kept at reset value.
Page 1838: Bits 6:4 Reserved, must be kept at reset value.
Page 1838: a hardware reset is received from the slave mode controller.
Page 1839: Reset value: 0x0000
Page 1839: Bits 15:7 Reserved, must be kept at reset value.
Page 1839: 000: Reset - the UG bit from the TIMx_EGR register is used as a trigger output (TRGO). If
Page 1839: reset is generated by the trigger input (slave mode controller configured in reset mode) then
Page 1839: the signal on TRGO is delayed compared to the actual reset.
Page 1839: Bits 3:0 Reserved, must be kept at reset value.
Page 1839: Reset value: 0x0000
Page 1839: Bits 15:9 Reserved, must be kept at reset value.
Page 1839: Bits 7:1 Reserved, must be kept at reset value.
Page 1840: Reset value: 0x0000
Page 1840: Bits 15:1 Reserved, must be kept at reset value.
Page 1840: Reset value: 0x0000
Page 1840: Bits 15:1 Reserved, must be kept at reset value.
Page 1840: Reset value: 0x0000 0000
Page 1841: TIMx_CR1 is reset, bit 31 is reserved and read as 0.
Page 1841: Bits 30:16 Reserved, must be kept at reset value.
Page 1841: Reset value: 0x0000
Page 1841: trigger controller when configured in “reset mode”).
Page 1841: Reset value: 0xFFFF
Page 1842: Reset value
Page 1842: Reset value
Page 1842: Reset value
Page 1842: Reset value
Page 1842: Reset value
Page 1842: Reset value
Page 1842: Reset value
Page 1842: Reset value
Page 1842: Table 340. TIM6/TIM7 register map and reset values
Page 1849: 42.4.4   LPTIM reset and clocks
Page 1849: clock signal which can be chosen among APB, LSI, LSE or HSI sources through the Reset
Page 1853: The detection of an active edge on one selected trigger input can be used to reset the
Page 1853: The first trigger event will start the timer, any successive trigger event will reset the counter
Page 1853: The first trigger event will start the timer, any successive trigger event will reset the counter
Page 1853: exceeds the compare value in LPTIM_CMP. The LPTIM output is reset as soon as a
Page 1853: the first pulse, then the output is permanently reset
Page 1854: •     Resetting the WAVE bit to ‘0’ forces the LPTIM to generate either a PWM waveform or
Page 1854: •     When the PRELOAD bit is reset to ‘0’, the LPTIM_ARR and the LPTIM_CMP registers
Page 1856: 42.4.14     Timer counter reset
Page 1856: In order to reset the content of LPTIM_CNT register to zero, two reset mechanisms are
Page 1856: •   The synchronous reset mechanism: the synchronous reset is controlled by the
Page 1856: the reset signal is propagated in the LPTIM kernel clock domain. So it is important to
Page 1856: note that a few clock pulses of the LPTIM kernel logic will elapse before the reset is
Page 1856: the time when the reset is trigger and it become effective. Since the COUNTRST bit is
Page 1856: reset signal issued by the APB clock domain when writing '1' to the COUNTRST bit.
Page 1856: •   The asynchronous reset mechanism: the asynchronous reset is controlled by the
Page 1856: access to the LPTIM_CNT register will reset its content to zero. Asynchronous reset
Page 1856: example when LPTIM Input1 is used as external clock source, the asynchronous reset
Page 1856: when asynchronous reset is enabled there is no possibility to read twice the
Page 1856: two reset mechanisms from being used simultaneously. So
Page 1857: be maintained to its reset value which is equal to ‘0’. Also, the prescaler division ratio must
Page 1857: be equal to its reset value which is 1 (PRESC[2:0] bits must be ‘000’).
Page 1859: Reset value: 0x0000 0000
Page 1860: Bits 31:22 Reserved, must be kept at reset value.
Page 1860: Bit 21 Reserved, must be kept at reset value.
Page 1860: Bit 20 Reserved, must be kept at reset value.
Page 1860: Bit 19 Reserved, must be kept at reset value.
Page 1860: Bits 18:16 Reserved, must be kept at reset value.
Page 1860: Bit 15 Reserved, must be kept at reset value.
Page 1860: Bit 14 Reserved, must be kept at reset value.
Page 1860: Bit 13 Reserved, must be kept at reset value.
Page 1860: Bit 12 Reserved, must be kept at reset value.
Page 1860: Bit 11 Reserved, must be kept at reset value.
Page 1860: Bit 10 Reserved, must be kept at reset value.
Page 1860: Bit 9 Reserved, must be kept at reset value.
Page 1860: Bits 8:7 Reserved, must be kept at reset value.
Page 1861: Reset value: 0x0000 0000
Page 1861: Bits 31:22 Reserved, must be kept at reset value.
Page 1861: Bit 21 Reserved, must be kept at reset value.
Page 1861: Bit 20 Reserved, must be kept at reset value.
Page 1861: Bit 19 Reserved, must be kept at reset value.
Page 1861: Bits 18:16 Reserved, must be kept at reset value.
Page 1861: Bit 15 Reserved, must be kept at reset value.
Page 1861: Bit 14 Reserved, must be kept at reset value.
Page 1861: Bit 13 Reserved, must be kept at reset value.
Page 1861: Bit 12 Reserved, must be kept at reset value.
Page 1861: Bit 11 Reserved, must be kept at reset value.
Page 1861: Bit 10 Reserved, must be kept at reset value.
Page 1861: Bit 9 Reserved, must be kept at reset value.
Page 1861: Bits 8:7 Reserved, must be kept at reset value.
Page 1862: Reset value: 0x0000 0000
Page 1862: Bits 31:28 Reserved, must be kept at reset value.
Page 1862: Bit 27 Reserved, must be kept at reset value.
Page 1862: Bit 26 Reserved, must be kept at reset value.
Page 1862: Bit 25 Reserved, must be kept at reset value.
Page 1862: Bit 24 Reserved, must be kept at reset value.
Page 1862: Bit 23 Reserved, must be kept at reset value.
Page 1862: Bit 22 Reserved, must be kept at reset value.
Page 1862: Bit 21 Reserved, must be kept at reset value.
Page 1862: Bit 20 Reserved, must be kept at reset value.
Page 1862: Bit 19 Reserved, must be kept at reset value.
Page 1862: Bits 18:17 Reserved, must be kept at reset value.
Page 1862: Bit 16 Reserved, must be kept at reset value.
Page 1862: Bit 15 Reserved, must be kept at reset value.
Page 1862: Bit 14 Reserved, must be kept at reset value.
Page 1862: Bit 13 Reserved, must be kept at reset value.
Page 1862: Bit 12 Reserved, must be kept at reset value.
Page 1862: Bit 11 Reserved, must be kept at reset value.
Page 1862: Bit 10 Reserved, must be kept at reset value.
Page 1862: Bit 9 Reserved, must be kept at reset value.
Page 1862: Bits 8:7 Reserved, must be kept at reset value.
Page 1863: Caution: The LPTIM_IER register must only be modified when the LPTIM is disabled (ENABLE bit reset to ‘0’)
Page 1863: Reset value: 0x0000 0000
Page 1863: Bits 31:30 Reserved, must be kept at reset value.
Page 1863: Bit 29 Reserved, must be kept at reset value.
Page 1863: Bits 28:25 Reserved, must be kept at reset value.
Page 1864: 1: A trigger event arriving when the timer is already started will reset and restart the counter
Page 1864: Bit 16 Reserved, must be kept at reset value.
Page 1864: Bit 12 Reserved, must be kept at reset value.
Page 1865: Bit 8 Reserved, must be kept at reset value.
Page 1865: Bit 5 Reserved, must be kept at reset value.
Page 1866: reset to ‘0’).
Page 1866: Reset value: 0x0000 0000
Page 1867: Bits 31:5 Reserved, must be kept at reset value.
Page 1867: Bit 4 RSTARE: Reset after read enable
Page 1867: register will asynchronously reset LPTIM_CNT register content.
Page 1867: return 0 even if the "Reset after read" function is enabled (due to the fact that this bitfield
Page 1867: has previously been written to 1). To turn off the "Reset after read" or to make sure that it
Page 1867: has already been turned off, this bit should be reset (by programming it to 0) even if it
Page 1867: Bit 3 COUNTRST: Counter reset
Page 1867: reset of the LPTIM_CNT counter register. Due to the synchronous nature of this reset, it only takes
Page 1867: This bit can be set only when the LPTIM is enabled. It will be automatically reset by hardware.
Page 1867: This bit can only be set when the LPTIM is enabled. It will be automatically reset by hardware.
Page 1868: Reset value: 0x0000 0000
Page 1868: Bits 31:16 Reserved, must be kept at reset value.
Page 1868: Reset value: 0x0000 0001
Page 1868: Bits 31:16 Reserved, must be kept at reset value.
Page 1869: Reset value: 0x0000 0000
Page 1869: Bits 31:16 Reserved, must be kept at reset value.
Page 1869: Reset value: 0x0000 0000
Page 1869: Bits 31:6 Reserved, must be kept at reset value.
Page 1869: Bits 3:2 Reserved, must be kept at reset value.
Page 1870: bit reset to ‘0’).
Page 1870: Reset value: 0x0000 0000
Page 1870: Bits 31:2 Reserved, must be kept at reset value.
Page 1870: bit reset to ‘0’).
Page 1871: Reset value
Page 1871: Reset value
Page 1871: Reset value
Page 1871: Reset value
Page 1871: Reset value
Page 1871: Reset value
Page 1871: Reset value
Page 1871: Reset value
Page 1871: Reset value
Page 1871: Table 358. LPTIM register map and reset values
Page 1872: Table 358. LPTIM register map and reset values (continued)
Page 1872: Reset value                                                                   0 0
Page 1873: generates a reset on expiry of a programmed time period, unless the program refreshes the
Page 1873: contents of the downcounter before the T6 bit becomes cleared. A reset is also generated if
Page 1873: •   Conditional reset
Page 1873: –    Reset (if watchdog activated) when the downcounter value becomes lower than
Page 1873: –    Reset (if watchdog activated) if the downcounter is reloaded outside the window
Page 1873: initiates a reset. If the software reloads the counter while the counter is greater than the
Page 1873: value stored in the window register, then a reset is generated.
Page 1873: normal operation to prevent a reset. This operation must occur only when the counter value
Page 1874: wwdg_out_rst                   Digital output            WWDG reset signal output
Page 1874: The watchdog is always disabled after a reset. It is enabled by setting the WDGA bit in the
Page 1874: WWDG_CR register, then it cannot be disabled again except by a reset.
Page 1874: the watchdog is enabled, the T6 bit must be set to prevent generating an immediate reset.
Page 1874: watchdog produces a reset. The timing varies between a minimum and a maximum value
Page 1874: To prevent a reset, the downcounter must be reloaded when its value is lower than the
Page 1875: Note:    The T6 bit can be used to generate a software reset (the WDGA bit is set and the T6 bit is
Page 1875: must be performed before the actual reset is generated. The EWI interrupt is enabled by
Page 1875: resetting the device.
Page 1875: and/or system recovery/graceful degradation, without generating a WWDG reset. In this
Page 1875: avoid the WWDG reset, then trigger the required actions.
Page 1875: the WWDG reset is eventually generated.
Page 1875: T6 bit to avoid generating an immediate reset.
Page 1877: Reset value: 0x0000 007F
Page 1877: Bits 31:8 Reserved, must be kept at reset value.
Page 1877: This bit is set by software and only cleared by hardware after a reset. When WDGA = 1, the
Page 1877: watchdog can generate a reset.
Page 1877: (4096 x 2WDGTB[2:0]) PCLK cycles. A reset is produced when it is decremented from 0x40 to
Page 1877: Reset value: 0x0000 007F
Page 1878: Bits 31:14 Reserved, must be kept at reset value.
Page 1878: Bit 10 Reserved, must be kept at reset value.
Page 1878: only cleared by hardware after a reset.
Page 1878: Bits 8:7 Reserved, must be kept at reset value.
Page 1878: Reset value: 0x0000 0000
Page 1878: Bits 31:1 Reserved, must be kept at reset value.
Page 1879: The following table gives the WWDG register map and reset values.
Page 1879: Table 360. WWDG register map and reset values
Page 1879: Reset value                                                                                                                                                                            0      1      1      1       1      1      1      1
Page 1879: Reset value                                                                                                                                  0      0      0             0                    1      1      1       1      1      1      1
Page 1879: Reset value                                                                                                                                                                                                                              0
Page 1880: detects and solves malfunctions due to software failure, and triggers system reset when the
Page 1880: •     Conditional Reset
Page 1880: –         Reset (if watchdog activated) when the downcounter value becomes lower than
Page 1880: –         Reset (if watchdog activated) if the downcounter is reloaded outside the window
Page 1881: register (IWDG_KR), the counter starts counting down from the reset value of 0xFFF. When
Page 1881: it reaches the end of count value (0x000) a reset signal is generated (IWDG reset).
Page 1881: IWDG_RLR value is reloaded in the counter and the watchdog reset is prevented.
Page 1881: iwdg1_out_rst                    IWDG1 reset signal output
Page 1881: Window register (IWDG_WINR), then a reset is provided.
Page 1881: As soon as the window value is changed, a reload operation is performed in order to reset
Page 1882: is automatically enabled at power-on, and generates a reset unless the Key register
Page 1883: Reset value: 0x0000 0000 (reset by Standby mode)
Page 1883: Bits 31:16 Reserved, must be kept at reset value.
Page 1883: otherwise the watchdog generates a reset when the counter reaches 0.
Page 1884: Reset value: 0x0000 0000
Page 1884: Bits 31:3 Reserved, must be kept at reset value.
Page 1884: Status register (IWDG_SR) must be reset in order to be able to change the prescaler divider.
Page 1884: register (IWDG_SR) is reset.
Page 1885: Reset value: 0x0000 0FFF (reset by Standby mode)
Page 1885: Bits 31:12 Reserved, must be kept at reset value.
Page 1885: The RVU bit in the Status register (IWDG_SR) must be reset to be able to change the reload
Page 1885: register (IWDG_SR) is reset.
Page 1886: Reset value: 0x0000 0000 (not reset by Standby mode)
Page 1886: Bits 31:3 Reserved, must be kept at reset value.
Page 1886: This bit is set by hardware to indicate that an update of the window value is ongoing. It is reset
Page 1886: Window value can be updated only when WVU bit is reset.
Page 1886: This bit is set by hardware to indicate that an update of the reload value is ongoing. It is reset
Page 1886: Reload value can be updated only when RVU bit is reset.
Page 1886: reset by hardware when the prescaler update operation is completed in the VDD voltage
Page 1886: Prescaler value can be updated only when PVU bit is reset.
Page 1886: wait until RVU bit is reset before changing the reload value, to wait until PVU bit is reset
Page 1886: before changing the prescaler value, and to wait until WVU bit is reset before changing the
Page 1886: necessary to wait until RVU or PVU or WVU is reset before continuing code execution
Page 1887: Reset value: 0x0000 0FFF (reset by Standby mode)
Page 1887: Bits 31:12 Reserved, must be kept at reset value.
Page 1887: To prevent a reset, the downcounter must be reloaded when its value is lower than the window
Page 1887: The WVU bit in the Status register (IWDG_SR) must be reset in order to be able to change the
Page 1887: is reset.
Page 1888: Reset value
Page 1888: Reset value
Page 1888: Reset value
Page 1888: Reset value
Page 1888: Reset value
Page 1888: Table 362. IWDG register map and reset values
Page 1888: The following table gives the IWDG register map and reset values.
Page 1889: After Backup domain reset, all RTC registers are protected against possible parasitic write
Page 1889: regardless of the device status (Run mode, low-power mode or under reset).
Page 1895: source configuration, refer to Section 7: Reset and Clock Control (RCC).
Page 1896: The shadow registers are reset by system reset.
Page 1896: Caution:    If the seconds field is selected (MSK1 bit reset in RTC_ALRMAR), the synchronous
Page 1897: System reset, as well as low-power modes (Sleep, Stop and Standby) have no influence on
Page 1897: After system reset, the RTC registers are protected against parasitic write access by
Page 1897: After Backup domain reset, all the RTC registers are write-protected. Writing to the RTC
Page 1897: The protection mechanism is not affected by system reset.
Page 1898: Note:       After a system reset, the application can read the INITS flag in the RTC_ISR register to
Page 1898: been initialized since the year field is set at its Backup domain reset default value (0x00).
Page 1899: After a system reset, the software must wait until RSF is set before reading the RTC_SSR,
Page 1899: RTC_TR and RTC_DR registers. Indeed, a system reset resets the shadow registers to
Page 1900: 45.3.10     Resetting the RTC
Page 1900: RTC status register (RTC_ISR) are reset to their default values by all available system reset
Page 1900: On the contrary, the following registers are reset to their default values by a Backup domain
Page 1900: reset and are not affected by a system reset: the RTC current calendar registers, the RTC
Page 1900: In addition, when it is clocked by the LSE, the RTC keeps on running under system reset if
Page 1900: the reset source is different from the Backup domain reset one (refer to the RTC clock
Page 1900: section of the Reset and clock controller for details on the list of RTC clock sources not
Page 1900: affected by system reset). When a Backup domain reset occurs, the RTC is stopped and all
Page 1900: the RTC registers are set to their reset values.
Page 1904: The backup registers (RTC_BKPxR) are not reset by system reset or when the device
Page 1904: The backup registers are reset when a tamper detection event occurs (see Section 45.6.20:
Page 1906: Note:       Tamper detection is still active when VDD power is switched off. To avoid unwanted resetting
Page 1906: If the COSEL bit in the RTC_CR register is reset and PREDIV_A = 0x7F, the RTC_CALIB
Page 1908: Backup domain reset value: 0x0000 0000
Page 1909: System reset: 0x0000 0000 when BYPSHAD = 0. Not affected when BYPSHAD = 1.
Page 1909: Bits 31-23 Reserved, must be kept at reset value
Page 1909: Bit 15 Reserved, must be kept at reset value.
Page 1909: Bit 7 Reserved, must be kept at reset value.
Page 1909: Backup domain reset value: 0x0000 2101
Page 1909: System reset: 0x0000 2101 when BYPSHAD = 0. Not affected when BYPSHAD = 1.
Page 1909: Bits 31:24 Reserved, must be kept at reset value
Page 1910: Bits 7:6 Reserved, must be kept at reset value.
Page 1911: Backup domain reset value: 0x0000 0000
Page 1911: System reset: not affected
Page 1911: Bits 31:25 Reserved, must be kept at reset value.
Page 1912: Bit 7 Reserved, must be kept at reset value.
Page 1913: TSE must be reset when TSEDGE is changed to avoid unwanted TSF setting.
Page 1913: Caution:    TSE must be reset when TSEDGE is changed to avoid spuriously setting of TSF.
Page 1914: Backup domain reset value: 0x0000 0007
Page 1914: System reset: not affected except INIT, INITF, and RSF bits which are cleared to ‘0’
Page 1914: Bits 31:18 Reserved, must be kept at reset value
Page 1915: value when INIT is reset.
Page 1915: reset state).
Page 1917: Backup domain reset value: 0x007F 00FF
Page 1917: System reset: not affected
Page 1917: Bits 31:23 Reserved, must be kept at reset value
Page 1917: Bit 15 Reserved, must be kept at reset value.
Page 1918: Backup domain reset value: 0x0000 FFFF
Page 1918: System reset: not affected
Page 1918: Bits 31:16 Reserved, must be kept at reset value
Page 1919: Backup domain reset value: 0x0000 0000
Page 1919: System reset: not affected
Page 1920: Backup domain reset value: 0x0000 0000
Page 1920: System reset: not affected
Page 1921: Reset value: 0x0000 0000
Page 1921: Bits 31:8 Reserved, must be kept at reset value.
Page 1921: Backup domain reset value: 0x0000 0000
Page 1921: System reset: 0x0000 0000 when BYPSHAD = 0. Not affected when BYPSHAD = 1.
Page 1921: Bits31:16 Reserved, must be kept at reset value
Page 1922: Backup domain reset value: 0x0000 0000
Page 1922: System reset: not affected
Page 1922: Bits 30:15 Reserved, must be kept at reset value
Page 1923: TSF bit is reset.
Page 1923: Backup domain reset value: 0x0000 0000
Page 1923: System reset: not affected
Page 1923: Bits 31:23 Reserved, must be kept at reset value
Page 1923: Bit 15 Reserved, must be kept at reset value
Page 1923: Bit 7 Reserved, must be kept at reset value
Page 1924: TSF bit is reset.
Page 1924: Backup domain reset value: 0x0000 0000
Page 1924: System reset: not affected
Page 1924: Bits 31:16 Reserved, must be kept at reset value
Page 1924: Bits 7:6 Reserved, must be kept at reset value
Page 1925: RTC_ISR/TSF bit is reset.
Page 1925: Backup domain reset value: 0x0000 0000
Page 1925: System reset: not affected
Page 1925: Bits 31:16 Reserved, must be kept at reset value
Page 1926: Backup domain reset value: 0x0000 0000
Page 1926: System reset: not affected
Page 1926: Bits 31:16 Reserved, must be kept at reset value
Page 1926: Bits 12:9 Reserved, must be kept at reset value
Page 1927: Backup domain reset value: 0x0000 0000
Page 1927: System reset: not affected
Page 1927: Bits 31:25 Reserved, must be kept at reset value.
Page 1929: Caution:   When TAMPFLT = 0, TAMPxE must be reset when TAMPxTRG is changed to avoid
Page 1930: This register can be written only when ALRAE is reset in RTC_CR register, or in initialization
Page 1930: Backup domain reset value: 0x0000 0000
Page 1930: System reset: not affected
Page 1930: Bits 31:28 Reserved, must be kept at reset value.
Page 1930: Bits23:15 Reserved, must be kept at reset value.
Page 1931: This register can be written only when ALRBE is reset in RTC_CR register, or in initialization
Page 1931: Backup domain reset value: 0x0000 0000
Page 1931: System reset: not affected
Page 1931: Bits 31:28 Reserved, must be kept at reset value.
Page 1931: Bits 23:15    Reserved, must be kept at reset value.
Page 1932: Backup domain reset value: 0x0000 0000
Page 1932: System reset: not affected
Page 1932: Bits 31:2 Reserved, must be kept at reset value.
Page 1932: Backup domain reset value: 0x0000 0000
Page 1932: System reset: not affected
Page 1932: They are powered-on by VBAT when VDD is switched off, so that they are not reset by
Page 1932: System reset, and their contents remain valid when the device operates in low-power mode.
Page 1932: This register is reset on a tamper detection event, as long as TAMPxF=1.
Page 1933: Reset value
Page 1933: Reset value
Page 1933: Reset value
Page 1933: Reset value
Page 1933: Reset value
Page 1933: Reset value
Page 1933: Reset value
Page 1933: Reset value
Page 1933: Reset value
Page 1933: Reset value
Page 1933: Reset value
Page 1933: Reset value
Page 1933: Table 369. RTC register map and reset values
Page 1934: Reset value
Page 1934: Reset value
Page 1934: Reset value
Page 1934: Reset value
Page 1934: Reset value
Page 1934: Reset value
Page 1934: Reset value
Page 1934: Reset value
Page 1934: Reset value
Page 1934: Table 369. RTC register map and reset values (continued)
Page 1935: –    Software reset
Page 1939: When the I2C is disabled (PE=0), the I2C performs a software reset. Refer to
Page 1939: Section 46.4.5: Software reset for more details.
Page 1943: 46.4.5   Software reset
Page 1943: A software reset can be performed by clearing the PE bit in the I2C_CR1 register. In that
Page 1943: case I2C lines SCL and SDA are released. Internal states machines are reset and
Page 1943: communication control bits, as well as status bits come back to their reset value. The
Page 1943: reset. This is ensured by writing the following software sequence: - Write PE=0 - Check
Page 1957: Note:        The START bit is reset by hardware when the slave address has been sent on the bus,
Page 1957: whatever the received acknowledge value. The START bit is also reset by hardware if an
Page 1986: Reset value: 0x0000 0000
Page 1986: Bits 31:24 Reserved, must be kept at reset value.
Page 1987: Bit 13 Reserved, must be kept at reset value.
Page 1989: status bits are put back to their reset value. When cleared, PE must be kept low for at
Page 1989: Reset value: 0x0000 0000
Page 1989: Bits 31:27 Reserved, must be kept at reset value.
Page 1992: Reset value: 0x0000 0000
Page 1992: Bits 31:16 Reserved, must be kept at reset value.
Page 1992: Bits 14:11 Reserved, must be kept at reset value.
Page 1993: Reset value: 0x0000 0000
Page 1993: Bits 31:16 Reserved, must be kept at reset value.
Page 1993: Bits 14:11 Reserved, must be kept at reset value.
Page 1993: Bit 0 Reserved, must be kept at reset value.
Page 1994: Reset value: 0x0000 0000
Page 1994: Bits 27:24 Reserved, must be kept at reset value.
Page 1995: Reset value: 0x0000 0000
Page 1995: Bits 30:28 Reserved, must be kept at reset value.
Page 1995: Bits 14:13 Reserved, must be kept at reset value.
Page 1996: Reset value: 0x0000 0001
Page 1996: Bits 31:24 Reserved, must be kept at reset value.
Page 1996: Bit 14 Reserved, must be kept at reset value.
Page 1998: Reset value: 0x0000 0000
Page 1998: Bits 31:14 Reserved, must be kept at reset value.
Page 1999: Bits 7:6 Reserved, must be kept at reset value.
Page 1999: Bits 2:0 Reserved, must be kept at reset value.
Page 1999: Reset value: 0x0000 0000
Page 1999: Bits 31:8 Reserved, must be kept at reset value.
Page 2000: Reset value: 0x0000 0000
Page 2000: Bits 31:8 Reserved, must be kept at reset value.
Page 2000: Reset value: 0x0000 0000
Page 2000: Bits 31:8 Reserved, must be kept at reset value.
Page 2001: Reset value
Page 2001: Reset value
Page 2001: Reset value
Page 2001: Reset value
Page 2001: Reset value
Page 2001: Reset value
Page 2001: Reset value
Page 2001: Reset value
Page 2001: Reset value
Page 2001: Reset value
Page 2001: Table 385. I2C register map and reset values
Page 2001: The table below provides the I2C register map and reset values.
Page 2002: Table 385. I2C register map and reset values (continued)
Page 2002: Reset value                                                                                                                                                                           0   0   0   0   0    0   0   0
Page 2011: The TE bit should not be reset during data transmission. Resetting the TE bit during the
Page 2014: the current character transmission. The SBKF bit is set by the write operation and it is reset
Page 2017: An overrun error occurs if a character is received and RXNE has not been reset.
Page 2017: The ORE bit is reset by setting the ORECF bit in the USART_ICR register.
Page 2018: Reset and Clock Control (RCC)). The clock source must be selected through the UE bit
Page 2018: the usart_ker_ck clock source can be configurable in the RCC (see Section 7: Reset and
Page 2019: The NE bit is reset by setting NFCF bit in ICR register.
Page 2021: The FE bit is reset by writing ‘1’ to the FECF in the USART_ICR register.
Page 2025: The auto baud rate detection can be re-launched later by resetting the ABRF flag (by writing
Page 2026: •   Idle Line detection if the WAKE bit is reset,
Page 2039: counter is reset when the USART is transmitting. The length of the block is communicated
Page 2040: first character of the ATR (Answer To Reset) frame. The two possible patterns for the TS
Page 2041: the USART and to also generate a new reset command to the card, then wait again for the
Page 2041: If none of the two is recognized, a card reset may be generated in order to restart the
Page 2055: Reset value: 0x0000 0000
Page 2055: Note: When FIFO mode is disabled, this bit is reserved and must be kept at reset value.
Page 2055: Note: When FIFO mode is disabled, this bit is reserved and must be kept at reset value.
Page 2056: reset value. Refer to Section 47.4: USART implementation on page 2005.
Page 2056: must be kept at reset value. Section 47.4: USART implementation on page 2005.
Page 2056: reset value. Refer to Section 47.4: USART implementation on page 2005.
Page 2056: reset value. Refer to Section 47.4: USART implementation on page 2005.
Page 2058: must be kept at reset value. Refer to Section 47.4: USART implementation on
Page 2058: status flags are reset. This bit is set and cleared by software.
Page 2058: previously reset and the software must wait for the TC bit in the USART_ISR to be set
Page 2058: before resetting the UE bit.
Page 2058: The DMA requests are also reset when UE = 0 so the DMA channel must be disabled
Page 2058: before resetting the UE bit.
Page 2059: Reset value: 0x0000 0000
Page 2059: kept at reset value. Refer to Section 47.4: USART implementation on page 2005.
Page 2059: at reset value. Refer to Section 47.4: USART implementation on page 2005.
Page 2060: at reset value. Refer to Section 47.4: USART implementation on page 2005.
Page 2060: Note: If the USART does not support LIN mode, this bit is reserved and must be kept at reset value.
Page 2061: be kept at reset value. Refer to Section 47.4: USART implementation on page 2005.
Page 2061: Note: If synchronous mode is not supported, this bit is reserved and must be kept at reset value.
Page 2061: Note: If synchronous mode is not supported, this bit is reserved and must be kept at reset value.
Page 2061: Note: If synchronous mode is not supported, this bit is reserved and must be kept at reset value.
Page 2061: Bit 7 Reserved, must be kept at reset value.
Page 2062: Note: If LIN mode is not supported, this bit is reserved and must be kept at reset value. Refer to
Page 2062: Note: If LIN mode is not supported, this bit is reserved and must be kept at reset value. Refer to
Page 2062: Note: When SPI slave mode is not supported, this bit is reserved and must be kept at reset value.
Page 2062: Bits 2:1 Reserved, must be kept at reset value.
Page 2062: Note: When SPI slave mode is not supported, this bit is reserved and must be kept at reset value.
Page 2062: Reset value: 0x0000 0000
Page 2063: kept at reset value. Refer to Section 47.4: USART implementation on page 2005.
Page 2063: must be kept at reset value. Refer to Section 47.4: USART implementation on
Page 2064: must be kept at reset value. Refer to Section 47.4: USART implementation on
Page 2064: Note: If Smartcard mode is not supported, this bit is reserved and must be kept at reset
Page 2064: Bit 16 Reserved, must be kept at reset value.
Page 2064: reset value. Refer to Section 47.4: USART implementation on page 2005.
Page 2064: reset value. Section 47.4: USART implementation on page 2005.
Page 2065: kept at reset value. Refer to Section 47.4: USART implementation on page 2005.
Page 2065: kept at reset value. Refer to Section 47.4: USART implementation on page 2005.
Page 2065: kept at reset value. Refer to Section 47.4: USART implementation on page 2005.
Page 2065: This bit is set/reset by software
Page 2065: This bit is set/reset by software
Page 2066: at reset value. Refer to Section 47.4: USART implementation on page 2005.
Page 2066: at reset value. Refer to Section 47.4: USART implementation on page 2005.
Page 2066: Note: If IrDA mode is not supported, this bit is reserved and must be kept at reset value.
Page 2066: Note: If IrDA mode is not supported, this bit is reserved and must be kept at reset value.
Page 2067: Reset value: 0x0000 0000
Page 2067: Bits 31:16 Reserved, must be kept at reset value.
Page 2067: Reset value: 0x0000 0000
Page 2068: Bits 31:16 Reserved, must be kept at reset value.
Page 2068: Note: If Smartcard mode is not supported, this bit is reserved and must be kept at reset value.
Page 2068: Reset value: 0x0000 0000
Page 2069: In Smartcard mode, the Block length counter is reset when TXE=0 (TXFE = 0 in case FIFO
Page 2069: This bitfield can be used also in other modes. In this case, the Block length counter is reset
Page 2069: Reset value: 0x0000 0000
Page 2070: Bits 31:5 Reserved, must be kept at reset value.
Page 2070: USART does not support Smartcard mode, this bit is reserved and must be kept at reset
Page 2070: Note: In FIFO mode, the TXFNF flag is reset during the flush request until TxFIFO is empty in
Page 2070: Writing 1 to this bit puts the USART in Mute mode and resets the RWU flag.
Page 2070: Writing 1 to this bit resets the ABRF flag in the USART_ISR and requests an automatic baud
Page 2070: be kept at reset value. Refer to Section 47.4: USART implementation on page 2005.
Page 2070: Reset value: 0x0XX0 00C0
Page 2071: Bits 31:28 Reserved, must be kept at reset value.
Page 2071: reset value. If the USART supports the Smartcard mode and the Smartcard mode is
Page 2071: enabled, the TCBGT reset value is ‘1’. Refer to Section 47.4: USART implementation
Page 2072: This bit is set/reset by hardware, when the Receive Enable value is taken into account by
Page 2072: kept at reset value. Refer to Section 47.4: USART implementation on page 2005.
Page 2072: This bit is set/reset by hardware, when the Transmit Enable value is taken into account by
Page 2072: kept at reset value. Refer to Section 47.4: USART implementation on page 2005.
Page 2072: kept at reset value. Refer to Section 47.4: USART implementation on page 2005.
Page 2072: 1 to the SBKRQ bit in the USART_CR3 register. It is automatically reset by hardware during
Page 2072: This bit is set and reset by hardware. It is active when a communication is ongoing on the
Page 2072: RX line (successful start bit detected). It is reset at the end of the reception (successful or
Page 2073: at reset value.
Page 2073: at reset value.
Page 2073: reset by setting UDRCF bit in the USART_ICR register.
Page 2073: reset value. Refer to Section 47.4: USART implementation on page 2005.
Page 2073: Note: If Smartcard mode is not supported, this bit is reserved and kept at reset value. Refer
Page 2073: kept at reset value.
Page 2074: This bit is set/reset by hardware. It is an inverted copy of the status of the nCTS input pin.
Page 2074: 1: nCTS line reset
Page 2074: reset value.
Page 2074: reset value.
Page 2074: Note: If the USART does not support LIN mode, this bit is reserved and kept at reset value.
Page 2074: Note: The TXFNF is kept reset during the flush request until TXFIFO is empty. After sending
Page 2074: Note: If TE bit is reset and no transmission is on going, the TC bit will be set immediately.
Page 2076: Reset value: 0x0000 0000
Page 2076: Bits 31:21 Reserved, must be kept at reset value.
Page 2076: must be kept at reset value. Refer to Section 47.4: USART implementation on
Page 2076: Bits 19:18 Reserved, must be kept at reset value.
Page 2077: Bits 16:14 Reserved, must be kept at reset value.
Page 2077: reset value. Refer to Section 47.4: USART implementation on page 2005
Page 2077: at reset value. Refer to Section 47.4: USART implementation on page 2005.
Page 2077: must be kept at reset value. Refer to Section 47.4: USART implementation on
Page 2077: Bit 10 Reserved, must be kept at reset value.
Page 2077: kept at reset value. Refer to Section 47.4: USART implementation on page 2005.
Page 2077: Note: If LIN mode is not supported, this bit is reserved and must be kept at reset value. Refer
Page 2078: Reset value: 0xXXXX XXXX
Page 2078: Bits 31:9 Reserved, must be kept at reset value.
Page 2078: Reset value: 0xXXXX XXXX
Page 2078: Bits 31:9 Reserved, must be kept at reset value.
Page 2079: Reset value: 0x0000 0000
Page 2079: Bits 31:4 Reserved, must be kept at reset value.
Page 2080: The table below gives the USART register map and reset values.
Page 2080: Table 392. USART register map and reset values
Page 2080: Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2080: Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0                           0 0 0 0         0
Page 2080: Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0                      0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2080: Reset value                                                    0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2080: Reset value                                                    0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2080: Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2080: Reset value                                                                                  0 0 0 0 0
Page 2080: Reset value                    0 0 X 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0
Page 2080: Reset value                                        0      0        0 0 0       0 0 0 0 0 0 0 0 0 0
Page 2081: Table 392. USART register map and reset values (continued)
Page 2081: Reset value                                                             0 0 0 0 0 0 0 0 0
Page 2081: Reset value                                                             0 0 0 0 0 0 0 0 0
Page 2081: Reset value                                                                          0 0 0 0
Page 2087: The TE bit should not be reset during data transmission. Resetting the TE bit during the
Page 2088: 8-bit Word length (M[1:0]=00 bit is reset)
Page 2090: the current character transmission. The SBKF bit is set by the write operation and it is reset
Page 2092: An overrun error occurs when a character is received when RXNE has not been reset.
Page 2092: The ORE bit is reset by setting the ORECF bit in the ICR register.
Page 2093: The choice of the clock source is done through the Clock Control system (see Section Reset
Page 2093: the lpuart_ker_ck clock source can be configured in the RCC (see Section Reset and clock
Page 2094: The FE bit is reset by writing 1 to the FECF in the LPUART_ICR register.
Page 2097: •    Idle Line detection if the WAKE bit is reset,
Page 2110: Reset value: 0x0000 0000
Page 2110: Note: When FIFO mode is disabled, this bit is reserved and must be kept at reset value.
Page 2110: Note: When FIFO mode is disabled, this bit is reserved and must be kept at reset value.
Page 2110: Bits 27:26 Reserved, must be kept at reset value.
Page 2111: Bit 15 Reserved, must be kept at reset value.
Page 2113: flags, in the LPUART_ISR are reset. This bit is set and cleared by software.
Page 2113: Note: To enter low-power mode without generating errors on the line, the TE bit must be reset
Page 2113: resetting the UE bit.
Page 2113: The DMA requests are also reset when UE = 0 so the DMA channel must be disabled
Page 2113: before resetting the UE bit.
Page 2113: Reset value: 0x0000 0000
Page 2114: Bits 23:20 Reserved, must be kept at reset value.
Page 2114: Bit 14 Reserved, must be kept at reset value.
Page 2115: Bits 11:5 Reserved, must be kept at reset value.
Page 2115: Bits 3:0 Reserved, must be kept at reset value.
Page 2115: Reset value: 0x0000 0000
Page 2116: Bit 24 Reserved, must be kept at reset value.
Page 2116: must be kept at reset value. Refer to Section 47.4: USART implementation.
Page 2116: must be kept at reset value. Refer to Section 47.4: USART implementation.
Page 2116: Bits 19:16 Reserved, must be kept at reset value.
Page 2117: Bit 11 Reserved, must be kept at reset value.
Page 2117: This bit is set/reset by software
Page 2118: This bit is set/reset by software
Page 2118: Bits 5:4 Reserved, must be kept at reset value.
Page 2118: Bits 2:1 Reserved, must be kept at reset value.
Page 2118: Reset value: 0x0000 0000
Page 2118: Bits 31:20 Reserved, must be kept at reset value.
Page 2119: Reset value: 0x0000 0000
Page 2119: Bits 31:5 Reserved, must be kept at reset value.
Page 2119: Note: In FIFO mode, the TXFNF flag is reset during the flush request until TxFIFO is empty in
Page 2119: Writing 1 to this bit puts the LPUART in Mute mode and resets the RWU flag.
Page 2119: Bit 0 Reserved, must be kept at reset value.
Page 2119: Reset value: 0x0XX0 00C0
Page 2120: Bits 31:28 Reserved, must be kept at reset value.
Page 2120: Bit 25 Reserved, must be kept at reset value.
Page 2120: This bit is set/reset by hardware, when the Receive Enable value is taken into account by
Page 2120: kept at reset value.
Page 2120: This bit is set/reset by hardware, when the Transmit Enable value is taken into account by
Page 2120: kept at reset value
Page 2121: kept at reset value.
Page 2121: 1 to the SBKRQ bit in the LPUART_CR3 register. It is automatically reset by hardware
Page 2121: This bit is set and reset by hardware. It is active when a communication is ongoing on the
Page 2121: RX line (successful start bit detected). It is reset at the end of the reception (successful or
Page 2121: Bits 15:11 Reserved, must be kept at reset value.
Page 2121: This bit is set/reset by hardware. It is an inverted copy of the status of the nCTS input pin.
Page 2121: 1: nCTS line reset
Page 2121: reset value.
Page 2121: reset value.
Page 2121: Bit 8 Reserved, must be kept at reset value.
Page 2122: Note: The TXFNF is kept reset during the flush request until TXFIFO is empty. After sending
Page 2122: Note: If TE bit is reset and no transmission is on going, the TC bit will be set immediately.
Page 2123: Reset value: 0x0000 0000
Page 2124: Bits 31:21 Reserved, must be kept at reset value.
Page 2124: kept at reset value. Refer to Section 47.4: USART implementation.
Page 2124: Bits 19:18 Reserved, must be kept at reset value.
Page 2124: Bits 16:10 Reserved, must be kept at reset value.
Page 2124: Bits 8:7 Reserved, must be kept at reset value.
Page 2124: Bit 7 Reserved, must be kept at reset value.
Page 2124: Bit 5 Reserved, must be kept at reset value.
Page 2124: Reset value: 0x0000 0000
Page 2125: Bits 31:9 Reserved, must be kept at reset value.
Page 2125: Reset value: 0x0000 0000
Page 2125: Bits 31:9 Reserved, must be kept at reset value.
Page 2125: Reset value: 0x0000 0000
Page 2126: Bits 31:4 Reserved, must be kept at reset value.
Page 2127: Reset value
Page 2127: Reset value
Page 2127: Reset value
Page 2127: Reset value
Page 2127: Reset value
Page 2127: Reset value
Page 2127: Reset value 0 0 0 0
Page 2127: Reset value 0 0 0 0 0 0 0
Page 2127: Reset value 0 0 0 0 0 0 0 0
Page 2127: Table 398. LPUART register map and reset values
Page 2127: The table below gives the LPUART register map and reset values.
Page 2128: Table 398. LPUART register map and reset values (continued)
Page 2128: Reset value                                                                    0 0 0 0
Page 2139: possible conflicts on data and clock line. The SPE is not automatically reset, as this would
Page 2142: If CPOL is reset, the SCK pin has a low-level idle state. If CPOL is set, the SCK pin has a
Page 2142: (falling edge if the CPOL bit is reset, rising edge if the CPOL bit is set). Data are latched on
Page 2142: each occurrence of this clock transition type. If the CPHA bit is reset, the first edge on the
Page 2142: if the CPOL bit is reset). Data are latched on each occurrence of this clock transition type.
Page 2142: Note:       Prior to changing the CPOL/CPHA bits the SPI must be disabled by resetting the SPE bit.
Page 2156: Resetting the SPIx_TXCRC and SPIx_RXCRC values
Page 2156: The CRC values are reset when the SPI is disabled.
Page 2162: SPI/I2S control register 1 (SPI2S_CR1)          IOLOCK, CSUSP, CSTART     Other fields set to their reset values
Page 2162: SPI control register 2 (SPI_CR2)                            -                      Set to reset value
Page 2162: SPI configuration register 1 (SPI_CFG1)                                   Other fields set to their reset values
Page 2162: Other fields set to their reset values
Page 2162: Other fields set to their reset values
Page 2162: Set to reset value
Page 2176: Note that the read and write pointers of the FIFOs are reset when the bit SPE is set to 0.
Page 2176: FTHLV new data to be transmitted can be written into SPI2S_TXDR. The TXP flag is reset
Page 2176: is disabled (SPE bit is reset).
Page 2177: user can read those data via SPI2S_RXDR. It is reset when the RxFIFO contains less than
Page 2181: 1.   Enable the bus interface clock (pclk or hclk), release the reset signal if needed in order
Page 2182: 1.   Enable the bus interface clock (pclk or hclk), release the reset signal if needed in order
Page 2183: 1.   Enable the bus interface clock (pclk or hclk), release the reset signal if needed in order
Page 2185: Reset value: 0x0000 0000
Page 2185: Bits 31:17 Reserved, must be kept at reset value.
Page 2185: This bit is set by software and cleared by hardware on next device reset
Page 2185: In master mode, when this bit is set by software, CSTART bit is reset at the end of the current
Page 2186: Bits 7:1 Reserved, must be kept at reset value.
Page 2186: When SPI=0 any SPI operation is stopped and disabled, internal state machine is reseted, all
Page 2186: Reset value: 0x0000 0000
Page 2187: Reset value: 0x0007 0007
Page 2187: Bit 31 Reserved, must be kept at reset value.
Page 2187: Bits 27:23 Reserved, must be kept at reset value.
Page 2187: Bit 21 Reserved, must be kept at reset value.
Page 2188: Bit 13 Reserved, must be kept at reset value.
Page 2190: Reset value: 0x0000 0000
Page 2190: reset, CPHA or HDDIR change) setting this bit prevents any glitches on the associated
Page 2190: Bit 27 Reserved, must be kept at reset value.
Page 2191: Bit 16 Reserved, must be kept at reset value.
Page 2191: Bits 14:8 Reserved, must be kept at reset value.
Page 2192: Reset value: 0x0000 0000
Page 2192: Bits 31:11 Reserved, must be kept at reset value.
Page 2193: Reset value: 0x0000 1002
Page 2195: Reset value: 0x0000 0000
Page 2196: Bits 31:12 Reserved, must be kept at reset value.
Page 2196: Note: TSERF is also reset by writing the TSER[15:0] (SPI_CR2) register
Page 2196: Bits 2:0 Reserved, must be kept at reset value.
Page 2196: Reset value: 0x0000 0000
Page 2197: Reset value: 0x0000 0000
Page 2197: Reset value: 0x0000 0107
Page 2198: Reset value: 0x0000 0000
Page 2198: Reset value: 0x0000 0000
Page 2199: Reset value: 0x0000 0000
Page 2199: Reset value: 0x0000 0000
Page 2200: Bits 31:26 Reserved, must be kept at reset value.
Page 2200: Bit 15 Reserved, must be kept at reset value.
Page 2201: Bit 6 Reserved, must be kept at reset value.
Page 2202: 49.12          SPI register map and reset values
Page 2202: Table 406. SPI register map and reset values
Page 2202: Reset value                                                                                                                     0        0         0          0         0      0       0         0        0                                                                   0
Page 2202: Reset value    0        0      0      0       0      0      0      0      0         0        0      0      0      0      0      0        0         0          0         0      0       0         0        0         0        0       0       0        0       0       0       0
Page 2202: Reset value             0      0      0                                             0               1      1      1      1      1        0         0                    0      0       0         0        0         0        0       0       0        0       1       1       1
Page 2202: Reset value    0        0      0      0              0      0      0      0         0        0      0      0      0      0               0                                                                          0        0       0       0        0       0       0       0
Page 2202: Reset value                                                                                                                                                                            0         0        0         0        0       0       0        0       0       0       0
Page 2202: Reset value    0        0      0      0       0      0      0      0      0         0        0      0      0      0      0      0        0         0          0         1      0       0         0        0         0        0       0       0        0       0       1       0
Page 2202: Reset value                                                                                                                                                                    0       0         0        0         0        0       0       0        0
Page 2202: Reset value    0        0      0      0       0      0      0      0      0         0        0      0      0      0      0      0        0         0          0         0      0       0         0        0         0        0       0       0        0       0       0       0
Page 2202: Reset value
Page 2202: Reset value    0        0      0      0       0      0      0      0      0         0        0      0      0      0      0      0        0         0          0         0      0       0         0        0         0        0       0       0        0       0       0       0
Page 2202: Reset value
Page 2202: Reset value    0        0      0      0       0      0      0      0      0         0        0      0      0      0      0      0        0         0          0         0      0       0         0        1         0        0       0       0        0       1       1       1
Page 2202: Reset value    0        0      0      0       0      0      0      0      0         0        0      0      0      0      0      0        0         0          0         0      0       0         0        0         0        0       0       0        0       0       0       0
Page 2202: Reset value    0        0      0      0       0      0      0      0      0         0        0      0      0      0      0      0        0         0          0         0      0       0         0        0         0        0       0       0        0       0       0       0
Page 2202: Reset value    0        0      0      0       0      0      0      0      0         0        0      0      0      0      0      0        0         0          0         0      0       0         0        0         0        0       0       0        0       0       0       0
Page 2203: Table 406. SPI register map and reset values (continued)
Page 2203: Reset value                                               0      0     0   0   0   0   0   0   0   0                  0       0       0       0      0        0    0               0             0   0      0          0    0
Page 2238: 1.   Disable the SAI block by resetting SAIEN bit in SAI_xCR1 register. To make sure the
Page 2241: Reset value: 0x0000 0000
Page 2241: Bits 31:6 Reserved, must be kept at reset value.
Page 2241: Bits 3:2 Reserved, must be kept at reset value.
Page 2241: Reset value: 0x0000 0040
Page 2242: Bits 31:27 Reserved, must be kept at reset value.
Page 2242: Bit 18 Reserved, must be kept at reset value.
Page 2242: Note: Since the audio block defaults to operate as a transmitter after reset, the MODE[1:0] bits must
Page 2242: Bits 15:14 Reserved, must be kept at reset value.
Page 2244: Bit 4 Reserved, must be kept at reset value.
Page 2244: Reset value: 0x0000 0040
Page 2244: Bits 31:27 Reserved, must be kept at reset value.
Page 2245: Bit 18 Reserved, must be kept at reset value.
Page 2245: Note: Since the audio block defaults to operate as a transmitter after reset, the MODE[1:0] bits must
Page 2245: Bits 15:14 Reserved, must be kept at reset value.
Page 2246: Bit 4 Reserved, must be kept at reset value.
Page 2247: Reset value: 0x0000 0000
Page 2247: Bits 31:16 Reserved, must be kept at reset value.
Page 2249: Reset value: 0x0000 0000
Page 2249: Bits 31:16 Reserved, must be kept at reset value.
Page 2251: Reset value: 0x0000 0007
Page 2251: Bits 31:19 Reserved, must be kept at reset value.
Page 2252: Bit 15 Reserved, must be kept at reset value.
Page 2252: Reset value: 0x0000 0007
Page 2252: Bits 31:19 Reserved, must be kept at reset value.
Page 2253: Bit 15 Reserved, must be kept at reset value.
Page 2253: Reset value: 0x0000 0000
Page 2254: Bits 15:12 Reserved, must be kept at reset value.
Page 2254: Bit 5 Reserved, must be kept at reset value.
Page 2254: Reset value: 0x0000 0000
Page 2255: Bits 15:12 Reserved, must be kept at reset value.
Page 2255: Bit 5 Reserved, must be kept at reset value.
Page 2255: Reset value: 0x0000 0000
Page 2256: Bits 31:7 Reserved, must be kept at reset value.
Page 2256: Since the audio block defaults to operate as a transmitter after reset, the MODE bit must be
Page 2257: Reset value: 0x0000 0000
Page 2257: Bits 31:7 Reserved, must be kept at reset value.
Page 2257: Since the audio block defaults to operate as a transmitter after reset, the MODE bit must be
Page 2258: Reset value: 0x0000 0008
Page 2259: Bits 31:19 Reserved, must be kept at reset value.
Page 2259: Bits 15:7 Reserved, must be kept at reset value.
Page 2260: Reset value: 0x0000 0008
Page 2261: Bits 31:19 Reserved, must be kept at reset value.
Page 2261: Bits 15:7 Reserved, must be kept at reset value.
Page 2262: Reset value: 0x0000 0000
Page 2263: Bits 31:7 Reserved, must be kept at reset value.
Page 2263: Bit 3 Reserved, must be kept at reset value.
Page 2263: Reset value: 0x0000 0000
Page 2264: Bits 31:7 Reserved, must be kept at reset value.
Page 2264: Bit 3 Reserved, must be kept at reset value.
Page 2264: Reset value: 0x0000 0000
Page 2265: Reset value: 0x0000 0000
Page 2265: Reset value: 0x0000 0000
Page 2265: Bits 31:16 Reserved, must be kept at reset value.
Page 2265: Bits 15:12 Reserved, must be kept at reset value.
Page 2266: Bits 7:6 Reserved, must be kept at reset value.
Page 2266: Bits 3:1 Reserved, must be kept at reset value.
Page 2266: Reset value: 0x0000 0000
Page 2267: Bit 31 Reserved, must be kept at reset value.
Page 2267: Bit 27 Reserved, must be kept at reset value.
Page 2267: Bit 23 Reserved, must be kept at reset value.
Page 2267: Bit 19 Reserved, must be kept at reset value.
Page 2267: Bit 15 Reserved, must be kept at reset value.
Page 2268: Bit 11 Reserved, must be kept at reset value.
Page 2268: Bit 7 Reserved, must be kept at reset value.
Page 2268: Bit 3 Reserved, must be kept at reset value.
Page 2269: Reset value
Page 2269: Reset value
Page 2269: Reset value
Page 2269: Reset value
Page 2269: Reset value
Page 2269: Reset value
Page 2269: Reset value
Page 2269: Reset value
Page 2269: Reset value
Page 2269: Table 417. SAI register map and reset values
Page 2270: Reset value
Page 2270: Reset value
Page 2270: Table 417. SAI register map and reset values (continued)
Page 2276: transition pulse, the counter value is stored and the counter is reset to start counting again.
Page 2281: The peripheral is disabled, the spdifrx_ker_ck domain is reset. The spdifrx_pclk domain
Page 2283: reset, and RX_BUF is flushed. Note as well that flags FERR, SERR and TERR are reset.
Page 2293: Reset value: 0x0000 0000
Page 2294: Bits 31:19 Reserved, must be kept at reset value.
Page 2294: Bit 15 Reserved, must be kept at reset value.
Page 2294: This bit is set/reset by software
Page 2294: This bit is set/reset by software
Page 2294: This bit is set/reset by software
Page 2294: This bit is set/reset by software
Page 2294: This bit is set/reset by software
Page 2294: This bit is set/reset by software
Page 2294: This bit is set/reset by software
Page 2295: This bit is set/reset by software
Page 2295: This bit is set/reset by software
Page 2295: This bit is set/reset by software
Page 2296: Reset value: 0x0000 0000
Page 2296: Bits 31:7 Reserved, must be kept at reset value.
Page 2297: Reset value: 0x0000 0000
Page 2297: Bit 31 Reserved, must be kept at reset value.
Page 2297: Bits 15:9 Reserved, must be kept at reset value.
Page 2299: Reset value: 0x0000 0000
Page 2299: Bits 31:6 Reserved, must be kept at reset value.
Page 2299: Bits 1:0 Reserved, must be kept at reset value.
Page 2300: Reset value: 0x0000 0000
Page 2300: Bits 31:30 Reserved, must be kept at reset value.
Page 2301: Reset value: 0x0000 0000
Page 2301: Bits 7:6 Reserved, must be kept at reset value.
Page 2302: Reset value: 0x0000 0000
Page 2303: Reset value: 0x0000 0000
Page 2303: Bits 31:25 Reserved, must be kept at reset value.
Page 2303: Reset value: 0x0000 0000
Page 2303: Bits 31:29 Reserved, must be kept at reset value.
Page 2304: Bits 15:13 Reserved, must be kept at reset value.
Page 2305: Table 423 gives the SPDIFRX interface register map and reset values.
Page 2305: Table 423. SPDIFRX interface register map and reset values
Page 2305: Reset value                                                                                                  0       0           0             0      0            0    0       0         0       0       0      0       0                0    0        0          0                   0
Page 2305: Reset value                                                                                                                                                                                                      0       0                0    0        0          0                   0
Page 2305: Reset value           0      0          0    0      0      0      0      0      0      0       0      0      0       0           0                                                                0       0      0       0                0    0        0          0                   0
Page 2305: Reset value                                                                                                                                                                                                              0                0    0        0
Page 2305: Reset value    0      0      0          0    0      0      0      0      0      0      0       0      0      0       0           0      0      0      0            0    0       0         0       0       0      0       0                0    0        0          0                   0
Page 2305: Reset value    0      0      0          0    0      0      0      0      0      0      0       0      0      0       0           0      0      0      0            0    0       0         0       0       0      0       0                0    0        0          0                   0
Page 2305: Reset value    0      0      0          0    0      0      0      0      0      0      0       0      0      0       0           0      0      0      0            0    0       0         0       0       0      0        0               0    0        0          0                   0
Page 2305: Reset value                                                       0      0      0      0       0      0      0       0           0      0      0      0            0    0       0         0       0       0      0       0                0    0        0          0                   0
Page 2305: Reset value                             0    0      0      0      0      0      0      0       0      0      0       0           0                                 0    0       0         0       0       0      0       0                0    0        0          0                   0
Page 2309: During and just after reset, the SWPMI_IO is configured in analog mode. Refer to
Page 2317: The No software buffer mode is selected by resetting RXDMA bit in the SWPMI_CR
Page 2317: available in the SWPMI_RFL register. Again, the RXNE flag is reset automatically when the
Page 2325: Reset value: 0x0000 0000
Page 2325: Bits 31:12 Reserved, must be kept at reset value.
Page 2325: Bits 9:6 Reserved, must be kept at reset value.
Page 2326: Reset value: 0x0000 0001
Page 2326: Bits 31:8 Reserved, must be kept at reset value.
Page 2326: programmed in the RCC (Reset and Clock Control), according to the following formula:
Page 2327: Reset value: 0x0000 02C2
Page 2327: Bits 31:12 Reserved, must be kept at reset value.
Page 2328: Reset value: 0x0000 0000
Page 2329: Bits 31:12 Reserved, must be kept at reset value.
Page 2329: Bits 10:9 Reserved, must be kept at reset value.
Page 2329: Bits 6:5 Reserved, must be kept at reset value.
Page 2329: Reset value: 0x0000 0000
Page 2330: Bits 31:12 Reserved, must be kept at reset value.
Page 2330: Bits 10:9 Reserved, must be kept at reset value.
Page 2331: Reset value: 0x0000 0000
Page 2331: Bits 31:5 Reserved, must be kept at reset value.
Page 2331: Reset value: 0x0000 0000
Page 2331: Reset value: 0x0000 0000
Page 2332: Reset value: 0x0000 0000
Page 2332: Bits 31:2 Reserved, must be kept at reset value
Page 2333: Reset value
Page 2333: Reset value
Page 2333: Reset value
Page 2333: Reset value
Page 2333: Reset value
Page 2333: Reset value
Page 2333: Reset value
Page 2333: Reset value
Page 2333: Reset value
Page 2333: Reset value
Page 2333: SWPMI register map and reset value table
Page 2333: Table 429. SWPMI register map and reset values
Page 2342: Reset value: 0x0000 0000
Page 2342: Bits 31:13 Reserved, must be kept at reset value.
Page 2342: Bits 6:4 Reserved, must be kept at reset value.
Page 2343: Power-on reset value: 0x0000 0000
Page 2343: Power-on reset value: 0x0000 0000
Page 2344: Power-on reset value: 0x0000 0000
Page 2344: Power-on reset value: 0x0000 0000
Page 2345: Power-on reset value: 0x0000 0000
Page 2345: Bits 31:3 Reserved, must be kept at reset value.
Page 2346: Power-on reset value: 0x0000 0000
Page 2346: Bits 31:3 Reserved, must be kept at reset value.
Page 2347: Reset value: 0x0000 0000
Page 2347: Bits 31:16 Reserved, must be kept at reset value.
Page 2347: Reset value: 0x0000 0000
Page 2347: Bits 31:16 Reserved, must be kept at reset value.
Page 2348: Reset value
Page 2348: Reset value
Page 2348: Reset value
Page 2348: Reset value
Page 2348: Reset value
Page 2348: Reset value
Page 2348: Reset value
Page 2348: Reset value
Page 2348: Reset value
Page 2348: Reset value
Page 2348: Reset value
Page 2348: Reset value
Page 2348: Table 433. MDIOS register map and reset values
Page 2349: Table 433. MDIOS register map and reset values (continued)
Page 2349: Reset value                                                                                                                    0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0
Page 2358: •   after reset
Page 2360: Reset
Page 2365: No start bit in                         Reset or cycle power
Page 2368: reset
Page 2369: and when IDMAEN = 0 reset with FIFORST, and sets the DABORT flag.
Page 2369: FIFO is empty and when IDMAEN = 0 reset with FIFORST, and issues the DHOLD
Page 2370: moves to the Idle state when the FIFO is empty and when IDMAEN = 0 reset with
Page 2370: = 0 reset with FIFORST, then moves to the Idle state and sets the DABORT flag.
Page 2370: reset with FIFORST, then the DPSM moves to the Idle state and the DABORT flag
Page 2370: FIFO is empty and when IDMAEN = 0 reset with FIFORST.
Page 2371: reset with FIFORST, then DPSM will move to the Idle state and issues the DHOLD
Page 2371: IDMAEN = 0 reset with FIFORST, then the DPSM moves to the Idle state and sets
Page 2372: FIFO is reset.
Page 2375: No Ack in                                                      (reset the SDMMC with
Page 2375: long (due to    unknown               Send reset command
Page 2376: the FIFO and flush and reset the FIFO with the FIFORST register bit.
Page 2377: FIFO is empty and reset the FIFO with the FIFORST register bit. This will cause the DPSM
Page 2377: and reset the FIFO with the FIFORST register bit. This will cause the DPSM to go to the Idle
Page 2387: reset with FIFORST.
Page 2387: Firmware can stop filling the FIFO, after which the FIFO shall be reset with FIFORST.
Page 2391: 3.     When IDMAEN = 0, the FIFO need to be reset with FIFORST.
Page 2391: to the FIFO. Subsequently the FIFO shall be reset with FIFORST, this will flush the
Page 2391: remaining data from the FIFO. Subsequently the FIFO shall be reset with
Page 2391: 5.     When the FIFO is empty/reset the DABORT flag will be generated.
Page 2395: If the SDMMC_CMD line is held low for at least 74 clock cycles after card power-up or reset,
Page 2396: 1.    Reset the card.
Page 2397: After card power-up or reset, if the host send CMD0 with the argument 0xFFFFFFFA after
Page 2397: terminates boot operation by sending CMD0 (Reset).
Page 2397: SDMMC_CMD            boot                                                  reset           CMD1   RESP
Page 2397: 1.    Move the SDMMC to power-off state, and reset the card
Page 2398: CMD0 (Reset) with BOOTMODE = alternative boot. This will cause the CMDSENT flag
Page 2398: receive a new command. When the RESET command has been sent successfully, the
Page 2398: BUSYD0 register bit is reset to not busy when the SDMMC_D0 line release busy, at the
Page 2399: 54.5.7   Reset and card cycle power
Page 2399: Reset
Page 2399: Following reset the SDMMC will be in the reset state. In this state the SDMMC is disabled
Page 2399: SDMMC disabled     Reset             SDMMC disabled                Reset   SDMMC disabled
Page 2399: PWRCTRL = 10                            Reset
Page 2399: Reset
Page 2399: Reset     Power-on
Page 2400: 1.    Reset the SDMMC with the RCC.SDMMCxRST register bit. This will reset the SDMMC
Page 2400: to the reset state and the CPSM and DPSM to the Idle state.
Page 2400: SDMMC state           Reset               Power-cycle            Power-off        Power-on
Page 2400: To enable hardware flow control, the HWFC_EN register bit must be set to 1. After reset
Page 2404: Reset value: 0x0000 0000
Page 2404: Bits 31:5 Reserved, must be kept at reset value.
Page 2404: 00: After reset, Reset: the SDMMC is disabled and the clock to the Card is stopped,
Page 2405: Reset value: 0x0000 0000
Page 2405: Bits 31:22 Reserved, must be kept at reset value.
Page 2406: Bit 13 Reserved, must be kept at reset value.
Page 2406: Bits 11:10 Reserved, must be kept at reset value.
Page 2407: Reset value: 0x0000 0000
Page 2407: Reset value: 0x0000 0000
Page 2408: Bits 31:17 Reserved, must be kept at reset value.
Page 2409: Reset value: 0x0000 0000
Page 2409: Bits 31:6 Reserved, must be kept at reset value.
Page 2410: Reset value: 0x0000 0000
Page 2410: Reset value: 0x0000 0000
Page 2411: Reset value: 0x0000 0000
Page 2411: Bits 31:25 Reserved, must be kept at reset value.
Page 2412: Reset value: 0x0000 0000
Page 2412: Bits 31:14 Reserved, must be kept at reset value.
Page 2412: Bit 13 FIFORST: FIFO reset, will flush any remaining data
Page 2412: 1: Flush any remaining data and reset the FIFO pointers. This bit automatically will be
Page 2413: Reset value: 0x0000 0000
Page 2414: Bits 31:25 Reserved, must be kept at reset value.
Page 2414: Reset value: 0x0000 0000
Page 2414: Bits 31:29 Reserved, must be kept at reset value.
Page 2415: This bit is reset to not busy when the SDMMCD0 line changes from busy to not busy. This bit
Page 2416: Reset value: 0x0000 0000
Page 2417: Bits 31:29 Reserved, must be kept at reset value.
Page 2417: Bits 20:12 Reserved, must be kept at reset value.
Page 2419: Reset value: 0x0000 0000
Page 2419: Bits 31:29 Reserved, must be kept at reset value.
Page 2419: Bit 27 Reserved, must be kept at reset value.
Page 2420: Bits 20:19 Reserved, must be kept at reset value.
Page 2420: Bit 16 Reserved, must be kept at reset value.
Page 2420: Bits 13:12 Reserved, must be kept at reset value.
Page 2421: Reset value: 0x0000 0000
Page 2422: Bits 31:25 Reserved, must be kept at reset value.
Page 2422: Reset value: 0x0000 0000
Page 2422: Reset value: 0x0000 0000
Page 2423: Bits 31:3 Reserved, must be kept at reset value.
Page 2423: Reset value: 0x0000 0000
Page 2423: Bits 31:13 Reserved, must be kept at reset value.
Page 2423: Bits 4:0 Reserved, must be kept at reset value.
Page 2424: Reset value: 0x0000 0000
Page 2424: Reset value: 0x0000 0000
Page 2425: Reset value                                                                                                                                                                                                                                                          0        0           0        0              0
Page 2425: Reset value                                                                         0                   0    0         0       0          0           0             0                  0                            0               0    0         0         0       0        0           0        0              0
Page 2425: Reset value   0      0      0      0      0      0      0       0     0      0      0                   0    0         0       0          0           0             0         0        0        0          0        0               0    0         0         0       0        0           0        0              0
Page 2425: Reset value
Page 2425: Reset value                                                                                                                                                                                                                                                  0       0        0           0        0              0
Page 2425: Reset value   0      0      0      0      0      0      0       0     0      0      0                   0    0         0       0          0           0             0         0        0        0          0        0               0    0         0         0       0        0           0        0              0
Page 2425: Reset value   0      0      0      0      0      0      0       0     0      0      0                   0    0         0       0          0           0             0         0        0        0          0        0               0    0         0         0       0        0           0        0              0
Page 2425: Reset value   0      0      0      0      0      0      0       0     0      0      0                   0    0         0       0          0           0             0         0        0        0          0        0               0    0         0         0       0        0           0        0              0
Page 2425: Reset value   0      0      0      0      0      0      0       0     0      0      0                   0    0         0       0          0           0             0         0        0        0          0        0               0    0         0         0       0        0           0        0              0
Page 2425: Reset value   0      0      0      0      0      0      0       0     0      0      0                   0    0         0       0          0           0             0         0        0        0          0        0               0    0         0         0       0        0           0        0              0
Page 2425: Reset value                                                     0     0      0      0                   0    0         0       0          0           0             0         0        0        0          0        0               0    0         0         0       0        0           0        0              0
Page 2426: Reset value
Page 2426: Reset value
Page 2426: Reset value
Page 2426: Reset value
Page 2426: Reset value
Page 2426: Reset value
Page 2426: Reset value
Page 2426: Reset value
Page 2426: Reset value
Page 2426: Reset value
Page 2427: Reset value   0   0   0   0   0   0   0    0   0   0   0   0   0   0    0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0
Page 2433: software or by a hardware reset, or by going Bus_Off. While INIT bit in FDCAN_CCCR
Page 2434: The following registers are reset when CCE bit in FDCAN_CCCR register is set:
Page 2434: •   FDCAN_TTLGT - TT local & global time, only global time FDCAN_TTLGT.GT is reset
Page 2434: The timeout counter value TOC bit in FDCAN_TOCV register is preset to the value
Page 2434: while both INIT bit and CCE bit in FDCAN_CCCR register are set. Both bits may be reset at
Page 2434: The FDCAN1 default operating mode after hardware reset is event-driven CAN
Page 2438: has to reset FDCAN_CCCR.ASM.
Page 2438: register FDCAN_TXBRP is held in reset state.
Page 2439: bus. A Tx buffer Tx request pending bit FDCAN_TXBRP.TRPx is reset after successful
Page 2440: resetting CC control register flag FDCAN_CCCR.CSR. The FDCAN will acknowledge this
Page 2440: by resetting FDCAN_CCCR.CSA. Afterwards, the application can restart CAN
Page 2440: communication by resetting bit FDCAN_CCCR.INIT.
Page 2441: FDCAN_TSCV resets the counter to 0. When the timestamp counter wraps around interrupt
Page 2441: mode, the counter starts when FDCAN_CCCR.INIT is reset. A write to FDCAN_TOCV
Page 2442: presets the counter to the value configured by FDCAN_TOCC.TOP and continues
Page 2442: When the timeout counter is controlled by one of the FIFOs, an empty FIFO presets the
Page 2447: FIFO full condition is reset (RXFnS.FnF = 0).
Page 2448: data flags have to be reset by the Host by writing a 1 to the respective bit position.
Page 2448: •    Reset interrupt flag FDCAN_IR.DRX
Page 2448: •    Reset New data flags of processed messages
Page 2455: After device reset the clock calibration unit (CCU) does not provide a valid clock signal to
Page 2457: HW reset            T0             T1
Page 2457: T0: HW reset                       T1: Check for minimum            T2: Message received
Page 2457: buffer new data flag has to be reset to enable signaling of the next calibration message.
Page 2458: remains active until interrupt flag FDCAN_CCU_IR.CWE is reset
Page 2459: (FDCAN_CCCR.ASM = 1) before FDCAN_CCCR.INIT is reset. The input clock
Page 2459: Precision_Calibrated. Now the software can reset FDCAN_CCCR.ASM and the CANFD1
Page 2459: This operation mode is entered by resetting FDCAN_CCFG.BCC to 0. In this operation
Page 2459: (FDCAN_CCCR.INIT = 1), the CCU enters state Not_Calibrated and output cu_cok is reset
Page 2459: Note:    This is the default operation mode after reset in case the reset value of FDCAN_CCFG.BCC
Page 2462: A hardware reset presets FDCAN_TURCF.DC to 0x1000 and FDCAN_TURCF.NCL to
Page 2462: application watchdog are not started before either the FDCAN_CCCR.INIT is reset, or
Page 2462: set and FDCAN_TTOSC.QCS is reset, or in case of the Disc_Bit = 1, FDCAN_TTIR.GTD is
Page 2465: transmission request pending bit is reset.
Page 2469: reset. The TTCAN can operate strictly time-triggered (FDCAN_TTOCF.GEN = 0) or external
Page 2469: Note:    To leave the fatal error state, the Host has to set FDCAN_CCCR.INIT = 1. After reset of
Page 2469: nodes still in reset or configuration, giving no acknowledge). When it reaches
Page 2470: Resetting FDCAN_TTIR.IWT will re-enable the transmission of reference messages until
Page 2471: enable the next stop watch event by resetting FDCAN_TTIR.SWE to 0.
Page 2474: Preset register FDCAN_TTGTP. The new value takes effect by writing
Page 2475: FDCAN_TTOST.EL is reset to 00 at the beginning of a matrix cycle when no
Page 2475: error level FDCAN_TTOST.EL is reset to 00 when the Tx count is no more than
Page 2475: valid, the error level FDCAN_TTOST.EL is reset to 00.
Page 2475: FDCAN_TTOST.EL is reset to 00 when the Tx count is at least
Page 2477: •   Issue a cancellation request to reset the Tx buffer request pending bit
Page 2477: buffer request pending bit is reset. After successful transmission started by a
Page 2478: the corresponding transmission request pending flag was reset by a successful Tx
Page 2480: HW reset,               T0
Page 2480: level S3 is reached, both FDCAN_TTOST.SYS and FDCAN_TTOST.MS are reset, and
Page 2481: HW reset, or Init state,                   T0
Page 2481: FDCAN_TTOST.SPL is reset, and interrupt flag FDCAN_TTIR.CSM is set.
Page 2482: FDCAN_TTOST.SPL is also reset (and FDCAN_TTIR.CSM is set), when another node
Page 2492: Reset value: 0x3214 1218
Page 2492: Reset value: 0x8765 4321
Page 2492: Reset value: 0x0000 0A33
Page 2493: Bits 31:24 Reserved, must be kept at reset value.
Page 2493: Bits 22:21 Reserved, must be kept at reset value.
Page 2493: Bits 15:13 Reserved, must be kept at reset value.
Page 2493: Note:           With a FDCAN clock of 8 MHz, the reset value 0x00000A33 configures the FDCAN for a fast
Page 2493: register functions are set to their reset values when bit FDCAN_CCCR.TEST is reset.
Page 2493: Reset value: 0x0000 0000
Page 2494: Bits 31:8 Reserved, must be kept at reset value.
Page 2494: 00: Reset value , FDCANx_TX TX is controlled by the CAN core, updated at the end of
Page 2494: 0: Reset value, loop back mode is disabled
Page 2494: Bits 3:0 Reserved, must be kept at reset value.
Page 2494: Reset value: 0x0000 0000
Page 2495: Bits 31:16 Reserved, must be kept at reset value.
Page 2495: Start value of the message RAM watchdog counter. With the reset value of 00 the counter
Page 2495: Reset value: 0x0000 0001
Page 2495: For details about setting and resetting of single bits see Software initialization.
Page 2495: Bits 31:16 Reserved, must be kept at reset value.
Page 2495: Bits 11:10 Reserved, must be kept at reset value.
Page 2496: 0: Normal operation, register TEST holds reset values
Page 2496: reset by the Host at any time.
Page 2496: software when both CCE and INIT are set to 1. The bit can be reset by the software at any
Page 2497: Reset value: 0x0000 0A33
Page 2497: Bit 7 Reserved, must be kept at reset value.
Page 2497: Note:         With a CAN kernel clock of 8 MHz, the reset value of 0x00000A33 configures the FDCAN
Page 2498: Reset value: 0x0000 0000
Page 2498: Bits 31:20 Reserved, must be kept at reset value.
Page 2498: Bits 15:2 Reserved, must be kept at reset value.
Page 2498: Reset value: 0x0000 0000
Page 2499: Bits 31:16 Reserved, must be kept at reset value.
Page 2499: around sets interrupt flag FDCAN_IR.TSW. Write access resets the counter to 0. When
Page 2499: Reset value: 0xFFFF 0000
Page 2499: Bits 15:3 Reserved, must be kept at reset value.
Page 2499: When operating in Continuous mode, a write to FDCAN_TOCV presets the counter to the
Page 2499: counter is controlled by one of the FIFOs, an empty FIFO presets the counter to the value
Page 2500: Reset value: 0x0000 FFFF
Page 2500: Bits 31:16 Reserved, must be kept at reset value.
Page 2500: FDCAN_IR.TOO is set and the timeout counter is stopped. Start and reset/restart
Page 2500: Reset value: 0x0000 0000
Page 2500: Bits 31:24 Reserved, must be kept at reset value.
Page 2500: error counter or the receive error counter to be incremented. It is reset by read access to
Page 2501: Reset value: 0x0000 0707
Page 2501: Bits 31:23 Reserved, must be kept at reset value.
Page 2501: Bit 15 Reserved, must be kept at reset value.
Page 2501: 0: Since this bit was reset by the CPU, no FDCAN message has been received
Page 2501: Access type is RX: reset on read.
Page 2501: Access type is RX: reset on read.
Page 2502: Access type is RX: reset on read.
Page 2503: 000: No error: No error occurred since LEC has been reset by successful reception or
Page 2503: shortened by setting or resetting FDCAN_CCCR.INIT. If the device goes Bus_Off, it will set
Page 2503: recovery sequence, the error management counters will be reset. During the waiting time
Page 2503: after the reset of FDCAN_CCCR.INIT, each time a sequence of 11 recessive bits has been
Page 2504: Reset value: 0x0000 0000
Page 2504: Bits 31:15 Reserved, must be kept at reset value.
Page 2504: Bit 7 Reserved, must be kept at reset value.
Page 2504: Writing a 0 has no effect. A hard reset will clear the register. The configuration of IE controls
Page 2504: Reset value: 0x0000 0000
Page 2505: Bits 31:30 Reserved, must be kept at reset value.
Page 2505: Bits 21:20 Reserved, must be kept at reset value.
Page 2506: reset FDCAN_CCCR.ASM.
Page 2507: Reset value: 0x0000 0000
Page 2507: Bits 31:30 Reserved, must be kept at reset value.
Page 2510: Reset value: 0x0000 0000
Page 2510: Bits 31:30 Reserved, must be kept at reset value.
Page 2511: Reset value: 0x0000 0000
Page 2511: Bits 31:2 Reserved, must be kept at reset value.
Page 2512: Reset value: 0x0000 0000
Page 2512: Bits 31:6 Reserved, must be kept at reset value.
Page 2513: Reset value: 0x0000 0000
Page 2513: Bits 31:24 Reserved, must be kept at reset value.
Page 2513: Bits 1:0 Reserved, must be kept at reset value.
Page 2513: Reset value: 0x0000 0000
Page 2514: Bits 31:24 Reserved, must be kept at reset value.
Page 2514: Bits 1:0 Reserved, must be kept at reset value.
Page 2514: Reset value: 0x1FFF FFFF
Page 2514: Bits 31:29 Reserved, must be kept at reset value.
Page 2514: With the reset value of all bits set to 1 the mask is not active.
Page 2515: Reset value: 0x0000 0000
Page 2515: Bits 31:16 Reserved, must be kept at reset value.
Page 2515: Reset value: 0x0000 0000
Page 2516: Writing a 0 has no effect. A hard reset will clear the register.
Page 2516: Reset value: 0x0000 0000
Page 2516: Writing a 0 has no effect. A hard reset will clear the register.
Page 2516: Reset value: 0x0000 0000
Page 2517: Bit 23 Reserved, must be kept at reset value.
Page 2517: Bits 1:0 Reserved, must be kept at reset value.
Page 2517: Reset value: 0x0000 0000
Page 2517: Bits 31:26 Reserved, must be kept at reset value.
Page 2517: This bit is a copy of interrupt flag FDCAN_IR.RF0L. When FDCAN_IR.RF0L is reset, this
Page 2517: bit is also reset.
Page 2517: Bits 23:22 Reserved, must be kept at reset value.
Page 2518: Bits 15:14 Reserved, must be kept at reset value.
Page 2518: Bit 7 Reserved, must be kept at reset value.
Page 2518: Reset value: 0x0000 0000
Page 2518: Bits 31:6 Reserved, must be kept at reset value.
Page 2518: Reset value: 0x0000 0000
Page 2519: Bits 31:16 Reserved, must be kept at reset value.
Page 2519: Bits 1:0 Reserved, must be kept at reset value.
Page 2519: Reset value: 0x0000 0000
Page 2519: Bit 23 Reserved, must be kept at reset value.
Page 2519: Bits 1:0 Reserved, must be kept at reset value.
Page 2520: Reset value: 0x0000 0000
Page 2520: Bits 29:26 Reserved, must be kept at reset value.
Page 2520: This bit is a copy of interrupt flag FDCAN_IR.RF1L. When FDCAN_IR.RF1L is reset, this
Page 2520: bit is also reset.
Page 2520: Bits 23:22 Reserved, must be kept at reset value.
Page 2520: Bits 15:14 Reserved, must be kept at reset value.
Page 2520: Bit 7 Reserved, must be kept at reset value.
Page 2521: Reset value: 0x0000 0000
Page 2521: Bits 31:6 Reserved, must be kept at reset value.
Page 2521: Reset value: 0x0000 0000
Page 2521: Bits 31:11 Reserved, must be kept at reset value.
Page 2522: Bit 7 Reserved, must be kept at reset value.
Page 2522: Bit 3 Reserved, must be kept at reset value.
Page 2522: Reset value: 0x0000 0000
Page 2522: Bit 31 Reserved, must be kept at reset value.
Page 2523: Bits 23:22 Reserved, must be kept at reset value.
Page 2523: Bits 1:0 Reserved, must be kept at reset value.
Page 2523: Reset value: 0x0000 0000
Page 2523: Bits 31:22 Reserved, must be kept at reset value.
Page 2523: Bits 15:13 Reserved, must be kept at reset value.
Page 2524: Bits 7:6 Reserved, must be kept at reset value.
Page 2524: Reset value: 0x0000 0000
Page 2524: Bits 31:3 Reserved, must be kept at reset value.
Page 2525: Reset value: 0x0000 0000
Page 2525: FDCAN_TXBAR. The bits are reset after a requested transmission has completed or has
Page 2525: A cancellation request resets the corresponding transmission request pending bit of
Page 2525: the transmission was successful or not. The cancellation request bits are reset directly
Page 2525: after the corresponding FDCAN_TXBRP bit has been reset.
Page 2525: is canceled immediately, the corresponding FDCAN_TXBRP bit is reset.
Page 2526: Reset value: 0x0000 0000
Page 2526: are reset immediately, else the bits remain set until the Tx scan process has completed.
Page 2526: Reset value: 0x0000 0000
Page 2526: FDCAN_TXBC. The bits remain set until the corresponding FDCAN_TXBRP bit is reset.
Page 2527: Reset value: 0x0000 0000
Page 2527: reset when a new transmission is requested by writing a 1 to the corresponding bit of
Page 2527: Reset value: 0x0000 0000
Page 2527: of cancellation, CF is set immediately. The bits are reset when a new transmission is
Page 2527: Reset value: 0x0000 0000
Page 2528: Reset value: 0x0000 0000
Page 2528: Reset value: 0x0000 0000
Page 2529: Bits 31:30 Reserved, must be kept at reset value.
Page 2529: Bits 23:22 Reserved, must be kept at reset value.
Page 2529: Bits 1:0 Reserved, must be kept at reset value.
Page 2529: Reset value: 0x0000 0000
Page 2529: Bits 31:26 Reserved, must be kept at reset value.
Page 2529: This bit is a copy of interrupt flag FDCAN_IR.TEFL. When FDCAN_IR.TEFL is reset, this
Page 2529: bit is also reset.
Page 2529: Bits 23:21 Reserved, must be kept at reset value.
Page 2530: Bits 15:13 Reserved, must be kept at reset value.
Page 2530: Bits 7:6 Reserved, must be kept at reset value.
Page 2530: Reset value: 0x0000 0000
Page 2530: Bits 31:5 Reserved, must be kept at reset value.
Page 2530: Reset value: 0x0000 0000
Page 2531: Bits 31:23 Reserved, must be kept at reset value.
Page 2531: Bits 1:0 Reserved, must be kept at reset value.
Page 2531: Reset value: 0x0000 0000
Page 2532: Bit 29 Reserved, must be kept at reset value.
Page 2532: Reset value: 0x0001 0000
Page 2532: Bits 31:27 Reserved, must be kept at reset value.
Page 2533: Bit 2 Reserved, must be kept at reset value.
Page 2533: Reset value: 0x0000 0000
Page 2534: Bits 31:28 Reserved, must be kept at reset value.
Page 2534: Bits 15:12 Reserved, must be kept at reset value.
Page 2535: FDCAN_TURNA.NAV[15:0]. DC is set to 0x1000 by hardware reset and it may not be
Page 2535: Reset value: 0x0000 0000
Page 2535: Note: The local time is started by setting ELT. It remains active until ELT is reset or until
Page 2535: the next hardware reset. FDCAN_TURCF.DC is locked when
Page 2535: Bit 30 Reserved, must be kept at reset value.
Page 2536: Reset value: 0x0000 0000
Page 2536: Bits 31:16 Reserved, must be kept at reset value.
Page 2536: Set by a write access to register FDCAN_TTOCN. Reset when the updated configuration
Page 2536: Bit 14 Reserved, must be kept at reset value.
Page 2536: 0: No action, reset by reception of any reference message
Page 2536: 0: Reset by each reference message
Page 2536: Set by the CPU, reset by each reference message
Page 2537: is reset after one APB clock period. The external clock synchronization takes effect at the
Page 2537: is reset after one APB clock period. The global time preset takes effect when the node
Page 2537: transmits the next reference message with the Master_Ref_Mark modified by the preset
Page 2537: 55.4.53   FDCAN TT global time preset register (FDCAN_TTGTP)
Page 2537: Master_Ref_Mark modified by the preset value and with Disc_Bit = 1, presetting the global
Page 2538: TP is reset to 0x0000 each time a reference message with Disc_Bit = 1 becomes valid or if
Page 2538: Reset value: 0x0000 0000
Page 2538: Bits 15:0 TP[15:0]: Time Preset.
Page 2538: Reset value: 0x0000 0000
Page 2538: FDCAN_TTTMK when FDCAN_TTOCN.TMC 00. Reset when the registers have been
Page 2538: Bits 30:23 Reserved, must be kept at reset value.
Page 2539: position. Writing a 0 has no effect. A hard reset will clear the register.
Page 2539: Reset value: 0x0000 0000
Page 2539: Bits 31:19 Reserved, must be kept at reset value.
Page 2540: The initialization is restarted by resetting IWT.
Page 2541: also set when FDCAN_TTOST.SPL is reset
Page 2541: 0: No matrix cycle started since bit has been reset
Page 2541: 0: No basic cycle started since bit has been reset
Page 2541: Reset value: 0x0000 0000
Page 2541: Bits 31:19 Reserved, must be kept at reset value.
Page 2543: Reset value: 0x0000 0000
Page 2543: Bits 31:19 Reserved, must be kept at reset value.
Page 2544: Reset value: 0x0000 0080
Page 2545: 1: Node waits for external clock synchronization to take effect. The bit is reset at the start
Page 2545: 0: No Gap announced, reset by a reference message with Next_is_Gap = 0
Page 2545: 0: No Gap in schedule, reset by each reference message and for all time slaves
Page 2545: 0: Reset at the end of each reference message
Page 2545: 0: No global time preset pending
Page 2545: 1: Node waits for the global time preset to take effect. The bit is reset when the node has
Page 2545: Bits 21:16 Reserved, must be kept at reset value.
Page 2546: becomes time master (MS[1:0] = 11), the reset of RTO is delayed due to synchronization
Page 2546: Reset value: 0x0000 0000
Page 2547: Bits 31:18 Reserved, must be kept at reset value.
Page 2547: Reset value: 0x0000 0000
Page 2547: Reset value: 0x003F 0000
Page 2548: Bits 31:22 Reserved, must be kept at reset value.
Page 2548: Reset value: 0x0000 0000
Page 2548: enabled by resetting FDCAN_TTIR.SWE.
Page 2548: Bits 15:6 Reserved, must be kept at reset value.
Page 2548: Reset value: 0x0000 0000
Page 2549: Bits 31:16 Reserved, must be kept at reset value.
Page 2549: Reset value: 0x0000 0000
Page 2549: Bits 31:6 Reserved, must be kept at reset value.
Page 2549: Bits 3:2 Reserved, must be kept at reset value.
Page 2550: 55.4.65        FDCAN register map and reset value table
Page 2550: Table 485. FDCAN register map and reset values
Page 2550: Reset value   0      0      1      1      0      0      1      0      0      0      0      1      0      1      0      0      0      0      0      1      0      0      1      0      0      0           0    1      1      0            0          0
Page 2550: Reset value   1      0      0      0      0      1      1      1      0      1      1      0      0      1      1      1      0      1      0      0      0      0      1      1      0      0           1    0      0      0            0          1
Page 2550: Reset value   0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0           0    0      0      0            0          0
Page 2550: Reset value   0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      1      0      1      0      0      0           1    1      0      0            1          1
Page 2550: Reset value   0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0           0    0      1      0            1          0
Page 2550: Reset value   0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0           0    0      0      0            0          0
Page 2550: Reset value   0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0           0    0      0      0            0          1
Page 2550: Reset value   0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      1      0      1      0      0      0           1    1      0      0            1          1
Page 2550: Reset value   0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0           0    0      0      0            0          0
Page 2550: Reset value   0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0           0    0      0      0            0          0
Page 2550: Reset value   1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      0      0      0      0      0      0      0      0      0      0           0    0      0      0            0          0
Page 2550: Reset value   0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      1      1      1      1      1      1      1      1      1      1           1    1      1      1            1          1
Page 2550: 0x003F    Reset value
Page 2550: Reset value   0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0           0    0      0      0            0          0
Page 2551: Reset value
Page 2551: Reset value
Page 2551: Reset value
Page 2551: Reset value
Page 2551: Reset value
Page 2551: Reset value
Page 2551: Reset value
Page 2551: Reset value
Page 2551: Reset value
Page 2551: Reset value
Page 2551: Reset value
Page 2551: Reset value
Page 2551: Reset value
Page 2551: Table 485. FDCAN register map and reset values (continued)
Page 2552: Table 485. FDCAN register map and reset values (continued)
Page 2552: Reset value   0            0   0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0         0         0      0      0        0          0      0      0        0         0
Page 2552: Reset value   0            0   0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0         0         0      0      0        0          0      0      0        0         0
Page 2552: Reset value   0            0   0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0         0         0      0      0        0          0      0      0        0         0
Page 2552: Reset value   0            0   0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0         0         0      0      0        0          0      0      0        0         0
Page 2552: Reset value   0            0   0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0         0         0      0      0        0          0      0      0        0         0
Page 2552: Reset value   0            0   0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0         0         0      0      0        0          0      0      0        0         0
Page 2552: Reset value   0            0   0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0         0         0      0      0        0          0      0      0        0         0
Page 2552: Reset value   0            0   0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0         0         0      0      0        0          0      0      0        0         0
Page 2552: Reset value   0            0   0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0         0         0      0      0        0          0      0      0        0         0
Page 2552: Reset value   0            0   0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0         0         0      0      0        0          0      0      0        0         0
Page 2552: Reset value   0            0   0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0         0         0      0      0        0          0      0      0        0         0
Page 2552: Reset value   0            0   0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0         0         0      0      0        0          0      0      0        0         0
Page 2552: Reset value   0            0   0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0         0         0      0      0        0          0      0      0        0         0
Page 2553: Reset value
Page 2553: Reset value
Page 2553: Reset value
Page 2553: Reset value
Page 2553: Reset value
Page 2553: Reset value
Page 2553: Reset value
Page 2553: Reset value
Page 2553: Reset value
Page 2553: Reset value
Page 2553: Reset value
Page 2553: Reset value
Page 2553: Reset value
Page 2553: Reset value
Page 2553: Table 485. FDCAN register map and reset values (continued)
Page 2554: Table 485. FDCAN register map and reset values (continued)
Page 2554: Reset value   0      0      0      0      0      0        0         0      0      0      0      0       0     0      0      0      0      0      0      0      0      0      0       0      0            0   0            0          0         0   0           0
Page 2554: Reset value   0      0      0      0      0      0        0         0      0      0      0      0       0     0      0      0      0      0      0      0      0      0      0       0      0            0   0            0          0         0   0           0
Page 2554: Reset value   0      0      0      0      0      0        0         0      0      0      0      0       0     0      0      0      0      0      0      0      0      0      0       0      0            0   0            0          0         0   0           0
Page 2554: Reset value   0      0      0      0      0      0        0         0      0      0      0      0       0     0      0      0      0      0      0      0      0      0      0       0      0            0   0            0          0         0   0           0
Page 2554: Reset value   0      0      0      0      0      0        0         0      0      0      0      0       0     0      0      0      0      0      0      0      0      0      0       0      0            0   0            0          0         0   0           0
Page 2554: Reset value   0      0      0      0      0      0        0         0      0      0      0      0       0     0      0      0      0      0      0      0      0      0      0       0      0            0   0            0          0         0   0           0
Page 2554: Reset value   0      0      0      0      0      0        0         0      0      0      0      0       0     0      0      0      0      0      0      0      0      0      0       0      1            0   0            0          0         0   0           0
Page 2554: Reset value   0      0      0      0      0      0        0         0      0      0      0      0       0     0      0      0      0      0      0      0      0      0      0       0      0            0   0            0          0         0   0           0
Page 2554: Reset value   0      0      0      0      0      0        0         0      0      0      0      0       0     0      0      0      0      0      0      0      0      0      0       0      0            0   0            0          0         0   0           0
Page 2554: Reset value   0      0      0      0      0      0        0         0      0      0      0      0       0     0      0      0      0      0      0      0      0      0      0       0      0            0   0            0          0         0   0           0
Page 2554: Reset value   0      0      0      0      0      0        0         0      0      0      0      0       0     0      0      0      0      0      0      0      0      0      0       0      0            0   0            0          0         0   0           0
Page 2554: Reset value   0      0      0      0      0      0        0         0      0      0      0      0       0     0      0      0      0      0      0      0      0      0      0       0      0            0   0            0          0         0   0           0
Page 2554: 0x01FC    Reset value
Page 2555: Table 485. FDCAN register map and reset values (continued)
Page 2555: Reset value   0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0             0   0      0      0             0
Page 2556: Reset value: 0x1114 1218
Page 2556: Reset value: 0x0000 0004
Page 2556: Bit 31 SWR: Software Reset
Page 2556: Writing a 1 to this bit will reset the calibration FSM to state Not_Calibrated
Page 2556: (CCU_CSTAT.CALS = 00). The calibration watchdog value CWD.WDV is also reset.
Page 2556: CWD.WDC are unchanged. The bit remains set until reset is completed.
Page 2556: Bits 30:20 Reserved, must be kept at reset value.
Page 2557: reset value is 1.6 bit times at 80 MHz fdcan_ker_ck and 1 Mbit/s CAN bitrate.
Page 2558: Bit 5 Reserved, must be kept at reset value.
Page 2558: Reset value: 0x0203 FFFF
Page 2558: Bit 29 Reserved, must be kept at reset value.
Page 2558: Reset value: 0x0000 0000
Page 2559: when the INIT bit is reset.
Page 2559: interrupt flag CCU_IR.CWE is reset.
Page 2559: Start value of the calibration watchdog counter. With the reset value of 00 the counter is
Page 2559: position. Writing a 0 has no effect. A hard reset will clear the register. The configuration of
Page 2559: Reset value: 0x0000 0000
Page 2560: Bits 31:2 Reserved, must be kept at reset value.
Page 2560: Reset value: 0x0000 0000
Page 2560: Bits 31:2 Reserved, must be kept at reset value.
Page 2561: 55.5.7        CCU register map and reset value table
Page 2561: Table 486. CCU register map and reset values
Page 2561: Reset value   0      0      0      1      0      0      0      1      0      0      0      1      0      1      0      0      0      0      0      1      0      0      1      0      0      0      0      1      1      0      0      0
Page 2561: Reset value   0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Page 2561: Reset value   0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Page 2561: Reset value   0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Page 2561: Reset value   0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Page 2561: Reset value   0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Page 2568: The USB OTG receives the 48 MHz clock from the reset and clock controller (RCC). The
Page 2571: In the powered state, the OTG_HS expects to receive some reset signaling from the host.
Page 2571: No other USB operation is possible. When a reset signaling is received the reset detected
Page 2571: interrupt (USBRST in OTG_GINTSTS) is generated. When the reset signaling is complete,
Page 2575: sending USB reset and configuration commands to the new peripheral.
Page 2575: Before starting to drive a USB reset, the application waits for the OTG interrupt triggered by
Page 2575: The application drives a USB reset signaling (single-ended zero) over the USB by keeping
Page 2575: the port reset bit set in the host port control and status register (PRST bit in OTG_HPRT) for
Page 2576: count and then of clearing the port reset bit.
Page 2576: Once the USB reset sequence has completed, the host port interrupt is triggered by the port
Page 2586: power-on reset.
Page 2588: of operation must be reprogrammed as they would be after a power-on reset.
Page 2588: OTG_GRSTCTL             0x010     Section 56.14.5: OTG reset register (OTG_GRSTCTL)
Page 2593: Reset value: 0x0001 0000
Page 2594: Bits 31:22 Reserved, must be kept at reset value.
Page 2594: Bits 15:13 Reserved, must be kept at reset value.
Page 2596: Reset value: 0x0000 0000
Page 2597: Bits 31:21 Reserved, must be kept at reset value.
Page 2597: application can start driving USB reset after seeing this interrupt. This bit is only valid when
Page 2597: Bits 16:10 Reserved, must be kept at reset value.
Page 2597: Bits 7:3 Reserved, must be kept at reset value.
Page 2597: Bits 1:0 Reserved, must be kept at reset value.
Page 2598: Reset value: 0x0000 0000
Page 2598: Bits 31:9 Reserved, must be kept at reset value.
Page 2598: Bit 6 Reserved, must be kept at reset value.
Page 2599: Reset value: 0x0000 1400
Page 2600: Bit 31 Reserved, must be kept at reset value.
Page 2600: Bits 28:26 Reserved, must be kept at reset value.
Page 2601: Bit 16 Reserved, must be kept at reset value.
Page 2601: Bit 14 Reserved, must be kept at reset value.
Page 2601: Bit 7 Reserved, must be kept at reset value.
Page 2602: Bit 5 Reserved, must be kept at reset value.
Page 2602: Bit 4 Reserved, must be kept at reset value.
Page 2602: Bit 3 Reserved, must be kept at reset value.
Page 2603: 56.14.5        OTG reset register (OTG_GRSTCTL)
Page 2603: Reset value: 0x8000 0000
Page 2603: The application uses this register to reset various hardware features inside the core.
Page 2603: Bits 29:11 Reserved, must be kept at reset value.
Page 2604: Bit 3 Reserved, must be kept at reset value.
Page 2604: Bit 2 Reserved, must be kept at reset value.
Page 2604: Bit 1 PSRST: Partial soft reset
Page 2604: Resets the internal state machines but keeps the enumeration info. Could be used to recover
Page 2604: Bit 0 CSRST: Core soft reset
Page 2604: Resets the HCLK and PHY clock domains as follows:
Page 2604: All module state machines (except for the AHB slave unit) are reset to the Idle state, and all
Page 2604: The application can write to this bit any time it wants to reset the core. This is a self-clearing
Page 2604: bit and the core clears this bit after all the necessary logic is reset in the core, which can take
Page 2604: Typically, the software reset is used during software development and also when the user
Page 2604: PHY domain. Once a new clock is selected, the PHY domain has to be reset for proper
Page 2605: Reset value: 0x1400 0020
Page 2605: Bit 27 Reserved, must be kept at reset value.
Page 2606: Bit 23 Reserved, must be kept at reset value.
Page 2607: Bits 17:16 Reserved, must be kept at reset value.
Page 2607: Bit 12 USBRST: USB reset
Page 2607: The core sets this bit to indicate that a reset is detected on the USB.
Page 2607: Bits 9:8 Reserved, must be kept at reset value.
Page 2608: Note: This register may return '1' if read immediately after power on reset. If the register bit
Page 2608: reads '1' immediately after power on reset it does not indicate that an SOF has been
Page 2608: device is established. If the bit is set after power on reset the application can clear the
Page 2609: Reset value: 0x0000 0000
Page 2610: Bit 23 RSTDETM: Reset detected interrupt mask
Page 2610: Bits 17:16 Reserved, must be kept at reset value.
Page 2611: Bit 12 USBRST: USB reset mask
Page 2611: Bits 9:8 Reserved, must be kept at reset value.
Page 2611: Bit 0 Reserved, must be kept at reset value.
Page 2612: Reset value: 0x0000 0000
Page 2612: Bits 31:28 Reserved, must be kept at reset value.
Page 2612: Bits 26:25 Reserved, must be kept at reset value.
Page 2613: Reset value: 0x0000 0000
Page 2613: Bits 31:21 Reserved, must be kept at reset value.
Page 2614: Reset value: 0x0000 0000
Page 2614: Bits 31:28 Reserved, must be kept at reset value.
Page 2614: Bits 26:25 Reserved, must be kept at reset value.
Page 2615: Reset value: 0x0000 0000
Page 2615: Bits 31:21 Reserved, must be kept at reset value.
Page 2616: Reset value: 0x0000 0400
Page 2616: Bits 31:16 Reserved, must be kept at reset value.
Page 2616: Reset value: 0x0200 0200
Page 2617: Reset value: 0x0008 0400
Page 2618: Bit 31 Reserved, must be kept at reset value.
Page 2618: Reset value: 0x0000 XXXX
Page 2619: Bits 31:22 Reserved, must be kept at reset value.
Page 2619: Used to activate the transceiver in transmission/reception. When reset, the transceiver is
Page 2619: Bits 15:4 Reserved, must be kept at reset value.
Page 2620: Reset value: 0x0000 2300
Page 2620: This is a register containing the Product ID as reset value.
Page 2620: Reset value: 0x0000 0000
Page 2620: Bits 31:29 Reserved, must be kept at reset value.
Page 2621: This bit is reset when SLPSTS is 0.
Page 2621: resets or soft-disconnects the device.
Page 2624: Reset value: 0x0200 0400
Page 2624: Reset value: 0x0200 0200 + 0x200 * x
Page 2625: Reset value: 0x0000 0000
Page 2625: Bits 31:3 Reserved, must be kept at reset value.
Page 2625: connected device (after changing this bit, a software reset must be performed).
Page 2625: Reset value: 0x0000 EA60
Page 2626: Bits 31:17 Reserved, must be kept at reset value.
Page 2626: Reset value: 0x0000 3FFF
Page 2627: Reset value: 0x0008 0100
Page 2628: Reset value: 0x0000 0000
Page 2628: Bits 31:16 Reserved, must be kept at reset value.
Page 2628: Reset value: 0x0000 0000
Page 2628: Bits 31:16 Reserved, must be kept at reset value.
Page 2629: Reset value: 0x0000 0000
Page 2629: A single register holds USB port-related information such as USB reset, enable, suspend,
Page 2629: Bits 31:19 Reserved, must be kept at reset value.
Page 2629: Bit 9 Reserved, must be kept at reset value.
Page 2630: Bit 8 PRST: Port reset
Page 2630: When the application sets this bit, a reset sequence is started on this port. The application
Page 2630: must time the reset period and clear this bit after the reset sequence is complete.
Page 2630: 0: Port not in reset
Page 2630: 1: Port in reset
Page 2630: reset on the port. The application can leave it set for another 10 ms in addition to the
Page 2630: by the core after a remote wakeup signal is detected or the application sets the port reset bit
Page 2631: A port is enabled only by the core after a reset sequence, and is disabled by an overcurrent
Page 2631: Reset value: 0x0000 0000
Page 2631: This field is set (reset) by the application to indicate that the OTG host must perform a
Page 2632: Bit 16 Reserved, must be kept at reset value.
Page 2632: Reset value: 0x0000 0000
Page 2632: Bits 30:17     Reserved, must be kept at reset value.
Page 2633: Reset value: 0x0000 0000
Page 2633: Bits 31:11 Reserved, must be kept at reset value.
Page 2634: Reset value: 0x0000 0000
Page 2634: Bits 31:11 Reserved, must be kept at reset value.
Page 2635: Reset value: 0x0000 0000
Page 2635: Bit 31 Reserved, must be kept at reset value.
Page 2636: Reset value: 0x0000 0000
Page 2637: Reset value: 0x0220 0000
Page 2637: Bits 31:26 Reserved, must be kept at reset value.
Page 2637: Bits 23:16 Reserved, must be kept at reset value.
Page 2637: Bit 13 Reserved, must be kept at reset value.
Page 2638: Bit 3 Reserved, must be kept at reset value.
Page 2638: Reset value: 0x0000 0002
Page 2638: Bits 31:19 Reserved, must be kept at reset value.
Page 2638: Bits 17:12 Reserved, must be kept at reset value.
Page 2640: Reset value: 0x0000 0010
Page 2640: Bits 31:24 Reserved, must be kept at reset value.
Page 2640: Bits 7:4 Reserved, must be kept at reset value.
Page 2641: Reset value: 0x0000 0000
Page 2641: Bits 31:14 Reserved, must be kept at reset value.
Page 2641: Bits 12:10 Reserved, must be kept at reset value.
Page 2641: Bit 9 Reserved, must be kept at reset value.
Page 2642: Bit 7 Reserved, must be kept at reset value.
Page 2642: Reset value: 0x0000 0000
Page 2643: Bits 31:15 Reserved, must be kept at reset value.
Page 2643: Bits 11:10 Reserved, must be kept at reset value.
Page 2643: Bit 9 Reserved, must be kept at reset value.
Page 2643: Bit 7 Reserved, must be kept at reset value.
Page 2644: Reset value: 0x0000 0000
Page 2644: Reset value: 0x0000 0000
Page 2645: Reset value: 0x0000 17D7
Page 2645: Bits 31:16 Reserved, must be kept at reset value.
Page 2645: Reset value: 0x0000 05B8
Page 2646: Bits 31:16 Reserved, must be kept at reset value.
Page 2646: Reset value: 0x0000 0000
Page 2646: Bits 31:28 Reserved, must be kept at reset value.
Page 2646: Bit 26   Reserved, must be kept at reset value.
Page 2646: Bits 15:11     Reserved, must be kept at reset value.
Page 2647: Reset value: 0x0000 0000
Page 2647: Bits 31:16 Reserved, must be kept at reset value.
Page 2647: Reset value: 0x0000 0000
Page 2647: Bits 31:18 Reserved, must be kept at reset value.
Page 2647: Bits 16:2 Reserved, must be kept at reset value.
Page 2647: Bit 0 Reserved, must be kept at reset value.
Page 2648: Reset value: 0x0000 0000
Page 2648: Bits 31:18 Reserved, must be kept at reset value.
Page 2648: Bits 16:2 Reserved, must be kept at reset value.
Page 2648: Bit 0 Reserved, must be kept at reset value.
Page 2648: Reset value: 0x0000 0000
Page 2648: Bits 31:14 Reserved, must be kept at reset value.
Page 2648: Bits 12:10 Reserved, must be kept at reset value.
Page 2649: Bit 9 Reserved, must be kept at reset value.
Page 2649: Bit 7 Reserved, must be kept at reset value.
Page 2649: Bit 5 Reserved, must be kept at reset value.
Page 2649: Reset value: 0x0000 0000
Page 2650: Bits 31:15 Reserved, must be kept at reset value.
Page 2650: Bits 11:10 Reserved, must be kept at reset value.
Page 2650: Bit 9 Reserved, must be kept at reset value.
Page 2650: Bit 7 Reserved, must be kept at reset value.
Page 2650: Bit 5 Reserved, must be kept at reset value.
Page 2651: Reset value: 0x0000 0000
Page 2652: Bit 20 Reserved, must be kept at reset value.
Page 2653: clears this bit for all endpoints (other than EP 0) after detecting a USB reset. After receiving
Page 2653: Bits 14:11 Reserved, must be kept at reset value.
Page 2653: Reset value: 0x0000 0080
Page 2653: Bits 31:14 Reserved, must be kept at reset value.
Page 2653: Bit 12 Reserved, must be kept at reset value.
Page 2653: Bit 10 Reserved, must be kept at reset value.
Page 2653: Bit 9 Reserved, must be kept at reset value.
Page 2655: Reset value: 0x0000 0000
Page 2655: Bits 31:21 Reserved, must be kept at reset value.
Page 2655: Bits 18:7 Reserved, must be kept at reset value.
Page 2655: Reset value: 0x0000 0000
Page 2656: Reset Value: 0x0000 0200
Page 2656: Bits 31:16 Reserved, must be kept at reset value.
Page 2656: Reset value: 0x0000 0000
Page 2657: Bit 31 Reserved, must be kept at reset value.
Page 2657: Reset value: 0x0000 8000
Page 2657: Bits 29:28 Reserved, must be kept at reset value.
Page 2658: Bits 25:22 Reserved, must be kept at reset value.
Page 2658: Bit 16 Reserved, must be kept at reset value.
Page 2658: Bits 14:2 Reserved, must be kept at reset value.
Page 2659: Reset value: 0x0000 0080
Page 2659: Bits 31:16 Reserved, must be kept at reset value.
Page 2659: Bits 11:10 Reserved, must be kept at reset value.
Page 2659: Bit 9 Reserved, must be kept at reset value.
Page 2659: Bit 7 Reserved, must be kept at reset value.
Page 2661: Reset value: 0x0000 0000
Page 2661: Bit 31 Reserved, must be kept at reset value.
Page 2661: Bits 28:20 Reserved, must be kept at reset value.
Page 2661: Bits 18:7 Reserved, must be kept at reset value.
Page 2662: Reset value: 0x0000 0000
Page 2662: Reset value: 0x0000 0000
Page 2663: Bits 25:22 Reserved, must be kept at reset value.
Page 2664: clears this bit for all endpoints (other than EP 0) after detecting a USB reset. After receiving
Page 2664: Bits 14:11 Reserved, must be kept at reset value.
Page 2665: Reset value: 0x0000 0000
Page 2665: Bit 31 Reserved, must be kept at reset value.
Page 2666: Reset value: 0x200B 8000
Page 2666: Bits 31:8 Reserved, must be kept at reset value.
Page 2666: Bits 3:2 Reserved, must be kept at reset value.
Page 2667: Reset value
Page 2667: Reset value
Page 2667: Reset value
Page 2667: Reset value
Page 2667: Reset value
Page 2667: Reset value
Page 2667: Reset value
Page 2667: Table 501. OTG_HS register map and reset values
Page 2667: The table below gives the USB OTG register map and reset values.
Page 2668: Table 501. OTG_HS register map and reset values (continued)
Page 2668: 0x01C      Reset value                                    0                      0        0      0      0       0      0      0       0        0        0        0      0      0        0      0      0      0      0         0        0      0      0        0      0        0
Page 2668: Reset value                                                                                          0      0      0       0        0        0        0      0      0        0      0      0      0      0         0        0      0      0        0      0        0
Page 2668: Reset value                                    0                      0        0      0      0       0      0      0       0        0        0        0      0      0        0      0      0      0      0         0        0      0      0        0      0        0
Page 2668: Reset value                                                                                          0      0      0       0        0        0        0      0      0        0      0      0      0      0         0        0      0      0        0      0        0
Page 2668: Reset value                                                                                                                                  0        0      0      0        0      0      1      0      0         0        0      0      0        0      0        0
Page 2668: Reset value     0      0      0      0         0        0      1      0        0      0      0       0      0      0       0        0        0        0      0      0        0      0      1      0      0         0        0      0      0        0       0       0
Page 2668: Reset value            0      0      0         0        0      0      0        0      0      0       0      1      0       0        0        0        0      0      0        0      0      1      0      0         0        0      0      0        0      0        0
Page 2668: Reset value                                                                                  0       0      0      0       0        0                                                                                                     X        X      X        X
Page 2668: Reset value     0      0      0      0         0        0      0      0        0      0      0       0      0      0       0        0        0        0      1      0        0      0      1      1      0         0        0      0      0        0      0        0
Page 2668: Reset value                          0         0        0      0      0        0      0      0       0      0      0       0        0        0        0      0      0        0      0      0      0      0         0        0      0      0        0      0        0
Page 2668: Reset value     0      0      0      0         0        0      1      0        0      0      0       0      0      0       0        0        0        0      0      0        0      1      0      0      0         0        0      0      0        0       0       0
Page 2668: Reset value     0      0      0      0         0        0      1      0        0      0      0       0      0      0       0        0        0        0      0      0        0      1      0      0      0         0        0      0      0        0       0       0
Page 2668: Reset value     0      0      0      0         0        0      1      0        0      0      0       0      0      0       0        0        0        0      0      0        0      1      1      0      0         0        0      0      0        0       0       0
Page 2669: Table 501. OTG_HS register map and reset values (continued)
Page 2669: Reset value      0        0       0        0      0      0      1      0      0      0      0       0     0        0    0        0              0       0      0      0      1        1     0       0       0       0       0        0       0        0       0       0
Page 2669: Reset value                                                                                                                                                                                                                                           0       0       0
Page 2669: Reset value                                                                                                                      0              1       1      1      0      1        0     1       0       0       1       1        0       0        0       0       0
Page 2669: Reset value      0        0       0        0      0      0      0      0      0      0      0       0     0        0    0        0              0       0      1      1      1        1     1       1       1       1       1        1       1        1       1       1
Page 2669: Reset value      0        0       0        0      0      0      0      0      0      0      0       0     1        0    0        0              0       0      0      0      0        1     0       0       0       0       0        0       0        0       0       0
Page 2669: Reset value                                                                                                                                     0       0      0      0      0        0     0       0       0       0       0        0       0        0       0       0
Page 2669: Reset value                                                                                                                                     0       0      0      0      0        0     0       0       0       0       0        0       0        0       0       0
Page 2669: Reset value                                                                                                        0    0        0              0       0      0      0      0        0             0       0       0       0        0       0        0       0       0
Page 2669: Reset value      0        0       0        0      0      0      0      0      0      0      0       0     0        0    0                       0       0      0      0      0        0     0       0       0       0       0        0       0        0       0       0
Page 2669: Reset value      0                                                                                                               0              0       0      0      0      0        0     0       0       0       0       0        0       0        0       0       0
Page 2669: Reset value                                                                                                                                                                           0     0       0       0               0        0       0                0       0
Page 2670: Table 501. OTG_HS register map and reset values (continued)
Page 2670: Reset value                                                                                                                                                                         0        0        0        0        0      0      0      0               0      0
Page 2670: Reset value               0       0        0      0      0      0      0      0      0      0       0     0        0    0        0              0       0      0      0      0      0        0        0        0        0      0      0      0        0      0      0
Page 2670: Reset value      0        0       0        0      0      0      0      0      0      0      0       0     0        0    0        0              0       0      0      0      0      0        0        0        0        0      0      0      0        0      0      0
Page 2670: Reset value      0        0       0        0      0      0      0      0      0      0      0       0     0        0    0                       0       0      0      0      0      0        0        0        0        0      0      0      0        0      0      0
Page 2670: Reset value      0                                                                                                               0              0       0      0      0      0      0        0        0        0        0      0      0      0        0      0      0
Page 2670: Reset value                                                                                                                                                                         0        0
Page 2670: Reset value                                                                                                                                                                         0        0        0        0        0      0      0      0               0      0
Page 2670: Reset value               0       0        0      0      0      0      0      0      0      0       0     0        0    0        0              0       0      0      0      0      0        0        0        0        0      0      0      0        0      0      0
Page 2670: Reset value      0        0       0        0      0      0      0      0      0      0      0       0     0        0    0        0              0       0      0      0      0      0        0        0        0        0      0      0      0        0      0      0
Page 2670: Reset value      0        0       0        0      0      0      0      0      0      0      0       0     0        0    0                       0       0      0      0      0      0        0        0        0        0      0      0      0        0      0      0
Page 2670: Reset value      0                                                                                                               0              0       0      0      0      0      0        0        0        0        0      0      0      0        0      0      0
Page 2671: Reset value
Page 2671: Reset value
Page 2671: Reset value
Page 2671: Reset value
Page 2671: Reset value
Page 2671: Reset value
Page 2671: Reset value
Page 2671: Reset value
Page 2671: Reset value
Page 2671: Reset value
Page 2671: Reset value
Page 2671: Table 501. OTG_HS register map and reset values (continued)
Page 2672: Reset value
Page 2672: Reset value
Page 2672: Reset value
Page 2672: Reset value
Page 2672: Reset value
Page 2672: Reset value
Page 2672: Reset value
Page 2672: Reset value
Page 2672: Reset value
Page 2672: Reset value
Page 2672: Reset value
Page 2672: Table 501. OTG_HS register map and reset values (continued)
Page 2673: Reset value
Page 2673: Reset value
Page 2673: Reset value
Page 2673: Reset value
Page 2673: Reset value
Page 2673: Reset value
Page 2673: Reset value
Page 2673: Reset value
Page 2673: Reset value
Page 2673: Table 501. OTG_HS register map and reset values (continued)
Page 2674: Reset value
Page 2674: Reset value
Page 2674: Reset value
Page 2674: Reset value
Page 2674: Reset value
Page 2674: Reset value
Page 2674: Table 501. OTG_HS register map and reset values (continued)
Page 2675: Reset value
Page 2675: Reset value
Page 2675: Reset value
Page 2675: Reset value
Page 2675: Reset value
Page 2675: Reset value
Page 2675: Reset value
Page 2675: Reset value
Page 2675: Reset value
Page 2675: Table 501. OTG_HS register map and reset values (continued)
Page 2676: Table 501. OTG_HS register map and reset values (continued)
Page 2676: Reset value     0       0        0           0             0      0      0      0      0      0      0       0      0        0    0          0               0        0      0      0      0      0      0       0          0       0          0          0        0      0         0          0
Page 2676: Reset value     0       0        0           0             0      0                                  0       0      0        0    0          0               0                                    0      0       0          0       0          0          0        0      0         0          0
Page 2676: Reset value                                                                                                                                                  0        0      0      0             -              0                  0          0          0        0      0         0          0
Page 2676: Reset value             0        0           0             0      0      0      0      0      0      0       0      0        0    0          0               0        0      0      0      0      0      0       0          0       0          0          0        0      0         0          0
Page 2676: Reset value     0       0        0           0             0      0      0      0      0      0      0       0      0        0    0          0               0        0      0      0      0      0      0       0          0       0          0          0        0      0         0          0
Page 2676: Reset value                                                                                                                                                                                                                 0       0          0          0                         0          0
Page 2678: 5.   Program the PRST bit in OTG_HPRT to 1. This starts the reset process.
Page 2678: 6.   Wait at least 10 ms for the reset process to complete.
Page 2678: device detected in step 9. If FSLSPCS has been changed a port reset must be
Page 2678: –   USB reset
Page 2678: 3.   Wait for the USBRST interrupt in OTG_GINTSTS. It indicates that a reset has been
Page 2678: Wait for the ENUMDNE interrupt in OTG_GINTSTS. This interrupt indicates the end of reset
Page 2684: Reset Error Count
Page 2684: Reset Error Count
Page 2685: Reset Error Count
Page 2685: Reset Error Count
Page 2685: Reset Error Count
Page 2685: Reset Error Count
Page 2686: Reset Error Count
Page 2691: Reset Error Count
Page 2691: Reset Error Count
Page 2691: Reset Error Count
Page 2692: Reset Error Count
Page 2692: Reset Error Count
Page 2692: Reset Error Count
Page 2693: Reset Error Count
Page 2694: 0, reinitialize the channel for the next transfer. This time, the application must reset the
Page 2698: Reset Error Count
Page 2699: for the next transfer. This time, the application must reset the ODDFRM bit in
Page 2701: soft reset. The core does not send any more tokens after it has detected a port babble
Page 2711: Endpoint initialization on USB reset
Page 2734: 4.   The B-device detects the connection, issues a USB reset, and enumerates the
Page 2736: 3.   The application sets the reset bit (PRST in OTG_HPRT) and the OTG_HS controller
Page 2736: issues a USB reset and enumerates the A-device for data traffic.
Page 2758: replacement by MAC Address1 registers. When bit 25 of TDES3 is reset, it indicates
Page 2758: VLTI bit is reset
Page 2759: In addition, the VLP (VLAN Priority control) bit must be reset in VLAN inclusion register
Page 2760: selected (HUC bit of Packet filtering control register (ETH_MACPFR) is reset), the MAC
Page 2761: register (ETH_MACPFR). If the PM bit is reset, the MAC performs the filtering for multicast
Page 2761: HPF bit is reset, only one of the filters (Hash or Perfect) is applied to receive packet.
Page 2763: When ETV bit is reset, most significant four bits of CRC-32 of VLAN Tag are inverted and
Page 2776: –   When TSCTRLSSR bit in ETH_MACTSCR register is reset, the accuracy is of
Page 2777: –    When TSCTRLSSR bit in Timestamp control Register (ETH_MACTSCR) is reset,
Page 2782: the OSTC bit is reset (refer to Section 57.10.3: Transmit descriptor).
Page 2793: complete, the SMA module indicates this to the CSR, and the CSR resets the Busy bit. The
Page 2793: the SMA indicates this to the CSR. The CSR resets the Busy bit and updates the MDIO data
Page 2802: When software resets the PWRDWN bit in Remote wakeup packet filter register
Page 2804: and are reset whenever software driver clears them by writing 1. However, if
Page 2806: 1.   Provide a software reset to reset all MAC internal registers and logic (bit 0 of DMA
Page 2806: 2.   Wait for the completion of the reset process (poll bit 0 of the DMA mode register
Page 2806: (ETH_DMAMR), which is cleared when the reset operation is completed).
Page 2812: 16. Reset LPITXEN bit if the application needs to override the auto-entry/exit modes and
Page 2813: target time nanoseconds register (ETH_MACPPSTTNR) is reset before programming
Page 2816: For descriptors owned by the application, the OWN bit of DES3 is reset to 0.
Page 2820: This field is valid when the TSE bit is reset.When the TSE bit is set, it
Page 2821: 15            TPL         When the TSE bit is reset, this bit is reserved. When the TSE bit is set, this
Page 2825: descriptor to reset the OWN bit.
Page 2826: bits of TDES3 context descriptor are reset, TDES2[31:16] contains the inner VLAN
Page 2826: TDES3 context descriptor is reset.
Page 2827: When the OSTC bit is reset and this bit and the TSE bit of TDES3 are
Page 2828: VLAN inclusion register (ETH_MACVIR) is reset.
Page 2831: is reset, it indicates that the application owns the descriptor. The DMA clears
Page 2835: When the HF bit is reset, this field contains the MAC address register
Page 2835: 26:19   MADRM    field is valid only if the DAF bit is reset.
Page 2838: Descriptor Error (RDES3[13]) or Overflow Error bits are reset. The
Page 2841: Reset value: 0x0000 0000
Page 2841: Bits 31:18 Reserved, must be kept at reset value.
Page 2841: Bit 15 Reserved, must be kept at reset value.
Page 2841: and Tx DMA. These bits are valid only when the DA bit is reset. The priority ratio is Rx:Tx or
Page 2841: Tx:Rx depending on whether the TXPR bit is reset or set.
Page 2842: Bits 10:2 Reserved, must be kept at reset value.
Page 2842: Bit 0 SWR: Software Reset
Page 2842: When this bit is set, the MAC and the DMA controller reset the logic and all internal registers of
Page 2842: the DMA, MTL, and MAC. This bit is automatically cleared after the reset operation is complete
Page 2842: Note: The reset operation is complete only when all resets in all active clock domains are de-
Page 2842: PHY interface) are present for software reset completion. The time to complete the
Page 2842: software reset operation depends on the frequency of the slowest active clock.
Page 2843: Reset value: 0x0101 0000
Page 2843: Bits 31:16 Reserved, must be kept at reset value.
Page 2843: Bit 13    Reserved, must be kept at reset value.
Page 2843: Bits 11:1   Reserved, must be kept at reset value.
Page 2844: Reset value: 0x0000 0000
Page 2844: Bits 31:18 Reserved, must be kept at reset value.
Page 2844: This bit indicates an interrupt event in the MAC. To reset this bit to 1'b0, the software must
Page 2844: This bit indicates an interrupt event in the MTL. To reset this bit to 1'b0, the software must
Page 2844: Bits 15:1   Reserved, must be kept at reset value.
Page 2844: This bit indicates an interrupt event in DMA Channel. To reset this bit to 0, the software must
Page 2844: Reset value: 0x0000 0000
Page 2845: Bits 31:16      Reserved, must be kept at reset value.
Page 2845: 000: Stopped (Reset or Stop Transmit Command issued)
Page 2845: 000: Stopped (Reset or Stop Receive Command issued)
Page 2845: Bits 7:1   Reserved, must be kept at reset value.
Page 2845: Reset value: 0x0000 0000
Page 2846: Bits 31:21 Reserved, must be kept at reset value.
Page 2846: Bit 17 Reserved, must be kept at reset value.
Page 2846: Bits 15:14 Reserved, must be kept at reset value.
Page 2846: Reset value: 0x0000 0000
Page 2847: Bits 31:22 Reserved, must be kept at reset value.
Page 2847: Bits 15:13 Reserved, must be kept at reset value.
Page 2847: Bits 11:5 Reserved, must be kept at reset value.
Page 2847: Bits 3:1 Reserved, must be kept at reset value.
Page 2847: When this bit is reset, the transmission process is placed in the Stopped state after
Page 2847: value when this bit is reset. The new value is considered when this bit is set again. The stop
Page 2848: Reset value: 0x0000 0000
Page 2848: Bits 30:22 Reserved, must be kept at reset value.
Page 2849: Bit 15 Reserved, must be kept at reset value.
Page 2849: When this bit is reset, the Rx DMA operation is stopped after the transfer of the current
Page 2850: Reset value: 0x0000 0000
Page 2850: Bits 1:0 Reserved, must be kept at reset value.
Page 2851: Reset value: 0x0000 0000
Page 2851: Bits 1:0 Reserved, must be kept at reset value.
Page 2852: Reset value: 0x0000 0000
Page 2852: Bits 1:0 Reserved, must be kept at reset value.
Page 2853: Reset value: 0x0000 0000
Page 2853: Bits 1:0 Reserved, must be kept at reset value.
Page 2853: Reset value: 0x0000 0000
Page 2853: Bits 31:10 Reserved, must be kept at reset value.
Page 2854: Reset value: 0x0000 0000
Page 2854: Bits 31:10 Reserved, must be kept at reset value.
Page 2854: Reset value: 0x0000 0000
Page 2855: Bits 31:16 Reserved, must be kept at reset value.
Page 2855: When this bit is reset, the normal interrupt summary is disabled.
Page 2855: When this bit is reset, the abnormal interrupt summary is disabled.
Page 2855: When this bit is reset, the Context Descriptor error interrupt is disabled.
Page 2855: bit is reset, the Fatal Bus Error error interrupt is disabled.
Page 2855: bit is reset, the Early Receive interrupt is disabled.
Page 2855: bit is reset, the Early Transmit interrupt is disabled.
Page 2855: enabled. When this bit is reset, the Receive Watchdog Timeout interrupt is disabled.
Page 2855: this bit is reset, the Receive Stopped interrupt is disabled.
Page 2855: enabled. When this bit is reset, the Receive Buffer Unavailable interrupt is disabled.
Page 2855: reset, the Receive Interrupt is disabled.
Page 2855: Bits 5:3 Reserved, must be kept at reset value.
Page 2856: enabled. When this bit is reset, the Transmit Buffer Unavailable interrupt is disabled.
Page 2856: When this bit is reset, the Transmission Stopped interrupt is disabled.
Page 2856: reset, the Transmit Interrupt is disabled.
Page 2858: Reset value: 0x0000 0000
Page 2858: Bits 31:8 Reserved, must be kept at reset value.
Page 2858: timer is reset when the RI bit is set high because of automatic setting of RI as per the
Page 2858: Reset value: 0x0000 0000
Page 2859: The DMA updates this pointer during Tx operation. This pointer is cleared on reset.
Page 2859: Reset value: 0x0000 0000
Page 2859: The DMA updates this pointer during Rx operation. This pointer is cleared on reset.
Page 2859: Reset value: 0x0000 0000
Page 2859: The DMA updates this pointer during Tx operation. This pointer is cleared on reset.
Page 2860: Reset value: 0x0000 0000
Page 2860: The DMA updates this pointer during Rx operation. This pointer is cleared on reset.
Page 2860: Reset value: 0x0000 0000
Page 2861: Bits 31:22 Reserved, must be kept at reset value.
Page 2862: Bit 31 of RDES1 is reset in the last descriptor, and the specific packet status information is
Page 2862: Bits 5:3 Reserved, must be kept at reset value.
Page 2862: Bit 31 of TDES3 is reset in the last descriptor, and the specific packet status information is
Page 2863: Reset value: 0x0000 0000
Page 2863: Bits 31:16 Reserved, must be kept at reset value.
Page 2863: Bits 14:11 Reserved, must be kept at reset value.
Page 2864: Ethernet DMA register map and reset values
Page 2864: Table 548. ETH_DMA common register map and reset values
Page 2864: Reset value                                                                                                                   0 0               0 0 0 0                                                                0 0 0 0 0
Page 2864: Reset value                                                                                         0 0 0 1 0 0                                                  0                                                                           0
Page 2864: Reset value                                                                                                                   0 0                                                                                                            0
Page 2864: Reset value                                                                                                                              0 0 0 0 0 0 0 0                                                                                     0
Page 2864: Table 549. ETH_DMA_CH register map and reset values
Page 2864: Reset value                                                                                  0 0 0                               0                      0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2864: Reset value                                                                           0 0 0 0 0 0 0                                                             0                                                      0                    0
Page 2864: Reset value     0                                                                     0 0 0 0 0 0                                              0 0 0 0 0 0 0 0 0 0 0                                                                        0
Page 2865: Table 549. ETH_DMA_CH register map and reset values (continued)
Page 2865: Reset value    0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2865: Reset value    0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2865: Reset value    0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2865: Reset value    0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2865: Reset value                                                            0 0 0 0 0 0 0 0 0 0
Page 2865: Reset value                                                            0 0 0 0 0 0 0 0 0 0
Page 2865: Reset value                                                0 0 0 0 0 0 0 0 0 0           0 0 0
Page 2865: Reset value                                   0 0                          0 0 0 0 0 0 0 0
Page 2865: Reset value    0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2865: Reset value    0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2865: Reset value    0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2865: Reset value    0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2865: Reset value                         0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0                      0 0 0
Page 2866: Table 549. ETH_DMA_CH register map and reset values (continued)
Page 2866: Reset value                                          0            0 0 0 0 0 0 0 0 0 0 0
Page 2867: Reset value: 0x0000 0000
Page 2867: Bits 31:10 Reserved, must be kept at reset value.
Page 2867: Bit 9 CNTCLR: Counters Reset
Page 2867: When this bit is set, all counters are reset. This bit is cleared automatically after 1 clock cycle.
Page 2867: If this bit is set along with CNT_PRESET bit, CNT_PRESET has precedence.
Page 2867: Bit 8 CNTPRST: Counters Preset
Page 2867: –    ETH_MTLTXQUR register is initialized/preset to 0x7F0.
Page 2867: initialized/preset to 0x7F0
Page 2867: Bit 7 Reserved, must be kept at reset value.
Page 2867: Bits 6:2 Reserved, must be kept at reset value.
Page 2867: When this bit is reset, the Tx packet status received from the MAC is forwarded to the
Page 2867: Bit 0 Reserved, must be kept at reset value.
Page 2868: Reset value: 0x0000 0000
Page 2868: Bits 31:1 Reserved, must be kept at reset value.
Page 2868: This bit indicates that an interrupt has been generated by Queue. To reset this bit, read
Page 2868: Reset value: 0x0007 0008
Page 2869: Bits 31:25 Reserved, must be kept at reset value.
Page 2869: Bits 15:7 Reserved, must be kept at reset value.
Page 2869: bit is reset.
Page 2869: When this bit is set, the Tx queue controller logic is reset to its default values. Therefore, all
Page 2869: the data in the Tx queue is lost or flushed. This bit is internally reset when the flushing
Page 2869: operation is complete. Until this bit is reset, you should not write to the ETH_MTLTXQOMR
Page 2870: Reset value: 0x0000 0000
Page 2870: Bits 31:12 Reserved, must be kept at reset value.
Page 2870: has crossed the maximum count. In such a scenario, the overflow packet counter is reset to
Page 2870: Reset value: 0x0000 0000
Page 2871: Bits 31:23 Reserved, must be kept at reset value.
Page 2871: Bit 19 Reserved, must be kept at reset value.
Page 2871: Bits 15:6 Reserved, must be kept at reset value.
Page 2872: Reset value: 0x0000 0000
Page 2872: Bits 31:25 Reserved, must be kept at reset value.
Page 2872: When this bit is set, the Receive Queue Overflow interrupt is enabled. When this bit is reset,
Page 2872: Bits 23:17 Reserved, must be kept at reset value.
Page 2872: Bits 15:9 Reserved, must be kept at reset value.
Page 2872: reset, the Transmit Queue Underflow interrupt is disabled.
Page 2872: Bits 7:1 Reserved, must be kept at reset value.
Page 2873: Reset value: 0x0070 0000
Page 2873: Bits 31:23 Reserved, must be kept at reset value.
Page 2873: field is read-write only if the number of Rx queues more than one and the reset value is 0x0.
Page 2873: Bits 19:17 Reserved, must be kept at reset value.
Page 2873: Bits 13:11 Reserved, must be kept at reset value.
Page 2874: enabled. When reset, the flow control operation is disabled. This bit is not used (reserved and
Page 2874: always reset) when the Rx queue is less than 4 Kbytes.
Page 2874: When this bit is reset, all error packets are dropped if the FEP bit is reset.
Page 2874: reset, the Rx queue operates in the Threshold (cut-through) mode, subject to the threshold
Page 2874: When this bit is reset, the Rx queue drops packets with error status (CRC error, receive error,
Page 2874: packet is dropped irrespective of the setting of this bit. However, if the RSF bit is reset and
Page 2874: error and length less than 64 bytes), including pad-bytes and CRC. When this bit is reset, the
Page 2874: Bit 2 Reserved, must be kept at reset value.
Page 2875: Reset value: 0x0000 0000
Page 2875: Bits 31:28 Reserved, must be kept at reset value.
Page 2875: application asserted ari_pkt_flush_i[] for this queue. This counter is reset when this register is
Page 2875: Bits 15:12 Reserved, must be kept at reset value.
Page 2875: discards an incoming packet because of overflow. This counter is reset when this register is
Page 2875: Reset value: 0x0000 0000
Page 2876: Bits 31:30 Reserved, must be kept at reset value.
Page 2876: Bits 15:6 Reserved, must be kept at reset value.
Page 2876: Bit 3 Reserved, must be kept at reset value.
Page 2877: Reset value
Page 2877: Reset value
Page 2877: Reset value
Page 2877: Reset value
Page 2877: Reset value
Page 2877: Reset value
Page 2877: Ethernet MTL register map and reset values
Page 2877: Table 550. ETH_MTL register map and reset values
Page 2878: Table 550. ETH_MTL register map and reset values (continued)
Page 2878: Reset value                         1 1 1          0 0 0          0 0 0 0 0 0 0 0                         0 0
Page 2878: Reset value               0 0 0 0 0 0 0 0 0 0 0 0             0 0 0 0 0 0 0 0 0 0 0 0
Page 2878: Reset value           0 0 0 0 0 0 0 0 0 0 0 0 0 0                           0 0                  0 0 0
Page 2879: Reset value: 0x0000 0000
Page 2880: When this bit is reset, the MAC receiver does not recognize any ARP packet and indicates
Page 2880: or ICMP payload checksum checking. When this bit is reset, the COE function in the receiver
Page 2881: ETH_MACECR register is reset. When EIPGEN is set, then the minimum IPG (greater than
Page 2881: When this bit is reset, the MAC considers a received packet as Giant packet when its size is
Page 2881: When this bit is reset and the JE bit is not set, the MAC considers all received packets of size
Page 2882: When this bit is reset, the MAC passes all incoming packets to the application, without any
Page 2882: When this bit is reset, the MAC does not allow more than 2,048 bytes (10,240 if JE is set
Page 2882: Bit 18 Reserved, must be kept at reset value.
Page 2882: When this bit is reset, if the application sends more than 2,048 bytes of data (10,240 if JE is
Page 2882: Bit 15 Reserved, must be kept at reset value.
Page 2882: In the 1000 Mbps-only configurations, this bit is read-only with the reset value. In the 10 or
Page 2882: When this bit is reset, the MAC transmitter ignores the status of the CRS signal.
Page 2883: asserted in the half-duplex mode. When this bit is reset, the MAC receives all packets given
Page 2883: When this bit is reset, the MAC transmitter generates errors because of Carrier Sense. The
Page 2883: When this bit is reset, the MAC retries based on the settings of the BL field. This bit is
Page 2883: Bit 7 Reserved, must be kept at reset value.
Page 2883: then defer again after back off completion. In such a scenario, the deferral timer is reset to 0,
Page 2883: When this bit is reset, the deferral check function is disabled and the MAC defers until the
Page 2884: interface. When this bit is reset, the MAC Tx state machine is disabled after it completes the
Page 2884: the MII interface. When this bit is reset, the MAC Rx state machine is disabled after it
Page 2885: Reset value: 0x0000 0000
Page 2886: Bits 31:30 Reserved, must be kept at reset value.
Page 2886: When this bit is reset, the MAC ignores EIPG field and interprets IPG field in ETH_MACCR
Page 2886: Bits 23:19 Reserved, must be kept at reset value.
Page 2886: When this bit is reset, the MAC detects only Slow Protocol packets with the Slow Protocol
Page 2886: When this bit is reset, the MAC forwards all error-free Slow Protocol packets to the
Page 2886: When this bit is reset, the MAC receiver always checks the CRC field in the received packets.
Page 2886: Bits 15:14 Reserved, must be kept at reset value.
Page 2887: Reset value: 0x0000 0000
Page 2887: When this bit is reset, the Receiver module passes only those packets to the application that
Page 2887: Bits 30:22 Reserved, must be kept at reset value.
Page 2887: only those packets that are processed by the Layer 4 filter. When this bit is reset, the MAC
Page 2887: When this bit is reset, the MAC forwards all packets irrespective of the match status of the
Page 2887: Bits 19:17 Reserved, must be kept at reset value.
Page 2887: Tag. When this bit is reset, the MAC forwards all packets irrespective of the match status of
Page 2887: Bits 15:11 Reserved, must be kept at reset value.
Page 2888: When this bit is reset and the HUC or HMC bit is set, the packet is passed only if it matches
Page 2888: When this bit is reset, the MAC forwards the received packet to the application with updated
Page 2888: When this bit is reset, if the SA of a packet does not match the values programmed in the SA
Page 2888: When this bit is reset, the AFM module passes all received broadcast packets.
Page 2888: (first bit in the destination address field is '1') are passed. When this bit is reset, filtering of
Page 2888: address comparison for both unicast and multicast packets. When this bit is reset, normal
Page 2889: When this bit is reset, the MAC performs the perfect destination address filtering for multicast
Page 2889: When this bit is reset, the MAC performs a perfect destination address filtering for unicast
Page 2890: Reset value: 0x0000 0000
Page 2890: Bits 31:9 Reserved, must be kept at reset value.
Page 2890: When this bit is set and the WD bit of the ETH_MACCR register is reset, the WTO field is
Page 2890: Bits 7:4 Reserved, must be kept at reset value.
Page 2890: When the PWE bit is set and the WD bit of the ETH_MACCR register is reset, this field is
Page 2891: Reset value: 0x0000 0000
Page 2892: Reset value: 0x0000 0000
Page 2893: Reset value: 0x0000 0000
Page 2893: reset, the MAC does not provide the inner VLAN Tag in Rx status.
Page 2893: Bit 30 Reserved, must be kept at reset value.
Page 2893: VLAN Tag (if present). When this bit is reset, the MAC receiver enables operation on the
Page 2893: present). When this bit is reset, the MAC enables processing of up to one VLAN Tag on Tx
Page 2893: When the ETV bit is reset, the CRC of the 16-bit VLAN tag is used for comparison.
Page 2893: When this bit is reset, the VLAN Hash Match operation is not performed. If the VLAN Hash
Page 2893: reset, the MAC does not provide the outer VLAN Tag in Rx status.
Page 2893: Bit 23 Reserved, must be kept at reset value.
Page 2894: When this bit is reset, the MAC filters or matches the VLAN Tag specified by the ERIVLT bit
Page 2894: 0x88A8) packets. When this bit is reset, the MAC receiver enables filtering or matching for C-
Page 2894: matching VLAN Tag are marked as matched. When reset, this bit enables the VLAN Tag
Page 2894: When this bit is reset, all 16 bits of the 15th and 16th bytes of the received VLAN packet are
Page 2895: Reset value: 0x0000 0000
Page 2895: Bits 31:16 Reserved, must be kept at reset value.
Page 2896: Reset value: 0x0000 0000
Page 2896: Bits 31:21 Reserved, must be kept at reset value.
Page 2896: of transmitted packets. When this bit is reset, C-VLAN type (0x8100) is inserted or replaced
Page 2896: replacement. When this bit is reset, bits[17:16] are ignored.
Page 2897: Reset value: 0x0000 0000
Page 2897: Bits 31:21 Reserved, must be kept at reset value.
Page 2897: of transmitted packets. When this bit is reset, C-VLAN type (0x8100) is inserted or replaced
Page 2898: this bit is reset, the VLC field is ignored.
Page 2898: Reset value: 0x0000 0000
Page 2899: Bits 15:8 Reserved, must be kept at reset value.
Page 2899: When this bit is reset, normal operation with automatic zero-quanta Pause packet generation
Page 2899: Bits 3:2 Reserved, must be kept at reset value.
Page 2899: Pause packets. When this bit is reset, the flow control operation in the MAC is disabled, and
Page 2899: this bit is reset, the backpressure feature is disabled.
Page 2899: transmission is complete, the MAC resets this bit to 0. You should not write to this register
Page 2900: Reset value: 0x0000 0000
Page 2900: Bits 31:2 Reserved, must be kept at reset value.
Page 2900: When this bit is reset, the MAC only detects Pause packets with unique multicast address.
Page 2900: is reset or the MAC is operating in half-duplex mode, the decode function of the Pause
Page 2901: Reset value: 0x0000 0000
Page 2901: Bits 31:15 Reserved, must be kept at reset value.
Page 2901: Bit 11 Reserved, must be kept at reset value.
Page 2902: Bits 7:6 Reserved, must be kept at reset value.
Page 2902: Bits 2:0 Reserved, must be kept at reset value.
Page 2903: Reset value: 0x0000 0000
Page 2903: Bits 31:15 Reserved, must be kept at reset value.
Page 2903: Bits 11:6 Reserved, must be kept at reset value.
Page 2903: Bits 2:0 Reserved, must be kept at reset value.
Page 2903: Reset value: 0x0000 0000
Page 2904: Bits 31:9 Reserved, must be kept at reset value.
Page 2904: when Jumbo Packet mode is enabled) and the WD bit is reset in the ETH_MACCR register.
Page 2904: Bits 7:6 Reserved, must be kept at reset value.
Page 2904: reset in the ETH_MACCR register. This bit is set when the packet size exceeds 16,383 bytes
Page 2905: Reset value: 0x0000 0000
Page 2905: Bit 31 RWKFILTRST: Remote wakeup Packet Filter Register Pointer Reset
Page 2905: When this bit is set, the remote wakeup packet filter register pointer is reset to 3'b000. It is
Page 2905: Bits 30:29 Reserved, must be kept at reset value.
Page 2905: Bits 23:11 Reserved, must be kept at reset value.
Page 2905: Bits 8:7 Reserved, must be kept at reset value.
Page 2906: Bits 4:3   Reserved, must be kept at reset value.
Page 2907: Reset value: 0x0000 0000
Page 2908: When the bit is set, the pattern applies to only multicast packets; when the bit is reset,
Page 2909: Reset value: 0x0000 0000
Page 2910: Bits 31:21 Reserved, must be kept at reset value.
Page 2910: reset, the MAC ignores the link-status bits of the ETH_MACPHYCSR register and takes only
Page 2910: When this bit is set, the link is considered to be okay (UP) and when this bit is reset, the link
Page 2910: reset, it instructs the MAC to exit the LPI state and resume normal transmission.
Page 2910: Bits 15:10 Reserved, must be kept at reset value.
Page 2910: Bits 7:4 Reserved, must be kept at reset value.
Page 2911: Reset value: 0x03E8 0000
Page 2911: Bits 31:26 Reserved, must be kept at reset value.
Page 2912: Reset value: 0x0000 0000
Page 2912: Bits 31:20 Reserved, must be kept at reset value.
Page 2912: Bits 2:0 Reserved, must be kept at reset value.
Page 2912: Reset value: 0x0000 0000
Page 2912: Bits 31:12 Reserved, must be kept at reset value.
Page 2913: Reset value: 0x0000 3041
Page 2913: Bits 31:16 Reserved, must be kept at reset value.
Page 2913: Reset value: 0x0000 0000
Page 2914: Bits 31:19 Reserved, must be kept at reset value.
Page 2914: Bits 15:3 Reserved, must be kept at reset value.
Page 2914: Reset value: 0x1184 1904
Page 2915: Bit 31 Reserved, must be kept at reset value.
Page 2915: Bit 26 Reserved, must be kept at reset value.
Page 2915: Bits 23:21 Reserved, must be kept at reset value.
Page 2916: Bit 5 Reserved, must be kept at reset value.
Page 2917: Reset value: 0x4100 0000
Page 2917: Bit 31 Reserved, must be kept at reset value.
Page 2917: Bit 27 Reserved, must be kept at reset value.
Page 2917: Bits 23:22 Reserved, must be kept at reset value.
Page 2917: Bits 17:16 Reserved, must be kept at reset value.
Page 2918: Bits 11:10 Reserved, must be kept at reset value.
Page 2918: Bits 5:4 Reserved, must be kept at reset value.
Page 2918: Reset value: 0x0000 0000
Page 2919: Bits 31:28 Reserved, must be kept at reset value.
Page 2919: When this bit is reset, then the read/write command completion (MII busy is cleared) only
Page 2919: Bit 15 Reserved, must be kept at reset value.
Page 2920: Bits 7:5 Reserved, must be kept at reset value.
Page 2921: When this bit is set, Clause 45 capable PHY is connected to MDIO. When this bit is reset,
Page 2921: Reset value: 0x0000 0000
Page 2922: Reset value: 0x0000 0000
Page 2922: Reset value: 0x8000 FFFF
Page 2922: Bits 30:16 Reserved, must be kept at reset value.
Page 2923: Reset value: 0xFFFF FFFF
Page 2923: Reset value: 0x0000 FFFF
Page 2924: filtering. When this bit is reset, the address filter module ignores the address for filtering.
Page 2924: received packet. When this bit is reset, the MAC Address x[47:0] is used to compare with the
Page 2924: Bits 23:16 Reserved, must be kept at reset value.
Page 2925: Reset value: 0x0000 0000
Page 2925: Bits 31:9 Reserved, must be kept at reset value.
Page 2925: When reset, the MMC Counters are not updated for dropped Broadcast packets.
Page 2925: Bits 7:6 Reserved, must be kept at reset value.
Page 2925: Bit 5 CNTPRSTLVL: Full-Half Preset
Page 2925: When this bit is low and the CNTPRST bit is set, all MMC counters get preset to almost-half
Page 2925: value. All octet counters get preset to 0x7FFF_F800 (Half 2Kbytes) and all packet-counters
Page 2925: get preset to 0x7FFF_FFF0 (Half 16).
Page 2925: When this bit is high and the CNTPRST bit is set, all MMC counters get preset to almost-full
Page 2925: value. All octet counters get preset to 0xFFFF_F800 (Full 2Kbytes) and all packet-counters
Page 2925: get preset to 0xFFFF_FFF0 (Full 16).
Page 2925: For 16-bit counters, the almost-half preset values are 0x7800 and 0x7FF0 for the respective
Page 2925: octet and packet counters. Similarly, the almost-full preset values for the 16-bit counters are
Page 2925: Bit 4 CNTPRST: Counters Preset
Page 2925: When this bit is set, all counters are initialized or preset to almost full or almost half according
Page 2925: Until this bit is reset to 0, no MMC counter is updated because of any transmitted or received
Page 2925: packet. If any MMC counter is read with the Reset on Read bit set, then that counter is also
Page 2926: Bit 2 RSTONRD: Reset on Read
Page 2926: When this bit is set, the MMC counters are reset to zero after Read (self-clearing after reset).
Page 2926: Bit 0 CNTRST: Counters Reset
Page 2926: When this bit is set, all counters are reset. This bit is cleared automatically after 1 clock cycle.
Page 2926: Reset value: 0x0000 0000
Page 2926: Bits 31:28 Reserved, must be kept at reset value.
Page 2926: Bits 25:18 Reserved, must be kept at reset value.
Page 2927: Bits 16:7 Reserved, must be kept at reset value.
Page 2927: Bits 4:0 Reserved, must be kept at reset value.
Page 2927: Reset value: 0x0000 0000
Page 2928: Bits 31:28 Reserved, must be kept at reset value.
Page 2928: Bits 25:22 Reserved, must be kept at reset value.
Page 2928: Bits 20:16 Reserved, must be kept at reset value.
Page 2928: Bits 13:0 Reserved, must be kept at reset value.
Page 2929: Reset value: 0x0000 0000
Page 2929: Bits 31:28 Reserved, must be kept at reset value.
Page 2929: Bits 25:18 Reserved, must be kept at reset value.
Page 2929: Bits 16:7 Reserved, must be kept at reset value.
Page 2929: Bits 4:0 Reserved, must be kept at reset value.
Page 2930: Reset value: 0x0000 0000
Page 2930: Bits 31:28 Reserved, must be kept at reset value.
Page 2930: Bits 25:21 Reserved, must be kept at reset value.
Page 2930: Bits 20:16 Reserved, must be kept at reset value.
Page 2930: Bits 13:0 Reserved, must be kept at reset value.
Page 2931: Reset value: 0x0000 0000
Page 2931: Reset value: 0x0000 0000
Page 2931: Reset value: 0x0000 0000
Page 2932: Reset value: 0x0000 0000
Page 2932: Reset value: 0x0000 0000
Page 2933: Reset value: 0x0000 0000
Page 2933: Reset value: 0x0000 0000
Page 2933: Reset value: 0x0000 0000
Page 2934: Reset value: 0x0000 0000
Page 2934: Reset value: 0x0000 0000
Page 2935: Reset value: 0x0000 0000
Page 2935: Bits 31:22 Reserved, must be kept at reset value.
Page 2935: matching. When this bit is reset, the Layer 4 Destination Port number field is enabled for
Page 2935: this bit is reset, the MAC ignores the Layer 4 Destination Port number field for matching.
Page 2935: When this bit is reset, the Layer 4 Source Port number field is enabled for perfect matching.
Page 2935: bit is reset, the MAC ignores the Layer 4 Source Port number field for matching.
Page 2935: Bit 17 Reserved, must be kept at reset value.
Page 2935: for matching. When this bit is reset, the Source and Destination Port number fields of TCP
Page 2936: When this bit is reset, the Layer 3 IP Destination Address field is enabled for perfect
Page 2936: this bit is reset, the MAC ignores the Layer 3 IP Destination Address field for matching.
Page 2936: When this bit reset, the Layer 3 IP Source Address field is enabled for perfect matching.
Page 2937: bit is reset, the MAC ignores the Layer 3 IP Source Address field for matching.
Page 2937: Bit 1 Reserved, must be kept at reset value.
Page 2937: IPv6 packets. When this bit is reset, the Layer 3 IP Source or Destination Address matching
Page 2937: Reset value: 0x0000 0000
Page 2937: When the L4PEN0 bit is reset and the L4DPM0 bit is set in the ETH_MACL3L4C0R register,
Page 2937: When the L4PEN0 bit is reset and the L4DPM0 bit is set in the ETH_MACL3L4C0R register,
Page 2938: Reset value: 0x0000 0000
Page 2938: When the L3PEN0 bit is reset and the L3SAM0 bit is set in the ETH_MACL3L4C0R register,
Page 2938: Reset value: 0x0000 0000
Page 2939: When the L3PEN0 bit is reset and the L3SAM0 bit is set in the ETH_MACL3L4C0R register,
Page 2939: Reset value: 0x0000 0000
Page 2939: When the L3PEN0 bit is reset in the ETH_MACL3L4C0R register, this field is not used.
Page 2939: Reset value: 0x0000 0000
Page 2940: When the L3PEN0 bit is reset in the ETH_MACL3L4C0R register, this field is not used.
Page 2940: Reset value: 0x0000 0000
Page 2940: Bits 31:22 Reserved, must be kept at reset value.
Page 2940: matching. When this bit is reset, the Layer 4 Destination Port number field is enabled for
Page 2940: this bit is reset, the MAC ignores the Layer 4 Destination Port number field for matching.
Page 2940: When this bit is reset, the Layer 4 Source Port number field is enabled for perfect matching.
Page 2940: bit is reset, the MAC ignores the Layer 4 Source Port number field for matching.
Page 2940: Bit 17 Reserved, must be kept at reset value.
Page 2941: for matching. When this bit is reset, the Source and Destination Port number fields of TCP
Page 2941: When this bit is reset, the Layer 3 IP Destination Address field is enabled for perfect
Page 2941: this bit is reset, the MAC ignores the Layer 3 IP Destination Address field for matching.
Page 2942: When this bit reset, the Layer 3 IP Source Address field is enabled for perfect matching.
Page 2942: bit is reset, the MAC ignores the Layer 3 IP Source Address field for matching.
Page 2942: Bit 1 Reserved, must be kept at reset value.
Page 2942: IPv6 packets. When this bit is reset, the Layer 3 IP Source or Destination Address matching
Page 2942: Reset value: 0x0000 0000
Page 2943: When the L4PEN0 bit is reset and the L4DPM0 bit is set in the ETH_MACL3L4C0R register,
Page 2943: When the L4PEN0 bit is reset and the L4DPM0 bit is set in the ETH_MACL3L4C0R register,
Page 2943: Reset value: 0x0000 0000
Page 2943: When the L3PEN0 bit is reset and the L3SAM0 bit is set in the ETH_MACL3L4C0R register,
Page 2944: Reset value: 0x0000 0000
Page 2944: When the L3PEN0 bit is reset and the L3SAM0 bit is set in the ETH_MACL3L4C0R register,
Page 2944: Reset value: 0x0000 0000
Page 2944: When the L3PEN0 bit is reset in the ETH_MACL3L4C0R register, this field is not used.
Page 2945: Reset value: 0x0000 0000
Page 2945: When the L3PEN0 bit is reset in the ETH_MACL3L4C0R register, this field is not used.
Page 2945: Reset value: 0x0000 2000
Page 2946: Bits 31:25 Reserved, must be kept at reset value.
Page 2946: When this bit is reset, the MAC ignores the timestamp status of current packet if the
Page 2946: Bits 23:20 Reserved, must be kept at reset value.
Page 2946: When reset, no updates are done to keep the UDP checksum correct. The application shall
Page 2946: Delay_Req, Pdelay_Req, or Pdelay_Resp). When this bit is reset, the snapshot is taken for
Page 2946: packets. When this bit is reset, the MAC ignores the PTP transported over IPv4-UDP
Page 2946: the Ethernet packets. When this bit is reset, the MAC ignores the PTP over Ethernet packets.
Page 2947: When this bit is reset, the IEEE 1588 version 1 format is used to process the PTP packets.
Page 2947: reset, the rollover value of sub-second register is 0x7FFF_FFFF. The sub-second increment
Page 2947: Bits 7:6 Reserved, must be kept at reset value.
Page 2947: Bit 4 Reserved, must be kept at reset value.
Page 2947: This bit should be zero before updating it. This bit is reset when the update is complete in
Page 2947: This bit should be zero before it is updated. This bit is reset when the initialization is
Page 2947: reset, Coarse method is used to update the system timestamp.
Page 2948: Reset value: 0x0000 0000
Page 2949: Bits 31:24 Reserved, must be kept at reset value.
Page 2949: Bits 7:0 Reserved, must be kept at reset value.
Page 2950: Reset value: 0x0000 0000
Page 2950: Reset value: 0x0000 0000
Page 2950: Bit 31 Reserved, must be kept at reset value.
Page 2951: Reset value: 0x0000 0000
Page 2951: The value in this field is the sub-second part of the update. When ADDSUB is reset, this field
Page 2951: When TSCTRLSSR is reset, then the programmed value must be 2^31 - <sub-
Page 2951: Reset value: 0x0000 0000
Page 2952: When this bit is reset, the time value is added with the contents of the update register.
Page 2952: Reset value: 0x0000 0000
Page 2952: Reset value: 0x0000 0000
Page 2953: Bits 31:30 Reserved, must be kept at reset value.
Page 2953: Bits 23:20 Reserved, must be kept at reset value.
Page 2953: Bits 14:4 Reserved, must be kept at reset value.
Page 2954: Reset value: 0x0000 0000
Page 2954: ETH_MACTSCR register is reset
Page 2954: Reset value: 0x0000 0000
Page 2955: Reset value: 0x0000 0000
Page 2955: Bits 31:8 Reserved, must be kept at reset value.
Page 2955: auxiliary snapshot of the event on ptp_aux_trig_i[3] input is enabled. When this bit is reset,
Page 2955: auxiliary snapshot of the event on ptp_aux_trig_i[2] input is enabled. When this bit is reset,
Page 2955: auxiliary snapshot of the event on ptp_aux_trig_i[1] input is enabled. When this bit is reset,
Page 2956: auxiliary snapshot of the event on ptp_aux_trig_i[0] input is enabled. When this bit is reset,
Page 2956: Bits 3:1 Reserved, must be kept at reset value.
Page 2956: When set, this bit resets the pointers of the Auxiliary Snapshot FIFO. This bit is cleared when
Page 2956: the pointers are reset and the FIFO is empty. When this bit is high, the auxiliary snapshots
Page 2956: Reset value: 0x0000 0000
Page 2956: Bit 31 Reserved, must be kept at reset value.
Page 2957: Reset value: 0x0000 0000
Page 2957: Reset value: 0x0000 0000
Page 2958: Reset value: 0x0000 0000
Page 2958: Reset value: 0x0000 0000
Page 2959: Reset value: 0x0000 0000
Page 2960: Reset value: 0x0000 0000
Page 2960: Bits 31:7 Reserved, must be kept at reset value.
Page 2961: When this bit is set, Bits[3:0] function as PPSCMD. When this bit is reset, Bits[3:0] function as
Page 2962: Reset value: 0x0000 0000
Page 2962: Bits 31:7 Reserved, must be kept at reset value.
Page 2963: When this bit is set, Bits[3:0] function as PPSCMD. When this bit is reset, Bits[3:0] function as
Page 2963: Reset value: 0x0000 0000
Page 2964: Reset value: 0x0000 0000
Page 2964: Reset value: 0x0000 0000
Page 2965: Reset value: 0x0000 0000
Page 2966: Reset value: 0x0000 0000
Page 2966: Bits 31:16 Reserved, must be kept at reset value.
Page 2966: Bit 7 Reserved, must be kept at reset value.
Page 2966: Bit 3 Reserved, must be kept at reset value.
Page 2967: Reset value: 0x0000 0000
Page 2967: Reset value: 0x0000 0000
Page 2967: Reset value: 0x0000 0000
Page 2967: Bits 31:16 Reserved, must be kept at reset value.
Page 2968: Reset value: 0x0000 0000
Page 2968: Bits 23:11 Reserved, must be kept at reset value.
Page 2969: Ethernet MAC register map and reset values
Page 2969: Table 557. Ethernet MAC register map and reset values
Page 2969: Reset value       0 0 0 0 0 0 0 0 0 0 0 0 0                                          0 0 0 0 0 0 0 0 0 0            0 0 0 0 0 0 0
Page 2969: Reset value                0 0 0 0 0 0                                          0 0 0            0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2969: Reset value       0                                                      0 0            0              0 0 0 0 0 0 0 0 0 0 0
Page 2969: Reset value                                                                                                0                     0 0 0 0
Page 2969: Reset value       0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2969: Reset value       0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2969: Reset value       0        0 0 0 0 0 0                     0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2969: Reset value                                                                                  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2969: Reset value                                                                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2969: Reset value                                                                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2969: Reset value       0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0                                                              0 0 0 0                         0 0
Page 2970: Reset value
Page 2970: Reset value
Page 2970: Reset value
Page 2970: Reset value
Page 2970: Reset value
Page 2970: Reset value
Page 2970: Reset value
Page 2970: Reset value
Page 2970: Reset value
Page 2970: Reset value
Page 2970: Table 557. Ethernet MAC register map and reset values (continued)
Page 2971: Table 557. Ethernet MAC register map and reset values (continued)
Page 2971: Reset value                                                                                                                       0 0 1 1 0 0 0 0 0 1 0 0 0 0 0 1
Page 2971: Reset value                                                                                                       0 0 0                                                                                       0 0 0
Page 2971: Reset value           0 0 1 0                                       0 1 1                        0 0 0 1 0 0 0 0 0 1 1 0 0 1 0 0 0 0 0 1 0 0
Page 2971: Reset value           1 0 0                             0 0 1                                    0 0 0 0                          0 0 0 0                              0 0 0 0                        0 0 0 0
Page 2971: Reset value                                      0 0 0 0 0 0 0 0 0 0 0 0                                                                         0 0 0 0 0 0 0                                      0 0 0 0 0
Page 2971: Reset value           0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2971: Reset value     0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2971: Reset value     1                                                                                                                 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Page 2971: Reset value     1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Page 2972: Table 557. Ethernet MAC register map and reset values (continued)
Page 2972: Reset value    0 0 0 0 0 0 0 0                          1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Page 2972: Reset value    1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Page 2972: Reset value    0 0 0 0 0 0 0 0                          1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Page 2972: Reset value    1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Page 2972: Reset value    0 0 0 0 0 0 0 0                          1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Page 2972: Reset value    1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Page 2972: Reset value                                                           0          0 0 0 0 0 0
Page 2972: Reset value            0 0                          0                      0 0
Page 2972: Reset value            0 0           0                  0 0
Page 2972: Reset value            0 0                          0                      0 0
Page 2972: Reset value            0 0           0                  0 0
Page 2973: Table 557. Ethernet MAC register map and reset values (continued)
Page 2973: Reset value    0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2973: Reset value    0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2973: Reset value    0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2973: Reset value    0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2973: Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2973: Reset value        0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2973: Reset value    0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2973: Reset value    0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2973: Reset value    0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2973: Reset value    0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2974: Table 557. Ethernet MAC register map and reset values (continued)
Page 2974: Reset value                             0 0 0 0                       0 0 0 0 0 0 0 0 0 0 0 0 0 0 0        0
Page 2974: Reset value    0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2974: Reset value    0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2974: Reset value    0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2974: Reset value    0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2974: Reset value    0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2974: Reset value                             0 0 0 0                       0 0 0 0 0 0 0 0 0 0 0 0 0 0 0        0
Page 2974: Reset value    0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2974: Reset value    0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2974: Reset value    0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2974: Reset value    0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2974: Reset value    0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2974: Reset value          0       0              0 0 0 0 0 0 1 0 0 0 0 0                              0   0 0 0 0
Page 2975: Table 557. Ethernet MAC register map and reset values (continued)
Page 2975: Reset value                              0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2975: Reset value     0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2975: Reset value              0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2975: Reset value     0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2975: Reset value     0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2975: Reset value     0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2975: Reset value                0 0 0 0 0 0            0 0 0 0 0                                                0 0 0 0
Page 2975: Reset value     0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2975: Reset value     0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2975: Reset value                                                                                      0 0 0 0          0
Page 2976: Table 557. Ethernet MAC register map and reset values (continued)
Page 2976: Reset value                0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2976: Reset value       0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2976: Reset value       0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2976: Reset value       0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2976: Reset value       0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2976: Reset value       0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2976: Reset value                                                                0 0 0 0 0 0 0
Page 2976: Reset value                                                                0 0 0 0 0 0 0
Page 2976: Reset value       0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2976: Reset value       0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2976: Reset value       0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2977: Table 557. Ethernet MAC register map and reset values (continued)
Page 2977: Reset value    0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2977: Reset value                                              0 0 0 0 0 0 0 0                   0 0 0        0 0 0
Page 2977: Reset value    0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2977: Reset value    0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2977: Reset value                                              0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Page 2977: Reset value    0 0 0 0 0 0 0 0                                            0 0 0 0 0 0 0 0 0 0 0
Page 2980: The EOM bit is set in the last block of a message and kept reset in all others. In case a
Page 2989: Reset value: 0x0000 0000
Page 2989: Bits 31:3 Reserved, must be kept at reset value.
Page 2990: Reset value: 0x0000 0000
Page 2991: Bits 15:9 Reserved, must be kept at reset value.
Page 2993: Reset value: 0x0000 0000
Page 2993: Bits 31:8 Reserved, must be kept at reset value.
Page 2993: Reset value: 0x0000 0000
Page 2993: Bits 31:8 Reserved, must be kept at reset value.
Page 2993: Reset value: 0x0000 0000
Page 2994: Bits 31:13 Reserved, must be kept at reset value.
Page 2995: Reset value: 0x0000 0000
Page 2995: Bits 31:13 Reserved, must be kept at reset value.
Page 2997: Reset value
Page 2997: Reset value
Page 2997: Reset value
Page 2997: Reset value
Page 2997: Reset value
Page 2997: Reset value
Page 2997: Table 563. HDMI-CEC register map and reset values
Page 3000: nJTRST                    I       JTAG test reset               -       -                         PB4
Page 3001: 59.3.3            Debug infrastructure powering, clocking and reset
Page 3003: Reset of debug infrastructure
Page 3003: The debug components, except for the debug port and access ports, are reset by their
Page 3003: respective power domain resets. The debug port (SWJ-DP) is reset by a power-on reset of
Page 3003: By default, the JTAG-DP is selected upon a system or power-on reset. The five IOs are
Page 3005: A line reset must be generated by the host when it is first connected, or following a protocol
Page 3005: error. The line reset consists of 50 or more SWCLK cycles with SWDIO high, followed by
Page 3006: Reset
Page 3007: When active, the nJTRST signal resets the state machine asynchronously to the Test-Logic-
Page 3007: Reset state.
Page 3008: part of the Packet Request word sent to the SW-DP with the APnDP bit reset (see
Page 3009: 0xC          11               following a line reset sequence, the target is selected if the following
Page 3009: Reset value: 0x6BA0 2477
Page 3010: Bits 19:17 Reserved, must be kept at reset value.
Page 3010: Bit 0 Reserved, must be kept at reset value.
Page 3010: Reset value: 0x0000 0000
Page 3010: Bits 31:5 Reserved, must be kept at reset value.
Page 3011: Reset value: 0x0000 0000
Page 3011: Bit 27 CDBGRSTACK: Debug domain reset status bit - not used in this device
Page 3012: Bit 26 CDBGRSTREQ: Debug domain reset control bit - not used in this device
Page 3012: Bits 25:24 Reserved, must be kept at reset value.
Page 3012: This bit is read-only. It is reset by writing 1 to the WDERRCLR bit of the DP_ABORT register.
Page 3012: In the SW-DP, this bit is reset by writing 1 to the STKERRCLR bit of the DP_ABORT register.
Page 3012: In the JTAG-DP, this bit is reset by programming it to 1.
Page 3013: In the SW-DP, this bit is reset by writing 1 to the STKCMPCLR bit in the DP_ABORT register.
Page 3013: In the JTAG-DP, this bit is reset by programming it to it.
Page 3013: In the SW-DP, this bit is reset by writing 1 to the ABORT register’s ORUNERRCLR bit. In the
Page 3013: JTAG-DP, this bit is reset by writing a 1 to it.
Page 3013: Reset value: 0x0000 0040
Page 3014: Bits 31:10 Reserved, must be kept at reset value.
Page 3014: Bits 7:0 Reserved, must be kept at reset value.
Page 3014: Reset value: 0x1048 0401
Page 3014: Bit 0 Reserved, must be kept at reset value.
Page 3014: Reset value: 0x0000 0001
Page 3015: Bits 27:4 Reserved, must be kept at reset value.
Page 3015: Reset value: 0x0000 0000
Page 3015: Reset value: N/A
Page 3016: Bits 27:8 Reserved, must be kept at reset value.
Page 3016: Reset value: 0x0000 0000
Page 3017: Reset value: N/A
Page 3017: Bit 0 Reserved, must be kept at reset value.
Page 3020: Reset value: 0x0000 0002 (APB-AP), 0x4000 0002 (AHB-AP)
Page 3020: Bit 31 Reserved, must be kept at reset value.
Page 3020: Bit 29 Reserved, must be kept at reset value.
Page 3020: Bits 22:12 Reserved, must be kept at reset value.
Page 3021: Bit 3 Reserved, must be kept at reset value.
Page 3021: Reset value: 0xE00F E003 (AP0), 0x0000 0002 (AP1), 0xE00E 0003 (AP2)
Page 3022: Bits 11:2 Reserved, must be kept at reset value.
Page 3022: Reset value: 0x6477 0001 (AP0 and AP1), 0x4477 0002 (AP2)
Page 3022: Bits 15:8 Reserved, must be kept at reset value.
Page 3025: Reset value: 0x0000 0000
Page 3026: Bits 31:1 Reserved, must be kept at reset value.
Page 3026: Reset value: 0x0000 0000
Page 3026: Bits 31:8 Reserved, must be kept at reset value.
Page 3026: Reset value: 0x0000 0050
Page 3026: Bits 31:8 Reserved, must be kept at reset value.
Page 3027: Reset value: 0x0000 0004
Page 3027: Bits 31:8 Reserved, must be kept at reset value.
Page 3027: Reset value: 0x0000 000A
Page 3027: Bits 31:8 Reserved, must be kept at reset value.
Page 3028: Reset value: 0x0000 0000
Page 3028: Bits 31:8 Reserved, must be kept at reset value.
Page 3028: Reset value: 0x0000 000D
Page 3028: Bits 31:8 Reserved, must be kept at reset value.
Page 3028: Reset value: 0x0000 0010
Page 3029: Bits 31:8 Reserved, must be kept at reset value.
Page 3029: Reset value: 0x0000 0005
Page 3029: Bits 31:8 Reserved, must be kept at reset value.
Page 3029: Reset value: 0x0000 00B1
Page 3029: Bits 31:8 Reserved, must be kept at reset value.
Page 3030: Reset value
Page 3030: Reset value
Page 3030: Reset value
Page 3030: Reset value
Page 3030: Reset value
Page 3030: Reset value
Page 3030: Reset value
Page 3030: Reset value
Page 3030: Reset value
Page 3030: Reset value
Page 3030: System ROM register map and reset values
Page 3030: Table 576. System ROM table register map and reset values
Page 3032: Reset value: 0x0000 0000
Page 3032: Bits 31:2 Reserved, must be kept at reset value.
Page 3032: Reset value: 0x0000 0000
Page 3032: Bits 31:2 Reserved, must be kept at reset value.
Page 3032: Bit 0 Reserved, must be kept at reset value.
Page 3033: Reset value: 0x0000 0000
Page 3033: Reset value: 0x0000 0000
Page 3033: Reset value: 0x0000 0000
Page 3034: Reset value: 0x0000 0004
Page 3034: Bits 31:8 Reserved, must be kept at reset value.
Page 3034: Reset value: 0x0000 0001
Page 3034: Bits 31:8 Reserved, must be kept at reset value.
Page 3035: Reset value: 0x0000 00B1
Page 3035: Bits 31:8 Reserved, must be kept at reset value.
Page 3035: Reset value: 0x0000 001B
Page 3035: Bits 31:8 Reserved, must be kept at reset value.
Page 3036: Reset value: 0x0000 0000
Page 3036: Bits 31:8 Reserved, must be kept at reset value.
Page 3036: Reset value: 0x0000 000D
Page 3036: Bits 31:8 Reserved, must be kept at reset value.
Page 3036: Reset value: 0x0000 00F0
Page 3037: Bits 31:8 Reserved, must be kept at reset value.
Page 3037: Reset value: 0x0000 0005
Page 3037: Bits 31:8 Reserved, must be kept at reset value.
Page 3037: Reset value: 0x0000 00B1
Page 3037: Bits 31:8 Reserved, must be kept at reset value.
Page 3038: Reset value
Page 3038: Reset value
Page 3038: Reset value
Page 3038: Reset value
Page 3038: Reset value
Page 3038: Reset value
Page 3038: Reset value
Page 3038: Reset value
Page 3038: Reset value
Page 3038: Reset value
Page 3038: Reset value
Page 3038: Reset value
Page 3038: Reset value
Page 3038: Reset value
Page 3038: TSG register map and reset values
Page 3038: Table 577. TSG register map and reset values
Page 3042: Reset value: 0x0000 0000
Page 3042: Bits 31:1 Reserved, must be kept at reset value.
Page 3042: Reset value: 0x0000 0000
Page 3042: Bits 31:8 Reserved, must be kept at reset value.
Page 3043: Reset value: 0x0000 0000
Page 3043: Bits 31:4 Reserved, must be kept at reset value.
Page 3043: Reset value: 0x0000 0000
Page 3044: Bits 31:4 Reserved, must be kept at reset value.
Page 3044: Reset value: 0x0000 0000
Page 3044: Bits 31:4 Reserved, must be kept at reset value.
Page 3044: Reset value: 0x0000 0000
Page 3045: Bits 31:4 Reserved, must be kept at reset value.
Page 3045: Reset value: 0x0000 0000
Page 3045: Bits 31:4 Reserved, must be kept at reset value.
Page 3046: Reset value: 0x0000 0000
Page 3046: Bits 31:8 Reserved, must be kept at reset value.
Page 3046: Reset value: 0x0000 0000
Page 3046: Bits 31:8 Reserved, must be kept at reset value.
Page 3047: Reset value: 0x0000 0000
Page 3047: Bits 31:4 Reserved, must be kept at reset value.
Page 3047: Reset value: 0x0000 0000
Page 3047: Bits 31:4 Reserved, must be kept at reset value.
Page 3048: Reset value: 0x0000 000F
Page 3048: Bits 31:4 Reserved, must be kept at reset value.
Page 3048: Reset value: 0x0000 000F
Page 3049: Bits 31:4 Reserved, must be kept at reset value.
Page 3049: Reset value: 0x0000 0000
Page 3049: Bits 31:4 Reserved, must be kept at reset value.
Page 3049: Bits 3:0 CLAIMCLR[3:0]: Reset claim tag bits
Page 3049: Reset value: N/A
Page 3050: Reset value: 0x0000 0003
Page 3050: Bits 31:3 Reserved, must be kept at reset value.
Page 3050: Reset value: 0x0000 000A
Page 3051: Bits 31:8 Reserved, must be kept at reset value.
Page 3051: Reset value: 0x0004 0800
Page 3051: Bits 31:20 Reserved, must be kept at reset value.
Page 3051: Bits 7:5 Reserved, must be kept at reset value.
Page 3051: Reset value: 0x0000 0014
Page 3052: Bits 31:8 Reserved, must be kept at reset value.
Page 3052: Reset value: 0x0000 0004
Page 3052: Bits 31:8 Reserved, must be kept at reset value.
Page 3052: Reset value: 0x0000 0006
Page 3052: Bits 31:8 Reserved, must be kept at reset value.
Page 3053: Reset value: 0x0000 00B9
Page 3053: Bits 31:8 Reserved, must be kept at reset value.
Page 3053: Reset value: 0x0000 004B
Page 3053: Bits 31:8 Reserved, must be kept at reset value.
Page 3054: Reset value: 0x0000 0000
Page 3054: Bits 31:8 Reserved, must be kept at reset value.
Page 3054: Reset value: 0x0000 000D
Page 3054: Bits 31:8 Reserved, must be kept at reset value.
Page 3054: Reset value: 0x0000 0090
Page 3055: Bits 31:8 Reserved, must be kept at reset value.
Page 3055: Reset value: 0x0000 0005
Page 3055: Bits 31:8 Reserved, must be kept at reset value.
Page 3055: Reset value: 0x0000 00B1
Page 3055: Bits 31:8 Reserved, must be kept at reset value.
Page 3056: Reset value
Page 3056: Reset value
Page 3056: Reset value
Page 3056: Reset value
Page 3056: Reset value
Page 3056: Reset value
Page 3056: Reset value
Page 3056: Reset value
Page 3056: Reset value
Page 3056: Reset value
Page 3056: Reset value
Page 3056: Reset value
Page 3056: Reset value
Page 3056: Reset value
Page 3056: CTI register map and reset values
Page 3056: Table 582. CTI register map and reset values
Page 3057: Reset value
Page 3057: Reset value
Page 3057: Reset value
Page 3057: Reset value
Page 3057: Reset value
Page 3057: Reset value
Page 3057: Reset value
Page 3057: Reset value
Page 3057: Reset value
Page 3057: Reset value
Page 3057: Reset value
Page 3057: Reset value
Page 3057: Reset value
Page 3057: Reset value
Page 3057: Table 582. CTI register map and reset values (continued)
Page 3058: Reset value: 0x0000 0300
Page 3058: Bits 31:12 Reserved, must be kept at reset value.
Page 3059: Bits 7:2 Reserved, must be kept at reset value.
Page 3059: Reset value: 0x0000 0688
Page 3059: Bits 31:6 Reserved, must be kept at reset value.
Page 3059: Reset value: 0x0000 000F
Page 3060: Bits 31:4 Reserved, must be kept at reset value.
Page 3060: Reset value: 0x0000 0000
Page 3060: Bits 31:4 Reserved, must be kept at reset value.
Page 3060: Bits 3:0 CLAIMCLR[3:0]: Reset claim tag bits
Page 3060: Reset value: N/A
Page 3061: Reset value: 0x0000 0003
Page 3061: Bits 31:3 Reserved, must be kept at reset value.
Page 3061: Reset value: 0x0000 000A
Page 3062: Bits 31:8 Reserved, must be kept at reset value.
Page 3062: Reset value: 0x0000 0024
Page 3062: Bits 31:8 Reserved, must be kept at reset value.
Page 3062: Reset value: 0x0000 0012
Page 3063: Bits 31:8 Reserved, must be kept at reset value.
Page 3063: Reset value: 0x0000 0004
Page 3063: Bits 31:8 Reserved, must be kept at reset value.
Page 3063: Reset value: 0x0000 0008
Page 3063: Bits 31:8 Reserved, must be kept at reset value.
Page 3064: Reset value: 0x0000 00B9
Page 3064: Bits 31:8 Reserved, must be kept at reset value.
Page 3064: Reset value: 0x0000 001B
Page 3064: Bits 31:8 Reserved, must be kept at reset value.
Page 3065: Reset value: 0x0000 0000
Page 3065: Bits 31:8 Reserved, must be kept at reset value.
Page 3065: Reset value: 0x0000 000D
Page 3065: Bits 31:8 Reserved, must be kept at reset value.
Page 3065: Reset value: 0x0000 0090
Page 3066: Bits 31:8 Reserved, must be kept at reset value.
Page 3066: Reset value: 0x0000 0005
Page 3066: Bits 31:8 Reserved, must be kept at reset value.
Page 3066: Reset value: 0x0000 00B1
Page 3066: Bits 31:8 Reserved, must be kept at reset value.
Page 3067: Reset value
Page 3067: Reset value
Page 3067: Reset value
Page 3067: Reset value
Page 3067: Reset value
Page 3067: Reset value
Page 3067: Reset value
Page 3067: Reset value
Page 3067: Reset value
Page 3067: Trace funnel register map and reset values
Page 3067: Table 583. CSTF register map and reset values
Page 3068: Table 583. CSTF register map and reset values (continued)
Page 3068: Reset value                                                                                                                                                                            0   0              0   0    0      1                 0   0
Page 3068: Reset value                                                                                                                                                                            0   0              0   0    1      0                 0   0
Page 3068: Reset value                                                                                                                                                                            1   0              1   1    1      0                 0   1
Page 3068: Reset value                                                                                                                                                                            0   0              0   1    1      0                 1   1
Page 3068: Reset value                                                                                                                                                                            0   0              0   0    0      0                 0   0
Page 3068: Reset value                                                                                                                                                                            0   0              0   0    1      1                 0   1
Page 3068: Reset value                                                                                                                                                                            1   0              0   1    0      0                 0   0
Page 3068: Reset value                                                                                                                                                                            0   0              0   0    0      1                 0   1
Page 3068: Reset value                                                                                                                                                                            1   0              1   1    0      0                 0   1
Page 3069: This state is entered after a reset, or when trace capture is disabled. The ETF must
Page 3070: Reset value: 0x0000 0800
Page 3070: Bit 31 Reserved, must be kept at reset value.
Page 3071: Reset value: 0x0000 001C
Page 3071: Bits 31:5 Reserved, must be kept at reset value.
Page 3072: Reset value: Unknown
Page 3072: Reset value: 0x0000 0000
Page 3072: Bits 31:13 Reserved, must be kept at reset value.
Page 3073: Reset value: 0x0000 0000
Page 3073: Bits 31:13 Reserved, must be kept at reset value.
Page 3073: Reset value: 0x0000 0000
Page 3074: Bits 31:11 Reserved, must be kept at reset value.
Page 3074: Reset value: 0x0000 0000
Page 3074: Bits 31:1 Reserved, must be kept at reset value.
Page 3075: Reset value: Unknown
Page 3075: Reset value: 0x0000 0000
Page 3075: Bits 31:2 Reserved, must be kept at reset value.
Page 3076: Reset value: 0x0000 0000
Page 3076: Bits 31:12 Reserved, must be kept at reset value.
Page 3076: Reset value: 0x0000 0000
Page 3076: Bits 31:12 Reserved, must be kept at reset value.
Page 3077: Reset value: 0x0000 0000
Page 3077: Bits 31:11 Reserved, must be kept at reset value.
Page 3077: Reset value: 0x0000 0002
Page 3078: Bits 31:2 Reserved, must be kept at reset value.
Page 3078: Reset value: 0x0000 0000
Page 3078: Bits 31:15 Reserved, must be kept at reset value.
Page 3079: Bit 11 Reserved, must be kept at reset value.
Page 3079: Bit 7 Reserved, must be kept at reset value.
Page 3080: Bits 3:2 Reserved, must be kept at reset value.
Page 3080: Reset value: 0x0000 000A
Page 3080: Bits 31:5 Reserved, must be kept at reset value.
Page 3080: programmed into this register. This register is set to 0xA on reset, corresponding to a
Page 3081: Reset value: 0x0000 000F
Page 3081: Bits 31:4 Reserved, must be kept at reset value.
Page 3081: Reset value: 0x0000 0000
Page 3081: Bits 31:4 Reserved, must be kept at reset value.
Page 3081: Bits 3:0 CLAIMCLR[3:0]: Reset claim tag bits
Page 3082: Reset value: N/A
Page 3082: Reset value: 0x0000 0003
Page 3082: Bits 31:3 Reserved, must be kept at reset value.
Page 3083: Reset value: 0x0000 0000
Page 3083: Bits 31:8 Reserved, must be kept at reset value.
Page 3083: Reset value: 0x0000 01C0
Page 3083: Bits 31:11 Reserved, must be kept at reset value.
Page 3084: Reset value: 0x0000 0032
Page 3084: Bits 31:8 Reserved, must be kept at reset value.
Page 3084: Reset value: 0x0000 0004
Page 3084: Bits 31:8 Reserved, must be kept at reset value.
Page 3085: Reset value: 0x0000 0061
Page 3085: Bits 31:8 Reserved, must be kept at reset value.
Page 3085: Reset value: 0x0000 00B9
Page 3085: Bits 31:8 Reserved, must be kept at reset value.
Page 3085: Reset value: 0x0000 001F
Page 3086: Bits 31:8 Reserved, must be kept at reset value.
Page 3086: Reset value: 0x0000 0000
Page 3086: Bits 31:8 Reserved, must be kept at reset value.
Page 3086: Reset value: 0x0000 000D
Page 3086: Bits 31:8 Reserved, must be kept at reset value.
Page 3087: Reset value: 0x0000 0090
Page 3087: Bits 31:8 Reserved, must be kept at reset value.
Page 3087: Reset value: 0x0000 0005
Page 3087: Bits 31:8 Reserved, must be kept at reset value.
Page 3087: Reset value: 0x0000 00B1
Page 3088: Reset value
Page 3088: Reset value
Page 3088: Reset value
Page 3088: Reset value
Page 3088: Reset value
Page 3088: Reset value
Page 3088: Reset value
Page 3088: Reset value
Page 3088: Reset value
Page 3088: Reset value
Page 3088: Reset value
Page 3088: Reset value
Page 3088: Reset value
Page 3088: ETF register map and reset values
Page 3088: Bits 31:8 Reserved, must be kept at reset value.
Page 3088: Table 584. ETF register map and reset values
Page 3089: Reset value
Page 3089: Reset value
Page 3089: Reset value
Page 3089: Reset value
Page 3089: Reset value
Page 3089: Reset value
Page 3089: Reset value
Page 3089: Reset value
Page 3089: Reset value
Page 3089: Table 584. ETF register map and reset values (continued)
Page 3090: Table 584. ETF register map and reset values (continued)
Page 3090: Reset value                                                                                                                                                                           0   0              0   0    0      1                 0   0
Page 3090: Reset value                                                                                                                                                                           0   1              1   0    0      0                 0   1
Page 3090: Reset value                                                                                                                                                                           1   0              1   1    1      0                 0   1
Page 3090: Reset value                                                                                                                                                                           0   0              0   1    1      1                 1   1
Page 3090: Reset value                                                                                                                                                                           0   0              0   0    0      0                 0   0
Page 3090: Reset value                                                                                                                                                                           0   0              0   0    1      1                 0   1
Page 3090: Reset value                                                                                                                                                                           1   0              0   1    0      0                 0   0
Page 3090: Reset value                                                                                                                                                                           0   0              0   0    0      1                 0   1
Page 3090: Reset value                                                                                                                                                                           1   0              1   1    0      0                 0   1
Page 3091: Reset value: 0x0000 000F
Page 3091: Reset value: 0x0000 0001
Page 3091: Reset value: 0x0000 011F
Page 3092: Bits 31:18 Reserved, must be kept at reset value.
Page 3092: Bits 15:9 Reserved, must be kept at reset value.
Page 3092: Bits 7:5 Reserved, must be kept at reset value.
Page 3092: Reset value: 0x0000 0000
Page 3092: Bits 31:8 Reserved, must be kept at reset value.
Page 3092: causes the trigger counter value to reset but does not reset any values on the multiplier.
Page 3092: Reading this register returns the preset value, not the current count.
Page 3093: Reset value: 0x0000 0000
Page 3093: Bits 31:5 Reserved, must be kept at reset value.
Page 3093: Reset value: 0x0003 000F
Page 3094: Bits 31:18 Reserved, must be kept at reset value.
Page 3094: Bits 15:4 Reserved, must be kept at reset value.
Page 3094: Reset value: 0x0000 0000
Page 3094: Bits 31:18 Reserved, must be kept at reset value.
Page 3094: Bits 15:4 Reserved, must be kept at reset value.
Page 3095: Reset value: 0x0000 0000
Page 3095: Bits 31:8 Reserved, must be kept at reset value.
Page 3095: Reset value: 0x0000 0002
Page 3096: Bits 31:3 Reserved, must be kept at reset value.
Page 3096: Reset value: 0x0000 0000
Page 3096: Bits 31:14 Reserved, must be kept at reset value.
Page 3096: Bit 11 Reserved, must be kept at reset value.
Page 3097: Bit 7 Reserved, must be kept at reset value.
Page 3097: Bits 3:2 Reserved, must be kept at reset value.
Page 3097: Reset value: 0x0000 0040
Page 3098: Bits 31:12 Reserved, must be kept at reset value.
Page 3098: Reset value: 0x0000 000F
Page 3098: Bits 31:4 Reserved, must be kept at reset value.
Page 3098: Reset value: 0x0000 0000
Page 3099: Bits 31:4 Reserved, must be kept at reset value.
Page 3099: Bits 3:0 CLAIMCLR[3:0]: Reset claim tag bits
Page 3099: Reset value: N/A
Page 3099: Reset value: 0x0000 0003
Page 3100: Bits 31:3 Reserved, must be kept at reset value.
Page 3100: Reset value: 0x0000 0000
Page 3100: Bits 31:8 Reserved, must be kept at reset value.
Page 3101: Reset value: 0x0000 00A0
Page 3101: Bits 31:11 Reserved, must be kept at reset value.
Page 3101: Reset value: 0x0000 0011
Page 3102: Bits 31:8 Reserved, must be kept at reset value.
Page 3102: Reset value: 0x0000 0004
Page 3102: Bits 31:8 Reserved, must be kept at reset value.
Page 3102: Reset value: 0x0000 0012
Page 3102: Bits 31:8 Reserved, must be kept at reset value.
Page 3103: Reset value: 0x0000 00B9
Page 3103: Bits 31:8 Reserved, must be kept at reset value.
Page 3103: Reset value: 0x0000 004B
Page 3103: Bits 31:8 Reserved, must be kept at reset value.
Page 3104: Reset value: 0x0000 0000
Page 3104: Bits 31:8 Reserved, must be kept at reset value.
Page 3104: Reset value: 0x0000 000D
Page 3104: Bits 31:8 Reserved, must be kept at reset value.
Page 3105: Reset value: 0x0000 0090
Page 3105: Bits 31:8 Reserved, must be kept at reset value.
Page 3105: Reset value: 0x0000 0005
Page 3105: Bits 31:8 Reserved, must be kept at reset value.
Page 3106: Reset value: 0x0000 00B1
Page 3106: Bits 31:8 Reserved, must be kept at reset value.
Page 3106: TPIU register map and reset values
Page 3106: Table 585. TPIU register map and reset values
Page 3106: Reset value      0      0      0      0      0      0      0      0      0      0         0    0      0      0       0         0        0      0        0      0      0      0      0           0        1      1      1       1           1      1        1       1
Page 3106: Reset value      0      0      0      0      0      0      0      0      0      0         0    0      0      0       0         0        0      0        0      0      0      0      0           0        0      0      0       0           0      0        0       1
Page 3106: Reset value                                                                                                          0         0                                                                1                              1           1      1        1       1
Page 3106: Reset value                                                                                                                                                                                              0      0      0       0           0      0        0       0
Page 3106: Reset value                                                                                                                                                                                                                    0           0      0        0       0
Page 3106: Reset value                                                                                                          1         1                                                                                                           1      1        1       1
Page 3106: Reset value                                                                                                          0         0                                                                                                           0      0        0       0
Page 3107: Reset value
Page 3107: Reset value
Page 3107: Reset value
Page 3107: Reset value
Page 3107: Reset value
Page 3107: Reset value
Page 3107: Reset value
Page 3107: Reset value
Page 3107: Reset value
Page 3107: Reset value
Page 3107: Table 585. TPIU register map and reset values (continued)
Page 3108: Table 585. TPIU register map and reset values (continued)
Page 3108: Reset value                                                                                                                                                                           0   0    0   1    0      0   0   1
Page 3108: Reset value                                                                                                                                                                           0   0    0   0    0      1   0   0
Page 3108: Reset value                                                                                                                                                                           0   0    0   1    0      0   1   0
Page 3108: Reset value                                                                                                                                                                           1   0    1   1    1      0   0   1
Page 3108: Reset value                                                                                                                                                                           0   1    0   0    1      0   1   1
Page 3108: Reset value                                                                                                                                                                           0   0    0   0    0      0   0   0
Page 3108: Reset value                                                                                                                                                                           0   0    0   0    1      1   0   1
Page 3108: Reset value                                                                                                                                                                           1   0    0   1    0      0   0   0
Page 3108: Reset value                                                                                                                                                                           0   0    0   0    0      1   0   1
Page 3108: Reset value                                                                                                                                                                           1   0    1   1    0      0   0   1
Page 3109: Reset value: 0x0000 0000
Page 3109: Bits 31:13 Reserved, must be kept at reset value.
Page 3109: Reset value: 0x0000 0001
Page 3109: Bits 31:2 Reserved, must be kept at reset value.
Page 3110: Reset value: 0x0000 0008
Page 3110: Bits 31:4 Reserved, must be kept at reset value.
Page 3110: Reset value: 0x0000 000F
Page 3111: Bits 31:4 Reserved, must be kept at reset value.
Page 3111: Reset value: 0x0000 0000
Page 3111: Bits 31:4 Reserved, must be kept at reset value.
Page 3111: Bits 3:0 CLAIMCLR[3:0]: Reset claim tag bits
Page 3111: Reset value: N/A
Page 3112: Reset value: 0x0000 0003
Page 3112: Bits 31:3 Reserved, must be kept at reset value.
Page 3112: Reset value: 0x0000 0000
Page 3113: Bits 31:8 Reserved, must be kept at reset value.
Page 3113: Reset value: 0x0000 0EA0
Page 3113: Bits 31:11 Reserved, must be kept at reset value.
Page 3114: Reset value: 0x0000 0011
Page 3114: Bits 31:8 Reserved, must be kept at reset value.
Page 3114: Reset value: 0x0000 0004
Page 3114: Bits 31:8 Reserved, must be kept at reset value.
Page 3115: Reset value: 0x0000 0014
Page 3115: Bits 31:8 Reserved, must be kept at reset value.
Page 3115: Reset value: 0x0000 00B9
Page 3115: Bits 31:8 Reserved, must be kept at reset value.
Page 3116: Reset value: 0x0000 001B
Page 3116: Bits 31:8 Reserved, must be kept at reset value.
Page 3116: Reset value: 0x0000 0000
Page 3116: Bits 31:8 Reserved, must be kept at reset value.
Page 3117: Reset value: 0x0000 000D
Page 3117: Bits 31:8 Reserved, must be kept at reset value.
Page 3117: Reset value: 0x0000 0090
Page 3117: Bits 31:8 Reserved, must be kept at reset value.
Page 3118: Reset value: 0x0000 0005
Page 3118: Bits 31:8 Reserved, must be kept at reset value.
Page 3118: Reset value: 0x0000 00B1
Page 3118: Bits 31:8 Reserved, must be kept at reset value.
Page 3118: SWO register map and reset values
Page 3118: Table 586. SWO register map and reset values
Page 3118: Reset value                                                                                                                                           0      0      0      0          0      0      0      0      0         0    0     0             0
Page 3118: Reset value                                                                                                                                                                                                                            0             1
Page 3119: Reset value
Page 3119: Reset value
Page 3119: Reset value
Page 3119: Reset value
Page 3119: Reset value
Page 3119: Reset value
Page 3119: Reset value
Page 3119: Reset value
Page 3119: Reset value
Page 3119: Table 586. SWO register map and reset values (continued)
Page 3120: Table 586. SWO register map and reset values (continued)
Page 3120: Reset value                                                                                                                                                                             0    0     0   1       0   1   0     0
Page 3120: Reset value                                                                                                                                                                             1    0     1   1       1   0   0     1
Page 3120: Reset value                                                                                                                                                                             0    0     0   1       1   0   1     1
Page 3120: Reset value                                                                                                                                                                             0    0     0   0       0   0   0     0
Page 3120: Reset value                                                                                                                                                                             0    0     0   0       1   1   0     1
Page 3120: Reset value                                                                                                                                                                             1    0     0   1       0   0   0     0
Page 3120: Reset value                                                                                                                                                                             0    0     0   0       0   1   0     1
Page 3120: Reset value                                                                                                                                                                             1    0     1   1       0   0   0     1
Page 3120: Reset value: 0x0000 0300
Page 3120: Bits 31:12 Reserved, must be kept at reset value.
Page 3121: Bits 7:1 Reserved, must be kept at reset value.
Page 3121: Reset value: 0x0000 0008
Page 3121: Bits 31:3 Reserved, must be kept at reset value.
Page 3121: Reset value: 0x0000 000F
Page 3122: Bits 31:4 Reserved, must be kept at reset value.
Page 3122: Reset value: 0x0000 0000
Page 3122: Bits 31:4 Reserved, must be kept at reset value.
Page 3122: Bits 3:0 CLAIMCLR[3:0]: Reset claim tag bits
Page 3122: Reset value: N/A
Page 3123: Reset value: 0x0000 0003
Page 3123: Bits 31:3 Reserved, must be kept at reset value.
Page 3123: Reset value: 0x0000 000A
Page 3124: Bits 31:8 Reserved, must be kept at reset value.
Page 3124: Reset value: 0x0000 0022
Page 3124: Bits 31:8 Reserved, must be kept at reset value.
Page 3124: Reset value: 0x0000 0012
Page 3125: Bits 31:8 Reserved, must be kept at reset value.
Page 3125: Reset value: 0x0000 0004
Page 3125: Bits 31:8 Reserved, must be kept at reset value.
Page 3125: Reset value: 0x0000 0008
Page 3125: Bits 31:8 Reserved, must be kept at reset value.
Page 3126: Reset value: 0x0000 00B9
Page 3126: Bits 31:8 Reserved, must be kept at reset value.
Page 3126: Reset value: 0x0000 001B
Page 3126: Bits 31:8 Reserved, must be kept at reset value.
Page 3127: Reset value: 0x0000 0000
Page 3127: Bits 31:8 Reserved, must be kept at reset value.
Page 3127: Reset value: 0x0000 000D
Page 3127: Bits 31:8 Reserved, must be kept at reset value.
Page 3128: Reset value: 0x0000 0090
Page 3128: Bits 31:8 Reserved, must be kept at reset value.
Page 3128: Reset value: 0x0000 0005
Page 3128: Bits 31:8 Reserved, must be kept at reset value.
Page 3129: Reset value: 0x0000 00B1
Page 3129: Bits 31:8 Reserved, must be kept at reset value.
Page 3129: SWTF register map and reset values
Page 3129: Table 587. SWTF register map and reset values
Page 3129: Reset value                                                                                                                                                      0      0      1          1                                                                       0
Page 3129: Reset value                                                                                                                                                                                                                           0                 0         0
Page 3129: Reset value                                                                                                                                                                                                                     1     1                 1         1
Page 3129: Reset value                                                                                                                                                                                                                     0     0                 0         0
Page 3129: Reset value        -    -      -      -      -        -    -      -      -      -         -    -      -      -      -         -    -      -        -      -      -      -      -          -      -      -      -      -         -      -                -          -
Page 3129: Reset value                                                                                                                                                                                                                           0                 1         1
Page 3130: Reset value
Page 3130: Reset value
Page 3130: Reset value
Page 3130: Reset value
Page 3130: Reset value
Page 3130: Reset value
Page 3130: Reset value
Page 3130: Reset value
Page 3130: Reset value
Page 3130: Reset value
Page 3130: Reset value
Page 3130: Reset value
Page 3130: Table 587. SWTF register map and reset values (continued)
Page 3131: complementary outputs, the outputs are disabled (as if the MOE bit was reset) for
Page 3131: The DBGMCU registers are not reset by a system reset, only by a power on reset. They are
Page 3131: Reset value: 0x1000 6480
Page 3131: Bits 15:12 Reserved, must be kept at reset value.
Page 3132: Reset value: 0x0000 0000
Page 3132: Bits 31:29 Reserved, must be kept at reset value.
Page 3132: Bits 27:23 Reserved, must be kept at reset value.
Page 3132: Bits 19:9 Reserved, must be kept at reset value.
Page 3132: capability. On exit from Standby mode, a system reset is performed.
Page 3133: Bits 6:3 Reserved, must be kept at reset value.
Page 3133: capability. On exit from Standby mode, a domain reset is performed.
Page 3133: DAPCLK active in Standby mode, even if DBGSTBY_D3 is reset. However the remaining D3 domain clocks
Page 3133: DAPCLK active in Stop mode, even if DBGSTOP_D3 is reset. However the remaining D3 domain clocks will
Page 3133: Reset value: 0x0000 0000
Page 3133: Bits 31:7 Reserved, must be kept at reset value.
Page 3133: Bits 5:0 Reserved, must be kept at reset value.
Page 3134: Reset value: 0x0000 0000
Page 3134: Bits 31:24 Reserved, must be kept at reset value.
Page 3134: Bits 20:11 Reserved, must be kept at reset value.
Page 3134: Bit 10 Reserved, must be kept at reset value.
Page 3135: Reset value: 0x0000 0000
Page 3135: Bits 31:30 Reserved, must be kept at reset value.
Page 3135: Bits 28:18 Reserved, must be kept at reset value.
Page 3136: Bits 15:2 Reserved, must be kept at reset value.
Page 3136: Reset value: 0x0000 0000
Page 3136: Bits 31:19 Reserved, must be kept at reset value.
Page 3136: Bit 17 Reserved, must be kept at reset value.
Page 3136: Bits 15:13 Reserved, must be kept at reset value.
Page 3137: Bit 8 Reserved, must be kept at reset value.
Page 3137: Bits 6:0 Reserved, must be kept at reset value.
Page 3138: DBGMCU register map and reset values
Page 3138: Table 588. DBGMCU register map and reset values
Page 3138: Reset value    0      0      0       1        0      0      0      0      0       0           0            0          0       0        0       0                                     0        1        0         0          0         1        0          1          0          0          0          0
Page 3138: Reset value    0      0      0       0        0      0      0      0      0       0           0            0          0       0        0       0       0      0      0      0        0        0        0         0          0         0        0          0          0          0          0          0
Page 3138: Reset value                                                                                                                                                                                                                           0
Page 3138: Reset value                                                               0       0           0                                                                                                        0         0          0         0        0          0          0          0          0          0
Page 3138: Reset value                  0                                                                                                0        0       0                                                                                                                                           0          0
Page 3138: Reset value                                                                                                                   0                0                            0        0        0        0                    0
Page 3140: 1. The TPIU and ETM are included in this table by default, but bit 0 is reset to indicate that they are not
Page 3141: Reset value: 0x0000 0001
Page 3141: Bits 31:1 Reserved, must be kept at reset value.
Page 3141: Reset value: 0x0000 0004
Page 3141: Bits 31:8 Reserved, must be kept at reset value.
Page 3142: Reset value: 0x0000 00C8
Page 3142: Bits 31:8 Reserved, must be kept at reset value.
Page 3142: Reset value: 0x0000 00B4
Page 3142: Bits 31:8 Reserved, must be kept at reset value.
Page 3142: Reset value: 0x0000 000B
Page 3143: Bits 31:8 Reserved, must be kept at reset value.
Page 3143: Reset value: 0x0000 0000
Page 3143: Bits 31:8 Reserved, must be kept at reset value.
Page 3143: Reset value: 0x0000 000D
Page 3144: Bits 31:8 Reserved, must be kept at reset value.
Page 3144: Reset value: 0x0000 0010
Page 3144: Bits 31:8 Reserved, must be kept at reset value.
Page 3144: Reset value: 0x0000 0005
Page 3144: Bits 31:8 Reserved, must be kept at reset value.
Page 3145: Reset value: 0x0000 00B1
Page 3145: Bits 31:8 Reserved, must be kept at reset value.
Page 3145: Cortex-M7 CPU ROM table register map and reset values
Page 3145: Table 591. Cortex-M7 CPU ROM table register map and reset values
Page 3145: Reset value                                                                                                                                                                                                                                    1
Page 3145: Reset value                                                                                                                                                                                  0      0      0      0         0    0      0      0
Page 3145: Reset value                                                                                                                                                                                  1      1      0      0         1    0      0      0
Page 3145: Reset value                                                                                                                                                                                  1      0      1      1         0    1      0      0
Page 3145: Reset value                                                                                                                                                                                  0      0      0      0         1    0      1      1
Page 3145: Reset value                                                                                                                                                                                  0      0      0      0         0    0      0      0
Page 3145: Reset value                                                                                                                                                                                  0      0      0      0         1    1      0      1
Page 3145: Reset value                                                                                                                                                                                  0      0      0      1         0    0      0      0
Page 3146: Table 591. Cortex-M7 CPU ROM table register map and reset values (continued)
Page 3146: Reset value                                                                                                                                                                                 0    0     0   0       0   1   0    1
Page 3146: Reset value                                                                                                                                                                                 1    0     1   1       0   0   0    1
Page 3146: Reset value: 0x0000 0001
Page 3146: Bits 31:1 Reserved, must be kept at reset value.
Page 3146: Reset value: 0x0000 0004
Page 3147: Bits 31:8 Reserved, must be kept at reset value.
Page 3147: Reset value: 0x0000 00C8
Page 3147: Bits 31:8 Reserved, must be kept at reset value.
Page 3147: Reset value: 0x0000 00B4
Page 3147: Bits 31:8 Reserved, must be kept at reset value.
Page 3148: Reset value: 0x0000 000B
Page 3148: Bits 31:8 Reserved, must be kept at reset value.
Page 3148: Reset value: 0x0000 0000
Page 3148: Bits 31:8 Reserved, must be kept at reset value.
Page 3149: Reset value: 0x0000 000D
Page 3149: Bits 31:8 Reserved, must be kept at reset value.
Page 3149: Reset value: 0x0000 0010
Page 3149: Bits 31:8 Reserved, must be kept at reset value.
Page 3150: Reset value: 0x0000 0005
Page 3150: Bits 31:8 Reserved, must be kept at reset value.
Page 3150: Reset value: 0x0000 00B1
Page 3150: Bits 31:8 Reserved, must be kept at reset value.
Page 3150: Cortex-M7 PPB ROM table register map and reset values
Page 3150: Table 592. Cortex-M7 PPB ROM table register map and reset values
Page 3150: Reset value                                                                                                                                                                                                                                    1
Page 3150: Reset value                                                                                                                                                                                  0      0      0      0         0    1      0      0
Page 3151: Table 592. Cortex-M7 PPB ROM table register map and reset values (continued)
Page 3151: Reset value                                                                                                                                                                           1   1    0   0    0      1   1   1
Page 3151: Reset value                                                                                                                                                                           1   0    1   1    0      1   0   0
Page 3151: Reset value                                                                                                                                                                           0   0    0   0    1      0   1   1
Page 3151: Reset value                                                                                                                                                                           0   0    0   0    0      0   0   0
Page 3151: Reset value                                                                                                                                                                           0   0    0   0    1      1   0   1
Page 3151: Reset value                                                                                                                                                                           0   0    0   1    0      0   0   0
Page 3151: Reset value                                                                                                                                                                           0   0    0   0    0      1   0   1
Page 3151: Reset value                                                                                                                                                                           1   0    1   1    0      0   0   1
Page 3152: Reset value: 0x4000 0000
Page 3152: Res.    Res.       Res.       MPLE    SYNCTAP[1:0]                 POSTINIT[3:0]              POSTRESET[3:0]
Page 3153: Bit 23 Reserved, must be kept at reset value.
Page 3153: Bits 15:13 Reserved, must be kept at reset value.
Page 3154: PCSAMPLENA must be reset prior to writing POSTINIT).
Page 3154: Bits 4:1 POSTPRESET[3:0]: Reload value of the POSTCNT counter.
Page 3154: Reset value: 0x0000 0000
Page 3154: Reset value: 0x0000 0000
Page 3154: Bits 31:8 Reserved, must be kept at reset value.
Page 3155: Reset value: 0x0000 0000
Page 3155: Bits 31:8 Reserved, must be kept at reset value.
Page 3155: Reset value: 0x0000 0000
Page 3155: Bits 31:8 Reserved, must be kept at reset value.
Page 3155: Reset value: 0x0000 0000
Page 3156: Bits 31:8 Reserved, must be kept at reset value.
Page 3156: Reset value: 0x0000 0000
Page 3156: Bits 31:8 Reserved, must be kept at reset value.
Page 3156: Reset value: 0x0000 0000
Page 3156: Reset value: 0x0000 0000
Page 3157: Reset value: 0x0000 0000
Page 3157: Bits 31:5 Reserved, must be kept at reset value.
Page 3157: Reset value: 0x0000 0000
Page 3157: Bits 31:25 Reserved, must be kept at reset value.
Page 3157: Bits 23:20 Reserved, must be kept at reset value.
Page 3158: Bit 6 Reserved, must be kept at reset value.
Page 3158: Bit 4 Reserved, must be kept at reset value.
Page 3158: Reset value: 0x0000 0004
Page 3159: Bits 31:8 Reserved, must be kept at reset value.
Page 3159: Reset value: 0x0000 0002
Page 3159: Bits 31:8 Reserved, must be kept at reset value.
Page 3159: Reset value: 0x0000 00B9
Page 3159: Bits 31:8 Reserved, must be kept at reset value.
Page 3160: Reset value: 0x0000 003B
Page 3160: Bits 31:8 Reserved, must be kept at reset value.
Page 3160: Reset value: 0x0000 0000
Page 3160: Bits 31:8 Reserved, must be kept at reset value.
Page 3161: Reset value: 0x0000 000D
Page 3161: Bits 31:8 Reserved, must be kept at reset value.
Page 3161: Reset value: 0x0000 00E0
Page 3161: Bits 31:8 Reserved, must be kept at reset value.
Page 3161: Reset value: 0x0000 0005
Page 3162: Bits 31:8 Reserved, must be kept at reset value.
Page 3162: Reset value: 0x0000 00B1
Page 3162: Bits 31:8 Reserved, must be kept at reset value.
Page 3162: Cortex-M7 DWT register map and reset values
Page 3162: Table 593. Cortex-M7 DWT register map and reset values
Page 3162: POSTPRESET[3:0]
Page 3162: Reset value      0      1               0    0       0          0           0          0                 0             0          0            0            0           0           0                                   0          0                  0    0            0     0              0   0   0       0                  0   0      0
Page 3162: Reset value      0      0               0    0       0          0           0          0         0       0             0          0            0            0           0           0          0      0        0        0          0                  0    0            0     0              0   0   0       0                  0   0      0
Page 3162: Reset value                                                                                                                                                                                                                                                                   0              0   0   0       0                  0   0      0
Page 3162: Reset value                                                                                                                                                                                                                                                                   0              0   0   0       0                  0   0      0
Page 3163: Reset value
Page 3163: Reset value
Page 3163: Reset value
Page 3163: Reset value
Page 3163: Reset value
Page 3163: Reset value
Page 3163: Reset value
Page 3163: Reset value
Page 3163: Reset value
Page 3163: Reset value
Page 3163: Reset value
Page 3163: Reset value
Page 3163: Reset value
Page 3163: Reset value
Page 3163: Table 593. Cortex-M7 DWT register map and reset values (continued)
Page 3164: Table 593. Cortex-M7 DWT register map and reset values (continued)
Page 3164: Reset value                                                                                                                                                                                                                                                   0      0      0                0   0
Page 3164: Reset value                                                      0                                    0      0                  0    0      0      0                  0    0      0                 0     0          0           0                 0                 0      0                0   0
Page 3164: Reset value                                                                                                                                                                                                                      0         0       0          0      0      1                0   0
Page 3164: Reset value                                                                                                                                                                                                                      0         0       0          0      0      0                1   0
Page 3164: Reset value                                                                                                                                                                                                                      1         0       1          1      1      0                0   1
Page 3164: Reset value                                                                                                                                                                                                                      0         0       1          1      1      0                1   1
Page 3164: Reset value                                                                                                                                                                                                                      0         0       0          0      0      0                0   0
Page 3164: Reset value                                                                                                                                                                                                                      0         0       0          0      1      1                0   1
Page 3164: Reset value                                                                                                                                                                                                                      0         1       1          1      0      0                0   0
Page 3164: Reset value                                                                                                                                                                                                                      0         0       0          0      0      1                0   1
Page 3164: Reset value                                                                                                                                                                                                                      1         0       1          1      0      0                0   1
Page 3165: counter value is output in a timestamp packet on the trace bus. The counter is reset to
Page 3165: Reset value: Undefined
Page 3165: Reset value: 0x00000000
Page 3166: Reset value: 0x00000000
Page 3166: Bits 31:4 Reserved, must be kept at reset value.
Page 3166: Reset value: 0x0000 0000
Page 3167: Bits 31:24 Reserved, must be kept at reset value.
Page 3167: Bits 15:12 Reserved, must be kept at reset value.
Page 3167: Bits 7:5 Reserved, must be kept at reset value.
Page 3168: Reset value: 0x0000 0004
Page 3168: Bits 31:8 Reserved, must be kept at reset value.
Page 3168: Reset value: 0x0000 0001
Page 3168: Bits 31:8 Reserved, must be kept at reset value.
Page 3169: Reset value: 0x0000 00B0
Page 3169: Bits 31:8 Reserved, must be kept at reset value.
Page 3169: Reset value: 0x0000 003B
Page 3169: Bits 31:8 Reserved, must be kept at reset value.
Page 3170: Reset value: 0x0000 0000
Page 3170: Bits 31:8 Reserved, must be kept at reset value.
Page 3170: Reset value: 0x0000 000D
Page 3170: Bits 31:8 Reserved, must be kept at reset value.
Page 3171: Reset value: 0x0000 00E0
Page 3171: Bits 31:8 Reserved, must be kept at reset value.
Page 3171: Reset value: 0x0000 0005
Page 3171: Bits 31:8 Reserved, must be kept at reset value.
Page 3172: Reset value: 0x0000 00B1
Page 3172: Bits 31:8 Reserved, must be kept at reset value.
Page 3172: Cortex-M7 ITM register map and reset values
Page 3172: Table 594. Cortex-M7 ITM register map and reset values
Page 3172: 0x07C     Reset value             -    -      -      -      -        -    -      -      -      -         -    -      -      -      -         -    -      -        -      -      -                  -    -                  -    -      -      -       -          -     -                 -         -
Page 3172: Reset value        -    -      -      -      -        -    -      -      -      -         -    -      -      -      -         -    -      -        -      -      -                  -    -                  -    -      -      -       -          -     -                 -         -
Page 3172: Reset value                                                                                                                                                                                                                                       0     0                 0        0
Page 3172: Reset value                                                              0      0         0    0      0      0      0      0                                     0                  0    0                  0                         0           0     0                 0        0
Page 3173: Table 594. Cortex-M7 ITM register map and reset values (continued)
Page 3173: Reset value                                                                                                                                                                                    0    0     0   0    0      1    0    0
Page 3173: Reset value                                                                                                                                                                                    0    0     0   0    0      0    0    1
Page 3173: Reset value                                                                                                                                                                                    1    0     1   1    0      0    0    0
Page 3173: Reset value                                                                                                                                                                                    0    0     1   1    1      0    1    1
Page 3173: Reset value                                                                                                                                                                                    0    0     0   0    0      0    0    0
Page 3173: Reset value                                                                                                                                                                                    0    0     0   0    1      1    0    1
Page 3173: Reset value                                                                                                                                                                                    1    1     1   0    0      0    0    0
Page 3173: Reset value                                                                                                                                                                                    0    0     0   0    0      1    0    1
Page 3173: Reset value                                                                                                                                                                                    1    0     1   1    0      0    0    1
Page 3173: Reset value: 0x0000 0080
Page 3174: Bits 31:15 Reserved, must be kept at reset value.
Page 3174: Reset value: 0x0000 0000
Page 3174: Bits 31:30 Reserved, must be kept at reset value.
Page 3174: Bits 4:0 Reserved, must be kept at reset value.
Page 3175: Reset value: 0x0000 0000
Page 3175: Bit 29 Reserved, must be kept at reset value.
Page 3175: Bit 1 Reserved, must be kept at reset value.
Page 3175: Reset value: 0x0000 0004
Page 3176: Bits 31:8 Reserved, must be kept at reset value.
Page 3176: Reset value: 0x0000 000C
Page 3176: Bits 31:8 Reserved, must be kept at reset value.
Page 3176: Reset value: 0x0000 00B0
Page 3176: Bits 31:8 Reserved, must be kept at reset value.
Page 3177: Reset value: 0x0000 002B
Page 3177: Bits 31:8 Reserved, must be kept at reset value.
Page 3177: Reset value: 0x0000 0000
Page 3177: Bits 31:8 Reserved, must be kept at reset value.
Page 3178: Reset value: 0x0000 000D
Page 3178: Bits 31:8 Reserved, must be kept at reset value.
Page 3178: Reset value: 0x0000 00E0
Page 3178: Bits 31:8 Reserved, must be kept at reset value.
Page 3179: Reset value: 0x0000 0005
Page 3179: Bits 31:8 Reserved, must be kept at reset value.
Page 3179: Reset value: 0x0000 00B1
Page 3179: Bits 31:8 Reserved, must be kept at reset value.
Page 3179: Cortex-M7 FPB register map and reset values
Page 3179: Table 595. Cortex-M7 FPB register map and reset values
Page 3179: Reset value                                                                                                                            0            0          0    0     0              0       0   1    0                0   0                 0      0
Page 3180: Reset value
Page 3180: Reset value
Page 3180: Reset value
Page 3180: Reset value
Page 3180: Reset value
Page 3180: Reset value
Page 3180: Reset value
Page 3180: Reset value
Page 3180: Reset value
Page 3180: Reset value
Page 3180: Reset value
Page 3180: Table 595. Cortex-M7 FPB register map and reset values (continued)
Page 3181: Reset value: 0x0000 0000
Page 3181: Bits 31:1 Reserved, must be kept at reset value.
Page 3182: Reset value: 0x0000 0000
Page 3182: Bits 31:1 Reserved, must be kept at reset value.
Page 3182: Reset value: 0x0000 0000
Page 3182: Bits 31:2 Reserved, must be kept at reset value.
Page 3183: Reset value: 0x0000 0000
Page 3183: Bits 31:18 Reserved, must be kept at reset value.
Page 3183: Bits 15:13 Reserved, must be kept at reset value.
Page 3183: Bits 7:5 Reserved, must be kept at reset value.
Page 3183: Bit 0 Reserved, must be kept at reset value.
Page 3184: Reset value: 0x0000 0000
Page 3184: Bits 31:16 Reserved, must be kept at reset value.
Page 3184: Bits 14:12 Reserved, must be kept at reset value.
Page 3184: Bits 6:4 Reserved, must be kept at reset value.
Page 3184: Reset value: 0x0000 0000
Page 3185: Bits 31:13 Reserved, must be kept at reset value.
Page 3185: Bits 10:4 Reserved, must be kept at reset value.
Page 3185: Reset value: 0x0000 0000
Page 3185: Bits 31:10 Reserved, must be kept at reset value.
Page 3186: Bits 7:4 Reserved, must be kept at reset value.
Page 3186: Bits 1:0 Reserved, must be kept at reset value.
Page 3186: Reset value: 0x0000 0000
Page 3186: Bits 31:8 Reserved, must be kept at reset value.
Page 3186: Bits 6:4 Reserved, must be kept at reset value.
Page 3186: Reset value: 0x0000 000A
Page 3186: Bits 31:5 Reserved, must be kept at reset value.
Page 3187: Reset value: 0x0000 0000
Page 3187: Bits 31:12 Reserved, must be kept at reset value.
Page 3187: Reset value: 0x0000 0000
Page 3187: Bits 31:7 Reserved, must be kept at reset value.
Page 3188: Reset value: 0x0000 0000
Page 3188: Bits 31:20 Reserved, must be kept at reset value.
Page 3188: Bits 18:17 Reserved, must be kept at reset value.
Page 3188: Bits 15:12 Reserved, must be kept at reset value.
Page 3188: Bit 10 TRCRESET: Tracing of reset exception
Page 3188: Selects whether a reset exception must always be traced.
Page 3188: 0: Reset exception is traced only if the instruction or exception immediately
Page 3188: before the reset exception is traced
Page 3188: 1: Reset exception is always traced regardless of the value of ViewInst
Page 3188: Bit 8 Reserved, must be kept at reset value.
Page 3189: Bits 6:4 Reserved, must be kept at reset value.
Page 3189: Reset value: 0x0000 0000
Page 3189: Bits 31:24 Reserved, must be kept at reset value.
Page 3189: Bits 15:8 Reserved, must be kept at reset value.
Page 3189: Reset value: 0x0000 0000
Page 3190: Bits 31:20 Reserved, must be kept at reset value.
Page 3190: Bits 15:4 Reserved, must be kept at reset value.
Page 3190: Reset value: 0x0000 0000
Page 3190: Bits 31:16 Reserved, must be kept at reset value.
Page 3190: Reset value: 0x0000 0002
Page 3191: Reset value: 0x0000 0000
Page 3191: Reset value: 0x0000 0000
Page 3191: Reset value: 0x0000 0000
Page 3192: Reset value: 0x0000 0001
Page 3192: Reset value: 0x0000 0001
Page 3192: Reset value: 0x0000 0000
Page 3193: Bits 31:4 Reserved, must be kept at reset value.
Page 3193: Reset value: 0x0C00 1EE1
Page 3193: Bits 31:30 Reserved, must be kept at reset value.
Page 3193: Bits 23:17 Reserved, must be kept at reset value.
Page 3193: Bit 14 Reserved, must be kept at reset value.
Page 3193: Bit 8 Reserved, must be kept at reset value.
Page 3193: Bits 4:0 Reserved, must be kept at reset value.
Page 3194: Reset value: 0x4100 F401
Page 3194: Bits 23:12 Reserved, must be kept at reset value.
Page 3194: Reset value: 0x0000 0004
Page 3194: Bits 31:29 Reserved, must be kept at reset value.
Page 3195: Reset value: 0x0509 0004
Page 3195: Bits 23:20 Reserved, must be kept at reset value.
Page 3195: Bits 15:12 Reserved, must be kept at reset value.
Page 3196: Reset value: 0x0001 4000
Page 3196: Bits 11:9 Reserved, must be kept at reset value.
Page 3196: Reset value: 0x90C7 0402
Page 3197: Bit 24 Reserved, must be kept at reset value.
Page 3197: Bits 15:12 Reserved, must be kept at reset value.
Page 3197: Reset value: 0x0000 0000
Page 3197: Bits 31:22 Reserved, must be kept at reset value.
Page 3197: Bit 19 Reserved, must be kept at reset value.
Page 3198: Bits 15:8 Reserved, must be kept at reset value.
Page 3198: Reset value: 0x0000 0000
Page 3198: Bits 31:21 Reserved, must be kept at reset value.
Page 3198: Bit 19 Reserved, must be kept at reset value.
Page 3198: Bits 15:8 Reserved, must be kept at reset value.
Page 3198: Reset value: 0x0000 0000
Page 3199: Bits 31:25 Reserved, must be kept at reset value.
Page 3199: Bit 24 RST: Single-shot comparator resource reset enable
Page 3199: Enables the single-shot comparator resource to be reset when it occurs, to enable another
Page 3199: 1: Reset enabled; multiple matches can occur
Page 3199: Bits 23:0 Reserved, must be kept at reset value.
Page 3199: Reset value: 0x0000 0001
Page 3199: Bits 30:3 Reserved, must be kept at reset value.
Page 3200: Reset value: 0x0000 0000
Page 3200: Bits 31:8 Reserved, must be kept at reset value.
Page 3200: Reset value: 0x0000 0000
Page 3200: Bits 31:4 Reserved, must be kept at reset value.
Page 3200: Bits 2:0 Reserved, must be kept at reset value.
Page 3201: Reset value: 0x0000 0003
Page 3201: Bits 31:2 Reserved, must be kept at reset value.
Page 3201: Reset value: 0x0000 000F
Page 3201: Bits 31:4 Reserved, must be kept at reset value.
Page 3202: Reset value: 0x0000 0000
Page 3202: Bits 31:4 Reserved, must be kept at reset value.
Page 3202: Bits 3:0 CLAIMCLR[3:0]: Reset claim tag bits
Page 3202: Reset value: N/A
Page 3203: Reset value: 0x0000 0003
Page 3203: Bits 31:3 Reserved, must be kept at reset value.
Page 3203: Reset value: 0x0000 000A
Page 3203: Bits 31:8 Reserved, must be kept at reset value.
Page 3204: Reset value: 0x4770 4A13
Page 3204: Reset value: 0x0000 0013
Page 3205: Bits 31:8 Reserved, must be kept at reset value.
Page 3205: Reset value: 0x0000 0004
Page 3205: Bits 31:8 Reserved, must be kept at reset value.
Page 3205: Reset value: 0x0000 0075
Page 3205: Bits 31:8 Reserved, must be kept at reset value.
Page 3206: Reset value: 0x0000 00B9
Page 3206: Bits 31:8 Reserved, must be kept at reset value.
Page 3206: Reset value: 0x0000 002B
Page 3206: Bits 31:8 Reserved, must be kept at reset value.
Page 3207: Reset value: 0x0000 0000
Page 3207: Bits 31:8 Reserved, must be kept at reset value.
Page 3207: Reset value: 0x0000 000D
Page 3207: Bits 31:8 Reserved, must be kept at reset value.
Page 3207: Reset value: 0x0000 0090
Page 3208: Bits 31:8 Reserved, must be kept at reset value.
Page 3208: Reset value: 0x0000 0005
Page 3208: Bits 31:8 Reserved, must be kept at reset value.
Page 3208: Reset value: 0x0000 00B1
Page 3208: Bits 31:8 Reserved, must be kept at reset value.
Page 3209: Reset value
Page 3209: Reset value
Page 3209: Reset value
Page 3209: Reset value
Page 3209: Reset value
Page 3209: Reset value
Page 3209: Reset value
Page 3209: Reset value
Page 3209: Reset value
Page 3209: Reset value
Page 3209: Reset value
Page 3209: Cortex-M7 ETM register map and reset values
Page 3209: Table 596. Cortex-M7 ETM register map and reset values
Page 3210: Table 596. Cortex-M7 ETM register map and reset values (continued)
Page 3210: TRCRESET
Page 3210: Reset value                                                                                              0                         0                                                  0                 0      0                0                                 0      0      0      0
Page 3210: Reset value                                                                0      0      0      0        0          0      0       0                                                                                            0         0        0       0      0      0      0      0
Page 3210: Reset value                                                                                              0          0      0       0                                                                                                                              0      0      0      0
Page 3210: Reset value                                                                                                                                         0    0      0                0    0                 0      0         0      0         0        0       0      0      0      0      0
Page 3210: Reset value     0      0       0        0      0      0      0      0      0      0      0      0        0          0      0       0                0    0      0                0    0                 0      0         0      0         0        0       0      0      0      1      0
Page 3210: Reset value     0      0       0        0      0      0      0      0      0      0      0      0        0          0      0       0                0    0      0                0    0                 0      0         0      0         0        0       0      0      0      0      0
Page 3210: Reset value     0      0       0        0      0      0      0      0      0      0      0      0        0          0      0       0                0    0      0                0    0                 0      0         0      0         0        0       0      0      0      0      0
Page 3210: Reset value     0      0       0        0      0      0      0      0      0      0      0      0        0          0      0       0                0    0      0                0    0                 0      0         0      0         0        0       0      0      0      0      0
Page 3210: Reset value     0      0       0        0      0      0      0      0      0      0      0      0        0          0      0       0                0    0      0                0    0                 0      0         0      0         0        0       0      0      0      0      1
Page 3210: Reset value     0      0       0        0      0      0      0      0      0      0      0      0        0          0      0       0                0    0      0                0    0                 0      0         0      0         0        0       0      0      0      0      0
Page 3210: Reset value                                                                                                                                                                                                                                                       0      0      0      0
Page 3210: Reset value                    0        0      1      1      0      0                                                              0                0           0                1    1                 1      1                1         1        1                                   1
Page 3211: Reset value
Page 3211: Reset value
Page 3211: Reset value
Page 3211: Reset value
Page 3211: Reset value
Page 3211: Reset value
Page 3211: Reset value
Page 3211: Reset value
Page 3211: Reset value
Page 3211: Table 596. Cortex-M7 ETM register map and reset values (continued)
Page 3212: Reset value
Page 3212: Reset value
Page 3212: Reset value
Page 3212: Reset value
Page 3212: Reset value
Page 3212: Reset value
Page 3212: Reset value
Page 3212: Reset value
Page 3212: Reset value
Page 3212: Reset value
Page 3212: Table 596. Cortex-M7 ETM register map and reset values (continued)
Page 3213: Table 596. Cortex-M7 ETM register map and reset values (continued)
Page 3213: Reset value                                                                                                                                                                           0   0    0   0    0      1   0   0
Page 3213: Reset value                                                                                                                                                                           0   1    1   1    0      1   0   1
Page 3213: Reset value                                                                                                                                                                           1   0    1   1    1      0   0   1
Page 3213: Reset value                                                                                                                                                                           0   0    1   0    1      0   1   1
Page 3213: Reset value                                                                                                                                                                           0   0    0   0    0      0   0   0
Page 3213: Reset value                                                                                                                                                                           0   0    0   0    1      1   0   1
Page 3213: Reset value                                                                                                                                                                           1   0    0   1    0      0   0   0
Page 3213: Reset value                                                                                                                                                                           0   0    0   0    0      1   0   1
Page 3213: Reset value                                                                                                                                                                           1   0    1   1    0      0   0   1
Page 3216: Updated Table 16: FLASH register map and reset value:
Page 3216: Section 8: Reset and Clock Control (RCC)
Page 3216: Updated Figure 34: System reset circuit to remove VDDA.
Page 3217: Section 8: Reset and Clock Control (RCC) (continued)
Page 3217: Section 8.7.31: RCC APB1 Peripheral Reset Register
Page 3217: Table 84: GPIO register map and reset values:
Page 3217: – updated GPIOx_MODER reset values
Page 3218: register map and reset values, changed DMAEN bit to reserved for
Page 3219: Updated Table 206: ADC register map and reset values (master
Page 3220: Updated Section 32.3.4: LTDC reset and clocks.
Page 3220: 259: JPEG codec register map and reset values.
Page 3222: (SPI_I2SCGFR) and Section 50.12: SPI register map and reset
Page 3222: and reset values.
Page 3223: In Table 16: FLASH register map and reset value:
Page 3223: Section 8: Reset and Clock Control (RCC)
Page 3226: Section 7: Reset and Clock Control (RCC)
Page 3230: Updated Section 29.4.3: DFSDM reset and clocks and
Page 3231: Updated Table 360: WWDG register map and reset values.
Page 3232: (LPUART_RDR) reset value changed from undefined to
Page 3233: CSTF register map and reset values.
Page 3233: Updated DBGMCU identity code register (DBGMCU_IDC) reset
