

================================================================
== Vivado HLS Report for 'add_watermark'
================================================================
* Date:           Tue Jul 17 22:00:43 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        dct_hls
* Solution:       solution2
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.25|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   24|   24|   24|   24|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 

* FSM state operations: 

 <State 1> : 1.16ns
ST_1 : Operation 26 [2/2] (1.15ns)   --->   "%qft_coeff_table_load = load i6* getelementptr inbounds ([16 x i6]* @qft_coeff_table, i64 0, i64 0), align 1" [dct_hls/dct.cpp:58->dct_hls/dct.cpp:144]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 16> <RAM>

 <State 2> : 1.16ns
ST_2 : Operation 27 [1/2] (1.15ns)   --->   "%qft_coeff_table_load = load i6* getelementptr inbounds ([16 x i6]* @qft_coeff_table, i64 0, i64 0), align 1" [dct_hls/dct.cpp:58->dct_hls/dct.cpp:144]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 16> <RAM>
ST_2 : Operation 28 [2/2] (1.15ns)   --->   "%qft_coeff_table_load_1 = load i6* getelementptr inbounds ([16 x i6]* @qft_coeff_table, i64 0, i64 1), align 1" [dct_hls/dct.cpp:58->dct_hls/dct.cpp:144]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 16> <RAM>

 <State 3> : 1.16ns
ST_3 : Operation 29 [1/2] (1.15ns)   --->   "%qft_coeff_table_load_1 = load i6* getelementptr inbounds ([16 x i6]* @qft_coeff_table, i64 0, i64 1), align 1" [dct_hls/dct.cpp:58->dct_hls/dct.cpp:144]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 16> <RAM>
ST_3 : Operation 30 [2/2] (1.15ns)   --->   "%qft_coeff_table_load_2 = load i6* getelementptr inbounds ([16 x i6]* @qft_coeff_table, i64 0, i64 2), align 1" [dct_hls/dct.cpp:58->dct_hls/dct.cpp:144]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 16> <RAM>

 <State 4> : 1.16ns
ST_4 : Operation 31 [1/2] (1.15ns)   --->   "%qft_coeff_table_load_2 = load i6* getelementptr inbounds ([16 x i6]* @qft_coeff_table, i64 0, i64 2), align 1" [dct_hls/dct.cpp:58->dct_hls/dct.cpp:144]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 16> <RAM>
ST_4 : Operation 32 [2/2] (1.15ns)   --->   "%qft_coeff_table_load_3 = load i6* getelementptr inbounds ([16 x i6]* @qft_coeff_table, i64 0, i64 3), align 1" [dct_hls/dct.cpp:58->dct_hls/dct.cpp:144]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 16> <RAM>

 <State 5> : 1.16ns
ST_5 : Operation 33 [1/2] (1.15ns)   --->   "%qft_coeff_table_load_3 = load i6* getelementptr inbounds ([16 x i6]* @qft_coeff_table, i64 0, i64 3), align 1" [dct_hls/dct.cpp:58->dct_hls/dct.cpp:144]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 16> <RAM>
ST_5 : Operation 34 [2/2] (1.15ns)   --->   "%qft_coeff_table_load_4 = load i6* getelementptr inbounds ([16 x i6]* @qft_coeff_table, i64 0, i64 4), align 1" [dct_hls/dct.cpp:58->dct_hls/dct.cpp:144]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 16> <RAM>

 <State 6> : 1.16ns
ST_6 : Operation 35 [1/2] (1.15ns)   --->   "%qft_coeff_table_load_4 = load i6* getelementptr inbounds ([16 x i6]* @qft_coeff_table, i64 0, i64 4), align 1" [dct_hls/dct.cpp:58->dct_hls/dct.cpp:144]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 16> <RAM>
ST_6 : Operation 36 [2/2] (1.15ns)   --->   "%qft_coeff_table_load_5 = load i6* getelementptr inbounds ([16 x i6]* @qft_coeff_table, i64 0, i64 5), align 1" [dct_hls/dct.cpp:58->dct_hls/dct.cpp:144]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 16> <RAM>

 <State 7> : 1.16ns
ST_7 : Operation 37 [1/2] (1.15ns)   --->   "%qft_coeff_table_load_5 = load i6* getelementptr inbounds ([16 x i6]* @qft_coeff_table, i64 0, i64 5), align 1" [dct_hls/dct.cpp:58->dct_hls/dct.cpp:144]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 16> <RAM>
ST_7 : Operation 38 [2/2] (1.15ns)   --->   "%qft_coeff_table_load_6 = load i6* getelementptr inbounds ([16 x i6]* @qft_coeff_table, i64 0, i64 6), align 1" [dct_hls/dct.cpp:58->dct_hls/dct.cpp:144]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 16> <RAM>

 <State 8> : 1.16ns
ST_8 : Operation 39 [1/2] (1.15ns)   --->   "%qft_coeff_table_load_6 = load i6* getelementptr inbounds ([16 x i6]* @qft_coeff_table, i64 0, i64 6), align 1" [dct_hls/dct.cpp:58->dct_hls/dct.cpp:144]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 16> <RAM>
ST_8 : Operation 40 [2/2] (1.15ns)   --->   "%qft_coeff_table_load_7 = load i6* getelementptr inbounds ([16 x i6]* @qft_coeff_table, i64 0, i64 7), align 1" [dct_hls/dct.cpp:58->dct_hls/dct.cpp:144]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 16> <RAM>

 <State 9> : 1.16ns
ST_9 : Operation 41 [9/9] (0.00ns)   --->   "%call_ret3 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @read_data([16 x i8]* %indata) nounwind" [dct_hls/dct.cpp:138]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 42 [1/2] (1.15ns)   --->   "%qft_coeff_table_load_7 = load i6* getelementptr inbounds ([16 x i6]* @qft_coeff_table, i64 0, i64 7), align 1" [dct_hls/dct.cpp:58->dct_hls/dct.cpp:144]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 16> <RAM>
ST_9 : Operation 43 [2/2] (1.15ns)   --->   "%qft_coeff_table_load_8 = load i6* getelementptr inbounds ([16 x i6]* @qft_coeff_table, i64 0, i64 8), align 1" [dct_hls/dct.cpp:58->dct_hls/dct.cpp:144]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 16> <RAM>

 <State 10> : 1.16ns
ST_10 : Operation 44 [8/9] (0.59ns)   --->   "%call_ret3 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @read_data([16 x i8]* %indata) nounwind" [dct_hls/dct.cpp:138]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 45 [1/2] (1.15ns)   --->   "%qft_coeff_table_load_8 = load i6* getelementptr inbounds ([16 x i6]* @qft_coeff_table, i64 0, i64 8), align 1" [dct_hls/dct.cpp:58->dct_hls/dct.cpp:144]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 16> <RAM>
ST_10 : Operation 46 [2/2] (1.15ns)   --->   "%qft_coeff_table_load_9 = load i6* getelementptr inbounds ([16 x i6]* @qft_coeff_table, i64 0, i64 9), align 1" [dct_hls/dct.cpp:58->dct_hls/dct.cpp:144]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 16> <RAM>

 <State 11> : 1.16ns
ST_11 : Operation 47 [7/9] (0.59ns)   --->   "%call_ret3 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @read_data([16 x i8]* %indata) nounwind" [dct_hls/dct.cpp:138]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 48 [1/2] (1.15ns)   --->   "%qft_coeff_table_load_9 = load i6* getelementptr inbounds ([16 x i6]* @qft_coeff_table, i64 0, i64 9), align 1" [dct_hls/dct.cpp:58->dct_hls/dct.cpp:144]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 16> <RAM>
ST_11 : Operation 49 [2/2] (1.15ns)   --->   "%qft_coeff_table_load_10 = load i6* getelementptr inbounds ([16 x i6]* @qft_coeff_table, i64 0, i64 10), align 1" [dct_hls/dct.cpp:58->dct_hls/dct.cpp:144]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 16> <RAM>

 <State 12> : 1.16ns
ST_12 : Operation 50 [6/9] (0.59ns)   --->   "%call_ret3 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @read_data([16 x i8]* %indata) nounwind" [dct_hls/dct.cpp:138]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 51 [1/2] (1.15ns)   --->   "%qft_coeff_table_load_10 = load i6* getelementptr inbounds ([16 x i6]* @qft_coeff_table, i64 0, i64 10), align 1" [dct_hls/dct.cpp:58->dct_hls/dct.cpp:144]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 16> <RAM>
ST_12 : Operation 52 [2/2] (1.15ns)   --->   "%qft_coeff_table_load_11 = load i6* getelementptr inbounds ([16 x i6]* @qft_coeff_table, i64 0, i64 11), align 1" [dct_hls/dct.cpp:58->dct_hls/dct.cpp:144]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 16> <RAM>

 <State 13> : 1.16ns
ST_13 : Operation 53 [5/9] (0.59ns)   --->   "%call_ret3 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @read_data([16 x i8]* %indata) nounwind" [dct_hls/dct.cpp:138]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 54 [1/2] (1.15ns)   --->   "%qft_coeff_table_load_11 = load i6* getelementptr inbounds ([16 x i6]* @qft_coeff_table, i64 0, i64 11), align 1" [dct_hls/dct.cpp:58->dct_hls/dct.cpp:144]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 16> <RAM>
ST_13 : Operation 55 [2/2] (1.15ns)   --->   "%qft_coeff_table_load_12 = load i6* getelementptr inbounds ([16 x i6]* @qft_coeff_table, i64 0, i64 12), align 1" [dct_hls/dct.cpp:58->dct_hls/dct.cpp:144]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 16> <RAM>

 <State 14> : 1.16ns
ST_14 : Operation 56 [4/9] (0.59ns)   --->   "%call_ret3 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @read_data([16 x i8]* %indata) nounwind" [dct_hls/dct.cpp:138]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 57 [1/2] (1.15ns)   --->   "%qft_coeff_table_load_12 = load i6* getelementptr inbounds ([16 x i6]* @qft_coeff_table, i64 0, i64 12), align 1" [dct_hls/dct.cpp:58->dct_hls/dct.cpp:144]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 16> <RAM>
ST_14 : Operation 58 [2/2] (1.15ns)   --->   "%qft_coeff_table_load_13 = load i6* getelementptr inbounds ([16 x i6]* @qft_coeff_table, i64 0, i64 13), align 1" [dct_hls/dct.cpp:58->dct_hls/dct.cpp:144]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 16> <RAM>

 <State 15> : 1.16ns
ST_15 : Operation 59 [3/9] (0.59ns)   --->   "%call_ret3 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @read_data([16 x i8]* %indata) nounwind" [dct_hls/dct.cpp:138]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 60 [1/2] (1.15ns)   --->   "%qft_coeff_table_load_13 = load i6* getelementptr inbounds ([16 x i6]* @qft_coeff_table, i64 0, i64 13), align 1" [dct_hls/dct.cpp:58->dct_hls/dct.cpp:144]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 16> <RAM>
ST_15 : Operation 61 [2/2] (1.15ns)   --->   "%qft_coeff_table_load_14 = load i6* getelementptr inbounds ([16 x i6]* @qft_coeff_table, i64 0, i64 14), align 1" [dct_hls/dct.cpp:58->dct_hls/dct.cpp:144]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 16> <RAM>

 <State 16> : 1.16ns
ST_16 : Operation 62 [2/9] (0.59ns)   --->   "%call_ret3 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @read_data([16 x i8]* %indata) nounwind" [dct_hls/dct.cpp:138]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 63 [1/2] (1.15ns)   --->   "%qft_coeff_table_load_14 = load i6* getelementptr inbounds ([16 x i6]* @qft_coeff_table, i64 0, i64 14), align 1" [dct_hls/dct.cpp:58->dct_hls/dct.cpp:144]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 16> <RAM>
ST_16 : Operation 64 [2/2] (1.15ns)   --->   "%qft_coeff_table_load_15 = load i6* getelementptr inbounds ([16 x i6]* @qft_coeff_table, i64 0, i64 15), align 1" [dct_hls/dct.cpp:58->dct_hls/dct.cpp:144]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 16> <RAM>

 <State 17> : 7.25ns
ST_17 : Operation 65 [1/9] (0.59ns)   --->   "%call_ret3 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @read_data([16 x i8]* %indata) nounwind" [dct_hls/dct.cpp:138]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 66 [1/1] (0.00ns)   --->   "%buf_2d_in_0_0 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 0" [dct_hls/dct.cpp:138]
ST_17 : Operation 67 [1/1] (0.00ns)   --->   "%buf_2d_in_0_1 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 1" [dct_hls/dct.cpp:138]
ST_17 : Operation 68 [1/1] (0.00ns)   --->   "%buf_2d_in_0_2 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 2" [dct_hls/dct.cpp:138]
ST_17 : Operation 69 [1/1] (0.00ns)   --->   "%buf_2d_in_0_3 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 3" [dct_hls/dct.cpp:138]
ST_17 : Operation 70 [1/1] (0.00ns)   --->   "%buf_2d_in_1_0 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 4" [dct_hls/dct.cpp:138]
ST_17 : Operation 71 [1/1] (0.00ns)   --->   "%buf_2d_in_1_1 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 5" [dct_hls/dct.cpp:138]
ST_17 : Operation 72 [1/1] (0.00ns)   --->   "%buf_2d_in_1_2 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 6" [dct_hls/dct.cpp:138]
ST_17 : Operation 73 [1/1] (0.00ns)   --->   "%buf_2d_in_1_3 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 7" [dct_hls/dct.cpp:138]
ST_17 : Operation 74 [1/1] (0.00ns)   --->   "%buf_2d_in_2_0 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 8" [dct_hls/dct.cpp:138]
ST_17 : Operation 75 [1/1] (0.00ns)   --->   "%buf_2d_in_2_1 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 9" [dct_hls/dct.cpp:138]
ST_17 : Operation 76 [1/1] (0.00ns)   --->   "%buf_2d_in_2_2 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 10" [dct_hls/dct.cpp:138]
ST_17 : Operation 77 [1/1] (0.00ns)   --->   "%buf_2d_in_2_3 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 11" [dct_hls/dct.cpp:138]
ST_17 : Operation 78 [1/1] (0.00ns)   --->   "%buf_2d_in_3_0 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 12" [dct_hls/dct.cpp:138]
ST_17 : Operation 79 [1/1] (0.00ns)   --->   "%buf_2d_in_3_1 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 13" [dct_hls/dct.cpp:138]
ST_17 : Operation 80 [1/1] (0.00ns)   --->   "%buf_2d_in_3_2 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 14" [dct_hls/dct.cpp:138]
ST_17 : Operation 81 [1/1] (0.00ns)   --->   "%buf_2d_in_3_3 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 15" [dct_hls/dct.cpp:138]
ST_17 : Operation 82 [1/1] (2.06ns)   --->   "%call_ret2_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dct_step(i16 %buf_2d_in_0_0, i16 %buf_2d_in_0_1, i16 %buf_2d_in_0_2, i16 %buf_2d_in_0_3, i16 %buf_2d_in_1_0, i16 %buf_2d_in_1_1, i16 %buf_2d_in_1_2, i16 %buf_2d_in_1_3, i16 %buf_2d_in_2_0, i16 %buf_2d_in_2_1, i16 %buf_2d_in_2_2, i16 %buf_2d_in_2_3, i16 %buf_2d_in_3_0, i16 %buf_2d_in_3_1, i16 %buf_2d_in_3_2, i16 %buf_2d_in_3_3) nounwind" [dct_hls/dct.cpp:68->dct_hls/dct.cpp:142]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 83 [1/1] (0.00ns)   --->   "%temp_0_0 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2_i, 0" [dct_hls/dct.cpp:68->dct_hls/dct.cpp:142]
ST_17 : Operation 84 [1/1] (0.00ns)   --->   "%temp_0_1 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2_i, 1" [dct_hls/dct.cpp:68->dct_hls/dct.cpp:142]
ST_17 : Operation 85 [1/1] (0.00ns)   --->   "%temp_0_2 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2_i, 2" [dct_hls/dct.cpp:68->dct_hls/dct.cpp:142]
ST_17 : Operation 86 [1/1] (0.00ns)   --->   "%temp_0_3 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2_i, 3" [dct_hls/dct.cpp:68->dct_hls/dct.cpp:142]
ST_17 : Operation 87 [1/1] (0.00ns)   --->   "%temp_1_0 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2_i, 4" [dct_hls/dct.cpp:68->dct_hls/dct.cpp:142]
ST_17 : Operation 88 [1/1] (0.00ns)   --->   "%temp_1_1 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2_i, 5" [dct_hls/dct.cpp:68->dct_hls/dct.cpp:142]
ST_17 : Operation 89 [1/1] (0.00ns)   --->   "%temp_1_2 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2_i, 6" [dct_hls/dct.cpp:68->dct_hls/dct.cpp:142]
ST_17 : Operation 90 [1/1] (0.00ns)   --->   "%temp_1_3 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2_i, 7" [dct_hls/dct.cpp:68->dct_hls/dct.cpp:142]
ST_17 : Operation 91 [1/1] (0.00ns)   --->   "%temp_2_0 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2_i, 8" [dct_hls/dct.cpp:68->dct_hls/dct.cpp:142]
ST_17 : Operation 92 [1/1] (0.00ns)   --->   "%temp_2_1 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2_i, 9" [dct_hls/dct.cpp:68->dct_hls/dct.cpp:142]
ST_17 : Operation 93 [1/1] (0.00ns)   --->   "%temp_2_2 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2_i, 10" [dct_hls/dct.cpp:68->dct_hls/dct.cpp:142]
ST_17 : Operation 94 [1/1] (0.00ns)   --->   "%temp_2_3 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2_i, 11" [dct_hls/dct.cpp:68->dct_hls/dct.cpp:142]
ST_17 : Operation 95 [1/1] (0.00ns)   --->   "%temp_3_0 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2_i, 12" [dct_hls/dct.cpp:68->dct_hls/dct.cpp:142]
ST_17 : Operation 96 [1/1] (0.00ns)   --->   "%temp_3_1 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2_i, 13" [dct_hls/dct.cpp:68->dct_hls/dct.cpp:142]
ST_17 : Operation 97 [1/1] (0.00ns)   --->   "%temp_3_2 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2_i, 14" [dct_hls/dct.cpp:68->dct_hls/dct.cpp:142]
ST_17 : Operation 98 [1/1] (0.00ns)   --->   "%temp_3_3 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2_i, 15" [dct_hls/dct.cpp:68->dct_hls/dct.cpp:142]
ST_17 : Operation 99 [1/1] (2.06ns)   --->   "%call_ret_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dct_step(i16 %temp_0_0, i16 %temp_0_1, i16 %temp_0_2, i16 %temp_0_3, i16 %temp_1_0, i16 %temp_1_1, i16 %temp_1_2, i16 %temp_1_3, i16 %temp_2_0, i16 %temp_2_1, i16 %temp_2_2, i16 %temp_2_3, i16 %temp_3_0, i16 %temp_3_1, i16 %temp_3_2, i16 %temp_3_3) nounwind" [dct_hls/dct.cpp:69->dct_hls/dct.cpp:142]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 100 [1/1] (0.00ns)   --->   "%buf_temp_dct_0_0 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 0" [dct_hls/dct.cpp:142]
ST_17 : Operation 101 [1/1] (0.00ns)   --->   "%buf_temp_dct_0_1 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 1" [dct_hls/dct.cpp:142]
ST_17 : Operation 102 [1/1] (0.00ns)   --->   "%buf_temp_dct_0_2 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 2" [dct_hls/dct.cpp:142]
ST_17 : Operation 103 [1/1] (0.00ns)   --->   "%buf_temp_dct_0_3 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 3" [dct_hls/dct.cpp:142]
ST_17 : Operation 104 [1/1] (0.00ns)   --->   "%buf_temp_dct_1_0 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 4" [dct_hls/dct.cpp:142]
ST_17 : Operation 105 [1/1] (0.00ns)   --->   "%buf_temp_dct_1_1 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 5" [dct_hls/dct.cpp:142]
ST_17 : Operation 106 [1/1] (0.00ns)   --->   "%buf_temp_dct_1_2 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 6" [dct_hls/dct.cpp:142]
ST_17 : Operation 107 [1/1] (0.00ns)   --->   "%buf_temp_dct_1_3 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 7" [dct_hls/dct.cpp:142]
ST_17 : Operation 108 [1/1] (0.00ns)   --->   "%buf_temp_dct_2_0 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 8" [dct_hls/dct.cpp:142]
ST_17 : Operation 109 [1/1] (0.00ns)   --->   "%buf_temp_dct_2_1 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 9" [dct_hls/dct.cpp:142]
ST_17 : Operation 110 [1/1] (0.00ns)   --->   "%buf_temp_dct_2_2 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 10" [dct_hls/dct.cpp:142]
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "%buf_temp_dct_2_3 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 11" [dct_hls/dct.cpp:142]
ST_17 : Operation 112 [1/1] (0.00ns)   --->   "%buf_temp_dct_3_0 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 12" [dct_hls/dct.cpp:142]
ST_17 : Operation 113 [1/1] (0.00ns)   --->   "%buf_temp_dct_3_1 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 13" [dct_hls/dct.cpp:142]
ST_17 : Operation 114 [1/1] (0.00ns)   --->   "%buf_temp_dct_3_2 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 14" [dct_hls/dct.cpp:142]
ST_17 : Operation 115 [1/1] (0.00ns)   --->   "%buf_temp_dct_3_3 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 15" [dct_hls/dct.cpp:142]
ST_17 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_3_0_i = sext i16 %buf_temp_dct_0_0 to i20" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]
ST_17 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_4_0_i = zext i6 %qft_coeff_table_load to i20" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]
ST_17 : Operation 118 [1/1] (2.53ns)   --->   "%buf_temp_qft_0_0_V = mul i20 %tmp_3_0_i, %tmp_4_0_i" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_3_0_1_i = sext i16 %buf_temp_dct_0_1 to i20" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_4_0_1_i = zext i6 %qft_coeff_table_load_1 to i20" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]
ST_17 : Operation 121 [1/1] (2.53ns)   --->   "%buf_temp_qft_0_1_V = mul i20 %tmp_3_0_1_i, %tmp_4_0_1_i" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_3_0_2_i = sext i16 %buf_temp_dct_0_2 to i20" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_4_0_2_i = zext i6 %qft_coeff_table_load_2 to i20" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]
ST_17 : Operation 124 [1/1] (2.53ns)   --->   "%buf_temp_qft_0_2_V = mul i20 %tmp_3_0_2_i, %tmp_4_0_2_i" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_3_0_3_i = sext i16 %buf_temp_dct_0_3 to i20" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]
ST_17 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_4_0_3_i = zext i6 %qft_coeff_table_load_3 to i20" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]
ST_17 : Operation 127 [1/1] (2.53ns)   --->   "%buf_temp_qft_0_3_V = mul i20 %tmp_3_0_3_i, %tmp_4_0_3_i" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_3_1_i = sext i16 %buf_temp_dct_1_0 to i20" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]
ST_17 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_4_1_i = zext i6 %qft_coeff_table_load_4 to i20" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]
ST_17 : Operation 130 [1/1] (2.53ns)   --->   "%buf_temp_qft_1_0_V = mul i20 %tmp_3_1_i, %tmp_4_1_i" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_3_1_1_i = sext i16 %buf_temp_dct_1_1 to i20" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_4_1_1_i = zext i6 %qft_coeff_table_load_5 to i20" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]
ST_17 : Operation 133 [1/1] (2.53ns)   --->   "%buf_temp_qft_1_1_V = mul i20 %tmp_3_1_1_i, %tmp_4_1_1_i" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_3_1_2_i = sext i16 %buf_temp_dct_1_2 to i20" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_4_1_2_i = zext i6 %qft_coeff_table_load_6 to i20" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]
ST_17 : Operation 136 [1/1] (2.53ns)   --->   "%buf_temp_qft_1_2_V = mul i20 %tmp_3_1_2_i, %tmp_4_1_2_i" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_3_1_3_i = sext i16 %buf_temp_dct_1_3 to i20" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_4_1_3_i = zext i6 %qft_coeff_table_load_7 to i20" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]
ST_17 : Operation 139 [1/1] (2.53ns)   --->   "%buf_temp_qft_1_3_V = mul i20 %tmp_3_1_3_i, %tmp_4_1_3_i" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_3_2_i = sext i16 %buf_temp_dct_2_0 to i20" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_4_2_i = zext i6 %qft_coeff_table_load_8 to i20" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]
ST_17 : Operation 142 [1/1] (2.53ns)   --->   "%buf_temp_qft_2_0_V = mul i20 %tmp_3_2_i, %tmp_4_2_i" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_3_2_1_i = sext i16 %buf_temp_dct_2_1 to i20" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_4_2_1_i = zext i6 %qft_coeff_table_load_9 to i20" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]
ST_17 : Operation 145 [1/1] (2.53ns)   --->   "%buf_temp_qft_2_1_V = mul i20 %tmp_3_2_1_i, %tmp_4_2_1_i" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_3_2_2_i = sext i16 %buf_temp_dct_2_2 to i20" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]
ST_17 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_4_2_2_i = zext i6 %qft_coeff_table_load_10 to i20" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]
ST_17 : Operation 148 [1/1] (2.53ns)   --->   "%buf_temp_qft_2_2_V = mul i20 %tmp_3_2_2_i, %tmp_4_2_2_i" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_3_2_3_i = sext i16 %buf_temp_dct_2_3 to i20" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]
ST_17 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_4_2_3_i = zext i6 %qft_coeff_table_load_11 to i20" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]
ST_17 : Operation 151 [1/1] (2.53ns)   --->   "%buf_temp_qft_2_3_V = mul i20 %tmp_3_2_3_i, %tmp_4_2_3_i" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_3_3_i = sext i16 %buf_temp_dct_3_0 to i20" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]
ST_17 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_4_3_i = zext i6 %qft_coeff_table_load_12 to i20" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]
ST_17 : Operation 154 [1/1] (2.53ns)   --->   "%buf_temp_qft_3_0_V = mul i20 %tmp_3_3_i, %tmp_4_3_i" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_3_3_1_i = sext i16 %buf_temp_dct_3_1 to i20" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]
ST_17 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_4_3_1_i = zext i6 %qft_coeff_table_load_13 to i20" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]
ST_17 : Operation 157 [1/1] (2.53ns)   --->   "%buf_temp_qft_3_1_V = mul i20 %tmp_3_3_1_i, %tmp_4_3_1_i" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_3_3_2_i = sext i16 %buf_temp_dct_3_2 to i20" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]
ST_17 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_4_3_2_i = zext i6 %qft_coeff_table_load_14 to i20" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]
ST_17 : Operation 160 [1/1] (2.53ns)   --->   "%buf_temp_qft_3_2_V = mul i20 %tmp_3_3_2_i, %tmp_4_3_2_i" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 161 [1/2] (1.15ns)   --->   "%qft_coeff_table_load_15 = load i6* getelementptr inbounds ([16 x i6]* @qft_coeff_table, i64 0, i64 15), align 1" [dct_hls/dct.cpp:58->dct_hls/dct.cpp:144]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 16> <RAM>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_3_3_3_i = sext i16 %buf_temp_dct_3_3 to i20" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]
ST_17 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_4_3_3_i = zext i6 %qft_coeff_table_load_15 to i20" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]
ST_17 : Operation 164 [1/1] (2.53ns)   --->   "%buf_temp_qft_3_3_V = mul i20 %tmp_3_3_3_i, %tmp_4_3_3_i" [dct_hls/dct.cpp:59->dct_hls/dct.cpp:144]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

 <State 18> : 5.24ns
ST_18 : Operation 165 [1/1] (4.64ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } @integer_idct(i20 %buf_temp_qft_0_0_V, i20 %buf_temp_qft_0_1_V, i20 %buf_temp_qft_0_2_V, i20 %buf_temp_qft_0_3_V, i20 %buf_temp_qft_1_0_V, i20 %buf_temp_qft_1_1_V, i20 %buf_temp_qft_1_2_V, i20 %buf_temp_qft_1_3_V, i20 %buf_temp_qft_2_0_V, i20 %buf_temp_qft_2_1_V, i20 %buf_temp_qft_2_2_V, i20 %buf_temp_qft_2_3_V, i20 %buf_temp_qft_3_0_V, i20 %buf_temp_qft_3_1_V, i20 %buf_temp_qft_3_2_V, i20 %buf_temp_qft_3_3_V) nounwind" [dct_hls/dct.cpp:146]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 166 [1/1] (0.00ns)   --->   "%buf_2d_out_0_0 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 0" [dct_hls/dct.cpp:146]
ST_18 : Operation 167 [1/1] (0.00ns)   --->   "%buf_2d_out_0_1 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 1" [dct_hls/dct.cpp:146]
ST_18 : Operation 168 [1/1] (0.00ns)   --->   "%buf_2d_out_0_2 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 2" [dct_hls/dct.cpp:146]
ST_18 : Operation 169 [1/1] (0.00ns)   --->   "%buf_2d_out_0_3 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 3" [dct_hls/dct.cpp:146]
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "%buf_2d_out_1_0 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 4" [dct_hls/dct.cpp:146]
ST_18 : Operation 171 [1/1] (0.00ns)   --->   "%buf_2d_out_1_1 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 5" [dct_hls/dct.cpp:146]
ST_18 : Operation 172 [1/1] (0.00ns)   --->   "%buf_2d_out_1_2 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 6" [dct_hls/dct.cpp:146]
ST_18 : Operation 173 [1/1] (0.00ns)   --->   "%buf_2d_out_1_3 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 7" [dct_hls/dct.cpp:146]
ST_18 : Operation 174 [1/1] (0.00ns)   --->   "%buf_2d_out_2_0 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 8" [dct_hls/dct.cpp:146]
ST_18 : Operation 175 [1/1] (0.00ns)   --->   "%buf_2d_out_2_1 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 9" [dct_hls/dct.cpp:146]
ST_18 : Operation 176 [1/1] (0.00ns)   --->   "%buf_2d_out_2_2 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 10" [dct_hls/dct.cpp:146]
ST_18 : Operation 177 [1/1] (0.00ns)   --->   "%buf_2d_out_2_3 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 11" [dct_hls/dct.cpp:146]
ST_18 : Operation 178 [1/1] (0.00ns)   --->   "%buf_2d_out_3_0 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 12" [dct_hls/dct.cpp:146]
ST_18 : Operation 179 [1/1] (0.00ns)   --->   "%buf_2d_out_3_1 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 13" [dct_hls/dct.cpp:146]
ST_18 : Operation 180 [1/1] (0.00ns)   --->   "%buf_2d_out_3_2 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 14" [dct_hls/dct.cpp:146]
ST_18 : Operation 181 [1/1] (0.00ns)   --->   "%buf_2d_out_3_3 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 15" [dct_hls/dct.cpp:146]
ST_18 : Operation 182 [8/8] (0.59ns)   --->   "call fastcc void @write_data(i8 %buf_2d_out_0_0, i8 %buf_2d_out_0_1, i8 %buf_2d_out_0_2, i8 %buf_2d_out_0_3, i8 %buf_2d_out_1_0, i8 %buf_2d_out_1_1, i8 %buf_2d_out_1_2, i8 %buf_2d_out_1_3, i8 %buf_2d_out_2_0, i8 %buf_2d_out_2_1, i8 %buf_2d_out_2_2, i8 %buf_2d_out_2_3, i8 %buf_2d_out_3_0, i8 %buf_2d_out_3_1, i8 %buf_2d_out_3_2, i8 %buf_2d_out_3_3, [16 x i8]* %outdata) nounwind" [dct_hls/dct.cpp:149]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 19> : 0.59ns
ST_19 : Operation 183 [7/8] (0.59ns)   --->   "call fastcc void @write_data(i8 %buf_2d_out_0_0, i8 %buf_2d_out_0_1, i8 %buf_2d_out_0_2, i8 %buf_2d_out_0_3, i8 %buf_2d_out_1_0, i8 %buf_2d_out_1_1, i8 %buf_2d_out_1_2, i8 %buf_2d_out_1_3, i8 %buf_2d_out_2_0, i8 %buf_2d_out_2_1, i8 %buf_2d_out_2_2, i8 %buf_2d_out_2_3, i8 %buf_2d_out_3_0, i8 %buf_2d_out_3_1, i8 %buf_2d_out_3_2, i8 %buf_2d_out_3_3, [16 x i8]* %outdata) nounwind" [dct_hls/dct.cpp:149]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 20> : 0.59ns
ST_20 : Operation 184 [6/8] (0.59ns)   --->   "call fastcc void @write_data(i8 %buf_2d_out_0_0, i8 %buf_2d_out_0_1, i8 %buf_2d_out_0_2, i8 %buf_2d_out_0_3, i8 %buf_2d_out_1_0, i8 %buf_2d_out_1_1, i8 %buf_2d_out_1_2, i8 %buf_2d_out_1_3, i8 %buf_2d_out_2_0, i8 %buf_2d_out_2_1, i8 %buf_2d_out_2_2, i8 %buf_2d_out_2_3, i8 %buf_2d_out_3_0, i8 %buf_2d_out_3_1, i8 %buf_2d_out_3_2, i8 %buf_2d_out_3_3, [16 x i8]* %outdata) nounwind" [dct_hls/dct.cpp:149]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 21> : 0.59ns
ST_21 : Operation 185 [5/8] (0.59ns)   --->   "call fastcc void @write_data(i8 %buf_2d_out_0_0, i8 %buf_2d_out_0_1, i8 %buf_2d_out_0_2, i8 %buf_2d_out_0_3, i8 %buf_2d_out_1_0, i8 %buf_2d_out_1_1, i8 %buf_2d_out_1_2, i8 %buf_2d_out_1_3, i8 %buf_2d_out_2_0, i8 %buf_2d_out_2_1, i8 %buf_2d_out_2_2, i8 %buf_2d_out_2_3, i8 %buf_2d_out_3_0, i8 %buf_2d_out_3_1, i8 %buf_2d_out_3_2, i8 %buf_2d_out_3_3, [16 x i8]* %outdata) nounwind" [dct_hls/dct.cpp:149]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 22> : 0.59ns
ST_22 : Operation 186 [4/8] (0.59ns)   --->   "call fastcc void @write_data(i8 %buf_2d_out_0_0, i8 %buf_2d_out_0_1, i8 %buf_2d_out_0_2, i8 %buf_2d_out_0_3, i8 %buf_2d_out_1_0, i8 %buf_2d_out_1_1, i8 %buf_2d_out_1_2, i8 %buf_2d_out_1_3, i8 %buf_2d_out_2_0, i8 %buf_2d_out_2_1, i8 %buf_2d_out_2_2, i8 %buf_2d_out_2_3, i8 %buf_2d_out_3_0, i8 %buf_2d_out_3_1, i8 %buf_2d_out_3_2, i8 %buf_2d_out_3_3, [16 x i8]* %outdata) nounwind" [dct_hls/dct.cpp:149]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 23> : 0.59ns
ST_23 : Operation 187 [3/8] (0.59ns)   --->   "call fastcc void @write_data(i8 %buf_2d_out_0_0, i8 %buf_2d_out_0_1, i8 %buf_2d_out_0_2, i8 %buf_2d_out_0_3, i8 %buf_2d_out_1_0, i8 %buf_2d_out_1_1, i8 %buf_2d_out_1_2, i8 %buf_2d_out_1_3, i8 %buf_2d_out_2_0, i8 %buf_2d_out_2_1, i8 %buf_2d_out_2_2, i8 %buf_2d_out_2_3, i8 %buf_2d_out_3_0, i8 %buf_2d_out_3_1, i8 %buf_2d_out_3_2, i8 %buf_2d_out_3_3, [16 x i8]* %outdata) nounwind" [dct_hls/dct.cpp:149]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 24> : 0.59ns
ST_24 : Operation 188 [2/8] (0.59ns)   --->   "call fastcc void @write_data(i8 %buf_2d_out_0_0, i8 %buf_2d_out_0_1, i8 %buf_2d_out_0_2, i8 %buf_2d_out_0_3, i8 %buf_2d_out_1_0, i8 %buf_2d_out_1_1, i8 %buf_2d_out_1_2, i8 %buf_2d_out_1_3, i8 %buf_2d_out_2_0, i8 %buf_2d_out_2_1, i8 %buf_2d_out_2_2, i8 %buf_2d_out_2_3, i8 %buf_2d_out_3_0, i8 %buf_2d_out_3_1, i8 %buf_2d_out_3_2, i8 %buf_2d_out_3_3, [16 x i8]* %outdata) nounwind" [dct_hls/dct.cpp:149]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 25> : 0.00ns
ST_25 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i8]* %indata) nounwind, !map !99"
ST_25 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i8]* %outdata) nounwind, !map !105"
ST_25 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i16]* %temp) nounwind, !map !109"
ST_25 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i16]* %temp1) nounwind, !map !113"
ST_25 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @add_watermark_str) nounwind"
ST_25 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([16 x i6]* @qft_coeff_table, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [dct_hls/dct.cpp:54->dct_hls/dct.cpp:144]
ST_25 : Operation 195 [1/8] (0.00ns)   --->   "call fastcc void @write_data(i8 %buf_2d_out_0_0, i8 %buf_2d_out_0_1, i8 %buf_2d_out_0_2, i8 %buf_2d_out_0_3, i8 %buf_2d_out_1_0, i8 %buf_2d_out_1_1, i8 %buf_2d_out_1_2, i8 %buf_2d_out_1_3, i8 %buf_2d_out_2_0, i8 %buf_2d_out_2_1, i8 %buf_2d_out_2_2, i8 %buf_2d_out_2_3, i8 %buf_2d_out_3_0, i8 %buf_2d_out_3_1, i8 %buf_2d_out_3_2, i8 %buf_2d_out_3_3, [16 x i8]* %outdata) nounwind" [dct_hls/dct.cpp:149]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 196 [1/1] (0.00ns)   --->   "ret void" [dct_hls/dct.cpp:150]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.16ns
The critical path consists of the following:
	'load' operation ('qft_coeff_table_load', dct_hls/dct.cpp:58->dct_hls/dct.cpp:144) on array 'qft_coeff_table' [62]  (1.16 ns)

 <State 2>: 1.16ns
The critical path consists of the following:
	'load' operation ('qft_coeff_table_load', dct_hls/dct.cpp:58->dct_hls/dct.cpp:144) on array 'qft_coeff_table' [62]  (1.16 ns)

 <State 3>: 1.16ns
The critical path consists of the following:
	'load' operation ('qft_coeff_table_load_1', dct_hls/dct.cpp:58->dct_hls/dct.cpp:144) on array 'qft_coeff_table' [66]  (1.16 ns)

 <State 4>: 1.16ns
The critical path consists of the following:
	'load' operation ('qft_coeff_table_load_2', dct_hls/dct.cpp:58->dct_hls/dct.cpp:144) on array 'qft_coeff_table' [70]  (1.16 ns)

 <State 5>: 1.16ns
The critical path consists of the following:
	'load' operation ('qft_coeff_table_load_3', dct_hls/dct.cpp:58->dct_hls/dct.cpp:144) on array 'qft_coeff_table' [74]  (1.16 ns)

 <State 6>: 1.16ns
The critical path consists of the following:
	'load' operation ('qft_coeff_table_load_4', dct_hls/dct.cpp:58->dct_hls/dct.cpp:144) on array 'qft_coeff_table' [78]  (1.16 ns)

 <State 7>: 1.16ns
The critical path consists of the following:
	'load' operation ('qft_coeff_table_load_5', dct_hls/dct.cpp:58->dct_hls/dct.cpp:144) on array 'qft_coeff_table' [82]  (1.16 ns)

 <State 8>: 1.16ns
The critical path consists of the following:
	'load' operation ('qft_coeff_table_load_6', dct_hls/dct.cpp:58->dct_hls/dct.cpp:144) on array 'qft_coeff_table' [86]  (1.16 ns)

 <State 9>: 1.16ns
The critical path consists of the following:
	'load' operation ('qft_coeff_table_load_7', dct_hls/dct.cpp:58->dct_hls/dct.cpp:144) on array 'qft_coeff_table' [90]  (1.16 ns)

 <State 10>: 1.16ns
The critical path consists of the following:
	'load' operation ('qft_coeff_table_load_8', dct_hls/dct.cpp:58->dct_hls/dct.cpp:144) on array 'qft_coeff_table' [94]  (1.16 ns)

 <State 11>: 1.16ns
The critical path consists of the following:
	'load' operation ('qft_coeff_table_load_9', dct_hls/dct.cpp:58->dct_hls/dct.cpp:144) on array 'qft_coeff_table' [98]  (1.16 ns)

 <State 12>: 1.16ns
The critical path consists of the following:
	'load' operation ('qft_coeff_table_load_10', dct_hls/dct.cpp:58->dct_hls/dct.cpp:144) on array 'qft_coeff_table' [102]  (1.16 ns)

 <State 13>: 1.16ns
The critical path consists of the following:
	'load' operation ('qft_coeff_table_load_11', dct_hls/dct.cpp:58->dct_hls/dct.cpp:144) on array 'qft_coeff_table' [106]  (1.16 ns)

 <State 14>: 1.16ns
The critical path consists of the following:
	'load' operation ('qft_coeff_table_load_12', dct_hls/dct.cpp:58->dct_hls/dct.cpp:144) on array 'qft_coeff_table' [110]  (1.16 ns)

 <State 15>: 1.16ns
The critical path consists of the following:
	'load' operation ('qft_coeff_table_load_13', dct_hls/dct.cpp:58->dct_hls/dct.cpp:144) on array 'qft_coeff_table' [114]  (1.16 ns)

 <State 16>: 1.16ns
The critical path consists of the following:
	'load' operation ('qft_coeff_table_load_14', dct_hls/dct.cpp:58->dct_hls/dct.cpp:144) on array 'qft_coeff_table' [118]  (1.16 ns)

 <State 17>: 7.25ns
The critical path consists of the following:
	'call' operation ('call_ret3', dct_hls/dct.cpp:138) to 'read_data' [10]  (0.594 ns)
	'call' operation ('call_ret2_i', dct_hls/dct.cpp:68->dct_hls/dct.cpp:142) to 'dct_step' [27]  (2.06 ns)
	'call' operation ('call_ret_i', dct_hls/dct.cpp:69->dct_hls/dct.cpp:142) to 'dct_step' [44]  (2.06 ns)
	'mul' operation ('qdst[1][1].V', dct_hls/dct.cpp:59->dct_hls/dct.cpp:144) [85]  (2.53 ns)

 <State 18>: 5.24ns
The critical path consists of the following:
	'call' operation ('call_ret', dct_hls/dct.cpp:146) to 'integer_idct' [126]  (4.64 ns)
	'call' operation (dct_hls/dct.cpp:149) to 'write_data' [143]  (0.594 ns)

 <State 19>: 0.594ns
The critical path consists of the following:
	'call' operation (dct_hls/dct.cpp:149) to 'write_data' [143]  (0.594 ns)

 <State 20>: 0.594ns
The critical path consists of the following:
	'call' operation (dct_hls/dct.cpp:149) to 'write_data' [143]  (0.594 ns)

 <State 21>: 0.594ns
The critical path consists of the following:
	'call' operation (dct_hls/dct.cpp:149) to 'write_data' [143]  (0.594 ns)

 <State 22>: 0.594ns
The critical path consists of the following:
	'call' operation (dct_hls/dct.cpp:149) to 'write_data' [143]  (0.594 ns)

 <State 23>: 0.594ns
The critical path consists of the following:
	'call' operation (dct_hls/dct.cpp:149) to 'write_data' [143]  (0.594 ns)

 <State 24>: 0.594ns
The critical path consists of the following:
	'call' operation (dct_hls/dct.cpp:149) to 'write_data' [143]  (0.594 ns)

 <State 25>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
