URL: http://www.cs.washington.edu/homes/beame/issta.ps
Refering-URL: http://www.cs.washington.edu/homes/beame/papers.html
Root-URL: 
Email: fwchan,anderson,beame,notking@cs.washington.edu  
Title: Improving Efficiency of Symbolic Model Checking for State-Based System Requirements  
Author: William Chan Richard J. Anderson Paul Beame David Notkin 
Keyword: Formal verification, symbolic model checking, reachability analysis, binary decision diagrams, partitioned transition relation, statecharts, RSML, TCAS II, system requirements specification, abstraction.  
Address: Box 352350 Seattle, WA 98195-2350, USA  
Affiliation: Department of Computer Science and Engineering University of Washington,  
Abstract: We present various techniques for improving the time and space efficiency of symbolic model checking for system requirements specified as synchronous finite state machines. We used these techniques in our analysis of the system requirements specification of TCAS II, a complex aircraft collision avoidance system. They together reduce the time and space complexities by orders of magnitude, making feasible some analysis that was previously intractable. The TCAS II requirements were written in RSML, a dialect of statecharts. 
Abstract-found: 1
Intro-found: 1
Reference: [1] <author> R. J. Anderson, P. Beame, S. Burns, W. Chan, F. Mod-ugno, D. Notkin, and J. D. Reese. </author> <title> Model checking large software specifications. </title> <editor> In D. Garlan, editor, </editor> <booktitle> Proceedings of the 4th ACM SIGSOFT Symposium on the Foundations of Software Engineering, </booktitle> <pages> pages 156166, </pages> <address> San Francisco, CA, USA, </address> <month> October </month> <year> 1996. </year> <month> 10 </month>
Reference: [2] <author> K. S. Brace, R. L. Rudell, and R. E. Bryant. </author> <title> Ef--ficient implementation of a BDD package. </title> <booktitle> In 27th ACM/IEEE Design Automation Conference, Proceedings 1990, </booktitle> <pages> pages 4045, </pages> <address> Orlando, FL, USA, </address> <month> June </month> <year> 1990. </year>
Reference: [3] <author> J. J. Britt. </author> <title> Case study: Applying formal methods to the Traffic Alert and Collision Avoidance System (TCAS) II. </title> <booktitle> In COMPASS'94, Proceedings of the 9th Annual Conference on Computer Assurance, </booktitle> <pages> pages 39 51, </pages> <address> Gaithersburg, MD, USA, June/July 1994. </address> <publisher> IEEE. </publisher>
Reference: [4] <author> M. C. Browne, E. M. Clarke, and O. Grumberg. </author> <title> Characterizing finite Kripke structures in propositional temporal logic. </title> <journal> Theoretical Computer Science, </journal> <volume> 59:115 131, </volume> <year> 1988. </year>
Reference: [5] <author> R. E. Bryant. </author> <title> Graph-based algorithms for boolean function manipulation. </title> <journal> IEEE Transactions on Computers, </journal> <volume> C-35(6):677691, </volume> <month> August </month> <year> 1986. </year>
Reference: [6] <author> J. R. Burch, E. M. Clarke, D. E. Long, K. L. McMil-lan, and D. L. Dill. </author> <title> Symbolic model checking for sequential circuit verification. </title> <journal> IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, </journal> <volume> 13(4):401424, </volume> <month> April </month> <year> 1994. </year>
Reference: [7] <author> G. Cabodi, P. Camurati, and S. Quer. </author> <title> Efficient state space pruning in symbolic backward traversal. </title> <booktitle> In Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors, </booktitle> <pages> pages 230235, </pages> <address> Cambridge, MA, USA, </address> <month> October </month> <year> 1994. </year>
Reference: [8] <author> W. Chan, R. J. Anderson, P. Beame, and D. Notkin. </author> <title> Combining constraint solving and symbolic model checking for a class of systems with non-linear constraints. </title> <editor> In O. Grumberg, editor, </editor> <booktitle> Computer Aided Verification, 9th International Conference, CAV'97 Proceedings, </booktitle> <pages> pages 316327, </pages> <address> Haifa, Israel, June 1997. </address> <publisher> Springer-Verlag. </publisher>
Reference: [9] <author> E. M. Clarke, E. A. Emerson, and A. P. Sistla. </author> <title> Automatic verification of finite-state concurrent systems using temporal logic specifications. </title> <journal> ACM Transactions on Programming Languages and Systems, </journal> <volume> 8(2):244 263, </volume> <month> April </month> <year> 1986. </year>
Reference: [10] <author> E. M. Clarke, O. Grumberg, H. Hiraishi, S. Jha, D. E. Long, K. L. McMillan, and L. A. Ness. </author> <title> Verification of the Futurebus+ cache coherence protocol. </title> <booktitle> In 11th International Conference on Computer Hardware Description Languages and Their Applications, </booktitle> <address> CHDL'93, Ot-tawa, Ontario, Canada, </address> <month> April </month> <year> 1993. </year> <note> IEEE. </note>
Reference: [11] <author> O. Coudert, C. Berthet, and J. C. Madre. </author> <title> Verification of synchronous sequential machines based on symbolic execution. In Automatic Verification Methods for Finite State Systems, </title> <booktitle> International Workshop Proceedings, </booktitle> <pages> pages 365373, </pages> <address> Grenoble, France, June 1989. </address> <publisher> Springer-Verlag. </publisher>
Reference: [12] <author> M. B. Dwyer, V. Carr, and L. Hines. </author> <title> Model checking graphical user interfaces using abstractions. </title> <booktitle> In Proceedings of the Joint 6th European Software Engineering Conference and 5th ACM SIGSOFT Symposium on the Foundations of Software Engineering, </booktitle> <address> Zurich, Switzerland, </address> <month> September </month> <year> 1997. </year>
Reference: [13] <author> D. Harel. Statecharts: </author> <title> A visual formalism for complex systems. </title> <booktitle> Science of Computer Programming, </booktitle> <address> 8(3):231274, </address> <month> June </month> <year> 1987. </year>
Reference: [14] <author> D. Harel and A. Naamad. </author> <title> The STATEMATE semantics of statecharts. </title> <journal> ACM Transactions on Software Engineering and Methodology, </journal> <volume> 5(4):293333, </volume> <month> October </month> <year> 1996. </year>
Reference: [15] <author> M. P. E. Heimdahl and N. G. Leveson. </author> <title> Completeness and consistency analysis of state-based requirements. </title> <editor> In R. Jeffrey and D. Notkin, editors, </editor> <booktitle> 17th International Conference on Software Engineering, </booktitle> <pages> pages 314, </pages> <address> Seattle, WA, USA, </address> <month> April </month> <year> 1995. </year>
Reference: [16] <author> A. J. Hu and D. L. Dill. </author> <title> Reducing BDD size by exploiting functional dependencies. </title> <booktitle> In 30th ACM/IEEE Design Automation Conference, Proceedings 1993, </booktitle> <pages> pages 266271, </pages> <address> Dallas, TX, USA, </address> <month> June </month> <year> 1993. </year> <month> ACM/IEEE. </month>
Reference: [17] <author> A. J. Hu, G. York, and D. L. Dill. </author> <title> New techniques for efficient verification with implicitly conjoined BDDs. </title> <booktitle> In 31st ACM/IEEE Design Automation Conference, Proceedings 1994, </booktitle> <pages> pages 276282, </pages> <address> Dallas, TX, USA, </address> <month> June </month> <year> 1994. </year> <month> ACM/IEEE. </month>
Reference: [18] <author> H. Iwashita, T. Nakata, and F. Hirose. </author> <title> CTL model checking based on forward state traversal. </title> <booktitle> In 1996 IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, </booktitle> <pages> pages 82 87, </pages> <address> San Jose, CA, USA, </address> <month> November </month> <year> 1996. </year>
Reference: [19] <author> R. P. Kurshan. </author> <title> Computer-Aided Verification of Coordinating Processes: The Automata-Theoretic Approach. </title> <publisher> Princeton University Press, </publisher> <year> 1994. </year>
Reference: [20] <author> N. G. Leveson, M. P. E. Heimdahl, H. Hildreth, and J. D. Reese. </author> <title> Requirements specification for process-control systems. </title> <journal> IEEE Transactions on Software Engineering, </journal> <volume> SE-20(9), </volume> <month> September </month> <year> 1994. </year>
Reference: [21] <author> K. L. McMillan. </author> <title> Symbolic Model Checking. </title> <publisher> Kluwer Academic Publishers, </publisher> <year> 1993. </year>
Reference: [22] <author> K. L. McMillan and J. Schwalbe. </author> <title> Formal verification of the Gigamax cache consistency protocol. </title> <booktitle> In Proceedings of the International Symposium on Shared Memory Multiprocessing, </booktitle> <pages> pages 242251, </pages> <address> Tokyo, Japan, </address> <month> April </month> <year> 1991. </year>
Reference: [23] <author> R. Pugliese and E. Tronci. </author> <title> Automatic verification of a hydroelectric power plant. </title> <editor> In M. C. Gaudel and J. Woodcock, editors, FME'96: </editor> <booktitle> Industrial Benefit and Advances in Formal Methods, 3rd International Symposium of Formal Methods Europe, Proceedings, </booktitle> <pages> pages 425444, </pages> <address> Oxford, UK, March 1996. </address> <publisher> Springer-Verlag. </publisher>
Reference: [24] <author> R. Rudell. </author> <title> Dynamic variable ordering for ordered binary decision diagrams. </title> <booktitle> In 1993 IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, </booktitle> <pages> pages 4247, </pages> <month> November </month> <year> 1993. </year>
Reference: [25] <author> T. Sreemani and J. M. Atlee. </author> <title> Feasibility of model checking software requirements: A case study. </title> <booktitle> In COMPASS'96, Proceedings of the 11th Annual Conference on Computer Assurance, </booktitle> <address> Gaithersburg, MD, USA, </address> <year> 1996. </year> <journal> IEEE. </journal> <volume> 11 </volume>
References-found: 25

