{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651825657382 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 Patches 0.01std SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 Patches 0.01std SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651825657382 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  6 02:27:37 2022 " "Processing started: Fri May  6 02:27:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651825657382 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825657382 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10Nano_AudioMini_System -c DE10Nano_AudioMini_System " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10Nano_AudioMini_System -c DE10Nano_AudioMini_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825657382 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651825664798 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651825664798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/soc_system_passthrough.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/soc_system_passthrough.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_passthrough-rtl " "Found design unit 1: soc_system_passthrough-rtl" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672463 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough " "Found entity 1: soc_system_passthrough" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_passthrough_rst_controller-rtl " "Found design unit 1: soc_system_passthrough_rst_controller-rtl" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672465 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_rst_controller " "Found entity 1: soc_system_passthrough_rst_controller" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_passthrough_rst_controller_002-rtl " "Found design unit 1: soc_system_passthrough_rst_controller_002-rtl" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller_002.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller_002.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672467 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_rst_controller_002 " "Found entity 1: soc_system_passthrough_rst_controller_002" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller_002.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system_passthrough/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system_passthrough/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0 " "Found entity 1: soc_system_passthrough_mm_interconnect_0" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_passthrough_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_passthrough_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "soc_system_passthrough/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_rsp_mux_002 " "Found entity 1: soc_system_passthrough_mm_interconnect_0_rsp_mux_002" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672496 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_passthrough_mm_interconnect_0_rsp_mux" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_rsp_demux_003 " "Found entity 1: soc_system_passthrough_mm_interconnect_0_rsp_demux_003" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_rsp_demux_001 " "Found entity 1: soc_system_passthrough_mm_interconnect_0_rsp_demux_001" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_passthrough_mm_interconnect_0_rsp_demux" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_cmd_mux_001 " "Found entity 1: soc_system_passthrough_mm_interconnect_0_cmd_mux_001" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_passthrough_mm_interconnect_0_cmd_mux" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_cmd_demux_002 " "Found entity 1: soc_system_passthrough_mm_interconnect_0_cmd_demux_002" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_passthrough_mm_interconnect_0_cmd_demux" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672522 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672522 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672522 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672522 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651825672526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system_passthrough/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system_passthrough/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651825672531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system_passthrough/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system_passthrough/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672544 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_passthrough_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at soc_system_passthrough_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651825672549 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_passthrough_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at soc_system_passthrough_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651825672549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_router_004_default_decode " "Found entity 1: soc_system_passthrough_mm_interconnect_0_router_004_default_decode" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672550 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_passthrough_mm_interconnect_0_router_004 " "Found entity 2: soc_system_passthrough_mm_interconnect_0_router_004" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672550 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_passthrough_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at soc_system_passthrough_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651825672552 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_passthrough_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at soc_system_passthrough_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651825672552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_router_003_default_decode " "Found entity 1: soc_system_passthrough_mm_interconnect_0_router_003_default_decode" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672553 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_passthrough_mm_interconnect_0_router_003 " "Found entity 2: soc_system_passthrough_mm_interconnect_0_router_003" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672553 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_passthrough_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_passthrough_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651825672555 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_passthrough_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_passthrough_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651825672555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_passthrough_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672555 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_passthrough_mm_interconnect_0_router_002 " "Found entity 2: soc_system_passthrough_mm_interconnect_0_router_002" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672555 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_passthrough_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_passthrough_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651825672557 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_passthrough_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_passthrough_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651825672557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_passthrough_mm_interconnect_0_router_default_decode" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672558 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_passthrough_mm_interconnect_0_router " "Found entity 2: soc_system_passthrough_mm_interconnect_0_router" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_system_id.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_system_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_system_id " "Found entity 1: soc_system_passthrough_system_id" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_system_id.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_system_id.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_jtag_master " "Found entity 1: soc_system_passthrough_jtag_master" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_jtag_master_p2b_adapter " "Found entity 1: soc_system_passthrough_jtag_master_p2b_adapter" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_p2b_adapter.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_jtag_master_b2p_adapter " "Found entity 1: soc_system_passthrough_jtag_master_b2p_adapter" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_b2p_adapter.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672586 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672586 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672586 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672586 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672586 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672586 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_jtag_master_timing_adt " "Found entity 1: soc_system_passthrough_jtag_master_timing_adt" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_timing_adt.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672597 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672597 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "soc_system_passthrough/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "soc_system_passthrough/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_hps " "Found entity 1: soc_system_passthrough_hps" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_hps_hps_io " "Found entity 1: soc_system_passthrough_hps_hps_io" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system_passthrough/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system_passthrough/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system_passthrough/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system_passthrough/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_hps_hps_io_border " "Found entity 1: soc_system_passthrough_hps_hps_io_border" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_hps_fpga_interfaces " "Found entity 1: soc_system_passthrough_hps_fpga_interfaces" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_fpga_interfaces.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_clk_reset_inputs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_clk_reset_inputs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_passthrough_clk_reset_inputs-rtl " "Found design unit 1: soc_system_passthrough_clk_reset_inputs-rtl" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_clk_reset_inputs.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_clk_reset_inputs.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672695 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_clk_reset_inputs " "Found entity 1: soc_system_passthrough_clk_reset_inputs" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_clk_reset_inputs.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_clk_reset_inputs.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_audio_mini_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_audio_mini_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_audio_mini_leds " "Found entity 1: soc_system_passthrough_audio_mini_leds" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_audio_mini_leds.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_audio_mini_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_passthrough_ad1939_subsystem-rtl " "Found design unit 1: soc_system_passthrough_ad1939_subsystem-rtl" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672700 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_ad1939_subsystem " "Found entity 1: soc_system_passthrough_ad1939_subsystem" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem_sys_clk_from_ad1939_mclk_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem_sys_clk_from_ad1939_mclk_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll " "Found entity 1: soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/ad1939_hps_audio_mini.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/ad1939_hps_audio_mini.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ad1939_hps_audio_mini-behavioral " "Found design unit 1: ad1939_hps_audio_mini-behavioral" {  } { { "soc_system_passthrough/synthesis/submodules/AD1939_hps_audio_mini.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/AD1939_hps_audio_mini.vhd" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672705 ""} { "Info" "ISGN_ENTITY_NAME" "1 ad1939_hps_audio_mini " "Found entity 1: ad1939_hps_audio_mini" {  } { { "soc_system_passthrough/synthesis/submodules/AD1939_hps_audio_mini.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/AD1939_hps_audio_mini.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/parallel2serial.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/parallel2serial.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parallel2serial-rtl " "Found design unit 1: parallel2serial-rtl" {  } { { "soc_system_passthrough/synthesis/submodules/parallel2serial.vhdl" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/parallel2serial.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672708 ""} { "Info" "ISGN_ENTITY_NAME" "1 parallel2serial " "Found entity 1: parallel2serial" {  } { { "soc_system_passthrough/synthesis/submodules/parallel2serial.vhdl" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/parallel2serial.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/serial2parallel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/serial2parallel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial2parallel-rtl " "Found design unit 1: serial2parallel-rtl" {  } { { "soc_system_passthrough/synthesis/submodules/serial2parallel.vhdl" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/serial2parallel.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672711 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial2parallel " "Found entity 1: serial2parallel" {  } { { "soc_system_passthrough/synthesis/submodules/serial2parallel.vhdl" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/serial2parallel.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/delay_signal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/delay_signal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay_signal-delay_architecture " "Found design unit 1: delay_signal-delay_architecture" {  } { { "soc_system_passthrough/synthesis/submodules/delay_signal.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/delay_signal.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672714 ""} { "Info" "ISGN_ENTITY_NAME" "1 delay_signal " "Found entity 1: delay_signal" {  } { { "soc_system_passthrough/synthesis/submodules/delay_signal.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/delay_signal.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/pitchshiftprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/pitchshiftprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pitchshiftprocessor-pitchshiftprocessor_arch " "Found design unit 1: pitchshiftprocessor-pitchshiftprocessor_arch" {  } { { "soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672716 ""} { "Info" "ISGN_ENTITY_NAME" "1 pitchshiftprocessor " "Found entity 1: pitchshiftprocessor" {  } { { "soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/pitchshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/pitchshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pitchShift-rtl " "Found design unit 1: pitchShift-rtl" {  } { { "soc_system_passthrough/synthesis/submodules/pitchShift.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShift.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672719 ""} { "Info" "ISGN_ENTITY_NAME" "1 pitchShift " "Found entity 1: pitchShift" {  } { { "soc_system_passthrough/synthesis/submodules/pitchShift.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShift.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/pitchshift_tc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/pitchshift_tc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pitchShift_tc-rtl " "Found design unit 1: pitchShift_tc-rtl" {  } { { "soc_system_passthrough/synthesis/submodules/pitchShift_tc.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShift_tc.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672721 ""} { "Info" "ISGN_ENTITY_NAME" "1 pitchShift_tc " "Found entity 1: pitchShift_tc" {  } { { "soc_system_passthrough/synthesis/submodules/pitchShift_tc.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShift_tc.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/dualportram_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/dualportram_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DualPortRAM_generic-rtl " "Found design unit 1: DualPortRAM_generic-rtl" {  } { { "soc_system_passthrough/synthesis/submodules/DualPortRAM_generic.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/DualPortRAM_generic.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672723 ""} { "Info" "ISGN_ENTITY_NAME" "1 DualPortRAM_generic " "Found entity 1: DualPortRAM_generic" {  } { { "soc_system_passthrough/synthesis/submodules/DualPortRAM_generic.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/DualPortRAM_generic.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/ast2lr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/ast2lr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ast2lr-behavioral " "Found design unit 1: ast2lr-behavioral" {  } { { "soc_system_passthrough/synthesis/submodules/ast2lr.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/ast2lr.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672725 ""} { "Info" "ISGN_ENTITY_NAME" "1 ast2lr " "Found entity 1: ast2lr" {  } { { "soc_system_passthrough/synthesis/submodules/ast2lr.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/ast2lr.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/lr2ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/lr2ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lr2ast-behavioral " "Found design unit 1: lr2ast-behavioral" {  } { { "soc_system_passthrough/synthesis/submodules/lr2ast.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/lr2ast.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672727 ""} { "Info" "ISGN_ENTITY_NAME" "1 lr2ast " "Found entity 1: lr2ast" {  } { { "soc_system_passthrough/synthesis/submodules/lr2ast.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/lr2ast.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10nano_audiomini_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10nano_audiomini_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de10nano_audiomini_system-de10nano_arch " "Found design unit 1: de10nano_audiomini_system-de10nano_arch" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd" 226 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672729 ""} { "Info" "ISGN_ENTITY_NAME" "1 de10nano_audiomini_system " "Found entity 1: de10nano_audiomini_system" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825672729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825672729 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825672736 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10Nano_AudioMini_System " "Elaborating entity \"DE10Nano_AudioMini_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651825672848 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "inmp621_mic_clk DE10Nano_AudioMini_System.vhd(141) " "VHDL Signal Declaration warning at DE10Nano_AudioMini_System.vhd(141): used implicit default value for signal \"inmp621_mic_clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd" 141 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651825672852 "|DE10Nano_AudioMini_System"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough soc_system_passthrough:u0 " "Elaborating entity \"soc_system_passthrough\" for hierarchy \"soc_system_passthrough:u0\"" {  } { { "DE10Nano_AudioMini_System.vhd" "u0" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825672856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pitchshiftprocessor soc_system_passthrough:u0\|pitchshiftprocessor:pitch_shift_0 " "Elaborating entity \"pitchshiftprocessor\" for hierarchy \"soc_system_passthrough:u0\|pitchshiftprocessor:pitch_shift_0\"" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough.vhd" "pitch_shift_0" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough.vhd" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825672861 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_data_sink pitchShiftProcessor.vhd(65) " "Verilog HDL or VHDL warning at pitchShiftProcessor.vhd(65): object \"right_data_sink\" assigned a value but never read" {  } { { "soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651825672863 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "right_data_source pitchShiftProcessor.vhd(67) " "VHDL Signal Declaration warning at pitchShiftProcessor.vhd(67): used implicit default value for signal \"right_data_source\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651825672863 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "avalon_mm_write pitchShiftProcessor.vhd(76) " "VHDL Process Statement warning at pitchShiftProcessor.vhd(76): signal \"avalon_mm_write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651825672863 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "avalon_mm_read pitchShiftProcessor.vhd(91) " "VHDL Process Statement warning at pitchShiftProcessor.vhd(91): signal \"avalon_mm_read\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651825672864 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ast2lr soc_system_passthrough:u0\|pitchshiftprocessor:pitch_shift_0\|ast2lr:u_ast2lr " "Elaborating entity \"ast2lr\" for hierarchy \"soc_system_passthrough:u0\|pitchshiftprocessor:pitch_shift_0\|ast2lr:u_ast2lr\"" {  } { { "soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd" "u_ast2lr" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825672884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lr2ast soc_system_passthrough:u0\|pitchshiftprocessor:pitch_shift_0\|lr2ast:u_lr2ast " "Elaborating entity \"lr2ast\" for hierarchy \"soc_system_passthrough:u0\|pitchshiftprocessor:pitch_shift_0\|lr2ast:u_lr2ast\"" {  } { { "soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd" "u_lr2ast" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825672895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pitchShift soc_system_passthrough:u0\|pitchshiftprocessor:pitch_shift_0\|pitchShift:u_pitchShift " "Elaborating entity \"pitchShift\" for hierarchy \"soc_system_passthrough:u0\|pitchshiftprocessor:pitch_shift_0\|pitchShift:u_pitchShift\"" {  } { { "soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd" "u_pitchShift" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825672905 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enb_2048_1_0 pitchShift.vhd(94) " "Verilog HDL or VHDL warning at pitchShift.vhd(94): object \"enb_2048_1_0\" assigned a value but never read" {  } { { "soc_system_passthrough/synthesis/submodules/pitchShift.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShift.vhd" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651825672906 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ringbuffer1_out1 pitchShift.vhd(127) " "Verilog HDL or VHDL warning at pitchShift.vhd(127): object \"ringbuffer1_out1\" assigned a value but never read" {  } { { "soc_system_passthrough/synthesis/submodules/pitchShift.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShift.vhd" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651825672906 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ringbuffer2_out1 pitchShift.vhd(131) " "Verilog HDL or VHDL warning at pitchShift.vhd(131): object \"ringbuffer2_out1\" assigned a value but never read" {  } { { "soc_system_passthrough/synthesis/submodules/pitchShift.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShift.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651825672906 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0|pitchShift:u_pitchShift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "pitchShift_tc soc_system_passthrough:u0\|pitchshiftprocessor:pitch_shift_0\|pitchShift:u_pitchShift\|pitchShift_tc:u_pitchShift_tc A:rtl " "Elaborating entity \"pitchShift_tc\" using architecture \"A:rtl\" for hierarchy \"soc_system_passthrough:u0\|pitchshiftprocessor:pitch_shift_0\|pitchShift:u_pitchShift\|pitchShift_tc:u_pitchShift_tc\"" {  } { { "soc_system_passthrough/synthesis/submodules/pitchShift.vhd" "u_pitchShift_tc" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShift.vhd" 139 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825672923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DualPortRAM_generic soc_system_passthrough:u0\|pitchshiftprocessor:pitch_shift_0\|pitchShift:u_pitchShift\|DualPortRAM_generic:u_ringbuffer1 A:rtl " "Elaborating entity \"DualPortRAM_generic\" using architecture \"A:rtl\" for hierarchy \"soc_system_passthrough:u0\|pitchshiftprocessor:pitch_shift_0\|pitchShift:u_pitchShift\|DualPortRAM_generic:u_ringbuffer1\"" {  } { { "soc_system_passthrough/synthesis/submodules/pitchShift.vhd" "u_ringbuffer1" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShift.vhd" 148 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825672931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_ad1939_subsystem soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem " "Elaborating entity \"soc_system_passthrough_ad1939_subsystem\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\"" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough.vhd" "ad1939_subsystem" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough.vhd" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825673334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad1939_hps_audio_mini soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini " "Elaborating entity \"ad1939_hps_audio_mini\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd" "ad1939_audio_mini" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825673343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial2parallel soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|serial2parallel:s2p_adc2 " "Elaborating entity \"serial2parallel\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|serial2parallel:s2p_adc2\"" {  } { { "soc_system_passthrough/synthesis/submodules/AD1939_hps_audio_mini.vhd" "s2p_adc2" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/AD1939_hps_audio_mini.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825673358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel2serial soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left " "Elaborating entity \"parallel2serial\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\"" {  } { { "soc_system_passthrough/synthesis/submodules/AD1939_hps_audio_mini.vhd" "p2s_dac1_left" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/AD1939_hps_audio_mini.vhd" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825673366 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in_reg parallel2serial.vhdl(34) " "VHDL Process Statement warning at parallel2serial.vhdl(34): signal \"data_in_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system_passthrough/synthesis/submodules/parallel2serial.vhdl" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/parallel2serial.vhdl" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651825673366 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_signal soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|delay_signal:delay_dac_bclk " "Elaborating entity \"delay_signal\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|delay_signal:delay_dac_bclk\"" {  } { { "soc_system_passthrough/synthesis/submodules/AD1939_hps_audio_mini.vhd" "delay_dac_bclk" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/AD1939_hps_audio_mini.vhd" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825673377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll " "Elaborating entity \"soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd" "sys_clk_from_ad1939_mclk_pll" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825673388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll\|altera_pll:altera_pll_i\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll.v" "altera_pll_i" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825673437 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1651825673447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll\|altera_pll:altera_pll_i\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825673455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 12.288 MHz " "Parameter \"reference_clock_frequency\" = \"12.288 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 98.304000 MHz " "Parameter \"output_clock_frequency0\" = \"98.304000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825673456 ""}  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651825673456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|altera_reset_controller:rst_controller\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd" "rst_controller" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825673461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825673470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825673477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_audio_mini_leds soc_system_passthrough:u0\|soc_system_passthrough_audio_mini_leds:audio_mini_leds " "Elaborating entity \"soc_system_passthrough_audio_mini_leds\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_audio_mini_leds:audio_mini_leds\"" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough.vhd" "audio_mini_leds" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough.vhd" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825673488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_clk_reset_inputs soc_system_passthrough:u0\|soc_system_passthrough_clk_reset_inputs:clk_reset_inputs " "Elaborating entity \"soc_system_passthrough_clk_reset_inputs\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_clk_reset_inputs:clk_reset_inputs\"" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough.vhd" "clk_reset_inputs" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough.vhd" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825673501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_hps soc_system_passthrough:u0\|soc_system_passthrough_hps:hps " "Elaborating entity \"soc_system_passthrough_hps\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\"" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough.vhd" "hps" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough.vhd" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825673540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_hps_fpga_interfaces soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_passthrough_hps_fpga_interfaces\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps.v" "fpga_interfaces" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825673566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_hps_hps_io soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io " "Elaborating entity \"soc_system_passthrough_hps_hps_io\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps.v" "hps_io" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825673588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_hps_hps_io_border soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border " "Elaborating entity \"soc_system_passthrough_hps_hps_io_border\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io.v" "border" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825673600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sv" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825673622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825673662 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651825673663 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651825673663 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825673672 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825673673 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825673707 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1651825673709 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651825673709 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651825673714 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651825673714 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825673769 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651825673770 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651825673770 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825673779 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651825673787 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651825673787 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651825673787 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651825673788 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825673803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825673900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825673925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825673940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825673955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825674003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825674010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825674010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825674010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825674010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825674010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825674010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825674010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825674010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825674010 ""}  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651825674010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651825674064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651825674064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825674064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825674073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825674083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825674093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825674246 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1651825674247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825674255 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651825674287 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651825674287 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651825674287 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651825674287 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651825674287 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651825674287 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825674604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825674613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_jtag_master soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master " "Elaborating entity \"soc_system_passthrough_jtag_master\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\"" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough.vhd" "jtag_master" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough.vhd" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825674623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825674637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825674646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825674672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825674679 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825674679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825674679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825674679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825674679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825674679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825674679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825674679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825674679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825674679 ""}  } { { "soc_system_passthrough/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651825674679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825674681 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "soc_system_passthrough/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825674688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825674784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825674909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825674947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825674973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825674977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825674977 ""}  } { { "soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651825674977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825674981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651825675031 ""}  } { { "soc_system_passthrough/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651825675031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_jtag_master_timing_adt soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|soc_system_passthrough_jtag_master_timing_adt:timing_adt " "Elaborating entity \"soc_system_passthrough_jtag_master_timing_adt\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|soc_system_passthrough_jtag_master_timing_adt:timing_adt\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v" "timing_adt" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675110 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready soc_system_passthrough_jtag_master_timing_adt.sv(82) " "Verilog HDL or VHDL warning at soc_system_passthrough_jtag_master_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_timing_adt.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651825675111 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|soc_system_passthrough_jtag_master_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v" "fifo" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v" "b2p" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v" "p2b" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v" "transacto" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_jtag_master_b2p_adapter soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|soc_system_passthrough_jtag_master_b2p_adapter:b2p_adapter " "Elaborating entity \"soc_system_passthrough_jtag_master_b2p_adapter\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|soc_system_passthrough_jtag_master_b2p_adapter:b2p_adapter\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v" "b2p_adapter" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675203 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel soc_system_passthrough_jtag_master_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at soc_system_passthrough_jtag_master_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_b2p_adapter.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651825675203 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|soc_system_passthrough_jtag_master_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 soc_system_passthrough_jtag_master_b2p_adapter.sv(90) " "Verilog HDL assignment warning at soc_system_passthrough_jtag_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_b2p_adapter.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651825675203 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_jtag_master:jtag_master|soc_system_passthrough_jtag_master_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_jtag_master_p2b_adapter soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|soc_system_passthrough_jtag_master_p2b_adapter:p2b_adapter " "Elaborating entity \"soc_system_passthrough_jtag_master_p2b_adapter\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_jtag_master:jtag_master\|soc_system_passthrough_jtag_master_p2b_adapter:p2b_adapter\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v" "p2b_adapter" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_system_id soc_system_passthrough:u0\|soc_system_passthrough_system_id:system_id " "Elaborating entity \"soc_system_passthrough_system_id\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_system_id:system_id\"" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough.vhd" "system_id" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough.vhd" 818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_mm_interconnect_0 soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_passthrough_mm_interconnect_0\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough.vhd" "mm_interconnect_0" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough.vhd" 826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_master_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_master_master_translator\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "jtag_master_master_translator" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pitch_shift_0_avalon_mm_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pitch_shift_0_avalon_mm_translator\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "pitch_shift_0_avalon_mm_translator" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:system_id_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:system_id_control_slave_translator\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "system_id_control_slave_translator" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_mini_leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_mini_leds_s1_translator\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "audio_mini_leds_s1_translator" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "hps_h2f_lw_axi_master_agent" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_master_master_agent\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "jtag_master_master_agent" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 1073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pitch_shift_0_avalon_mm_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pitch_shift_0_avalon_mm_agent\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "pitch_shift_0_avalon_mm_agent" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 1157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pitch_shift_0_avalon_mm_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pitch_shift_0_avalon_mm_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rsp_fifo\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "pitch_shift_0_avalon_mm_agent_rsp_fifo" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 1198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pitch_shift_0_avalon_mm_agent_rdata_fifo\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "pitch_shift_0_avalon_mm_agent_rdata_fifo" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 1239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_mm_interconnect_0_router soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_passthrough_mm_interconnect_0_router\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_router:router\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "router" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 1753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_mm_interconnect_0_router_default_decode soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_router:router\|soc_system_passthrough_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_passthrough_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_router:router\|soc_system_passthrough_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_mm_interconnect_0_router_002 soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_passthrough_mm_interconnect_0_router_002\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "router_002" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 1785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_mm_interconnect_0_router_002_default_decode soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_router_002:router_002\|soc_system_passthrough_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_passthrough_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_router_002:router_002\|soc_system_passthrough_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_mm_interconnect_0_router_003 soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"soc_system_passthrough_mm_interconnect_0_router_003\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_router_003:router_003\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "router_003" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 1801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_mm_interconnect_0_router_003_default_decode soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_router_003:router_003\|soc_system_passthrough_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"soc_system_passthrough_mm_interconnect_0_router_003_default_decode\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_router_003:router_003\|soc_system_passthrough_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_mm_interconnect_0_router_004 soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"soc_system_passthrough_mm_interconnect_0_router_004\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_router_004:router_004\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "router_004" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 1817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_mm_interconnect_0_router_004_default_decode soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_router_004:router_004\|soc_system_passthrough_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"soc_system_passthrough_mm_interconnect_0_router_004_default_decode\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_router_004:router_004\|soc_system_passthrough_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "hps_h2f_lw_axi_master_wr_limiter" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 1899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "pitch_shift_0_avalon_mm_burst_adapter" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 2049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pitch_shift_0_avalon_mm_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825675910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_mm_interconnect_0_cmd_demux soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_passthrough_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 2234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825676093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_mm_interconnect_0_cmd_demux_002 soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"soc_system_passthrough_mm_interconnect_0_cmd_demux_002\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 2292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825676107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_mm_interconnect_0_cmd_mux soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_passthrough_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 2321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825676118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825676137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825676144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_mm_interconnect_0_cmd_mux_001 soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"soc_system_passthrough_mm_interconnect_0_cmd_mux_001\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 2344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825676151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825676165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825676172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_mm_interconnect_0_rsp_demux soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_passthrough_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 2425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825676195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_mm_interconnect_0_rsp_demux_001 soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"soc_system_passthrough_mm_interconnect_0_rsp_demux_001\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 2448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825676208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_mm_interconnect_0_rsp_demux_003 soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"soc_system_passthrough_mm_interconnect_0_rsp_demux_003\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 2500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825676220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_mm_interconnect_0_rsp_mux soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_passthrough_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 2535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825676233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825676256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825676263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_mm_interconnect_0_rsp_mux_002 soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"soc_system_passthrough_mm_interconnect_0_rsp_mux_002\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 2593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825676281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux_002.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825676297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "crosser" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 2627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825676307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825676320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825676378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_mm_interconnect_0_avalon_st_adapter soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_passthrough_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 2826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825676448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_passthrough_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_passthrough_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_passthrough_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825676455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_rst_controller soc_system_passthrough:u0\|soc_system_passthrough_rst_controller:rst_controller " "Elaborating entity \"soc_system_passthrough_rst_controller\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_rst_controller:rst_controller\"" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough.vhd" "rst_controller" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough.vhd" 897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825676478 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req soc_system_passthrough_rst_controller.vhd(55) " "VHDL Signal Declaration warning at soc_system_passthrough_rst_controller.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651825676478 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system_passthrough:u0\|soc_system_passthrough_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller.vhd" "rst_controller" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825676486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_rst_controller soc_system_passthrough:u0\|soc_system_passthrough_rst_controller:rst_controller_001 " "Elaborating entity \"soc_system_passthrough_rst_controller\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_rst_controller:rst_controller_001\"" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough.vhd" "rst_controller_001" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough.vhd" 962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825676498 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req soc_system_passthrough_rst_controller.vhd(55) " "VHDL Signal Declaration warning at soc_system_passthrough_rst_controller.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651825676499 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_rst_controller:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system_passthrough:u0\|soc_system_passthrough_rst_controller:rst_controller_001\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_rst_controller:rst_controller_001\|altera_reset_controller:rst_controller\"" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller.vhd" "rst_controller" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825676506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_rst_controller_002 soc_system_passthrough:u0\|soc_system_passthrough_rst_controller_002:rst_controller_002 " "Elaborating entity \"soc_system_passthrough_rst_controller_002\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_rst_controller_002:rst_controller_002\"" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough.vhd" "rst_controller_002" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough.vhd" 1027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825676513 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req soc_system_passthrough_rst_controller_002.vhd(55) " "VHDL Signal Declaration warning at soc_system_passthrough_rst_controller_002.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller_002.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller_002.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651825676514 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_rst_controller_002:rst_controller_002"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "de10_leds_leds u0 " "Port \"de10_leds_leds\" does not exist in macrofunction \"u0\"" {  } { { "DE10Nano_AudioMini_System.vhd" "u0" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd" 388 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651825677713 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "37 " "37 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651825677741 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/output_files/DE10Nano_AudioMini_System.map.smsg " "Generated suppressed messages file C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/output_files/DE10Nano_AudioMini_Syste