# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_microblaze_0_2/sim/mb_usb_microblaze_0_2.vhd" \
"../../../../lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_dlmb_v10_2/sim/mb_usb_dlmb_v10_2.vhd" \
"../../../../lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_ilmb_v10_2/sim/mb_usb_ilmb_v10_2.vhd" \
"../../../../lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_dlmb_bram_if_cntlr_2/sim/mb_usb_dlmb_bram_if_cntlr_2.vhd" \
"../../../../lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_ilmb_bram_if_cntlr_2/sim/mb_usb_ilmb_bram_if_cntlr_2.vhd" \
"../../../../lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_2/sim/mb_usb_microblaze_0_axi_intc_2.vhd" \
"../../../../lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_mdm_1_2/sim/mb_usb_mdm_1_2.vhd" \
"../../../../lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_2/sim/mb_usb_rst_clk_wiz_1_100M_2.vhd" \
"../../../../lab7_1.ip_user_files/bd/mb_usb/ip/mb_usb_axi_uartlite_0_0/sim/mb_usb_axi_uartlite_0_0.vhd" \

# Do not sort compile order
nosort
