// Seed: 1863721427
module module_0 ();
  wire id_1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input supply1 id_2
    , id_27,
    input supply0 id_3,
    input supply0 id_4,
    input wand id_5,
    input uwire id_6,
    input supply0 id_7,
    input supply0 id_8,
    input supply0 id_9,
    input tri0 id_10,
    input wor id_11,
    input wor id_12,
    output logic id_13,
    input supply0 id_14,
    input wand id_15,
    input wand id_16,
    output tri id_17,
    input tri id_18,
    output wor id_19,
    input uwire id_20,
    input wor id_21,
    input uwire id_22,
    output uwire id_23,
    output tri id_24,
    output supply1 id_25
);
  wire [1 : 1] id_28;
  always begin : LABEL_0
    id_13 = -1'b0 + -1;
  end
  module_0 modCall_1 ();
endmodule
