// Seed: 2343435912
module module_0;
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  nor primCall (id_1, id_2, id_4);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  supply0 id_0,
    input  supply0 id_1,
    output supply0 id_2
);
  assign id_2 = -1;
  wire id_4;
  wor id_5, id_6;
  bit id_7;
  module_0 modCall_1 ();
  id_8(
      -1
  );
  always begin : LABEL_0
    id_7 <= 1;
  end
endmodule
