Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue May  9 16:11:05 2023
| Host         : client32 running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_utilization -file check_40G_sim_wrapper_utilization_synth.rpt -pb check_40G_sim_wrapper_utilization_synth.pb
| Design       : check_40G_sim_wrapper
| Device       : xczu19egffvd1760-3
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| CLB LUTs                |    0 |     0 |    522720 |  0.00 |
|   LUT as Logic          |    0 |     0 |    522720 |  0.00 |
|   LUT as Memory         |    0 |     0 |    161280 |  0.00 |
| CLB Registers           |    0 |     0 |   1045440 |  0.00 |
|   Register as Flip Flop |    0 |     0 |   1045440 |  0.00 |
|   Register as Latch     |    0 |     0 |   1045440 |  0.00 |
| CARRY8                  |    0 |     0 |     65340 |  0.00 |
| F7 Muxes                |    0 |     0 |    261360 |  0.00 |
| F8 Muxes                |    0 |     0 |    130680 |  0.00 |
| F9 Muxes                |    0 |     0 |     65340 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+----------------------------------------+------+-------+-----------+-------+
|                Site Type               | Used | Fixed | Available | Util% |
+----------------------------------------+------+-------+-----------+-------+
| CLB                                    |    0 |     0 |     65340 |  0.00 |
|   CLBL                                 |    0 |     0 |           |       |
|   CLBM                                 |    0 |     0 |           |       |
| LUT as Logic                           |    0 |     0 |    522720 |  0.00 |
| LUT as Memory                          |    0 |     0 |    161280 |  0.00 |
|   LUT as Distributed RAM               |    0 |     0 |           |       |
|   LUT as Shift Register                |    0 |     0 |           |       |
| CLB Registers                          |    0 |     0 |   1045440 |  0.00 |
|   Register driven from within the CLB  |    0 |       |           |       |
|   Register driven from outside the CLB |    0 |       |           |       |
| Unique Control Sets                    |    0 |       |    130680 |  0.00 |
+----------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       984 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       984 |  0.00 |
|   RAMB18       |    0 |     0 |      1968 |  0.00 |
| URAM           |    0 |     0 |       128 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1968 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       308 |  0.00 |
| HPIOB_M          |    0 |     0 |       120 |  0.00 |
| HPIOB_S          |    0 |     0 |       120 |  0.00 |
| HDIOB_M          |    0 |     0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |        24 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        20 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       264 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       264 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        88 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       572 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        88 |  0.00 |
| RIU_OR           |    0 |     0 |        44 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |       940 |  0.00 |
|   BUFGCE             |    0 |     0 |       280 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        44 |  0.00 |
|   BUFG_GT            |    0 |     0 |       456 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        88 |  0.00 |
| PLL                  |    0 |     0 |        22 |  0.00 |
| MMCM                 |    0 |     0 |        11 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         4 |  0.00 |
| GTHE4_CHANNEL   |    0 |     0 |        44 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |        11 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        28 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |         7 |  0.00 |
| ILKNE4          |    0 |     0 |         4 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        36 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        36 |  0.00 |
| PCIE40E4        |    0 |     0 |         5 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+


10. Black Boxes
---------------

+-----------------------------------------+------+
|                 Ref Name                | Used |
+-----------------------------------------+------+
| check_40G_sim_zynq_ultra_ps_e_0_3       |    1 |
| check_40G_sim_xxv_ethernet_0_0          |    1 |
| check_40G_sim_vio_2_1                   |    1 |
| check_40G_sim_vio_2_0                   |    1 |
| check_40G_sim_vio_1_0                   |    1 |
| check_40G_sim_vio_0_0                   |    1 |
| check_40G_sim_util_vector_logic_0_0     |    1 |
| check_40G_sim_uplane_packetiser_0_0     |    1 |
| check_40G_sim_uplane_depacketiser_0_0   |    1 |
| check_40G_sim_tkeep_cleaner_FAPI_0_1    |    1 |
| check_40G_sim_tkeep_cleaner_FAPI_0_0    |    1 |
| check_40G_sim_system_ila_2_0            |    1 |
| check_40G_sim_system_ila_1_0            |    1 |
| check_40G_sim_system_ila_0_0            |    1 |
| check_40G_sim_proc_sys_reset_2_0        |    1 |
| check_40G_sim_proc_sys_reset_1_0        |    1 |
| check_40G_sim_proc_sys_reset_0_0        |    1 |
| check_40G_sim_mparam_0_0                |    1 |
| check_40G_sim_l1tomplane_0_0            |    1 |
| check_40G_sim_ethernet_mux_0_0          |    1 |
| check_40G_sim_epacket_gen_0_0           |    1 |
| check_40G_sim_ecpri_demux_0_0           |    1 |
| check_40G_sim_eCpri_header_config_0_0   |    1 |
| check_40G_sim_cplane_packetizer_0_0     |    1 |
| check_40G_sim_cplane_depacketizer_0_0   |    1 |
| check_40G_sim_axis_register_slice_7_0   |    1 |
| check_40G_sim_axis_register_slice_6_0   |    1 |
| check_40G_sim_axis_register_slice_5_0   |    1 |
| check_40G_sim_axis_register_slice_3_0   |    1 |
| check_40G_sim_axis_register_slice_2_0   |    1 |
| check_40G_sim_axis_register_slice_1_0   |    1 |
| check_40G_sim_axis_register_slice_0_1   |    1 |
| check_40G_sim_axis_register_slice_0_0   |    1 |
| check_40G_sim_axis_dwidth_converter_1_0 |    1 |
| check_40G_sim_axis_dwidth_converter_0_1 |    1 |
| check_40G_sim_axis_data_fifo_9_0        |    1 |
| check_40G_sim_axis_data_fifo_8_3        |    1 |
| check_40G_sim_axis_data_fifo_8_2        |    1 |
| check_40G_sim_axis_data_fifo_6_1        |    1 |
| check_40G_sim_axis_data_fifo_6_0        |    1 |
| check_40G_sim_axis_data_fifo_5_3        |    1 |
| check_40G_sim_axis_data_fifo_4_0        |    1 |
| check_40G_sim_axis_data_fifo_3_0        |    1 |
| check_40G_sim_axis_data_fifo_2_0        |    1 |
| check_40G_sim_axis_data_fifo_1_0        |    1 |
| check_40G_sim_axis_data_fifo_14_0       |    1 |
| check_40G_sim_axis_data_fifo_13_0       |    1 |
| check_40G_sim_axis_data_fifo_12_0       |    1 |
| check_40G_sim_axis_data_fifo_11_1       |    1 |
| check_40G_sim_axis_data_fifo_10_0       |    1 |
| check_40G_sim_axis_data_fifo_0_0        |    1 |
| check_40G_sim_auto_pc_0                 |    1 |
| check_40G_sim_auto_ds_0                 |    1 |
| check_40G_sim_Userplane_L1_Data_Gen_1_0 |    1 |
| check_40G_sim_L1toORAN_0_0              |    1 |
| check_40G_sim_L1_Data_Gen_0_0           |    1 |
| check_40G_sim_Ethernet_demux_0_1        |    1 |
| check_40G_sim_Data_Gen_1_0              |    1 |
| check_40G_sim_BfW_Coeff_Gen_0_0         |    1 |
+-----------------------------------------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


