Analysis & Synthesis report for NoCSimp
Sat Jan 15 16:49:59 2011
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. State Machine - |NoCSimp2|InPort:inst1|step
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2
 13. Parameter Settings for User Entity Instance: fifo:inst|scfifo:scfifo_component
 14. Analysis & Synthesis Messages
 15. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jan 15 16:49:59 2011    ;
; Quartus II Version                 ; 7.2 Build 151 09/26/2007 SJ Full Version ;
; Revision Name                      ; NoCSimp                                  ;
; Top-level Entity Name              ; NoCSimp2                                 ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 124                                      ;
;     Total combinational functions  ; 124                                      ;
;     Dedicated logic registers      ; 62                                       ;
; Total registers                    ; 62                                       ;
; Total pins                         ; 209                                      ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 4,096                                    ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                         ; Setting            ; Default Value      ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                         ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                          ; NoCSimp2           ; NoCSimp            ;
; Family name                                                                    ; Cyclone II         ; Stratix II         ;
; Type of Retiming Performed During Resynthesis                                  ; Full               ;                    ;
; Resynthesis Optimization Effort                                                ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                       ; Normal             ;                    ;
; Use Generated Physical Constraints File                                        ; On                 ;                    ;
; Use smart compilation                                                          ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                            ; 1                  ; 1                  ;
; Restructure Multiplexers                                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                            ; Off                ; Off                ;
; Preserve fewer node names                                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                      ; Off                ; Off                ;
; Verilog Version                                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                                       ; Auto               ; Auto               ;
; Safe State Machine                                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                                              ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                                        ; On                 ; On                 ;
; Parallel Synthesis                                                             ; Off                ; Off                ;
; DSP Block Balancing                                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                             ; On                 ; On                 ;
; Power-Up Don't Care                                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                 ; Off                ; Off                ;
; Optimization Technique -- Cyclone II/Cyclone III                               ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II/Cyclone III ; 70                 ; 70                 ;
; Auto Carry Chains                                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                          ; Off                ; Off                ;
; Perform gate-level register retiming                                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax                         ; On                 ; On                 ;
; Auto ROM Replacement                                                           ; On                 ; On                 ;
; Auto RAM Replacement                                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                  ; On                 ; On                 ;
; Allow Synchronous Control Signals                                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                              ; Off                ; Off                ;
; Auto Resource Sharing                                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                  ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                             ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                               ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                           ; On                 ; On                 ;
; Block Design Naming                                                            ; Auto               ; Auto               ;
+--------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                  ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                  ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------+
; input.v                          ; yes             ; User Verilog HDL File              ; C:/data/training/NoCSimp_restored/input.v                     ;
; NoCSimp2.bdf                     ; yes             ; User Block Diagram/Schematic File  ; C:/data/training/NoCSimp_restored/NoCSimp2.bdf                ;
; fifo.v                           ; yes             ; Other                              ; C:/data/training/NoCSimp_restored/fifo.v                      ;
; scfifo.tdf                       ; yes             ; Other                              ; C:/data/training/NoCSimp_restored/megafunctions/scfifo.tdf    ;
; a_regfifo.inc                    ; yes             ; Other                              ; C:/data/training/NoCSimp_restored/megafunctions/a_regfifo.inc ;
; a_dpfifo.inc                     ; yes             ; Other                              ; C:/data/training/NoCSimp_restored/megafunctions/a_dpfifo.inc  ;
; a_i2fifo.inc                     ; yes             ; Other                              ; C:/data/training/NoCSimp_restored/megafunctions/a_i2fifo.inc  ;
; a_fffifo.inc                     ; yes             ; Other                              ; C:/data/training/NoCSimp_restored/megafunctions/a_fffifo.inc  ;
; a_f2fifo.inc                     ; yes             ; Other                              ; C:/data/training/NoCSimp_restored/megafunctions/a_f2fifo.inc  ;
; aglobal72.inc                    ; yes             ; Other                              ; C:/data/training/NoCSimp_restored/megafunctions/aglobal72.inc ;
; db/scfifo_tg81.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/data/training/NoCSimp_restored/db/scfifo_tg81.tdf          ;
; db/a_dpfifo_4n81.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/data/training/NoCSimp_restored/db/a_dpfifo_4n81.tdf        ;
; db/a_fefifo_t7f.tdf              ; yes             ; Auto-Generated Megafunction        ; C:/data/training/NoCSimp_restored/db/a_fefifo_t7f.tdf         ;
; db/cntr_sj7.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/data/training/NoCSimp_restored/db/cntr_sj7.tdf             ;
; db/dpram_kj51.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/data/training/NoCSimp_restored/db/dpram_kj51.tdf           ;
; db/altsyncram_uql1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/data/training/NoCSimp_restored/db/altsyncram_uql1.tdf      ;
; db/cntr_gjb.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/data/training/NoCSimp_restored/db/cntr_gjb.tdf             ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 124   ;
;                                             ;       ;
; Total combinational functions               ; 124   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 88    ;
;     -- 3 input functions                    ; 22    ;
;     -- <=2 input functions                  ; 14    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 112   ;
;     -- arithmetic mode                      ; 12    ;
;                                             ;       ;
; Total registers                             ; 62    ;
;     -- Dedicated logic registers            ; 62    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 209   ;
; Total memory bits                           ; 4096  ;
; Maximum fan-out node                        ; clck  ;
; Maximum fan-out                             ; 94    ;
; Total fan-out                               ; 1105  ;
; Average fan-out                             ; 2.59  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                        ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |NoCSimp2                                       ; 124 (1)           ; 62 (0)       ; 4096        ; 0            ; 0       ; 0         ; 209  ; 0            ; |NoCSimp2                                                                                                                                  ; work         ;
;    |InPort:inst1|                               ; 104 (104)         ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NoCSimp2|InPort:inst1                                                                                                                     ; work         ;
;    |fifo:inst|                                  ; 19 (0)            ; 16 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NoCSimp2|fifo:inst                                                                                                                        ; work         ;
;       |scfifo:scfifo_component|                 ; 19 (0)            ; 16 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NoCSimp2|fifo:inst|scfifo:scfifo_component                                                                                                ; work         ;
;          |scfifo_tg81:auto_generated|           ; 19 (0)            ; 16 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NoCSimp2|fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated                                                                     ; work         ;
;             |a_dpfifo_4n81:dpfifo|              ; 19 (0)            ; 16 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NoCSimp2|fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo                                                ; work         ;
;                |a_fefifo_t7f:fifo_state|        ; 12 (5)            ; 9 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NoCSimp2|fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state                        ; work         ;
;                   |cntr_sj7:count_usedw|        ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NoCSimp2|fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|cntr_sj7:count_usedw   ; work         ;
;                |cntr_gjb:wr_ptr|                ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NoCSimp2|fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|cntr_gjb:wr_ptr                                ; work         ;
;                |dpram_kj51:FIFOram|             ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NoCSimp2|fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram                             ; work         ;
;                   |altsyncram_uql1:altsyncram2| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NoCSimp2|fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2 ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ALTSYNCRAM ; M4K  ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+-------------------------------------------------+
; State Machine - |NoCSimp2|InPort:inst1|step     ;
+---------+---------+---------+---------+---------+
; Name    ; step.11 ; step.10 ; step.01 ; step.00 ;
+---------+---------+---------+---------+---------+
; step.00 ; 0       ; 0       ; 0       ; 0       ;
; step.01 ; 0       ; 0       ; 1       ; 1       ;
; step.10 ; 0       ; 1       ; 0       ; 1       ;
; step.11 ; 1       ; 0       ; 0       ; 1       ;
+---------+---------+---------+---------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------+--------------------------------------+
; Register name                                                                                                        ; Reason for Removal                   ;
+----------------------------------------------------------------------------------------------------------------------+--------------------------------------+
; fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|cntr_gjb:rd_ptr_count|safe_q[0..6] ; Stuck at GND due to stuck port clock ;
; InPort:inst1|step~45                                                                                                 ; Lost fanout                          ;
; InPort:inst1|step~46                                                                                                 ; Lost fanout                          ;
; Total Number of Removed Registers = 9                                                                                ;                                      ;
+----------------------------------------------------------------------------------------------------------------------+--------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 62    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 24    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 52    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |NoCSimp2|InPort:inst1|port[2]      ;
; 8:1                ; 32 bits   ; 160 LEs       ; 96 LEs               ; 64 LEs                 ; Yes        ; |NoCSimp2|InPort:inst1|DataFiFo[12] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |NoCSimp2|InPort:inst1|step~7       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:inst|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------+
; Parameter Name          ; Value       ; Type                                   ;
+-------------------------+-------------+----------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                         ;
; lpm_width               ; 32          ; Signed Integer                         ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                         ;
; LPM_WIDTHU              ; 7           ; Signed Integer                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                ;
; USE_EAB                 ; ON          ; Untyped                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                ;
; CBXI_PARAMETER          ; scfifo_tg81 ; Untyped                                ;
+-------------------------+-------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Sat Jan 15 16:49:54 2011
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off NoCSimp -c NoCSimp
Info: Found 1 design units, including 1 entities, in source file input.v
    Info: Found entity 1: InPort
Info: Found 1 design units, including 1 entities, in source file NoCSimp2.bdf
    Info: Found entity 1: NoCSimp2
Info: Elaborating entity "NoCSimp2" for the top level hierarchy
Warning: Using design file fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: fifo
Info: Elaborating entity "fifo" for hierarchy "fifo:inst"
Warning: Entity "scfifo" obtained from "C:/data/training/NoCSimp_restored/megafunctions/scfifo.tdf" instead of from Quartus II megafunction library
Warning: Using design file megafunctions/scfifo.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: scfifo
Info: Elaborating entity "scfifo" for hierarchy "fifo:inst|scfifo:scfifo_component"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_tg81.tdf
    Info: Found entity 1: scfifo_tg81
Info: Elaborating entity "scfifo_tg81" for hierarchy "fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_4n81.tdf
    Info: Found entity 1: a_dpfifo_4n81
Info: Elaborating entity "a_dpfifo_4n81" for hierarchy "fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_t7f.tdf
    Info: Found entity 1: a_fefifo_t7f
Info: Elaborating entity "a_fefifo_t7f" for hierarchy "fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state"
Info: Found 1 design units, including 1 entities, in source file db/cntr_sj7.tdf
    Info: Found entity 1: cntr_sj7
Info: Elaborating entity "cntr_sj7" for hierarchy "fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|a_fefifo_t7f:fifo_state|cntr_sj7:count_usedw"
Info: Found 1 design units, including 1 entities, in source file db/dpram_kj51.tdf
    Info: Found entity 1: dpram_kj51
Info: Elaborating entity "dpram_kj51" for hierarchy "fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_uql1.tdf
    Info: Found entity 1: altsyncram_uql1
Info: Elaborating entity "altsyncram_uql1" for hierarchy "fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2"
Info: Found 1 design units, including 1 entities, in source file db/cntr_gjb.tdf
    Info: Found entity 1: cntr_gjb
Info: Elaborating entity "cntr_gjb" for hierarchy "fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|cntr_gjb:rd_ptr_count"
Info: Elaborating entity "InPort" for hierarchy "InPort:inst1"
Warning (10230): Verilog HDL assignment warning at input.v(70): truncated value with size 32 to match size of target (3)
Warning (14110): No clock transition on "fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|cntr_gjb:rd_ptr_count|safe_q[6]" register due to stuck clock or clock enable
Warning (14110): No clock transition on "fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|cntr_gjb:rd_ptr_count|safe_q[5]" register due to stuck clock or clock enable
Warning (14110): No clock transition on "fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|cntr_gjb:rd_ptr_count|safe_q[4]" register due to stuck clock or clock enable
Warning (14110): No clock transition on "fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|cntr_gjb:rd_ptr_count|safe_q[3]" register due to stuck clock or clock enable
Warning (14110): No clock transition on "fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|cntr_gjb:rd_ptr_count|safe_q[2]" register due to stuck clock or clock enable
Warning (14110): No clock transition on "fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|cntr_gjb:rd_ptr_count|safe_q[1]" register due to stuck clock or clock enable
Warning (14110): No clock transition on "fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|cntr_gjb:rd_ptr_count|safe_q[0]" register due to stuck clock or clock enable
Info: State machine "|NoCSimp2|InPort:inst1|step" contains 4 states
Info: Selected Auto state machine encoding method for state machine "|NoCSimp2|InPort:inst1|step"
Info: Encoding result for state machine "|NoCSimp2|InPort:inst1|step"
    Info: Completed encoding using 4 state bits
        Info: Encoded state bit "InPort:inst1|step.11"
        Info: Encoded state bit "InPort:inst1|step.10"
        Info: Encoded state bit "InPort:inst1|step.01"
        Info: Encoded state bit "InPort:inst1|step.00"
    Info: State "|NoCSimp2|InPort:inst1|step.00" uses code string "0000"
    Info: State "|NoCSimp2|InPort:inst1|step.01" uses code string "0011"
    Info: State "|NoCSimp2|InPort:inst1|step.10" uses code string "0101"
    Info: State "|NoCSimp2|InPort:inst1|step.11" uses code string "1001"
Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus In~0 that it feeds
Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus In~1 that it feeds
Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus In~2 that it feeds
Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus In~3 that it feeds
Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus In~4 that it feeds
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "In~5"
    Warning: Node "In~6"
    Warning: Node "In~7"
    Warning: Node "In~8"
    Warning: Node "In~9"
Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below.
    Info: Register "InPort:inst1|step~45" lost all its fanouts during netlist optimizations.
    Info: Register "InPort:inst1|step~46" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file C:/data/training/NoCSimp_restored/NoCSimp.map.smsg
Info: Implemented 366 device resources after synthesis - the final resource count might be different
    Info: Implemented 162 input pins
    Info: Implemented 42 output pins
    Info: Implemented 5 bidirectional pins
    Info: Implemented 125 logic cells
    Info: Implemented 32 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 22 warnings
    Info: Allocated 156 megabytes of memory during processing
    Info: Processing ended: Sat Jan 15 16:49:59 2011
    Info: Elapsed time: 00:00:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/data/training/NoCSimp_restored/NoCSimp.map.smsg.


