
LAB10.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003a90  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  00003a90  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000001f0  20000434  00003ec4  00020434  2**2
                  ALLOC
  3 .stack        00002004  20000624  000040b4  00020434  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002045c  2**0
                  CONTENTS, READONLY
  6 .debug_info   0001dd4e  00000000  00000000  000204b5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001e1d  00000000  00000000  0003e203  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000093bf  00000000  00000000  00040020  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000438  00000000  00000000  000493df  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000007c0  00000000  00000000  00049817  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00014af2  00000000  00000000  00049fd7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00006b16  00000000  00000000  0005eac9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0007918d  00000000  00000000  000655df  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000d3c  00000000  00000000  000de76c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	28 26 00 20 25 0d 00 00 21 0d 00 00 21 0d 00 00     (&. %...!...!...
	...
      2c:	21 0d 00 00 00 00 00 00 00 00 00 00 21 0d 00 00     !...........!...
      3c:	a9 20 00 00 21 0d 00 00 21 0d 00 00 21 0d 00 00     . ..!...!...!...
      4c:	21 0d 00 00 21 0d 00 00 21 0d 00 00 21 0d 00 00     !...!...!...!...
      5c:	21 0d 00 00 5d 0e 00 00 21 0d 00 00 21 0d 00 00     !...]...!...!...
      6c:	21 0d 00 00 dd 0f 00 00 35 22 00 00 21 0d 00 00     !.......5"..!...
      7c:	21 0d 00 00 21 0d 00 00 21 0d 00 00 d9 0c 00 00     !...!...!.......
      8c:	21 0d 00 00 21 0d 00 00 00 00 00 00 00 00 00 00     !...!...........
      9c:	fd 03 00 00 21 0d 00 00 21 0d 00 00 21 0d 00 00     ....!...!...!...
      ac:	21 0d 00 00 00 00 00 00                             !.......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000434 	.word	0x20000434
      d4:	00000000 	.word	0x00000000
      d8:	00003a90 	.word	0x00003a90

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000438 	.word	0x20000438
     108:	00003a90 	.word	0x00003a90
     10c:	00003a90 	.word	0x00003a90
     110:	00000000 	.word	0x00000000

00000114 <user_delay_ms>:
//     |__) |__) | \  /  /\   |  |__
//     |    |  \ |  \/  /~~\  |  |___
//
//------------------------------------------------------------------------------
void user_delay_ms(uint32_t ms)
{
     114:	b082      	sub	sp, #8
	DelayMs(ms);
     116:	4b05      	ldr	r3, [pc, #20]	; (12c <user_delay_ms+0x18>)
     118:	4358      	muls	r0, r3
     11a:	08c0      	lsrs	r0, r0, #3
     11c:	9001      	str	r0, [sp, #4]
     11e:	9b01      	ldr	r3, [sp, #4]
     120:	1e5a      	subs	r2, r3, #1
     122:	9201      	str	r2, [sp, #4]
     124:	2b00      	cmp	r3, #0
     126:	d1fa      	bne.n	11e <user_delay_ms+0xa>
}
     128:	b002      	add	sp, #8
     12a:	4770      	bx	lr
     12c:	0000bb80 	.word	0x0000bb80

00000130 <user_i2c_read>:

//=============================================================================
int8_t user_i2c_read(uint8_t dev_addr, uint8_t reg_addr,
uint8_t *data, uint16_t length)
{
     130:	b510      	push	{r4, lr}
	// Call i2c_read with the register value (not its address).
	// i2c_read signature: i2c_read(uint8_t addr, uint8_t reg_addr, uint8_t *data, int size)
	i2c_read(dev_addr << 1, reg_addr, data, length);
     132:	0040      	lsls	r0, r0, #1
     134:	b2c0      	uxtb	r0, r0
     136:	4c02      	ldr	r4, [pc, #8]	; (140 <user_i2c_read+0x10>)
     138:	47a0      	blx	r4
	return BMI160_OK;
}
     13a:	2000      	movs	r0, #0
     13c:	bd10      	pop	{r4, pc}
     13e:	46c0      	nop			; (mov r8, r8)
     140:	00000fb1 	.word	0x00000fb1

00000144 <user_i2c_write>:

//=============================================================================
int8_t user_i2c_write(uint8_t dev_addr, uint8_t reg_addr,
uint8_t *data, uint16_t length)
{
     144:	b530      	push	{r4, r5, lr}
     146:	b089      	sub	sp, #36	; 0x24
     148:	0005      	movs	r5, r0
     14a:	0010      	movs	r0, r2
     14c:	1c1c      	adds	r4, r3, #0
     14e:	2b1f      	cmp	r3, #31
     150:	d900      	bls.n	154 <user_i2c_write+0x10>
     152:	241f      	movs	r4, #31
     154:	b2a4      	uxth	r4, r4
	uint8_t mydata[32];
	// Limit the payload length to fit in our buffer (reserve 1 byte for reg addr)
	if (length > 31) length = 31;
	// Prepare buffer: first byte = register, following bytes = data
	mydata[0] = reg_addr;
     156:	466b      	mov	r3, sp
     158:	7019      	strb	r1, [r3, #0]
	memcpy(mydata + 1, data, length);
     15a:	0022      	movs	r2, r4
     15c:	0001      	movs	r1, r0
     15e:	1c58      	adds	r0, r3, #1
     160:	4b05      	ldr	r3, [pc, #20]	; (178 <user_i2c_write+0x34>)
     162:	4798      	blx	r3
	// Send register + data (length + 1)
	i2c_write(dev_addr << 1, mydata, length + 1);
     164:	1c62      	adds	r2, r4, #1
     166:	006d      	lsls	r5, r5, #1
     168:	b2e8      	uxtb	r0, r5
     16a:	4669      	mov	r1, sp
     16c:	4b03      	ldr	r3, [pc, #12]	; (17c <user_i2c_write+0x38>)
     16e:	4798      	blx	r3
	return BMI160_OK;
}
     170:	2000      	movs	r0, #0
     172:	b009      	add	sp, #36	; 0x24
     174:	bd30      	pop	{r4, r5, pc}
     176:	46c0      	nop			; (mov r8, r8)
     178:	00002ac9 	.word	0x00002ac9
     17c:	00000f7d 	.word	0x00000f7d

00000180 <accelerometer_init>:
{
     180:	b500      	push	{lr}
     182:	b083      	sub	sp, #12
    sensor.id = BMI160_I2C_ADDR;
     184:	4815      	ldr	r0, [pc, #84]	; (1dc <accelerometer_init+0x5c>)
     186:	2368      	movs	r3, #104	; 0x68
     188:	7043      	strb	r3, [r0, #1]
    sensor.interface = BMI160_I2C_INTF;
     18a:	2300      	movs	r3, #0
     18c:	7083      	strb	r3, [r0, #2]
    sensor.read = user_i2c_read;
     18e:	4b14      	ldr	r3, [pc, #80]	; (1e0 <accelerometer_init+0x60>)
     190:	61c3      	str	r3, [r0, #28]
    sensor.write = user_i2c_write;
     192:	4b14      	ldr	r3, [pc, #80]	; (1e4 <accelerometer_init+0x64>)
     194:	6203      	str	r3, [r0, #32]
    sensor.delay_ms = user_delay_ms;
     196:	4b14      	ldr	r3, [pc, #80]	; (1e8 <accelerometer_init+0x68>)
     198:	6243      	str	r3, [r0, #36]	; 0x24
    retval = bmi160_init(&sensor);
     19a:	4b14      	ldr	r3, [pc, #80]	; (1ec <accelerometer_init+0x6c>)
     19c:	4798      	blx	r3
     19e:	b2c0      	uxtb	r0, r0
     1a0:	466b      	mov	r3, sp
     1a2:	71d8      	strb	r0, [r3, #7]
     1a4:	3307      	adds	r3, #7
    if (retval != BMI160_OK) {
     1a6:	781b      	ldrb	r3, [r3, #0]
     1a8:	2b00      	cmp	r3, #0
     1aa:	d10f      	bne.n	1cc <accelerometer_init+0x4c>
    sensor.accel_cfg.odr = BMI160_ACCEL_ODR_1600HZ;
     1ac:	480b      	ldr	r0, [pc, #44]	; (1dc <accelerometer_init+0x5c>)
     1ae:	230c      	movs	r3, #12
     1b0:	7143      	strb	r3, [r0, #5]
    sensor.accel_cfg.range = BMI160_ACCEL_RANGE_2G;
     1b2:	3b09      	subs	r3, #9
     1b4:	7183      	strb	r3, [r0, #6]
    sensor.accel_cfg.bw = BMI160_ACCEL_BW_NORMAL_AVG4;
     1b6:	3b01      	subs	r3, #1
     1b8:	71c3      	strb	r3, [r0, #7]
    sensor.accel_cfg.power = BMI160_ACCEL_NORMAL_MODE;
     1ba:	330f      	adds	r3, #15
     1bc:	7103      	strb	r3, [r0, #4]
    rslt = bmi160_set_sens_conf(&sensor);
     1be:	4b0c      	ldr	r3, [pc, #48]	; (1f0 <accelerometer_init+0x70>)
     1c0:	4798      	blx	r3
     1c2:	4b0c      	ldr	r3, [pc, #48]	; (1f4 <accelerometer_init+0x74>)
     1c4:	7018      	strb	r0, [r3, #0]
    if (rslt != BMI160_OK) {
     1c6:	2800      	cmp	r0, #0
     1c8:	d003      	beq.n	1d2 <accelerometer_init+0x52>
     1ca:	e7fe      	b.n	1ca <accelerometer_init+0x4a>
        accelerometer_init(); // Stop here in debug
     1cc:	f7ff ffd8 	bl	180 <accelerometer_init>
     1d0:	e7ec      	b.n	1ac <accelerometer_init+0x2c>
    user_delay_ms(100);
     1d2:	2064      	movs	r0, #100	; 0x64
     1d4:	4b04      	ldr	r3, [pc, #16]	; (1e8 <accelerometer_init+0x68>)
     1d6:	4798      	blx	r3
}
     1d8:	b003      	add	sp, #12
     1da:	bd00      	pop	{pc}
     1dc:	200005cc 	.word	0x200005cc
     1e0:	00000131 	.word	0x00000131
     1e4:	00000145 	.word	0x00000145
     1e8:	00000115 	.word	0x00000115
     1ec:	000005fd 	.word	0x000005fd
     1f0:	000007a1 	.word	0x000007a1
     1f4:	20000450 	.word	0x20000450

000001f8 <accelerometer_get>:
{
     1f8:	b510      	push	{r4, lr}
    rslt = bmi160_get_sensor_data(BMI160_ACCEL_SEL, &temp_accel, NULL, &sensor);
     1fa:	4b0f      	ldr	r3, [pc, #60]	; (238 <accelerometer_get+0x40>)
     1fc:	2200      	movs	r2, #0
     1fe:	490f      	ldr	r1, [pc, #60]	; (23c <accelerometer_get+0x44>)
     200:	2001      	movs	r0, #1
     202:	4c0f      	ldr	r4, [pc, #60]	; (240 <accelerometer_get+0x48>)
     204:	47a0      	blx	r4
     206:	4b0f      	ldr	r3, [pc, #60]	; (244 <accelerometer_get+0x4c>)
     208:	7018      	strb	r0, [r3, #0]
        return 0; // Error reading sensor
     20a:	2300      	movs	r3, #0
    if (rslt != BMI160_OK) {
     20c:	2800      	cmp	r0, #0
     20e:	d111      	bne.n	234 <accelerometer_get+0x3c>
	lsb_x = datas[0];
     210:	4b0d      	ldr	r3, [pc, #52]	; (248 <accelerometer_get+0x50>)
     212:	7819      	ldrb	r1, [r3, #0]
	msb_x = datas[1];
     214:	7858      	ldrb	r0, [r3, #1]
	msblsb_x = (int16_t)((msb_x << 8) | lsb_x);
     216:	4a0b      	ldr	r2, [pc, #44]	; (244 <accelerometer_get+0x4c>)
     218:	0200      	lsls	r0, r0, #8
     21a:	4301      	orrs	r1, r0
     21c:	8051      	strh	r1, [r2, #2]
	lsb_y = datas[2];
     21e:	7899      	ldrb	r1, [r3, #2]
	msb_y = datas[3];
     220:	78d8      	ldrb	r0, [r3, #3]
	msblsb_y = (int16_t)((msb_y << 8) | lsb_y);
     222:	0200      	lsls	r0, r0, #8
     224:	4301      	orrs	r1, r0
     226:	8091      	strh	r1, [r2, #4]
	lsb_z = datas[4];
     228:	7919      	ldrb	r1, [r3, #4]
	msb_z = datas[5];
     22a:	795b      	ldrb	r3, [r3, #5]
	msblsb_z = (int16_t)((msb_z << 8) | lsb_z);
     22c:	021b      	lsls	r3, r3, #8
     22e:	430b      	orrs	r3, r1
     230:	80d3      	strh	r3, [r2, #6]
    return 1;
     232:	2301      	movs	r3, #1
}
     234:	0018      	movs	r0, r3
     236:	bd10      	pop	{r4, pc}
     238:	200005cc 	.word	0x200005cc
     23c:	200005f4 	.word	0x200005f4
     240:	00000961 	.word	0x00000961
     244:	20000450 	.word	0x20000450
     248:	200005c4 	.word	0x200005c4

0000024c <accelerometer_get_x>:
	return msblsb_x;
     24c:	4b01      	ldr	r3, [pc, #4]	; (254 <accelerometer_get_x+0x8>)
     24e:	2002      	movs	r0, #2
     250:	5e18      	ldrsh	r0, [r3, r0]
}
     252:	4770      	bx	lr
     254:	20000450 	.word	0x20000450

00000258 <accelerometer_get_y>:
	return msblsb_y;
     258:	4b01      	ldr	r3, [pc, #4]	; (260 <accelerometer_get_y+0x8>)
     25a:	2004      	movs	r0, #4
     25c:	5e18      	ldrsh	r0, [r3, r0]
}
     25e:	4770      	bx	lr
     260:	20000450 	.word	0x20000450

00000264 <adc_init>:

//==============================================================================
void adc_init()
{
	// enable ADC
	PM->APBCMASK.bit.ADC_ = 1;
     264:	4a38      	ldr	r2, [pc, #224]	; (348 <adc_init+0xe4>)
     266:	6a11      	ldr	r1, [r2, #32]
     268:	2380      	movs	r3, #128	; 0x80
     26a:	025b      	lsls	r3, r3, #9
     26c:	430b      	orrs	r3, r1
     26e:	6213      	str	r3, [r2, #32]
	
	// Enable gen clk
	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID_ADC |
     270:	4a36      	ldr	r2, [pc, #216]	; (34c <adc_init+0xe8>)
     272:	4b37      	ldr	r3, [pc, #220]	; (350 <adc_init+0xec>)
     274:	805a      	strh	r2, [r3, #2]
	GCLK_CLKCTRL_GEN_GCLK0 |
	GCLK_CLKCTRL_CLKEN;
	while (GCLK->STATUS.bit.SYNCBUSY);
     276:	001a      	movs	r2, r3
     278:	7853      	ldrb	r3, [r2, #1]
     27a:	09db      	lsrs	r3, r3, #7
     27c:	d1fc      	bne.n	278 <adc_init+0x14>
	
	// Reset ADC
	ADC->CTRLA.bit.SWRST = 1;
     27e:	4a35      	ldr	r2, [pc, #212]	; (354 <adc_init+0xf0>)
     280:	7813      	ldrb	r3, [r2, #0]
     282:	2101      	movs	r1, #1
     284:	430b      	orrs	r3, r1
     286:	7013      	strb	r3, [r2, #0]
	while (ADC->CTRLA.bit.SWRST || ADC->STATUS.bit.SYNCBUSY);
     288:	7813      	ldrb	r3, [r2, #0]
     28a:	07db      	lsls	r3, r3, #31
     28c:	d4fc      	bmi.n	288 <adc_init+0x24>
     28e:	7e53      	ldrb	r3, [r2, #25]
     290:	09db      	lsrs	r3, r3, #7
     292:	d1f9      	bne.n	288 <adc_init+0x24>
	
	// Disable run standby and ADC enable
	ADC->CTRLA.bit.RUNSTDBY = 0;
     294:	4b2f      	ldr	r3, [pc, #188]	; (354 <adc_init+0xf0>)
     296:	781a      	ldrb	r2, [r3, #0]
     298:	2104      	movs	r1, #4
     29a:	438a      	bics	r2, r1
     29c:	701a      	strb	r2, [r3, #0]
	ADC->CTRLA.bit.ENABLE = 0;
     29e:	781a      	ldrb	r2, [r3, #0]
     2a0:	3902      	subs	r1, #2
     2a2:	438a      	bics	r2, r1
     2a4:	701a      	strb	r2, [r3, #0]
	
	// Select reference voltage
	ADC->REFCTRL.bit.REFSEL = 0x02; // 0.5*VDDANA
     2a6:	785a      	ldrb	r2, [r3, #1]
     2a8:	310d      	adds	r1, #13
     2aa:	438a      	bics	r2, r1
     2ac:	2002      	movs	r0, #2
     2ae:	4302      	orrs	r2, r0
     2b0:	705a      	strb	r2, [r3, #1]
	
	// Select average ctrl
	ADC->AVGCTRL.bit.ADJRES = 0;
     2b2:	789a      	ldrb	r2, [r3, #2]
     2b4:	2070      	movs	r0, #112	; 0x70
     2b6:	4382      	bics	r2, r0
     2b8:	709a      	strb	r2, [r3, #2]
	ADC->AVGCTRL.bit.SAMPLENUM = 0;
     2ba:	789a      	ldrb	r2, [r3, #2]
     2bc:	438a      	bics	r2, r1
     2be:	709a      	strb	r2, [r3, #2]
	
	// Select sample ctrl
	ADC->SAMPCTRL.bit.SAMPLEN = 0;
     2c0:	78da      	ldrb	r2, [r3, #3]
     2c2:	3130      	adds	r1, #48	; 0x30
     2c4:	438a      	bics	r2, r1
     2c6:	70da      	strb	r2, [r3, #3]
	
	// Set prescaler, resolution, freerun mode, and gain correction
	ADC->CTRLB.bit.PRESCALER = 0x6; // prescaler of 256
     2c8:	889a      	ldrh	r2, [r3, #4]
     2ca:	4923      	ldr	r1, [pc, #140]	; (358 <adc_init+0xf4>)
     2cc:	4011      	ands	r1, r2
     2ce:	22c0      	movs	r2, #192	; 0xc0
     2d0:	00d2      	lsls	r2, r2, #3
     2d2:	430a      	orrs	r2, r1
     2d4:	809a      	strh	r2, [r3, #4]
	ADC->CTRLB.bit.RESSEL = 0x00; // 12-bit resolution
     2d6:	889a      	ldrh	r2, [r3, #4]
     2d8:	2130      	movs	r1, #48	; 0x30
     2da:	438a      	bics	r2, r1
     2dc:	809a      	strh	r2, [r3, #4]
	ADC->CTRLB.bit.FREERUN = 1;
     2de:	889a      	ldrh	r2, [r3, #4]
     2e0:	2104      	movs	r1, #4
     2e2:	430a      	orrs	r2, r1
     2e4:	809a      	strh	r2, [r3, #4]
	ADC->CTRLB.bit.CORREN = 0;
     2e6:	889a      	ldrh	r2, [r3, #4]
     2e8:	2108      	movs	r1, #8
     2ea:	438a      	bics	r2, r1
     2ec:	809a      	strh	r2, [r3, #4]
	while (ADC->STATUS.bit.SYNCBUSY);
     2ee:	001a      	movs	r2, r3
     2f0:	7e53      	ldrb	r3, [r2, #25]
     2f2:	09db      	lsrs	r3, r3, #7
     2f4:	d1fc      	bne.n	2f0 <adc_init+0x8c>
	
	// Set gain and mux selection
	ADC->INPUTCTRL.bit.GAIN = 0xF; // 0.5 * gain
     2f6:	4b17      	ldr	r3, [pc, #92]	; (354 <adc_init+0xf0>)
     2f8:	6919      	ldr	r1, [r3, #16]
     2fa:	22f0      	movs	r2, #240	; 0xf0
     2fc:	0512      	lsls	r2, r2, #20
     2fe:	430a      	orrs	r2, r1
     300:	611a      	str	r2, [r3, #16]
	ADC->INPUTCTRL.bit.MUXNEG = 0x18; // GND
     302:	691a      	ldr	r2, [r3, #16]
     304:	4915      	ldr	r1, [pc, #84]	; (35c <adc_init+0xf8>)
     306:	4011      	ands	r1, r2
     308:	22c0      	movs	r2, #192	; 0xc0
     30a:	0152      	lsls	r2, r2, #5
     30c:	430a      	orrs	r2, r1
     30e:	611a      	str	r2, [r3, #16]
	ADC->INPUTCTRL.bit.MUXPOS = 0x02; // Joystick (y-direction)
     310:	691a      	ldr	r2, [r3, #16]
     312:	211f      	movs	r1, #31
     314:	438a      	bics	r2, r1
     316:	391d      	subs	r1, #29
     318:	430a      	orrs	r2, r1
     31a:	611a      	str	r2, [r3, #16]
	while (ADC->STATUS.bit.SYNCBUSY);
     31c:	001a      	movs	r2, r3
     31e:	7e53      	ldrb	r3, [r2, #25]
     320:	09db      	lsrs	r3, r3, #7
     322:	d1fc      	bne.n	31e <adc_init+0xba>
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     324:	2280      	movs	r2, #128	; 0x80
     326:	0412      	lsls	r2, r2, #16
     328:	4b0d      	ldr	r3, [pc, #52]	; (360 <adc_init+0xfc>)
     32a:	601a      	str	r2, [r3, #0]
	
	// Enable interrupts
	NVIC_EnableIRQ(ADC_IRQn);
	
	// Enable ADC
	ADC->CTRLA.bit.ENABLE = 1;
     32c:	4b09      	ldr	r3, [pc, #36]	; (354 <adc_init+0xf0>)
     32e:	7819      	ldrb	r1, [r3, #0]
     330:	2002      	movs	r0, #2
     332:	4301      	orrs	r1, r0
     334:	7019      	strb	r1, [r3, #0]
	
	// Start first conversion
	ADC->SWTRIG.bit.START = 1;
     336:	7b1a      	ldrb	r2, [r3, #12]
     338:	4302      	orrs	r2, r0
     33a:	731a      	strb	r2, [r3, #12]
	while (ADC->STATUS.bit.SYNCBUSY);
     33c:	001a      	movs	r2, r3
     33e:	7e53      	ldrb	r3, [r2, #25]
     340:	09db      	lsrs	r3, r3, #7
     342:	d1fc      	bne.n	33e <adc_init+0xda>
	
}
     344:	4770      	bx	lr
     346:	46c0      	nop			; (mov r8, r8)
     348:	40000400 	.word	0x40000400
     34c:	0000401e 	.word	0x0000401e
     350:	40000c00 	.word	0x40000c00
     354:	42004000 	.word	0x42004000
     358:	fffff8ff 	.word	0xfffff8ff
     35c:	ffffe0ff 	.word	0xffffe0ff
     360:	e000e100 	.word	0xe000e100

00000364 <adc_get>:

//==============================================================================
uint16_t adc_get()
{
	while (ADC->STATUS.bit.SYNCBUSY);
     364:	4a03      	ldr	r2, [pc, #12]	; (374 <adc_get+0x10>)
     366:	7e53      	ldrb	r3, [r2, #25]
     368:	09db      	lsrs	r3, r3, #7
     36a:	d1fc      	bne.n	366 <adc_get+0x2>
	return ADC->RESULT.bit.RESULT;
     36c:	4b01      	ldr	r3, [pc, #4]	; (374 <adc_get+0x10>)
     36e:	8b58      	ldrh	r0, [r3, #26]
     370:	b280      	uxth	r0, r0
}
     372:	4770      	bx	lr
     374:	42004000 	.word	0x42004000

00000378 <adc_get_Y>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     378:	b672      	cpsid	i
int16_t adc_get_Y()
{
	int16_t result;
	// Atomic block
	__disable_irq();
	result = 2048 - y_val;
     37a:	4b04      	ldr	r3, [pc, #16]	; (38c <adc_get_Y+0x14>)
     37c:	881b      	ldrh	r3, [r3, #0]
     37e:	b29b      	uxth	r3, r3
  __ASM volatile ("cpsie i" : : : "memory");
     380:	b662      	cpsie	i
     382:	2080      	movs	r0, #128	; 0x80
     384:	0100      	lsls	r0, r0, #4
     386:	1ac0      	subs	r0, r0, r3
	__enable_irq();
	return result;
     388:	b200      	sxth	r0, r0
}
     38a:	4770      	bx	lr
     38c:	20000458 	.word	0x20000458

00000390 <adc_get_X>:
  __ASM volatile ("cpsid i" : : : "memory");
     390:	b672      	cpsid	i
int16_t adc_get_X()
{
	int16_t result;
	// Atomic block
	__disable_irq();
	result = 2048 - x_val;
     392:	4b04      	ldr	r3, [pc, #16]	; (3a4 <adc_get_X+0x14>)
     394:	885b      	ldrh	r3, [r3, #2]
     396:	b29b      	uxth	r3, r3
  __ASM volatile ("cpsie i" : : : "memory");
     398:	b662      	cpsie	i
     39a:	2080      	movs	r0, #128	; 0x80
     39c:	0100      	lsls	r0, r0, #4
     39e:	1ac0      	subs	r0, r0, r3
	__enable_irq();
	return result;
     3a0:	b200      	sxth	r0, r0
}
     3a2:	4770      	bx	lr
     3a4:	20000458 	.word	0x20000458

000003a8 <adc_reset>:

//==============================================================================

void adc_reset()
{
	ADC->CTRLB.bit.FREERUN = 1; // enable freerun mode
     3a8:	4b07      	ldr	r3, [pc, #28]	; (3c8 <adc_reset+0x20>)
     3aa:	889a      	ldrh	r2, [r3, #4]
     3ac:	2104      	movs	r1, #4
     3ae:	430a      	orrs	r2, r1
     3b0:	809a      	strh	r2, [r3, #4]
	ADC->INTENCLR.bit.RESRDY = 1; // disable interrupt
     3b2:	7d9a      	ldrb	r2, [r3, #22]
     3b4:	2101      	movs	r1, #1
     3b6:	430a      	orrs	r2, r1
     3b8:	759a      	strb	r2, [r3, #22]
	ADC->INPUTCTRL.bit.MUXPOS = 0x02; // select joystick y dir
     3ba:	691a      	ldr	r2, [r3, #16]
     3bc:	211f      	movs	r1, #31
     3be:	438a      	bics	r2, r1
     3c0:	391d      	subs	r1, #29
     3c2:	430a      	orrs	r2, r1
     3c4:	611a      	str	r2, [r3, #16]
}
     3c6:	4770      	bx	lr
     3c8:	42004000 	.word	0x42004000

000003cc <adc_interruptSet>:

//==============================================================================

void adc_interruptSet()
{
	ADC->CTRLB.bit.FREERUN = 0; // disable freerun mode
     3cc:	4b09      	ldr	r3, [pc, #36]	; (3f4 <adc_interruptSet+0x28>)
     3ce:	889a      	ldrh	r2, [r3, #4]
     3d0:	2104      	movs	r1, #4
     3d2:	438a      	bics	r2, r1
     3d4:	809a      	strh	r2, [r3, #4]
	ADC->INTENSET.bit.RESRDY = 1; // enable interrupts
     3d6:	7dda      	ldrb	r2, [r3, #23]
     3d8:	2101      	movs	r1, #1
     3da:	430a      	orrs	r2, r1
     3dc:	75da      	strb	r2, [r3, #23]
	dir = Y;
     3de:	2100      	movs	r1, #0
     3e0:	4a05      	ldr	r2, [pc, #20]	; (3f8 <adc_interruptSet+0x2c>)
     3e2:	7111      	strb	r1, [r2, #4]
	ADC->INPUTCTRL.bit.MUXPOS = 0x02; // select joystick y dir
     3e4:	691a      	ldr	r2, [r3, #16]
     3e6:	311f      	adds	r1, #31
     3e8:	438a      	bics	r2, r1
     3ea:	391d      	subs	r1, #29
     3ec:	430a      	orrs	r2, r1
     3ee:	611a      	str	r2, [r3, #16]
}
     3f0:	4770      	bx	lr
     3f2:	46c0      	nop			; (mov r8, r8)
     3f4:	42004000 	.word	0x42004000
     3f8:	20000458 	.word	0x20000458

000003fc <ADC_Handler>:
//     | .__/ |  \  .__/
//
//------------------------------------------------------------------------------
void ADC_Handler(void)
{
	if (ADC->INTFLAG.bit.RESRDY)
     3fc:	4b16      	ldr	r3, [pc, #88]	; (458 <ADC_Handler+0x5c>)
     3fe:	7e1b      	ldrb	r3, [r3, #24]
     400:	07db      	lsls	r3, r3, #31
     402:	d516      	bpl.n	432 <ADC_Handler+0x36>
	{
		ADC->INTFLAG.reg = ADC_INTFLAG_RESRDY; // clear flag
     404:	2201      	movs	r2, #1
     406:	4b14      	ldr	r3, [pc, #80]	; (458 <ADC_Handler+0x5c>)
     408:	761a      	strb	r2, [r3, #24]
		if (dir == Y)
     40a:	4b14      	ldr	r3, [pc, #80]	; (45c <ADC_Handler+0x60>)
     40c:	791b      	ldrb	r3, [r3, #4]
     40e:	2b00      	cmp	r3, #0
     410:	d110      	bne.n	434 <ADC_Handler+0x38>
		{
			y_val = ADC->RESULT.reg; // store result
     412:	4b11      	ldr	r3, [pc, #68]	; (458 <ADC_Handler+0x5c>)
     414:	8b5a      	ldrh	r2, [r3, #26]
     416:	b292      	uxth	r2, r2
     418:	4910      	ldr	r1, [pc, #64]	; (45c <ADC_Handler+0x60>)
     41a:	800a      	strh	r2, [r1, #0]
			ADC->INPUTCTRL.bit.MUXPOS = 0x00; // Set ADC to read x dir
     41c:	691a      	ldr	r2, [r3, #16]
     41e:	201f      	movs	r0, #31
     420:	4382      	bics	r2, r0
     422:	611a      	str	r2, [r3, #16]
			dir = X; // switch state
     424:	2301      	movs	r3, #1
     426:	710b      	strb	r3, [r1, #4]
		{
			x_val = ADC->RESULT.reg; // store result
			ADC->INPUTCTRL.bit.MUXPOS = 0x02; // Set ADC to read y dir
			dir = Y; // switch state
		}
		ADC->SWTRIG.bit.START = 1; // Start next conversion
     428:	4a0b      	ldr	r2, [pc, #44]	; (458 <ADC_Handler+0x5c>)
     42a:	7b13      	ldrb	r3, [r2, #12]
     42c:	2102      	movs	r1, #2
     42e:	430b      	orrs	r3, r1
     430:	7313      	strb	r3, [r2, #12]
	}
     432:	4770      	bx	lr
		else if (dir == X)
     434:	4b09      	ldr	r3, [pc, #36]	; (45c <ADC_Handler+0x60>)
     436:	791b      	ldrb	r3, [r3, #4]
     438:	2b01      	cmp	r3, #1
     43a:	d1f5      	bne.n	428 <ADC_Handler+0x2c>
			x_val = ADC->RESULT.reg; // store result
     43c:	4a06      	ldr	r2, [pc, #24]	; (458 <ADC_Handler+0x5c>)
     43e:	8b53      	ldrh	r3, [r2, #26]
     440:	b29b      	uxth	r3, r3
     442:	4906      	ldr	r1, [pc, #24]	; (45c <ADC_Handler+0x60>)
     444:	804b      	strh	r3, [r1, #2]
			ADC->INPUTCTRL.bit.MUXPOS = 0x02; // Set ADC to read y dir
     446:	6913      	ldr	r3, [r2, #16]
     448:	201f      	movs	r0, #31
     44a:	4383      	bics	r3, r0
     44c:	381d      	subs	r0, #29
     44e:	4303      	orrs	r3, r0
     450:	6113      	str	r3, [r2, #16]
			dir = Y; // switch state
     452:	2300      	movs	r3, #0
     454:	710b      	strb	r3, [r1, #4]
     456:	e7e7      	b.n	428 <ADC_Handler+0x2c>
     458:	42004000 	.word	0x42004000
     45c:	20000458 	.word	0x20000458

00000460 <null_ptr_check>:
					const struct bmi160_dev *dev)
{
	int8_t rslt;

	/* Configure Interrupt pins */
	rslt = set_intr_pin_config(int_config, dev);
     460:	2800      	cmp	r0, #0
     462:	d00a      	beq.n	47a <null_ptr_check+0x1a>
	if (rslt == BMI160_OK) {
     464:	69c3      	ldr	r3, [r0, #28]
     466:	2b00      	cmp	r3, #0
     468:	d00a      	beq.n	480 <null_ptr_check+0x20>
		rslt = map_feature_interrupt(int_config, dev);
     46a:	6a03      	ldr	r3, [r0, #32]
     46c:	2b00      	cmp	r3, #0
     46e:	d00a      	beq.n	486 <null_ptr_check+0x26>
     470:	6a43      	ldr	r3, [r0, #36]	; 0x24
		if (rslt == BMI160_OK) {
     472:	4258      	negs	r0, r3
     474:	4158      	adcs	r0, r3
     476:	4240      	negs	r0, r0
 * for tap interrupt.
 */
static int8_t config_tap_data_src(const struct bmi160_acc_tap_int_cfg *tap_int_cfg, const struct bmi160_dev *dev)
{
	int8_t rslt;
	uint8_t data = 0;
     478:	4770      	bx	lr
     47a:	2001      	movs	r0, #1
     47c:	4240      	negs	r0, r0
	uint8_t temp = 0;

	/* Configure Int data 0 register to add source of interrupt */
	rslt = bmi160_get_regs(BMI160_INT_DATA_0_ADDR, &data, 1, dev);
     47e:	e7fb      	b.n	478 <null_ptr_check+0x18>
     480:	2001      	movs	r0, #1
     482:	4240      	negs	r0, r0
     484:	e7f8      	b.n	478 <null_ptr_check+0x18>
     486:	2001      	movs	r0, #1
	if (rslt == BMI160_OK) {
     488:	4240      	negs	r0, r0
     48a:	e7f5      	b.n	478 <null_ptr_check+0x18>

0000048c <bmi160_get_regs>:
     48c:	b570      	push	{r4, r5, r6, lr}
		temp = data & ~BMI160_TAP_SRC_INT_MASK;
		data = temp | ((tap_int_cfg->tap_data_src << 3) & BMI160_TAP_SRC_INT_MASK);
     48e:	0006      	movs	r6, r0
     490:	1e1c      	subs	r4, r3, #0
     492:	d018      	beq.n	4c6 <bmi160_get_regs+0x3a>
     494:	69dd      	ldr	r5, [r3, #28]
     496:	2d00      	cmp	r5, #0
		temp = data & ~BMI160_TAP_SRC_INT_MASK;
     498:	d018      	beq.n	4cc <bmi160_get_regs+0x40>
     49a:	789b      	ldrb	r3, [r3, #2]
		data = temp | ((tap_int_cfg->tap_data_src << 3) & BMI160_TAP_SRC_INT_MASK);
     49c:	2b01      	cmp	r3, #1
     49e:	d00c      	beq.n	4ba <bmi160_get_regs+0x2e>
		/* Write data to Data 0 address */
		rslt = bmi160_set_regs(BMI160_INT_DATA_0_ADDR, &data, 1, dev);
     4a0:	7860      	ldrb	r0, [r4, #1]
     4a2:	0013      	movs	r3, r2
     4a4:	000a      	movs	r2, r1
     4a6:	0031      	movs	r1, r6
     4a8:	47a8      	blx	r5
			if (rslt == BMI160_OK)
     4aa:	0005      	movs	r5, r0
     4ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
     4ae:	2001      	movs	r0, #1
				const struct bmi160_dev *dev)
{
	int8_t rslt;
	uint8_t temp = 0;
	uint8_t data = 0;
	uint8_t data_array[2] = {0};
     4b0:	4798      	blx	r3
     4b2:	2d00      	cmp	r5, #0
     4b4:	d104      	bne.n	4c0 <bmi160_get_regs+0x34>
	uint8_t count = 0;
	uint8_t dur, shock, quiet, thres;

	/* Configure tap 0 register for tap shock,tap quiet duration
	 * in case of single tap interrupt */
	rslt = bmi160_get_regs(BMI160_INT_TAP_0_ADDR, data_array, 2, dev);
     4b6:	0028      	movs	r0, r5
     4b8:	bd70      	pop	{r4, r5, r6, pc}
     4ba:	337f      	adds	r3, #127	; 0x7f
     4bc:	431e      	orrs	r6, r3
     4be:	e7ef      	b.n	4a0 <bmi160_get_regs+0x14>
	if (rslt == BMI160_OK) {
     4c0:	2502      	movs	r5, #2
     4c2:	426d      	negs	r5, r5
     4c4:	e7f7      	b.n	4b6 <bmi160_get_regs+0x2a>
		data = data_array[count];
     4c6:	2501      	movs	r5, #1
     4c8:	426d      	negs	r5, r5

		if (int_config->int_type == BMI160_ACC_DOUBLE_TAP_INT) {
     4ca:	e7f4      	b.n	4b6 <bmi160_get_regs+0x2a>
     4cc:	2501      	movs	r5, #1
     4ce:	426d      	negs	r5, r5
			/* Add tap duration data in case of
			 * double tap interrupt */
			data = temp | (dur & BMI160_TAP_DUR_MASK);
		}

		shock = (uint8_t)tap_int_cfg->tap_shock;
     4d0:	e7f1      	b.n	4b6 <bmi160_get_regs+0x2a>

000004d2 <bmi160_set_regs>:
		temp = data & ~BMI160_TAP_SHOCK_DUR_MASK;
		data = temp | ((shock << 6) & BMI160_TAP_SHOCK_DUR_MASK);
     4d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     4d4:	46ce      	mov	lr, r9
     4d6:	4647      	mov	r7, r8
		temp = data & ~BMI160_TAP_SHOCK_DUR_MASK;
     4d8:	b580      	push	{r7, lr}
		data = temp | ((shock << 6) & BMI160_TAP_SHOCK_DUR_MASK);
     4da:	4680      	mov	r8, r0

		quiet = (uint8_t)tap_int_cfg->tap_quiet;
     4dc:	4689      	mov	r9, r1
		temp = data & ~BMI160_TAP_QUIET_DUR_MASK;
		data = temp | ((quiet << 7) & BMI160_TAP_QUIET_DUR_MASK);
     4de:	0017      	movs	r7, r2
     4e0:	1e1d      	subs	r5, r3, #0
		temp = data & ~BMI160_TAP_QUIET_DUR_MASK;
     4e2:	d03c      	beq.n	55e <bmi160_set_regs+0x8c>
     4e4:	6a1c      	ldr	r4, [r3, #32]
		data = temp | ((quiet << 7) & BMI160_TAP_QUIET_DUR_MASK);
     4e6:	2c00      	cmp	r4, #0

		data_array[count++] = data;
     4e8:	d03d      	beq.n	566 <bmi160_set_regs+0x94>
     4ea:	789b      	ldrb	r3, [r3, #2]

		data = data_array[count];
		thres = (uint8_t)tap_int_cfg->tap_thr;
		temp = data & ~BMI160_TAP_THRES_MASK;
     4ec:	2b01      	cmp	r3, #1
     4ee:	d023      	beq.n	538 <bmi160_set_regs+0x66>
     4f0:	7a2b      	ldrb	r3, [r5, #8]
		thres = (uint8_t)tap_int_cfg->tap_thr;
     4f2:	2b11      	cmp	r3, #17
     4f4:	d025      	beq.n	542 <bmi160_set_regs+0x70>
		data = temp | (thres & BMI160_TAP_THRES_MASK);
     4f6:	7c2b      	ldrb	r3, [r5, #16]

		data_array[count++] = data;
     4f8:	2b15      	cmp	r3, #21
		/* TAP 0 and TAP 1 address lie consecutively,
		hence writing data to respective registers at one go */
		/* Writing to Tap 0 and Tap 1 Address simultaneously */
		rslt = bmi160_set_regs(BMI160_INT_TAP_0_ADDR, data_array, count, dev);
     4fa:	d022      	beq.n	542 <bmi160_set_regs+0x70>
     4fc:	2400      	movs	r4, #0
     4fe:	2300      	movs	r3, #0
     500:	001e      	movs	r6, r3
     502:	2f00      	cmp	r7, #0
     504:	d013      	beq.n	52e <bmi160_set_regs+0x5c>
			data = temp | ((tap_int_cfg->tap_en << 5) & BMI160_SINGLE_TAP_INT_EN_MASK);
     506:	464b      	mov	r3, r9
     508:	191a      	adds	r2, r3, r4
     50a:	4643      	mov	r3, r8
     50c:	1919      	adds	r1, r3, r4
     50e:	b2c9      	uxtb	r1, r1
			temp = data & ~BMI160_SINGLE_TAP_INT_EN_MASK;
     510:	7868      	ldrb	r0, [r5, #1]
     512:	2301      	movs	r3, #1
     514:	6a2e      	ldr	r6, [r5, #32]
			data = temp | ((tap_int_cfg->tap_en << 5) & BMI160_SINGLE_TAP_INT_EN_MASK);
     516:	47b0      	blx	r6
     518:	0006      	movs	r6, r0
     51a:	2001      	movs	r0, #1
			dur  = (uint8_t)tap_int_cfg->tap_dur;
     51c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
     51e:	4798      	blx	r3
			temp = (data & ~BMI160_TAP_DUR_MASK);
     520:	3401      	adds	r4, #1
     522:	b2e4      	uxtb	r4, r4
			data = temp | (dur & BMI160_TAP_DUR_MASK);
     524:	b2a3      	uxth	r3, r4
     526:	42bb      	cmp	r3, r7
     528:	d3ed      	bcc.n	506 <bmi160_set_regs+0x34>
	rslt = null_ptr_check(dev);
     52a:	2e00      	cmp	r6, #0
     52c:	d113      	bne.n	556 <bmi160_set_regs+0x84>
     52e:	0030      	movs	r0, r6
	if ((rslt != BMI160_OK) || (int_config == NULL)) {
     530:	bc0c      	pop	{r2, r3}
     532:	4690      	mov	r8, r2
     534:	4699      	mov	r9, r3
     536:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     538:	337e      	adds	r3, #126	; 0x7e
     53a:	0002      	movs	r2, r0
	uint8_t data = 0;
     53c:	401a      	ands	r2, r3
     53e:	4690      	mov	r8, r2
     540:	e7d6      	b.n	4f0 <bmi160_set_regs+0x1e>
	rslt = bmi160_get_regs(BMI160_INT_ENABLE_2_ADDR, &data, 1, dev);
     542:	7868      	ldrb	r0, [r5, #1]
     544:	003b      	movs	r3, r7
     546:	464a      	mov	r2, r9
     548:	4641      	mov	r1, r8
     54a:	47a0      	blx	r4
	if (rslt == BMI160_OK) {
     54c:	0006      	movs	r6, r0
     54e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
     550:	2001      	movs	r0, #1
		data = temp | ((step_detect_int_cfg->step_detector_en << 3) & BMI160_STEP_DETECT_INT_EN_MASK);
     552:	4798      	blx	r3
     554:	e7e9      	b.n	52a <bmi160_set_regs+0x58>
     556:	2302      	movs	r3, #2
     558:	425b      	negs	r3, r3
     55a:	001e      	movs	r6, r3
		temp = data & ~BMI160_STEP_DETECT_INT_EN_MASK;
     55c:	e7e7      	b.n	52e <bmi160_set_regs+0x5c>
     55e:	2301      	movs	r3, #1
     560:	425b      	negs	r3, r3
		data = temp | ((step_detect_int_cfg->step_detector_en << 3) & BMI160_STEP_DETECT_INT_EN_MASK);
     562:	001e      	movs	r6, r3
     564:	e7e3      	b.n	52e <bmi160_set_regs+0x5c>
		rslt = bmi160_set_regs(BMI160_INT_ENABLE_2_ADDR, &data, 1, dev);
     566:	2301      	movs	r3, #1
     568:	425b      	negs	r3, r3
     56a:	001e      	movs	r6, r3
     56c:	e7df      	b.n	52e <bmi160_set_regs+0x5c>
	...

00000570 <bmi160_soft_reset>:
		if (rslt == BMI160_OK) {
     570:	b570      	push	{r4, r5, r6, lr}
     572:	b082      	sub	sp, #8
     574:	0004      	movs	r4, r0
			rslt = set_intr_pin_config(int_config, dev);
     576:	22b6      	movs	r2, #182	; 0xb6
     578:	466b      	mov	r3, sp
     57a:	71da      	strb	r2, [r3, #7]
     57c:	2800      	cmp	r0, #0
			if (rslt == BMI160_OK) {
     57e:	d032      	beq.n	5e6 <bmi160_soft_reset+0x76>
     580:	6a43      	ldr	r3, [r0, #36]	; 0x24
     582:	2b00      	cmp	r3, #0
				rslt = map_feature_interrupt(int_config, dev);
     584:	d032      	beq.n	5ec <bmi160_soft_reset+0x7c>
     586:	0003      	movs	r3, r0
     588:	3ab5      	subs	r2, #181	; 0xb5
     58a:	4669      	mov	r1, sp
				if (rslt == BMI160_OK)
     58c:	3107      	adds	r1, #7
     58e:	207e      	movs	r0, #126	; 0x7e
     590:	4d18      	ldr	r5, [pc, #96]	; (5f4 <bmi160_soft_reset+0x84>)
	uint8_t data_array[2] = {0};
     592:	47a8      	blx	r5
     594:	0005      	movs	r5, r0
     596:	200f      	movs	r0, #15
	if (step_detect_int_cfg->step_detector_mode == BMI160_STEP_DETECT_NORMAL) {
     598:	6a63      	ldr	r3, [r4, #36]	; 0x24
     59a:	4798      	blx	r3
     59c:	2d00      	cmp	r5, #0
     59e:	d114      	bne.n	5ca <bmi160_soft_reset+0x5a>
	} else if (step_detect_int_cfg->step_detector_mode == BMI160_STEP_DETECT_SENSITIVE) {
     5a0:	78a3      	ldrb	r3, [r4, #2]
     5a2:	2b01      	cmp	r3, #1
	} else if (step_detect_int_cfg->step_detector_mode == BMI160_STEP_DETECT_ROBUST) {
     5a4:	d014      	beq.n	5d0 <bmi160_soft_reset+0x60>
     5a6:	2202      	movs	r2, #2
	} else if (step_detect_int_cfg->step_detector_mode == BMI160_STEP_DETECT_USER_DEFINE) {
     5a8:	71e2      	strb	r2, [r4, #7]
     5aa:	2308      	movs	r3, #8
		rslt = bmi160_get_regs(BMI160_INT_STEP_CONFIG_0_ADDR, &data_array[0], 2, dev);
     5ac:	7163      	strb	r3, [r4, #5]
     5ae:	2110      	movs	r1, #16
     5b0:	7121      	strb	r1, [r4, #4]
     5b2:	390d      	subs	r1, #13
     5b4:	71a1      	strb	r1, [r4, #6]
     5b6:	73e2      	strb	r2, [r4, #15]
		if (rslt == BMI160_OK) {
     5b8:	7363      	strb	r3, [r4, #13]
     5ba:	330c      	adds	r3, #12
			data_array[0] = temp | ((step_detect_int_cfg->min_threshold << 3)
     5bc:	7323      	strb	r3, [r4, #12]
     5be:	2300      	movs	r3, #0
					& BMI160_STEP_DETECT_MIN_THRES_MASK);
     5c0:	73a3      	strb	r3, [r4, #14]
     5c2:	6863      	ldr	r3, [r4, #4]
			temp = data_array[0] & ~BMI160_STEP_DETECT_MIN_THRES_MASK;
     5c4:	60a3      	str	r3, [r4, #8]
     5c6:	68e3      	ldr	r3, [r4, #12]
     5c8:	6123      	str	r3, [r4, #16]
			data_array[0] = temp | ((step_detect_int_cfg->min_threshold << 3)
     5ca:	0028      	movs	r0, r5
			data_array[0] = temp | ((step_detect_int_cfg->steptime_min)
     5cc:	b002      	add	sp, #8
     5ce:	bd70      	pop	{r4, r5, r6, pc}
			temp = data_array[0] & ~BMI160_STEP_DETECT_STEPTIME_MIN_MASK;
     5d0:	0023      	movs	r3, r4
     5d2:	2201      	movs	r2, #1
			data_array[0] = temp | ((step_detect_int_cfg->steptime_min)
     5d4:	4669      	mov	r1, sp
     5d6:	3107      	adds	r1, #7
			temp = data_array[1] & ~BMI160_STEP_MIN_BUF_MASK;
     5d8:	207f      	movs	r0, #127	; 0x7f
     5da:	4e07      	ldr	r6, [pc, #28]	; (5f8 <bmi160_soft_reset+0x88>)
			data_array[1] = temp | ((step_detect_int_cfg->step_min_buf) & BMI160_STEP_MIN_BUF_MASK);
     5dc:	47b0      	blx	r6
     5de:	2800      	cmp	r0, #0
     5e0:	d0e1      	beq.n	5a6 <bmi160_soft_reset+0x36>
     5e2:	0005      	movs	r5, r0
     5e4:	e7f1      	b.n	5ca <bmi160_soft_reset+0x5a>
     5e6:	2501      	movs	r5, #1
		data_array[0] = 0x15;
     5e8:	426d      	negs	r5, r5
     5ea:	e7ee      	b.n	5ca <bmi160_soft_reset+0x5a>
     5ec:	2501      	movs	r5, #1
		data_array[1] = 0x03;
     5ee:	426d      	negs	r5, r5
     5f0:	e7eb      	b.n	5ca <bmi160_soft_reset+0x5a>
	rslt = bmi160_set_regs(BMI160_INT_STEP_CONFIG_0_ADDR, data_array, 2, dev);
     5f2:	46c0      	nop			; (mov r8, r8)
     5f4:	000004d3 	.word	0x000004d3
     5f8:	0000048d 	.word	0x0000048d

000005fc <bmi160_init>:
     5fc:	b530      	push	{r4, r5, lr}
     5fe:	b083      	sub	sp, #12
		data_array[0] = 0x2D;
     600:	0004      	movs	r4, r0
     602:	4b16      	ldr	r3, [pc, #88]	; (65c <bmi160_init+0x60>)
     604:	4798      	blx	r3
     606:	2800      	cmp	r0, #0
		data_array[0] = 0x1D;
     608:	d116      	bne.n	638 <bmi160_init+0x3c>
     60a:	78a3      	ldrb	r3, [r4, #2]
     60c:	2b01      	cmp	r3, #1
		data_array[1] = 0x07;
     60e:	d015      	beq.n	63c <bmi160_init+0x40>
     610:	0023      	movs	r3, r4
     612:	2201      	movs	r2, #1
     614:	4669      	mov	r1, sp
     616:	3106      	adds	r1, #6
     618:	2000      	movs	r0, #0
     61a:	4d11      	ldr	r5, [pc, #68]	; (660 <bmi160_init+0x64>)
     61c:	47a8      	blx	r5
     61e:	2800      	cmp	r0, #0
     620:	d116      	bne.n	650 <bmi160_init+0x54>
     622:	466b      	mov	r3, sp
     624:	3306      	adds	r3, #6
     626:	781b      	ldrb	r3, [r3, #0]
	rslt = null_ptr_check(dev);
     628:	2bd1      	cmp	r3, #209	; 0xd1
     62a:	d114      	bne.n	656 <bmi160_init+0x5a>
     62c:	7023      	strb	r3, [r4, #0]
	if ((rslt != BMI160_OK) || (int_config == NULL)) {
     62e:	332e      	adds	r3, #46	; 0x2e
     630:	70e3      	strb	r3, [r4, #3]
     632:	0020      	movs	r0, r4
     634:	4b0b      	ldr	r3, [pc, #44]	; (664 <bmi160_init+0x68>)
     636:	4798      	blx	r3
     638:	b003      	add	sp, #12
 * @brief This API enables the orient interrupt.
 */
static int8_t enable_orient_int(const struct bmi160_acc_orient_int_cfg *orient_int_cfg, const struct bmi160_dev *dev)
{
	int8_t rslt;
	uint8_t data = 0;
     63a:	bd30      	pop	{r4, r5, pc}
     63c:	0023      	movs	r3, r4
     63e:	2201      	movs	r2, #1
	uint8_t temp = 0;

	/* Enable data ready interrupt in Int Enable 0 register */
	rslt = bmi160_get_regs(BMI160_INT_ENABLE_0_ADDR, &data, 1, dev);
     640:	4669      	mov	r1, sp
     642:	3107      	adds	r1, #7
     644:	307f      	adds	r0, #127	; 0x7f
     646:	4d06      	ldr	r5, [pc, #24]	; (660 <bmi160_init+0x64>)
     648:	47a8      	blx	r5
	if (rslt == BMI160_OK) {
     64a:	2800      	cmp	r0, #0
     64c:	d1f4      	bne.n	638 <bmi160_init+0x3c>
     64e:	e7df      	b.n	610 <bmi160_init+0x14>
		temp = data & ~BMI160_ORIENT_INT_EN_MASK;
		data = temp | ((orient_int_cfg->orient_en << 6) & BMI160_ORIENT_INT_EN_MASK);
     650:	2003      	movs	r0, #3
     652:	4240      	negs	r0, r0
     654:	e7f0      	b.n	638 <bmi160_init+0x3c>
     656:	2003      	movs	r0, #3
     658:	4240      	negs	r0, r0
		temp = data & ~BMI160_ORIENT_INT_EN_MASK;
     65a:	e7ed      	b.n	638 <bmi160_init+0x3c>
     65c:	00000461 	.word	0x00000461
		data = temp | ((orient_int_cfg->orient_en << 6) & BMI160_ORIENT_INT_EN_MASK);
     660:	0000048d 	.word	0x0000048d
		/* write data to Int Enable 0 register */
		rslt = bmi160_set_regs(BMI160_INT_ENABLE_0_ADDR, &data, 1, dev);
     664:	00000571 	.word	0x00000571

00000668 <bmi160_set_power_mode>:
     668:	b530      	push	{r4, r5, lr}
     66a:	b083      	sub	sp, #12
     66c:	1e04      	subs	r4, r0, #0
		if (rslt == BMI160_OK) {
     66e:	d100      	bne.n	672 <bmi160_set_power_mode+0xa>
     670:	e085      	b.n	77e <bmi160_set_power_mode+0x116>
     672:	6a43      	ldr	r3, [r0, #36]	; 0x24
			rslt = set_intr_pin_config(int_config, dev);
     674:	2b00      	cmp	r3, #0
     676:	d100      	bne.n	67a <bmi160_set_power_mode+0x12>
     678:	e084      	b.n	784 <bmi160_set_power_mode+0x11c>
     67a:	2200      	movs	r2, #0
			if (rslt == BMI160_OK) {
     67c:	466b      	mov	r3, sp
     67e:	719a      	strb	r2, [r3, #6]
     680:	7903      	ldrb	r3, [r0, #4]
				rslt = map_feature_interrupt(int_config, dev);
     682:	001a      	movs	r2, r3
     684:	3a10      	subs	r2, #16
     686:	2a02      	cmp	r2, #2
     688:	d900      	bls.n	68c <bmi160_set_power_mode+0x24>
				if (rslt == BMI160_OK)
     68a:	e081      	b.n	790 <bmi160_set_power_mode+0x128>
     68c:	7a02      	ldrb	r2, [r0, #8]
     68e:	429a      	cmp	r2, r3
					const struct bmi160_dev *dev)
{
	int8_t rslt;
	uint8_t data = 0;
	uint8_t temp = 0;
	uint8_t data_array[2] = {0, 0};
     690:	d04f      	beq.n	732 <bmi160_set_power_mode+0xca>
     692:	2200      	movs	r2, #0
     694:	466b      	mov	r3, sp
     696:	71da      	strb	r2, [r3, #7]

	/* Configuring INT_ORIENT registers */
	rslt = bmi160_get_regs(BMI160_INT_ORIENT_0_ADDR, data_array, 2, dev);
     698:	0003      	movs	r3, r0
     69a:	3201      	adds	r2, #1
     69c:	4669      	mov	r1, sp
     69e:	3106      	adds	r1, #6
     6a0:	2040      	movs	r0, #64	; 0x40
	if (rslt == BMI160_OK) {
     6a2:	4d3d      	ldr	r5, [pc, #244]	; (798 <bmi160_set_power_mode+0x130>)
     6a4:	47a8      	blx	r5
     6a6:	1e05      	subs	r5, r0, #0
		data = data_array[0];
     6a8:	d114      	bne.n	6d4 <bmi160_set_power_mode+0x6c>
		temp = data & ~BMI160_ORIENT_MODE_MASK;
     6aa:	7923      	ldrb	r3, [r4, #4]
     6ac:	2b12      	cmp	r3, #18
     6ae:	d016      	beq.n	6de <bmi160_set_power_mode+0x76>
		/* Adding Orientation mode */
		data = temp | ((orient_int_cfg->orient_mode) & BMI160_ORIENT_MODE_MASK);
     6b0:	466b      	mov	r3, sp
     6b2:	3306      	adds	r3, #6
     6b4:	781b      	ldrb	r3, [r3, #0]
     6b6:	b25a      	sxtb	r2, r3
     6b8:	2a00      	cmp	r2, #0
		temp = data & ~BMI160_ORIENT_BLOCK_MASK;
		/* Adding Orientation blocking */
		data = temp | ((orient_int_cfg->orient_blocking << 2) & BMI160_ORIENT_BLOCK_MASK);
     6ba:	db28      	blt.n	70e <bmi160_set_power_mode+0xa6>
     6bc:	1d21      	adds	r1, r4, #4
		temp = data & ~BMI160_ORIENT_BLOCK_MASK;
     6be:	0023      	movs	r3, r4
     6c0:	2201      	movs	r2, #1
		data = temp | ((orient_int_cfg->orient_blocking << 2) & BMI160_ORIENT_BLOCK_MASK);
     6c2:	207e      	movs	r0, #126	; 0x7e
		temp = data & ~BMI160_ORIENT_HYST_MASK;
		 /* Adding Orientation hysteresis */
		data = temp | ((orient_int_cfg->orient_hyst << 4) & BMI160_ORIENT_HYST_MASK);
     6c4:	4d35      	ldr	r5, [pc, #212]	; (79c <bmi160_set_power_mode+0x134>)
     6c6:	47a8      	blx	r5
		temp = data & ~BMI160_ORIENT_HYST_MASK;
     6c8:	0005      	movs	r5, r0
     6ca:	7a23      	ldrb	r3, [r4, #8]
		data = temp | ((orient_int_cfg->orient_hyst << 4) & BMI160_ORIENT_HYST_MASK);
     6cc:	2b10      	cmp	r3, #16
		data_array[0] = data;
     6ce:	d02c      	beq.n	72a <bmi160_set_power_mode+0xc2>

		data = data_array[1];
		temp = data & ~BMI160_ORIENT_THETA_MASK;
     6d0:	7923      	ldrb	r3, [r4, #4]
     6d2:	7223      	strb	r3, [r4, #8]
     6d4:	2d00      	cmp	r5, #0
		/* Adding Orientation threshold */
		data = temp | ((orient_int_cfg->orient_theta) & BMI160_ORIENT_THETA_MASK);
     6d6:	d02c      	beq.n	732 <bmi160_set_power_mode+0xca>
     6d8:	0028      	movs	r0, r5
     6da:	b003      	add	sp, #12
     6dc:	bd30      	pop	{r4, r5, pc}
     6de:	466b      	mov	r3, sp
		temp = data & ~BMI160_ORIENT_UD_ENABLE;
		/* Adding Orient_ud_en */
		data = temp | ((orient_int_cfg->orient_ud_en << 6) & BMI160_ORIENT_UD_ENABLE);
     6e0:	1d99      	adds	r1, r3, #6
     6e2:	780a      	ldrb	r2, [r1, #0]
		temp = data & ~BMI160_ORIENT_UD_ENABLE;
     6e4:	237f      	movs	r3, #127	; 0x7f
     6e6:	401a      	ands	r2, r3
		data = temp | ((orient_int_cfg->orient_ud_en << 6) & BMI160_ORIENT_UD_ENABLE);
     6e8:	3bff      	subs	r3, #255	; 0xff
		temp = data & ~BMI160_AXES_EN_MASK;
		/* Adding axes_en */
		data = temp | ((orient_int_cfg->axes_ex << 7) & BMI160_AXES_EN_MASK);
     6ea:	4313      	orrs	r3, r2
     6ec:	700b      	strb	r3, [r1, #0]
		temp = data & ~BMI160_AXES_EN_MASK;
     6ee:	0023      	movs	r3, r4
     6f0:	2201      	movs	r2, #1
		data = temp | ((orient_int_cfg->axes_ex << 7) & BMI160_AXES_EN_MASK);
     6f2:	2040      	movs	r0, #64	; 0x40
		data_array[1] = data;
     6f4:	4d29      	ldr	r5, [pc, #164]	; (79c <bmi160_set_power_mode+0x134>)
		/* Writing data to INT_ORIENT 0 and INT_ORIENT 1
		 * registers simultaneously */
		rslt = bmi160_set_regs(BMI160_INT_ORIENT_0_ADDR, data_array, 2, dev);
     6f6:	47a8      	blx	r5
     6f8:	1e05      	subs	r5, r0, #0
     6fa:	d1eb      	bne.n	6d4 <bmi160_set_power_mode+0x6c>
     6fc:	0023      	movs	r3, r4
     6fe:	2202      	movs	r2, #2
     700:	4669      	mov	r1, sp
	rslt = null_ptr_check(dev);
     702:	3107      	adds	r1, #7
     704:	2058      	movs	r0, #88	; 0x58
     706:	4d25      	ldr	r5, [pc, #148]	; (79c <bmi160_set_power_mode+0x134>)
	if ((rslt != BMI160_OK) || (int_config == NULL)) {
     708:	47a8      	blx	r5
     70a:	0005      	movs	r5, r0
     70c:	e00a      	b.n	724 <bmi160_set_power_mode+0xbc>
     70e:	466a      	mov	r2, sp
     710:	1d91      	adds	r1, r2, #6
     712:	227f      	movs	r2, #127	; 0x7f
 * @brief This API enables the flat interrupt.
 */
static int8_t enable_flat_int(const struct bmi160_acc_flat_detect_int_cfg *flat_int, const struct bmi160_dev *dev)
{
	int8_t rslt;
	uint8_t data = 0;
     714:	4013      	ands	r3, r2
     716:	700b      	strb	r3, [r1, #0]
     718:	0023      	movs	r3, r4
	uint8_t temp = 0;

	/* Enable flat interrupt in Int Enable 0 register */
	rslt = bmi160_get_regs(BMI160_INT_ENABLE_0_ADDR, &data, 1, dev);
     71a:	3a7e      	subs	r2, #126	; 0x7e
     71c:	2040      	movs	r0, #64	; 0x40
     71e:	4d1f      	ldr	r5, [pc, #124]	; (79c <bmi160_set_power_mode+0x134>)
     720:	47a8      	blx	r5
     722:	0005      	movs	r5, r0
	if (rslt == BMI160_OK) {
     724:	2d00      	cmp	r5, #0
     726:	d1d7      	bne.n	6d8 <bmi160_set_power_mode+0x70>
     728:	e7c8      	b.n	6bc <bmi160_set_power_mode+0x54>
		temp = data & ~BMI160_FLAT_INT_EN_MASK;
		data = temp | ((flat_int->flat_en << 7) & BMI160_FLAT_INT_EN_MASK);
     72a:	2005      	movs	r0, #5
     72c:	6a63      	ldr	r3, [r4, #36]	; 0x24
     72e:	4798      	blx	r3
     730:	e7ce      	b.n	6d0 <bmi160_set_power_mode+0x68>
     732:	7b23      	ldrb	r3, [r4, #12]
		temp = data & ~BMI160_FLAT_INT_EN_MASK;
     734:	001a      	movs	r2, r3
     736:	3a14      	subs	r2, #20
     738:	2a01      	cmp	r2, #1
		data = temp | ((flat_int->flat_en << 7) & BMI160_FLAT_INT_EN_MASK);
     73a:	d901      	bls.n	740 <bmi160_set_power_mode+0xd8>
     73c:	2b17      	cmp	r3, #23
		/* write data to Int Enable 0 register */
		rslt = bmi160_set_regs(BMI160_INT_ENABLE_0_ADDR, &data, 1, dev);
     73e:	d124      	bne.n	78a <bmi160_set_power_mode+0x122>
     740:	7c22      	ldrb	r2, [r4, #16]
     742:	2500      	movs	r5, #0
     744:	429a      	cmp	r2, r3
     746:	d0c7      	beq.n	6d8 <bmi160_set_power_mode+0x70>
		if (rslt == BMI160_OK) {
     748:	0021      	movs	r1, r4
     74a:	310c      	adds	r1, #12
     74c:	0023      	movs	r3, r4
			rslt = set_intr_pin_config(int_config, dev);
     74e:	2201      	movs	r2, #1
     750:	207e      	movs	r0, #126	; 0x7e
     752:	4d12      	ldr	r5, [pc, #72]	; (79c <bmi160_set_power_mode+0x134>)
     754:	47a8      	blx	r5
			if (rslt == BMI160_OK) {
     756:	0005      	movs	r5, r0
     758:	7c23      	ldrb	r3, [r4, #16]
     75a:	2b14      	cmp	r3, #20
				rslt = map_feature_interrupt(int_config, dev);
     75c:	d004      	beq.n	768 <bmi160_set_power_mode+0x100>
     75e:	2b17      	cmp	r3, #23
     760:	d006      	beq.n	770 <bmi160_set_power_mode+0x108>
     762:	7b23      	ldrb	r3, [r4, #12]
				if (rslt == BMI160_OK)
     764:	7423      	strb	r3, [r4, #16]
     766:	e7b7      	b.n	6d8 <bmi160_set_power_mode+0x70>
     768:	2051      	movs	r0, #81	; 0x51
static int8_t config_flat_int_settg(const struct bmi160_acc_flat_detect_int_cfg *flat_int, const struct bmi160_dev *dev)
{
	int8_t rslt;
	uint8_t data = 0;
	uint8_t temp = 0;
	uint8_t data_array[2] = {0, 0};
     76a:	6a63      	ldr	r3, [r4, #36]	; 0x24
     76c:	4798      	blx	r3
     76e:	e7f8      	b.n	762 <bmi160_set_power_mode+0xfa>
     770:	7b23      	ldrb	r3, [r4, #12]

	/* Configuring INT_FLAT register */
	rslt = bmi160_get_regs(BMI160_INT_FLAT_0_ADDR, data_array, 2, dev);
     772:	2b15      	cmp	r3, #21
     774:	d1f5      	bne.n	762 <bmi160_set_power_mode+0xfa>
     776:	200a      	movs	r0, #10
     778:	6a63      	ldr	r3, [r4, #36]	; 0x24
     77a:	4798      	blx	r3
	if (rslt == BMI160_OK) {
     77c:	e7f1      	b.n	762 <bmi160_set_power_mode+0xfa>
     77e:	2501      	movs	r5, #1
     780:	426d      	negs	r5, r5
		data = data_array[0];
     782:	e7a9      	b.n	6d8 <bmi160_set_power_mode+0x70>
		temp = data & ~BMI160_FLAT_THRES_MASK;
     784:	2501      	movs	r5, #1
     786:	426d      	negs	r5, r5
     788:	e7a6      	b.n	6d8 <bmi160_set_power_mode+0x70>
		/* Adding flat theta */
		data = temp | ((flat_int->flat_theta) & BMI160_FLAT_THRES_MASK);
     78a:	2504      	movs	r5, #4
     78c:	426d      	negs	r5, r5
     78e:	e7a3      	b.n	6d8 <bmi160_set_power_mode+0x70>
     790:	2504      	movs	r5, #4
		data_array[0] = data;
     792:	426d      	negs	r5, r5

		data = data_array[1];
		temp = data & ~BMI160_FLAT_HOLD_TIME_MASK;
		/* Adding flat hold time */
		data = temp | ((flat_int->flat_hold_time << 4) & BMI160_FLAT_HOLD_TIME_MASK);
     794:	e7a0      	b.n	6d8 <bmi160_set_power_mode+0x70>
     796:	46c0      	nop			; (mov r8, r8)
     798:	0000048d 	.word	0x0000048d
		temp = data & ~BMI160_FLAT_HOLD_TIME_MASK;
     79c:	000004d3 	.word	0x000004d3

000007a0 <bmi160_set_sens_conf>:
     7a0:	b530      	push	{r4, r5, lr}
		data = temp | ((flat_int->flat_hold_time << 4) & BMI160_FLAT_HOLD_TIME_MASK);
     7a2:	b083      	sub	sp, #12
     7a4:	1e04      	subs	r4, r0, #0
		temp = data & ~BMI160_FLAT_HYST_MASK;
		/* Adding flat hysteresis */
		data = temp | ((flat_int->flat_hy) & BMI160_FLAT_HYST_MASK);
     7a6:	d100      	bne.n	7aa <bmi160_set_sens_conf+0xa>
     7a8:	e0cb      	b.n	942 <bmi160_set_sens_conf+0x1a2>
		temp = data & ~BMI160_FLAT_HYST_MASK;
     7aa:	6a43      	ldr	r3, [r0, #36]	; 0x24
     7ac:	2b00      	cmp	r3, #0
		data = temp | ((flat_int->flat_hy) & BMI160_FLAT_HYST_MASK);
     7ae:	d100      	bne.n	7b2 <bmi160_set_sens_conf+0x12>
     7b0:	e0ca      	b.n	948 <bmi160_set_sens_conf+0x1a8>
		data_array[1] = data;
     7b2:	a901      	add	r1, sp, #4
		/* Writing data to INT_FLAT 0 and INT_FLAT 1
		 * registers simultaneously */
		rslt = bmi160_set_regs(BMI160_INT_FLAT_0_ADDR, data_array, 2, dev);
     7b4:	2300      	movs	r3, #0
     7b6:	800b      	strh	r3, [r1, #0]
     7b8:	0003      	movs	r3, r0
     7ba:	2202      	movs	r2, #2
     7bc:	2040      	movs	r0, #64	; 0x40
     7be:	4d65      	ldr	r5, [pc, #404]	; (954 <bmi160_set_sens_conf+0x1b4>)
	rslt = null_ptr_check(dev);
     7c0:	47a8      	blx	r5
     7c2:	2800      	cmp	r0, #0
     7c4:	d001      	beq.n	7ca <bmi160_set_sens_conf+0x2a>
	if ((rslt != BMI160_OK) || (int_config == NULL)) {
     7c6:	b003      	add	sp, #12
     7c8:	bd30      	pop	{r4, r5, pc}
     7ca:	7962      	ldrb	r2, [r4, #5]
     7cc:	2a0f      	cmp	r2, #15
     7ce:	d900      	bls.n	7d2 <bmi160_set_sens_conf+0x32>
     7d0:	e0a8      	b.n	924 <bmi160_set_sens_conf+0x184>
 * @brief This API enables the Low-g interrupt.
 */
static int8_t enable_low_g_int(const struct bmi160_acc_low_g_int_cfg *low_g_int, const struct bmi160_dev *dev)
{
	int8_t rslt;
	uint8_t data = 0;
     7d2:	7a63      	ldrb	r3, [r4, #9]
     7d4:	4293      	cmp	r3, r2
     7d6:	d006      	beq.n	7e6 <bmi160_set_sens_conf+0x46>
	uint8_t temp = 0;

	/* Enable low-g interrupt in Int Enable 1 register */
	rslt = bmi160_get_regs(BMI160_INT_ENABLE_1_ADDR, &data, 1, dev);
     7d8:	a801      	add	r0, sp, #4
     7da:	7803      	ldrb	r3, [r0, #0]
     7dc:	210f      	movs	r1, #15
     7de:	438b      	bics	r3, r1
     7e0:	400a      	ands	r2, r1
	if (rslt == BMI160_OK) {
     7e2:	4313      	orrs	r3, r2
     7e4:	7003      	strb	r3, [r0, #0]
     7e6:	79e3      	ldrb	r3, [r4, #7]
		temp = data & ~BMI160_LOW_G_INT_EN_MASK;
		data = temp | ((low_g_int->low_en << 3) & BMI160_LOW_G_INT_EN_MASK);
     7e8:	2b02      	cmp	r3, #2
     7ea:	d900      	bls.n	7ee <bmi160_set_sens_conf+0x4e>
     7ec:	e09a      	b.n	924 <bmi160_set_sens_conf+0x184>
     7ee:	7ae2      	ldrb	r2, [r4, #11]
     7f0:	429a      	cmp	r2, r3
		temp = data & ~BMI160_LOW_G_INT_EN_MASK;
     7f2:	d004      	beq.n	7fe <bmi160_set_sens_conf+0x5e>
     7f4:	aa01      	add	r2, sp, #4
     7f6:	7813      	ldrb	r3, [r2, #0]
		data = temp | ((low_g_int->low_en << 3) & BMI160_LOW_G_INT_EN_MASK);
     7f8:	2170      	movs	r1, #112	; 0x70
     7fa:	438b      	bics	r3, r1
		/* write data to Int Enable 0 register */
		rslt = bmi160_set_regs(BMI160_INT_ENABLE_1_ADDR, &data, 1, dev);
     7fc:	7013      	strb	r3, [r2, #0]
     7fe:	79a3      	ldrb	r3, [r4, #6]
     800:	2004      	movs	r0, #4
     802:	4240      	negs	r0, r0
     804:	2b0c      	cmp	r3, #12
		if (rslt == BMI160_OK) {
     806:	d8de      	bhi.n	7c6 <bmi160_set_sens_conf+0x26>
     808:	7aa2      	ldrb	r2, [r4, #10]
     80a:	429a      	cmp	r2, r3
			rslt = set_intr_pin_config(int_config, dev);
     80c:	d006      	beq.n	81c <bmi160_set_sens_conf+0x7c>
     80e:	a801      	add	r0, sp, #4
     810:	7842      	ldrb	r2, [r0, #1]
     812:	210f      	movs	r1, #15
			if (rslt == BMI160_OK) {
     814:	438a      	bics	r2, r1
     816:	400b      	ands	r3, r1
     818:	4313      	orrs	r3, r2
				rslt = map_feature_interrupt(int_config, dev);
     81a:	7043      	strb	r3, [r0, #1]
     81c:	0023      	movs	r3, r4
     81e:	2201      	movs	r2, #1
     820:	a901      	add	r1, sp, #4
				if (rslt == BMI160_OK) {
     822:	2040      	movs	r0, #64	; 0x40
     824:	4d4c      	ldr	r5, [pc, #304]	; (958 <bmi160_set_sens_conf+0x1b8>)
     826:	47a8      	blx	r5
 * for low-g interrupt.
 */
static int8_t config_low_g_data_src(const struct bmi160_acc_low_g_int_cfg *low_g_int, const struct bmi160_dev *dev)
{
	int8_t rslt;
	uint8_t data = 0;
     828:	2800      	cmp	r0, #0
     82a:	d1cc      	bne.n	7c6 <bmi160_set_sens_conf+0x26>
     82c:	7963      	ldrb	r3, [r4, #5]
	uint8_t temp = 0;

	/* Configure Int data 0 register to add source of interrupt */
	rslt = bmi160_get_regs(BMI160_INT_DATA_0_ADDR, &data, 1, dev);
     82e:	7263      	strb	r3, [r4, #9]
     830:	79e3      	ldrb	r3, [r4, #7]
     832:	72e3      	strb	r3, [r4, #11]
     834:	2001      	movs	r0, #1
     836:	6a63      	ldr	r3, [r4, #36]	; 0x24
	if (rslt == BMI160_OK) {
     838:	4798      	blx	r3
     83a:	0023      	movs	r3, r4
     83c:	2201      	movs	r2, #1
		temp = data & ~BMI160_LOW_HIGH_SRC_INT_MASK;
		data = temp | ((low_g_int->low_data_src << 7) & BMI160_LOW_HIGH_SRC_INT_MASK);
     83e:	4669      	mov	r1, sp
     840:	3105      	adds	r1, #5
     842:	2041      	movs	r0, #65	; 0x41
     844:	4d44      	ldr	r5, [pc, #272]	; (958 <bmi160_set_sens_conf+0x1b8>)
     846:	47a8      	blx	r5
		temp = data & ~BMI160_LOW_HIGH_SRC_INT_MASK;
     848:	2800      	cmp	r0, #0
     84a:	d1bc      	bne.n	7c6 <bmi160_set_sens_conf+0x26>
     84c:	79a3      	ldrb	r3, [r4, #6]
		data = temp | ((low_g_int->low_data_src << 7) & BMI160_LOW_HIGH_SRC_INT_MASK);
     84e:	72a3      	strb	r3, [r4, #10]
     850:	a901      	add	r1, sp, #4
		/* Write data to Data 0 address */
		rslt = bmi160_set_regs(BMI160_INT_DATA_0_ADDR, &data, 1, dev);
     852:	2300      	movs	r3, #0
     854:	800b      	strh	r3, [r1, #0]
     856:	0023      	movs	r3, r4
     858:	2202      	movs	r2, #2
     85a:	3042      	adds	r0, #66	; 0x42
					if (rslt == BMI160_OK)
     85c:	4d3d      	ldr	r5, [pc, #244]	; (954 <bmi160_set_sens_conf+0x1b4>)
     85e:	47a8      	blx	r5
     860:	2800      	cmp	r0, #0
 */
static int8_t config_low_g_int_settg(const struct bmi160_acc_low_g_int_cfg *low_g_int,  const struct bmi160_dev *dev)
{
	int8_t rslt;
	uint8_t temp = 0;
	uint8_t data_array[3] = {0, 0, 0};
     862:	d1b0      	bne.n	7c6 <bmi160_set_sens_conf+0x26>
     864:	7b62      	ldrb	r2, [r4, #13]
     866:	2a0d      	cmp	r2, #13
     868:	d85f      	bhi.n	92a <bmi160_set_sens_conf+0x18a>
     86a:	7c63      	ldrb	r3, [r4, #17]

	/* Configuring INT_LOWHIGH register for low-g interrupt */
	rslt = bmi160_get_regs(BMI160_INT_LOWHIGH_2_ADDR, &data_array[2], 1, dev);
     86c:	4293      	cmp	r3, r2
     86e:	d006      	beq.n	87e <bmi160_set_sens_conf+0xde>
     870:	a801      	add	r0, sp, #4
     872:	7803      	ldrb	r3, [r0, #0]
     874:	210f      	movs	r1, #15
     876:	438b      	bics	r3, r1
     878:	400a      	ands	r2, r1

	if (rslt == BMI160_OK) {
     87a:	4313      	orrs	r3, r2
     87c:	7003      	strb	r3, [r0, #0]
     87e:	7be3      	ldrb	r3, [r4, #15]
		temp = data_array[2] & ~BMI160_LOW_G_HYST_MASK;
     880:	2b02      	cmp	r3, #2
     882:	d852      	bhi.n	92a <bmi160_set_sens_conf+0x18a>
     884:	a901      	add	r1, sp, #4
     886:	011b      	lsls	r3, r3, #4
		/* Adding low-g hysteresis */
		data_array[2] = temp | (low_g_int->low_hyst & BMI160_LOW_G_HYST_MASK);
     888:	2230      	movs	r2, #48	; 0x30
     88a:	4013      	ands	r3, r2
     88c:	780a      	ldrb	r2, [r1, #0]
     88e:	2030      	movs	r0, #48	; 0x30
		temp = data_array[2] & ~BMI160_LOW_G_LOW_MODE_MASK;
		/* Adding low-mode */
		data_array[2] = temp | ((low_g_int->low_mode << 2) & BMI160_LOW_G_LOW_MODE_MASK);
     890:	4382      	bics	r2, r0
     892:	4313      	orrs	r3, r2
		temp = data_array[2] & ~BMI160_LOW_G_LOW_MODE_MASK;
     894:	700b      	strb	r3, [r1, #0]
		data_array[2] = temp | ((low_g_int->low_mode << 2) & BMI160_LOW_G_LOW_MODE_MASK);
     896:	7ba3      	ldrb	r3, [r4, #14]
     898:	2b04      	cmp	r3, #4

		/* Adding low-g threshold */
		data_array[1] = low_g_int->low_thres;
     89a:	d858      	bhi.n	94e <bmi160_set_sens_conf+0x1ae>
     89c:	7ca2      	ldrb	r2, [r4, #18]
		/* Adding low-g interrupt delay */
		data_array[0] = low_g_int->low_dur;
     89e:	429a      	cmp	r2, r3
     8a0:	d006      	beq.n	8b0 <bmi160_set_sens_conf+0x110>
		/* Writing data to INT_LOWHIGH 0,1,2 registers simultaneously*/
		rslt = bmi160_set_regs(BMI160_INT_LOWHIGH_0_ADDR, data_array, 3, dev);
     8a2:	0008      	movs	r0, r1
     8a4:	784a      	ldrb	r2, [r1, #1]
     8a6:	2107      	movs	r1, #7
     8a8:	438a      	bics	r2, r1
     8aa:	400b      	ands	r3, r1
	rslt = null_ptr_check(dev);
     8ac:	4313      	orrs	r3, r2
     8ae:	7043      	strb	r3, [r0, #1]
     8b0:	0023      	movs	r3, r4
	if ((rslt != BMI160_OK) || (int_config == NULL)) {
     8b2:	2201      	movs	r2, #1
     8b4:	a901      	add	r1, sp, #4
     8b6:	2042      	movs	r0, #66	; 0x42
     8b8:	4d27      	ldr	r5, [pc, #156]	; (958 <bmi160_set_sens_conf+0x1b8>)
     8ba:	47a8      	blx	r5
     8bc:	2800      	cmp	r0, #0
 * @brief This API enables the high-g interrupt.
 */
static int8_t enable_high_g_int(const struct bmi160_acc_high_g_int_cfg *high_g_int_cfg, const struct bmi160_dev *dev)
{
	int8_t rslt;
	uint8_t data = 0;
     8be:	d000      	beq.n	8c2 <bmi160_set_sens_conf+0x122>
     8c0:	e781      	b.n	7c6 <bmi160_set_sens_conf+0x26>
     8c2:	7b63      	ldrb	r3, [r4, #13]
	uint8_t temp = 0;

	/* Enable low-g interrupt in Int Enable 1 register */
	rslt = bmi160_get_regs(BMI160_INT_ENABLE_1_ADDR, &data, 1, dev);
     8c4:	7463      	strb	r3, [r4, #17]
     8c6:	7be3      	ldrb	r3, [r4, #15]
     8c8:	74e3      	strb	r3, [r4, #19]
     8ca:	2001      	movs	r0, #1
     8cc:	6a63      	ldr	r3, [r4, #36]	; 0x24

	if (rslt == BMI160_OK) {
     8ce:	4798      	blx	r3
     8d0:	0023      	movs	r3, r4
     8d2:	2201      	movs	r2, #1

		/* Adding high-g X-axis */
		temp = data & ~BMI160_HIGH_G_X_INT_EN_MASK;
     8d4:	4669      	mov	r1, sp
     8d6:	3105      	adds	r1, #5
     8d8:	2043      	movs	r0, #67	; 0x43
     8da:	4d1f      	ldr	r5, [pc, #124]	; (958 <bmi160_set_sens_conf+0x1b8>)
		data = temp | (high_g_int_cfg->high_g_x & BMI160_HIGH_G_X_INT_EN_MASK);
     8dc:	47a8      	blx	r5
     8de:	2800      	cmp	r0, #0
     8e0:	d000      	beq.n	8e4 <bmi160_set_sens_conf+0x144>
     8e2:	e770      	b.n	7c6 <bmi160_set_sens_conf+0x26>

		/* Adding high-g Y-axis */
		temp = data & ~BMI160_HIGH_G_Y_INT_EN_MASK;
		data = temp | ((high_g_int_cfg->high_g_y << 1) & BMI160_HIGH_G_Y_INT_EN_MASK);
     8e4:	7ba3      	ldrb	r3, [r4, #14]
     8e6:	74a3      	strb	r3, [r4, #18]
		temp = data & ~BMI160_HIGH_G_Y_INT_EN_MASK;
     8e8:	0020      	movs	r0, r4
     8ea:	4b1c      	ldr	r3, [pc, #112]	; (95c <bmi160_set_sens_conf+0x1bc>)
		data = temp | ((high_g_int_cfg->high_g_y << 1) & BMI160_HIGH_G_Y_INT_EN_MASK);
     8ec:	4798      	blx	r3

		/* Adding high-g Z-axis */
		temp = data & ~BMI160_HIGH_G_Z_INT_EN_MASK;
		data = temp | ((high_g_int_cfg->high_g_z << 2) & BMI160_HIGH_G_Z_INT_EN_MASK);
     8ee:	2800      	cmp	r0, #0
     8f0:	d000      	beq.n	8f4 <bmi160_set_sens_conf+0x154>
		temp = data & ~BMI160_HIGH_G_Z_INT_EN_MASK;
     8f2:	e768      	b.n	7c6 <bmi160_set_sens_conf+0x26>
		data = temp | ((high_g_int_cfg->high_g_z << 2) & BMI160_HIGH_G_Z_INT_EN_MASK);
     8f4:	ad01      	add	r5, sp, #4
     8f6:	2300      	movs	r3, #0

		/* write data to Int Enable 0 register */
		rslt = bmi160_set_regs(BMI160_INT_ENABLE_1_ADDR, &data, 1, dev);
     8f8:	702b      	strb	r3, [r5, #0]
     8fa:	0023      	movs	r3, r4
     8fc:	2201      	movs	r2, #1
     8fe:	0029      	movs	r1, r5
     900:	3002      	adds	r0, #2
		if (rslt == BMI160_OK) {
     902:	4c14      	ldr	r4, [pc, #80]	; (954 <bmi160_set_sens_conf+0x1b4>)
     904:	47a0      	blx	r4
     906:	782b      	ldrb	r3, [r5, #0]
			rslt = set_intr_pin_config(int_config, dev);
     908:	06db      	lsls	r3, r3, #27
     90a:	0f1b      	lsrs	r3, r3, #28
     90c:	2b01      	cmp	r3, #1
     90e:	d00f      	beq.n	930 <bmi160_set_sens_conf+0x190>
			if (rslt == BMI160_OK) {
     910:	2b02      	cmp	r3, #2
     912:	d010      	beq.n	936 <bmi160_set_sens_conf+0x196>
     914:	2b03      	cmp	r3, #3
				rslt = map_feature_interrupt(int_config, dev);
     916:	d011      	beq.n	93c <bmi160_set_sens_conf+0x19c>
     918:	2b07      	cmp	r3, #7
     91a:	d000      	beq.n	91e <bmi160_set_sens_conf+0x17e>
     91c:	e753      	b.n	7c6 <bmi160_set_sens_conf+0x26>
				if (rslt == BMI160_OK) {
     91e:	2009      	movs	r0, #9
     920:	4240      	negs	r0, r0
     922:	e750      	b.n	7c6 <bmi160_set_sens_conf+0x26>
 */
static int8_t config_high_g_data_src(const struct bmi160_acc_high_g_int_cfg *high_g_int_cfg,
					const struct bmi160_dev *dev)
{
	int8_t rslt;
	uint8_t data = 0;
     924:	2004      	movs	r0, #4
     926:	4240      	negs	r0, r0
     928:	e74d      	b.n	7c6 <bmi160_set_sens_conf+0x26>
	uint8_t temp = 0;

	/* Configure Int data 0 register to add source of interrupt */
	rslt = bmi160_get_regs(BMI160_INT_DATA_0_ADDR, &data, 1, dev);
     92a:	2004      	movs	r0, #4
     92c:	4240      	negs	r0, r0
     92e:	e74a      	b.n	7c6 <bmi160_set_sens_conf+0x26>
     930:	2006      	movs	r0, #6
     932:	4240      	negs	r0, r0
	if (rslt == BMI160_OK) {
     934:	e747      	b.n	7c6 <bmi160_set_sens_conf+0x26>
     936:	2007      	movs	r0, #7
		temp = data & ~BMI160_LOW_HIGH_SRC_INT_MASK;
		data = temp | ((high_g_int_cfg->high_data_src << 7) & BMI160_LOW_HIGH_SRC_INT_MASK);
     938:	4240      	negs	r0, r0
     93a:	e744      	b.n	7c6 <bmi160_set_sens_conf+0x26>
     93c:	2008      	movs	r0, #8
     93e:	4240      	negs	r0, r0
     940:	e741      	b.n	7c6 <bmi160_set_sens_conf+0x26>
		temp = data & ~BMI160_LOW_HIGH_SRC_INT_MASK;
     942:	2001      	movs	r0, #1
     944:	4240      	negs	r0, r0
     946:	e73e      	b.n	7c6 <bmi160_set_sens_conf+0x26>
		data = temp | ((high_g_int_cfg->high_data_src << 7) & BMI160_LOW_HIGH_SRC_INT_MASK);
     948:	2001      	movs	r0, #1
     94a:	4240      	negs	r0, r0
		/* Write data to Data 0 address */
		rslt = bmi160_set_regs(BMI160_INT_DATA_0_ADDR, &data, 1, dev);
     94c:	e73b      	b.n	7c6 <bmi160_set_sens_conf+0x26>
     94e:	2004      	movs	r0, #4
     950:	4240      	negs	r0, r0
     952:	e738      	b.n	7c6 <bmi160_set_sens_conf+0x26>
     954:	0000048d 	.word	0x0000048d
					if (rslt == BMI160_OK)
     958:	000004d3 	.word	0x000004d3
static int8_t config_high_g_int_settg(const struct bmi160_acc_high_g_int_cfg *high_g_int_cfg,
					const struct bmi160_dev *dev)
{
	int8_t rslt;
	uint8_t temp = 0;
	uint8_t data_array[3] = {0, 0, 0};
     95c:	00000669 	.word	0x00000669

00000960 <bmi160_get_sensor_data>:
     960:	b5f0      	push	{r4, r5, r6, r7, lr}
     962:	b085      	sub	sp, #20

	rslt = bmi160_get_regs(BMI160_INT_LOWHIGH_2_ADDR, &data_array[0], 1, dev);
     964:	000f      	movs	r7, r1
     966:	0016      	movs	r6, r2
     968:	001d      	movs	r5, r3
     96a:	0744      	lsls	r4, r0, #29
     96c:	0fe4      	lsrs	r4, r4, #31
	if (rslt == BMI160_OK) {
     96e:	2303      	movs	r3, #3
     970:	4018      	ands	r0, r3
		temp = data_array[0] & ~BMI160_HIGH_G_HYST_MASK;
		/* Adding high-g hysteresis */
		data_array[0] = temp | ((high_g_int_cfg->high_hy << 6) & BMI160_HIGH_G_HYST_MASK);
     972:	2c00      	cmp	r4, #0
     974:	d000      	beq.n	978 <bmi160_get_sensor_data+0x18>
     976:	2403      	movs	r4, #3
     978:	2d00      	cmp	r5, #0
     97a:	d100      	bne.n	97e <bmi160_get_sensor_data+0x1e>
		temp = data_array[0] & ~BMI160_HIGH_G_HYST_MASK;
     97c:	e0e0      	b.n	b40 <bmi160_get_sensor_data+0x1e0>
     97e:	2802      	cmp	r0, #2
     980:	d03e      	beq.n	a00 <bmi160_get_sensor_data+0xa0>
		data_array[0] = temp | ((high_g_int_cfg->high_hy << 6) & BMI160_HIGH_G_HYST_MASK);
     982:	2803      	cmp	r0, #3
     984:	d100      	bne.n	988 <bmi160_get_sensor_data+0x28>
		/* Adding high-g duration */
		data_array[1] = high_g_int_cfg->high_dur;
     986:	e08f      	b.n	aa8 <bmi160_get_sensor_data+0x148>
     988:	2801      	cmp	r0, #1
		/* Adding high-g threshold */
		data_array[2] = high_g_int_cfg->high_thres;
     98a:	d003      	beq.n	994 <bmi160_get_sensor_data+0x34>
     98c:	2005      	movs	r0, #5
		rslt = bmi160_set_regs(BMI160_INT_LOWHIGH_2_ADDR, data_array, 3, dev);
     98e:	4240      	negs	r0, r0
     990:	b005      	add	sp, #20
     992:	bdf0      	pop	{r4, r5, r6, r7, pc}
     994:	2f00      	cmp	r7, #0
     996:	d100      	bne.n	99a <bmi160_get_sensor_data+0x3a>
     998:	e0d5      	b.n	b46 <bmi160_get_sensor_data+0x1e6>
     99a:	2209      	movs	r2, #9
     99c:	2100      	movs	r1, #0
     99e:	4668      	mov	r0, sp
     9a0:	4b6f      	ldr	r3, [pc, #444]	; (b60 <bmi160_get_sensor_data+0x200>)
     9a2:	4798      	blx	r3
     9a4:	1da2      	adds	r2, r4, #6
     9a6:	002b      	movs	r3, r5
     9a8:	4669      	mov	r1, sp
     9aa:	2012      	movs	r0, #18
     9ac:	4d6d      	ldr	r5, [pc, #436]	; (b64 <bmi160_get_sensor_data+0x204>)
     9ae:	47a8      	blx	r5
	rslt = null_ptr_check(dev);
     9b0:	2800      	cmp	r0, #0
     9b2:	d122      	bne.n	9fa <bmi160_get_sensor_data+0x9a>
     9b4:	466b      	mov	r3, sp
	if ((rslt != BMI160_OK) || (int_config == NULL)) {
     9b6:	785a      	ldrb	r2, [r3, #1]
     9b8:	0212      	lsls	r2, r2, #8
     9ba:	781b      	ldrb	r3, [r3, #0]
     9bc:	4313      	orrs	r3, r2
     9be:	803b      	strh	r3, [r7, #0]
     9c0:	466b      	mov	r3, sp
	uint8_t data = 0;
     9c2:	78da      	ldrb	r2, [r3, #3]
     9c4:	0212      	lsls	r2, r2, #8
     9c6:	789b      	ldrb	r3, [r3, #2]
	rslt = bmi160_get_regs(BMI160_INT_ENABLE_1_ADDR, &data, 1, dev);
     9c8:	4313      	orrs	r3, r2
     9ca:	807b      	strh	r3, [r7, #2]
     9cc:	466b      	mov	r3, sp
     9ce:	795a      	ldrb	r2, [r3, #5]
     9d0:	0212      	lsls	r2, r2, #8
	if (rslt == BMI160_OK) {
     9d2:	791b      	ldrb	r3, [r3, #4]
     9d4:	4313      	orrs	r3, r2
		data = temp | ((1 << 4) & BMI160_DATA_RDY_INT_EN_MASK);
     9d6:	80bb      	strh	r3, [r7, #4]
		temp = data & ~BMI160_DATA_RDY_INT_EN_MASK;
     9d8:	2c03      	cmp	r4, #3
     9da:	d002      	beq.n	9e2 <bmi160_get_sensor_data+0x82>
     9dc:	2300      	movs	r3, #0
		data = temp | ((1 << 4) & BMI160_DATA_RDY_INT_EN_MASK);
     9de:	60bb      	str	r3, [r7, #8]
     9e0:	e7d6      	b.n	990 <bmi160_get_sensor_data+0x30>
		rslt = bmi160_set_regs(BMI160_INT_ENABLE_1_ADDR, &data, 1, dev);
     9e2:	466b      	mov	r3, sp
     9e4:	7a1b      	ldrb	r3, [r3, #8]
     9e6:	041b      	lsls	r3, r3, #16
     9e8:	466a      	mov	r2, sp
     9ea:	79d2      	ldrb	r2, [r2, #7]
		if (rslt == BMI160_OK) {
     9ec:	0212      	lsls	r2, r2, #8
     9ee:	4313      	orrs	r3, r2
			rslt = set_intr_pin_config(int_config, dev);
     9f0:	466a      	mov	r2, sp
     9f2:	7992      	ldrb	r2, [r2, #6]
     9f4:	4313      	orrs	r3, r2
     9f6:	60bb      	str	r3, [r7, #8]
			if (rslt == BMI160_OK)
     9f8:	e7ca      	b.n	990 <bmi160_get_sensor_data+0x30>
     9fa:	2002      	movs	r0, #2
				rslt = map_hardware_interrupt(int_config, dev);
     9fc:	4240      	negs	r0, r0
     9fe:	e7c7      	b.n	990 <bmi160_get_sensor_data+0x30>
     a00:	2e00      	cmp	r6, #0
     a02:	d100      	bne.n	a06 <bmi160_get_sensor_data+0xa6>
     a04:	e0a2      	b.n	b4c <bmi160_get_sensor_data+0x1ec>
static int8_t set_fifo_full_int(const struct bmi160_int_settg *int_config, const struct bmi160_dev *dev)
{
	int8_t rslt = BMI160_OK;

	/* Null-pointer check */
	if ((dev == NULL) || (dev->delay_ms == NULL)) {
     a06:	220f      	movs	r2, #15
     a08:	2100      	movs	r1, #0
     a0a:	4668      	mov	r0, sp
     a0c:	4b54      	ldr	r3, [pc, #336]	; (b60 <bmi160_get_sensor_data+0x200>)
     a0e:	4798      	blx	r3
     a10:	2c00      	cmp	r4, #0
     a12:	d11c      	bne.n	a4e <bmi160_get_sensor_data+0xee>
 * @brief This enable the FIFO full interrupt engine.
 */
static int8_t enable_fifo_full_int(const struct bmi160_int_settg *int_config, const struct bmi160_dev *dev)
{
	int8_t rslt;
	uint8_t data = 0;
     a14:	002b      	movs	r3, r5
     a16:	2206      	movs	r2, #6
     a18:	4669      	mov	r1, sp

	rslt = bmi160_get_regs(BMI160_INT_ENABLE_1_ADDR, &data, 1, dev);
     a1a:	200c      	movs	r0, #12
     a1c:	4c51      	ldr	r4, [pc, #324]	; (b64 <bmi160_get_sensor_data+0x204>)
     a1e:	47a0      	blx	r4
     a20:	2800      	cmp	r0, #0
     a22:	d13b      	bne.n	a9c <bmi160_get_sensor_data+0x13c>

	if (rslt == BMI160_OK) {
     a24:	466b      	mov	r3, sp
     a26:	785a      	ldrb	r2, [r3, #1]
}
     a28:	0212      	lsls	r2, r2, #8
     a2a:	781b      	ldrb	r3, [r3, #0]
		data = BMI160_SET_BITS(data, BMI160_FIFO_FULL_INT, int_config->fifo_full_int_en);
     a2c:	4313      	orrs	r3, r2
     a2e:	8033      	strh	r3, [r6, #0]
     a30:	466b      	mov	r3, sp
     a32:	78da      	ldrb	r2, [r3, #3]
     a34:	0212      	lsls	r2, r2, #8
     a36:	789b      	ldrb	r3, [r3, #2]
     a38:	4313      	orrs	r3, r2
     a3a:	8073      	strh	r3, [r6, #2]
     a3c:	466b      	mov	r3, sp
     a3e:	795a      	ldrb	r2, [r3, #5]
		/* Writing data to INT ENABLE 1 Address */
		rslt = bmi160_set_regs(BMI160_INT_ENABLE_1_ADDR, &data, 1, dev);
     a40:	0212      	lsls	r2, r2, #8
     a42:	791b      	ldrb	r3, [r3, #4]
     a44:	4313      	orrs	r3, r2
     a46:	80b3      	strh	r3, [r6, #4]
     a48:	2300      	movs	r3, #0
		if (rslt == BMI160_OK) {
     a4a:	60b3      	str	r3, [r6, #8]
     a4c:	e7a0      	b.n	990 <bmi160_get_sensor_data+0x30>
			rslt = set_intr_pin_config(int_config, dev);
     a4e:	0022      	movs	r2, r4
     a50:	320c      	adds	r2, #12
     a52:	002b      	movs	r3, r5
     a54:	4669      	mov	r1, sp
			if (rslt == BMI160_OK)
     a56:	200c      	movs	r0, #12
     a58:	4c42      	ldr	r4, [pc, #264]	; (b64 <bmi160_get_sensor_data+0x204>)
				rslt = map_hardware_interrupt(int_config, dev);
     a5a:	47a0      	blx	r4
     a5c:	2800      	cmp	r0, #0
     a5e:	d120      	bne.n	aa2 <bmi160_get_sensor_data+0x142>
     a60:	466b      	mov	r3, sp
     a62:	785a      	ldrb	r2, [r3, #1]
 */
static int8_t set_fifo_watermark_int(const struct bmi160_int_settg *int_config, const struct bmi160_dev *dev)
{
	int8_t rslt = BMI160_OK;

	if ((dev == NULL) || (dev->delay_ms == NULL)) {
     a64:	0212      	lsls	r2, r2, #8
     a66:	781b      	ldrb	r3, [r3, #0]
     a68:	4313      	orrs	r3, r2
     a6a:	8033      	strh	r3, [r6, #0]
     a6c:	466b      	mov	r3, sp
 * @brief This enable the FIFO watermark interrupt engine.
 */
static int8_t enable_fifo_wtm_int(const struct bmi160_int_settg *int_config, const struct bmi160_dev *dev)
{
	int8_t rslt;
	uint8_t data = 0;
     a6e:	78da      	ldrb	r2, [r3, #3]
     a70:	0212      	lsls	r2, r2, #8
     a72:	789b      	ldrb	r3, [r3, #2]

	rslt = bmi160_get_regs(BMI160_INT_ENABLE_1_ADDR, &data, 1, dev);
     a74:	4313      	orrs	r3, r2
     a76:	8073      	strh	r3, [r6, #2]
     a78:	466b      	mov	r3, sp
     a7a:	795a      	ldrb	r2, [r3, #5]
     a7c:	0212      	lsls	r2, r2, #8

	if (rslt == BMI160_OK) {
     a7e:	791b      	ldrb	r3, [r3, #4]
     a80:	4313      	orrs	r3, r2
		data = BMI160_SET_BITS(data, BMI160_FIFO_WTM_INT, int_config->fifo_WTM_int_en);
     a82:	80b3      	strh	r3, [r6, #4]
     a84:	466b      	mov	r3, sp
     a86:	7b9b      	ldrb	r3, [r3, #14]
     a88:	041b      	lsls	r3, r3, #16
     a8a:	466a      	mov	r2, sp
     a8c:	7b52      	ldrb	r2, [r2, #13]
     a8e:	0212      	lsls	r2, r2, #8
     a90:	4313      	orrs	r3, r2
     a92:	466a      	mov	r2, sp
     a94:	7b12      	ldrb	r2, [r2, #12]
		/* Writing data to INT ENABLE 1 Address */
		rslt = bmi160_set_regs(BMI160_INT_ENABLE_1_ADDR, &data, 1, dev);
     a96:	4313      	orrs	r3, r2
     a98:	60b3      	str	r3, [r6, #8]
     a9a:	e779      	b.n	990 <bmi160_get_sensor_data+0x30>
     a9c:	2002      	movs	r0, #2
     a9e:	4240      	negs	r0, r0
		if (rslt == BMI160_OK) {
     aa0:	e776      	b.n	990 <bmi160_get_sensor_data+0x30>
     aa2:	2002      	movs	r0, #2
			rslt = set_intr_pin_config(int_config, dev);
     aa4:	4240      	negs	r0, r0
     aa6:	e773      	b.n	990 <bmi160_get_sensor_data+0x30>
     aa8:	2e00      	cmp	r6, #0
     aaa:	d052      	beq.n	b52 <bmi160_get_sensor_data+0x1f2>
			if (rslt == BMI160_OK)
     aac:	2f00      	cmp	r7, #0
     aae:	d053      	beq.n	b58 <bmi160_get_sensor_data+0x1f8>
				rslt = map_hardware_interrupt(int_config, dev);
     ab0:	220f      	movs	r2, #15
     ab2:	2100      	movs	r1, #0
     ab4:	4668      	mov	r0, sp
     ab6:	4b2a      	ldr	r3, [pc, #168]	; (b60 <bmi160_get_sensor_data+0x200>)
     ab8:	4798      	blx	r3
	int8_t rslt = BMI160_OK;
     aba:	0022      	movs	r2, r4
     abc:	320c      	adds	r2, #12
		rslt = BMI160_E_NULL_PTR;
     abe:	002b      	movs	r3, r5
     ac0:	4669      	mov	r1, sp
     ac2:	200c      	movs	r0, #12
     ac4:	4d27      	ldr	r5, [pc, #156]	; (b64 <bmi160_get_sensor_data+0x204>)
     ac6:	47a8      	blx	r5
     ac8:	2800      	cmp	r0, #0
		rslt = BMI160_E_NULL_PTR;
     aca:	d136      	bne.n	b3a <bmi160_get_sensor_data+0x1da>
     acc:	466b      	mov	r3, sp
     ace:	785a      	ldrb	r2, [r3, #1]
     ad0:	0212      	lsls	r2, r2, #8
     ad2:	781b      	ldrb	r3, [r3, #0]
     ad4:	4313      	orrs	r3, r2
		rslt = BMI160_E_NULL_PTR;
     ad6:	8033      	strh	r3, [r6, #0]
     ad8:	466b      	mov	r3, sp
     ada:	78da      	ldrb	r2, [r3, #3]
     adc:	0212      	lsls	r2, r2, #8
     ade:	789b      	ldrb	r3, [r3, #2]
     ae0:	4313      	orrs	r3, r2
		rslt = BMI160_E_NULL_PTR;
     ae2:	8073      	strh	r3, [r6, #2]
     ae4:	466b      	mov	r3, sp
     ae6:	795a      	ldrb	r2, [r3, #5]
     ae8:	0212      	lsls	r2, r2, #8
     aea:	791b      	ldrb	r3, [r3, #4]
     aec:	4313      	orrs	r3, r2
		rslt = BMI160_E_NULL_PTR;
     aee:	80b3      	strh	r3, [r6, #4]
     af0:	466b      	mov	r3, sp
     af2:	79da      	ldrb	r2, [r3, #7]
     af4:	0212      	lsls	r2, r2, #8
     af6:	799b      	ldrb	r3, [r3, #6]
     af8:	4313      	orrs	r3, r2
		rslt = BMI160_E_NULL_PTR;
     afa:	803b      	strh	r3, [r7, #0]
     afc:	466b      	mov	r3, sp
     afe:	7a5a      	ldrb	r2, [r3, #9]
     b00:	0212      	lsls	r2, r2, #8
     b02:	7a1b      	ldrb	r3, [r3, #8]
     b04:	4313      	orrs	r3, r2
		rslt = BMI160_E_NULL_PTR;
     b06:	807b      	strh	r3, [r7, #2]
     b08:	466b      	mov	r3, sp
     b0a:	7ada      	ldrb	r2, [r3, #11]
     b0c:	0212      	lsls	r2, r2, #8
     b0e:	7a9b      	ldrb	r3, [r3, #10]
     b10:	4313      	orrs	r3, r2
		rslt = BMI160_E_NULL_PTR;
     b12:	80bb      	strh	r3, [r7, #4]
     b14:	2c03      	cmp	r4, #3
     b16:	d003      	beq.n	b20 <bmi160_get_sensor_data+0x1c0>
     b18:	2300      	movs	r3, #0
     b1a:	60bb      	str	r3, [r7, #8]
     b1c:	60b3      	str	r3, [r6, #8]
		rslt = BMI160_E_NULL_PTR;
     b1e:	e737      	b.n	990 <bmi160_get_sensor_data+0x30>
     b20:	466b      	mov	r3, sp
     b22:	7b9b      	ldrb	r3, [r3, #14]
     b24:	041b      	lsls	r3, r3, #16
     b26:	466a      	mov	r2, sp
     b28:	7b52      	ldrb	r2, [r2, #13]
		rslt = BMI160_E_NULL_PTR;
     b2a:	0212      	lsls	r2, r2, #8
     b2c:	4313      	orrs	r3, r2
     b2e:	466a      	mov	r2, sp
     b30:	7b12      	ldrb	r2, [r2, #12]
     b32:	4313      	orrs	r3, r2
     b34:	60bb      	str	r3, [r7, #8]
		rslt = BMI160_E_NULL_PTR;
     b36:	60b3      	str	r3, [r6, #8]
     b38:	e72a      	b.n	990 <bmi160_get_sensor_data+0x30>
     b3a:	2002      	movs	r0, #2
     b3c:	4240      	negs	r0, r0
     b3e:	e727      	b.n	990 <bmi160_get_sensor_data+0x30>
     b40:	2001      	movs	r0, #1
		rslt = BMI160_E_NULL_PTR;
     b42:	4240      	negs	r0, r0
     b44:	e724      	b.n	990 <bmi160_get_sensor_data+0x30>
     b46:	2001      	movs	r0, #1
     b48:	4240      	negs	r0, r0
     b4a:	e721      	b.n	990 <bmi160_get_sensor_data+0x30>
     b4c:	2001      	movs	r0, #1
     b4e:	4240      	negs	r0, r0
     b50:	e71e      	b.n	990 <bmi160_get_sensor_data+0x30>
     b52:	2001      	movs	r0, #1
     b54:	4240      	negs	r0, r0
     b56:	e71b      	b.n	990 <bmi160_get_sensor_data+0x30>
     b58:	2001      	movs	r0, #1
     b5a:	4240      	negs	r0, r0
     b5c:	e718      	b.n	990 <bmi160_get_sensor_data+0x30>
     b5e:	46c0      	nop			; (mov r8, r8)
     b60:	00002b4d 	.word	0x00002b4d
				rslt = BMI160_E_NULL_PTR;
     b64:	0000048d 	.word	0x0000048d

00000b68 <buttons_init>:
     b68:	4b0b      	ldr	r3, [pc, #44]	; (b98 <buttons_init+0x30>)
     b6a:	20c9      	movs	r0, #201	; 0xc9
     b6c:	5c1a      	ldrb	r2, [r3, r0]
     b6e:	2102      	movs	r1, #2
     b70:	430a      	orrs	r2, r1
     b72:	541a      	strb	r2, [r3, r0]
     b74:	3885      	subs	r0, #133	; 0x85
     b76:	5c1a      	ldrb	r2, [r3, r0]
     b78:	430a      	orrs	r2, r1
     b7a:	541a      	strb	r2, [r3, r0]
     b7c:	3004      	adds	r0, #4
     b7e:	5c1a      	ldrb	r2, [r3, r0]
     b80:	430a      	orrs	r2, r1
     b82:	541a      	strb	r2, [r3, r0]
     b84:	2180      	movs	r1, #128	; 0x80
     b86:	0089      	lsls	r1, r1, #2
     b88:	2284      	movs	r2, #132	; 0x84
     b8a:	5099      	str	r1, [r3, r2]
     b8c:	3a74      	subs	r2, #116	; 0x74
     b8e:	605a      	str	r2, [r3, #4]
     b90:	32f0      	adds	r2, #240	; 0xf0
     b92:	605a      	str	r2, [r3, #4]
     b94:	4770      	bx	lr
     b96:	46c0      	nop			; (mov r8, r8)
     b98:	41004400 	.word	0x41004400

00000b9c <buttons_get>:
     b9c:	0001      	movs	r1, r0
     b9e:	4a13      	ldr	r2, [pc, #76]	; (bec <buttons_get+0x50>)
     ba0:	23a0      	movs	r3, #160	; 0xa0
     ba2:	58d3      	ldr	r3, [r2, r3]
     ba4:	059b      	lsls	r3, r3, #22
     ba6:	0fdb      	lsrs	r3, r3, #31
     ba8:	6a12      	ldr	r2, [r2, #32]
     baa:	06d2      	lsls	r2, r2, #27
     bac:	d500      	bpl.n	bb0 <buttons_get+0x14>
     bae:	3302      	adds	r3, #2
     bb0:	4a0e      	ldr	r2, [pc, #56]	; (bec <buttons_get+0x50>)
     bb2:	6a12      	ldr	r2, [r2, #32]
     bb4:	2000      	movs	r0, #0
     bb6:	05d2      	lsls	r2, r2, #23
     bb8:	d504      	bpl.n	bc4 <buttons_get+0x28>
     bba:	2900      	cmp	r1, #0
     bbc:	d103      	bne.n	bc6 <buttons_get+0x2a>
     bbe:	4258      	negs	r0, r3
     bc0:	4143      	adcs	r3, r0
     bc2:	b2d8      	uxtb	r0, r3
     bc4:	4770      	bx	lr
     bc6:	2901      	cmp	r1, #1
     bc8:	d006      	beq.n	bd8 <buttons_get+0x3c>
     bca:	2902      	cmp	r1, #2
     bcc:	d009      	beq.n	be2 <buttons_get+0x46>
     bce:	3b03      	subs	r3, #3
     bd0:	4258      	negs	r0, r3
     bd2:	4143      	adcs	r3, r0
     bd4:	b2d8      	uxtb	r0, r3
     bd6:	e7f5      	b.n	bc4 <buttons_get+0x28>
     bd8:	3b01      	subs	r3, #1
     bda:	4258      	negs	r0, r3
     bdc:	4143      	adcs	r3, r0
     bde:	b2d8      	uxtb	r0, r3
     be0:	e7f0      	b.n	bc4 <buttons_get+0x28>
     be2:	3b02      	subs	r3, #2
     be4:	4258      	negs	r0, r3
     be6:	4143      	adcs	r3, r0
     be8:	b2d8      	uxtb	r0, r3
     bea:	e7eb      	b.n	bc4 <buttons_get+0x28>
     bec:	41004400 	.word	0x41004400

00000bf0 <counter_enable>:
     bf0:	4a04      	ldr	r2, [pc, #16]	; (c04 <counter_enable+0x14>)
     bf2:	8813      	ldrh	r3, [r2, #0]
     bf4:	2102      	movs	r1, #2
     bf6:	430b      	orrs	r3, r1
     bf8:	8013      	strh	r3, [r2, #0]
     bfa:	7bd3      	ldrb	r3, [r2, #15]
     bfc:	09db      	lsrs	r3, r3, #7
     bfe:	d1fc      	bne.n	bfa <counter_enable+0xa>
     c00:	4770      	bx	lr
     c02:	46c0      	nop			; (mov r8, r8)
     c04:	42002c00 	.word	0x42002c00

00000c08 <counter_disable>:
     c08:	4a04      	ldr	r2, [pc, #16]	; (c1c <counter_disable+0x14>)
     c0a:	8813      	ldrh	r3, [r2, #0]
     c0c:	2102      	movs	r1, #2
     c0e:	438b      	bics	r3, r1
     c10:	8013      	strh	r3, [r2, #0]
     c12:	7bd3      	ldrb	r3, [r2, #15]
     c14:	09db      	lsrs	r3, r3, #7
     c16:	d1fc      	bne.n	c12 <counter_disable+0xa>
     c18:	4770      	bx	lr
     c1a:	46c0      	nop			; (mov r8, r8)
     c1c:	42002c00 	.word	0x42002c00

00000c20 <counter_init>:
     c20:	b510      	push	{r4, lr}
     c22:	4a1f      	ldr	r2, [pc, #124]	; (ca0 <counter_init+0x80>)
     c24:	6a11      	ldr	r1, [r2, #32]
     c26:	2380      	movs	r3, #128	; 0x80
     c28:	011b      	lsls	r3, r3, #4
     c2a:	430b      	orrs	r3, r1
     c2c:	6213      	str	r3, [r2, #32]
     c2e:	4b1d      	ldr	r3, [pc, #116]	; (ca4 <counter_init+0x84>)
     c30:	2280      	movs	r2, #128	; 0x80
     c32:	609a      	str	r2, [r3, #8]
     c34:	2280      	movs	r2, #128	; 0x80
     c36:	01d2      	lsls	r2, r2, #7
     c38:	609a      	str	r2, [r3, #8]
     c3a:	4a1b      	ldr	r2, [pc, #108]	; (ca8 <counter_init+0x88>)
     c3c:	4b1b      	ldr	r3, [pc, #108]	; (cac <counter_init+0x8c>)
     c3e:	805a      	strh	r2, [r3, #2]
     c40:	001a      	movs	r2, r3
     c42:	7853      	ldrb	r3, [r2, #1]
     c44:	b25b      	sxtb	r3, r3
     c46:	2b00      	cmp	r3, #0
     c48:	dbfb      	blt.n	c42 <counter_init+0x22>
     c4a:	4b19      	ldr	r3, [pc, #100]	; (cb0 <counter_init+0x90>)
     c4c:	4798      	blx	r3
     c4e:	4a19      	ldr	r2, [pc, #100]	; (cb4 <counter_init+0x94>)
     c50:	8813      	ldrh	r3, [r2, #0]
     c52:	2101      	movs	r1, #1
     c54:	430b      	orrs	r3, r1
     c56:	8013      	strh	r3, [r2, #0]
     c58:	8813      	ldrh	r3, [r2, #0]
     c5a:	07db      	lsls	r3, r3, #31
     c5c:	d4fc      	bmi.n	c58 <counter_init+0x38>
     c5e:	7bd3      	ldrb	r3, [r2, #15]
     c60:	09db      	lsrs	r3, r3, #7
     c62:	d1f9      	bne.n	c58 <counter_init+0x38>
     c64:	4b13      	ldr	r3, [pc, #76]	; (cb4 <counter_init+0x94>)
     c66:	881a      	ldrh	r2, [r3, #0]
     c68:	210c      	movs	r1, #12
     c6a:	438a      	bics	r2, r1
     c6c:	801a      	strh	r2, [r3, #0]
     c6e:	881a      	ldrh	r2, [r3, #0]
     c70:	3154      	adds	r1, #84	; 0x54
     c72:	438a      	bics	r2, r1
     c74:	2120      	movs	r1, #32
     c76:	430a      	orrs	r2, r1
     c78:	801a      	strh	r2, [r3, #0]
     c7a:	2296      	movs	r2, #150	; 0x96
     c7c:	831a      	strh	r2, [r3, #24]
     c7e:	895a      	ldrh	r2, [r3, #10]
     c80:	2007      	movs	r0, #7
     c82:	4382      	bics	r2, r0
     c84:	2002      	movs	r0, #2
     c86:	4302      	orrs	r2, r0
     c88:	815a      	strh	r2, [r3, #10]
     c8a:	895a      	ldrh	r2, [r3, #10]
     c8c:	430a      	orrs	r2, r1
     c8e:	815a      	strh	r2, [r3, #10]
     c90:	2201      	movs	r2, #1
     c92:	735a      	strb	r2, [r3, #13]
     c94:	2280      	movs	r2, #128	; 0x80
     c96:	02d2      	lsls	r2, r2, #11
     c98:	4b07      	ldr	r3, [pc, #28]	; (cb8 <counter_init+0x98>)
     c9a:	601a      	str	r2, [r3, #0]
     c9c:	bd10      	pop	{r4, pc}
     c9e:	46c0      	nop			; (mov r8, r8)
     ca0:	40000400 	.word	0x40000400
     ca4:	41004400 	.word	0x41004400
     ca8:	0000401b 	.word	0x0000401b
     cac:	40000c00 	.word	0x40000c00
     cb0:	00000c09 	.word	0x00000c09
     cb4:	42002c00 	.word	0x42002c00
     cb8:	e000e100 	.word	0xe000e100

00000cbc <counter_flagGet>:
     cbc:	4b01      	ldr	r3, [pc, #4]	; (cc4 <counter_flagGet+0x8>)
     cbe:	7818      	ldrb	r0, [r3, #0]
     cc0:	b2c0      	uxtb	r0, r0
     cc2:	4770      	bx	lr
     cc4:	2000045d 	.word	0x2000045d

00000cc8 <counter_flagSet>:
  __ASM volatile ("cpsid i" : : : "memory");
     cc8:	b672      	cpsid	i
     cca:	4b02      	ldr	r3, [pc, #8]	; (cd4 <counter_flagSet+0xc>)
     ccc:	7018      	strb	r0, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
     cce:	b662      	cpsie	i
     cd0:	4770      	bx	lr
     cd2:	46c0      	nop			; (mov r8, r8)
     cd4:	2000045d 	.word	0x2000045d

00000cd8 <TC3_Handler>:
     cd8:	b510      	push	{r4, lr}
     cda:	4b0d      	ldr	r3, [pc, #52]	; (d10 <TC3_Handler+0x38>)
     cdc:	7b9b      	ldrb	r3, [r3, #14]
     cde:	07db      	lsls	r3, r3, #31
     ce0:	d400      	bmi.n	ce4 <TC3_Handler+0xc>
     ce2:	bd10      	pop	{r4, pc}
     ce4:	2201      	movs	r2, #1
     ce6:	4b0a      	ldr	r3, [pc, #40]	; (d10 <TC3_Handler+0x38>)
     ce8:	739a      	strb	r2, [r3, #14]
     cea:	327f      	adds	r2, #127	; 0x7f
     cec:	4b09      	ldr	r3, [pc, #36]	; (d14 <TC3_Handler+0x3c>)
     cee:	619a      	str	r2, [r3, #24]
     cf0:	4b09      	ldr	r3, [pc, #36]	; (d18 <TC3_Handler+0x40>)
     cf2:	4798      	blx	r3
     cf4:	2800      	cmp	r0, #0
     cf6:	d004      	beq.n	d02 <TC3_Handler+0x2a>
     cf8:	4b06      	ldr	r3, [pc, #24]	; (d14 <TC3_Handler+0x3c>)
     cfa:	2280      	movs	r2, #128	; 0x80
     cfc:	01d2      	lsls	r2, r2, #7
     cfe:	619a      	str	r2, [r3, #24]
     d00:	615a      	str	r2, [r3, #20]
     d02:	2280      	movs	r2, #128	; 0x80
     d04:	4b03      	ldr	r3, [pc, #12]	; (d14 <TC3_Handler+0x3c>)
     d06:	615a      	str	r2, [r3, #20]
     d08:	2001      	movs	r0, #1
     d0a:	4b04      	ldr	r3, [pc, #16]	; (d1c <TC3_Handler+0x44>)
     d0c:	4798      	blx	r3
     d0e:	e7e8      	b.n	ce2 <TC3_Handler+0xa>
     d10:	42002c00 	.word	0x42002c00
     d14:	41004400 	.word	0x41004400
     d18:	00002221 	.word	0x00002221
     d1c:	00000cc9 	.word	0x00000cc9

00000d20 <Dummy_Handler>:
     d20:	e7fe      	b.n	d20 <Dummy_Handler>
	...

00000d24 <Reset_Handler>:
     d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     d26:	4a2a      	ldr	r2, [pc, #168]	; (dd0 <Reset_Handler+0xac>)
     d28:	4b2a      	ldr	r3, [pc, #168]	; (dd4 <Reset_Handler+0xb0>)
     d2a:	429a      	cmp	r2, r3
     d2c:	d011      	beq.n	d52 <Reset_Handler+0x2e>
     d2e:	001a      	movs	r2, r3
     d30:	4b29      	ldr	r3, [pc, #164]	; (dd8 <Reset_Handler+0xb4>)
     d32:	429a      	cmp	r2, r3
     d34:	d20d      	bcs.n	d52 <Reset_Handler+0x2e>
     d36:	4a29      	ldr	r2, [pc, #164]	; (ddc <Reset_Handler+0xb8>)
     d38:	3303      	adds	r3, #3
     d3a:	1a9b      	subs	r3, r3, r2
     d3c:	089b      	lsrs	r3, r3, #2
     d3e:	3301      	adds	r3, #1
     d40:	009b      	lsls	r3, r3, #2
     d42:	2200      	movs	r2, #0
     d44:	4823      	ldr	r0, [pc, #140]	; (dd4 <Reset_Handler+0xb0>)
     d46:	4922      	ldr	r1, [pc, #136]	; (dd0 <Reset_Handler+0xac>)
     d48:	588c      	ldr	r4, [r1, r2]
     d4a:	5084      	str	r4, [r0, r2]
     d4c:	3204      	adds	r2, #4
     d4e:	429a      	cmp	r2, r3
     d50:	d1fa      	bne.n	d48 <Reset_Handler+0x24>
     d52:	4a23      	ldr	r2, [pc, #140]	; (de0 <Reset_Handler+0xbc>)
     d54:	4b23      	ldr	r3, [pc, #140]	; (de4 <Reset_Handler+0xc0>)
     d56:	429a      	cmp	r2, r3
     d58:	d20a      	bcs.n	d70 <Reset_Handler+0x4c>
     d5a:	43d3      	mvns	r3, r2
     d5c:	4921      	ldr	r1, [pc, #132]	; (de4 <Reset_Handler+0xc0>)
     d5e:	185b      	adds	r3, r3, r1
     d60:	2103      	movs	r1, #3
     d62:	438b      	bics	r3, r1
     d64:	3304      	adds	r3, #4
     d66:	189b      	adds	r3, r3, r2
     d68:	2100      	movs	r1, #0
     d6a:	c202      	stmia	r2!, {r1}
     d6c:	4293      	cmp	r3, r2
     d6e:	d1fc      	bne.n	d6a <Reset_Handler+0x46>
     d70:	4a1d      	ldr	r2, [pc, #116]	; (de8 <Reset_Handler+0xc4>)
     d72:	21ff      	movs	r1, #255	; 0xff
     d74:	4b1d      	ldr	r3, [pc, #116]	; (dec <Reset_Handler+0xc8>)
     d76:	438b      	bics	r3, r1
     d78:	6093      	str	r3, [r2, #8]
     d7a:	39fd      	subs	r1, #253	; 0xfd
     d7c:	2390      	movs	r3, #144	; 0x90
     d7e:	005b      	lsls	r3, r3, #1
     d80:	4a1b      	ldr	r2, [pc, #108]	; (df0 <Reset_Handler+0xcc>)
     d82:	50d1      	str	r1, [r2, r3]
     d84:	4a1b      	ldr	r2, [pc, #108]	; (df4 <Reset_Handler+0xd0>)
     d86:	78d3      	ldrb	r3, [r2, #3]
     d88:	2503      	movs	r5, #3
     d8a:	43ab      	bics	r3, r5
     d8c:	2402      	movs	r4, #2
     d8e:	4323      	orrs	r3, r4
     d90:	70d3      	strb	r3, [r2, #3]
     d92:	78d3      	ldrb	r3, [r2, #3]
     d94:	270c      	movs	r7, #12
     d96:	43bb      	bics	r3, r7
     d98:	2608      	movs	r6, #8
     d9a:	4333      	orrs	r3, r6
     d9c:	70d3      	strb	r3, [r2, #3]
     d9e:	4b16      	ldr	r3, [pc, #88]	; (df8 <Reset_Handler+0xd4>)
     da0:	7b98      	ldrb	r0, [r3, #14]
     da2:	2230      	movs	r2, #48	; 0x30
     da4:	4390      	bics	r0, r2
     da6:	2220      	movs	r2, #32
     da8:	4310      	orrs	r0, r2
     daa:	7398      	strb	r0, [r3, #14]
     dac:	7b99      	ldrb	r1, [r3, #14]
     dae:	43b9      	bics	r1, r7
     db0:	4331      	orrs	r1, r6
     db2:	7399      	strb	r1, [r3, #14]
     db4:	7b9a      	ldrb	r2, [r3, #14]
     db6:	43aa      	bics	r2, r5
     db8:	4322      	orrs	r2, r4
     dba:	739a      	strb	r2, [r3, #14]
     dbc:	4a0f      	ldr	r2, [pc, #60]	; (dfc <Reset_Handler+0xd8>)
     dbe:	6853      	ldr	r3, [r2, #4]
     dc0:	2180      	movs	r1, #128	; 0x80
     dc2:	430b      	orrs	r3, r1
     dc4:	6053      	str	r3, [r2, #4]
     dc6:	4b0e      	ldr	r3, [pc, #56]	; (e00 <Reset_Handler+0xdc>)
     dc8:	4798      	blx	r3
     dca:	4b0e      	ldr	r3, [pc, #56]	; (e04 <Reset_Handler+0xe0>)
     dcc:	4798      	blx	r3
     dce:	e7fe      	b.n	dce <Reset_Handler+0xaa>
     dd0:	00003a90 	.word	0x00003a90
     dd4:	20000000 	.word	0x20000000
     dd8:	20000434 	.word	0x20000434
     ddc:	20000004 	.word	0x20000004
     de0:	20000434 	.word	0x20000434
     de4:	20000624 	.word	0x20000624
     de8:	e000ed00 	.word	0xe000ed00
     dec:	00000000 	.word	0x00000000
     df0:	41007000 	.word	0x41007000
     df4:	41005000 	.word	0x41005000
     df8:	41004800 	.word	0x41004800
     dfc:	41004000 	.word	0x41004000
     e00:	00002a81 	.word	0x00002a81
     e04:	0000125d 	.word	0x0000125d

00000e08 <SystemInit>:
 *         Initialize the System and update the SystemCoreClock variable.
 */
void SystemInit(void)
{
        // Keep the default device state after reset
        SystemCoreClock = __SYSTEM_CLOCK;
     e08:	4a01      	ldr	r2, [pc, #4]	; (e10 <SystemInit+0x8>)
     e0a:	4b02      	ldr	r3, [pc, #8]	; (e14 <SystemInit+0xc>)
     e0c:	601a      	str	r2, [r3, #0]
        return;
}
     e0e:	4770      	bx	lr
     e10:	000f4240 	.word	0x000f4240
     e14:	20000000 	.word	0x20000000

00000e18 <event_init>:
     e18:	4a0b      	ldr	r2, [pc, #44]	; (e48 <event_init+0x30>)
     e1a:	6a13      	ldr	r3, [r2, #32]
     e1c:	2102      	movs	r1, #2
     e1e:	430b      	orrs	r3, r1
     e20:	6213      	str	r3, [r2, #32]
     e22:	4a0a      	ldr	r2, [pc, #40]	; (e4c <event_init+0x34>)
     e24:	4b0a      	ldr	r3, [pc, #40]	; (e50 <event_init+0x38>)
     e26:	805a      	strh	r2, [r3, #2]
     e28:	001a      	movs	r2, r3
     e2a:	7853      	ldrb	r3, [r2, #1]
     e2c:	b25b      	sxtb	r3, r3
     e2e:	2b00      	cmp	r3, #0
     e30:	dbfb      	blt.n	e2a <event_init+0x12>
     e32:	4b08      	ldr	r3, [pc, #32]	; (e54 <event_init+0x3c>)
     e34:	781a      	ldrb	r2, [r3, #0]
     e36:	2101      	movs	r1, #1
     e38:	430a      	orrs	r2, r1
     e3a:	701a      	strb	r2, [r3, #0]
     e3c:	2289      	movs	r2, #137	; 0x89
     e3e:	0052      	lsls	r2, r2, #1
     e40:	811a      	strh	r2, [r3, #8]
     e42:	4a05      	ldr	r2, [pc, #20]	; (e58 <event_init+0x40>)
     e44:	605a      	str	r2, [r3, #4]
     e46:	4770      	bx	lr
     e48:	40000400 	.word	0x40000400
     e4c:	00004007 	.word	0x00004007
     e50:	40000c00 	.word	0x40000c00
     e54:	42000400 	.word	0x42000400
     e58:	06250000 	.word	0x06250000

00000e5c <EVSYS_Handler>:
     e5c:	4b04      	ldr	r3, [pc, #16]	; (e70 <EVSYS_Handler+0x14>)
     e5e:	699b      	ldr	r3, [r3, #24]
     e60:	05db      	lsls	r3, r3, #23
     e62:	d503      	bpl.n	e6c <EVSYS_Handler+0x10>
     e64:	2280      	movs	r2, #128	; 0x80
     e66:	0052      	lsls	r2, r2, #1
     e68:	4b01      	ldr	r3, [pc, #4]	; (e70 <EVSYS_Handler+0x14>)
     e6a:	619a      	str	r2, [r3, #24]
     e6c:	4770      	bx	lr
     e6e:	46c0      	nop			; (mov r8, r8)
     e70:	42000400 	.word	0x42000400

00000e74 <i2c_init>:
//
//------------------------------------------------------------------------------

//==============================================================================
void i2c_init(void)
{
     e74:	b5f0      	push	{r4, r5, r6, r7, lr}

	// Set up the SCL Pin
	//Set the direction - it is an output, but we want the input enable on as well
	//so that we can read it at the same time ... because I2C. 
	PORT->Group[I2C_SCL_GROUP].DIRSET.reg = I2C_SCL;
     e76:	4b3b      	ldr	r3, [pc, #236]	; (f64 <i2c_init+0xf0>)
     e78:	2080      	movs	r0, #128	; 0x80
     e7a:	0400      	lsls	r0, r0, #16
     e7c:	6098      	str	r0, [r3, #8]
	PORT->Group[I2C_SCL_GROUP].PINCFG[I2C_SCL_PIN].bit.INEN = 1;
     e7e:	2257      	movs	r2, #87	; 0x57
     e80:	5c99      	ldrb	r1, [r3, r2]
     e82:	2402      	movs	r4, #2
     e84:	4321      	orrs	r1, r4
     e86:	5499      	strb	r1, [r3, r2]
	// Set the pullup
	PORT->Group[I2C_SCL_GROUP].OUTSET.reg = I2C_SCL;
     e88:	6198      	str	r0, [r3, #24]
	PORT->Group[I2C_SCL_GROUP].PINCFG[I2C_SCL_PIN].bit.PULLEN = 1;
     e8a:	5c99      	ldrb	r1, [r3, r2]
     e8c:	2004      	movs	r0, #4
     e8e:	4684      	mov	ip, r0
     e90:	4660      	mov	r0, ip
     e92:	4301      	orrs	r1, r0
     e94:	5499      	strb	r1, [r3, r2]
	//Set the PMUX
	PORT->Group[I2C_SCL_GROUP].PINCFG[I2C_SCL_PIN].bit.PMUXEN = 1;
     e96:	5c99      	ldrb	r1, [r3, r2]
     e98:	2701      	movs	r7, #1
     e9a:	4339      	orrs	r1, r7
     e9c:	5499      	strb	r1, [r3, r2]
    if (I2C_SCL_PIN & 1)								
	  PORT->Group[I2C_SCL_GROUP].PMUX[I2C_SCL_PMUX].bit.PMUXO = I2C_SERCOM_PMUX;		
     e9e:	203b      	movs	r0, #59	; 0x3b
     ea0:	5c1a      	ldrb	r2, [r3, r0]
     ea2:	210f      	movs	r1, #15
     ea4:	4011      	ands	r1, r2
     ea6:	2220      	movs	r2, #32
     ea8:	4311      	orrs	r1, r2
     eaa:	5419      	strb	r1, [r3, r0]


    // Set up the SDA PIN
	//Set the direction - it is an output, but we want the input enable on as well
	//so that we can read it at the same time ... because I2C.
	PORT->Group[I2C_SDA_GROUP].DIRSET.reg = I2C_SDA;
     eac:	2180      	movs	r1, #128	; 0x80
     eae:	03c9      	lsls	r1, r1, #15
     eb0:	6099      	str	r1, [r3, #8]
	PORT->Group[I2C_SDA_GROUP].PINCFG[I2C_SDA_PIN].bit.INEN = 1;
     eb2:	2256      	movs	r2, #86	; 0x56
     eb4:	5c9e      	ldrb	r6, [r3, r2]
     eb6:	4326      	orrs	r6, r4
     eb8:	549e      	strb	r6, [r3, r2]
	// Set the pullup
	PORT->Group[I2C_SDA_GROUP].OUTSET.reg = I2C_SDA;
     eba:	6199      	str	r1, [r3, #24]
	PORT->Group[I2C_SDA_GROUP].PINCFG[I2C_SDA_PIN].bit.PULLEN = 1;
     ebc:	5c9d      	ldrb	r5, [r3, r2]
     ebe:	4661      	mov	r1, ip
     ec0:	430d      	orrs	r5, r1
     ec2:	549d      	strb	r5, [r3, r2]
	//Set the PMUX
	PORT->Group[I2C_SDA_GROUP].PINCFG[I2C_SDA_PIN].bit.PMUXEN = 1;
     ec4:	5c99      	ldrb	r1, [r3, r2]
     ec6:	4339      	orrs	r1, r7
     ec8:	5499      	strb	r1, [r3, r2]
	if (I2C_SDA_PIN & 1)
	PORT->Group[I2C_SDA_GROUP].PMUX[I2C_SDA_PMUX].bit.PMUXO = I2C_SERCOM_PMUX;
	else
	PORT->Group[I2C_SDA_GROUP].PMUX[I2C_SDA_PMUX].bit.PMUXE = I2C_SERCOM_PMUX;
     eca:	5c1a      	ldrb	r2, [r3, r0]
     ecc:	210f      	movs	r1, #15
     ece:	438a      	bics	r2, r1
     ed0:	4322      	orrs	r2, r4
     ed2:	541a      	strb	r2, [r3, r0]
	
	// Turn on the clock
	PM->APBCMASK.reg |= I2C_SERCOM_APBCMASK;
     ed4:	4a24      	ldr	r2, [pc, #144]	; (f68 <i2c_init+0xf4>)
     ed6:	6a13      	ldr	r3, [r2, #32]
     ed8:	3111      	adds	r1, #17
     eda:	430b      	orrs	r3, r1
     edc:	6213      	str	r3, [r2, #32]

    // Configure the clock
	GCLK->CLKCTRL.reg = I2C_SERCOM_GCLK_ID |
     ede:	4a23      	ldr	r2, [pc, #140]	; (f6c <i2c_init+0xf8>)
     ee0:	4b23      	ldr	r3, [pc, #140]	; (f70 <i2c_init+0xfc>)
     ee2:	805a      	strh	r2, [r3, #2]
	                    GCLK_CLKCTRL_CLKEN | 
						I2C_SERCOM_CLK_GEN;

    //Turn off the I2C enable so that we can write the protected registers
	I2C_SERCOM->I2CM.CTRLA.bit.ENABLE = 0;
     ee4:	4a23      	ldr	r2, [pc, #140]	; (f74 <i2c_init+0x100>)
     ee6:	6813      	ldr	r3, [r2, #0]
     ee8:	391e      	subs	r1, #30
     eea:	438b      	bics	r3, r1
     eec:	6013      	str	r3, [r2, #0]
	while (I2C_SERCOM->I2CM.SYNCBUSY.reg);
     eee:	69d3      	ldr	r3, [r2, #28]
     ef0:	2b00      	cmp	r3, #0
     ef2:	d1fc      	bne.n	eee <i2c_init+0x7a>

	// Turn on smart mode (because it is smart)
	I2C_SERCOM->I2CM.CTRLB.bit.SMEN = 1;
     ef4:	4a1f      	ldr	r2, [pc, #124]	; (f74 <i2c_init+0x100>)
     ef6:	6851      	ldr	r1, [r2, #4]
     ef8:	3301      	adds	r3, #1
     efa:	33ff      	adds	r3, #255	; 0xff
     efc:	430b      	orrs	r3, r1
     efe:	6053      	str	r3, [r2, #4]
	while (I2C_SERCOM->I2CM.SYNCBUSY.reg);
     f00:	69d3      	ldr	r3, [r2, #28]
     f02:	2b00      	cmp	r3, #0
     f04:	d1fc      	bne.n	f00 <i2c_init+0x8c>
    // Set the baud rate - this is a confusing little formula as 
	// it involves the actual rise time of SCL on the board
	// We would need to measure this to predict the outcome,
	// Or, we can just change it until we like it. 
	// See 27.6.2.4 of the datasheet.
	I2C_SERCOM->I2CM.BAUD.reg = SERCOM_I2CM_BAUD_BAUD(232);
     f06:	22e8      	movs	r2, #232	; 0xe8
     f08:	4b1a      	ldr	r3, [pc, #104]	; (f74 <i2c_init+0x100>)
     f0a:	60da      	str	r2, [r3, #12]
	while (I2C_SERCOM->I2CM.SYNCBUSY.reg);
     f0c:	001a      	movs	r2, r3
     f0e:	69d3      	ldr	r3, [r2, #28]
     f10:	2b00      	cmp	r3, #0
     f12:	d1fc      	bne.n	f0e <i2c_init+0x9a>

    // Set us up as a Master
	I2C_SERCOM->I2CM.CTRLA.bit.MODE = SERCOM_I2CM_CTRLA_MODE_I2C_MASTER_Val;
     f14:	4a17      	ldr	r2, [pc, #92]	; (f74 <i2c_init+0x100>)
     f16:	6813      	ldr	r3, [r2, #0]
     f18:	211c      	movs	r1, #28
     f1a:	438b      	bics	r3, r1
     f1c:	3908      	subs	r1, #8
     f1e:	430b      	orrs	r3, r1
     f20:	6013      	str	r3, [r2, #0]
	while (I2C_SERCOM->I2CM.SYNCBUSY.reg);
     f22:	69d3      	ldr	r3, [r2, #28]
     f24:	2b00      	cmp	r3, #0
     f26:	d1fc      	bne.n	f22 <i2c_init+0xae>
	
	// Set the hold time to 600ns
	I2C_SERCOM->I2CM.CTRLA.bit.SDAHOLD = 3;
     f28:	4a12      	ldr	r2, [pc, #72]	; (f74 <i2c_init+0x100>)
     f2a:	6811      	ldr	r1, [r2, #0]
     f2c:	23c0      	movs	r3, #192	; 0xc0
     f2e:	039b      	lsls	r3, r3, #14
     f30:	430b      	orrs	r3, r1
     f32:	6013      	str	r3, [r2, #0]
	while (I2C_SERCOM->I2CM.SYNCBUSY.reg);
     f34:	69d3      	ldr	r3, [r2, #28]
     f36:	2b00      	cmp	r3, #0
     f38:	d1fc      	bne.n	f34 <i2c_init+0xc0>

    //Turn on the I2C enable 
	I2C_SERCOM->I2CM.CTRLA.bit.ENABLE = 1;
     f3a:	4a0e      	ldr	r2, [pc, #56]	; (f74 <i2c_init+0x100>)
     f3c:	6813      	ldr	r3, [r2, #0]
     f3e:	2102      	movs	r1, #2
     f40:	430b      	orrs	r3, r1
     f42:	6013      	str	r3, [r2, #0]
	while (I2C_SERCOM->I2CM.SYNCBUSY.reg);
     f44:	69d3      	ldr	r3, [r2, #28]
     f46:	2b00      	cmp	r3, #0
     f48:	d1fc      	bne.n	f44 <i2c_init+0xd0>

	// Set the bus state to be IDLE (this has to be after the enable)
	I2C_SERCOM->I2CM.STATUS.reg |= SERCOM_I2CM_STATUS_BUSSTATE(1);
     f4a:	4a0a      	ldr	r2, [pc, #40]	; (f74 <i2c_init+0x100>)
     f4c:	8b53      	ldrh	r3, [r2, #26]
     f4e:	2110      	movs	r1, #16
     f50:	430b      	orrs	r3, r1
     f52:	8353      	strh	r3, [r2, #26]
	while (I2C_SERCOM->I2CM.SYNCBUSY.reg);
     f54:	69d3      	ldr	r3, [r2, #28]
     f56:	2b00      	cmp	r3, #0
     f58:	d1fc      	bne.n	f54 <i2c_init+0xe0>
     f5a:	2280      	movs	r2, #128	; 0x80
     f5c:	0152      	lsls	r2, r2, #5
     f5e:	4b06      	ldr	r3, [pc, #24]	; (f78 <i2c_init+0x104>)
     f60:	601a      	str	r2, [r3, #0]
	
	NVIC_EnableIRQ(SERCOM3_IRQn);

}
     f62:	bdf0      	pop	{r4, r5, r6, r7, pc}
     f64:	41004400 	.word	0x41004400
     f68:	40000400 	.word	0x40000400
     f6c:	00004017 	.word	0x00004017
     f70:	40000c00 	.word	0x40000c00
     f74:	42001400 	.word	0x42001400
     f78:	e000e100 	.word	0xe000e100

00000f7c <i2c_write>:

//==============================================================================
void i2c_write(uint8_t addr, uint8_t *data, int size)
{
     f7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     f7e:	0007      	movs	r7, r0
    // Wait for bus to become idle
    //while(I2C_SERCOM->I2CM.STATUS.bit.BUSSTATE != 0x01);

    // Clear all relevant interrupt flags before starting
    I2C_SERCOM->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB | 
     f80:	4c07      	ldr	r4, [pc, #28]	; (fa0 <i2c_write+0x24>)
     f82:	2583      	movs	r5, #131	; 0x83
     f84:	7625      	strb	r5, [r4, #24]
                                   SERCOM_I2CM_INTFLAG_SB | 
                                   SERCOM_I2CM_INTFLAG_ERROR;

    // Reset internal state
    i2c_send_count = 0;
     f86:	4807      	ldr	r0, [pc, #28]	; (fa4 <i2c_write+0x28>)
     f88:	2600      	movs	r6, #0
     f8a:	7006      	strb	r6, [r0, #0]
    i2c_send_size = size;
     f8c:	7042      	strb	r2, [r0, #1]
    memcpy(send_data_buffer, data, size);
     f8e:	3004      	adds	r0, #4
     f90:	4b05      	ldr	r3, [pc, #20]	; (fa8 <i2c_write+0x2c>)
     f92:	4798      	blx	r3
    direction_flag = I2C_TRANSFER_WRITE;
     f94:	4b05      	ldr	r3, [pc, #20]	; (fac <i2c_write+0x30>)
     f96:	711e      	strb	r6, [r3, #4]

    // Enable interrupts
    I2C_SERCOM->I2CM.INTENSET.reg = SERCOM_I2CM_INTENSET_MB |    // Master on bus
     f98:	75a5      	strb	r5, [r4, #22]
                                    SERCOM_I2CM_INTENSET_SB |    // Slave on bus
                                    SERCOM_I2CM_INTENSET_ERROR;  // Errors

    // Start transaction by sending address
    I2C_SERCOM->I2CM.ADDR.reg = addr | I2C_TRANSFER_WRITE;
     f9a:	6267      	str	r7, [r4, #36]	; 0x24
}
     f9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     f9e:	46c0      	nop			; (mov r8, r8)
     fa0:	42001400 	.word	0x42001400
     fa4:	20000460 	.word	0x20000460
     fa8:	00002ac9 	.word	0x00002ac9
     fac:	20000560 	.word	0x20000560

00000fb0 <i2c_read>:


//==============================================================================
void i2c_read(uint8_t addr, uint8_t reg_addr, uint8_t *data, int size)
{
     fb0:	b570      	push	{r4, r5, r6, lr}
    // Wait for bus to become idle
    //while(I2C_SERCOM->I2CM.STATUS.bit.BUSSTATE != 0x01);

    // Clear all relevant interrupt flags before starting
    I2C_SERCOM->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB | 
     fb2:	4d08      	ldr	r5, [pc, #32]	; (fd4 <i2c_read+0x24>)
     fb4:	2683      	movs	r6, #131	; 0x83
     fb6:	762e      	strb	r6, [r5, #24]
                                   SERCOM_I2CM_INTFLAG_SB | 
                                   SERCOM_I2CM_INTFLAG_ERROR;

    // Reset internal state
    i2c_reg_addr = reg_addr;
     fb8:	4c07      	ldr	r4, [pc, #28]	; (fd8 <i2c_read+0x28>)
     fba:	7161      	strb	r1, [r4, #5]
    direction_flag = I2C_TRANSFER_READ_SETUP;
     fbc:	2102      	movs	r1, #2
     fbe:	7121      	strb	r1, [r4, #4]
    setup_count = 0;
     fc0:	2100      	movs	r1, #0
     fc2:	71a1      	strb	r1, [r4, #6]
    dev_addr = addr;
     fc4:	71e0      	strb	r0, [r4, #7]
    i2c_read_size = size;
     fc6:	b2db      	uxtb	r3, r3
     fc8:	7223      	strb	r3, [r4, #8]
    i2c_read_count = 0;
     fca:	7261      	strb	r1, [r4, #9]
    i2c_read_ptr = data;
     fcc:	60e2      	str	r2, [r4, #12]
    
    // Enable interrupts
    I2C_SERCOM->I2CM.INTENSET.reg = SERCOM_I2CM_INTENSET_MB |    // Master on bus
     fce:	75ae      	strb	r6, [r5, #22]
                                    SERCOM_I2CM_INTENSET_SB |    // Slave on bus
                                    SERCOM_I2CM_INTENSET_ERROR;  // Errors

    // Start transaction by sending address
    I2C_SERCOM->I2CM.ADDR.reg = addr | I2C_TRANSFER_WRITE;
     fd0:	6268      	str	r0, [r5, #36]	; 0x24
}
     fd2:	bd70      	pop	{r4, r5, r6, pc}
     fd4:	42001400 	.word	0x42001400
     fd8:	20000560 	.word	0x20000560

00000fdc <SERCOM3_Handler>:
//     | /__` |__)  /__`   
//     | .__/ |  \  .__/
//
//------------------------------------------------------------------------------
void SERCOM3_Handler(void)
{
     fdc:	b530      	push	{r4, r5, lr}
    // Handle Master on Bus interrupt
    if(I2C_SERCOM->I2CM.INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB)
     fde:	4b43      	ldr	r3, [pc, #268]	; (10ec <SERCOM3_Handler+0x110>)
     fe0:	7e1b      	ldrb	r3, [r3, #24]
     fe2:	07db      	lsls	r3, r3, #31
     fe4:	d50c      	bpl.n	1000 <SERCOM3_Handler+0x24>
    {
        // Check for NACK
        if (I2C_SERCOM->I2CM.STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
     fe6:	4b41      	ldr	r3, [pc, #260]	; (10ec <SERCOM3_Handler+0x110>)
     fe8:	8b5b      	ldrh	r3, [r3, #26]
     fea:	075b      	lsls	r3, r3, #29
     fec:	d42c      	bmi.n	1048 <SERCOM3_Handler+0x6c>
            // On NACK, send stop condition
            I2C_SERCOM->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
            return;
        }

        switch(direction_flag)
     fee:	4b40      	ldr	r3, [pc, #256]	; (10f0 <SERCOM3_Handler+0x114>)
     ff0:	791b      	ldrb	r3, [r3, #4]
     ff2:	2b00      	cmp	r3, #0
     ff4:	d02f      	beq.n	1056 <SERCOM3_Handler+0x7a>
     ff6:	2b02      	cmp	r3, #2
     ff8:	d042      	beq.n	1080 <SERCOM3_Handler+0xa4>

            case I2C_TRANSFER_READ:
                // Nothing to do here, data handling is in SB interrupt
                break;
        }
		I2C_SERCOM->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
     ffa:	2201      	movs	r2, #1
     ffc:	4b3b      	ldr	r3, [pc, #236]	; (10ec <SERCOM3_Handler+0x110>)
     ffe:	761a      	strb	r2, [r3, #24]
    }

    // Handle Slave on Bus interrupt (for reading)
    if(I2C_SERCOM->I2CM.INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)
    1000:	4b3a      	ldr	r3, [pc, #232]	; (10ec <SERCOM3_Handler+0x110>)
    1002:	7e1b      	ldrb	r3, [r3, #24]
    1004:	079b      	lsls	r3, r3, #30
    1006:	d51b      	bpl.n	1040 <SERCOM3_Handler+0x64>
    {
        if(i2c_read_count < i2c_read_size-1)
    1008:	4b39      	ldr	r3, [pc, #228]	; (10f0 <SERCOM3_Handler+0x114>)
    100a:	7a5a      	ldrb	r2, [r3, #9]
    100c:	b2d2      	uxtb	r2, r2
    100e:	7a1b      	ldrb	r3, [r3, #8]
    1010:	3b01      	subs	r3, #1
    1012:	429a      	cmp	r2, r3
    1014:	da4d      	bge.n	10b2 <SERCOM3_Handler+0xd6>
        {
            // Not the last byte
			uint8_t new_data = I2C_SERCOM->I2CM.DATA.reg;
    1016:	4935      	ldr	r1, [pc, #212]	; (10ec <SERCOM3_Handler+0x110>)
    1018:	2328      	movs	r3, #40	; 0x28
    101a:	5ccc      	ldrb	r4, [r1, r3]
			datas[i2c_read_count] = new_data;			// Workaround because I'm lazy and the next line wasn't working.
    101c:	4a34      	ldr	r2, [pc, #208]	; (10f0 <SERCOM3_Handler+0x114>)
    101e:	7a53      	ldrb	r3, [r2, #9]
    1020:	4834      	ldr	r0, [pc, #208]	; (10f4 <SERCOM3_Handler+0x118>)
    1022:	54c4      	strb	r4, [r0, r3]
            i2c_read_ptr[i2c_read_count++] = new_data;	// This line isn't working but if you remove it I2C breaks.
    1024:	68d5      	ldr	r5, [r2, #12]
    1026:	7a53      	ldrb	r3, [r2, #9]
    1028:	b2db      	uxtb	r3, r3
    102a:	1c58      	adds	r0, r3, #1
    102c:	b2c0      	uxtb	r0, r0
    102e:	7250      	strb	r0, [r2, #9]
    1030:	54ec      	strb	r4, [r5, r3]
            I2C_SERCOM->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;  // ACK
    1032:	684b      	ldr	r3, [r1, #4]
    1034:	4a30      	ldr	r2, [pc, #192]	; (10f8 <SERCOM3_Handler+0x11c>)
    1036:	4013      	ands	r3, r2
    1038:	604b      	str	r3, [r1, #4]
			datas[i2c_read_count] = new_data;			// Workaround because I'm lazy and the next line wasn't working.
            i2c_read_ptr[i2c_read_count++] = new_data;	// This line isn't working but if you remove it I2C breaks.
			I2C_SERCOM->I2CM.STATUS.reg |= SERCOM_I2CM_STATUS_BUSSTATE(1); // Send to idle

        }
		I2C_SERCOM->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB; // Clear SB flag
    103a:	2202      	movs	r2, #2
    103c:	4b2b      	ldr	r3, [pc, #172]	; (10ec <SERCOM3_Handler+0x110>)
    103e:	761a      	strb	r2, [r3, #24]
    }

    // Clear interrupt flags
    I2C_SERCOM->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_ERROR;
    1040:	2280      	movs	r2, #128	; 0x80
    1042:	4b2a      	ldr	r3, [pc, #168]	; (10ec <SERCOM3_Handler+0x110>)
    1044:	761a      	strb	r2, [r3, #24]
    1046:	bd30      	pop	{r4, r5, pc}
            I2C_SERCOM->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1048:	4a28      	ldr	r2, [pc, #160]	; (10ec <SERCOM3_Handler+0x110>)
    104a:	6851      	ldr	r1, [r2, #4]
    104c:	23c0      	movs	r3, #192	; 0xc0
    104e:	029b      	lsls	r3, r3, #10
    1050:	430b      	orrs	r3, r1
    1052:	6053      	str	r3, [r2, #4]
            return;
    1054:	e7f7      	b.n	1046 <SERCOM3_Handler+0x6a>
                if(i2c_send_count < i2c_send_size)
    1056:	4b29      	ldr	r3, [pc, #164]	; (10fc <SERCOM3_Handler+0x120>)
    1058:	781a      	ldrb	r2, [r3, #0]
    105a:	785b      	ldrb	r3, [r3, #1]
    105c:	4293      	cmp	r3, r2
    105e:	d908      	bls.n	1072 <SERCOM3_Handler+0x96>
                    I2C_SERCOM->I2CM.DATA.reg = send_data_buffer[i2c_send_count++];
    1060:	4b26      	ldr	r3, [pc, #152]	; (10fc <SERCOM3_Handler+0x120>)
    1062:	1c51      	adds	r1, r2, #1
    1064:	7019      	strb	r1, [r3, #0]
    1066:	189a      	adds	r2, r3, r2
    1068:	7911      	ldrb	r1, [r2, #4]
    106a:	2328      	movs	r3, #40	; 0x28
    106c:	4a1f      	ldr	r2, [pc, #124]	; (10ec <SERCOM3_Handler+0x110>)
    106e:	54d1      	strb	r1, [r2, r3]
    1070:	e7c3      	b.n	ffa <SERCOM3_Handler+0x1e>
                    I2C_SERCOM->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1072:	4a1e      	ldr	r2, [pc, #120]	; (10ec <SERCOM3_Handler+0x110>)
    1074:	6851      	ldr	r1, [r2, #4]
    1076:	23c0      	movs	r3, #192	; 0xc0
    1078:	029b      	lsls	r3, r3, #10
    107a:	430b      	orrs	r3, r1
    107c:	6053      	str	r3, [r2, #4]
    107e:	e7bc      	b.n	ffa <SERCOM3_Handler+0x1e>
                if (setup_count == 0) // Only do the setup part once
    1080:	4b1b      	ldr	r3, [pc, #108]	; (10f0 <SERCOM3_Handler+0x114>)
    1082:	799b      	ldrb	r3, [r3, #6]
    1084:	2b00      	cmp	r3, #0
    1086:	d107      	bne.n	1098 <SERCOM3_Handler+0xbc>
                    I2C_SERCOM->I2CM.DATA.reg = i2c_reg_addr;
    1088:	4b19      	ldr	r3, [pc, #100]	; (10f0 <SERCOM3_Handler+0x114>)
    108a:	7958      	ldrb	r0, [r3, #5]
    108c:	2228      	movs	r2, #40	; 0x28
    108e:	4917      	ldr	r1, [pc, #92]	; (10ec <SERCOM3_Handler+0x110>)
    1090:	5488      	strb	r0, [r1, r2]
                    setup_count++; // Move to next state.
    1092:	3a27      	subs	r2, #39	; 0x27
    1094:	719a      	strb	r2, [r3, #6]
    1096:	e7b0      	b.n	ffa <SERCOM3_Handler+0x1e>
                    I2C_SERCOM->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;  // ACK
    1098:	4b14      	ldr	r3, [pc, #80]	; (10ec <SERCOM3_Handler+0x110>)
    109a:	685a      	ldr	r2, [r3, #4]
    109c:	4916      	ldr	r1, [pc, #88]	; (10f8 <SERCOM3_Handler+0x11c>)
    109e:	400a      	ands	r2, r1
    10a0:	605a      	str	r2, [r3, #4]
                    I2C_SERCOM->I2CM.ADDR.reg = dev_addr | I2C_TRANSFER_READ;  // Send repeated start with read bit
    10a2:	4913      	ldr	r1, [pc, #76]	; (10f0 <SERCOM3_Handler+0x114>)
    10a4:	79ca      	ldrb	r2, [r1, #7]
    10a6:	2001      	movs	r0, #1
    10a8:	4302      	orrs	r2, r0
    10aa:	625a      	str	r2, [r3, #36]	; 0x24
                    direction_flag = I2C_TRANSFER_READ; // We're in a read state now, so until a new I2C is issued we'll kinda ignore MB
    10ac:	2301      	movs	r3, #1
    10ae:	710b      	strb	r3, [r1, #4]
    10b0:	e7a3      	b.n	ffa <SERCOM3_Handler+0x1e>
			I2C_SERCOM->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;   // NACK
    10b2:	4b0e      	ldr	r3, [pc, #56]	; (10ec <SERCOM3_Handler+0x110>)
    10b4:	6859      	ldr	r1, [r3, #4]
    10b6:	2280      	movs	r2, #128	; 0x80
    10b8:	02d2      	lsls	r2, r2, #11
    10ba:	430a      	orrs	r2, r1
    10bc:	605a      	str	r2, [r3, #4]
            I2C_SERCOM->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);   // STOP
    10be:	6859      	ldr	r1, [r3, #4]
    10c0:	22c0      	movs	r2, #192	; 0xc0
    10c2:	0292      	lsls	r2, r2, #10
    10c4:	430a      	orrs	r2, r1
    10c6:	605a      	str	r2, [r3, #4]
			uint8_t new_data = I2C_SERCOM->I2CM.DATA.reg;
    10c8:	2228      	movs	r2, #40	; 0x28
    10ca:	5c9c      	ldrb	r4, [r3, r2]
			datas[i2c_read_count] = new_data;			// Workaround because I'm lazy and the next line wasn't working.
    10cc:	4908      	ldr	r1, [pc, #32]	; (10f0 <SERCOM3_Handler+0x114>)
    10ce:	7a4a      	ldrb	r2, [r1, #9]
    10d0:	4808      	ldr	r0, [pc, #32]	; (10f4 <SERCOM3_Handler+0x118>)
    10d2:	5484      	strb	r4, [r0, r2]
            i2c_read_ptr[i2c_read_count++] = new_data;	// This line isn't working but if you remove it I2C breaks.
    10d4:	68cd      	ldr	r5, [r1, #12]
    10d6:	7a4a      	ldrb	r2, [r1, #9]
    10d8:	b2d2      	uxtb	r2, r2
    10da:	1c50      	adds	r0, r2, #1
    10dc:	b2c0      	uxtb	r0, r0
    10de:	7248      	strb	r0, [r1, #9]
    10e0:	54ac      	strb	r4, [r5, r2]
			I2C_SERCOM->I2CM.STATUS.reg |= SERCOM_I2CM_STATUS_BUSSTATE(1); // Send to idle
    10e2:	8b5a      	ldrh	r2, [r3, #26]
    10e4:	2110      	movs	r1, #16
    10e6:	430a      	orrs	r2, r1
    10e8:	835a      	strh	r2, [r3, #26]
    10ea:	e7a6      	b.n	103a <SERCOM3_Handler+0x5e>
    10ec:	42001400 	.word	0x42001400
    10f0:	20000560 	.word	0x20000560
    10f4:	200005c4 	.word	0x200005c4
    10f8:	fffbffff 	.word	0xfffbffff
    10fc:	20000460 	.word	0x20000460

00001100 <pack12to8>:
    1100:	b5f0      	push	{r4, r5, r6, r7, lr}
    1102:	46ce      	mov	lr, r9
    1104:	4647      	mov	r7, r8
    1106:	b580      	push	{r7, lr}
    1108:	4694      	mov	ip, r2
    110a:	2a00      	cmp	r2, #0
    110c:	d01e      	beq.n	114c <pack12to8+0x4c>
    110e:	2600      	movs	r6, #0
    1110:	2500      	movs	r5, #0
    1112:	0073      	lsls	r3, r6, #1
    1114:	18c4      	adds	r4, r0, r3
    1116:	8822      	ldrh	r2, [r4, #0]
    1118:	0912      	lsrs	r2, r2, #4
    111a:	554a      	strb	r2, [r1, r5]
    111c:	1caf      	adds	r7, r5, #2
    111e:	b2bf      	uxth	r7, r7
    1120:	3302      	adds	r3, #2
    1122:	18c3      	adds	r3, r0, r3
    1124:	1c6a      	adds	r2, r5, #1
    1126:	b292      	uxth	r2, r2
    1128:	4691      	mov	r9, r2
    112a:	8824      	ldrh	r4, [r4, #0]
    112c:	0124      	lsls	r4, r4, #4
    112e:	46a0      	mov	r8, r4
    1130:	881c      	ldrh	r4, [r3, #0]
    1132:	0a24      	lsrs	r4, r4, #8
    1134:	4642      	mov	r2, r8
    1136:	4314      	orrs	r4, r2
    1138:	464a      	mov	r2, r9
    113a:	548c      	strb	r4, [r1, r2]
    113c:	3503      	adds	r5, #3
    113e:	b2ad      	uxth	r5, r5
    1140:	881b      	ldrh	r3, [r3, #0]
    1142:	55cb      	strb	r3, [r1, r7]
    1144:	3602      	adds	r6, #2
    1146:	b2b6      	uxth	r6, r6
    1148:	45b4      	cmp	ip, r6
    114a:	d8e2      	bhi.n	1112 <pack12to8+0x12>
    114c:	bc0c      	pop	{r2, r3}
    114e:	4690      	mov	r8, r2
    1150:	4699      	mov	r9, r3
    1152:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001154 <led_init>:
    1154:	4904      	ldr	r1, [pc, #16]	; (1168 <led_init+0x14>)
    1156:	680b      	ldr	r3, [r1, #0]
    1158:	2280      	movs	r2, #128	; 0x80
    115a:	0292      	lsls	r2, r2, #10
    115c:	4313      	orrs	r3, r2
    115e:	600b      	str	r3, [r1, #0]
    1160:	4b02      	ldr	r3, [pc, #8]	; (116c <led_init+0x18>)
    1162:	601a      	str	r2, [r3, #0]
    1164:	4770      	bx	lr
    1166:	46c0      	nop			; (mov r8, r8)
    1168:	41004400 	.word	0x41004400
    116c:	41004418 	.word	0x41004418

00001170 <led_write>:
    1170:	b510      	push	{r4, lr}
    1172:	2805      	cmp	r0, #5
    1174:	d807      	bhi.n	1186 <led_write+0x16>
    1176:	0080      	lsls	r0, r0, #2
    1178:	4c10      	ldr	r4, [pc, #64]	; (11bc <led_write+0x4c>)
    117a:	5820      	ldr	r0, [r4, r0]
    117c:	4687      	mov	pc, r0
    117e:	4810      	ldr	r0, [pc, #64]	; (11c0 <led_write+0x50>)
    1180:	83c1      	strh	r1, [r0, #30]
    1182:	8382      	strh	r2, [r0, #28]
    1184:	8343      	strh	r3, [r0, #26]
    1186:	480e      	ldr	r0, [pc, #56]	; (11c0 <led_write+0x50>)
    1188:	0001      	movs	r1, r0
    118a:	3120      	adds	r1, #32
    118c:	2210      	movs	r2, #16
    118e:	4b0d      	ldr	r3, [pc, #52]	; (11c4 <led_write+0x54>)
    1190:	4798      	blx	r3
    1192:	bd10      	pop	{r4, pc}
    1194:	480a      	ldr	r0, [pc, #40]	; (11c0 <led_write+0x50>)
    1196:	8301      	strh	r1, [r0, #24]
    1198:	82c2      	strh	r2, [r0, #22]
    119a:	8283      	strh	r3, [r0, #20]
    119c:	e7f3      	b.n	1186 <led_write+0x16>
    119e:	4808      	ldr	r0, [pc, #32]	; (11c0 <led_write+0x50>)
    11a0:	8241      	strh	r1, [r0, #18]
    11a2:	8202      	strh	r2, [r0, #16]
    11a4:	81c3      	strh	r3, [r0, #14]
    11a6:	e7ee      	b.n	1186 <led_write+0x16>
    11a8:	4805      	ldr	r0, [pc, #20]	; (11c0 <led_write+0x50>)
    11aa:	8181      	strh	r1, [r0, #12]
    11ac:	8142      	strh	r2, [r0, #10]
    11ae:	8103      	strh	r3, [r0, #8]
    11b0:	e7e9      	b.n	1186 <led_write+0x16>
    11b2:	4803      	ldr	r0, [pc, #12]	; (11c0 <led_write+0x50>)
    11b4:	80c1      	strh	r1, [r0, #6]
    11b6:	8082      	strh	r2, [r0, #4]
    11b8:	8043      	strh	r3, [r0, #2]
    11ba:	e7e4      	b.n	1186 <led_write+0x16>
    11bc:	00002d38 	.word	0x00002d38
    11c0:	20000570 	.word	0x20000570
    11c4:	00001101 	.word	0x00001101

000011c8 <led_writeAll>:
    11c8:	b510      	push	{r4, lr}
    11ca:	4b0b      	ldr	r3, [pc, #44]	; (11f8 <led_writeAll+0x30>)
    11cc:	83d8      	strh	r0, [r3, #30]
    11ce:	8318      	strh	r0, [r3, #24]
    11d0:	8258      	strh	r0, [r3, #18]
    11d2:	8198      	strh	r0, [r3, #12]
    11d4:	80d8      	strh	r0, [r3, #6]
    11d6:	8399      	strh	r1, [r3, #28]
    11d8:	82d9      	strh	r1, [r3, #22]
    11da:	8219      	strh	r1, [r3, #16]
    11dc:	8159      	strh	r1, [r3, #10]
    11de:	8099      	strh	r1, [r3, #4]
    11e0:	835a      	strh	r2, [r3, #26]
    11e2:	829a      	strh	r2, [r3, #20]
    11e4:	81da      	strh	r2, [r3, #14]
    11e6:	811a      	strh	r2, [r3, #8]
    11e8:	805a      	strh	r2, [r3, #2]
    11ea:	0019      	movs	r1, r3
    11ec:	3120      	adds	r1, #32
    11ee:	2210      	movs	r2, #16
    11f0:	0018      	movs	r0, r3
    11f2:	4b02      	ldr	r3, [pc, #8]	; (11fc <led_writeAll+0x34>)
    11f4:	4798      	blx	r3
    11f6:	bd10      	pop	{r4, pc}
    11f8:	20000570 	.word	0x20000570
    11fc:	00001101 	.word	0x00001101

00001200 <calculate_adc>:
//     |    |  \ |  \/  /~~\  |  |___
//
//-----------------------------------------------------------------------------

static uint8_t calculate_adc()
{
    1200:	b510      	push	{r4, lr}
	uint8_t step;
	if (adc_get() < 100) // joystick at max up
    1202:	4b10      	ldr	r3, [pc, #64]	; (1244 <calculate_adc+0x44>)
    1204:	4798      	blx	r3
	{
		step = 36;
    1206:	2324      	movs	r3, #36	; 0x24
	if (adc_get() < 100) // joystick at max up
    1208:	2863      	cmp	r0, #99	; 0x63
    120a:	d801      	bhi.n	1210 <calculate_adc+0x10>
	{
		step = (adc_get() / 4095) * 36;
	}
	
	return step;
}
    120c:	0018      	movs	r0, r3
    120e:	bd10      	pop	{r4, pc}
	else if (adc_get() > 3095) // joystick at max down
    1210:	4b0c      	ldr	r3, [pc, #48]	; (1244 <calculate_adc+0x44>)
    1212:	4798      	blx	r3
    1214:	4a0c      	ldr	r2, [pc, #48]	; (1248 <calculate_adc+0x48>)
		step = 1;
    1216:	2301      	movs	r3, #1
	else if (adc_get() > 3095) // joystick at max down
    1218:	4290      	cmp	r0, r2
    121a:	d8f7      	bhi.n	120c <calculate_adc+0xc>
	else if ((adc_get() > 1950) && (adc_get() < 2150))// joystick neutral
    121c:	4b09      	ldr	r3, [pc, #36]	; (1244 <calculate_adc+0x44>)
    121e:	4798      	blx	r3
    1220:	4b0a      	ldr	r3, [pc, #40]	; (124c <calculate_adc+0x4c>)
    1222:	4298      	cmp	r0, r3
    1224:	d905      	bls.n	1232 <calculate_adc+0x32>
    1226:	4b07      	ldr	r3, [pc, #28]	; (1244 <calculate_adc+0x44>)
    1228:	4798      	blx	r3
    122a:	4a09      	ldr	r2, [pc, #36]	; (1250 <calculate_adc+0x50>)
		step = 6;
    122c:	2306      	movs	r3, #6
	else if ((adc_get() > 1950) && (adc_get() < 2150))// joystick neutral
    122e:	4290      	cmp	r0, r2
    1230:	d9ec      	bls.n	120c <calculate_adc+0xc>
		step = (adc_get() / 4095) * 36;
    1232:	4b04      	ldr	r3, [pc, #16]	; (1244 <calculate_adc+0x44>)
    1234:	4798      	blx	r3
    1236:	4907      	ldr	r1, [pc, #28]	; (1254 <calculate_adc+0x54>)
    1238:	4b07      	ldr	r3, [pc, #28]	; (1258 <calculate_adc+0x58>)
    123a:	4798      	blx	r3
    123c:	2324      	movs	r3, #36	; 0x24
    123e:	4343      	muls	r3, r0
    1240:	b2db      	uxtb	r3, r3
    1242:	e7e3      	b.n	120c <calculate_adc+0xc>
    1244:	00000365 	.word	0x00000365
    1248:	00000c17 	.word	0x00000c17
    124c:	0000079e 	.word	0x0000079e
    1250:	00000865 	.word	0x00000865
    1254:	00000fff 	.word	0x00000fff
    1258:	0000237d 	.word	0x0000237d

0000125c <main>:
{
    125c:	b5f0      	push	{r4, r5, r6, r7, lr}
    125e:	46de      	mov	lr, fp
    1260:	4657      	mov	r7, sl
    1262:	464e      	mov	r6, r9
    1264:	4645      	mov	r5, r8
    1266:	b5e0      	push	{r5, r6, r7, lr}
    1268:	b08f      	sub	sp, #60	; 0x3c
	SystemInit();
    126a:	4bdb      	ldr	r3, [pc, #876]	; (15d8 <main+0x37c>)
    126c:	4798      	blx	r3
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
    126e:	4adb      	ldr	r2, [pc, #876]	; (15dc <main+0x380>)
    1270:	4bdb      	ldr	r3, [pc, #876]	; (15e0 <main+0x384>)
    1272:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
    1274:	48db      	ldr	r0, [pc, #876]	; (15e4 <main+0x388>)
    1276:	6a03      	ldr	r3, [r0, #32]
    1278:	021b      	lsls	r3, r3, #8
    127a:	0a1b      	lsrs	r3, r3, #8
    127c:	21c0      	movs	r1, #192	; 0xc0
    127e:	0609      	lsls	r1, r1, #24
    1280:	430b      	orrs	r3, r1
    1282:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
    1284:	2300      	movs	r3, #0
    1286:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
    1288:	3307      	adds	r3, #7
    128a:	6013      	str	r3, [r2, #0]
	led_init();
    128c:	4bd6      	ldr	r3, [pc, #856]	; (15e8 <main+0x38c>)
    128e:	4798      	blx	r3
	timer_init();
    1290:	4bd6      	ldr	r3, [pc, #856]	; (15ec <main+0x390>)
    1292:	4798      	blx	r3
	counter_init();
    1294:	4bd6      	ldr	r3, [pc, #856]	; (15f0 <main+0x394>)
    1296:	4798      	blx	r3
	spi_init();
    1298:	4bd6      	ldr	r3, [pc, #856]	; (15f4 <main+0x398>)
    129a:	4798      	blx	r3
	event_init();
    129c:	4bd6      	ldr	r3, [pc, #856]	; (15f8 <main+0x39c>)
    129e:	4798      	blx	r3
	buttons_init();
    12a0:	4bd6      	ldr	r3, [pc, #856]	; (15fc <main+0x3a0>)
    12a2:	4798      	blx	r3
	adc_init();
    12a4:	4bd6      	ldr	r3, [pc, #856]	; (1600 <main+0x3a4>)
    12a6:	4798      	blx	r3
	i2c_init();
    12a8:	4bd6      	ldr	r3, [pc, #856]	; (1604 <main+0x3a8>)
    12aa:	4798      	blx	r3
	accelerometer_init();
    12ac:	4bd6      	ldr	r3, [pc, #856]	; (1608 <main+0x3ac>)
    12ae:	4798      	blx	r3
	timer_enable();
    12b0:	4bd6      	ldr	r3, [pc, #856]	; (160c <main+0x3b0>)
    12b2:	4798      	blx	r3
	counter_enable();
    12b4:	4bd6      	ldr	r3, [pc, #856]	; (1610 <main+0x3b4>)
    12b6:	4798      	blx	r3
	adc_reset();
    12b8:	4bd6      	ldr	r3, [pc, #856]	; (1614 <main+0x3b8>)
    12ba:	4798      	blx	r3
	led_writeAll(0, 0, 0);
    12bc:	2200      	movs	r2, #0
    12be:	2100      	movs	r1, #0
    12c0:	2000      	movs	r0, #0
    12c2:	4bd5      	ldr	r3, [pc, #852]	; (1618 <main+0x3bc>)
    12c4:	4798      	blx	r3
	spi_write();
    12c6:	4bd5      	ldr	r3, [pc, #852]	; (161c <main+0x3c0>)
    12c8:	4798      	blx	r3
	uint32_t accel_millis = 0;
    12ca:	2300      	movs	r3, #0
    12cc:	9305      	str	r3, [sp, #20]
	uint32_t old_millis = 0;
    12ce:	2700      	movs	r7, #0
			if ((millis - old_millis) > 20) // button debounce
    12d0:	4bd3      	ldr	r3, [pc, #844]	; (1620 <main+0x3c4>)
    12d2:	4699      	mov	r9, r3
    12d4:	003e      	movs	r6, r7
    12d6:	f000 feb4 	bl	2042 <STACK_SIZE+0x42>
			if ((millis - old_millis) > 20) // button debounce
    12da:	4bd1      	ldr	r3, [pc, #836]	; (1620 <main+0x3c4>)
    12dc:	681b      	ldr	r3, [r3, #0]
    12de:	1b9b      	subs	r3, r3, r6
    12e0:	2b14      	cmp	r3, #20
    12e2:	d814      	bhi.n	130e <main+0xb2>
			if (counter_flagGet()) // if flag set
    12e4:	4bcf      	ldr	r3, [pc, #828]	; (1624 <main+0x3c8>)
    12e6:	4798      	blx	r3
    12e8:	2800      	cmp	r0, #0
    12ea:	d101      	bne.n	12f0 <main+0x94>
    12ec:	f000 fea9 	bl	2042 <STACK_SIZE+0x42>
				counter_flagSet(0); // clear flag
    12f0:	2000      	movs	r0, #0
    12f2:	4bcd      	ldr	r3, [pc, #820]	; (1628 <main+0x3cc>)
    12f4:	4798      	blx	r3
				step = calculate_adc();
    12f6:	4bcd      	ldr	r3, [pc, #820]	; (162c <main+0x3d0>)
    12f8:	4798      	blx	r3
    12fa:	0004      	movs	r4, r0
				switch (color)
    12fc:	4bc8      	ldr	r3, [pc, #800]	; (1620 <main+0x3c4>)
    12fe:	7a9a      	ldrb	r2, [r3, #10]
    1300:	2a05      	cmp	r2, #5
    1302:	d900      	bls.n	1306 <main+0xaa>
    1304:	e0a8      	b.n	1458 <main+0x1fc>
    1306:	0093      	lsls	r3, r2, #2
    1308:	4ac9      	ldr	r2, [pc, #804]	; (1630 <main+0x3d4>)
    130a:	58d3      	ldr	r3, [r2, r3]
    130c:	469f      	mov	pc, r3
				if (buttons_get(1)) // if button 1 pressed
    130e:	2001      	movs	r0, #1
    1310:	4bc8      	ldr	r3, [pc, #800]	; (1634 <main+0x3d8>)
    1312:	4798      	blx	r3
    1314:	2800      	cmp	r0, #0
    1316:	d11a      	bne.n	134e <main+0xf2>
				if (buttons_get(2))
    1318:	2002      	movs	r0, #2
    131a:	4bc6      	ldr	r3, [pc, #792]	; (1634 <main+0x3d8>)
    131c:	4798      	blx	r3
    131e:	2800      	cmp	r0, #0
    1320:	d12f      	bne.n	1382 <main+0x126>
				if (buttons_get(3))
    1322:	2003      	movs	r0, #3
    1324:	4bc3      	ldr	r3, [pc, #780]	; (1634 <main+0x3d8>)
    1326:	4798      	blx	r3
    1328:	2800      	cmp	r0, #0
    132a:	d0db      	beq.n	12e4 <main+0x88>
					old_millis = millis;
    132c:	4cbc      	ldr	r4, [pc, #752]	; (1620 <main+0x3c4>)
    132e:	6826      	ldr	r6, [r4, #0]
					adc_reset();
    1330:	4bb8      	ldr	r3, [pc, #736]	; (1614 <main+0x3b8>)
    1332:	4798      	blx	r3
					mode = 3;
    1334:	2303      	movs	r3, #3
    1336:	7123      	strb	r3, [r4, #4]
					led_writeAll(0,0,0);
    1338:	2200      	movs	r2, #0
    133a:	2100      	movs	r1, #0
    133c:	2000      	movs	r0, #0
    133e:	4bb6      	ldr	r3, [pc, #728]	; (1618 <main+0x3bc>)
    1340:	4798      	blx	r3
					spi_write();
    1342:	4bb6      	ldr	r3, [pc, #728]	; (161c <main+0x3c0>)
    1344:	4798      	blx	r3
					counter_flagSet(0);
    1346:	2000      	movs	r0, #0
    1348:	4bb7      	ldr	r3, [pc, #732]	; (1628 <main+0x3cc>)
    134a:	4798      	blx	r3
    134c:	e7ca      	b.n	12e4 <main+0x88>
					old_millis = millis;
    134e:	4cb4      	ldr	r4, [pc, #720]	; (1620 <main+0x3c4>)
    1350:	6826      	ldr	r6, [r4, #0]
					adc_reset();
    1352:	4bb0      	ldr	r3, [pc, #704]	; (1614 <main+0x3b8>)
    1354:	4798      	blx	r3
					mode = 1; // go to mode 1
    1356:	2501      	movs	r5, #1
    1358:	7125      	strb	r5, [r4, #4]
					led_writeAll(0, 0, 0); // turn off LEDs
    135a:	2200      	movs	r2, #0
    135c:	2100      	movs	r1, #0
    135e:	2000      	movs	r0, #0
    1360:	4bad      	ldr	r3, [pc, #692]	; (1618 <main+0x3bc>)
    1362:	4798      	blx	r3
					spi_write();
    1364:	4bad      	ldr	r3, [pc, #692]	; (161c <main+0x3c0>)
    1366:	4798      	blx	r3
					counter_flagSet(0); // make sure flag is cleared before next spi write
    1368:	2000      	movs	r0, #0
    136a:	4baf      	ldr	r3, [pc, #700]	; (1628 <main+0x3cc>)
    136c:	4798      	blx	r3
					index_ = 0;
    136e:	2300      	movs	r3, #0
    1370:	80e3      	strh	r3, [r4, #6]
					state = 0;
    1372:	7223      	strb	r3, [r4, #8]
					led = 1;
    1374:	4bb0      	ldr	r3, [pc, #704]	; (1638 <main+0x3dc>)
    1376:	701d      	strb	r5, [r3, #0]
					next_led = 2;
    1378:	2202      	movs	r2, #2
    137a:	705a      	strb	r2, [r3, #1]
					led_state = 0;
    137c:	2300      	movs	r3, #0
    137e:	7263      	strb	r3, [r4, #9]
    1380:	e7ca      	b.n	1318 <main+0xbc>
					old_millis = millis;
    1382:	4ca7      	ldr	r4, [pc, #668]	; (1620 <main+0x3c4>)
    1384:	6826      	ldr	r6, [r4, #0]
					adc_interruptSet();
    1386:	4bad      	ldr	r3, [pc, #692]	; (163c <main+0x3e0>)
    1388:	4798      	blx	r3
					mode = 2;
    138a:	2302      	movs	r3, #2
    138c:	7123      	strb	r3, [r4, #4]
					led_writeAll(0, 0, 0);
    138e:	2200      	movs	r2, #0
    1390:	2100      	movs	r1, #0
    1392:	2000      	movs	r0, #0
    1394:	4ba0      	ldr	r3, [pc, #640]	; (1618 <main+0x3bc>)
    1396:	4798      	blx	r3
					spi_write();
    1398:	4ba0      	ldr	r3, [pc, #640]	; (161c <main+0x3c0>)
    139a:	4798      	blx	r3
					counter_flagSet(0);
    139c:	2000      	movs	r0, #0
    139e:	4ba2      	ldr	r3, [pc, #648]	; (1628 <main+0x3cc>)
    13a0:	4798      	blx	r3
    13a2:	e7be      	b.n	1322 <main+0xc6>
					green = fade_up[index_];
    13a4:	4b9e      	ldr	r3, [pc, #632]	; (1620 <main+0x3c4>)
    13a6:	88db      	ldrh	r3, [r3, #6]
    13a8:	005b      	lsls	r3, r3, #1
    13aa:	4aa5      	ldr	r2, [pc, #660]	; (1640 <main+0x3e4>)
    13ac:	5a9b      	ldrh	r3, [r3, r2]
    13ae:	9308      	str	r3, [sp, #32]
					blue = 0;
    13b0:	2300      	movs	r3, #0
    13b2:	9306      	str	r3, [sp, #24]
					red = 4095;
    13b4:	4ba3      	ldr	r3, [pc, #652]	; (1644 <main+0x3e8>)
    13b6:	9307      	str	r3, [sp, #28]
				led_writeAll(red, green, blue);
    13b8:	9a06      	ldr	r2, [sp, #24]
    13ba:	9908      	ldr	r1, [sp, #32]
    13bc:	9807      	ldr	r0, [sp, #28]
    13be:	4b96      	ldr	r3, [pc, #600]	; (1618 <main+0x3bc>)
    13c0:	4798      	blx	r3
				spi_write(); // send first spi write
    13c2:	4b96      	ldr	r3, [pc, #600]	; (161c <main+0x3c0>)
    13c4:	4798      	blx	r3
				index_ += step; // step thru table
    13c6:	4b96      	ldr	r3, [pc, #600]	; (1620 <main+0x3c4>)
    13c8:	88db      	ldrh	r3, [r3, #6]
    13ca:	191c      	adds	r4, r3, r4
    13cc:	b2a4      	uxth	r4, r4
				if (index_ >= 360) // if table has been stepped through completely
    13ce:	2368      	movs	r3, #104	; 0x68
    13d0:	33ff      	adds	r3, #255	; 0xff
    13d2:	429c      	cmp	r4, r3
    13d4:	d845      	bhi.n	1462 <main+0x206>
				index_ += step; // step thru table
    13d6:	4b92      	ldr	r3, [pc, #584]	; (1620 <main+0x3c4>)
    13d8:	80dc      	strh	r4, [r3, #6]
    13da:	f000 fe32 	bl	2042 <STACK_SIZE+0x42>
					red = fade_down[index_];
    13de:	4b90      	ldr	r3, [pc, #576]	; (1620 <main+0x3c4>)
    13e0:	88da      	ldrh	r2, [r3, #6]
    13e2:	0052      	lsls	r2, r2, #1
    13e4:	4b98      	ldr	r3, [pc, #608]	; (1648 <main+0x3ec>)
    13e6:	189b      	adds	r3, r3, r2
    13e8:	2250      	movs	r2, #80	; 0x50
    13ea:	5a9b      	ldrh	r3, [r3, r2]
    13ec:	9307      	str	r3, [sp, #28]
					blue = 0;
    13ee:	2300      	movs	r3, #0
    13f0:	9306      	str	r3, [sp, #24]
					green = 4095;
    13f2:	4b94      	ldr	r3, [pc, #592]	; (1644 <main+0x3e8>)
    13f4:	9308      	str	r3, [sp, #32]
					break;
    13f6:	e7df      	b.n	13b8 <main+0x15c>
					blue = fade_up[index_];
    13f8:	4b89      	ldr	r3, [pc, #548]	; (1620 <main+0x3c4>)
    13fa:	88db      	ldrh	r3, [r3, #6]
    13fc:	005b      	lsls	r3, r3, #1
    13fe:	4a90      	ldr	r2, [pc, #576]	; (1640 <main+0x3e4>)
    1400:	5a9b      	ldrh	r3, [r3, r2]
    1402:	9306      	str	r3, [sp, #24]
					green = 4095;
    1404:	4b8f      	ldr	r3, [pc, #572]	; (1644 <main+0x3e8>)
    1406:	9308      	str	r3, [sp, #32]
					red = 0;
    1408:	2300      	movs	r3, #0
    140a:	9307      	str	r3, [sp, #28]
					break;
    140c:	e7d4      	b.n	13b8 <main+0x15c>
					green = fade_down[index_];
    140e:	4b84      	ldr	r3, [pc, #528]	; (1620 <main+0x3c4>)
    1410:	88da      	ldrh	r2, [r3, #6]
    1412:	0052      	lsls	r2, r2, #1
    1414:	4b8c      	ldr	r3, [pc, #560]	; (1648 <main+0x3ec>)
    1416:	189b      	adds	r3, r3, r2
    1418:	2250      	movs	r2, #80	; 0x50
    141a:	5a9b      	ldrh	r3, [r3, r2]
    141c:	9308      	str	r3, [sp, #32]
					blue = 4095;
    141e:	4b89      	ldr	r3, [pc, #548]	; (1644 <main+0x3e8>)
    1420:	9306      	str	r3, [sp, #24]
					red = 0; // fade to blue
    1422:	2300      	movs	r3, #0
    1424:	9307      	str	r3, [sp, #28]
					break;
    1426:	e7c7      	b.n	13b8 <main+0x15c>
					red = fade_up[index_];
    1428:	4b7d      	ldr	r3, [pc, #500]	; (1620 <main+0x3c4>)
    142a:	88db      	ldrh	r3, [r3, #6]
    142c:	005b      	lsls	r3, r3, #1
    142e:	4a84      	ldr	r2, [pc, #528]	; (1640 <main+0x3e4>)
    1430:	5a9b      	ldrh	r3, [r3, r2]
    1432:	9307      	str	r3, [sp, #28]
					blue = 4095;
    1434:	4b83      	ldr	r3, [pc, #524]	; (1644 <main+0x3e8>)
    1436:	9306      	str	r3, [sp, #24]
					green = 0;
    1438:	2300      	movs	r3, #0
    143a:	9308      	str	r3, [sp, #32]
					break;
    143c:	e7bc      	b.n	13b8 <main+0x15c>
					blue = fade_down[index_];
    143e:	4b78      	ldr	r3, [pc, #480]	; (1620 <main+0x3c4>)
    1440:	88da      	ldrh	r2, [r3, #6]
    1442:	0052      	lsls	r2, r2, #1
    1444:	4b80      	ldr	r3, [pc, #512]	; (1648 <main+0x3ec>)
    1446:	189b      	adds	r3, r3, r2
    1448:	2250      	movs	r2, #80	; 0x50
    144a:	5a9b      	ldrh	r3, [r3, r2]
    144c:	9306      	str	r3, [sp, #24]
					green = 0;
    144e:	2300      	movs	r3, #0
    1450:	9308      	str	r3, [sp, #32]
					red = 4095;
    1452:	4b7c      	ldr	r3, [pc, #496]	; (1644 <main+0x3e8>)
    1454:	9307      	str	r3, [sp, #28]
					break;
    1456:	e7af      	b.n	13b8 <main+0x15c>
					blue = 0;
    1458:	2300      	movs	r3, #0
    145a:	9306      	str	r3, [sp, #24]
					green = 0;
    145c:	9308      	str	r3, [sp, #32]
					red = 0;
    145e:	9307      	str	r3, [sp, #28]
    1460:	e7aa      	b.n	13b8 <main+0x15c>
					index_ = 0; // reset index
    1462:	4b6f      	ldr	r3, [pc, #444]	; (1620 <main+0x3c4>)
    1464:	2200      	movs	r2, #0
    1466:	80da      	strh	r2, [r3, #6]
					color += 1; // increment color state
    1468:	7a9b      	ldrb	r3, [r3, #10]
    146a:	3301      	adds	r3, #1
    146c:	b2db      	uxtb	r3, r3
					if (color > 5) // after magenta, go to red
    146e:	2b05      	cmp	r3, #5
    1470:	d803      	bhi.n	147a <main+0x21e>
					color += 1; // increment color state
    1472:	4a6b      	ldr	r2, [pc, #428]	; (1620 <main+0x3c4>)
    1474:	7293      	strb	r3, [r2, #10]
    1476:	f000 fde4 	bl	2042 <STACK_SIZE+0x42>
						color = RED;
    147a:	2200      	movs	r2, #0
    147c:	4b68      	ldr	r3, [pc, #416]	; (1620 <main+0x3c4>)
    147e:	729a      	strb	r2, [r3, #10]
    1480:	f000 fddf 	bl	2042 <STACK_SIZE+0x42>
				if (buttons_get(0)) // if button 0 pressed
    1484:	2000      	movs	r0, #0
    1486:	4b6b      	ldr	r3, [pc, #428]	; (1634 <main+0x3d8>)
    1488:	4798      	blx	r3
    148a:	2800      	cmp	r0, #0
    148c:	d11a      	bne.n	14c4 <main+0x268>
				if (buttons_get(2))
    148e:	2002      	movs	r0, #2
    1490:	4b68      	ldr	r3, [pc, #416]	; (1634 <main+0x3d8>)
    1492:	4798      	blx	r3
    1494:	2800      	cmp	r0, #0
    1496:	d125      	bne.n	14e4 <main+0x288>
				if (buttons_get(3))
    1498:	2003      	movs	r0, #3
    149a:	4b66      	ldr	r3, [pc, #408]	; (1634 <main+0x3d8>)
    149c:	4798      	blx	r3
    149e:	2800      	cmp	r0, #0
    14a0:	d05e      	beq.n	1560 <main+0x304>
					old_millis = millis;
    14a2:	4c5f      	ldr	r4, [pc, #380]	; (1620 <main+0x3c4>)
    14a4:	6826      	ldr	r6, [r4, #0]
					adc_reset();
    14a6:	4b5b      	ldr	r3, [pc, #364]	; (1614 <main+0x3b8>)
    14a8:	4798      	blx	r3
					mode = 3;
    14aa:	2303      	movs	r3, #3
    14ac:	7123      	strb	r3, [r4, #4]
					led_writeAll(0,0,0);
    14ae:	2200      	movs	r2, #0
    14b0:	2100      	movs	r1, #0
    14b2:	2000      	movs	r0, #0
    14b4:	4b58      	ldr	r3, [pc, #352]	; (1618 <main+0x3bc>)
    14b6:	4798      	blx	r3
					spi_write();
    14b8:	4b58      	ldr	r3, [pc, #352]	; (161c <main+0x3c0>)
    14ba:	4798      	blx	r3
					counter_flagSet(0);
    14bc:	2000      	movs	r0, #0
    14be:	4b5a      	ldr	r3, [pc, #360]	; (1628 <main+0x3cc>)
    14c0:	4798      	blx	r3
    14c2:	e04d      	b.n	1560 <main+0x304>
					old_millis = millis;
    14c4:	4c56      	ldr	r4, [pc, #344]	; (1620 <main+0x3c4>)
    14c6:	6826      	ldr	r6, [r4, #0]
					adc_reset();
    14c8:	4b52      	ldr	r3, [pc, #328]	; (1614 <main+0x3b8>)
    14ca:	4798      	blx	r3
					mode = 0; // go to mode 0
    14cc:	2700      	movs	r7, #0
    14ce:	7127      	strb	r7, [r4, #4]
					color = RED;
    14d0:	72a7      	strb	r7, [r4, #10]
					led_writeAll(0, 0, 0); // turn off LEDs
    14d2:	2200      	movs	r2, #0
    14d4:	2100      	movs	r1, #0
    14d6:	2000      	movs	r0, #0
    14d8:	4b4f      	ldr	r3, [pc, #316]	; (1618 <main+0x3bc>)
    14da:	4798      	blx	r3
					spi_write();
    14dc:	4b4f      	ldr	r3, [pc, #316]	; (161c <main+0x3c0>)
    14de:	4798      	blx	r3
					index_ = 0;
    14e0:	80e7      	strh	r7, [r4, #6]
    14e2:	e7d4      	b.n	148e <main+0x232>
					old_millis = millis;
    14e4:	4c4e      	ldr	r4, [pc, #312]	; (1620 <main+0x3c4>)
    14e6:	6826      	ldr	r6, [r4, #0]
					adc_interruptSet();
    14e8:	4b54      	ldr	r3, [pc, #336]	; (163c <main+0x3e0>)
    14ea:	4798      	blx	r3
					mode = 2;
    14ec:	2302      	movs	r3, #2
    14ee:	7123      	strb	r3, [r4, #4]
					led_writeAll(0, 0, 0);
    14f0:	2200      	movs	r2, #0
    14f2:	2100      	movs	r1, #0
    14f4:	2000      	movs	r0, #0
    14f6:	4b48      	ldr	r3, [pc, #288]	; (1618 <main+0x3bc>)
    14f8:	4798      	blx	r3
					spi_write();
    14fa:	4b48      	ldr	r3, [pc, #288]	; (161c <main+0x3c0>)
    14fc:	4798      	blx	r3
					counter_flagSet(0);
    14fe:	2000      	movs	r0, #0
    1500:	4b49      	ldr	r3, [pc, #292]	; (1628 <main+0x3cc>)
    1502:	4798      	blx	r3
    1504:	e7c8      	b.n	1498 <main+0x23c>
					blue = fade_up[index_];
    1506:	4b46      	ldr	r3, [pc, #280]	; (1620 <main+0x3c4>)
    1508:	88db      	ldrh	r3, [r3, #6]
    150a:	005b      	lsls	r3, r3, #1
    150c:	4a4c      	ldr	r2, [pc, #304]	; (1640 <main+0x3e4>)
    150e:	5a9b      	ldrh	r3, [r3, r2]
    1510:	9306      	str	r3, [sp, #24]
					next_blue = 0;
    1512:	2300      	movs	r3, #0
    1514:	930a      	str	r3, [sp, #40]	; 0x28
					next_red = 0;
    1516:	9309      	str	r3, [sp, #36]	; 0x24
					green = 0;
    1518:	9308      	str	r3, [sp, #32]
					red = 0;
    151a:	9307      	str	r3, [sp, #28]
				led_write(led, red, green, blue);
    151c:	4c46      	ldr	r4, [pc, #280]	; (1638 <main+0x3dc>)
    151e:	7820      	ldrb	r0, [r4, #0]
    1520:	9b06      	ldr	r3, [sp, #24]
    1522:	9a08      	ldr	r2, [sp, #32]
    1524:	9907      	ldr	r1, [sp, #28]
    1526:	4f49      	ldr	r7, [pc, #292]	; (164c <main+0x3f0>)
    1528:	47b8      	blx	r7
				led_write(next_led, next_red, next_green, next_blue);
    152a:	7860      	ldrb	r0, [r4, #1]
    152c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    152e:	2200      	movs	r2, #0
    1530:	9909      	ldr	r1, [sp, #36]	; 0x24
    1532:	47b8      	blx	r7
				spi_write(); // send spi write
    1534:	4b39      	ldr	r3, [pc, #228]	; (161c <main+0x3c0>)
    1536:	4798      	blx	r3
				index_ += step; // step thru table
    1538:	4b39      	ldr	r3, [pc, #228]	; (1620 <main+0x3c4>)
    153a:	88d8      	ldrh	r0, [r3, #6]
    153c:	4458      	add	r0, fp
    153e:	b280      	uxth	r0, r0
				if (index_ >= 360) // if table has been stepped through completely
    1540:	2368      	movs	r3, #104	; 0x68
    1542:	33ff      	adds	r3, #255	; 0xff
    1544:	4298      	cmp	r0, r3
    1546:	d900      	bls.n	154a <main+0x2ee>
    1548:	e0ca      	b.n	16e0 <main+0x484>
				index_ += step; // step thru table
    154a:	4b35      	ldr	r3, [pc, #212]	; (1620 <main+0x3c4>)
    154c:	80d8      	strh	r0, [r3, #6]
		while (mode == 1)
    154e:	4b34      	ldr	r3, [pc, #208]	; (1620 <main+0x3c4>)
    1550:	791b      	ldrb	r3, [r3, #4]
    1552:	2b01      	cmp	r3, #1
    1554:	d000      	beq.n	1558 <main+0x2fc>
    1556:	e103      	b.n	1760 <main+0x504>
			if ((millis - old_millis) > 20)
    1558:	682b      	ldr	r3, [r5, #0]
    155a:	1b9b      	subs	r3, r3, r6
    155c:	2b14      	cmp	r3, #20
    155e:	d891      	bhi.n	1484 <main+0x228>
			if (counter_flagGet()) // if flag set
    1560:	4b30      	ldr	r3, [pc, #192]	; (1624 <main+0x3c8>)
    1562:	4798      	blx	r3
    1564:	2800      	cmp	r0, #0
    1566:	d0f2      	beq.n	154e <main+0x2f2>
				counter_flagSet(0); // clear flag
    1568:	2000      	movs	r0, #0
    156a:	4b2f      	ldr	r3, [pc, #188]	; (1628 <main+0x3cc>)
    156c:	4798      	blx	r3
				step = calculate_adc();
    156e:	4b2f      	ldr	r3, [pc, #188]	; (162c <main+0x3d0>)
    1570:	4798      	blx	r3
    1572:	4683      	mov	fp, r0
				switch (state)
    1574:	4b2a      	ldr	r3, [pc, #168]	; (1620 <main+0x3c4>)
    1576:	7a1a      	ldrb	r2, [r3, #8]
    1578:	2a07      	cmp	r2, #7
    157a:	d8cf      	bhi.n	151c <main+0x2c0>
    157c:	0093      	lsls	r3, r2, #2
    157e:	4a34      	ldr	r2, [pc, #208]	; (1650 <main+0x3f4>)
    1580:	58d3      	ldr	r3, [r2, r3]
    1582:	469f      	mov	pc, r3
					red = fade_up[index_];
    1584:	4b26      	ldr	r3, [pc, #152]	; (1620 <main+0x3c4>)
    1586:	88db      	ldrh	r3, [r3, #6]
    1588:	005b      	lsls	r3, r3, #1
    158a:	4a2d      	ldr	r2, [pc, #180]	; (1640 <main+0x3e4>)
    158c:	5a9b      	ldrh	r3, [r3, r2]
    158e:	9307      	str	r3, [sp, #28]
					next_blue = 0;
    1590:	2300      	movs	r3, #0
    1592:	930a      	str	r3, [sp, #40]	; 0x28
					next_red = 0;
    1594:	9309      	str	r3, [sp, #36]	; 0x24
					blue = 4095;
    1596:	4b2b      	ldr	r3, [pc, #172]	; (1644 <main+0x3e8>)
    1598:	9306      	str	r3, [sp, #24]
					green = 0;
    159a:	2300      	movs	r3, #0
    159c:	9308      	str	r3, [sp, #32]
					break;
    159e:	e7bd      	b.n	151c <main+0x2c0>
					blue = fade_down[index_];
    15a0:	4b1f      	ldr	r3, [pc, #124]	; (1620 <main+0x3c4>)
    15a2:	88da      	ldrh	r2, [r3, #6]
    15a4:	0052      	lsls	r2, r2, #1
    15a6:	4b28      	ldr	r3, [pc, #160]	; (1648 <main+0x3ec>)
    15a8:	189b      	adds	r3, r3, r2
    15aa:	2250      	movs	r2, #80	; 0x50
    15ac:	5a9b      	ldrh	r3, [r3, r2]
    15ae:	9306      	str	r3, [sp, #24]
					next_blue = 0;
    15b0:	2300      	movs	r3, #0
    15b2:	930a      	str	r3, [sp, #40]	; 0x28
					next_red = 0;
    15b4:	9309      	str	r3, [sp, #36]	; 0x24
					green = 0;
    15b6:	9308      	str	r3, [sp, #32]
					red = 4095;
    15b8:	4b22      	ldr	r3, [pc, #136]	; (1644 <main+0x3e8>)
    15ba:	9307      	str	r3, [sp, #28]
					break;
    15bc:	e7ae      	b.n	151c <main+0x2c0>
					green = fade_up[index_];
    15be:	4b18      	ldr	r3, [pc, #96]	; (1620 <main+0x3c4>)
    15c0:	88db      	ldrh	r3, [r3, #6]
    15c2:	005b      	lsls	r3, r3, #1
    15c4:	4a1e      	ldr	r2, [pc, #120]	; (1640 <main+0x3e4>)
    15c6:	5a9b      	ldrh	r3, [r3, r2]
    15c8:	9308      	str	r3, [sp, #32]
					next_blue = 0;
    15ca:	2300      	movs	r3, #0
    15cc:	930a      	str	r3, [sp, #40]	; 0x28
					next_red = 0;
    15ce:	9309      	str	r3, [sp, #36]	; 0x24
					blue = 0;
    15d0:	9306      	str	r3, [sp, #24]
					red = 4095;
    15d2:	4b1c      	ldr	r3, [pc, #112]	; (1644 <main+0x3e8>)
    15d4:	9307      	str	r3, [sp, #28]
					break;
    15d6:	e7a1      	b.n	151c <main+0x2c0>
    15d8:	00000e09 	.word	0x00000e09
    15dc:	e000e010 	.word	0xe000e010
    15e0:	0000bb7f 	.word	0x0000bb7f
    15e4:	e000ed00 	.word	0xe000ed00
    15e8:	00001155 	.word	0x00001155
    15ec:	000022e1 	.word	0x000022e1
    15f0:	00000c21 	.word	0x00000c21
    15f4:	000020b9 	.word	0x000020b9
    15f8:	00000e19 	.word	0x00000e19
    15fc:	00000b69 	.word	0x00000b69
    1600:	00000265 	.word	0x00000265
    1604:	00000e75 	.word	0x00000e75
    1608:	00000181 	.word	0x00000181
    160c:	0000236d 	.word	0x0000236d
    1610:	00000bf1 	.word	0x00000bf1
    1614:	000003a9 	.word	0x000003a9
    1618:	000011c9 	.word	0x000011c9
    161c:	000021f5 	.word	0x000021f5
    1620:	200005a8 	.word	0x200005a8
    1624:	00000cbd 	.word	0x00000cbd
    1628:	00000cc9 	.word	0x00000cc9
    162c:	00001201 	.word	0x00001201
    1630:	00002d50 	.word	0x00002d50
    1634:	00000b9d 	.word	0x00000b9d
    1638:	20000004 	.word	0x20000004
    163c:	000003cd 	.word	0x000003cd
    1640:	00002da0 	.word	0x00002da0
    1644:	00000fff 	.word	0x00000fff
    1648:	00003020 	.word	0x00003020
    164c:	00001171 	.word	0x00001171
    1650:	00002d68 	.word	0x00002d68
					red = fade_down[index_];
    1654:	4bcb      	ldr	r3, [pc, #812]	; (1984 <main+0x728>)
    1656:	88da      	ldrh	r2, [r3, #6]
    1658:	0052      	lsls	r2, r2, #1
    165a:	4bcb      	ldr	r3, [pc, #812]	; (1988 <main+0x72c>)
    165c:	189b      	adds	r3, r3, r2
    165e:	2250      	movs	r2, #80	; 0x50
    1660:	5a9b      	ldrh	r3, [r3, r2]
    1662:	9307      	str	r3, [sp, #28]
					next_blue = 0;
    1664:	2300      	movs	r3, #0
    1666:	930a      	str	r3, [sp, #40]	; 0x28
					next_red = 0;
    1668:	9309      	str	r3, [sp, #36]	; 0x24
					blue = 0;
    166a:	9306      	str	r3, [sp, #24]
					green = 4095;
    166c:	4bc7      	ldr	r3, [pc, #796]	; (198c <main+0x730>)
    166e:	9308      	str	r3, [sp, #32]
					break;
    1670:	e754      	b.n	151c <main+0x2c0>
					blue = fade_up[index_];
    1672:	4bc4      	ldr	r3, [pc, #784]	; (1984 <main+0x728>)
    1674:	88db      	ldrh	r3, [r3, #6]
    1676:	005b      	lsls	r3, r3, #1
    1678:	4ac5      	ldr	r2, [pc, #788]	; (1990 <main+0x734>)
    167a:	5a9b      	ldrh	r3, [r3, r2]
    167c:	9306      	str	r3, [sp, #24]
					next_blue = 0;
    167e:	2300      	movs	r3, #0
    1680:	930a      	str	r3, [sp, #40]	; 0x28
					next_red = 0;
    1682:	9309      	str	r3, [sp, #36]	; 0x24
					green = 4095;
    1684:	4bc1      	ldr	r3, [pc, #772]	; (198c <main+0x730>)
    1686:	9308      	str	r3, [sp, #32]
					red = 0;
    1688:	2300      	movs	r3, #0
    168a:	9307      	str	r3, [sp, #28]
					break;
    168c:	e746      	b.n	151c <main+0x2c0>
					green = fade_down[index_];
    168e:	4bbd      	ldr	r3, [pc, #756]	; (1984 <main+0x728>)
    1690:	88db      	ldrh	r3, [r3, #6]
    1692:	005b      	lsls	r3, r3, #1
    1694:	4abc      	ldr	r2, [pc, #752]	; (1988 <main+0x72c>)
    1696:	18d2      	adds	r2, r2, r3
    1698:	2150      	movs	r1, #80	; 0x50
    169a:	5a52      	ldrh	r2, [r2, r1]
    169c:	9208      	str	r2, [sp, #32]
					next_blue = fade_up[index_];
    169e:	4abc      	ldr	r2, [pc, #752]	; (1990 <main+0x734>)
    16a0:	5a9b      	ldrh	r3, [r3, r2]
    16a2:	930a      	str	r3, [sp, #40]	; 0x28
					next_red = 0;
    16a4:	2300      	movs	r3, #0
    16a6:	9309      	str	r3, [sp, #36]	; 0x24
					blue = 4095;
    16a8:	4bb8      	ldr	r3, [pc, #736]	; (198c <main+0x730>)
    16aa:	9306      	str	r3, [sp, #24]
					red = 0;
    16ac:	2300      	movs	r3, #0
    16ae:	9307      	str	r3, [sp, #28]
					break;
    16b0:	e734      	b.n	151c <main+0x2c0>
					blue = fade_down[index_];
    16b2:	4bb4      	ldr	r3, [pc, #720]	; (1984 <main+0x728>)
    16b4:	88db      	ldrh	r3, [r3, #6]
    16b6:	0059      	lsls	r1, r3, #1
    16b8:	4ab3      	ldr	r2, [pc, #716]	; (1988 <main+0x72c>)
    16ba:	1852      	adds	r2, r2, r1
    16bc:	2150      	movs	r1, #80	; 0x50
    16be:	5a52      	ldrh	r2, [r2, r1]
    16c0:	9206      	str	r2, [sp, #24]
					if (blue == 1) // normalize blue at high step size
    16c2:	2a01      	cmp	r2, #1
    16c4:	d009      	beq.n	16da <main+0x47e>
					next_red = fade_up[index_];
    16c6:	005b      	lsls	r3, r3, #1
    16c8:	4ab1      	ldr	r2, [pc, #708]	; (1990 <main+0x734>)
    16ca:	5a9b      	ldrh	r3, [r3, r2]
    16cc:	9309      	str	r3, [sp, #36]	; 0x24
					next_blue = 4095;
    16ce:	4baf      	ldr	r3, [pc, #700]	; (198c <main+0x730>)
    16d0:	930a      	str	r3, [sp, #40]	; 0x28
					green = 0;
    16d2:	2300      	movs	r3, #0
    16d4:	9308      	str	r3, [sp, #32]
					red = 0;
    16d6:	9307      	str	r3, [sp, #28]
					break;
    16d8:	e720      	b.n	151c <main+0x2c0>
						blue = 0;
    16da:	2200      	movs	r2, #0
    16dc:	9206      	str	r2, [sp, #24]
    16de:	e7f2      	b.n	16c6 <main+0x46a>
					index_ = 0; // reset index
    16e0:	4ba8      	ldr	r3, [pc, #672]	; (1984 <main+0x728>)
    16e2:	2200      	movs	r2, #0
    16e4:	80da      	strh	r2, [r3, #6]
					state += 1; // increment color state
    16e6:	7a1b      	ldrb	r3, [r3, #8]
    16e8:	3301      	adds	r3, #1
    16ea:	b2db      	uxtb	r3, r3
					if (state > 7) // at end of state machine
    16ec:	2b07      	cmp	r3, #7
    16ee:	d802      	bhi.n	16f6 <main+0x49a>
					state += 1; // increment color state
    16f0:	4aa4      	ldr	r2, [pc, #656]	; (1984 <main+0x728>)
    16f2:	7213      	strb	r3, [r2, #8]
    16f4:	e72b      	b.n	154e <main+0x2f2>
						state = 2; // go to state 2 (first 2 states covered in case 6 and 7 for next led)
    16f6:	4ba3      	ldr	r3, [pc, #652]	; (1984 <main+0x728>)
    16f8:	2202      	movs	r2, #2
    16fa:	721a      	strb	r2, [r3, #8]
						switch (led_state) // to get LEDs in figure-eight pattern
    16fc:	7a58      	ldrb	r0, [r3, #9]
    16fe:	2805      	cmp	r0, #5
    1700:	d808      	bhi.n	1714 <main+0x4b8>
    1702:	0083      	lsls	r3, r0, #2
    1704:	4aa3      	ldr	r2, [pc, #652]	; (1994 <main+0x738>)
    1706:	58d3      	ldr	r3, [r2, r3]
    1708:	469f      	mov	pc, r3
							led = 2;
    170a:	4ba3      	ldr	r3, [pc, #652]	; (1998 <main+0x73c>)
    170c:	2202      	movs	r2, #2
    170e:	701a      	strb	r2, [r3, #0]
							next_led = 5;
    1710:	3203      	adds	r2, #3
    1712:	705a      	strb	r2, [r3, #1]
						led_state++;
    1714:	3001      	adds	r0, #1
						led_state %= 6;
    1716:	b2c0      	uxtb	r0, r0
    1718:	2106      	movs	r1, #6
    171a:	4ba0      	ldr	r3, [pc, #640]	; (199c <main+0x740>)
    171c:	4798      	blx	r3
    171e:	4b99      	ldr	r3, [pc, #612]	; (1984 <main+0x728>)
    1720:	7259      	strb	r1, [r3, #9]
    1722:	e714      	b.n	154e <main+0x2f2>
							led = 5;
    1724:	4b9c      	ldr	r3, [pc, #624]	; (1998 <main+0x73c>)
    1726:	2205      	movs	r2, #5
    1728:	701a      	strb	r2, [r3, #0]
							next_led = 4;
    172a:	3a01      	subs	r2, #1
    172c:	705a      	strb	r2, [r3, #1]
							break;
    172e:	e7f1      	b.n	1714 <main+0x4b8>
							led = 4;
    1730:	4b99      	ldr	r3, [pc, #612]	; (1998 <main+0x73c>)
    1732:	2204      	movs	r2, #4
    1734:	701a      	strb	r2, [r3, #0]
							next_led = 3;
    1736:	3a01      	subs	r2, #1
    1738:	705a      	strb	r2, [r3, #1]
							break;
    173a:	e7eb      	b.n	1714 <main+0x4b8>
							led = 3;
    173c:	4b96      	ldr	r3, [pc, #600]	; (1998 <main+0x73c>)
    173e:	2203      	movs	r2, #3
    1740:	701a      	strb	r2, [r3, #0]
							next_led = 5;
    1742:	3202      	adds	r2, #2
    1744:	705a      	strb	r2, [r3, #1]
							break;
    1746:	e7e5      	b.n	1714 <main+0x4b8>
							led = 5;
    1748:	4b93      	ldr	r3, [pc, #588]	; (1998 <main+0x73c>)
    174a:	2205      	movs	r2, #5
    174c:	701a      	strb	r2, [r3, #0]
							next_led = 1;
    174e:	3a04      	subs	r2, #4
    1750:	705a      	strb	r2, [r3, #1]
							break;
    1752:	e7df      	b.n	1714 <main+0x4b8>
							led = 1;
    1754:	4b90      	ldr	r3, [pc, #576]	; (1998 <main+0x73c>)
    1756:	2201      	movs	r2, #1
    1758:	701a      	strb	r2, [r3, #0]
							next_led = 2;
    175a:	3201      	adds	r2, #1
    175c:	705a      	strb	r2, [r3, #1]
							break;
    175e:	e7d9      	b.n	1714 <main+0x4b8>
		while (mode == 2)
    1760:	4f88      	ldr	r7, [pc, #544]	; (1984 <main+0x728>)
    1762:	e1ce      	b.n	1b02 <main+0x8a6>
				if (buttons_get(0)) // if button 0 pressed
    1764:	2000      	movs	r0, #0
    1766:	4b8e      	ldr	r3, [pc, #568]	; (19a0 <main+0x744>)
    1768:	4798      	blx	r3
    176a:	2800      	cmp	r0, #0
    176c:	d11b      	bne.n	17a6 <main+0x54a>
				if (buttons_get(1)) // if button 1 pressed
    176e:	2001      	movs	r0, #1
    1770:	4b8b      	ldr	r3, [pc, #556]	; (19a0 <main+0x744>)
    1772:	4798      	blx	r3
    1774:	2800      	cmp	r0, #0
    1776:	d126      	bne.n	17c6 <main+0x56a>
				if (buttons_get(3))
    1778:	2003      	movs	r0, #3
    177a:	4b89      	ldr	r3, [pc, #548]	; (19a0 <main+0x744>)
    177c:	4798      	blx	r3
    177e:	2800      	cmp	r0, #0
    1780:	d100      	bne.n	1784 <main+0x528>
    1782:	e1c7      	b.n	1b14 <main+0x8b8>
					old_millis = millis;
    1784:	4c7f      	ldr	r4, [pc, #508]	; (1984 <main+0x728>)
    1786:	6826      	ldr	r6, [r4, #0]
					adc_reset();
    1788:	4b86      	ldr	r3, [pc, #536]	; (19a4 <main+0x748>)
    178a:	4798      	blx	r3
					mode = 3;
    178c:	2303      	movs	r3, #3
    178e:	7123      	strb	r3, [r4, #4]
					led_writeAll(0,0,0);
    1790:	2200      	movs	r2, #0
    1792:	2100      	movs	r1, #0
    1794:	2000      	movs	r0, #0
    1796:	4b84      	ldr	r3, [pc, #528]	; (19a8 <main+0x74c>)
    1798:	4798      	blx	r3
					spi_write();
    179a:	4b84      	ldr	r3, [pc, #528]	; (19ac <main+0x750>)
    179c:	4798      	blx	r3
					counter_flagSet(0);
    179e:	2000      	movs	r0, #0
    17a0:	4b83      	ldr	r3, [pc, #524]	; (19b0 <main+0x754>)
    17a2:	4798      	blx	r3
    17a4:	e1b6      	b.n	1b14 <main+0x8b8>
					old_millis = millis;
    17a6:	4c77      	ldr	r4, [pc, #476]	; (1984 <main+0x728>)
    17a8:	6826      	ldr	r6, [r4, #0]
					adc_reset();
    17aa:	4b7e      	ldr	r3, [pc, #504]	; (19a4 <main+0x748>)
    17ac:	4798      	blx	r3
					mode = 0; // go to mode 0
    17ae:	2500      	movs	r5, #0
    17b0:	7125      	strb	r5, [r4, #4]
					color = RED;
    17b2:	72a5      	strb	r5, [r4, #10]
					led_writeAll(0, 0, 0); // turn off LEDs
    17b4:	2200      	movs	r2, #0
    17b6:	2100      	movs	r1, #0
    17b8:	2000      	movs	r0, #0
    17ba:	4b7b      	ldr	r3, [pc, #492]	; (19a8 <main+0x74c>)
    17bc:	4798      	blx	r3
					spi_write();
    17be:	4b7b      	ldr	r3, [pc, #492]	; (19ac <main+0x750>)
    17c0:	4798      	blx	r3
					index_ = 0;
    17c2:	80e5      	strh	r5, [r4, #6]
    17c4:	e7d3      	b.n	176e <main+0x512>
					old_millis = millis;
    17c6:	4c6f      	ldr	r4, [pc, #444]	; (1984 <main+0x728>)
    17c8:	6826      	ldr	r6, [r4, #0]
					adc_reset();
    17ca:	4b76      	ldr	r3, [pc, #472]	; (19a4 <main+0x748>)
    17cc:	4798      	blx	r3
					mode = 1; // go to mode 1
    17ce:	2501      	movs	r5, #1
    17d0:	7125      	strb	r5, [r4, #4]
					led_writeAll(0, 0, 0); // turn off LEDs
    17d2:	2200      	movs	r2, #0
    17d4:	2100      	movs	r1, #0
    17d6:	2000      	movs	r0, #0
    17d8:	4b73      	ldr	r3, [pc, #460]	; (19a8 <main+0x74c>)
    17da:	4798      	blx	r3
					spi_write();
    17dc:	4b73      	ldr	r3, [pc, #460]	; (19ac <main+0x750>)
    17de:	4798      	blx	r3
					counter_flagSet(0); // make sure flag is cleared before next spi write
    17e0:	2000      	movs	r0, #0
    17e2:	4b73      	ldr	r3, [pc, #460]	; (19b0 <main+0x754>)
    17e4:	4798      	blx	r3
					index_ = 0;
    17e6:	2300      	movs	r3, #0
    17e8:	80e3      	strh	r3, [r4, #6]
					state = 0;
    17ea:	7223      	strb	r3, [r4, #8]
					led = 1;
    17ec:	4b6a      	ldr	r3, [pc, #424]	; (1998 <main+0x73c>)
    17ee:	701d      	strb	r5, [r3, #0]
					next_led = 2;
    17f0:	2202      	movs	r2, #2
    17f2:	705a      	strb	r2, [r3, #1]
					led_state = 0;
    17f4:	2300      	movs	r3, #0
    17f6:	7263      	strb	r3, [r4, #9]
    17f8:	e7be      	b.n	1778 <main+0x51c>
				else if (abs(adc_get_X()) < 820) // blue to red
    17fa:	4b6e      	ldr	r3, [pc, #440]	; (19b4 <main+0x758>)
    17fc:	4798      	blx	r3
    17fe:	17c3      	asrs	r3, r0, #31
    1800:	18c0      	adds	r0, r0, r3
    1802:	4058      	eors	r0, r3
    1804:	4b6c      	ldr	r3, [pc, #432]	; (19b8 <main+0x75c>)
    1806:	4298      	cmp	r0, r3
    1808:	dc1a      	bgt.n	1840 <main+0x5e4>
					x_red = xy_fade_up[abs(adc_get_X()) - 410]; // fade red up
    180a:	4c6a      	ldr	r4, [pc, #424]	; (19b4 <main+0x758>)
    180c:	47a0      	blx	r4
    180e:	17c3      	asrs	r3, r0, #31
    1810:	18c0      	adds	r0, r0, r3
    1812:	4058      	eors	r0, r3
    1814:	389b      	subs	r0, #155	; 0x9b
    1816:	38ff      	subs	r0, #255	; 0xff
    1818:	0040      	lsls	r0, r0, #1
    181a:	4b68      	ldr	r3, [pc, #416]	; (19bc <main+0x760>)
    181c:	1818      	adds	r0, r3, r0
    181e:	8c03      	ldrh	r3, [r0, #32]
    1820:	930c      	str	r3, [sp, #48]	; 0x30
					x_blue = xy_fade_down[abs(adc_get_X()) - 410]; // fade blue down
    1822:	47a0      	blx	r4
    1824:	17c3      	asrs	r3, r0, #31
    1826:	18c0      	adds	r0, r0, r3
    1828:	4058      	eors	r0, r3
    182a:	389b      	subs	r0, #155	; 0x9b
    182c:	38ff      	subs	r0, #255	; 0xff
    182e:	0040      	lsls	r0, r0, #1
    1830:	4b63      	ldr	r3, [pc, #396]	; (19c0 <main+0x764>)
    1832:	1818      	adds	r0, r3, r0
    1834:	2354      	movs	r3, #84	; 0x54
    1836:	5ac3      	ldrh	r3, [r0, r3]
    1838:	469b      	mov	fp, r3
					x_green = 0;
    183a:	2300      	movs	r3, #0
    183c:	930d      	str	r3, [sp, #52]	; 0x34
    183e:	e18c      	b.n	1b5a <main+0x8fe>
				else if (abs(adc_get_X()) < 1230) // red to green
    1840:	4b5c      	ldr	r3, [pc, #368]	; (19b4 <main+0x758>)
    1842:	4798      	blx	r3
    1844:	17c3      	asrs	r3, r0, #31
    1846:	18c0      	adds	r0, r0, r3
    1848:	4058      	eors	r0, r3
    184a:	4b5e      	ldr	r3, [pc, #376]	; (19c4 <main+0x768>)
    184c:	4298      	cmp	r0, r3
    184e:	dc1c      	bgt.n	188a <main+0x62e>
					x_green = xy_fade_up[abs(adc_get_X()) - 820]; // fade green up
    1850:	4c58      	ldr	r4, [pc, #352]	; (19b4 <main+0x758>)
    1852:	47a0      	blx	r4
    1854:	17c3      	asrs	r3, r0, #31
    1856:	18c0      	adds	r0, r0, r3
    1858:	4058      	eors	r0, r3
    185a:	4b5b      	ldr	r3, [pc, #364]	; (19c8 <main+0x76c>)
    185c:	469c      	mov	ip, r3
    185e:	4460      	add	r0, ip
    1860:	0040      	lsls	r0, r0, #1
    1862:	4b56      	ldr	r3, [pc, #344]	; (19bc <main+0x760>)
    1864:	1818      	adds	r0, r3, r0
    1866:	8c03      	ldrh	r3, [r0, #32]
    1868:	930d      	str	r3, [sp, #52]	; 0x34
					x_red = xy_fade_down[abs(adc_get_X()) - 820]; // fade red down
    186a:	47a0      	blx	r4
    186c:	17c3      	asrs	r3, r0, #31
    186e:	18c0      	adds	r0, r0, r3
    1870:	4058      	eors	r0, r3
    1872:	4b55      	ldr	r3, [pc, #340]	; (19c8 <main+0x76c>)
    1874:	469c      	mov	ip, r3
    1876:	4460      	add	r0, ip
    1878:	0040      	lsls	r0, r0, #1
    187a:	4b51      	ldr	r3, [pc, #324]	; (19c0 <main+0x764>)
    187c:	1818      	adds	r0, r3, r0
    187e:	2354      	movs	r3, #84	; 0x54
    1880:	5ac3      	ldrh	r3, [r0, r3]
    1882:	930c      	str	r3, [sp, #48]	; 0x30
					x_blue = 0;
    1884:	2300      	movs	r3, #0
    1886:	469b      	mov	fp, r3
    1888:	e167      	b.n	1b5a <main+0x8fe>
				else if (abs(adc_get_X()) < 1640) // green to cyan
    188a:	4b4a      	ldr	r3, [pc, #296]	; (19b4 <main+0x758>)
    188c:	4798      	blx	r3
    188e:	17c3      	asrs	r3, r0, #31
    1890:	18c0      	adds	r0, r0, r3
    1892:	4058      	eors	r0, r3
    1894:	4b4d      	ldr	r3, [pc, #308]	; (19cc <main+0x770>)
    1896:	4298      	cmp	r0, r3
    1898:	dc1a      	bgt.n	18d0 <main+0x674>
					x_green = xy_fade_up[abs(adc_get_X()) - 1230]; // fade green up
    189a:	4d46      	ldr	r5, [pc, #280]	; (19b4 <main+0x758>)
    189c:	47a8      	blx	r5
    189e:	4c47      	ldr	r4, [pc, #284]	; (19bc <main+0x760>)
    18a0:	17c2      	asrs	r2, r0, #31
    18a2:	1883      	adds	r3, r0, r2
    18a4:	4053      	eors	r3, r2
    18a6:	4a4a      	ldr	r2, [pc, #296]	; (19d0 <main+0x774>)
    18a8:	4694      	mov	ip, r2
    18aa:	4463      	add	r3, ip
    18ac:	005b      	lsls	r3, r3, #1
    18ae:	18e3      	adds	r3, r4, r3
    18b0:	8c1b      	ldrh	r3, [r3, #32]
    18b2:	930d      	str	r3, [sp, #52]	; 0x34
					x_blue = xy_fade_up[abs(adc_get_X()) - 1230]; // fade blue up
    18b4:	47a8      	blx	r5
    18b6:	17c2      	asrs	r2, r0, #31
    18b8:	1883      	adds	r3, r0, r2
    18ba:	4053      	eors	r3, r2
    18bc:	4a44      	ldr	r2, [pc, #272]	; (19d0 <main+0x774>)
    18be:	4694      	mov	ip, r2
    18c0:	4463      	add	r3, ip
    18c2:	005b      	lsls	r3, r3, #1
    18c4:	18e4      	adds	r4, r4, r3
    18c6:	8c23      	ldrh	r3, [r4, #32]
    18c8:	469b      	mov	fp, r3
					x_red = 0;
    18ca:	2300      	movs	r3, #0
    18cc:	930c      	str	r3, [sp, #48]	; 0x30
    18ce:	e144      	b.n	1b5a <main+0x8fe>
					x_red = xy_fade_up[abs(adc_get_X()) - 1640]; // fade red up
    18d0:	4b38      	ldr	r3, [pc, #224]	; (19b4 <main+0x758>)
    18d2:	4798      	blx	r3
    18d4:	17c2      	asrs	r2, r0, #31
    18d6:	1883      	adds	r3, r0, r2
    18d8:	4053      	eors	r3, r2
    18da:	4a3e      	ldr	r2, [pc, #248]	; (19d4 <main+0x778>)
    18dc:	4694      	mov	ip, r2
    18de:	4463      	add	r3, ip
    18e0:	005b      	lsls	r3, r3, #1
    18e2:	4a36      	ldr	r2, [pc, #216]	; (19bc <main+0x760>)
    18e4:	18d3      	adds	r3, r2, r3
    18e6:	8c1b      	ldrh	r3, [r3, #32]
    18e8:	930c      	str	r3, [sp, #48]	; 0x30
					x_blue = 4095; // max blue
    18ea:	4b28      	ldr	r3, [pc, #160]	; (198c <main+0x730>)
    18ec:	469b      	mov	fp, r3
					x_green = 4095; // max green
    18ee:	930d      	str	r3, [sp, #52]	; 0x34
    18f0:	e133      	b.n	1b5a <main+0x8fe>
				else if (abs(adc_get_Y()) < 820) // blue to red
    18f2:	4b39      	ldr	r3, [pc, #228]	; (19d8 <main+0x77c>)
    18f4:	4798      	blx	r3
    18f6:	17c3      	asrs	r3, r0, #31
    18f8:	18c0      	adds	r0, r0, r3
    18fa:	4058      	eors	r0, r3
    18fc:	4b2e      	ldr	r3, [pc, #184]	; (19b8 <main+0x75c>)
    18fe:	4298      	cmp	r0, r3
    1900:	dc1a      	bgt.n	1938 <main+0x6dc>
					y_red = xy_fade_up[abs(adc_get_Y()) - 410]; // fade red up
    1902:	4c35      	ldr	r4, [pc, #212]	; (19d8 <main+0x77c>)
    1904:	47a0      	blx	r4
    1906:	17c3      	asrs	r3, r0, #31
    1908:	18c0      	adds	r0, r0, r3
    190a:	4058      	eors	r0, r3
    190c:	389b      	subs	r0, #155	; 0x9b
    190e:	38ff      	subs	r0, #255	; 0xff
    1910:	0040      	lsls	r0, r0, #1
    1912:	4b2a      	ldr	r3, [pc, #168]	; (19bc <main+0x760>)
    1914:	1818      	adds	r0, r3, r0
    1916:	8c03      	ldrh	r3, [r0, #32]
    1918:	9303      	str	r3, [sp, #12]
					y_blue = xy_fade_down[abs(adc_get_Y()) - 410]; // fade blue down
    191a:	47a0      	blx	r4
    191c:	17c3      	asrs	r3, r0, #31
    191e:	18c0      	adds	r0, r0, r3
    1920:	4058      	eors	r0, r3
    1922:	389b      	subs	r0, #155	; 0x9b
    1924:	38ff      	subs	r0, #255	; 0xff
    1926:	0040      	lsls	r0, r0, #1
    1928:	4b25      	ldr	r3, [pc, #148]	; (19c0 <main+0x764>)
    192a:	1818      	adds	r0, r3, r0
    192c:	2354      	movs	r3, #84	; 0x54
    192e:	5ac3      	ldrh	r3, [r0, r3]
    1930:	930b      	str	r3, [sp, #44]	; 0x2c
					y_green = 0;
    1932:	2300      	movs	r3, #0
    1934:	9304      	str	r3, [sp, #16]
    1936:	e127      	b.n	1b88 <main+0x92c>
				else if (abs(adc_get_Y()) < 1230) // red to green
    1938:	4b27      	ldr	r3, [pc, #156]	; (19d8 <main+0x77c>)
    193a:	4798      	blx	r3
    193c:	17c3      	asrs	r3, r0, #31
    193e:	18c0      	adds	r0, r0, r3
    1940:	4058      	eors	r0, r3
    1942:	4b20      	ldr	r3, [pc, #128]	; (19c4 <main+0x768>)
    1944:	4298      	cmp	r0, r3
    1946:	dc49      	bgt.n	19dc <main+0x780>
					y_green = xy_fade_up[abs(adc_get_Y()) - 820]; // fade green up
    1948:	4c23      	ldr	r4, [pc, #140]	; (19d8 <main+0x77c>)
    194a:	47a0      	blx	r4
    194c:	17c3      	asrs	r3, r0, #31
    194e:	18c0      	adds	r0, r0, r3
    1950:	4058      	eors	r0, r3
    1952:	4b1d      	ldr	r3, [pc, #116]	; (19c8 <main+0x76c>)
    1954:	469c      	mov	ip, r3
    1956:	4460      	add	r0, ip
    1958:	0040      	lsls	r0, r0, #1
    195a:	4b18      	ldr	r3, [pc, #96]	; (19bc <main+0x760>)
    195c:	1818      	adds	r0, r3, r0
    195e:	8c03      	ldrh	r3, [r0, #32]
    1960:	9304      	str	r3, [sp, #16]
					y_red = xy_fade_down[abs(adc_get_Y()) - 820]; // fade red down
    1962:	47a0      	blx	r4
    1964:	17c3      	asrs	r3, r0, #31
    1966:	18c0      	adds	r0, r0, r3
    1968:	4058      	eors	r0, r3
    196a:	4b17      	ldr	r3, [pc, #92]	; (19c8 <main+0x76c>)
    196c:	469c      	mov	ip, r3
    196e:	4460      	add	r0, ip
    1970:	0040      	lsls	r0, r0, #1
    1972:	4b13      	ldr	r3, [pc, #76]	; (19c0 <main+0x764>)
    1974:	1818      	adds	r0, r3, r0
    1976:	2354      	movs	r3, #84	; 0x54
    1978:	5ac3      	ldrh	r3, [r0, r3]
    197a:	9303      	str	r3, [sp, #12]
					y_blue = 0;
    197c:	2300      	movs	r3, #0
    197e:	930b      	str	r3, [sp, #44]	; 0x2c
    1980:	e102      	b.n	1b88 <main+0x92c>
    1982:	46c0      	nop			; (mov r8, r8)
    1984:	200005a8 	.word	0x200005a8
    1988:	00003020 	.word	0x00003020
    198c:	00000fff 	.word	0x00000fff
    1990:	00002da0 	.word	0x00002da0
    1994:	00002d88 	.word	0x00002d88
    1998:	20000004 	.word	0x20000004
    199c:	00002489 	.word	0x00002489
    19a0:	00000b9d 	.word	0x00000b9d
    19a4:	000003a9 	.word	0x000003a9
    19a8:	000011c9 	.word	0x000011c9
    19ac:	000021f5 	.word	0x000021f5
    19b0:	00000cc9 	.word	0x00000cc9
    19b4:	00000391 	.word	0x00000391
    19b8:	00000333 	.word	0x00000333
    19bc:	00003320 	.word	0x00003320
    19c0:	00003620 	.word	0x00003620
    19c4:	000004cd 	.word	0x000004cd
    19c8:	fffffccc 	.word	0xfffffccc
    19cc:	00000667 	.word	0x00000667
    19d0:	fffffb32 	.word	0xfffffb32
    19d4:	fffff998 	.word	0xfffff998
    19d8:	00000379 	.word	0x00000379
				else if (abs(adc_get_Y()) < 1640) // green to cyan
    19dc:	4bd7      	ldr	r3, [pc, #860]	; (1d3c <main+0xae0>)
    19de:	4798      	blx	r3
    19e0:	17c3      	asrs	r3, r0, #31
    19e2:	18c0      	adds	r0, r0, r3
    19e4:	4058      	eors	r0, r3
    19e6:	4bd6      	ldr	r3, [pc, #856]	; (1d40 <main+0xae4>)
    19e8:	4298      	cmp	r0, r3
    19ea:	dc1a      	bgt.n	1a22 <main+0x7c6>
					y_green = xy_fade_up[abs(adc_get_Y()) - 1230]; // fade green up
    19ec:	4dd3      	ldr	r5, [pc, #844]	; (1d3c <main+0xae0>)
    19ee:	47a8      	blx	r5
    19f0:	4cd4      	ldr	r4, [pc, #848]	; (1d44 <main+0xae8>)
    19f2:	17c2      	asrs	r2, r0, #31
    19f4:	1883      	adds	r3, r0, r2
    19f6:	4053      	eors	r3, r2
    19f8:	4ad3      	ldr	r2, [pc, #844]	; (1d48 <main+0xaec>)
    19fa:	4694      	mov	ip, r2
    19fc:	4463      	add	r3, ip
    19fe:	005b      	lsls	r3, r3, #1
    1a00:	18e3      	adds	r3, r4, r3
    1a02:	8c1b      	ldrh	r3, [r3, #32]
    1a04:	9304      	str	r3, [sp, #16]
					y_blue = xy_fade_up[abs(adc_get_Y()) - 1230]; // fade blue up
    1a06:	47a8      	blx	r5
    1a08:	17c2      	asrs	r2, r0, #31
    1a0a:	1883      	adds	r3, r0, r2
    1a0c:	4053      	eors	r3, r2
    1a0e:	4ace      	ldr	r2, [pc, #824]	; (1d48 <main+0xaec>)
    1a10:	4694      	mov	ip, r2
    1a12:	4463      	add	r3, ip
    1a14:	005b      	lsls	r3, r3, #1
    1a16:	18e4      	adds	r4, r4, r3
    1a18:	8c23      	ldrh	r3, [r4, #32]
    1a1a:	930b      	str	r3, [sp, #44]	; 0x2c
					y_red = 0;
    1a1c:	2300      	movs	r3, #0
    1a1e:	9303      	str	r3, [sp, #12]
    1a20:	e0b2      	b.n	1b88 <main+0x92c>
					y_red = xy_fade_up[abs(adc_get_Y()) - 1640]; // fade red up
    1a22:	4bc6      	ldr	r3, [pc, #792]	; (1d3c <main+0xae0>)
    1a24:	4798      	blx	r3
    1a26:	17c2      	asrs	r2, r0, #31
    1a28:	1883      	adds	r3, r0, r2
    1a2a:	4053      	eors	r3, r2
    1a2c:	4ac7      	ldr	r2, [pc, #796]	; (1d4c <main+0xaf0>)
    1a2e:	4694      	mov	ip, r2
    1a30:	4463      	add	r3, ip
    1a32:	005b      	lsls	r3, r3, #1
    1a34:	4ac3      	ldr	r2, [pc, #780]	; (1d44 <main+0xae8>)
    1a36:	18d3      	adds	r3, r2, r3
    1a38:	8c1b      	ldrh	r3, [r3, #32]
    1a3a:	9303      	str	r3, [sp, #12]
					y_blue = 4095; // max blue
    1a3c:	4bc4      	ldr	r3, [pc, #784]	; (1d50 <main+0xaf4>)
    1a3e:	930b      	str	r3, [sp, #44]	; 0x2c
					y_green = 4095; // max green
    1a40:	9304      	str	r3, [sp, #16]
    1a42:	e0a1      	b.n	1b88 <main+0x92c>
				uint16_t high_val = (abs(adc_get_X()) > abs(adc_get_Y()))? abs(adc_get_X()) : abs(adc_get_Y()); // get higher value between x and y
    1a44:	4bbd      	ldr	r3, [pc, #756]	; (1d3c <main+0xae0>)
    1a46:	4798      	blx	r3
    1a48:	17c3      	asrs	r3, r0, #31
    1a4a:	18c0      	adds	r0, r0, r3
    1a4c:	4058      	eors	r0, r3
    1a4e:	b280      	uxth	r0, r0
    1a50:	e0ae      	b.n	1bb0 <main+0x954>
				else if (high_val <= 820) // cyan to green
    1a52:	23cd      	movs	r3, #205	; 0xcd
    1a54:	009b      	lsls	r3, r3, #2
    1a56:	4298      	cmp	r0, r3
    1a58:	d809      	bhi.n	1a6e <main+0x812>
					middle_green = xy_fade_up[820 - high_val]; // fade green up
    1a5a:	1a18      	subs	r0, r3, r0
    1a5c:	0040      	lsls	r0, r0, #1
    1a5e:	4bb9      	ldr	r3, [pc, #740]	; (1d44 <main+0xae8>)
    1a60:	1818      	adds	r0, r3, r0
    1a62:	8c03      	ldrh	r3, [r0, #32]
    1a64:	9302      	str	r3, [sp, #8]
					middle_blue = xy_fade_up[820 - high_val]; // fade blue up
    1a66:	001c      	movs	r4, r3
					middle_red = 0;
    1a68:	2300      	movs	r3, #0
    1a6a:	9301      	str	r3, [sp, #4]
    1a6c:	e0ad      	b.n	1bca <main+0x96e>
				else if (high_val <= 1230) // green to red
    1a6e:	4bb9      	ldr	r3, [pc, #740]	; (1d54 <main+0xaf8>)
    1a70:	4298      	cmp	r0, r3
    1a72:	d80c      	bhi.n	1a8e <main+0x832>
					middle_green = xy_fade_up[1230 - high_val]; // fade green up
    1a74:	1a18      	subs	r0, r3, r0
    1a76:	0040      	lsls	r0, r0, #1
    1a78:	4bb2      	ldr	r3, [pc, #712]	; (1d44 <main+0xae8>)
    1a7a:	181b      	adds	r3, r3, r0
    1a7c:	8c1b      	ldrh	r3, [r3, #32]
    1a7e:	9302      	str	r3, [sp, #8]
					middle_red = xy_fade_down[1230 - high_val]; // fade red down
    1a80:	4bb5      	ldr	r3, [pc, #724]	; (1d58 <main+0xafc>)
    1a82:	1818      	adds	r0, r3, r0
    1a84:	2354      	movs	r3, #84	; 0x54
    1a86:	5ac3      	ldrh	r3, [r0, r3]
    1a88:	9301      	str	r3, [sp, #4]
					middle_blue = 0;
    1a8a:	2400      	movs	r4, #0
    1a8c:	e09d      	b.n	1bca <main+0x96e>
				else if (high_val <= 1640) // red to blue
    1a8e:	23cd      	movs	r3, #205	; 0xcd
    1a90:	00db      	lsls	r3, r3, #3
    1a92:	4298      	cmp	r0, r3
    1a94:	d80c      	bhi.n	1ab0 <main+0x854>
					middle_red = xy_fade_up[1640 - high_val];
    1a96:	1a18      	subs	r0, r3, r0
    1a98:	0040      	lsls	r0, r0, #1
    1a9a:	4baa      	ldr	r3, [pc, #680]	; (1d44 <main+0xae8>)
    1a9c:	181b      	adds	r3, r3, r0
    1a9e:	8c1b      	ldrh	r3, [r3, #32]
    1aa0:	9301      	str	r3, [sp, #4]
					middle_blue = xy_fade_down[1640 - high_val];
    1aa2:	4bad      	ldr	r3, [pc, #692]	; (1d58 <main+0xafc>)
    1aa4:	1818      	adds	r0, r3, r0
    1aa6:	2354      	movs	r3, #84	; 0x54
    1aa8:	5ac4      	ldrh	r4, [r0, r3]
					middle_green = 0;
    1aaa:	2300      	movs	r3, #0
    1aac:	9302      	str	r3, [sp, #8]
    1aae:	e08c      	b.n	1bca <main+0x96e>
					middle_blue = xy_fade_up[2047 - high_val];
    1ab0:	4baa      	ldr	r3, [pc, #680]	; (1d5c <main+0xb00>)
    1ab2:	1a18      	subs	r0, r3, r0
    1ab4:	0040      	lsls	r0, r0, #1
    1ab6:	4ba3      	ldr	r3, [pc, #652]	; (1d44 <main+0xae8>)
    1ab8:	1818      	adds	r0, r3, r0
    1aba:	8c04      	ldrh	r4, [r0, #32]
					middle_green = 0;
    1abc:	2300      	movs	r3, #0
    1abe:	9302      	str	r3, [sp, #8]
					middle_red = 0;
    1ac0:	9301      	str	r3, [sp, #4]
    1ac2:	e082      	b.n	1bca <main+0x96e>
					led_write(4, x_red, x_green, x_blue);
    1ac4:	465b      	mov	r3, fp
    1ac6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    1ac8:	990c      	ldr	r1, [sp, #48]	; 0x30
    1aca:	2004      	movs	r0, #4
    1acc:	4da4      	ldr	r5, [pc, #656]	; (1d60 <main+0xb04>)
    1ace:	47a8      	blx	r5
    1ad0:	e005      	b.n	1ade <main+0x882>
					led_write(2, x_red, x_green, x_blue);
    1ad2:	465b      	mov	r3, fp
    1ad4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    1ad6:	990c      	ldr	r1, [sp, #48]	; 0x30
    1ad8:	2002      	movs	r0, #2
    1ada:	4da1      	ldr	r5, [pc, #644]	; (1d60 <main+0xb04>)
    1adc:	47a8      	blx	r5
				if (adc_get_Y() > 0)
    1ade:	4b97      	ldr	r3, [pc, #604]	; (1d3c <main+0xae0>)
    1ae0:	4798      	blx	r3
    1ae2:	2800      	cmp	r0, #0
    1ae4:	dd7c      	ble.n	1be0 <main+0x984>
					led_write(1, y_red, y_green, y_blue);
    1ae6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1ae8:	9a04      	ldr	r2, [sp, #16]
    1aea:	9903      	ldr	r1, [sp, #12]
    1aec:	2001      	movs	r0, #1
    1aee:	4d9c      	ldr	r5, [pc, #624]	; (1d60 <main+0xb04>)
    1af0:	47a8      	blx	r5
				led_write(5, middle_red, middle_green, middle_blue);
    1af2:	0023      	movs	r3, r4
    1af4:	9a02      	ldr	r2, [sp, #8]
    1af6:	9901      	ldr	r1, [sp, #4]
    1af8:	2005      	movs	r0, #5
    1afa:	4c99      	ldr	r4, [pc, #612]	; (1d60 <main+0xb04>)
    1afc:	47a0      	blx	r4
				spi_write();
    1afe:	4b99      	ldr	r3, [pc, #612]	; (1d64 <main+0xb08>)
    1b00:	4798      	blx	r3
		while (mode == 2)
    1b02:	793b      	ldrb	r3, [r7, #4]
    1b04:	2b02      	cmp	r3, #2
    1b06:	d176      	bne.n	1bf6 <main+0x99a>
			if ((millis - old_millis) > 20) // button debounce
    1b08:	464b      	mov	r3, r9
    1b0a:	681b      	ldr	r3, [r3, #0]
    1b0c:	1b9b      	subs	r3, r3, r6
    1b0e:	2b14      	cmp	r3, #20
    1b10:	d900      	bls.n	1b14 <main+0x8b8>
    1b12:	e627      	b.n	1764 <main+0x508>
			if (counter_flagGet())
    1b14:	4b94      	ldr	r3, [pc, #592]	; (1d68 <main+0xb0c>)
    1b16:	4798      	blx	r3
    1b18:	2800      	cmp	r0, #0
    1b1a:	d0f2      	beq.n	1b02 <main+0x8a6>
				counter_flagSet(0); // clear flag
    1b1c:	2000      	movs	r0, #0
    1b1e:	4b93      	ldr	r3, [pc, #588]	; (1d6c <main+0xb10>)
    1b20:	4798      	blx	r3
				led_writeAll(0, 0, 0); // turn off all LEDs
    1b22:	2200      	movs	r2, #0
    1b24:	2100      	movs	r1, #0
    1b26:	2000      	movs	r0, #0
    1b28:	4b91      	ldr	r3, [pc, #580]	; (1d70 <main+0xb14>)
    1b2a:	4798      	blx	r3
				if (abs(adc_get_X()) < 410) // off to blue
    1b2c:	4b91      	ldr	r3, [pc, #580]	; (1d74 <main+0xb18>)
    1b2e:	4798      	blx	r3
    1b30:	17c3      	asrs	r3, r0, #31
    1b32:	18c0      	adds	r0, r0, r3
    1b34:	4058      	eors	r0, r3
    1b36:	239a      	movs	r3, #154	; 0x9a
    1b38:	33ff      	adds	r3, #255	; 0xff
    1b3a:	4298      	cmp	r0, r3
    1b3c:	dd00      	ble.n	1b40 <main+0x8e4>
    1b3e:	e65c      	b.n	17fa <main+0x59e>
					x_blue = xy_fade_up[abs(adc_get_X())]; // fade blue up
    1b40:	4b8c      	ldr	r3, [pc, #560]	; (1d74 <main+0xb18>)
    1b42:	4798      	blx	r3
    1b44:	17c3      	asrs	r3, r0, #31
    1b46:	18c0      	adds	r0, r0, r3
    1b48:	4058      	eors	r0, r3
    1b4a:	0040      	lsls	r0, r0, #1
    1b4c:	4b7d      	ldr	r3, [pc, #500]	; (1d44 <main+0xae8>)
    1b4e:	1818      	adds	r0, r3, r0
    1b50:	8c03      	ldrh	r3, [r0, #32]
    1b52:	469b      	mov	fp, r3
					x_green = 0;
    1b54:	2300      	movs	r3, #0
    1b56:	930d      	str	r3, [sp, #52]	; 0x34
					x_red = 0;
    1b58:	930c      	str	r3, [sp, #48]	; 0x30
				if (abs(adc_get_Y()) < 410) // off to blue
    1b5a:	4b78      	ldr	r3, [pc, #480]	; (1d3c <main+0xae0>)
    1b5c:	4798      	blx	r3
    1b5e:	17c3      	asrs	r3, r0, #31
    1b60:	18c0      	adds	r0, r0, r3
    1b62:	4058      	eors	r0, r3
    1b64:	239a      	movs	r3, #154	; 0x9a
    1b66:	33ff      	adds	r3, #255	; 0xff
    1b68:	4298      	cmp	r0, r3
    1b6a:	dd00      	ble.n	1b6e <main+0x912>
    1b6c:	e6c1      	b.n	18f2 <main+0x696>
					y_blue = xy_fade_up[abs(adc_get_Y())]; // fade blue up
    1b6e:	4b73      	ldr	r3, [pc, #460]	; (1d3c <main+0xae0>)
    1b70:	4798      	blx	r3
    1b72:	17c3      	asrs	r3, r0, #31
    1b74:	18c0      	adds	r0, r0, r3
    1b76:	4058      	eors	r0, r3
    1b78:	0040      	lsls	r0, r0, #1
    1b7a:	4b72      	ldr	r3, [pc, #456]	; (1d44 <main+0xae8>)
    1b7c:	1818      	adds	r0, r3, r0
    1b7e:	8c03      	ldrh	r3, [r0, #32]
    1b80:	930b      	str	r3, [sp, #44]	; 0x2c
					y_green = 0;
    1b82:	2300      	movs	r3, #0
    1b84:	9304      	str	r3, [sp, #16]
					y_red = 0;
    1b86:	9303      	str	r3, [sp, #12]
				uint16_t high_val = (abs(adc_get_X()) > abs(adc_get_Y()))? abs(adc_get_X()) : abs(adc_get_Y()); // get higher value between x and y
    1b88:	4b7a      	ldr	r3, [pc, #488]	; (1d74 <main+0xb18>)
    1b8a:	4798      	blx	r3
    1b8c:	0004      	movs	r4, r0
    1b8e:	4b6b      	ldr	r3, [pc, #428]	; (1d3c <main+0xae0>)
    1b90:	4798      	blx	r3
    1b92:	17e3      	asrs	r3, r4, #31
    1b94:	18e4      	adds	r4, r4, r3
    1b96:	405c      	eors	r4, r3
    1b98:	17c3      	asrs	r3, r0, #31
    1b9a:	18c0      	adds	r0, r0, r3
    1b9c:	4058      	eors	r0, r3
    1b9e:	4284      	cmp	r4, r0
    1ba0:	dc00      	bgt.n	1ba4 <main+0x948>
    1ba2:	e74f      	b.n	1a44 <main+0x7e8>
    1ba4:	4b73      	ldr	r3, [pc, #460]	; (1d74 <main+0xb18>)
    1ba6:	4798      	blx	r3
    1ba8:	17c3      	asrs	r3, r0, #31
    1baa:	18c0      	adds	r0, r0, r3
    1bac:	4058      	eors	r0, r3
    1bae:	b280      	uxth	r0, r0
				if (high_val <= 410) // white to cyan
    1bb0:	23cd      	movs	r3, #205	; 0xcd
    1bb2:	005b      	lsls	r3, r3, #1
    1bb4:	4298      	cmp	r0, r3
    1bb6:	d900      	bls.n	1bba <main+0x95e>
    1bb8:	e74b      	b.n	1a52 <main+0x7f6>
					middle_red = xy_fade_up[410 - high_val]; // fade red up
    1bba:	1a18      	subs	r0, r3, r0
    1bbc:	0040      	lsls	r0, r0, #1
    1bbe:	4b61      	ldr	r3, [pc, #388]	; (1d44 <main+0xae8>)
    1bc0:	1818      	adds	r0, r3, r0
    1bc2:	8c03      	ldrh	r3, [r0, #32]
    1bc4:	9301      	str	r3, [sp, #4]
					middle_blue = 4095; // max blue
    1bc6:	4c62      	ldr	r4, [pc, #392]	; (1d50 <main+0xaf4>)
					middle_green = 4095; // max green
    1bc8:	9402      	str	r4, [sp, #8]
				if (adc_get_X() < 0)
    1bca:	4b6a      	ldr	r3, [pc, #424]	; (1d74 <main+0xb18>)
    1bcc:	4798      	blx	r3
    1bce:	2800      	cmp	r0, #0
    1bd0:	da00      	bge.n	1bd4 <main+0x978>
    1bd2:	e777      	b.n	1ac4 <main+0x868>
				else if (adc_get_X() > 0)
    1bd4:	4b67      	ldr	r3, [pc, #412]	; (1d74 <main+0xb18>)
    1bd6:	4798      	blx	r3
    1bd8:	2800      	cmp	r0, #0
    1bda:	dd00      	ble.n	1bde <main+0x982>
    1bdc:	e779      	b.n	1ad2 <main+0x876>
    1bde:	e77e      	b.n	1ade <main+0x882>
				else if (adc_get_Y() < 0)
    1be0:	4b56      	ldr	r3, [pc, #344]	; (1d3c <main+0xae0>)
    1be2:	4798      	blx	r3
    1be4:	2800      	cmp	r0, #0
    1be6:	da84      	bge.n	1af2 <main+0x896>
					led_write(3, y_red, y_green, y_blue);
    1be8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1bea:	9a04      	ldr	r2, [sp, #16]
    1bec:	9903      	ldr	r1, [sp, #12]
    1bee:	2003      	movs	r0, #3
    1bf0:	4d5b      	ldr	r5, [pc, #364]	; (1d60 <main+0xb04>)
    1bf2:	47a8      	blx	r5
    1bf4:	e77d      	b.n	1af2 <main+0x896>
    1bf6:	4654      	mov	r4, sl
    1bf8:	4645      	mov	r5, r8
    1bfa:	e1b2      	b.n	1f62 <main+0xd06>
				if (buttons_get(0)) // if button 0 pressed
    1bfc:	2000      	movs	r0, #0
    1bfe:	4b5e      	ldr	r3, [pc, #376]	; (1d78 <main+0xb1c>)
    1c00:	4798      	blx	r3
    1c02:	2800      	cmp	r0, #0
    1c04:	d11b      	bne.n	1c3e <main+0x9e2>
				if (buttons_get(1)) // if button 1 pressed
    1c06:	2001      	movs	r0, #1
    1c08:	4b5b      	ldr	r3, [pc, #364]	; (1d78 <main+0xb1c>)
    1c0a:	4798      	blx	r3
    1c0c:	2800      	cmp	r0, #0
    1c0e:	d128      	bne.n	1c62 <main+0xa06>
				if (buttons_get(2))
    1c10:	2002      	movs	r0, #2
    1c12:	4b59      	ldr	r3, [pc, #356]	; (1d78 <main+0xb1c>)
    1c14:	4798      	blx	r3
    1c16:	2800      	cmp	r0, #0
    1c18:	d100      	bne.n	1c1c <main+0x9c0>
    1c1a:	e1ac      	b.n	1f76 <main+0xd1a>
					old_millis = millis;
    1c1c:	4f57      	ldr	r7, [pc, #348]	; (1d7c <main+0xb20>)
    1c1e:	683e      	ldr	r6, [r7, #0]
					adc_interruptSet();
    1c20:	4b57      	ldr	r3, [pc, #348]	; (1d80 <main+0xb24>)
    1c22:	4798      	blx	r3
					mode = 2;
    1c24:	2302      	movs	r3, #2
    1c26:	713b      	strb	r3, [r7, #4]
					led_writeAll(0, 0, 0);
    1c28:	2200      	movs	r2, #0
    1c2a:	2100      	movs	r1, #0
    1c2c:	2000      	movs	r0, #0
    1c2e:	4b50      	ldr	r3, [pc, #320]	; (1d70 <main+0xb14>)
    1c30:	4798      	blx	r3
					spi_write();
    1c32:	4b4c      	ldr	r3, [pc, #304]	; (1d64 <main+0xb08>)
    1c34:	4798      	blx	r3
					counter_flagSet(0);
    1c36:	2000      	movs	r0, #0
    1c38:	4b4c      	ldr	r3, [pc, #304]	; (1d6c <main+0xb10>)
    1c3a:	4798      	blx	r3
    1c3c:	e19b      	b.n	1f76 <main+0xd1a>
					old_millis = millis;
    1c3e:	4f4f      	ldr	r7, [pc, #316]	; (1d7c <main+0xb20>)
    1c40:	683e      	ldr	r6, [r7, #0]
					adc_reset();
    1c42:	4b50      	ldr	r3, [pc, #320]	; (1d84 <main+0xb28>)
    1c44:	4798      	blx	r3
					mode = 0; // go to mode 0
    1c46:	2300      	movs	r3, #0
    1c48:	4698      	mov	r8, r3
    1c4a:	713b      	strb	r3, [r7, #4]
					color = RED;
    1c4c:	72bb      	strb	r3, [r7, #10]
					led_writeAll(0, 0, 0); // turn off LEDs
    1c4e:	2200      	movs	r2, #0
    1c50:	2100      	movs	r1, #0
    1c52:	2000      	movs	r0, #0
    1c54:	4b46      	ldr	r3, [pc, #280]	; (1d70 <main+0xb14>)
    1c56:	4798      	blx	r3
					spi_write();
    1c58:	4b42      	ldr	r3, [pc, #264]	; (1d64 <main+0xb08>)
    1c5a:	4798      	blx	r3
					index_ = 0;
    1c5c:	4643      	mov	r3, r8
    1c5e:	80fb      	strh	r3, [r7, #6]
    1c60:	e7d1      	b.n	1c06 <main+0x9aa>
					old_millis = millis;
    1c62:	4f46      	ldr	r7, [pc, #280]	; (1d7c <main+0xb20>)
    1c64:	683e      	ldr	r6, [r7, #0]
					adc_reset();
    1c66:	4b47      	ldr	r3, [pc, #284]	; (1d84 <main+0xb28>)
    1c68:	4798      	blx	r3
					mode = 1; // go to mode 1
    1c6a:	2301      	movs	r3, #1
    1c6c:	4698      	mov	r8, r3
    1c6e:	713b      	strb	r3, [r7, #4]
					led_writeAll(0, 0, 0); // turn off LEDs
    1c70:	2200      	movs	r2, #0
    1c72:	2100      	movs	r1, #0
    1c74:	2000      	movs	r0, #0
    1c76:	4b3e      	ldr	r3, [pc, #248]	; (1d70 <main+0xb14>)
    1c78:	4798      	blx	r3
					spi_write();
    1c7a:	4b3a      	ldr	r3, [pc, #232]	; (1d64 <main+0xb08>)
    1c7c:	4798      	blx	r3
					counter_flagSet(0); // make sure flag is cleared before next spi write
    1c7e:	2000      	movs	r0, #0
    1c80:	4b3a      	ldr	r3, [pc, #232]	; (1d6c <main+0xb10>)
    1c82:	4798      	blx	r3
					index_ = 0;
    1c84:	2300      	movs	r3, #0
    1c86:	80fb      	strh	r3, [r7, #6]
					state = 0;
    1c88:	723b      	strb	r3, [r7, #8]
					led = 1;
    1c8a:	4b3f      	ldr	r3, [pc, #252]	; (1d88 <main+0xb2c>)
    1c8c:	4642      	mov	r2, r8
    1c8e:	701a      	strb	r2, [r3, #0]
					next_led = 2;
    1c90:	2202      	movs	r2, #2
    1c92:	705a      	strb	r2, [r3, #1]
					led_state = 0;
    1c94:	2300      	movs	r3, #0
    1c96:	727b      	strb	r3, [r7, #9]
    1c98:	e7ba      	b.n	1c10 <main+0x9b4>
					accelerometer_get();
    1c9a:	4b3c      	ldr	r3, [pc, #240]	; (1d8c <main+0xb30>)
    1c9c:	4798      	blx	r3
					accel_x = ((float) accelerometer_get_x() / 16400) * 2048;
    1c9e:	4b3c      	ldr	r3, [pc, #240]	; (1d90 <main+0xb34>)
    1ca0:	4798      	blx	r3
    1ca2:	4b3c      	ldr	r3, [pc, #240]	; (1d94 <main+0xb38>)
    1ca4:	469a      	mov	sl, r3
    1ca6:	4798      	blx	r3
    1ca8:	4b3b      	ldr	r3, [pc, #236]	; (1d98 <main+0xb3c>)
    1caa:	4698      	mov	r8, r3
    1cac:	493b      	ldr	r1, [pc, #236]	; (1d9c <main+0xb40>)
    1cae:	4798      	blx	r3
    1cb0:	4f3b      	ldr	r7, [pc, #236]	; (1da0 <main+0xb44>)
    1cb2:	218a      	movs	r1, #138	; 0x8a
    1cb4:	05c9      	lsls	r1, r1, #23
    1cb6:	47b8      	blx	r7
    1cb8:	4d3a      	ldr	r5, [pc, #232]	; (1da4 <main+0xb48>)
    1cba:	47a8      	blx	r5
    1cbc:	b204      	sxth	r4, r0
					accel_y = ((float) accelerometer_get_y() / 16300) * 2048;
    1cbe:	4b3a      	ldr	r3, [pc, #232]	; (1da8 <main+0xb4c>)
    1cc0:	4798      	blx	r3
    1cc2:	47d0      	blx	sl
    1cc4:	4939      	ldr	r1, [pc, #228]	; (1dac <main+0xb50>)
    1cc6:	47c0      	blx	r8
    1cc8:	218a      	movs	r1, #138	; 0x8a
    1cca:	05c9      	lsls	r1, r1, #23
    1ccc:	47b8      	blx	r7
    1cce:	47a8      	blx	r5
    1cd0:	b205      	sxth	r5, r0
					accel_millis = millis;
    1cd2:	4b2a      	ldr	r3, [pc, #168]	; (1d7c <main+0xb20>)
    1cd4:	681b      	ldr	r3, [r3, #0]
    1cd6:	9305      	str	r3, [sp, #20]
    1cd8:	e160      	b.n	1f9c <main+0xd40>
				else if (abs(accel_x) < 820) // blue to red
    1cda:	4935      	ldr	r1, [pc, #212]	; (1db0 <main+0xb54>)
    1cdc:	4b35      	ldr	r3, [pc, #212]	; (1db4 <main+0xb58>)
    1cde:	18d3      	adds	r3, r2, r3
    1ce0:	b29b      	uxth	r3, r3
    1ce2:	428b      	cmp	r3, r1
    1ce4:	d811      	bhi.n	1d0a <main+0xaae>
					x_red = xy_fade_up[abs(accel_x) - 410]; // fade red up
    1ce6:	17e2      	asrs	r2, r4, #31
    1ce8:	18a3      	adds	r3, r4, r2
    1cea:	4053      	eors	r3, r2
    1cec:	3b9b      	subs	r3, #155	; 0x9b
    1cee:	3bff      	subs	r3, #255	; 0xff
    1cf0:	005b      	lsls	r3, r3, #1
    1cf2:	4a14      	ldr	r2, [pc, #80]	; (1d44 <main+0xae8>)
    1cf4:	18d2      	adds	r2, r2, r3
    1cf6:	8c12      	ldrh	r2, [r2, #32]
    1cf8:	4690      	mov	r8, r2
					x_blue = xy_fade_down[abs(accel_x) - 410]; // fade blue down
    1cfa:	4a17      	ldr	r2, [pc, #92]	; (1d58 <main+0xafc>)
    1cfc:	18d3      	adds	r3, r2, r3
    1cfe:	2254      	movs	r2, #84	; 0x54
    1d00:	5a9b      	ldrh	r3, [r3, r2]
    1d02:	469b      	mov	fp, r3
					x_green = 0;
    1d04:	2300      	movs	r3, #0
    1d06:	9304      	str	r3, [sp, #16]
    1d08:	e15c      	b.n	1fc4 <main+0xd68>
				else if (abs(accel_x) < 1230) // red to green
    1d0a:	4b2b      	ldr	r3, [pc, #172]	; (1db8 <main+0xb5c>)
    1d0c:	18d3      	adds	r3, r2, r3
    1d0e:	492b      	ldr	r1, [pc, #172]	; (1dbc <main+0xb60>)
    1d10:	b29b      	uxth	r3, r3
    1d12:	428b      	cmp	r3, r1
    1d14:	d856      	bhi.n	1dc4 <main+0xb68>
					x_green = xy_fade_up[abs(accel_x) - 820]; // fade green up
    1d16:	17e2      	asrs	r2, r4, #31
    1d18:	18a3      	adds	r3, r4, r2
    1d1a:	4053      	eors	r3, r2
    1d1c:	4a28      	ldr	r2, [pc, #160]	; (1dc0 <main+0xb64>)
    1d1e:	4694      	mov	ip, r2
    1d20:	4463      	add	r3, ip
    1d22:	005b      	lsls	r3, r3, #1
    1d24:	4a07      	ldr	r2, [pc, #28]	; (1d44 <main+0xae8>)
    1d26:	18d2      	adds	r2, r2, r3
    1d28:	8c12      	ldrh	r2, [r2, #32]
    1d2a:	9204      	str	r2, [sp, #16]
					x_red = xy_fade_down[abs(accel_x) - 820]; // fade red down
    1d2c:	4a0a      	ldr	r2, [pc, #40]	; (1d58 <main+0xafc>)
    1d2e:	18d3      	adds	r3, r2, r3
    1d30:	2254      	movs	r2, #84	; 0x54
    1d32:	5a9b      	ldrh	r3, [r3, r2]
    1d34:	4698      	mov	r8, r3
					x_blue = 0;
    1d36:	2300      	movs	r3, #0
    1d38:	469b      	mov	fp, r3
    1d3a:	e143      	b.n	1fc4 <main+0xd68>
    1d3c:	00000379 	.word	0x00000379
    1d40:	00000667 	.word	0x00000667
    1d44:	00003320 	.word	0x00003320
    1d48:	fffffb32 	.word	0xfffffb32
    1d4c:	fffff998 	.word	0xfffff998
    1d50:	00000fff 	.word	0x00000fff
    1d54:	000004ce 	.word	0x000004ce
    1d58:	00003620 	.word	0x00003620
    1d5c:	000007ff 	.word	0x000007ff
    1d60:	00001171 	.word	0x00001171
    1d64:	000021f5 	.word	0x000021f5
    1d68:	00000cbd 	.word	0x00000cbd
    1d6c:	00000cc9 	.word	0x00000cc9
    1d70:	000011c9 	.word	0x000011c9
    1d74:	00000391 	.word	0x00000391
    1d78:	00000b9d 	.word	0x00000b9d
    1d7c:	200005a8 	.word	0x200005a8
    1d80:	000003cd 	.word	0x000003cd
    1d84:	000003a9 	.word	0x000003a9
    1d88:	20000004 	.word	0x20000004
    1d8c:	000001f9 	.word	0x000001f9
    1d90:	0000024d 	.word	0x0000024d
    1d94:	000029a5 	.word	0x000029a5
    1d98:	00002495 	.word	0x00002495
    1d9c:	46802000 	.word	0x46802000
    1da0:	00002725 	.word	0x00002725
    1da4:	00002965 	.word	0x00002965
    1da8:	00000259 	.word	0x00000259
    1dac:	467eb000 	.word	0x467eb000
    1db0:	00000666 	.word	0x00000666
    1db4:	00000333 	.word	0x00000333
    1db8:	000004cd 	.word	0x000004cd
    1dbc:	0000099a 	.word	0x0000099a
    1dc0:	fffffccc 	.word	0xfffffccc
				else if (abs(accel_x) < 1640) // green to cyan
    1dc4:	4ba3      	ldr	r3, [pc, #652]	; (2054 <STACK_SIZE+0x54>)
    1dc6:	469c      	mov	ip, r3
    1dc8:	4462      	add	r2, ip
    1dca:	4ba3      	ldr	r3, [pc, #652]	; (2058 <STACK_SIZE+0x58>)
    1dcc:	b292      	uxth	r2, r2
    1dce:	429a      	cmp	r2, r3
    1dd0:	d80e      	bhi.n	1df0 <main+0xb94>
					x_green = xy_fade_up[abs(accel_x) - 1230]; // fade green up
    1dd2:	17e2      	asrs	r2, r4, #31
    1dd4:	18a3      	adds	r3, r4, r2
    1dd6:	4053      	eors	r3, r2
    1dd8:	4aa0      	ldr	r2, [pc, #640]	; (205c <STACK_SIZE+0x5c>)
    1dda:	4694      	mov	ip, r2
    1ddc:	4463      	add	r3, ip
    1dde:	005b      	lsls	r3, r3, #1
    1de0:	4a9f      	ldr	r2, [pc, #636]	; (2060 <STACK_SIZE+0x60>)
    1de2:	18d3      	adds	r3, r2, r3
    1de4:	8c1b      	ldrh	r3, [r3, #32]
    1de6:	9304      	str	r3, [sp, #16]
					x_blue = xy_fade_up[abs(accel_x) - 1230]; // fade blue up
    1de8:	469b      	mov	fp, r3
					x_red = 0;
    1dea:	2300      	movs	r3, #0
    1dec:	4698      	mov	r8, r3
    1dee:	e0e9      	b.n	1fc4 <main+0xd68>
					x_red = xy_fade_up[abs(accel_x) - 1640]; // fade red up
    1df0:	17e2      	asrs	r2, r4, #31
    1df2:	18a3      	adds	r3, r4, r2
    1df4:	4053      	eors	r3, r2
    1df6:	4a9b      	ldr	r2, [pc, #620]	; (2064 <STACK_SIZE+0x64>)
    1df8:	4694      	mov	ip, r2
    1dfa:	4463      	add	r3, ip
    1dfc:	005b      	lsls	r3, r3, #1
    1dfe:	4a98      	ldr	r2, [pc, #608]	; (2060 <STACK_SIZE+0x60>)
    1e00:	18d3      	adds	r3, r2, r3
    1e02:	8c1b      	ldrh	r3, [r3, #32]
    1e04:	4698      	mov	r8, r3
					x_blue = 4095; // max blue
    1e06:	4b98      	ldr	r3, [pc, #608]	; (2068 <STACK_SIZE+0x68>)
    1e08:	469b      	mov	fp, r3
					x_green = 4095; // max green
    1e0a:	9304      	str	r3, [sp, #16]
    1e0c:	e0da      	b.n	1fc4 <main+0xd68>
				else if (abs(accel_y) < 820) // blue to red
    1e0e:	4997      	ldr	r1, [pc, #604]	; (206c <STACK_SIZE+0x6c>)
    1e10:	4b97      	ldr	r3, [pc, #604]	; (2070 <STACK_SIZE+0x70>)
    1e12:	18d3      	adds	r3, r2, r3
    1e14:	b29b      	uxth	r3, r3
    1e16:	428b      	cmp	r3, r1
    1e18:	d80f      	bhi.n	1e3a <main+0xbde>
					y_red = xy_fade_up[abs(accel_y) - 410]; // fade red up
    1e1a:	17ea      	asrs	r2, r5, #31
    1e1c:	18ab      	adds	r3, r5, r2
    1e1e:	4053      	eors	r3, r2
    1e20:	3b9b      	subs	r3, #155	; 0x9b
    1e22:	3bff      	subs	r3, #255	; 0xff
    1e24:	005b      	lsls	r3, r3, #1
    1e26:	4a8e      	ldr	r2, [pc, #568]	; (2060 <STACK_SIZE+0x60>)
    1e28:	18d2      	adds	r2, r2, r3
    1e2a:	8c12      	ldrh	r2, [r2, #32]
    1e2c:	4692      	mov	sl, r2
					y_blue = xy_fade_down[abs(accel_y) - 410]; // fade blue down
    1e2e:	4a91      	ldr	r2, [pc, #580]	; (2074 <STACK_SIZE+0x74>)
    1e30:	18d3      	adds	r3, r2, r3
    1e32:	2254      	movs	r2, #84	; 0x54
    1e34:	5a9b      	ldrh	r3, [r3, r2]
					y_green = 0;
    1e36:	2200      	movs	r2, #0
    1e38:	e0d7      	b.n	1fea <main+0xd8e>
				else if (abs(accel_y) < 1230) // red to green
    1e3a:	4b8f      	ldr	r3, [pc, #572]	; (2078 <STACK_SIZE+0x78>)
    1e3c:	18d3      	adds	r3, r2, r3
    1e3e:	498f      	ldr	r1, [pc, #572]	; (207c <STACK_SIZE+0x7c>)
    1e40:	b29b      	uxth	r3, r3
    1e42:	428b      	cmp	r3, r1
    1e44:	d810      	bhi.n	1e68 <main+0xc0c>
					y_green = xy_fade_up[abs(accel_y) - 820]; // fade green up
    1e46:	17ea      	asrs	r2, r5, #31
    1e48:	18ab      	adds	r3, r5, r2
    1e4a:	4053      	eors	r3, r2
    1e4c:	4a8c      	ldr	r2, [pc, #560]	; (2080 <STACK_SIZE+0x80>)
    1e4e:	4694      	mov	ip, r2
    1e50:	4463      	add	r3, ip
    1e52:	005b      	lsls	r3, r3, #1
    1e54:	4a82      	ldr	r2, [pc, #520]	; (2060 <STACK_SIZE+0x60>)
    1e56:	18d2      	adds	r2, r2, r3
    1e58:	8c12      	ldrh	r2, [r2, #32]
					y_red = xy_fade_down[abs(accel_y) - 820]; // fade red down
    1e5a:	4986      	ldr	r1, [pc, #536]	; (2074 <STACK_SIZE+0x74>)
    1e5c:	18cb      	adds	r3, r1, r3
    1e5e:	2154      	movs	r1, #84	; 0x54
    1e60:	5a5b      	ldrh	r3, [r3, r1]
    1e62:	469a      	mov	sl, r3
					y_blue = 0;
    1e64:	2300      	movs	r3, #0
    1e66:	e0c0      	b.n	1fea <main+0xd8e>
				else if (abs(accel_y) < 1640) // green to cyan
    1e68:	4b7a      	ldr	r3, [pc, #488]	; (2054 <STACK_SIZE+0x54>)
    1e6a:	469c      	mov	ip, r3
    1e6c:	4462      	add	r2, ip
    1e6e:	4b7a      	ldr	r3, [pc, #488]	; (2058 <STACK_SIZE+0x58>)
    1e70:	b292      	uxth	r2, r2
    1e72:	429a      	cmp	r2, r3
    1e74:	d80d      	bhi.n	1e92 <main+0xc36>
					y_green = xy_fade_up[abs(accel_y) - 1230]; // fade green up
    1e76:	17ea      	asrs	r2, r5, #31
    1e78:	18ab      	adds	r3, r5, r2
    1e7a:	4053      	eors	r3, r2
    1e7c:	4a77      	ldr	r2, [pc, #476]	; (205c <STACK_SIZE+0x5c>)
    1e7e:	4694      	mov	ip, r2
    1e80:	4463      	add	r3, ip
    1e82:	005b      	lsls	r3, r3, #1
    1e84:	4a76      	ldr	r2, [pc, #472]	; (2060 <STACK_SIZE+0x60>)
    1e86:	18d3      	adds	r3, r2, r3
    1e88:	8c1a      	ldrh	r2, [r3, #32]
					y_blue = xy_fade_up[abs(accel_y) - 1230]; // fade blue up
    1e8a:	0013      	movs	r3, r2
					y_red = 0;
    1e8c:	2100      	movs	r1, #0
    1e8e:	468a      	mov	sl, r1
    1e90:	e0ab      	b.n	1fea <main+0xd8e>
					y_red = xy_fade_up[abs(accel_y) - 1640]; // fade red up
    1e92:	17ea      	asrs	r2, r5, #31
    1e94:	18ab      	adds	r3, r5, r2
    1e96:	4053      	eors	r3, r2
    1e98:	4a72      	ldr	r2, [pc, #456]	; (2064 <STACK_SIZE+0x64>)
    1e9a:	4694      	mov	ip, r2
    1e9c:	4463      	add	r3, ip
    1e9e:	005b      	lsls	r3, r3, #1
    1ea0:	4a6f      	ldr	r2, [pc, #444]	; (2060 <STACK_SIZE+0x60>)
    1ea2:	18d3      	adds	r3, r2, r3
    1ea4:	8c1b      	ldrh	r3, [r3, #32]
    1ea6:	469a      	mov	sl, r3
					y_blue = 4095; // max blue
    1ea8:	4b6f      	ldr	r3, [pc, #444]	; (2068 <STACK_SIZE+0x68>)
					y_green = 4095; // max green
    1eaa:	001a      	movs	r2, r3
    1eac:	e09d      	b.n	1fea <main+0xd8e>
				else if (high_val <= 820) // cyan to green
    1eae:	21cd      	movs	r1, #205	; 0xcd
    1eb0:	0089      	lsls	r1, r1, #2
    1eb2:	428f      	cmp	r7, r1
    1eb4:	d80b      	bhi.n	1ece <main+0xc72>
					middle_green = xy_fade_up[820 - high_val]; // fade green up
    1eb6:	0400      	lsls	r0, r0, #16
    1eb8:	0c00      	lsrs	r0, r0, #16
    1eba:	1a08      	subs	r0, r1, r0
    1ebc:	0040      	lsls	r0, r0, #1
    1ebe:	4f68      	ldr	r7, [pc, #416]	; (2060 <STACK_SIZE+0x60>)
    1ec0:	1838      	adds	r0, r7, r0
    1ec2:	8c01      	ldrh	r1, [r0, #32]
    1ec4:	9102      	str	r1, [sp, #8]
					middle_blue = xy_fade_up[820 - high_val]; // fade blue up
    1ec6:	9103      	str	r1, [sp, #12]
					middle_red = 0;
    1ec8:	2100      	movs	r1, #0
    1eca:	9101      	str	r1, [sp, #4]
    1ecc:	e0a7      	b.n	201e <STACK_SIZE+0x1e>
				else if (high_val <= 1230) // green to red
    1ece:	496d      	ldr	r1, [pc, #436]	; (2084 <STACK_SIZE+0x84>)
    1ed0:	428f      	cmp	r7, r1
    1ed2:	d80f      	bhi.n	1ef4 <main+0xc98>
					middle_green = xy_fade_up[1230 - high_val]; // fade green up
    1ed4:	0400      	lsls	r0, r0, #16
    1ed6:	0c00      	lsrs	r0, r0, #16
    1ed8:	1a08      	subs	r0, r1, r0
    1eda:	0040      	lsls	r0, r0, #1
    1edc:	4f60      	ldr	r7, [pc, #384]	; (2060 <STACK_SIZE+0x60>)
    1ede:	183f      	adds	r7, r7, r0
    1ee0:	8c39      	ldrh	r1, [r7, #32]
    1ee2:	9102      	str	r1, [sp, #8]
					middle_red = xy_fade_down[1230 - high_val]; // fade red down
    1ee4:	4f63      	ldr	r7, [pc, #396]	; (2074 <STACK_SIZE+0x74>)
    1ee6:	1838      	adds	r0, r7, r0
    1ee8:	2754      	movs	r7, #84	; 0x54
    1eea:	5bc1      	ldrh	r1, [r0, r7]
    1eec:	9101      	str	r1, [sp, #4]
					middle_blue = 0;
    1eee:	2100      	movs	r1, #0
    1ef0:	9103      	str	r1, [sp, #12]
    1ef2:	e094      	b.n	201e <STACK_SIZE+0x1e>
				else if (high_val <= 1640) // red to blue
    1ef4:	21cd      	movs	r1, #205	; 0xcd
    1ef6:	00c9      	lsls	r1, r1, #3
    1ef8:	428f      	cmp	r7, r1
    1efa:	d810      	bhi.n	1f1e <main+0xcc2>
					middle_red = xy_fade_up[1640 - high_val];
    1efc:	0400      	lsls	r0, r0, #16
    1efe:	0c00      	lsrs	r0, r0, #16
    1f00:	1a08      	subs	r0, r1, r0
    1f02:	0040      	lsls	r0, r0, #1
    1f04:	4f56      	ldr	r7, [pc, #344]	; (2060 <STACK_SIZE+0x60>)
    1f06:	183f      	adds	r7, r7, r0
    1f08:	8c39      	ldrh	r1, [r7, #32]
    1f0a:	9101      	str	r1, [sp, #4]
					middle_blue = xy_fade_down[1640 - high_val];
    1f0c:	4959      	ldr	r1, [pc, #356]	; (2074 <STACK_SIZE+0x74>)
    1f0e:	468c      	mov	ip, r1
    1f10:	4460      	add	r0, ip
    1f12:	2154      	movs	r1, #84	; 0x54
    1f14:	5a41      	ldrh	r1, [r0, r1]
    1f16:	9103      	str	r1, [sp, #12]
					middle_green = 0;
    1f18:	2100      	movs	r1, #0
    1f1a:	9102      	str	r1, [sp, #8]
    1f1c:	e07f      	b.n	201e <STACK_SIZE+0x1e>
					middle_blue = xy_fade_up[2047 - high_val];
    1f1e:	0400      	lsls	r0, r0, #16
    1f20:	0c00      	lsrs	r0, r0, #16
    1f22:	4f59      	ldr	r7, [pc, #356]	; (2088 <STACK_SIZE+0x88>)
    1f24:	1a38      	subs	r0, r7, r0
    1f26:	0040      	lsls	r0, r0, #1
    1f28:	4f4d      	ldr	r7, [pc, #308]	; (2060 <STACK_SIZE+0x60>)
    1f2a:	1838      	adds	r0, r7, r0
    1f2c:	8c01      	ldrh	r1, [r0, #32]
    1f2e:	9103      	str	r1, [sp, #12]
					middle_green = 0;
    1f30:	2100      	movs	r1, #0
    1f32:	9102      	str	r1, [sp, #8]
					middle_red = 0;
    1f34:	9101      	str	r1, [sp, #4]
    1f36:	e072      	b.n	201e <STACK_SIZE+0x1e>
				else if (accel_y < 0)
    1f38:	2d00      	cmp	r5, #0
    1f3a:	da76      	bge.n	202a <STACK_SIZE+0x2a>
					led_write(2, y_red, y_green, y_blue);
    1f3c:	4651      	mov	r1, sl
    1f3e:	2002      	movs	r0, #2
    1f40:	4f52      	ldr	r7, [pc, #328]	; (208c <STACK_SIZE+0x8c>)
    1f42:	47b8      	blx	r7
    1f44:	e071      	b.n	202a <STACK_SIZE+0x2a>
					led_write(1, x_red, x_green, x_blue);
    1f46:	465b      	mov	r3, fp
    1f48:	9a04      	ldr	r2, [sp, #16]
    1f4a:	4641      	mov	r1, r8
    1f4c:	2001      	movs	r0, #1
    1f4e:	4f4f      	ldr	r7, [pc, #316]	; (208c <STACK_SIZE+0x8c>)
    1f50:	47b8      	blx	r7
				led_write(5, middle_red, middle_green, middle_blue);
    1f52:	9b03      	ldr	r3, [sp, #12]
    1f54:	9a02      	ldr	r2, [sp, #8]
    1f56:	9901      	ldr	r1, [sp, #4]
    1f58:	2005      	movs	r0, #5
    1f5a:	4f4c      	ldr	r7, [pc, #304]	; (208c <STACK_SIZE+0x8c>)
    1f5c:	47b8      	blx	r7
				spi_write();
    1f5e:	4b4c      	ldr	r3, [pc, #304]	; (2090 <STACK_SIZE+0x90>)
    1f60:	4798      	blx	r3
		while (mode == 3)
    1f62:	4b4c      	ldr	r3, [pc, #304]	; (2094 <STACK_SIZE+0x94>)
    1f64:	791b      	ldrb	r3, [r3, #4]
    1f66:	2b03      	cmp	r3, #3
    1f68:	d169      	bne.n	203e <STACK_SIZE+0x3e>
			if ((millis - old_millis) > 20) // button debounce
    1f6a:	4b4a      	ldr	r3, [pc, #296]	; (2094 <STACK_SIZE+0x94>)
    1f6c:	681b      	ldr	r3, [r3, #0]
    1f6e:	1b9b      	subs	r3, r3, r6
    1f70:	2b14      	cmp	r3, #20
    1f72:	d900      	bls.n	1f76 <main+0xd1a>
    1f74:	e642      	b.n	1bfc <main+0x9a0>
			if (counter_flagGet())
    1f76:	4b48      	ldr	r3, [pc, #288]	; (2098 <STACK_SIZE+0x98>)
    1f78:	4798      	blx	r3
    1f7a:	2800      	cmp	r0, #0
    1f7c:	d0f1      	beq.n	1f62 <main+0xd06>
				counter_flagSet(0); // clear flag
    1f7e:	2000      	movs	r0, #0
    1f80:	4b46      	ldr	r3, [pc, #280]	; (209c <STACK_SIZE+0x9c>)
    1f82:	4798      	blx	r3
				led_writeAll(0, 0, 0); // turn off all LEDs
    1f84:	2200      	movs	r2, #0
    1f86:	2100      	movs	r1, #0
    1f88:	2000      	movs	r0, #0
    1f8a:	4b45      	ldr	r3, [pc, #276]	; (20a0 <STACK_SIZE+0xa0>)
    1f8c:	4798      	blx	r3
				if ((millis - accel_millis) > 2)
    1f8e:	4b41      	ldr	r3, [pc, #260]	; (2094 <STACK_SIZE+0x94>)
    1f90:	681b      	ldr	r3, [r3, #0]
    1f92:	9a05      	ldr	r2, [sp, #20]
    1f94:	1a9b      	subs	r3, r3, r2
    1f96:	2b02      	cmp	r3, #2
    1f98:	d900      	bls.n	1f9c <main+0xd40>
    1f9a:	e67e      	b.n	1c9a <main+0xa3e>
				if (abs(accel_x) < 410) // off to blue
    1f9c:	b2a2      	uxth	r2, r4
    1f9e:	0013      	movs	r3, r2
    1fa0:	339a      	adds	r3, #154	; 0x9a
    1fa2:	33ff      	adds	r3, #255	; 0xff
    1fa4:	493f      	ldr	r1, [pc, #252]	; (20a4 <STACK_SIZE+0xa4>)
    1fa6:	b29b      	uxth	r3, r3
    1fa8:	428b      	cmp	r3, r1
    1faa:	d900      	bls.n	1fae <main+0xd52>
    1fac:	e695      	b.n	1cda <main+0xa7e>
					x_blue = xy_fade_up[abs(accel_x)]; // fade blue up
    1fae:	17e3      	asrs	r3, r4, #31
    1fb0:	18e2      	adds	r2, r4, r3
    1fb2:	405a      	eors	r2, r3
    1fb4:	0052      	lsls	r2, r2, #1
    1fb6:	4b2a      	ldr	r3, [pc, #168]	; (2060 <STACK_SIZE+0x60>)
    1fb8:	189b      	adds	r3, r3, r2
    1fba:	8c1b      	ldrh	r3, [r3, #32]
    1fbc:	469b      	mov	fp, r3
					x_green = 0;
    1fbe:	2300      	movs	r3, #0
    1fc0:	9304      	str	r3, [sp, #16]
					x_red = 0;
    1fc2:	4698      	mov	r8, r3
				if (abs(accel_y) < 410) // off to blue
    1fc4:	b2aa      	uxth	r2, r5
    1fc6:	0013      	movs	r3, r2
    1fc8:	339a      	adds	r3, #154	; 0x9a
    1fca:	33ff      	adds	r3, #255	; 0xff
    1fcc:	4935      	ldr	r1, [pc, #212]	; (20a4 <STACK_SIZE+0xa4>)
    1fce:	b29b      	uxth	r3, r3
    1fd0:	428b      	cmp	r3, r1
    1fd2:	d900      	bls.n	1fd6 <main+0xd7a>
    1fd4:	e71b      	b.n	1e0e <main+0xbb2>
					y_blue = xy_fade_up[abs(accel_y)]; // fade blue up
    1fd6:	17eb      	asrs	r3, r5, #31
    1fd8:	18ea      	adds	r2, r5, r3
    1fda:	405a      	eors	r2, r3
    1fdc:	0052      	lsls	r2, r2, #1
    1fde:	4b20      	ldr	r3, [pc, #128]	; (2060 <STACK_SIZE+0x60>)
    1fe0:	189b      	adds	r3, r3, r2
    1fe2:	8c1b      	ldrh	r3, [r3, #32]
					y_green = 0;
    1fe4:	2200      	movs	r2, #0
					y_red = 0;
    1fe6:	2100      	movs	r1, #0
    1fe8:	468a      	mov	sl, r1
				uint16_t high_val = (abs(accel_x) > abs(accel_y))? abs(accel_x) : abs(accel_y); // get higher value between x and y
    1fea:	17e1      	asrs	r1, r4, #31
    1fec:	1867      	adds	r7, r4, r1
    1fee:	404f      	eors	r7, r1
    1ff0:	17e9      	asrs	r1, r5, #31
    1ff2:	1868      	adds	r0, r5, r1
    1ff4:	4048      	eors	r0, r1
    1ff6:	42b8      	cmp	r0, r7
    1ff8:	da00      	bge.n	1ffc <main+0xda0>
    1ffa:	0038      	movs	r0, r7
    1ffc:	b287      	uxth	r7, r0
				if (high_val <= 410) // white to cyan
    1ffe:	21cd      	movs	r1, #205	; 0xcd
    2000:	0049      	lsls	r1, r1, #1
    2002:	428f      	cmp	r7, r1
    2004:	d900      	bls.n	2008 <STACK_SIZE+0x8>
    2006:	e752      	b.n	1eae <main+0xc52>
					middle_red = xy_fade_up[410 - high_val]; // fade red up
    2008:	0400      	lsls	r0, r0, #16
    200a:	0c00      	lsrs	r0, r0, #16
    200c:	1a08      	subs	r0, r1, r0
    200e:	0040      	lsls	r0, r0, #1
    2010:	4f13      	ldr	r7, [pc, #76]	; (2060 <STACK_SIZE+0x60>)
    2012:	1838      	adds	r0, r7, r0
    2014:	8c01      	ldrh	r1, [r0, #32]
    2016:	9101      	str	r1, [sp, #4]
					middle_blue = 4095; // max blue
    2018:	4913      	ldr	r1, [pc, #76]	; (2068 <STACK_SIZE+0x68>)
    201a:	9103      	str	r1, [sp, #12]
					middle_green = 4095; // max green
    201c:	9102      	str	r1, [sp, #8]
				if (accel_y > 0)
    201e:	2d00      	cmp	r5, #0
    2020:	dd8a      	ble.n	1f38 <main+0xcdc>
					led_write(4, y_red, y_green, y_blue);
    2022:	4651      	mov	r1, sl
    2024:	2004      	movs	r0, #4
    2026:	4f19      	ldr	r7, [pc, #100]	; (208c <STACK_SIZE+0x8c>)
    2028:	47b8      	blx	r7
				if (accel_x < 0)
    202a:	2c00      	cmp	r4, #0
    202c:	db8b      	blt.n	1f46 <main+0xcea>
				else if (accel_x > 0)
    202e:	dd90      	ble.n	1f52 <main+0xcf6>
					led_write(3, x_red, x_green, x_blue);
    2030:	465b      	mov	r3, fp
    2032:	9a04      	ldr	r2, [sp, #16]
    2034:	4641      	mov	r1, r8
    2036:	2003      	movs	r0, #3
    2038:	4f14      	ldr	r7, [pc, #80]	; (208c <STACK_SIZE+0x8c>)
    203a:	47b8      	blx	r7
    203c:	e789      	b.n	1f52 <main+0xcf6>
    203e:	46a2      	mov	sl, r4
    2040:	46a8      	mov	r8, r5
		while (mode == 0)
    2042:	4b14      	ldr	r3, [pc, #80]	; (2094 <STACK_SIZE+0x94>)
    2044:	791b      	ldrb	r3, [r3, #4]
    2046:	2b00      	cmp	r3, #0
    2048:	d101      	bne.n	204e <STACK_SIZE+0x4e>
    204a:	f7ff f946 	bl	12da <main+0x7e>
			if ((millis - old_millis) > 20)
    204e:	4d11      	ldr	r5, [pc, #68]	; (2094 <STACK_SIZE+0x94>)
    2050:	f7ff fa7d 	bl	154e <main+0x2f2>
    2054:	00000667 	.word	0x00000667
    2058:	00000cce 	.word	0x00000cce
    205c:	fffffb32 	.word	0xfffffb32
    2060:	00003320 	.word	0x00003320
    2064:	fffff998 	.word	0xfffff998
    2068:	00000fff 	.word	0x00000fff
    206c:	00000666 	.word	0x00000666
    2070:	00000333 	.word	0x00000333
    2074:	00003620 	.word	0x00003620
    2078:	000004cd 	.word	0x000004cd
    207c:	0000099a 	.word	0x0000099a
    2080:	fffffccc 	.word	0xfffffccc
    2084:	000004ce 	.word	0x000004ce
    2088:	000007ff 	.word	0x000007ff
    208c:	00001171 	.word	0x00001171
    2090:	000021f5 	.word	0x000021f5
    2094:	200005a8 	.word	0x200005a8
    2098:	00000cbd 	.word	0x00000cbd
    209c:	00000cc9 	.word	0x00000cc9
    20a0:	000011c9 	.word	0x000011c9
    20a4:	00000332 	.word	0x00000332

000020a8 <SysTick_Handler>:
//     | .__/ |  \ .__/
//
//-----------------------------------------------------------------------------
void SysTick_Handler ()
{
	millis++;
    20a8:	4a02      	ldr	r2, [pc, #8]	; (20b4 <SysTick_Handler+0xc>)
    20aa:	6813      	ldr	r3, [r2, #0]
    20ac:	3301      	adds	r3, #1
    20ae:	6013      	str	r3, [r2, #0]
    20b0:	4770      	bx	lr
    20b2:	46c0      	nop			; (mov r8, r8)
    20b4:	200005a8 	.word	0x200005a8

000020b8 <spi_init>:
    20b8:	b570      	push	{r4, r5, r6, lr}
    20ba:	4b3b      	ldr	r3, [pc, #236]	; (21a8 <spi_init+0xf0>)
    20bc:	20b5      	movs	r0, #181	; 0xb5
    20be:	5c19      	ldrb	r1, [r3, r0]
    20c0:	260f      	movs	r6, #15
    20c2:	43b1      	bics	r1, r6
    20c4:	2503      	movs	r5, #3
    20c6:	4329      	orrs	r1, r5
    20c8:	5419      	strb	r1, [r3, r0]
    20ca:	22ca      	movs	r2, #202	; 0xca
    20cc:	5c9c      	ldrb	r4, [r3, r2]
    20ce:	2101      	movs	r1, #1
    20d0:	430c      	orrs	r4, r1
    20d2:	549c      	strb	r4, [r3, r2]
    20d4:	2436      	movs	r4, #54	; 0x36
    20d6:	5d1a      	ldrb	r2, [r3, r4]
    20d8:	43b2      	bics	r2, r6
    20da:	432a      	orrs	r2, r5
    20dc:	551a      	strb	r2, [r3, r4]
    20de:	3416      	adds	r4, #22
    20e0:	5d1a      	ldrb	r2, [r3, r4]
    20e2:	430a      	orrs	r2, r1
    20e4:	551a      	strb	r2, [r3, r4]
    20e6:	5c1c      	ldrb	r4, [r3, r0]
    20e8:	220f      	movs	r2, #15
    20ea:	4022      	ands	r2, r4
    20ec:	2430      	movs	r4, #48	; 0x30
    20ee:	4322      	orrs	r2, r4
    20f0:	541a      	strb	r2, [r3, r0]
    20f2:	3016      	adds	r0, #22
    20f4:	5c1a      	ldrb	r2, [r3, r0]
    20f6:	430a      	orrs	r2, r1
    20f8:	541a      	strb	r2, [r3, r0]
    20fa:	4a2c      	ldr	r2, [pc, #176]	; (21ac <spi_init+0xf4>)
    20fc:	6813      	ldr	r3, [r2, #0]
    20fe:	2102      	movs	r1, #2
    2100:	438b      	bics	r3, r1
    2102:	6013      	str	r3, [r2, #0]
    2104:	69d3      	ldr	r3, [r2, #28]
    2106:	079b      	lsls	r3, r3, #30
    2108:	d4fc      	bmi.n	2104 <spi_init+0x4c>
    210a:	4a29      	ldr	r2, [pc, #164]	; (21b0 <spi_init+0xf8>)
    210c:	6a13      	ldr	r3, [r2, #32]
    210e:	2140      	movs	r1, #64	; 0x40
    2110:	430b      	orrs	r3, r1
    2112:	6213      	str	r3, [r2, #32]
    2114:	4a27      	ldr	r2, [pc, #156]	; (21b4 <spi_init+0xfc>)
    2116:	4b28      	ldr	r3, [pc, #160]	; (21b8 <spi_init+0x100>)
    2118:	805a      	strh	r2, [r3, #2]
    211a:	001a      	movs	r2, r3
    211c:	7853      	ldrb	r3, [r2, #1]
    211e:	b25b      	sxtb	r3, r3
    2120:	2b00      	cmp	r3, #0
    2122:	dbfb      	blt.n	211c <spi_init+0x64>
    2124:	4a21      	ldr	r2, [pc, #132]	; (21ac <spi_init+0xf4>)
    2126:	6813      	ldr	r3, [r2, #0]
    2128:	2101      	movs	r1, #1
    212a:	430b      	orrs	r3, r1
    212c:	6013      	str	r3, [r2, #0]
    212e:	6813      	ldr	r3, [r2, #0]
    2130:	07db      	lsls	r3, r3, #31
    2132:	d4fc      	bmi.n	212e <spi_init+0x76>
    2134:	69d3      	ldr	r3, [r2, #28]
    2136:	07db      	lsls	r3, r3, #31
    2138:	d4f9      	bmi.n	212e <spi_init+0x76>
    213a:	4b1c      	ldr	r3, [pc, #112]	; (21ac <spi_init+0xf4>)
    213c:	681a      	ldr	r2, [r3, #0]
    213e:	491f      	ldr	r1, [pc, #124]	; (21bc <spi_init+0x104>)
    2140:	400a      	ands	r2, r1
    2142:	601a      	str	r2, [r3, #0]
    2144:	681a      	ldr	r2, [r3, #0]
    2146:	491e      	ldr	r1, [pc, #120]	; (21c0 <spi_init+0x108>)
    2148:	4011      	ands	r1, r2
    214a:	2280      	movs	r2, #128	; 0x80
    214c:	0252      	lsls	r2, r2, #9
    214e:	430a      	orrs	r2, r1
    2150:	601a      	str	r2, [r3, #0]
    2152:	681a      	ldr	r2, [r3, #0]
    2154:	491b      	ldr	r1, [pc, #108]	; (21c4 <spi_init+0x10c>)
    2156:	400a      	ands	r2, r1
    2158:	601a      	str	r2, [r3, #0]
    215a:	681a      	ldr	r2, [r3, #0]
    215c:	491a      	ldr	r1, [pc, #104]	; (21c8 <spi_init+0x110>)
    215e:	400a      	ands	r2, r1
    2160:	601a      	str	r2, [r3, #0]
    2162:	681a      	ldr	r2, [r3, #0]
    2164:	4919      	ldr	r1, [pc, #100]	; (21cc <spi_init+0x114>)
    2166:	400a      	ands	r2, r1
    2168:	601a      	str	r2, [r3, #0]
    216a:	681a      	ldr	r2, [r3, #0]
    216c:	211c      	movs	r1, #28
    216e:	438a      	bics	r2, r1
    2170:	3910      	subs	r1, #16
    2172:	430a      	orrs	r2, r1
    2174:	601a      	str	r2, [r3, #0]
    2176:	6859      	ldr	r1, [r3, #4]
    2178:	2280      	movs	r2, #128	; 0x80
    217a:	0292      	lsls	r2, r2, #10
    217c:	430a      	orrs	r2, r1
    217e:	605a      	str	r2, [r3, #4]
    2180:	001a      	movs	r2, r3
    2182:	69d3      	ldr	r3, [r2, #28]
    2184:	075b      	lsls	r3, r3, #29
    2186:	d4fc      	bmi.n	2182 <spi_init+0xca>
    2188:	4b08      	ldr	r3, [pc, #32]	; (21ac <spi_init+0xf4>)
    218a:	220b      	movs	r2, #11
    218c:	731a      	strb	r2, [r3, #12]
    218e:	681a      	ldr	r2, [r3, #0]
    2190:	2102      	movs	r1, #2
    2192:	430a      	orrs	r2, r1
    2194:	601a      	str	r2, [r3, #0]
    2196:	001a      	movs	r2, r3
    2198:	69d3      	ldr	r3, [r2, #28]
    219a:	079b      	lsls	r3, r3, #30
    219c:	d4fc      	bmi.n	2198 <spi_init+0xe0>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    219e:	2280      	movs	r2, #128	; 0x80
    21a0:	0192      	lsls	r2, r2, #6
    21a2:	4b0b      	ldr	r3, [pc, #44]	; (21d0 <spi_init+0x118>)
    21a4:	601a      	str	r2, [r3, #0]
    21a6:	bd70      	pop	{r4, r5, r6, pc}
    21a8:	41004400 	.word	0x41004400
    21ac:	42001800 	.word	0x42001800
    21b0:	40000400 	.word	0x40000400
    21b4:	00004018 	.word	0x00004018
    21b8:	40000c00 	.word	0x40000c00
    21bc:	ffcfffff 	.word	0xffcfffff
    21c0:	fffcffff 	.word	0xfffcffff
    21c4:	bfffffff 	.word	0xbfffffff
    21c8:	dfffffff 	.word	0xdfffffff
    21cc:	efffffff 	.word	0xefffffff
    21d0:	e000e100 	.word	0xe000e100

000021d4 <spi_lock>:
  __ASM volatile ("cpsid i" : : : "memory");
    21d4:	b672      	cpsid	i
    21d6:	4b06      	ldr	r3, [pc, #24]	; (21f0 <spi_lock+0x1c>)
    21d8:	781b      	ldrb	r3, [r3, #0]
    21da:	2b00      	cmp	r3, #0
    21dc:	d105      	bne.n	21ea <spi_lock+0x16>
    21de:	2201      	movs	r2, #1
    21e0:	4b03      	ldr	r3, [pc, #12]	; (21f0 <spi_lock+0x1c>)
    21e2:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
    21e4:	b662      	cpsie	i
    21e6:	2001      	movs	r0, #1
    21e8:	4770      	bx	lr
    21ea:	b662      	cpsie	i
    21ec:	2000      	movs	r0, #0
    21ee:	e7fb      	b.n	21e8 <spi_lock+0x14>
    21f0:	200005b3 	.word	0x200005b3

000021f4 <spi_write>:
    21f4:	b510      	push	{r4, lr}
    21f6:	4b06      	ldr	r3, [pc, #24]	; (2210 <spi_write+0x1c>)
    21f8:	4798      	blx	r3
    21fa:	2800      	cmp	r0, #0
    21fc:	d007      	beq.n	220e <spi_write+0x1a>
    21fe:	2201      	movs	r2, #1
    2200:	4b04      	ldr	r3, [pc, #16]	; (2214 <spi_write+0x20>)
    2202:	701a      	strb	r2, [r3, #0]
    2204:	4b04      	ldr	r3, [pc, #16]	; (2218 <spi_write+0x24>)
    2206:	7819      	ldrb	r1, [r3, #0]
    2208:	4b04      	ldr	r3, [pc, #16]	; (221c <spi_write+0x28>)
    220a:	6299      	str	r1, [r3, #40]	; 0x28
    220c:	759a      	strb	r2, [r3, #22]
    220e:	bd10      	pop	{r4, pc}
    2210:	000021d5 	.word	0x000021d5
    2214:	20000006 	.word	0x20000006
    2218:	20000590 	.word	0x20000590
    221c:	42001800 	.word	0x42001800

00002220 <spi_write_completed>:
    2220:	4b03      	ldr	r3, [pc, #12]	; (2230 <spi_write_completed+0x10>)
    2222:	7858      	ldrb	r0, [r3, #1]
    2224:	b2c0      	uxtb	r0, r0
    2226:	2800      	cmp	r0, #0
    2228:	d001      	beq.n	222e <spi_write_completed+0xe>
    222a:	2200      	movs	r2, #0
    222c:	705a      	strb	r2, [r3, #1]
    222e:	4770      	bx	lr
    2230:	200005b3 	.word	0x200005b3

00002234 <SERCOM4_Handler>:
    2234:	4b16      	ldr	r3, [pc, #88]	; (2290 <SERCOM4_Handler+0x5c>)
    2236:	7e1b      	ldrb	r3, [r3, #24]
    2238:	07db      	lsls	r3, r3, #31
    223a:	d511      	bpl.n	2260 <SERCOM4_Handler+0x2c>
    223c:	4b15      	ldr	r3, [pc, #84]	; (2294 <SERCOM4_Handler+0x60>)
    223e:	781b      	ldrb	r3, [r3, #0]
    2240:	b2db      	uxtb	r3, r3
    2242:	2b17      	cmp	r3, #23
    2244:	d811      	bhi.n	226a <SERCOM4_Handler+0x36>
    2246:	4913      	ldr	r1, [pc, #76]	; (2294 <SERCOM4_Handler+0x60>)
    2248:	780b      	ldrb	r3, [r1, #0]
    224a:	b2db      	uxtb	r3, r3
    224c:	1c5a      	adds	r2, r3, #1
    224e:	b2d2      	uxtb	r2, r2
    2250:	700a      	strb	r2, [r1, #0]
    2252:	4a11      	ldr	r2, [pc, #68]	; (2298 <SERCOM4_Handler+0x64>)
    2254:	5cd2      	ldrb	r2, [r2, r3]
    2256:	4b0e      	ldr	r3, [pc, #56]	; (2290 <SERCOM4_Handler+0x5c>)
    2258:	629a      	str	r2, [r3, #40]	; 0x28
    225a:	2201      	movs	r2, #1
    225c:	4b0c      	ldr	r3, [pc, #48]	; (2290 <SERCOM4_Handler+0x5c>)
    225e:	761a      	strb	r2, [r3, #24]
    2260:	4b0b      	ldr	r3, [pc, #44]	; (2290 <SERCOM4_Handler+0x5c>)
    2262:	7e1b      	ldrb	r3, [r3, #24]
    2264:	079b      	lsls	r3, r3, #30
    2266:	d406      	bmi.n	2276 <SERCOM4_Handler+0x42>
    2268:	4770      	bx	lr
    226a:	4b09      	ldr	r3, [pc, #36]	; (2290 <SERCOM4_Handler+0x5c>)
    226c:	2201      	movs	r2, #1
    226e:	751a      	strb	r2, [r3, #20]
    2270:	3201      	adds	r2, #1
    2272:	759a      	strb	r2, [r3, #22]
    2274:	e7f1      	b.n	225a <SERCOM4_Handler+0x26>
    2276:	4b06      	ldr	r3, [pc, #24]	; (2290 <SERCOM4_Handler+0x5c>)
    2278:	2202      	movs	r2, #2
    227a:	761a      	strb	r2, [r3, #24]
    227c:	751a      	strb	r2, [r3, #20]
    227e:	3a01      	subs	r2, #1
    2280:	4b04      	ldr	r3, [pc, #16]	; (2294 <SERCOM4_Handler+0x60>)
    2282:	701a      	strb	r2, [r3, #0]
    2284:	4b05      	ldr	r3, [pc, #20]	; (229c <SERCOM4_Handler+0x68>)
    2286:	705a      	strb	r2, [r3, #1]
    2288:	2200      	movs	r2, #0
    228a:	701a      	strb	r2, [r3, #0]
    228c:	e7ec      	b.n	2268 <SERCOM4_Handler+0x34>
    228e:	46c0      	nop			; (mov r8, r8)
    2290:	42001800 	.word	0x42001800
    2294:	20000006 	.word	0x20000006
    2298:	20000590 	.word	0x20000590
    229c:	200005b3 	.word	0x200005b3

000022a0 <timer_set_period>:
    22a0:	4b0e      	ldr	r3, [pc, #56]	; (22dc <timer_set_period+0x3c>)
    22a2:	66d8      	str	r0, [r3, #108]	; 0x6c
    22a4:	01c0      	lsls	r0, r0, #7
    22a6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    22a8:	0a00      	lsrs	r0, r0, #8
    22aa:	0e12      	lsrs	r2, r2, #24
    22ac:	0612      	lsls	r2, r2, #24
    22ae:	4302      	orrs	r2, r0
    22b0:	671a      	str	r2, [r3, #112]	; 0x70
    22b2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
    22b4:	0e12      	lsrs	r2, r2, #24
    22b6:	0612      	lsls	r2, r2, #24
    22b8:	4302      	orrs	r2, r0
    22ba:	675a      	str	r2, [r3, #116]	; 0x74
    22bc:	6f9a      	ldr	r2, [r3, #120]	; 0x78
    22be:	0e12      	lsrs	r2, r2, #24
    22c0:	0612      	lsls	r2, r2, #24
    22c2:	4302      	orrs	r2, r0
    22c4:	679a      	str	r2, [r3, #120]	; 0x78
    22c6:	6fda      	ldr	r2, [r3, #124]	; 0x7c
    22c8:	0e12      	lsrs	r2, r2, #24
    22ca:	0612      	lsls	r2, r2, #24
    22cc:	4310      	orrs	r0, r2
    22ce:	67d8      	str	r0, [r3, #124]	; 0x7c
    22d0:	001a      	movs	r2, r3
    22d2:	6893      	ldr	r3, [r2, #8]
    22d4:	031b      	lsls	r3, r3, #12
    22d6:	d4fc      	bmi.n	22d2 <timer_set_period+0x32>
    22d8:	4770      	bx	lr
    22da:	46c0      	nop			; (mov r8, r8)
    22dc:	42002000 	.word	0x42002000

000022e0 <timer_init>:
    22e0:	b510      	push	{r4, lr}
    22e2:	4a1b      	ldr	r2, [pc, #108]	; (2350 <timer_init+0x70>)
    22e4:	6a11      	ldr	r1, [r2, #32]
    22e6:	2380      	movs	r3, #128	; 0x80
    22e8:	005b      	lsls	r3, r3, #1
    22ea:	430b      	orrs	r3, r1
    22ec:	6213      	str	r3, [r2, #32]
    22ee:	4a19      	ldr	r2, [pc, #100]	; (2354 <timer_init+0x74>)
    22f0:	4b19      	ldr	r3, [pc, #100]	; (2358 <timer_init+0x78>)
    22f2:	805a      	strh	r2, [r3, #2]
    22f4:	001a      	movs	r2, r3
    22f6:	7853      	ldrb	r3, [r2, #1]
    22f8:	b25b      	sxtb	r3, r3
    22fa:	2b00      	cmp	r3, #0
    22fc:	dbfb      	blt.n	22f6 <timer_init+0x16>
    22fe:	4a17      	ldr	r2, [pc, #92]	; (235c <timer_init+0x7c>)
    2300:	6813      	ldr	r3, [r2, #0]
    2302:	2102      	movs	r1, #2
    2304:	438b      	bics	r3, r1
    2306:	6013      	str	r3, [r2, #0]
    2308:	4915      	ldr	r1, [pc, #84]	; (2360 <timer_init+0x80>)
    230a:	204f      	movs	r0, #79	; 0x4f
    230c:	5c0b      	ldrb	r3, [r1, r0]
    230e:	2401      	movs	r4, #1
    2310:	4323      	orrs	r3, r4
    2312:	540b      	strb	r3, [r1, r0]
    2314:	3818      	subs	r0, #24
    2316:	5c0c      	ldrb	r4, [r1, r0]
    2318:	230f      	movs	r3, #15
    231a:	4023      	ands	r3, r4
    231c:	2450      	movs	r4, #80	; 0x50
    231e:	4323      	orrs	r3, r4
    2320:	540b      	strb	r3, [r1, r0]
    2322:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
    2324:	2107      	movs	r1, #7
    2326:	438b      	bics	r3, r1
    2328:	3906      	subs	r1, #6
    232a:	430b      	orrs	r3, r1
    232c:	63d3      	str	r3, [r2, #60]	; 0x3c
    232e:	6893      	ldr	r3, [r2, #8]
    2330:	065b      	lsls	r3, r3, #25
    2332:	d4fc      	bmi.n	232e <timer_init+0x4e>
    2334:	20c8      	movs	r0, #200	; 0xc8
    2336:	4b0b      	ldr	r3, [pc, #44]	; (2364 <timer_init+0x84>)
    2338:	4798      	blx	r3
    233a:	4b08      	ldr	r3, [pc, #32]	; (235c <timer_init+0x7c>)
    233c:	681a      	ldr	r2, [r3, #0]
    233e:	490a      	ldr	r1, [pc, #40]	; (2368 <timer_init+0x88>)
    2340:	400a      	ands	r2, r1
    2342:	601a      	str	r2, [r3, #0]
    2344:	6a19      	ldr	r1, [r3, #32]
    2346:	2280      	movs	r2, #128	; 0x80
    2348:	0452      	lsls	r2, r2, #17
    234a:	430a      	orrs	r2, r1
    234c:	621a      	str	r2, [r3, #32]
    234e:	bd10      	pop	{r4, pc}
    2350:	40000400 	.word	0x40000400
    2354:	0000401a 	.word	0x0000401a
    2358:	40000c00 	.word	0x40000c00
    235c:	42002000 	.word	0x42002000
    2360:	41004400 	.word	0x41004400
    2364:	000022a1 	.word	0x000022a1
    2368:	fffff8ff 	.word	0xfffff8ff

0000236c <timer_enable>:
    236c:	4a02      	ldr	r2, [pc, #8]	; (2378 <timer_enable+0xc>)
    236e:	6813      	ldr	r3, [r2, #0]
    2370:	2102      	movs	r1, #2
    2372:	430b      	orrs	r3, r1
    2374:	6013      	str	r3, [r2, #0]
    2376:	4770      	bx	lr
    2378:	42002000 	.word	0x42002000

0000237c <__udivsi3>:
    237c:	2200      	movs	r2, #0
    237e:	0843      	lsrs	r3, r0, #1
    2380:	428b      	cmp	r3, r1
    2382:	d374      	bcc.n	246e <__udivsi3+0xf2>
    2384:	0903      	lsrs	r3, r0, #4
    2386:	428b      	cmp	r3, r1
    2388:	d35f      	bcc.n	244a <__udivsi3+0xce>
    238a:	0a03      	lsrs	r3, r0, #8
    238c:	428b      	cmp	r3, r1
    238e:	d344      	bcc.n	241a <__udivsi3+0x9e>
    2390:	0b03      	lsrs	r3, r0, #12
    2392:	428b      	cmp	r3, r1
    2394:	d328      	bcc.n	23e8 <__udivsi3+0x6c>
    2396:	0c03      	lsrs	r3, r0, #16
    2398:	428b      	cmp	r3, r1
    239a:	d30d      	bcc.n	23b8 <__udivsi3+0x3c>
    239c:	22ff      	movs	r2, #255	; 0xff
    239e:	0209      	lsls	r1, r1, #8
    23a0:	ba12      	rev	r2, r2
    23a2:	0c03      	lsrs	r3, r0, #16
    23a4:	428b      	cmp	r3, r1
    23a6:	d302      	bcc.n	23ae <__udivsi3+0x32>
    23a8:	1212      	asrs	r2, r2, #8
    23aa:	0209      	lsls	r1, r1, #8
    23ac:	d065      	beq.n	247a <__udivsi3+0xfe>
    23ae:	0b03      	lsrs	r3, r0, #12
    23b0:	428b      	cmp	r3, r1
    23b2:	d319      	bcc.n	23e8 <__udivsi3+0x6c>
    23b4:	e000      	b.n	23b8 <__udivsi3+0x3c>
    23b6:	0a09      	lsrs	r1, r1, #8
    23b8:	0bc3      	lsrs	r3, r0, #15
    23ba:	428b      	cmp	r3, r1
    23bc:	d301      	bcc.n	23c2 <__udivsi3+0x46>
    23be:	03cb      	lsls	r3, r1, #15
    23c0:	1ac0      	subs	r0, r0, r3
    23c2:	4152      	adcs	r2, r2
    23c4:	0b83      	lsrs	r3, r0, #14
    23c6:	428b      	cmp	r3, r1
    23c8:	d301      	bcc.n	23ce <__udivsi3+0x52>
    23ca:	038b      	lsls	r3, r1, #14
    23cc:	1ac0      	subs	r0, r0, r3
    23ce:	4152      	adcs	r2, r2
    23d0:	0b43      	lsrs	r3, r0, #13
    23d2:	428b      	cmp	r3, r1
    23d4:	d301      	bcc.n	23da <__udivsi3+0x5e>
    23d6:	034b      	lsls	r3, r1, #13
    23d8:	1ac0      	subs	r0, r0, r3
    23da:	4152      	adcs	r2, r2
    23dc:	0b03      	lsrs	r3, r0, #12
    23de:	428b      	cmp	r3, r1
    23e0:	d301      	bcc.n	23e6 <__udivsi3+0x6a>
    23e2:	030b      	lsls	r3, r1, #12
    23e4:	1ac0      	subs	r0, r0, r3
    23e6:	4152      	adcs	r2, r2
    23e8:	0ac3      	lsrs	r3, r0, #11
    23ea:	428b      	cmp	r3, r1
    23ec:	d301      	bcc.n	23f2 <__udivsi3+0x76>
    23ee:	02cb      	lsls	r3, r1, #11
    23f0:	1ac0      	subs	r0, r0, r3
    23f2:	4152      	adcs	r2, r2
    23f4:	0a83      	lsrs	r3, r0, #10
    23f6:	428b      	cmp	r3, r1
    23f8:	d301      	bcc.n	23fe <__udivsi3+0x82>
    23fa:	028b      	lsls	r3, r1, #10
    23fc:	1ac0      	subs	r0, r0, r3
    23fe:	4152      	adcs	r2, r2
    2400:	0a43      	lsrs	r3, r0, #9
    2402:	428b      	cmp	r3, r1
    2404:	d301      	bcc.n	240a <__udivsi3+0x8e>
    2406:	024b      	lsls	r3, r1, #9
    2408:	1ac0      	subs	r0, r0, r3
    240a:	4152      	adcs	r2, r2
    240c:	0a03      	lsrs	r3, r0, #8
    240e:	428b      	cmp	r3, r1
    2410:	d301      	bcc.n	2416 <__udivsi3+0x9a>
    2412:	020b      	lsls	r3, r1, #8
    2414:	1ac0      	subs	r0, r0, r3
    2416:	4152      	adcs	r2, r2
    2418:	d2cd      	bcs.n	23b6 <__udivsi3+0x3a>
    241a:	09c3      	lsrs	r3, r0, #7
    241c:	428b      	cmp	r3, r1
    241e:	d301      	bcc.n	2424 <__udivsi3+0xa8>
    2420:	01cb      	lsls	r3, r1, #7
    2422:	1ac0      	subs	r0, r0, r3
    2424:	4152      	adcs	r2, r2
    2426:	0983      	lsrs	r3, r0, #6
    2428:	428b      	cmp	r3, r1
    242a:	d301      	bcc.n	2430 <__udivsi3+0xb4>
    242c:	018b      	lsls	r3, r1, #6
    242e:	1ac0      	subs	r0, r0, r3
    2430:	4152      	adcs	r2, r2
    2432:	0943      	lsrs	r3, r0, #5
    2434:	428b      	cmp	r3, r1
    2436:	d301      	bcc.n	243c <__udivsi3+0xc0>
    2438:	014b      	lsls	r3, r1, #5
    243a:	1ac0      	subs	r0, r0, r3
    243c:	4152      	adcs	r2, r2
    243e:	0903      	lsrs	r3, r0, #4
    2440:	428b      	cmp	r3, r1
    2442:	d301      	bcc.n	2448 <__udivsi3+0xcc>
    2444:	010b      	lsls	r3, r1, #4
    2446:	1ac0      	subs	r0, r0, r3
    2448:	4152      	adcs	r2, r2
    244a:	08c3      	lsrs	r3, r0, #3
    244c:	428b      	cmp	r3, r1
    244e:	d301      	bcc.n	2454 <__udivsi3+0xd8>
    2450:	00cb      	lsls	r3, r1, #3
    2452:	1ac0      	subs	r0, r0, r3
    2454:	4152      	adcs	r2, r2
    2456:	0883      	lsrs	r3, r0, #2
    2458:	428b      	cmp	r3, r1
    245a:	d301      	bcc.n	2460 <__udivsi3+0xe4>
    245c:	008b      	lsls	r3, r1, #2
    245e:	1ac0      	subs	r0, r0, r3
    2460:	4152      	adcs	r2, r2
    2462:	0843      	lsrs	r3, r0, #1
    2464:	428b      	cmp	r3, r1
    2466:	d301      	bcc.n	246c <__udivsi3+0xf0>
    2468:	004b      	lsls	r3, r1, #1
    246a:	1ac0      	subs	r0, r0, r3
    246c:	4152      	adcs	r2, r2
    246e:	1a41      	subs	r1, r0, r1
    2470:	d200      	bcs.n	2474 <__udivsi3+0xf8>
    2472:	4601      	mov	r1, r0
    2474:	4152      	adcs	r2, r2
    2476:	4610      	mov	r0, r2
    2478:	4770      	bx	lr
    247a:	e7ff      	b.n	247c <__udivsi3+0x100>
    247c:	b501      	push	{r0, lr}
    247e:	2000      	movs	r0, #0
    2480:	f000 f806 	bl	2490 <__aeabi_idiv0>
    2484:	bd02      	pop	{r1, pc}
    2486:	46c0      	nop			; (mov r8, r8)

00002488 <__aeabi_uidivmod>:
    2488:	2900      	cmp	r1, #0
    248a:	d0f7      	beq.n	247c <__udivsi3+0x100>
    248c:	e776      	b.n	237c <__udivsi3>
    248e:	4770      	bx	lr

00002490 <__aeabi_idiv0>:
    2490:	4770      	bx	lr
    2492:	46c0      	nop			; (mov r8, r8)

00002494 <__aeabi_fdiv>:
    2494:	b5f0      	push	{r4, r5, r6, r7, lr}
    2496:	4657      	mov	r7, sl
    2498:	464e      	mov	r6, r9
    249a:	46de      	mov	lr, fp
    249c:	4645      	mov	r5, r8
    249e:	b5e0      	push	{r5, r6, r7, lr}
    24a0:	0244      	lsls	r4, r0, #9
    24a2:	0043      	lsls	r3, r0, #1
    24a4:	0fc6      	lsrs	r6, r0, #31
    24a6:	b083      	sub	sp, #12
    24a8:	1c0f      	adds	r7, r1, #0
    24aa:	0a64      	lsrs	r4, r4, #9
    24ac:	0e1b      	lsrs	r3, r3, #24
    24ae:	46b2      	mov	sl, r6
    24b0:	d053      	beq.n	255a <__aeabi_fdiv+0xc6>
    24b2:	2bff      	cmp	r3, #255	; 0xff
    24b4:	d027      	beq.n	2506 <__aeabi_fdiv+0x72>
    24b6:	2280      	movs	r2, #128	; 0x80
    24b8:	00e4      	lsls	r4, r4, #3
    24ba:	04d2      	lsls	r2, r2, #19
    24bc:	4314      	orrs	r4, r2
    24be:	227f      	movs	r2, #127	; 0x7f
    24c0:	4252      	negs	r2, r2
    24c2:	4690      	mov	r8, r2
    24c4:	4498      	add	r8, r3
    24c6:	2300      	movs	r3, #0
    24c8:	4699      	mov	r9, r3
    24ca:	469b      	mov	fp, r3
    24cc:	027d      	lsls	r5, r7, #9
    24ce:	0078      	lsls	r0, r7, #1
    24d0:	0ffb      	lsrs	r3, r7, #31
    24d2:	0a6d      	lsrs	r5, r5, #9
    24d4:	0e00      	lsrs	r0, r0, #24
    24d6:	9300      	str	r3, [sp, #0]
    24d8:	d024      	beq.n	2524 <__aeabi_fdiv+0x90>
    24da:	28ff      	cmp	r0, #255	; 0xff
    24dc:	d046      	beq.n	256c <__aeabi_fdiv+0xd8>
    24de:	2380      	movs	r3, #128	; 0x80
    24e0:	2100      	movs	r1, #0
    24e2:	00ed      	lsls	r5, r5, #3
    24e4:	04db      	lsls	r3, r3, #19
    24e6:	431d      	orrs	r5, r3
    24e8:	387f      	subs	r0, #127	; 0x7f
    24ea:	4647      	mov	r7, r8
    24ec:	1a38      	subs	r0, r7, r0
    24ee:	464f      	mov	r7, r9
    24f0:	430f      	orrs	r7, r1
    24f2:	00bf      	lsls	r7, r7, #2
    24f4:	46b9      	mov	r9, r7
    24f6:	0033      	movs	r3, r6
    24f8:	9a00      	ldr	r2, [sp, #0]
    24fa:	4f87      	ldr	r7, [pc, #540]	; (2718 <__aeabi_fdiv+0x284>)
    24fc:	4053      	eors	r3, r2
    24fe:	464a      	mov	r2, r9
    2500:	58ba      	ldr	r2, [r7, r2]
    2502:	9301      	str	r3, [sp, #4]
    2504:	4697      	mov	pc, r2
    2506:	2c00      	cmp	r4, #0
    2508:	d14e      	bne.n	25a8 <__aeabi_fdiv+0x114>
    250a:	2308      	movs	r3, #8
    250c:	4699      	mov	r9, r3
    250e:	33f7      	adds	r3, #247	; 0xf7
    2510:	4698      	mov	r8, r3
    2512:	3bfd      	subs	r3, #253	; 0xfd
    2514:	469b      	mov	fp, r3
    2516:	027d      	lsls	r5, r7, #9
    2518:	0078      	lsls	r0, r7, #1
    251a:	0ffb      	lsrs	r3, r7, #31
    251c:	0a6d      	lsrs	r5, r5, #9
    251e:	0e00      	lsrs	r0, r0, #24
    2520:	9300      	str	r3, [sp, #0]
    2522:	d1da      	bne.n	24da <__aeabi_fdiv+0x46>
    2524:	2d00      	cmp	r5, #0
    2526:	d126      	bne.n	2576 <__aeabi_fdiv+0xe2>
    2528:	2000      	movs	r0, #0
    252a:	2101      	movs	r1, #1
    252c:	0033      	movs	r3, r6
    252e:	9a00      	ldr	r2, [sp, #0]
    2530:	4f7a      	ldr	r7, [pc, #488]	; (271c <__aeabi_fdiv+0x288>)
    2532:	4053      	eors	r3, r2
    2534:	4642      	mov	r2, r8
    2536:	1a10      	subs	r0, r2, r0
    2538:	464a      	mov	r2, r9
    253a:	430a      	orrs	r2, r1
    253c:	0092      	lsls	r2, r2, #2
    253e:	58ba      	ldr	r2, [r7, r2]
    2540:	001d      	movs	r5, r3
    2542:	4697      	mov	pc, r2
    2544:	9b00      	ldr	r3, [sp, #0]
    2546:	002c      	movs	r4, r5
    2548:	469a      	mov	sl, r3
    254a:	468b      	mov	fp, r1
    254c:	465b      	mov	r3, fp
    254e:	2b02      	cmp	r3, #2
    2550:	d131      	bne.n	25b6 <__aeabi_fdiv+0x122>
    2552:	4653      	mov	r3, sl
    2554:	21ff      	movs	r1, #255	; 0xff
    2556:	2400      	movs	r4, #0
    2558:	e038      	b.n	25cc <__aeabi_fdiv+0x138>
    255a:	2c00      	cmp	r4, #0
    255c:	d117      	bne.n	258e <__aeabi_fdiv+0xfa>
    255e:	2304      	movs	r3, #4
    2560:	4699      	mov	r9, r3
    2562:	2300      	movs	r3, #0
    2564:	4698      	mov	r8, r3
    2566:	3301      	adds	r3, #1
    2568:	469b      	mov	fp, r3
    256a:	e7af      	b.n	24cc <__aeabi_fdiv+0x38>
    256c:	20ff      	movs	r0, #255	; 0xff
    256e:	2d00      	cmp	r5, #0
    2570:	d10b      	bne.n	258a <__aeabi_fdiv+0xf6>
    2572:	2102      	movs	r1, #2
    2574:	e7da      	b.n	252c <__aeabi_fdiv+0x98>
    2576:	0028      	movs	r0, r5
    2578:	f000 fa64 	bl	2a44 <__clzsi2>
    257c:	1f43      	subs	r3, r0, #5
    257e:	409d      	lsls	r5, r3
    2580:	2376      	movs	r3, #118	; 0x76
    2582:	425b      	negs	r3, r3
    2584:	1a18      	subs	r0, r3, r0
    2586:	2100      	movs	r1, #0
    2588:	e7af      	b.n	24ea <__aeabi_fdiv+0x56>
    258a:	2103      	movs	r1, #3
    258c:	e7ad      	b.n	24ea <__aeabi_fdiv+0x56>
    258e:	0020      	movs	r0, r4
    2590:	f000 fa58 	bl	2a44 <__clzsi2>
    2594:	1f43      	subs	r3, r0, #5
    2596:	409c      	lsls	r4, r3
    2598:	2376      	movs	r3, #118	; 0x76
    259a:	425b      	negs	r3, r3
    259c:	1a1b      	subs	r3, r3, r0
    259e:	4698      	mov	r8, r3
    25a0:	2300      	movs	r3, #0
    25a2:	4699      	mov	r9, r3
    25a4:	469b      	mov	fp, r3
    25a6:	e791      	b.n	24cc <__aeabi_fdiv+0x38>
    25a8:	230c      	movs	r3, #12
    25aa:	4699      	mov	r9, r3
    25ac:	33f3      	adds	r3, #243	; 0xf3
    25ae:	4698      	mov	r8, r3
    25b0:	3bfc      	subs	r3, #252	; 0xfc
    25b2:	469b      	mov	fp, r3
    25b4:	e78a      	b.n	24cc <__aeabi_fdiv+0x38>
    25b6:	2b03      	cmp	r3, #3
    25b8:	d100      	bne.n	25bc <__aeabi_fdiv+0x128>
    25ba:	e0a5      	b.n	2708 <__aeabi_fdiv+0x274>
    25bc:	4655      	mov	r5, sl
    25be:	2b01      	cmp	r3, #1
    25c0:	d000      	beq.n	25c4 <__aeabi_fdiv+0x130>
    25c2:	e081      	b.n	26c8 <__aeabi_fdiv+0x234>
    25c4:	2301      	movs	r3, #1
    25c6:	2100      	movs	r1, #0
    25c8:	2400      	movs	r4, #0
    25ca:	402b      	ands	r3, r5
    25cc:	0264      	lsls	r4, r4, #9
    25ce:	05c9      	lsls	r1, r1, #23
    25d0:	0a60      	lsrs	r0, r4, #9
    25d2:	07db      	lsls	r3, r3, #31
    25d4:	4308      	orrs	r0, r1
    25d6:	4318      	orrs	r0, r3
    25d8:	b003      	add	sp, #12
    25da:	bc3c      	pop	{r2, r3, r4, r5}
    25dc:	4690      	mov	r8, r2
    25de:	4699      	mov	r9, r3
    25e0:	46a2      	mov	sl, r4
    25e2:	46ab      	mov	fp, r5
    25e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    25e6:	2480      	movs	r4, #128	; 0x80
    25e8:	2300      	movs	r3, #0
    25ea:	03e4      	lsls	r4, r4, #15
    25ec:	21ff      	movs	r1, #255	; 0xff
    25ee:	e7ed      	b.n	25cc <__aeabi_fdiv+0x138>
    25f0:	21ff      	movs	r1, #255	; 0xff
    25f2:	2400      	movs	r4, #0
    25f4:	e7ea      	b.n	25cc <__aeabi_fdiv+0x138>
    25f6:	2301      	movs	r3, #1
    25f8:	1a59      	subs	r1, r3, r1
    25fa:	291b      	cmp	r1, #27
    25fc:	dd66      	ble.n	26cc <__aeabi_fdiv+0x238>
    25fe:	9a01      	ldr	r2, [sp, #4]
    2600:	4013      	ands	r3, r2
    2602:	2100      	movs	r1, #0
    2604:	2400      	movs	r4, #0
    2606:	e7e1      	b.n	25cc <__aeabi_fdiv+0x138>
    2608:	2380      	movs	r3, #128	; 0x80
    260a:	03db      	lsls	r3, r3, #15
    260c:	421c      	tst	r4, r3
    260e:	d038      	beq.n	2682 <__aeabi_fdiv+0x1ee>
    2610:	421d      	tst	r5, r3
    2612:	d051      	beq.n	26b8 <__aeabi_fdiv+0x224>
    2614:	431c      	orrs	r4, r3
    2616:	0264      	lsls	r4, r4, #9
    2618:	0a64      	lsrs	r4, r4, #9
    261a:	0033      	movs	r3, r6
    261c:	21ff      	movs	r1, #255	; 0xff
    261e:	e7d5      	b.n	25cc <__aeabi_fdiv+0x138>
    2620:	0163      	lsls	r3, r4, #5
    2622:	016c      	lsls	r4, r5, #5
    2624:	42a3      	cmp	r3, r4
    2626:	d23b      	bcs.n	26a0 <__aeabi_fdiv+0x20c>
    2628:	261b      	movs	r6, #27
    262a:	2100      	movs	r1, #0
    262c:	3801      	subs	r0, #1
    262e:	2501      	movs	r5, #1
    2630:	001f      	movs	r7, r3
    2632:	0049      	lsls	r1, r1, #1
    2634:	005b      	lsls	r3, r3, #1
    2636:	2f00      	cmp	r7, #0
    2638:	db01      	blt.n	263e <__aeabi_fdiv+0x1aa>
    263a:	429c      	cmp	r4, r3
    263c:	d801      	bhi.n	2642 <__aeabi_fdiv+0x1ae>
    263e:	1b1b      	subs	r3, r3, r4
    2640:	4329      	orrs	r1, r5
    2642:	3e01      	subs	r6, #1
    2644:	2e00      	cmp	r6, #0
    2646:	d1f3      	bne.n	2630 <__aeabi_fdiv+0x19c>
    2648:	001c      	movs	r4, r3
    264a:	1e63      	subs	r3, r4, #1
    264c:	419c      	sbcs	r4, r3
    264e:	430c      	orrs	r4, r1
    2650:	0001      	movs	r1, r0
    2652:	317f      	adds	r1, #127	; 0x7f
    2654:	2900      	cmp	r1, #0
    2656:	ddce      	ble.n	25f6 <__aeabi_fdiv+0x162>
    2658:	0763      	lsls	r3, r4, #29
    265a:	d004      	beq.n	2666 <__aeabi_fdiv+0x1d2>
    265c:	230f      	movs	r3, #15
    265e:	4023      	ands	r3, r4
    2660:	2b04      	cmp	r3, #4
    2662:	d000      	beq.n	2666 <__aeabi_fdiv+0x1d2>
    2664:	3404      	adds	r4, #4
    2666:	0123      	lsls	r3, r4, #4
    2668:	d503      	bpl.n	2672 <__aeabi_fdiv+0x1de>
    266a:	0001      	movs	r1, r0
    266c:	4b2c      	ldr	r3, [pc, #176]	; (2720 <__aeabi_fdiv+0x28c>)
    266e:	3180      	adds	r1, #128	; 0x80
    2670:	401c      	ands	r4, r3
    2672:	29fe      	cmp	r1, #254	; 0xfe
    2674:	dd0d      	ble.n	2692 <__aeabi_fdiv+0x1fe>
    2676:	2301      	movs	r3, #1
    2678:	9a01      	ldr	r2, [sp, #4]
    267a:	21ff      	movs	r1, #255	; 0xff
    267c:	4013      	ands	r3, r2
    267e:	2400      	movs	r4, #0
    2680:	e7a4      	b.n	25cc <__aeabi_fdiv+0x138>
    2682:	2380      	movs	r3, #128	; 0x80
    2684:	03db      	lsls	r3, r3, #15
    2686:	431c      	orrs	r4, r3
    2688:	0264      	lsls	r4, r4, #9
    268a:	0a64      	lsrs	r4, r4, #9
    268c:	0033      	movs	r3, r6
    268e:	21ff      	movs	r1, #255	; 0xff
    2690:	e79c      	b.n	25cc <__aeabi_fdiv+0x138>
    2692:	2301      	movs	r3, #1
    2694:	9a01      	ldr	r2, [sp, #4]
    2696:	01a4      	lsls	r4, r4, #6
    2698:	0a64      	lsrs	r4, r4, #9
    269a:	b2c9      	uxtb	r1, r1
    269c:	4013      	ands	r3, r2
    269e:	e795      	b.n	25cc <__aeabi_fdiv+0x138>
    26a0:	1b1b      	subs	r3, r3, r4
    26a2:	261a      	movs	r6, #26
    26a4:	2101      	movs	r1, #1
    26a6:	e7c2      	b.n	262e <__aeabi_fdiv+0x19a>
    26a8:	9b00      	ldr	r3, [sp, #0]
    26aa:	468b      	mov	fp, r1
    26ac:	469a      	mov	sl, r3
    26ae:	2400      	movs	r4, #0
    26b0:	e74c      	b.n	254c <__aeabi_fdiv+0xb8>
    26b2:	0263      	lsls	r3, r4, #9
    26b4:	d5e5      	bpl.n	2682 <__aeabi_fdiv+0x1ee>
    26b6:	2500      	movs	r5, #0
    26b8:	2480      	movs	r4, #128	; 0x80
    26ba:	03e4      	lsls	r4, r4, #15
    26bc:	432c      	orrs	r4, r5
    26be:	0264      	lsls	r4, r4, #9
    26c0:	0a64      	lsrs	r4, r4, #9
    26c2:	9b00      	ldr	r3, [sp, #0]
    26c4:	21ff      	movs	r1, #255	; 0xff
    26c6:	e781      	b.n	25cc <__aeabi_fdiv+0x138>
    26c8:	9501      	str	r5, [sp, #4]
    26ca:	e7c1      	b.n	2650 <__aeabi_fdiv+0x1bc>
    26cc:	0023      	movs	r3, r4
    26ce:	2020      	movs	r0, #32
    26d0:	40cb      	lsrs	r3, r1
    26d2:	1a41      	subs	r1, r0, r1
    26d4:	408c      	lsls	r4, r1
    26d6:	1e61      	subs	r1, r4, #1
    26d8:	418c      	sbcs	r4, r1
    26da:	431c      	orrs	r4, r3
    26dc:	0763      	lsls	r3, r4, #29
    26de:	d004      	beq.n	26ea <__aeabi_fdiv+0x256>
    26e0:	230f      	movs	r3, #15
    26e2:	4023      	ands	r3, r4
    26e4:	2b04      	cmp	r3, #4
    26e6:	d000      	beq.n	26ea <__aeabi_fdiv+0x256>
    26e8:	3404      	adds	r4, #4
    26ea:	0163      	lsls	r3, r4, #5
    26ec:	d505      	bpl.n	26fa <__aeabi_fdiv+0x266>
    26ee:	2301      	movs	r3, #1
    26f0:	9a01      	ldr	r2, [sp, #4]
    26f2:	2101      	movs	r1, #1
    26f4:	4013      	ands	r3, r2
    26f6:	2400      	movs	r4, #0
    26f8:	e768      	b.n	25cc <__aeabi_fdiv+0x138>
    26fa:	2301      	movs	r3, #1
    26fc:	9a01      	ldr	r2, [sp, #4]
    26fe:	01a4      	lsls	r4, r4, #6
    2700:	0a64      	lsrs	r4, r4, #9
    2702:	4013      	ands	r3, r2
    2704:	2100      	movs	r1, #0
    2706:	e761      	b.n	25cc <__aeabi_fdiv+0x138>
    2708:	2380      	movs	r3, #128	; 0x80
    270a:	03db      	lsls	r3, r3, #15
    270c:	431c      	orrs	r4, r3
    270e:	0264      	lsls	r4, r4, #9
    2710:	0a64      	lsrs	r4, r4, #9
    2712:	4653      	mov	r3, sl
    2714:	21ff      	movs	r1, #255	; 0xff
    2716:	e759      	b.n	25cc <__aeabi_fdiv+0x138>
    2718:	000039a8 	.word	0x000039a8
    271c:	000039e8 	.word	0x000039e8
    2720:	f7ffffff 	.word	0xf7ffffff

00002724 <__aeabi_fmul>:
    2724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2726:	4657      	mov	r7, sl
    2728:	464e      	mov	r6, r9
    272a:	4645      	mov	r5, r8
    272c:	46de      	mov	lr, fp
    272e:	b5e0      	push	{r5, r6, r7, lr}
    2730:	0247      	lsls	r7, r0, #9
    2732:	0046      	lsls	r6, r0, #1
    2734:	4688      	mov	r8, r1
    2736:	0a7f      	lsrs	r7, r7, #9
    2738:	0e36      	lsrs	r6, r6, #24
    273a:	0fc4      	lsrs	r4, r0, #31
    273c:	2e00      	cmp	r6, #0
    273e:	d047      	beq.n	27d0 <__aeabi_fmul+0xac>
    2740:	2eff      	cmp	r6, #255	; 0xff
    2742:	d024      	beq.n	278e <__aeabi_fmul+0x6a>
    2744:	00fb      	lsls	r3, r7, #3
    2746:	2780      	movs	r7, #128	; 0x80
    2748:	04ff      	lsls	r7, r7, #19
    274a:	431f      	orrs	r7, r3
    274c:	2300      	movs	r3, #0
    274e:	4699      	mov	r9, r3
    2750:	469a      	mov	sl, r3
    2752:	3e7f      	subs	r6, #127	; 0x7f
    2754:	4643      	mov	r3, r8
    2756:	025d      	lsls	r5, r3, #9
    2758:	0058      	lsls	r0, r3, #1
    275a:	0fdb      	lsrs	r3, r3, #31
    275c:	0a6d      	lsrs	r5, r5, #9
    275e:	0e00      	lsrs	r0, r0, #24
    2760:	4698      	mov	r8, r3
    2762:	d043      	beq.n	27ec <__aeabi_fmul+0xc8>
    2764:	28ff      	cmp	r0, #255	; 0xff
    2766:	d03b      	beq.n	27e0 <__aeabi_fmul+0xbc>
    2768:	00eb      	lsls	r3, r5, #3
    276a:	2580      	movs	r5, #128	; 0x80
    276c:	2200      	movs	r2, #0
    276e:	04ed      	lsls	r5, r5, #19
    2770:	431d      	orrs	r5, r3
    2772:	387f      	subs	r0, #127	; 0x7f
    2774:	1836      	adds	r6, r6, r0
    2776:	1c73      	adds	r3, r6, #1
    2778:	4641      	mov	r1, r8
    277a:	469b      	mov	fp, r3
    277c:	464b      	mov	r3, r9
    277e:	4061      	eors	r1, r4
    2780:	4313      	orrs	r3, r2
    2782:	2b0f      	cmp	r3, #15
    2784:	d864      	bhi.n	2850 <__aeabi_fmul+0x12c>
    2786:	4875      	ldr	r0, [pc, #468]	; (295c <__aeabi_fmul+0x238>)
    2788:	009b      	lsls	r3, r3, #2
    278a:	58c3      	ldr	r3, [r0, r3]
    278c:	469f      	mov	pc, r3
    278e:	2f00      	cmp	r7, #0
    2790:	d142      	bne.n	2818 <__aeabi_fmul+0xf4>
    2792:	2308      	movs	r3, #8
    2794:	4699      	mov	r9, r3
    2796:	3b06      	subs	r3, #6
    2798:	26ff      	movs	r6, #255	; 0xff
    279a:	469a      	mov	sl, r3
    279c:	e7da      	b.n	2754 <__aeabi_fmul+0x30>
    279e:	4641      	mov	r1, r8
    27a0:	2a02      	cmp	r2, #2
    27a2:	d028      	beq.n	27f6 <__aeabi_fmul+0xd2>
    27a4:	2a03      	cmp	r2, #3
    27a6:	d100      	bne.n	27aa <__aeabi_fmul+0x86>
    27a8:	e0ce      	b.n	2948 <__aeabi_fmul+0x224>
    27aa:	2a01      	cmp	r2, #1
    27ac:	d000      	beq.n	27b0 <__aeabi_fmul+0x8c>
    27ae:	e0ac      	b.n	290a <__aeabi_fmul+0x1e6>
    27b0:	4011      	ands	r1, r2
    27b2:	2000      	movs	r0, #0
    27b4:	2200      	movs	r2, #0
    27b6:	b2cc      	uxtb	r4, r1
    27b8:	0240      	lsls	r0, r0, #9
    27ba:	05d2      	lsls	r2, r2, #23
    27bc:	0a40      	lsrs	r0, r0, #9
    27be:	07e4      	lsls	r4, r4, #31
    27c0:	4310      	orrs	r0, r2
    27c2:	4320      	orrs	r0, r4
    27c4:	bc3c      	pop	{r2, r3, r4, r5}
    27c6:	4690      	mov	r8, r2
    27c8:	4699      	mov	r9, r3
    27ca:	46a2      	mov	sl, r4
    27cc:	46ab      	mov	fp, r5
    27ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    27d0:	2f00      	cmp	r7, #0
    27d2:	d115      	bne.n	2800 <__aeabi_fmul+0xdc>
    27d4:	2304      	movs	r3, #4
    27d6:	4699      	mov	r9, r3
    27d8:	3b03      	subs	r3, #3
    27da:	2600      	movs	r6, #0
    27dc:	469a      	mov	sl, r3
    27de:	e7b9      	b.n	2754 <__aeabi_fmul+0x30>
    27e0:	20ff      	movs	r0, #255	; 0xff
    27e2:	2202      	movs	r2, #2
    27e4:	2d00      	cmp	r5, #0
    27e6:	d0c5      	beq.n	2774 <__aeabi_fmul+0x50>
    27e8:	2203      	movs	r2, #3
    27ea:	e7c3      	b.n	2774 <__aeabi_fmul+0x50>
    27ec:	2d00      	cmp	r5, #0
    27ee:	d119      	bne.n	2824 <__aeabi_fmul+0x100>
    27f0:	2000      	movs	r0, #0
    27f2:	2201      	movs	r2, #1
    27f4:	e7be      	b.n	2774 <__aeabi_fmul+0x50>
    27f6:	2401      	movs	r4, #1
    27f8:	22ff      	movs	r2, #255	; 0xff
    27fa:	400c      	ands	r4, r1
    27fc:	2000      	movs	r0, #0
    27fe:	e7db      	b.n	27b8 <__aeabi_fmul+0x94>
    2800:	0038      	movs	r0, r7
    2802:	f000 f91f 	bl	2a44 <__clzsi2>
    2806:	2676      	movs	r6, #118	; 0x76
    2808:	1f43      	subs	r3, r0, #5
    280a:	409f      	lsls	r7, r3
    280c:	2300      	movs	r3, #0
    280e:	4276      	negs	r6, r6
    2810:	1a36      	subs	r6, r6, r0
    2812:	4699      	mov	r9, r3
    2814:	469a      	mov	sl, r3
    2816:	e79d      	b.n	2754 <__aeabi_fmul+0x30>
    2818:	230c      	movs	r3, #12
    281a:	4699      	mov	r9, r3
    281c:	3b09      	subs	r3, #9
    281e:	26ff      	movs	r6, #255	; 0xff
    2820:	469a      	mov	sl, r3
    2822:	e797      	b.n	2754 <__aeabi_fmul+0x30>
    2824:	0028      	movs	r0, r5
    2826:	f000 f90d 	bl	2a44 <__clzsi2>
    282a:	1f43      	subs	r3, r0, #5
    282c:	409d      	lsls	r5, r3
    282e:	2376      	movs	r3, #118	; 0x76
    2830:	425b      	negs	r3, r3
    2832:	1a18      	subs	r0, r3, r0
    2834:	2200      	movs	r2, #0
    2836:	e79d      	b.n	2774 <__aeabi_fmul+0x50>
    2838:	2080      	movs	r0, #128	; 0x80
    283a:	2400      	movs	r4, #0
    283c:	03c0      	lsls	r0, r0, #15
    283e:	22ff      	movs	r2, #255	; 0xff
    2840:	e7ba      	b.n	27b8 <__aeabi_fmul+0x94>
    2842:	003d      	movs	r5, r7
    2844:	4652      	mov	r2, sl
    2846:	e7ab      	b.n	27a0 <__aeabi_fmul+0x7c>
    2848:	003d      	movs	r5, r7
    284a:	0021      	movs	r1, r4
    284c:	4652      	mov	r2, sl
    284e:	e7a7      	b.n	27a0 <__aeabi_fmul+0x7c>
    2850:	0c3b      	lsrs	r3, r7, #16
    2852:	469c      	mov	ip, r3
    2854:	042a      	lsls	r2, r5, #16
    2856:	0c12      	lsrs	r2, r2, #16
    2858:	0c2b      	lsrs	r3, r5, #16
    285a:	0014      	movs	r4, r2
    285c:	4660      	mov	r0, ip
    285e:	4665      	mov	r5, ip
    2860:	043f      	lsls	r7, r7, #16
    2862:	0c3f      	lsrs	r7, r7, #16
    2864:	437c      	muls	r4, r7
    2866:	4342      	muls	r2, r0
    2868:	435d      	muls	r5, r3
    286a:	437b      	muls	r3, r7
    286c:	0c27      	lsrs	r7, r4, #16
    286e:	189b      	adds	r3, r3, r2
    2870:	18ff      	adds	r7, r7, r3
    2872:	42ba      	cmp	r2, r7
    2874:	d903      	bls.n	287e <__aeabi_fmul+0x15a>
    2876:	2380      	movs	r3, #128	; 0x80
    2878:	025b      	lsls	r3, r3, #9
    287a:	469c      	mov	ip, r3
    287c:	4465      	add	r5, ip
    287e:	0424      	lsls	r4, r4, #16
    2880:	043a      	lsls	r2, r7, #16
    2882:	0c24      	lsrs	r4, r4, #16
    2884:	1912      	adds	r2, r2, r4
    2886:	0193      	lsls	r3, r2, #6
    2888:	1e5c      	subs	r4, r3, #1
    288a:	41a3      	sbcs	r3, r4
    288c:	0c3f      	lsrs	r7, r7, #16
    288e:	0e92      	lsrs	r2, r2, #26
    2890:	197d      	adds	r5, r7, r5
    2892:	431a      	orrs	r2, r3
    2894:	01ad      	lsls	r5, r5, #6
    2896:	4315      	orrs	r5, r2
    2898:	012b      	lsls	r3, r5, #4
    289a:	d504      	bpl.n	28a6 <__aeabi_fmul+0x182>
    289c:	2301      	movs	r3, #1
    289e:	465e      	mov	r6, fp
    28a0:	086a      	lsrs	r2, r5, #1
    28a2:	401d      	ands	r5, r3
    28a4:	4315      	orrs	r5, r2
    28a6:	0032      	movs	r2, r6
    28a8:	327f      	adds	r2, #127	; 0x7f
    28aa:	2a00      	cmp	r2, #0
    28ac:	dd25      	ble.n	28fa <__aeabi_fmul+0x1d6>
    28ae:	076b      	lsls	r3, r5, #29
    28b0:	d004      	beq.n	28bc <__aeabi_fmul+0x198>
    28b2:	230f      	movs	r3, #15
    28b4:	402b      	ands	r3, r5
    28b6:	2b04      	cmp	r3, #4
    28b8:	d000      	beq.n	28bc <__aeabi_fmul+0x198>
    28ba:	3504      	adds	r5, #4
    28bc:	012b      	lsls	r3, r5, #4
    28be:	d503      	bpl.n	28c8 <__aeabi_fmul+0x1a4>
    28c0:	0032      	movs	r2, r6
    28c2:	4b27      	ldr	r3, [pc, #156]	; (2960 <__aeabi_fmul+0x23c>)
    28c4:	3280      	adds	r2, #128	; 0x80
    28c6:	401d      	ands	r5, r3
    28c8:	2afe      	cmp	r2, #254	; 0xfe
    28ca:	dc94      	bgt.n	27f6 <__aeabi_fmul+0xd2>
    28cc:	2401      	movs	r4, #1
    28ce:	01a8      	lsls	r0, r5, #6
    28d0:	0a40      	lsrs	r0, r0, #9
    28d2:	b2d2      	uxtb	r2, r2
    28d4:	400c      	ands	r4, r1
    28d6:	e76f      	b.n	27b8 <__aeabi_fmul+0x94>
    28d8:	2080      	movs	r0, #128	; 0x80
    28da:	03c0      	lsls	r0, r0, #15
    28dc:	4207      	tst	r7, r0
    28de:	d007      	beq.n	28f0 <__aeabi_fmul+0x1cc>
    28e0:	4205      	tst	r5, r0
    28e2:	d105      	bne.n	28f0 <__aeabi_fmul+0x1cc>
    28e4:	4328      	orrs	r0, r5
    28e6:	0240      	lsls	r0, r0, #9
    28e8:	0a40      	lsrs	r0, r0, #9
    28ea:	4644      	mov	r4, r8
    28ec:	22ff      	movs	r2, #255	; 0xff
    28ee:	e763      	b.n	27b8 <__aeabi_fmul+0x94>
    28f0:	4338      	orrs	r0, r7
    28f2:	0240      	lsls	r0, r0, #9
    28f4:	0a40      	lsrs	r0, r0, #9
    28f6:	22ff      	movs	r2, #255	; 0xff
    28f8:	e75e      	b.n	27b8 <__aeabi_fmul+0x94>
    28fa:	2401      	movs	r4, #1
    28fc:	1aa3      	subs	r3, r4, r2
    28fe:	2b1b      	cmp	r3, #27
    2900:	dd05      	ble.n	290e <__aeabi_fmul+0x1ea>
    2902:	400c      	ands	r4, r1
    2904:	2200      	movs	r2, #0
    2906:	2000      	movs	r0, #0
    2908:	e756      	b.n	27b8 <__aeabi_fmul+0x94>
    290a:	465e      	mov	r6, fp
    290c:	e7cb      	b.n	28a6 <__aeabi_fmul+0x182>
    290e:	002a      	movs	r2, r5
    2910:	2020      	movs	r0, #32
    2912:	40da      	lsrs	r2, r3
    2914:	1ac3      	subs	r3, r0, r3
    2916:	409d      	lsls	r5, r3
    2918:	002b      	movs	r3, r5
    291a:	1e5d      	subs	r5, r3, #1
    291c:	41ab      	sbcs	r3, r5
    291e:	4313      	orrs	r3, r2
    2920:	075a      	lsls	r2, r3, #29
    2922:	d004      	beq.n	292e <__aeabi_fmul+0x20a>
    2924:	220f      	movs	r2, #15
    2926:	401a      	ands	r2, r3
    2928:	2a04      	cmp	r2, #4
    292a:	d000      	beq.n	292e <__aeabi_fmul+0x20a>
    292c:	3304      	adds	r3, #4
    292e:	015a      	lsls	r2, r3, #5
    2930:	d504      	bpl.n	293c <__aeabi_fmul+0x218>
    2932:	2401      	movs	r4, #1
    2934:	2201      	movs	r2, #1
    2936:	400c      	ands	r4, r1
    2938:	2000      	movs	r0, #0
    293a:	e73d      	b.n	27b8 <__aeabi_fmul+0x94>
    293c:	2401      	movs	r4, #1
    293e:	019b      	lsls	r3, r3, #6
    2940:	0a58      	lsrs	r0, r3, #9
    2942:	400c      	ands	r4, r1
    2944:	2200      	movs	r2, #0
    2946:	e737      	b.n	27b8 <__aeabi_fmul+0x94>
    2948:	2080      	movs	r0, #128	; 0x80
    294a:	2401      	movs	r4, #1
    294c:	03c0      	lsls	r0, r0, #15
    294e:	4328      	orrs	r0, r5
    2950:	0240      	lsls	r0, r0, #9
    2952:	0a40      	lsrs	r0, r0, #9
    2954:	400c      	ands	r4, r1
    2956:	22ff      	movs	r2, #255	; 0xff
    2958:	e72e      	b.n	27b8 <__aeabi_fmul+0x94>
    295a:	46c0      	nop			; (mov r8, r8)
    295c:	00003a28 	.word	0x00003a28
    2960:	f7ffffff 	.word	0xf7ffffff

00002964 <__aeabi_f2iz>:
    2964:	0241      	lsls	r1, r0, #9
    2966:	0043      	lsls	r3, r0, #1
    2968:	0fc2      	lsrs	r2, r0, #31
    296a:	0a49      	lsrs	r1, r1, #9
    296c:	0e1b      	lsrs	r3, r3, #24
    296e:	2000      	movs	r0, #0
    2970:	2b7e      	cmp	r3, #126	; 0x7e
    2972:	dd0d      	ble.n	2990 <__aeabi_f2iz+0x2c>
    2974:	2b9d      	cmp	r3, #157	; 0x9d
    2976:	dc0c      	bgt.n	2992 <__aeabi_f2iz+0x2e>
    2978:	2080      	movs	r0, #128	; 0x80
    297a:	0400      	lsls	r0, r0, #16
    297c:	4301      	orrs	r1, r0
    297e:	2b95      	cmp	r3, #149	; 0x95
    2980:	dc0a      	bgt.n	2998 <__aeabi_f2iz+0x34>
    2982:	2096      	movs	r0, #150	; 0x96
    2984:	1ac3      	subs	r3, r0, r3
    2986:	40d9      	lsrs	r1, r3
    2988:	4248      	negs	r0, r1
    298a:	2a00      	cmp	r2, #0
    298c:	d100      	bne.n	2990 <__aeabi_f2iz+0x2c>
    298e:	0008      	movs	r0, r1
    2990:	4770      	bx	lr
    2992:	4b03      	ldr	r3, [pc, #12]	; (29a0 <__aeabi_f2iz+0x3c>)
    2994:	18d0      	adds	r0, r2, r3
    2996:	e7fb      	b.n	2990 <__aeabi_f2iz+0x2c>
    2998:	3b96      	subs	r3, #150	; 0x96
    299a:	4099      	lsls	r1, r3
    299c:	e7f4      	b.n	2988 <__aeabi_f2iz+0x24>
    299e:	46c0      	nop			; (mov r8, r8)
    29a0:	7fffffff 	.word	0x7fffffff

000029a4 <__aeabi_i2f>:
    29a4:	b570      	push	{r4, r5, r6, lr}
    29a6:	2800      	cmp	r0, #0
    29a8:	d030      	beq.n	2a0c <__aeabi_i2f+0x68>
    29aa:	17c3      	asrs	r3, r0, #31
    29ac:	18c4      	adds	r4, r0, r3
    29ae:	405c      	eors	r4, r3
    29b0:	0fc5      	lsrs	r5, r0, #31
    29b2:	0020      	movs	r0, r4
    29b4:	f000 f846 	bl	2a44 <__clzsi2>
    29b8:	239e      	movs	r3, #158	; 0x9e
    29ba:	1a1b      	subs	r3, r3, r0
    29bc:	2b96      	cmp	r3, #150	; 0x96
    29be:	dc0d      	bgt.n	29dc <__aeabi_i2f+0x38>
    29c0:	2296      	movs	r2, #150	; 0x96
    29c2:	1ad2      	subs	r2, r2, r3
    29c4:	4094      	lsls	r4, r2
    29c6:	002a      	movs	r2, r5
    29c8:	0264      	lsls	r4, r4, #9
    29ca:	0a64      	lsrs	r4, r4, #9
    29cc:	b2db      	uxtb	r3, r3
    29ce:	0264      	lsls	r4, r4, #9
    29d0:	05db      	lsls	r3, r3, #23
    29d2:	0a60      	lsrs	r0, r4, #9
    29d4:	07d2      	lsls	r2, r2, #31
    29d6:	4318      	orrs	r0, r3
    29d8:	4310      	orrs	r0, r2
    29da:	bd70      	pop	{r4, r5, r6, pc}
    29dc:	2b99      	cmp	r3, #153	; 0x99
    29de:	dc19      	bgt.n	2a14 <__aeabi_i2f+0x70>
    29e0:	2299      	movs	r2, #153	; 0x99
    29e2:	1ad2      	subs	r2, r2, r3
    29e4:	2a00      	cmp	r2, #0
    29e6:	dd29      	ble.n	2a3c <__aeabi_i2f+0x98>
    29e8:	4094      	lsls	r4, r2
    29ea:	0022      	movs	r2, r4
    29ec:	4c14      	ldr	r4, [pc, #80]	; (2a40 <__aeabi_i2f+0x9c>)
    29ee:	4014      	ands	r4, r2
    29f0:	0751      	lsls	r1, r2, #29
    29f2:	d004      	beq.n	29fe <__aeabi_i2f+0x5a>
    29f4:	210f      	movs	r1, #15
    29f6:	400a      	ands	r2, r1
    29f8:	2a04      	cmp	r2, #4
    29fa:	d000      	beq.n	29fe <__aeabi_i2f+0x5a>
    29fc:	3404      	adds	r4, #4
    29fe:	0162      	lsls	r2, r4, #5
    2a00:	d413      	bmi.n	2a2a <__aeabi_i2f+0x86>
    2a02:	01a4      	lsls	r4, r4, #6
    2a04:	0a64      	lsrs	r4, r4, #9
    2a06:	b2db      	uxtb	r3, r3
    2a08:	002a      	movs	r2, r5
    2a0a:	e7e0      	b.n	29ce <__aeabi_i2f+0x2a>
    2a0c:	2200      	movs	r2, #0
    2a0e:	2300      	movs	r3, #0
    2a10:	2400      	movs	r4, #0
    2a12:	e7dc      	b.n	29ce <__aeabi_i2f+0x2a>
    2a14:	2205      	movs	r2, #5
    2a16:	0021      	movs	r1, r4
    2a18:	1a12      	subs	r2, r2, r0
    2a1a:	40d1      	lsrs	r1, r2
    2a1c:	22b9      	movs	r2, #185	; 0xb9
    2a1e:	1ad2      	subs	r2, r2, r3
    2a20:	4094      	lsls	r4, r2
    2a22:	1e62      	subs	r2, r4, #1
    2a24:	4194      	sbcs	r4, r2
    2a26:	430c      	orrs	r4, r1
    2a28:	e7da      	b.n	29e0 <__aeabi_i2f+0x3c>
    2a2a:	4b05      	ldr	r3, [pc, #20]	; (2a40 <__aeabi_i2f+0x9c>)
    2a2c:	002a      	movs	r2, r5
    2a2e:	401c      	ands	r4, r3
    2a30:	239f      	movs	r3, #159	; 0x9f
    2a32:	01a4      	lsls	r4, r4, #6
    2a34:	1a1b      	subs	r3, r3, r0
    2a36:	0a64      	lsrs	r4, r4, #9
    2a38:	b2db      	uxtb	r3, r3
    2a3a:	e7c8      	b.n	29ce <__aeabi_i2f+0x2a>
    2a3c:	0022      	movs	r2, r4
    2a3e:	e7d5      	b.n	29ec <__aeabi_i2f+0x48>
    2a40:	fbffffff 	.word	0xfbffffff

00002a44 <__clzsi2>:
    2a44:	211c      	movs	r1, #28
    2a46:	2301      	movs	r3, #1
    2a48:	041b      	lsls	r3, r3, #16
    2a4a:	4298      	cmp	r0, r3
    2a4c:	d301      	bcc.n	2a52 <__clzsi2+0xe>
    2a4e:	0c00      	lsrs	r0, r0, #16
    2a50:	3910      	subs	r1, #16
    2a52:	0a1b      	lsrs	r3, r3, #8
    2a54:	4298      	cmp	r0, r3
    2a56:	d301      	bcc.n	2a5c <__clzsi2+0x18>
    2a58:	0a00      	lsrs	r0, r0, #8
    2a5a:	3908      	subs	r1, #8
    2a5c:	091b      	lsrs	r3, r3, #4
    2a5e:	4298      	cmp	r0, r3
    2a60:	d301      	bcc.n	2a66 <__clzsi2+0x22>
    2a62:	0900      	lsrs	r0, r0, #4
    2a64:	3904      	subs	r1, #4
    2a66:	a202      	add	r2, pc, #8	; (adr r2, 2a70 <__clzsi2+0x2c>)
    2a68:	5c10      	ldrb	r0, [r2, r0]
    2a6a:	1840      	adds	r0, r0, r1
    2a6c:	4770      	bx	lr
    2a6e:	46c0      	nop			; (mov r8, r8)
    2a70:	02020304 	.word	0x02020304
    2a74:	01010101 	.word	0x01010101
	...

00002a80 <__libc_init_array>:
    2a80:	b570      	push	{r4, r5, r6, lr}
    2a82:	4e0d      	ldr	r6, [pc, #52]	; (2ab8 <__libc_init_array+0x38>)
    2a84:	4d0d      	ldr	r5, [pc, #52]	; (2abc <__libc_init_array+0x3c>)
    2a86:	2400      	movs	r4, #0
    2a88:	1bad      	subs	r5, r5, r6
    2a8a:	10ad      	asrs	r5, r5, #2
    2a8c:	d005      	beq.n	2a9a <__libc_init_array+0x1a>
    2a8e:	00a3      	lsls	r3, r4, #2
    2a90:	58f3      	ldr	r3, [r6, r3]
    2a92:	3401      	adds	r4, #1
    2a94:	4798      	blx	r3
    2a96:	42a5      	cmp	r5, r4
    2a98:	d1f9      	bne.n	2a8e <__libc_init_array+0xe>
    2a9a:	f000 ffe7 	bl	3a6c <_init>
    2a9e:	4e08      	ldr	r6, [pc, #32]	; (2ac0 <__libc_init_array+0x40>)
    2aa0:	4d08      	ldr	r5, [pc, #32]	; (2ac4 <__libc_init_array+0x44>)
    2aa2:	2400      	movs	r4, #0
    2aa4:	1bad      	subs	r5, r5, r6
    2aa6:	10ad      	asrs	r5, r5, #2
    2aa8:	d005      	beq.n	2ab6 <__libc_init_array+0x36>
    2aaa:	00a3      	lsls	r3, r4, #2
    2aac:	58f3      	ldr	r3, [r6, r3]
    2aae:	3401      	adds	r4, #1
    2ab0:	4798      	blx	r3
    2ab2:	42a5      	cmp	r5, r4
    2ab4:	d1f9      	bne.n	2aaa <__libc_init_array+0x2a>
    2ab6:	bd70      	pop	{r4, r5, r6, pc}
    2ab8:	00003a78 	.word	0x00003a78
    2abc:	00003a78 	.word	0x00003a78
    2ac0:	00003a78 	.word	0x00003a78
    2ac4:	00003a80 	.word	0x00003a80

00002ac8 <memcpy>:
    2ac8:	b5f0      	push	{r4, r5, r6, r7, lr}
    2aca:	0005      	movs	r5, r0
    2acc:	2a0f      	cmp	r2, #15
    2ace:	d92f      	bls.n	2b30 <memcpy+0x68>
    2ad0:	000b      	movs	r3, r1
    2ad2:	4303      	orrs	r3, r0
    2ad4:	079b      	lsls	r3, r3, #30
    2ad6:	d134      	bne.n	2b42 <memcpy+0x7a>
    2ad8:	0016      	movs	r6, r2
    2ada:	000c      	movs	r4, r1
    2adc:	0003      	movs	r3, r0
    2ade:	3e10      	subs	r6, #16
    2ae0:	0935      	lsrs	r5, r6, #4
    2ae2:	3501      	adds	r5, #1
    2ae4:	012d      	lsls	r5, r5, #4
    2ae6:	1945      	adds	r5, r0, r5
    2ae8:	6827      	ldr	r7, [r4, #0]
    2aea:	601f      	str	r7, [r3, #0]
    2aec:	6867      	ldr	r7, [r4, #4]
    2aee:	605f      	str	r7, [r3, #4]
    2af0:	68a7      	ldr	r7, [r4, #8]
    2af2:	609f      	str	r7, [r3, #8]
    2af4:	68e7      	ldr	r7, [r4, #12]
    2af6:	3410      	adds	r4, #16
    2af8:	60df      	str	r7, [r3, #12]
    2afa:	3310      	adds	r3, #16
    2afc:	429d      	cmp	r5, r3
    2afe:	d1f3      	bne.n	2ae8 <memcpy+0x20>
    2b00:	230f      	movs	r3, #15
    2b02:	439e      	bics	r6, r3
    2b04:	3610      	adds	r6, #16
    2b06:	1985      	adds	r5, r0, r6
    2b08:	1989      	adds	r1, r1, r6
    2b0a:	4013      	ands	r3, r2
    2b0c:	2b03      	cmp	r3, #3
    2b0e:	d91a      	bls.n	2b46 <memcpy+0x7e>
    2b10:	1f1e      	subs	r6, r3, #4
    2b12:	2300      	movs	r3, #0
    2b14:	08b4      	lsrs	r4, r6, #2
    2b16:	3401      	adds	r4, #1
    2b18:	00a4      	lsls	r4, r4, #2
    2b1a:	58cf      	ldr	r7, [r1, r3]
    2b1c:	50ef      	str	r7, [r5, r3]
    2b1e:	3304      	adds	r3, #4
    2b20:	42a3      	cmp	r3, r4
    2b22:	d1fa      	bne.n	2b1a <memcpy+0x52>
    2b24:	2403      	movs	r4, #3
    2b26:	43a6      	bics	r6, r4
    2b28:	1d33      	adds	r3, r6, #4
    2b2a:	4022      	ands	r2, r4
    2b2c:	18c9      	adds	r1, r1, r3
    2b2e:	18ed      	adds	r5, r5, r3
    2b30:	2a00      	cmp	r2, #0
    2b32:	d005      	beq.n	2b40 <memcpy+0x78>
    2b34:	2300      	movs	r3, #0
    2b36:	5ccc      	ldrb	r4, [r1, r3]
    2b38:	54ec      	strb	r4, [r5, r3]
    2b3a:	3301      	adds	r3, #1
    2b3c:	4293      	cmp	r3, r2
    2b3e:	d1fa      	bne.n	2b36 <memcpy+0x6e>
    2b40:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2b42:	0005      	movs	r5, r0
    2b44:	e7f6      	b.n	2b34 <memcpy+0x6c>
    2b46:	001a      	movs	r2, r3
    2b48:	e7f2      	b.n	2b30 <memcpy+0x68>
    2b4a:	46c0      	nop			; (mov r8, r8)

00002b4c <memset>:
    2b4c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2b4e:	0783      	lsls	r3, r0, #30
    2b50:	d043      	beq.n	2bda <memset+0x8e>
    2b52:	1e54      	subs	r4, r2, #1
    2b54:	2a00      	cmp	r2, #0
    2b56:	d03f      	beq.n	2bd8 <memset+0x8c>
    2b58:	b2ce      	uxtb	r6, r1
    2b5a:	0002      	movs	r2, r0
    2b5c:	2503      	movs	r5, #3
    2b5e:	e002      	b.n	2b66 <memset+0x1a>
    2b60:	001a      	movs	r2, r3
    2b62:	3c01      	subs	r4, #1
    2b64:	d338      	bcc.n	2bd8 <memset+0x8c>
    2b66:	1c53      	adds	r3, r2, #1
    2b68:	7016      	strb	r6, [r2, #0]
    2b6a:	422b      	tst	r3, r5
    2b6c:	d1f8      	bne.n	2b60 <memset+0x14>
    2b6e:	2c03      	cmp	r4, #3
    2b70:	d92a      	bls.n	2bc8 <memset+0x7c>
    2b72:	22ff      	movs	r2, #255	; 0xff
    2b74:	400a      	ands	r2, r1
    2b76:	0215      	lsls	r5, r2, #8
    2b78:	4315      	orrs	r5, r2
    2b7a:	042a      	lsls	r2, r5, #16
    2b7c:	4315      	orrs	r5, r2
    2b7e:	2c0f      	cmp	r4, #15
    2b80:	d914      	bls.n	2bac <memset+0x60>
    2b82:	0027      	movs	r7, r4
    2b84:	001a      	movs	r2, r3
    2b86:	3f10      	subs	r7, #16
    2b88:	093e      	lsrs	r6, r7, #4
    2b8a:	3601      	adds	r6, #1
    2b8c:	0136      	lsls	r6, r6, #4
    2b8e:	199e      	adds	r6, r3, r6
    2b90:	6015      	str	r5, [r2, #0]
    2b92:	6055      	str	r5, [r2, #4]
    2b94:	6095      	str	r5, [r2, #8]
    2b96:	60d5      	str	r5, [r2, #12]
    2b98:	3210      	adds	r2, #16
    2b9a:	4296      	cmp	r6, r2
    2b9c:	d1f8      	bne.n	2b90 <memset+0x44>
    2b9e:	220f      	movs	r2, #15
    2ba0:	4397      	bics	r7, r2
    2ba2:	3710      	adds	r7, #16
    2ba4:	19db      	adds	r3, r3, r7
    2ba6:	4014      	ands	r4, r2
    2ba8:	2c03      	cmp	r4, #3
    2baa:	d90d      	bls.n	2bc8 <memset+0x7c>
    2bac:	001a      	movs	r2, r3
    2bae:	1f27      	subs	r7, r4, #4
    2bb0:	08be      	lsrs	r6, r7, #2
    2bb2:	3601      	adds	r6, #1
    2bb4:	00b6      	lsls	r6, r6, #2
    2bb6:	199e      	adds	r6, r3, r6
    2bb8:	c220      	stmia	r2!, {r5}
    2bba:	42b2      	cmp	r2, r6
    2bbc:	d1fc      	bne.n	2bb8 <memset+0x6c>
    2bbe:	2203      	movs	r2, #3
    2bc0:	4397      	bics	r7, r2
    2bc2:	3704      	adds	r7, #4
    2bc4:	19db      	adds	r3, r3, r7
    2bc6:	4014      	ands	r4, r2
    2bc8:	2c00      	cmp	r4, #0
    2bca:	d005      	beq.n	2bd8 <memset+0x8c>
    2bcc:	b2c9      	uxtb	r1, r1
    2bce:	191c      	adds	r4, r3, r4
    2bd0:	7019      	strb	r1, [r3, #0]
    2bd2:	3301      	adds	r3, #1
    2bd4:	429c      	cmp	r4, r3
    2bd6:	d1fb      	bne.n	2bd0 <memset+0x84>
    2bd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2bda:	0014      	movs	r4, r2
    2bdc:	0003      	movs	r3, r0
    2bde:	e7c6      	b.n	2b6e <memset+0x22>

00002be0 <register_fini>:
    2be0:	4b03      	ldr	r3, [pc, #12]	; (2bf0 <register_fini+0x10>)
    2be2:	b510      	push	{r4, lr}
    2be4:	2b00      	cmp	r3, #0
    2be6:	d002      	beq.n	2bee <register_fini+0xe>
    2be8:	4802      	ldr	r0, [pc, #8]	; (2bf4 <register_fini+0x14>)
    2bea:	f000 f805 	bl	2bf8 <atexit>
    2bee:	bd10      	pop	{r4, pc}
    2bf0:	00000000 	.word	0x00000000
    2bf4:	00002c09 	.word	0x00002c09

00002bf8 <atexit>:
    2bf8:	b510      	push	{r4, lr}
    2bfa:	0001      	movs	r1, r0
    2bfc:	2300      	movs	r3, #0
    2bfe:	2200      	movs	r2, #0
    2c00:	2000      	movs	r0, #0
    2c02:	f000 f81f 	bl	2c44 <__register_exitproc>
    2c06:	bd10      	pop	{r4, pc}

00002c08 <__libc_fini_array>:
    2c08:	b570      	push	{r4, r5, r6, lr}
    2c0a:	4b09      	ldr	r3, [pc, #36]	; (2c30 <__libc_fini_array+0x28>)
    2c0c:	4c09      	ldr	r4, [pc, #36]	; (2c34 <__libc_fini_array+0x2c>)
    2c0e:	1ae4      	subs	r4, r4, r3
    2c10:	10a4      	asrs	r4, r4, #2
    2c12:	d009      	beq.n	2c28 <__libc_fini_array+0x20>
    2c14:	4a08      	ldr	r2, [pc, #32]	; (2c38 <__libc_fini_array+0x30>)
    2c16:	18a5      	adds	r5, r4, r2
    2c18:	00ad      	lsls	r5, r5, #2
    2c1a:	18ed      	adds	r5, r5, r3
    2c1c:	682b      	ldr	r3, [r5, #0]
    2c1e:	3c01      	subs	r4, #1
    2c20:	4798      	blx	r3
    2c22:	3d04      	subs	r5, #4
    2c24:	2c00      	cmp	r4, #0
    2c26:	d1f9      	bne.n	2c1c <__libc_fini_array+0x14>
    2c28:	f000 ff2a 	bl	3a80 <_fini>
    2c2c:	bd70      	pop	{r4, r5, r6, pc}
    2c2e:	46c0      	nop			; (mov r8, r8)
    2c30:	00003a8c 	.word	0x00003a8c
    2c34:	00003a90 	.word	0x00003a90
    2c38:	3fffffff 	.word	0x3fffffff

00002c3c <__retarget_lock_acquire_recursive>:
    2c3c:	4770      	bx	lr
    2c3e:	46c0      	nop			; (mov r8, r8)

00002c40 <__retarget_lock_release_recursive>:
    2c40:	4770      	bx	lr
    2c42:	46c0      	nop			; (mov r8, r8)

00002c44 <__register_exitproc>:
    2c44:	b5f0      	push	{r4, r5, r6, r7, lr}
    2c46:	464e      	mov	r6, r9
    2c48:	4645      	mov	r5, r8
    2c4a:	46de      	mov	lr, fp
    2c4c:	4657      	mov	r7, sl
    2c4e:	b5e0      	push	{r5, r6, r7, lr}
    2c50:	4d36      	ldr	r5, [pc, #216]	; (2d2c <__register_exitproc+0xe8>)
    2c52:	b083      	sub	sp, #12
    2c54:	0006      	movs	r6, r0
    2c56:	6828      	ldr	r0, [r5, #0]
    2c58:	4698      	mov	r8, r3
    2c5a:	000f      	movs	r7, r1
    2c5c:	4691      	mov	r9, r2
    2c5e:	f7ff ffed 	bl	2c3c <__retarget_lock_acquire_recursive>
    2c62:	4b33      	ldr	r3, [pc, #204]	; (2d30 <__register_exitproc+0xec>)
    2c64:	681c      	ldr	r4, [r3, #0]
    2c66:	23a4      	movs	r3, #164	; 0xa4
    2c68:	005b      	lsls	r3, r3, #1
    2c6a:	58e0      	ldr	r0, [r4, r3]
    2c6c:	2800      	cmp	r0, #0
    2c6e:	d052      	beq.n	2d16 <__register_exitproc+0xd2>
    2c70:	6843      	ldr	r3, [r0, #4]
    2c72:	2b1f      	cmp	r3, #31
    2c74:	dc13      	bgt.n	2c9e <__register_exitproc+0x5a>
    2c76:	1c5a      	adds	r2, r3, #1
    2c78:	9201      	str	r2, [sp, #4]
    2c7a:	2e00      	cmp	r6, #0
    2c7c:	d128      	bne.n	2cd0 <__register_exitproc+0x8c>
    2c7e:	9a01      	ldr	r2, [sp, #4]
    2c80:	3302      	adds	r3, #2
    2c82:	009b      	lsls	r3, r3, #2
    2c84:	6042      	str	r2, [r0, #4]
    2c86:	501f      	str	r7, [r3, r0]
    2c88:	6828      	ldr	r0, [r5, #0]
    2c8a:	f7ff ffd9 	bl	2c40 <__retarget_lock_release_recursive>
    2c8e:	2000      	movs	r0, #0
    2c90:	b003      	add	sp, #12
    2c92:	bc3c      	pop	{r2, r3, r4, r5}
    2c94:	4690      	mov	r8, r2
    2c96:	4699      	mov	r9, r3
    2c98:	46a2      	mov	sl, r4
    2c9a:	46ab      	mov	fp, r5
    2c9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2c9e:	4b25      	ldr	r3, [pc, #148]	; (2d34 <__register_exitproc+0xf0>)
    2ca0:	2b00      	cmp	r3, #0
    2ca2:	d03d      	beq.n	2d20 <__register_exitproc+0xdc>
    2ca4:	20c8      	movs	r0, #200	; 0xc8
    2ca6:	0040      	lsls	r0, r0, #1
    2ca8:	e000      	b.n	2cac <__register_exitproc+0x68>
    2caa:	bf00      	nop
    2cac:	2800      	cmp	r0, #0
    2cae:	d037      	beq.n	2d20 <__register_exitproc+0xdc>
    2cb0:	22a4      	movs	r2, #164	; 0xa4
    2cb2:	2300      	movs	r3, #0
    2cb4:	0052      	lsls	r2, r2, #1
    2cb6:	58a1      	ldr	r1, [r4, r2]
    2cb8:	6043      	str	r3, [r0, #4]
    2cba:	6001      	str	r1, [r0, #0]
    2cbc:	50a0      	str	r0, [r4, r2]
    2cbe:	3240      	adds	r2, #64	; 0x40
    2cc0:	5083      	str	r3, [r0, r2]
    2cc2:	3204      	adds	r2, #4
    2cc4:	5083      	str	r3, [r0, r2]
    2cc6:	3301      	adds	r3, #1
    2cc8:	9301      	str	r3, [sp, #4]
    2cca:	2300      	movs	r3, #0
    2ccc:	2e00      	cmp	r6, #0
    2cce:	d0d6      	beq.n	2c7e <__register_exitproc+0x3a>
    2cd0:	009a      	lsls	r2, r3, #2
    2cd2:	4692      	mov	sl, r2
    2cd4:	4482      	add	sl, r0
    2cd6:	464a      	mov	r2, r9
    2cd8:	2188      	movs	r1, #136	; 0x88
    2cda:	4654      	mov	r4, sl
    2cdc:	5062      	str	r2, [r4, r1]
    2cde:	22c4      	movs	r2, #196	; 0xc4
    2ce0:	0052      	lsls	r2, r2, #1
    2ce2:	4691      	mov	r9, r2
    2ce4:	4481      	add	r9, r0
    2ce6:	464a      	mov	r2, r9
    2ce8:	3987      	subs	r1, #135	; 0x87
    2cea:	4099      	lsls	r1, r3
    2cec:	6812      	ldr	r2, [r2, #0]
    2cee:	468b      	mov	fp, r1
    2cf0:	430a      	orrs	r2, r1
    2cf2:	4694      	mov	ip, r2
    2cf4:	464a      	mov	r2, r9
    2cf6:	4661      	mov	r1, ip
    2cf8:	6011      	str	r1, [r2, #0]
    2cfa:	2284      	movs	r2, #132	; 0x84
    2cfc:	4641      	mov	r1, r8
    2cfe:	0052      	lsls	r2, r2, #1
    2d00:	50a1      	str	r1, [r4, r2]
    2d02:	2e02      	cmp	r6, #2
    2d04:	d1bb      	bne.n	2c7e <__register_exitproc+0x3a>
    2d06:	0002      	movs	r2, r0
    2d08:	465c      	mov	r4, fp
    2d0a:	328d      	adds	r2, #141	; 0x8d
    2d0c:	32ff      	adds	r2, #255	; 0xff
    2d0e:	6811      	ldr	r1, [r2, #0]
    2d10:	430c      	orrs	r4, r1
    2d12:	6014      	str	r4, [r2, #0]
    2d14:	e7b3      	b.n	2c7e <__register_exitproc+0x3a>
    2d16:	0020      	movs	r0, r4
    2d18:	304d      	adds	r0, #77	; 0x4d
    2d1a:	30ff      	adds	r0, #255	; 0xff
    2d1c:	50e0      	str	r0, [r4, r3]
    2d1e:	e7a7      	b.n	2c70 <__register_exitproc+0x2c>
    2d20:	6828      	ldr	r0, [r5, #0]
    2d22:	f7ff ff8d 	bl	2c40 <__retarget_lock_release_recursive>
    2d26:	2001      	movs	r0, #1
    2d28:	4240      	negs	r0, r0
    2d2a:	e7b1      	b.n	2c90 <__register_exitproc+0x4c>
    2d2c:	20000430 	.word	0x20000430
    2d30:	00003a68 	.word	0x00003a68
    2d34:	00000000 	.word	0x00000000
    2d38:	00001186 	.word	0x00001186
    2d3c:	0000117e 	.word	0x0000117e
    2d40:	00001194 	.word	0x00001194
    2d44:	0000119e 	.word	0x0000119e
    2d48:	000011a8 	.word	0x000011a8
    2d4c:	000011b2 	.word	0x000011b2
    2d50:	000013a4 	.word	0x000013a4
    2d54:	000013de 	.word	0x000013de
    2d58:	000013f8 	.word	0x000013f8
    2d5c:	0000140e 	.word	0x0000140e
    2d60:	00001428 	.word	0x00001428
    2d64:	0000143e 	.word	0x0000143e
    2d68:	00001506 	.word	0x00001506
    2d6c:	00001584 	.word	0x00001584
    2d70:	000015a0 	.word	0x000015a0
    2d74:	000015be 	.word	0x000015be
    2d78:	00001654 	.word	0x00001654
    2d7c:	00001672 	.word	0x00001672
    2d80:	0000168e 	.word	0x0000168e
    2d84:	000016b2 	.word	0x000016b2
    2d88:	0000170a 	.word	0x0000170a
    2d8c:	00001724 	.word	0x00001724
    2d90:	00001730 	.word	0x00001730
    2d94:	0000173c 	.word	0x0000173c
    2d98:	00001748 	.word	0x00001748
    2d9c:	00001754 	.word	0x00001754

00002da0 <fade_up>:
	...
    2dd8:	00010001 00010001 00010001 00010001     ................
    2de8:	00010001 00020002 00020002 00020002     ................
    2df8:	00030003 00030003 00040004 00040004     ................
    2e08:	00050005 00060005 00070006 00070007     ................
    2e18:	00080008 00090009 000a000a 000b000b     ................
    2e28:	000d000c 000e000d 0010000f 00110010     ................
    2e38:	00130012 00140014 00160015 00180017     ................
    2e48:	001a0019 001d001c 001f001e 00220020     ............ .".
    2e58:	00240023 00270026 002a0028 002d002c     #.$.&.'.(.*.,.-.
    2e68:	0030002f 00340032 00370036 003b0039     /.0.2.4.6.7.9.;.
    2e78:	003f003d 00430041 00480045 004c004a     =.?.A.C.E.H.J.L.
    2e88:	0051004f 00560053 005b0058 0060005e     O.Q.S.V.X.[.^.`.
    2e98:	00660063 006c0069 0072006f 00780075     c.f.i.l.o.r.u.x.
    2ea8:	007f007b 00860082 008d0089 00940090     {...............
    2eb8:	009b0098 00a3009f 00ab00a7 00b400b0     ................
    2ec8:	00bd00b8 00c600c1 00cf00ca 00d900d4     ................
    2ed8:	00e300dd 00ed00e8 00f700f2 010200fd     ................
    2ee8:	010e0108 01190113 0125011f 0131012b     ..........%.+.1.
    2ef8:	013e0138 014b0145 01590152 0166015f     8.>.E.K.R.Y._.f.
    2f08:	0175016d 0183017c 0192018b 01a2019a     m.u.|...........
    2f18:	01b201aa 01c201ba 01d301ca 01e401db     ................
    2f28:	01f501ec 020701fe 021a0210 022d0223     ............#.-.
    2f38:	02400236 0254024a 0269025e 027d0273     6.@.J.T.^.i.s.}.
    2f48:	02930288 02a9029e 02bf02b4 02d602cb     ................
    2f58:	02ee02e2 030602f9 031e0312 0337032b     ............+.7.
    2f68:	03510344 036b035e 03860378 03a10394     D.Q.^.k.x.......
    2f78:	03bd03af 03da03cb 03f703e8 04150406     ................
    2f88:	04330424 04520443 04720462 04920482     $.3.C.R.b.r.....
    2f98:	04b304a3 04d504c4 04f704e6 051a0509     ................
    2fa8:	053e052c 05620550 05870574 05ad059a     ,.>.P.b.t.......
    2fb8:	05d305c0 05fa05e7 0622060e 064b0637     ..........".7.K.
    2fc8:	06740660 069e0689 06c906b4 06f506df     `.t.............
    2fd8:	0721070b 074f0738 077d0766 07ac0794     ..!.8.O.f.}.....
    2fe8:	07db07c3 080c07f3 083d0824 086f0856     ........$.=.V.o.
    2ff8:	08a20888 08d608bc 090b08f0 09400925     ............%.@.
    3008:	0977095b 09ae0992 09e609ca 0a1f0a03     [.w.............
    3018:	0a590a3c 0a940a77 0ad00ab2 0b0d0aee     <.Y.w...........
    3028:	0b4b0b2c 0b8a0b6a 0bc90ba9 0c0a0be9     ,.K.j...........
    3038:	0c4c0c2b 0c8e0c6d 0cd20cb0 0d170cf4     +.L.m...........
    3048:	0d5c0d39 0da30d80 0deb0dc7 0e340e0f     9.\...........4.
    3058:	0e7d0e58 0ec80ea3 0f140eee 0f620f3b     X.}.........;.b.
    3068:	0fb00f88 0fff0fd7                       ........

00003070 <fade_down>:
    3070:	0fd70fff 0f880fb0 0f3b0f62 0eee0f14     ........b.;.....
    3080:	0ea30ec8 0e580e7d 0e0f0e34 0dc70deb     ....}.X.4.......
    3090:	0d800da3 0d390d5c 0cf40d17 0cb00cd2     ....\.9.........
    30a0:	0c6d0c8e 0c2b0c4c 0be90c0a 0ba90bc9     ..m.L.+.........
    30b0:	0b6a0b8a 0b2c0b4b 0aee0b0d 0ab20ad0     ..j.K.,.........
    30c0:	0a770a94 0a3c0a59 0a030a1f 09ca09e6     ..w.Y.<.........
    30d0:	099209ae 095b0977 09250940 08f0090b     ....w.[.@.%.....
    30e0:	08bc08d6 088808a2 0856086f 0824083d     ........o.V.=.$.
    30f0:	07f3080c 07c307db 079407ac 0766077d     ............}.f.
    3100:	0738074f 070b0721 06df06f5 06b406c9     O.8.!...........
    3110:	0689069e 06600674 0637064b 060e0622     ....t.`.K.7."...
    3120:	05e705fa 05c005d3 059a05ad 05740587     ..............t.
    3130:	05500562 052c053e 0509051a 04e604f7     b.P.>.,.........
    3140:	04c404d5 04a304b3 04820492 04620472     ............r.b.
    3150:	04430452 04240433 04060415 03e803f7     R.C.3.$.........
    3160:	03cb03da 03af03bd 039403a1 03780386     ..............x.
    3170:	035e036b 03440351 032b0337 0312031e     k.^.Q.D.7.+.....
    3180:	02f90306 02e202ee 02cb02d6 02b402bf     ................
    3190:	029e02a9 02880293 0273027d 025e0269     ........}.s.i.^.
    31a0:	024a0254 02360240 0223022d 0210021a     T.J.@.6.-.#.....
    31b0:	01fe0207 01ec01f5 01db01e4 01ca01d3     ................
    31c0:	01ba01c2 01aa01b2 019a01a2 018b0192     ................
    31d0:	017c0183 016d0175 015f0166 01520159     ..|.u.m.f._.Y.R.
    31e0:	0145014b 0138013e 012b0131 011f0125     K.E.>.8.1.+.%...
    31f0:	01130119 0108010e 00fd0102 00f200f7     ................
    3200:	00e800ed 00dd00e3 00d400d9 00ca00cf     ................
    3210:	00c100c6 00b800bd 00b000b4 00a700ab     ................
    3220:	009f00a3 0098009b 00900094 0089008d     ................
    3230:	00820086 007b007f 00750078 006f0072     ......{.x.u.r.o.
    3240:	0069006c 00630066 005e0060 0058005b     l.i.f.c.`.^.[.X.
    3250:	00530056 004f0051 004a004c 00450048     V.S.Q.O.L.J.H.E.
    3260:	00410043 003d003f 0039003b 00360037     C.A.?.=.;.9.7.6.
    3270:	00320034 002f0030 002c002d 0028002a     4.2.0./.-.,.*.(.
    3280:	00260027 00230024 00200022 001e001f     '.&.$.#.". .....
    3290:	001c001d 0019001a 00170018 00150016     ................
    32a0:	00140014 00120013 00100011 000f0010     ................
    32b0:	000d000e 000c000d 000b000b 000a000a     ................
    32c0:	00090009 00080008 00070007 00060007     ................
    32d0:	00050006 00050005 00040004 00040004     ................
    32e0:	00030003 00030003 00020002 00020002     ................
    32f0:	00020002 00010001 00010001 00010001     ................
    3300:	00010001 00010001 00010001 00010001     ................
	...

00003340 <xy_fade_up>:
	...
    3368:	00010000 00010001 00010001 00010001     ................
    3378:	00010001 00020002 00020002 00030002     ................
    3388:	00030003 00040003 00040004 00050004     ................
    3398:	00050005 00060006 00070007 00080007     ................
    33a8:	00090008 000a0009 000b000b 000c000c     ................
    33b8:	000e000d 000f000e 00100010 00120011     ................
    33c8:	00140013 00150015 00170016 00190018     ................
    33d8:	001b001a 001e001c 0020001f 00220021     .......... .!.".
    33e8:	00250023 00270026 002a0029 002d002c     #.%.&.'.).*.,.-.
    33f8:	0030002f 00330032 00370035 003a0038     /.0.2.3.5.7.8.:.
    3408:	003e003c 00410040 00450043 00490047     <.>.@.A.C.E.G.I.
    3418:	004e004b 00520050 00560054 005b0059     K.N.P.R.T.V.Y.[.
    3428:	0060005d 00650062 006a0067 006f006d     ].`.b.e.g.j.m.o.
    3438:	00750072 007b0078 0080007e 00870083     r.u.x.{.~.......
    3448:	008d008a 00930090 009a0097 00a1009d     ................
    3458:	00a800a4 00af00ab 00b600b3 00be00ba     ................
    3468:	00c600c2 00ce00ca 00d600d2 00df00db     ................
    3478:	00e800e3 00f100ec 00fa00f5 010300fe     ................
    3488:	010d0108 01170112 0121011c 012b0126     ..........!.&.+.
    3498:	01360131 0141013b 014c0146 01570152     1.6.;.A.F.L.R.W.
    34a8:	0163015d 016f0169 017b0175 01870181     ].c.i.o.u.{.....
    34b8:	0194018e 01a1019b 01ae01a8 01bc01b5     ................
    34c8:	01ca01c3 01d801d1 01e601df 01f501ed     ................
    34d8:	020401fc 0213020b 0222021b 0232022a     ..........".*.2.
    34e8:	0242023a 0253024b 0264025b 0275026c     :.B.K.S.[.d.l.u.
    34f8:	0286027d 0298028f 02aa02a1 02bc02b3     }...............
    3508:	02cf02c5 02e202d8 02f502eb 030902ff     ................
    3518:	031d0313 03310327 0346033b 035b0350     ....'.1.;.F.P.[.
    3528:	03700365 0386037b 039c0391 03b203a7     e.p.{...........
    3538:	03c903be 03e003d5 03f803ec 04100404     ................
    3548:	0428041c 04410434 045a044d 04730466     ..(.4.A.M.Z.f.s.
    3558:	048d0480 04a7049a 04c204b4 04dd04cf     ................
    3568:	04f804ea 05140506 05300522 054d053e     ........".0.>.M.
    3578:	056a055b 05870578 05a50596 05c305b4     [.j.x...........
    3588:	05e205d2 060105f1 06200610 06400630     .......... .0.@.
    3598:	06600650 06810671 06a20692 06c406b3     P.`.q...........
    35a8:	06e606d5 070806f7 072b071a 074f073d     ..........+.=.O.
    35b8:	07730761 07970785 07bc07a9 07e107ce     a.s.............
    35c8:	080707f4 082d081a 08530840 087b0867     ......-.@.S.g.{.
    35d8:	08a2088e 08ca08b6 08f308de 091c0907     ................
    35e8:	09450930 096f095a 099a0984 09c509af     0.E.Z.o.........
    35f8:	09f009da 0a1c0a06 0a490a32 0a760a5f     ........2.I._.v.
    3608:	0aa30a8c 0ad10aba 0b000ae8 0b2f0b17     ............../.
    3618:	0b5e0b47 0b8f0b76 0bbf0ba7 0bf00bd8     G.^.v...........
    3628:	0c220c09 0c540c3b 0c870c6e 0cba0ca1     ..".;.T.n.......
    3638:	0cee0cd4 0d230d08 0d580d3d 0d8d0d72     ......#.=.X.r...
    3648:	0dc30da8 0dfa0dde 0e310e15 0e690e4d     ..........1.M.i.
    3658:	0ea10e85 0eda0ebd 0f130ef7 0f4d0f30     ............0.M.
    3668:	0f880f6b 0fc30fa6 0fff0fe1              k...........

00003674 <xy_fade_down>:
    3674:	0fe10fff 0fa60fc3 0f6b0f88 0f300f4d     ..........k.M.0.
    3684:	0ef70f13 0ebd0eda 0e850ea1 0e4d0e69     ............i.M.
    3694:	0e150e31 0dde0dfa 0da80dc3 0d720d8d     1.............r.
    36a4:	0d3d0d58 0d080d23 0cd40cee 0ca10cba     X.=.#...........
    36b4:	0c6e0c87 0c3b0c54 0c090c22 0bd80bf0     ..n.T.;.".......
    36c4:	0ba70bbf 0b760b8f 0b470b5e 0b170b2f     ......v.^.G./...
    36d4:	0ae80b00 0aba0ad1 0a8c0aa3 0a5f0a76     ............v._.
    36e4:	0a320a49 0a060a1c 09da09f0 09af09c5     I.2.............
    36f4:	0984099a 095a096f 09300945 0907091c     ....o.Z.E.0.....
    3704:	08de08f3 08b608ca 088e08a2 0867087b     ............{.g.
    3714:	08400853 081a082d 07f40807 07ce07e1     S.@.-...........
    3724:	07a907bc 07850797 07610773 073d074f     ........s.a.O.=.
    3734:	071a072b 06f70708 06d506e6 06b306c4     +...............
    3744:	069206a2 06710681 06500660 06300640     ......q.`.P.@.0.
    3754:	06100620 05f10601 05d205e2 05b405c3      ...............
    3764:	059605a5 05780587 055b056a 053e054d     ......x.j.[.M.>.
    3774:	05220530 05060514 04ea04f8 04cf04dd     0.".............
    3784:	04b404c2 049a04a7 0480048d 04660473     ............s.f.
    3794:	044d045a 04340441 041c0428 04040410     Z.M.A.4.(.......
    37a4:	03ec03f8 03d503e0 03be03c9 03a703b2     ................
    37b4:	0391039c 037b0386 03650370 0350035b     ......{.p.e.[.P.
    37c4:	033b0346 03270331 0313031d 02ff0309     F.;.1.'.........
    37d4:	02eb02f5 02d802e2 02c502cf 02b302bc     ................
    37e4:	02a102aa 028f0298 027d0286 026c0275     ..........}.u.l.
    37f4:	025b0264 024b0253 023a0242 022a0232     d.[.S.K.B.:.2.*.
    3804:	021b0222 020b0213 01fc0204 01ed01f5     "...............
    3814:	01df01e6 01d101d8 01c301ca 01b501bc     ................
    3824:	01a801ae 019b01a1 018e0194 01810187     ................
    3834:	0175017b 0169016f 015d0163 01520157     {.u.o.i.c.].W.R.
    3844:	0146014c 013b0141 01310136 0126012b     L.F.A.;.6.1.+.&.
    3854:	011c0121 01120117 0108010d 00fe0103     !...............
    3864:	00f500fa 00ec00f1 00e300e8 00db00df     ................
    3874:	00d200d6 00ca00ce 00c200c6 00ba00be     ................
    3884:	00b300b6 00ab00af 00a400a8 009d00a1     ................
    3894:	0097009a 00900093 008a008d 00830087     ................
    38a4:	007e0080 0078007b 00720075 006d006f     ..~.{.x.u.r.o.m.
    38b4:	0067006a 00620065 005d0060 0059005b     j.g.e.b.`.].[.Y.
    38c4:	00540056 00500052 004b004e 00470049     V.T.R.P.N.K.I.G.
    38d4:	00430045 00400041 003c003e 0038003a     E.C.A.@.>.<.:.8.
    38e4:	00350037 00320033 002f0030 002c002d     7.5.3.2.0./.-.,.
    38f4:	0029002a 00260027 00230025 00210022     *.).'.&.%.#.".!.
    3904:	001f0020 001c001e 001a001b 00180019      ...............
    3914:	00160017 00150015 00130014 00110012     ................
    3924:	00100010 000e000f 000d000e 000c000c     ................
    3934:	000b000b 0009000a 00080009 00070008     ................
    3944:	00070007 00060006 00050005 00040005     ................
    3954:	00040004 00030004 00030003 00020003     ................
    3964:	00020002 00020002 00010001 00010001     ................
    3974:	00010001 00010001 00000001 00000000     ................
	...
    39a8:	00002620 000025f0 00002602 00002544      &...%...&..D%..
    39b8:	00002602 000025e6 00002602 00002544     .&...%...&..D%..
    39c8:	000025f0 000025f0 000025e6 00002544     .%...%...%..D%..
    39d8:	0000254c 0000254c 0000254c 00002608     L%..L%..L%...&..
    39e8:	000025f0 000025f0 000025c4 000026a8     .%...%...%...&..
    39f8:	000025c4 000025e6 000025c4 000026a8     .%...%...%...&..
    3a08:	000025f0 000025f0 000025e6 000026a8     .%...%...%...&..
    3a18:	0000254c 0000254c 0000254c 000026b2     L%..L%..L%...&..
    3a28:	00002850 000027a0 000027a0 0000279e     P(...'...'...'..
    3a38:	00002842 00002842 00002838 0000279e     B(..B(..8(...'..
    3a48:	00002842 00002838 00002842 0000279e     B(..8(..B(...'..
    3a58:	00002848 00002848 00002848 000028d8     H(..H(..H(...(..

00003a68 <_global_impure_ptr>:
    3a68:	20000008                                ... 

00003a6c <_init>:
    3a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3a6e:	46c0      	nop			; (mov r8, r8)
    3a70:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3a72:	bc08      	pop	{r3}
    3a74:	469e      	mov	lr, r3
    3a76:	4770      	bx	lr

00003a78 <__init_array_start>:
    3a78:	00002be1 	.word	0x00002be1

00003a7c <__frame_dummy_init_array_entry>:
    3a7c:	000000dd                                ....

00003a80 <_fini>:
    3a80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3a82:	46c0      	nop			; (mov r8, r8)
    3a84:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3a86:	bc08      	pop	{r3}
    3a88:	469e      	mov	lr, r3
    3a8a:	4770      	bx	lr

00003a8c <__fini_array_start>:
    3a8c:	000000b5 	.word	0x000000b5
