Analysis & Synthesis report for tomasulo
Sun Mar 21 12:48:03 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: Top-level Entity: |tomasulo
 15. Parameter Settings for User Entity Instance: FilaInstrucoes:instrucoes
 16. Port Connectivity Checks: "FilaInstrucoes:instrucoes"
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages
 19. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Mar 21 12:48:03 2021           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; tomasulo                                        ;
; Top-level Entity Name              ; tomasulo                                        ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 925                                             ;
;     Total combinational functions  ; 826                                             ;
;     Dedicated logic registers      ; 395                                             ;
; Total registers                    ; 395                                             ;
; Total pins                         ; 55                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; tomasulo           ; tomasulo           ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                          ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                            ; Library ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------------------------------+---------+
; tomasulo.v                       ; yes             ; User Verilog HDL File  ; C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/tomasulo.v       ;         ;
; SomSub.v                         ; yes             ; User Verilog HDL File  ; C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/SomSub.v         ;         ;
; registrador.v                    ; yes             ; User Verilog HDL File  ; C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/registrador.v    ;         ;
; FilaInstrucoes.v                 ; yes             ; User Verilog HDL File  ; C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/FilaInstrucoes.v ;         ;
; count.v                          ; yes             ; User Verilog HDL File  ; C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/count.v          ;         ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 925   ;
;                                             ;       ;
; Total combinational functions               ; 826   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 397   ;
;     -- 3 input functions                    ; 369   ;
;     -- <=2 input functions                  ; 60    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 753   ;
;     -- arithmetic mode                      ; 73    ;
;                                             ;       ;
; Total registers                             ; 395   ;
;     -- Dedicated logic registers            ; 395   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 55    ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 326   ;
; Total fan-out                               ; 3879  ;
; Average fan-out                             ; 3.04  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+--------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                              ; Library Name ;
+--------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------+--------------+
; |tomasulo                            ; 826 (729)         ; 395 (295)    ; 0           ; 0            ; 0       ; 0         ; 55   ; 0            ; |tomasulo                                                        ; work         ;
;    |FilaInstrucoes:instrucoes|       ; 24 (1)            ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tomasulo|FilaInstrucoes:instrucoes                              ; work         ;
;       |PC:pc|                        ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tomasulo|FilaInstrucoes:instrucoes|PC:pc                        ; work         ;
;       |memoriaInstrucao:memoriaInst| ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tomasulo|FilaInstrucoes:instrucoes|memoriaInstrucao:memoriaInst ; work         ;
;    |SomSub:UF_SomSub|                ; 32 (29)           ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tomasulo|SomSub:UF_SomSub                                       ; work         ;
;       |SubCounter:c|                 ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tomasulo|SomSub:UF_SomSub|SubCounter:c                          ; work         ;
;    |count:PC|                        ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tomasulo|count:PC                                               ; work         ;
;    |registrador0:reg4|               ; 3 (3)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tomasulo|registrador0:reg4                                      ; work         ;
;    |registrador1:reg0|               ; 4 (4)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tomasulo|registrador1:reg0                                      ; work         ;
;    |registrador1:reg1|               ; 4 (4)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tomasulo|registrador1:reg1                                      ; work         ;
;    |registrador1:reg2|               ; 4 (4)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tomasulo|registrador1:reg2                                      ; work         ;
;    |registrador1:reg5|               ; 4 (4)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tomasulo|registrador1:reg5                                      ; work         ;
;    |registrador2:reg3|               ; 1 (1)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tomasulo|registrador2:reg3                                      ; work         ;
+--------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                   ;
+----------------------------------------------------+-------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal     ; Free of Timing Hazards ;
+----------------------------------------------------+-------------------------+------------------------+
; SomSub:UF_SomSub|Result[0]                         ; SomSub:UF_SomSub|Equal0 ; yes                    ;
; SomSub:UF_SomSub|Result[1]                         ; SomSub:UF_SomSub|Equal0 ; yes                    ;
; SomSub:UF_SomSub|Result[2]                         ; SomSub:UF_SomSub|Equal0 ; yes                    ;
; SomSub:UF_SomSub|Result[3]                         ; SomSub:UF_SomSub|Equal0 ; yes                    ;
; SomSub:UF_SomSub|Result[4]                         ; SomSub:UF_SomSub|Equal0 ; yes                    ;
; SomSub:UF_SomSub|Result[5]                         ; SomSub:UF_SomSub|Equal0 ; yes                    ;
; SomSub:UF_SomSub|Result[6]                         ; SomSub:UF_SomSub|Equal0 ; yes                    ;
; SomSub:UF_SomSub|Result[7]                         ; SomSub:UF_SomSub|Equal0 ; yes                    ;
; SomSub:UF_SomSub|Result[8]                         ; SomSub:UF_SomSub|Equal0 ; yes                    ;
; Number of user-specified and inferred latches = 9  ;                         ;                        ;
+----------------------------------------------------+-------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                     ;
+-----------------------------------------+----------------------------------------------+
; Register name                           ; Reason for Removal                           ;
+-----------------------------------------+----------------------------------------------+
; rotuloEstacaoZ[5][3]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoZ[5][2]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoZ[5][1]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoZ[5][0]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoZ[4][8]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoZ[4][7]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoZ[4][6]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoZ[4][5]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoZ[4][4]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoZ[4][3]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoZ[4][2]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoZ[4][1]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoZ[4][0]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoZ[3][8]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoZ[3][7]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoZ[3][6]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoZ[3][5]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoZ[3][4]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoZ[3][3]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoZ[3][2]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoZ[3][1]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoZ[3][0]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoZ[5][8]                    ; Lost fanout                                  ;
; rotuloEstacaoZ[5][7]                    ; Lost fanout                                  ;
; rotuloEstacaoZ[5][6]                    ; Lost fanout                                  ;
; rotuloEstacaoZ[5][5]                    ; Lost fanout                                  ;
; rotuloEstacaoZ[5][4]                    ; Lost fanout                                  ;
; rotuloEstacaoJ[3][0]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoJ[3][1]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoJ[3][2]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoJ[3][3]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoJ[3][4]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoJ[3][5]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoJ[3][6]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoJ[3][7]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoJ[3][8]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoJ[4][0]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoJ[4][1]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoJ[4][2]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoJ[4][3]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoJ[4][4]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoJ[4][5]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoJ[4][6]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoJ[4][7]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoJ[4][8]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoJ[5][0]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoJ[5][1]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoJ[5][2]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoJ[5][3]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoJ[5][4]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoJ[5][5]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoJ[5][6]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoJ[5][7]                    ; Stuck at VCC due to stuck port data_in       ;
; rotuloEstacaoJ[5][8]                    ; Stuck at VCC due to stuck port data_in       ;
; newLabel[3..8]                          ; Merged with newLabel[2]                      ;
; ValueJ[4][1]                            ; Merged with ValueZ[3][0]                     ;
; ValueJ[3][6]                            ; Merged with ValueZ[3][0]                     ;
; ValueZ[3][3]                            ; Merged with ValueZ[3][0]                     ;
; ValueZ[4][5]                            ; Merged with ValueZ[3][0]                     ;
; ValueZ[4][2]                            ; Merged with ValueZ[3][0]                     ;
; ValueZ[4][0]                            ; Merged with ValueZ[3][0]                     ;
; ValueJ[5][8]                            ; Merged with ValueZ[3][0]                     ;
; ValueJ[4][6]                            ; Merged with ValueZ[3][0]                     ;
; ValueJ[5][6]                            ; Merged with ValueZ[3][0]                     ;
; ValueZ[3][5]                            ; Merged with ValueZ[3][0]                     ;
; ValueZ[3][4]                            ; Merged with ValueZ[3][0]                     ;
; ValueJ[3][1]                            ; Merged with ValueZ[3][0]                     ;
; ValueZ[4][7]                            ; Merged with ValueZ[3][0]                     ;
; ValueJ[5][1]                            ; Merged with ValueZ[3][0]                     ;
; ValueJ[3][3]                            ; Merged with ValueZ[3][0]                     ;
; ValueJ[5][0]                            ; Merged with ValueZ[3][0]                     ;
; ValueZ[5][1]                            ; Merged with ValueZ[3][0]                     ;
; ValueZ[5][5]                            ; Merged with ValueZ[3][0]                     ;
; ValueZ[3][8]                            ; Merged with ValueZ[3][0]                     ;
; ValueZ[3][7]                            ; Merged with ValueZ[3][0]                     ;
; ValueJ[5][2]                            ; Merged with ValueZ[3][0]                     ;
; ValueZ[5][4]                            ; Merged with ValueZ[3][0]                     ;
; ValueZ[5][8]                            ; Merged with ValueZ[3][0]                     ;
; ValueJ[4][0]                            ; Merged with ValueZ[3][0]                     ;
; ValueZ[3][2]                            ; Merged with ValueZ[3][0]                     ;
; ValueJ[4][4]                            ; Merged with ValueZ[3][0]                     ;
; ValueJ[3][5]                            ; Merged with ValueZ[3][0]                     ;
; ValueZ[4][3]                            ; Merged with ValueZ[3][0]                     ;
; ValueZ[3][6]                            ; Merged with ValueZ[3][0]                     ;
; ValueJ[4][8]                            ; Merged with ValueZ[3][0]                     ;
; ValueZ[5][0]                            ; Merged with ValueZ[3][0]                     ;
; ValueJ[5][3]                            ; Merged with ValueZ[3][0]                     ;
; ValueJ[4][2]                            ; Merged with ValueZ[3][0]                     ;
; ValueJ[5][7]                            ; Merged with ValueZ[3][0]                     ;
; ValueJ[4][5]                            ; Merged with ValueZ[3][0]                     ;
; ValueZ[4][6]                            ; Merged with ValueZ[3][0]                     ;
; ValueJ[5][4]                            ; Merged with ValueZ[3][0]                     ;
; ValueJ[3][7]                            ; Merged with ValueZ[3][0]                     ;
; ValueJ[3][0]                            ; Merged with ValueZ[3][0]                     ;
; ValueJ[5][5]                            ; Merged with ValueZ[3][0]                     ;
; ValueZ[5][7]                            ; Merged with ValueZ[3][0]                     ;
; ValueZ[4][1]                            ; Merged with ValueZ[3][0]                     ;
; ValueJ[4][7]                            ; Merged with ValueZ[3][0]                     ;
; ValueZ[4][4]                            ; Merged with ValueZ[3][0]                     ;
; ValueZ[4][8]                            ; Merged with ValueZ[3][0]                     ;
; ValueJ[4][3]                            ; Merged with ValueZ[3][0]                     ;
; ValueZ[5][3]                            ; Merged with ValueZ[3][0]                     ;
; ValueZ[5][2]                            ; Merged with ValueZ[3][0]                     ;
; ValueZ[5][6]                            ; Merged with ValueZ[3][0]                     ;
; ValueZ[3][1]                            ; Merged with ValueZ[3][0]                     ;
; ValueJ[3][4]                            ; Merged with ValueZ[3][0]                     ;
; ValueJ[3][2]                            ; Merged with ValueZ[3][0]                     ;
; ValueJ[3][8]                            ; Merged with ValueZ[3][0]                     ;
; registrador1:reg5|OutputLabel[3..8]     ; Merged with registrador1:reg5|OutputLabel[2] ;
; registrador0:reg4|OutputLabel[3..8]     ; Merged with registrador0:reg4|OutputLabel[2] ;
; registrador2:reg3|OutputLabel[3..8]     ; Merged with registrador2:reg3|OutputLabel[2] ;
; registrador1:reg2|OutputLabel[3..8]     ; Merged with registrador1:reg2|OutputLabel[2] ;
; registrador1:reg1|OutputLabel[3..8]     ; Merged with registrador1:reg1|OutputLabel[2] ;
; registrador1:reg0|OutputLabel[3..8]     ; Merged with registrador1:reg0|OutputLabel[2] ;
; ValueZ[3][0]                            ; Stuck at GND due to stuck port data_in       ;
; rotuloEstacaoZ[2][5]                    ; Merged with rotuloEstacaoZ[2][8]             ;
; rotuloEstacaoZ[2][7]                    ; Merged with rotuloEstacaoZ[2][8]             ;
; rotuloEstacaoZ[2][4]                    ; Merged with rotuloEstacaoZ[2][8]             ;
; rotuloEstacaoZ[2][3]                    ; Merged with rotuloEstacaoZ[2][6]             ;
; rotuloEstacaoZ[2][2]                    ; Merged with rotuloEstacaoZ[2][6]             ;
; rotuloEstacaoZ[1][2]                    ; Merged with rotuloEstacaoZ[1][8]             ;
; rotuloEstacaoZ[1][7]                    ; Merged with rotuloEstacaoZ[1][8]             ;
; rotuloEstacaoZ[1][5]                    ; Merged with rotuloEstacaoZ[1][6]             ;
; rotuloEstacaoZ[1][4]                    ; Merged with rotuloEstacaoZ[1][6]             ;
; rotuloEstacaoZ[1][3]                    ; Merged with rotuloEstacaoZ[1][6]             ;
; rotuloEstacaoZ[0][2]                    ; Merged with rotuloEstacaoZ[0][8]             ;
; rotuloEstacaoZ[0][7]                    ; Merged with rotuloEstacaoZ[0][8]             ;
; rotuloEstacaoZ[0][6]                    ; Merged with rotuloEstacaoZ[0][8]             ;
; rotuloEstacaoZ[0][5]                    ; Merged with rotuloEstacaoZ[0][8]             ;
; rotuloEstacaoZ[0][4]                    ; Merged with rotuloEstacaoZ[0][8]             ;
; rotuloEstacaoZ[0][3]                    ; Merged with rotuloEstacaoZ[0][8]             ;
; rotuloEstacaoJ[0][3]                    ; Merged with rotuloEstacaoJ[0][2]             ;
; rotuloEstacaoJ[0][4]                    ; Merged with rotuloEstacaoJ[0][2]             ;
; rotuloEstacaoJ[0][5]                    ; Merged with rotuloEstacaoJ[0][2]             ;
; rotuloEstacaoJ[0][6]                    ; Merged with rotuloEstacaoJ[0][2]             ;
; rotuloEstacaoJ[0][7]                    ; Merged with rotuloEstacaoJ[0][2]             ;
; rotuloEstacaoJ[0][8]                    ; Merged with rotuloEstacaoJ[0][2]             ;
; rotuloEstacaoJ[1][3]                    ; Merged with rotuloEstacaoJ[1][2]             ;
; rotuloEstacaoJ[1][4]                    ; Merged with rotuloEstacaoJ[1][2]             ;
; rotuloEstacaoJ[1][5]                    ; Merged with rotuloEstacaoJ[1][2]             ;
; rotuloEstacaoJ[1][6]                    ; Merged with rotuloEstacaoJ[1][2]             ;
; rotuloEstacaoJ[1][7]                    ; Merged with rotuloEstacaoJ[1][2]             ;
; rotuloEstacaoJ[1][8]                    ; Merged with rotuloEstacaoJ[1][2]             ;
; rotuloEstacaoJ[2][3]                    ; Merged with rotuloEstacaoJ[2][2]             ;
; rotuloEstacaoJ[2][4]                    ; Merged with rotuloEstacaoJ[2][2]             ;
; rotuloEstacaoJ[2][5]                    ; Merged with rotuloEstacaoJ[2][2]             ;
; rotuloEstacaoJ[2][6]                    ; Merged with rotuloEstacaoJ[2][2]             ;
; rotuloEstacaoJ[2][7]                    ; Merged with rotuloEstacaoJ[2][2]             ;
; rotuloEstacaoJ[2][8]                    ; Merged with rotuloEstacaoJ[2][2]             ;
; rotuloEstacaoX[0][6]                    ; Merged with rotuloEstacaoX[0][2]             ;
; rotuloEstacaoX[0][8]                    ; Merged with rotuloEstacaoX[0][2]             ;
; rotuloEstacaoX[0][3]                    ; Merged with rotuloEstacaoX[0][2]             ;
; rotuloEstacaoX[0][4]                    ; Merged with rotuloEstacaoX[0][2]             ;
; rotuloEstacaoX[0][5]                    ; Merged with rotuloEstacaoX[0][2]             ;
; rotuloEstacaoX[1][4]                    ; Merged with rotuloEstacaoX[1][2]             ;
; rotuloEstacaoX[1][3]                    ; Merged with rotuloEstacaoX[1][2]             ;
; rotuloEstacaoX[1][5]                    ; Merged with rotuloEstacaoX[1][2]             ;
; rotuloEstacaoX[1][6]                    ; Merged with rotuloEstacaoX[1][2]             ;
; rotuloEstacaoX[1][7]                    ; Merged with rotuloEstacaoX[1][2]             ;
; rotuloEstacaoX[1][8]                    ; Merged with rotuloEstacaoX[1][2]             ;
; rotuloEstacaoX[2][3]                    ; Merged with rotuloEstacaoX[2][2]             ;
; rotuloEstacaoX[2][4]                    ; Merged with rotuloEstacaoX[2][2]             ;
; rotuloEstacaoX[2][5]                    ; Merged with rotuloEstacaoX[2][2]             ;
; rotuloEstacaoX[2][6]                    ; Merged with rotuloEstacaoX[2][2]             ;
; rotuloEstacaoX[2][7]                    ; Merged with rotuloEstacaoX[2][2]             ;
; rotuloEstacaoX[2][8]                    ; Merged with rotuloEstacaoX[2][2]             ;
; rotuloEstacaoZ[2][6]                    ; Merged with rotuloEstacaoZ[2][8]             ;
; rotuloEstacaoZ[1][6]                    ; Merged with rotuloEstacaoZ[1][8]             ;
; rotuloEstacaoX[0][7]                    ; Merged with rotuloEstacaoX[0][2]             ;
; InLabelSomSub[2]                        ; Stuck at GND due to stuck port data_in       ;
; newLabelControl[3]                      ; Stuck at GND due to stuck port data_in       ;
; registrador2:reg3|OutputLabel[0..2]     ; Stuck at VCC due to stuck port clock         ;
; reservaInstrucao[0][2]                  ; Stuck at GND due to stuck port data_in       ;
; reservaInstrucao[1][2]                  ; Stuck at GND due to stuck port data_in       ;
; reservaInstrucao[2][2]                  ; Stuck at GND due to stuck port data_in       ;
; reservaInstrucao[0][1]                  ; Stuck at GND due to stuck port data_in       ;
; reservaInstrucao[1][1]                  ; Stuck at GND due to stuck port data_in       ;
; reservaInstrucao[2][1]                  ; Stuck at GND due to stuck port data_in       ;
; opSomSub[1,2]                           ; Stuck at GND due to stuck port data_in       ;
; FilaInstrucoes:instrucoes|PC:pc|pc[7]   ; Lost fanout                                  ;
; Total Number of Removed Registers = 218 ;                                              ;
+-----------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                  ;
+------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; Register name          ; Reason for Removal        ; Registers Removed due to This Register                                                  ;
+------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; rotuloEstacaoZ[5][3]   ; Stuck at VCC              ; rotuloEstacaoZ[5][8], rotuloEstacaoZ[5][7], rotuloEstacaoZ[5][6], rotuloEstacaoZ[5][5], ;
;                        ; due to stuck port data_in ; rotuloEstacaoZ[5][4]                                                                    ;
; newLabelControl[3]     ; Stuck at GND              ; registrador2:reg3|OutputLabel[2], registrador2:reg3|OutputLabel[0],                     ;
;                        ; due to stuck port data_in ; registrador2:reg3|OutputLabel[1]                                                        ;
; reservaInstrucao[0][2] ; Stuck at GND              ; opSomSub[2]                                                                             ;
;                        ; due to stuck port data_in ;                                                                                         ;
; reservaInstrucao[0][1] ; Stuck at GND              ; opSomSub[1]                                                                             ;
;                        ; due to stuck port data_in ;                                                                                         ;
+------------------------+---------------------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 395   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 103   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 43    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; registrador1:reg0|OutputData[0]         ; 4       ;
; registrador1:reg1|OutputData[0]         ; 4       ;
; registrador1:reg2|OutputData[0]         ; 4       ;
; registrador2:reg3|OutputData[1]         ; 4       ;
; registrador1:reg5|OutputData[0]         ; 4       ;
; registrador1:reg0|OutputLabel[2]        ; 4       ;
; registrador0:reg4|OutputLabel[2]        ; 4       ;
; registrador1:reg5|OutputLabel[2]        ; 4       ;
; registrador1:reg1|OutputLabel[2]        ; 4       ;
; registrador1:reg2|OutputLabel[2]        ; 4       ;
; registrador1:reg0|OutputLabel[0]        ; 4       ;
; registrador0:reg4|OutputLabel[0]        ; 4       ;
; registrador1:reg5|OutputLabel[0]        ; 4       ;
; registrador1:reg1|OutputLabel[0]        ; 4       ;
; registrador1:reg2|OutputLabel[0]        ; 4       ;
; registrador1:reg0|OutputLabel[1]        ; 4       ;
; registrador0:reg4|OutputLabel[1]        ; 4       ;
; registrador1:reg5|OutputLabel[1]        ; 4       ;
; registrador1:reg1|OutputLabel[1]        ; 4       ;
; registrador1:reg2|OutputLabel[1]        ; 4       ;
; primeiraIntrucao                        ; 1       ;
; Total number of inverted registers = 21 ;         ;
+-----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |tomasulo|newDataControl[1]    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |tomasulo|rotuloEstacaoX[0][0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |tomasulo|rotuloEstacaoJ[0][1] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |tomasulo|rotuloEstacaoX[1][2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |tomasulo|rotuloEstacaoJ[1][2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |tomasulo|rotuloEstacaoX[2][2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |tomasulo|rotuloEstacaoJ[2][2] ;
; 6:1                ; 24 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |tomasulo|regY[8]              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |tomasulo|rotuloEstacaoZ[2][0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |tomasulo|rotuloEstacaoZ[1][0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |tomasulo|rotuloEstacaoZ[0][8] ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |tomasulo|newLabel[2]          ;
; 1:1                ; 21 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |tomasulo|Mux73                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |tomasulo|ValueX               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |tomasulo|ValueJ               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |tomasulo|ValueX               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |tomasulo|ValueJ               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |tomasulo|ValueX               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |tomasulo|ValueJ               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |tomasulo|ValueZ               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |tomasulo|ValueZ               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |tomasulo|ValueZ               ;
; 3:1                ; 81 bits   ; 162 LEs       ; 81 LEs               ; 81 LEs                 ; No         ; |tomasulo|tempoCorreto         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |tomasulo|Mux57                ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tomasulo|Mux61                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |tomasulo|minTempo             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |tomasulo|minTempo             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tomasulo|Mux26                ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tomasulo|Mux42                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |tomasulo|Mux39                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |tomasulo|Mux23                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |tomasulo|Mux0                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tomasulo|Mux8                 ;
; 4:1                ; 81 bits   ; 162 LEs       ; 81 LEs               ; 81 LEs                 ; No         ; |tomasulo|tempoCorreto         ;
; 4:1                ; 81 bits   ; 162 LEs       ; 81 LEs               ; 81 LEs                 ; No         ; |tomasulo|rotuloEstacaoX       ;
; 8:1                ; 9 bits    ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; No         ; |tomasulo|ValueJ               ;
; 8:1                ; 9 bits    ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; No         ; |tomasulo|ValueZ               ;
; 8:1                ; 9 bits    ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; No         ; |tomasulo|ValueX               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |tomasulo|controleSomSub       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |tomasulo ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; SOM            ; 000   ; Unsigned Binary                                 ;
; SUB            ; 001   ; Unsigned Binary                                 ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FilaInstrucoes:instrucoes ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; ADD            ; 000   ; Unsigned Binary                               ;
; SUB            ; 001   ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FilaInstrucoes:instrucoes"                                                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Mar 21 12:47:57 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tomasulo -c tomasulo
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file tomasulo.v
    Info (12023): Found entity 1: tomasulo
Info (12021): Found 2 design units, including 2 entities, in source file somsub.v
    Info (12023): Found entity 1: SubCounter
    Info (12023): Found entity 2: SomSub
Info (12021): Found 3 design units, including 3 entities, in source file registrador.v
    Info (12023): Found entity 1: registrador1
    Info (12023): Found entity 2: registrador2
    Info (12023): Found entity 3: registrador0
Info (12021): Found 3 design units, including 3 entities, in source file filainstrucoes.v
    Info (12023): Found entity 1: memoriaInstrucao
    Info (12023): Found entity 2: PC
    Info (12023): Found entity 3: FilaInstrucoes
Info (12021): Found 1 design units, including 1 entities, in source file count.v
    Info (12023): Found entity 1: count
Info (12127): Elaborating entity "tomasulo" for the top level hierarchy
Warning (10855): Verilog HDL warning at tomasulo.v(54): initial value for variable tempoCorreto should be constant
Warning (10855): Verilog HDL warning at tomasulo.v(54): initial value for variable reservaInstrucao should be constant
Warning (10230): Verilog HDL assignment warning at tomasulo.v(119): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at tomasulo.v(121): truncated value with size 32 to match size of target (3)
Warning (10193): Verilog HDL unsupported feature warning at tomasulo.v(138): Wait Statement is not supported and is ignored
Warning (10230): Verilog HDL assignment warning at tomasulo.v(165): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at tomasulo.v(168): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at tomasulo.v(180): truncated value with size 21 to match size of target (3)
Warning (10030): Net "rotuloEstacao[6]" at tomasulo.v(31) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "Regs[6]" at tomasulo.v(32) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "reservaInstrucao[5][8..6]" at tomasulo.v(47) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "reservaInstrucao[5][2..0]" at tomasulo.v(47) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "reservaInstrucao[4][8..6]" at tomasulo.v(47) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "reservaInstrucao[4][2..0]" at tomasulo.v(47) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "reservaInstrucao[3][8..6]" at tomasulo.v(47) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "reservaInstrucao[3][2..0]" at tomasulo.v(47) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "tempoCorreto[5..3]" at tomasulo.v(49) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "registrador1" for hierarchy "registrador1:reg0"
Info (12128): Elaborating entity "registrador2" for hierarchy "registrador2:reg3"
Info (12128): Elaborating entity "registrador0" for hierarchy "registrador0:reg4"
Info (12128): Elaborating entity "count" for hierarchy "count:PC"
Warning (10230): Verilog HDL assignment warning at count.v(8): truncated value with size 32 to match size of target (21)
Info (12128): Elaborating entity "SomSub" for hierarchy "SomSub:UF_SomSub"
Warning (10235): Verilog HDL Always Construct warning at SomSub.v(28): variable "count" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at SomSub.v(32): variable "count" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at SomSub.v(26): inferring latch(es) for variable "Result", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Result[0]" at SomSub.v(32)
Info (10041): Inferred latch for "Result[1]" at SomSub.v(32)
Info (10041): Inferred latch for "Result[2]" at SomSub.v(32)
Info (10041): Inferred latch for "Result[3]" at SomSub.v(32)
Info (10041): Inferred latch for "Result[4]" at SomSub.v(32)
Info (10041): Inferred latch for "Result[5]" at SomSub.v(32)
Info (10041): Inferred latch for "Result[6]" at SomSub.v(32)
Info (10041): Inferred latch for "Result[7]" at SomSub.v(32)
Info (10041): Inferred latch for "Result[8]" at SomSub.v(32)
Info (12128): Elaborating entity "SubCounter" for hierarchy "SomSub:UF_SomSub|SubCounter:c"
Warning (10230): Verilog HDL assignment warning at SomSub.v(10): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "FilaInstrucoes" for hierarchy "FilaInstrucoes:instrucoes"
Warning (10235): Verilog HDL Always Construct warning at FilaInstrucoes.v(49): variable "addFullControl" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at FilaInstrucoes.v(49): variable "I" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "PC" for hierarchy "FilaInstrucoes:instrucoes|PC:pc"
Warning (10230): Verilog HDL assignment warning at FilaInstrucoes.v(28): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "memoriaInstrucao" for hierarchy "FilaInstrucoes:instrucoes|memoriaInstrucao:memoriaInst"
Warning (10030): Net "MEM.data_a" at FilaInstrucoes.v(4) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "MEM.waddr_a" at FilaInstrucoes.v(4) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "MEM.we_a" at FilaInstrucoes.v(4) has no driver or initial value, using a default initial value '0'
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/db/tomasulo.ram0_memoriaInstrucao_6de4322b.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/output_files/tomasulo.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1142 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 54 output pins
    Info (21061): Implemented 1087 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 4606 megabytes
    Info: Processing ended: Sun Mar 21 12:48:03 2021
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/gabri/Documents/Tomasulo-PRATICA3-CORRETO/GabrielBarbosa_GabrielLuis_pratica3/output_files/tomasulo.map.smsg.


