{"vcs1":{"timestamp_begin":1747827814.092910758, "rt":9.24, "ut":9.38, "st":0.59}}
{"vcselab":{"timestamp_begin":1747827823.406429921, "rt":0.38, "ut":0.25, "st":0.11}}
{"link":{"timestamp_begin":1747827823.838317089, "rt":0.40, "ut":0.19, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747827813.451336219}
{"VCS_COMP_START_TIME": 1747827813.451336219}
{"VCS_COMP_END_TIME": 1747827824.387743964}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488860}}
{"vcselab": {"peak_mem": 183892}}
