#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000018dca3a0d10 .scope module, "tb_mips" "tb_mips" 2 1;
 .timescale 0 0;
v0000018dca4077f0_0 .var "clk", 0 0;
v0000018dca408830_0 .var/i "i", 31 0;
v0000018dca407570_0 .var "res", 0 0;
S_0000018dca3735f0 .scope module, "mips_DUT" "mips" 2 7, 3 1 0, S_0000018dca3a0d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0000018dca4035f0_0 .net "ALUOp", 1 0, v0000018dca395c40_0;  1 drivers
v0000018dca404130_0 .net "ALUSrc", 0 0, v0000018dca395380_0;  1 drivers
v0000018dca403690_0 .net "Branch", 0 0, v0000018dca396320_0;  1 drivers
v0000018dca4041d0_0 .net "Jal", 0 0, v0000018dca3963c0_0;  1 drivers
v0000018dca403730_0 .net "Jump", 0 0, v0000018dca394f20_0;  1 drivers
v0000018dca4037d0_0 .net "MemRead", 0 0, v0000018dca3968c0_0;  1 drivers
v0000018dca403870_0 .net "MemToReg", 0 0, v0000018dca396640_0;  1 drivers
v0000018dca4039b0_0 .net "MemWrite", 0 0, v0000018dca3959c0_0;  1 drivers
v0000018dca403a50_0 .net "OpCode", 5 0, L_0000018dca4086f0;  1 drivers
v0000018dca403af0_0 .net "RegDst", 0 0, v0000018dca394fc0_0;  1 drivers
v0000018dca403b90_0 .net "RegWrite", 0 0, v0000018dca394de0_0;  1 drivers
v0000018dca403cd0_0 .net "clk", 0 0, v0000018dca4077f0_0;  1 drivers
v0000018dca404310_0 .net "reset", 0 0, v0000018dca407570_0;  1 drivers
S_0000018dca373780 .scope module, "Control" "control" 3 23, 4 1 0, S_0000018dca3735f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 2 "AluOP";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /OUTPUT 1 "Jal";
v0000018dca395380_0 .var "ALUSrc", 0 0;
v0000018dca395c40_0 .var "AluOP", 1 0;
v0000018dca396320_0 .var "Branch", 0 0;
v0000018dca3963c0_0 .var "Jal", 0 0;
v0000018dca394f20_0 .var "Jump", 0 0;
v0000018dca3968c0_0 .var "MemRead", 0 0;
v0000018dca3959c0_0 .var "MemWrite", 0 0;
v0000018dca396640_0 .var "MemtoReg", 0 0;
v0000018dca394fc0_0 .var "RegDst", 0 0;
v0000018dca394de0_0 .var "RegWrite", 0 0;
v0000018dca396460_0 .net "opcode", 5 0, L_0000018dca4086f0;  alias, 1 drivers
E_0000018dca382540 .event anyedge, v0000018dca396460_0;
S_0000018dca36db50 .scope module, "Datapath" "datapath" 3 21, 5 1 0, S_0000018dca3735f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegDst";
    .port_info 3 /INPUT 1 "AluSrc";
    .port_info 4 /INPUT 1 "MemtoReg";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 1 "MemRead";
    .port_info 7 /INPUT 1 "MemWrite";
    .port_info 8 /INPUT 1 "Branch";
    .port_info 9 /INPUT 2 "ALUOp";
    .port_info 10 /OUTPUT 6 "OpCode";
    .port_info 11 /INPUT 1 "Jump";
    .port_info 12 /INPUT 1 "Jal";
v0000018dca404590_0 .net "ALUCtrl", 3 0, v0000018dca395060_0;  1 drivers
v0000018dca404ef0_0 .net "ALUOp", 1 0, v0000018dca395c40_0;  alias, 1 drivers
v0000018dca4049f0_0 .net "ALUout", 31 0, v0000018dca396960_0;  1 drivers
v0000018dca4048b0_0 .net "AluSrc", 0 0, v0000018dca395380_0;  alias, 1 drivers
v0000018dca4032d0_0 .net "Branch", 0 0, v0000018dca396320_0;  alias, 1 drivers
v0000018dca404db0_0 .net "Instruction", 31 0, L_0000018dca3747e0;  1 drivers
v0000018dca403910_0 .net "Jal", 0 0, v0000018dca3963c0_0;  alias, 1 drivers
v0000018dca404630_0 .net "Jump", 0 0, v0000018dca394f20_0;  alias, 1 drivers
v0000018dca404f90_0 .net "MemRead", 0 0, v0000018dca3968c0_0;  alias, 1 drivers
v0000018dca403d70_0 .net "MemWrite", 0 0, v0000018dca3959c0_0;  alias, 1 drivers
v0000018dca404b30_0 .net "MemtoReg", 0 0, v0000018dca396640_0;  alias, 1 drivers
v0000018dca404270_0 .net "OpCode", 5 0, L_0000018dca4086f0;  alias, 1 drivers
v0000018dca4030f0_0 .net "PC_adr", 31 0, v0000018dca3952e0_0;  1 drivers
v0000018dca404090_0 .net "PCsel", 0 0, L_0000018dca374310;  1 drivers
v0000018dca403550_0 .net "ReadData", 31 0, L_0000018dca3741c0;  1 drivers
v0000018dca4046d0_0 .net "ReadRegister1", 31 0, L_0000018dca408b50;  1 drivers
v0000018dca404810_0 .net "ReadRegister2", 31 0, L_0000018dca408f10;  1 drivers
v0000018dca404e50_0 .net "RegDst", 0 0, v0000018dca394fc0_0;  alias, 1 drivers
v0000018dca404a90_0 .net "RegWrite", 0 0, v0000018dca394de0_0;  alias, 1 drivers
v0000018dca404450_0 .net "Zero", 0 0, L_0000018dca408c90;  1 drivers
L_0000018dca409870 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000018dca4043b0_0 .net/2u *"_ivl_24", 31 0, L_0000018dca409870;  1 drivers
v0000018dca403190_0 .net "clk", 0 0, v0000018dca4077f0_0;  alias, 1 drivers
v0000018dca404bd0_0 .net "jSignExtend", 31 0, L_0000018dca408fb0;  1 drivers
v0000018dca404c70_0 .net "muxPcSel", 0 0, L_0000018dca408150;  1 drivers
v0000018dca403f50_0 .net "muxRData", 31 0, L_0000018dca462e00;  1 drivers
v0000018dca403eb0_0 .net "muxRDest", 4 0, L_0000018dca462900;  1 drivers
v0000018dca404950_0 .net "muxSignExtend", 31 0, L_0000018dca407d90;  1 drivers
v0000018dca404d10_0 .net "muxalu_out", 31 0, L_0000018dca407430;  1 drivers
v0000018dca403370_0 .net "muxdata_out", 31 0, L_0000018dca407890;  1 drivers
v0000018dca403410_0 .net "muxinstr_out", 4 0, L_0000018dca407ed0;  1 drivers
v0000018dca403ff0_0 .net "reset", 0 0, v0000018dca407570_0;  alias, 1 drivers
v0000018dca4034b0_0 .net "signExtend", 31 0, L_0000018dca408bf0;  1 drivers
E_0000018dca3831c0 .event anyedge, v0000018dca3952e0_0;
L_0000018dca4086f0 .part L_0000018dca3747e0, 26, 6;
L_0000018dca4071b0 .part v0000018dca3952e0_0, 0, 8;
L_0000018dca407a70 .part v0000018dca396960_0, 0, 8;
L_0000018dca4080b0 .part L_0000018dca3747e0, 21, 5;
L_0000018dca408dd0 .part L_0000018dca3747e0, 16, 5;
L_0000018dca408470 .part L_0000018dca3747e0, 0, 6;
L_0000018dca408e70 .part L_0000018dca3747e0, 0, 16;
L_0000018dca4076b0 .part L_0000018dca3747e0, 0, 26;
L_0000018dca407750 .part L_0000018dca3747e0, 16, 5;
L_0000018dca408510 .part L_0000018dca3747e0, 11, 5;
L_0000018dca462180 .arith/sum 32, v0000018dca3952e0_0, L_0000018dca409870;
S_0000018dca36dce0 .scope module, "Alu" "alu" 5 41, 6 1 0, S_0000018dca36db50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "opA";
    .port_info 1 /INPUT 32 "opB";
    .port_info 2 /INPUT 4 "ALUop";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
v0000018dca396500_0 .net "ALUop", 3 0, v0000018dca395060_0;  alias, 1 drivers
L_0000018dca4093a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018dca3956a0_0 .net/2u *"_ivl_0", 31 0, L_0000018dca4093a8;  1 drivers
v0000018dca395d80_0 .net "opA", 31 0, L_0000018dca408b50;  alias, 1 drivers
v0000018dca3957e0_0 .net "opB", 31 0, L_0000018dca407430;  alias, 1 drivers
v0000018dca396960_0 .var "result", 31 0;
v0000018dca3954c0_0 .net "zero", 0 0, L_0000018dca408c90;  alias, 1 drivers
E_0000018dca3832c0 .event anyedge, v0000018dca3957e0_0, v0000018dca395d80_0, v0000018dca396500_0;
L_0000018dca408c90 .cmp/eq 32, v0000018dca396960_0, L_0000018dca4093a8;
S_0000018dca36c9d0 .scope module, "AluControl" "alucontrol" 5 40, 7 1 0, S_0000018dca36db50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "AluOp";
    .port_info 1 /INPUT 6 "FnField";
    .port_info 2 /OUTPUT 4 "AluCtrl";
v0000018dca395060_0 .var "AluCtrl", 3 0;
v0000018dca395100_0 .net "AluOp", 1 0, v0000018dca395c40_0;  alias, 1 drivers
v0000018dca395ec0_0 .net "FnField", 5 0, L_0000018dca408470;  1 drivers
E_0000018dca3827c0 .event anyedge, v0000018dca395ec0_0, v0000018dca395c40_0;
S_0000018dca36cb60 .scope module, "PC" "pclogic" 5 58, 8 1 0, S_0000018dca36db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "ain";
    .port_info 3 /OUTPUT 32 "aout";
    .port_info 4 /INPUT 1 "pcsel";
v0000018dca395240_0 .net "ain", 31 0, L_0000018dca407d90;  alias, 1 drivers
v0000018dca3952e0_0 .var "aout", 31 0;
v0000018dca396000_0 .net "clk", 0 0, v0000018dca4077f0_0;  alias, 1 drivers
v0000018dca395560_0 .net "pcsel", 0 0, L_0000018dca408150;  alias, 1 drivers
v0000018dca395b00_0 .net "reset", 0 0, v0000018dca407570_0;  alias, 1 drivers
E_0000018dca383100 .event posedge, v0000018dca396000_0;
S_0000018dca36c4a0 .scope module, "Signextend" "signextend" 5 44, 9 1 0, S_0000018dca36db50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 16 "in";
v0000018dca395f60_0 .net *"_ivl_1", 0 0, L_0000018dca408970;  1 drivers
v0000018dca3960a0_0 .net *"_ivl_2", 15 0, L_0000018dca407610;  1 drivers
v0000018dca38a5e0_0 .net "in", 15 0, L_0000018dca408e70;  1 drivers
v0000018dca3fadc0_0 .net "out", 31 0, L_0000018dca408bf0;  alias, 1 drivers
L_0000018dca408970 .part L_0000018dca408e70, 15, 1;
LS_0000018dca407610_0_0 .concat [ 1 1 1 1], L_0000018dca408970, L_0000018dca408970, L_0000018dca408970, L_0000018dca408970;
LS_0000018dca407610_0_4 .concat [ 1 1 1 1], L_0000018dca408970, L_0000018dca408970, L_0000018dca408970, L_0000018dca408970;
LS_0000018dca407610_0_8 .concat [ 1 1 1 1], L_0000018dca408970, L_0000018dca408970, L_0000018dca408970, L_0000018dca408970;
LS_0000018dca407610_0_12 .concat [ 1 1 1 1], L_0000018dca408970, L_0000018dca408970, L_0000018dca408970, L_0000018dca408970;
L_0000018dca407610 .concat [ 4 4 4 4], LS_0000018dca407610_0_0, LS_0000018dca407610_0_4, LS_0000018dca407610_0_8, LS_0000018dca407610_0_12;
L_0000018dca408bf0 .concat [ 16 16 0 0], L_0000018dca408e70, L_0000018dca407610;
S_0000018dca36c630 .scope module, "andPC" "andm" 5 43, 10 1 0, S_0000018dca36db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inA";
    .port_info 1 /INPUT 1 "inB";
    .port_info 2 /OUTPUT 1 "out";
L_0000018dca374310 .functor AND 1, v0000018dca396320_0, L_0000018dca408c90, C4<1>, C4<1>;
v0000018dca3fbfe0_0 .net "inA", 0 0, v0000018dca396320_0;  alias, 1 drivers
v0000018dca3fb720_0 .net "inB", 0 0, L_0000018dca408c90;  alias, 1 drivers
v0000018dca3fb360_0 .net "out", 0 0, L_0000018dca374310;  alias, 1 drivers
S_0000018dca3667e0 .scope module, "jumpSignExtend" "Jumpsignextend" 5 46, 9 7 0, S_0000018dca36db50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 26 "in";
v0000018dca3fbae0_0 .net *"_ivl_1", 0 0, L_0000018dca408ab0;  1 drivers
v0000018dca3fa500_0 .net *"_ivl_2", 5 0, L_0000018dca407e30;  1 drivers
v0000018dca3faf00_0 .net "in", 25 0, L_0000018dca4076b0;  1 drivers
v0000018dca3fbcc0_0 .net "out", 31 0, L_0000018dca408fb0;  alias, 1 drivers
L_0000018dca408ab0 .part L_0000018dca4076b0, 25, 1;
LS_0000018dca407e30_0_0 .concat [ 1 1 1 1], L_0000018dca408ab0, L_0000018dca408ab0, L_0000018dca408ab0, L_0000018dca408ab0;
LS_0000018dca407e30_0_4 .concat [ 1 1 0 0], L_0000018dca408ab0, L_0000018dca408ab0;
L_0000018dca407e30 .concat [ 4 2 0 0], LS_0000018dca407e30_0_0, LS_0000018dca407e30_0_4;
L_0000018dca408fb0 .concat [ 26 6 0 0], L_0000018dca4076b0, L_0000018dca407e30;
S_0000018dca366970 .scope module, "memdata" "mem_sync" 5 37, 11 1 0, S_0000018dca36db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /OUTPUT 32 "dout";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /INPUT 1 "mread";
    .port_info 5 /INPUT 1 "mwrite";
P_0000018dca03ae20 .param/l "L" 0 11 5, +C4<00000000000000000000000100000000>;
P_0000018dca03ae58 .param/l "S" 0 11 4, +C4<00000000000000000000000000100000>;
L_0000018dca3741c0 .functor BUFZ 32, L_0000018dca4079d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018dca3fb040_0 .net *"_ivl_0", 31 0, L_0000018dca4079d0;  1 drivers
v0000018dca3fbb80_0 .net *"_ivl_2", 9 0, L_0000018dca407c50;  1 drivers
L_0000018dca409120 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018dca3fbf40_0 .net *"_ivl_5", 1 0, L_0000018dca409120;  1 drivers
v0000018dca3fa820_0 .net "a", 7 0, L_0000018dca407a70;  1 drivers
v0000018dca3fa8c0_0 .net "clk", 0 0, v0000018dca4077f0_0;  alias, 1 drivers
v0000018dca3fbea0_0 .net "din", 31 0, L_0000018dca408f10;  alias, 1 drivers
v0000018dca3fbd60_0 .net "dout", 31 0, L_0000018dca3741c0;  alias, 1 drivers
v0000018dca3faaa0 .array "memory", 0 255, 31 0;
v0000018dca3fbe00_0 .net "mread", 0 0, v0000018dca3968c0_0;  alias, 1 drivers
v0000018dca3fc080_0 .net "mwrite", 0 0, v0000018dca3959c0_0;  alias, 1 drivers
L_0000018dca4079d0 .array/port v0000018dca3faaa0, L_0000018dca407c50;
L_0000018dca407c50 .concat [ 8 2 0 0], L_0000018dca407a70, L_0000018dca409120;
S_0000018dca362190 .scope module, "meminstr" "mem_async" 5 36, 12 1 0, S_0000018dca36db50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 32 "d";
P_0000018dca03afa0 .param/l "L" 0 12 5, +C4<00000000000000000000000100000000>;
P_0000018dca03afd8 .param/l "S" 0 12 4, +C4<00000000000000000000000000100000>;
L_0000018dca3747e0 .functor BUFZ 32, L_0000018dca4072f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018dca3fb7c0_0 .net *"_ivl_0", 31 0, L_0000018dca4072f0;  1 drivers
v0000018dca3fb860_0 .net *"_ivl_2", 9 0, L_0000018dca408790;  1 drivers
L_0000018dca4090d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018dca3fa6e0_0 .net *"_ivl_5", 1 0, L_0000018dca4090d8;  1 drivers
v0000018dca3fa960_0 .net "a", 7 0, L_0000018dca4071b0;  1 drivers
v0000018dca3fb0e0_0 .net "d", 31 0, L_0000018dca3747e0;  alias, 1 drivers
v0000018dca3fac80 .array "memory", 0 255, 31 0;
E_0000018dca382940 .event anyedge, v0000018dca3fa960_0;
L_0000018dca4072f0 .array/port v0000018dca3fac80, L_0000018dca408790;
L_0000018dca408790 .concat [ 8 2 0 0], L_0000018dca4071b0, L_0000018dca4090d8;
S_0000018dca362320 .scope module, "muxRegDest" "mux" 5 55, 13 1 0, S_0000018dca36db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 5 "ina";
    .port_info 2 /INPUT 5 "inb";
    .port_info 3 /OUTPUT 5 "out";
P_0000018dca383600 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000000101>;
v0000018dca3fb540_0 .net *"_ivl_0", 31 0, L_0000018dca4083d0;  1 drivers
L_0000018dca409708 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018dca3fbc20_0 .net *"_ivl_3", 30 0, L_0000018dca409708;  1 drivers
L_0000018dca409750 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018dca3fab40_0 .net/2u *"_ivl_4", 31 0, L_0000018dca409750;  1 drivers
v0000018dca3fb180_0 .net *"_ivl_6", 0 0, L_0000018dca461b40;  1 drivers
v0000018dca3fabe0_0 .net "ina", 4 0, L_0000018dca407ed0;  alias, 1 drivers
L_0000018dca409798 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000018dca3fa780_0 .net "inb", 4 0, L_0000018dca409798;  1 drivers
v0000018dca3fc260_0 .net "out", 4 0, L_0000018dca462900;  alias, 1 drivers
v0000018dca3fad20_0 .net "sel", 0 0, v0000018dca3963c0_0;  alias, 1 drivers
L_0000018dca4083d0 .concat [ 1 31 0 0], v0000018dca3963c0_0, L_0000018dca409708;
L_0000018dca461b40 .cmp/eq 32, L_0000018dca4083d0, L_0000018dca409750;
L_0000018dca462900 .functor MUXZ 5, L_0000018dca409798, L_0000018dca407ed0, L_0000018dca461b40, C4<>;
S_0000018dca361230 .scope module, "muxRegDestData" "mux" 5 56, 13 1 0, S_0000018dca36db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "ina";
    .port_info 2 /INPUT 32 "inb";
    .port_info 3 /OUTPUT 32 "out";
P_0000018dca383740 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000100000>;
v0000018dca3fae60_0 .net *"_ivl_0", 31 0, L_0000018dca461140;  1 drivers
L_0000018dca4097e0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018dca3fb220_0 .net *"_ivl_3", 30 0, L_0000018dca4097e0;  1 drivers
L_0000018dca409828 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018dca3fafa0_0 .net/2u *"_ivl_4", 31 0, L_0000018dca409828;  1 drivers
v0000018dca3fc120_0 .net *"_ivl_6", 0 0, L_0000018dca462b80;  1 drivers
v0000018dca3fb2c0_0 .net "ina", 31 0, L_0000018dca407890;  alias, 1 drivers
v0000018dca3faa00_0 .net "inb", 31 0, L_0000018dca462180;  1 drivers
v0000018dca3fb400_0 .net "out", 31 0, L_0000018dca462e00;  alias, 1 drivers
v0000018dca3fb900_0 .net "sel", 0 0, v0000018dca3963c0_0;  alias, 1 drivers
L_0000018dca461140 .concat [ 1 31 0 0], v0000018dca3963c0_0, L_0000018dca4097e0;
L_0000018dca462b80 .cmp/eq 32, L_0000018dca461140, L_0000018dca409828;
L_0000018dca462e00 .functor MUXZ 32, L_0000018dca462180, L_0000018dca407890, L_0000018dca462b80, C4<>;
S_0000018dca400a30 .scope module, "muxSE" "mux" 5 52, 13 1 0, S_0000018dca36db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "ina";
    .port_info 2 /INPUT 32 "inb";
    .port_info 3 /OUTPUT 32 "out";
P_0000018dca383980 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000100000>;
v0000018dca3fc1c0_0 .net *"_ivl_0", 31 0, L_0000018dca408650;  1 drivers
L_0000018dca4095a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018dca3fb4a0_0 .net *"_ivl_3", 30 0, L_0000018dca4095a0;  1 drivers
L_0000018dca4095e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018dca3fc300_0 .net/2u *"_ivl_4", 31 0, L_0000018dca4095e8;  1 drivers
v0000018dca3fb5e0_0 .net *"_ivl_6", 0 0, L_0000018dca407930;  1 drivers
v0000018dca3fc3a0_0 .net "ina", 31 0, L_0000018dca408bf0;  alias, 1 drivers
v0000018dca3fa5a0_0 .net "inb", 31 0, L_0000018dca408fb0;  alias, 1 drivers
v0000018dca3fa640_0 .net "out", 31 0, L_0000018dca407d90;  alias, 1 drivers
v0000018dca3fb680_0 .net "sel", 0 0, v0000018dca394f20_0;  alias, 1 drivers
L_0000018dca408650 .concat [ 1 31 0 0], v0000018dca394f20_0, L_0000018dca4095a0;
L_0000018dca407930 .cmp/eq 32, L_0000018dca408650, L_0000018dca4095e8;
L_0000018dca407d90 .functor MUXZ 32, L_0000018dca408fb0, L_0000018dca408bf0, L_0000018dca407930, C4<>;
S_0000018dca4003f0 .scope module, "muxalu" "mux" 5 50, 13 1 0, S_0000018dca36db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "ina";
    .port_info 2 /INPUT 32 "inb";
    .port_info 3 /OUTPUT 32 "out";
P_0000018dca383a00 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000100000>;
v0000018dca3fb9a0_0 .net *"_ivl_0", 31 0, L_0000018dca407250;  1 drivers
L_0000018dca409480 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018dca3fba40_0 .net *"_ivl_3", 30 0, L_0000018dca409480;  1 drivers
L_0000018dca4094c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018dca4015e0_0 .net/2u *"_ivl_4", 31 0, L_0000018dca4094c8;  1 drivers
v0000018dca402e40_0 .net *"_ivl_6", 0 0, L_0000018dca4081f0;  1 drivers
v0000018dca401b80_0 .net "ina", 31 0, L_0000018dca408f10;  alias, 1 drivers
v0000018dca401900_0 .net "inb", 31 0, L_0000018dca408bf0;  alias, 1 drivers
v0000018dca401ea0_0 .net "out", 31 0, L_0000018dca407430;  alias, 1 drivers
v0000018dca4026c0_0 .net "sel", 0 0, v0000018dca395380_0;  alias, 1 drivers
L_0000018dca407250 .concat [ 1 31 0 0], v0000018dca395380_0, L_0000018dca409480;
L_0000018dca4081f0 .cmp/eq 32, L_0000018dca407250, L_0000018dca4094c8;
L_0000018dca407430 .functor MUXZ 32, L_0000018dca408bf0, L_0000018dca408f10, L_0000018dca4081f0, C4<>;
S_0000018dca400bc0 .scope module, "muxdata" "mux" 5 51, 13 1 0, S_0000018dca36db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "ina";
    .port_info 2 /INPUT 32 "inb";
    .port_info 3 /OUTPUT 32 "out";
P_0000018dca383a40 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000100000>;
v0000018dca401d60_0 .net *"_ivl_0", 31 0, L_0000018dca408010;  1 drivers
L_0000018dca409510 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018dca401c20_0 .net *"_ivl_3", 30 0, L_0000018dca409510;  1 drivers
L_0000018dca409558 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018dca402bc0_0 .net/2u *"_ivl_4", 31 0, L_0000018dca409558;  1 drivers
v0000018dca4017c0_0 .net *"_ivl_6", 0 0, L_0000018dca407bb0;  1 drivers
v0000018dca401f40_0 .net "ina", 31 0, v0000018dca396960_0;  alias, 1 drivers
v0000018dca402760_0 .net "inb", 31 0, L_0000018dca3741c0;  alias, 1 drivers
v0000018dca402580_0 .net "out", 31 0, L_0000018dca407890;  alias, 1 drivers
v0000018dca402800_0 .net "sel", 0 0, v0000018dca396640_0;  alias, 1 drivers
L_0000018dca408010 .concat [ 1 31 0 0], v0000018dca396640_0, L_0000018dca409510;
L_0000018dca407bb0 .cmp/eq 32, L_0000018dca408010, L_0000018dca409558;
L_0000018dca407890 .functor MUXZ 32, L_0000018dca3741c0, v0000018dca396960_0, L_0000018dca407bb0, C4<>;
S_0000018dca400580 .scope module, "muxinstr" "mux" 5 48, 13 1 0, S_0000018dca36db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 5 "ina";
    .port_info 2 /INPUT 5 "inb";
    .port_info 3 /OUTPUT 5 "out";
P_0000018dca383a80 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000000101>;
v0000018dca402300_0 .net *"_ivl_0", 31 0, L_0000018dca407110;  1 drivers
L_0000018dca4093f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018dca402ee0_0 .net *"_ivl_3", 30 0, L_0000018dca4093f0;  1 drivers
L_0000018dca409438 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018dca402620_0 .net/2u *"_ivl_4", 31 0, L_0000018dca409438;  1 drivers
v0000018dca402260_0 .net *"_ivl_6", 0 0, L_0000018dca408330;  1 drivers
v0000018dca4023a0_0 .net "ina", 4 0, L_0000018dca407750;  1 drivers
v0000018dca401fe0_0 .net "inb", 4 0, L_0000018dca408510;  1 drivers
v0000018dca402a80_0 .net "out", 4 0, L_0000018dca407ed0;  alias, 1 drivers
v0000018dca402080_0 .net "sel", 0 0, v0000018dca394fc0_0;  alias, 1 drivers
L_0000018dca407110 .concat [ 1 31 0 0], v0000018dca394fc0_0, L_0000018dca4093f0;
L_0000018dca408330 .cmp/eq 32, L_0000018dca407110, L_0000018dca409438;
L_0000018dca407ed0 .functor MUXZ 5, L_0000018dca408510, L_0000018dca407750, L_0000018dca408330, C4<>;
S_0000018dca400d50 .scope module, "muxpcsel" "mux" 5 53, 13 1 0, S_0000018dca36db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "ina";
    .port_info 2 /INPUT 1 "inb";
    .port_info 3 /OUTPUT 1 "out";
P_0000018dca383c80 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000000001>;
v0000018dca4028a0_0 .net *"_ivl_0", 31 0, L_0000018dca407f70;  1 drivers
L_0000018dca409630 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018dca4014a0_0 .net *"_ivl_3", 30 0, L_0000018dca409630;  1 drivers
L_0000018dca409678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018dca401cc0_0 .net/2u *"_ivl_4", 31 0, L_0000018dca409678;  1 drivers
v0000018dca4010e0_0 .net *"_ivl_6", 0 0, L_0000018dca4085b0;  1 drivers
v0000018dca402440_0 .net "ina", 0 0, L_0000018dca374310;  alias, 1 drivers
L_0000018dca4096c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018dca402120_0 .net "inb", 0 0, L_0000018dca4096c0;  1 drivers
v0000018dca401360_0 .net "out", 0 0, L_0000018dca408150;  alias, 1 drivers
v0000018dca402d00_0 .net "sel", 0 0, v0000018dca394f20_0;  alias, 1 drivers
L_0000018dca407f70 .concat [ 1 31 0 0], v0000018dca394f20_0, L_0000018dca409630;
L_0000018dca4085b0 .cmp/eq 32, L_0000018dca407f70, L_0000018dca409678;
L_0000018dca408150 .functor MUXZ 1, L_0000018dca4096c0, L_0000018dca374310, L_0000018dca4085b0, C4<>;
S_0000018dca400710 .scope module, "registerfile" "rf" 5 38, 14 1 0, S_0000018dca36db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWrite";
    .port_info 2 /INPUT 5 "ra";
    .port_info 3 /INPUT 5 "rb";
    .port_info 4 /INPUT 5 "rc";
    .port_info 5 /OUTPUT 32 "da";
    .port_info 6 /OUTPUT 32 "db";
    .port_info 7 /INPUT 32 "dc";
v0000018dca401400_0 .net "RegWrite", 0 0, v0000018dca394de0_0;  alias, 1 drivers
v0000018dca402940_0 .net *"_ivl_0", 31 0, L_0000018dca408a10;  1 drivers
v0000018dca4024e0_0 .net *"_ivl_10", 6 0, L_0000018dca4088d0;  1 drivers
L_0000018dca4091f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018dca401e00_0 .net *"_ivl_13", 1 0, L_0000018dca4091f8;  1 drivers
L_0000018dca409240 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018dca4029e0_0 .net/2u *"_ivl_14", 31 0, L_0000018dca409240;  1 drivers
v0000018dca401a40_0 .net *"_ivl_18", 31 0, L_0000018dca408290;  1 drivers
L_0000018dca409288 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018dca402da0_0 .net *"_ivl_21", 26 0, L_0000018dca409288;  1 drivers
L_0000018dca4092d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018dca402b20_0 .net/2u *"_ivl_22", 31 0, L_0000018dca4092d0;  1 drivers
v0000018dca4019a0_0 .net *"_ivl_24", 0 0, L_0000018dca4074d0;  1 drivers
v0000018dca401540_0 .net *"_ivl_26", 31 0, L_0000018dca407390;  1 drivers
v0000018dca401680_0 .net *"_ivl_28", 6 0, L_0000018dca408d30;  1 drivers
L_0000018dca409168 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018dca402f80_0 .net *"_ivl_3", 26 0, L_0000018dca409168;  1 drivers
L_0000018dca409318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018dca4021c0_0 .net *"_ivl_31", 1 0, L_0000018dca409318;  1 drivers
L_0000018dca409360 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018dca402c60_0 .net/2u *"_ivl_32", 31 0, L_0000018dca409360;  1 drivers
L_0000018dca4091b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018dca401180_0 .net/2u *"_ivl_4", 31 0, L_0000018dca4091b0;  1 drivers
v0000018dca401720_0 .net *"_ivl_6", 0 0, L_0000018dca407cf0;  1 drivers
v0000018dca401220_0 .net *"_ivl_8", 31 0, L_0000018dca407b10;  1 drivers
v0000018dca401860_0 .net "clk", 0 0, v0000018dca4077f0_0;  alias, 1 drivers
v0000018dca4012c0_0 .net "da", 31 0, L_0000018dca408b50;  alias, 1 drivers
v0000018dca401ae0_0 .net "db", 31 0, L_0000018dca408f10;  alias, 1 drivers
v0000018dca403230_0 .net "dc", 31 0, L_0000018dca462e00;  alias, 1 drivers
v0000018dca403c30 .array "memory", 0 31, 31 0;
v0000018dca404770_0 .net "ra", 4 0, L_0000018dca4080b0;  1 drivers
v0000018dca403e10_0 .net "rb", 4 0, L_0000018dca408dd0;  1 drivers
v0000018dca4044f0_0 .net "rc", 4 0, L_0000018dca462900;  alias, 1 drivers
L_0000018dca408a10 .concat [ 5 27 0 0], L_0000018dca4080b0, L_0000018dca409168;
L_0000018dca407cf0 .cmp/ne 32, L_0000018dca408a10, L_0000018dca4091b0;
L_0000018dca407b10 .array/port v0000018dca403c30, L_0000018dca4088d0;
L_0000018dca4088d0 .concat [ 5 2 0 0], L_0000018dca4080b0, L_0000018dca4091f8;
L_0000018dca408b50 .functor MUXZ 32, L_0000018dca409240, L_0000018dca407b10, L_0000018dca407cf0, C4<>;
L_0000018dca408290 .concat [ 5 27 0 0], L_0000018dca408dd0, L_0000018dca409288;
L_0000018dca4074d0 .cmp/ne 32, L_0000018dca408290, L_0000018dca4092d0;
L_0000018dca407390 .array/port v0000018dca403c30, L_0000018dca408d30;
L_0000018dca408d30 .concat [ 5 2 0 0], L_0000018dca408dd0, L_0000018dca409318;
L_0000018dca408f10 .functor MUXZ 32, L_0000018dca409360, L_0000018dca407390, L_0000018dca4074d0, C4<>;
    .scope S_0000018dca362190;
T_0 ;
    %vpi_call 12 15 "$readmemh", "meminstr.dat", v0000018dca3fac80 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000018dca362190;
T_1 ;
    %wait E_0000018dca382940;
    %vpi_call 12 19 "$display", "instruction access at address %d", v0000018dca3fa960_0 {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000018dca366970;
T_2 ;
    %wait E_0000018dca383100;
    %load/vec4 v0000018dca3fc080_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0000018dca3fbea0_0;
    %load/vec4 v0000018dca3fa820_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018dca3faaa0, 0, 4;
T_2.0 ;
    %vpi_call 11 22 "$display", "memory read at %d ", v0000018dca3fa820_0 {0 0 0};
    %jmp T_2;
    .thread T_2;
    .scope S_0000018dca366970;
T_3 ;
    %vpi_call 11 28 "$readmemh", "memdata.dat", v0000018dca3faaa0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000018dca400710;
T_4 ;
    %wait E_0000018dca383100;
    %load/vec4 v0000018dca401400_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0000018dca403230_0;
    %load/vec4 v0000018dca4044f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018dca403c30, 0, 4;
    %vpi_call 14 19 "$display", "reg write[%d] with %d ", v0000018dca4044f0_0, v0000018dca403230_0 {0 0 0};
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000018dca36c9d0;
T_5 ;
    %wait E_0000018dca3827c0;
    %load/vec4 v0000018dca395100_0;
    %load/vec4 v0000018dca395ec0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 63, 63, 8;
    %cmp/x;
    %jmp/1 T_5.0, 4;
    %dup/vec4;
    %pushi/vec4 127, 63, 8;
    %cmp/x;
    %jmp/1 T_5.1, 4;
    %dup/vec4;
    %pushi/vec4 240, 112, 8;
    %cmp/x;
    %jmp/1 T_5.2, 4;
    %dup/vec4;
    %pushi/vec4 242, 112, 8;
    %cmp/x;
    %jmp/1 T_5.3, 4;
    %dup/vec4;
    %pushi/vec4 244, 112, 8;
    %cmp/x;
    %jmp/1 T_5.4, 4;
    %dup/vec4;
    %pushi/vec4 245, 112, 8;
    %cmp/x;
    %jmp/1 T_5.5, 4;
    %dup/vec4;
    %pushi/vec4 250, 112, 8;
    %cmp/x;
    %jmp/1 T_5.6, 4;
    %jmp T_5.7;
T_5.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000018dca395060_0, 0, 4;
    %jmp T_5.7;
T_5.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000018dca395060_0, 0, 4;
    %jmp T_5.7;
T_5.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000018dca395060_0, 0, 4;
    %jmp T_5.7;
T_5.3 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000018dca395060_0, 0, 4;
    %jmp T_5.7;
T_5.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000018dca395060_0, 0, 4;
    %jmp T_5.7;
T_5.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000018dca395060_0, 0, 4;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000018dca395060_0, 0, 4;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000018dca36dce0;
T_6 ;
    %wait E_0000018dca3832c0;
    %load/vec4 v0000018dca396500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0000018dca395d80_0;
    %load/vec4 v0000018dca3957e0_0;
    %and;
    %store/vec4 v0000018dca396960_0, 0, 32;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0000018dca395d80_0;
    %load/vec4 v0000018dca3957e0_0;
    %or;
    %store/vec4 v0000018dca396960_0, 0, 32;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0000018dca395d80_0;
    %load/vec4 v0000018dca3957e0_0;
    %add;
    %store/vec4 v0000018dca396960_0, 0, 32;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0000018dca395d80_0;
    %load/vec4 v0000018dca3957e0_0;
    %sub;
    %store/vec4 v0000018dca396960_0, 0, 32;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0000018dca395d80_0;
    %load/vec4 v0000018dca3957e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.8, 8;
T_6.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.8, 8;
 ; End of false expr.
    %blend;
T_6.8;
    %store/vec4 v0000018dca396960_0, 0, 32;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0000018dca395d80_0;
    %load/vec4 v0000018dca3957e0_0;
    %or;
    %inv;
    %store/vec4 v0000018dca396960_0, 0, 32;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %vpi_call 6 21 "$display", "result %d", v0000018dca396960_0 {0 0 0};
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000018dca36cb60;
T_7 ;
    %wait E_0000018dca383100;
    %load/vec4 v0000018dca395b00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018dca3952e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000018dca395560_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0000018dca3952e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000018dca3952e0_0, 0;
T_7.2 ;
T_7.1 ;
    %load/vec4 v0000018dca395560_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0000018dca395240_0;
    %load/vec4 v0000018dca3952e0_0;
    %add;
    %addi 1, 0, 32;
    %assign/vec4 v0000018dca3952e0_0, 0;
    %vpi_call 8 20 "$display", "a branch at pc of ain %d", v0000018dca395240_0 {0 0 0};
T_7.4 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000018dca36db50;
T_8 ;
    %wait E_0000018dca3831c0;
    %vpi_call 5 60 "$display", "pc is %d", v0000018dca4030f0_0 {0 0 0};
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000018dca373780;
T_9 ;
    %wait E_0000018dca382540;
    %load/vec4 v0000018dca396460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 2047, 2047, 11;
    %split/vec4 1;
    %store/vec4 v0000018dca3963c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca394f20_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000018dca395c40_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000018dca396320_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca3959c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca3968c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca394de0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca396640_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca395380_0, 0, 1;
    %store/vec4 v0000018dca394fc0_0, 0, 1;
    %jmp T_9.7;
T_9.0 ;
    %pushi/vec4 1160, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000018dca3963c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca394f20_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000018dca395c40_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000018dca396320_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca3959c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca3968c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca394de0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca396640_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca395380_0, 0, 1;
    %store/vec4 v0000018dca394fc0_0, 0, 1;
    %jmp T_9.7;
T_9.1 ;
    %pushi/vec4 960, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000018dca3963c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca394f20_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000018dca395c40_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000018dca396320_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca3959c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca3968c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca394de0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca396640_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca395380_0, 0, 1;
    %store/vec4 v0000018dca394fc0_0, 0, 1;
    %jmp T_9.7;
T_9.2 ;
    %pushi/vec4 1824, 1280, 11;
    %split/vec4 1;
    %store/vec4 v0000018dca3963c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca394f20_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000018dca395c40_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000018dca396320_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca3959c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca3968c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca394de0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca396640_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca395380_0, 0, 1;
    %store/vec4 v0000018dca394fc0_0, 0, 1;
    %jmp T_9.7;
T_9.3 ;
    %pushi/vec4 1300, 1280, 11;
    %split/vec4 1;
    %store/vec4 v0000018dca3963c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca394f20_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000018dca395c40_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000018dca396320_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca3959c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca3968c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca394de0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca396640_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca395380_0, 0, 1;
    %store/vec4 v0000018dca394fc0_0, 0, 1;
    %jmp T_9.7;
T_9.4 ;
    %pushi/vec4 1923, 768, 11;
    %split/vec4 1;
    %store/vec4 v0000018dca3963c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca394f20_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000018dca395c40_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000018dca396320_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca3959c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca3968c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca394de0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca396640_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca395380_0, 0, 1;
    %store/vec4 v0000018dca394fc0_0, 0, 1;
    %jmp T_9.7;
T_9.5 ;
    %pushi/vec4 1794, 1792, 11;
    %split/vec4 1;
    %store/vec4 v0000018dca3963c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca394f20_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000018dca395c40_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000018dca396320_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca3959c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca3968c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca394de0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca396640_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018dca395380_0, 0, 1;
    %store/vec4 v0000018dca394fc0_0, 0, 1;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %load/vec4 v0000018dca394f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %vpi_call 4 29 "$display", "jump enables" {0 0 0};
T_9.8 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000018dca3a0d10;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0000018dca4077f0_0;
    %inv;
    %store/vec4 v0000018dca4077f0_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0000018dca3a0d10;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018dca4077f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018dca407570_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018dca407570_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018dca408830_0, 0, 32;
T_11.0 ;
    %load/vec4 v0000018dca408830_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_11.1, 5;
    %vpi_call 2 19 "$display", "memory content at %d is %d", v0000018dca408830_0, &A<v0000018dca3faaa0, v0000018dca408830_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000018dca408830_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000018dca408830_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018dca408830_0, 0, 32;
T_11.2 ;
    %load/vec4 v0000018dca408830_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_11.3, 5;
    %vpi_call 2 22 "$display", "reg[%d] : %d", v0000018dca408830_0, &A<v0000018dca403c30, v0000018dca408830_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000018dca408830_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000018dca408830_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    ".\tb_mips.v";
    ".\mips.v";
    ".\control.v";
    ".\datapath.v";
    ".\alu.v";
    ".\alucontrol.v";
    ".\pclogic.v";
    ".\signextend.v";
    ".\andm.v";
    ".\mem_sync.v";
    ".\mem_async.v";
    ".\mux.v";
    ".\rf.v";
