# Reading C:/Data/Piece_Of_Shit/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do alu_rf_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/Data/Piece_Of_Shit/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Data/School/ECE\ 3710/ALU {C:/Data/School/ECE 3710/ALU/Datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:07 on Oct 24,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/School/ECE 3710/ALU" C:/Data/School/ECE 3710/ALU/Datapath.v 
# -- Compiling module Datapath
# 
# Top level modules:
# 	Datapath
# End time: 16:10:07 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/School/ECE\ 3710/ALU {C:/Data/School/ECE 3710/ALU/alu_rf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:07 on Oct 24,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/School/ECE 3710/ALU" C:/Data/School/ECE 3710/ALU/alu_rf.v 
# -- Compiling module alu_rf
# 
# Top level modules:
# 	alu_rf
# End time: 16:10:07 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/School/ECE\ 3710/ALU {C:/Data/School/ECE 3710/ALU/regfile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:07 on Oct 24,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/School/ECE 3710/ALU" C:/Data/School/ECE 3710/ALU/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 16:10:07 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Data/School/ECE\ 3710/ALU {C:/Data/School/ECE 3710/ALU/alu_rf_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:07 on Oct 24,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/School/ECE 3710/ALU" C:/Data/School/ECE 3710/ALU/alu_rf_tb.v 
# -- Compiling module alu_rf_tb
# 
# Top level modules:
# 	alu_rf_tb
# End time: 16:10:07 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  alu_rf_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" alu_rf_tb 
# Start time: 16:10:07 on Oct 24,2023
# Loading work.alu_rf_tb
# Loading work.Datapath
# Loading work.regfile
# Loading work.alu_rf
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Loading register file
# done with RF load
# End time: 16:10:48 on Oct 24,2023, Elapsed time: 0:00:41
# Errors: 0, Warnings: 0
