
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns -6.42

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns -0.52

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack -0.52

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: uart_tx_inst.prescale_reg[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: uart_tx_inst.prescale_reg[0]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ uart_tx_inst.prescale_reg[0]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.30    0.30 v uart_tx_inst.prescale_reg[0]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         uart_tx_inst.prescale_reg[0] (net)
                  0.05    0.00    0.30 v _736_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.07    0.09    0.40 ^ _736_/Y (sky130_fd_sc_hd__nor2_1)
                                         _060_ (net)
                  0.07    0.00    0.40 ^ uart_tx_inst.prescale_reg[0]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.40   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ uart_tx_inst.prescale_reg[0]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: uart_rx_inst.prescale_reg[11]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: uart_rx_inst.data_reg[7]$_SDFFCE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ uart_rx_inst.prescale_reg[11]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.06    0.31    0.31 v uart_rx_inst.prescale_reg[11]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         uart_rx_inst.prescale_reg[11] (net)
                  0.06    0.00    0.31 v _439_/B (sky130_fd_sc_hd__or4_1)
     3    0.01    0.11    0.54    0.85 v _439_/X (sky130_fd_sc_hd__or4_1)
                                         _088_ (net)
                  0.11    0.00    0.85 v _440_/C (sky130_fd_sc_hd__or3_2)
     5    0.02    0.12    0.49    1.34 v _440_/X (sky130_fd_sc_hd__or3_2)
                                         _089_ (net)
                  0.12    0.00    1.34 v _446_/A (sky130_fd_sc_hd__or3_1)
     2    0.01    0.11    0.45    1.79 v _446_/X (sky130_fd_sc_hd__or3_1)
                                         _095_ (net)
                  0.11    0.00    1.79 v _447_/A (sky130_fd_sc_hd__buf_6)
     5    0.03    0.04    0.16    1.95 v _447_/X (sky130_fd_sc_hd__buf_6)
                                         _096_ (net)
                  0.04    0.00    1.95 v _450_/B (sky130_fd_sc_hd__or3_2)
     3    0.01    0.11    0.50    2.45 v _450_/X (sky130_fd_sc_hd__or3_2)
                                         _099_ (net)
                  0.11    0.00    2.45 v _451_/B (sky130_fd_sc_hd__nor2_4)
     8    0.04    0.25    0.24    2.69 ^ _451_/Y (sky130_fd_sc_hd__nor2_4)
                                         _001_ (net)
                  0.25    0.00    2.69 ^ uart_rx_inst.data_reg[7]$_SDFFCE_PP0P_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  2.69   data arrival time

                  0.00    2.50    2.50   clock core_clock (rise edge)
                          0.00    2.50   clock network delay (ideal)
                          0.00    2.50   clock reconvergence pessimism
                                  2.50 ^ uart_rx_inst.data_reg[7]$_SDFFCE_PP0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
                         -0.33    2.17   library setup time
                                  2.17   data required time
-----------------------------------------------------------------------------
                                  2.17   data required time
                                 -2.69   data arrival time
-----------------------------------------------------------------------------
                                 -0.52   slack (VIOLATED)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: uart_rx_inst.prescale_reg[11]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: uart_rx_inst.data_reg[7]$_SDFFCE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ uart_rx_inst.prescale_reg[11]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.06    0.31    0.31 v uart_rx_inst.prescale_reg[11]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         uart_rx_inst.prescale_reg[11] (net)
                  0.06    0.00    0.31 v _439_/B (sky130_fd_sc_hd__or4_1)
     3    0.01    0.11    0.54    0.85 v _439_/X (sky130_fd_sc_hd__or4_1)
                                         _088_ (net)
                  0.11    0.00    0.85 v _440_/C (sky130_fd_sc_hd__or3_2)
     5    0.02    0.12    0.49    1.34 v _440_/X (sky130_fd_sc_hd__or3_2)
                                         _089_ (net)
                  0.12    0.00    1.34 v _446_/A (sky130_fd_sc_hd__or3_1)
     2    0.01    0.11    0.45    1.79 v _446_/X (sky130_fd_sc_hd__or3_1)
                                         _095_ (net)
                  0.11    0.00    1.79 v _447_/A (sky130_fd_sc_hd__buf_6)
     5    0.03    0.04    0.16    1.95 v _447_/X (sky130_fd_sc_hd__buf_6)
                                         _096_ (net)
                  0.04    0.00    1.95 v _450_/B (sky130_fd_sc_hd__or3_2)
     3    0.01    0.11    0.50    2.45 v _450_/X (sky130_fd_sc_hd__or3_2)
                                         _099_ (net)
                  0.11    0.00    2.45 v _451_/B (sky130_fd_sc_hd__nor2_4)
     8    0.04    0.25    0.24    2.69 ^ _451_/Y (sky130_fd_sc_hd__nor2_4)
                                         _001_ (net)
                  0.25    0.00    2.69 ^ uart_rx_inst.data_reg[7]$_SDFFCE_PP0P_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  2.69   data arrival time

                  0.00    2.50    2.50   clock core_clock (rise edge)
                          0.00    2.50   clock network delay (ideal)
                          0.00    2.50   clock reconvergence pessimism
                                  2.50 ^ uart_rx_inst.data_reg[7]$_SDFFCE_PP0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
                         -0.33    2.17   library setup time
                                  2.17   data required time
-----------------------------------------------------------------------------
                                  2.17   data required time
                                 -2.69   data arrival time
-----------------------------------------------------------------------------
                                 -0.52   slack (VIOLATED)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
1.0185483694076538

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
1.4951449632644653

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6812

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.027608349919319153

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.03663099929690361

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7537

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 29

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: uart_rx_inst.prescale_reg[11]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: uart_rx_inst.data_reg[7]$_SDFFCE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ uart_rx_inst.prescale_reg[11]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.31    0.31 v uart_rx_inst.prescale_reg[11]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.54    0.85 v _439_/X (sky130_fd_sc_hd__or4_1)
   0.49    1.34 v _440_/X (sky130_fd_sc_hd__or3_2)
   0.45    1.79 v _446_/X (sky130_fd_sc_hd__or3_1)
   0.16    1.95 v _447_/X (sky130_fd_sc_hd__buf_6)
   0.50    2.45 v _450_/X (sky130_fd_sc_hd__or3_2)
   0.24    2.69 ^ _451_/Y (sky130_fd_sc_hd__nor2_4)
   0.00    2.69 ^ uart_rx_inst.data_reg[7]$_SDFFCE_PP0P_/DE (sky130_fd_sc_hd__edfxtp_1)
           2.69   data arrival time

   2.50    2.50   clock core_clock (rise edge)
   0.00    2.50   clock network delay (ideal)
   0.00    2.50   clock reconvergence pessimism
           2.50 ^ uart_rx_inst.data_reg[7]$_SDFFCE_PP0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
  -0.33    2.17   library setup time
           2.17   data required time
---------------------------------------------------------
           2.17   data required time
          -2.69   data arrival time
---------------------------------------------------------
          -0.52   slack (VIOLATED)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: uart_tx_inst.prescale_reg[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: uart_tx_inst.prescale_reg[0]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ uart_tx_inst.prescale_reg[0]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.30    0.30 v uart_tx_inst.prescale_reg[0]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.09    0.40 ^ _736_/Y (sky130_fd_sc_hd__nor2_1)
   0.00    0.40 ^ uart_tx_inst.prescale_reg[0]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           0.40   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ uart_tx_inst.prescale_reg[0]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.04   -0.04   library hold time
          -0.04   data required time
---------------------------------------------------------
          -0.04   data required time
          -0.40   data arrival time
---------------------------------------------------------
           0.44   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
2.6902

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
-0.5172

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
-19.225336

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.78e-03   3.33e-04   6.62e-10   2.11e-03  39.8%
Combinational          1.41e-03   1.79e-03   1.10e-09   3.20e-03  60.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.19e-03   2.12e-03   1.76e-09   5.31e-03 100.0%
                          60.1%      39.9%       0.0%
