`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Nov 17 2020 14:06:12 EST (Nov 17 2020 19:06:12 UTC)

module dut_Add_7Sx2S_8S_4(in2, in1, out1);
  input [6:0] in2;
  input [1:0] in1;
  output [7:0] out1;
  wire [6:0] in2;
  wire [1:0] in1;
  wire [7:0] out1;
  wire add_35_2_n_0, add_35_2_n_1, add_35_2_n_2, add_35_2_n_4,
       add_35_2_n_6, add_35_2_n_8, add_35_2_n_10, add_35_2_n_12;
  wire add_35_2_n_14;
  INVX1 add_35_2_g220(.A (add_35_2_n_14), .Y (out1[7]));
  ADDFX1 add_35_2_g221(.A (add_35_2_n_12), .B (add_35_2_n_1), .CI
       (add_35_2_n_0), .CO (add_35_2_n_14), .S (out1[6]));
  ADDFX1 add_35_2_g222(.A (add_35_2_n_10), .B (in1[1]), .CI (in2[5]),
       .CO (add_35_2_n_12), .S (out1[5]));
  ADDFX1 add_35_2_g223(.A (add_35_2_n_8), .B (in1[1]), .CI (in2[4]),
       .CO (add_35_2_n_10), .S (out1[4]));
  ADDFX1 add_35_2_g224(.A (add_35_2_n_6), .B (in1[1]), .CI (in2[3]),
       .CO (add_35_2_n_8), .S (out1[3]));
  ADDFX1 add_35_2_g225(.A (add_35_2_n_4), .B (in1[1]), .CI (in2[2]),
       .CO (add_35_2_n_6), .S (out1[2]));
  ADDFX1 add_35_2_g226(.A (add_35_2_n_2), .B (in1[1]), .CI (in2[1]),
       .CO (add_35_2_n_4), .S (out1[1]));
  ADDHX1 add_35_2_g227(.A (in2[0]), .B (in1[0]), .CO (add_35_2_n_2), .S
       (out1[0]));
  INVX1 add_35_2_g228(.A (in1[1]), .Y (add_35_2_n_1));
  INVX1 add_35_2_g229(.A (in2[6]), .Y (add_35_2_n_0));
endmodule

