{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581905038320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581905038329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 16 20:03:58 2020 " "Processing started: Sun Feb 16 20:03:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581905038329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581905038329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2_BUCUR_S -c Lab2_BUCUR_S " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2_BUCUR_S -c Lab2_BUCUR_S" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581905038329 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581905039078 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581905039079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab2_bucur_s/src/loadreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab2_bucur_s/src/loadreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 loadreg " "Found entity 1: loadreg" {  } { { "../src/loadreg.v" "" { Text "C:/intelFPGA_lite/18.1/Lab2_BUCUR_S/src/loadreg.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581905065771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581905065771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab2_bucur_s/src/lab2_bucur_s.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab2_bucur_s/src/lab2_bucur_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_BUCUR_S " "Found entity 1: Lab2_BUCUR_S" {  } { { "../src/Lab2_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab2_BUCUR_S/src/Lab2_BUCUR_S.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581905065779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581905065779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab2_bucur_s/src/decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab2_bucur_s/src/decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7 " "Found entity 1: decoder7" {  } { { "../src/decoder7.v" "" { Text "C:/intelFPGA_lite/18.1/Lab2_BUCUR_S/src/decoder7.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581905065787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581905065787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab2_bucur_s/src/check.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab2_bucur_s/src/check.v" { { "Info" "ISGN_ENTITY_NAME" "1 check " "Found entity 1: check" {  } { { "../src/check.v" "" { Text "C:/intelFPGA_lite/18.1/Lab2_BUCUR_S/src/check.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581905065790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581905065790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab2_bucur_s/src/bshaper.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab2_bucur_s/src/bshaper.v" { { "Info" "ISGN_ENTITY_NAME" "1 bshaper " "Found entity 1: bshaper" {  } { { "../src/bshaper.v" "" { Text "C:/intelFPGA_lite/18.1/Lab2_BUCUR_S/src/bshaper.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581905065790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581905065790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab2_bucur_s/src/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab2_bucur_s/src/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../src/adder.v" "" { Text "C:/intelFPGA_lite/18.1/Lab2_BUCUR_S/src/adder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581905065804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581905065804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab2_bucur_s/src/access.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab2_bucur_s/src/access.v" { { "Info" "ISGN_ENTITY_NAME" "1 access " "Found entity 1: access" {  } { { "../src/access.v" "" { Text "C:/intelFPGA_lite/18.1/Lab2_BUCUR_S/src/access.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581905065810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581905065810 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2_BUCUR_S " "Elaborating entity \"Lab2_BUCUR_S\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581905065925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7 decoder7:p1_dec " "Elaborating entity \"decoder7\" for hierarchy \"decoder7:p1_dec\"" {  } { { "../src/Lab2_BUCUR_S.v" "p1_dec" { Text "C:/intelFPGA_lite/18.1/Lab2_BUCUR_S/src/Lab2_BUCUR_S.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581905065950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:player_sum " "Elaborating entity \"adder\" for hierarchy \"adder:player_sum\"" {  } { { "../src/Lab2_BUCUR_S.v" "player_sum" { Text "C:/intelFPGA_lite/18.1/Lab2_BUCUR_S/src/Lab2_BUCUR_S.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581905065973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check check:sum_result " "Elaborating entity \"check\" for hierarchy \"check:sum_result\"" {  } { { "../src/Lab2_BUCUR_S.v" "sum_result" { Text "C:/intelFPGA_lite/18.1/Lab2_BUCUR_S/src/Lab2_BUCUR_S.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581905065991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loadreg loadreg:p1_num " "Elaborating entity \"loadreg\" for hierarchy \"loadreg:p1_num\"" {  } { { "../src/Lab2_BUCUR_S.v" "p1_num" { Text "C:/intelFPGA_lite/18.1/Lab2_BUCUR_S/src/Lab2_BUCUR_S.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581905066007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "access access:acc_ctl " "Elaborating entity \"access\" for hierarchy \"access:acc_ctl\"" {  } { { "../src/Lab2_BUCUR_S.v" "acc_ctl" { Text "C:/intelFPGA_lite/18.1/Lab2_BUCUR_S/src/Lab2_BUCUR_S.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581905066022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bshaper bshaper:p1_button " "Elaborating entity \"bshaper\" for hierarchy \"bshaper:p1_button\"" {  } { { "../src/Lab2_BUCUR_S.v" "p1_button" { Text "C:/intelFPGA_lite/18.1/Lab2_BUCUR_S/src/Lab2_BUCUR_S.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581905066028 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1581905067070 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1581905067593 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581905067931 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581905067931 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581905068086 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581905068086 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1581905068086 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581905068086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581905068151 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 16 20:04:28 2020 " "Processing ended: Sun Feb 16 20:04:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581905068151 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581905068151 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581905068151 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581905068151 ""}
