{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711583242873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711583242874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 16:47:22 2024 " "Processing started: Wed Mar 27 16:47:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711583242874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711583242874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ROM -c ROM " "Command: quartus_map --read_settings_files=on --write_settings_files=off ROM -c ROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711583242874 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711583243192 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711583243192 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "homework9.sv(20) " "Verilog HDL error at homework9.sv(20): this block requires a name" {  } { { "homework9.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/homework_9/homework9.sv" 20 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1711583249416 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "FA16 homework9.sv(14) " "Ignored design unit \"FA16\" at homework9.sv(14) due to previous errors" {  } { { "homework9.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/homework_9/homework9.sv" 14 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1711583249416 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "FA16_tb homework9.sv(31) " "Ignored design unit \"FA16_tb\" at homework9.sv(31) due to previous errors" {  } { { "homework9.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/homework_9/homework9.sv" 31 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1711583249416 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ROM homework9.sv(43) " "Ignored design unit \"ROM\" at homework9.sv(43) due to previous errors" {  } { { "homework9.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/homework_9/homework9.sv" 43 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1711583249416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "homework9.sv 0 0 " "Found 0 design units, including 0 entities, in source file homework9.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711583249416 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711583249453 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 27 16:47:29 2024 " "Processing ended: Wed Mar 27 16:47:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711583249453 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711583249453 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711583249453 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711583249453 ""}
