###############################################################
#  Generated by:      Cadence Encounter 09.12-s159_1
#  OS:                Linux x86_64(Host ID ug179.eecg)
#  Generated on:      Sat Apr  4 21:04:45 2015
#  Command:           defOut -floorplan -netlist -routing control.def
###############################################################
VERSION 5.7 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN control ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 2.800 ;
    DESIGN FE_CORE_BOX_UR_X REAL 143.422 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 2.800 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 65.800 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 145922 68300 ) ;

ROW CORE_ROW_0 CORE 2800 2800 FS DO 100 BY 1 STEP 1400 0
 ;
ROW CORE_ROW_1 CORE 2800 15400 N DO 100 BY 1 STEP 1400 0
 ;
ROW CORE_ROW_2 CORE 2800 28000 FS DO 100 BY 1 STEP 1400 0
 ;
ROW CORE_ROW_3 CORE 2800 40600 N DO 100 BY 1 STEP 1400 0
 ;
ROW CORE_ROW_4 CORE 2800 53200 FS DO 100 BY 1 STEP 1400 0
 ;

TRACKS X 700 DO 104 STEP 1400 LAYER met3 ;
TRACKS Y 700 DO 49 STEP 1400 LAYER met3 ;
TRACKS Y 700 DO 49 STEP 1400 LAYER met2 ;
TRACKS X 700 DO 104 STEP 1400 LAYER met2 ;
TRACKS X 700 DO 104 STEP 1400 LAYER met1 ;
TRACKS Y 700 DO 49 STEP 1400 LAYER met1 ;

GCELLGRID Y 68301 DO 1 STEP 18226 ;
GCELLGRID Y 50075 DO 1 STEP 25000 ;
GCELLGRID Y -1 DO 2 STEP 25076 ;
GCELLGRID X 145923 DO 1 STEP 20848 ;
GCELLGRID X 50075 DO 4 STEP 25000 ;
GCELLGRID X -1 DO 2 STEP 25076 ;

COMPONENTS 76 ;
- aaddr_reg\[0\] latsp2 + PLACED ( 9800 40600 ) FN
 ;
- aaddr_reg\[1\] latsp2 + PLACED ( 15400 28000 ) S
 ;
- opsel_reg\[0\] latsp2 + PLACED ( 78400 2800 ) S
 ;
- opsel_reg\[1\] latsp2 + PLACED ( 95200 2800 ) S
 ;
- baddr_reg\[0\] latsp2 + PLACED ( 64400 40600 ) FN
 ;
- baddr_reg\[1\] latsp2 + PLACED ( 26600 53200 ) FS
 ;
- U16 invp3 + PLACED ( 49000 15400 ) FN
 ;
- U17 invp3 + PLACED ( 44800 15400 ) FN
 ;
- U18 invp3 + PLACED ( 26600 15400 ) FN
 ;
- U19 invp3 + PLACED ( 16800 15400 ) FN
 ;
- U21 an2p3 + PLACED ( 71400 15400 ) N
 ;
- U22 invp3 + PLACED ( 67200 15400 ) N
 ;
- U53 an2p3 + PLACED ( 100800 15400 ) FN
 ;
- U54 an2p3 + PLACED ( 124600 53200 ) FS
 ;
- U55 or2p1 + PLACED ( 43400 53200 ) S
 ;
- U56 or2p1 + PLACED ( 65800 28000 ) S
 ;
- U57 or2p1 + PLACED ( 2800 28000 ) S
 ;
- U58 or2p1 + PLACED ( 32200 28000 ) FS
 ;
- U59 or2p1 + PLACED ( 49000 53200 ) FS
 ;
- U60 or2p1 + PLACED ( 4200 15400 ) FN
 ;
- U61 or2p1 + PLACED ( 70000 53200 ) FS
 ;
- U62 or2p1 + PLACED ( 21000 15400 ) N
 ;
- opcode_reg\[0\] latrp1 + PLACED ( 96600 53200 ) FS
 ;
- opcode_reg\[1\] latrp1 + PLACED ( 98000 40600 ) N
 ;
- shctl_reg\[0\] latrp1 + PLACED ( 2800 2800 ) S
 ;
- shctl_reg\[1\] latrp1 + PLACED ( 19600 2800 ) S
 ;
- waddr_reg\[0\] latrp1 + PLACED ( 40600 40600 ) N
 ;
- waddr_reg\[1\] latrp1 + PLACED ( 9800 53200 ) FS
 ;
- opcode_reg\[2\] latrp1 + PLACED ( 81200 40600 ) N
 ;
- U70 no2p2 + PLACED ( 33600 40600 ) FN
 ;
- U71 invp6 + PLACED ( 26600 40600 ) N
 ;
- U72 no2p2 + PLACED ( 57400 40600 ) N
 ;
- U73 invp6 + PLACED ( 75600 53200 ) S
 ;
- U74 no2p2 + PLACED ( 58800 28000 ) S
 ;
- U75 invp6 + PLACED ( 51800 28000 ) FS
 ;
- U76 no2p2 + PLACED ( 71400 28000 ) S
 ;
- U77 invp6 + PLACED ( 78400 28000 ) S
 ;
- U78 no2p2 + PLACED ( 2800 40600 ) N
 ;
- U79 invp6 + PLACED ( 2800 53200 ) FS
 ;
- U80 no2p2 + PLACED ( 9800 15400 ) N
 ;
- U81 invp6 + PLACED ( 8400 28000 ) FS
 ;
- U82 no2p2 + PLACED ( 37800 15400 ) N
 ;
- U83 invp6 + PLACED ( 30800 15400 ) N
 ;
- U84 no2p2 + PLACED ( 53200 15400 ) N
 ;
- U85 invp6 + PLACED ( 60200 15400 ) FN
 ;
- U86 na3p3 + PLACED ( 36400 2800 ) S
 ;
- U87 na3p3 + PLACED ( 64400 2800 ) S
 ;
- U88 na3p3 + PLACED ( 37800 28000 ) S
 ;
- U89 na2p3 + PLACED ( 107800 15400 ) FN
 ;
- U90 na2p3 + PLACED ( 119000 15400 ) FN
 ;
- U91 na2p3 + PLACED ( 114800 2800 ) S
 ;
- U92 na3p2 + PLACED ( 131600 15400 ) FN
 ;
- U93 na3p2 + PLACED ( 86800 28000 ) FS
 ;
- U94 na3p2 + PLACED ( 89600 15400 ) FN
 ;
- U95 na3p2 + PLACED ( 78400 15400 ) N
 ;
- U96 no3p1 + PLACED ( 123200 40600 ) N
 ;
- U97 na2p1 + PLACED ( 133000 28000 ) S
 ;
- U98 invp1 + PLACED ( 110600 28000 ) FS
 ;
- U99 na2p1 + PLACED ( 128800 28000 ) FS
 ;
- U100 invp1 + PLACED ( 140000 2800 ) S
 ;
- U101 invp1 + PLACED ( 116200 15400 ) FN
 ;
- U102 na3p1 + PLACED ( 137200 28000 ) FS
 ;
- U103 na3p1 + PLACED ( 114800 40600 ) N
 ;
- U104 na3p1 + PLACED ( 113400 28000 ) S
 ;
- U105 na2p1 + PLACED ( 131600 40600 ) FN
 ;
- U106 invp1 + PLACED ( 120400 40600 ) FN
 ;
- U107 or2p1 + PLACED ( 137200 53200 ) FS
 ;
- U108 invp1 + PLACED ( 131600 2800 ) FS
 ;
- U109 na3p3 + PLACED ( 50400 2800 ) S
 ;
- U110 na2p1 + PLACED ( 127400 15400 ) FN
 ;
- U111 na2p1 + PLACED ( 123200 2800 ) S
 ;
- U112 na2p1 + PLACED ( 127400 2800 ) S
 ;
- U113 no2p1 + PLACED ( 119000 28000 ) FS
 ;
- U114 na3p1 + PLACED ( 123200 28000 ) S
 ;
- U115 na3p1 + PLACED ( 135800 40600 ) FN
 ;
- U116 no2p1 + PLACED ( 106400 28000 ) S
 ;
END COMPONENTS

PINS 55 ;
- phi1 + NET phi1 + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 22600 ) E ;
- phi2 + NET phi2 + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 25400 ) E ;
- ctrl[6] + NET ctrl[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 19800 ) E ;
- ctrl[5] + NET ctrl[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 17000 ) E ;
- ctrl[4] + NET ctrl[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 14200 ) E ;
- ctrl[3] + NET ctrl[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 11400 ) E ;
- ctrl[2] + NET ctrl[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 8600 ) E ;
- ctrl[1] + NET ctrl[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 5800 ) E ;
- ctrl[0] + NET ctrl[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 3000 ) E ;
- L[3] + NET L[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 83400 0 ) N ;
- L[2] + NET L[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 87400 0 ) N ;
- L[1] + NET L[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 90200 0 ) N ;
- L[0] + NET VDD + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 94200 0 ) N ;
- M[3] + NET M[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 97000 0 ) N ;
- M[2] + NET M[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 101000 0 ) N ;
- M[1] + NET M[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 103800 0 ) N ;
- M[0] + NET M[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 107800 0 ) N ;
- N[3] + NET N[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 116600 0 ) N ;
- N[2] + NET N[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 118600 0 ) N ;
- N[1] + NET N[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 120600 0 ) N ;
- N[0] + NET N[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 122600 0 ) N ;
- ARdEn[3] + NET ARdEn[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 56200 0 ) N ;
- ARdEn[2] + NET ARdEn[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 44600 0 ) N ;
- ARdEn[1] + NET ARdEn[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 33000 0 ) N ;
- ARdEn[0] + NET ARdEn[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 21400 0 ) N ;
- BRdEn[3] + NET BRdEn[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 58200 0 ) N ;
- BRdEn[2] + NET BRdEn[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 46600 0 ) N ;
- BRdEn[1] + NET BRdEn[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 35000 0 ) N ;
- BRdEn[0] + NET BRdEn[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 23400 0 ) N ;
- WriteEn[3] + NET notFBEn[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 53400 0 ) N ;
- WriteEn[2] + NET notFBEn[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 41800 0 ) N ;
- WriteEn[1] + NET notFBEn[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 30200 0 ) N ;
- WriteEn[0] + NET notFBEn[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 18600 0 ) N ;
- FBEn[3] + NET FBEn[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 51400 0 ) N ;
- FBEn[2] + NET FBEn[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 39800 0 ) N ;
- FBEn[1] + NET FBEn[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 28200 0 ) N ;
- FBEn[0] + NET FBEn[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 16600 0 ) N ;
- notFBEn[3] + NET notFBEn[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 49400 0 ) N ;
- notFBEn[2] + NET notFBEn[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 37800 0 ) N ;
- notFBEn[1] + NET notFBEn[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 26200 0 ) N ;
- notFBEn[0] + NET notFBEn[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 14600 0 ) N ;
- ASelect + NET ASelect + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 72200 0 ) N ;
- BSelect + NET BSelect + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 61000 0 ) N ;
- DSelect + NET DSelect + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 63800 0 ) N ;
- zeroSelect + NET zeroSelect + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 75000 0 ) N ;
- shl + NET shl + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 5000 0 ) N ;
- notshl + NET notshl + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 3000 0 ) N ;
- shr + NET shr + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 7000 0 ) N ;
- notshr + NET notshr + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 9000 0 ) N ;
- phi1_1 + NET phi1 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 11800 0 ) N ;
- phi1_2 + NET phi1 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 77800 0 ) N ;
- phi1_3 + NET phi1 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 66600 0 ) N ;
- notphi1_1 + NET notphi1_2 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 80600 0 ) N ;
- notphi1_2 + NET notphi1_2 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 69400 0 ) N ;
- phi2_1 + NET phi2 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 110600 0 ) N ;
END PINS

SPECIALNETS 2 ;
- VSS  ( * VSS )
  + ROUTED met1 2300 + SHAPE FOLLOWPIN ( 2800 15400 ) ( 142800 * )
    NEW met1 2300 + SHAPE FOLLOWPIN ( 2800 40600 ) ( 142800 * )
    NEW met1 1150 + SHAPE FOLLOWPIN ( 2800 65225 ) ( 142800 * )
  + USE GROUND
 ;
- VDD  ( * VDD )
  + ROUTED met1 2300 + SHAPE FOLLOWPIN ( 2800 28000 ) ( 142800 * )
    NEW met1 1150 + SHAPE FOLLOWPIN ( 2800 3375 ) ( 142800 * )
    NEW met1 2300 + SHAPE FOLLOWPIN ( 2800 53200 ) ( 142800 * )
  + USE POWER
 ;
END SPECIALNETS

NETS 99 ;
- ctrl[6]
  ( PIN ctrl[6] ) ( opcode_reg\[2\] D )
  + ROUTED met3 ( 300 19800 0 ) ( 11900 * )
    NEW met3 ( 11900 19800 ) ( * 20300 )
    NEW met3 ( 11900 20300 ) ( 86100 * ) M2_M3
    NEW met2 ( 86100 20300 ) ( * 35700 )
    NEW met2 ( 86100 35700 ) ( 87500 * )
    NEW met2 ( 87500 35700 ) ( * 46200 ) M2_M1
 ;
- ctrl[5]
  ( PIN ctrl[5] ) ( opcode_reg\[1\] D ) ( opsel_reg\[1\] D )
  + ROUTED met3 ( 104300 17500 ) ( 107100 * ) M2_M3
    NEW met2 ( 104300 17500 ) ( * 46200 ) M2_M1
    NEW met3 ( 300 17000 0 ) ( 3500 * ) M2_M3
    NEW met2 ( 3500 11900 ) ( * 17000 )
    NEW met3 ( 3500 11900 ) ( 14700 * )
    NEW met3 ( 14700 11900 ) ( * 14700 )
    NEW met3 ( 14700 14700 ) ( 23100 * ) M2_M3
    NEW met2 ( 23100 14700 ) ( * 18900 ) M2_M3
    NEW met3 ( 23100 18900 ) ( 38500 * ) M2_M3
    NEW met2 ( 38500 9100 ) ( * 18900 )
    NEW met3 ( 38500 9100 ) ( 83300 * )
    NEW met3 ( 83300 7700 ) ( * 9100 )
    NEW met3 ( 83300 7700 ) ( 107100 * ) M2_M3
    NEW met2 ( 107100 7700 ) ( * 9800 ) M2_M1
    NEW met2 ( 107100 9800 ) ( * 17500 )
    NEW met3 ( 104300 17500 ) M2_M3
    NEW met3 ( 3500 11900 ) M2_M3
    NEW met3 ( 38500 9100 ) M2_M3
 ;
- ctrl[4]
  ( PIN ctrl[4] ) ( opcode_reg\[0\] D ) ( opsel_reg\[0\] D )
  + ROUTED met2 ( 97300 11900 ) ( * 32900 )
    NEW met2 ( 95900 32900 ) ( 97300 * )
    NEW met2 ( 95900 32900 ) ( * 53900 ) M2_M3
    NEW met3 ( 95900 53900 ) ( 102900 * ) M2_M3
    NEW met2 ( 102900 53900 ) ( * 60200 ) M2_M1
    NEW met3 ( 300 14200 0 ) ( 10500 * ) M2_M3
    NEW met2 ( 10500 2100 ) ( * 14200 )
    NEW met3 ( 10500 2100 ) ( 38500 * )
    NEW met3 ( 38500 2100 ) ( * 3500 )
    NEW met3 ( 38500 3500 ) ( 80500 * ) M2_M3
    NEW met2 ( 80500 3500 ) ( * 11900 ) M2_M3
    NEW met3 ( 80500 11900 ) ( 90300 * ) M2_M3
    NEW met3 ( 90300 11900 ) ( 97300 * ) M2_M3
    NEW met2 ( 90300 9800 ) ( * 11900 )
    NEW met3 ( 10500 2100 ) M2_M3
    NEW met2 ( 90300 9800 ) M2_M1
 ;
- ctrl[3]
  ( PIN ctrl[3] ) ( waddr_reg\[1\] D ) ( baddr_reg\[1\] D )
  + ROUTED met3 ( 16100 58100 ) ( 31500 * ) M2_M3
    NEW met2 ( 31500 58100 ) ( * 60200 ) M2_M1
    NEW met3 ( 300 11400 0 ) ( 700 * ) M2_M3
    NEW met2 ( 700 11400 ) ( * 53900 ) M2_M3
    NEW met3 ( 700 53900 ) ( 16100 * ) M2_M3
    NEW met2 ( 16100 53900 ) ( * 58100 ) M2_M3
    NEW met2 ( 16100 58100 ) ( * 60200 ) M2_M1
 ;
- ctrl[2]
  ( PIN ctrl[2] ) ( waddr_reg\[0\] D ) ( baddr_reg\[0\] D )
  + ROUTED met3 ( 46900 44100 ) ( 76300 * ) M2_M3
    NEW met2 ( 76300 44100 ) ( * 46200 ) M2_M1
    NEW met3 ( 300 8600 0 ) ( 7700 * )
    NEW met3 ( 7700 8600 ) ( * 9100 )
    NEW met3 ( 7700 9100 ) ( 11900 * ) M2_M3
    NEW met2 ( 11900 9100 ) ( * 21700 ) M2_M3
    NEW met3 ( 11900 21700 ) ( 46900 * ) M2_M3
    NEW met2 ( 46900 21700 ) ( * 44100 ) M2_M3
    NEW met2 ( 46900 44100 ) ( * 46200 ) M2_M1
 ;
- ctrl[1]
  ( PIN ctrl[1] ) ( shctl_reg\[1\] D ) ( aaddr_reg\[1\] D )
  + ROUTED met2 ( 27300 10500 ) ( * 35000 ) M2_M1
    NEW met3 ( 300 5800 0 ) ( 2100 * ) M2_M3
    NEW met2 ( 2100 5800 ) ( * 10500 ) M2_M3
    NEW met3 ( 2100 10500 ) ( 27300 * ) M2_M3
    NEW met2 ( 27300 7700 ) ( * 10500 )
    NEW met3 ( 27300 7700 ) ( 30100 * ) M2_M3
    NEW met2 ( 30100 7700 ) ( * 9800 ) M2_M1
    NEW met3 ( 27300 7700 ) M2_M3
 ;
- ctrl[0]
  ( PIN ctrl[0] ) ( shctl_reg\[0\] D ) ( aaddr_reg\[0\] D )
  + ROUTED met3 ( 13300 18900 ) ( 17500 * ) M2_M3
    NEW met2 ( 17500 18900 ) ( * 35700 ) M2_M3
    NEW met3 ( 17500 35700 ) ( 21700 * ) M2_M3
    NEW met2 ( 21700 35700 ) ( * 46200 ) M2_M1
    NEW met3 ( 300 3000 0 ) ( 9100 * )
    NEW met3 ( 9100 3000 ) ( * 3500 )
    NEW met3 ( 9100 3500 ) ( 13300 * ) M2_M3
    NEW met2 ( 13300 3500 ) ( * 9800 ) M2_M1
    NEW met2 ( 13300 9800 ) ( * 18900 ) M2_M3
 ;
- L[3]
  ( PIN L[3] ) ( U91 NQ )
  + ROUTED met2 ( 121100 3500 ) ( * 5600 ) M2_M1
    NEW met3 ( 84700 3500 ) ( 121100 * ) M2_M3
    NEW met2 ( 83400 3500 ) ( 84700 * ) M2_M3
    NEW met2 ( 83400 300 0 ) ( * 3500 )
 ;
- L[2]
  ( PIN L[2] ) ( U95 NQ )
  + ROUTED met2 ( 87500 11400 ) ( * 19600 ) M2_M1
    NEW met2 ( 87400 11400 ) ( 87500 * )
    NEW met2 ( 87400 300 0 ) ( * 11400 )
 ;
- L[1]
  ( PIN L[1] ) ( U94 NQ )
  + ROUTED met2 ( 91700 7700 ) ( * 19600 ) M2_M1
    NEW met2 ( 90200 7700 ) ( 91700 * )
    NEW met2 ( 90200 300 0 ) ( * 7700 )
 ;
- M[3]
  ( PIN M[3] ) ( U93 NQ )
  + ROUTED met2 ( 95900 10500 ) ( * 30800 ) M2_M1
    NEW met2 ( 95900 10500 ) ( 97300 * )
    NEW met2 ( 97300 6300 ) ( * 10500 )
    NEW met2 ( 97000 6300 ) ( 97300 * )
    NEW met2 ( 97000 300 0 ) ( * 6300 )
 ;
- M[2]
  ( PIN M[2] ) ( U90 NQ )
  + ROUTED met2 ( 121100 13300 ) ( * 19600 ) M2_M1
    NEW met3 ( 100100 13300 ) ( 121100 * ) M2_M3
    NEW met2 ( 100100 4900 ) ( * 13300 ) M2_M3
    NEW met2 ( 100100 4900 ) ( 101000 * )
    NEW met2 ( 101000 300 0 ) ( * 4900 )
 ;
- M[1]
  ( PIN M[1] ) ( U89 NQ )
  + ROUTED met2 ( 109900 11900 ) ( * 19600 ) M2_M1
    NEW met3 ( 105700 11900 ) ( 109900 * ) M2_M3
    NEW met2 ( 105700 700 ) ( * 11900 ) M2_M3
    NEW met1 ( 103800 700 ) ( 105700 * ) M2_M1
    NEW met2 ( 103800 300 0 ) ( * 700 ) M2_M1
 ;
- M[0]
  ( PIN M[0] ) ( U92 NQ )
  + ROUTED met2 ( 135100 4900 ) ( * 22400 ) M2_M1
    NEW met3 ( 114100 4900 ) ( 135100 * ) M2_M3
    NEW met2 ( 114100 700 ) ( * 4900 ) M2_M3
    NEW met1 ( 107800 700 ) ( 114100 * ) M2_M1
    NEW met2 ( 107800 300 0 ) ( * 700 ) M2_M1
 ;
- N[3]
  ( PIN N[3] ) ( U114 NQ )
  + ROUTED met2 ( 123900 24500 ) ( * 30800 ) M2_M1
    NEW met3 ( 115500 24500 ) ( 123900 * ) M2_M3
    NEW met2 ( 115500 21700 ) ( * 24500 ) M2_M3
    NEW met2 ( 115500 21700 ) ( 116600 * )
    NEW met2 ( 116600 300 0 ) ( * 21700 )
 ;
- N[2]
  ( PIN N[2] ) ( U112 NQ )
  + ROUTED met2 ( 129500 2100 ) ( * 5600 ) M2_M1
    NEW met3 ( 121100 2100 ) ( 129500 * ) M2_M3
    NEW met2 ( 118600 2100 ) ( 121100 * ) M2_M3
    NEW met2 ( 118600 300 0 ) ( * 2100 )
 ;
- N[1]
  ( PIN N[1] ) ( U111 NQ )
  + ROUTED met2 ( 125300 700 ) ( * 5600 ) M2_M1
    NEW met1 ( 120600 700 ) ( 125300 * ) M2_M1
    NEW met2 ( 120600 300 0 ) ( * 700 ) M2_M1
 ;
- N[0]
  ( PIN N[0] ) ( U110 NQ )
  + ROUTED met2 ( 128100 700 ) ( * 18200 ) M2_M1
    NEW met3 ( 123900 700 ) ( 128100 * ) M2_M3
    NEW met2 ( 122600 700 ) ( 123900 * ) M2_M3
    NEW met2 ( 122600 300 0 ) ( * 700 )
 ;
- ARdEn[3]
  ( PIN ARdEn[3] ) ( U84 NQ )
  + ROUTED met2 ( 55300 14700 ) ( * 18200 ) M2_M1
    NEW met2 ( 55300 14700 ) ( 56200 * )
    NEW met2 ( 56200 300 0 ) ( * 14700 )
 ;
- ARdEn[2]
  ( PIN ARdEn[2] ) ( U82 NQ )
  + ROUTED met2 ( 42700 7700 ) ( * 18200 ) M2_M1
    NEW met2 ( 42700 7700 ) ( 44600 * )
    NEW met2 ( 44600 300 0 ) ( * 7700 )
 ;
- ARdEn[1]
  ( PIN ARdEn[1] ) ( U80 NQ )
  + ROUTED met2 ( 16100 13300 ) ( * 19600 ) M2_M1
    NEW met3 ( 16100 13300 ) ( 33000 * ) M2_M3
    NEW met2 ( 33000 300 0 ) ( * 13300 )
    NEW met3 ( 16100 13300 ) M2_M3
 ;
- ARdEn[0]
  ( PIN ARdEn[0] ) ( U78 NQ )
  + ROUTED met2 ( 4900 20300 ) ( * 43400 ) M2_M1
    NEW met2 ( 4900 20300 ) ( 6300 * )
    NEW met2 ( 6300 17500 ) ( * 20300 )
    NEW met3 ( 6300 17500 ) ( 21700 * ) M2_M3
    NEW met2 ( 21700 4900 ) ( * 17500 )
    NEW met2 ( 21400 4900 ) ( 21700 * )
    NEW met2 ( 21400 300 0 ) ( * 4900 )
    NEW met3 ( 6300 17500 ) M2_M3
 ;
- BRdEn[3]
  ( PIN BRdEn[3] ) ( U76 NQ )
  + ROUTED met2 ( 73500 4900 ) ( * 33600 ) M2_M1
    NEW met3 ( 58200 4900 ) ( 73500 * ) M2_M3
    NEW met2 ( 58200 300 0 ) ( * 4900 ) M2_M3
 ;
- BRdEn[2]
  ( PIN BRdEn[2] ) ( U74 NQ )
  + ROUTED met2 ( 59500 23100 ) ( * 33600 ) M2_M1
    NEW met3 ( 52500 23100 ) ( 59500 * ) M2_M3
    NEW met2 ( 52500 4900 ) ( * 23100 ) M2_M3
    NEW met3 ( 46600 4900 ) ( 52500 * ) M2_M3
    NEW met2 ( 46600 300 0 ) ( * 4900 ) M2_M3
 ;
- BRdEn[1]
  ( PIN BRdEn[1] ) ( U72 NQ )
  + ROUTED met2 ( 59500 38500 ) ( * 43400 ) M2_M1
    NEW met3 ( 35700 38500 ) ( 59500 * ) M2_M3
    NEW met2 ( 35700 7700 ) ( * 38500 ) M2_M3
    NEW met2 ( 35000 7700 ) ( 35700 * )
    NEW met2 ( 35000 300 0 ) ( * 7700 )
 ;
- BRdEn[0]
  ( PIN BRdEn[0] ) ( U70 NQ )
  + ROUTED met2 ( 34300 38500 ) ( * 44800 ) M2_M1
    NEW met3 ( 24500 38500 ) ( 34300 * ) M2_M3
    NEW met2 ( 24500 4900 ) ( * 38500 ) M2_M3
    NEW met2 ( 23400 4900 ) ( 24500 * )
    NEW met2 ( 23400 300 0 ) ( * 4900 )
 ;
- FBEn[3]
  ( PIN FBEn[3] ) ( U109 NQ ) ( U16 A )
  + ROUTED met2 ( 51100 3500 ) ( * 5600 ) M2_M1
    NEW met2 ( 51100 3500 ) ( 51400 * )
    NEW met2 ( 51400 300 0 ) ( * 3500 )
    NEW met2 ( 51100 11200 ) ( * 21000 ) M2_M1
    NEW met2 ( 51100 11200 ) M2_M1
 ;
- FBEn[2]
  ( PIN FBEn[2] ) ( U88 NQ ) ( U17 A )
  + ROUTED met2 ( 48300 7700 ) ( * 21000 ) M2_M1
    NEW met3 ( 39800 7700 ) ( 48300 * ) M2_M3
    NEW met2 ( 39800 300 0 ) ( * 7700 ) M2_M3
    NEW met2 ( 48300 21000 ) ( * 33600 ) M2_M1
 ;
- FBEn[1]
  ( PIN FBEn[1] ) ( U87 NQ ) ( U18 A )
  + ROUTED met2 ( 30100 11900 ) ( * 14700 ) M2_M3
    NEW met3 ( 25900 11900 ) ( 30100 * ) M2_M3
    NEW met2 ( 25900 4900 ) ( * 11900 ) M2_M3
    NEW met3 ( 25900 4900 ) ( 28200 * ) M2_M3
    NEW met2 ( 28200 300 0 ) ( * 4900 )
    NEW met2 ( 65100 11200 ) ( * 14700 ) M2_M3
    NEW met3 ( 30100 14700 ) ( 65100 * )
    NEW met2 ( 30100 14700 ) ( * 21000 ) M2_M1
    NEW met3 ( 25900 4900 ) M2_M3
    NEW met2 ( 65100 11200 ) M2_M1
 ;
- FBEn[0]
  ( PIN FBEn[0] ) ( U86 NQ ) ( U19 A )
  + ROUTED met2 ( 16600 300 0 ) ( * 3500 ) M2_M3
    NEW met2 ( 37100 3500 ) ( * 5600 ) M2_M1
    NEW met3 ( 14700 3500 ) ( 16600 * )
    NEW met3 ( 16600 3500 ) ( 37100 * ) M2_M3
    NEW met2 ( 14700 3500 ) ( * 7700 )
    NEW met2 ( 14700 7700 ) ( 16100 * )
    NEW met2 ( 16100 7700 ) ( * 11900 ) M2_M3
    NEW met3 ( 16100 11900 ) ( 20300 * ) M2_M3
    NEW met2 ( 20300 11900 ) ( * 21000 ) M2_M1
    NEW met3 ( 14700 3500 ) M2_M3
 ;
- notFBEn[3]
  ( PIN notFBEn[3] ) ( PIN WriteEn[3] ) ( U16 NQ )
  + ROUTED met1 ( 49400 700 ) ( 53400 * ) M2_M1
    NEW met2 ( 53400 300 0 ) ( * 700 )
    NEW met2 ( 49700 3000 ) ( * 19600 ) M2_M1
    NEW met2 ( 49400 3000 ) ( 49700 * )
    NEW met2 ( 49400 700 ) ( * 3000 )
    NEW met2 ( 49400 300 0 ) ( * 700 ) M2_M1
 ;
- notFBEn[2]
  ( PIN notFBEn[2] ) ( PIN WriteEn[2] ) ( U17 NQ )
  + ROUTED met2 ( 41800 300 0 ) ( * 700 ) M2_M1
    NEW met2 ( 46900 6300 ) ( * 18200 ) M2_M1
    NEW met3 ( 42700 6300 ) ( 46900 * ) M2_M3
    NEW met2 ( 42700 2100 ) ( * 6300 ) M2_M3
    NEW met2 ( 41800 2100 ) ( 42700 * )
    NEW met2 ( 41800 700 ) ( * 2100 )
    NEW met1 ( 37800 700 ) ( 41800 * )
    NEW met2 ( 37800 300 0 ) ( * 700 ) M2_M1
 ;
- notFBEn[1]
  ( PIN notFBEn[1] ) ( PIN WriteEn[1] ) ( U18 NQ )
  + ROUTED met2 ( 30200 300 0 ) ( * 700 ) M2_M1
    NEW met2 ( 28700 6300 ) ( * 18200 ) M2_M1
    NEW met2 ( 28700 6300 ) ( 31500 * )
    NEW met2 ( 31500 700 ) ( * 6300 )
    NEW met2 ( 30200 700 ) ( 31500 * )
    NEW met1 ( 26200 700 ) ( 30200 * )
    NEW met2 ( 26200 300 0 ) ( * 700 ) M2_M1
 ;
- notFBEn[0]
  ( PIN notFBEn[0] ) ( PIN WriteEn[0] ) ( U19 NQ )
  + ROUTED met2 ( 18600 300 0 ) ( * 700 ) M2_M1
    NEW met2 ( 18900 3000 ) ( * 18200 ) M2_M1
    NEW met2 ( 18600 3000 ) ( 18900 * )
    NEW met2 ( 18600 700 ) ( * 3000 )
    NEW met1 ( 14600 700 ) ( 18600 * )
    NEW met2 ( 14600 300 0 ) ( * 700 ) M2_M1
 ;
- phi1
  ( PIN phi1_3 ) ( PIN phi1_2 ) ( PIN phi1_1 ) ( PIN phi1 ) ( U85 A ) ( U83 A )
  ( U81 A ) ( U79 A ) ( U77 A ) ( U75 A ) ( U73 A ) ( U71 A )
  ( opcode_reg\[2\] G ) ( waddr_reg\[1\] G ) ( waddr_reg\[0\] G )
  ( shctl_reg\[1\] G ) ( shctl_reg\[0\] G ) ( opcode_reg\[1\] G )
  ( opcode_reg\[0\] G ) ( U22 A )
  + ROUTED met2 ( 17500 4900 ) ( * 8400 ) M2_M1
    NEW met3 ( 11800 4900 ) ( 17500 * ) M2_M3
    NEW met2 ( 11800 300 0 ) ( * 4900 ) M2_M3
    NEW met3 ( 69300 2100 ) ( 79100 * ) M2_M3
    NEW met2 ( 77800 2100 ) ( 79100 * )
    NEW met2 ( 77800 300 0 ) ( * 2100 )
    NEW met2 ( 69300 2100 ) ( * 18900 ) M2_M3
    NEW met3 ( 66600 2100 ) ( 69300 * ) M2_M3
    NEW met2 ( 66600 300 0 ) ( * 2100 ) M2_M3
    NEW met2 ( 27300 44100 ) ( * 46200 ) M2_M1
    NEW met2 ( 83300 58100 ) ( * 60200 )
    NEW met2 ( 81900 60200 ) ( 83300 * )
    NEW met2 ( 7700 60200 ) ( 9100 * )
    NEW met2 ( 98700 58100 ) ( * 60200 ) M2_M1
    NEW met3 ( 83300 58100 ) ( 98700 * ) M2_M3
    NEW met2 ( 98700 49700 ) ( * 58100 )
    NEW met2 ( 98700 49700 ) ( 100100 * )
    NEW met2 ( 100100 47600 ) ( * 49700 )
    NEW met2 ( 42700 39900 ) ( * 44100 ) M2_M3
    NEW met3 ( 42700 39900 ) ( 52500 * ) M2_M3
    NEW met2 ( 52500 27300 ) ( * 35000 ) M2_M1
    NEW met2 ( 52500 35000 ) ( * 39900 )
    NEW met3 ( 52500 27300 ) ( 62300 * ) M2_M3
    NEW met2 ( 62300 21000 ) ( * 27300 )
    NEW met1 ( 66600 21000 0 ) ( 67900 * 0 )
    NEW met2 ( 69300 18900 ) ( * 21000 ) M2_M1
    NEW met3 ( 69300 18900 ) ( 81900 * ) M2_M3
    NEW met2 ( 81900 18900 ) ( * 35000 ) M2_M1
    NEW met2 ( 81900 35000 ) ( * 48300 )
    NEW met2 ( 81900 48300 ) ( 83300 * )
    NEW met2 ( 83300 48300 ) ( * 58100 ) M2_M3
    NEW met2 ( 83300 47600 ) ( * 48300 )
    NEW met3 ( 24500 17500 ) ( 31500 * ) M2_M3
    NEW met3 ( 24500 16100 ) ( * 17500 )
    NEW met3 ( 17500 16100 ) ( 24500 * )
    NEW met2 ( 17500 8400 ) ( * 16100 ) M2_M3
    NEW met2 ( 31500 17500 ) ( * 21000 ) M2_M1
    NEW met2 ( 31500 21000 ) ( * 44100 ) M2_M3
    NEW met3 ( 31500 17500 ) ( 34300 * ) M2_M3
    NEW met2 ( 34300 9800 ) ( * 17500 )
    NEW met3 ( 9100 44100 ) ( 27300 * ) M2_M3
    NEW met3 ( 27300 44100 ) ( 31500 * )
    NEW met3 ( 31500 44100 ) ( 42700 * )
    NEW met2 ( 42700 44100 ) ( * 46200 ) M2_M1
    NEW met3 ( 300 22600 0 ) ( 3500 * ) M2_M3
    NEW met2 ( 3500 22600 ) ( * 27300 ) M2_M3
    NEW met3 ( 3500 27300 ) ( 9100 * ) M2_M3
    NEW met2 ( 9100 27300 ) ( * 35000 ) M2_M1
    NEW met2 ( 9100 35000 ) ( * 44100 ) M2_M3
    NEW met2 ( 9100 44100 ) ( * 60200 )
    NEW met2 ( 9100 60200 ) ( 11900 * ) M2_M1
    NEW met2 ( 81900 60200 ) M2_M1
    NEW met2 ( 7700 60200 ) M2_M1
    NEW met2 ( 100100 47600 ) M2_M1
    NEW met3 ( 42700 39900 ) M2_M3
    NEW met3 ( 52500 27300 ) M2_M3
    NEW met2 ( 62300 21000 ) M2_M1
    NEW met2 ( 83300 47600 ) M2_M1
    NEW met2 ( 34300 9800 ) M2_M1
 ;
- phi2
  ( PIN phi2_1 ) ( PIN phi2 ) ( U112 A ) ( U111 A ) ( U110 A ) ( U109 B )
  ( U106 A ) ( U95 C ) ( U94 C ) ( U93 C ) ( U92 C ) ( U91 A ) ( U90 A )
  ( U89 A ) ( U88 A ) ( U87 A ) ( U86 C ) ( U21 B )
  + ROUTED met3 ( 111300 6300 ) ( 112700 * ) M2_M3
    NEW met2 ( 111300 4900 ) ( * 6300 ) M2_M3
    NEW met2 ( 110600 4900 ) ( 111300 * )
    NEW met2 ( 110600 300 0 ) ( * 4900 )
    NEW met3 ( 98700 42700 ) ( 122500 * ) M2_M3
    NEW met2 ( 122500 42700 ) ( * 44800 ) M2_M1
    NEW met2 ( 58100 9800 ) ( * 11900 ) M2_M3
    NEW met3 ( 126700 9100 ) ( 129500 * ) M2_M3
    NEW met2 ( 129500 9100 ) ( * 11200 ) M2_M1
    NEW met2 ( 63700 17500 ) ( * 24500 ) M2_M3
    NEW met3 ( 58100 17500 ) ( 63700 * ) M2_M3
    NEW met2 ( 58100 11900 ) ( * 17500 ) M2_M3
    NEW met3 ( 41300 11900 ) ( 58100 * )
    NEW met2 ( 41300 9800 ) ( * 11900 ) M2_M3
    NEW met2 ( 72100 14700 ) ( * 19600 ) M2_M1
    NEW met2 ( 72100 19600 ) ( * 24500 ) M2_M3
    NEW met3 ( 72100 14700 ) ( 74900 * ) M2_M3
    NEW met2 ( 74900 9800 ) ( * 14700 )
    NEW met2 ( 49700 25900 ) ( * 35000 ) M2_M1
    NEW met2 ( 126700 17500 ) ( * 21000 ) M2_M1
    NEW met2 ( 119700 9100 ) ( * 9800 ) M2_M1
    NEW met3 ( 98700 24500 ) ( 112700 * ) M2_M3
    NEW met2 ( 112700 6300 ) ( * 21000 ) M2_M1
    NEW met2 ( 112700 21000 ) ( * 24500 )
    NEW met3 ( 112700 6300 ) ( 119700 * ) M2_M3
    NEW met2 ( 119700 6300 ) ( * 9100 ) M2_M3
    NEW met3 ( 119700 9100 ) ( 126700 * ) M2_M3
    NEW met2 ( 126700 9100 ) ( * 11200 ) M2_M1
    NEW met2 ( 126700 11200 ) ( * 17500 ) M2_M3
    NEW met3 ( 126700 17500 ) ( 129500 * ) M2_M3
    NEW met2 ( 129500 17500 ) ( * 19600 ) M2_M1
    NEW met2 ( 129500 19600 ) ( * 25900 ) M2_M3
    NEW met3 ( 129500 25900 ) ( 132300 * ) M2_M3
    NEW met2 ( 132300 22400 ) ( * 25900 )
    NEW met2 ( 98700 24500 ) ( * 34300 )
    NEW met2 ( 97300 34300 ) ( 98700 * )
    NEW met2 ( 98700 34300 ) ( * 42700 ) M2_M3
    NEW met2 ( 97300 34300 ) ( * 35000 ) M2_M1
    NEW met3 ( 300 25400 0 ) ( 45500 * )
    NEW met3 ( 45500 25400 ) ( * 25900 )
    NEW met3 ( 45500 25900 ) ( 49700 * ) M2_M3
    NEW met3 ( 49700 25900 ) ( 56700 * )
    NEW met3 ( 56700 24500 ) ( * 25900 )
    NEW met3 ( 56700 24500 ) ( 63700 * )
    NEW met3 ( 63700 24500 ) ( 72100 * )
    NEW met3 ( 72100 24500 ) ( 88900 * ) M2_M3
    NEW met3 ( 88900 24500 ) ( 98700 * ) M2_M3
    NEW met2 ( 88900 22400 ) ( * 24500 )
    NEW met1 ( 88900 21000 0 ) ( 90200 * 0 )
    NEW met2 ( 58100 9800 ) M2_M1
    NEW met2 ( 41300 9800 ) M2_M1
    NEW met3 ( 72100 14700 ) M2_M3
    NEW met2 ( 74900 9800 ) M2_M1
    NEW met2 ( 132300 22400 ) M2_M1
    NEW met2 ( 88900 22400 ) M2_M1
 ;
- ASelect
  ( PIN ASelect ) ( opsel_reg\[1\] NQ )
  + ROUTED met2 ( 98700 700 ) ( * 9800 ) M2_M1
    NEW met1 ( 72200 700 ) ( 98700 * ) M2_M1
    NEW met2 ( 72200 300 0 ) ( * 700 ) M2_M1
 ;
- BSelect
  ( PIN BSelect ) ( opsel_reg\[0\] NQ )
  + ROUTED met2 ( 81900 7700 ) ( * 9800 ) M2_M1
    NEW met3 ( 61000 7700 ) ( 81900 * ) M2_M3
    NEW met2 ( 61000 300 0 ) ( * 7700 ) M2_M3
 ;
- DSelect
  ( PIN DSelect ) ( opsel_reg\[0\] Q )
  + ROUTED met2 ( 79100 6300 ) ( * 8400 ) M2_M1
    NEW met3 ( 63800 6300 ) ( 79100 * ) M2_M3
    NEW met2 ( 63800 300 0 ) ( * 6300 ) M2_M3
 ;
- zeroSelect
  ( PIN zeroSelect ) ( opsel_reg\[1\] Q )
  + ROUTED met2 ( 95900 6300 ) ( * 8400 ) M2_M1
    NEW met2 ( 94500 6300 ) ( 95900 * )
    NEW met2 ( 94500 4900 ) ( * 6300 )
    NEW met3 ( 76300 4900 ) ( 94500 * ) M2_M3
    NEW met2 ( 74900 3500 ) ( * 4900 )
    NEW met2 ( 74900 4900 ) ( 76300 * ) M2_M3
    NEW met2 ( 74900 3500 ) ( 75000 * )
    NEW met2 ( 75000 300 0 ) ( * 3500 )
 ;
- shl
  ( PIN shl ) ( shctl_reg\[0\] Q )
  + ROUTED met1 ( 700 5600 ) ( 3500 * 0 )
    NEW met2 ( 700 700 ) ( * 5600 ) M2_M1
    NEW met1 ( 700 700 ) ( 5000 * ) M2_M1
    NEW met2 ( 5000 300 0 ) ( * 700 )
    NEW met2 ( 700 700 ) M2_M1
 ;
- notshl
  ( PIN notshl ) ( shctl_reg\[0\] NQ )
  + ROUTED met2 ( 6300 6300 ) ( * 8400 ) M2_M1
    NEW met2 ( 3500 6300 ) ( 6300 * )
    NEW met2 ( 3500 3500 ) ( * 6300 )
    NEW met2 ( 3000 3500 ) ( 3500 * )
    NEW met2 ( 3000 300 0 ) ( * 3500 )
 ;
- shr
  ( PIN shr ) ( shctl_reg\[1\] Q )
  + ROUTED met2 ( 20300 6300 ) ( * 8400 ) M2_M1
    NEW met3 ( 10500 6300 ) ( 20300 * ) M2_M3
    NEW met3 ( 10500 4900 ) ( * 6300 )
    NEW met3 ( 7000 4900 ) ( 10500 * )
    NEW met2 ( 7000 300 0 ) ( * 4900 ) M2_M3
 ;
- notshr
  ( PIN notshr ) ( shctl_reg\[1\] NQ )
  + ROUTED met2 ( 23100 6300 ) ( * 8400 ) M2_M1
    NEW met3 ( 21700 6300 ) ( 23100 * ) M2_M3
    NEW met3 ( 21700 6300 ) ( * 7700 )
    NEW met3 ( 9000 7700 ) ( 21700 * )
    NEW met2 ( 9000 300 0 ) ( * 7700 ) M2_M3
 ;
- notphi1_2
  ( PIN notphi1_2 ) ( PIN notphi1_1 ) ( U22 NQ ) ( U21 A )
  + ROUTED met3 ( 70700 700 ) ( 81900 * ) M2_M3
    NEW met2 ( 80600 700 ) ( 81900 * )
    NEW met2 ( 80600 300 0 ) ( * 700 )
    NEW met2 ( 70700 700 ) ( * 19600 ) M2_M1
    NEW met2 ( 69400 700 ) ( 70700 * ) M2_M3
    NEW met2 ( 69400 300 0 ) ( * 700 )
    NEW met1 ( 70700 21000 0 ) ( 72100 * 0 )
 ;
- baddr\[0\]
  ( U56 A ) ( U55 A ) ( baddr_reg\[0\] Q )
  + ROUTED met2 ( 65100 47600 ) ( * 56700 ) M2_M3
    NEW met3 ( 46900 56700 ) ( 65100 * )
    NEW met2 ( 46900 56700 ) ( * 60200 ) M2_M1
    NEW met2 ( 65100 42700 ) ( * 47600 ) M2_M1
    NEW met3 ( 65100 42700 ) ( 69300 * ) M2_M3
    NEW met2 ( 69300 35000 ) ( * 42700 )
    NEW met3 ( 46900 56700 ) M2_M3
    NEW met3 ( 65100 42700 ) M2_M3
    NEW met2 ( 69300 35000 ) M2_M1
 ;
- aaddr\[0\]
  ( U58 A ) ( U57 A ) ( aaddr_reg\[0\] Q )
  + ROUTED met3 ( 6300 37100 ) ( 10500 * ) M2_M3
    NEW met2 ( 6300 35000 ) ( * 37100 ) M2_M3
    NEW met2 ( 10500 37100 ) ( * 43400 ) M2_M1
    NEW met3 ( 10500 37100 ) ( 34300 * ) M2_M3
    NEW met2 ( 34300 35000 ) ( * 37100 )
    NEW met2 ( 6300 35000 ) M2_M1
    NEW met2 ( 34300 35000 ) M2_M1
 ;
- N13
  ( U21 Q ) ( baddr_reg\[1\] G ) ( baddr_reg\[0\] G ) ( opsel_reg\[1\] G )
  ( opsel_reg\[0\] G ) ( aaddr_reg\[1\] G ) ( aaddr_reg\[0\] G )
  + ROUTED met3 ( 24500 42700 ) ( 28700 * ) M2_M3
    NEW met2 ( 24500 42700 ) ( * 46200 ) M2_M1
    NEW met2 ( 28700 42700 ) ( * 52500 ) M2_M3
    NEW met3 ( 28700 42700 ) ( 30100 * ) M2_M3
    NEW met2 ( 30100 35000 ) ( * 42700 )
    NEW met2 ( 76300 25200 ) ( * 32900 )
    NEW met2 ( 76300 32900 ) ( 77700 * )
    NEW met2 ( 77700 32900 ) ( * 35700 )
    NEW met2 ( 77700 35700 ) ( 79100 * )
    NEW met2 ( 79100 35700 ) ( * 47600 ) M2_M1
    NEW met2 ( 79100 47600 ) ( * 52500 ) M2_M3
    NEW met3 ( 28700 52500 ) ( 79100 * )
    NEW met2 ( 28700 52500 ) ( * 60200 ) M2_M1
    NEW met2 ( 93100 9800 ) ( * 10500 ) M2_M3
    NEW met2 ( 76300 16100 ) ( * 18200 ) M2_M1
    NEW met3 ( 76300 16100 ) ( 93100 * ) M2_M3
    NEW met2 ( 93100 10500 ) ( * 16100 )
    NEW met3 ( 93100 10500 ) ( 104300 * ) M2_M3
    NEW met2 ( 104300 6300 ) ( * 10500 )
    NEW met3 ( 104300 6300 ) ( 109900 * ) M2_M3
    NEW met2 ( 109900 6300 ) ( * 8400 ) M2_M1
    NEW met3 ( 24500 42700 ) M2_M3
    NEW met2 ( 30100 35000 ) M2_M1
    NEW met2 ( 76300 25200 ) M2_M1
    NEW met2 ( 93100 9800 ) M2_M1
    NEW met3 ( 76300 16100 ) M2_M3
    NEW met3 ( 104300 6300 ) M2_M3
 ;
- n23
  ( U103 A ) ( opcode_reg\[1\] NQ )
  + ROUTED met2 ( 111300 47600 ) ( * 49700 ) M2_M3
    NEW met3 ( 111300 49700 ) ( 115500 * ) M2_M3
    NEW met2 ( 115500 47600 ) ( * 49700 )
    NEW met2 ( 111300 47600 ) M2_M1
    NEW met2 ( 115500 47600 ) M2_M1
 ;
- n25
  ( U107 A ) ( opcode_reg\[0\] NQ ) ( U54 A )
  + ROUTED met3 ( 125300 58100 ) ( 139300 * ) M2_M3
    NEW met2 ( 139300 58100 ) ( * 60200 ) M2_M1
    NEW met2 ( 109900 58100 ) ( * 60200 ) M2_M1
    NEW met3 ( 109900 58100 ) ( 125300 * ) M2_M3
    NEW met2 ( 125300 58100 ) ( * 60200 ) M2_M1
    NEW met3 ( 109900 58100 ) M2_M3
 ;
- n27
  ( U88 B ) ( U86 A ) ( waddr_reg\[0\] NQ )
  + ROUTED met2 ( 45500 9800 ) ( * 35000 ) M2_M1
    NEW met2 ( 53900 37100 ) ( * 43400 ) M2_M1
    NEW met3 ( 45500 37100 ) ( 53900 * ) M2_M3
    NEW met2 ( 45500 35000 ) ( * 37100 ) M2_M3
    NEW met2 ( 45500 9800 ) M2_M1
 ;
- n28
  ( U87 B ) ( U86 B ) ( waddr_reg\[1\] NQ )
  + ROUTED met2 ( 44100 9800 ) ( * 10500 ) M2_M3
    NEW met2 ( 23100 34300 ) ( * 60200 ) M2_M1
    NEW met3 ( 23100 34300 ) ( 44100 * ) M2_M3
    NEW met2 ( 44100 10500 ) ( * 34300 )
    NEW met3 ( 44100 10500 ) ( 60900 * )
    NEW met3 ( 60900 10500 ) ( * 11900 )
    NEW met3 ( 60900 11900 ) ( 72100 * ) M2_M3
    NEW met2 ( 72100 9800 ) ( * 11900 )
    NEW met2 ( 44100 9800 ) M2_M1
    NEW met3 ( 23100 34300 ) M2_M3
    NEW met2 ( 72100 9800 ) M2_M1
 ;
- n29
  ( U61 B ) ( U59 B ) ( baddr_reg\[0\] NQ )
  + ROUTED met3 ( 49700 62300 ) ( 67900 * ) M2_M3
    NEW met2 ( 49700 60200 ) ( * 62300 ) M2_M3
    NEW met2 ( 67900 46200 ) ( * 62300 )
    NEW met3 ( 67900 62300 ) ( 70700 * ) M2_M3
    NEW met2 ( 70700 60200 ) ( * 62300 )
    NEW met2 ( 49700 60200 ) M2_M1
    NEW met2 ( 67900 46200 ) M2_M1
    NEW met2 ( 70700 60200 ) M2_M1
 ;
- n30
  ( U61 A ) ( U56 B ) ( baddr_reg\[1\] NQ )
  + ROUTED met2 ( 72100 45500 ) ( * 60200 ) M2_M1
    NEW met2 ( 70700 45500 ) ( 72100 * )
    NEW met2 ( 70700 35000 ) ( * 45500 )
    NEW met2 ( 39900 61600 ) ( * 63700 ) M2_M3
    NEW met3 ( 39900 63700 ) ( 72100 * ) M2_M3
    NEW met2 ( 72100 60200 ) ( * 63700 )
    NEW met2 ( 70700 35000 ) M2_M1
    NEW met2 ( 39900 61600 ) M2_M1
 ;
- n31
  ( U62 B ) ( U60 B ) ( aaddr_reg\[0\] NQ )
  + ROUTED met3 ( 9100 23100 ) ( 11900 * ) M2_M3
    NEW met2 ( 9100 21000 ) ( * 23100 ) M2_M3
    NEW met2 ( 13300 32900 ) ( * 43400 ) M2_M1
    NEW met2 ( 11900 23100 ) ( * 32900 )
    NEW met2 ( 11900 32900 ) ( 13300 * )
    NEW met3 ( 11900 23100 ) ( 21700 * ) M2_M3
    NEW met2 ( 21700 21000 ) ( * 23100 )
    NEW met2 ( 9100 21000 ) M2_M1
    NEW met2 ( 21700 21000 ) M2_M1
 ;
- n32
  ( U62 A ) ( U58 B ) ( aaddr_reg\[1\] NQ )
  + ROUTED met2 ( 32900 32900 ) ( * 35000 ) M2_M1
    NEW met2 ( 18900 32900 ) ( * 35000 ) M2_M1
    NEW met3 ( 18900 32900 ) ( 23100 * ) M2_M3
    NEW met3 ( 23100 32900 ) ( 32900 * ) M2_M3
    NEW met2 ( 23100 21000 ) ( * 32900 )
    NEW met3 ( 18900 32900 ) M2_M3
    NEW met2 ( 23100 21000 ) M2_M1
 ;
- n33
  ( U95 B ) ( U94 B ) ( U53 Q )
  + ROUTED met2 ( 94500 21000 ) ( * 23100 ) M2_M3
    NEW met2 ( 101500 21000 ) ( * 23100 ) M2_M3
    NEW met3 ( 94500 23100 ) ( 101500 * )
    NEW met3 ( 84700 23100 ) ( 94500 * )
    NEW met2 ( 84700 21000 ) ( * 23100 ) M2_M3
    NEW met2 ( 94500 21000 ) M2_M1
    NEW met2 ( 101500 21000 ) M2_M1
    NEW met2 ( 84700 21000 ) M2_M1
 ;
- n34
  ( U105 B ) ( U96 B ) ( U54 Q )
  + ROUTED met3 ( 130900 48300 ) ( 133700 * ) M2_M3
    NEW met2 ( 133700 46200 ) ( * 48300 )
    NEW met2 ( 130900 48300 ) ( * 60200 ) M2_M1
    NEW met2 ( 130900 46200 ) ( * 48300 ) M2_M3
    NEW met2 ( 133700 46200 ) M2_M1
    NEW met2 ( 130900 46200 ) M2_M1
 ;
- n35
  ( U70 A ) ( U55 Q )
  + ROUTED met2 ( 44100 55300 ) ( * 60200 ) M2_M1
    NEW met3 ( 39900 55300 ) ( 44100 * ) M2_M3
    NEW met2 ( 39900 46200 ) ( * 55300 ) M2_M3
    NEW met2 ( 39900 46200 ) M2_M1
 ;
- n36
  ( U74 A ) ( U56 Q )
  + ROUTED met1 ( 65100 36400 0 ) ( 66500 * 0 )
 ;
- n37
  ( U78 A ) ( U57 Q )
  + ROUTED met2 ( 3500 37800 ) ( * 44800 ) M2_M1
    NEW met2 ( 3500 37800 ) M2_M1
 ;
- n38
  ( U82 A ) ( U58 Q )
  + ROUTED met2 ( 37100 25900 ) ( * 30800 ) M2_M1
    NEW met2 ( 37100 25900 ) ( 38500 * )
    NEW met2 ( 38500 21000 ) ( * 25900 )
    NEW met2 ( 38500 21000 ) M2_M1
 ;
- n39
  ( U72 A ) ( U59 Q )
  + ROUTED met1 ( 53900 56000 0 ) ( 55300 * )
    NEW met1 ( 55300 55300 ) ( * 56000 )
    NEW met1 ( 55300 55300 ) ( 58100 * ) M2_M1
    NEW met2 ( 58100 46200 ) ( * 55300 )
    NEW met2 ( 58100 46200 ) M2_M1
 ;
- n40
  ( U80 A ) ( U60 Q )
  + ROUTED met2 ( 4900 16100 ) ( * 18200 ) M2_M1
    NEW met3 ( 4900 16100 ) ( 10500 * ) M2_M3
    NEW met2 ( 10500 16100 ) ( * 19600 ) M2_M1
    NEW met3 ( 4900 16100 ) M2_M3
 ;
- n41
  ( U76 A ) ( U61 Q )
  + ROUTED met2 ( 74900 39900 ) ( * 60200 ) M2_M1
    NEW met2 ( 74900 39900 ) ( 76300 * )
    NEW met2 ( 76300 35000 ) ( * 39900 )
    NEW met2 ( 76300 35000 ) M2_M1
 ;
- n42
  ( U84 A ) ( U62 Q )
  + ROUTED met2 ( 25900 16100 ) ( * 18200 ) M2_M1
    NEW met3 ( 25900 16100 ) ( 42700 * )
    NEW met3 ( 42700 16100 ) ( * 17500 )
    NEW met3 ( 42700 17500 ) ( 53900 * ) M2_M3
    NEW met2 ( 53900 17500 ) ( * 19600 ) M2_M1
    NEW met3 ( 25900 16100 ) M2_M3
 ;
- n50
  ( U71 NQ ) ( U70 B )
  + ROUTED met2 ( 32900 46200 ) ( 35700 * ) M2_M1
    NEW met2 ( 32900 46200 ) M2_M1
 ;
- n51
  ( U79 NQ ) ( U78 B )
  + ROUTED met2 ( 6300 46200 ) ( * 61600 ) M2_M1
    NEW met2 ( 6300 46200 ) M2_M1
 ;
- n52
  ( U73 NQ ) ( U72 B )
  + ROUTED met2 ( 76300 55300 ) ( * 60200 ) M2_M1
    NEW met3 ( 62300 55300 ) ( 76300 * ) M2_M3
    NEW met2 ( 62300 46200 ) ( * 55300 ) M2_M3
    NEW met2 ( 62300 46200 ) M2_M1
 ;
- n53
  ( U59 A ) ( U55 B ) ( baddr_reg\[1\] Q )
  + ROUTED met2 ( 48300 58100 ) ( * 60200 ) M2_M1
    NEW met2 ( 42700 58100 ) ( * 60200 ) M2_M1
    NEW met3 ( 42700 58100 ) ( 48300 * ) M2_M3
    NEW met3 ( 48300 58100 ) ( 51100 * ) M2_M3
    NEW met2 ( 51100 58100 ) ( * 60200 ) M2_M1
    NEW met3 ( 42700 58100 ) M2_M3
 ;
- n54
  ( U81 NQ ) ( U80 B )
  + ROUTED met2 ( 13300 21000 ) ( * 30800 ) M2_M1
    NEW met2 ( 13300 21000 ) M2_M1
 ;
- n55
  ( U60 A ) ( U57 B ) ( aaddr_reg\[1\] Q )
  + ROUTED met2 ( 7700 31500 ) ( * 35000 ) M2_M1
    NEW met2 ( 16100 31500 ) ( * 33600 ) M2_M1
    NEW met3 ( 7700 31500 ) ( 16100 * ) M2_M3
    NEW met2 ( 7700 21000 ) ( * 31500 ) M2_M3
    NEW met2 ( 7700 21000 ) M2_M1
 ;
- n56
  ( U75 NQ ) ( U74 B )
  + ROUTED met2 ( 58100 35000 ) ( 60900 * ) M2_M1
    NEW met2 ( 58100 35000 ) M2_M1
 ;
- n57
  ( U83 NQ ) ( U82 B )
  + ROUTED met2 ( 37100 17500 ) ( * 19600 ) M2_M1
    NEW met3 ( 37100 17500 ) ( 41300 * ) M2_M3
    NEW met2 ( 41300 17500 ) ( * 21000 ) M2_M1
    NEW met3 ( 37100 17500 ) M2_M3
 ;
- n58
  ( U77 NQ ) ( U76 B )
  + ROUTED met2 ( 79100 31500 ) ( * 33600 ) M2_M1
    NEW met3 ( 74900 31500 ) ( 79100 * ) M2_M3
    NEW met2 ( 74900 31500 ) ( * 35000 ) M2_M1
    NEW met3 ( 74900 31500 ) M2_M3
 ;
- n59
  ( U85 NQ ) ( U84 B )
  + ROUTED met2 ( 58100 21000 ) ( 60900 * ) M2_M1
    NEW met2 ( 58100 21000 ) M2_M1
 ;
- n68
  ( U108 A ) ( U99 NQ ) ( U96 A )
  + ROUTED met2 ( 130900 24500 ) ( * 30800 ) M2_M1
    NEW met3 ( 130900 24500 ) ( 133700 * ) M2_M3
    NEW met2 ( 133700 18900 ) ( * 24500 )
    NEW met2 ( 132300 18900 ) ( 133700 * )
    NEW met2 ( 132300 11200 ) ( * 18900 )
    NEW met2 ( 132300 37800 ) ( * 39900 ) M2_M3
    NEW met3 ( 123900 39900 ) ( 132300 * )
    NEW met2 ( 123900 39900 ) ( * 44800 ) M2_M1
    NEW met3 ( 130900 24500 ) M2_M3
    NEW met2 ( 132300 11200 ) M2_M1
    NEW met2 ( 132300 37800 ) M2_M1
    NEW met3 ( 123900 39900 ) M2_M3
 ;
- n69
  ( U112 B ) ( U108 NQ )
  + ROUTED met2 ( 132300 8400 ) ( 133700 * ) M2_M1
    NEW met2 ( 130900 7700 ) ( 132300 * )
    NEW met2 ( 132300 7700 ) ( * 8400 )
    NEW met2 ( 130900 7700 ) ( * 9800 ) M2_M1
 ;
- n70
  ( U113 B ) ( U106 NQ )
  + ROUTED met2 ( 121100 35000 ) ( * 43400 ) M2_M1
    NEW met2 ( 121100 35000 ) M2_M1
 ;
- n71
  ( U114 C ) ( U113 NQ )
  + ROUTED met2 ( 122500 35000 ) ( 125300 * ) M2_M1
    NEW met2 ( 122500 35000 ) M2_M1
 ;
- n72
  ( U114 A ) ( U105 A ) ( U104 C ) ( U103 C ) ( U102 A ) ( opcode_reg\[2\] NQ )
  + ROUTED met2 ( 128100 30100 ) ( * 35000 ) M2_M1
    NEW met3 ( 128100 30100 ) ( 137900 * ) M2_M3
    NEW met2 ( 137900 30100 ) ( * 33600 ) M2_M1
    NEW met2 ( 119700 39900 ) ( * 46200 )
    NEW met2 ( 118300 46200 ) ( 119700 * )
    NEW met2 ( 115500 35000 ) ( * 37100 ) M2_M3
    NEW met2 ( 128100 37100 ) ( * 41300 ) M2_M3
    NEW met3 ( 128100 41300 ) ( 133700 * ) M2_M3
    NEW met2 ( 133700 41300 ) ( * 44800 ) M2_M1
    NEW met2 ( 94500 39900 ) ( * 43400 ) M2_M1
    NEW met3 ( 94500 39900 ) ( 114100 * ) M2_M3
    NEW met3 ( 114100 39900 ) ( 119700 * ) M2_M3
    NEW met2 ( 114100 37100 ) ( * 39900 )
    NEW met2 ( 114100 37100 ) ( 115500 * )
    NEW met3 ( 115500 37100 ) ( 128100 * ) M2_M3
    NEW met2 ( 128100 35000 ) ( * 37100 )
    NEW met3 ( 128100 30100 ) M2_M3
    NEW met2 ( 118300 46200 ) M2_M1
    NEW met2 ( 115500 35000 ) M2_M1
    NEW met3 ( 94500 39900 ) M2_M3
 ;
- n73
  ( U115 C ) ( U107 Q ) ( U102 C ) ( U97 B )
  + ROUTED met2 ( 136500 32900 ) ( * 35000 ) M2_M1
    NEW met3 ( 136500 32900 ) ( 140700 * ) M2_M3
    NEW met2 ( 140700 32900 ) ( * 35000 ) M2_M1
    NEW met2 ( 142100 55300 ) ( * 60200 ) M2_M1
    NEW met3 ( 137900 55300 ) ( 142100 * ) M2_M3
    NEW met2 ( 137900 46200 ) ( * 55300 ) M2_M3
    NEW met2 ( 136500 46200 ) ( 137900 * ) M2_M1
    NEW met2 ( 136500 35000 ) ( * 46200 )
    NEW met3 ( 136500 32900 ) M2_M3
 ;
- n74
  ( U115 NQ ) ( U92 B )
  + ROUTED met2 ( 137900 37100 ) ( * 43400 ) M2_M1
    NEW met3 ( 133700 37100 ) ( 137900 * ) M2_M3
    NEW met2 ( 133700 31500 ) ( * 37100 ) M2_M3
    NEW met3 ( 133700 31500 ) ( 136500 * ) M2_M3
    NEW met2 ( 136500 21000 ) ( * 31500 )
    NEW met3 ( 133700 31500 ) M2_M3
    NEW met2 ( 136500 21000 ) M2_M1
 ;
- n75
  ( U110 B ) ( U102 NQ ) ( U100 A ) ( U92 A )
  + ROUTED met2 ( 140700 16100 ) ( * 21000 ) M2_M1
    NEW met2 ( 140700 16100 ) ( 142100 * )
    NEW met2 ( 142100 11200 ) ( * 16100 )
    NEW met3 ( 130900 23100 ) ( 140700 * ) M2_M3
    NEW met2 ( 130900 21000 ) ( * 23100 ) M2_M3
    NEW met2 ( 139300 30800 ) ( 140700 * )
    NEW met2 ( 140700 23100 ) ( * 30800 )
    NEW met2 ( 140700 21000 ) ( * 23100 )
    NEW met2 ( 142100 11200 ) M2_M1
    NEW met2 ( 130900 21000 ) M2_M1
    NEW met2 ( 139300 30800 ) M2_M1
 ;
- n76
  ( U101 NQ ) ( U89 B )
  + ROUTED met2 ( 116900 23100 ) ( * 25200 ) M2_M1
    NEW met3 ( 111300 23100 ) ( 116900 * ) M2_M3
    NEW met2 ( 111300 21000 ) ( * 23100 ) M2_M3
    NEW met2 ( 111300 21000 ) M2_M1
 ;
- n77
  ( U115 B ) ( U102 B ) ( U97 A ) ( U96 NQ ) ( U90 B )
  + ROUTED met2 ( 139300 36400 ) ( * 42700 ) M2_M3
    NEW met2 ( 139300 42700 ) ( * 44800 ) M2_M1
    NEW met2 ( 135100 32900 ) ( * 36400 ) M2_M1
    NEW met3 ( 122500 32900 ) ( 135100 * ) M2_M3
    NEW met2 ( 122500 21000 ) ( * 32900 ) M2_M3
    NEW met2 ( 129500 42700 ) ( * 44800 ) M2_M1
    NEW met3 ( 129500 42700 ) ( 135100 * ) M2_M3
    NEW met3 ( 135100 42700 ) ( 139300 * )
    NEW met2 ( 135100 36400 ) ( * 42700 )
    NEW met2 ( 139300 36400 ) M2_M1
    NEW met2 ( 122500 21000 ) M2_M1
    NEW met3 ( 129500 42700 ) M2_M3
 ;
- n78
  ( U104 NQ ) ( U98 A ) ( U93 A )
  + ROUTED met3 ( 87500 31500 ) ( 111300 * ) M2_M3
    NEW met2 ( 87500 31500 ) ( * 33600 ) M2_M1
    NEW met2 ( 114100 31500 ) ( * 33600 ) M2_M1
    NEW met3 ( 111300 31500 ) ( 114100 * ) M2_M3
    NEW met2 ( 111300 31500 ) ( * 33600 ) M2_M1
    NEW met3 ( 87500 31500 ) M2_M3
 ;
- n79
  ( U116 A ) ( U113 A ) ( U98 NQ ) ( U96 C )
  + ROUTED met2 ( 119700 36400 ) ( * 38500 ) M2_M3
    NEW met2 ( 109900 36400 ) ( 112700 * ) M2_M1
    NEW met2 ( 112700 36400 ) ( * 38500 ) M2_M3
    NEW met3 ( 112700 38500 ) ( 119700 * )
    NEW met3 ( 119700 38500 ) ( 126700 * ) M2_M3
    NEW met2 ( 126700 38500 ) ( * 46200 ) M2_M1
    NEW met2 ( 119700 36400 ) M2_M1
    NEW met2 ( 109900 36400 ) M2_M1
 ;
- n80
  ( U116 NQ ) ( U53 B )
  + ROUTED met2 ( 107100 19600 ) ( * 30800 ) M2_M1
    NEW met2 ( 107100 19600 ) M2_M1
 ;
- n81
  ( U114 B ) ( U101 A ) ( U97 NQ ) ( U93 B ) ( U53 A )
  + ROUTED met2 ( 118300 22400 ) ( * 25900 ) M2_M3
    NEW met2 ( 126700 28700 ) ( * 35000 ) M2_M1
    NEW met2 ( 105700 21000 ) ( * 25900 ) M2_M3
    NEW met2 ( 135100 28700 ) ( * 30800 ) M2_M1
    NEW met3 ( 126700 28700 ) ( 135100 * ) M2_M3
    NEW met2 ( 126700 25900 ) ( * 28700 ) M2_M3
    NEW met3 ( 105700 25900 ) ( 118300 * )
    NEW met3 ( 118300 25900 ) ( 126700 * ) M2_M3
    NEW met2 ( 105700 25900 ) ( * 32900 ) M2_M3
    NEW met3 ( 93100 32900 ) ( 105700 * )
    NEW met2 ( 93100 32900 ) ( * 35000 ) M2_M1
    NEW met2 ( 118300 22400 ) M2_M1
    NEW met2 ( 105700 21000 ) M2_M1
    NEW met3 ( 93100 32900 ) M2_M3
 ;
- n82
  ( U103 NQ ) ( U99 B ) ( U94 A )
  + ROUTED met2 ( 100100 22400 ) ( * 35700 ) M2_M3
    NEW met2 ( 118300 41300 ) ( * 43400 ) M2_M1
    NEW met3 ( 100100 41300 ) ( 118300 * ) M2_M3
    NEW met2 ( 100100 35700 ) ( * 41300 ) M2_M3
    NEW met3 ( 100100 35700 ) ( 129500 * )
    NEW met3 ( 129500 35700 ) ( * 37100 ) M2_M3
    NEW met2 ( 129500 35000 ) ( * 37100 )
    NEW met2 ( 100100 22400 ) M2_M1
    NEW met2 ( 129500 35000 ) M2_M1
 ;
- n83
  ( U105 NQ ) ( U99 A ) ( U95 A )
  + ROUTED met2 ( 130900 34300 ) ( * 36400 ) M2_M1
    NEW met3 ( 80500 34300 ) ( 130900 * ) M2_M3
    NEW met2 ( 80500 21000 ) ( * 34300 ) M2_M3
    NEW met2 ( 132300 41300 ) ( * 43400 ) M2_M1
    NEW met2 ( 130900 41300 ) ( 132300 * )
    NEW met2 ( 130900 36400 ) ( * 41300 )
    NEW met2 ( 80500 21000 ) M2_M1
 ;
- n84
  ( U111 B ) ( U100 NQ ) ( U91 B )
  + ROUTED met2 ( 125300 7700 ) ( * 9800 ) M2_M1
    NEW met2 ( 139300 3500 ) ( 140700 * )
    NEW met2 ( 140700 3500 ) ( * 5600 ) M2_M1
    NEW met2 ( 139300 3500 ) ( * 7700 ) M2_M3
    NEW met3 ( 118300 7700 ) ( 125300 * ) M2_M3
    NEW met3 ( 125300 7700 ) ( 139300 * )
    NEW met2 ( 118300 7700 ) ( * 9800 ) M2_M1
    NEW met3 ( 118300 7700 ) M2_M3
 ;
- opcode[2]
  ( U116 B ) ( opcode_reg\[2\] Q )
  + ROUTED met2 ( 97300 37100 ) ( * 43400 ) M2_M1
    NEW met3 ( 97300 37100 ) ( 108500 * ) M2_M3
    NEW met2 ( 108500 35000 ) ( * 37100 )
    NEW met3 ( 97300 37100 ) M2_M3
    NEW met2 ( 108500 35000 ) M2_M1
 ;
- opcode[1]
  ( U115 A ) ( U107 B ) ( U104 B ) ( opcode_reg\[1\] Q ) ( U54 B )
  + ROUTED met2 ( 115500 38500 ) ( * 41300 )
    NEW met2 ( 115500 38500 ) ( 116900 * )
    NEW met2 ( 116900 36400 ) ( * 38500 )
    NEW met2 ( 114100 41300 ) ( * 43400 ) M2_M1
    NEW met2 ( 114100 41300 ) ( 115500 * )
    NEW met2 ( 115500 41300 ) ( * 44100 ) M2_M3
    NEW met3 ( 115500 44100 ) ( 140700 * ) M2_M3
    NEW met2 ( 140700 44100 ) ( * 46200 ) M2_M1
    NEW met2 ( 140700 46200 ) ( * 56700 ) M2_M3
    NEW met3 ( 137900 56700 ) ( 140700 * )
    NEW met2 ( 137900 56700 ) ( * 60200 ) M2_M1
    NEW met2 ( 137900 60200 ) ( * 63700 ) M2_M3
    NEW met3 ( 125300 63700 ) ( 137900 * )
    NEW met2 ( 125300 61600 ) ( * 63700 ) M2_M3
    NEW met2 ( 116900 36400 ) M2_M1
    NEW met3 ( 137900 56700 ) M2_M3
    NEW met2 ( 125300 61600 ) M2_M1
 ;
- opcode[0]
  ( U104 A ) ( U103 B ) ( opcode_reg\[0\] Q )
  + ROUTED met2 ( 112700 48300 ) ( * 60200 ) M2_M1
    NEW met3 ( 112700 48300 ) ( 116900 * ) M2_M3
    NEW met2 ( 116900 39900 ) ( * 46200 ) M2_M1
    NEW met2 ( 116900 46200 ) ( * 48300 )
    NEW met2 ( 116900 39900 ) ( 118300 * )
    NEW met2 ( 118300 35000 ) ( * 39900 )
    NEW met3 ( 112700 48300 ) M2_M3
    NEW met2 ( 118300 35000 ) M2_M1
 ;
- waddr[1]
  ( U109 C ) ( U88 C ) ( waddr_reg\[1\] Q )
  + ROUTED met2 ( 39900 13300 ) ( * 35000 ) M2_M1
    NEW met3 ( 39900 13300 ) ( 53900 * ) M2_M3
    NEW met2 ( 53900 9800 ) ( * 13300 )
    NEW met2 ( 25900 41300 ) ( * 60200 ) M2_M1
    NEW met3 ( 25900 41300 ) ( 39900 * ) M2_M3
    NEW met2 ( 39900 35000 ) ( * 41300 )
    NEW met3 ( 39900 13300 ) M2_M3
    NEW met2 ( 53900 9800 ) M2_M1
    NEW met3 ( 25900 41300 ) M2_M3
 ;
- waddr[0]
  ( U109 A ) ( U87 C ) ( waddr_reg\[0\] Q )
  + ROUTED met2 ( 56700 18900 ) ( * 43400 ) M2_M1
    NEW met3 ( 56700 18900 ) ( 59500 * ) M2_M3
    NEW met2 ( 59500 9800 ) ( * 18900 )
    NEW met2 ( 63700 9800 ) ( 66500 * ) M2_M1
    NEW met3 ( 56700 18900 ) M2_M3
    NEW met2 ( 59500 9800 ) M2_M1
    NEW met2 ( 63700 9800 ) M2_M1
 ;
- VDD
  ( PIN L[0] ) ( opcode_reg\[2\] NR ) ( waddr_reg\[1\] NR )
  ( waddr_reg\[0\] NR ) ( shctl_reg\[1\] NR ) ( shctl_reg\[0\] NR )
  ( opcode_reg\[1\] NR ) ( opcode_reg\[0\] NR ) ( baddr_reg\[1\] NS )
  ( baddr_reg\[0\] NS ) ( opsel_reg\[1\] NS ) ( opsel_reg\[0\] NS )
  ( aaddr_reg\[1\] NS ) ( aaddr_reg\[0\] NS )
  + ROUTED met2 ( 16100 47600 ) ( * 52500 ) M2_M1
    NEW met2 ( 21700 28700 ) ( * 33600 ) M2_M1
    NEW met2 ( 70700 47600 ) ( * 52500 ) M2_M1
    NEW met2 ( 35700 53900 ) ( * 60200 ) M2_M1
    NEW met2 ( 101500 53900 ) ( * 60200 ) M2_M1
    NEW met2 ( 102900 46200 ) ( * 52500 ) M2_M1
    NEW met2 ( 86100 46200 ) ( * 52500 ) M2_M1
    NEW met3 ( 84700 6300 ) ( 91700 * ) M2_M3
    NEW met2 ( 84700 6300 ) ( * 8400 ) M2_M1
    NEW met2 ( 91700 3500 ) ( * 6300 )
    NEW met3 ( 91700 6300 ) ( 101500 * ) M2_M3
    NEW met2 ( 101500 6300 ) ( * 8400 ) M2_M1
    NEW met2 ( 14700 9800 ) ( * 27300 ) M2_M1
    NEW met2 ( 30100 3500 ) ( * 4900 ) M2_M3
    NEW met3 ( 30100 4900 ) ( * 6300 )
    NEW met3 ( 30100 6300 ) ( 31500 * )
    NEW met3 ( 31500 6300 ) ( * 7700 ) M2_M3
    NEW met2 ( 31500 7700 ) ( * 9800 ) M2_M1
    NEW met2 ( 45500 46200 ) ( * 52500 ) M2_M1
    NEW met2 ( 94200 300 0 ) ( * 3375 ) M2_M1
    NEW met2 ( 14700 53900 ) ( * 60200 ) M2_M1
    NEW met2 ( 16100 47600 ) M2_M1
    NEW met2 ( 21700 28700 ) M2_M1
    NEW met2 ( 70700 47600 ) M2_M1
    NEW met2 ( 35700 53900 ) M2_M1
    NEW met2 ( 101500 53900 ) M2_M1
    NEW met2 ( 102900 46200 ) M2_M1
    NEW met2 ( 86100 46200 ) M2_M1
    NEW met3 ( 84700 6300 ) M2_M3
    NEW met2 ( 91700 3500 ) M2_M1
    NEW met2 ( 14700 9800 ) M2_M1
    NEW met2 ( 30100 3500 ) M2_M1
    NEW met2 ( 45500 46200 ) M2_M1
    NEW met2 ( 14700 53900 ) M2_M1
  + USE POWER
 ;
END NETS

END DESIGN
