Classic Timing Analyzer report for zjw_yiweiluoji
Thu Nov 21 20:01:03 2019
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                              ;
+------------------------------+-------+---------------+-------------+------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From       ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------------+-------------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 18.187 ns   ; data_in[4] ; data_out[5] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;            ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------------+-------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C20F400C8       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------+
; tpd                                                                    ;
+-------+-------------------+-----------------+------------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To          ;
+-------+-------------------+-----------------+------------+-------------+
; N/A   ; None              ; 18.187 ns       ; data_in[4] ; data_out[5] ;
; N/A   ; None              ; 17.952 ns       ; data_in[5] ; data_out[6] ;
; N/A   ; None              ; 17.941 ns       ; data_in[4] ; FZ          ;
; N/A   ; None              ; 17.528 ns       ; data_in[7] ; FZ          ;
; N/A   ; None              ; 17.435 ns       ; data_in[5] ; FZ          ;
; N/A   ; None              ; 17.355 ns       ; data_in[7] ; data_out[6] ;
; N/A   ; None              ; 16.974 ns       ; data_in[4] ; data_out[3] ;
; N/A   ; None              ; 16.729 ns       ; data_in[5] ; data_out[5] ;
; N/A   ; None              ; 16.360 ns       ; FRL        ; FZ          ;
; N/A   ; None              ; 16.108 ns       ; FRL        ; data_out[6] ;
; N/A   ; None              ; 15.836 ns       ; FRL        ; data_out[5] ;
; N/A   ; None              ; 15.820 ns       ; FRL        ; data_out[1] ;
; N/A   ; None              ; 15.730 ns       ; data_in[7] ; data_out[0] ;
; N/A   ; None              ; 15.578 ns       ; data_in[5] ; data_out[4] ;
; N/A   ; None              ; 15.558 ns       ; FRL        ; data_out[2] ;
; N/A   ; None              ; 15.447 ns       ; data_in[4] ; data_out[4] ;
; N/A   ; None              ; 14.756 ns       ; data_in[0] ; FZ          ;
; N/A   ; None              ; 14.627 ns       ; data_in[3] ; FZ          ;
; N/A   ; None              ; 14.625 ns       ; FRL        ; data_out[3] ;
; N/A   ; None              ; 14.562 ns       ; FRL        ; data_out[0] ;
; N/A   ; None              ; 14.516 ns       ; data_in[2] ; FZ          ;
; N/A   ; None              ; 14.479 ns       ; FRR        ; data_out[6] ;
; N/A   ; None              ; 14.428 ns       ; data_in[1] ; FZ          ;
; N/A   ; None              ; 14.371 ns       ; F          ; data_out[6] ;
; N/A   ; None              ; 14.263 ns       ; data_in[3] ; data_out[2] ;
; N/A   ; None              ; 14.257 ns       ; F          ; data_out[5] ;
; N/A   ; None              ; 14.236 ns       ; data_in[0] ; data_out[1] ;
; N/A   ; None              ; 14.217 ns       ; F          ; FZ          ;
; N/A   ; None              ; 14.034 ns       ; FRR        ; data_out[5] ;
; N/A   ; None              ; 14.025 ns       ; data_in[6] ; FZ          ;
; N/A   ; None              ; 13.996 ns       ; data_in[2] ; data_out[1] ;
; N/A   ; None              ; 13.952 ns       ; FRL        ; data_out[4] ;
; N/A   ; None              ; 13.935 ns       ; data_in[7] ; data_out[7] ;
; N/A   ; None              ; 13.907 ns       ; data_in[1] ; data_out[2] ;
; N/A   ; None              ; 13.766 ns       ; data_in[6] ; data_out[5] ;
; N/A   ; None              ; 13.753 ns       ; FRR        ; data_out[1] ;
; N/A   ; None              ; 13.645 ns       ; F          ; data_out[1] ;
; N/A   ; None              ; 13.607 ns       ; data_in[7] ; FC          ;
; N/A   ; None              ; 13.510 ns       ; FRL        ; data_out[7] ;
; N/A   ; None              ; 13.442 ns       ; data_in[1] ; data_out[1] ;
; N/A   ; None              ; 13.351 ns       ; data_in[6] ; data_out[6] ;
; N/A   ; None              ; 13.312 ns       ; data_in[2] ; data_out[2] ;
; N/A   ; None              ; 13.298 ns       ; FRR        ; data_out[2] ;
; N/A   ; None              ; 13.190 ns       ; F          ; data_out[2] ;
; N/A   ; None              ; 12.935 ns       ; FRR        ; data_out[3] ;
; N/A   ; None              ; 12.889 ns       ; FRR        ; data_out[0] ;
; N/A   ; None              ; 12.827 ns       ; F          ; data_out[3] ;
; N/A   ; None              ; 12.781 ns       ; F          ; data_out[0] ;
; N/A   ; None              ; 12.630 ns       ; data_in[1] ; data_out[0] ;
; N/A   ; None              ; 12.542 ns       ; data_in[2] ; data_out[3] ;
; N/A   ; None              ; 12.440 ns       ; FRL        ; FC          ;
; N/A   ; None              ; 12.391 ns       ; data_in[3] ; data_out[4] ;
; N/A   ; None              ; 12.289 ns       ; FRR        ; data_out[4] ;
; N/A   ; None              ; 12.213 ns       ; data_in[3] ; data_out[3] ;
; N/A   ; None              ; 12.181 ns       ; F          ; data_out[4] ;
; N/A   ; None              ; 11.965 ns       ; data_in[0] ; FC          ;
; N/A   ; None              ; 11.960 ns       ; FRR        ; FZ          ;
; N/A   ; None              ; 11.924 ns       ; data_in[0] ; data_out[7] ;
; N/A   ; None              ; 11.845 ns       ; data_in[0] ; data_out[0] ;
; N/A   ; None              ; 11.810 ns       ; FRR        ; FC          ;
; N/A   ; None              ; 11.532 ns       ; F          ; data_out[7] ;
; N/A   ; None              ; 11.340 ns       ; data_in[6] ; data_out[7] ;
; N/A   ; None              ; 11.197 ns       ; F          ; FC          ;
; N/A   ; None              ; 10.936 ns       ; FRR        ; data_out[7] ;
+-------+-------------------+-----------------+------------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Nov 21 20:01:03 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zjw_yiweiluoji -c zjw_yiweiluoji --timing_analysis_only
Info: Longest tpd from source pin "data_in[4]" to destination pin "data_out[5]" is 18.187 ns
    Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_H15; Fanout = 3; PIN Node = 'data_in[4]'
    Info: 2: + IC(9.298 ns) + CELL(0.292 ns) = 11.059 ns; Loc. = LC_X26_Y32_N2; Fanout = 1; COMB Node = 'd[5]~32'
    Info: 3: + IC(0.441 ns) + CELL(0.292 ns) = 11.792 ns; Loc. = LC_X26_Y32_N4; Fanout = 2; COMB Node = 'd[5]~33'
    Info: 4: + IC(4.271 ns) + CELL(2.124 ns) = 18.187 ns; Loc. = PIN_G1; Fanout = 0; PIN Node = 'data_out[5]'
    Info: Total cell delay = 4.177 ns ( 22.97 % )
    Info: Total interconnect delay = 14.010 ns ( 77.03 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Thu Nov 21 20:01:03 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


