PPA Report for pl_reg_cdc.v (Module: pl_reg_cdc)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 8
FF Count: 30
IO Count: 22
Cell Count: 92

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 180.05 MHz
Reg-to-Reg Critical Path Delay: 4.958 ns

POWER METRICS:
-------------
Total Power Consumption: 0.454 W
