<profile>

<section name = "Vivado HLS Report for 'operator_mul'" level="0">
<item name = "Date">Fri Jan 17 13:00:45 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">Ultrascale_integrate_HLS</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.419, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">9, 9, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 45, 3195, 3141, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, -, -</column>
<column name="Register">-, -, 1280, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1_U1">integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214</column>
<column name="integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1_U2">integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214</column>
<column name="integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1_U3">integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214</column>
<column name="integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1_U4">integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214</column>
<column name="integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1_U5">integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214</column>
<column name="integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1_U6">integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214</column>
<column name="integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1_U7">integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214</column>
<column name="integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1_U8">integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214</column>
<column name="integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1_U9">integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214</column>
<column name="integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1_U10">integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1, 0, 3, 128, 135</column>
<column name="integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1_U11">integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1, 0, 3, 128, 135</column>
<column name="integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1_U12">integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1, 0, 3, 128, 135</column>
<column name="integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1_U13">integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1, 0, 3, 128, 135</column>
<column name="integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1_U14">integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1, 0, 3, 128, 135</column>
<column name="integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1_U15">integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1, 0, 3, 128, 135</column>
<column name="integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1_U16">integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1, 0, 3, 128, 135</column>
<column name="integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1_U17">integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1, 0, 3, 128, 135</column>
<column name="integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1_U18">integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1, 0, 3, 128, 135</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="M_data_read_int_reg">512, 0, 512, 0</column>
<column name="tmp1_reg_500">32, 0, 32, 0</column>
<column name="tmp2_reg_505">32, 0, 32, 0</column>
<column name="tmp3_reg_510">32, 0, 32, 0</column>
<column name="tmp4_reg_515">32, 0, 32, 0</column>
<column name="tmp5_reg_520">32, 0, 32, 0</column>
<column name="tmp_13_reg_430">32, 0, 32, 0</column>
<column name="tmp_13_reg_430_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="tmp_20_i1_reg_475">32, 0, 32, 0</column>
<column name="tmp_20_i7_reg_460">32, 0, 32, 0</column>
<column name="tmp_20_i_reg_445">32, 0, 32, 0</column>
<column name="tmp_3_reg_410">32, 0, 32, 0</column>
<column name="tmp_3_reg_410_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="tmp_4_reg_390">32, 0, 32, 0</column>
<column name="tmp_4_reg_390_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="tmp_i1_16_reg_470">32, 0, 32, 0</column>
<column name="tmp_i1_reg_465">32, 0, 32, 0</column>
<column name="tmp_i4_reg_450">32, 0, 32, 0</column>
<column name="tmp_i5_reg_455">32, 0, 32, 0</column>
<column name="tmp_i_15_reg_440">32, 0, 32, 0</column>
<column name="tmp_i_reg_435">32, 0, 32, 0</column>
<column name="tmp_reg_495">32, 0, 32, 0</column>
<column name="v_x_read_int_reg">32, 0, 32, 0</column>
<column name="v_y_read_int_reg">32, 0, 32, 0</column>
<column name="v_z_read_int_reg">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, operator*, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, operator*, return value</column>
<column name="ap_return_0">out, 32, ap_ctrl_hs, operator*, return value</column>
<column name="ap_return_1">out, 32, ap_ctrl_hs, operator*, return value</column>
<column name="ap_return_2">out, 32, ap_ctrl_hs, operator*, return value</column>
<column name="M_data_read">in, 512, ap_none, M_data_read, scalar</column>
<column name="v_x_read">in, 32, ap_none, v_x_read, scalar</column>
<column name="v_y_read">in, 32, ap_none, v_y_read, scalar</column>
<column name="v_z_read">in, 32, ap_none, v_z_read, scalar</column>
</table>
</item>
</section>
</profile>
