<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>legup-4.0: X86CodeEmitter.cpp File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">legup-4.0
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d9/d6e/X86CodeEmitter_8cpp.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Properties</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(12)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(13)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">X86CodeEmitter.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="../../d1/da1/X86_8h_source.html">X86.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../dc/dc8/X86InstrInfo_8h_source.html">X86InstrInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d1/d32/X86JITInfo_8h_source.html">X86JITInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d7/d76/X86Relocations_8h_source.html">X86Relocations.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../dc/dd0/X86Subtarget_8h_source.html">X86Subtarget.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../db/dfa/X86TargetMachine_8h_source.html">X86TargetMachine.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../dd/d5f/Statistic_8h_source.html">llvm/ADT/Statistic.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d8/dca/JITCodeEmitter_8h_source.html">llvm/CodeGen/JITCodeEmitter.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../de/d41/MachineFunctionPass_8h_source.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d0/ddd/MachineInstr_8h_source.html">llvm/CodeGen/MachineInstr.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../de/d6c/MachineModuleInfo_8h_source.html">llvm/CodeGen/MachineModuleInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../de/dbb/include_2llvm_2CodeGen_2Passes_8h_source.html">llvm/CodeGen/Passes.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d1/d6b/LLVMContext_8h_source.html">llvm/IR/LLVMContext.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d9/df1/MCCodeEmitter_8h_source.html">llvm/MC/MCCodeEmitter.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../da/d7b/MCExpr_8h_source.html">llvm/MC/MCExpr.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../de/db7/MCInst_8h_source.html">llvm/MC/MCInst.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d8/d4e/PassManager_8h_source.html">llvm/PassManager.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../de/dcb/include_2llvm_2Support_2Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../dd/d3f/ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../df/d82/raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d0/d04/TargetOptions_8h_source.html">llvm/Target/TargetOptions.h</a>&quot;</code><br/>
</div>
<p><a href="../../d9/d6e/X86CodeEmitter_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d6e/X86CodeEmitter_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;x86-emitter&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:aaae4a1eadc780d1a31dc58811abffaa6"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d6e/X86CodeEmitter_8cpp.html#aaae4a1eadc780d1a31dc58811abffaa6">STATISTIC</a> (NumEmitted,&quot;Number of machine <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a> emitted&quot;)</td></tr>
<tr class="separator:aaae4a1eadc780d1a31dc58811abffaa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67871db054a29aa80ebe129bbe64079f"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d6e/X86CodeEmitter_8cpp.html#a67871db054a29aa80ebe129bbe64079f">determineREX</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)</td></tr>
<tr class="separator:a67871db054a29aa80ebe129bbe64079f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add2de98e2560ef0870821f9ae7f2e1c3"><td class="memItemLeft" align="right" valign="top">static unsigned char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d6e/X86CodeEmitter_8cpp.html#add2de98e2560ef0870821f9ae7f2e1c3">ModRMByte</a> (unsigned Mod, unsigned RegOpcode, unsigned RM)</td></tr>
<tr class="separator:add2de98e2560ef0870821f9ae7f2e1c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae3d9f3efd7545eff05e36cf39146c1d"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d6e/X86CodeEmitter_8cpp.html#aae3d9f3efd7545eff05e36cf39146c1d">isDisp8</a> (int <a class="el" href="../../dd/d38/classllvm_1_1Value.html">Value</a>)</td></tr>
<tr class="separator:aae3d9f3efd7545eff05e36cf39146c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e0bc6e3606e944f6cdd334c11bcec9a"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d6e/X86CodeEmitter_8cpp.html#a2e0bc6e3606e944f6cdd334c11bcec9a">gvNeedsNonLazyPtr</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;GVOp, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d9/d77/classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;TM)</td></tr>
<tr class="separator:a2e0bc6e3606e944f6cdd334c11bcec9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7b8eade89ce2ae4c66cd836f3cfa67c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d6e/X86CodeEmitter_8cpp.html#ad7b8eade89ce2ae4c66cd836f3cfa67c">UpdateOp</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d1/df6/classllvm_1_1X86InstrInfo.html">X86InstrInfo</a> *II, unsigned Opcode)</td></tr>
<tr class="separator:ad7b8eade89ce2ae4c66cd836f3cfa67c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cf73d2bd26fbcb7cf6fe5b0fce5fc63"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d6e/X86CodeEmitter_8cpp.html#a7cf73d2bd26fbcb7cf6fe5b0fce5fc63">Is16BitMemOperand</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, unsigned Op)</td></tr>
<tr class="separator:a7cf73d2bd26fbcb7cf6fe5b0fce5fc63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2829b198776584ad9eb389802ef9c396"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d6e/X86CodeEmitter_8cpp.html#a2829b198776584ad9eb389802ef9c396">Is32BitMemOperand</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, unsigned Op)</td></tr>
<tr class="separator:a2829b198776584ad9eb389802ef9c396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf820c46babadd101a21735faebab4a9"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d6e/X86CodeEmitter_8cpp.html#abf820c46babadd101a21735faebab4a9">Is64BitMemOperand</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, unsigned Op)</td></tr>
<tr class="separator:abf820c46babadd101a21735faebab4a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;x86-emitter&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d6e/X86CodeEmitter_8cpp_source.html#l00038">38</a> of file <a class="el" href="../../d9/d6e/X86CodeEmitter_8cpp_source.html">X86CodeEmitter.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a67871db054a29aa80ebe129bbe64079f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned determineREX </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>determineREX - Determine if the MachineInstr has to be encoded with a X86-64 REX prefix which specifies 1) 64-bit instructions, 2) non-default operand size, and 3) use of X86-64 extended registers. </p>

<p>Definition at line <a class="el" href="../../d9/d6e/X86CodeEmitter_8cpp_source.html#l00163">163</a> of file <a class="el" href="../../d9/d6e/X86CodeEmitter_8cpp_source.html">X86CodeEmitter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                                                     {</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="keywordtype">unsigned</span> REX = 0;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">getDesc</a>();</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="comment">// Pseudo instructions do not need REX prefix byte.</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="keywordflow">if</span> ((Desc.<a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &amp; <a class="code" href="../../d2/dbb/namespacellvm_1_1ARMII.html#a781bd30d9c5571897834c033f19a506fa2adb030227483dbcc19765434c480053">X86II::FormMask</a>) == <a class="code" href="../../de/d6e/namespacellvm_1_1MCID.html#a8b4809c6a85f035770c6b8b5df19c7a1ab96d69e82db1bb1326a1d12b8a1e0076">X86II::Pseudo</a>)</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="keywordflow">if</span> (Desc.<a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &amp; <a class="code" href="../../d4/db5/namespacellvm_1_1X86II.html#abda44abc46b926897a5fd76f3f144408a12e1b321252ff4c31f9a6b563d8d18b7">X86II::REX_W</a>)</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    REX |= 1 &lt;&lt; 3;</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keywordtype">unsigned</span> NumOps = Desc.<a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a55194ec3a1e49d04eab64e993e614246">getNumOperands</a>();</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="keywordflow">if</span> (NumOps) {</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="keywordtype">bool</span> isTwoAddr = NumOps &gt; 1 &amp;&amp;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;      Desc.<a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a406bec242e875c065e0e575effe4c339">getOperandConstraint</a>(1, <a class="code" href="../../da/d31/namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">MCOI::TIED_TO</a>) != -1;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="comment">// If it accesses SPL, BPL, SIL, or DIL, then it requires a 0x40 REX prefix.</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="keywordtype">unsigned</span> i = isTwoAddr ? 1 : 0;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> e = NumOps; i != e; ++i) {</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;      <span class="keyword">const</span> <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a>&amp; MO = MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(i);</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;      <span class="keywordflow">if</span> (MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>()) {</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        <span class="keywordtype">unsigned</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d4/db5/namespacellvm_1_1X86II.html#a685ff591af4b9e02b3421fea80e7b337">X86II::isX86_64NonExtLowByteReg</a>(Reg))</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;          REX |= 0x40;</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;      }</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    }</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="keywordflow">switch</span> (Desc.<a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &amp; <a class="code" href="../../d2/dbb/namespacellvm_1_1ARMII.html#a781bd30d9c5571897834c033f19a506fa2adb030227483dbcc19765434c480053">X86II::FormMask</a>) {</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="../../d4/db5/namespacellvm_1_1X86II.html#abda44abc46b926897a5fd76f3f144408ab5eb1a156b44a8263348720cefb0f078">X86II::MRMSrcReg</a>: {</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d4/db5/namespacellvm_1_1X86II.html#a273963344455b1333c817d916548c926">X86InstrInfo::isX86_64ExtendedReg</a>(MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0)))</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;          REX |= 1 &lt;&lt; 2;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        i = isTwoAddr ? 2 : 1;</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> e = NumOps; i != e; ++i) {</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;          <span class="keyword">const</span> <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a>&amp; MO = MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(i);</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="../../d4/db5/namespacellvm_1_1X86II.html#a273963344455b1333c817d916548c926">X86InstrInfo::isX86_64ExtendedReg</a>(MO))</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;            REX |= 1 &lt;&lt; 0;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        }</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;      }</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="../../d4/db5/namespacellvm_1_1X86II.html#abda44abc46b926897a5fd76f3f144408abeb3b7e6c5b8fde8b53c453b462f0aae">X86II::MRMSrcMem</a>: {</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d4/db5/namespacellvm_1_1X86II.html#a273963344455b1333c817d916548c926">X86InstrInfo::isX86_64ExtendedReg</a>(MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0)))</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;          REX |= 1 &lt;&lt; 2;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        <span class="keywordtype">unsigned</span> <a class="code" href="../../db/d20/namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a1ef22e535a2fc701cdafaffe74fc7490">Bit</a> = 0;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        i = isTwoAddr ? 2 : 1;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        <span class="keywordflow">for</span> (; i != NumOps; ++i) {</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;          <span class="keyword">const</span> <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a>&amp; MO = MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(i);</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;          <span class="keywordflow">if</span> (MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>()) {</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../d4/db5/namespacellvm_1_1X86II.html#a273963344455b1333c817d916548c926">X86InstrInfo::isX86_64ExtendedReg</a>(MO))</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;              REX |= 1 &lt;&lt; Bit;</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;            Bit++;</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;          }</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        }</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;      }</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="../../d4/db5/namespacellvm_1_1X86II.html#abda44abc46b926897a5fd76f3f144408a580f946ce0c61ee2cb39a53181487908">X86II::MRMXm</a>:</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="../../d4/db5/namespacellvm_1_1X86II.html#abda44abc46b926897a5fd76f3f144408ac9be8e1d01f704feb05bd77f9454d9c4">X86II::MRM0m</a>: <span class="keywordflow">case</span> <a class="code" href="../../d4/db5/namespacellvm_1_1X86II.html#abda44abc46b926897a5fd76f3f144408a2907aae414f1869eede11975c90ca55e">X86II::MRM1m</a>:</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="../../d4/db5/namespacellvm_1_1X86II.html#abda44abc46b926897a5fd76f3f144408ab2b54a959754806bbcc10c7d415869b4">X86II::MRM2m</a>: <span class="keywordflow">case</span> <a class="code" href="../../d4/db5/namespacellvm_1_1X86II.html#abda44abc46b926897a5fd76f3f144408ae6c25fb53fc239290474f16af2896017">X86II::MRM3m</a>:</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="../../d4/db5/namespacellvm_1_1X86II.html#abda44abc46b926897a5fd76f3f144408a3b73d9e91703e440c64df61ab7cc1997">X86II::MRM4m</a>: <span class="keywordflow">case</span> <a class="code" href="../../d4/db5/namespacellvm_1_1X86II.html#abda44abc46b926897a5fd76f3f144408a0420bc5bdfc993b20046f32d50fa0753">X86II::MRM5m</a>:</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="../../d4/db5/namespacellvm_1_1X86II.html#abda44abc46b926897a5fd76f3f144408af1e55f460320e2a89ccd653477a81909">X86II::MRM6m</a>: <span class="keywordflow">case</span> <a class="code" href="../../d4/db5/namespacellvm_1_1X86II.html#abda44abc46b926897a5fd76f3f144408a792ba63c3af3d1eed02519bbc1f883c2">X86II::MRM7m</a>:</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="../../d4/db5/namespacellvm_1_1X86II.html#abda44abc46b926897a5fd76f3f144408a8de627e0b4d8f49621aaffaf22768ccf">X86II::MRMDestMem</a>: {</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        <span class="keywordtype">unsigned</span> e = (isTwoAddr ? <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a543e1ad529289dac3c54a5e36e776892ac4169d78e1c6de9b189f31b90f1c2691">X86::AddrNumOperands</a>+1 : <a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a543e1ad529289dac3c54a5e36e776892ac4169d78e1c6de9b189f31b90f1c2691">X86::AddrNumOperands</a>);</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        i = isTwoAddr ? 1 : 0;</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        <span class="keywordflow">if</span> (NumOps &gt; e &amp;&amp; <a class="code" href="../../d4/db5/namespacellvm_1_1X86II.html#a273963344455b1333c817d916548c926">X86InstrInfo::isX86_64ExtendedReg</a>(MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(e)))</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;          REX |= 1 &lt;&lt; 2;</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        <span class="keywordtype">unsigned</span> Bit = 0;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        <span class="keywordflow">for</span> (; i != e; ++i) {</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;          <span class="keyword">const</span> <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a>&amp; MO = MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(i);</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;          <span class="keywordflow">if</span> (MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>()) {</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../d4/db5/namespacellvm_1_1X86II.html#a273963344455b1333c817d916548c926">X86InstrInfo::isX86_64ExtendedReg</a>(MO))</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;              REX |= 1 &lt;&lt; Bit;</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;            Bit++;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;          }</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        }</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;      }</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;      <span class="keywordflow">default</span>: {</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d4/db5/namespacellvm_1_1X86II.html#a273963344455b1333c817d916548c926">X86InstrInfo::isX86_64ExtendedReg</a>(MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0)))</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;          REX |= 1 &lt;&lt; 0;</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        i = isTwoAddr ? 2 : 1;</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> e = NumOps; i != e; ++i) {</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;          <span class="keyword">const</span> <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a>&amp; MO = MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(i);</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="../../d4/db5/namespacellvm_1_1X86II.html#a273963344455b1333c817d916548c926">X86InstrInfo::isX86_64ExtendedReg</a>(MO))</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;            REX |= 1 &lt;&lt; 2;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        }</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;      }</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    }</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  }</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="keywordflow">return</span> REX;</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;}</div>
<div class="ttc" id="namespacellvm_1_1X86II_html_abda44abc46b926897a5fd76f3f144408ab5eb1a156b44a8263348720cefb0f078"><div class="ttname"><a href="../../d4/db5/namespacellvm_1_1X86II.html#abda44abc46b926897a5fd76f3f144408ab5eb1a156b44a8263348720cefb0f078">llvm::X86II::MRMSrcReg</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00251">X86BaseInfo.h:251</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a685ff591af4b9e02b3421fea80e7b337"><div class="ttname"><a href="../../d4/db5/namespacellvm_1_1X86II.html#a685ff591af4b9e02b3421fea80e7b337">llvm::X86II::isX86_64NonExtLowByteReg</a></div><div class="ttdeci">bool isX86_64NonExtLowByteReg(unsigned reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00755">X86BaseInfo.h:755</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_abda44abc46b926897a5fd76f3f144408ab2b54a959754806bbcc10c7d415869b4"><div class="ttname"><a href="../../d4/db5/namespacellvm_1_1X86II.html#abda44abc46b926897a5fd76f3f144408ab2b54a959754806bbcc10c7d415869b4">llvm::X86II::MRM2m</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00300">X86BaseInfo.h:300</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_abda44abc46b926897a5fd76f3f144408a792ba63c3af3d1eed02519bbc1f883c2"><div class="ttname"><a href="../../d4/db5/namespacellvm_1_1X86II.html#abda44abc46b926897a5fd76f3f144408a792ba63c3af3d1eed02519bbc1f883c2">llvm::X86II::MRM7m</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00301">X86BaseInfo.h:301</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="../../d9/dd5/classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00137">MCInstrDesc.h:137</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_abda44abc46b926897a5fd76f3f144408a580f946ce0c61ee2cb39a53181487908"><div class="ttname"><a href="../../d4/db5/namespacellvm_1_1X86II.html#abda44abc46b926897a5fd76f3f144408a580f946ce0c61ee2cb39a53181487908">llvm::X86II::MRMXm</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00288">X86BaseInfo.h:288</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a803a7424877fd049679b9aa2f07597b5"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00266">MachineInstr.h:266</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a46e0fcca2366f30d5e35b3d7dcb9c65f"><div class="ttname"><a href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">llvm::MCInstrDesc::TSFlags</a></div><div class="ttdeci">uint64_t TSFlags</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00145">MCInstrDesc.h:145</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb"><div class="ttname"><a href="../../da/d31/namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">llvm::MCOI::TIED_TO</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00032">MCInstrDesc.h:32</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_abda44abc46b926897a5fd76f3f144408a0420bc5bdfc993b20046f32d50fa0753"><div class="ttname"><a href="../../d4/db5/namespacellvm_1_1X86II.html#abda44abc46b926897a5fd76f3f144408a0420bc5bdfc993b20046f32d50fa0753">llvm::X86II::MRM5m</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00301">X86BaseInfo.h:301</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_a8b4809c6a85f035770c6b8b5df19c7a1ab96d69e82db1bb1326a1d12b8a1e0076"><div class="ttname"><a href="../../de/d6e/namespacellvm_1_1MCID.html#a8b4809c6a85f035770c6b8b5df19c7a1ab96d69e82db1bb1326a1d12b8a1e0076">llvm::MCID::Pseudo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00103">MCInstrDesc.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad8198d6d83af9410d867136e33fbf4b2"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const </div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00227">MachineOperand.h:227</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_abda44abc46b926897a5fd76f3f144408a3b73d9e91703e440c64df61ab7cc1997"><div class="ttname"><a href="../../d4/db5/namespacellvm_1_1X86II.html#abda44abc46b926897a5fd76f3f144408a3b73d9e91703e440c64df61ab7cc1997">llvm::X86II::MRM4m</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00301">X86BaseInfo.h:301</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_abda44abc46b926897a5fd76f3f144408ac9be8e1d01f704feb05bd77f9454d9c4"><div class="ttname"><a href="../../d4/db5/namespacellvm_1_1X86II.html#abda44abc46b926897a5fd76f3f144408ac9be8e1d01f704feb05bd77f9454d9c4">llvm::X86II::MRM0m</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00300">X86BaseInfo.h:300</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_abda44abc46b926897a5fd76f3f144408a2907aae414f1869eede11975c90ca55e"><div class="ttname"><a href="../../d4/db5/namespacellvm_1_1X86II.html#abda44abc46b926897a5fd76f3f144408a2907aae414f1869eede11975c90ca55e">llvm::X86II::MRM1m</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00300">X86BaseInfo.h:300</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a273963344455b1333c817d916548c926"><div class="ttname"><a href="../../d4/db5/namespacellvm_1_1X86II.html#a273963344455b1333c817d916548c926">llvm::X86II::isX86_64ExtendedReg</a></div><div class="ttdeci">bool isX86_64ExtendedReg(unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00720">X86BaseInfo.h:720</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a543e1ad529289dac3c54a5e36e776892ac4169d78e1c6de9b189f31b90f1c2691"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a543e1ad529289dac3c54a5e36e776892ac4169d78e1c6de9b189f31b90f1c2691">llvm::X86::AddrNumOperands</a></div><div class="ttdoc">AddrNumOperands - Total number of operands in a memory reference. </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00042">X86BaseInfo.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_abda44abc46b926897a5fd76f3f144408a8de627e0b4d8f49621aaffaf22768ccf"><div class="ttname"><a href="../../d4/db5/namespacellvm_1_1X86II.html#abda44abc46b926897a5fd76f3f144408a8de627e0b4d8f49621aaffaf22768ccf">llvm::X86II::MRMDestMem</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00246">X86BaseInfo.h:246</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a406bec242e875c065e0e575effe4c339"><div class="ttname"><a href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a406bec242e875c065e0e575effe4c339">llvm::MCInstrDesc::getOperandConstraint</a></div><div class="ttdeci">int getOperandConstraint(unsigned OpNum, MCOI::OperandConstraint Constraint) const </div><div class="ttdoc">Returns the value of the specific constraint if it is set. Returns -1 if it is not set...</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00156">MCInstrDesc.h:156</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_abda44abc46b926897a5fd76f3f144408af1e55f460320e2a89ccd653477a81909"><div class="ttname"><a href="../../d4/db5/namespacellvm_1_1X86II.html#abda44abc46b926897a5fd76f3f144408af1e55f460320e2a89ccd653477a81909">llvm::X86II::MRM6m</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00301">X86BaseInfo.h:301</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_abda44abc46b926897a5fd76f3f144408ae6c25fb53fc239290474f16af2896017"><div class="ttname"><a href="../../d4/db5/namespacellvm_1_1X86II.html#abda44abc46b926897a5fd76f3f144408ae6c25fb53fc239290474f16af2896017">llvm::X86II::MRM3m</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00300">X86BaseInfo.h:300</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_abda44abc46b926897a5fd76f3f144408abeb3b7e6c5b8fde8b53c453b462f0aae"><div class="ttname"><a href="../../d4/db5/namespacellvm_1_1X86II.html#abda44abc46b926897a5fd76f3f144408abeb3b7e6c5b8fde8b53c453b462f0aae">llvm::X86II::MRMSrcMem</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00256">X86BaseInfo.h:256</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_a781bd30d9c5571897834c033f19a506fa2adb030227483dbcc19765434c480053"><div class="ttname"><a href="../../d2/dbb/namespacellvm_1_1ARMII.html#a781bd30d9c5571897834c033f19a506fa2adb030227483dbcc19765434c480053">llvm::ARMII::FormMask</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dc4/ARMBaseInfo_8h_source.html#l00337">ARMBaseInfo.h:337</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5a1ef22e535a2fc701cdafaffe74fc7490"><div class="ttname"><a href="../../db/d20/namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a1ef22e535a2fc701cdafaffe74fc7490">llvm::tgtok::Bit</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8a/TGLexer_8h_source.html#l00046">TGLexer.h:46</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_abda44abc46b926897a5fd76f3f144408a12e1b321252ff4c31f9a6b563d8d18b7"><div class="ttname"><a href="../../d4/db5/namespacellvm_1_1X86II.html#abda44abc46b926897a5fd76f3f144408a12e1b321252ff4c31f9a6b563d8d18b7">llvm::X86II::REX_W</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00388">X86BaseInfo.h:388</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a55194ec3a1e49d04eab64e993e614246"><div class="ttname"><a href="../../d9/dd5/classllvm_1_1MCInstrDesc.html#a55194ec3a1e49d04eab64e993e614246">llvm::MCInstrDesc::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdoc">Return the number of declared MachineOperands for this MachineInstruction. Note that variadic (isVari...</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00190">MCInstrDesc.h:190</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a2e0bc6e3606e944f6cdd334c11bcec9a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool gvNeedsNonLazyPtr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>GVOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d9/d77/classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;&#160;</td>
          <td class="paramname"><em>TM</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d6e/X86CodeEmitter_8cpp_source.html#l00398">398</a> of file <a class="el" href="../../d9/d6e/X86CodeEmitter_8cpp_source.html">X86CodeEmitter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;                                                       {</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <span class="comment">// For Darwin-64, simulate the linktime GOT by using the same non-lazy-pointer</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <span class="comment">// mechanism as 32-bit mode.</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <span class="keywordflow">if</span> (TM.<a class="code" href="../../d9/d77/classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">getSubtarget</a>&lt;<a class="code" href="../../d9/daa/classllvm_1_1X86Subtarget.html">X86Subtarget</a>&gt;().<a class="code" href="../../d9/daa/classllvm_1_1X86Subtarget.html#a5314399c907d77b514ec837e8527a9de">is64Bit</a>() &amp;&amp;</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;      !TM.<a class="code" href="../../d9/d77/classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">getSubtarget</a>&lt;<a class="code" href="../../d9/daa/classllvm_1_1X86Subtarget.html">X86Subtarget</a>&gt;().isTargetDarwin())</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <span class="comment">// Return true if this is a reference to a stub containing the address of the</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <span class="comment">// global, not the global itself.</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d9/d4a/namespacellvm.html#a029305779c4671cfa47263aae5ed18cc">isGlobalStubReference</a>(GVOp.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a91aa25eac8330cdbab5f7f12fb29359d">getTargetFlags</a>());</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;}</div>
<div class="ttc" id="namespacellvm_html_a029305779c4671cfa47263aae5ed18cc"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a029305779c4671cfa47263aae5ed18cc">llvm::isGlobalStubReference</a></div><div class="ttdeci">static bool isGlobalStubReference(unsigned char TargetFlag)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc8/X86InstrInfo_8h_source.html#l00085">X86InstrInfo.h:85</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html_a5314399c907d77b514ec837e8527a9de"><div class="ttname"><a href="../../d9/daa/classllvm_1_1X86Subtarget.html#a5314399c907d77b514ec837e8527a9de">llvm::X86Subtarget::is64Bit</a></div><div class="ttdeci">bool is64Bit() const </div><div class="ttdoc">Is this x86_64? (disregarding specific ABI / programming model) </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dd0/X86Subtarget_8h_source.html#l00283">X86Subtarget.h:283</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a91aa25eac8330cdbab5f7f12fb29359d"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a91aa25eac8330cdbab5f7f12fb29359d">llvm::MachineOperand::getTargetFlags</a></div><div class="ttdeci">unsigned getTargetFlags() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00190">MachineOperand.h:190</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html"><div class="ttname"><a href="../../d9/daa/classllvm_1_1X86Subtarget.html">llvm::X86Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dd0/X86Subtarget_8h_source.html#l00047">X86Subtarget.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a5af2fed99951774b6a14d30ec6e73792"><div class="ttname"><a href="../../d9/d77/classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">llvm::TargetMachine::getSubtarget</a></div><div class="ttdeci">const STC &amp; getSubtarget() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d21/Target_2TargetMachine_8h_source.html#l00135">Target/TargetMachine.h:135</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a7cf73d2bd26fbcb7cf6fe5b0fce5fc63"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool Is16BitMemOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Is16BitMemOperand - Return true if the specified instruction has a 16-bit memory operand. Op specifies the operand # of the memoperand. </p>

<p>Definition at line <a class="el" href="../../d9/d6e/X86CodeEmitter_8cpp_source.html#l00612">612</a> of file <a class="el" href="../../d9/d6e/X86CodeEmitter_8cpp_source.html">X86CodeEmitter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;                                                                   {</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;BaseReg  = MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Op+<a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a543e1ad529289dac3c54a5e36e776892a319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>);</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;IndexReg = MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Op+<a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a543e1ad529289dac3c54a5e36e776892aba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>);</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  <span class="keywordflow">if</span> ((BaseReg.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>() != 0 &amp;&amp;</div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;       X86MCRegisterClasses[X86::GR16RegClassID].contains(BaseReg.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>())) ||</div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;      (IndexReg.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>() != 0 &amp;&amp;</div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;       X86MCRegisterClasses[X86::GR16RegClassID].contains(IndexReg.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>())))</div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;}</div>
<div class="ttc" id="namespacellvm_1_1X86_html_a543e1ad529289dac3c54a5e36e776892a319f0e99a1ac9396659683d2638d4f45"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a543e1ad529289dac3c54a5e36e776892a319f0e99a1ac9396659683d2638d4f45">llvm::X86::AddrBaseReg</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00033">X86BaseInfo.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a543e1ad529289dac3c54a5e36e776892aba7ebe0e28a2c1c4c14343f549c01462"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a543e1ad529289dac3c54a5e36e776892aba7ebe0e28a2c1c4c14343f549c01462">llvm::X86::AddrIndexReg</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00035">X86BaseInfo.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a2829b198776584ad9eb389802ef9c396"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool Is32BitMemOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Is32BitMemOperand - Return true if the specified instruction has a 32-bit memory operand. Op specifies the operand # of the memoperand. </p>

<p>Definition at line <a class="el" href="../../d9/d6e/X86CodeEmitter_8cpp_source.html#l00626">626</a> of file <a class="el" href="../../d9/d6e/X86CodeEmitter_8cpp_source.html">X86CodeEmitter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;                                                                   {</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;BaseReg  = MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Op+<a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a543e1ad529289dac3c54a5e36e776892a319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>);</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;IndexReg = MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Op+<a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a543e1ad529289dac3c54a5e36e776892aba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>);</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  <span class="keywordflow">if</span> ((BaseReg.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>() != 0 &amp;&amp;</div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;       X86MCRegisterClasses[X86::GR32RegClassID].contains(BaseReg.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>())) ||</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;      (IndexReg.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>() != 0 &amp;&amp;</div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;       X86MCRegisterClasses[X86::GR32RegClassID].contains(IndexReg.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>())))</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;}</div>
<div class="ttc" id="namespacellvm_1_1X86_html_a543e1ad529289dac3c54a5e36e776892a319f0e99a1ac9396659683d2638d4f45"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a543e1ad529289dac3c54a5e36e776892a319f0e99a1ac9396659683d2638d4f45">llvm::X86::AddrBaseReg</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00033">X86BaseInfo.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a543e1ad529289dac3c54a5e36e776892aba7ebe0e28a2c1c4c14343f549c01462"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a543e1ad529289dac3c54a5e36e776892aba7ebe0e28a2c1c4c14343f549c01462">llvm::X86::AddrIndexReg</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00035">X86BaseInfo.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="abf820c46babadd101a21735faebab4a9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool Is64BitMemOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Is64BitMemOperand - Return true if the specified instruction has a 64-bit memory operand. Op specifies the operand # of the memoperand. </p>

<p>Definition at line <a class="el" href="../../d9/d6e/X86CodeEmitter_8cpp_source.html#l00641">641</a> of file <a class="el" href="../../d9/d6e/X86CodeEmitter_8cpp_source.html">X86CodeEmitter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;                                                                   {</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;BaseReg  = MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Op+<a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a543e1ad529289dac3c54a5e36e776892a319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>);</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;IndexReg = MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Op+<a class="code" href="../../d8/d06/namespacellvm_1_1X86.html#a543e1ad529289dac3c54a5e36e776892aba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>);</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  <span class="keywordflow">if</span> ((BaseReg.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>() != 0 &amp;&amp;</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;       X86MCRegisterClasses[X86::GR64RegClassID].contains(BaseReg.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>())) ||</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;      (IndexReg.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>() != 0 &amp;&amp;</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;       X86MCRegisterClasses[X86::GR64RegClassID].contains(IndexReg.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>())))</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;}</div>
<div class="ttc" id="namespacellvm_1_1X86_html_a543e1ad529289dac3c54a5e36e776892a319f0e99a1ac9396659683d2638d4f45"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a543e1ad529289dac3c54a5e36e776892a319f0e99a1ac9396659683d2638d4f45">llvm::X86::AddrBaseReg</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00033">X86BaseInfo.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a543e1ad529289dac3c54a5e36e776892aba7ebe0e28a2c1c4c14343f549c01462"><div class="ttname"><a href="../../d8/d06/namespacellvm_1_1X86.html#a543e1ad529289dac3c54a5e36e776892aba7ebe0e28a2c1c4c14343f549c01462">llvm::X86::AddrIndexReg</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d9e/X86BaseInfo_8h_source.html#l00035">X86BaseInfo.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aae3d9f3efd7545eff05e36cf39146c1d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isDisp8 </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Value</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isDisp8 - Return true if this signed displacement fits in a 8-bit sign-extended field. </p>

<p>Definition at line <a class="el" href="../../d9/d6e/X86CodeEmitter_8cpp_source.html#l00394">394</a> of file <a class="el" href="../../d9/d6e/X86CodeEmitter_8cpp_source.html">X86CodeEmitter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;                               {</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../dd/d38/classllvm_1_1Value.html">Value</a> == (<span class="keywordtype">signed</span> char)<a class="code" href="../../dd/d38/classllvm_1_1Value.html">Value</a>;</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1Value_html"><div class="ttname"><a href="../../dd/d38/classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation. </div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d8e/Value_8h_source.html#l00069">Value.h:69</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="add2de98e2560ef0870821f9ae7f2e1c3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned char ModRMByte </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Mod</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RM</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d6e/X86CodeEmitter_8cpp_source.html#l00358">358</a> of file <a class="el" href="../../d9/d6e/X86CodeEmitter_8cpp_source.html">X86CodeEmitter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;                                                   {</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(Mod &lt; 4 &amp;&amp; RegOpcode &lt; 8 &amp;&amp; <a class="code" href="../../d5/d27/namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a">RM</a> &lt; 8 &amp;&amp; <span class="stringliteral">&quot;ModRM Fields out of range!&quot;</span>);</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d5/d27/namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a">RM</a> | (RegOpcode &lt;&lt; 3) | (Mod &lt;&lt; 6);</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;}</div>
<div class="ttc" id="namespacellvm_1_1NVPTX_1_1PTXCvtMode_html_ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a"><div class="ttname"><a href="../../d5/d27/namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a">llvm::NVPTX::PTXCvtMode::RM</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d0f/NVPTX_8h_source.html#l00146">NVPTX.h:146</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aaae4a1eadc780d1a31dc58811abffaa6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumEmitted&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of machine <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a> emitted&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad7b8eade89ce2ae4c66cd836f3cfa67c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html">MCInstrDesc</a>* UpdateOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d1/df6/classllvm_1_1X86InstrInfo.html">X86InstrInfo</a> *&#160;</td>
          <td class="paramname"><em>II</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/d6e/X86CodeEmitter_8cpp_source.html#l00603">603</a> of file <a class="el" href="../../d9/d6e/X86CodeEmitter_8cpp_source.html">X86CodeEmitter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;                                                    {</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> *Desc = &amp;II-&gt;get(Opcode);</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(*Desc);</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <span class="keywordflow">return</span> Desc;</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="../../d9/dd5/classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00137">MCInstrDesc.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1ecb35298bc4d1fe03997959e1210c87"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">llvm::MachineInstr::setDesc</a></div><div class="ttdeci">void setDesc(const MCInstrDesc &amp;tid)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l01079">MachineInstr.h:1079</a></div></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_211fb134ce6a4c3329568c5b3817f0ae.html">llvm</a></li><li class="navelem"><a class="el" href="../../dir_68ef2609279916640dd02c22eb347286.html">lib</a></li><li class="navelem"><a class="el" href="../../dir_ba4b566d55a812089e9c749a99726952.html">Target</a></li><li class="navelem"><a class="el" href="../../dir_bf355c3ebf279712eb91ee41a0c69784.html">X86</a></li><li class="navelem"><a class="el" href="../../d9/d6e/X86CodeEmitter_8cpp.html">X86CodeEmitter.cpp</a></li>
    <li class="footer">Generated on Thu Oct 8 2015 11:46:17 for legup-4.0 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
