// Seed: 3688589939
module module_0 (
    input tri1 id_0
    , id_9,
    input wor id_1,
    output tri1 id_2,
    output tri0 id_3,
    output uwire id_4,
    input supply0 id_5,
    input uwire id_6,
    output wand id_7
);
  initial begin : LABEL_0
    {-1, -1} <= 1 <= 1;
  end
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd73
) (
    output tri id_0,
    output supply0 _id_1,
    input tri id_2,
    output logic id_3,
    output uwire id_4,
    input wor id_5,
    output uwire id_6
);
  parameter id_8 = -1'b0;
  wire id_9;
  ;
  always @(*) id_3 = -1;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_6,
      id_0,
      id_4,
      id_5,
      id_2,
      id_6
  );
  logic id_10;
  ;
  assign id_0 = id_5;
endmodule
