
*** Running vivado
    with args -log design.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design.tcl -notrace
Command: synth_design -top design -part xc7a35tcpg236-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 42062 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1676.883 ; gain = 152.688 ; free physical = 7872 ; free virtual = 17797
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module '\design ' [/home/divyanshu/Desktop/COL215/Assignment-6/Assignment-6.srcs/sources_1/new/design.vhd:39]
INFO: [Synth 8-638] synthesizing module 'singleDisplay' [/home/divyanshu/Desktop/COL215/Assignment-6/Assignment-6.srcs/sources_1/new/helper.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'singleDisplay' (1#1) [/home/divyanshu/Desktop/COL215/Assignment-6/Assignment-6.srcs/sources_1/new/helper.vhd:22]
WARNING: [Synth 8-6014] Unused sequential element counter_display_reg was removed.  [/home/divyanshu/Desktop/COL215/Assignment-6/Assignment-6.srcs/sources_1/new/design.vhd:93]
WARNING: [Synth 8-6014] Unused sequential element counter_decisecond_reg was removed.  [/home/divyanshu/Desktop/COL215/Assignment-6/Assignment-6.srcs/sources_1/new/design.vhd:99]
WARNING: [Synth 8-6014] Unused sequential element counter_seconds_reg was removed.  [/home/divyanshu/Desktop/COL215/Assignment-6/Assignment-6.srcs/sources_1/new/design.vhd:101]
WARNING: [Synth 8-6014] Unused sequential element Time_display_reg was removed.  [/home/divyanshu/Desktop/COL215/Assignment-6/Assignment-6.srcs/sources_1/new/design.vhd:108]
INFO: [Synth 8-256] done synthesizing module '\design ' (2#1) [/home/divyanshu/Desktop/COL215/Assignment-6/Assignment-6.srcs/sources_1/new/design.vhd:39]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1730.633 ; gain = 206.438 ; free physical = 7898 ; free virtual = 17823
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1736.570 ; gain = 212.375 ; free physical = 7894 ; free virtual = 17820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1736.570 ; gain = 212.375 ; free physical = 7894 ; free virtual = 17820
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/divyanshu/Desktop/COL215/Assignment-6/Assignment-6.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'startContinue_IBUF'. [/home/divyanshu/Desktop/COL215/Assignment-6/Assignment-6.srcs/constrs_1/new/constraints.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/divyanshu/Desktop/COL215/Assignment-6/Assignment-6.srcs/constrs_1/new/constraints.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pause_IBUF'. [/home/divyanshu/Desktop/COL215/Assignment-6/Assignment-6.srcs/constrs_1/new/constraints.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/divyanshu/Desktop/COL215/Assignment-6/Assignment-6.srcs/constrs_1/new/constraints.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'reset_IBUF'. [/home/divyanshu/Desktop/COL215/Assignment-6/Assignment-6.srcs/constrs_1/new/constraints.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/divyanshu/Desktop/COL215/Assignment-6/Assignment-6.srcs/constrs_1/new/constraints.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/divyanshu/Desktop/COL215/Assignment-6/Assignment-6.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/divyanshu/Desktop/COL215/Assignment-6/Assignment-6.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/\design _propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/\design _propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1913.258 ; gain = 0.000 ; free physical = 7801 ; free virtual = 17726
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1913.258 ; gain = 0.000 ; free physical = 7801 ; free virtual = 17726
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1913.258 ; gain = 389.062 ; free physical = 7845 ; free virtual = 17797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1913.258 ; gain = 389.062 ; free physical = 7845 ; free virtual = 17797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1913.258 ; gain = 389.062 ; free physical = 7845 ; free virtual = 17797
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "anode" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "light_num" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1913.258 ; gain = 389.062 ; free physical = 7837 ; free virtual = 17790
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     31 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	   2 Input     31 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module \design  
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     31 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	   2 Input     31 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
Module singleDisplay 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'light_num_reg[31]' (FD) to 'light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'light_num_reg[30]' (FD) to 'light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'light_num_reg[29]' (FD) to 'light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'light_num_reg[28]' (FD) to 'light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'light_num_reg[27]' (FD) to 'light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'light_num_reg[26]' (FD) to 'light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'light_num_reg[25]' (FD) to 'light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'light_num_reg[24]' (FD) to 'light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'light_num_reg[23]' (FD) to 'light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'light_num_reg[22]' (FD) to 'light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'light_num_reg[21]' (FD) to 'light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'light_num_reg[20]' (FD) to 'light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'light_num_reg[19]' (FD) to 'light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'light_num_reg[18]' (FD) to 'light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'light_num_reg[17]' (FD) to 'light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'light_num_reg[16]' (FD) to 'light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'light_num_reg[15]' (FD) to 'light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'light_num_reg[14]' (FD) to 'light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'light_num_reg[13]' (FD) to 'light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'light_num_reg[12]' (FD) to 'light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'light_num_reg[11]' (FD) to 'light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'light_num_reg[10]' (FD) to 'light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'light_num_reg[9]' (FD) to 'light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'light_num_reg[8]' (FD) to 'light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'light_num_reg[7]' (FD) to 'light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'light_num_reg[6]' (FD) to 'light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'light_num_reg[5]' (FD) to 'light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'light_num_reg[4]' (FD) to 'light_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'light_num_reg[3]' (FD) to 'light_num_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\light_num_reg[2] )
