#-----------------------------------------------------------
# xsim v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Sep 10 13:10:24 2023
# Process ID: 11972
# Current directory: C:/vitis_example/Utilities/clock_generator-vhls/solution1/sim/verilog
# Command line: xsim.exe -source {xsim.dir/clock_generator/xsim_script.tcl}
# Log file: C:/vitis_example/Utilities/clock_generator-vhls/solution1/sim/verilog/xsim.log
# Journal file: C:/vitis_example/Utilities/clock_generator-vhls/solution1/sim/verilog\xsim.jou
# Running On: osman, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 6, Host memory: 17009 MB
#-----------------------------------------------------------
start_gui
source xsim.dir/clock_generator/xsim_script.tcl
open_wave_config clock_generator_dataflow_ana.wcfg
source clock_generator.tcl
close_sim
