/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Apr 15 16:00:29 2015
 *                 Full Compile MD5 Checksum  798b3ac22e50cf765b00b72a7779366d
 *                     (minus title and desc)
 *                 MD5 Checksum               ccf80b3ba114a13bf874c64a54245c9a
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     16006
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   current
 *
 *
 ***************************************************************************/

#ifndef BCHP_AIF_WB_SAT_CORE_INTR2_0_H__
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_H__

/***************************************************************************
 *AIF_WB_SAT_CORE_INTR2_0 - AIF WB SAT Interrupt In 0 Register Set
 ***************************************************************************/
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_STATUS  0x07500800 /* [RO] CPU interrupt Status Register */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_SET     0x07500804 /* [WO] CPU interrupt Set Register */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_CLEAR   0x07500808 /* [WO] CPU interrupt Clear Register */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_STATUS 0x0750080c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_SET 0x07500810 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_CLEAR 0x07500814 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_STATUS  0x07500818 /* [RO] PCI interrupt Status Register */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_SET     0x0750081c /* [WO] PCI interrupt Set Register */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_CLEAR   0x07500820 /* [WO] PCI interrupt Clear Register */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_STATUS 0x07500824 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_SET 0x07500828 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_CLEAR 0x0750082c /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_STATUS :: reserved0 [31:07] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_STATUS_reserved0_MASK     0xffffff80
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_STATUS_reserved0_SHIFT    7

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_STATUS :: CLPDTR_PING_SLC0_INTR [06:06] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_STATUS_CLPDTR_PING_SLC0_INTR_MASK 0x00000040
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_STATUS_CLPDTR_PING_SLC0_INTR_SHIFT 6
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_STATUS_CLPDTR_PING_SLC0_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_STATUS :: CLPDTR_PING_SLC1_INTR [05:05] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_STATUS_CLPDTR_PING_SLC1_INTR_MASK 0x00000020
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_STATUS_CLPDTR_PING_SLC1_INTR_SHIFT 5
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_STATUS_CLPDTR_PING_SLC1_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_STATUS :: CLPDTR_PONG_SLC0_INTR [04:04] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_STATUS_CLPDTR_PONG_SLC0_INTR_MASK 0x00000010
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_STATUS_CLPDTR_PONG_SLC0_INTR_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_STATUS_CLPDTR_PONG_SLC0_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_STATUS :: CLPDTR_PONG_SLC1_INTR [03:03] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_STATUS_CLPDTR_PONG_SLC1_INTR_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_STATUS_CLPDTR_PONG_SLC1_INTR_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_STATUS_CLPDTR_PONG_SLC1_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_STATUS :: CORR_CNT_DONE_INTR [02:02] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_STATUS_CORR_CNT_DONE_INTR_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_STATUS_CORR_CNT_DONE_INTR_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_STATUS_CORR_CNT_DONE_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_STATUS :: TIMER1_INTR [01:01] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_STATUS_TIMER1_INTR_MASK   0x00000002
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_STATUS_TIMER1_INTR_SHIFT  1
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_STATUS_TIMER1_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_STATUS :: TIMER0_INTR [00:00] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_STATUS_TIMER0_INTR_MASK   0x00000001
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_STATUS_TIMER0_INTR_SHIFT  0
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_STATUS_TIMER0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_SET :: reserved0 [31:07] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_SET_reserved0_MASK        0xffffff80
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_SET_reserved0_SHIFT       7

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_SET :: CLPDTR_PING_SLC0_INTR [06:06] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_SET_CLPDTR_PING_SLC0_INTR_MASK 0x00000040
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_SET_CLPDTR_PING_SLC0_INTR_SHIFT 6
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_SET_CLPDTR_PING_SLC0_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_SET :: CLPDTR_PING_SLC1_INTR [05:05] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_SET_CLPDTR_PING_SLC1_INTR_MASK 0x00000020
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_SET_CLPDTR_PING_SLC1_INTR_SHIFT 5
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_SET_CLPDTR_PING_SLC1_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_SET :: CLPDTR_PONG_SLC0_INTR [04:04] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_SET_CLPDTR_PONG_SLC0_INTR_MASK 0x00000010
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_SET_CLPDTR_PONG_SLC0_INTR_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_SET_CLPDTR_PONG_SLC0_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_SET :: CLPDTR_PONG_SLC1_INTR [03:03] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_SET_CLPDTR_PONG_SLC1_INTR_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_SET_CLPDTR_PONG_SLC1_INTR_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_SET_CLPDTR_PONG_SLC1_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_SET :: CORR_CNT_DONE_INTR [02:02] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_SET_CORR_CNT_DONE_INTR_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_SET_CORR_CNT_DONE_INTR_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_SET_CORR_CNT_DONE_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_SET :: TIMER1_INTR [01:01] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_SET_TIMER1_INTR_MASK      0x00000002
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_SET_TIMER1_INTR_SHIFT     1
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_SET_TIMER1_INTR_DEFAULT   0x00000000

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_SET :: TIMER0_INTR [00:00] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_SET_TIMER0_INTR_MASK      0x00000001
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_SET_TIMER0_INTR_SHIFT     0
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_SET_TIMER0_INTR_DEFAULT   0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_CLEAR :: reserved0 [31:07] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_CLEAR_reserved0_MASK      0xffffff80
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_CLEAR_reserved0_SHIFT     7

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_CLEAR :: CLPDTR_PING_SLC0_INTR [06:06] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_CLEAR_CLPDTR_PING_SLC0_INTR_MASK 0x00000040
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_CLEAR_CLPDTR_PING_SLC0_INTR_SHIFT 6
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_CLEAR_CLPDTR_PING_SLC0_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_CLEAR :: CLPDTR_PING_SLC1_INTR [05:05] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_CLEAR_CLPDTR_PING_SLC1_INTR_MASK 0x00000020
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_CLEAR_CLPDTR_PING_SLC1_INTR_SHIFT 5
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_CLEAR_CLPDTR_PING_SLC1_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_CLEAR :: CLPDTR_PONG_SLC0_INTR [04:04] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_CLEAR_CLPDTR_PONG_SLC0_INTR_MASK 0x00000010
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_CLEAR_CLPDTR_PONG_SLC0_INTR_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_CLEAR_CLPDTR_PONG_SLC0_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_CLEAR :: CLPDTR_PONG_SLC1_INTR [03:03] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_CLEAR_CLPDTR_PONG_SLC1_INTR_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_CLEAR_CLPDTR_PONG_SLC1_INTR_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_CLEAR_CLPDTR_PONG_SLC1_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_CLEAR :: CORR_CNT_DONE_INTR [02:02] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_CLEAR_CORR_CNT_DONE_INTR_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_CLEAR_CORR_CNT_DONE_INTR_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_CLEAR_CORR_CNT_DONE_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_CLEAR :: TIMER1_INTR [01:01] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_CLEAR_TIMER1_INTR_MASK    0x00000002
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_CLEAR_TIMER1_INTR_SHIFT   1
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_CLEAR_TIMER1_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_CLEAR :: TIMER0_INTR [00:00] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_CLEAR_TIMER0_INTR_MASK    0x00000001
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_CLEAR_TIMER0_INTR_SHIFT   0
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_CLEAR_TIMER0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_MASK_STATUS :: reserved0 [31:07] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_STATUS_reserved0_MASK 0xffffff80
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_STATUS_reserved0_SHIFT 7

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_MASK_STATUS :: CLPDTR_PING_SLC0_INTR [06:06] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_STATUS_CLPDTR_PING_SLC0_INTR_MASK 0x00000040
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_STATUS_CLPDTR_PING_SLC0_INTR_SHIFT 6
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_STATUS_CLPDTR_PING_SLC0_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_MASK_STATUS :: CLPDTR_PING_SLC1_INTR [05:05] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_STATUS_CLPDTR_PING_SLC1_INTR_MASK 0x00000020
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_STATUS_CLPDTR_PING_SLC1_INTR_SHIFT 5
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_STATUS_CLPDTR_PING_SLC1_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_MASK_STATUS :: CLPDTR_PONG_SLC0_INTR [04:04] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_STATUS_CLPDTR_PONG_SLC0_INTR_MASK 0x00000010
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_STATUS_CLPDTR_PONG_SLC0_INTR_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_STATUS_CLPDTR_PONG_SLC0_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_MASK_STATUS :: CLPDTR_PONG_SLC1_INTR [03:03] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_STATUS_CLPDTR_PONG_SLC1_INTR_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_STATUS_CLPDTR_PONG_SLC1_INTR_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_STATUS_CLPDTR_PONG_SLC1_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_MASK_STATUS :: CORR_CNT_DONE_INTR [02:02] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_STATUS_CORR_CNT_DONE_INTR_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_STATUS_CORR_CNT_DONE_INTR_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_STATUS_CORR_CNT_DONE_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_MASK_STATUS :: TIMER1_INTR [01:01] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_STATUS_TIMER1_INTR_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_STATUS_TIMER1_INTR_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_STATUS_TIMER1_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_MASK_STATUS :: TIMER0_INTR [00:00] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_STATUS_TIMER0_INTR_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_STATUS_TIMER0_INTR_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_STATUS_TIMER0_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_MASK_SET :: reserved0 [31:07] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_SET_reserved0_MASK   0xffffff80
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_SET_reserved0_SHIFT  7

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_MASK_SET :: CLPDTR_PING_SLC0_INTR [06:06] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_SET_CLPDTR_PING_SLC0_INTR_MASK 0x00000040
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_SET_CLPDTR_PING_SLC0_INTR_SHIFT 6
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_SET_CLPDTR_PING_SLC0_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_MASK_SET :: CLPDTR_PING_SLC1_INTR [05:05] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_SET_CLPDTR_PING_SLC1_INTR_MASK 0x00000020
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_SET_CLPDTR_PING_SLC1_INTR_SHIFT 5
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_SET_CLPDTR_PING_SLC1_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_MASK_SET :: CLPDTR_PONG_SLC0_INTR [04:04] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_SET_CLPDTR_PONG_SLC0_INTR_MASK 0x00000010
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_SET_CLPDTR_PONG_SLC0_INTR_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_SET_CLPDTR_PONG_SLC0_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_MASK_SET :: CLPDTR_PONG_SLC1_INTR [03:03] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_SET_CLPDTR_PONG_SLC1_INTR_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_SET_CLPDTR_PONG_SLC1_INTR_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_SET_CLPDTR_PONG_SLC1_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_MASK_SET :: CORR_CNT_DONE_INTR [02:02] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_SET_CORR_CNT_DONE_INTR_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_SET_CORR_CNT_DONE_INTR_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_SET_CORR_CNT_DONE_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_MASK_SET :: TIMER1_INTR [01:01] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_SET_TIMER1_INTR_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_SET_TIMER1_INTR_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_SET_TIMER1_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_MASK_SET :: TIMER0_INTR [00:00] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_SET_TIMER0_INTR_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_SET_TIMER0_INTR_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_SET_TIMER0_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_MASK_CLEAR :: reserved0 [31:07] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_CLEAR_reserved0_MASK 0xffffff80
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_CLEAR_reserved0_SHIFT 7

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_MASK_CLEAR :: CLPDTR_PING_SLC0_INTR [06:06] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_CLEAR_CLPDTR_PING_SLC0_INTR_MASK 0x00000040
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_CLEAR_CLPDTR_PING_SLC0_INTR_SHIFT 6
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_CLEAR_CLPDTR_PING_SLC0_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_MASK_CLEAR :: CLPDTR_PING_SLC1_INTR [05:05] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_CLEAR_CLPDTR_PING_SLC1_INTR_MASK 0x00000020
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_CLEAR_CLPDTR_PING_SLC1_INTR_SHIFT 5
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_CLEAR_CLPDTR_PING_SLC1_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_MASK_CLEAR :: CLPDTR_PONG_SLC0_INTR [04:04] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_CLEAR_CLPDTR_PONG_SLC0_INTR_MASK 0x00000010
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_CLEAR_CLPDTR_PONG_SLC0_INTR_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_CLEAR_CLPDTR_PONG_SLC0_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_MASK_CLEAR :: CLPDTR_PONG_SLC1_INTR [03:03] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_CLEAR_CLPDTR_PONG_SLC1_INTR_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_CLEAR_CLPDTR_PONG_SLC1_INTR_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_CLEAR_CLPDTR_PONG_SLC1_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_MASK_CLEAR :: CORR_CNT_DONE_INTR [02:02] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_CLEAR_CORR_CNT_DONE_INTR_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_CLEAR_CORR_CNT_DONE_INTR_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_CLEAR_CORR_CNT_DONE_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_MASK_CLEAR :: TIMER1_INTR [01:01] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_CLEAR_TIMER1_INTR_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_CLEAR_TIMER1_INTR_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_CLEAR_TIMER1_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0 :: CPU_MASK_CLEAR :: TIMER0_INTR [00:00] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_CLEAR_TIMER0_INTR_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_CLEAR_TIMER0_INTR_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_CPU_MASK_CLEAR_TIMER0_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_STATUS :: reserved0 [31:07] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_STATUS_reserved0_MASK     0xffffff80
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_STATUS_reserved0_SHIFT    7

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_STATUS :: CLPDTR_PING_SLC0_INTR [06:06] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_STATUS_CLPDTR_PING_SLC0_INTR_MASK 0x00000040
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_STATUS_CLPDTR_PING_SLC0_INTR_SHIFT 6
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_STATUS_CLPDTR_PING_SLC0_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_STATUS :: CLPDTR_PING_SLC1_INTR [05:05] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_STATUS_CLPDTR_PING_SLC1_INTR_MASK 0x00000020
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_STATUS_CLPDTR_PING_SLC1_INTR_SHIFT 5
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_STATUS_CLPDTR_PING_SLC1_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_STATUS :: CLPDTR_PONG_SLC0_INTR [04:04] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_STATUS_CLPDTR_PONG_SLC0_INTR_MASK 0x00000010
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_STATUS_CLPDTR_PONG_SLC0_INTR_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_STATUS_CLPDTR_PONG_SLC0_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_STATUS :: CLPDTR_PONG_SLC1_INTR [03:03] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_STATUS_CLPDTR_PONG_SLC1_INTR_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_STATUS_CLPDTR_PONG_SLC1_INTR_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_STATUS_CLPDTR_PONG_SLC1_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_STATUS :: CORR_CNT_DONE_INTR [02:02] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_STATUS_CORR_CNT_DONE_INTR_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_STATUS_CORR_CNT_DONE_INTR_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_STATUS_CORR_CNT_DONE_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_STATUS :: TIMER1_INTR [01:01] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_STATUS_TIMER1_INTR_MASK   0x00000002
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_STATUS_TIMER1_INTR_SHIFT  1
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_STATUS_TIMER1_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_STATUS :: TIMER0_INTR [00:00] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_STATUS_TIMER0_INTR_MASK   0x00000001
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_STATUS_TIMER0_INTR_SHIFT  0
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_STATUS_TIMER0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_SET :: reserved0 [31:07] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_SET_reserved0_MASK        0xffffff80
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_SET_reserved0_SHIFT       7

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_SET :: CLPDTR_PING_SLC0_INTR [06:06] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_SET_CLPDTR_PING_SLC0_INTR_MASK 0x00000040
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_SET_CLPDTR_PING_SLC0_INTR_SHIFT 6
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_SET_CLPDTR_PING_SLC0_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_SET :: CLPDTR_PING_SLC1_INTR [05:05] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_SET_CLPDTR_PING_SLC1_INTR_MASK 0x00000020
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_SET_CLPDTR_PING_SLC1_INTR_SHIFT 5
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_SET_CLPDTR_PING_SLC1_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_SET :: CLPDTR_PONG_SLC0_INTR [04:04] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_SET_CLPDTR_PONG_SLC0_INTR_MASK 0x00000010
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_SET_CLPDTR_PONG_SLC0_INTR_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_SET_CLPDTR_PONG_SLC0_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_SET :: CLPDTR_PONG_SLC1_INTR [03:03] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_SET_CLPDTR_PONG_SLC1_INTR_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_SET_CLPDTR_PONG_SLC1_INTR_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_SET_CLPDTR_PONG_SLC1_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_SET :: CORR_CNT_DONE_INTR [02:02] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_SET_CORR_CNT_DONE_INTR_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_SET_CORR_CNT_DONE_INTR_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_SET_CORR_CNT_DONE_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_SET :: TIMER1_INTR [01:01] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_SET_TIMER1_INTR_MASK      0x00000002
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_SET_TIMER1_INTR_SHIFT     1
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_SET_TIMER1_INTR_DEFAULT   0x00000000

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_SET :: TIMER0_INTR [00:00] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_SET_TIMER0_INTR_MASK      0x00000001
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_SET_TIMER0_INTR_SHIFT     0
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_SET_TIMER0_INTR_DEFAULT   0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_CLEAR :: reserved0 [31:07] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_CLEAR_reserved0_MASK      0xffffff80
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_CLEAR_reserved0_SHIFT     7

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_CLEAR :: CLPDTR_PING_SLC0_INTR [06:06] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_CLEAR_CLPDTR_PING_SLC0_INTR_MASK 0x00000040
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_CLEAR_CLPDTR_PING_SLC0_INTR_SHIFT 6
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_CLEAR_CLPDTR_PING_SLC0_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_CLEAR :: CLPDTR_PING_SLC1_INTR [05:05] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_CLEAR_CLPDTR_PING_SLC1_INTR_MASK 0x00000020
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_CLEAR_CLPDTR_PING_SLC1_INTR_SHIFT 5
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_CLEAR_CLPDTR_PING_SLC1_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_CLEAR :: CLPDTR_PONG_SLC0_INTR [04:04] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_CLEAR_CLPDTR_PONG_SLC0_INTR_MASK 0x00000010
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_CLEAR_CLPDTR_PONG_SLC0_INTR_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_CLEAR_CLPDTR_PONG_SLC0_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_CLEAR :: CLPDTR_PONG_SLC1_INTR [03:03] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_CLEAR_CLPDTR_PONG_SLC1_INTR_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_CLEAR_CLPDTR_PONG_SLC1_INTR_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_CLEAR_CLPDTR_PONG_SLC1_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_CLEAR :: CORR_CNT_DONE_INTR [02:02] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_CLEAR_CORR_CNT_DONE_INTR_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_CLEAR_CORR_CNT_DONE_INTR_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_CLEAR_CORR_CNT_DONE_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_CLEAR :: TIMER1_INTR [01:01] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_CLEAR_TIMER1_INTR_MASK    0x00000002
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_CLEAR_TIMER1_INTR_SHIFT   1
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_CLEAR_TIMER1_INTR_DEFAULT 0x00000000

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_CLEAR :: TIMER0_INTR [00:00] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_CLEAR_TIMER0_INTR_MASK    0x00000001
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_CLEAR_TIMER0_INTR_SHIFT   0
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_CLEAR_TIMER0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_MASK_STATUS :: reserved0 [31:07] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_STATUS_reserved0_MASK 0xffffff80
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_STATUS_reserved0_SHIFT 7

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_MASK_STATUS :: CLPDTR_PING_SLC0_INTR [06:06] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_STATUS_CLPDTR_PING_SLC0_INTR_MASK 0x00000040
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_STATUS_CLPDTR_PING_SLC0_INTR_SHIFT 6
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_STATUS_CLPDTR_PING_SLC0_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_MASK_STATUS :: CLPDTR_PING_SLC1_INTR [05:05] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_STATUS_CLPDTR_PING_SLC1_INTR_MASK 0x00000020
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_STATUS_CLPDTR_PING_SLC1_INTR_SHIFT 5
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_STATUS_CLPDTR_PING_SLC1_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_MASK_STATUS :: CLPDTR_PONG_SLC0_INTR [04:04] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_STATUS_CLPDTR_PONG_SLC0_INTR_MASK 0x00000010
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_STATUS_CLPDTR_PONG_SLC0_INTR_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_STATUS_CLPDTR_PONG_SLC0_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_MASK_STATUS :: CLPDTR_PONG_SLC1_INTR [03:03] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_STATUS_CLPDTR_PONG_SLC1_INTR_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_STATUS_CLPDTR_PONG_SLC1_INTR_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_STATUS_CLPDTR_PONG_SLC1_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_MASK_STATUS :: CORR_CNT_DONE_INTR [02:02] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_STATUS_CORR_CNT_DONE_INTR_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_STATUS_CORR_CNT_DONE_INTR_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_STATUS_CORR_CNT_DONE_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_MASK_STATUS :: TIMER1_INTR [01:01] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_STATUS_TIMER1_INTR_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_STATUS_TIMER1_INTR_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_STATUS_TIMER1_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_MASK_STATUS :: TIMER0_INTR [00:00] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_STATUS_TIMER0_INTR_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_STATUS_TIMER0_INTR_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_STATUS_TIMER0_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_MASK_SET :: reserved0 [31:07] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_SET_reserved0_MASK   0xffffff80
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_SET_reserved0_SHIFT  7

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_MASK_SET :: CLPDTR_PING_SLC0_INTR [06:06] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_SET_CLPDTR_PING_SLC0_INTR_MASK 0x00000040
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_SET_CLPDTR_PING_SLC0_INTR_SHIFT 6
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_SET_CLPDTR_PING_SLC0_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_MASK_SET :: CLPDTR_PING_SLC1_INTR [05:05] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_SET_CLPDTR_PING_SLC1_INTR_MASK 0x00000020
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_SET_CLPDTR_PING_SLC1_INTR_SHIFT 5
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_SET_CLPDTR_PING_SLC1_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_MASK_SET :: CLPDTR_PONG_SLC0_INTR [04:04] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_SET_CLPDTR_PONG_SLC0_INTR_MASK 0x00000010
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_SET_CLPDTR_PONG_SLC0_INTR_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_SET_CLPDTR_PONG_SLC0_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_MASK_SET :: CLPDTR_PONG_SLC1_INTR [03:03] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_SET_CLPDTR_PONG_SLC1_INTR_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_SET_CLPDTR_PONG_SLC1_INTR_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_SET_CLPDTR_PONG_SLC1_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_MASK_SET :: CORR_CNT_DONE_INTR [02:02] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_SET_CORR_CNT_DONE_INTR_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_SET_CORR_CNT_DONE_INTR_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_SET_CORR_CNT_DONE_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_MASK_SET :: TIMER1_INTR [01:01] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_SET_TIMER1_INTR_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_SET_TIMER1_INTR_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_SET_TIMER1_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_MASK_SET :: TIMER0_INTR [00:00] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_SET_TIMER0_INTR_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_SET_TIMER0_INTR_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_SET_TIMER0_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_MASK_CLEAR :: reserved0 [31:07] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_CLEAR_reserved0_MASK 0xffffff80
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_CLEAR_reserved0_SHIFT 7

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_MASK_CLEAR :: CLPDTR_PING_SLC0_INTR [06:06] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_CLEAR_CLPDTR_PING_SLC0_INTR_MASK 0x00000040
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_CLEAR_CLPDTR_PING_SLC0_INTR_SHIFT 6
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_CLEAR_CLPDTR_PING_SLC0_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_MASK_CLEAR :: CLPDTR_PING_SLC1_INTR [05:05] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_CLEAR_CLPDTR_PING_SLC1_INTR_MASK 0x00000020
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_CLEAR_CLPDTR_PING_SLC1_INTR_SHIFT 5
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_CLEAR_CLPDTR_PING_SLC1_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_MASK_CLEAR :: CLPDTR_PONG_SLC0_INTR [04:04] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_CLEAR_CLPDTR_PONG_SLC0_INTR_MASK 0x00000010
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_CLEAR_CLPDTR_PONG_SLC0_INTR_SHIFT 4
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_CLEAR_CLPDTR_PONG_SLC0_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_MASK_CLEAR :: CLPDTR_PONG_SLC1_INTR [03:03] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_CLEAR_CLPDTR_PONG_SLC1_INTR_MASK 0x00000008
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_CLEAR_CLPDTR_PONG_SLC1_INTR_SHIFT 3
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_CLEAR_CLPDTR_PONG_SLC1_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_MASK_CLEAR :: CORR_CNT_DONE_INTR [02:02] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_CLEAR_CORR_CNT_DONE_INTR_MASK 0x00000004
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_CLEAR_CORR_CNT_DONE_INTR_SHIFT 2
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_CLEAR_CORR_CNT_DONE_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_MASK_CLEAR :: TIMER1_INTR [01:01] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_CLEAR_TIMER1_INTR_MASK 0x00000002
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_CLEAR_TIMER1_INTR_SHIFT 1
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_CLEAR_TIMER1_INTR_DEFAULT 0x00000001

/* AIF_WB_SAT_CORE_INTR2_0 :: PCI_MASK_CLEAR :: TIMER0_INTR [00:00] */
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_CLEAR_TIMER0_INTR_MASK 0x00000001
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_CLEAR_TIMER0_INTR_SHIFT 0
#define BCHP_AIF_WB_SAT_CORE_INTR2_0_PCI_MASK_CLEAR_TIMER0_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_AIF_WB_SAT_CORE_INTR2_0_H__ */

/* End of File */
