Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,5215
design__instance__area,39153.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,78
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,28
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0013296544784680009
power__switching__total,0.0007410249090753496
power__leakage__total,4.444799373004571E-8
power__total,0.0020707237999886274
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.30444128635328255
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.30397538124782186
timing__hold__ws__corner:nom_tt_025C_1v80,0.3140642279581033
timing__setup__ws__corner:nom_tt_025C_1v80,10.452378813879875
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.314064
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,10.452379
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,449
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,28
design__max_cap_violation__count__corner:nom_ss_100C_1v60,3
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.3359579098896338
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.3355153749795025
timing__hold__ws__corner:nom_ss_100C_1v60,0.8639463833318216
timing__setup__ws__corner:nom_ss_100C_1v60,-0.03783284903553258
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-0.03783284903553258
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-0.03783284903553258
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.863946
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,1
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-0.037833
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,1
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,4
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,28
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.29125561120610305
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.29077713282453294
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11528522907065782
timing__setup__ws__corner:nom_ff_n40C_1v95,14.221351609973311
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.115285
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,14.221352
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,599
design__max_fanout_violation__count,28
design__max_cap_violation__count,5
clock__skew__worst_hold,-0.28530678627173667
clock__skew__worst_setup,0.28498915145540804
timing__hold__ws,0.11296180977016274
timing__setup__ws,-0.31801939759519027
timing__hold__tns,0.0
timing__setup__tns,-0.5229612446666272
timing__hold__wns,0
timing__setup__wns,-0.31801939759519027
timing__hold_vio__count,0
timing__hold_r2r__ws,0.112962
timing__hold_r2r_vio__count,0
timing__setup_vio__count,3
timing__setup_r2r__ws,-0.318019
timing__setup_r2r_vio__count,3
design__die__bbox,0.0 0.0 334.88 225.76
design__core__bbox,2.76 2.72 332.12 223.04
design__io,45
design__die__area,75602.5
design__core__area,72564.6
design__instance__count__stdcell,5215
design__instance__area__stdcell,39153.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.539572
design__instance__utilization__stdcell,0.539572
design__instance__count__class:buffer,6
design__instance__count__class:inverter,67
design__instance__count__class:sequential_cell,391
design__instance__count__class:multi_input_combinational_cell,2933
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,4612
design__instance__count__class:tap_cell,1037
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,175409
design__violations,0
design__instance__count__class:timing_repair_buffer,639
design__instance__count__class:clock_buffer,26
design__instance__count__class:clock_inverter,3
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,231
antenna__violating__nets,31
antenna__violating__pins,44
route__antenna_violation__count,31
antenna_diodes_count,113
design__instance__count__class:antenna_cell,113
route__net,4075
route__net__special,2
route__drc_errors__iter:1,6964
route__wirelength__iter:1,239767
route__drc_errors__iter:2,4362
route__wirelength__iter:2,236452
route__drc_errors__iter:3,4304
route__wirelength__iter:3,235337
route__drc_errors__iter:4,1715
route__wirelength__iter:4,235474
route__drc_errors__iter:5,790
route__wirelength__iter:5,235433
route__drc_errors__iter:6,568
route__wirelength__iter:6,235371
route__drc_errors__iter:7,327
route__wirelength__iter:7,235326
route__drc_errors__iter:8,213
route__wirelength__iter:8,235300
route__drc_errors__iter:9,167
route__wirelength__iter:9,235214
route__drc_errors__iter:10,114
route__wirelength__iter:10,235064
route__drc_errors__iter:11,35
route__wirelength__iter:11,235103
route__drc_errors__iter:12,20
route__wirelength__iter:12,235122
route__drc_errors__iter:13,11
route__wirelength__iter:13,235122
route__drc_errors__iter:14,4
route__wirelength__iter:14,235139
route__drc_errors__iter:15,0
route__wirelength__iter:15,235138
route__drc_errors,0
route__wirelength,235138
route__vias,41864
route__vias__singlecut,41864
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,769.77
timing__unannotated_net__count__corner:nom_tt_025C_1v80,18
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,18
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,18
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,16
design__max_fanout_violation__count__corner:min_tt_025C_1v80,28
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2973014418799895
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.29699257782580357
timing__hold__ws__corner:min_tt_025C_1v80,0.3112363233009507
timing__setup__ws__corner:min_tt_025C_1v80,10.608908718459535
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.311236
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,10.608909
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,18
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,363
design__max_fanout_violation__count__corner:min_ss_100C_1v60,28
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.32314671297925135
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.32285439124860016
timing__hold__ws__corner:min_ss_100C_1v60,0.8531640080340182
timing__setup__ws__corner:min_ss_100C_1v60,0.22541436022452707
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.853164
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,0.225414
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,18
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,28
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.28530678627173667
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.28498915145540804
timing__hold__ws__corner:min_ff_n40C_1v95,0.11296180977016274
timing__setup__ws__corner:min_ff_n40C_1v95,14.333423742497528
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.112962
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,14.333424
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,18
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,110
design__max_fanout_violation__count__corner:max_tt_025C_1v80,28
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.31216100032873706
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.3112732659731399
timing__hold__ws__corner:max_tt_025C_1v80,0.3168042584603715
timing__setup__ws__corner:max_tt_025C_1v80,10.29319769664243
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.316804
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,10.293198
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,18
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,599
design__max_fanout_violation__count__corner:max_ss_100C_1v60,28
design__max_cap_violation__count__corner:max_ss_100C_1v60,5
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.3488986698306544
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.3480510145273797
timing__hold__ws__corner:max_ss_100C_1v60,0.8725940217375013
timing__setup__ws__corner:max_ss_100C_1v60,-0.31801939759519027
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-0.5229612446666272
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-0.31801939759519027
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.872594
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,2
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-0.318019
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,2
timing__unannotated_net__count__corner:max_ss_100C_1v60,18
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,4
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,28
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2974810759704543
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2965721363544871
timing__hold__ws__corner:max_ff_n40C_1v95,0.11756401740430071
timing__setup__ws__corner:max_ff_n40C_1v95,14.116406221290326
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.117564
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,14.116406
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,18
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,18
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79992
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000082013
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000958685
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000861908
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000958685
design_powergrid__voltage__worst,0.0000958685
design_powergrid__voltage__worst__net:VPWR,1.79992
design_powergrid__drop__worst,0.0000958685
design_powergrid__drop__worst__net:VPWR,0.000082013
design_powergrid__voltage__worst__net:VGND,0.0000958685
design_powergrid__drop__worst__net:VGND,0.0000958685
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000076299999999999997923709471603359588698367588222026824951171875
ir__drop__worst,0.000082000000000000000948026379621325077096116729080677032470703125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
