

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_154_4'
================================================================
* Date:           Sat Nov 19 14:52:05 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        center-reduced-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.861 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       70|       70|  0.700 us|  0.700 us|   70|   70|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_154_4  |       68|       68|         6|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      35|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|       9|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     221|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     221|     176|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_21_16_1_1_U45  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|   9|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln154_fu_131_p2                |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_enable_state1_pp0_iter0_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state6_pp0_iter5_stage0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln154_fu_125_p2               |      icmp|   0|  0|  11|           7|           8|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  35|          19|          15|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|    7|         14|
    |j_4_fu_66                |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |j_4_fu_66                         |   7|   0|    7|          0|
    |reg_file_4_0_addr_reg_188         |   5|   0|   11|          6|
    |reg_file_4_1_addr_reg_194         |   5|   0|   11|          6|
    |trunc_ln160_reg_200               |   1|   0|    1|          0|
    |reg_file_4_0_addr_reg_188         |  64|  32|   11|          6|
    |reg_file_4_1_addr_reg_194         |  64|  32|   11|          6|
    |trunc_ln160_reg_200               |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 221|  96|   64|         24|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_154_4|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_154_4|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_154_4|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_154_4|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_154_4|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_154_4|  return value|
|grp_fu_232_p_din0      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_154_4|  return value|
|grp_fu_232_p_din1      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_154_4|  return value|
|grp_fu_232_p_dout0     |   in|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_154_4|  return value|
|grp_fu_232_p_ce        |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_154_4|  return value|
|reg_file_4_1_address0  |  out|   11|   ap_memory|                       reg_file_4_1|         array|
|reg_file_4_1_ce0       |  out|    1|   ap_memory|                       reg_file_4_1|         array|
|reg_file_4_1_we0       |  out|    1|   ap_memory|                       reg_file_4_1|         array|
|reg_file_4_1_d0        |  out|   16|   ap_memory|                       reg_file_4_1|         array|
|reg_file_4_1_address1  |  out|   11|   ap_memory|                       reg_file_4_1|         array|
|reg_file_4_1_ce1       |  out|    1|   ap_memory|                       reg_file_4_1|         array|
|reg_file_4_1_q1        |   in|   16|   ap_memory|                       reg_file_4_1|         array|
|reg_file_4_0_address0  |  out|   11|   ap_memory|                       reg_file_4_0|         array|
|reg_file_4_0_ce0       |  out|    1|   ap_memory|                       reg_file_4_0|         array|
|reg_file_4_0_we0       |  out|    1|   ap_memory|                       reg_file_4_0|         array|
|reg_file_4_0_d0        |  out|   16|   ap_memory|                       reg_file_4_0|         array|
|reg_file_4_0_address1  |  out|   11|   ap_memory|                       reg_file_4_0|         array|
|reg_file_4_0_ce1       |  out|    1|   ap_memory|                       reg_file_4_0|         array|
|reg_file_4_0_q1        |   in|   16|   ap_memory|                       reg_file_4_0|         array|
|val2_2                 |   in|   16|     ap_none|                             val2_2|        scalar|
+-----------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j_4 = alloca i32 1"   --->   Operation 9 'alloca' 'j_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%val2_2_read = read i16 @_ssdm_op_Read.ap_auto.half, i16 %val2_2"   --->   Operation 12 'read' 'val2_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j_4"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc31"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j = load i7 %j_4" [center-reduced-max-sharing/src/correlation.cpp:160]   --->   Operation 15 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.81ns)   --->   "%icmp_ln154 = icmp_eq  i7 %j, i7 64" [center-reduced-max-sharing/src/correlation.cpp:154]   --->   Operation 16 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.77ns)   --->   "%add_ln154 = add i7 %j, i7 1" [center-reduced-max-sharing/src/correlation.cpp:154]   --->   Operation 18 'add' 'add_ln154' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %icmp_ln154, void %fpga_resource_limit_hint.for.inc31.28_begin, void %for.inc40.preheader.exitStub" [center-reduced-max-sharing/src/correlation.cpp:154]   --->   Operation 19 'br' 'br_ln154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [center-reduced-max-sharing/src/correlation.cpp:154]   --->   Operation 20 'specregionbegin' 'rbegin2' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26" [center-reduced-max-sharing/src/correlation.cpp:154]   --->   Operation 21 'specregionbegin' 'rbegin4' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19" [center-reduced-max-sharing/src/correlation.cpp:154]   --->   Operation 22 'specregionbegin' 'rbegin6' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%lshr_ln8 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j, i32 1, i32 5" [center-reduced-max-sharing/src/correlation.cpp:160]   --->   Operation 23 'partselect' 'lshr_ln8' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i5 %lshr_ln8" [center-reduced-max-sharing/src/correlation.cpp:160]   --->   Operation 24 'zext' 'zext_ln160' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%reg_file_4_0_addr = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln160" [center-reduced-max-sharing/src/correlation.cpp:160]   --->   Operation 25 'getelementptr' 'reg_file_4_0_addr' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%reg_file_4_1_addr = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln160" [center-reduced-max-sharing/src/correlation.cpp:160]   --->   Operation 26 'getelementptr' 'reg_file_4_1_addr' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln160 = trunc i7 %j" [center-reduced-max-sharing/src/correlation.cpp:160]   --->   Operation 27 'trunc' 'trunc_ln160' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.23ns)   --->   "%reg_file_4_0_load = load i11 %reg_file_4_0_addr" [center-reduced-max-sharing/src/correlation.cpp:160]   --->   Operation 28 'load' 'reg_file_4_0_load' <Predicate = (!icmp_ln154)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 29 [2/2] (1.23ns)   --->   "%reg_file_4_1_load = load i11 %reg_file_4_1_addr" [center-reduced-max-sharing/src/correlation.cpp:160]   --->   Operation 29 'load' 'reg_file_4_1_load' <Predicate = (!icmp_ln154)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %trunc_ln160, void %arrayidx30245.case.0, void %arrayidx30245.case.1" [center-reduced-max-sharing/src/correlation.cpp:160]   --->   Operation 30 'br' 'br_ln160' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specresourcelimit_ln160 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_17, void @empty_39, void @empty_39, void @empty_39" [center-reduced-max-sharing/src/correlation.cpp:160]   --->   Operation 31 'specresourcelimit' 'specresourcelimit_ln160' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%rend52 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin6" [center-reduced-max-sharing/src/correlation.cpp:160]   --->   Operation 32 'specregionend' 'rend52' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specresourcelimit_ln160 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_25, void @empty_39, void @empty_39, void @empty_39" [center-reduced-max-sharing/src/correlation.cpp:160]   --->   Operation 33 'specresourcelimit' 'specresourcelimit_ln160' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%rend50 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin4" [center-reduced-max-sharing/src/correlation.cpp:160]   --->   Operation 34 'specregionend' 'rend50' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specresourcelimit_ln160 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty, void @empty_39, void @empty_39, void @empty_39" [center-reduced-max-sharing/src/correlation.cpp:160]   --->   Operation 35 'specresourcelimit' 'specresourcelimit_ln160' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%rend48 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin2" [center-reduced-max-sharing/src/correlation.cpp:160]   --->   Operation 36 'specregionend' 'rend48' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln154 = store i7 %add_ln154, i7 %j_4" [center-reduced-max-sharing/src/correlation.cpp:154]   --->   Operation 37 'store' 'store_ln154' <Predicate = (!icmp_ln154)> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln154 = br void %for.inc31" [center-reduced-max-sharing/src/correlation.cpp:154]   --->   Operation 38 'br' 'br_ln154' <Predicate = (!icmp_ln154)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.86>
ST_2 : Operation 39 [1/2] (1.23ns)   --->   "%reg_file_4_0_load = load i11 %reg_file_4_0_addr" [center-reduced-max-sharing/src/correlation.cpp:160]   --->   Operation 39 'load' 'reg_file_4_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 40 [1/2] (1.23ns)   --->   "%reg_file_4_1_load = load i11 %reg_file_4_1_addr" [center-reduced-max-sharing/src/correlation.cpp:160]   --->   Operation 40 'load' 'reg_file_4_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 41 [1/1] (0.42ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_4_0_load, i16 %reg_file_4_1_load, i1 %trunc_ln160" [center-reduced-max-sharing/src/correlation.cpp:160]   --->   Operation 41 'mux' 'tmp' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [5/5] (4.19ns)   --->   "%div = hdiv i16 %tmp, i16 %val2_2_read" [center-reduced-max-sharing/src/correlation.cpp:160]   --->   Operation 42 'hdiv' 'div' <Predicate = true> <Delay = 4.19> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 4> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.19>
ST_3 : Operation 43 [4/5] (4.19ns)   --->   "%div = hdiv i16 %tmp, i16 %val2_2_read" [center-reduced-max-sharing/src/correlation.cpp:160]   --->   Operation 43 'hdiv' 'div' <Predicate = true> <Delay = 4.19> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 4> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.19>
ST_4 : Operation 44 [3/5] (4.19ns)   --->   "%div = hdiv i16 %tmp, i16 %val2_2_read" [center-reduced-max-sharing/src/correlation.cpp:160]   --->   Operation 44 'hdiv' 'div' <Predicate = true> <Delay = 4.19> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 4> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.19>
ST_5 : Operation 45 [2/5] (4.19ns)   --->   "%div = hdiv i16 %tmp, i16 %val2_2_read" [center-reduced-max-sharing/src/correlation.cpp:160]   --->   Operation 45 'hdiv' 'div' <Predicate = true> <Delay = 4.19> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 4> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln154)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.43>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln159 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_39" [center-reduced-max-sharing/src/correlation.cpp:159]   --->   Operation 46 'specpipeline' 'specpipeline_ln159' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_62" [center-reduced-max-sharing/src/correlation.cpp:132]   --->   Operation 47 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/5] (4.19ns)   --->   "%div = hdiv i16 %tmp, i16 %val2_2_read" [center-reduced-max-sharing/src/correlation.cpp:160]   --->   Operation 48 'hdiv' 'div' <Predicate = true> <Delay = 4.19> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 4> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (1.23ns)   --->   "%store_ln160 = store i16 %div, i11 %reg_file_4_0_addr" [center-reduced-max-sharing/src/correlation.cpp:160]   --->   Operation 49 'store' 'store_ln160' <Predicate = (!trunc_ln160)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln160 = br void %fpga_resource_limit_hint.for.inc31.30_end" [center-reduced-max-sharing/src/correlation.cpp:160]   --->   Operation 50 'br' 'br_ln160' <Predicate = (!trunc_ln160)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (1.23ns)   --->   "%store_ln160 = store i16 %div, i11 %reg_file_4_1_addr" [center-reduced-max-sharing/src/correlation.cpp:160]   --->   Operation 51 'store' 'store_ln160' <Predicate = (trunc_ln160)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln160 = br void %fpga_resource_limit_hint.for.inc31.30_end" [center-reduced-max-sharing/src/correlation.cpp:160]   --->   Operation 52 'br' 'br_ln160' <Predicate = (trunc_ln160)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reg_file_4_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ reg_file_4_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ val2_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_4                     (alloca           ) [ 0100000]
specmemcore_ln0         (specmemcore      ) [ 0000000]
specmemcore_ln0         (specmemcore      ) [ 0000000]
val2_2_read             (read             ) [ 0111111]
store_ln0               (store            ) [ 0000000]
br_ln0                  (br               ) [ 0000000]
j                       (load             ) [ 0000000]
icmp_ln154              (icmp             ) [ 0111110]
empty                   (speclooptripcount) [ 0000000]
add_ln154               (add              ) [ 0000000]
br_ln154                (br               ) [ 0000000]
rbegin2                 (specregionbegin  ) [ 0000000]
rbegin4                 (specregionbegin  ) [ 0000000]
rbegin6                 (specregionbegin  ) [ 0000000]
lshr_ln8                (partselect       ) [ 0000000]
zext_ln160              (zext             ) [ 0000000]
reg_file_4_0_addr       (getelementptr    ) [ 0111111]
reg_file_4_1_addr       (getelementptr    ) [ 0111111]
trunc_ln160             (trunc            ) [ 0111111]
br_ln160                (br               ) [ 0000000]
specresourcelimit_ln160 (specresourcelimit) [ 0000000]
rend52                  (specregionend    ) [ 0000000]
specresourcelimit_ln160 (specresourcelimit) [ 0000000]
rend50                  (specregionend    ) [ 0000000]
specresourcelimit_ln160 (specresourcelimit) [ 0000000]
rend48                  (specregionend    ) [ 0000000]
store_ln154             (store            ) [ 0000000]
br_ln154                (br               ) [ 0000000]
reg_file_4_0_load       (load             ) [ 0000000]
reg_file_4_1_load       (load             ) [ 0000000]
tmp                     (mux              ) [ 0101111]
specpipeline_ln159      (specpipeline     ) [ 0000000]
specloopname_ln132      (specloopname     ) [ 0000000]
div                     (hdiv             ) [ 0000000]
store_ln160             (store            ) [ 0000000]
br_ln160                (br               ) [ 0000000]
store_ln160             (store            ) [ 0000000]
br_ln160                (br               ) [ 0000000]
ret_ln0                 (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reg_file_4_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_4_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reg_file_4_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_4_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="val2_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val2_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.half"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2f16.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_62"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="j_4_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_4/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="val2_2_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val2_2_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="reg_file_4_0_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="5" slack="0"/>
<pin id="80" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_4_0_addr/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="reg_file_4_1_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="16" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="5" slack="0"/>
<pin id="87" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_4_1_addr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="11" slack="5"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="0"/>
<pin id="95" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="96" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="97" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="98" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="reg_file_4_0_load/1 store_ln160/6 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="11" slack="5"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="0" index="2" bw="0" slack="0"/>
<pin id="105" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="106" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="107" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="108" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="reg_file_4_1_load/1 store_ln160/6 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="1"/>
<pin id="114" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hdiv(537) " fcode="hdiv"/>
<opset="div/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln0_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="7" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="j_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="7" slack="0"/>
<pin id="124" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="icmp_ln154_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="7" slack="0"/>
<pin id="127" dir="0" index="1" bw="7" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln154/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="add_ln154_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="7" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln154/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="lshr_ln8_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="0"/>
<pin id="139" dir="0" index="1" bw="7" slack="0"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="0" index="3" bw="4" slack="0"/>
<pin id="142" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln8/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="zext_ln160_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="5" slack="0"/>
<pin id="149" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="trunc_ln160_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="0"/>
<pin id="155" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln160/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln154_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="7" slack="0"/>
<pin id="159" dir="0" index="1" bw="7" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="0"/>
<pin id="165" dir="0" index="2" bw="16" slack="0"/>
<pin id="166" dir="0" index="3" bw="1" slack="1"/>
<pin id="167" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="172" class="1005" name="j_4_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="179" class="1005" name="val2_2_read_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="1"/>
<pin id="181" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val2_2_read "/>
</bind>
</comp>

<comp id="184" class="1005" name="icmp_ln154_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="4"/>
<pin id="186" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln154 "/>
</bind>
</comp>

<comp id="188" class="1005" name="reg_file_4_0_addr_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="11" slack="1"/>
<pin id="190" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_4_0_addr "/>
</bind>
</comp>

<comp id="194" class="1005" name="reg_file_4_1_addr_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="11" slack="1"/>
<pin id="196" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_4_1_addr "/>
</bind>
</comp>

<comp id="200" class="1005" name="trunc_ln160_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln160 "/>
</bind>
</comp>

<comp id="205" class="1005" name="tmp_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="1"/>
<pin id="207" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="40" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="40" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="99"><net_src comp="76" pin="3"/><net_sink comp="90" pin=2"/></net>

<net id="109"><net_src comp="83" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="115"><net_src comp="111" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="116"><net_src comp="111" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="129"><net_src comp="122" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="20" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="122" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="36" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="122" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="146"><net_src comp="38" pin="0"/><net_sink comp="137" pin=3"/></net>

<net id="150"><net_src comp="137" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="152"><net_src comp="147" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="156"><net_src comp="122" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="131" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="56" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="90" pin="7"/><net_sink comp="162" pin=1"/></net>

<net id="170"><net_src comp="100" pin="7"/><net_sink comp="162" pin=2"/></net>

<net id="171"><net_src comp="162" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="175"><net_src comp="66" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="178"><net_src comp="172" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="182"><net_src comp="70" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="187"><net_src comp="125" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="76" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="197"><net_src comp="83" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="203"><net_src comp="153" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="162" pin=3"/></net>

<net id="208"><net_src comp="162" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="111" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reg_file_4_1 | {6 }
	Port: reg_file_4_0 | {6 }
 - Input state : 
	Port: compute_Pipeline_VITIS_LOOP_154_4 : reg_file_4_1 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_154_4 : reg_file_4_0 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_154_4 : val2_2 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		j : 1
		icmp_ln154 : 2
		add_ln154 : 2
		br_ln154 : 3
		lshr_ln8 : 2
		zext_ln160 : 3
		reg_file_4_0_addr : 4
		reg_file_4_1_addr : 4
		trunc_ln160 : 2
		reg_file_4_0_load : 5
		reg_file_4_1_load : 5
		br_ln160 : 3
		rend52 : 1
		rend50 : 1
		rend48 : 1
		store_ln154 : 3
	State 2
		tmp : 1
		div : 2
	State 3
	State 4
	State 5
	State 6
		store_ln160 : 1
		store_ln160 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |    add_ln154_fu_131    |    0    |    14   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln154_fu_125   |    0    |    10   |
|----------|------------------------|---------|---------|
|    mux   |       tmp_fu_162       |    0    |    9    |
|----------|------------------------|---------|---------|
|   read   | val2_2_read_read_fu_70 |    0    |    0    |
|----------|------------------------|---------|---------|
|   hdiv   |       grp_fu_111       |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|     lshr_ln8_fu_137    |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln160_fu_147   |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |   trunc_ln160_fu_153   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    33   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    icmp_ln154_reg_184   |    1   |
|       j_4_reg_172       |    7   |
|reg_file_4_0_addr_reg_188|   11   |
|reg_file_4_1_addr_reg_194|   11   |
|       tmp_reg_205       |   16   |
|   trunc_ln160_reg_200   |    1   |
|   val2_2_read_reg_179   |   16   |
+-------------------------+--------+
|          Total          |   63   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_90 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_100 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_111    |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   32   ||  1.281  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   33   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   63   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   63   |   60   |
+-----------+--------+--------+--------+
