
*** Running vivado
    with args -log design_1_microblaze_0_xlconcat_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_microblaze_0_xlconcat_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_microblaze_0_xlconcat_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:01:21 . Memory (MB): peak = 341.574 ; gain = 131.191
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_xlconcat_0' [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.vhd:70]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ipshared/2e37/xlconcat.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (1#1) [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ipshared/2e37/xlconcat.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_xlconcat_0' (2#1) [c:/Users/Berk/Desktop/FPGA/UMRAM/Ethernet/Ethernet.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.vhd:70]
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:01:22 . Memory (MB): peak = 379.031 ; gain = 168.648
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:01:22 . Memory (MB): peak = 379.031 ; gain = 168.648
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 724.008 ; gain = 0.004
Finished Constraint Validation : Time (s): cpu = 00:00:45 ; elapsed = 00:02:09 . Memory (MB): peak = 724.008 ; gain = 513.625
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:45 ; elapsed = 00:02:09 . Memory (MB): peak = 724.008 ; gain = 513.625
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:02:09 . Memory (MB): peak = 724.008 ; gain = 513.625
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:02:09 . Memory (MB): peak = 724.008 ; gain = 513.625
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:02:10 . Memory (MB): peak = 724.008 ; gain = 513.625
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:02:32 . Memory (MB): peak = 741.609 ; gain = 531.227
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:02:32 . Memory (MB): peak = 741.609 ; gain = 531.227
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:02:32 . Memory (MB): peak = 751.219 ; gain = 540.836
Finished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:02:33 . Memory (MB): peak = 751.219 ; gain = 540.836
Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:02:33 . Memory (MB): peak = 751.219 ; gain = 540.836
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:02:33 . Memory (MB): peak = 751.219 ; gain = 540.836
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:02:33 . Memory (MB): peak = 751.219 ; gain = 540.836
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:02:33 . Memory (MB): peak = 751.219 ; gain = 540.836
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:02:33 . Memory (MB): peak = 751.219 ; gain = 540.836

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:02:33 . Memory (MB): peak = 751.219 ; gain = 540.836
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:02:16 . Memory (MB): peak = 781.555 ; gain = 518.672
