Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (lin64) Build 6060944 Thu Mar 06 19:10:09 MST 2025
| Date         : Wed Apr 16 13:13:08 2025
| Host         : fedora running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                3           
TIMING-18  Warning   Missing input or output delay  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     75.926        0.000                      0                 3651        0.118        0.000                      0                 3651       49.500        0.000                       0                  1331  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              75.926        0.000                      0                 3651        0.118        0.000                      0                 3651       49.500        0.000                       0                  1331  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       75.926ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.926ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_data_reg_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.847ns  (logic 8.111ns (34.012%)  route 15.736ns (65.988%))
  Logic Levels:           12  (CARRY4=1 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 104.857 - 100.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.630     5.214    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X60Y34         FDSE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDSE (Prop_fdse_C_Q)         0.518     5.732 r  game_datapath/game_cu/D_game_fsm_q_reg[3]/Q
                         net (fo=59, routed)          2.319     8.052    game_datapath/game_cu/sel0[3]
    SLICE_X58Y36         LUT5 (Prop_lut5_I0_O)        0.152     8.204 f  game_datapath/game_cu/out_sig0_i_136/O
                         net (fo=1, routed)           0.924     9.127    game_datapath/game_cu/out_sig0_i_136_n_0
    SLICE_X56Y36         LUT4 (Prop_lut4_I0_O)        0.358     9.485 f  game_datapath/game_cu/out_sig0_i_122/O
                         net (fo=73, routed)          2.832    12.317    game_datapath/game_cu/D_game_fsm_q_reg[2]_0
    SLICE_X52Y33         LUT5 (Prop_lut5_I0_O)        0.354    12.671 r  game_datapath/game_cu/out_sig0_i_59/O
                         net (fo=24, routed)          1.467    14.139    game_datapath/game_cu/out_sig0_i_59_n_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I5_O)        0.328    14.467 r  game_datapath/game_cu/out_sig0_i_23/O
                         net (fo=12, routed)          1.798    16.264    game_datapath/game_alu/A[9]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      3.851    20.115 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.117    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.635 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           0.788    22.423    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y30         LUT2 (Prop_lut2_I0_O)        0.124    22.547 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    22.547    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    22.777 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           1.172    23.949    game_datapath/game_cu/D_correct_button_reg_q[19]_i_8_0[1]
    SLICE_X52Y28         LUT5 (Prop_lut5_I4_O)        0.306    24.255 f  game_datapath/game_cu/D_correct_button_reg_q[17]_i_12/O
                         net (fo=1, routed)           0.567    24.822    game_datapath/game_cu/D_correct_button_reg_q[17]_i_12_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I5_O)        0.124    24.946 f  game_datapath/game_cu/D_correct_button_reg_q[17]_i_9/O
                         net (fo=1, routed)           0.596    25.542    game_datapath/game_cu/D_correct_button_reg_q[17]_i_9_n_0
    SLICE_X52Y26         LUT3 (Prop_lut3_I1_O)        0.124    25.666 f  game_datapath/game_cu/D_correct_button_reg_q[17]_i_5/O
                         net (fo=1, routed)           0.910    26.576    game_datapath/game_cu/D_correct_button_reg_q[17]_i_5_n_0
    SLICE_X46Y26         LUT5 (Prop_lut5_I4_O)        0.124    26.700 r  game_datapath/game_cu/D_correct_button_reg_q[17]_i_1/O
                         net (fo=10, routed)          2.361    29.062    game_datapath/game_regfiles/D[17]
    SLICE_X55Y44         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.452   104.857    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y44         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[17]/C
                         clock pessimism              0.259   105.116    
                         clock uncertainty           -0.035   105.081    
    SLICE_X55Y44         FDRE (Setup_fdre_C_D)       -0.093   104.988    game_datapath/game_regfiles/D_data_reg_q_reg[17]
  -------------------------------------------------------------------
                         required time                        104.988    
                         arrival time                         -29.062    
  -------------------------------------------------------------------
                         slack                                 75.926    

Slack (MET) :             76.139ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p1_score_reg_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.697ns  (logic 8.111ns (34.228%)  route 15.586ns (65.772%))
  Logic Levels:           12  (CARRY4=1 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 104.857 - 100.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.630     5.214    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X60Y34         FDSE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDSE (Prop_fdse_C_Q)         0.518     5.732 r  game_datapath/game_cu/D_game_fsm_q_reg[3]/Q
                         net (fo=59, routed)          2.319     8.052    game_datapath/game_cu/sel0[3]
    SLICE_X58Y36         LUT5 (Prop_lut5_I0_O)        0.152     8.204 f  game_datapath/game_cu/out_sig0_i_136/O
                         net (fo=1, routed)           0.924     9.127    game_datapath/game_cu/out_sig0_i_136_n_0
    SLICE_X56Y36         LUT4 (Prop_lut4_I0_O)        0.358     9.485 f  game_datapath/game_cu/out_sig0_i_122/O
                         net (fo=73, routed)          2.832    12.317    game_datapath/game_cu/D_game_fsm_q_reg[2]_0
    SLICE_X52Y33         LUT5 (Prop_lut5_I0_O)        0.354    12.671 r  game_datapath/game_cu/out_sig0_i_59/O
                         net (fo=24, routed)          1.467    14.139    game_datapath/game_cu/out_sig0_i_59_n_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I5_O)        0.328    14.467 r  game_datapath/game_cu/out_sig0_i_23/O
                         net (fo=12, routed)          1.798    16.264    game_datapath/game_alu/A[9]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      3.851    20.115 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.117    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.635 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           0.788    22.423    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y30         LUT2 (Prop_lut2_I0_O)        0.124    22.547 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    22.547    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    22.777 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           1.172    23.949    game_datapath/game_cu/D_correct_button_reg_q[19]_i_8_0[1]
    SLICE_X52Y28         LUT5 (Prop_lut5_I4_O)        0.306    24.255 f  game_datapath/game_cu/D_correct_button_reg_q[17]_i_12/O
                         net (fo=1, routed)           0.567    24.822    game_datapath/game_cu/D_correct_button_reg_q[17]_i_12_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I5_O)        0.124    24.946 f  game_datapath/game_cu/D_correct_button_reg_q[17]_i_9/O
                         net (fo=1, routed)           0.596    25.542    game_datapath/game_cu/D_correct_button_reg_q[17]_i_9_n_0
    SLICE_X52Y26         LUT3 (Prop_lut3_I1_O)        0.124    25.666 f  game_datapath/game_cu/D_correct_button_reg_q[17]_i_5/O
                         net (fo=1, routed)           0.910    26.576    game_datapath/game_cu/D_correct_button_reg_q[17]_i_5_n_0
    SLICE_X46Y26         LUT5 (Prop_lut5_I4_O)        0.124    26.700 r  game_datapath/game_cu/D_correct_button_reg_q[17]_i_1/O
                         net (fo=10, routed)          2.211    28.911    game_datapath/game_regfiles/D[17]
    SLICE_X54Y44         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.452   104.857    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X54Y44         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[17]/C
                         clock pessimism              0.259   105.116    
                         clock uncertainty           -0.035   105.081    
    SLICE_X54Y44         FDRE (Setup_fdre_C_D)       -0.031   105.050    game_datapath/game_regfiles/D_p1_score_reg_q_reg[17]
  -------------------------------------------------------------------
                         required time                        105.050    
                         arrival time                         -28.911    
  -------------------------------------------------------------------
                         slack                                 76.139    

Slack (MET) :             76.408ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p0_score_reg_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.365ns  (logic 8.111ns (34.714%)  route 15.254ns (65.286%))
  Logic Levels:           12  (CARRY4=1 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 104.857 - 100.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.630     5.214    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X60Y34         FDSE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDSE (Prop_fdse_C_Q)         0.518     5.732 r  game_datapath/game_cu/D_game_fsm_q_reg[3]/Q
                         net (fo=59, routed)          2.319     8.052    game_datapath/game_cu/sel0[3]
    SLICE_X58Y36         LUT5 (Prop_lut5_I0_O)        0.152     8.204 f  game_datapath/game_cu/out_sig0_i_136/O
                         net (fo=1, routed)           0.924     9.127    game_datapath/game_cu/out_sig0_i_136_n_0
    SLICE_X56Y36         LUT4 (Prop_lut4_I0_O)        0.358     9.485 f  game_datapath/game_cu/out_sig0_i_122/O
                         net (fo=73, routed)          2.832    12.317    game_datapath/game_cu/D_game_fsm_q_reg[2]_0
    SLICE_X52Y33         LUT5 (Prop_lut5_I0_O)        0.354    12.671 r  game_datapath/game_cu/out_sig0_i_59/O
                         net (fo=24, routed)          1.467    14.139    game_datapath/game_cu/out_sig0_i_59_n_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I5_O)        0.328    14.467 r  game_datapath/game_cu/out_sig0_i_23/O
                         net (fo=12, routed)          1.798    16.264    game_datapath/game_alu/A[9]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      3.851    20.115 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.117    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.635 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           0.788    22.423    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y30         LUT2 (Prop_lut2_I0_O)        0.124    22.547 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    22.547    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    22.777 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           1.172    23.949    game_datapath/game_cu/D_correct_button_reg_q[19]_i_8_0[1]
    SLICE_X52Y28         LUT5 (Prop_lut5_I4_O)        0.306    24.255 f  game_datapath/game_cu/D_correct_button_reg_q[17]_i_12/O
                         net (fo=1, routed)           0.567    24.822    game_datapath/game_cu/D_correct_button_reg_q[17]_i_12_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I5_O)        0.124    24.946 f  game_datapath/game_cu/D_correct_button_reg_q[17]_i_9/O
                         net (fo=1, routed)           0.596    25.542    game_datapath/game_cu/D_correct_button_reg_q[17]_i_9_n_0
    SLICE_X52Y26         LUT3 (Prop_lut3_I1_O)        0.124    25.666 f  game_datapath/game_cu/D_correct_button_reg_q[17]_i_5/O
                         net (fo=1, routed)           0.910    26.576    game_datapath/game_cu/D_correct_button_reg_q[17]_i_5_n_0
    SLICE_X46Y26         LUT5 (Prop_lut5_I4_O)        0.124    26.700 r  game_datapath/game_cu/D_correct_button_reg_q[17]_i_1/O
                         net (fo=10, routed)          1.879    28.580    game_datapath/game_regfiles/D[17]
    SLICE_X51Y44         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.452   104.857    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X51Y44         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[17]/C
                         clock pessimism              0.259   105.116    
                         clock uncertainty           -0.035   105.081    
    SLICE_X51Y44         FDRE (Setup_fdre_C_D)       -0.093   104.988    game_datapath/game_regfiles/D_p0_score_reg_q_reg[17]
  -------------------------------------------------------------------
                         required time                        104.988    
                         arrival time                         -28.580    
  -------------------------------------------------------------------
                         slack                                 76.408    

Slack (MET) :             76.432ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.341ns  (logic 8.111ns (34.750%)  route 15.230ns (65.250%))
  Logic Levels:           12  (CARRY4=1 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 104.856 - 100.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.630     5.214    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X60Y34         FDSE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDSE (Prop_fdse_C_Q)         0.518     5.732 r  game_datapath/game_cu/D_game_fsm_q_reg[3]/Q
                         net (fo=59, routed)          2.319     8.052    game_datapath/game_cu/sel0[3]
    SLICE_X58Y36         LUT5 (Prop_lut5_I0_O)        0.152     8.204 f  game_datapath/game_cu/out_sig0_i_136/O
                         net (fo=1, routed)           0.924     9.127    game_datapath/game_cu/out_sig0_i_136_n_0
    SLICE_X56Y36         LUT4 (Prop_lut4_I0_O)        0.358     9.485 f  game_datapath/game_cu/out_sig0_i_122/O
                         net (fo=73, routed)          2.832    12.317    game_datapath/game_cu/D_game_fsm_q_reg[2]_0
    SLICE_X52Y33         LUT5 (Prop_lut5_I0_O)        0.354    12.671 r  game_datapath/game_cu/out_sig0_i_59/O
                         net (fo=24, routed)          1.467    14.139    game_datapath/game_cu/out_sig0_i_59_n_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I5_O)        0.328    14.467 r  game_datapath/game_cu/out_sig0_i_23/O
                         net (fo=12, routed)          1.798    16.264    game_datapath/game_alu/A[9]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      3.851    20.115 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.117    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.635 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           0.788    22.423    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y30         LUT2 (Prop_lut2_I0_O)        0.124    22.547 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    22.547    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    22.777 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           1.172    23.949    game_datapath/game_cu/D_correct_button_reg_q[19]_i_8_0[1]
    SLICE_X52Y28         LUT5 (Prop_lut5_I4_O)        0.306    24.255 f  game_datapath/game_cu/D_correct_button_reg_q[17]_i_12/O
                         net (fo=1, routed)           0.567    24.822    game_datapath/game_cu/D_correct_button_reg_q[17]_i_12_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I5_O)        0.124    24.946 f  game_datapath/game_cu/D_correct_button_reg_q[17]_i_9/O
                         net (fo=1, routed)           0.596    25.542    game_datapath/game_cu/D_correct_button_reg_q[17]_i_9_n_0
    SLICE_X52Y26         LUT3 (Prop_lut3_I1_O)        0.124    25.666 f  game_datapath/game_cu/D_correct_button_reg_q[17]_i_5/O
                         net (fo=1, routed)           0.910    26.576    game_datapath/game_cu/D_correct_button_reg_q[17]_i_5_n_0
    SLICE_X46Y26         LUT5 (Prop_lut5_I4_O)        0.124    26.700 r  game_datapath/game_cu/D_correct_button_reg_q[17]_i_1/O
                         net (fo=10, routed)          1.855    28.555    game_datapath/game_regfiles/D[17]
    SLICE_X49Y44         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.451   104.856    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X49Y44         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[17]/C
                         clock pessimism              0.259   105.115    
                         clock uncertainty           -0.035   105.080    
    SLICE_X49Y44         FDRE (Setup_fdre_C_D)       -0.093   104.987    game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[17]
  -------------------------------------------------------------------
                         required time                        104.987    
                         arrival time                         -28.555    
  -------------------------------------------------------------------
                         slack                                 76.432    

Slack (MET) :             76.441ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_counter_reg_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.332ns  (logic 8.111ns (34.764%)  route 15.221ns (65.236%))
  Logic Levels:           12  (CARRY4=1 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 104.856 - 100.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.630     5.214    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X60Y34         FDSE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDSE (Prop_fdse_C_Q)         0.518     5.732 r  game_datapath/game_cu/D_game_fsm_q_reg[3]/Q
                         net (fo=59, routed)          2.319     8.052    game_datapath/game_cu/sel0[3]
    SLICE_X58Y36         LUT5 (Prop_lut5_I0_O)        0.152     8.204 f  game_datapath/game_cu/out_sig0_i_136/O
                         net (fo=1, routed)           0.924     9.127    game_datapath/game_cu/out_sig0_i_136_n_0
    SLICE_X56Y36         LUT4 (Prop_lut4_I0_O)        0.358     9.485 f  game_datapath/game_cu/out_sig0_i_122/O
                         net (fo=73, routed)          2.832    12.317    game_datapath/game_cu/D_game_fsm_q_reg[2]_0
    SLICE_X52Y33         LUT5 (Prop_lut5_I0_O)        0.354    12.671 r  game_datapath/game_cu/out_sig0_i_59/O
                         net (fo=24, routed)          1.467    14.139    game_datapath/game_cu/out_sig0_i_59_n_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I5_O)        0.328    14.467 r  game_datapath/game_cu/out_sig0_i_23/O
                         net (fo=12, routed)          1.798    16.264    game_datapath/game_alu/A[9]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      3.851    20.115 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.117    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.635 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           0.788    22.423    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y30         LUT2 (Prop_lut2_I0_O)        0.124    22.547 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    22.547    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    22.777 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           1.172    23.949    game_datapath/game_cu/D_correct_button_reg_q[19]_i_8_0[1]
    SLICE_X52Y28         LUT5 (Prop_lut5_I4_O)        0.306    24.255 f  game_datapath/game_cu/D_correct_button_reg_q[17]_i_12/O
                         net (fo=1, routed)           0.567    24.822    game_datapath/game_cu/D_correct_button_reg_q[17]_i_12_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I5_O)        0.124    24.946 f  game_datapath/game_cu/D_correct_button_reg_q[17]_i_9/O
                         net (fo=1, routed)           0.596    25.542    game_datapath/game_cu/D_correct_button_reg_q[17]_i_9_n_0
    SLICE_X52Y26         LUT3 (Prop_lut3_I1_O)        0.124    25.666 f  game_datapath/game_cu/D_correct_button_reg_q[17]_i_5/O
                         net (fo=1, routed)           0.910    26.576    game_datapath/game_cu/D_correct_button_reg_q[17]_i_5_n_0
    SLICE_X46Y26         LUT5 (Prop_lut5_I4_O)        0.124    26.700 r  game_datapath/game_cu/D_correct_button_reg_q[17]_i_1/O
                         net (fo=10, routed)          1.846    28.546    game_datapath/game_regfiles/D[17]
    SLICE_X49Y43         FDRE                                         r  game_datapath/game_regfiles/D_counter_reg_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.451   104.856    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  game_datapath/game_regfiles/D_counter_reg_q_reg[17]/C
                         clock pessimism              0.259   105.115    
                         clock uncertainty           -0.035   105.080    
    SLICE_X49Y43         FDRE (Setup_fdre_C_D)       -0.093   104.987    game_datapath/game_regfiles/D_counter_reg_q_reg[17]
  -------------------------------------------------------------------
                         required time                        104.987    
                         arrival time                         -28.546    
  -------------------------------------------------------------------
                         slack                                 76.441    

Slack (MET) :             76.577ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p0_score_reg_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.232ns  (logic 8.751ns (37.668%)  route 14.481ns (62.332%))
  Logic Levels:           12  (CARRY4=1 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 104.857 - 100.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.630     5.214    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X60Y34         FDSE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDSE (Prop_fdse_C_Q)         0.518     5.732 r  game_datapath/game_cu/D_game_fsm_q_reg[3]/Q
                         net (fo=59, routed)          2.319     8.052    game_datapath/game_cu/sel0[3]
    SLICE_X58Y36         LUT5 (Prop_lut5_I0_O)        0.152     8.204 f  game_datapath/game_cu/out_sig0_i_136/O
                         net (fo=1, routed)           0.924     9.127    game_datapath/game_cu/out_sig0_i_136_n_0
    SLICE_X56Y36         LUT4 (Prop_lut4_I0_O)        0.358     9.485 f  game_datapath/game_cu/out_sig0_i_122/O
                         net (fo=73, routed)          2.832    12.317    game_datapath/game_cu/D_game_fsm_q_reg[2]_0
    SLICE_X52Y33         LUT5 (Prop_lut5_I0_O)        0.354    12.671 r  game_datapath/game_cu/out_sig0_i_59/O
                         net (fo=24, routed)          1.467    14.139    game_datapath/game_cu/out_sig0_i_59_n_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I5_O)        0.328    14.467 r  game_datapath/game_cu/out_sig0_i_23/O
                         net (fo=12, routed)          1.798    16.264    game_datapath/game_alu/A[9]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      3.851    20.115 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.117    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.635 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           0.788    22.423    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y30         LUT2 (Prop_lut2_I0_O)        0.124    22.547 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    22.547    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    23.190 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           1.074    24.264    game_datapath/game_cu/D_correct_button_reg_q[19]_i_8_0[3]
    SLICE_X54Y28         LUT5 (Prop_lut5_I4_O)        0.307    24.571 f  game_datapath/game_cu/D_correct_button_reg_q[19]_i_10/O
                         net (fo=1, routed)           0.165    24.736    game_datapath/game_cu/D_correct_button_reg_q[19]_i_10_n_0
    SLICE_X54Y28         LUT6 (Prop_lut6_I5_O)        0.124    24.860 f  game_datapath/game_cu/D_correct_button_reg_q[19]_i_8/O
                         net (fo=1, routed)           0.978    25.837    game_datapath/game_cu/D_correct_button_reg_q[19]_i_8_n_0
    SLICE_X50Y29         LUT3 (Prop_lut3_I1_O)        0.146    25.983 f  game_datapath/game_cu/D_correct_button_reg_q[19]_i_5/O
                         net (fo=1, routed)           0.312    26.296    game_datapath/game_cu/D_correct_button_reg_q[19]_i_5_n_0
    SLICE_X48Y29         LUT5 (Prop_lut5_I4_O)        0.328    26.624 r  game_datapath/game_cu/D_correct_button_reg_q[19]_i_1/O
                         net (fo=10, routed)          1.823    28.447    game_datapath/game_regfiles/D[19]
    SLICE_X51Y44         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.452   104.857    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X51Y44         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[19]/C
                         clock pessimism              0.259   105.116    
                         clock uncertainty           -0.035   105.081    
    SLICE_X51Y44         FDRE (Setup_fdre_C_D)       -0.058   105.023    game_datapath/game_regfiles/D_p0_score_reg_q_reg[19]
  -------------------------------------------------------------------
                         required time                        105.023    
                         arrival time                         -28.447    
  -------------------------------------------------------------------
                         slack                                 76.577    

Slack (MET) :             76.681ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.144ns  (logic 8.718ns (37.668%)  route 14.426ns (62.332%))
  Logic Levels:           12  (CARRY4=1 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 104.856 - 100.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.630     5.214    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X60Y34         FDSE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDSE (Prop_fdse_C_Q)         0.518     5.732 r  game_datapath/game_cu/D_game_fsm_q_reg[3]/Q
                         net (fo=59, routed)          2.319     8.052    game_datapath/game_cu/sel0[3]
    SLICE_X58Y36         LUT5 (Prop_lut5_I0_O)        0.152     8.204 f  game_datapath/game_cu/out_sig0_i_136/O
                         net (fo=1, routed)           0.924     9.127    game_datapath/game_cu/out_sig0_i_136_n_0
    SLICE_X56Y36         LUT4 (Prop_lut4_I0_O)        0.358     9.485 f  game_datapath/game_cu/out_sig0_i_122/O
                         net (fo=73, routed)          2.832    12.317    game_datapath/game_cu/D_game_fsm_q_reg[2]_0
    SLICE_X52Y33         LUT5 (Prop_lut5_I0_O)        0.354    12.671 r  game_datapath/game_cu/out_sig0_i_59/O
                         net (fo=24, routed)          1.467    14.139    game_datapath/game_cu/out_sig0_i_59_n_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I5_O)        0.328    14.467 r  game_datapath/game_cu/out_sig0_i_23/O
                         net (fo=12, routed)          1.798    16.264    game_datapath/game_alu/A[9]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      3.851    20.115 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.117    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    21.635 r  game_datapath/game_alu/out_sig0__1/P[3]
                         net (fo=2, routed)           1.311    22.947    game_datapath/game_alu/out_sig0__1_n_102
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.124    23.071 r  game_datapath/game_alu/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    23.071    game_datapath/game_alu/i__carry__0_i_4__0_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    23.679 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.950    24.628    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_4
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.307    24.935 f  game_datapath/game_alu/D_correct_button_reg_q[23]_i_10/O
                         net (fo=1, routed)           0.165    25.100    game_datapath/game_cu/D_correct_button_reg_q[23]_i_5_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    25.224 f  game_datapath/game_cu/D_correct_button_reg_q[23]_i_8/O
                         net (fo=1, routed)           0.690    25.915    game_datapath/game_cu/D_correct_button_reg_q[23]_i_8_n_0
    SLICE_X52Y29         LUT3 (Prop_lut3_I1_O)        0.148    26.063 f  game_datapath/game_cu/D_correct_button_reg_q[23]_i_5/O
                         net (fo=1, routed)           0.567    26.629    game_datapath/game_cu/D_correct_button_reg_q[23]_i_5_n_0
    SLICE_X49Y30         LUT5 (Prop_lut5_I4_O)        0.328    26.957 r  game_datapath/game_cu/D_correct_button_reg_q[23]_i_1/O
                         net (fo=10, routed)          1.401    28.359    game_datapath/game_regfiles/D[23]
    SLICE_X49Y44         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.451   104.856    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X49Y44         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[23]/C
                         clock pessimism              0.259   105.115    
                         clock uncertainty           -0.035   105.080    
    SLICE_X49Y44         FDRE (Setup_fdre_C_D)       -0.040   105.040    game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[23]
  -------------------------------------------------------------------
                         required time                        105.040    
                         arrival time                         -28.359    
  -------------------------------------------------------------------
                         slack                                 76.681    

Slack (MET) :             76.694ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.105ns  (logic 8.751ns (37.874%)  route 14.354ns (62.126%))
  Logic Levels:           12  (CARRY4=1 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 104.857 - 100.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.630     5.214    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X60Y34         FDSE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDSE (Prop_fdse_C_Q)         0.518     5.732 r  game_datapath/game_cu/D_game_fsm_q_reg[3]/Q
                         net (fo=59, routed)          2.319     8.052    game_datapath/game_cu/sel0[3]
    SLICE_X58Y36         LUT5 (Prop_lut5_I0_O)        0.152     8.204 f  game_datapath/game_cu/out_sig0_i_136/O
                         net (fo=1, routed)           0.924     9.127    game_datapath/game_cu/out_sig0_i_136_n_0
    SLICE_X56Y36         LUT4 (Prop_lut4_I0_O)        0.358     9.485 f  game_datapath/game_cu/out_sig0_i_122/O
                         net (fo=73, routed)          2.832    12.317    game_datapath/game_cu/D_game_fsm_q_reg[2]_0
    SLICE_X52Y33         LUT5 (Prop_lut5_I0_O)        0.354    12.671 r  game_datapath/game_cu/out_sig0_i_59/O
                         net (fo=24, routed)          1.467    14.139    game_datapath/game_cu/out_sig0_i_59_n_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I5_O)        0.328    14.467 r  game_datapath/game_cu/out_sig0_i_23/O
                         net (fo=12, routed)          1.798    16.264    game_datapath/game_alu/A[9]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      3.851    20.115 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.117    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.635 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           0.788    22.423    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y30         LUT2 (Prop_lut2_I0_O)        0.124    22.547 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    22.547    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    23.190 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           1.074    24.264    game_datapath/game_cu/D_correct_button_reg_q[19]_i_8_0[3]
    SLICE_X54Y28         LUT5 (Prop_lut5_I4_O)        0.307    24.571 f  game_datapath/game_cu/D_correct_button_reg_q[19]_i_10/O
                         net (fo=1, routed)           0.165    24.736    game_datapath/game_cu/D_correct_button_reg_q[19]_i_10_n_0
    SLICE_X54Y28         LUT6 (Prop_lut6_I5_O)        0.124    24.860 f  game_datapath/game_cu/D_correct_button_reg_q[19]_i_8/O
                         net (fo=1, routed)           0.978    25.837    game_datapath/game_cu/D_correct_button_reg_q[19]_i_8_n_0
    SLICE_X50Y29         LUT3 (Prop_lut3_I1_O)        0.146    25.983 f  game_datapath/game_cu/D_correct_button_reg_q[19]_i_5/O
                         net (fo=1, routed)           0.312    26.296    game_datapath/game_cu/D_correct_button_reg_q[19]_i_5_n_0
    SLICE_X48Y29         LUT5 (Prop_lut5_I4_O)        0.328    26.624 r  game_datapath/game_cu/D_correct_button_reg_q[19]_i_1/O
                         net (fo=10, routed)          1.696    28.320    game_datapath/game_regfiles/D[19]
    SLICE_X51Y45         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.452   104.857    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X51Y45         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[19]/C
                         clock pessimism              0.259   105.116    
                         clock uncertainty           -0.035   105.081    
    SLICE_X51Y45         FDRE (Setup_fdre_C_D)       -0.067   105.014    game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[19]
  -------------------------------------------------------------------
                         required time                        105.014    
                         arrival time                         -28.320    
  -------------------------------------------------------------------
                         slack                                 76.694    

Slack (MET) :             76.709ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_correct_button_reg_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.129ns  (logic 8.834ns (38.194%)  route 14.295ns (61.806%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 104.856 - 100.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.630     5.214    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X60Y34         FDSE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDSE (Prop_fdse_C_Q)         0.518     5.732 r  game_datapath/game_cu/D_game_fsm_q_reg[3]/Q
                         net (fo=59, routed)          2.319     8.052    game_datapath/game_cu/sel0[3]
    SLICE_X58Y36         LUT5 (Prop_lut5_I0_O)        0.152     8.204 f  game_datapath/game_cu/out_sig0_i_136/O
                         net (fo=1, routed)           0.924     9.127    game_datapath/game_cu/out_sig0_i_136_n_0
    SLICE_X56Y36         LUT4 (Prop_lut4_I0_O)        0.358     9.485 f  game_datapath/game_cu/out_sig0_i_122/O
                         net (fo=73, routed)          2.832    12.317    game_datapath/game_cu/D_game_fsm_q_reg[2]_0
    SLICE_X52Y33         LUT5 (Prop_lut5_I0_O)        0.354    12.671 r  game_datapath/game_cu/out_sig0_i_59/O
                         net (fo=24, routed)          1.467    14.139    game_datapath/game_cu/out_sig0_i_59_n_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I5_O)        0.328    14.467 r  game_datapath/game_cu/out_sig0_i_23/O
                         net (fo=12, routed)          1.798    16.264    game_datapath/game_alu/A[9]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      3.851    20.115 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.117    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    21.635 r  game_datapath/game_alu/out_sig0__1/P[3]
                         net (fo=2, routed)           1.311    22.947    game_datapath/game_alu/out_sig0__1_n_102
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.124    23.071 r  game_datapath/game_alu/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    23.071    game_datapath/game_alu/i__carry__0_i_4__0_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.584 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.584    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.701 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.701    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.024 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.955    24.979    game_datapath/game_cu/D_correct_button_reg_q[31]_i_6_0[1]
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.306    25.285 f  game_datapath/game_cu/D_correct_button_reg_q[29]_i_11/O
                         net (fo=1, routed)           0.283    25.568    game_datapath/game_cu/D_correct_button_reg_q[29]_i_11_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124    25.692 f  game_datapath/game_cu/D_correct_button_reg_q[29]_i_8/O
                         net (fo=1, routed)           0.473    26.166    game_datapath/game_cu/D_correct_button_reg_q[29]_i_8_n_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I1_O)        0.124    26.290 f  game_datapath/game_cu/D_correct_button_reg_q[29]_i_5/O
                         net (fo=1, routed)           0.154    26.444    game_datapath/game_cu/D_correct_button_reg_q[29]_i_5_n_0
    SLICE_X51Y31         LUT5 (Prop_lut5_I4_O)        0.124    26.568 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_1/O
                         net (fo=10, routed)          1.776    28.343    game_datapath/game_regfiles/D[29]
    SLICE_X54Y41         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.451   104.856    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X54Y41         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[29]/C
                         clock pessimism              0.259   105.115    
                         clock uncertainty           -0.035   105.080    
    SLICE_X54Y41         FDRE (Setup_fdre_C_D)       -0.028   105.052    game_datapath/game_regfiles/D_correct_button_reg_q_reg[29]
  -------------------------------------------------------------------
                         required time                        105.052    
                         arrival time                         -28.343    
  -------------------------------------------------------------------
                         slack                                 76.709    

Slack (MET) :             76.734ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_speed_reg_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.089ns  (logic 8.111ns (35.129%)  route 14.978ns (64.871%))
  Logic Levels:           12  (CARRY4=1 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 104.856 - 100.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.630     5.214    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X60Y34         FDSE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDSE (Prop_fdse_C_Q)         0.518     5.732 r  game_datapath/game_cu/D_game_fsm_q_reg[3]/Q
                         net (fo=59, routed)          2.319     8.052    game_datapath/game_cu/sel0[3]
    SLICE_X58Y36         LUT5 (Prop_lut5_I0_O)        0.152     8.204 f  game_datapath/game_cu/out_sig0_i_136/O
                         net (fo=1, routed)           0.924     9.127    game_datapath/game_cu/out_sig0_i_136_n_0
    SLICE_X56Y36         LUT4 (Prop_lut4_I0_O)        0.358     9.485 f  game_datapath/game_cu/out_sig0_i_122/O
                         net (fo=73, routed)          2.832    12.317    game_datapath/game_cu/D_game_fsm_q_reg[2]_0
    SLICE_X52Y33         LUT5 (Prop_lut5_I0_O)        0.354    12.671 r  game_datapath/game_cu/out_sig0_i_59/O
                         net (fo=24, routed)          1.467    14.139    game_datapath/game_cu/out_sig0_i_59_n_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I5_O)        0.328    14.467 r  game_datapath/game_cu/out_sig0_i_23/O
                         net (fo=12, routed)          1.798    16.264    game_datapath/game_alu/A[9]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      3.851    20.115 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.117    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.635 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           0.788    22.423    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y30         LUT2 (Prop_lut2_I0_O)        0.124    22.547 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    22.547    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    22.777 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           1.172    23.949    game_datapath/game_cu/D_correct_button_reg_q[19]_i_8_0[1]
    SLICE_X52Y28         LUT5 (Prop_lut5_I4_O)        0.306    24.255 f  game_datapath/game_cu/D_correct_button_reg_q[17]_i_12/O
                         net (fo=1, routed)           0.567    24.822    game_datapath/game_cu/D_correct_button_reg_q[17]_i_12_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I5_O)        0.124    24.946 f  game_datapath/game_cu/D_correct_button_reg_q[17]_i_9/O
                         net (fo=1, routed)           0.596    25.542    game_datapath/game_cu/D_correct_button_reg_q[17]_i_9_n_0
    SLICE_X52Y26         LUT3 (Prop_lut3_I1_O)        0.124    25.666 f  game_datapath/game_cu/D_correct_button_reg_q[17]_i_5/O
                         net (fo=1, routed)           0.910    26.576    game_datapath/game_cu/D_correct_button_reg_q[17]_i_5_n_0
    SLICE_X46Y26         LUT5 (Prop_lut5_I4_O)        0.124    26.700 r  game_datapath/game_cu/D_correct_button_reg_q[17]_i_1/O
                         net (fo=10, routed)          1.603    28.304    game_datapath/game_regfiles/D[17]
    SLICE_X50Y42         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.451   104.856    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X50Y42         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[17]/C
                         clock pessimism              0.259   105.115    
                         clock uncertainty           -0.035   105.080    
    SLICE_X50Y42         FDRE (Setup_fdre_C_D)       -0.043   105.037    game_datapath/game_regfiles/D_motor_speed_reg_q_reg[17]
  -------------------------------------------------------------------
                         required time                        105.037    
                         arrival time                         -28.304    
  -------------------------------------------------------------------
                         slack                                 76.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_temp_reg_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_temp_dff_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.562     1.506    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y34         FDRE                                         r  game_datapath/game_regfiles/D_temp_reg_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  game_datapath/game_regfiles/D_temp_reg_q_reg[25]/Q
                         net (fo=2, routed)           0.066     1.713    debugger/D_temp_dff_q_reg[31]_0[25]
    SLICE_X54Y34         FDRE                                         r  debugger/D_temp_dff_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.831     2.021    debugger/clk_IBUF_BUFG
    SLICE_X54Y34         FDRE                                         r  debugger/D_temp_dff_q_reg[25]/C
                         clock pessimism             -0.502     1.519    
    SLICE_X54Y34         FDRE (Hold_fdre_C_D)         0.076     1.595    debugger/D_temp_dff_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_motor_direction_reg_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_motor_direction_dff_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.884%)  route 0.076ns (35.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.565     1.509    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X53Y42         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y42         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[19]/Q
                         net (fo=3, routed)           0.076     1.726    debugger/D_motor_direction_dff_q_reg[31]_0[19]
    SLICE_X52Y42         FDRE                                         r  debugger/D_motor_direction_dff_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.836     2.026    debugger/clk_IBUF_BUFG
    SLICE_X52Y42         FDRE                                         r  debugger/D_motor_direction_dff_q_reg[19]/C
                         clock pessimism             -0.504     1.522    
    SLICE_X52Y42         FDRE (Hold_fdre_C_D)         0.076     1.598    debugger/D_motor_direction_dff_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 game_datapath/rng_500/pn_gen/D_w_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_500/pn_gen/D_w_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.560     1.504    game_datapath/rng_500/pn_gen/clk_IBUF_BUFG
    SLICE_X57Y30         FDRE                                         r  game_datapath/rng_500/pn_gen/D_w_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  game_datapath/rng_500/pn_gen/D_w_q_reg[19]/Q
                         net (fo=3, routed)           0.077     1.722    game_datapath/rng_500/pn_gen/D_w_q_reg_n_0_[19]
    SLICE_X56Y30         LUT6 (Prop_lut6_I2_O)        0.045     1.767 r  game_datapath/rng_500/pn_gen/D_w_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.767    game_datapath/rng_500/pn_gen/D_w_d[0]
    SLICE_X56Y30         FDRE                                         r  game_datapath/rng_500/pn_gen/D_w_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.827     2.017    game_datapath/rng_500/pn_gen/clk_IBUF_BUFG
    SLICE_X56Y30         FDRE                                         r  game_datapath/rng_500/pn_gen/D_w_q_reg[0]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X56Y30         FDRE (Hold_fdre_C_D)         0.121     1.638    game_datapath/rng_500/pn_gen/D_w_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_motor_direction_reg_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_motor_direction_dff_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.095%)  route 0.066ns (31.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.559     1.503    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[12]/Q
                         net (fo=2, routed)           0.066     1.710    debugger/D_motor_direction_dff_q_reg[31]_0[12]
    SLICE_X37Y36         FDRE                                         r  debugger/D_motor_direction_dff_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.827     2.017    debugger/clk_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  debugger/D_motor_direction_dff_q_reg[12]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.047     1.563    debugger/D_motor_direction_dff_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 game_datapath/rng_500/pn_gen/D_x_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_500/pn_gen/D_w_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.524%)  route 0.070ns (27.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.583     1.527    game_datapath/rng_500/pn_gen/clk_IBUF_BUFG
    SLICE_X63Y26         FDSE                                         r  game_datapath/rng_500/pn_gen/D_x_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDSE (Prop_fdse_C_Q)         0.141     1.668 r  game_datapath/rng_500/pn_gen/D_x_q_reg[4]/Q
                         net (fo=3, routed)           0.070     1.738    game_datapath/rng_500/pn_gen/D_x_q[4]
    SLICE_X62Y26         LUT6 (Prop_lut6_I1_O)        0.045     1.783 r  game_datapath/rng_500/pn_gen/D_w_q[15]_i_1__0/O
                         net (fo=1, routed)           0.000     1.783    game_datapath/rng_500/pn_gen/D_w_d[15]
    SLICE_X62Y26         FDRE                                         r  game_datapath/rng_500/pn_gen/D_w_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.851     2.041    game_datapath/rng_500/pn_gen/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  game_datapath/rng_500/pn_gen/D_w_q_reg[15]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.092     1.632    game_datapath/rng_500/pn_gen/D_w_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 game_datapath/rng_500/pn_gen/D_x_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_500/pn_gen/D_w_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.555     1.499    game_datapath/rng_500/pn_gen/clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  game_datapath/rng_500/pn_gen/D_x_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  game_datapath/rng_500/pn_gen/D_x_q_reg[18]/Q
                         net (fo=4, routed)           0.103     1.743    game_datapath/rng_500/pn_gen/D_x_q[18]
    SLICE_X56Y24         LUT6 (Prop_lut6_I0_O)        0.045     1.788 r  game_datapath/rng_500/pn_gen/D_w_q[18]_i_1__0/O
                         net (fo=1, routed)           0.000     1.788    game_datapath/rng_500/pn_gen/D_w_d[18]
    SLICE_X56Y24         FDRE                                         r  game_datapath/rng_500/pn_gen/D_w_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.821     2.011    game_datapath/rng_500/pn_gen/clk_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  game_datapath/rng_500/pn_gen/D_w_q_reg[18]/C
                         clock pessimism             -0.499     1.512    
    SLICE_X56Y24         FDRE (Hold_fdre_C_D)         0.121     1.633    game_datapath/rng_500/pn_gen/D_w_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_wa_reg_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_wa_dff_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.370%)  route 0.123ns (46.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.566     1.510    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X53Y44         FDRE                                         r  game_datapath/game_regfiles/D_wa_reg_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  game_datapath/game_regfiles/D_wa_reg_q_reg[2]/Q
                         net (fo=1, routed)           0.123     1.774    debugger/D_wa_dff_q_reg[3]_0[2]
    SLICE_X48Y44         FDRE                                         r  debugger/D_wa_dff_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.836     2.026    debugger/clk_IBUF_BUFG
    SLICE_X48Y44         FDRE                                         r  debugger/D_wa_dff_q_reg[2]/C
                         clock pessimism             -0.480     1.546    
    SLICE_X48Y44         FDRE (Hold_fdre_C_D)         0.072     1.618    debugger/D_wa_dff_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_p1_score_dff_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.558     1.502    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[8]/Q
                         net (fo=3, routed)           0.059     1.689    debugger/D_p1_score_dff_q_reg[31]_0[8]
    SLICE_X37Y33         FDRE                                         r  debugger/D_p1_score_dff_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.825     2.015    debugger/clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  debugger/D_p1_score_dff_q_reg[8]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.016     1.531    debugger/D_p1_score_dff_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 motor/pwm/D_next_value_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor/pwm/D_cur_value_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.558     1.502    motor/pwm/clk_IBUF_BUFG
    SLICE_X44Y32         FDRE                                         r  motor/pwm/D_next_value_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  motor/pwm/D_next_value_q_reg[5]/Q
                         net (fo=1, routed)           0.059     1.689    motor/pwm/D_next_value_q[5]
    SLICE_X45Y32         FDRE                                         r  motor/pwm/D_cur_value_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.826     2.016    motor/pwm/clk_IBUF_BUFG
    SLICE_X45Y32         FDRE                                         r  motor/pwm/D_cur_value_q_reg[5]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X45Y32         FDRE (Hold_fdre_C_D)         0.016     1.531    motor/pwm/D_cur_value_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 game_datapath/rng_500/pn_gen/D_x_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_500/pn_gen/D_w_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.233%)  route 0.128ns (40.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.556     1.500    game_datapath/rng_500/pn_gen/clk_IBUF_BUFG
    SLICE_X55Y28         FDRE                                         r  game_datapath/rng_500/pn_gen/D_x_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  game_datapath/rng_500/pn_gen/D_x_q_reg[14]/Q
                         net (fo=4, routed)           0.128     1.769    game_datapath/rng_500/pn_gen/D_x_q[14]
    SLICE_X56Y28         LUT6 (Prop_lut6_I0_O)        0.045     1.814 r  game_datapath/rng_500/pn_gen/D_w_q[14]_i_1__0/O
                         net (fo=1, routed)           0.000     1.814    game_datapath/rng_500/pn_gen/D_w_d[14]
    SLICE_X56Y28         FDRE                                         r  game_datapath/rng_500/pn_gen/D_w_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.825     2.015    game_datapath/rng_500/pn_gen/clk_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  game_datapath/rng_500/pn_gen/D_w_q_reg[14]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X56Y28         FDRE (Hold_fdre_C_D)         0.120     1.655    game_datapath/rng_500/pn_gen/D_w_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X56Y39   center_button_cond/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X56Y41   center_button_cond/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X56Y41   center_button_cond/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X56Y42   center_button_cond/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X56Y42   center_button_cond/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X56Y39   center_button_cond/D_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X56Y39   center_button_cond/D_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X56Y39   center_button_cond/D_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X56Y40   center_button_cond/D_ctr_q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y39   center_button_cond/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y39   center_button_cond/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y41   center_button_cond/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y41   center_button_cond/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y41   center_button_cond/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y41   center_button_cond/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y42   center_button_cond/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y42   center_button_cond/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y42   center_button_cond/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y42   center_button_cond/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y39   center_button_cond/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y39   center_button_cond/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y41   center_button_cond/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y41   center_button_cond/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y41   center_button_cond/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y41   center_button_cond/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y42   center_button_cond/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y42   center_button_cond/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y42   center_button_cond/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X56Y42   center_button_cond/D_ctr_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 motor/pwm/ctr/D_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.685ns  (logic 5.094ns (47.672%)  route 5.591ns (52.328%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.560     5.144    motor/pwm/ctr/clk_IBUF_BUFG
    SLICE_X46Y34         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  motor/pwm/ctr/D_ctr_q_reg[5]/Q
                         net (fo=5, routed)           0.904     6.566    motor/pwm/ctr/M_ctr_value[2]
    SLICE_X47Y32         LUT4 (Prop_lut4_I1_O)        0.124     6.690 r  motor/pwm/ctr/pulse0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.690    motor/pwm/ctr_n_4
    SLICE_X47Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.240 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=2, routed)           1.248     8.488    motor/pwm/ctr/CO[0]
    SLICE_X47Y36         LUT2 (Prop_lut2_I0_O)        0.152     8.640 r  motor/pwm/ctr/motorIN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.439    12.080    motorIN2_OBUF
    F3                   OBUF (Prop_obuf_I_O)         3.750    15.829 r  motorIN2_OBUF_inst/O
                         net (fo=0)                   0.000    15.829    motorIN2
    F3                                                                r  motorIN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor/pwm/ctr/D_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.300ns  (logic 4.857ns (47.156%)  route 5.443ns (52.844%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.560     5.144    motor/pwm/ctr/clk_IBUF_BUFG
    SLICE_X46Y34         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  motor/pwm/ctr/D_ctr_q_reg[5]/Q
                         net (fo=5, routed)           0.904     6.566    motor/pwm/ctr/M_ctr_value[2]
    SLICE_X47Y32         LUT4 (Prop_lut4_I1_O)        0.124     6.690 r  motor/pwm/ctr/pulse0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.690    motor/pwm/ctr_n_4
    SLICE_X47Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.240 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=2, routed)           1.248     8.488    game_datapath/game_regfiles/CO[0]
    SLICE_X47Y36         LUT2 (Prop_lut2_I1_O)        0.124     8.612 r  game_datapath/game_regfiles/motorIN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.291    11.903    motorIN1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         3.541    15.444 r  motorIN1_OBUF_inst/O
                         net (fo=0)                   0.000    15.444    motorIN1
    F4                                                                r  motorIN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0_score[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.764ns  (logic 4.309ns (49.165%)  route 4.455ns (50.836%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.561     5.145    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X43Y36         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/Q
                         net (fo=6, routed)           1.010     6.575    p0_led_encoder/D_flag_0_dff_q_reg[0][1]
    SLICE_X42Y34         LUT2 (Prop_lut2_I1_O)        0.299     6.874 r  p0_led_encoder/p0_score_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.445    10.319    p0_score_OBUF[0]
    M6                   OBUF (Prop_obuf_I_O)         3.591    13.909 r  p0_score_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.909    p0_score[0]
    M6                                                                r  p0_score[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0_score[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.713ns  (logic 4.489ns (51.524%)  route 4.224ns (48.476%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.561     5.145    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X43Y36         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/Q
                         net (fo=6, routed)           1.010     6.575    p0_led_encoder/D_flag_0_dff_q_reg[0][1]
    SLICE_X42Y34         LUT2 (Prop_lut2_I1_O)        0.325     6.900 r  p0_led_encoder/p0_score_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.214    10.113    p0_score_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         3.745    13.858 r  p0_score_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.858    p0_score[2]
    J3                                                                r  p0_score[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0_flag
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.541ns  (logic 4.146ns (48.539%)  route 4.395ns (51.461%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.561     5.145    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X43Y36         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]/Q
                         net (fo=6, routed)           1.140     6.741    game_datapath/game_regfiles/D_p0_score_reg_q_reg[31]_0[0]
    SLICE_X41Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.865 r  game_datapath/game_regfiles/p0_flag_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.256    10.121    p0_flag_OBUF
    N9                   OBUF (Prop_obuf_I_O)         3.566    13.687 r  p0_flag_OBUF_inst/O
                         net (fo=0)                   0.000    13.687    p0_flag
    N9                                                                r  p0_flag (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1_flag
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.465ns  (logic 4.146ns (48.973%)  route 4.319ns (51.027%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.562     5.146    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X47Y36         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/Q
                         net (fo=6, routed)           0.780     6.382    game_datapath/game_regfiles/D_p1_score_reg_q_reg[31]_0[1]
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.124     6.506 r  game_datapath/game_regfiles/p1_flag_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.539    10.046    p1_flag_OBUF
    P9                   OBUF (Prop_obuf_I_O)         3.566    13.611 r  p1_flag_OBUF_inst/O
                         net (fo=0)                   0.000    13.611    p1_flag
    P9                                                                r  p1_flag (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1_score[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.139ns  (logic 4.169ns (51.227%)  route 3.969ns (48.773%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.562     5.146    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X47Y36         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/Q
                         net (fo=6, routed)           0.668     6.271    p1_led_encoder/p1_score[0][1]
    SLICE_X47Y36         LUT2 (Prop_lut2_I1_O)        0.124     6.395 r  p1_led_encoder/p1_score_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.301     9.696    p1_score_OBUF[0]
    N6                   OBUF (Prop_obuf_I_O)         3.589    13.285 r  p1_score_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.285    p1_score[0]
    N6                                                                r  p1_score[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1_score[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.039ns  (logic 4.354ns (54.157%)  route 3.685ns (45.843%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.562     5.146    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X47Y36         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/Q
                         net (fo=6, routed)           0.668     6.271    p1_led_encoder/p1_score[0][1]
    SLICE_X47Y36         LUT2 (Prop_lut2_I1_O)        0.152     6.423 r  p1_led_encoder/p1_score_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.017     9.440    p1_score_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         3.746    13.186 r  p1_score_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.186    p1_score[2]
    H3                                                                r  p1_score[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/D_tx_reg_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.955ns  (logic 4.064ns (58.431%)  route 2.891ns (41.569%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.562     5.146    tx/clk_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  tx/D_tx_reg_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  tx/D_tx_reg_q_reg/Q
                         net (fo=1, routed)           2.891     8.556    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546    12.102 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.102    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.671ns  (logic 3.990ns (59.803%)  route 2.682ns (40.197%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.570     5.154    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X49Y45         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.682     8.292    lopt_3
    K1                   OBUF (Prop_obuf_I_O)         3.534    11.826 r  p0l1_OBUF_inst/O
                         net (fo=0)                   0.000    11.826    p0l1
    K1                                                                r  p0l1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.068ns  (logic 1.387ns (67.084%)  route 0.681ns (32.916%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.566     1.510    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X54Y45         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica_2/Q
                         net (fo=1, routed)           0.681     2.354    lopt_2
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.578 r  p1l0_OBUF_inst/O
                         net (fo=0)                   0.000     3.578    p1l0
    H1                                                                r  p1l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.129ns  (logic 1.386ns (65.110%)  route 0.743ns (34.890%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.566     1.510    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X54Y45         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.743     2.417    lopt_1
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.639 r  p0l0_OBUF_inst/O
                         net (fo=0)                   0.000     3.639    p0l0
    H2                                                                r  p0l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1_score[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.161ns  (logic 1.396ns (64.608%)  route 0.765ns (35.392%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.566     1.510    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X54Y44         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.765     2.438    lopt_5
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.670 r  p1_score_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.670    p1_score[1]
    H4                                                                r  p1_score[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0_score[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.163ns  (logic 1.406ns (65.003%)  route 0.757ns (34.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.568     1.512    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X56Y44         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.757     2.433    lopt
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.674 r  p0_score_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.674    p0_score[1]
    H5                                                                r  p0_score[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.182ns  (logic 1.370ns (62.802%)  route 0.812ns (37.198%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.566     1.510    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X49Y44         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           0.812     2.462    lopt_4
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.692 r  p1l1_OBUF_inst/O
                         net (fo=0)                   0.000     3.692    p1l1
    J1                                                                r  p1l1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.187ns  (logic 1.376ns (62.889%)  route 0.812ns (37.111%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.566     1.510    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X49Y45         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.812     2.462    lopt_3
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.697 r  p0l1_OBUF_inst/O
                         net (fo=0)                   0.000     3.697    p0l1
    K1                                                                r  p0l1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/D_tx_reg_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.342ns  (logic 1.411ns (60.238%)  route 0.931ns (39.762%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.561     1.505    tx/clk_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  tx/D_tx_reg_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  tx/D_tx_reg_q_reg/Q
                         net (fo=1, routed)           0.931     2.600    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     3.847 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.847    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1_score[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.672ns  (logic 1.490ns (55.747%)  route 1.182ns (44.253%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.560     1.504    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X47Y36         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[0]/Q
                         net (fo=6, routed)           0.168     1.813    p1_led_encoder/p1_score[0][0]
    SLICE_X47Y36         LUT2 (Prop_lut2_I0_O)        0.042     1.855 r  p1_led_encoder/p1_score_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.014     2.869    p1_score_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.307     4.176 r  p1_score_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.176    p1_score[2]
    H3                                                                r  p1_score[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1_score[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.728ns  (logic 1.475ns (54.088%)  route 1.252ns (45.912%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.560     1.504    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X47Y36         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[0]/Q
                         net (fo=6, routed)           0.168     1.813    p1_led_encoder/p1_score[0][0]
    SLICE_X47Y36         LUT2 (Prop_lut2_I0_O)        0.045     1.858 r  p1_led_encoder/p1_score_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.084     2.942    p1_score_OBUF[0]
    N6                   OBUF (Prop_obuf_I_O)         1.289     4.232 r  p1_score_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.232    p1_score[0]
    N6                                                                r  p1_score[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0_score[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.847ns  (logic 1.492ns (52.404%)  route 1.355ns (47.596%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.559     1.503    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X43Y36         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]/Q
                         net (fo=6, routed)           0.258     1.901    p0_led_encoder/D_flag_0_dff_q_reg[0][0]
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.043     1.944 r  p0_led_encoder/p0_score_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.098     3.042    p0_score_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.308     4.350 r  p0_score_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.350    p0_score[2]
    J3                                                                r  p0_score[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.928ns  (logic 1.634ns (27.561%)  route 4.294ns (72.439%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.673     5.183    reset_cond/rst_n_IBUF
    SLICE_X57Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.307 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.621     5.928    reset_cond/M_reset_cond_in
    SLICE_X57Y38         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.450     4.855    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y38         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.928ns  (logic 1.634ns (27.561%)  route 4.294ns (72.439%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.673     5.183    reset_cond/rst_n_IBUF
    SLICE_X57Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.307 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.621     5.928    reset_cond/M_reset_cond_in
    SLICE_X57Y38         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.450     4.855    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y38         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.928ns  (logic 1.634ns (27.561%)  route 4.294ns (72.439%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.673     5.183    reset_cond/rst_n_IBUF
    SLICE_X57Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.307 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.621     5.928    reset_cond/M_reset_cond_in
    SLICE_X57Y38         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.450     4.855    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y38         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.928ns  (logic 1.634ns (27.561%)  route 4.294ns (72.439%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.673     5.183    reset_cond/rst_n_IBUF
    SLICE_X57Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.307 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.621     5.928    reset_cond/M_reset_cond_in
    SLICE_X57Y38         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.450     4.855    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y38         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 p0_button[2]
                            (input port)
  Destination:            forLoop_idx_0_57589656[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.263ns  (logic 1.501ns (35.202%)  route 2.763ns (64.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  p0_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  p0_button_IBUF[2]_inst/O
                         net (fo=1, routed)           2.763     4.263    forLoop_idx_0_57589656[2].p0_button_cond/sync/D[0]
    SLICE_X61Y44         FDRE                                         r  forLoop_idx_0_57589656[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.518     4.923    forLoop_idx_0_57589656[2].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X61Y44         FDRE                                         r  forLoop_idx_0_57589656[2].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_57589656[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.184ns  (logic 1.489ns (35.585%)  route 2.695ns (64.415%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           2.695     4.184    forLoop_idx_0_57589656[0].p0_button_cond/sync/D[0]
    SLICE_X63Y41         FDRE                                         r  forLoop_idx_0_57589656[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.518     4.923    forLoop_idx_0_57589656[0].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X63Y41         FDRE                                         r  forLoop_idx_0_57589656[0].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[1]
                            (input port)
  Destination:            forLoop_idx_0_57589656[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.989ns  (logic 1.492ns (37.404%)  route 2.497ns (62.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  p0_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[1]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  p0_button_IBUF[1]_inst/O
                         net (fo=1, routed)           2.497     3.989    forLoop_idx_0_57589656[1].p0_button_cond/sync/D[0]
    SLICE_X58Y48         FDRE                                         r  forLoop_idx_0_57589656[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.519     4.924    forLoop_idx_0_57589656[1].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X58Y48         FDRE                                         r  forLoop_idx_0_57589656[1].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[2]
                            (input port)
  Destination:            forLoop_idx_0_15115598[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.725ns  (logic 1.496ns (40.163%)  route 2.229ns (59.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  p1_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[2]
    A5                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  p1_button_IBUF[2]_inst/O
                         net (fo=1, routed)           2.229     3.725    forLoop_idx_0_15115598[2].p1_button_cond/sync/D[0]
    SLICE_X61Y44         FDRE                                         r  forLoop_idx_0_15115598[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.518     4.923    forLoop_idx_0_15115598[2].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X61Y44         FDRE                                         r  forLoop_idx_0_15115598[2].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 center_button
                            (input port)
  Destination:            center_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.681ns  (logic 1.491ns (40.497%)  route 2.191ns (59.503%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  center_button (IN)
                         net (fo=0)                   0.000     0.000    center_button
    B6                   IBUF (Prop_ibuf_I_O)         1.491     1.491 r  center_button_IBUF_inst/O
                         net (fo=1, routed)           2.191     3.681    center_button_cond/sync/D[0]
    SLICE_X59Y48         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.519     4.924    center_button_cond/sync/clk_IBUF_BUFG
    SLICE_X59Y48         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.496ns  (logic 1.495ns (42.774%)  route 2.001ns (57.226%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           2.001     3.496    rx/rx
    SLICE_X36Y42         FDRE                                         r  rx/D_rxd_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.444     4.849    rx/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  rx/D_rxd_q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p1_button[0]
                            (input port)
  Destination:            forLoop_idx_0_15115598[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.253ns (29.539%)  route 0.604ns (70.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  p1_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[0]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  p1_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.604     0.858    forLoop_idx_0_15115598[0].p1_button_cond/sync/D[0]
    SLICE_X58Y48         FDRE                                         r  forLoop_idx_0_15115598[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.865     2.055    forLoop_idx_0_15115598[0].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X58Y48         FDRE                                         r  forLoop_idx_0_15115598[0].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[1]
                            (input port)
  Destination:            forLoop_idx_0_15115598[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.950ns  (logic 0.254ns (26.749%)  route 0.696ns (73.251%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  p1_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[1]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  p1_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.696     0.950    forLoop_idx_0_15115598[1].p1_button_cond/sync/D[0]
    SLICE_X63Y41         FDRE                                         r  forLoop_idx_0_15115598[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.865     2.055    forLoop_idx_0_15115598[1].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X63Y41         FDRE                                         r  forLoop_idx_0_15115598[1].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 center_button
                            (input port)
  Destination:            center_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.088ns  (logic 0.259ns (23.764%)  route 0.830ns (76.236%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  center_button (IN)
                         net (fo=0)                   0.000     0.000    center_button
    B6                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  center_button_IBUF_inst/O
                         net (fo=1, routed)           0.830     1.088    center_button_cond/sync/D[0]
    SLICE_X59Y48         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.865     2.055    center_button_cond/sync/clk_IBUF_BUFG
    SLICE_X59Y48         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[2]
                            (input port)
  Destination:            forLoop_idx_0_15115598[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.133ns  (logic 0.264ns (23.283%)  route 0.869ns (76.717%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  p1_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[2]
    A5                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  p1_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.869     1.133    forLoop_idx_0_15115598[2].p1_button_cond/sync/D[0]
    SLICE_X61Y44         FDRE                                         r  forLoop_idx_0_15115598[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.864     2.054    forLoop_idx_0_15115598[2].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X61Y44         FDRE                                         r  forLoop_idx_0_15115598[2].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.182ns  (logic 0.263ns (22.262%)  route 0.919ns (77.738%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.919     1.182    rx/rx
    SLICE_X36Y42         FDRE                                         r  rx/D_rxd_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.831     2.021    rx/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  rx/D_rxd_q_reg/C

Slack:                    inf
  Source:                 p0_button[1]
                            (input port)
  Destination:            forLoop_idx_0_57589656[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.287ns  (logic 0.260ns (20.191%)  route 1.027ns (79.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  p0_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[1]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  p0_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.027     1.287    forLoop_idx_0_57589656[1].p0_button_cond/sync/D[0]
    SLICE_X58Y48         FDRE                                         r  forLoop_idx_0_57589656[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.865     2.055    forLoop_idx_0_57589656[1].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X58Y48         FDRE                                         r  forLoop_idx_0_57589656[1].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_57589656[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.358ns  (logic 0.257ns (18.902%)  route 1.101ns (81.098%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.101     1.358    forLoop_idx_0_57589656[0].p0_button_cond/sync/D[0]
    SLICE_X63Y41         FDRE                                         r  forLoop_idx_0_57589656[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.865     2.055    forLoop_idx_0_57589656[0].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X63Y41         FDRE                                         r  forLoop_idx_0_57589656[0].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[2]
                            (input port)
  Destination:            forLoop_idx_0_57589656[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.418ns  (logic 0.268ns (18.928%)  route 1.150ns (81.072%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  p0_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  p0_button_IBUF[2]_inst/O
                         net (fo=1, routed)           1.150     1.418    forLoop_idx_0_57589656[2].p0_button_cond/sync/D[0]
    SLICE_X61Y44         FDRE                                         r  forLoop_idx_0_57589656[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.864     2.054    forLoop_idx_0_57589656[2].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X61Y44         FDRE                                         r  forLoop_idx_0_57589656[2].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.184ns  (logic 0.322ns (14.764%)  route 1.861ns (85.236%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.658     1.935    reset_cond/rst_n_IBUF
    SLICE_X57Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.980 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.203     2.184    reset_cond/M_reset_cond_in
    SLICE_X57Y38         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y38         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.184ns  (logic 0.322ns (14.764%)  route 1.861ns (85.236%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.658     1.935    reset_cond/rst_n_IBUF
    SLICE_X57Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.980 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.203     2.184    reset_cond/M_reset_cond_in
    SLICE_X57Y38         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y38         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C





