verilog work "baud_rate_generator.v"
