library verilog;
use verilog.vl_types.all;
entity rc_tb is
end rc_tb;
