{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 10 14:41:12 2022 " "Info: Processing started: Wed Aug 10 14:41:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off seq_comp -c seq_comp " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off seq_comp -c seq_comp" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Q_ff1~3 " "Warning: Node \"Q_ff1~3\" is a latch" {  } { { "seq_comp.v" "" { Text "D:/seq-comp/seq_comp.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Q_ff2~3 " "Warning: Node \"Q_ff2~3\" is a latch" {  } { { "seq_comp.v" "" { Text "D:/seq-comp/seq_comp.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "R_ff1~2 " "Warning: Node \"R_ff1~2\"" {  } { { "seq_comp.v" "" { Text "D:/seq-comp/seq_comp.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "R_ff1~1 " "Warning: Node \"R_ff1~1\"" {  } { { "seq_comp.v" "" { Text "D:/seq-comp/seq_comp.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "S_ff1~2 " "Warning: Node \"S_ff1~2\"" {  } { { "seq_comp.v" "" { Text "D:/seq-comp/seq_comp.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "seq_comp.v" "" { Text "D:/seq-comp/seq_comp.v" 14 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "R_ff2~2 " "Warning: Node \"R_ff2~2\"" {  } { { "seq_comp.v" "" { Text "D:/seq-comp/seq_comp.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "R_ff2~1 " "Warning: Node \"R_ff2~1\"" {  } { { "seq_comp.v" "" { Text "D:/seq-comp/seq_comp.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "S_ff2~2 " "Warning: Node \"S_ff2~2\"" {  } { { "seq_comp.v" "" { Text "D:/seq-comp/seq_comp.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "seq_comp.v" "" { Text "D:/seq-comp/seq_comp.v" 15 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset " "Info: Assuming node \"reset\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "seq_comp.v" "" { Text "D:/seq-comp/seq_comp.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "B " "Info: Assuming node \"B\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "seq_comp.v" "" { Text "D:/seq-comp/seq_comp.v" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "A " "Info: Assuming node \"A\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "seq_comp.v" "" { Text "D:/seq-comp/seq_comp.v" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "clk " "Info: Assuming node \"clk\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "seq_comp.v" "" { Text "D:/seq-comp/seq_comp.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Q_ff1~3 " "Info: Detected ripple clock \"Q_ff1~3\" as buffer" {  } { { "seq_comp.v" "" { Text "D:/seq-comp/seq_comp.v" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Q_ff1~3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "D_ff1~5 " "Info: Detected gated clock \"D_ff1~5\" as buffer" {  } { { "seq_comp.v" "" { Text "D:/seq-comp/seq_comp.v" 11 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "D_ff1~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "R_ff1~1 " "Info: Detected gated clock \"R_ff1~1\" as buffer" {  } { { "seq_comp.v" "" { Text "D:/seq-comp/seq_comp.v" 14 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "R_ff1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "A gt Q_ff1~3 25.800 ns register " "Info: tco from clock \"A\" to destination pin \"gt\" through register \"Q_ff1~3\" is 25.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A source 11.900 ns + Longest register " "Info: + Longest clock path from clock \"A\" to source register is 11.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns A 1 CLK PIN_182 5 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_182; Fanout = 5; CLK Node = 'A'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "seq_comp.v" "" { Text "D:/seq-comp/seq_comp.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.900 ns) 4.200 ns D_ff1~5 2 COMB LC2_G36 3 " "Info: 2: + IC(1.800 ns) + CELL(1.900 ns) = 4.200 ns; Loc. = LC2_G36; Fanout = 3; COMB Node = 'D_ff1~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { A D_ff1~5 } "NODE_NAME" } } { "seq_comp.v" "" { Text "D:/seq-comp/seq_comp.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.800 ns) 10.000 ns R_ff1~1 3 COMB LOOP LC5_G46 2 " "Info: 3: + IC(0.000 ns) + CELL(5.800 ns) = 10.000 ns; Loc. = LC5_G46; Fanout = 2; COMB LOOP Node = 'R_ff1~1'" { { "Info" "ITDB_PART_OF_SCC" "S_ff1~2 LC4_G46 " "Info: Loc. = LC4_G46; Node \"S_ff1~2\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { S_ff1~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "R_ff1~1 LC5_G46 " "Info: Loc. = LC5_G46; Node \"R_ff1~1\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_ff1~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "R_ff1~2 LC3_G46 " "Info: Loc. = LC3_G46; Node \"R_ff1~2\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_ff1~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { S_ff1~2 } "NODE_NAME" } } { "seq_comp.v" "" { Text "D:/seq-comp/seq_comp.v" 14 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_ff1~1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_ff1~2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { D_ff1~5 R_ff1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.700 ns) 11.900 ns Q_ff1~3 4 REG LC1_G46 4 " "Info: 4: + IC(0.200 ns) + CELL(1.700 ns) = 11.900 ns; Loc. = LC1_G46; Fanout = 4; REG Node = 'Q_ff1~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { R_ff1~1 Q_ff1~3 } "NODE_NAME" } } { "seq_comp.v" "" { Text "D:/seq-comp/seq_comp.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.900 ns ( 83.19 % ) " "Info: Total cell delay = 9.900 ns ( 83.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 16.81 % ) " "Info: Total interconnect delay = 2.000 ns ( 16.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.900 ns" { A D_ff1~5 R_ff1~1 Q_ff1~3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.900 ns" { A {} A~out {} D_ff1~5 {} R_ff1~1 {} Q_ff1~3 {} } { 0.000ns 0.000ns 1.800ns 0.000ns 0.200ns } { 0.000ns 0.500ns 1.900ns 5.800ns 1.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "seq_comp.v" "" { Text "D:/seq-comp/seq_comp.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.900 ns + Longest register pin " "Info: + Longest register to pin delay is 13.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q_ff1~3 1 REG LC1_G46 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_G46; Fanout = 4; REG Node = 'Q_ff1~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_ff1~3 } "NODE_NAME" } } { "seq_comp.v" "" { Text "D:/seq-comp/seq_comp.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(2.000 ns) 3.900 ns eq~1 2 COMB LC8_G36 1 " "Info: 2: + IC(1.900 ns) + CELL(2.000 ns) = 3.900 ns; Loc. = LC8_G36; Fanout = 1; COMB Node = 'eq~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { Q_ff1~3 eq~1 } "NODE_NAME" } } { "seq_comp.v" "" { Text "D:/seq-comp/seq_comp.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(8.500 ns) 13.900 ns gt 3 PIN PIN_63 0 " "Info: 3: + IC(1.500 ns) + CELL(8.500 ns) = 13.900 ns; Loc. = PIN_63; Fanout = 0; PIN Node = 'gt'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { eq~1 gt } "NODE_NAME" } } { "seq_comp.v" "" { Text "D:/seq-comp/seq_comp.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.500 ns ( 75.54 % ) " "Info: Total cell delay = 10.500 ns ( 75.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.400 ns ( 24.46 % ) " "Info: Total interconnect delay = 3.400 ns ( 24.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.900 ns" { Q_ff1~3 eq~1 gt } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.900 ns" { Q_ff1~3 {} eq~1 {} gt {} } { 0.000ns 1.900ns 1.500ns } { 0.000ns 2.000ns 8.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.900 ns" { A D_ff1~5 R_ff1~1 Q_ff1~3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.900 ns" { A {} A~out {} D_ff1~5 {} R_ff1~1 {} Q_ff1~3 {} } { 0.000ns 0.000ns 1.800ns 0.000ns 0.200ns } { 0.000ns 0.500ns 1.900ns 5.800ns 1.700ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.900 ns" { Q_ff1~3 eq~1 gt } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.900 ns" { Q_ff1~3 {} eq~1 {} gt {} } { 0.000ns 1.900ns 1.500ns } { 0.000ns 2.000ns 8.500ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A gt 14.500 ns Longest " "Info: Longest tpd from source pin \"A\" to destination pin \"gt\" is 14.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns A 1 CLK PIN_182 5 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_182; Fanout = 5; CLK Node = 'A'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "seq_comp.v" "" { Text "D:/seq-comp/seq_comp.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(2.200 ns) 4.500 ns eq~1 2 COMB LC8_G36 1 " "Info: 2: + IC(1.800 ns) + CELL(2.200 ns) = 4.500 ns; Loc. = LC8_G36; Fanout = 1; COMB Node = 'eq~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { A eq~1 } "NODE_NAME" } } { "seq_comp.v" "" { Text "D:/seq-comp/seq_comp.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(8.500 ns) 14.500 ns gt 3 PIN PIN_63 0 " "Info: 3: + IC(1.500 ns) + CELL(8.500 ns) = 14.500 ns; Loc. = PIN_63; Fanout = 0; PIN Node = 'gt'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { eq~1 gt } "NODE_NAME" } } { "seq_comp.v" "" { Text "D:/seq-comp/seq_comp.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.200 ns ( 77.24 % ) " "Info: Total cell delay = 11.200 ns ( 77.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.300 ns ( 22.76 % ) " "Info: Total interconnect delay = 3.300 ns ( 22.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.500 ns" { A eq~1 gt } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.500 ns" { A {} A~out {} eq~1 {} gt {} } { 0.000ns 0.000ns 1.800ns 1.500ns } { 0.000ns 0.500ns 2.200ns 8.500ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 10 14:41:12 2022 " "Info: Processing ended: Wed Aug 10 14:41:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
