.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* ISR */
.set ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ISR__INTC_MASK, 0x20000
.set ISR__INTC_NUMBER, 17
.set ISR__INTC_PRIOR_MASK, 0xC000
.set ISR__INTC_PRIOR_NUM, 3
.set ISR__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* ISR_1 */
.set ISR_1__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ISR_1__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ISR_1__INTC_MASK, 0x10000
.set ISR_1__INTC_NUMBER, 16
.set ISR_1__INTC_PRIOR_MASK, 0xC0
.set ISR_1__INTC_PRIOR_NUM, 3
.set ISR_1__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set ISR_1__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ISR_1__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* ISR_2 */
.set ISR_2__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ISR_2__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ISR_2__INTC_MASK, 0x40000
.set ISR_2__INTC_NUMBER, 18
.set ISR_2__INTC_PRIOR_MASK, 0xC00000
.set ISR_2__INTC_PRIOR_NUM, 3
.set ISR_2__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set ISR_2__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ISR_2__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* LED */
.set LED__0__DM__MASK, 0x1C0000
.set LED__0__DM__SHIFT, 18
.set LED__0__DR, CYREG_PRT1_DR
.set LED__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set LED__0__HSIOM_MASK, 0x0F000000
.set LED__0__HSIOM_SHIFT, 24
.set LED__0__INTCFG, CYREG_PRT1_INTCFG
.set LED__0__INTSTAT, CYREG_PRT1_INTSTAT
.set LED__0__MASK, 0x40
.set LED__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED__0__PC, CYREG_PRT1_PC
.set LED__0__PC2, CYREG_PRT1_PC2
.set LED__0__PORT, 1
.set LED__0__PS, CYREG_PRT1_PS
.set LED__0__SHIFT, 6
.set LED__DR, CYREG_PRT1_DR
.set LED__INTCFG, CYREG_PRT1_INTCFG
.set LED__INTSTAT, CYREG_PRT1_INTSTAT
.set LED__MASK, 0x40
.set LED__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED__PC, CYREG_PRT1_PC
.set LED__PC2, CYREG_PRT1_PC2
.set LED__PORT, 1
.set LED__PS, CYREG_PRT1_PS
.set LED__SHIFT, 6

/* Hand */
.set Hand__0__DM__MASK, 0x07
.set Hand__0__DM__SHIFT, 0
.set Hand__0__DR, CYREG_PRT3_DR
.set Hand__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Hand__0__HSIOM_MASK, 0x0000000F
.set Hand__0__HSIOM_SHIFT, 0
.set Hand__0__INTCFG, CYREG_PRT3_INTCFG
.set Hand__0__INTSTAT, CYREG_PRT3_INTSTAT
.set Hand__0__MASK, 0x01
.set Hand__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set Hand__0__OUT_SEL_SHIFT, 0
.set Hand__0__OUT_SEL_VAL, 3
.set Hand__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Hand__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Hand__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Hand__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Hand__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Hand__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Hand__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Hand__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Hand__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Hand__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Hand__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Hand__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Hand__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Hand__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Hand__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Hand__0__PC, CYREG_PRT3_PC
.set Hand__0__PC2, CYREG_PRT3_PC2
.set Hand__0__PORT, 3
.set Hand__0__PS, CYREG_PRT3_PS
.set Hand__0__SHIFT, 0
.set Hand__DR, CYREG_PRT3_DR
.set Hand__INTCFG, CYREG_PRT3_INTCFG
.set Hand__INTSTAT, CYREG_PRT3_INTSTAT
.set Hand__MASK, 0x01
.set Hand__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Hand__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Hand__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Hand__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Hand__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Hand__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Hand__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Hand__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Hand__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Hand__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Hand__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Hand__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Hand__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Hand__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Hand__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Hand__PC, CYREG_PRT3_PC
.set Hand__PC2, CYREG_PRT3_PC2
.set Hand__PORT, 3
.set Hand__PS, CYREG_PRT3_PS
.set Hand__SHIFT, 0

/* Hand_Backup */
.set Hand_Backup__0__DM__MASK, 0xE00000
.set Hand_Backup__0__DM__SHIFT, 21
.set Hand_Backup__0__DR, CYREG_PRT2_DR
.set Hand_Backup__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Hand_Backup__0__HSIOM_MASK, 0xF0000000
.set Hand_Backup__0__HSIOM_SHIFT, 28
.set Hand_Backup__0__INTCFG, CYREG_PRT2_INTCFG
.set Hand_Backup__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Hand_Backup__0__MASK, 0x80
.set Hand_Backup__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Hand_Backup__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Hand_Backup__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Hand_Backup__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Hand_Backup__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Hand_Backup__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Hand_Backup__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Hand_Backup__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Hand_Backup__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Hand_Backup__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Hand_Backup__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Hand_Backup__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Hand_Backup__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Hand_Backup__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Hand_Backup__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Hand_Backup__0__PC, CYREG_PRT2_PC
.set Hand_Backup__0__PC2, CYREG_PRT2_PC2
.set Hand_Backup__0__PORT, 2
.set Hand_Backup__0__PS, CYREG_PRT2_PS
.set Hand_Backup__0__SHIFT, 7
.set Hand_Backup__DR, CYREG_PRT2_DR
.set Hand_Backup__INTCFG, CYREG_PRT2_INTCFG
.set Hand_Backup__INTSTAT, CYREG_PRT2_INTSTAT
.set Hand_Backup__MASK, 0x80
.set Hand_Backup__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Hand_Backup__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Hand_Backup__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Hand_Backup__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Hand_Backup__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Hand_Backup__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Hand_Backup__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Hand_Backup__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Hand_Backup__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Hand_Backup__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Hand_Backup__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Hand_Backup__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Hand_Backup__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Hand_Backup__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Hand_Backup__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Hand_Backup__PC, CYREG_PRT2_PC
.set Hand_Backup__PC2, CYREG_PRT2_PC2
.set Hand_Backup__PORT, 2
.set Hand_Backup__PS, CYREG_PRT2_PS
.set Hand_Backup__SHIFT, 7

/* Hand_MCU */
.set Hand_MCU__0__DM__MASK, 0x1C0000
.set Hand_MCU__0__DM__SHIFT, 18
.set Hand_MCU__0__DR, CYREG_PRT2_DR
.set Hand_MCU__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Hand_MCU__0__HSIOM_MASK, 0x0F000000
.set Hand_MCU__0__HSIOM_SHIFT, 24
.set Hand_MCU__0__INTCFG, CYREG_PRT2_INTCFG
.set Hand_MCU__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Hand_MCU__0__MASK, 0x40
.set Hand_MCU__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Hand_MCU__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Hand_MCU__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Hand_MCU__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Hand_MCU__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Hand_MCU__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Hand_MCU__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Hand_MCU__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Hand_MCU__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Hand_MCU__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Hand_MCU__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Hand_MCU__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Hand_MCU__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Hand_MCU__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Hand_MCU__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Hand_MCU__0__PC, CYREG_PRT2_PC
.set Hand_MCU__0__PC2, CYREG_PRT2_PC2
.set Hand_MCU__0__PORT, 2
.set Hand_MCU__0__PS, CYREG_PRT2_PS
.set Hand_MCU__0__SHIFT, 6
.set Hand_MCU__DR, CYREG_PRT2_DR
.set Hand_MCU__INTCFG, CYREG_PRT2_INTCFG
.set Hand_MCU__INTSTAT, CYREG_PRT2_INTSTAT
.set Hand_MCU__MASK, 0x40
.set Hand_MCU__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Hand_MCU__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Hand_MCU__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Hand_MCU__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Hand_MCU__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Hand_MCU__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Hand_MCU__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Hand_MCU__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Hand_MCU__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Hand_MCU__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Hand_MCU__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Hand_MCU__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Hand_MCU__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Hand_MCU__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Hand_MCU__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Hand_MCU__PC, CYREG_PRT2_PC
.set Hand_MCU__PC2, CYREG_PRT2_PC2
.set Hand_MCU__PORT, 2
.set Hand_MCU__PS, CYREG_PRT2_PS
.set Hand_MCU__SHIFT, 6

/* Elbow */
.set Elbow__0__DM__MASK, 0x38000
.set Elbow__0__DM__SHIFT, 15
.set Elbow__0__DR, CYREG_PRT0_DR
.set Elbow__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Elbow__0__HSIOM_MASK, 0x00F00000
.set Elbow__0__HSIOM_SHIFT, 20
.set Elbow__0__INTCFG, CYREG_PRT0_INTCFG
.set Elbow__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Elbow__0__MASK, 0x20
.set Elbow__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set Elbow__0__OUT_SEL_SHIFT, 10
.set Elbow__0__OUT_SEL_VAL, 2
.set Elbow__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Elbow__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Elbow__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Elbow__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Elbow__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Elbow__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Elbow__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Elbow__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Elbow__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Elbow__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Elbow__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Elbow__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Elbow__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Elbow__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Elbow__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Elbow__0__PC, CYREG_PRT0_PC
.set Elbow__0__PC2, CYREG_PRT0_PC2
.set Elbow__0__PORT, 0
.set Elbow__0__PS, CYREG_PRT0_PS
.set Elbow__0__SHIFT, 5
.set Elbow__DR, CYREG_PRT0_DR
.set Elbow__INTCFG, CYREG_PRT0_INTCFG
.set Elbow__INTSTAT, CYREG_PRT0_INTSTAT
.set Elbow__MASK, 0x20
.set Elbow__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Elbow__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Elbow__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Elbow__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Elbow__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Elbow__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Elbow__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Elbow__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Elbow__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Elbow__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Elbow__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Elbow__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Elbow__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Elbow__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Elbow__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Elbow__PC, CYREG_PRT0_PC
.set Elbow__PC2, CYREG_PRT0_PC2
.set Elbow__PORT, 0
.set Elbow__PS, CYREG_PRT0_PS
.set Elbow__SHIFT, 5

/* Elbow_Backup */
.set Elbow_Backup__0__DM__MASK, 0x1C0000
.set Elbow_Backup__0__DM__SHIFT, 18
.set Elbow_Backup__0__DR, CYREG_PRT0_DR
.set Elbow_Backup__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Elbow_Backup__0__HSIOM_MASK, 0x0F000000
.set Elbow_Backup__0__HSIOM_SHIFT, 24
.set Elbow_Backup__0__INTCFG, CYREG_PRT0_INTCFG
.set Elbow_Backup__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Elbow_Backup__0__MASK, 0x40
.set Elbow_Backup__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Elbow_Backup__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Elbow_Backup__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Elbow_Backup__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Elbow_Backup__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Elbow_Backup__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Elbow_Backup__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Elbow_Backup__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Elbow_Backup__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Elbow_Backup__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Elbow_Backup__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Elbow_Backup__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Elbow_Backup__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Elbow_Backup__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Elbow_Backup__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Elbow_Backup__0__PC, CYREG_PRT0_PC
.set Elbow_Backup__0__PC2, CYREG_PRT0_PC2
.set Elbow_Backup__0__PORT, 0
.set Elbow_Backup__0__PS, CYREG_PRT0_PS
.set Elbow_Backup__0__SHIFT, 6
.set Elbow_Backup__DR, CYREG_PRT0_DR
.set Elbow_Backup__INTCFG, CYREG_PRT0_INTCFG
.set Elbow_Backup__INTSTAT, CYREG_PRT0_INTSTAT
.set Elbow_Backup__MASK, 0x40
.set Elbow_Backup__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Elbow_Backup__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Elbow_Backup__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Elbow_Backup__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Elbow_Backup__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Elbow_Backup__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Elbow_Backup__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Elbow_Backup__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Elbow_Backup__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Elbow_Backup__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Elbow_Backup__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Elbow_Backup__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Elbow_Backup__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Elbow_Backup__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Elbow_Backup__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Elbow_Backup__PC, CYREG_PRT0_PC
.set Elbow_Backup__PC2, CYREG_PRT0_PC2
.set Elbow_Backup__PORT, 0
.set Elbow_Backup__PS, CYREG_PRT0_PS
.set Elbow_Backup__SHIFT, 6

/* Elbow_MCU */
.set Elbow_MCU__0__DM__MASK, 0xE00000
.set Elbow_MCU__0__DM__SHIFT, 21
.set Elbow_MCU__0__DR, CYREG_PRT0_DR
.set Elbow_MCU__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Elbow_MCU__0__HSIOM_MASK, 0xF0000000
.set Elbow_MCU__0__HSIOM_SHIFT, 28
.set Elbow_MCU__0__INTCFG, CYREG_PRT0_INTCFG
.set Elbow_MCU__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Elbow_MCU__0__MASK, 0x80
.set Elbow_MCU__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Elbow_MCU__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Elbow_MCU__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Elbow_MCU__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Elbow_MCU__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Elbow_MCU__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Elbow_MCU__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Elbow_MCU__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Elbow_MCU__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Elbow_MCU__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Elbow_MCU__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Elbow_MCU__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Elbow_MCU__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Elbow_MCU__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Elbow_MCU__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Elbow_MCU__0__PC, CYREG_PRT0_PC
.set Elbow_MCU__0__PC2, CYREG_PRT0_PC2
.set Elbow_MCU__0__PORT, 0
.set Elbow_MCU__0__PS, CYREG_PRT0_PS
.set Elbow_MCU__0__SHIFT, 7
.set Elbow_MCU__DR, CYREG_PRT0_DR
.set Elbow_MCU__INTCFG, CYREG_PRT0_INTCFG
.set Elbow_MCU__INTSTAT, CYREG_PRT0_INTSTAT
.set Elbow_MCU__MASK, 0x80
.set Elbow_MCU__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Elbow_MCU__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Elbow_MCU__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Elbow_MCU__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Elbow_MCU__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Elbow_MCU__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Elbow_MCU__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Elbow_MCU__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Elbow_MCU__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Elbow_MCU__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Elbow_MCU__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Elbow_MCU__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Elbow_MCU__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Elbow_MCU__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Elbow_MCU__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Elbow_MCU__PC, CYREG_PRT0_PC
.set Elbow_MCU__PC2, CYREG_PRT0_PC2
.set Elbow_MCU__PORT, 0
.set Elbow_MCU__PS, CYREG_PRT0_PS
.set Elbow_MCU__SHIFT, 7

/* Turret */
.set Turret__0__DM__MASK, 0xE00
.set Turret__0__DM__SHIFT, 9
.set Turret__0__DR, CYREG_PRT1_DR
.set Turret__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Turret__0__HSIOM_MASK, 0x0000F000
.set Turret__0__HSIOM_SHIFT, 12
.set Turret__0__INTCFG, CYREG_PRT1_INTCFG
.set Turret__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Turret__0__MASK, 0x08
.set Turret__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Turret__0__OUT_SEL_SHIFT, 6
.set Turret__0__OUT_SEL_VAL, 1
.set Turret__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Turret__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Turret__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Turret__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Turret__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Turret__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Turret__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Turret__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Turret__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Turret__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Turret__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Turret__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Turret__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Turret__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Turret__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Turret__0__PC, CYREG_PRT1_PC
.set Turret__0__PC2, CYREG_PRT1_PC2
.set Turret__0__PORT, 1
.set Turret__0__PS, CYREG_PRT1_PS
.set Turret__0__SHIFT, 3
.set Turret__DR, CYREG_PRT1_DR
.set Turret__INTCFG, CYREG_PRT1_INTCFG
.set Turret__INTSTAT, CYREG_PRT1_INTSTAT
.set Turret__MASK, 0x08
.set Turret__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Turret__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Turret__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Turret__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Turret__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Turret__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Turret__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Turret__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Turret__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Turret__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Turret__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Turret__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Turret__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Turret__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Turret__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Turret__PC, CYREG_PRT1_PC
.set Turret__PC2, CYREG_PRT1_PC2
.set Turret__PORT, 1
.set Turret__PS, CYREG_PRT1_PS
.set Turret__SHIFT, 3

/* Turret_Backup */
.set Turret_Backup__0__DM__MASK, 0x7000
.set Turret_Backup__0__DM__SHIFT, 12
.set Turret_Backup__0__DR, CYREG_PRT1_DR
.set Turret_Backup__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Turret_Backup__0__HSIOM_MASK, 0x000F0000
.set Turret_Backup__0__HSIOM_SHIFT, 16
.set Turret_Backup__0__INTCFG, CYREG_PRT1_INTCFG
.set Turret_Backup__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Turret_Backup__0__MASK, 0x10
.set Turret_Backup__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Turret_Backup__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Turret_Backup__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Turret_Backup__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Turret_Backup__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Turret_Backup__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Turret_Backup__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Turret_Backup__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Turret_Backup__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Turret_Backup__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Turret_Backup__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Turret_Backup__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Turret_Backup__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Turret_Backup__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Turret_Backup__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Turret_Backup__0__PC, CYREG_PRT1_PC
.set Turret_Backup__0__PC2, CYREG_PRT1_PC2
.set Turret_Backup__0__PORT, 1
.set Turret_Backup__0__PS, CYREG_PRT1_PS
.set Turret_Backup__0__SHIFT, 4
.set Turret_Backup__DR, CYREG_PRT1_DR
.set Turret_Backup__INTCFG, CYREG_PRT1_INTCFG
.set Turret_Backup__INTSTAT, CYREG_PRT1_INTSTAT
.set Turret_Backup__MASK, 0x10
.set Turret_Backup__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Turret_Backup__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Turret_Backup__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Turret_Backup__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Turret_Backup__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Turret_Backup__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Turret_Backup__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Turret_Backup__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Turret_Backup__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Turret_Backup__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Turret_Backup__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Turret_Backup__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Turret_Backup__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Turret_Backup__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Turret_Backup__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Turret_Backup__PC, CYREG_PRT1_PC
.set Turret_Backup__PC2, CYREG_PRT1_PC2
.set Turret_Backup__PORT, 1
.set Turret_Backup__PS, CYREG_PRT1_PS
.set Turret_Backup__SHIFT, 4

/* Turret_MCU */
.set Turret_MCU__0__DM__MASK, 0x38000
.set Turret_MCU__0__DM__SHIFT, 15
.set Turret_MCU__0__DR, CYREG_PRT1_DR
.set Turret_MCU__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Turret_MCU__0__HSIOM_MASK, 0x00F00000
.set Turret_MCU__0__HSIOM_SHIFT, 20
.set Turret_MCU__0__INTCFG, CYREG_PRT1_INTCFG
.set Turret_MCU__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Turret_MCU__0__MASK, 0x20
.set Turret_MCU__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Turret_MCU__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Turret_MCU__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Turret_MCU__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Turret_MCU__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Turret_MCU__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Turret_MCU__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Turret_MCU__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Turret_MCU__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Turret_MCU__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Turret_MCU__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Turret_MCU__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Turret_MCU__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Turret_MCU__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Turret_MCU__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Turret_MCU__0__PC, CYREG_PRT1_PC
.set Turret_MCU__0__PC2, CYREG_PRT1_PC2
.set Turret_MCU__0__PORT, 1
.set Turret_MCU__0__PS, CYREG_PRT1_PS
.set Turret_MCU__0__SHIFT, 5
.set Turret_MCU__DR, CYREG_PRT1_DR
.set Turret_MCU__INTCFG, CYREG_PRT1_INTCFG
.set Turret_MCU__INTSTAT, CYREG_PRT1_INTSTAT
.set Turret_MCU__MASK, 0x20
.set Turret_MCU__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Turret_MCU__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Turret_MCU__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Turret_MCU__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Turret_MCU__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Turret_MCU__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Turret_MCU__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Turret_MCU__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Turret_MCU__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Turret_MCU__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Turret_MCU__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Turret_MCU__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Turret_MCU__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Turret_MCU__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Turret_MCU__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Turret_MCU__PC, CYREG_PRT1_PC
.set Turret_MCU__PC2, CYREG_PRT1_PC2
.set Turret_MCU__PORT, 1
.set Turret_MCU__PS, CYREG_PRT1_PS
.set Turret_MCU__SHIFT, 5

/* W_Flap */
.set W_Flap__0__DM__MASK, 0x38000
.set W_Flap__0__DM__SHIFT, 15
.set W_Flap__0__DR, CYREG_PRT2_DR
.set W_Flap__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set W_Flap__0__HSIOM_MASK, 0x00F00000
.set W_Flap__0__HSIOM_SHIFT, 20
.set W_Flap__0__INTCFG, CYREG_PRT2_INTCFG
.set W_Flap__0__INTSTAT, CYREG_PRT2_INTSTAT
.set W_Flap__0__MASK, 0x20
.set W_Flap__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set W_Flap__0__OUT_SEL_SHIFT, 10
.set W_Flap__0__OUT_SEL_VAL, 3
.set W_Flap__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set W_Flap__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set W_Flap__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set W_Flap__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set W_Flap__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set W_Flap__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set W_Flap__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set W_Flap__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set W_Flap__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set W_Flap__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set W_Flap__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set W_Flap__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set W_Flap__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set W_Flap__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set W_Flap__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set W_Flap__0__PC, CYREG_PRT2_PC
.set W_Flap__0__PC2, CYREG_PRT2_PC2
.set W_Flap__0__PORT, 2
.set W_Flap__0__PS, CYREG_PRT2_PS
.set W_Flap__0__SHIFT, 5
.set W_Flap__DR, CYREG_PRT2_DR
.set W_Flap__INTCFG, CYREG_PRT2_INTCFG
.set W_Flap__INTSTAT, CYREG_PRT2_INTSTAT
.set W_Flap__MASK, 0x20
.set W_Flap__PA__CFG0, CYREG_UDB_PA2_CFG0
.set W_Flap__PA__CFG1, CYREG_UDB_PA2_CFG1
.set W_Flap__PA__CFG10, CYREG_UDB_PA2_CFG10
.set W_Flap__PA__CFG11, CYREG_UDB_PA2_CFG11
.set W_Flap__PA__CFG12, CYREG_UDB_PA2_CFG12
.set W_Flap__PA__CFG13, CYREG_UDB_PA2_CFG13
.set W_Flap__PA__CFG14, CYREG_UDB_PA2_CFG14
.set W_Flap__PA__CFG2, CYREG_UDB_PA2_CFG2
.set W_Flap__PA__CFG3, CYREG_UDB_PA2_CFG3
.set W_Flap__PA__CFG4, CYREG_UDB_PA2_CFG4
.set W_Flap__PA__CFG5, CYREG_UDB_PA2_CFG5
.set W_Flap__PA__CFG6, CYREG_UDB_PA2_CFG6
.set W_Flap__PA__CFG7, CYREG_UDB_PA2_CFG7
.set W_Flap__PA__CFG8, CYREG_UDB_PA2_CFG8
.set W_Flap__PA__CFG9, CYREG_UDB_PA2_CFG9
.set W_Flap__PC, CYREG_PRT2_PC
.set W_Flap__PC2, CYREG_PRT2_PC2
.set W_Flap__PORT, 2
.set W_Flap__PS, CYREG_PRT2_PS
.set W_Flap__SHIFT, 5

/* W_Flap_Backup */
.set W_Flap_Backup__0__DM__MASK, 0x7000
.set W_Flap_Backup__0__DM__SHIFT, 12
.set W_Flap_Backup__0__DR, CYREG_PRT2_DR
.set W_Flap_Backup__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set W_Flap_Backup__0__HSIOM_MASK, 0x000F0000
.set W_Flap_Backup__0__HSIOM_SHIFT, 16
.set W_Flap_Backup__0__INTCFG, CYREG_PRT2_INTCFG
.set W_Flap_Backup__0__INTSTAT, CYREG_PRT2_INTSTAT
.set W_Flap_Backup__0__MASK, 0x10
.set W_Flap_Backup__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set W_Flap_Backup__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set W_Flap_Backup__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set W_Flap_Backup__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set W_Flap_Backup__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set W_Flap_Backup__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set W_Flap_Backup__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set W_Flap_Backup__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set W_Flap_Backup__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set W_Flap_Backup__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set W_Flap_Backup__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set W_Flap_Backup__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set W_Flap_Backup__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set W_Flap_Backup__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set W_Flap_Backup__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set W_Flap_Backup__0__PC, CYREG_PRT2_PC
.set W_Flap_Backup__0__PC2, CYREG_PRT2_PC2
.set W_Flap_Backup__0__PORT, 2
.set W_Flap_Backup__0__PS, CYREG_PRT2_PS
.set W_Flap_Backup__0__SHIFT, 4
.set W_Flap_Backup__DR, CYREG_PRT2_DR
.set W_Flap_Backup__INTCFG, CYREG_PRT2_INTCFG
.set W_Flap_Backup__INTSTAT, CYREG_PRT2_INTSTAT
.set W_Flap_Backup__MASK, 0x10
.set W_Flap_Backup__PA__CFG0, CYREG_UDB_PA2_CFG0
.set W_Flap_Backup__PA__CFG1, CYREG_UDB_PA2_CFG1
.set W_Flap_Backup__PA__CFG10, CYREG_UDB_PA2_CFG10
.set W_Flap_Backup__PA__CFG11, CYREG_UDB_PA2_CFG11
.set W_Flap_Backup__PA__CFG12, CYREG_UDB_PA2_CFG12
.set W_Flap_Backup__PA__CFG13, CYREG_UDB_PA2_CFG13
.set W_Flap_Backup__PA__CFG14, CYREG_UDB_PA2_CFG14
.set W_Flap_Backup__PA__CFG2, CYREG_UDB_PA2_CFG2
.set W_Flap_Backup__PA__CFG3, CYREG_UDB_PA2_CFG3
.set W_Flap_Backup__PA__CFG4, CYREG_UDB_PA2_CFG4
.set W_Flap_Backup__PA__CFG5, CYREG_UDB_PA2_CFG5
.set W_Flap_Backup__PA__CFG6, CYREG_UDB_PA2_CFG6
.set W_Flap_Backup__PA__CFG7, CYREG_UDB_PA2_CFG7
.set W_Flap_Backup__PA__CFG8, CYREG_UDB_PA2_CFG8
.set W_Flap_Backup__PA__CFG9, CYREG_UDB_PA2_CFG9
.set W_Flap_Backup__PC, CYREG_PRT2_PC
.set W_Flap_Backup__PC2, CYREG_PRT2_PC2
.set W_Flap_Backup__PORT, 2
.set W_Flap_Backup__PS, CYREG_PRT2_PS
.set W_Flap_Backup__SHIFT, 4

/* W_Flap_MCU */
.set W_Flap_MCU__0__DM__MASK, 0xE00
.set W_Flap_MCU__0__DM__SHIFT, 9
.set W_Flap_MCU__0__DR, CYREG_PRT2_DR
.set W_Flap_MCU__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set W_Flap_MCU__0__HSIOM_MASK, 0x0000F000
.set W_Flap_MCU__0__HSIOM_SHIFT, 12
.set W_Flap_MCU__0__INTCFG, CYREG_PRT2_INTCFG
.set W_Flap_MCU__0__INTSTAT, CYREG_PRT2_INTSTAT
.set W_Flap_MCU__0__MASK, 0x08
.set W_Flap_MCU__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set W_Flap_MCU__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set W_Flap_MCU__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set W_Flap_MCU__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set W_Flap_MCU__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set W_Flap_MCU__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set W_Flap_MCU__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set W_Flap_MCU__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set W_Flap_MCU__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set W_Flap_MCU__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set W_Flap_MCU__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set W_Flap_MCU__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set W_Flap_MCU__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set W_Flap_MCU__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set W_Flap_MCU__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set W_Flap_MCU__0__PC, CYREG_PRT2_PC
.set W_Flap_MCU__0__PC2, CYREG_PRT2_PC2
.set W_Flap_MCU__0__PORT, 2
.set W_Flap_MCU__0__PS, CYREG_PRT2_PS
.set W_Flap_MCU__0__SHIFT, 3
.set W_Flap_MCU__DR, CYREG_PRT2_DR
.set W_Flap_MCU__INTCFG, CYREG_PRT2_INTCFG
.set W_Flap_MCU__INTSTAT, CYREG_PRT2_INTSTAT
.set W_Flap_MCU__MASK, 0x08
.set W_Flap_MCU__PA__CFG0, CYREG_UDB_PA2_CFG0
.set W_Flap_MCU__PA__CFG1, CYREG_UDB_PA2_CFG1
.set W_Flap_MCU__PA__CFG10, CYREG_UDB_PA2_CFG10
.set W_Flap_MCU__PA__CFG11, CYREG_UDB_PA2_CFG11
.set W_Flap_MCU__PA__CFG12, CYREG_UDB_PA2_CFG12
.set W_Flap_MCU__PA__CFG13, CYREG_UDB_PA2_CFG13
.set W_Flap_MCU__PA__CFG14, CYREG_UDB_PA2_CFG14
.set W_Flap_MCU__PA__CFG2, CYREG_UDB_PA2_CFG2
.set W_Flap_MCU__PA__CFG3, CYREG_UDB_PA2_CFG3
.set W_Flap_MCU__PA__CFG4, CYREG_UDB_PA2_CFG4
.set W_Flap_MCU__PA__CFG5, CYREG_UDB_PA2_CFG5
.set W_Flap_MCU__PA__CFG6, CYREG_UDB_PA2_CFG6
.set W_Flap_MCU__PA__CFG7, CYREG_UDB_PA2_CFG7
.set W_Flap_MCU__PA__CFG8, CYREG_UDB_PA2_CFG8
.set W_Flap_MCU__PA__CFG9, CYREG_UDB_PA2_CFG9
.set W_Flap_MCU__PC, CYREG_PRT2_PC
.set W_Flap_MCU__PC2, CYREG_PRT2_PC2
.set W_Flap_MCU__PORT, 2
.set W_Flap_MCU__PS, CYREG_PRT2_PS
.set W_Flap_MCU__SHIFT, 3

/* CONTROL */
.set CONTROL__0__DM__MASK, 0x07
.set CONTROL__0__DM__SHIFT, 0
.set CONTROL__0__DR, CYREG_PRT2_DR
.set CONTROL__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set CONTROL__0__HSIOM_MASK, 0x0000000F
.set CONTROL__0__HSIOM_SHIFT, 0
.set CONTROL__0__INTCFG, CYREG_PRT2_INTCFG
.set CONTROL__0__INTSTAT, CYREG_PRT2_INTSTAT
.set CONTROL__0__MASK, 0x01
.set CONTROL__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CONTROL__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CONTROL__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CONTROL__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CONTROL__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CONTROL__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CONTROL__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CONTROL__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CONTROL__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CONTROL__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CONTROL__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CONTROL__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CONTROL__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CONTROL__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CONTROL__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CONTROL__0__PC, CYREG_PRT2_PC
.set CONTROL__0__PC2, CYREG_PRT2_PC2
.set CONTROL__0__PORT, 2
.set CONTROL__0__PS, CYREG_PRT2_PS
.set CONTROL__0__SHIFT, 0
.set CONTROL__DR, CYREG_PRT2_DR
.set CONTROL__INTCFG, CYREG_PRT2_INTCFG
.set CONTROL__INTSTAT, CYREG_PRT2_INTSTAT
.set CONTROL__MASK, 0x01
.set CONTROL__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CONTROL__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CONTROL__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CONTROL__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CONTROL__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CONTROL__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CONTROL__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CONTROL__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CONTROL__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CONTROL__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CONTROL__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CONTROL__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CONTROL__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CONTROL__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CONTROL__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CONTROL__PC, CYREG_PRT2_PC
.set CONTROL__PC2, CYREG_PRT2_PC2
.set CONTROL__PORT, 2
.set CONTROL__PS, CYREG_PRT2_PS
.set CONTROL__SHIFT, 0

/* Clock_1 */
.set Clock_1__DIVIDER_MASK, 0x0000FFFF
.set Clock_1__ENABLE, CYREG_CLK_DIVIDER_C00
.set Clock_1__ENABLE_MASK, 0x80000000
.set Clock_1__MASK, 0x80000000
.set Clock_1__REGISTER, CYREG_CLK_DIVIDER_C00

/* Clock_2 */
.set Clock_2__DIVIDER_MASK, 0x0000FFFF
.set Clock_2__ENABLE, CYREG_CLK_DIVIDER_B00
.set Clock_2__ENABLE_MASK, 0x80000000
.set Clock_2__MASK, 0x80000000
.set Clock_2__REGISTER, CYREG_CLK_DIVIDER_B00

/* Clock_4 */
.set Clock_4__DIVIDER_MASK, 0x0000FFFF
.set Clock_4__ENABLE, CYREG_CLK_DIVIDER_A00
.set Clock_4__ENABLE_MASK, 0x80000000
.set Clock_4__MASK, 0x80000000
.set Clock_4__REGISTER, CYREG_CLK_DIVIDER_A00

/* Shoulder */
.set Shoulder__0__DM__MASK, 0x07
.set Shoulder__0__DM__SHIFT, 0
.set Shoulder__0__DR, CYREG_PRT1_DR
.set Shoulder__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Shoulder__0__HSIOM_MASK, 0x0000000F
.set Shoulder__0__HSIOM_SHIFT, 0
.set Shoulder__0__INTCFG, CYREG_PRT1_INTCFG
.set Shoulder__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Shoulder__0__MASK, 0x01
.set Shoulder__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Shoulder__0__OUT_SEL_SHIFT, 0
.set Shoulder__0__OUT_SEL_VAL, 0
.set Shoulder__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Shoulder__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Shoulder__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Shoulder__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Shoulder__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Shoulder__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Shoulder__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Shoulder__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Shoulder__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Shoulder__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Shoulder__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Shoulder__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Shoulder__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Shoulder__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Shoulder__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Shoulder__0__PC, CYREG_PRT1_PC
.set Shoulder__0__PC2, CYREG_PRT1_PC2
.set Shoulder__0__PORT, 1
.set Shoulder__0__PS, CYREG_PRT1_PS
.set Shoulder__0__SHIFT, 0
.set Shoulder__DR, CYREG_PRT1_DR
.set Shoulder__INTCFG, CYREG_PRT1_INTCFG
.set Shoulder__INTSTAT, CYREG_PRT1_INTSTAT
.set Shoulder__MASK, 0x01
.set Shoulder__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Shoulder__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Shoulder__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Shoulder__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Shoulder__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Shoulder__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Shoulder__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Shoulder__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Shoulder__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Shoulder__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Shoulder__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Shoulder__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Shoulder__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Shoulder__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Shoulder__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Shoulder__PC, CYREG_PRT1_PC
.set Shoulder__PC2, CYREG_PRT1_PC2
.set Shoulder__PORT, 1
.set Shoulder__PS, CYREG_PRT1_PS
.set Shoulder__SHIFT, 0

/* Shoulder_Backup */
.set Shoulder_Backup__0__DM__MASK, 0x38
.set Shoulder_Backup__0__DM__SHIFT, 3
.set Shoulder_Backup__0__DR, CYREG_PRT1_DR
.set Shoulder_Backup__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Shoulder_Backup__0__HSIOM_MASK, 0x000000F0
.set Shoulder_Backup__0__HSIOM_SHIFT, 4
.set Shoulder_Backup__0__INTCFG, CYREG_PRT1_INTCFG
.set Shoulder_Backup__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Shoulder_Backup__0__MASK, 0x02
.set Shoulder_Backup__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Shoulder_Backup__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Shoulder_Backup__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Shoulder_Backup__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Shoulder_Backup__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Shoulder_Backup__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Shoulder_Backup__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Shoulder_Backup__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Shoulder_Backup__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Shoulder_Backup__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Shoulder_Backup__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Shoulder_Backup__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Shoulder_Backup__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Shoulder_Backup__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Shoulder_Backup__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Shoulder_Backup__0__PC, CYREG_PRT1_PC
.set Shoulder_Backup__0__PC2, CYREG_PRT1_PC2
.set Shoulder_Backup__0__PORT, 1
.set Shoulder_Backup__0__PS, CYREG_PRT1_PS
.set Shoulder_Backup__0__SHIFT, 1
.set Shoulder_Backup__DR, CYREG_PRT1_DR
.set Shoulder_Backup__INTCFG, CYREG_PRT1_INTCFG
.set Shoulder_Backup__INTSTAT, CYREG_PRT1_INTSTAT
.set Shoulder_Backup__MASK, 0x02
.set Shoulder_Backup__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Shoulder_Backup__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Shoulder_Backup__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Shoulder_Backup__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Shoulder_Backup__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Shoulder_Backup__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Shoulder_Backup__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Shoulder_Backup__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Shoulder_Backup__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Shoulder_Backup__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Shoulder_Backup__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Shoulder_Backup__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Shoulder_Backup__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Shoulder_Backup__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Shoulder_Backup__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Shoulder_Backup__PC, CYREG_PRT1_PC
.set Shoulder_Backup__PC2, CYREG_PRT1_PC2
.set Shoulder_Backup__PORT, 1
.set Shoulder_Backup__PS, CYREG_PRT1_PS
.set Shoulder_Backup__SHIFT, 1

/* Shoulder_MCU */
.set Shoulder_MCU__0__DM__MASK, 0x1C0
.set Shoulder_MCU__0__DM__SHIFT, 6
.set Shoulder_MCU__0__DR, CYREG_PRT1_DR
.set Shoulder_MCU__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Shoulder_MCU__0__HSIOM_MASK, 0x00000F00
.set Shoulder_MCU__0__HSIOM_SHIFT, 8
.set Shoulder_MCU__0__INTCFG, CYREG_PRT1_INTCFG
.set Shoulder_MCU__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Shoulder_MCU__0__MASK, 0x04
.set Shoulder_MCU__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Shoulder_MCU__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Shoulder_MCU__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Shoulder_MCU__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Shoulder_MCU__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Shoulder_MCU__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Shoulder_MCU__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Shoulder_MCU__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Shoulder_MCU__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Shoulder_MCU__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Shoulder_MCU__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Shoulder_MCU__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Shoulder_MCU__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Shoulder_MCU__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Shoulder_MCU__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Shoulder_MCU__0__PC, CYREG_PRT1_PC
.set Shoulder_MCU__0__PC2, CYREG_PRT1_PC2
.set Shoulder_MCU__0__PORT, 1
.set Shoulder_MCU__0__PS, CYREG_PRT1_PS
.set Shoulder_MCU__0__SHIFT, 2
.set Shoulder_MCU__DR, CYREG_PRT1_DR
.set Shoulder_MCU__INTCFG, CYREG_PRT1_INTCFG
.set Shoulder_MCU__INTSTAT, CYREG_PRT1_INTSTAT
.set Shoulder_MCU__MASK, 0x04
.set Shoulder_MCU__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Shoulder_MCU__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Shoulder_MCU__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Shoulder_MCU__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Shoulder_MCU__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Shoulder_MCU__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Shoulder_MCU__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Shoulder_MCU__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Shoulder_MCU__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Shoulder_MCU__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Shoulder_MCU__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Shoulder_MCU__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Shoulder_MCU__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Shoulder_MCU__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Shoulder_MCU__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Shoulder_MCU__PC, CYREG_PRT1_PC
.set Shoulder_MCU__PC2, CYREG_PRT1_PC2
.set Shoulder_MCU__PORT, 1
.set Shoulder_MCU__PS, CYREG_PRT1_PS
.set Shoulder_MCU__SHIFT, 2

/* W_Rotate */
.set W_Rotate__0__DM__MASK, 0x1C0
.set W_Rotate__0__DM__SHIFT, 6
.set W_Rotate__0__DR, CYREG_PRT0_DR
.set W_Rotate__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set W_Rotate__0__HSIOM_MASK, 0x00000F00
.set W_Rotate__0__HSIOM_SHIFT, 8
.set W_Rotate__0__INTCFG, CYREG_PRT0_INTCFG
.set W_Rotate__0__INTSTAT, CYREG_PRT0_INTSTAT
.set W_Rotate__0__MASK, 0x04
.set W_Rotate__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set W_Rotate__0__OUT_SEL_SHIFT, 4
.set W_Rotate__0__OUT_SEL_VAL, 2
.set W_Rotate__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set W_Rotate__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set W_Rotate__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set W_Rotate__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set W_Rotate__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set W_Rotate__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set W_Rotate__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set W_Rotate__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set W_Rotate__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set W_Rotate__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set W_Rotate__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set W_Rotate__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set W_Rotate__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set W_Rotate__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set W_Rotate__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set W_Rotate__0__PC, CYREG_PRT0_PC
.set W_Rotate__0__PC2, CYREG_PRT0_PC2
.set W_Rotate__0__PORT, 0
.set W_Rotate__0__PS, CYREG_PRT0_PS
.set W_Rotate__0__SHIFT, 2
.set W_Rotate__DR, CYREG_PRT0_DR
.set W_Rotate__INTCFG, CYREG_PRT0_INTCFG
.set W_Rotate__INTSTAT, CYREG_PRT0_INTSTAT
.set W_Rotate__MASK, 0x04
.set W_Rotate__PA__CFG0, CYREG_UDB_PA0_CFG0
.set W_Rotate__PA__CFG1, CYREG_UDB_PA0_CFG1
.set W_Rotate__PA__CFG10, CYREG_UDB_PA0_CFG10
.set W_Rotate__PA__CFG11, CYREG_UDB_PA0_CFG11
.set W_Rotate__PA__CFG12, CYREG_UDB_PA0_CFG12
.set W_Rotate__PA__CFG13, CYREG_UDB_PA0_CFG13
.set W_Rotate__PA__CFG14, CYREG_UDB_PA0_CFG14
.set W_Rotate__PA__CFG2, CYREG_UDB_PA0_CFG2
.set W_Rotate__PA__CFG3, CYREG_UDB_PA0_CFG3
.set W_Rotate__PA__CFG4, CYREG_UDB_PA0_CFG4
.set W_Rotate__PA__CFG5, CYREG_UDB_PA0_CFG5
.set W_Rotate__PA__CFG6, CYREG_UDB_PA0_CFG6
.set W_Rotate__PA__CFG7, CYREG_UDB_PA0_CFG7
.set W_Rotate__PA__CFG8, CYREG_UDB_PA0_CFG8
.set W_Rotate__PA__CFG9, CYREG_UDB_PA0_CFG9
.set W_Rotate__PC, CYREG_PRT0_PC
.set W_Rotate__PC2, CYREG_PRT0_PC2
.set W_Rotate__PORT, 0
.set W_Rotate__PS, CYREG_PRT0_PS
.set W_Rotate__SHIFT, 2

/* W_Rotate_Backup */
.set W_Rotate_Backup__0__DM__MASK, 0xE00
.set W_Rotate_Backup__0__DM__SHIFT, 9
.set W_Rotate_Backup__0__DR, CYREG_PRT0_DR
.set W_Rotate_Backup__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set W_Rotate_Backup__0__HSIOM_MASK, 0x0000F000
.set W_Rotate_Backup__0__HSIOM_SHIFT, 12
.set W_Rotate_Backup__0__INTCFG, CYREG_PRT0_INTCFG
.set W_Rotate_Backup__0__INTSTAT, CYREG_PRT0_INTSTAT
.set W_Rotate_Backup__0__MASK, 0x08
.set W_Rotate_Backup__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set W_Rotate_Backup__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set W_Rotate_Backup__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set W_Rotate_Backup__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set W_Rotate_Backup__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set W_Rotate_Backup__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set W_Rotate_Backup__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set W_Rotate_Backup__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set W_Rotate_Backup__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set W_Rotate_Backup__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set W_Rotate_Backup__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set W_Rotate_Backup__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set W_Rotate_Backup__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set W_Rotate_Backup__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set W_Rotate_Backup__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set W_Rotate_Backup__0__PC, CYREG_PRT0_PC
.set W_Rotate_Backup__0__PC2, CYREG_PRT0_PC2
.set W_Rotate_Backup__0__PORT, 0
.set W_Rotate_Backup__0__PS, CYREG_PRT0_PS
.set W_Rotate_Backup__0__SHIFT, 3
.set W_Rotate_Backup__DR, CYREG_PRT0_DR
.set W_Rotate_Backup__INTCFG, CYREG_PRT0_INTCFG
.set W_Rotate_Backup__INTSTAT, CYREG_PRT0_INTSTAT
.set W_Rotate_Backup__MASK, 0x08
.set W_Rotate_Backup__PA__CFG0, CYREG_UDB_PA0_CFG0
.set W_Rotate_Backup__PA__CFG1, CYREG_UDB_PA0_CFG1
.set W_Rotate_Backup__PA__CFG10, CYREG_UDB_PA0_CFG10
.set W_Rotate_Backup__PA__CFG11, CYREG_UDB_PA0_CFG11
.set W_Rotate_Backup__PA__CFG12, CYREG_UDB_PA0_CFG12
.set W_Rotate_Backup__PA__CFG13, CYREG_UDB_PA0_CFG13
.set W_Rotate_Backup__PA__CFG14, CYREG_UDB_PA0_CFG14
.set W_Rotate_Backup__PA__CFG2, CYREG_UDB_PA0_CFG2
.set W_Rotate_Backup__PA__CFG3, CYREG_UDB_PA0_CFG3
.set W_Rotate_Backup__PA__CFG4, CYREG_UDB_PA0_CFG4
.set W_Rotate_Backup__PA__CFG5, CYREG_UDB_PA0_CFG5
.set W_Rotate_Backup__PA__CFG6, CYREG_UDB_PA0_CFG6
.set W_Rotate_Backup__PA__CFG7, CYREG_UDB_PA0_CFG7
.set W_Rotate_Backup__PA__CFG8, CYREG_UDB_PA0_CFG8
.set W_Rotate_Backup__PA__CFG9, CYREG_UDB_PA0_CFG9
.set W_Rotate_Backup__PC, CYREG_PRT0_PC
.set W_Rotate_Backup__PC2, CYREG_PRT0_PC2
.set W_Rotate_Backup__PORT, 0
.set W_Rotate_Backup__PS, CYREG_PRT0_PS
.set W_Rotate_Backup__SHIFT, 3

/* W_Rotate_MCU */
.set W_Rotate_MCU__0__DM__MASK, 0x7000
.set W_Rotate_MCU__0__DM__SHIFT, 12
.set W_Rotate_MCU__0__DR, CYREG_PRT0_DR
.set W_Rotate_MCU__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set W_Rotate_MCU__0__HSIOM_MASK, 0x000F0000
.set W_Rotate_MCU__0__HSIOM_SHIFT, 16
.set W_Rotate_MCU__0__INTCFG, CYREG_PRT0_INTCFG
.set W_Rotate_MCU__0__INTSTAT, CYREG_PRT0_INTSTAT
.set W_Rotate_MCU__0__MASK, 0x10
.set W_Rotate_MCU__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set W_Rotate_MCU__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set W_Rotate_MCU__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set W_Rotate_MCU__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set W_Rotate_MCU__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set W_Rotate_MCU__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set W_Rotate_MCU__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set W_Rotate_MCU__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set W_Rotate_MCU__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set W_Rotate_MCU__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set W_Rotate_MCU__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set W_Rotate_MCU__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set W_Rotate_MCU__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set W_Rotate_MCU__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set W_Rotate_MCU__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set W_Rotate_MCU__0__PC, CYREG_PRT0_PC
.set W_Rotate_MCU__0__PC2, CYREG_PRT0_PC2
.set W_Rotate_MCU__0__PORT, 0
.set W_Rotate_MCU__0__PS, CYREG_PRT0_PS
.set W_Rotate_MCU__0__SHIFT, 4
.set W_Rotate_MCU__DR, CYREG_PRT0_DR
.set W_Rotate_MCU__INTCFG, CYREG_PRT0_INTCFG
.set W_Rotate_MCU__INTSTAT, CYREG_PRT0_INTSTAT
.set W_Rotate_MCU__MASK, 0x10
.set W_Rotate_MCU__PA__CFG0, CYREG_UDB_PA0_CFG0
.set W_Rotate_MCU__PA__CFG1, CYREG_UDB_PA0_CFG1
.set W_Rotate_MCU__PA__CFG10, CYREG_UDB_PA0_CFG10
.set W_Rotate_MCU__PA__CFG11, CYREG_UDB_PA0_CFG11
.set W_Rotate_MCU__PA__CFG12, CYREG_UDB_PA0_CFG12
.set W_Rotate_MCU__PA__CFG13, CYREG_UDB_PA0_CFG13
.set W_Rotate_MCU__PA__CFG14, CYREG_UDB_PA0_CFG14
.set W_Rotate_MCU__PA__CFG2, CYREG_UDB_PA0_CFG2
.set W_Rotate_MCU__PA__CFG3, CYREG_UDB_PA0_CFG3
.set W_Rotate_MCU__PA__CFG4, CYREG_UDB_PA0_CFG4
.set W_Rotate_MCU__PA__CFG5, CYREG_UDB_PA0_CFG5
.set W_Rotate_MCU__PA__CFG6, CYREG_UDB_PA0_CFG6
.set W_Rotate_MCU__PA__CFG7, CYREG_UDB_PA0_CFG7
.set W_Rotate_MCU__PA__CFG8, CYREG_UDB_PA0_CFG8
.set W_Rotate_MCU__PA__CFG9, CYREG_UDB_PA0_CFG9
.set W_Rotate_MCU__PC, CYREG_PRT0_PC
.set W_Rotate_MCU__PC2, CYREG_PRT0_PC2
.set W_Rotate_MCU__PORT, 0
.set W_Rotate_MCU__PS, CYREG_PRT0_PS
.set W_Rotate_MCU__SHIFT, 4

/* Mux_timer_cy_m0s8_tcpwm_1 */
.set Mux_timer_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set Mux_timer_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set Mux_timer_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set Mux_timer_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set Mux_timer_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set Mux_timer_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set Mux_timer_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set Mux_timer_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set Mux_timer_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set Mux_timer_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set Mux_timer_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set Mux_timer_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Mux_timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set Mux_timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set Mux_timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set Mux_timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set Mux_timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set Mux_timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set Mux_timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set Mux_timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set Mux_timer_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Mux_timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set Mux_timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set Mux_timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Mux_timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set Mux_timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set Mux_timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set Mux_timer_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set Mux_timer_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set Mux_timer_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* Arm_select */
.set Arm_select__0__DM__MASK, 0x38
.set Arm_select__0__DM__SHIFT, 3
.set Arm_select__0__DR, CYREG_PRT0_DR
.set Arm_select__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Arm_select__0__HSIOM_MASK, 0x000000F0
.set Arm_select__0__HSIOM_SHIFT, 4
.set Arm_select__0__INTCFG, CYREG_PRT0_INTCFG
.set Arm_select__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Arm_select__0__MASK, 0x02
.set Arm_select__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Arm_select__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Arm_select__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Arm_select__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Arm_select__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Arm_select__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Arm_select__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Arm_select__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Arm_select__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Arm_select__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Arm_select__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Arm_select__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Arm_select__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Arm_select__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Arm_select__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Arm_select__0__PC, CYREG_PRT0_PC
.set Arm_select__0__PC2, CYREG_PRT0_PC2
.set Arm_select__0__PORT, 0
.set Arm_select__0__PS, CYREG_PRT0_PS
.set Arm_select__0__SHIFT, 1
.set Arm_select__DR, CYREG_PRT0_DR
.set Arm_select__INTCFG, CYREG_PRT0_INTCFG
.set Arm_select__INTSTAT, CYREG_PRT0_INTSTAT
.set Arm_select__MASK, 0x02
.set Arm_select__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Arm_select__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Arm_select__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Arm_select__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Arm_select__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Arm_select__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Arm_select__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Arm_select__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Arm_select__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Arm_select__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Arm_select__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Arm_select__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Arm_select__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Arm_select__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Arm_select__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Arm_select__PC, CYREG_PRT0_PC
.set Arm_select__PC2, CYREG_PRT0_PC2
.set Arm_select__PORT, 0
.set Arm_select__PS, CYREG_PRT0_PS
.set Arm_select__SHIFT, 1

/* Arm_select_in */
.set Arm_select_in__0__DM__MASK, 0x38
.set Arm_select_in__0__DM__SHIFT, 3
.set Arm_select_in__0__DR, CYREG_PRT2_DR
.set Arm_select_in__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Arm_select_in__0__HSIOM_MASK, 0x000000F0
.set Arm_select_in__0__HSIOM_SHIFT, 4
.set Arm_select_in__0__INTCFG, CYREG_PRT2_INTCFG
.set Arm_select_in__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Arm_select_in__0__MASK, 0x02
.set Arm_select_in__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Arm_select_in__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Arm_select_in__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Arm_select_in__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Arm_select_in__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Arm_select_in__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Arm_select_in__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Arm_select_in__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Arm_select_in__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Arm_select_in__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Arm_select_in__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Arm_select_in__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Arm_select_in__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Arm_select_in__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Arm_select_in__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Arm_select_in__0__PC, CYREG_PRT2_PC
.set Arm_select_in__0__PC2, CYREG_PRT2_PC2
.set Arm_select_in__0__PORT, 2
.set Arm_select_in__0__PS, CYREG_PRT2_PS
.set Arm_select_in__0__SHIFT, 1
.set Arm_select_in__DR, CYREG_PRT2_DR
.set Arm_select_in__INTCFG, CYREG_PRT2_INTCFG
.set Arm_select_in__INTSTAT, CYREG_PRT2_INTSTAT
.set Arm_select_in__MASK, 0x02
.set Arm_select_in__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Arm_select_in__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Arm_select_in__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Arm_select_in__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Arm_select_in__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Arm_select_in__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Arm_select_in__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Arm_select_in__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Arm_select_in__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Arm_select_in__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Arm_select_in__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Arm_select_in__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Arm_select_in__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Arm_select_in__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Arm_select_in__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Arm_select_in__PC, CYREG_PRT2_PC
.set Arm_select_in__PC2, CYREG_PRT2_PC2
.set Arm_select_in__PORT, 2
.set Arm_select_in__PS, CYREG_PRT2_PS
.set Arm_select_in__SHIFT, 1

/* Arm_select_timer_cy_m0s8_tcpwm_1 */
.set Arm_select_timer_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT2_CC
.set Arm_select_timer_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT2_CC_BUFF
.set Arm_select_timer_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT2_COUNTER
.set Arm_select_timer_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT2_CTRL
.set Arm_select_timer_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT2_INTR
.set Arm_select_timer_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT2_INTR_MASK
.set Arm_select_timer_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT2_INTR_MASKED
.set Arm_select_timer_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT2_INTR_SET
.set Arm_select_timer_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT2_PERIOD
.set Arm_select_timer_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT2_PERIOD_BUFF
.set Arm_select_timer_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT2_STATUS
.set Arm_select_timer_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Arm_select_timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x04
.set Arm_select_timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 2
.set Arm_select_timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x400
.set Arm_select_timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 10
.set Arm_select_timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x4000000
.set Arm_select_timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 26
.set Arm_select_timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x40000
.set Arm_select_timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 18
.set Arm_select_timer_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Arm_select_timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x04
.set Arm_select_timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 2
.set Arm_select_timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Arm_select_timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x04
.set Arm_select_timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 2
.set Arm_select_timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 2
.set Arm_select_timer_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT2_TR_CTRL0
.set Arm_select_timer_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT2_TR_CTRL1
.set Arm_select_timer_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT2_TR_CTRL2

/* Default_PWM_cy_m0s8_tcpwm_1 */
.set Default_PWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set Default_PWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set Default_PWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set Default_PWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set Default_PWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set Default_PWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set Default_PWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set Default_PWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set Default_PWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set Default_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set Default_PWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set Default_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Default_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set Default_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set Default_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set Default_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set Default_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set Default_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set Default_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set Default_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set Default_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Default_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set Default_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set Default_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Default_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set Default_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set Default_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set Default_PWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set Default_PWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set Default_PWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* INPUT_SELECT */
.set INPUT_SELECT__0__DM__MASK, 0x7000
.set INPUT_SELECT__0__DM__SHIFT, 12
.set INPUT_SELECT__0__DR, CYREG_PRT3_DR
.set INPUT_SELECT__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set INPUT_SELECT__0__HSIOM_MASK, 0x000F0000
.set INPUT_SELECT__0__HSIOM_SHIFT, 16
.set INPUT_SELECT__0__INTCFG, CYREG_PRT3_INTCFG
.set INPUT_SELECT__0__INTSTAT, CYREG_PRT3_INTSTAT
.set INPUT_SELECT__0__MASK, 0x10
.set INPUT_SELECT__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set INPUT_SELECT__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set INPUT_SELECT__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set INPUT_SELECT__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set INPUT_SELECT__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set INPUT_SELECT__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set INPUT_SELECT__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set INPUT_SELECT__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set INPUT_SELECT__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set INPUT_SELECT__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set INPUT_SELECT__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set INPUT_SELECT__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set INPUT_SELECT__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set INPUT_SELECT__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set INPUT_SELECT__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set INPUT_SELECT__0__PC, CYREG_PRT3_PC
.set INPUT_SELECT__0__PC2, CYREG_PRT3_PC2
.set INPUT_SELECT__0__PORT, 3
.set INPUT_SELECT__0__PS, CYREG_PRT3_PS
.set INPUT_SELECT__0__SHIFT, 4
.set INPUT_SELECT__1__DM__MASK, 0x38000
.set INPUT_SELECT__1__DM__SHIFT, 15
.set INPUT_SELECT__1__DR, CYREG_PRT3_DR
.set INPUT_SELECT__1__HSIOM, CYREG_HSIOM_PORT_SEL3
.set INPUT_SELECT__1__HSIOM_MASK, 0x00F00000
.set INPUT_SELECT__1__HSIOM_SHIFT, 20
.set INPUT_SELECT__1__INTCFG, CYREG_PRT3_INTCFG
.set INPUT_SELECT__1__INTSTAT, CYREG_PRT3_INTSTAT
.set INPUT_SELECT__1__MASK, 0x20
.set INPUT_SELECT__1__PA__CFG0, CYREG_UDB_PA3_CFG0
.set INPUT_SELECT__1__PA__CFG1, CYREG_UDB_PA3_CFG1
.set INPUT_SELECT__1__PA__CFG10, CYREG_UDB_PA3_CFG10
.set INPUT_SELECT__1__PA__CFG11, CYREG_UDB_PA3_CFG11
.set INPUT_SELECT__1__PA__CFG12, CYREG_UDB_PA3_CFG12
.set INPUT_SELECT__1__PA__CFG13, CYREG_UDB_PA3_CFG13
.set INPUT_SELECT__1__PA__CFG14, CYREG_UDB_PA3_CFG14
.set INPUT_SELECT__1__PA__CFG2, CYREG_UDB_PA3_CFG2
.set INPUT_SELECT__1__PA__CFG3, CYREG_UDB_PA3_CFG3
.set INPUT_SELECT__1__PA__CFG4, CYREG_UDB_PA3_CFG4
.set INPUT_SELECT__1__PA__CFG5, CYREG_UDB_PA3_CFG5
.set INPUT_SELECT__1__PA__CFG6, CYREG_UDB_PA3_CFG6
.set INPUT_SELECT__1__PA__CFG7, CYREG_UDB_PA3_CFG7
.set INPUT_SELECT__1__PA__CFG8, CYREG_UDB_PA3_CFG8
.set INPUT_SELECT__1__PA__CFG9, CYREG_UDB_PA3_CFG9
.set INPUT_SELECT__1__PC, CYREG_PRT3_PC
.set INPUT_SELECT__1__PC2, CYREG_PRT3_PC2
.set INPUT_SELECT__1__PORT, 3
.set INPUT_SELECT__1__PS, CYREG_PRT3_PS
.set INPUT_SELECT__1__SHIFT, 5
.set INPUT_SELECT__DR, CYREG_PRT3_DR
.set INPUT_SELECT__INTCFG, CYREG_PRT3_INTCFG
.set INPUT_SELECT__INTSTAT, CYREG_PRT3_INTSTAT
.set INPUT_SELECT__MASK, 0x30
.set INPUT_SELECT__PA__CFG0, CYREG_UDB_PA3_CFG0
.set INPUT_SELECT__PA__CFG1, CYREG_UDB_PA3_CFG1
.set INPUT_SELECT__PA__CFG10, CYREG_UDB_PA3_CFG10
.set INPUT_SELECT__PA__CFG11, CYREG_UDB_PA3_CFG11
.set INPUT_SELECT__PA__CFG12, CYREG_UDB_PA3_CFG12
.set INPUT_SELECT__PA__CFG13, CYREG_UDB_PA3_CFG13
.set INPUT_SELECT__PA__CFG14, CYREG_UDB_PA3_CFG14
.set INPUT_SELECT__PA__CFG2, CYREG_UDB_PA3_CFG2
.set INPUT_SELECT__PA__CFG3, CYREG_UDB_PA3_CFG3
.set INPUT_SELECT__PA__CFG4, CYREG_UDB_PA3_CFG4
.set INPUT_SELECT__PA__CFG5, CYREG_UDB_PA3_CFG5
.set INPUT_SELECT__PA__CFG6, CYREG_UDB_PA3_CFG6
.set INPUT_SELECT__PA__CFG7, CYREG_UDB_PA3_CFG7
.set INPUT_SELECT__PA__CFG8, CYREG_UDB_PA3_CFG8
.set INPUT_SELECT__PA__CFG9, CYREG_UDB_PA3_CFG9
.set INPUT_SELECT__PC, CYREG_PRT3_PC
.set INPUT_SELECT__PC2, CYREG_PRT3_PC2
.set INPUT_SELECT__PORT, 3
.set INPUT_SELECT__PS, CYREG_PRT3_PS
.set INPUT_SELECT__SHIFT, 4

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 6
.set CYDEV_CHIP_DIE_PSOC4A, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 3
.set CYDEV_CHIP_MEMBER_4D, 2
.set CYDEV_CHIP_MEMBER_4F, 4
.set CYDEV_CHIP_MEMBER_5A, 6
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0200
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
