#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jun 14 17:00:27 2023
# Process ID: 15768
# Current directory: C:/Users/Asif/VivadoProjects/Lab4/Lab4.runs/synth_1
# Command line: vivado.exe -log Seven_Segment_Decrementer.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Seven_Segment_Decrementer.tcl
# Log file: C:/Users/Asif/VivadoProjects/Lab4/Lab4.runs/synth_1/Seven_Segment_Decrementer.vds
# Journal file: C:/Users/Asif/VivadoProjects/Lab4/Lab4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Seven_Segment_Decrementer.tcl -notrace
Command: synth_design -top Seven_Segment_Decrementer -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16780 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 834.398 ; gain = 179.016
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Seven_Segment_Decrementer' [C:/Users/Asif/VivadoProjects/Lab4/Lab4.srcs/sources_1/new/Seven_Segment_Decrementer.v:23]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [C:/Users/Asif/VivadoProjects/Lab4/Lab4.runs/synth_1/.Xil/Vivado-15768-AhmadNazir/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (1#1) [C:/Users/Asif/VivadoProjects/Lab4/Lab4.runs/synth_1/.Xil/Vivado-15768-AhmadNazir/realtime/vio_0_stub.v:6]
WARNING: [Synth 8-689] width (2) of port connection 'probe_out0' does not match port width (1) of module 'vio_0' [C:/Users/Asif/VivadoProjects/Lab4/Lab4.srcs/sources_1/new/Seven_Segment_Decrementer.v:119]
ERROR: [Synth 8-685] variable 'one_second_counter' should not be used in output port connection [C:/Users/Asif/VivadoProjects/Lab4/Lab4.srcs/sources_1/new/Seven_Segment_Decrementer.v:119]
ERROR: [Synth 8-6156] failed synthesizing module 'Seven_Segment_Decrementer' [C:/Users/Asif/VivadoProjects/Lab4/Lab4.srcs/sources_1/new/Seven_Segment_Decrementer.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 898.309 ; gain = 242.926
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
6 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Jun 14 17:00:44 2023...
