{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556407750663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556407750673 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 19:29:10 2019 " "Processing started: Sat Apr 27 19:29:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556407750673 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556407750673 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Add_Sub_Mul_Div_Accum_Lab4 -c Add_Sub_Mul_Div_Accum_Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Add_Sub_Mul_Div_Accum_Lab4 -c Add_Sub_Mul_Div_Accum_Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556407750673 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1556407751383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_4bit_arraymultiplier.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_4bit_arraymultiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_4bit_arrayMultiplier " "Found entity 1: Arena_4bit_arrayMultiplier" {  } { { "Arena_4bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556407751493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556407751493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_32bitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_32bitRegister-Arena_32bitRegister_arch " "Found design unit 1: Arena_32bitRegister-Arena_32bitRegister_arch" {  } { { "Arena_32bitRegister.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitRegister.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556407752173 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bitRegister " "Found entity 1: Arena_32bitRegister" {  } { { "Arena_32bitRegister.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitRegister.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556407752173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556407752173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_32bitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_32bitAdder-Arena_32bitAdder_arch " "Found design unit 1: Arena_32bitAdder-Arena_32bitAdder_arch" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556407754253 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bitAdder " "Found entity 1: Arena_32bitAdder" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556407754253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556407754253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_fullAdder-Arena_fullAdder_arch " "Found design unit 1: Arena_fullAdder-Arena_fullAdder_arch" {  } { { "Arena_fullAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_fullAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556407754263 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_fullAdder " "Found entity 1: Arena_fullAdder" {  } { { "Arena_fullAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_fullAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556407754263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556407754263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_D_FlipFlop-Arena_D_FlipFlop_arch " "Found design unit 1: Arena_D_FlipFlop-Arena_D_FlipFlop_arch" {  } { { "Arena_D_FlipFlop.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_D_FlipFlop.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556407754263 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_D_FlipFlop " "Found entity 1: Arena_D_FlipFlop" {  } { { "Arena_D_FlipFlop.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_D_FlipFlop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556407754263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556407754263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bitaccumulator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_32bitaccumulator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bitAccumulator " "Found entity 1: Arena_32bitAccumulator" {  } { { "Arena_32bitAccumulator.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556407754263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556407754263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bitinput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_32bitinput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_32bitInput-Arena_32bitInput_arch " "Found design unit 1: Arena_32bitInput-Arena_32bitInput_arch" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556407754273 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bitInput " "Found entity 1: Arena_32bitInput" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556407754273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556407754273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bit_arraymultiplier.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_32bit_arraymultiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bit_arrayMultiplier " "Found entity 1: Arena_32bit_arrayMultiplier" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556407754273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556407754273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bit_arraymultiplier_with_8bitadders.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_32bit_arraymultiplier_with_8bitadders.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bit_arrayMultiplier_with_8bitAdders " "Found entity 1: Arena_32bit_arrayMultiplier_with_8bitAdders" {  } { { "Arena_32bit_arrayMultiplier_with_8bitAdders.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier_with_8bitAdders.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556407754283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556407754283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_16bitadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_16bitadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_16bitAdder " "Found entity 1: Arena_16bitAdder" {  } { { "Arena_16bitAdder.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_16bitAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556407754283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556407754283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_4bit_arraymultipler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_4bit_arraymultipler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_4bit_arrayMultipler-Arena_4bit_arrayMultipler_arch " "Found design unit 1: Arena_4bit_arrayMultipler-Arena_4bit_arrayMultipler_arch" {  } { { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556407754293 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_4bit_arrayMultipler " "Found entity 1: Arena_4bit_arrayMultipler" {  } { { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556407754293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556407754293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_16bit_arraymultipler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_16bit_arraymultipler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_16bit_arrayMultipler-Arena_16bit_arrayMultipler_arch " "Found design unit 1: Arena_16bit_arrayMultipler-Arena_16bit_arrayMultipler_arch" {  } { { "Arena_16bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_16bit_arrayMultipler.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556407754303 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_16bit_arrayMultipler " "Found entity 1: Arena_16bit_arrayMultipler" {  } { { "Arena_16bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_16bit_arrayMultipler.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556407754303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556407754303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_16bitfulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_16bitfulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_16bitFullAdder-Arena_16bitFullAdder_arch " "Found design unit 1: Arena_16bitFullAdder-Arena_16bitFullAdder_arch" {  } { { "Arena_16bitFullAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_16bitFullAdder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556407754303 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_16bitFullAdder " "Found entity 1: Arena_16bitFullAdder" {  } { { "Arena_16bitFullAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_16bitFullAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556407754303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556407754303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bit_arraymultipler_with_16bitfulladders.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_32bit_arraymultipler_with_16bitfulladders.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_32bit_arrayMultipler_with_16bitFullAdders-Arena_32bit_arrayMultipler_with_16bitFullAdders_arch " "Found design unit 1: Arena_32bit_arrayMultipler_with_16bitFullAdders-Arena_32bit_arrayMultipler_with_16bitFullAdders_arch" {  } { { "Arena_32bit_arrayMultipler_with_16bitFullAdders.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultipler_with_16bitFullAdders.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556407754313 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bit_arrayMultipler_with_16bitFullAdders " "Found entity 1: Arena_32bit_arrayMultipler_with_16bitFullAdders" {  } { { "Arena_32bit_arrayMultipler_with_16bitFullAdders.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultipler_with_16bitFullAdders.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556407754313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556407754313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-test_arch " "Found design unit 1: test-test_arch" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556407754323 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556407754323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556407754323 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1556407754383 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "Arena_16bitIN_A_fa 15 16 test.vhd(312) " "VHDL Incomplete Partial Association warning at test.vhd(312): port or argument \"Arena_16bitIN_A_fa\" has 15/16 unassociated elements" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 312 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1556407754393 "|test"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "Arena_16bitIN_B_fa 15 16 test.vhd(312) " "VHDL Incomplete Partial Association warning at test.vhd(312): port or argument \"Arena_16bitIN_B_fa\" has 15/16 unassociated elements" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 312 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1556407754393 "|test"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "Arena_16bitOUT_Sum_fa 15 16 test.vhd(312) " "VHDL Incomplete Partial Association warning at test.vhd(312): port or argument \"Arena_16bitOUT_Sum_fa\" has 15/16 unassociated elements" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 312 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1556407754393 "|test"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "Arena_16bitIN_A_fa 15 16 test.vhd(316) " "VHDL Incomplete Partial Association warning at test.vhd(316): port or argument \"Arena_16bitIN_A_fa\" has 15/16 unassociated elements" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 316 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1556407754403 "|test"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "Arena_16bitIN_B_fa 15 16 test.vhd(316) " "VHDL Incomplete Partial Association warning at test.vhd(316): port or argument \"Arena_16bitIN_B_fa\" has 15/16 unassociated elements" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 316 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1556407754403 "|test"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "Arena_16bitOUT_Sum_fa 15 16 test.vhd(316) " "VHDL Incomplete Partial Association warning at test.vhd(316): port or argument \"Arena_16bitOUT_Sum_fa\" has 15/16 unassociated elements" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 316 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1556407754403 "|test"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "Arena_16bitIN_A_fa 15 16 test.vhd(323) " "VHDL Incomplete Partial Association warning at test.vhd(323): port or argument \"Arena_16bitIN_A_fa\" has 15/16 unassociated elements" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 323 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1556407754403 "|test"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "Arena_16bitIN_B_fa 15 16 test.vhd(323) " "VHDL Incomplete Partial Association warning at test.vhd(323): port or argument \"Arena_16bitIN_B_fa\" has 15/16 unassociated elements" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 323 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1556407754403 "|test"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "Arena_16bitOUT_Sum_fa 15 16 test.vhd(323) " "VHDL Incomplete Partial Association warning at test.vhd(323): port or argument \"Arena_16bitOUT_Sum_fa\" has 15/16 unassociated elements" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 323 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1556407754403 "|test"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "Arena_16bitIN_A_fa 15 16 test.vhd(327) " "VHDL Incomplete Partial Association warning at test.vhd(327): port or argument \"Arena_16bitIN_A_fa\" has 15/16 unassociated elements" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 327 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1556407754423 "|test"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "Arena_16bitIN_B_fa 15 16 test.vhd(327) " "VHDL Incomplete Partial Association warning at test.vhd(327): port or argument \"Arena_16bitIN_B_fa\" has 15/16 unassociated elements" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 327 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1556407754423 "|test"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "Arena_16bitOUT_Sum_fa 15 16 test.vhd(327) " "VHDL Incomplete Partial Association warning at test.vhd(327): port or argument \"Arena_16bitOUT_Sum_fa\" has 15/16 unassociated elements" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 327 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1556407754423 "|test"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Arena_32bitOUT\[31..4\] test.vhd(10) " "Using initial value X (don't care) for net \"Arena_32bitOUT\[31..4\]\" at test.vhd(10)" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556407754423 "|test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_16bitFullAdder Arena_16bitFullAdder:\\nbitFA_L0:0:nbitFA0 " "Elaborating entity \"Arena_16bitFullAdder\" for hierarchy \"Arena_16bitFullAdder:\\nbitFA_L0:0:nbitFA0\"" {  } { { "test.vhd" "\\nbitFA_L0:0:nbitFA0" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556407754453 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_16bitIN_A_fa Arena_16bitFullAdder.vhd(31) " "VHDL Process Statement warning at Arena_16bitFullAdder.vhd(31): signal \"Arena_16bitIN_A_fa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_16bitFullAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_16bitFullAdder.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556407754453 "|Arena_16bitFullAdder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_16bitIN_B_fa Arena_16bitFullAdder.vhd(31) " "VHDL Process Statement warning at Arena_16bitFullAdder.vhd(31): signal \"Arena_16bitIN_B_fa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_16bitFullAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_16bitFullAdder.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556407754453 "|Arena_16bitFullAdder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_16bitIN_A_fa Arena_16bitFullAdder.vhd(32) " "VHDL Process Statement warning at Arena_16bitFullAdder.vhd(32): signal \"Arena_16bitIN_A_fa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_16bitFullAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_16bitFullAdder.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556407754453 "|Arena_16bitFullAdder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_16bitIN_B_fa Arena_16bitFullAdder.vhd(32) " "VHDL Process Statement warning at Arena_16bitFullAdder.vhd(32): signal \"Arena_16bitIN_B_fa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_16bitFullAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_16bitFullAdder.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556407754453 "|Arena_16bitFullAdder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_16bitIN_B_fa Arena_16bitFullAdder.vhd(33) " "VHDL Process Statement warning at Arena_16bitFullAdder.vhd(33): signal \"Arena_16bitIN_B_fa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_16bitFullAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_16bitFullAdder.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556407754453 "|Arena_16bitFullAdder"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_32bitOUT\[3\] GND " "Pin \"Arena_32bitOUT\[3\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556407755053 "|test|Arena_32bitOUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_32bitOUT\[4\] GND " "Pin \"Arena_32bitOUT\[4\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556407755053 "|test|Arena_32bitOUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_32bitOUT\[5\] GND " "Pin \"Arena_32bitOUT\[5\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556407755053 "|test|Arena_32bitOUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_32bitOUT\[6\] GND " "Pin \"Arena_32bitOUT\[6\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556407755053 "|test|Arena_32bitOUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_32bitOUT\[7\] GND " "Pin \"Arena_32bitOUT\[7\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556407755053 "|test|Arena_32bitOUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_32bitOUT\[8\] GND " "Pin \"Arena_32bitOUT\[8\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556407755053 "|test|Arena_32bitOUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_32bitOUT\[9\] GND " "Pin \"Arena_32bitOUT\[9\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556407755053 "|test|Arena_32bitOUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_32bitOUT\[10\] GND " "Pin \"Arena_32bitOUT\[10\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556407755053 "|test|Arena_32bitOUT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_32bitOUT\[11\] GND " "Pin \"Arena_32bitOUT\[11\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556407755053 "|test|Arena_32bitOUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_32bitOUT\[12\] GND " "Pin \"Arena_32bitOUT\[12\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556407755053 "|test|Arena_32bitOUT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_32bitOUT\[13\] GND " "Pin \"Arena_32bitOUT\[13\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556407755053 "|test|Arena_32bitOUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_32bitOUT\[14\] GND " "Pin \"Arena_32bitOUT\[14\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556407755053 "|test|Arena_32bitOUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_32bitOUT\[15\] GND " "Pin \"Arena_32bitOUT\[15\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556407755053 "|test|Arena_32bitOUT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_32bitOUT\[16\] GND " "Pin \"Arena_32bitOUT\[16\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556407755053 "|test|Arena_32bitOUT[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_32bitOUT\[17\] GND " "Pin \"Arena_32bitOUT\[17\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556407755053 "|test|Arena_32bitOUT[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_32bitOUT\[18\] GND " "Pin \"Arena_32bitOUT\[18\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556407755053 "|test|Arena_32bitOUT[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_32bitOUT\[19\] GND " "Pin \"Arena_32bitOUT\[19\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556407755053 "|test|Arena_32bitOUT[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_32bitOUT\[20\] GND " "Pin \"Arena_32bitOUT\[20\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556407755053 "|test|Arena_32bitOUT[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_32bitOUT\[21\] GND " "Pin \"Arena_32bitOUT\[21\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556407755053 "|test|Arena_32bitOUT[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_32bitOUT\[22\] GND " "Pin \"Arena_32bitOUT\[22\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556407755053 "|test|Arena_32bitOUT[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_32bitOUT\[23\] GND " "Pin \"Arena_32bitOUT\[23\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556407755053 "|test|Arena_32bitOUT[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_32bitOUT\[24\] GND " "Pin \"Arena_32bitOUT\[24\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556407755053 "|test|Arena_32bitOUT[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_32bitOUT\[25\] GND " "Pin \"Arena_32bitOUT\[25\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556407755053 "|test|Arena_32bitOUT[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_32bitOUT\[26\] GND " "Pin \"Arena_32bitOUT\[26\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556407755053 "|test|Arena_32bitOUT[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_32bitOUT\[27\] GND " "Pin \"Arena_32bitOUT\[27\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556407755053 "|test|Arena_32bitOUT[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_32bitOUT\[28\] GND " "Pin \"Arena_32bitOUT\[28\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556407755053 "|test|Arena_32bitOUT[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_32bitOUT\[29\] GND " "Pin \"Arena_32bitOUT\[29\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556407755053 "|test|Arena_32bitOUT[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_32bitOUT\[30\] GND " "Pin \"Arena_32bitOUT\[30\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556407755053 "|test|Arena_32bitOUT[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_32bitOUT\[31\] GND " "Pin \"Arena_32bitOUT\[31\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1556407755053 "|test|Arena_32bitOUT[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1556407755053 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1556407755333 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556407755333 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "26 " "Design contains 26 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_16bitIN_A\[3\] " "No output dependent on input pin \"Arena_16bitIN_A\[3\]\"" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556407755393 "|test|Arena_16bitIN_A[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_16bitIN_A\[4\] " "No output dependent on input pin \"Arena_16bitIN_A\[4\]\"" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556407755393 "|test|Arena_16bitIN_A[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_16bitIN_A\[5\] " "No output dependent on input pin \"Arena_16bitIN_A\[5\]\"" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556407755393 "|test|Arena_16bitIN_A[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_16bitIN_A\[6\] " "No output dependent on input pin \"Arena_16bitIN_A\[6\]\"" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556407755393 "|test|Arena_16bitIN_A[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_16bitIN_A\[7\] " "No output dependent on input pin \"Arena_16bitIN_A\[7\]\"" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556407755393 "|test|Arena_16bitIN_A[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_16bitIN_A\[8\] " "No output dependent on input pin \"Arena_16bitIN_A\[8\]\"" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556407755393 "|test|Arena_16bitIN_A[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_16bitIN_A\[9\] " "No output dependent on input pin \"Arena_16bitIN_A\[9\]\"" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556407755393 "|test|Arena_16bitIN_A[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_16bitIN_A\[10\] " "No output dependent on input pin \"Arena_16bitIN_A\[10\]\"" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556407755393 "|test|Arena_16bitIN_A[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_16bitIN_A\[11\] " "No output dependent on input pin \"Arena_16bitIN_A\[11\]\"" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556407755393 "|test|Arena_16bitIN_A[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_16bitIN_A\[12\] " "No output dependent on input pin \"Arena_16bitIN_A\[12\]\"" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556407755393 "|test|Arena_16bitIN_A[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_16bitIN_A\[13\] " "No output dependent on input pin \"Arena_16bitIN_A\[13\]\"" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556407755393 "|test|Arena_16bitIN_A[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_16bitIN_A\[14\] " "No output dependent on input pin \"Arena_16bitIN_A\[14\]\"" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556407755393 "|test|Arena_16bitIN_A[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_16bitIN_A\[15\] " "No output dependent on input pin \"Arena_16bitIN_A\[15\]\"" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556407755393 "|test|Arena_16bitIN_A[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_16bitIN_B\[3\] " "No output dependent on input pin \"Arena_16bitIN_B\[3\]\"" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556407755393 "|test|Arena_16bitIN_B[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_16bitIN_B\[4\] " "No output dependent on input pin \"Arena_16bitIN_B\[4\]\"" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556407755393 "|test|Arena_16bitIN_B[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_16bitIN_B\[5\] " "No output dependent on input pin \"Arena_16bitIN_B\[5\]\"" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556407755393 "|test|Arena_16bitIN_B[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_16bitIN_B\[6\] " "No output dependent on input pin \"Arena_16bitIN_B\[6\]\"" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556407755393 "|test|Arena_16bitIN_B[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_16bitIN_B\[7\] " "No output dependent on input pin \"Arena_16bitIN_B\[7\]\"" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556407755393 "|test|Arena_16bitIN_B[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_16bitIN_B\[8\] " "No output dependent on input pin \"Arena_16bitIN_B\[8\]\"" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556407755393 "|test|Arena_16bitIN_B[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_16bitIN_B\[9\] " "No output dependent on input pin \"Arena_16bitIN_B\[9\]\"" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556407755393 "|test|Arena_16bitIN_B[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_16bitIN_B\[10\] " "No output dependent on input pin \"Arena_16bitIN_B\[10\]\"" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556407755393 "|test|Arena_16bitIN_B[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_16bitIN_B\[11\] " "No output dependent on input pin \"Arena_16bitIN_B\[11\]\"" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556407755393 "|test|Arena_16bitIN_B[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_16bitIN_B\[12\] " "No output dependent on input pin \"Arena_16bitIN_B\[12\]\"" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556407755393 "|test|Arena_16bitIN_B[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_16bitIN_B\[13\] " "No output dependent on input pin \"Arena_16bitIN_B\[13\]\"" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556407755393 "|test|Arena_16bitIN_B[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_16bitIN_B\[14\] " "No output dependent on input pin \"Arena_16bitIN_B\[14\]\"" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556407755393 "|test|Arena_16bitIN_B[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_16bitIN_B\[15\] " "No output dependent on input pin \"Arena_16bitIN_B\[15\]\"" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556407755393 "|test|Arena_16bitIN_B[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1556407755393 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1556407755403 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1556407755403 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1556407755403 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1556407755403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "496 " "Peak virtual memory: 496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556407755433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 19:29:15 2019 " "Processing ended: Sat Apr 27 19:29:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556407755433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556407755433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556407755433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556407755433 ""}
