xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../Vivado_2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../Vivado_2018.3/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,
dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_12,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
ROM_D.v,verilog,xil_defaultlib,../../../../singlecyclecpu.srcs/sources_1/ip/ROM_D/sim/ROM_D.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
