library ieee;
use ieee.std_logic_1164.all;
entity cordich is
  generic (
    n: integer := 16;
    stages: integer := 15
  );
  port (
    W: in std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n downto 0);
    X, Y: in std_logic_vector (n + 1 downto 0);
    G: out std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n + 1 downto 0)
  );
end cordich;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n5926_o : std_logic;
  signal n5927_o : std_logic;
  signal n5928_o : std_logic;
  signal n5929_o : std_logic;
  signal n5930_o : std_logic;
  signal n5931_o : std_logic;
  signal n5932_o : std_logic;
  signal n5933_o : std_logic;
  signal n5934_o : std_logic;
  signal n5935_o : std_logic_vector (2 downto 0);
begin
  o <= n5935_o;
  -- vhdl_source/peres.vhdl:13:17
  n5926_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n5927_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n5928_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n5929_o <= n5927_o xor n5928_o;
  -- vhdl_source/peres.vhdl:15:17
  n5930_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n5931_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n5932_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n5933_o <= n5931_o and n5932_o;
  -- vhdl_source/peres.vhdl:15:21
  n5934_o <= n5930_o xor n5933_o;
  n5935_o <= n5926_o & n5929_o & n5934_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_in_place_18;

architecture rtl of add_in_place_18 is
  signal s1_a : std_logic_vector (17 downto 0);
  signal s1_b : std_logic_vector (17 downto 0);
  signal s2_mid : std_logic_vector (17 downto 0);
  signal s2_a : std_logic_vector (17 downto 0);
  signal s2_b : std_logic_vector (17 downto 0);
  signal s3_mid : std_logic_vector (17 downto 0);
  signal s3_a : std_logic_vector (17 downto 0);
  signal s3_b : std_logic_vector (17 downto 0);
  signal s4_mid : std_logic_vector (17 downto 0);
  signal s4_a : std_logic_vector (17 downto 0);
  signal s4_b : std_logic_vector (17 downto 0);
  signal s5_mid : std_logic_vector (17 downto 0);
  signal s5_a : std_logic_vector (17 downto 0);
  signal s5_b : std_logic_vector (17 downto 0);
  signal s6_a : std_logic_vector (17 downto 0);
  signal s6_b : std_logic_vector (17 downto 0);
  signal n4987_o : std_logic;
  signal n4988_o : std_logic;
  signal n4989_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n4990 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4993_o : std_logic;
  signal n4994_o : std_logic;
  signal n4995_o : std_logic;
  signal n4996_o : std_logic;
  signal n4997_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n4998 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5001_o : std_logic;
  signal n5002_o : std_logic;
  signal n5003_o : std_logic;
  signal n5004_o : std_logic;
  signal n5005_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n5006 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5009_o : std_logic;
  signal n5010_o : std_logic;
  signal n5011_o : std_logic;
  signal n5012_o : std_logic;
  signal n5013_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n5014 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5017_o : std_logic;
  signal n5018_o : std_logic;
  signal n5019_o : std_logic;
  signal n5020_o : std_logic;
  signal n5021_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n5022 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5025_o : std_logic;
  signal n5026_o : std_logic;
  signal n5027_o : std_logic;
  signal n5028_o : std_logic;
  signal n5029_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n5030 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5033_o : std_logic;
  signal n5034_o : std_logic;
  signal n5035_o : std_logic;
  signal n5036_o : std_logic;
  signal n5037_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n5038 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5041_o : std_logic;
  signal n5042_o : std_logic;
  signal n5043_o : std_logic;
  signal n5044_o : std_logic;
  signal n5045_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n5046 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5049_o : std_logic;
  signal n5050_o : std_logic;
  signal n5051_o : std_logic;
  signal n5052_o : std_logic;
  signal n5053_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n5054 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5057_o : std_logic;
  signal n5058_o : std_logic;
  signal n5059_o : std_logic;
  signal n5060_o : std_logic;
  signal n5061_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n5062 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5065_o : std_logic;
  signal n5066_o : std_logic;
  signal n5067_o : std_logic;
  signal n5068_o : std_logic;
  signal n5069_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n5070 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5073_o : std_logic;
  signal n5074_o : std_logic;
  signal n5075_o : std_logic;
  signal n5076_o : std_logic;
  signal n5077_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n5078 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5081_o : std_logic;
  signal n5082_o : std_logic;
  signal n5083_o : std_logic;
  signal n5084_o : std_logic;
  signal n5085_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n5086 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5089_o : std_logic;
  signal n5090_o : std_logic;
  signal n5091_o : std_logic;
  signal n5092_o : std_logic;
  signal n5093_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n5094 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5097_o : std_logic;
  signal n5098_o : std_logic;
  signal n5099_o : std_logic;
  signal n5100_o : std_logic;
  signal n5101_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n5102 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5105_o : std_logic;
  signal n5106_o : std_logic;
  signal n5107_o : std_logic;
  signal n5108_o : std_logic;
  signal n5109_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n5110 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5113_o : std_logic;
  signal n5114_o : std_logic;
  signal n5115_o : std_logic;
  signal n5116_o : std_logic;
  signal n5117_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_n5118 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5121_o : std_logic;
  signal n5122_o : std_logic;
  signal n5123_o : std_logic;
  signal n5124_o : std_logic;
  signal n5125_o : std_logic;
  signal n5126_o : std_logic;
  signal n5127_o : std_logic;
  signal n5128_o : std_logic;
  signal n5129_o : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_n5130 : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5133_o : std_logic;
  signal n5134_o : std_logic;
  signal n5135_o : std_logic;
  signal n5136_o : std_logic;
  signal n5137_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n5138 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5141_o : std_logic;
  signal n5142_o : std_logic;
  signal n5143_o : std_logic;
  signal n5144_o : std_logic;
  signal n5145_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n5146 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5149_o : std_logic;
  signal n5150_o : std_logic;
  signal n5151_o : std_logic;
  signal n5152_o : std_logic;
  signal n5153_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n5154 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5157_o : std_logic;
  signal n5158_o : std_logic;
  signal n5159_o : std_logic;
  signal n5160_o : std_logic;
  signal n5161_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n5162 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5165_o : std_logic;
  signal n5166_o : std_logic;
  signal n5167_o : std_logic;
  signal n5168_o : std_logic;
  signal n5169_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n5170 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5173_o : std_logic;
  signal n5174_o : std_logic;
  signal n5175_o : std_logic;
  signal n5176_o : std_logic;
  signal n5177_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n5178 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5181_o : std_logic;
  signal n5182_o : std_logic;
  signal n5183_o : std_logic;
  signal n5184_o : std_logic;
  signal n5185_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n5186 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5189_o : std_logic;
  signal n5190_o : std_logic;
  signal n5191_o : std_logic;
  signal n5192_o : std_logic;
  signal n5193_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n5194 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5197_o : std_logic;
  signal n5198_o : std_logic;
  signal n5199_o : std_logic;
  signal n5200_o : std_logic;
  signal n5201_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n5202 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5205_o : std_logic;
  signal n5206_o : std_logic;
  signal n5207_o : std_logic;
  signal n5208_o : std_logic;
  signal n5209_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n5210 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5213_o : std_logic;
  signal n5214_o : std_logic;
  signal n5215_o : std_logic;
  signal n5216_o : std_logic;
  signal n5217_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n5218 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5221_o : std_logic;
  signal n5222_o : std_logic;
  signal n5223_o : std_logic;
  signal n5224_o : std_logic;
  signal n5225_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n5226 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5229_o : std_logic;
  signal n5230_o : std_logic;
  signal n5231_o : std_logic;
  signal n5232_o : std_logic;
  signal n5233_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n5234 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5237_o : std_logic;
  signal n5238_o : std_logic;
  signal n5239_o : std_logic;
  signal n5240_o : std_logic;
  signal n5241_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n5242 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5245_o : std_logic;
  signal n5246_o : std_logic;
  signal n5247_o : std_logic;
  signal n5248_o : std_logic;
  signal n5249_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n5250 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5253_o : std_logic;
  signal n5254_o : std_logic;
  signal n5255_o : std_logic_vector (1 downto 0);
  signal n5256_o : std_logic;
  signal n5257_o : std_logic;
  signal n5258_o : std_logic;
  signal n5259_o : std_logic_vector (1 downto 0);
  signal n5260_o : std_logic;
  signal n5261_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n5262 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5265_o : std_logic;
  signal n5266_o : std_logic;
  signal n5267_o : std_logic;
  signal n5268_o : std_logic;
  signal n5269_o : std_logic;
  signal n5270_o : std_logic_vector (1 downto 0);
  signal n5271_o : std_logic;
  signal n5272_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n5273 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5276_o : std_logic;
  signal n5277_o : std_logic;
  signal n5278_o : std_logic;
  signal n5279_o : std_logic;
  signal n5280_o : std_logic;
  signal n5281_o : std_logic_vector (1 downto 0);
  signal n5282_o : std_logic;
  signal n5283_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n5284 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5287_o : std_logic;
  signal n5288_o : std_logic;
  signal n5289_o : std_logic;
  signal n5290_o : std_logic;
  signal n5291_o : std_logic;
  signal n5292_o : std_logic_vector (1 downto 0);
  signal n5293_o : std_logic;
  signal n5294_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n5295 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5298_o : std_logic;
  signal n5299_o : std_logic;
  signal n5300_o : std_logic;
  signal n5301_o : std_logic;
  signal n5302_o : std_logic;
  signal n5303_o : std_logic_vector (1 downto 0);
  signal n5304_o : std_logic;
  signal n5305_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n5306 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5309_o : std_logic;
  signal n5310_o : std_logic;
  signal n5311_o : std_logic;
  signal n5312_o : std_logic;
  signal n5313_o : std_logic;
  signal n5314_o : std_logic_vector (1 downto 0);
  signal n5315_o : std_logic;
  signal n5316_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n5317 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5320_o : std_logic;
  signal n5321_o : std_logic;
  signal n5322_o : std_logic;
  signal n5323_o : std_logic;
  signal n5324_o : std_logic;
  signal n5325_o : std_logic_vector (1 downto 0);
  signal n5326_o : std_logic;
  signal n5327_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n5328 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5331_o : std_logic;
  signal n5332_o : std_logic;
  signal n5333_o : std_logic;
  signal n5334_o : std_logic;
  signal n5335_o : std_logic;
  signal n5336_o : std_logic_vector (1 downto 0);
  signal n5337_o : std_logic;
  signal n5338_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n5339 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5342_o : std_logic;
  signal n5343_o : std_logic;
  signal n5344_o : std_logic;
  signal n5345_o : std_logic;
  signal n5346_o : std_logic;
  signal n5347_o : std_logic_vector (1 downto 0);
  signal n5348_o : std_logic;
  signal n5349_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n5350 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5353_o : std_logic;
  signal n5354_o : std_logic;
  signal n5355_o : std_logic;
  signal n5356_o : std_logic;
  signal n5357_o : std_logic;
  signal n5358_o : std_logic_vector (1 downto 0);
  signal n5359_o : std_logic;
  signal n5360_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n5361 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5364_o : std_logic;
  signal n5365_o : std_logic;
  signal n5366_o : std_logic;
  signal n5367_o : std_logic;
  signal n5368_o : std_logic;
  signal n5369_o : std_logic_vector (1 downto 0);
  signal n5370_o : std_logic;
  signal n5371_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n5372 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5375_o : std_logic;
  signal n5376_o : std_logic;
  signal n5377_o : std_logic;
  signal n5378_o : std_logic;
  signal n5379_o : std_logic;
  signal n5380_o : std_logic_vector (1 downto 0);
  signal n5381_o : std_logic;
  signal n5382_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n5383 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5386_o : std_logic;
  signal n5387_o : std_logic;
  signal n5388_o : std_logic;
  signal n5389_o : std_logic;
  signal n5390_o : std_logic;
  signal n5391_o : std_logic_vector (1 downto 0);
  signal n5392_o : std_logic;
  signal n5393_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n5394 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5397_o : std_logic;
  signal n5398_o : std_logic;
  signal n5399_o : std_logic;
  signal n5400_o : std_logic;
  signal n5401_o : std_logic;
  signal n5402_o : std_logic_vector (1 downto 0);
  signal n5403_o : std_logic;
  signal n5404_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n5405 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5408_o : std_logic;
  signal n5409_o : std_logic;
  signal n5410_o : std_logic;
  signal n5411_o : std_logic;
  signal n5412_o : std_logic;
  signal n5413_o : std_logic_vector (1 downto 0);
  signal n5414_o : std_logic;
  signal n5415_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n5416 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5419_o : std_logic;
  signal n5420_o : std_logic;
  signal n5421_o : std_logic;
  signal n5422_o : std_logic;
  signal n5423_o : std_logic;
  signal n5424_o : std_logic_vector (1 downto 0);
  signal n5425_o : std_logic;
  signal n5426_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n5427 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5430_o : std_logic;
  signal n5431_o : std_logic;
  signal n5432_o : std_logic;
  signal n5433_o : std_logic;
  signal n5434_o : std_logic;
  signal n5435_o : std_logic_vector (1 downto 0);
  signal n5436_o : std_logic;
  signal n5437_o : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_n5438 : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5441_o : std_logic;
  signal n5442_o : std_logic;
  signal n5443_o : std_logic;
  signal n5444_o : std_logic;
  signal n5445_o : std_logic;
  signal n5446_o : std_logic;
  signal n5447_o : std_logic;
  signal n5448_o : std_logic_vector (1 downto 0);
  signal cnot_4_n5449 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n5452_o : std_logic;
  signal n5453_o : std_logic;
  signal n5454_o : std_logic;
  signal n5455_o : std_logic;
  signal n5456_o : std_logic_vector (1 downto 0);
  signal n5457_o : std_logic;
  signal n5458_o : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_n5459 : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5462_o : std_logic;
  signal n5463_o : std_logic;
  signal n5464_o : std_logic;
  signal n5465_o : std_logic;
  signal n5466_o : std_logic;
  signal n5467_o : std_logic_vector (1 downto 0);
  signal n5468_o : std_logic;
  signal n5469_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n5470 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5473_o : std_logic;
  signal n5474_o : std_logic;
  signal n5475_o : std_logic;
  signal n5476_o : std_logic;
  signal n5477_o : std_logic;
  signal n5478_o : std_logic_vector (1 downto 0);
  signal n5479_o : std_logic;
  signal n5480_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n5481 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5484_o : std_logic;
  signal n5485_o : std_logic;
  signal n5486_o : std_logic;
  signal n5487_o : std_logic;
  signal n5488_o : std_logic;
  signal n5489_o : std_logic_vector (1 downto 0);
  signal n5490_o : std_logic;
  signal n5491_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n5492 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5495_o : std_logic;
  signal n5496_o : std_logic;
  signal n5497_o : std_logic;
  signal n5498_o : std_logic;
  signal n5499_o : std_logic;
  signal n5500_o : std_logic_vector (1 downto 0);
  signal n5501_o : std_logic;
  signal n5502_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n5503 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5506_o : std_logic;
  signal n5507_o : std_logic;
  signal n5508_o : std_logic;
  signal n5509_o : std_logic;
  signal n5510_o : std_logic;
  signal n5511_o : std_logic_vector (1 downto 0);
  signal n5512_o : std_logic;
  signal n5513_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n5514 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5517_o : std_logic;
  signal n5518_o : std_logic;
  signal n5519_o : std_logic;
  signal n5520_o : std_logic;
  signal n5521_o : std_logic;
  signal n5522_o : std_logic_vector (1 downto 0);
  signal n5523_o : std_logic;
  signal n5524_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n5525 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5528_o : std_logic;
  signal n5529_o : std_logic;
  signal n5530_o : std_logic;
  signal n5531_o : std_logic;
  signal n5532_o : std_logic;
  signal n5533_o : std_logic_vector (1 downto 0);
  signal n5534_o : std_logic;
  signal n5535_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n5536 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5539_o : std_logic;
  signal n5540_o : std_logic;
  signal n5541_o : std_logic;
  signal n5542_o : std_logic;
  signal n5543_o : std_logic;
  signal n5544_o : std_logic_vector (1 downto 0);
  signal n5545_o : std_logic;
  signal n5546_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n5547 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5550_o : std_logic;
  signal n5551_o : std_logic;
  signal n5552_o : std_logic;
  signal n5553_o : std_logic;
  signal n5554_o : std_logic;
  signal n5555_o : std_logic_vector (1 downto 0);
  signal n5556_o : std_logic;
  signal n5557_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n5558 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5561_o : std_logic;
  signal n5562_o : std_logic;
  signal n5563_o : std_logic;
  signal n5564_o : std_logic;
  signal n5565_o : std_logic;
  signal n5566_o : std_logic_vector (1 downto 0);
  signal n5567_o : std_logic;
  signal n5568_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n5569 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5572_o : std_logic;
  signal n5573_o : std_logic;
  signal n5574_o : std_logic;
  signal n5575_o : std_logic;
  signal n5576_o : std_logic;
  signal n5577_o : std_logic_vector (1 downto 0);
  signal n5578_o : std_logic;
  signal n5579_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n5580 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5583_o : std_logic;
  signal n5584_o : std_logic;
  signal n5585_o : std_logic;
  signal n5586_o : std_logic;
  signal n5587_o : std_logic;
  signal n5588_o : std_logic_vector (1 downto 0);
  signal n5589_o : std_logic;
  signal n5590_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n5591 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5594_o : std_logic;
  signal n5595_o : std_logic;
  signal n5596_o : std_logic;
  signal n5597_o : std_logic;
  signal n5598_o : std_logic;
  signal n5599_o : std_logic_vector (1 downto 0);
  signal n5600_o : std_logic;
  signal n5601_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n5602 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5605_o : std_logic;
  signal n5606_o : std_logic;
  signal n5607_o : std_logic;
  signal n5608_o : std_logic;
  signal n5609_o : std_logic;
  signal n5610_o : std_logic_vector (1 downto 0);
  signal n5611_o : std_logic;
  signal n5612_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n5613 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5616_o : std_logic;
  signal n5617_o : std_logic;
  signal n5618_o : std_logic;
  signal n5619_o : std_logic;
  signal n5620_o : std_logic;
  signal n5621_o : std_logic_vector (1 downto 0);
  signal n5622_o : std_logic;
  signal n5623_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n5624 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5627_o : std_logic;
  signal n5628_o : std_logic;
  signal n5629_o : std_logic;
  signal n5630_o : std_logic;
  signal n5631_o : std_logic;
  signal n5632_o : std_logic_vector (1 downto 0);
  signal n5633_o : std_logic;
  signal n5634_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n5635 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5638_o : std_logic;
  signal n5639_o : std_logic;
  signal n5640_o : std_logic;
  signal n5641_o : std_logic;
  signal n5642_o : std_logic_vector (1 downto 0);
  signal n5643_o : std_logic;
  signal n5644_o : std_logic;
  signal n5645_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n5646 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5649_o : std_logic;
  signal n5650_o : std_logic;
  signal n5651_o : std_logic;
  signal n5652_o : std_logic;
  signal n5653_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n5654 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5657_o : std_logic;
  signal n5658_o : std_logic;
  signal n5659_o : std_logic;
  signal n5660_o : std_logic;
  signal n5661_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n5662 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5665_o : std_logic;
  signal n5666_o : std_logic;
  signal n5667_o : std_logic;
  signal n5668_o : std_logic;
  signal n5669_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n5670 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5673_o : std_logic;
  signal n5674_o : std_logic;
  signal n5675_o : std_logic;
  signal n5676_o : std_logic;
  signal n5677_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n5678 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5681_o : std_logic;
  signal n5682_o : std_logic;
  signal n5683_o : std_logic;
  signal n5684_o : std_logic;
  signal n5685_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n5686 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5689_o : std_logic;
  signal n5690_o : std_logic;
  signal n5691_o : std_logic;
  signal n5692_o : std_logic;
  signal n5693_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n5694 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5697_o : std_logic;
  signal n5698_o : std_logic;
  signal n5699_o : std_logic;
  signal n5700_o : std_logic;
  signal n5701_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n5702 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5705_o : std_logic;
  signal n5706_o : std_logic;
  signal n5707_o : std_logic;
  signal n5708_o : std_logic;
  signal n5709_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n5710 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5713_o : std_logic;
  signal n5714_o : std_logic;
  signal n5715_o : std_logic;
  signal n5716_o : std_logic;
  signal n5717_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n5718 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5721_o : std_logic;
  signal n5722_o : std_logic;
  signal n5723_o : std_logic;
  signal n5724_o : std_logic;
  signal n5725_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n5726 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5729_o : std_logic;
  signal n5730_o : std_logic;
  signal n5731_o : std_logic;
  signal n5732_o : std_logic;
  signal n5733_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n5734 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5737_o : std_logic;
  signal n5738_o : std_logic;
  signal n5739_o : std_logic;
  signal n5740_o : std_logic;
  signal n5741_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n5742 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5745_o : std_logic;
  signal n5746_o : std_logic;
  signal n5747_o : std_logic;
  signal n5748_o : std_logic;
  signal n5749_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n5750 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5753_o : std_logic;
  signal n5754_o : std_logic;
  signal n5755_o : std_logic;
  signal n5756_o : std_logic;
  signal n5757_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n5758 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5761_o : std_logic;
  signal n5762_o : std_logic;
  signal n5763_o : std_logic;
  signal n5764_o : std_logic;
  signal n5765_o : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_n5766 : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5769_o : std_logic;
  signal n5770_o : std_logic;
  signal n5771_o : std_logic;
  signal n5772_o : std_logic;
  signal n5773_o : std_logic;
  signal n5774_o : std_logic;
  signal n5775_o : std_logic;
  signal n5776_o : std_logic;
  signal n5777_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n5778 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5781_o : std_logic;
  signal n5782_o : std_logic;
  signal n5783_o : std_logic;
  signal n5784_o : std_logic;
  signal n5785_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n5786 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5789_o : std_logic;
  signal n5790_o : std_logic;
  signal n5791_o : std_logic;
  signal n5792_o : std_logic;
  signal n5793_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n5794 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5797_o : std_logic;
  signal n5798_o : std_logic;
  signal n5799_o : std_logic;
  signal n5800_o : std_logic;
  signal n5801_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n5802 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5805_o : std_logic;
  signal n5806_o : std_logic;
  signal n5807_o : std_logic;
  signal n5808_o : std_logic;
  signal n5809_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n5810 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5813_o : std_logic;
  signal n5814_o : std_logic;
  signal n5815_o : std_logic;
  signal n5816_o : std_logic;
  signal n5817_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n5818 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5821_o : std_logic;
  signal n5822_o : std_logic;
  signal n5823_o : std_logic;
  signal n5824_o : std_logic;
  signal n5825_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n5826 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5829_o : std_logic;
  signal n5830_o : std_logic;
  signal n5831_o : std_logic;
  signal n5832_o : std_logic;
  signal n5833_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n5834 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5837_o : std_logic;
  signal n5838_o : std_logic;
  signal n5839_o : std_logic;
  signal n5840_o : std_logic;
  signal n5841_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n5842 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5845_o : std_logic;
  signal n5846_o : std_logic;
  signal n5847_o : std_logic;
  signal n5848_o : std_logic;
  signal n5849_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n5850 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5853_o : std_logic;
  signal n5854_o : std_logic;
  signal n5855_o : std_logic;
  signal n5856_o : std_logic;
  signal n5857_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n5858 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5861_o : std_logic;
  signal n5862_o : std_logic;
  signal n5863_o : std_logic;
  signal n5864_o : std_logic;
  signal n5865_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n5866 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5869_o : std_logic;
  signal n5870_o : std_logic;
  signal n5871_o : std_logic;
  signal n5872_o : std_logic;
  signal n5873_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n5874 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5877_o : std_logic;
  signal n5878_o : std_logic;
  signal n5879_o : std_logic;
  signal n5880_o : std_logic;
  signal n5881_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n5882 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5885_o : std_logic;
  signal n5886_o : std_logic;
  signal n5887_o : std_logic;
  signal n5888_o : std_logic;
  signal n5889_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n5890 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5893_o : std_logic;
  signal n5894_o : std_logic;
  signal n5895_o : std_logic;
  signal n5896_o : std_logic;
  signal n5897_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n5898 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5901_o : std_logic;
  signal n5902_o : std_logic;
  signal n5903_o : std_logic;
  signal n5904_o : std_logic;
  signal n5905_o : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_n5906 : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5909_o : std_logic;
  signal n5910_o : std_logic;
  signal n5911_o : std_logic_vector (17 downto 0);
  signal n5912_o : std_logic_vector (17 downto 0);
  signal n5913_o : std_logic_vector (17 downto 0);
  signal n5914_o : std_logic_vector (17 downto 0);
  signal n5915_o : std_logic_vector (17 downto 0);
  signal n5916_o : std_logic_vector (17 downto 0);
  signal n5917_o : std_logic_vector (17 downto 0);
  signal n5918_o : std_logic_vector (17 downto 0);
  signal n5919_o : std_logic_vector (17 downto 0);
  signal n5920_o : std_logic_vector (17 downto 0);
  signal n5921_o : std_logic_vector (17 downto 0);
  signal n5922_o : std_logic_vector (17 downto 0);
  signal n5923_o : std_logic_vector (17 downto 0);
  signal n5924_o : std_logic_vector (17 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n5911_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n5912_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n5913_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n5914_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n5915_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n5916_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n5917_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n5918_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n5919_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n5920_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n5921_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n5922_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n5923_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n5924_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n4987_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4988_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4989_o <= n4987_o & n4988_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n4990 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n4989_o,
    o => gen1_n1_cnot1_j_o);
  n4993_o <= gen1_n1_cnot1_j_n4990 (1);
  n4994_o <= gen1_n1_cnot1_j_n4990 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4995_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4996_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4997_o <= n4995_o & n4996_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n4998 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n4997_o,
    o => gen1_n2_cnot1_j_o);
  n5001_o <= gen1_n2_cnot1_j_n4998 (1);
  n5002_o <= gen1_n2_cnot1_j_n4998 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5003_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5004_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5005_o <= n5003_o & n5004_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n5006 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n5005_o,
    o => gen1_n3_cnot1_j_o);
  n5009_o <= gen1_n3_cnot1_j_n5006 (1);
  n5010_o <= gen1_n3_cnot1_j_n5006 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5011_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5012_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5013_o <= n5011_o & n5012_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n5014 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n5013_o,
    o => gen1_n4_cnot1_j_o);
  n5017_o <= gen1_n4_cnot1_j_n5014 (1);
  n5018_o <= gen1_n4_cnot1_j_n5014 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5019_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5020_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5021_o <= n5019_o & n5020_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n5022 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n5021_o,
    o => gen1_n5_cnot1_j_o);
  n5025_o <= gen1_n5_cnot1_j_n5022 (1);
  n5026_o <= gen1_n5_cnot1_j_n5022 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5027_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5028_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5029_o <= n5027_o & n5028_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n5030 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n5029_o,
    o => gen1_n6_cnot1_j_o);
  n5033_o <= gen1_n6_cnot1_j_n5030 (1);
  n5034_o <= gen1_n6_cnot1_j_n5030 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5035_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5036_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5037_o <= n5035_o & n5036_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n5038 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n5037_o,
    o => gen1_n7_cnot1_j_o);
  n5041_o <= gen1_n7_cnot1_j_n5038 (1);
  n5042_o <= gen1_n7_cnot1_j_n5038 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5043_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5044_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5045_o <= n5043_o & n5044_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n5046 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n5045_o,
    o => gen1_n8_cnot1_j_o);
  n5049_o <= gen1_n8_cnot1_j_n5046 (1);
  n5050_o <= gen1_n8_cnot1_j_n5046 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5051_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5052_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5053_o <= n5051_o & n5052_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n5054 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n5053_o,
    o => gen1_n9_cnot1_j_o);
  n5057_o <= gen1_n9_cnot1_j_n5054 (1);
  n5058_o <= gen1_n9_cnot1_j_n5054 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5059_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5060_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5061_o <= n5059_o & n5060_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n5062 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n5061_o,
    o => gen1_n10_cnot1_j_o);
  n5065_o <= gen1_n10_cnot1_j_n5062 (1);
  n5066_o <= gen1_n10_cnot1_j_n5062 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5067_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5068_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5069_o <= n5067_o & n5068_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n5070 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n5069_o,
    o => gen1_n11_cnot1_j_o);
  n5073_o <= gen1_n11_cnot1_j_n5070 (1);
  n5074_o <= gen1_n11_cnot1_j_n5070 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5075_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5076_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5077_o <= n5075_o & n5076_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n5078 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n5077_o,
    o => gen1_n12_cnot1_j_o);
  n5081_o <= gen1_n12_cnot1_j_n5078 (1);
  n5082_o <= gen1_n12_cnot1_j_n5078 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5083_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5084_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5085_o <= n5083_o & n5084_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n5086 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n5085_o,
    o => gen1_n13_cnot1_j_o);
  n5089_o <= gen1_n13_cnot1_j_n5086 (1);
  n5090_o <= gen1_n13_cnot1_j_n5086 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5091_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5092_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5093_o <= n5091_o & n5092_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n5094 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n5093_o,
    o => gen1_n14_cnot1_j_o);
  n5097_o <= gen1_n14_cnot1_j_n5094 (1);
  n5098_o <= gen1_n14_cnot1_j_n5094 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5099_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5100_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5101_o <= n5099_o & n5100_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n5102 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n5101_o,
    o => gen1_n15_cnot1_j_o);
  n5105_o <= gen1_n15_cnot1_j_n5102 (1);
  n5106_o <= gen1_n15_cnot1_j_n5102 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5107_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5108_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5109_o <= n5107_o & n5108_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n5110 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n5109_o,
    o => gen1_n16_cnot1_j_o);
  n5113_o <= gen1_n16_cnot1_j_n5110 (1);
  n5114_o <= gen1_n16_cnot1_j_n5110 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5115_o <= a (17);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5116_o <= b (17);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5117_o <= n5115_o & n5116_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n17_cnot1_j_n5118 <= gen1_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n17_cnot1_j : entity work.cnot port map (
    i => n5117_o,
    o => gen1_n17_cnot1_j_o);
  n5121_o <= gen1_n17_cnot1_j_n5118 (1);
  n5122_o <= gen1_n17_cnot1_j_n5118 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n5123_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n5124_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n5125_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n5126_o <= s1_a (17);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5127_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5128_o <= s2_mid (17);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5129_o <= n5127_o & n5128_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n17_cnot2_j_n5130 <= gen2_n17_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n17_cnot2_j : entity work.cnot port map (
    i => n5129_o,
    o => gen2_n17_cnot2_j_o);
  n5133_o <= gen2_n17_cnot2_j_n5130 (1);
  n5134_o <= gen2_n17_cnot2_j_n5130 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5135_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5136_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5137_o <= n5135_o & n5136_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n5138 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n5137_o,
    o => gen2_n16_cnot2_j_o);
  n5141_o <= gen2_n16_cnot2_j_n5138 (1);
  n5142_o <= gen2_n16_cnot2_j_n5138 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5143_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5144_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5145_o <= n5143_o & n5144_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n5146 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n5145_o,
    o => gen2_n15_cnot2_j_o);
  n5149_o <= gen2_n15_cnot2_j_n5146 (1);
  n5150_o <= gen2_n15_cnot2_j_n5146 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5151_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5152_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5153_o <= n5151_o & n5152_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n5154 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n5153_o,
    o => gen2_n14_cnot2_j_o);
  n5157_o <= gen2_n14_cnot2_j_n5154 (1);
  n5158_o <= gen2_n14_cnot2_j_n5154 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5159_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5160_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5161_o <= n5159_o & n5160_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n5162 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n5161_o,
    o => gen2_n13_cnot2_j_o);
  n5165_o <= gen2_n13_cnot2_j_n5162 (1);
  n5166_o <= gen2_n13_cnot2_j_n5162 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5167_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5168_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5169_o <= n5167_o & n5168_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n5170 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n5169_o,
    o => gen2_n12_cnot2_j_o);
  n5173_o <= gen2_n12_cnot2_j_n5170 (1);
  n5174_o <= gen2_n12_cnot2_j_n5170 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5175_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5176_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5177_o <= n5175_o & n5176_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n5178 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n5177_o,
    o => gen2_n11_cnot2_j_o);
  n5181_o <= gen2_n11_cnot2_j_n5178 (1);
  n5182_o <= gen2_n11_cnot2_j_n5178 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5183_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5184_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5185_o <= n5183_o & n5184_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n5186 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n5185_o,
    o => gen2_n10_cnot2_j_o);
  n5189_o <= gen2_n10_cnot2_j_n5186 (1);
  n5190_o <= gen2_n10_cnot2_j_n5186 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5191_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5192_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5193_o <= n5191_o & n5192_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n5194 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n5193_o,
    o => gen2_n9_cnot2_j_o);
  n5197_o <= gen2_n9_cnot2_j_n5194 (1);
  n5198_o <= gen2_n9_cnot2_j_n5194 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5199_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5200_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5201_o <= n5199_o & n5200_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n5202 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n5201_o,
    o => gen2_n8_cnot2_j_o);
  n5205_o <= gen2_n8_cnot2_j_n5202 (1);
  n5206_o <= gen2_n8_cnot2_j_n5202 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5207_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5208_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5209_o <= n5207_o & n5208_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n5210 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n5209_o,
    o => gen2_n7_cnot2_j_o);
  n5213_o <= gen2_n7_cnot2_j_n5210 (1);
  n5214_o <= gen2_n7_cnot2_j_n5210 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5215_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5216_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5217_o <= n5215_o & n5216_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n5218 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n5217_o,
    o => gen2_n6_cnot2_j_o);
  n5221_o <= gen2_n6_cnot2_j_n5218 (1);
  n5222_o <= gen2_n6_cnot2_j_n5218 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5223_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5224_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5225_o <= n5223_o & n5224_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n5226 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n5225_o,
    o => gen2_n5_cnot2_j_o);
  n5229_o <= gen2_n5_cnot2_j_n5226 (1);
  n5230_o <= gen2_n5_cnot2_j_n5226 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5231_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5232_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5233_o <= n5231_o & n5232_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n5234 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n5233_o,
    o => gen2_n4_cnot2_j_o);
  n5237_o <= gen2_n4_cnot2_j_n5234 (1);
  n5238_o <= gen2_n4_cnot2_j_n5234 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5239_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5240_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5241_o <= n5239_o & n5240_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n5242 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n5241_o,
    o => gen2_n3_cnot2_j_o);
  n5245_o <= gen2_n3_cnot2_j_n5242 (1);
  n5246_o <= gen2_n3_cnot2_j_n5242 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5247_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5248_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5249_o <= n5247_o & n5248_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n5250 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n5249_o,
    o => gen2_n2_cnot2_j_o);
  n5253_o <= gen2_n2_cnot2_j_n5250 (1);
  n5254_o <= gen2_n2_cnot2_j_n5250 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n5255_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n5256_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5257_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5258_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5259_o <= n5257_o & n5258_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5260_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5261_o <= n5259_o & n5260_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n5262 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n5261_o,
    o => gen3_n1_ccnot3_j_o);
  n5265_o <= gen3_n1_ccnot3_j_n5262 (2);
  n5266_o <= gen3_n1_ccnot3_j_n5262 (1);
  n5267_o <= gen3_n1_ccnot3_j_n5262 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5268_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5269_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5270_o <= n5268_o & n5269_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5271_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5272_o <= n5270_o & n5271_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n5273 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n5272_o,
    o => gen3_n2_ccnot3_j_o);
  n5276_o <= gen3_n2_ccnot3_j_n5273 (2);
  n5277_o <= gen3_n2_ccnot3_j_n5273 (1);
  n5278_o <= gen3_n2_ccnot3_j_n5273 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5279_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5280_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5281_o <= n5279_o & n5280_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5282_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5283_o <= n5281_o & n5282_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n5284 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n5283_o,
    o => gen3_n3_ccnot3_j_o);
  n5287_o <= gen3_n3_ccnot3_j_n5284 (2);
  n5288_o <= gen3_n3_ccnot3_j_n5284 (1);
  n5289_o <= gen3_n3_ccnot3_j_n5284 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5290_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5291_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5292_o <= n5290_o & n5291_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5293_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5294_o <= n5292_o & n5293_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n5295 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n5294_o,
    o => gen3_n4_ccnot3_j_o);
  n5298_o <= gen3_n4_ccnot3_j_n5295 (2);
  n5299_o <= gen3_n4_ccnot3_j_n5295 (1);
  n5300_o <= gen3_n4_ccnot3_j_n5295 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5301_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5302_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5303_o <= n5301_o & n5302_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5304_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5305_o <= n5303_o & n5304_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n5306 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n5305_o,
    o => gen3_n5_ccnot3_j_o);
  n5309_o <= gen3_n5_ccnot3_j_n5306 (2);
  n5310_o <= gen3_n5_ccnot3_j_n5306 (1);
  n5311_o <= gen3_n5_ccnot3_j_n5306 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5312_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5313_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5314_o <= n5312_o & n5313_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5315_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5316_o <= n5314_o & n5315_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n5317 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n5316_o,
    o => gen3_n6_ccnot3_j_o);
  n5320_o <= gen3_n6_ccnot3_j_n5317 (2);
  n5321_o <= gen3_n6_ccnot3_j_n5317 (1);
  n5322_o <= gen3_n6_ccnot3_j_n5317 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5323_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5324_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5325_o <= n5323_o & n5324_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5326_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5327_o <= n5325_o & n5326_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n5328 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n5327_o,
    o => gen3_n7_ccnot3_j_o);
  n5331_o <= gen3_n7_ccnot3_j_n5328 (2);
  n5332_o <= gen3_n7_ccnot3_j_n5328 (1);
  n5333_o <= gen3_n7_ccnot3_j_n5328 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5334_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5335_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5336_o <= n5334_o & n5335_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5337_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5338_o <= n5336_o & n5337_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n5339 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n5338_o,
    o => gen3_n8_ccnot3_j_o);
  n5342_o <= gen3_n8_ccnot3_j_n5339 (2);
  n5343_o <= gen3_n8_ccnot3_j_n5339 (1);
  n5344_o <= gen3_n8_ccnot3_j_n5339 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5345_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5346_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5347_o <= n5345_o & n5346_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5348_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5349_o <= n5347_o & n5348_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n5350 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n5349_o,
    o => gen3_n9_ccnot3_j_o);
  n5353_o <= gen3_n9_ccnot3_j_n5350 (2);
  n5354_o <= gen3_n9_ccnot3_j_n5350 (1);
  n5355_o <= gen3_n9_ccnot3_j_n5350 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5356_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5357_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5358_o <= n5356_o & n5357_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5359_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5360_o <= n5358_o & n5359_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n5361 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n5360_o,
    o => gen3_n10_ccnot3_j_o);
  n5364_o <= gen3_n10_ccnot3_j_n5361 (2);
  n5365_o <= gen3_n10_ccnot3_j_n5361 (1);
  n5366_o <= gen3_n10_ccnot3_j_n5361 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5367_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5368_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5369_o <= n5367_o & n5368_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5370_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5371_o <= n5369_o & n5370_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n5372 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n5371_o,
    o => gen3_n11_ccnot3_j_o);
  n5375_o <= gen3_n11_ccnot3_j_n5372 (2);
  n5376_o <= gen3_n11_ccnot3_j_n5372 (1);
  n5377_o <= gen3_n11_ccnot3_j_n5372 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5378_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5379_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5380_o <= n5378_o & n5379_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5381_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5382_o <= n5380_o & n5381_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n5383 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n5382_o,
    o => gen3_n12_ccnot3_j_o);
  n5386_o <= gen3_n12_ccnot3_j_n5383 (2);
  n5387_o <= gen3_n12_ccnot3_j_n5383 (1);
  n5388_o <= gen3_n12_ccnot3_j_n5383 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5389_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5390_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5391_o <= n5389_o & n5390_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5392_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5393_o <= n5391_o & n5392_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n5394 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n5393_o,
    o => gen3_n13_ccnot3_j_o);
  n5397_o <= gen3_n13_ccnot3_j_n5394 (2);
  n5398_o <= gen3_n13_ccnot3_j_n5394 (1);
  n5399_o <= gen3_n13_ccnot3_j_n5394 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5400_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5401_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5402_o <= n5400_o & n5401_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5403_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5404_o <= n5402_o & n5403_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n5405 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n5404_o,
    o => gen3_n14_ccnot3_j_o);
  n5408_o <= gen3_n14_ccnot3_j_n5405 (2);
  n5409_o <= gen3_n14_ccnot3_j_n5405 (1);
  n5410_o <= gen3_n14_ccnot3_j_n5405 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5411_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5412_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5413_o <= n5411_o & n5412_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5414_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5415_o <= n5413_o & n5414_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n5416 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n5415_o,
    o => gen3_n15_ccnot3_j_o);
  n5419_o <= gen3_n15_ccnot3_j_n5416 (2);
  n5420_o <= gen3_n15_ccnot3_j_n5416 (1);
  n5421_o <= gen3_n15_ccnot3_j_n5416 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5422_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5423_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5424_o <= n5422_o & n5423_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5425_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5426_o <= n5424_o & n5425_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n5427 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n5426_o,
    o => gen3_n16_ccnot3_j_o);
  n5430_o <= gen3_n16_ccnot3_j_n5427 (2);
  n5431_o <= gen3_n16_ccnot3_j_n5427 (1);
  n5432_o <= gen3_n16_ccnot3_j_n5427 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5433_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5434_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5435_o <= n5433_o & n5434_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5436_o <= s2_a (17);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5437_o <= n5435_o & n5436_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n17_ccnot3_j_n5438 <= gen3_n17_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n17_ccnot3_j : entity work.ccnot port map (
    i => n5437_o,
    o => gen3_n17_ccnot3_j_o);
  n5441_o <= gen3_n17_ccnot3_j_n5438 (2);
  n5442_o <= gen3_n17_ccnot3_j_n5438 (1);
  n5443_o <= gen3_n17_ccnot3_j_n5438 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n5444_o <= s3_mid (17);
  -- vhdl_source/add_in_place.vhdl:116:25
  n5445_o <= s2_b (17);
  -- vhdl_source/add_in_place.vhdl:119:41
  n5446_o <= s3_a (17);
  -- vhdl_source/add_in_place.vhdl:119:53
  n5447_o <= s3_b (17);
  -- vhdl_source/add_in_place.vhdl:119:47
  n5448_o <= n5446_o & n5447_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n5449 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n5448_o,
    o => cnot_4_o);
  n5452_o <= cnot_4_n5449 (1);
  n5453_o <= cnot_4_n5449 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5454_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5455_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5456_o <= n5454_o & n5455_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5457_o <= s4_mid (17);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5458_o <= n5456_o & n5457_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n16_peres4_j_n5459 <= gen4_n16_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n16_peres4_j : entity work.peres port map (
    i => n5458_o,
    o => gen4_n16_peres4_j_o);
  n5462_o <= gen4_n16_peres4_j_n5459 (2);
  n5463_o <= gen4_n16_peres4_j_n5459 (1);
  n5464_o <= gen4_n16_peres4_j_n5459 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5465_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5466_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5467_o <= n5465_o & n5466_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5468_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5469_o <= n5467_o & n5468_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n5470 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n5469_o,
    o => gen4_n15_peres4_j_o);
  n5473_o <= gen4_n15_peres4_j_n5470 (2);
  n5474_o <= gen4_n15_peres4_j_n5470 (1);
  n5475_o <= gen4_n15_peres4_j_n5470 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5476_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5477_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5478_o <= n5476_o & n5477_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5479_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5480_o <= n5478_o & n5479_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n5481 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n5480_o,
    o => gen4_n14_peres4_j_o);
  n5484_o <= gen4_n14_peres4_j_n5481 (2);
  n5485_o <= gen4_n14_peres4_j_n5481 (1);
  n5486_o <= gen4_n14_peres4_j_n5481 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5487_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5488_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5489_o <= n5487_o & n5488_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5490_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5491_o <= n5489_o & n5490_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n5492 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n5491_o,
    o => gen4_n13_peres4_j_o);
  n5495_o <= gen4_n13_peres4_j_n5492 (2);
  n5496_o <= gen4_n13_peres4_j_n5492 (1);
  n5497_o <= gen4_n13_peres4_j_n5492 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5498_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5499_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5500_o <= n5498_o & n5499_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5501_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5502_o <= n5500_o & n5501_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n5503 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n5502_o,
    o => gen4_n12_peres4_j_o);
  n5506_o <= gen4_n12_peres4_j_n5503 (2);
  n5507_o <= gen4_n12_peres4_j_n5503 (1);
  n5508_o <= gen4_n12_peres4_j_n5503 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5509_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5510_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5511_o <= n5509_o & n5510_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5512_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5513_o <= n5511_o & n5512_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n5514 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n5513_o,
    o => gen4_n11_peres4_j_o);
  n5517_o <= gen4_n11_peres4_j_n5514 (2);
  n5518_o <= gen4_n11_peres4_j_n5514 (1);
  n5519_o <= gen4_n11_peres4_j_n5514 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5520_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5521_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5522_o <= n5520_o & n5521_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5523_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5524_o <= n5522_o & n5523_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n5525 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n5524_o,
    o => gen4_n10_peres4_j_o);
  n5528_o <= gen4_n10_peres4_j_n5525 (2);
  n5529_o <= gen4_n10_peres4_j_n5525 (1);
  n5530_o <= gen4_n10_peres4_j_n5525 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5531_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5532_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5533_o <= n5531_o & n5532_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5534_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5535_o <= n5533_o & n5534_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n5536 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n5535_o,
    o => gen4_n9_peres4_j_o);
  n5539_o <= gen4_n9_peres4_j_n5536 (2);
  n5540_o <= gen4_n9_peres4_j_n5536 (1);
  n5541_o <= gen4_n9_peres4_j_n5536 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5542_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5543_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5544_o <= n5542_o & n5543_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5545_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5546_o <= n5544_o & n5545_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n5547 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n5546_o,
    o => gen4_n8_peres4_j_o);
  n5550_o <= gen4_n8_peres4_j_n5547 (2);
  n5551_o <= gen4_n8_peres4_j_n5547 (1);
  n5552_o <= gen4_n8_peres4_j_n5547 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5553_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5554_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5555_o <= n5553_o & n5554_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5556_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5557_o <= n5555_o & n5556_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n5558 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n5557_o,
    o => gen4_n7_peres4_j_o);
  n5561_o <= gen4_n7_peres4_j_n5558 (2);
  n5562_o <= gen4_n7_peres4_j_n5558 (1);
  n5563_o <= gen4_n7_peres4_j_n5558 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5564_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5565_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5566_o <= n5564_o & n5565_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5567_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5568_o <= n5566_o & n5567_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n5569 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n5568_o,
    o => gen4_n6_peres4_j_o);
  n5572_o <= gen4_n6_peres4_j_n5569 (2);
  n5573_o <= gen4_n6_peres4_j_n5569 (1);
  n5574_o <= gen4_n6_peres4_j_n5569 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5575_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5576_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5577_o <= n5575_o & n5576_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5578_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5579_o <= n5577_o & n5578_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n5580 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n5579_o,
    o => gen4_n5_peres4_j_o);
  n5583_o <= gen4_n5_peres4_j_n5580 (2);
  n5584_o <= gen4_n5_peres4_j_n5580 (1);
  n5585_o <= gen4_n5_peres4_j_n5580 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5586_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5587_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5588_o <= n5586_o & n5587_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5589_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5590_o <= n5588_o & n5589_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n5591 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n5590_o,
    o => gen4_n4_peres4_j_o);
  n5594_o <= gen4_n4_peres4_j_n5591 (2);
  n5595_o <= gen4_n4_peres4_j_n5591 (1);
  n5596_o <= gen4_n4_peres4_j_n5591 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5597_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5598_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5599_o <= n5597_o & n5598_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5600_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5601_o <= n5599_o & n5600_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n5602 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n5601_o,
    o => gen4_n3_peres4_j_o);
  n5605_o <= gen4_n3_peres4_j_n5602 (2);
  n5606_o <= gen4_n3_peres4_j_n5602 (1);
  n5607_o <= gen4_n3_peres4_j_n5602 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5608_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5609_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5610_o <= n5608_o & n5609_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5611_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5612_o <= n5610_o & n5611_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n5613 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n5612_o,
    o => gen4_n2_peres4_j_o);
  n5616_o <= gen4_n2_peres4_j_n5613 (2);
  n5617_o <= gen4_n2_peres4_j_n5613 (1);
  n5618_o <= gen4_n2_peres4_j_n5613 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5619_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5620_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5621_o <= n5619_o & n5620_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5622_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5623_o <= n5621_o & n5622_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n5624 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n5623_o,
    o => gen4_n1_peres4_j_o);
  n5627_o <= gen4_n1_peres4_j_n5624 (2);
  n5628_o <= gen4_n1_peres4_j_n5624 (1);
  n5629_o <= gen4_n1_peres4_j_n5624 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5630_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5631_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5632_o <= n5630_o & n5631_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5633_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5634_o <= n5632_o & n5633_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n5635 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n5634_o,
    o => gen4_n0_peres4_j_o);
  n5638_o <= gen4_n0_peres4_j_n5635 (2);
  n5639_o <= gen4_n0_peres4_j_n5635 (1);
  n5640_o <= gen4_n0_peres4_j_n5635 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n5641_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n5642_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5643_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5644_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5645_o <= n5643_o & n5644_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n5646 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n5645_o,
    o => gen5_n1_cnot5_j_o);
  n5649_o <= gen5_n1_cnot5_j_n5646 (1);
  n5650_o <= gen5_n1_cnot5_j_n5646 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5651_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5652_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5653_o <= n5651_o & n5652_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n5654 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n5653_o,
    o => gen5_n2_cnot5_j_o);
  n5657_o <= gen5_n2_cnot5_j_n5654 (1);
  n5658_o <= gen5_n2_cnot5_j_n5654 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5659_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5660_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5661_o <= n5659_o & n5660_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n5662 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n5661_o,
    o => gen5_n3_cnot5_j_o);
  n5665_o <= gen5_n3_cnot5_j_n5662 (1);
  n5666_o <= gen5_n3_cnot5_j_n5662 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5667_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5668_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5669_o <= n5667_o & n5668_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n5670 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n5669_o,
    o => gen5_n4_cnot5_j_o);
  n5673_o <= gen5_n4_cnot5_j_n5670 (1);
  n5674_o <= gen5_n4_cnot5_j_n5670 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5675_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5676_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5677_o <= n5675_o & n5676_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n5678 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n5677_o,
    o => gen5_n5_cnot5_j_o);
  n5681_o <= gen5_n5_cnot5_j_n5678 (1);
  n5682_o <= gen5_n5_cnot5_j_n5678 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5683_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5684_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5685_o <= n5683_o & n5684_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n5686 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n5685_o,
    o => gen5_n6_cnot5_j_o);
  n5689_o <= gen5_n6_cnot5_j_n5686 (1);
  n5690_o <= gen5_n6_cnot5_j_n5686 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5691_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5692_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5693_o <= n5691_o & n5692_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n5694 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n5693_o,
    o => gen5_n7_cnot5_j_o);
  n5697_o <= gen5_n7_cnot5_j_n5694 (1);
  n5698_o <= gen5_n7_cnot5_j_n5694 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5699_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5700_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5701_o <= n5699_o & n5700_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n5702 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n5701_o,
    o => gen5_n8_cnot5_j_o);
  n5705_o <= gen5_n8_cnot5_j_n5702 (1);
  n5706_o <= gen5_n8_cnot5_j_n5702 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5707_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5708_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5709_o <= n5707_o & n5708_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n5710 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n5709_o,
    o => gen5_n9_cnot5_j_o);
  n5713_o <= gen5_n9_cnot5_j_n5710 (1);
  n5714_o <= gen5_n9_cnot5_j_n5710 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5715_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5716_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5717_o <= n5715_o & n5716_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n5718 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n5717_o,
    o => gen5_n10_cnot5_j_o);
  n5721_o <= gen5_n10_cnot5_j_n5718 (1);
  n5722_o <= gen5_n10_cnot5_j_n5718 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5723_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5724_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5725_o <= n5723_o & n5724_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n5726 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n5725_o,
    o => gen5_n11_cnot5_j_o);
  n5729_o <= gen5_n11_cnot5_j_n5726 (1);
  n5730_o <= gen5_n11_cnot5_j_n5726 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5731_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5732_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5733_o <= n5731_o & n5732_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n5734 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n5733_o,
    o => gen5_n12_cnot5_j_o);
  n5737_o <= gen5_n12_cnot5_j_n5734 (1);
  n5738_o <= gen5_n12_cnot5_j_n5734 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5739_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5740_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5741_o <= n5739_o & n5740_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n5742 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n5741_o,
    o => gen5_n13_cnot5_j_o);
  n5745_o <= gen5_n13_cnot5_j_n5742 (1);
  n5746_o <= gen5_n13_cnot5_j_n5742 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5747_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5748_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5749_o <= n5747_o & n5748_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n5750 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n5749_o,
    o => gen5_n14_cnot5_j_o);
  n5753_o <= gen5_n14_cnot5_j_n5750 (1);
  n5754_o <= gen5_n14_cnot5_j_n5750 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5755_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5756_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5757_o <= n5755_o & n5756_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n5758 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n5757_o,
    o => gen5_n15_cnot5_j_o);
  n5761_o <= gen5_n15_cnot5_j_n5758 (1);
  n5762_o <= gen5_n15_cnot5_j_n5758 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5763_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5764_o <= s4_a (17);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5765_o <= n5763_o & n5764_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n16_cnot5_j_n5766 <= gen5_n16_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n16_cnot5_j : entity work.cnot port map (
    i => n5765_o,
    o => gen5_n16_cnot5_j_o);
  n5769_o <= gen5_n16_cnot5_j_n5766 (1);
  n5770_o <= gen5_n16_cnot5_j_n5766 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n5771_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n5772_o <= s5_mid (17);
  -- vhdl_source/add_in_place.vhdl:142:23
  n5773_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n5774_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5775_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5776_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5777_o <= n5775_o & n5776_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n5778 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n5777_o,
    o => gen6_n1_cnot1_j_o);
  n5781_o <= gen6_n1_cnot1_j_n5778 (1);
  n5782_o <= gen6_n1_cnot1_j_n5778 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5783_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5784_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5785_o <= n5783_o & n5784_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n5786 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n5785_o,
    o => gen6_n2_cnot1_j_o);
  n5789_o <= gen6_n2_cnot1_j_n5786 (1);
  n5790_o <= gen6_n2_cnot1_j_n5786 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5791_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5792_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5793_o <= n5791_o & n5792_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n5794 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n5793_o,
    o => gen6_n3_cnot1_j_o);
  n5797_o <= gen6_n3_cnot1_j_n5794 (1);
  n5798_o <= gen6_n3_cnot1_j_n5794 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5799_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5800_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5801_o <= n5799_o & n5800_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n5802 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n5801_o,
    o => gen6_n4_cnot1_j_o);
  n5805_o <= gen6_n4_cnot1_j_n5802 (1);
  n5806_o <= gen6_n4_cnot1_j_n5802 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5807_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5808_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5809_o <= n5807_o & n5808_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n5810 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n5809_o,
    o => gen6_n5_cnot1_j_o);
  n5813_o <= gen6_n5_cnot1_j_n5810 (1);
  n5814_o <= gen6_n5_cnot1_j_n5810 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5815_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5816_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5817_o <= n5815_o & n5816_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n5818 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n5817_o,
    o => gen6_n6_cnot1_j_o);
  n5821_o <= gen6_n6_cnot1_j_n5818 (1);
  n5822_o <= gen6_n6_cnot1_j_n5818 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5823_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5824_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5825_o <= n5823_o & n5824_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n5826 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n5825_o,
    o => gen6_n7_cnot1_j_o);
  n5829_o <= gen6_n7_cnot1_j_n5826 (1);
  n5830_o <= gen6_n7_cnot1_j_n5826 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5831_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5832_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5833_o <= n5831_o & n5832_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n5834 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n5833_o,
    o => gen6_n8_cnot1_j_o);
  n5837_o <= gen6_n8_cnot1_j_n5834 (1);
  n5838_o <= gen6_n8_cnot1_j_n5834 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5839_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5840_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5841_o <= n5839_o & n5840_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n5842 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n5841_o,
    o => gen6_n9_cnot1_j_o);
  n5845_o <= gen6_n9_cnot1_j_n5842 (1);
  n5846_o <= gen6_n9_cnot1_j_n5842 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5847_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5848_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5849_o <= n5847_o & n5848_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n5850 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n5849_o,
    o => gen6_n10_cnot1_j_o);
  n5853_o <= gen6_n10_cnot1_j_n5850 (1);
  n5854_o <= gen6_n10_cnot1_j_n5850 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5855_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5856_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5857_o <= n5855_o & n5856_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n5858 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n5857_o,
    o => gen6_n11_cnot1_j_o);
  n5861_o <= gen6_n11_cnot1_j_n5858 (1);
  n5862_o <= gen6_n11_cnot1_j_n5858 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5863_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5864_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5865_o <= n5863_o & n5864_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n5866 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n5865_o,
    o => gen6_n12_cnot1_j_o);
  n5869_o <= gen6_n12_cnot1_j_n5866 (1);
  n5870_o <= gen6_n12_cnot1_j_n5866 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5871_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5872_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5873_o <= n5871_o & n5872_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n5874 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n5873_o,
    o => gen6_n13_cnot1_j_o);
  n5877_o <= gen6_n13_cnot1_j_n5874 (1);
  n5878_o <= gen6_n13_cnot1_j_n5874 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5879_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5880_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5881_o <= n5879_o & n5880_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n5882 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n5881_o,
    o => gen6_n14_cnot1_j_o);
  n5885_o <= gen6_n14_cnot1_j_n5882 (1);
  n5886_o <= gen6_n14_cnot1_j_n5882 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5887_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5888_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5889_o <= n5887_o & n5888_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n5890 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n5889_o,
    o => gen6_n15_cnot1_j_o);
  n5893_o <= gen6_n15_cnot1_j_n5890 (1);
  n5894_o <= gen6_n15_cnot1_j_n5890 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5895_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5896_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5897_o <= n5895_o & n5896_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n5898 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n5897_o,
    o => gen6_n16_cnot1_j_o);
  n5901_o <= gen6_n16_cnot1_j_n5898 (1);
  n5902_o <= gen6_n16_cnot1_j_n5898 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5903_o <= s5_a (17);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5904_o <= s5_b (17);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5905_o <= n5903_o & n5904_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n17_cnot1_j_n5906 <= gen6_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n17_cnot1_j : entity work.cnot port map (
    i => n5905_o,
    o => gen6_n17_cnot1_j_o);
  n5909_o <= gen6_n17_cnot1_j_n5906 (1);
  n5910_o <= gen6_n17_cnot1_j_n5906 (0);
  n5911_o <= n5121_o & n5113_o & n5105_o & n5097_o & n5089_o & n5081_o & n5073_o & n5065_o & n5057_o & n5049_o & n5041_o & n5033_o & n5025_o & n5017_o & n5009_o & n5001_o & n4993_o & n5123_o;
  n5912_o <= n5122_o & n5114_o & n5106_o & n5098_o & n5090_o & n5082_o & n5074_o & n5066_o & n5058_o & n5050_o & n5042_o & n5034_o & n5026_o & n5018_o & n5010_o & n5002_o & n4994_o & n5124_o;
  n5913_o <= n5126_o & n5133_o & n5141_o & n5149_o & n5157_o & n5165_o & n5173_o & n5181_o & n5189_o & n5197_o & n5205_o & n5213_o & n5221_o & n5229_o & n5237_o & n5245_o & n5253_o & n5125_o;
  n5914_o <= n5134_o & n5142_o & n5150_o & n5158_o & n5166_o & n5174_o & n5182_o & n5190_o & n5198_o & n5206_o & n5214_o & n5222_o & n5230_o & n5238_o & n5246_o & n5254_o & n5255_o;
  n5915_o <= n5443_o & n5432_o & n5421_o & n5410_o & n5399_o & n5388_o & n5377_o & n5366_o & n5355_o & n5344_o & n5333_o & n5322_o & n5311_o & n5300_o & n5289_o & n5278_o & n5267_o & n5256_o;
  n5916_o <= n5444_o & n5442_o & n5431_o & n5420_o & n5409_o & n5398_o & n5387_o & n5376_o & n5365_o & n5354_o & n5343_o & n5332_o & n5321_o & n5310_o & n5299_o & n5288_o & n5277_o & n5266_o;
  n5917_o <= n5445_o & n5441_o & n5430_o & n5419_o & n5408_o & n5397_o & n5386_o & n5375_o & n5364_o & n5353_o & n5342_o & n5331_o & n5320_o & n5309_o & n5298_o & n5287_o & n5276_o & n5265_o;
  n5918_o <= n5452_o & n5462_o & n5473_o & n5484_o & n5495_o & n5506_o & n5517_o & n5528_o & n5539_o & n5550_o & n5561_o & n5572_o & n5583_o & n5594_o & n5605_o & n5616_o & n5627_o & n5638_o;
  n5919_o <= n5464_o & n5475_o & n5486_o & n5497_o & n5508_o & n5519_o & n5530_o & n5541_o & n5552_o & n5563_o & n5574_o & n5585_o & n5596_o & n5607_o & n5618_o & n5629_o & n5640_o & n5641_o;
  n5920_o <= n5453_o & n5463_o & n5474_o & n5485_o & n5496_o & n5507_o & n5518_o & n5529_o & n5540_o & n5551_o & n5562_o & n5573_o & n5584_o & n5595_o & n5606_o & n5617_o & n5628_o & n5639_o;
  n5921_o <= n5770_o & n5762_o & n5754_o & n5746_o & n5738_o & n5730_o & n5722_o & n5714_o & n5706_o & n5698_o & n5690_o & n5682_o & n5674_o & n5666_o & n5658_o & n5650_o & n5642_o;
  n5922_o <= n5772_o & n5769_o & n5761_o & n5753_o & n5745_o & n5737_o & n5729_o & n5721_o & n5713_o & n5705_o & n5697_o & n5689_o & n5681_o & n5673_o & n5665_o & n5657_o & n5649_o & n5771_o;
  n5923_o <= n5909_o & n5901_o & n5893_o & n5885_o & n5877_o & n5869_o & n5861_o & n5853_o & n5845_o & n5837_o & n5829_o & n5821_o & n5813_o & n5805_o & n5797_o & n5789_o & n5781_o & n5773_o;
  n5924_o <= n5910_o & n5902_o & n5894_o & n5886_o & n5878_o & n5870_o & n5862_o & n5854_o & n5846_o & n5838_o & n5830_o & n5822_o & n5814_o & n5806_o & n5798_o & n5790_o & n5782_o & n5774_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n4978_o : std_logic_vector (1 downto 0);
  signal n4979_o : std_logic;
  signal n4980_o : std_logic;
  signal n4981_o : std_logic;
  signal n4982_o : std_logic;
  signal n4983_o : std_logic;
  signal n4984_o : std_logic_vector (2 downto 0);
begin
  o <= n4984_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n4978_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n4979_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n4980_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n4981_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n4982_o <= n4980_o and n4981_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n4983_o <= n4979_o xor n4982_o;
  n4984_o <= n4978_o & n4983_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n4972_o : std_logic;
  signal n4973_o : std_logic;
  signal n4974_o : std_logic;
  signal n4975_o : std_logic;
  signal n4976_o : std_logic_vector (1 downto 0);
begin
  o <= n4976_o;
  -- vhdl_source/cnot.vhdl:24:17
  n4972_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n4973_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n4974_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n4975_o <= n4973_o xor n4974_o;
  -- vhdl_source/cnot_reg.vhdl:15:16
  n4976_o <= n4972_o & n4975_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_13 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_13;

architecture rtl of angleh_lookup_17_13 is
  signal n4952_o : std_logic;
  signal n4953_o : std_logic;
  signal n4954_o : std_logic;
  signal n4955_o : std_logic;
  signal n4956_o : std_logic;
  signal n4957_o : std_logic;
  signal n4958_o : std_logic;
  signal n4959_o : std_logic;
  signal n4960_o : std_logic;
  signal n4961_o : std_logic;
  signal n4962_o : std_logic;
  signal n4963_o : std_logic;
  signal n4964_o : std_logic;
  signal n4965_o : std_logic;
  signal n4966_o : std_logic;
  signal n4967_o : std_logic;
  signal n4968_o : std_logic;
  signal n4969_o : std_logic;
  signal n4970_o : std_logic_vector (16 downto 0);
begin
  o <= n4970_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4952_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4953_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4954_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4955_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4956_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4957_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4958_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4959_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4960_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4961_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4962_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4963_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4964_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4965_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4966_o <= not n4965_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4967_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4968_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4969_o <= i (0);
  n4970_o <= n4952_o & n4953_o & n4954_o & n4955_o & n4956_o & n4957_o & n4958_o & n4959_o & n4960_o & n4961_o & n4962_o & n4963_o & n4964_o & n4966_o & n4967_o & n4968_o & n4969_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_13 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (12 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (12 downto 0));
end entity cnot_reg_13;

architecture rtl of cnot_reg_13 is
  signal ctrl_prop : std_logic_vector (13 downto 0);
  signal n4844_o : std_logic;
  signal n4845_o : std_logic;
  signal n4846_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4847 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4850_o : std_logic;
  signal n4851_o : std_logic;
  signal n4852_o : std_logic;
  signal n4853_o : std_logic;
  signal n4854_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4855 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4858_o : std_logic;
  signal n4859_o : std_logic;
  signal n4860_o : std_logic;
  signal n4861_o : std_logic;
  signal n4862_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4863 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4866_o : std_logic;
  signal n4867_o : std_logic;
  signal n4868_o : std_logic;
  signal n4869_o : std_logic;
  signal n4870_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4871 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4874_o : std_logic;
  signal n4875_o : std_logic;
  signal n4876_o : std_logic;
  signal n4877_o : std_logic;
  signal n4878_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4879 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4882_o : std_logic;
  signal n4883_o : std_logic;
  signal n4884_o : std_logic;
  signal n4885_o : std_logic;
  signal n4886_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4887 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4890_o : std_logic;
  signal n4891_o : std_logic;
  signal n4892_o : std_logic;
  signal n4893_o : std_logic;
  signal n4894_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4895 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4898_o : std_logic;
  signal n4899_o : std_logic;
  signal n4900_o : std_logic;
  signal n4901_o : std_logic;
  signal n4902_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4903 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4906_o : std_logic;
  signal n4907_o : std_logic;
  signal n4908_o : std_logic;
  signal n4909_o : std_logic;
  signal n4910_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n4911 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n4914_o : std_logic;
  signal n4915_o : std_logic;
  signal n4916_o : std_logic;
  signal n4917_o : std_logic;
  signal n4918_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n4919 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n4922_o : std_logic;
  signal n4923_o : std_logic;
  signal n4924_o : std_logic;
  signal n4925_o : std_logic;
  signal n4926_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n4927 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n4930_o : std_logic;
  signal n4931_o : std_logic;
  signal n4932_o : std_logic;
  signal n4933_o : std_logic;
  signal n4934_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n4935 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n4938_o : std_logic;
  signal n4939_o : std_logic;
  signal n4940_o : std_logic;
  signal n4941_o : std_logic;
  signal n4942_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n4943 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n4946_o : std_logic;
  signal n4947_o : std_logic;
  signal n4948_o : std_logic;
  signal n4949_o : std_logic_vector (12 downto 0);
  signal n4950_o : std_logic_vector (13 downto 0);
begin
  ctrl_out <= n4948_o;
  o <= n4949_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4950_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4844_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4845_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4846_o <= n4844_o & n4845_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4847 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4846_o,
    o => gen1_n0_cnot0_o);
  n4850_o <= gen1_n0_cnot0_n4847 (1);
  n4851_o <= gen1_n0_cnot0_n4847 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4852_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4853_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4854_o <= n4852_o & n4853_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4855 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4854_o,
    o => gen1_n1_cnot0_o);
  n4858_o <= gen1_n1_cnot0_n4855 (1);
  n4859_o <= gen1_n1_cnot0_n4855 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4860_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4861_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4862_o <= n4860_o & n4861_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4863 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4862_o,
    o => gen1_n2_cnot0_o);
  n4866_o <= gen1_n2_cnot0_n4863 (1);
  n4867_o <= gen1_n2_cnot0_n4863 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4868_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4869_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4870_o <= n4868_o & n4869_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4871 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4870_o,
    o => gen1_n3_cnot0_o);
  n4874_o <= gen1_n3_cnot0_n4871 (1);
  n4875_o <= gen1_n3_cnot0_n4871 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4876_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4877_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4878_o <= n4876_o & n4877_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4879 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4878_o,
    o => gen1_n4_cnot0_o);
  n4882_o <= gen1_n4_cnot0_n4879 (1);
  n4883_o <= gen1_n4_cnot0_n4879 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4884_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4885_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4886_o <= n4884_o & n4885_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4887 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4886_o,
    o => gen1_n5_cnot0_o);
  n4890_o <= gen1_n5_cnot0_n4887 (1);
  n4891_o <= gen1_n5_cnot0_n4887 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4892_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4893_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4894_o <= n4892_o & n4893_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4895 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4894_o,
    o => gen1_n6_cnot0_o);
  n4898_o <= gen1_n6_cnot0_n4895 (1);
  n4899_o <= gen1_n6_cnot0_n4895 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4900_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4901_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4902_o <= n4900_o & n4901_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4903 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4902_o,
    o => gen1_n7_cnot0_o);
  n4906_o <= gen1_n7_cnot0_n4903 (1);
  n4907_o <= gen1_n7_cnot0_n4903 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4908_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4909_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4910_o <= n4908_o & n4909_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n4911 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n4910_o,
    o => gen1_n8_cnot0_o);
  n4914_o <= gen1_n8_cnot0_n4911 (1);
  n4915_o <= gen1_n8_cnot0_n4911 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4916_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4917_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4918_o <= n4916_o & n4917_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n4919 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n4918_o,
    o => gen1_n9_cnot0_o);
  n4922_o <= gen1_n9_cnot0_n4919 (1);
  n4923_o <= gen1_n9_cnot0_n4919 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4924_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4925_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4926_o <= n4924_o & n4925_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n4927 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n4926_o,
    o => gen1_n10_cnot0_o);
  n4930_o <= gen1_n10_cnot0_n4927 (1);
  n4931_o <= gen1_n10_cnot0_n4927 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4932_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4933_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4934_o <= n4932_o & n4933_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n4935 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n4934_o,
    o => gen1_n11_cnot0_o);
  n4938_o <= gen1_n11_cnot0_n4935 (1);
  n4939_o <= gen1_n11_cnot0_n4935 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4940_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4941_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4942_o <= n4940_o & n4941_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n4943 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n4942_o,
    o => gen1_n12_cnot0_o);
  n4946_o <= gen1_n12_cnot0_n4943 (1);
  n4947_o <= gen1_n12_cnot0_n4943 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4948_o <= ctrl_prop (13);
  n4949_o <= n4947_o & n4939_o & n4931_o & n4923_o & n4915_o & n4907_o & n4899_o & n4891_o & n4883_o & n4875_o & n4867_o & n4859_o & n4851_o;
  n4950_o <= n4946_o & n4938_o & n4930_o & n4922_o & n4914_o & n4906_o & n4898_o & n4890_o & n4882_o & n4874_o & n4866_o & n4858_o & n4850_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_12 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_12;

architecture rtl of angleh_lookup_17_12 is
  signal n4823_o : std_logic;
  signal n4824_o : std_logic;
  signal n4825_o : std_logic;
  signal n4826_o : std_logic;
  signal n4827_o : std_logic;
  signal n4828_o : std_logic;
  signal n4829_o : std_logic;
  signal n4830_o : std_logic;
  signal n4831_o : std_logic;
  signal n4832_o : std_logic;
  signal n4833_o : std_logic;
  signal n4834_o : std_logic;
  signal n4835_o : std_logic;
  signal n4836_o : std_logic;
  signal n4837_o : std_logic;
  signal n4838_o : std_logic;
  signal n4839_o : std_logic;
  signal n4840_o : std_logic;
  signal n4841_o : std_logic_vector (16 downto 0);
begin
  o <= n4841_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4823_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4824_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4825_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4826_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4827_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4828_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4829_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4830_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4831_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4832_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4833_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4834_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4835_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4836_o <= not n4835_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4837_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4838_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4839_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4840_o <= i (0);
  n4841_o <= n4823_o & n4824_o & n4825_o & n4826_o & n4827_o & n4828_o & n4829_o & n4830_o & n4831_o & n4832_o & n4833_o & n4834_o & n4836_o & n4837_o & n4838_o & n4839_o & n4840_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_12 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (11 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (11 downto 0));
end entity cnot_reg_12;

architecture rtl of cnot_reg_12 is
  signal ctrl_prop : std_logic_vector (12 downto 0);
  signal n4723_o : std_logic;
  signal n4724_o : std_logic;
  signal n4725_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4726 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4729_o : std_logic;
  signal n4730_o : std_logic;
  signal n4731_o : std_logic;
  signal n4732_o : std_logic;
  signal n4733_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4734 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4737_o : std_logic;
  signal n4738_o : std_logic;
  signal n4739_o : std_logic;
  signal n4740_o : std_logic;
  signal n4741_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4742 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4745_o : std_logic;
  signal n4746_o : std_logic;
  signal n4747_o : std_logic;
  signal n4748_o : std_logic;
  signal n4749_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4750 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4753_o : std_logic;
  signal n4754_o : std_logic;
  signal n4755_o : std_logic;
  signal n4756_o : std_logic;
  signal n4757_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4758 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4761_o : std_logic;
  signal n4762_o : std_logic;
  signal n4763_o : std_logic;
  signal n4764_o : std_logic;
  signal n4765_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4766 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4769_o : std_logic;
  signal n4770_o : std_logic;
  signal n4771_o : std_logic;
  signal n4772_o : std_logic;
  signal n4773_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4774 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4777_o : std_logic;
  signal n4778_o : std_logic;
  signal n4779_o : std_logic;
  signal n4780_o : std_logic;
  signal n4781_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4782 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4785_o : std_logic;
  signal n4786_o : std_logic;
  signal n4787_o : std_logic;
  signal n4788_o : std_logic;
  signal n4789_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n4790 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n4793_o : std_logic;
  signal n4794_o : std_logic;
  signal n4795_o : std_logic;
  signal n4796_o : std_logic;
  signal n4797_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n4798 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n4801_o : std_logic;
  signal n4802_o : std_logic;
  signal n4803_o : std_logic;
  signal n4804_o : std_logic;
  signal n4805_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n4806 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n4809_o : std_logic;
  signal n4810_o : std_logic;
  signal n4811_o : std_logic;
  signal n4812_o : std_logic;
  signal n4813_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n4814 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n4817_o : std_logic;
  signal n4818_o : std_logic;
  signal n4819_o : std_logic;
  signal n4820_o : std_logic_vector (11 downto 0);
  signal n4821_o : std_logic_vector (12 downto 0);
begin
  ctrl_out <= n4819_o;
  o <= n4820_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4821_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4723_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4724_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4725_o <= n4723_o & n4724_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4726 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4725_o,
    o => gen1_n0_cnot0_o);
  n4729_o <= gen1_n0_cnot0_n4726 (1);
  n4730_o <= gen1_n0_cnot0_n4726 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4731_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4732_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4733_o <= n4731_o & n4732_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4734 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4733_o,
    o => gen1_n1_cnot0_o);
  n4737_o <= gen1_n1_cnot0_n4734 (1);
  n4738_o <= gen1_n1_cnot0_n4734 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4739_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4740_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4741_o <= n4739_o & n4740_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4742 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4741_o,
    o => gen1_n2_cnot0_o);
  n4745_o <= gen1_n2_cnot0_n4742 (1);
  n4746_o <= gen1_n2_cnot0_n4742 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4747_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4748_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4749_o <= n4747_o & n4748_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4750 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4749_o,
    o => gen1_n3_cnot0_o);
  n4753_o <= gen1_n3_cnot0_n4750 (1);
  n4754_o <= gen1_n3_cnot0_n4750 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4755_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4756_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4757_o <= n4755_o & n4756_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4758 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4757_o,
    o => gen1_n4_cnot0_o);
  n4761_o <= gen1_n4_cnot0_n4758 (1);
  n4762_o <= gen1_n4_cnot0_n4758 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4763_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4764_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4765_o <= n4763_o & n4764_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4766 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4765_o,
    o => gen1_n5_cnot0_o);
  n4769_o <= gen1_n5_cnot0_n4766 (1);
  n4770_o <= gen1_n5_cnot0_n4766 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4771_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4772_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4773_o <= n4771_o & n4772_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4774 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4773_o,
    o => gen1_n6_cnot0_o);
  n4777_o <= gen1_n6_cnot0_n4774 (1);
  n4778_o <= gen1_n6_cnot0_n4774 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4779_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4780_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4781_o <= n4779_o & n4780_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4782 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4781_o,
    o => gen1_n7_cnot0_o);
  n4785_o <= gen1_n7_cnot0_n4782 (1);
  n4786_o <= gen1_n7_cnot0_n4782 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4787_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4788_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4789_o <= n4787_o & n4788_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n4790 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n4789_o,
    o => gen1_n8_cnot0_o);
  n4793_o <= gen1_n8_cnot0_n4790 (1);
  n4794_o <= gen1_n8_cnot0_n4790 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4795_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4796_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4797_o <= n4795_o & n4796_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n4798 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n4797_o,
    o => gen1_n9_cnot0_o);
  n4801_o <= gen1_n9_cnot0_n4798 (1);
  n4802_o <= gen1_n9_cnot0_n4798 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4803_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4804_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4805_o <= n4803_o & n4804_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n4806 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n4805_o,
    o => gen1_n10_cnot0_o);
  n4809_o <= gen1_n10_cnot0_n4806 (1);
  n4810_o <= gen1_n10_cnot0_n4806 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4811_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4812_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4813_o <= n4811_o & n4812_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n4814 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n4813_o,
    o => gen1_n11_cnot0_o);
  n4817_o <= gen1_n11_cnot0_n4814 (1);
  n4818_o <= gen1_n11_cnot0_n4814 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4819_o <= ctrl_prop (12);
  n4820_o <= n4818_o & n4810_o & n4802_o & n4794_o & n4786_o & n4778_o & n4770_o & n4762_o & n4754_o & n4746_o & n4738_o & n4730_o;
  n4821_o <= n4817_o & n4809_o & n4801_o & n4793_o & n4785_o & n4777_o & n4769_o & n4761_o & n4753_o & n4745_o & n4737_o & n4729_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_11 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_11;

architecture rtl of angleh_lookup_17_11 is
  signal n4702_o : std_logic;
  signal n4703_o : std_logic;
  signal n4704_o : std_logic;
  signal n4705_o : std_logic;
  signal n4706_o : std_logic;
  signal n4707_o : std_logic;
  signal n4708_o : std_logic;
  signal n4709_o : std_logic;
  signal n4710_o : std_logic;
  signal n4711_o : std_logic;
  signal n4712_o : std_logic;
  signal n4713_o : std_logic;
  signal n4714_o : std_logic;
  signal n4715_o : std_logic;
  signal n4716_o : std_logic;
  signal n4717_o : std_logic;
  signal n4718_o : std_logic;
  signal n4719_o : std_logic;
  signal n4720_o : std_logic_vector (16 downto 0);
begin
  o <= n4720_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4702_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4703_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4704_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4705_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4706_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4707_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4708_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4709_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4710_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4711_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4712_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4713_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4714_o <= not n4713_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4715_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4716_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4717_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4718_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4719_o <= i (0);
  n4720_o <= n4702_o & n4703_o & n4704_o & n4705_o & n4706_o & n4707_o & n4708_o & n4709_o & n4710_o & n4711_o & n4712_o & n4714_o & n4715_o & n4716_o & n4717_o & n4718_o & n4719_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_11 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (10 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (10 downto 0));
end entity cnot_reg_11;

architecture rtl of cnot_reg_11 is
  signal ctrl_prop : std_logic_vector (11 downto 0);
  signal n4610_o : std_logic;
  signal n4611_o : std_logic;
  signal n4612_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4613 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4616_o : std_logic;
  signal n4617_o : std_logic;
  signal n4618_o : std_logic;
  signal n4619_o : std_logic;
  signal n4620_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4621 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4624_o : std_logic;
  signal n4625_o : std_logic;
  signal n4626_o : std_logic;
  signal n4627_o : std_logic;
  signal n4628_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4629 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4632_o : std_logic;
  signal n4633_o : std_logic;
  signal n4634_o : std_logic;
  signal n4635_o : std_logic;
  signal n4636_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4637 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4640_o : std_logic;
  signal n4641_o : std_logic;
  signal n4642_o : std_logic;
  signal n4643_o : std_logic;
  signal n4644_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4645 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4648_o : std_logic;
  signal n4649_o : std_logic;
  signal n4650_o : std_logic;
  signal n4651_o : std_logic;
  signal n4652_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4653 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4656_o : std_logic;
  signal n4657_o : std_logic;
  signal n4658_o : std_logic;
  signal n4659_o : std_logic;
  signal n4660_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4661 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4664_o : std_logic;
  signal n4665_o : std_logic;
  signal n4666_o : std_logic;
  signal n4667_o : std_logic;
  signal n4668_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4669 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4672_o : std_logic;
  signal n4673_o : std_logic;
  signal n4674_o : std_logic;
  signal n4675_o : std_logic;
  signal n4676_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n4677 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n4680_o : std_logic;
  signal n4681_o : std_logic;
  signal n4682_o : std_logic;
  signal n4683_o : std_logic;
  signal n4684_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n4685 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n4688_o : std_logic;
  signal n4689_o : std_logic;
  signal n4690_o : std_logic;
  signal n4691_o : std_logic;
  signal n4692_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n4693 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n4696_o : std_logic;
  signal n4697_o : std_logic;
  signal n4698_o : std_logic;
  signal n4699_o : std_logic_vector (10 downto 0);
  signal n4700_o : std_logic_vector (11 downto 0);
begin
  ctrl_out <= n4698_o;
  o <= n4699_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4700_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4610_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4611_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4612_o <= n4610_o & n4611_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4613 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4612_o,
    o => gen1_n0_cnot0_o);
  n4616_o <= gen1_n0_cnot0_n4613 (1);
  n4617_o <= gen1_n0_cnot0_n4613 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4618_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4619_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4620_o <= n4618_o & n4619_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4621 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4620_o,
    o => gen1_n1_cnot0_o);
  n4624_o <= gen1_n1_cnot0_n4621 (1);
  n4625_o <= gen1_n1_cnot0_n4621 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4626_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4627_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4628_o <= n4626_o & n4627_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4629 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4628_o,
    o => gen1_n2_cnot0_o);
  n4632_o <= gen1_n2_cnot0_n4629 (1);
  n4633_o <= gen1_n2_cnot0_n4629 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4634_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4635_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4636_o <= n4634_o & n4635_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4637 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4636_o,
    o => gen1_n3_cnot0_o);
  n4640_o <= gen1_n3_cnot0_n4637 (1);
  n4641_o <= gen1_n3_cnot0_n4637 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4642_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4643_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4644_o <= n4642_o & n4643_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4645 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4644_o,
    o => gen1_n4_cnot0_o);
  n4648_o <= gen1_n4_cnot0_n4645 (1);
  n4649_o <= gen1_n4_cnot0_n4645 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4650_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4651_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4652_o <= n4650_o & n4651_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4653 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4652_o,
    o => gen1_n5_cnot0_o);
  n4656_o <= gen1_n5_cnot0_n4653 (1);
  n4657_o <= gen1_n5_cnot0_n4653 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4658_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4659_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4660_o <= n4658_o & n4659_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4661 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4660_o,
    o => gen1_n6_cnot0_o);
  n4664_o <= gen1_n6_cnot0_n4661 (1);
  n4665_o <= gen1_n6_cnot0_n4661 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4666_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4667_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4668_o <= n4666_o & n4667_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4669 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4668_o,
    o => gen1_n7_cnot0_o);
  n4672_o <= gen1_n7_cnot0_n4669 (1);
  n4673_o <= gen1_n7_cnot0_n4669 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4674_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4675_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4676_o <= n4674_o & n4675_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n4677 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n4676_o,
    o => gen1_n8_cnot0_o);
  n4680_o <= gen1_n8_cnot0_n4677 (1);
  n4681_o <= gen1_n8_cnot0_n4677 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4682_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4683_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4684_o <= n4682_o & n4683_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n4685 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n4684_o,
    o => gen1_n9_cnot0_o);
  n4688_o <= gen1_n9_cnot0_n4685 (1);
  n4689_o <= gen1_n9_cnot0_n4685 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4690_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4691_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4692_o <= n4690_o & n4691_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n4693 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n4692_o,
    o => gen1_n10_cnot0_o);
  n4696_o <= gen1_n10_cnot0_n4693 (1);
  n4697_o <= gen1_n10_cnot0_n4693 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4698_o <= ctrl_prop (11);
  n4699_o <= n4697_o & n4689_o & n4681_o & n4673_o & n4665_o & n4657_o & n4649_o & n4641_o & n4633_o & n4625_o & n4617_o;
  n4700_o <= n4696_o & n4688_o & n4680_o & n4672_o & n4664_o & n4656_o & n4648_o & n4640_o & n4632_o & n4624_o & n4616_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_10 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_10;

architecture rtl of angleh_lookup_17_10 is
  signal n4589_o : std_logic;
  signal n4590_o : std_logic;
  signal n4591_o : std_logic;
  signal n4592_o : std_logic;
  signal n4593_o : std_logic;
  signal n4594_o : std_logic;
  signal n4595_o : std_logic;
  signal n4596_o : std_logic;
  signal n4597_o : std_logic;
  signal n4598_o : std_logic;
  signal n4599_o : std_logic;
  signal n4600_o : std_logic;
  signal n4601_o : std_logic;
  signal n4602_o : std_logic;
  signal n4603_o : std_logic;
  signal n4604_o : std_logic;
  signal n4605_o : std_logic;
  signal n4606_o : std_logic;
  signal n4607_o : std_logic_vector (16 downto 0);
begin
  o <= n4607_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4589_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4590_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4591_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4592_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4593_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4594_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4595_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4596_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4597_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4598_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4599_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4600_o <= not n4599_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4601_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4602_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4603_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4604_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4605_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4606_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n4607_o <= n4589_o & n4590_o & n4591_o & n4592_o & n4593_o & n4594_o & n4595_o & n4596_o & n4597_o & n4598_o & n4600_o & n4601_o & n4602_o & n4603_o & n4604_o & n4605_o & n4606_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_10 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (9 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (9 downto 0));
end entity cnot_reg_10;

architecture rtl of cnot_reg_10 is
  signal ctrl_prop : std_logic_vector (10 downto 0);
  signal n4505_o : std_logic;
  signal n4506_o : std_logic;
  signal n4507_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4508 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4511_o : std_logic;
  signal n4512_o : std_logic;
  signal n4513_o : std_logic;
  signal n4514_o : std_logic;
  signal n4515_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4516 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4519_o : std_logic;
  signal n4520_o : std_logic;
  signal n4521_o : std_logic;
  signal n4522_o : std_logic;
  signal n4523_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4524 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4527_o : std_logic;
  signal n4528_o : std_logic;
  signal n4529_o : std_logic;
  signal n4530_o : std_logic;
  signal n4531_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4532 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4535_o : std_logic;
  signal n4536_o : std_logic;
  signal n4537_o : std_logic;
  signal n4538_o : std_logic;
  signal n4539_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4540 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4543_o : std_logic;
  signal n4544_o : std_logic;
  signal n4545_o : std_logic;
  signal n4546_o : std_logic;
  signal n4547_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4548 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4551_o : std_logic;
  signal n4552_o : std_logic;
  signal n4553_o : std_logic;
  signal n4554_o : std_logic;
  signal n4555_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4556 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4559_o : std_logic;
  signal n4560_o : std_logic;
  signal n4561_o : std_logic;
  signal n4562_o : std_logic;
  signal n4563_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4564 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4567_o : std_logic;
  signal n4568_o : std_logic;
  signal n4569_o : std_logic;
  signal n4570_o : std_logic;
  signal n4571_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n4572 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n4575_o : std_logic;
  signal n4576_o : std_logic;
  signal n4577_o : std_logic;
  signal n4578_o : std_logic;
  signal n4579_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n4580 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n4583_o : std_logic;
  signal n4584_o : std_logic;
  signal n4585_o : std_logic;
  signal n4586_o : std_logic_vector (9 downto 0);
  signal n4587_o : std_logic_vector (10 downto 0);
begin
  ctrl_out <= n4585_o;
  o <= n4586_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4587_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4505_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4506_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4507_o <= n4505_o & n4506_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4508 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4507_o,
    o => gen1_n0_cnot0_o);
  n4511_o <= gen1_n0_cnot0_n4508 (1);
  n4512_o <= gen1_n0_cnot0_n4508 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4513_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4514_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4515_o <= n4513_o & n4514_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4516 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4515_o,
    o => gen1_n1_cnot0_o);
  n4519_o <= gen1_n1_cnot0_n4516 (1);
  n4520_o <= gen1_n1_cnot0_n4516 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4521_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4522_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4523_o <= n4521_o & n4522_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4524 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4523_o,
    o => gen1_n2_cnot0_o);
  n4527_o <= gen1_n2_cnot0_n4524 (1);
  n4528_o <= gen1_n2_cnot0_n4524 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4529_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4530_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4531_o <= n4529_o & n4530_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4532 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4531_o,
    o => gen1_n3_cnot0_o);
  n4535_o <= gen1_n3_cnot0_n4532 (1);
  n4536_o <= gen1_n3_cnot0_n4532 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4537_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4538_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4539_o <= n4537_o & n4538_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4540 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4539_o,
    o => gen1_n4_cnot0_o);
  n4543_o <= gen1_n4_cnot0_n4540 (1);
  n4544_o <= gen1_n4_cnot0_n4540 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4545_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4546_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4547_o <= n4545_o & n4546_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4548 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4547_o,
    o => gen1_n5_cnot0_o);
  n4551_o <= gen1_n5_cnot0_n4548 (1);
  n4552_o <= gen1_n5_cnot0_n4548 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4553_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4554_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4555_o <= n4553_o & n4554_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4556 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4555_o,
    o => gen1_n6_cnot0_o);
  n4559_o <= gen1_n6_cnot0_n4556 (1);
  n4560_o <= gen1_n6_cnot0_n4556 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4561_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4562_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4563_o <= n4561_o & n4562_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4564 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4563_o,
    o => gen1_n7_cnot0_o);
  n4567_o <= gen1_n7_cnot0_n4564 (1);
  n4568_o <= gen1_n7_cnot0_n4564 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4569_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4570_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4571_o <= n4569_o & n4570_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n4572 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n4571_o,
    o => gen1_n8_cnot0_o);
  n4575_o <= gen1_n8_cnot0_n4572 (1);
  n4576_o <= gen1_n8_cnot0_n4572 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4577_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4578_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4579_o <= n4577_o & n4578_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n4580 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n4579_o,
    o => gen1_n9_cnot0_o);
  n4583_o <= gen1_n9_cnot0_n4580 (1);
  n4584_o <= gen1_n9_cnot0_n4580 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4585_o <= ctrl_prop (10);
  n4586_o <= n4584_o & n4576_o & n4568_o & n4560_o & n4552_o & n4544_o & n4536_o & n4528_o & n4520_o & n4512_o;
  n4587_o <= n4583_o & n4575_o & n4567_o & n4559_o & n4551_o & n4543_o & n4535_o & n4527_o & n4519_o & n4511_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_9 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_9;

architecture rtl of angleh_lookup_17_9 is
  signal n4484_o : std_logic;
  signal n4485_o : std_logic;
  signal n4486_o : std_logic;
  signal n4487_o : std_logic;
  signal n4488_o : std_logic;
  signal n4489_o : std_logic;
  signal n4490_o : std_logic;
  signal n4491_o : std_logic;
  signal n4492_o : std_logic;
  signal n4493_o : std_logic;
  signal n4494_o : std_logic;
  signal n4495_o : std_logic;
  signal n4496_o : std_logic;
  signal n4497_o : std_logic;
  signal n4498_o : std_logic;
  signal n4499_o : std_logic;
  signal n4500_o : std_logic;
  signal n4501_o : std_logic;
  signal n4502_o : std_logic_vector (16 downto 0);
begin
  o <= n4502_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4484_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4485_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4486_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4487_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4488_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4489_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4490_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4491_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4492_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4493_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4494_o <= not n4493_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4495_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4496_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4497_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4498_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4499_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4500_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4501_o <= i (0);
  n4502_o <= n4484_o & n4485_o & n4486_o & n4487_o & n4488_o & n4489_o & n4490_o & n4491_o & n4492_o & n4494_o & n4495_o & n4496_o & n4497_o & n4498_o & n4499_o & n4500_o & n4501_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_9 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (8 downto 0));
end entity cnot_reg_9;

architecture rtl of cnot_reg_9 is
  signal ctrl_prop : std_logic_vector (9 downto 0);
  signal n4408_o : std_logic;
  signal n4409_o : std_logic;
  signal n4410_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4411 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4414_o : std_logic;
  signal n4415_o : std_logic;
  signal n4416_o : std_logic;
  signal n4417_o : std_logic;
  signal n4418_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4419 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4422_o : std_logic;
  signal n4423_o : std_logic;
  signal n4424_o : std_logic;
  signal n4425_o : std_logic;
  signal n4426_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4427 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4430_o : std_logic;
  signal n4431_o : std_logic;
  signal n4432_o : std_logic;
  signal n4433_o : std_logic;
  signal n4434_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4435 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4438_o : std_logic;
  signal n4439_o : std_logic;
  signal n4440_o : std_logic;
  signal n4441_o : std_logic;
  signal n4442_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4443 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4446_o : std_logic;
  signal n4447_o : std_logic;
  signal n4448_o : std_logic;
  signal n4449_o : std_logic;
  signal n4450_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4451 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4454_o : std_logic;
  signal n4455_o : std_logic;
  signal n4456_o : std_logic;
  signal n4457_o : std_logic;
  signal n4458_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4459 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4462_o : std_logic;
  signal n4463_o : std_logic;
  signal n4464_o : std_logic;
  signal n4465_o : std_logic;
  signal n4466_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4467 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4470_o : std_logic;
  signal n4471_o : std_logic;
  signal n4472_o : std_logic;
  signal n4473_o : std_logic;
  signal n4474_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n4475 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n4478_o : std_logic;
  signal n4479_o : std_logic;
  signal n4480_o : std_logic;
  signal n4481_o : std_logic_vector (8 downto 0);
  signal n4482_o : std_logic_vector (9 downto 0);
begin
  ctrl_out <= n4480_o;
  o <= n4481_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4482_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4408_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4409_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4410_o <= n4408_o & n4409_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4411 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4410_o,
    o => gen1_n0_cnot0_o);
  n4414_o <= gen1_n0_cnot0_n4411 (1);
  n4415_o <= gen1_n0_cnot0_n4411 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4416_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4417_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4418_o <= n4416_o & n4417_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4419 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4418_o,
    o => gen1_n1_cnot0_o);
  n4422_o <= gen1_n1_cnot0_n4419 (1);
  n4423_o <= gen1_n1_cnot0_n4419 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4424_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4425_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4426_o <= n4424_o & n4425_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4427 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4426_o,
    o => gen1_n2_cnot0_o);
  n4430_o <= gen1_n2_cnot0_n4427 (1);
  n4431_o <= gen1_n2_cnot0_n4427 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4432_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4433_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4434_o <= n4432_o & n4433_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4435 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4434_o,
    o => gen1_n3_cnot0_o);
  n4438_o <= gen1_n3_cnot0_n4435 (1);
  n4439_o <= gen1_n3_cnot0_n4435 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4440_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4441_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4442_o <= n4440_o & n4441_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4443 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4442_o,
    o => gen1_n4_cnot0_o);
  n4446_o <= gen1_n4_cnot0_n4443 (1);
  n4447_o <= gen1_n4_cnot0_n4443 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4448_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4449_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4450_o <= n4448_o & n4449_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4451 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4450_o,
    o => gen1_n5_cnot0_o);
  n4454_o <= gen1_n5_cnot0_n4451 (1);
  n4455_o <= gen1_n5_cnot0_n4451 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4456_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4457_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4458_o <= n4456_o & n4457_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4459 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4458_o,
    o => gen1_n6_cnot0_o);
  n4462_o <= gen1_n6_cnot0_n4459 (1);
  n4463_o <= gen1_n6_cnot0_n4459 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4464_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4465_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4466_o <= n4464_o & n4465_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4467 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4466_o,
    o => gen1_n7_cnot0_o);
  n4470_o <= gen1_n7_cnot0_n4467 (1);
  n4471_o <= gen1_n7_cnot0_n4467 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4472_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4473_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4474_o <= n4472_o & n4473_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n4475 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n4474_o,
    o => gen1_n8_cnot0_o);
  n4478_o <= gen1_n8_cnot0_n4475 (1);
  n4479_o <= gen1_n8_cnot0_n4475 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4480_o <= ctrl_prop (9);
  n4481_o <= n4479_o & n4471_o & n4463_o & n4455_o & n4447_o & n4439_o & n4431_o & n4423_o & n4415_o;
  n4482_o <= n4478_o & n4470_o & n4462_o & n4454_o & n4446_o & n4438_o & n4430_o & n4422_o & n4414_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_8 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_8;

architecture rtl of angleh_lookup_17_8 is
  signal n4387_o : std_logic;
  signal n4388_o : std_logic;
  signal n4389_o : std_logic;
  signal n4390_o : std_logic;
  signal n4391_o : std_logic;
  signal n4392_o : std_logic;
  signal n4393_o : std_logic;
  signal n4394_o : std_logic;
  signal n4395_o : std_logic;
  signal n4396_o : std_logic;
  signal n4397_o : std_logic;
  signal n4398_o : std_logic;
  signal n4399_o : std_logic;
  signal n4400_o : std_logic;
  signal n4401_o : std_logic;
  signal n4402_o : std_logic;
  signal n4403_o : std_logic;
  signal n4404_o : std_logic;
  signal n4405_o : std_logic_vector (16 downto 0);
begin
  o <= n4405_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4387_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4388_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4389_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4390_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4391_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4392_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4393_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4394_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4395_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4396_o <= not n4395_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4397_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4398_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4399_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4400_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4401_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4402_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4403_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4404_o <= i (0);
  n4405_o <= n4387_o & n4388_o & n4389_o & n4390_o & n4391_o & n4392_o & n4393_o & n4394_o & n4396_o & n4397_o & n4398_o & n4399_o & n4400_o & n4401_o & n4402_o & n4403_o & n4404_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_8 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (7 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (7 downto 0));
end entity cnot_reg_8;

architecture rtl of cnot_reg_8 is
  signal ctrl_prop : std_logic_vector (8 downto 0);
  signal n4319_o : std_logic;
  signal n4320_o : std_logic;
  signal n4321_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4322 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4325_o : std_logic;
  signal n4326_o : std_logic;
  signal n4327_o : std_logic;
  signal n4328_o : std_logic;
  signal n4329_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4330 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4333_o : std_logic;
  signal n4334_o : std_logic;
  signal n4335_o : std_logic;
  signal n4336_o : std_logic;
  signal n4337_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4338 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4341_o : std_logic;
  signal n4342_o : std_logic;
  signal n4343_o : std_logic;
  signal n4344_o : std_logic;
  signal n4345_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4346 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4349_o : std_logic;
  signal n4350_o : std_logic;
  signal n4351_o : std_logic;
  signal n4352_o : std_logic;
  signal n4353_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4354 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4357_o : std_logic;
  signal n4358_o : std_logic;
  signal n4359_o : std_logic;
  signal n4360_o : std_logic;
  signal n4361_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4362 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4365_o : std_logic;
  signal n4366_o : std_logic;
  signal n4367_o : std_logic;
  signal n4368_o : std_logic;
  signal n4369_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4370 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4373_o : std_logic;
  signal n4374_o : std_logic;
  signal n4375_o : std_logic;
  signal n4376_o : std_logic;
  signal n4377_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4378 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4381_o : std_logic;
  signal n4382_o : std_logic;
  signal n4383_o : std_logic;
  signal n4384_o : std_logic_vector (7 downto 0);
  signal n4385_o : std_logic_vector (8 downto 0);
begin
  ctrl_out <= n4383_o;
  o <= n4384_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4385_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4319_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4320_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4321_o <= n4319_o & n4320_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4322 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4321_o,
    o => gen1_n0_cnot0_o);
  n4325_o <= gen1_n0_cnot0_n4322 (1);
  n4326_o <= gen1_n0_cnot0_n4322 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4327_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4328_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4329_o <= n4327_o & n4328_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4330 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4329_o,
    o => gen1_n1_cnot0_o);
  n4333_o <= gen1_n1_cnot0_n4330 (1);
  n4334_o <= gen1_n1_cnot0_n4330 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4335_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4336_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4337_o <= n4335_o & n4336_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4338 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4337_o,
    o => gen1_n2_cnot0_o);
  n4341_o <= gen1_n2_cnot0_n4338 (1);
  n4342_o <= gen1_n2_cnot0_n4338 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4343_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4344_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4345_o <= n4343_o & n4344_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4346 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4345_o,
    o => gen1_n3_cnot0_o);
  n4349_o <= gen1_n3_cnot0_n4346 (1);
  n4350_o <= gen1_n3_cnot0_n4346 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4351_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4352_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4353_o <= n4351_o & n4352_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4354 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4353_o,
    o => gen1_n4_cnot0_o);
  n4357_o <= gen1_n4_cnot0_n4354 (1);
  n4358_o <= gen1_n4_cnot0_n4354 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4359_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4360_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4361_o <= n4359_o & n4360_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4362 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4361_o,
    o => gen1_n5_cnot0_o);
  n4365_o <= gen1_n5_cnot0_n4362 (1);
  n4366_o <= gen1_n5_cnot0_n4362 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4367_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4368_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4369_o <= n4367_o & n4368_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4370 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4369_o,
    o => gen1_n6_cnot0_o);
  n4373_o <= gen1_n6_cnot0_n4370 (1);
  n4374_o <= gen1_n6_cnot0_n4370 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4375_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4376_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4377_o <= n4375_o & n4376_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4378 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4377_o,
    o => gen1_n7_cnot0_o);
  n4381_o <= gen1_n7_cnot0_n4378 (1);
  n4382_o <= gen1_n7_cnot0_n4378 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4383_o <= ctrl_prop (8);
  n4384_o <= n4382_o & n4374_o & n4366_o & n4358_o & n4350_o & n4342_o & n4334_o & n4326_o;
  n4385_o <= n4381_o & n4373_o & n4365_o & n4357_o & n4349_o & n4341_o & n4333_o & n4325_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_7 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_7;

architecture rtl of angleh_lookup_17_7 is
  signal n4298_o : std_logic;
  signal n4299_o : std_logic;
  signal n4300_o : std_logic;
  signal n4301_o : std_logic;
  signal n4302_o : std_logic;
  signal n4303_o : std_logic;
  signal n4304_o : std_logic;
  signal n4305_o : std_logic;
  signal n4306_o : std_logic;
  signal n4307_o : std_logic;
  signal n4308_o : std_logic;
  signal n4309_o : std_logic;
  signal n4310_o : std_logic;
  signal n4311_o : std_logic;
  signal n4312_o : std_logic;
  signal n4313_o : std_logic;
  signal n4314_o : std_logic;
  signal n4315_o : std_logic;
  signal n4316_o : std_logic_vector (16 downto 0);
begin
  o <= n4316_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4298_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4299_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4300_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4301_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4302_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4303_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4304_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4305_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4306_o <= not n4305_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4307_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4308_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4309_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4310_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4311_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4312_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4313_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4314_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4315_o <= i (0);
  n4316_o <= n4298_o & n4299_o & n4300_o & n4301_o & n4302_o & n4303_o & n4304_o & n4306_o & n4307_o & n4308_o & n4309_o & n4310_o & n4311_o & n4312_o & n4313_o & n4314_o & n4315_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_7 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (6 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (6 downto 0));
end entity cnot_reg_7;

architecture rtl of cnot_reg_7 is
  signal ctrl_prop : std_logic_vector (7 downto 0);
  signal n4238_o : std_logic;
  signal n4239_o : std_logic;
  signal n4240_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4241 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4244_o : std_logic;
  signal n4245_o : std_logic;
  signal n4246_o : std_logic;
  signal n4247_o : std_logic;
  signal n4248_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4249 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4252_o : std_logic;
  signal n4253_o : std_logic;
  signal n4254_o : std_logic;
  signal n4255_o : std_logic;
  signal n4256_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4257 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4260_o : std_logic;
  signal n4261_o : std_logic;
  signal n4262_o : std_logic;
  signal n4263_o : std_logic;
  signal n4264_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4265 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4268_o : std_logic;
  signal n4269_o : std_logic;
  signal n4270_o : std_logic;
  signal n4271_o : std_logic;
  signal n4272_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4273 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4276_o : std_logic;
  signal n4277_o : std_logic;
  signal n4278_o : std_logic;
  signal n4279_o : std_logic;
  signal n4280_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4281 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4284_o : std_logic;
  signal n4285_o : std_logic;
  signal n4286_o : std_logic;
  signal n4287_o : std_logic;
  signal n4288_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4289 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4292_o : std_logic;
  signal n4293_o : std_logic;
  signal n4294_o : std_logic;
  signal n4295_o : std_logic_vector (6 downto 0);
  signal n4296_o : std_logic_vector (7 downto 0);
begin
  ctrl_out <= n4294_o;
  o <= n4295_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4296_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4238_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4239_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4240_o <= n4238_o & n4239_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4241 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4240_o,
    o => gen1_n0_cnot0_o);
  n4244_o <= gen1_n0_cnot0_n4241 (1);
  n4245_o <= gen1_n0_cnot0_n4241 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4246_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4247_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4248_o <= n4246_o & n4247_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4249 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4248_o,
    o => gen1_n1_cnot0_o);
  n4252_o <= gen1_n1_cnot0_n4249 (1);
  n4253_o <= gen1_n1_cnot0_n4249 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4254_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4255_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4256_o <= n4254_o & n4255_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4257 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4256_o,
    o => gen1_n2_cnot0_o);
  n4260_o <= gen1_n2_cnot0_n4257 (1);
  n4261_o <= gen1_n2_cnot0_n4257 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4262_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4263_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4264_o <= n4262_o & n4263_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4265 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4264_o,
    o => gen1_n3_cnot0_o);
  n4268_o <= gen1_n3_cnot0_n4265 (1);
  n4269_o <= gen1_n3_cnot0_n4265 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4270_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4271_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4272_o <= n4270_o & n4271_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4273 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4272_o,
    o => gen1_n4_cnot0_o);
  n4276_o <= gen1_n4_cnot0_n4273 (1);
  n4277_o <= gen1_n4_cnot0_n4273 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4278_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4279_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4280_o <= n4278_o & n4279_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4281 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4280_o,
    o => gen1_n5_cnot0_o);
  n4284_o <= gen1_n5_cnot0_n4281 (1);
  n4285_o <= gen1_n5_cnot0_n4281 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4286_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4287_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4288_o <= n4286_o & n4287_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4289 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4288_o,
    o => gen1_n6_cnot0_o);
  n4292_o <= gen1_n6_cnot0_n4289 (1);
  n4293_o <= gen1_n6_cnot0_n4289 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4294_o <= ctrl_prop (7);
  n4295_o <= n4293_o & n4285_o & n4277_o & n4269_o & n4261_o & n4253_o & n4245_o;
  n4296_o <= n4292_o & n4284_o & n4276_o & n4268_o & n4260_o & n4252_o & n4244_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_6 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_6;

architecture rtl of angleh_lookup_17_6 is
  signal n4217_o : std_logic;
  signal n4218_o : std_logic;
  signal n4219_o : std_logic;
  signal n4220_o : std_logic;
  signal n4221_o : std_logic;
  signal n4222_o : std_logic;
  signal n4223_o : std_logic;
  signal n4224_o : std_logic;
  signal n4225_o : std_logic;
  signal n4226_o : std_logic;
  signal n4227_o : std_logic;
  signal n4228_o : std_logic;
  signal n4229_o : std_logic;
  signal n4230_o : std_logic;
  signal n4231_o : std_logic;
  signal n4232_o : std_logic;
  signal n4233_o : std_logic;
  signal n4234_o : std_logic;
  signal n4235_o : std_logic_vector (16 downto 0);
begin
  o <= n4235_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4217_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4218_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4219_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4220_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4221_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4222_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4223_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4224_o <= not n4223_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4225_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4226_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4227_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4228_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4229_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4230_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4231_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4232_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4233_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4234_o <= i (0);
  n4235_o <= n4217_o & n4218_o & n4219_o & n4220_o & n4221_o & n4222_o & n4224_o & n4225_o & n4226_o & n4227_o & n4228_o & n4229_o & n4230_o & n4231_o & n4232_o & n4233_o & n4234_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_6 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (5 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (5 downto 0));
end entity cnot_reg_6;

architecture rtl of cnot_reg_6 is
  signal ctrl_prop : std_logic_vector (6 downto 0);
  signal n4165_o : std_logic;
  signal n4166_o : std_logic;
  signal n4167_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4168 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4171_o : std_logic;
  signal n4172_o : std_logic;
  signal n4173_o : std_logic;
  signal n4174_o : std_logic;
  signal n4175_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4176 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4179_o : std_logic;
  signal n4180_o : std_logic;
  signal n4181_o : std_logic;
  signal n4182_o : std_logic;
  signal n4183_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4184 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4187_o : std_logic;
  signal n4188_o : std_logic;
  signal n4189_o : std_logic;
  signal n4190_o : std_logic;
  signal n4191_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4192 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4195_o : std_logic;
  signal n4196_o : std_logic;
  signal n4197_o : std_logic;
  signal n4198_o : std_logic;
  signal n4199_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4200 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4203_o : std_logic;
  signal n4204_o : std_logic;
  signal n4205_o : std_logic;
  signal n4206_o : std_logic;
  signal n4207_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4208 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4211_o : std_logic;
  signal n4212_o : std_logic;
  signal n4213_o : std_logic;
  signal n4214_o : std_logic_vector (5 downto 0);
  signal n4215_o : std_logic_vector (6 downto 0);
begin
  ctrl_out <= n4213_o;
  o <= n4214_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4215_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4165_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4166_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4167_o <= n4165_o & n4166_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4168 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4167_o,
    o => gen1_n0_cnot0_o);
  n4171_o <= gen1_n0_cnot0_n4168 (1);
  n4172_o <= gen1_n0_cnot0_n4168 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4173_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4174_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4175_o <= n4173_o & n4174_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4176 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4175_o,
    o => gen1_n1_cnot0_o);
  n4179_o <= gen1_n1_cnot0_n4176 (1);
  n4180_o <= gen1_n1_cnot0_n4176 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4181_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4182_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4183_o <= n4181_o & n4182_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4184 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4183_o,
    o => gen1_n2_cnot0_o);
  n4187_o <= gen1_n2_cnot0_n4184 (1);
  n4188_o <= gen1_n2_cnot0_n4184 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4189_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4190_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4191_o <= n4189_o & n4190_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4192 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4191_o,
    o => gen1_n3_cnot0_o);
  n4195_o <= gen1_n3_cnot0_n4192 (1);
  n4196_o <= gen1_n3_cnot0_n4192 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4197_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4198_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4199_o <= n4197_o & n4198_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4200 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4199_o,
    o => gen1_n4_cnot0_o);
  n4203_o <= gen1_n4_cnot0_n4200 (1);
  n4204_o <= gen1_n4_cnot0_n4200 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4205_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4206_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4207_o <= n4205_o & n4206_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4208 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4207_o,
    o => gen1_n5_cnot0_o);
  n4211_o <= gen1_n5_cnot0_n4208 (1);
  n4212_o <= gen1_n5_cnot0_n4208 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4213_o <= ctrl_prop (6);
  n4214_o <= n4212_o & n4204_o & n4196_o & n4188_o & n4180_o & n4172_o;
  n4215_o <= n4211_o & n4203_o & n4195_o & n4187_o & n4179_o & n4171_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_5 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_5;

architecture rtl of angleh_lookup_17_5 is
  signal n4144_o : std_logic;
  signal n4145_o : std_logic;
  signal n4146_o : std_logic;
  signal n4147_o : std_logic;
  signal n4148_o : std_logic;
  signal n4149_o : std_logic;
  signal n4150_o : std_logic;
  signal n4151_o : std_logic;
  signal n4152_o : std_logic;
  signal n4153_o : std_logic;
  signal n4154_o : std_logic;
  signal n4155_o : std_logic;
  signal n4156_o : std_logic;
  signal n4157_o : std_logic;
  signal n4158_o : std_logic;
  signal n4159_o : std_logic;
  signal n4160_o : std_logic;
  signal n4161_o : std_logic;
  signal n4162_o : std_logic_vector (16 downto 0);
begin
  o <= n4162_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4144_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4145_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4146_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4147_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4148_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4149_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4150_o <= not n4149_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4151_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4152_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4153_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4154_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4155_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4156_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4157_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4158_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4159_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4160_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4161_o <= i (0);
  n4162_o <= n4144_o & n4145_o & n4146_o & n4147_o & n4148_o & n4150_o & n4151_o & n4152_o & n4153_o & n4154_o & n4155_o & n4156_o & n4157_o & n4158_o & n4159_o & n4160_o & n4161_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_5 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (4 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (4 downto 0));
end entity cnot_reg_5;

architecture rtl of cnot_reg_5 is
  signal ctrl_prop : std_logic_vector (5 downto 0);
  signal n4100_o : std_logic;
  signal n4101_o : std_logic;
  signal n4102_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4103 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4106_o : std_logic;
  signal n4107_o : std_logic;
  signal n4108_o : std_logic;
  signal n4109_o : std_logic;
  signal n4110_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4111 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4114_o : std_logic;
  signal n4115_o : std_logic;
  signal n4116_o : std_logic;
  signal n4117_o : std_logic;
  signal n4118_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4119 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4122_o : std_logic;
  signal n4123_o : std_logic;
  signal n4124_o : std_logic;
  signal n4125_o : std_logic;
  signal n4126_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4127 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4130_o : std_logic;
  signal n4131_o : std_logic;
  signal n4132_o : std_logic;
  signal n4133_o : std_logic;
  signal n4134_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4135 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4138_o : std_logic;
  signal n4139_o : std_logic;
  signal n4140_o : std_logic;
  signal n4141_o : std_logic_vector (4 downto 0);
  signal n4142_o : std_logic_vector (5 downto 0);
begin
  ctrl_out <= n4140_o;
  o <= n4141_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4142_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4100_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4101_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4102_o <= n4100_o & n4101_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4103 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4102_o,
    o => gen1_n0_cnot0_o);
  n4106_o <= gen1_n0_cnot0_n4103 (1);
  n4107_o <= gen1_n0_cnot0_n4103 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4108_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4109_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4110_o <= n4108_o & n4109_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4111 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4110_o,
    o => gen1_n1_cnot0_o);
  n4114_o <= gen1_n1_cnot0_n4111 (1);
  n4115_o <= gen1_n1_cnot0_n4111 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4116_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4117_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4118_o <= n4116_o & n4117_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4119 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4118_o,
    o => gen1_n2_cnot0_o);
  n4122_o <= gen1_n2_cnot0_n4119 (1);
  n4123_o <= gen1_n2_cnot0_n4119 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4124_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4125_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4126_o <= n4124_o & n4125_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4127 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4126_o,
    o => gen1_n3_cnot0_o);
  n4130_o <= gen1_n3_cnot0_n4127 (1);
  n4131_o <= gen1_n3_cnot0_n4127 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4132_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4133_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4134_o <= n4132_o & n4133_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4135 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4134_o,
    o => gen1_n4_cnot0_o);
  n4138_o <= gen1_n4_cnot0_n4135 (1);
  n4139_o <= gen1_n4_cnot0_n4135 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4140_o <= ctrl_prop (5);
  n4141_o <= n4139_o & n4131_o & n4123_o & n4115_o & n4107_o;
  n4142_o <= n4138_o & n4130_o & n4122_o & n4114_o & n4106_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_4 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_4;

architecture rtl of angleh_lookup_17_4 is
  signal n4077_o : std_logic;
  signal n4078_o : std_logic;
  signal n4079_o : std_logic;
  signal n4080_o : std_logic;
  signal n4081_o : std_logic;
  signal n4082_o : std_logic;
  signal n4083_o : std_logic;
  signal n4084_o : std_logic;
  signal n4085_o : std_logic;
  signal n4086_o : std_logic;
  signal n4087_o : std_logic;
  signal n4088_o : std_logic;
  signal n4089_o : std_logic;
  signal n4090_o : std_logic;
  signal n4091_o : std_logic;
  signal n4092_o : std_logic;
  signal n4093_o : std_logic;
  signal n4094_o : std_logic;
  signal n4095_o : std_logic;
  signal n4096_o : std_logic;
  signal n4097_o : std_logic_vector (16 downto 0);
begin
  o <= n4097_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4077_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4078_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4079_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4080_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4081_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4082_o <= not n4081_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4083_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4084_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4085_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4086_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4087_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4088_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4089_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4090_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4091_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4092_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4093_o <= not n4092_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4094_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4095_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4096_o <= not n4095_o;
  n4097_o <= n4077_o & n4078_o & n4079_o & n4080_o & n4082_o & n4083_o & n4084_o & n4085_o & n4086_o & n4087_o & n4088_o & n4089_o & n4090_o & n4091_o & n4093_o & n4094_o & n4096_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n4041_o : std_logic;
  signal n4042_o : std_logic;
  signal n4043_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4044 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4047_o : std_logic;
  signal n4048_o : std_logic;
  signal n4049_o : std_logic;
  signal n4050_o : std_logic;
  signal n4051_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4052 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4055_o : std_logic;
  signal n4056_o : std_logic;
  signal n4057_o : std_logic;
  signal n4058_o : std_logic;
  signal n4059_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4060 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4063_o : std_logic;
  signal n4064_o : std_logic;
  signal n4065_o : std_logic;
  signal n4066_o : std_logic;
  signal n4067_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4068 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4071_o : std_logic;
  signal n4072_o : std_logic;
  signal n4073_o : std_logic;
  signal n4074_o : std_logic_vector (3 downto 0);
  signal n4075_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n4073_o;
  o <= n4074_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4075_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4041_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4042_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4043_o <= n4041_o & n4042_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4044 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4043_o,
    o => gen1_n0_cnot0_o);
  n4047_o <= gen1_n0_cnot0_n4044 (1);
  n4048_o <= gen1_n0_cnot0_n4044 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4049_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4050_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4051_o <= n4049_o & n4050_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4052 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4051_o,
    o => gen1_n1_cnot0_o);
  n4055_o <= gen1_n1_cnot0_n4052 (1);
  n4056_o <= gen1_n1_cnot0_n4052 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4057_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4058_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4059_o <= n4057_o & n4058_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4060 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4059_o,
    o => gen1_n2_cnot0_o);
  n4063_o <= gen1_n2_cnot0_n4060 (1);
  n4064_o <= gen1_n2_cnot0_n4060 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4065_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4066_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4067_o <= n4065_o & n4066_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4068 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4067_o,
    o => gen1_n3_cnot0_o);
  n4071_o <= gen1_n3_cnot0_n4068 (1);
  n4072_o <= gen1_n3_cnot0_n4068 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4073_o <= ctrl_prop (4);
  n4074_o <= n4072_o & n4064_o & n4056_o & n4048_o;
  n4075_o <= n4071_o & n4063_o & n4055_o & n4047_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_3 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_3;

architecture rtl of angleh_lookup_17_3 is
  signal n4016_o : std_logic;
  signal n4017_o : std_logic;
  signal n4018_o : std_logic;
  signal n4019_o : std_logic;
  signal n4020_o : std_logic;
  signal n4021_o : std_logic;
  signal n4022_o : std_logic;
  signal n4023_o : std_logic;
  signal n4024_o : std_logic;
  signal n4025_o : std_logic;
  signal n4026_o : std_logic;
  signal n4027_o : std_logic;
  signal n4028_o : std_logic;
  signal n4029_o : std_logic;
  signal n4030_o : std_logic;
  signal n4031_o : std_logic;
  signal n4032_o : std_logic;
  signal n4033_o : std_logic;
  signal n4034_o : std_logic;
  signal n4035_o : std_logic;
  signal n4036_o : std_logic;
  signal n4037_o : std_logic;
  signal n4038_o : std_logic_vector (16 downto 0);
begin
  o <= n4038_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4016_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4017_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4018_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4019_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4020_o <= not n4019_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4021_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4022_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4023_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4024_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4025_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4026_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4027_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4028_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4029_o <= not n4028_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4030_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4031_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4032_o <= not n4031_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4033_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4034_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4035_o <= not n4034_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4036_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4037_o <= not n4036_o;
  n4038_o <= n4016_o & n4017_o & n4018_o & n4020_o & n4021_o & n4022_o & n4023_o & n4024_o & n4025_o & n4026_o & n4027_o & n4029_o & n4030_o & n4032_o & n4033_o & n4035_o & n4037_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n3988_o : std_logic;
  signal n3989_o : std_logic;
  signal n3990_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3991 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3994_o : std_logic;
  signal n3995_o : std_logic;
  signal n3996_o : std_logic;
  signal n3997_o : std_logic;
  signal n3998_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3999 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4002_o : std_logic;
  signal n4003_o : std_logic;
  signal n4004_o : std_logic;
  signal n4005_o : std_logic;
  signal n4006_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4007 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4010_o : std_logic;
  signal n4011_o : std_logic;
  signal n4012_o : std_logic;
  signal n4013_o : std_logic_vector (2 downto 0);
  signal n4014_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n4012_o;
  o <= n4013_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4014_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3988_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3989_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3990_o <= n3988_o & n3989_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3991 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3990_o,
    o => gen1_n0_cnot0_o);
  n3994_o <= gen1_n0_cnot0_n3991 (1);
  n3995_o <= gen1_n0_cnot0_n3991 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3996_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3997_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3998_o <= n3996_o & n3997_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3999 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3998_o,
    o => gen1_n1_cnot0_o);
  n4002_o <= gen1_n1_cnot0_n3999 (1);
  n4003_o <= gen1_n1_cnot0_n3999 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4004_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4005_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4006_o <= n4004_o & n4005_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4007 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4006_o,
    o => gen1_n2_cnot0_o);
  n4010_o <= gen1_n2_cnot0_n4007 (1);
  n4011_o <= gen1_n2_cnot0_n4007 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4012_o <= ctrl_prop (3);
  n4013_o <= n4011_o & n4003_o & n3995_o;
  n4014_o <= n4010_o & n4002_o & n3994_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_2 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_2;

architecture rtl of angleh_lookup_17_2 is
  signal n3963_o : std_logic;
  signal n3964_o : std_logic;
  signal n3965_o : std_logic;
  signal n3966_o : std_logic;
  signal n3967_o : std_logic;
  signal n3968_o : std_logic;
  signal n3969_o : std_logic;
  signal n3970_o : std_logic;
  signal n3971_o : std_logic;
  signal n3972_o : std_logic;
  signal n3973_o : std_logic;
  signal n3974_o : std_logic;
  signal n3975_o : std_logic;
  signal n3976_o : std_logic;
  signal n3977_o : std_logic;
  signal n3978_o : std_logic;
  signal n3979_o : std_logic;
  signal n3980_o : std_logic;
  signal n3981_o : std_logic;
  signal n3982_o : std_logic;
  signal n3983_o : std_logic;
  signal n3984_o : std_logic;
  signal n3985_o : std_logic_vector (16 downto 0);
begin
  o <= n3985_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3963_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3964_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3965_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3966_o <= not n3965_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3967_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3968_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3969_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3970_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3971_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3972_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3973_o <= not n3972_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3974_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3975_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3976_o <= not n3975_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3977_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3978_o <= not n3977_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3979_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3980_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3981_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3982_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3983_o <= not n3982_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3984_o <= i (0);
  n3985_o <= n3963_o & n3964_o & n3966_o & n3967_o & n3968_o & n3969_o & n3970_o & n3971_o & n3973_o & n3974_o & n3976_o & n3978_o & n3979_o & n3980_o & n3981_o & n3983_o & n3984_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n3943_o : std_logic;
  signal n3944_o : std_logic;
  signal n3945_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3946 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3949_o : std_logic;
  signal n3950_o : std_logic;
  signal n3951_o : std_logic;
  signal n3952_o : std_logic;
  signal n3953_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3954 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3957_o : std_logic;
  signal n3958_o : std_logic;
  signal n3959_o : std_logic;
  signal n3960_o : std_logic_vector (1 downto 0);
  signal n3961_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n3959_o;
  o <= n3960_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3961_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3943_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3944_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3945_o <= n3943_o & n3944_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3946 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3945_o,
    o => gen1_n0_cnot0_o);
  n3949_o <= gen1_n0_cnot0_n3946 (1);
  n3950_o <= gen1_n0_cnot0_n3946 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3951_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3952_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3953_o <= n3951_o & n3952_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3954 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3953_o,
    o => gen1_n1_cnot0_o);
  n3957_o <= gen1_n1_cnot0_n3954 (1);
  n3958_o <= gen1_n1_cnot0_n3954 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3959_o <= ctrl_prop (2);
  n3960_o <= n3958_o & n3950_o;
  n3961_o <= n3957_o & n3949_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_1 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_1;

architecture rtl of angleh_lookup_17_1 is
  signal n3914_o : std_logic;
  signal n3915_o : std_logic;
  signal n3916_o : std_logic;
  signal n3917_o : std_logic;
  signal n3918_o : std_logic;
  signal n3919_o : std_logic;
  signal n3920_o : std_logic;
  signal n3921_o : std_logic;
  signal n3922_o : std_logic;
  signal n3923_o : std_logic;
  signal n3924_o : std_logic;
  signal n3925_o : std_logic;
  signal n3926_o : std_logic;
  signal n3927_o : std_logic;
  signal n3928_o : std_logic;
  signal n3929_o : std_logic;
  signal n3930_o : std_logic;
  signal n3931_o : std_logic;
  signal n3932_o : std_logic;
  signal n3933_o : std_logic;
  signal n3934_o : std_logic;
  signal n3935_o : std_logic;
  signal n3936_o : std_logic;
  signal n3937_o : std_logic;
  signal n3938_o : std_logic;
  signal n3939_o : std_logic;
  signal n3940_o : std_logic_vector (16 downto 0);
begin
  o <= n3940_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3914_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3915_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3916_o <= not n3915_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3917_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3918_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3919_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3920_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3921_o <= not n3920_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3922_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3923_o <= not n3922_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3924_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3925_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3926_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3927_o <= not n3926_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3928_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3929_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3930_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3931_o <= not n3930_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3932_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3933_o <= not n3932_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3934_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3935_o <= not n3934_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3936_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3937_o <= not n3936_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3938_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3939_o <= not n3938_o;
  n3940_o <= n3914_o & n3916_o & n3917_o & n3918_o & n3919_o & n3921_o & n3923_o & n3924_o & n3925_o & n3927_o & n3928_o & n3929_o & n3931_o & n3933_o & n3935_o & n3937_o & n3939_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_16 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (15 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (15 downto 0));
end entity cnot_reg_16;

architecture rtl of cnot_reg_16 is
  signal ctrl_prop : std_logic_vector (16 downto 0);
  signal n3782_o : std_logic;
  signal n3783_o : std_logic;
  signal n3784_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3785 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3788_o : std_logic;
  signal n3789_o : std_logic;
  signal n3790_o : std_logic;
  signal n3791_o : std_logic;
  signal n3792_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3793 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3796_o : std_logic;
  signal n3797_o : std_logic;
  signal n3798_o : std_logic;
  signal n3799_o : std_logic;
  signal n3800_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3801 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3804_o : std_logic;
  signal n3805_o : std_logic;
  signal n3806_o : std_logic;
  signal n3807_o : std_logic;
  signal n3808_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3809 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3812_o : std_logic;
  signal n3813_o : std_logic;
  signal n3814_o : std_logic;
  signal n3815_o : std_logic;
  signal n3816_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3817 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3820_o : std_logic;
  signal n3821_o : std_logic;
  signal n3822_o : std_logic;
  signal n3823_o : std_logic;
  signal n3824_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3825 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3828_o : std_logic;
  signal n3829_o : std_logic;
  signal n3830_o : std_logic;
  signal n3831_o : std_logic;
  signal n3832_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3833 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3836_o : std_logic;
  signal n3837_o : std_logic;
  signal n3838_o : std_logic;
  signal n3839_o : std_logic;
  signal n3840_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n3841 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n3844_o : std_logic;
  signal n3845_o : std_logic;
  signal n3846_o : std_logic;
  signal n3847_o : std_logic;
  signal n3848_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n3849 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n3852_o : std_logic;
  signal n3853_o : std_logic;
  signal n3854_o : std_logic;
  signal n3855_o : std_logic;
  signal n3856_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n3857 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n3860_o : std_logic;
  signal n3861_o : std_logic;
  signal n3862_o : std_logic;
  signal n3863_o : std_logic;
  signal n3864_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n3865 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n3868_o : std_logic;
  signal n3869_o : std_logic;
  signal n3870_o : std_logic;
  signal n3871_o : std_logic;
  signal n3872_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n3873 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n3876_o : std_logic;
  signal n3877_o : std_logic;
  signal n3878_o : std_logic;
  signal n3879_o : std_logic;
  signal n3880_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n3881 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n3884_o : std_logic;
  signal n3885_o : std_logic;
  signal n3886_o : std_logic;
  signal n3887_o : std_logic;
  signal n3888_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n3889 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n3892_o : std_logic;
  signal n3893_o : std_logic;
  signal n3894_o : std_logic;
  signal n3895_o : std_logic;
  signal n3896_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n3897 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n3900_o : std_logic;
  signal n3901_o : std_logic;
  signal n3902_o : std_logic;
  signal n3903_o : std_logic;
  signal n3904_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n3905 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n3908_o : std_logic;
  signal n3909_o : std_logic;
  signal n3910_o : std_logic;
  signal n3911_o : std_logic_vector (15 downto 0);
  signal n3912_o : std_logic_vector (16 downto 0);
begin
  ctrl_out <= n3910_o;
  o <= n3911_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3912_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3782_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3783_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3784_o <= n3782_o & n3783_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3785 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3784_o,
    o => gen1_n0_cnot0_o);
  n3788_o <= gen1_n0_cnot0_n3785 (1);
  n3789_o <= gen1_n0_cnot0_n3785 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3790_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3791_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3792_o <= n3790_o & n3791_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3793 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3792_o,
    o => gen1_n1_cnot0_o);
  n3796_o <= gen1_n1_cnot0_n3793 (1);
  n3797_o <= gen1_n1_cnot0_n3793 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3798_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3799_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3800_o <= n3798_o & n3799_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3801 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3800_o,
    o => gen1_n2_cnot0_o);
  n3804_o <= gen1_n2_cnot0_n3801 (1);
  n3805_o <= gen1_n2_cnot0_n3801 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3806_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3807_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3808_o <= n3806_o & n3807_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3809 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3808_o,
    o => gen1_n3_cnot0_o);
  n3812_o <= gen1_n3_cnot0_n3809 (1);
  n3813_o <= gen1_n3_cnot0_n3809 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3814_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3815_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3816_o <= n3814_o & n3815_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3817 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3816_o,
    o => gen1_n4_cnot0_o);
  n3820_o <= gen1_n4_cnot0_n3817 (1);
  n3821_o <= gen1_n4_cnot0_n3817 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3822_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3823_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3824_o <= n3822_o & n3823_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3825 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3824_o,
    o => gen1_n5_cnot0_o);
  n3828_o <= gen1_n5_cnot0_n3825 (1);
  n3829_o <= gen1_n5_cnot0_n3825 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3830_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3831_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3832_o <= n3830_o & n3831_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3833 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3832_o,
    o => gen1_n6_cnot0_o);
  -- vhdl_source/add_sub_in_place.vhdl:17:16
  n3836_o <= gen1_n6_cnot0_n3833 (1);
  -- vhdl_source/add_in_place.vhdl:29:23
  n3837_o <= gen1_n6_cnot0_n3833 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3838_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3839_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3840_o <= n3838_o & n3839_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n3841 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n3840_o,
    o => gen1_n7_cnot0_o);
  n3844_o <= gen1_n7_cnot0_n3841 (1);
  n3845_o <= gen1_n7_cnot0_n3841 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3846_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3847_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3848_o <= n3846_o & n3847_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n3849 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n3848_o,
    o => gen1_n8_cnot0_o);
  n3852_o <= gen1_n8_cnot0_n3849 (1);
  n3853_o <= gen1_n8_cnot0_n3849 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3854_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3855_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3856_o <= n3854_o & n3855_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n3857 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n3856_o,
    o => gen1_n9_cnot0_o);
  n3860_o <= gen1_n9_cnot0_n3857 (1);
  n3861_o <= gen1_n9_cnot0_n3857 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3862_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3863_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3864_o <= n3862_o & n3863_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n3865 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n3864_o,
    o => gen1_n10_cnot0_o);
  n3868_o <= gen1_n10_cnot0_n3865 (1);
  n3869_o <= gen1_n10_cnot0_n3865 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3870_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3871_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3872_o <= n3870_o & n3871_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n3873 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n3872_o,
    o => gen1_n11_cnot0_o);
  n3876_o <= gen1_n11_cnot0_n3873 (1);
  n3877_o <= gen1_n11_cnot0_n3873 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3878_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3879_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3880_o <= n3878_o & n3879_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n3881 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n3880_o,
    o => gen1_n12_cnot0_o);
  n3884_o <= gen1_n12_cnot0_n3881 (1);
  n3885_o <= gen1_n12_cnot0_n3881 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3886_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3887_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3888_o <= n3886_o & n3887_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n3889 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n3888_o,
    o => gen1_n13_cnot0_o);
  n3892_o <= gen1_n13_cnot0_n3889 (1);
  n3893_o <= gen1_n13_cnot0_n3889 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3894_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3895_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3896_o <= n3894_o & n3895_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n3897 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n3896_o,
    o => gen1_n14_cnot0_o);
  n3900_o <= gen1_n14_cnot0_n3897 (1);
  n3901_o <= gen1_n14_cnot0_n3897 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3902_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3903_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3904_o <= n3902_o & n3903_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n3905 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n3904_o,
    o => gen1_n15_cnot0_o);
  n3908_o <= gen1_n15_cnot0_n3905 (1);
  n3909_o <= gen1_n15_cnot0_n3905 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3910_o <= ctrl_prop (16);
  n3911_o <= n3909_o & n3901_o & n3893_o & n3885_o & n3877_o & n3869_o & n3861_o & n3853_o & n3845_o & n3837_o & n3829_o & n3821_o & n3813_o & n3805_o & n3797_o & n3789_o;
  n3912_o <= n3908_o & n3900_o & n3892_o & n3884_o & n3876_o & n3868_o & n3860_o & n3852_o & n3844_o & n3836_o & n3828_o & n3820_o & n3812_o & n3804_o & n3796_o & n3788_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_17 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (16 downto 0));
end entity cnot_reg_17;

architecture rtl of cnot_reg_17 is
  signal ctrl_prop : std_logic_vector (17 downto 0);
  signal n3641_o : std_logic;
  signal n3642_o : std_logic;
  signal n3643_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3644 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3647_o : std_logic;
  signal n3648_o : std_logic;
  signal n3649_o : std_logic;
  signal n3650_o : std_logic;
  signal n3651_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3652 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3655_o : std_logic;
  signal n3656_o : std_logic;
  signal n3657_o : std_logic;
  signal n3658_o : std_logic;
  signal n3659_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3660 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3663_o : std_logic;
  signal n3664_o : std_logic;
  signal n3665_o : std_logic;
  signal n3666_o : std_logic;
  signal n3667_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3668 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3671_o : std_logic;
  signal n3672_o : std_logic;
  signal n3673_o : std_logic;
  signal n3674_o : std_logic;
  signal n3675_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3676 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3679_o : std_logic;
  signal n3680_o : std_logic;
  signal n3681_o : std_logic;
  signal n3682_o : std_logic;
  signal n3683_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3684 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3687_o : std_logic;
  signal n3688_o : std_logic;
  signal n3689_o : std_logic;
  signal n3690_o : std_logic;
  signal n3691_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3692 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3695_o : std_logic;
  signal n3696_o : std_logic;
  signal n3697_o : std_logic;
  signal n3698_o : std_logic;
  signal n3699_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n3700 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n3703_o : std_logic;
  signal n3704_o : std_logic;
  signal n3705_o : std_logic;
  signal n3706_o : std_logic;
  signal n3707_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n3708 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n3711_o : std_logic;
  signal n3712_o : std_logic;
  signal n3713_o : std_logic;
  signal n3714_o : std_logic;
  signal n3715_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n3716 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n3719_o : std_logic;
  signal n3720_o : std_logic;
  signal n3721_o : std_logic;
  signal n3722_o : std_logic;
  signal n3723_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n3724 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n3727_o : std_logic;
  signal n3728_o : std_logic;
  signal n3729_o : std_logic;
  signal n3730_o : std_logic;
  signal n3731_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n3732 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n3735_o : std_logic;
  signal n3736_o : std_logic;
  signal n3737_o : std_logic;
  signal n3738_o : std_logic;
  signal n3739_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n3740 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n3743_o : std_logic;
  signal n3744_o : std_logic;
  signal n3745_o : std_logic;
  signal n3746_o : std_logic;
  signal n3747_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n3748 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n3751_o : std_logic;
  signal n3752_o : std_logic;
  signal n3753_o : std_logic;
  signal n3754_o : std_logic;
  signal n3755_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n3756 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n3759_o : std_logic;
  signal n3760_o : std_logic;
  signal n3761_o : std_logic;
  signal n3762_o : std_logic;
  signal n3763_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n3764 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n3767_o : std_logic;
  signal n3768_o : std_logic;
  signal n3769_o : std_logic;
  signal n3770_o : std_logic;
  signal n3771_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n3772 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n3775_o : std_logic;
  signal n3776_o : std_logic;
  signal n3777_o : std_logic;
  signal n3778_o : std_logic_vector (16 downto 0);
  signal n3779_o : std_logic_vector (17 downto 0);
begin
  ctrl_out <= n3777_o;
  o <= n3778_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3779_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3641_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3642_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3643_o <= n3641_o & n3642_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3644 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3643_o,
    o => gen1_n0_cnot0_o);
  n3647_o <= gen1_n0_cnot0_n3644 (1);
  n3648_o <= gen1_n0_cnot0_n3644 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3649_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3650_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3651_o <= n3649_o & n3650_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3652 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3651_o,
    o => gen1_n1_cnot0_o);
  n3655_o <= gen1_n1_cnot0_n3652 (1);
  n3656_o <= gen1_n1_cnot0_n3652 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3657_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3658_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3659_o <= n3657_o & n3658_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3660 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3659_o,
    o => gen1_n2_cnot0_o);
  n3663_o <= gen1_n2_cnot0_n3660 (1);
  n3664_o <= gen1_n2_cnot0_n3660 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3665_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3666_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3667_o <= n3665_o & n3666_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3668 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3667_o,
    o => gen1_n3_cnot0_o);
  n3671_o <= gen1_n3_cnot0_n3668 (1);
  n3672_o <= gen1_n3_cnot0_n3668 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3673_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3674_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3675_o <= n3673_o & n3674_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3676 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3675_o,
    o => gen1_n4_cnot0_o);
  n3679_o <= gen1_n4_cnot0_n3676 (1);
  n3680_o <= gen1_n4_cnot0_n3676 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3681_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3682_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3683_o <= n3681_o & n3682_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3684 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3683_o,
    o => gen1_n5_cnot0_o);
  n3687_o <= gen1_n5_cnot0_n3684 (1);
  n3688_o <= gen1_n5_cnot0_n3684 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3689_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3690_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3691_o <= n3689_o & n3690_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3692 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3691_o,
    o => gen1_n6_cnot0_o);
  n3695_o <= gen1_n6_cnot0_n3692 (1);
  n3696_o <= gen1_n6_cnot0_n3692 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3697_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3698_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3699_o <= n3697_o & n3698_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n3700 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n3699_o,
    o => gen1_n7_cnot0_o);
  n3703_o <= gen1_n7_cnot0_n3700 (1);
  n3704_o <= gen1_n7_cnot0_n3700 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3705_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3706_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3707_o <= n3705_o & n3706_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n3708 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n3707_o,
    o => gen1_n8_cnot0_o);
  n3711_o <= gen1_n8_cnot0_n3708 (1);
  n3712_o <= gen1_n8_cnot0_n3708 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3713_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3714_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3715_o <= n3713_o & n3714_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n3716 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n3715_o,
    o => gen1_n9_cnot0_o);
  n3719_o <= gen1_n9_cnot0_n3716 (1);
  n3720_o <= gen1_n9_cnot0_n3716 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3721_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3722_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3723_o <= n3721_o & n3722_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n3724 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n3723_o,
    o => gen1_n10_cnot0_o);
  n3727_o <= gen1_n10_cnot0_n3724 (1);
  n3728_o <= gen1_n10_cnot0_n3724 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3729_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3730_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3731_o <= n3729_o & n3730_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n3732 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n3731_o,
    o => gen1_n11_cnot0_o);
  n3735_o <= gen1_n11_cnot0_n3732 (1);
  n3736_o <= gen1_n11_cnot0_n3732 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3737_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3738_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3739_o <= n3737_o & n3738_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n3740 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n3739_o,
    o => gen1_n12_cnot0_o);
  n3743_o <= gen1_n12_cnot0_n3740 (1);
  n3744_o <= gen1_n12_cnot0_n3740 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3745_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3746_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3747_o <= n3745_o & n3746_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n3748 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n3747_o,
    o => gen1_n13_cnot0_o);
  n3751_o <= gen1_n13_cnot0_n3748 (1);
  n3752_o <= gen1_n13_cnot0_n3748 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3753_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3754_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3755_o <= n3753_o & n3754_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n3756 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n3755_o,
    o => gen1_n14_cnot0_o);
  n3759_o <= gen1_n14_cnot0_n3756 (1);
  n3760_o <= gen1_n14_cnot0_n3756 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3761_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3762_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3763_o <= n3761_o & n3762_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n3764 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n3763_o,
    o => gen1_n15_cnot0_o);
  n3767_o <= gen1_n15_cnot0_n3764 (1);
  n3768_o <= gen1_n15_cnot0_n3764 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3769_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3770_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3771_o <= n3769_o & n3770_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n3772 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n3771_o,
    o => gen1_n16_cnot0_o);
  n3775_o <= gen1_n16_cnot0_n3772 (1);
  n3776_o <= gen1_n16_cnot0_n3772 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3777_o <= ctrl_prop (17);
  n3778_o <= n3776_o & n3768_o & n3760_o & n3752_o & n3744_o & n3736_o & n3728_o & n3720_o & n3712_o & n3704_o & n3696_o & n3688_o & n3680_o & n3672_o & n3664_o & n3656_o & n3648_o;
  n3779_o <= n3775_o & n3767_o & n3759_o & n3751_o & n3743_o & n3735_o & n3727_o & n3719_o & n3711_o & n3703_o & n3695_o & n3687_o & n3679_o & n3671_o & n3663_o & n3655_o & n3647_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_in_place_17;

architecture rtl of add_in_place_17 is
  signal s1_a : std_logic_vector (16 downto 0);
  signal s1_b : std_logic_vector (16 downto 0);
  signal s2_mid : std_logic_vector (16 downto 0);
  signal s2_a : std_logic_vector (16 downto 0);
  signal s2_b : std_logic_vector (16 downto 0);
  signal s3_mid : std_logic_vector (16 downto 0);
  signal s3_a : std_logic_vector (16 downto 0);
  signal s3_b : std_logic_vector (16 downto 0);
  signal s4_mid : std_logic_vector (16 downto 0);
  signal s4_a : std_logic_vector (16 downto 0);
  signal s4_b : std_logic_vector (16 downto 0);
  signal s5_mid : std_logic_vector (16 downto 0);
  signal s5_a : std_logic_vector (16 downto 0);
  signal s5_b : std_logic_vector (16 downto 0);
  signal s6_a : std_logic_vector (16 downto 0);
  signal s6_b : std_logic_vector (16 downto 0);
  signal n2755_o : std_logic;
  signal n2756_o : std_logic;
  signal n2757_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n2758 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2761_o : std_logic;
  signal n2762_o : std_logic;
  signal n2763_o : std_logic;
  signal n2764_o : std_logic;
  signal n2765_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n2766 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2769_o : std_logic;
  signal n2770_o : std_logic;
  signal n2771_o : std_logic;
  signal n2772_o : std_logic;
  signal n2773_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n2774 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2777_o : std_logic;
  signal n2778_o : std_logic;
  signal n2779_o : std_logic;
  signal n2780_o : std_logic;
  signal n2781_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n2782 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2785_o : std_logic;
  signal n2786_o : std_logic;
  signal n2787_o : std_logic;
  signal n2788_o : std_logic;
  signal n2789_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2790 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2793_o : std_logic;
  signal n2794_o : std_logic;
  signal n2795_o : std_logic;
  signal n2796_o : std_logic;
  signal n2797_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2798 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2801_o : std_logic;
  signal n2802_o : std_logic;
  signal n2803_o : std_logic;
  signal n2804_o : std_logic;
  signal n2805_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2806 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2809_o : std_logic;
  signal n2810_o : std_logic;
  signal n2811_o : std_logic;
  signal n2812_o : std_logic;
  signal n2813_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2814 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2817_o : std_logic;
  signal n2818_o : std_logic;
  signal n2819_o : std_logic;
  signal n2820_o : std_logic;
  signal n2821_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n2822 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2825_o : std_logic;
  signal n2826_o : std_logic;
  signal n2827_o : std_logic;
  signal n2828_o : std_logic;
  signal n2829_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n2830 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2833_o : std_logic;
  signal n2834_o : std_logic;
  signal n2835_o : std_logic;
  signal n2836_o : std_logic;
  signal n2837_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n2838 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2841_o : std_logic;
  signal n2842_o : std_logic;
  signal n2843_o : std_logic;
  signal n2844_o : std_logic;
  signal n2845_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n2846 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2849_o : std_logic;
  signal n2850_o : std_logic;
  signal n2851_o : std_logic;
  signal n2852_o : std_logic;
  signal n2853_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n2854 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2857_o : std_logic;
  signal n2858_o : std_logic;
  signal n2859_o : std_logic;
  signal n2860_o : std_logic;
  signal n2861_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n2862 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2865_o : std_logic;
  signal n2866_o : std_logic;
  signal n2867_o : std_logic;
  signal n2868_o : std_logic;
  signal n2869_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n2870 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2873_o : std_logic;
  signal n2874_o : std_logic;
  signal n2875_o : std_logic;
  signal n2876_o : std_logic;
  signal n2877_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n2878 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2881_o : std_logic;
  signal n2882_o : std_logic;
  signal n2883_o : std_logic;
  signal n2884_o : std_logic;
  signal n2885_o : std_logic;
  signal n2886_o : std_logic;
  signal n2887_o : std_logic;
  signal n2888_o : std_logic;
  signal n2889_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n2890 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2893_o : std_logic;
  signal n2894_o : std_logic;
  signal n2895_o : std_logic;
  signal n2896_o : std_logic;
  signal n2897_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n2898 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2901_o : std_logic;
  signal n2902_o : std_logic;
  signal n2903_o : std_logic;
  signal n2904_o : std_logic;
  signal n2905_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n2906 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2909_o : std_logic;
  signal n2910_o : std_logic;
  signal n2911_o : std_logic;
  signal n2912_o : std_logic;
  signal n2913_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n2914 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2917_o : std_logic;
  signal n2918_o : std_logic;
  signal n2919_o : std_logic;
  signal n2920_o : std_logic;
  signal n2921_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n2922 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2925_o : std_logic;
  signal n2926_o : std_logic;
  signal n2927_o : std_logic;
  signal n2928_o : std_logic;
  signal n2929_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n2930 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2933_o : std_logic;
  signal n2934_o : std_logic;
  signal n2935_o : std_logic;
  signal n2936_o : std_logic;
  signal n2937_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n2938 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2941_o : std_logic;
  signal n2942_o : std_logic;
  signal n2943_o : std_logic;
  signal n2944_o : std_logic;
  signal n2945_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n2946 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2949_o : std_logic;
  signal n2950_o : std_logic;
  signal n2951_o : std_logic;
  signal n2952_o : std_logic;
  signal n2953_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n2954 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2957_o : std_logic;
  signal n2958_o : std_logic;
  signal n2959_o : std_logic;
  signal n2960_o : std_logic;
  signal n2961_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n2962 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2965_o : std_logic;
  signal n2966_o : std_logic;
  signal n2967_o : std_logic;
  signal n2968_o : std_logic;
  signal n2969_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n2970 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2973_o : std_logic;
  signal n2974_o : std_logic;
  signal n2975_o : std_logic;
  signal n2976_o : std_logic;
  signal n2977_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n2978 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2981_o : std_logic;
  signal n2982_o : std_logic;
  signal n2983_o : std_logic;
  signal n2984_o : std_logic;
  signal n2985_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n2986 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2989_o : std_logic;
  signal n2990_o : std_logic;
  signal n2991_o : std_logic;
  signal n2992_o : std_logic;
  signal n2993_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n2994 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2997_o : std_logic;
  signal n2998_o : std_logic;
  signal n2999_o : std_logic;
  signal n3000_o : std_logic;
  signal n3001_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n3002 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3005_o : std_logic;
  signal n3006_o : std_logic;
  signal n3007_o : std_logic_vector (1 downto 0);
  signal n3008_o : std_logic;
  signal n3009_o : std_logic;
  signal n3010_o : std_logic;
  signal n3011_o : std_logic_vector (1 downto 0);
  signal n3012_o : std_logic;
  signal n3013_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n3014 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3017_o : std_logic;
  signal n3018_o : std_logic;
  signal n3019_o : std_logic;
  signal n3020_o : std_logic;
  signal n3021_o : std_logic;
  signal n3022_o : std_logic_vector (1 downto 0);
  signal n3023_o : std_logic;
  signal n3024_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n3025 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3028_o : std_logic;
  signal n3029_o : std_logic;
  signal n3030_o : std_logic;
  signal n3031_o : std_logic;
  signal n3032_o : std_logic;
  signal n3033_o : std_logic_vector (1 downto 0);
  signal n3034_o : std_logic;
  signal n3035_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n3036 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3039_o : std_logic;
  signal n3040_o : std_logic;
  signal n3041_o : std_logic;
  signal n3042_o : std_logic;
  signal n3043_o : std_logic;
  signal n3044_o : std_logic_vector (1 downto 0);
  signal n3045_o : std_logic;
  signal n3046_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n3047 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3050_o : std_logic;
  signal n3051_o : std_logic;
  signal n3052_o : std_logic;
  signal n3053_o : std_logic;
  signal n3054_o : std_logic;
  signal n3055_o : std_logic_vector (1 downto 0);
  signal n3056_o : std_logic;
  signal n3057_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n3058 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3061_o : std_logic;
  signal n3062_o : std_logic;
  signal n3063_o : std_logic;
  signal n3064_o : std_logic;
  signal n3065_o : std_logic;
  signal n3066_o : std_logic_vector (1 downto 0);
  signal n3067_o : std_logic;
  signal n3068_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n3069 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3072_o : std_logic;
  signal n3073_o : std_logic;
  signal n3074_o : std_logic;
  signal n3075_o : std_logic;
  signal n3076_o : std_logic;
  signal n3077_o : std_logic_vector (1 downto 0);
  signal n3078_o : std_logic;
  signal n3079_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n3080 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3083_o : std_logic;
  signal n3084_o : std_logic;
  signal n3085_o : std_logic;
  signal n3086_o : std_logic;
  signal n3087_o : std_logic;
  signal n3088_o : std_logic_vector (1 downto 0);
  signal n3089_o : std_logic;
  signal n3090_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n3091 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3094_o : std_logic;
  signal n3095_o : std_logic;
  signal n3096_o : std_logic;
  signal n3097_o : std_logic;
  signal n3098_o : std_logic;
  signal n3099_o : std_logic_vector (1 downto 0);
  signal n3100_o : std_logic;
  signal n3101_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n3102 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3105_o : std_logic;
  signal n3106_o : std_logic;
  signal n3107_o : std_logic;
  signal n3108_o : std_logic;
  signal n3109_o : std_logic;
  signal n3110_o : std_logic_vector (1 downto 0);
  signal n3111_o : std_logic;
  signal n3112_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n3113 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3116_o : std_logic;
  signal n3117_o : std_logic;
  signal n3118_o : std_logic;
  signal n3119_o : std_logic;
  signal n3120_o : std_logic;
  signal n3121_o : std_logic_vector (1 downto 0);
  signal n3122_o : std_logic;
  signal n3123_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n3124 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3127_o : std_logic;
  signal n3128_o : std_logic;
  signal n3129_o : std_logic;
  signal n3130_o : std_logic;
  signal n3131_o : std_logic;
  signal n3132_o : std_logic_vector (1 downto 0);
  signal n3133_o : std_logic;
  signal n3134_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n3135 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3138_o : std_logic;
  signal n3139_o : std_logic;
  signal n3140_o : std_logic;
  signal n3141_o : std_logic;
  signal n3142_o : std_logic;
  signal n3143_o : std_logic_vector (1 downto 0);
  signal n3144_o : std_logic;
  signal n3145_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n3146 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3149_o : std_logic;
  signal n3150_o : std_logic;
  signal n3151_o : std_logic;
  signal n3152_o : std_logic;
  signal n3153_o : std_logic;
  signal n3154_o : std_logic_vector (1 downto 0);
  signal n3155_o : std_logic;
  signal n3156_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n3157 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3160_o : std_logic;
  signal n3161_o : std_logic;
  signal n3162_o : std_logic;
  signal n3163_o : std_logic;
  signal n3164_o : std_logic;
  signal n3165_o : std_logic_vector (1 downto 0);
  signal n3166_o : std_logic;
  signal n3167_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n3168 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3171_o : std_logic;
  signal n3172_o : std_logic;
  signal n3173_o : std_logic;
  signal n3174_o : std_logic;
  signal n3175_o : std_logic;
  signal n3176_o : std_logic_vector (1 downto 0);
  signal n3177_o : std_logic;
  signal n3178_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n3179 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3182_o : std_logic;
  signal n3183_o : std_logic;
  signal n3184_o : std_logic;
  signal n3185_o : std_logic;
  signal n3186_o : std_logic;
  signal n3187_o : std_logic;
  signal n3188_o : std_logic;
  signal n3189_o : std_logic_vector (1 downto 0);
  signal cnot_4_n3190 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n3193_o : std_logic;
  signal n3194_o : std_logic;
  signal n3195_o : std_logic;
  signal n3196_o : std_logic;
  signal n3197_o : std_logic_vector (1 downto 0);
  signal n3198_o : std_logic;
  signal n3199_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n3200 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3203_o : std_logic;
  signal n3204_o : std_logic;
  signal n3205_o : std_logic;
  signal n3206_o : std_logic;
  signal n3207_o : std_logic;
  signal n3208_o : std_logic_vector (1 downto 0);
  signal n3209_o : std_logic;
  signal n3210_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n3211 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3214_o : std_logic;
  signal n3215_o : std_logic;
  signal n3216_o : std_logic;
  signal n3217_o : std_logic;
  signal n3218_o : std_logic;
  signal n3219_o : std_logic_vector (1 downto 0);
  signal n3220_o : std_logic;
  signal n3221_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n3222 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3225_o : std_logic;
  signal n3226_o : std_logic;
  signal n3227_o : std_logic;
  signal n3228_o : std_logic;
  signal n3229_o : std_logic;
  signal n3230_o : std_logic_vector (1 downto 0);
  signal n3231_o : std_logic;
  signal n3232_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n3233 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3236_o : std_logic;
  signal n3237_o : std_logic;
  signal n3238_o : std_logic;
  signal n3239_o : std_logic;
  signal n3240_o : std_logic;
  signal n3241_o : std_logic_vector (1 downto 0);
  signal n3242_o : std_logic;
  signal n3243_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n3244 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3247_o : std_logic;
  signal n3248_o : std_logic;
  signal n3249_o : std_logic;
  signal n3250_o : std_logic;
  signal n3251_o : std_logic;
  signal n3252_o : std_logic_vector (1 downto 0);
  signal n3253_o : std_logic;
  signal n3254_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n3255 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3258_o : std_logic;
  signal n3259_o : std_logic;
  signal n3260_o : std_logic;
  signal n3261_o : std_logic;
  signal n3262_o : std_logic;
  signal n3263_o : std_logic_vector (1 downto 0);
  signal n3264_o : std_logic;
  signal n3265_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n3266 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3269_o : std_logic;
  signal n3270_o : std_logic;
  signal n3271_o : std_logic;
  signal n3272_o : std_logic;
  signal n3273_o : std_logic;
  signal n3274_o : std_logic_vector (1 downto 0);
  signal n3275_o : std_logic;
  signal n3276_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n3277 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3280_o : std_logic;
  signal n3281_o : std_logic;
  signal n3282_o : std_logic;
  signal n3283_o : std_logic;
  signal n3284_o : std_logic;
  signal n3285_o : std_logic_vector (1 downto 0);
  signal n3286_o : std_logic;
  signal n3287_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n3288 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3291_o : std_logic;
  signal n3292_o : std_logic;
  signal n3293_o : std_logic;
  signal n3294_o : std_logic;
  signal n3295_o : std_logic;
  signal n3296_o : std_logic_vector (1 downto 0);
  signal n3297_o : std_logic;
  signal n3298_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n3299 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3302_o : std_logic;
  signal n3303_o : std_logic;
  signal n3304_o : std_logic;
  signal n3305_o : std_logic;
  signal n3306_o : std_logic;
  signal n3307_o : std_logic_vector (1 downto 0);
  signal n3308_o : std_logic;
  signal n3309_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n3310 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3313_o : std_logic;
  signal n3314_o : std_logic;
  signal n3315_o : std_logic;
  signal n3316_o : std_logic;
  signal n3317_o : std_logic;
  signal n3318_o : std_logic_vector (1 downto 0);
  signal n3319_o : std_logic;
  signal n3320_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n3321 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3324_o : std_logic;
  signal n3325_o : std_logic;
  signal n3326_o : std_logic;
  signal n3327_o : std_logic;
  signal n3328_o : std_logic;
  signal n3329_o : std_logic_vector (1 downto 0);
  signal n3330_o : std_logic;
  signal n3331_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n3332 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3335_o : std_logic;
  signal n3336_o : std_logic;
  signal n3337_o : std_logic;
  signal n3338_o : std_logic;
  signal n3339_o : std_logic;
  signal n3340_o : std_logic_vector (1 downto 0);
  signal n3341_o : std_logic;
  signal n3342_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n3343 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3346_o : std_logic;
  signal n3347_o : std_logic;
  signal n3348_o : std_logic;
  signal n3349_o : std_logic;
  signal n3350_o : std_logic;
  signal n3351_o : std_logic_vector (1 downto 0);
  signal n3352_o : std_logic;
  signal n3353_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n3354 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3357_o : std_logic;
  signal n3358_o : std_logic;
  signal n3359_o : std_logic;
  signal n3360_o : std_logic;
  signal n3361_o : std_logic;
  signal n3362_o : std_logic_vector (1 downto 0);
  signal n3363_o : std_logic;
  signal n3364_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n3365 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3368_o : std_logic;
  signal n3369_o : std_logic;
  signal n3370_o : std_logic;
  signal n3371_o : std_logic;
  signal n3372_o : std_logic_vector (1 downto 0);
  signal n3373_o : std_logic;
  signal n3374_o : std_logic;
  signal n3375_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n3376 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3379_o : std_logic;
  signal n3380_o : std_logic;
  signal n3381_o : std_logic;
  signal n3382_o : std_logic;
  signal n3383_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n3384 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3387_o : std_logic;
  signal n3388_o : std_logic;
  signal n3389_o : std_logic;
  signal n3390_o : std_logic;
  signal n3391_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n3392 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3395_o : std_logic;
  signal n3396_o : std_logic;
  signal n3397_o : std_logic;
  signal n3398_o : std_logic;
  signal n3399_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n3400 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3403_o : std_logic;
  signal n3404_o : std_logic;
  signal n3405_o : std_logic;
  signal n3406_o : std_logic;
  signal n3407_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n3408 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3411_o : std_logic;
  signal n3412_o : std_logic;
  signal n3413_o : std_logic;
  signal n3414_o : std_logic;
  signal n3415_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n3416 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3419_o : std_logic;
  signal n3420_o : std_logic;
  signal n3421_o : std_logic;
  signal n3422_o : std_logic;
  signal n3423_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n3424 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3427_o : std_logic;
  signal n3428_o : std_logic;
  signal n3429_o : std_logic;
  signal n3430_o : std_logic;
  signal n3431_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n3432 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3435_o : std_logic;
  signal n3436_o : std_logic;
  signal n3437_o : std_logic;
  signal n3438_o : std_logic;
  signal n3439_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n3440 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3443_o : std_logic;
  signal n3444_o : std_logic;
  signal n3445_o : std_logic;
  signal n3446_o : std_logic;
  signal n3447_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n3448 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3451_o : std_logic;
  signal n3452_o : std_logic;
  signal n3453_o : std_logic;
  signal n3454_o : std_logic;
  signal n3455_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n3456 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3459_o : std_logic;
  signal n3460_o : std_logic;
  signal n3461_o : std_logic;
  signal n3462_o : std_logic;
  signal n3463_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n3464 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3467_o : std_logic;
  signal n3468_o : std_logic;
  signal n3469_o : std_logic;
  signal n3470_o : std_logic;
  signal n3471_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n3472 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3475_o : std_logic;
  signal n3476_o : std_logic;
  signal n3477_o : std_logic;
  signal n3478_o : std_logic;
  signal n3479_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n3480 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3483_o : std_logic;
  signal n3484_o : std_logic;
  signal n3485_o : std_logic;
  signal n3486_o : std_logic;
  signal n3487_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n3488 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3491_o : std_logic;
  signal n3492_o : std_logic;
  signal n3493_o : std_logic;
  signal n3494_o : std_logic;
  signal n3495_o : std_logic;
  signal n3496_o : std_logic;
  signal n3497_o : std_logic;
  signal n3498_o : std_logic;
  signal n3499_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n3500 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3503_o : std_logic;
  signal n3504_o : std_logic;
  signal n3505_o : std_logic;
  signal n3506_o : std_logic;
  signal n3507_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n3508 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3511_o : std_logic;
  signal n3512_o : std_logic;
  signal n3513_o : std_logic;
  signal n3514_o : std_logic;
  signal n3515_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n3516 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3519_o : std_logic;
  signal n3520_o : std_logic;
  signal n3521_o : std_logic;
  signal n3522_o : std_logic;
  signal n3523_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n3524 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3527_o : std_logic;
  signal n3528_o : std_logic;
  signal n3529_o : std_logic;
  signal n3530_o : std_logic;
  signal n3531_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n3532 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3535_o : std_logic;
  signal n3536_o : std_logic;
  signal n3537_o : std_logic;
  signal n3538_o : std_logic;
  signal n3539_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n3540 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3543_o : std_logic;
  signal n3544_o : std_logic;
  signal n3545_o : std_logic;
  signal n3546_o : std_logic;
  signal n3547_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n3548 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3551_o : std_logic;
  signal n3552_o : std_logic;
  signal n3553_o : std_logic;
  signal n3554_o : std_logic;
  signal n3555_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n3556 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3559_o : std_logic;
  signal n3560_o : std_logic;
  signal n3561_o : std_logic;
  signal n3562_o : std_logic;
  signal n3563_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n3564 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3567_o : std_logic;
  signal n3568_o : std_logic;
  signal n3569_o : std_logic;
  signal n3570_o : std_logic;
  signal n3571_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n3572 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3575_o : std_logic;
  signal n3576_o : std_logic;
  signal n3577_o : std_logic;
  signal n3578_o : std_logic;
  signal n3579_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n3580 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3583_o : std_logic;
  signal n3584_o : std_logic;
  signal n3585_o : std_logic;
  signal n3586_o : std_logic;
  signal n3587_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n3588 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3591_o : std_logic;
  signal n3592_o : std_logic;
  signal n3593_o : std_logic;
  signal n3594_o : std_logic;
  signal n3595_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n3596 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3599_o : std_logic;
  signal n3600_o : std_logic;
  signal n3601_o : std_logic;
  signal n3602_o : std_logic;
  signal n3603_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n3604 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3607_o : std_logic;
  signal n3608_o : std_logic;
  signal n3609_o : std_logic;
  signal n3610_o : std_logic;
  signal n3611_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n3612 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3615_o : std_logic;
  signal n3616_o : std_logic;
  signal n3617_o : std_logic;
  signal n3618_o : std_logic;
  signal n3619_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n3620 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3623_o : std_logic;
  signal n3624_o : std_logic;
  signal n3625_o : std_logic_vector (16 downto 0);
  signal n3626_o : std_logic_vector (16 downto 0);
  signal n3627_o : std_logic_vector (16 downto 0);
  signal n3628_o : std_logic_vector (16 downto 0);
  signal n3629_o : std_logic_vector (16 downto 0);
  signal n3630_o : std_logic_vector (16 downto 0);
  signal n3631_o : std_logic_vector (16 downto 0);
  signal n3632_o : std_logic_vector (16 downto 0);
  signal n3633_o : std_logic_vector (16 downto 0);
  signal n3634_o : std_logic_vector (16 downto 0);
  signal n3635_o : std_logic_vector (16 downto 0);
  signal n3636_o : std_logic_vector (16 downto 0);
  signal n3637_o : std_logic_vector (16 downto 0);
  signal n3638_o : std_logic_vector (16 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n3625_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n3626_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n3627_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n3628_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n3629_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n3630_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n3631_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n3632_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n3633_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n3634_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n3635_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n3636_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n3637_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n3638_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n2755_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2756_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2757_o <= n2755_o & n2756_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n2758 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n2757_o,
    o => gen1_n1_cnot1_j_o);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n2761_o <= gen1_n1_cnot1_j_n2758 (1);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n2762_o <= gen1_n1_cnot1_j_n2758 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2763_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2764_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2765_o <= n2763_o & n2764_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n2766 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n2765_o,
    o => gen1_n2_cnot1_j_o);
  n2769_o <= gen1_n2_cnot1_j_n2766 (1);
  n2770_o <= gen1_n2_cnot1_j_n2766 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2771_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2772_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2773_o <= n2771_o & n2772_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n2774 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n2773_o,
    o => gen1_n3_cnot1_j_o);
  n2777_o <= gen1_n3_cnot1_j_n2774 (1);
  n2778_o <= gen1_n3_cnot1_j_n2774 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2779_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2780_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2781_o <= n2779_o & n2780_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n2782 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n2781_o,
    o => gen1_n4_cnot1_j_o);
  n2785_o <= gen1_n4_cnot1_j_n2782 (1);
  n2786_o <= gen1_n4_cnot1_j_n2782 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2787_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2788_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2789_o <= n2787_o & n2788_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2790 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2789_o,
    o => gen1_n5_cnot1_j_o);
  n2793_o <= gen1_n5_cnot1_j_n2790 (1);
  n2794_o <= gen1_n5_cnot1_j_n2790 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2795_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2796_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2797_o <= n2795_o & n2796_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2798 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2797_o,
    o => gen1_n6_cnot1_j_o);
  n2801_o <= gen1_n6_cnot1_j_n2798 (1);
  n2802_o <= gen1_n6_cnot1_j_n2798 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2803_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2804_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2805_o <= n2803_o & n2804_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2806 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2805_o,
    o => gen1_n7_cnot1_j_o);
  n2809_o <= gen1_n7_cnot1_j_n2806 (1);
  n2810_o <= gen1_n7_cnot1_j_n2806 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2811_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2812_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2813_o <= n2811_o & n2812_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2814 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2813_o,
    o => gen1_n8_cnot1_j_o);
  n2817_o <= gen1_n8_cnot1_j_n2814 (1);
  n2818_o <= gen1_n8_cnot1_j_n2814 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2819_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2820_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2821_o <= n2819_o & n2820_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n2822 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n2821_o,
    o => gen1_n9_cnot1_j_o);
  n2825_o <= gen1_n9_cnot1_j_n2822 (1);
  n2826_o <= gen1_n9_cnot1_j_n2822 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2827_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2828_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2829_o <= n2827_o & n2828_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n2830 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n2829_o,
    o => gen1_n10_cnot1_j_o);
  n2833_o <= gen1_n10_cnot1_j_n2830 (1);
  n2834_o <= gen1_n10_cnot1_j_n2830 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2835_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2836_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2837_o <= n2835_o & n2836_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n2838 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n2837_o,
    o => gen1_n11_cnot1_j_o);
  n2841_o <= gen1_n11_cnot1_j_n2838 (1);
  n2842_o <= gen1_n11_cnot1_j_n2838 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2843_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2844_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2845_o <= n2843_o & n2844_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n2846 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n2845_o,
    o => gen1_n12_cnot1_j_o);
  n2849_o <= gen1_n12_cnot1_j_n2846 (1);
  n2850_o <= gen1_n12_cnot1_j_n2846 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2851_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2852_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2853_o <= n2851_o & n2852_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n2854 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n2853_o,
    o => gen1_n13_cnot1_j_o);
  n2857_o <= gen1_n13_cnot1_j_n2854 (1);
  n2858_o <= gen1_n13_cnot1_j_n2854 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2859_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2860_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2861_o <= n2859_o & n2860_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n2862 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n2861_o,
    o => gen1_n14_cnot1_j_o);
  n2865_o <= gen1_n14_cnot1_j_n2862 (1);
  n2866_o <= gen1_n14_cnot1_j_n2862 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2867_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2868_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2869_o <= n2867_o & n2868_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n2870 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n2869_o,
    o => gen1_n15_cnot1_j_o);
  n2873_o <= gen1_n15_cnot1_j_n2870 (1);
  n2874_o <= gen1_n15_cnot1_j_n2870 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2875_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2876_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2877_o <= n2875_o & n2876_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n2878 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n2877_o,
    o => gen1_n16_cnot1_j_o);
  n2881_o <= gen1_n16_cnot1_j_n2878 (1);
  n2882_o <= gen1_n16_cnot1_j_n2878 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n2883_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n2884_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n2885_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n2886_o <= s1_a (16);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2887_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2888_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2889_o <= n2887_o & n2888_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n2890 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n2889_o,
    o => gen2_n16_cnot2_j_o);
  n2893_o <= gen2_n16_cnot2_j_n2890 (1);
  n2894_o <= gen2_n16_cnot2_j_n2890 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2895_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2896_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2897_o <= n2895_o & n2896_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n2898 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n2897_o,
    o => gen2_n15_cnot2_j_o);
  n2901_o <= gen2_n15_cnot2_j_n2898 (1);
  n2902_o <= gen2_n15_cnot2_j_n2898 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2903_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2904_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2905_o <= n2903_o & n2904_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n2906 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n2905_o,
    o => gen2_n14_cnot2_j_o);
  n2909_o <= gen2_n14_cnot2_j_n2906 (1);
  n2910_o <= gen2_n14_cnot2_j_n2906 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2911_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2912_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2913_o <= n2911_o & n2912_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n2914 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n2913_o,
    o => gen2_n13_cnot2_j_o);
  n2917_o <= gen2_n13_cnot2_j_n2914 (1);
  n2918_o <= gen2_n13_cnot2_j_n2914 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2919_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2920_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2921_o <= n2919_o & n2920_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n2922 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n2921_o,
    o => gen2_n12_cnot2_j_o);
  n2925_o <= gen2_n12_cnot2_j_n2922 (1);
  n2926_o <= gen2_n12_cnot2_j_n2922 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2927_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2928_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2929_o <= n2927_o & n2928_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n2930 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n2929_o,
    o => gen2_n11_cnot2_j_o);
  n2933_o <= gen2_n11_cnot2_j_n2930 (1);
  n2934_o <= gen2_n11_cnot2_j_n2930 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2935_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2936_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2937_o <= n2935_o & n2936_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n2938 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n2937_o,
    o => gen2_n10_cnot2_j_o);
  n2941_o <= gen2_n10_cnot2_j_n2938 (1);
  n2942_o <= gen2_n10_cnot2_j_n2938 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2943_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2944_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2945_o <= n2943_o & n2944_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n2946 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n2945_o,
    o => gen2_n9_cnot2_j_o);
  n2949_o <= gen2_n9_cnot2_j_n2946 (1);
  n2950_o <= gen2_n9_cnot2_j_n2946 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2951_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2952_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2953_o <= n2951_o & n2952_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n2954 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n2953_o,
    o => gen2_n8_cnot2_j_o);
  n2957_o <= gen2_n8_cnot2_j_n2954 (1);
  n2958_o <= gen2_n8_cnot2_j_n2954 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2959_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2960_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2961_o <= n2959_o & n2960_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n2962 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n2961_o,
    o => gen2_n7_cnot2_j_o);
  n2965_o <= gen2_n7_cnot2_j_n2962 (1);
  n2966_o <= gen2_n7_cnot2_j_n2962 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2967_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2968_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2969_o <= n2967_o & n2968_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n2970 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n2969_o,
    o => gen2_n6_cnot2_j_o);
  n2973_o <= gen2_n6_cnot2_j_n2970 (1);
  n2974_o <= gen2_n6_cnot2_j_n2970 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2975_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2976_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2977_o <= n2975_o & n2976_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n2978 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n2977_o,
    o => gen2_n5_cnot2_j_o);
  n2981_o <= gen2_n5_cnot2_j_n2978 (1);
  n2982_o <= gen2_n5_cnot2_j_n2978 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2983_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2984_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2985_o <= n2983_o & n2984_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n2986 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n2985_o,
    o => gen2_n4_cnot2_j_o);
  n2989_o <= gen2_n4_cnot2_j_n2986 (1);
  n2990_o <= gen2_n4_cnot2_j_n2986 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2991_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2992_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2993_o <= n2991_o & n2992_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n2994 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n2993_o,
    o => gen2_n3_cnot2_j_o);
  n2997_o <= gen2_n3_cnot2_j_n2994 (1);
  n2998_o <= gen2_n3_cnot2_j_n2994 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2999_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3000_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3001_o <= n2999_o & n3000_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n3002 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n3001_o,
    o => gen2_n2_cnot2_j_o);
  n3005_o <= gen2_n2_cnot2_j_n3002 (1);
  n3006_o <= gen2_n2_cnot2_j_n3002 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n3007_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n3008_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3009_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3010_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3011_o <= n3009_o & n3010_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3012_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3013_o <= n3011_o & n3012_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n3014 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n3013_o,
    o => gen3_n1_ccnot3_j_o);
  n3017_o <= gen3_n1_ccnot3_j_n3014 (2);
  n3018_o <= gen3_n1_ccnot3_j_n3014 (1);
  n3019_o <= gen3_n1_ccnot3_j_n3014 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3020_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3021_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3022_o <= n3020_o & n3021_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3023_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3024_o <= n3022_o & n3023_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n3025 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n3024_o,
    o => gen3_n2_ccnot3_j_o);
  n3028_o <= gen3_n2_ccnot3_j_n3025 (2);
  n3029_o <= gen3_n2_ccnot3_j_n3025 (1);
  n3030_o <= gen3_n2_ccnot3_j_n3025 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3031_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3032_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3033_o <= n3031_o & n3032_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3034_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3035_o <= n3033_o & n3034_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n3036 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n3035_o,
    o => gen3_n3_ccnot3_j_o);
  n3039_o <= gen3_n3_ccnot3_j_n3036 (2);
  n3040_o <= gen3_n3_ccnot3_j_n3036 (1);
  n3041_o <= gen3_n3_ccnot3_j_n3036 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3042_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3043_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3044_o <= n3042_o & n3043_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3045_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3046_o <= n3044_o & n3045_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n3047 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n3046_o,
    o => gen3_n4_ccnot3_j_o);
  n3050_o <= gen3_n4_ccnot3_j_n3047 (2);
  n3051_o <= gen3_n4_ccnot3_j_n3047 (1);
  n3052_o <= gen3_n4_ccnot3_j_n3047 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3053_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3054_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3055_o <= n3053_o & n3054_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3056_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3057_o <= n3055_o & n3056_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n3058 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n3057_o,
    o => gen3_n5_ccnot3_j_o);
  n3061_o <= gen3_n5_ccnot3_j_n3058 (2);
  n3062_o <= gen3_n5_ccnot3_j_n3058 (1);
  n3063_o <= gen3_n5_ccnot3_j_n3058 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3064_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3065_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3066_o <= n3064_o & n3065_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3067_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3068_o <= n3066_o & n3067_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n3069 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n3068_o,
    o => gen3_n6_ccnot3_j_o);
  n3072_o <= gen3_n6_ccnot3_j_n3069 (2);
  n3073_o <= gen3_n6_ccnot3_j_n3069 (1);
  n3074_o <= gen3_n6_ccnot3_j_n3069 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3075_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3076_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3077_o <= n3075_o & n3076_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3078_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3079_o <= n3077_o & n3078_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n3080 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n3079_o,
    o => gen3_n7_ccnot3_j_o);
  n3083_o <= gen3_n7_ccnot3_j_n3080 (2);
  n3084_o <= gen3_n7_ccnot3_j_n3080 (1);
  n3085_o <= gen3_n7_ccnot3_j_n3080 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3086_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3087_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3088_o <= n3086_o & n3087_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3089_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3090_o <= n3088_o & n3089_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n3091 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n3090_o,
    o => gen3_n8_ccnot3_j_o);
  n3094_o <= gen3_n8_ccnot3_j_n3091 (2);
  n3095_o <= gen3_n8_ccnot3_j_n3091 (1);
  n3096_o <= gen3_n8_ccnot3_j_n3091 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3097_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3098_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3099_o <= n3097_o & n3098_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3100_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3101_o <= n3099_o & n3100_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n3102 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n3101_o,
    o => gen3_n9_ccnot3_j_o);
  n3105_o <= gen3_n9_ccnot3_j_n3102 (2);
  n3106_o <= gen3_n9_ccnot3_j_n3102 (1);
  n3107_o <= gen3_n9_ccnot3_j_n3102 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3108_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3109_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3110_o <= n3108_o & n3109_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3111_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3112_o <= n3110_o & n3111_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n3113 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n3112_o,
    o => gen3_n10_ccnot3_j_o);
  n3116_o <= gen3_n10_ccnot3_j_n3113 (2);
  n3117_o <= gen3_n10_ccnot3_j_n3113 (1);
  n3118_o <= gen3_n10_ccnot3_j_n3113 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3119_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3120_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3121_o <= n3119_o & n3120_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3122_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3123_o <= n3121_o & n3122_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n3124 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n3123_o,
    o => gen3_n11_ccnot3_j_o);
  n3127_o <= gen3_n11_ccnot3_j_n3124 (2);
  n3128_o <= gen3_n11_ccnot3_j_n3124 (1);
  n3129_o <= gen3_n11_ccnot3_j_n3124 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3130_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3131_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3132_o <= n3130_o & n3131_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3133_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3134_o <= n3132_o & n3133_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n3135 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n3134_o,
    o => gen3_n12_ccnot3_j_o);
  n3138_o <= gen3_n12_ccnot3_j_n3135 (2);
  n3139_o <= gen3_n12_ccnot3_j_n3135 (1);
  n3140_o <= gen3_n12_ccnot3_j_n3135 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3141_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3142_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3143_o <= n3141_o & n3142_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3144_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3145_o <= n3143_o & n3144_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n3146 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n3145_o,
    o => gen3_n13_ccnot3_j_o);
  n3149_o <= gen3_n13_ccnot3_j_n3146 (2);
  n3150_o <= gen3_n13_ccnot3_j_n3146 (1);
  n3151_o <= gen3_n13_ccnot3_j_n3146 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3152_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3153_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3154_o <= n3152_o & n3153_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3155_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3156_o <= n3154_o & n3155_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n3157 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n3156_o,
    o => gen3_n14_ccnot3_j_o);
  n3160_o <= gen3_n14_ccnot3_j_n3157 (2);
  n3161_o <= gen3_n14_ccnot3_j_n3157 (1);
  n3162_o <= gen3_n14_ccnot3_j_n3157 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3163_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3164_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3165_o <= n3163_o & n3164_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3166_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3167_o <= n3165_o & n3166_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n3168 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n3167_o,
    o => gen3_n15_ccnot3_j_o);
  n3171_o <= gen3_n15_ccnot3_j_n3168 (2);
  n3172_o <= gen3_n15_ccnot3_j_n3168 (1);
  n3173_o <= gen3_n15_ccnot3_j_n3168 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3174_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3175_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3176_o <= n3174_o & n3175_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3177_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3178_o <= n3176_o & n3177_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n3179 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n3178_o,
    o => gen3_n16_ccnot3_j_o);
  n3182_o <= gen3_n16_ccnot3_j_n3179 (2);
  n3183_o <= gen3_n16_ccnot3_j_n3179 (1);
  n3184_o <= gen3_n16_ccnot3_j_n3179 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n3185_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:116:25
  n3186_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:119:41
  n3187_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:119:53
  n3188_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:119:47
  n3189_o <= n3187_o & n3188_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n3190 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n3189_o,
    o => cnot_4_o);
  n3193_o <= cnot_4_n3190 (1);
  n3194_o <= cnot_4_n3190 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3195_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3196_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3197_o <= n3195_o & n3196_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3198_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3199_o <= n3197_o & n3198_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n3200 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n3199_o,
    o => gen4_n15_peres4_j_o);
  n3203_o <= gen4_n15_peres4_j_n3200 (2);
  n3204_o <= gen4_n15_peres4_j_n3200 (1);
  n3205_o <= gen4_n15_peres4_j_n3200 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3206_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3207_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3208_o <= n3206_o & n3207_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3209_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3210_o <= n3208_o & n3209_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n3211 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n3210_o,
    o => gen4_n14_peres4_j_o);
  n3214_o <= gen4_n14_peres4_j_n3211 (2);
  n3215_o <= gen4_n14_peres4_j_n3211 (1);
  n3216_o <= gen4_n14_peres4_j_n3211 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3217_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3218_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3219_o <= n3217_o & n3218_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3220_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3221_o <= n3219_o & n3220_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n3222 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n3221_o,
    o => gen4_n13_peres4_j_o);
  n3225_o <= gen4_n13_peres4_j_n3222 (2);
  n3226_o <= gen4_n13_peres4_j_n3222 (1);
  n3227_o <= gen4_n13_peres4_j_n3222 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3228_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3229_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3230_o <= n3228_o & n3229_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3231_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3232_o <= n3230_o & n3231_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n3233 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n3232_o,
    o => gen4_n12_peres4_j_o);
  n3236_o <= gen4_n12_peres4_j_n3233 (2);
  n3237_o <= gen4_n12_peres4_j_n3233 (1);
  n3238_o <= gen4_n12_peres4_j_n3233 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3239_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3240_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3241_o <= n3239_o & n3240_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3242_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3243_o <= n3241_o & n3242_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n3244 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n3243_o,
    o => gen4_n11_peres4_j_o);
  n3247_o <= gen4_n11_peres4_j_n3244 (2);
  n3248_o <= gen4_n11_peres4_j_n3244 (1);
  n3249_o <= gen4_n11_peres4_j_n3244 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3250_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3251_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3252_o <= n3250_o & n3251_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3253_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3254_o <= n3252_o & n3253_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n3255 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n3254_o,
    o => gen4_n10_peres4_j_o);
  n3258_o <= gen4_n10_peres4_j_n3255 (2);
  n3259_o <= gen4_n10_peres4_j_n3255 (1);
  n3260_o <= gen4_n10_peres4_j_n3255 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3261_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3262_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3263_o <= n3261_o & n3262_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3264_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3265_o <= n3263_o & n3264_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n3266 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n3265_o,
    o => gen4_n9_peres4_j_o);
  n3269_o <= gen4_n9_peres4_j_n3266 (2);
  n3270_o <= gen4_n9_peres4_j_n3266 (1);
  n3271_o <= gen4_n9_peres4_j_n3266 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3272_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3273_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3274_o <= n3272_o & n3273_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3275_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3276_o <= n3274_o & n3275_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n3277 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n3276_o,
    o => gen4_n8_peres4_j_o);
  n3280_o <= gen4_n8_peres4_j_n3277 (2);
  n3281_o <= gen4_n8_peres4_j_n3277 (1);
  n3282_o <= gen4_n8_peres4_j_n3277 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3283_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3284_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3285_o <= n3283_o & n3284_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3286_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3287_o <= n3285_o & n3286_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n3288 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n3287_o,
    o => gen4_n7_peres4_j_o);
  n3291_o <= gen4_n7_peres4_j_n3288 (2);
  n3292_o <= gen4_n7_peres4_j_n3288 (1);
  n3293_o <= gen4_n7_peres4_j_n3288 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3294_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3295_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3296_o <= n3294_o & n3295_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3297_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3298_o <= n3296_o & n3297_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n3299 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n3298_o,
    o => gen4_n6_peres4_j_o);
  n3302_o <= gen4_n6_peres4_j_n3299 (2);
  n3303_o <= gen4_n6_peres4_j_n3299 (1);
  n3304_o <= gen4_n6_peres4_j_n3299 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3305_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3306_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3307_o <= n3305_o & n3306_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3308_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3309_o <= n3307_o & n3308_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n3310 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n3309_o,
    o => gen4_n5_peres4_j_o);
  n3313_o <= gen4_n5_peres4_j_n3310 (2);
  n3314_o <= gen4_n5_peres4_j_n3310 (1);
  n3315_o <= gen4_n5_peres4_j_n3310 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3316_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3317_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3318_o <= n3316_o & n3317_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3319_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3320_o <= n3318_o & n3319_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n3321 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n3320_o,
    o => gen4_n4_peres4_j_o);
  n3324_o <= gen4_n4_peres4_j_n3321 (2);
  n3325_o <= gen4_n4_peres4_j_n3321 (1);
  n3326_o <= gen4_n4_peres4_j_n3321 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3327_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3328_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3329_o <= n3327_o & n3328_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3330_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3331_o <= n3329_o & n3330_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n3332 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n3331_o,
    o => gen4_n3_peres4_j_o);
  n3335_o <= gen4_n3_peres4_j_n3332 (2);
  n3336_o <= gen4_n3_peres4_j_n3332 (1);
  n3337_o <= gen4_n3_peres4_j_n3332 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3338_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3339_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3340_o <= n3338_o & n3339_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3341_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3342_o <= n3340_o & n3341_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n3343 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n3342_o,
    o => gen4_n2_peres4_j_o);
  n3346_o <= gen4_n2_peres4_j_n3343 (2);
  n3347_o <= gen4_n2_peres4_j_n3343 (1);
  n3348_o <= gen4_n2_peres4_j_n3343 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3349_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3350_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3351_o <= n3349_o & n3350_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3352_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3353_o <= n3351_o & n3352_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n3354 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n3353_o,
    o => gen4_n1_peres4_j_o);
  n3357_o <= gen4_n1_peres4_j_n3354 (2);
  n3358_o <= gen4_n1_peres4_j_n3354 (1);
  n3359_o <= gen4_n1_peres4_j_n3354 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3360_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3361_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3362_o <= n3360_o & n3361_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3363_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3364_o <= n3362_o & n3363_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n3365 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n3364_o,
    o => gen4_n0_peres4_j_o);
  n3368_o <= gen4_n0_peres4_j_n3365 (2);
  n3369_o <= gen4_n0_peres4_j_n3365 (1);
  n3370_o <= gen4_n0_peres4_j_n3365 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n3371_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n3372_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3373_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3374_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3375_o <= n3373_o & n3374_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n3376 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n3375_o,
    o => gen5_n1_cnot5_j_o);
  n3379_o <= gen5_n1_cnot5_j_n3376 (1);
  n3380_o <= gen5_n1_cnot5_j_n3376 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3381_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3382_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3383_o <= n3381_o & n3382_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n3384 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n3383_o,
    o => gen5_n2_cnot5_j_o);
  n3387_o <= gen5_n2_cnot5_j_n3384 (1);
  n3388_o <= gen5_n2_cnot5_j_n3384 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3389_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3390_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3391_o <= n3389_o & n3390_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n3392 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n3391_o,
    o => gen5_n3_cnot5_j_o);
  n3395_o <= gen5_n3_cnot5_j_n3392 (1);
  n3396_o <= gen5_n3_cnot5_j_n3392 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3397_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3398_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3399_o <= n3397_o & n3398_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n3400 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n3399_o,
    o => gen5_n4_cnot5_j_o);
  n3403_o <= gen5_n4_cnot5_j_n3400 (1);
  n3404_o <= gen5_n4_cnot5_j_n3400 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3405_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3406_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3407_o <= n3405_o & n3406_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n3408 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n3407_o,
    o => gen5_n5_cnot5_j_o);
  n3411_o <= gen5_n5_cnot5_j_n3408 (1);
  n3412_o <= gen5_n5_cnot5_j_n3408 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3413_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3414_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3415_o <= n3413_o & n3414_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n3416 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n3415_o,
    o => gen5_n6_cnot5_j_o);
  n3419_o <= gen5_n6_cnot5_j_n3416 (1);
  n3420_o <= gen5_n6_cnot5_j_n3416 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3421_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3422_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3423_o <= n3421_o & n3422_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n3424 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n3423_o,
    o => gen5_n7_cnot5_j_o);
  n3427_o <= gen5_n7_cnot5_j_n3424 (1);
  n3428_o <= gen5_n7_cnot5_j_n3424 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3429_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3430_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3431_o <= n3429_o & n3430_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n3432 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n3431_o,
    o => gen5_n8_cnot5_j_o);
  n3435_o <= gen5_n8_cnot5_j_n3432 (1);
  n3436_o <= gen5_n8_cnot5_j_n3432 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3437_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3438_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3439_o <= n3437_o & n3438_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n3440 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n3439_o,
    o => gen5_n9_cnot5_j_o);
  n3443_o <= gen5_n9_cnot5_j_n3440 (1);
  n3444_o <= gen5_n9_cnot5_j_n3440 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3445_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3446_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3447_o <= n3445_o & n3446_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n3448 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n3447_o,
    o => gen5_n10_cnot5_j_o);
  n3451_o <= gen5_n10_cnot5_j_n3448 (1);
  n3452_o <= gen5_n10_cnot5_j_n3448 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3453_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3454_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3455_o <= n3453_o & n3454_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n3456 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n3455_o,
    o => gen5_n11_cnot5_j_o);
  n3459_o <= gen5_n11_cnot5_j_n3456 (1);
  n3460_o <= gen5_n11_cnot5_j_n3456 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3461_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3462_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3463_o <= n3461_o & n3462_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n3464 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n3463_o,
    o => gen5_n12_cnot5_j_o);
  n3467_o <= gen5_n12_cnot5_j_n3464 (1);
  n3468_o <= gen5_n12_cnot5_j_n3464 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3469_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3470_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3471_o <= n3469_o & n3470_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n3472 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n3471_o,
    o => gen5_n13_cnot5_j_o);
  n3475_o <= gen5_n13_cnot5_j_n3472 (1);
  n3476_o <= gen5_n13_cnot5_j_n3472 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3477_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3478_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3479_o <= n3477_o & n3478_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n3480 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n3479_o,
    o => gen5_n14_cnot5_j_o);
  n3483_o <= gen5_n14_cnot5_j_n3480 (1);
  n3484_o <= gen5_n14_cnot5_j_n3480 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3485_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3486_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3487_o <= n3485_o & n3486_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n3488 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n3487_o,
    o => gen5_n15_cnot5_j_o);
  n3491_o <= gen5_n15_cnot5_j_n3488 (1);
  n3492_o <= gen5_n15_cnot5_j_n3488 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n3493_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n3494_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:142:23
  n3495_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n3496_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3497_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3498_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3499_o <= n3497_o & n3498_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n3500 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n3499_o,
    o => gen6_n1_cnot1_j_o);
  n3503_o <= gen6_n1_cnot1_j_n3500 (1);
  n3504_o <= gen6_n1_cnot1_j_n3500 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3505_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3506_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3507_o <= n3505_o & n3506_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n3508 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n3507_o,
    o => gen6_n2_cnot1_j_o);
  n3511_o <= gen6_n2_cnot1_j_n3508 (1);
  n3512_o <= gen6_n2_cnot1_j_n3508 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3513_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3514_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3515_o <= n3513_o & n3514_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n3516 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n3515_o,
    o => gen6_n3_cnot1_j_o);
  n3519_o <= gen6_n3_cnot1_j_n3516 (1);
  n3520_o <= gen6_n3_cnot1_j_n3516 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3521_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3522_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3523_o <= n3521_o & n3522_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n3524 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n3523_o,
    o => gen6_n4_cnot1_j_o);
  n3527_o <= gen6_n4_cnot1_j_n3524 (1);
  n3528_o <= gen6_n4_cnot1_j_n3524 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3529_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3530_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3531_o <= n3529_o & n3530_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n3532 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n3531_o,
    o => gen6_n5_cnot1_j_o);
  n3535_o <= gen6_n5_cnot1_j_n3532 (1);
  n3536_o <= gen6_n5_cnot1_j_n3532 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3537_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3538_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3539_o <= n3537_o & n3538_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n3540 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n3539_o,
    o => gen6_n6_cnot1_j_o);
  n3543_o <= gen6_n6_cnot1_j_n3540 (1);
  n3544_o <= gen6_n6_cnot1_j_n3540 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3545_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3546_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3547_o <= n3545_o & n3546_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n3548 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n3547_o,
    o => gen6_n7_cnot1_j_o);
  n3551_o <= gen6_n7_cnot1_j_n3548 (1);
  n3552_o <= gen6_n7_cnot1_j_n3548 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3553_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3554_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3555_o <= n3553_o & n3554_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n3556 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n3555_o,
    o => gen6_n8_cnot1_j_o);
  n3559_o <= gen6_n8_cnot1_j_n3556 (1);
  n3560_o <= gen6_n8_cnot1_j_n3556 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3561_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3562_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3563_o <= n3561_o & n3562_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n3564 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n3563_o,
    o => gen6_n9_cnot1_j_o);
  n3567_o <= gen6_n9_cnot1_j_n3564 (1);
  n3568_o <= gen6_n9_cnot1_j_n3564 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3569_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3570_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3571_o <= n3569_o & n3570_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n3572 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n3571_o,
    o => gen6_n10_cnot1_j_o);
  n3575_o <= gen6_n10_cnot1_j_n3572 (1);
  n3576_o <= gen6_n10_cnot1_j_n3572 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3577_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3578_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3579_o <= n3577_o & n3578_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n3580 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n3579_o,
    o => gen6_n11_cnot1_j_o);
  n3583_o <= gen6_n11_cnot1_j_n3580 (1);
  n3584_o <= gen6_n11_cnot1_j_n3580 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3585_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3586_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3587_o <= n3585_o & n3586_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n3588 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n3587_o,
    o => gen6_n12_cnot1_j_o);
  n3591_o <= gen6_n12_cnot1_j_n3588 (1);
  n3592_o <= gen6_n12_cnot1_j_n3588 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3593_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3594_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3595_o <= n3593_o & n3594_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n3596 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n3595_o,
    o => gen6_n13_cnot1_j_o);
  n3599_o <= gen6_n13_cnot1_j_n3596 (1);
  n3600_o <= gen6_n13_cnot1_j_n3596 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3601_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3602_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3603_o <= n3601_o & n3602_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n3604 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n3603_o,
    o => gen6_n14_cnot1_j_o);
  n3607_o <= gen6_n14_cnot1_j_n3604 (1);
  n3608_o <= gen6_n14_cnot1_j_n3604 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3609_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3610_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3611_o <= n3609_o & n3610_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n3612 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n3611_o,
    o => gen6_n15_cnot1_j_o);
  n3615_o <= gen6_n15_cnot1_j_n3612 (1);
  n3616_o <= gen6_n15_cnot1_j_n3612 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3617_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3618_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3619_o <= n3617_o & n3618_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n3620 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n3619_o,
    o => gen6_n16_cnot1_j_o);
  n3623_o <= gen6_n16_cnot1_j_n3620 (1);
  n3624_o <= gen6_n16_cnot1_j_n3620 (0);
  n3625_o <= n2881_o & n2873_o & n2865_o & n2857_o & n2849_o & n2841_o & n2833_o & n2825_o & n2817_o & n2809_o & n2801_o & n2793_o & n2785_o & n2777_o & n2769_o & n2761_o & n2883_o;
  n3626_o <= n2882_o & n2874_o & n2866_o & n2858_o & n2850_o & n2842_o & n2834_o & n2826_o & n2818_o & n2810_o & n2802_o & n2794_o & n2786_o & n2778_o & n2770_o & n2762_o & n2884_o;
  n3627_o <= n2886_o & n2893_o & n2901_o & n2909_o & n2917_o & n2925_o & n2933_o & n2941_o & n2949_o & n2957_o & n2965_o & n2973_o & n2981_o & n2989_o & n2997_o & n3005_o & n2885_o;
  n3628_o <= n2894_o & n2902_o & n2910_o & n2918_o & n2926_o & n2934_o & n2942_o & n2950_o & n2958_o & n2966_o & n2974_o & n2982_o & n2990_o & n2998_o & n3006_o & n3007_o;
  n3629_o <= n3184_o & n3173_o & n3162_o & n3151_o & n3140_o & n3129_o & n3118_o & n3107_o & n3096_o & n3085_o & n3074_o & n3063_o & n3052_o & n3041_o & n3030_o & n3019_o & n3008_o;
  n3630_o <= n3185_o & n3183_o & n3172_o & n3161_o & n3150_o & n3139_o & n3128_o & n3117_o & n3106_o & n3095_o & n3084_o & n3073_o & n3062_o & n3051_o & n3040_o & n3029_o & n3018_o;
  n3631_o <= n3186_o & n3182_o & n3171_o & n3160_o & n3149_o & n3138_o & n3127_o & n3116_o & n3105_o & n3094_o & n3083_o & n3072_o & n3061_o & n3050_o & n3039_o & n3028_o & n3017_o;
  n3632_o <= n3193_o & n3203_o & n3214_o & n3225_o & n3236_o & n3247_o & n3258_o & n3269_o & n3280_o & n3291_o & n3302_o & n3313_o & n3324_o & n3335_o & n3346_o & n3357_o & n3368_o;
  n3633_o <= n3205_o & n3216_o & n3227_o & n3238_o & n3249_o & n3260_o & n3271_o & n3282_o & n3293_o & n3304_o & n3315_o & n3326_o & n3337_o & n3348_o & n3359_o & n3370_o & n3371_o;
  n3634_o <= n3194_o & n3204_o & n3215_o & n3226_o & n3237_o & n3248_o & n3259_o & n3270_o & n3281_o & n3292_o & n3303_o & n3314_o & n3325_o & n3336_o & n3347_o & n3358_o & n3369_o;
  n3635_o <= n3492_o & n3484_o & n3476_o & n3468_o & n3460_o & n3452_o & n3444_o & n3436_o & n3428_o & n3420_o & n3412_o & n3404_o & n3396_o & n3388_o & n3380_o & n3372_o;
  n3636_o <= n3494_o & n3491_o & n3483_o & n3475_o & n3467_o & n3459_o & n3451_o & n3443_o & n3435_o & n3427_o & n3419_o & n3411_o & n3403_o & n3395_o & n3387_o & n3379_o & n3493_o;
  n3637_o <= n3623_o & n3615_o & n3607_o & n3599_o & n3591_o & n3583_o & n3575_o & n3567_o & n3559_o & n3551_o & n3543_o & n3535_o & n3527_o & n3519_o & n3511_o & n3503_o & n3495_o;
  n3638_o <= n3624_o & n3616_o & n3608_o & n3600_o & n3592_o & n3584_o & n3576_o & n3568_o & n3560_o & n3552_o & n3544_o & n3536_o & n3528_o & n3520_o & n3512_o & n3504_o & n3496_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n2744_o : std_logic;
  signal n2745_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2746 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2749_o : std_logic;
  signal n2750_o : std_logic;
  signal n2751_o : std_logic;
  signal n2752_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n2751_o;
  o <= n2750_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2752_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2744_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2745_o <= n2744_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2746 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2745_o,
    o => gen1_n0_cnot0_o);
  n2749_o <= gen1_n0_cnot0_n2746 (1);
  n2750_o <= gen1_n0_cnot0_n2746 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2751_o <= ctrl_prop (1);
  n2752_o <= n2749_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_18 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (17 downto 0));
end entity cnot_reg_18;

architecture rtl of cnot_reg_18 is
  signal ctrl_prop : std_logic_vector (18 downto 0);
  signal n2595_o : std_logic;
  signal n2596_o : std_logic;
  signal n2597_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2598 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2601_o : std_logic;
  signal n2602_o : std_logic;
  signal n2603_o : std_logic;
  signal n2604_o : std_logic;
  signal n2605_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2606 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2609_o : std_logic;
  signal n2610_o : std_logic;
  signal n2611_o : std_logic;
  signal n2612_o : std_logic;
  signal n2613_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2614 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2617_o : std_logic;
  signal n2618_o : std_logic;
  signal n2619_o : std_logic;
  signal n2620_o : std_logic;
  signal n2621_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2622 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2625_o : std_logic;
  signal n2626_o : std_logic;
  signal n2627_o : std_logic;
  signal n2628_o : std_logic;
  signal n2629_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2630 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2633_o : std_logic;
  signal n2634_o : std_logic;
  signal n2635_o : std_logic;
  signal n2636_o : std_logic;
  signal n2637_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2638 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2641_o : std_logic;
  signal n2642_o : std_logic;
  signal n2643_o : std_logic;
  signal n2644_o : std_logic;
  signal n2645_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2646 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2649_o : std_logic;
  signal n2650_o : std_logic;
  signal n2651_o : std_logic;
  signal n2652_o : std_logic;
  signal n2653_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2654 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2657_o : std_logic;
  signal n2658_o : std_logic;
  signal n2659_o : std_logic;
  signal n2660_o : std_logic;
  signal n2661_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2662 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2665_o : std_logic;
  signal n2666_o : std_logic;
  signal n2667_o : std_logic;
  signal n2668_o : std_logic;
  signal n2669_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2670 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2673_o : std_logic;
  signal n2674_o : std_logic;
  signal n2675_o : std_logic;
  signal n2676_o : std_logic;
  signal n2677_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2678 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2681_o : std_logic;
  signal n2682_o : std_logic;
  signal n2683_o : std_logic;
  signal n2684_o : std_logic;
  signal n2685_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2686 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2689_o : std_logic;
  signal n2690_o : std_logic;
  signal n2691_o : std_logic;
  signal n2692_o : std_logic;
  signal n2693_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2694 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2697_o : std_logic;
  signal n2698_o : std_logic;
  signal n2699_o : std_logic;
  signal n2700_o : std_logic;
  signal n2701_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2702 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2705_o : std_logic;
  signal n2706_o : std_logic;
  signal n2707_o : std_logic;
  signal n2708_o : std_logic;
  signal n2709_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2710 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2713_o : std_logic;
  signal n2714_o : std_logic;
  signal n2715_o : std_logic;
  signal n2716_o : std_logic;
  signal n2717_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n2718 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n2721_o : std_logic;
  signal n2722_o : std_logic;
  signal n2723_o : std_logic;
  signal n2724_o : std_logic;
  signal n2725_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n2726 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n2729_o : std_logic;
  signal n2730_o : std_logic;
  signal n2731_o : std_logic;
  signal n2732_o : std_logic;
  signal n2733_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_n2734 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_o : std_logic_vector (1 downto 0);
  signal n2737_o : std_logic;
  signal n2738_o : std_logic;
  signal n2739_o : std_logic;
  signal n2740_o : std_logic_vector (17 downto 0);
  signal n2741_o : std_logic_vector (18 downto 0);
begin
  ctrl_out <= n2739_o;
  o <= n2740_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2741_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2595_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2596_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2597_o <= n2595_o & n2596_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2598 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2597_o,
    o => gen1_n0_cnot0_o);
  n2601_o <= gen1_n0_cnot0_n2598 (1);
  n2602_o <= gen1_n0_cnot0_n2598 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2603_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2604_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2605_o <= n2603_o & n2604_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2606 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2605_o,
    o => gen1_n1_cnot0_o);
  n2609_o <= gen1_n1_cnot0_n2606 (1);
  n2610_o <= gen1_n1_cnot0_n2606 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2611_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2612_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2613_o <= n2611_o & n2612_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2614 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2613_o,
    o => gen1_n2_cnot0_o);
  n2617_o <= gen1_n2_cnot0_n2614 (1);
  n2618_o <= gen1_n2_cnot0_n2614 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2619_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2620_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2621_o <= n2619_o & n2620_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2622 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2621_o,
    o => gen1_n3_cnot0_o);
  n2625_o <= gen1_n3_cnot0_n2622 (1);
  n2626_o <= gen1_n3_cnot0_n2622 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2627_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2628_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2629_o <= n2627_o & n2628_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2630 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2629_o,
    o => gen1_n4_cnot0_o);
  n2633_o <= gen1_n4_cnot0_n2630 (1);
  n2634_o <= gen1_n4_cnot0_n2630 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2635_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2636_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2637_o <= n2635_o & n2636_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2638 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2637_o,
    o => gen1_n5_cnot0_o);
  n2641_o <= gen1_n5_cnot0_n2638 (1);
  n2642_o <= gen1_n5_cnot0_n2638 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2643_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2644_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2645_o <= n2643_o & n2644_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2646 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2645_o,
    o => gen1_n6_cnot0_o);
  n2649_o <= gen1_n6_cnot0_n2646 (1);
  n2650_o <= gen1_n6_cnot0_n2646 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2651_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2652_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2653_o <= n2651_o & n2652_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2654 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2653_o,
    o => gen1_n7_cnot0_o);
  n2657_o <= gen1_n7_cnot0_n2654 (1);
  n2658_o <= gen1_n7_cnot0_n2654 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2659_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2660_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2661_o <= n2659_o & n2660_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2662 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2661_o,
    o => gen1_n8_cnot0_o);
  n2665_o <= gen1_n8_cnot0_n2662 (1);
  n2666_o <= gen1_n8_cnot0_n2662 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2667_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2668_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2669_o <= n2667_o & n2668_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2670 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2669_o,
    o => gen1_n9_cnot0_o);
  n2673_o <= gen1_n9_cnot0_n2670 (1);
  n2674_o <= gen1_n9_cnot0_n2670 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2675_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2676_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2677_o <= n2675_o & n2676_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2678 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2677_o,
    o => gen1_n10_cnot0_o);
  n2681_o <= gen1_n10_cnot0_n2678 (1);
  n2682_o <= gen1_n10_cnot0_n2678 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2683_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2684_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2685_o <= n2683_o & n2684_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2686 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2685_o,
    o => gen1_n11_cnot0_o);
  n2689_o <= gen1_n11_cnot0_n2686 (1);
  n2690_o <= gen1_n11_cnot0_n2686 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2691_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2692_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2693_o <= n2691_o & n2692_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2694 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2693_o,
    o => gen1_n12_cnot0_o);
  n2697_o <= gen1_n12_cnot0_n2694 (1);
  n2698_o <= gen1_n12_cnot0_n2694 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2699_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2700_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2701_o <= n2699_o & n2700_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2702 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2701_o,
    o => gen1_n13_cnot0_o);
  n2705_o <= gen1_n13_cnot0_n2702 (1);
  n2706_o <= gen1_n13_cnot0_n2702 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2707_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2708_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2709_o <= n2707_o & n2708_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2710 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2709_o,
    o => gen1_n14_cnot0_o);
  n2713_o <= gen1_n14_cnot0_n2710 (1);
  n2714_o <= gen1_n14_cnot0_n2710 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2715_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2716_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2717_o <= n2715_o & n2716_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n2718 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n2717_o,
    o => gen1_n15_cnot0_o);
  n2721_o <= gen1_n15_cnot0_n2718 (1);
  n2722_o <= gen1_n15_cnot0_n2718 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2723_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2724_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2725_o <= n2723_o & n2724_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n2726 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n2725_o,
    o => gen1_n16_cnot0_o);
  n2729_o <= gen1_n16_cnot0_n2726 (1);
  n2730_o <= gen1_n16_cnot0_n2726 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2731_o <= ctrl_prop (17);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2732_o <= i (17);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2733_o <= n2731_o & n2732_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n17_cnot0_n2734 <= gen1_n17_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n17_cnot0 : entity work.cnot port map (
    i => n2733_o,
    o => gen1_n17_cnot0_o);
  n2737_o <= gen1_n17_cnot0_n2734 (1);
  n2738_o <= gen1_n17_cnot0_n2734 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2739_o <= ctrl_prop (18);
  n2740_o <= n2738_o & n2730_o & n2722_o & n2714_o & n2706_o & n2698_o & n2690_o & n2682_o & n2674_o & n2666_o & n2658_o & n2650_o & n2642_o & n2634_o & n2626_o & n2618_o & n2610_o & n2602_o;
  n2741_o <= n2737_o & n2729_o & n2721_o & n2713_o & n2705_o & n2697_o & n2689_o & n2681_o & n2673_o & n2665_o & n2657_o & n2649_o & n2641_o & n2633_o & n2625_o & n2617_o & n2609_o & n2601_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_18 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_sub_in_place_18;

architecture rtl of add_sub_in_place_18 is
  signal b_cnot : std_logic_vector (17 downto 0);
  signal cnotr_n2581 : std_logic;
  signal cnotr_n2582 : std_logic_vector (17 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (17 downto 0);
  signal add_n2587 : std_logic_vector (17 downto 0);
  signal add_n2588 : std_logic_vector (17 downto 0);
  signal add_a_out : std_logic_vector (17 downto 0);
  signal add_s : std_logic_vector (17 downto 0);
begin
  ctrl_out <= cnotr_n2581;
  a_out <= add_n2587;
  s <= add_n2588;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n2582; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n2581 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n2582 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_18 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n2587 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n2588 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_18 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    w : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    b_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_scratch_18;

architecture rtl of add_scratch_18 is
  signal a_s : std_logic_vector (16 downto 0);
  signal b_s : std_logic_vector (16 downto 0);
  signal s_s : std_logic_vector (16 downto 0);
  signal c_s : std_logic_vector (16 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n1780_o : std_logic;
  signal n1781_o : std_logic;
  signal n1782_o : std_logic_vector (1 downto 0);
  signal cnota_n1783 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n1786_o : std_logic;
  signal n1787_o : std_logic;
  signal n1788_o : std_logic;
  signal n1789_o : std_logic_vector (1 downto 0);
  signal cnotb_n1790 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n1793_o : std_logic;
  signal n1794_o : std_logic;
  signal n1795_o : std_logic_vector (1 downto 0);
  signal n1796_o : std_logic;
  signal n1797_o : std_logic_vector (2 downto 0);
  signal ccnotc_n1798 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n1801_o : std_logic;
  signal n1802_o : std_logic;
  signal n1803_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n1804_o : std_logic;
  signal n1805_o : std_logic;
  signal n1806_o : std_logic_vector (1 downto 0);
  signal n1807_o : std_logic;
  signal n1808_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n1809 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1812_o : std_logic;
  signal n1813_o : std_logic;
  signal n1814_o : std_logic;
  signal n1815_o : std_logic;
  signal n1816_o : std_logic;
  signal n1817_o : std_logic;
  signal n1818_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n1819 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n1822_o : std_logic;
  signal n1823_o : std_logic;
  signal n1824_o : std_logic;
  signal n1825_o : std_logic;
  signal n1826_o : std_logic;
  signal n1827_o : std_logic;
  signal n1828_o : std_logic_vector (1 downto 0);
  signal n1829_o : std_logic;
  signal n1830_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n1831 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1834_o : std_logic;
  signal n1835_o : std_logic;
  signal n1836_o : std_logic;
  signal n1837_o : std_logic;
  signal n1838_o : std_logic;
  signal n1839_o : std_logic;
  signal n1840_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n1841 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n1844_o : std_logic;
  signal n1845_o : std_logic;
  signal n1846_o : std_logic;
  signal n1847_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n1848_o : std_logic;
  signal n1849_o : std_logic;
  signal n1850_o : std_logic_vector (1 downto 0);
  signal n1851_o : std_logic;
  signal n1852_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n1853 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1856_o : std_logic;
  signal n1857_o : std_logic;
  signal n1858_o : std_logic;
  signal n1859_o : std_logic;
  signal n1860_o : std_logic;
  signal n1861_o : std_logic;
  signal n1862_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n1863 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n1866_o : std_logic;
  signal n1867_o : std_logic;
  signal n1868_o : std_logic;
  signal n1869_o : std_logic;
  signal n1870_o : std_logic;
  signal n1871_o : std_logic;
  signal n1872_o : std_logic_vector (1 downto 0);
  signal n1873_o : std_logic;
  signal n1874_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n1875 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1878_o : std_logic;
  signal n1879_o : std_logic;
  signal n1880_o : std_logic;
  signal n1881_o : std_logic;
  signal n1882_o : std_logic;
  signal n1883_o : std_logic;
  signal n1884_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n1885 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n1888_o : std_logic;
  signal n1889_o : std_logic;
  signal n1890_o : std_logic;
  signal n1891_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n1892_o : std_logic;
  signal n1893_o : std_logic;
  signal n1894_o : std_logic_vector (1 downto 0);
  signal n1895_o : std_logic;
  signal n1896_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n1897 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1900_o : std_logic;
  signal n1901_o : std_logic;
  signal n1902_o : std_logic;
  signal n1903_o : std_logic;
  signal n1904_o : std_logic;
  signal n1905_o : std_logic;
  signal n1906_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n1907 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n1910_o : std_logic;
  signal n1911_o : std_logic;
  signal n1912_o : std_logic;
  signal n1913_o : std_logic;
  signal n1914_o : std_logic;
  signal n1915_o : std_logic;
  signal n1916_o : std_logic_vector (1 downto 0);
  signal n1917_o : std_logic;
  signal n1918_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n1919 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1922_o : std_logic;
  signal n1923_o : std_logic;
  signal n1924_o : std_logic;
  signal n1925_o : std_logic;
  signal n1926_o : std_logic;
  signal n1927_o : std_logic;
  signal n1928_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n1929 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n1932_o : std_logic;
  signal n1933_o : std_logic;
  signal n1934_o : std_logic;
  signal n1935_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n1936_o : std_logic;
  signal n1937_o : std_logic;
  signal n1938_o : std_logic_vector (1 downto 0);
  signal n1939_o : std_logic;
  signal n1940_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n1941 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1944_o : std_logic;
  signal n1945_o : std_logic;
  signal n1946_o : std_logic;
  signal n1947_o : std_logic;
  signal n1948_o : std_logic;
  signal n1949_o : std_logic;
  signal n1950_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n1951 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n1954_o : std_logic;
  signal n1955_o : std_logic;
  signal n1956_o : std_logic;
  signal n1957_o : std_logic;
  signal n1958_o : std_logic;
  signal n1959_o : std_logic;
  signal n1960_o : std_logic_vector (1 downto 0);
  signal n1961_o : std_logic;
  signal n1962_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n1963 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1966_o : std_logic;
  signal n1967_o : std_logic;
  signal n1968_o : std_logic;
  signal n1969_o : std_logic;
  signal n1970_o : std_logic;
  signal n1971_o : std_logic;
  signal n1972_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n1973 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n1976_o : std_logic;
  signal n1977_o : std_logic;
  signal n1978_o : std_logic;
  signal n1979_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n1980_o : std_logic;
  signal n1981_o : std_logic;
  signal n1982_o : std_logic_vector (1 downto 0);
  signal n1983_o : std_logic;
  signal n1984_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n1985 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1988_o : std_logic;
  signal n1989_o : std_logic;
  signal n1990_o : std_logic;
  signal n1991_o : std_logic;
  signal n1992_o : std_logic;
  signal n1993_o : std_logic;
  signal n1994_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n1995 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n1998_o : std_logic;
  signal n1999_o : std_logic;
  signal n2000_o : std_logic;
  signal n2001_o : std_logic;
  signal n2002_o : std_logic;
  signal n2003_o : std_logic;
  signal n2004_o : std_logic_vector (1 downto 0);
  signal n2005_o : std_logic;
  signal n2006_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n2007 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2010_o : std_logic;
  signal n2011_o : std_logic;
  signal n2012_o : std_logic;
  signal n2013_o : std_logic;
  signal n2014_o : std_logic;
  signal n2015_o : std_logic;
  signal n2016_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n2017 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n2020_o : std_logic;
  signal n2021_o : std_logic;
  signal n2022_o : std_logic;
  signal n2023_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n2024_o : std_logic;
  signal n2025_o : std_logic;
  signal n2026_o : std_logic_vector (1 downto 0);
  signal n2027_o : std_logic;
  signal n2028_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n2029 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2032_o : std_logic;
  signal n2033_o : std_logic;
  signal n2034_o : std_logic;
  signal n2035_o : std_logic;
  signal n2036_o : std_logic;
  signal n2037_o : std_logic;
  signal n2038_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n2039 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n2042_o : std_logic;
  signal n2043_o : std_logic;
  signal n2044_o : std_logic;
  signal n2045_o : std_logic;
  signal n2046_o : std_logic;
  signal n2047_o : std_logic;
  signal n2048_o : std_logic_vector (1 downto 0);
  signal n2049_o : std_logic;
  signal n2050_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n2051 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2054_o : std_logic;
  signal n2055_o : std_logic;
  signal n2056_o : std_logic;
  signal n2057_o : std_logic;
  signal n2058_o : std_logic;
  signal n2059_o : std_logic;
  signal n2060_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n2061 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n2064_o : std_logic;
  signal n2065_o : std_logic;
  signal n2066_o : std_logic;
  signal n2067_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n2068_o : std_logic;
  signal n2069_o : std_logic;
  signal n2070_o : std_logic_vector (1 downto 0);
  signal n2071_o : std_logic;
  signal n2072_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n2073 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2076_o : std_logic;
  signal n2077_o : std_logic;
  signal n2078_o : std_logic;
  signal n2079_o : std_logic;
  signal n2080_o : std_logic;
  signal n2081_o : std_logic;
  signal n2082_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n2083 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n2086_o : std_logic;
  signal n2087_o : std_logic;
  signal n2088_o : std_logic;
  signal n2089_o : std_logic;
  signal n2090_o : std_logic;
  signal n2091_o : std_logic;
  signal n2092_o : std_logic_vector (1 downto 0);
  signal n2093_o : std_logic;
  signal n2094_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n2095 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2098_o : std_logic;
  signal n2099_o : std_logic;
  signal n2100_o : std_logic;
  signal n2101_o : std_logic;
  signal n2102_o : std_logic;
  signal n2103_o : std_logic;
  signal n2104_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n2105 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n2108_o : std_logic;
  signal n2109_o : std_logic;
  signal n2110_o : std_logic;
  signal n2111_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n2112_o : std_logic;
  signal n2113_o : std_logic;
  signal n2114_o : std_logic_vector (1 downto 0);
  signal n2115_o : std_logic;
  signal n2116_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n2117 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2120_o : std_logic;
  signal n2121_o : std_logic;
  signal n2122_o : std_logic;
  signal n2123_o : std_logic;
  signal n2124_o : std_logic;
  signal n2125_o : std_logic;
  signal n2126_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n2127 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n2130_o : std_logic;
  signal n2131_o : std_logic;
  signal n2132_o : std_logic;
  signal n2133_o : std_logic;
  signal n2134_o : std_logic;
  signal n2135_o : std_logic;
  signal n2136_o : std_logic_vector (1 downto 0);
  signal n2137_o : std_logic;
  signal n2138_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n2139 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2142_o : std_logic;
  signal n2143_o : std_logic;
  signal n2144_o : std_logic;
  signal n2145_o : std_logic;
  signal n2146_o : std_logic;
  signal n2147_o : std_logic;
  signal n2148_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n2149 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n2152_o : std_logic;
  signal n2153_o : std_logic;
  signal n2154_o : std_logic;
  signal n2155_o : std_logic;
  signal gen1_n9_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid3 : std_logic_vector (3 downto 0);
  signal n2156_o : std_logic;
  signal n2157_o : std_logic;
  signal n2158_o : std_logic_vector (1 downto 0);
  signal n2159_o : std_logic;
  signal n2160_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_n2161 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2164_o : std_logic;
  signal n2165_o : std_logic;
  signal n2166_o : std_logic;
  signal n2167_o : std_logic;
  signal n2168_o : std_logic;
  signal n2169_o : std_logic;
  signal n2170_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_n2171 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_o : std_logic_vector (1 downto 0);
  signal n2174_o : std_logic;
  signal n2175_o : std_logic;
  signal n2176_o : std_logic;
  signal n2177_o : std_logic;
  signal n2178_o : std_logic;
  signal n2179_o : std_logic;
  signal n2180_o : std_logic_vector (1 downto 0);
  signal n2181_o : std_logic;
  signal n2182_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_n2183 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2186_o : std_logic;
  signal n2187_o : std_logic;
  signal n2188_o : std_logic;
  signal n2189_o : std_logic;
  signal n2190_o : std_logic;
  signal n2191_o : std_logic;
  signal n2192_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_n2193 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_o : std_logic_vector (1 downto 0);
  signal n2196_o : std_logic;
  signal n2197_o : std_logic;
  signal n2198_o : std_logic;
  signal n2199_o : std_logic;
  signal gen1_n10_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid3 : std_logic_vector (3 downto 0);
  signal n2200_o : std_logic;
  signal n2201_o : std_logic;
  signal n2202_o : std_logic_vector (1 downto 0);
  signal n2203_o : std_logic;
  signal n2204_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_n2205 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2208_o : std_logic;
  signal n2209_o : std_logic;
  signal n2210_o : std_logic;
  signal n2211_o : std_logic;
  signal n2212_o : std_logic;
  signal n2213_o : std_logic;
  signal n2214_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_n2215 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_o : std_logic_vector (1 downto 0);
  signal n2218_o : std_logic;
  signal n2219_o : std_logic;
  signal n2220_o : std_logic;
  signal n2221_o : std_logic;
  signal n2222_o : std_logic;
  signal n2223_o : std_logic;
  signal n2224_o : std_logic_vector (1 downto 0);
  signal n2225_o : std_logic;
  signal n2226_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_n2227 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2230_o : std_logic;
  signal n2231_o : std_logic;
  signal n2232_o : std_logic;
  signal n2233_o : std_logic;
  signal n2234_o : std_logic;
  signal n2235_o : std_logic;
  signal n2236_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_n2237 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_o : std_logic_vector (1 downto 0);
  signal n2240_o : std_logic;
  signal n2241_o : std_logic;
  signal n2242_o : std_logic;
  signal n2243_o : std_logic;
  signal gen1_n11_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid3 : std_logic_vector (3 downto 0);
  signal n2244_o : std_logic;
  signal n2245_o : std_logic;
  signal n2246_o : std_logic_vector (1 downto 0);
  signal n2247_o : std_logic;
  signal n2248_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_n2249 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2252_o : std_logic;
  signal n2253_o : std_logic;
  signal n2254_o : std_logic;
  signal n2255_o : std_logic;
  signal n2256_o : std_logic;
  signal n2257_o : std_logic;
  signal n2258_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_n2259 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_o : std_logic_vector (1 downto 0);
  signal n2262_o : std_logic;
  signal n2263_o : std_logic;
  signal n2264_o : std_logic;
  signal n2265_o : std_logic;
  signal n2266_o : std_logic;
  signal n2267_o : std_logic;
  signal n2268_o : std_logic_vector (1 downto 0);
  signal n2269_o : std_logic;
  signal n2270_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_n2271 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2274_o : std_logic;
  signal n2275_o : std_logic;
  signal n2276_o : std_logic;
  signal n2277_o : std_logic;
  signal n2278_o : std_logic;
  signal n2279_o : std_logic;
  signal n2280_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_n2281 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_o : std_logic_vector (1 downto 0);
  signal n2284_o : std_logic;
  signal n2285_o : std_logic;
  signal n2286_o : std_logic;
  signal n2287_o : std_logic;
  signal gen1_n12_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid3 : std_logic_vector (3 downto 0);
  signal n2288_o : std_logic;
  signal n2289_o : std_logic;
  signal n2290_o : std_logic_vector (1 downto 0);
  signal n2291_o : std_logic;
  signal n2292_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_n2293 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2296_o : std_logic;
  signal n2297_o : std_logic;
  signal n2298_o : std_logic;
  signal n2299_o : std_logic;
  signal n2300_o : std_logic;
  signal n2301_o : std_logic;
  signal n2302_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_n2303 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_o : std_logic_vector (1 downto 0);
  signal n2306_o : std_logic;
  signal n2307_o : std_logic;
  signal n2308_o : std_logic;
  signal n2309_o : std_logic;
  signal n2310_o : std_logic;
  signal n2311_o : std_logic;
  signal n2312_o : std_logic_vector (1 downto 0);
  signal n2313_o : std_logic;
  signal n2314_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_n2315 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2318_o : std_logic;
  signal n2319_o : std_logic;
  signal n2320_o : std_logic;
  signal n2321_o : std_logic;
  signal n2322_o : std_logic;
  signal n2323_o : std_logic;
  signal n2324_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_n2325 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_o : std_logic_vector (1 downto 0);
  signal n2328_o : std_logic;
  signal n2329_o : std_logic;
  signal n2330_o : std_logic;
  signal n2331_o : std_logic;
  signal gen1_n13_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid3 : std_logic_vector (3 downto 0);
  signal n2332_o : std_logic;
  signal n2333_o : std_logic;
  signal n2334_o : std_logic_vector (1 downto 0);
  signal n2335_o : std_logic;
  signal n2336_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_n2337 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2340_o : std_logic;
  signal n2341_o : std_logic;
  signal n2342_o : std_logic;
  signal n2343_o : std_logic;
  signal n2344_o : std_logic;
  signal n2345_o : std_logic;
  signal n2346_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_n2347 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_o : std_logic_vector (1 downto 0);
  signal n2350_o : std_logic;
  signal n2351_o : std_logic;
  signal n2352_o : std_logic;
  signal n2353_o : std_logic;
  signal n2354_o : std_logic;
  signal n2355_o : std_logic;
  signal n2356_o : std_logic_vector (1 downto 0);
  signal n2357_o : std_logic;
  signal n2358_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_n2359 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2362_o : std_logic;
  signal n2363_o : std_logic;
  signal n2364_o : std_logic;
  signal n2365_o : std_logic;
  signal n2366_o : std_logic;
  signal n2367_o : std_logic;
  signal n2368_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_n2369 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_o : std_logic_vector (1 downto 0);
  signal n2372_o : std_logic;
  signal n2373_o : std_logic;
  signal n2374_o : std_logic;
  signal n2375_o : std_logic;
  signal gen1_n14_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid3 : std_logic_vector (3 downto 0);
  signal n2376_o : std_logic;
  signal n2377_o : std_logic;
  signal n2378_o : std_logic_vector (1 downto 0);
  signal n2379_o : std_logic;
  signal n2380_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_n2381 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2384_o : std_logic;
  signal n2385_o : std_logic;
  signal n2386_o : std_logic;
  signal n2387_o : std_logic;
  signal n2388_o : std_logic;
  signal n2389_o : std_logic;
  signal n2390_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_n2391 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_o : std_logic_vector (1 downto 0);
  signal n2394_o : std_logic;
  signal n2395_o : std_logic;
  signal n2396_o : std_logic;
  signal n2397_o : std_logic;
  signal n2398_o : std_logic;
  signal n2399_o : std_logic;
  signal n2400_o : std_logic_vector (1 downto 0);
  signal n2401_o : std_logic;
  signal n2402_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_n2403 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2406_o : std_logic;
  signal n2407_o : std_logic;
  signal n2408_o : std_logic;
  signal n2409_o : std_logic;
  signal n2410_o : std_logic;
  signal n2411_o : std_logic;
  signal n2412_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_n2413 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_o : std_logic_vector (1 downto 0);
  signal n2416_o : std_logic;
  signal n2417_o : std_logic;
  signal n2418_o : std_logic;
  signal n2419_o : std_logic;
  signal gen1_n15_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid3 : std_logic_vector (3 downto 0);
  signal n2420_o : std_logic;
  signal n2421_o : std_logic;
  signal n2422_o : std_logic_vector (1 downto 0);
  signal n2423_o : std_logic;
  signal n2424_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_n2425 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2428_o : std_logic;
  signal n2429_o : std_logic;
  signal n2430_o : std_logic;
  signal n2431_o : std_logic;
  signal n2432_o : std_logic;
  signal n2433_o : std_logic;
  signal n2434_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_n2435 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_o : std_logic_vector (1 downto 0);
  signal n2438_o : std_logic;
  signal n2439_o : std_logic;
  signal n2440_o : std_logic;
  signal n2441_o : std_logic;
  signal n2442_o : std_logic;
  signal n2443_o : std_logic;
  signal n2444_o : std_logic_vector (1 downto 0);
  signal n2445_o : std_logic;
  signal n2446_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_n2447 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2450_o : std_logic;
  signal n2451_o : std_logic;
  signal n2452_o : std_logic;
  signal n2453_o : std_logic;
  signal n2454_o : std_logic;
  signal n2455_o : std_logic;
  signal n2456_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_n2457 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_o : std_logic_vector (1 downto 0);
  signal n2460_o : std_logic;
  signal n2461_o : std_logic;
  signal n2462_o : std_logic;
  signal n2463_o : std_logic;
  signal gen1_n16_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid3 : std_logic_vector (3 downto 0);
  signal n2464_o : std_logic;
  signal n2465_o : std_logic;
  signal n2466_o : std_logic_vector (1 downto 0);
  signal n2467_o : std_logic;
  signal n2468_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_n2469 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2472_o : std_logic;
  signal n2473_o : std_logic;
  signal n2474_o : std_logic;
  signal n2475_o : std_logic;
  signal n2476_o : std_logic;
  signal n2477_o : std_logic;
  signal n2478_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_n2479 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_o : std_logic_vector (1 downto 0);
  signal n2482_o : std_logic;
  signal n2483_o : std_logic;
  signal n2484_o : std_logic;
  signal n2485_o : std_logic;
  signal n2486_o : std_logic;
  signal n2487_o : std_logic;
  signal n2488_o : std_logic_vector (1 downto 0);
  signal n2489_o : std_logic;
  signal n2490_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_n2491 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2494_o : std_logic;
  signal n2495_o : std_logic;
  signal n2496_o : std_logic;
  signal n2497_o : std_logic;
  signal n2498_o : std_logic;
  signal n2499_o : std_logic;
  signal n2500_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_n2501 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_o : std_logic_vector (1 downto 0);
  signal n2504_o : std_logic;
  signal n2505_o : std_logic;
  signal n2506_o : std_logic;
  signal n2507_o : std_logic;
  signal n2508_o : std_logic;
  signal n2509_o : std_logic;
  signal n2510_o : std_logic_vector (1 downto 0);
  signal cnoteb_n2511 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n2514_o : std_logic;
  signal n2515_o : std_logic;
  signal n2516_o : std_logic;
  signal n2517_o : std_logic_vector (1 downto 0);
  signal cnotea_n2518 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n2521_o : std_logic;
  signal n2522_o : std_logic;
  signal n2523_o : std_logic_vector (17 downto 0);
  signal n2524_o : std_logic_vector (17 downto 0);
  signal n2525_o : std_logic_vector (17 downto 0);
  signal n2526_o : std_logic_vector (16 downto 0);
  signal n2527_o : std_logic_vector (16 downto 0);
  signal n2528_o : std_logic_vector (16 downto 0);
  signal n2529_o : std_logic_vector (16 downto 0);
  signal n2530_o : std_logic_vector (3 downto 0);
  signal n2531_o : std_logic_vector (3 downto 0);
  signal n2532_o : std_logic_vector (3 downto 0);
  signal n2533_o : std_logic_vector (3 downto 0);
  signal n2534_o : std_logic_vector (3 downto 0);
  signal n2535_o : std_logic_vector (3 downto 0);
  signal n2536_o : std_logic_vector (3 downto 0);
  signal n2537_o : std_logic_vector (3 downto 0);
  signal n2538_o : std_logic_vector (3 downto 0);
  signal n2539_o : std_logic_vector (3 downto 0);
  signal n2540_o : std_logic_vector (3 downto 0);
  signal n2541_o : std_logic_vector (3 downto 0);
  signal n2542_o : std_logic_vector (3 downto 0);
  signal n2543_o : std_logic_vector (3 downto 0);
  signal n2544_o : std_logic_vector (3 downto 0);
  signal n2545_o : std_logic_vector (3 downto 0);
  signal n2546_o : std_logic_vector (3 downto 0);
  signal n2547_o : std_logic_vector (3 downto 0);
  signal n2548_o : std_logic_vector (3 downto 0);
  signal n2549_o : std_logic_vector (3 downto 0);
  signal n2550_o : std_logic_vector (3 downto 0);
  signal n2551_o : std_logic_vector (3 downto 0);
  signal n2552_o : std_logic_vector (3 downto 0);
  signal n2553_o : std_logic_vector (3 downto 0);
  signal n2554_o : std_logic_vector (3 downto 0);
  signal n2555_o : std_logic_vector (3 downto 0);
  signal n2556_o : std_logic_vector (3 downto 0);
  signal n2557_o : std_logic_vector (3 downto 0);
  signal n2558_o : std_logic_vector (3 downto 0);
  signal n2559_o : std_logic_vector (3 downto 0);
  signal n2560_o : std_logic_vector (3 downto 0);
  signal n2561_o : std_logic_vector (3 downto 0);
  signal n2562_o : std_logic_vector (3 downto 0);
  signal n2563_o : std_logic_vector (3 downto 0);
  signal n2564_o : std_logic_vector (3 downto 0);
  signal n2565_o : std_logic_vector (3 downto 0);
  signal n2566_o : std_logic_vector (3 downto 0);
  signal n2567_o : std_logic_vector (3 downto 0);
  signal n2568_o : std_logic_vector (3 downto 0);
  signal n2569_o : std_logic_vector (3 downto 0);
  signal n2570_o : std_logic_vector (3 downto 0);
  signal n2571_o : std_logic_vector (3 downto 0);
  signal n2572_o : std_logic_vector (3 downto 0);
  signal n2573_o : std_logic_vector (3 downto 0);
  signal n2574_o : std_logic_vector (3 downto 0);
  signal n2575_o : std_logic_vector (3 downto 0);
  signal n2576_o : std_logic_vector (3 downto 0);
  signal n2577_o : std_logic_vector (3 downto 0);
begin
  a_out <= n2523_o;
  b_out <= n2524_o;
  s <= n2525_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n2526_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n2527_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n2528_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n2529_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n1786_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n1793_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n1787_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n2515_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n1780_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n1781_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n1782_o <= n1780_o & n1781_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n1783 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n1782_o,
    o => cnota_o);
  n1786_o <= cnota_n1783 (1);
  n1787_o <= cnota_n1783 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n1788_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n1789_o <= n1788_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n1790 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n1789_o,
    o => cnotb_o);
  n1793_o <= cnotb_n1790 (1);
  n1794_o <= cnotb_n1790 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n1795_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n1796_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n1797_o <= n1795_o & n1796_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n1798 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n1797_o,
    o => ccnotc_o);
  n1801_o <= ccnotc_n1798 (2);
  n1802_o <= ccnotc_n1798 (1);
  n1803_o <= ccnotc_n1798 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n2530_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n2531_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n2532_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1804_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1805_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1806_o <= n1804_o & n1805_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1807_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1808_o <= n1806_o & n1807_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n1809 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n1808_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordich_stage.vhdl:14:16
  n1812_o <= gen1_n1_ccnot1_n1809 (2);
  -- vhdl_source/cordich_stage.vhdl:13:16
  n1813_o <= gen1_n1_ccnot1_n1809 (1);
  n1814_o <= gen1_n1_ccnot1_n1809 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1815_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1816_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1817_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1818_o <= n1816_o & n1817_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n1819 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n1818_o,
    o => gen1_n1_cnot1_o);
  n1822_o <= gen1_n1_cnot1_n1819 (1);
  n1823_o <= gen1_n1_cnot1_n1819 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1824_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1825_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1826_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1827_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1828_o <= n1826_o & n1827_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1829_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1830_o <= n1828_o & n1829_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n1831 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n1830_o,
    o => gen1_n1_ccnot2_o);
  n1834_o <= gen1_n1_ccnot2_n1831 (2);
  n1835_o <= gen1_n1_ccnot2_n1831 (1);
  n1836_o <= gen1_n1_ccnot2_n1831 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1837_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1838_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1839_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1840_o <= n1838_o & n1839_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n1841 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n1840_o,
    o => gen1_n1_cnot2_o);
  n1844_o <= gen1_n1_cnot2_n1841 (1);
  n1845_o <= gen1_n1_cnot2_n1841 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1846_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1847_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n2533_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n2534_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n2535_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1848_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1849_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1850_o <= n1848_o & n1849_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1851_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1852_o <= n1850_o & n1851_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n1853 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n1852_o,
    o => gen1_n2_ccnot1_o);
  n1856_o <= gen1_n2_ccnot1_n1853 (2);
  n1857_o <= gen1_n2_ccnot1_n1853 (1);
  n1858_o <= gen1_n2_ccnot1_n1853 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1859_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1860_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1861_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1862_o <= n1860_o & n1861_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n1863 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n1862_o,
    o => gen1_n2_cnot1_o);
  n1866_o <= gen1_n2_cnot1_n1863 (1);
  n1867_o <= gen1_n2_cnot1_n1863 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1868_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1869_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1870_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1871_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1872_o <= n1870_o & n1871_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1873_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1874_o <= n1872_o & n1873_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n1875 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n1874_o,
    o => gen1_n2_ccnot2_o);
  n1878_o <= gen1_n2_ccnot2_n1875 (2);
  n1879_o <= gen1_n2_ccnot2_n1875 (1);
  n1880_o <= gen1_n2_ccnot2_n1875 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1881_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1882_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1883_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1884_o <= n1882_o & n1883_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n1885 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n1884_o,
    o => gen1_n2_cnot2_o);
  n1888_o <= gen1_n2_cnot2_n1885 (1);
  n1889_o <= gen1_n2_cnot2_n1885 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1890_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1891_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n2536_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n2537_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n2538_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1892_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1893_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1894_o <= n1892_o & n1893_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1895_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1896_o <= n1894_o & n1895_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n1897 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n1896_o,
    o => gen1_n3_ccnot1_o);
  n1900_o <= gen1_n3_ccnot1_n1897 (2);
  n1901_o <= gen1_n3_ccnot1_n1897 (1);
  n1902_o <= gen1_n3_ccnot1_n1897 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1903_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1904_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1905_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1906_o <= n1904_o & n1905_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n1907 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n1906_o,
    o => gen1_n3_cnot1_o);
  n1910_o <= gen1_n3_cnot1_n1907 (1);
  n1911_o <= gen1_n3_cnot1_n1907 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1912_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1913_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1914_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1915_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1916_o <= n1914_o & n1915_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1917_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1918_o <= n1916_o & n1917_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n1919 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n1918_o,
    o => gen1_n3_ccnot2_o);
  n1922_o <= gen1_n3_ccnot2_n1919 (2);
  n1923_o <= gen1_n3_ccnot2_n1919 (1);
  n1924_o <= gen1_n3_ccnot2_n1919 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1925_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1926_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1927_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1928_o <= n1926_o & n1927_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n1929 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n1928_o,
    o => gen1_n3_cnot2_o);
  n1932_o <= gen1_n3_cnot2_n1929 (1);
  n1933_o <= gen1_n3_cnot2_n1929 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1934_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1935_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n2539_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n2540_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n2541_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1936_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1937_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1938_o <= n1936_o & n1937_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1939_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1940_o <= n1938_o & n1939_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n1941 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n1940_o,
    o => gen1_n4_ccnot1_o);
  n1944_o <= gen1_n4_ccnot1_n1941 (2);
  n1945_o <= gen1_n4_ccnot1_n1941 (1);
  n1946_o <= gen1_n4_ccnot1_n1941 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1947_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1948_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1949_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1950_o <= n1948_o & n1949_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n1951 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n1950_o,
    o => gen1_n4_cnot1_o);
  n1954_o <= gen1_n4_cnot1_n1951 (1);
  n1955_o <= gen1_n4_cnot1_n1951 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1956_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1957_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1958_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1959_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1960_o <= n1958_o & n1959_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1961_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1962_o <= n1960_o & n1961_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n1963 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n1962_o,
    o => gen1_n4_ccnot2_o);
  n1966_o <= gen1_n4_ccnot2_n1963 (2);
  n1967_o <= gen1_n4_ccnot2_n1963 (1);
  n1968_o <= gen1_n4_ccnot2_n1963 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1969_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1970_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1971_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1972_o <= n1970_o & n1971_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n1973 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n1972_o,
    o => gen1_n4_cnot2_o);
  n1976_o <= gen1_n4_cnot2_n1973 (1);
  n1977_o <= gen1_n4_cnot2_n1973 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1978_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1979_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n2542_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n2543_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n2544_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1980_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1981_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1982_o <= n1980_o & n1981_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1983_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1984_o <= n1982_o & n1983_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n1985 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n1984_o,
    o => gen1_n5_ccnot1_o);
  n1988_o <= gen1_n5_ccnot1_n1985 (2);
  n1989_o <= gen1_n5_ccnot1_n1985 (1);
  n1990_o <= gen1_n5_ccnot1_n1985 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1991_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1992_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1993_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1994_o <= n1992_o & n1993_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n1995 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n1994_o,
    o => gen1_n5_cnot1_o);
  n1998_o <= gen1_n5_cnot1_n1995 (1);
  n1999_o <= gen1_n5_cnot1_n1995 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2000_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2001_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2002_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2003_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2004_o <= n2002_o & n2003_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2005_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2006_o <= n2004_o & n2005_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n2007 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n2006_o,
    o => gen1_n5_ccnot2_o);
  n2010_o <= gen1_n5_ccnot2_n2007 (2);
  n2011_o <= gen1_n5_ccnot2_n2007 (1);
  n2012_o <= gen1_n5_ccnot2_n2007 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2013_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2014_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2015_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2016_o <= n2014_o & n2015_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n2017 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n2016_o,
    o => gen1_n5_cnot2_o);
  n2020_o <= gen1_n5_cnot2_n2017 (1);
  n2021_o <= gen1_n5_cnot2_n2017 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2022_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2023_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n2545_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n2546_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n2547_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2024_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2025_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2026_o <= n2024_o & n2025_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2027_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2028_o <= n2026_o & n2027_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n2029 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n2028_o,
    o => gen1_n6_ccnot1_o);
  n2032_o <= gen1_n6_ccnot1_n2029 (2);
  n2033_o <= gen1_n6_ccnot1_n2029 (1);
  n2034_o <= gen1_n6_ccnot1_n2029 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2035_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2036_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2037_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2038_o <= n2036_o & n2037_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n2039 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n2038_o,
    o => gen1_n6_cnot1_o);
  n2042_o <= gen1_n6_cnot1_n2039 (1);
  n2043_o <= gen1_n6_cnot1_n2039 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2044_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2045_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2046_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2047_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2048_o <= n2046_o & n2047_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2049_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2050_o <= n2048_o & n2049_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n2051 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n2050_o,
    o => gen1_n6_ccnot2_o);
  n2054_o <= gen1_n6_ccnot2_n2051 (2);
  n2055_o <= gen1_n6_ccnot2_n2051 (1);
  n2056_o <= gen1_n6_ccnot2_n2051 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2057_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2058_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2059_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2060_o <= n2058_o & n2059_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n2061 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n2060_o,
    o => gen1_n6_cnot2_o);
  n2064_o <= gen1_n6_cnot2_n2061 (1);
  n2065_o <= gen1_n6_cnot2_n2061 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2066_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2067_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n2548_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n2549_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n2550_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2068_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2069_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2070_o <= n2068_o & n2069_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2071_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2072_o <= n2070_o & n2071_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n2073 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n2072_o,
    o => gen1_n7_ccnot1_o);
  n2076_o <= gen1_n7_ccnot1_n2073 (2);
  n2077_o <= gen1_n7_ccnot1_n2073 (1);
  n2078_o <= gen1_n7_ccnot1_n2073 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2079_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2080_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2081_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2082_o <= n2080_o & n2081_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n2083 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n2082_o,
    o => gen1_n7_cnot1_o);
  n2086_o <= gen1_n7_cnot1_n2083 (1);
  n2087_o <= gen1_n7_cnot1_n2083 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2088_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2089_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2090_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2091_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2092_o <= n2090_o & n2091_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2093_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2094_o <= n2092_o & n2093_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n2095 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n2094_o,
    o => gen1_n7_ccnot2_o);
  n2098_o <= gen1_n7_ccnot2_n2095 (2);
  n2099_o <= gen1_n7_ccnot2_n2095 (1);
  n2100_o <= gen1_n7_ccnot2_n2095 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2101_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2102_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2103_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2104_o <= n2102_o & n2103_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n2105 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n2104_o,
    o => gen1_n7_cnot2_o);
  n2108_o <= gen1_n7_cnot2_n2105 (1);
  n2109_o <= gen1_n7_cnot2_n2105 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2110_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2111_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n2551_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n2552_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n2553_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2112_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2113_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2114_o <= n2112_o & n2113_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2115_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2116_o <= n2114_o & n2115_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n2117 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n2116_o,
    o => gen1_n8_ccnot1_o);
  n2120_o <= gen1_n8_ccnot1_n2117 (2);
  n2121_o <= gen1_n8_ccnot1_n2117 (1);
  n2122_o <= gen1_n8_ccnot1_n2117 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2123_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2124_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2125_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2126_o <= n2124_o & n2125_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n2127 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n2126_o,
    o => gen1_n8_cnot1_o);
  n2130_o <= gen1_n8_cnot1_n2127 (1);
  n2131_o <= gen1_n8_cnot1_n2127 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2132_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2133_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2134_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2135_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2136_o <= n2134_o & n2135_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2137_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2138_o <= n2136_o & n2137_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n2139 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n2138_o,
    o => gen1_n8_ccnot2_o);
  n2142_o <= gen1_n8_ccnot2_n2139 (2);
  n2143_o <= gen1_n8_ccnot2_n2139 (1);
  n2144_o <= gen1_n8_ccnot2_n2139 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2145_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2146_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2147_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2148_o <= n2146_o & n2147_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n2149 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n2148_o,
    o => gen1_n8_cnot2_o);
  n2152_o <= gen1_n8_cnot2_n2149 (1);
  n2153_o <= gen1_n8_cnot2_n2149 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2154_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2155_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n9_mid1 <= n2554_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n9_mid2 <= n2555_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n9_mid3 <= n2556_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2156_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2157_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2158_o <= n2156_o & n2157_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2159_o <= w (10);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2160_o <= n2158_o & n2159_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n9_ccnot1_n2161 <= gen1_n9_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n9_ccnot1 : entity work.ccnot port map (
    i => n2160_o,
    o => gen1_n9_ccnot1_o);
  n2164_o <= gen1_n9_ccnot1_n2161 (2);
  n2165_o <= gen1_n9_ccnot1_n2161 (1);
  n2166_o <= gen1_n9_ccnot1_n2161 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2167_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2168_o <= gen1_n9_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2169_o <= gen1_n9_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2170_o <= n2168_o & n2169_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n9_cnot1_n2171 <= gen1_n9_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n9_cnot1 : entity work.cnot port map (
    i => n2170_o,
    o => gen1_n9_cnot1_o);
  n2174_o <= gen1_n9_cnot1_n2171 (1);
  n2175_o <= gen1_n9_cnot1_n2171 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2176_o <= gen1_n9_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2177_o <= gen1_n9_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2178_o <= gen1_n9_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2179_o <= gen1_n9_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2180_o <= n2178_o & n2179_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2181_o <= gen1_n9_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2182_o <= n2180_o & n2181_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n9_ccnot2_n2183 <= gen1_n9_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n9_ccnot2 : entity work.ccnot port map (
    i => n2182_o,
    o => gen1_n9_ccnot2_o);
  n2186_o <= gen1_n9_ccnot2_n2183 (2);
  n2187_o <= gen1_n9_ccnot2_n2183 (1);
  n2188_o <= gen1_n9_ccnot2_n2183 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2189_o <= gen1_n9_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2190_o <= gen1_n9_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2191_o <= gen1_n9_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2192_o <= n2190_o & n2191_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n9_cnot2_n2193 <= gen1_n9_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n9_cnot2 : entity work.cnot port map (
    i => n2192_o,
    o => gen1_n9_cnot2_o);
  n2196_o <= gen1_n9_cnot2_n2193 (1);
  n2197_o <= gen1_n9_cnot2_n2193 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2198_o <= gen1_n9_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2199_o <= gen1_n9_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n10_mid1 <= n2557_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n10_mid2 <= n2558_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n10_mid3 <= n2559_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2200_o <= b (10);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2201_o <= c_s (9);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2202_o <= n2200_o & n2201_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2203_o <= w (11);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2204_o <= n2202_o & n2203_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n10_ccnot1_n2205 <= gen1_n10_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n10_ccnot1 : entity work.ccnot port map (
    i => n2204_o,
    o => gen1_n10_ccnot1_o);
  n2208_o <= gen1_n10_ccnot1_n2205 (2);
  n2209_o <= gen1_n10_ccnot1_n2205 (1);
  n2210_o <= gen1_n10_ccnot1_n2205 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2211_o <= a (10);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2212_o <= gen1_n10_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2213_o <= gen1_n10_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2214_o <= n2212_o & n2213_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n10_cnot1_n2215 <= gen1_n10_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n10_cnot1 : entity work.cnot port map (
    i => n2214_o,
    o => gen1_n10_cnot1_o);
  n2218_o <= gen1_n10_cnot1_n2215 (1);
  n2219_o <= gen1_n10_cnot1_n2215 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2220_o <= gen1_n10_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2221_o <= gen1_n10_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2222_o <= gen1_n10_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2223_o <= gen1_n10_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2224_o <= n2222_o & n2223_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2225_o <= gen1_n10_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2226_o <= n2224_o & n2225_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n10_ccnot2_n2227 <= gen1_n10_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n10_ccnot2 : entity work.ccnot port map (
    i => n2226_o,
    o => gen1_n10_ccnot2_o);
  n2230_o <= gen1_n10_ccnot2_n2227 (2);
  n2231_o <= gen1_n10_ccnot2_n2227 (1);
  n2232_o <= gen1_n10_ccnot2_n2227 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2233_o <= gen1_n10_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2234_o <= gen1_n10_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2235_o <= gen1_n10_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2236_o <= n2234_o & n2235_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n10_cnot2_n2237 <= gen1_n10_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n10_cnot2 : entity work.cnot port map (
    i => n2236_o,
    o => gen1_n10_cnot2_o);
  n2240_o <= gen1_n10_cnot2_n2237 (1);
  n2241_o <= gen1_n10_cnot2_n2237 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2242_o <= gen1_n10_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2243_o <= gen1_n10_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n11_mid1 <= n2560_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n11_mid2 <= n2561_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n11_mid3 <= n2562_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2244_o <= b (11);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2245_o <= c_s (10);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2246_o <= n2244_o & n2245_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2247_o <= w (12);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2248_o <= n2246_o & n2247_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n11_ccnot1_n2249 <= gen1_n11_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n11_ccnot1 : entity work.ccnot port map (
    i => n2248_o,
    o => gen1_n11_ccnot1_o);
  n2252_o <= gen1_n11_ccnot1_n2249 (2);
  n2253_o <= gen1_n11_ccnot1_n2249 (1);
  n2254_o <= gen1_n11_ccnot1_n2249 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2255_o <= a (11);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2256_o <= gen1_n11_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2257_o <= gen1_n11_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2258_o <= n2256_o & n2257_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n11_cnot1_n2259 <= gen1_n11_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n11_cnot1 : entity work.cnot port map (
    i => n2258_o,
    o => gen1_n11_cnot1_o);
  n2262_o <= gen1_n11_cnot1_n2259 (1);
  n2263_o <= gen1_n11_cnot1_n2259 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2264_o <= gen1_n11_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2265_o <= gen1_n11_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2266_o <= gen1_n11_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2267_o <= gen1_n11_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2268_o <= n2266_o & n2267_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2269_o <= gen1_n11_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2270_o <= n2268_o & n2269_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n11_ccnot2_n2271 <= gen1_n11_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n11_ccnot2 : entity work.ccnot port map (
    i => n2270_o,
    o => gen1_n11_ccnot2_o);
  n2274_o <= gen1_n11_ccnot2_n2271 (2);
  n2275_o <= gen1_n11_ccnot2_n2271 (1);
  n2276_o <= gen1_n11_ccnot2_n2271 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2277_o <= gen1_n11_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2278_o <= gen1_n11_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2279_o <= gen1_n11_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2280_o <= n2278_o & n2279_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n11_cnot2_n2281 <= gen1_n11_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n11_cnot2 : entity work.cnot port map (
    i => n2280_o,
    o => gen1_n11_cnot2_o);
  n2284_o <= gen1_n11_cnot2_n2281 (1);
  n2285_o <= gen1_n11_cnot2_n2281 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2286_o <= gen1_n11_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2287_o <= gen1_n11_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n12_mid1 <= n2563_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n12_mid2 <= n2564_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n12_mid3 <= n2565_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2288_o <= b (12);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2289_o <= c_s (11);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2290_o <= n2288_o & n2289_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2291_o <= w (13);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2292_o <= n2290_o & n2291_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n12_ccnot1_n2293 <= gen1_n12_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n12_ccnot1 : entity work.ccnot port map (
    i => n2292_o,
    o => gen1_n12_ccnot1_o);
  n2296_o <= gen1_n12_ccnot1_n2293 (2);
  n2297_o <= gen1_n12_ccnot1_n2293 (1);
  n2298_o <= gen1_n12_ccnot1_n2293 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2299_o <= a (12);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2300_o <= gen1_n12_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2301_o <= gen1_n12_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2302_o <= n2300_o & n2301_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n12_cnot1_n2303 <= gen1_n12_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n12_cnot1 : entity work.cnot port map (
    i => n2302_o,
    o => gen1_n12_cnot1_o);
  n2306_o <= gen1_n12_cnot1_n2303 (1);
  n2307_o <= gen1_n12_cnot1_n2303 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2308_o <= gen1_n12_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2309_o <= gen1_n12_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2310_o <= gen1_n12_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2311_o <= gen1_n12_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2312_o <= n2310_o & n2311_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2313_o <= gen1_n12_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2314_o <= n2312_o & n2313_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n12_ccnot2_n2315 <= gen1_n12_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n12_ccnot2 : entity work.ccnot port map (
    i => n2314_o,
    o => gen1_n12_ccnot2_o);
  n2318_o <= gen1_n12_ccnot2_n2315 (2);
  n2319_o <= gen1_n12_ccnot2_n2315 (1);
  n2320_o <= gen1_n12_ccnot2_n2315 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2321_o <= gen1_n12_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2322_o <= gen1_n12_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2323_o <= gen1_n12_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2324_o <= n2322_o & n2323_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n12_cnot2_n2325 <= gen1_n12_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n12_cnot2 : entity work.cnot port map (
    i => n2324_o,
    o => gen1_n12_cnot2_o);
  n2328_o <= gen1_n12_cnot2_n2325 (1);
  n2329_o <= gen1_n12_cnot2_n2325 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2330_o <= gen1_n12_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2331_o <= gen1_n12_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n13_mid1 <= n2566_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n13_mid2 <= n2567_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n13_mid3 <= n2568_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2332_o <= b (13);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2333_o <= c_s (12);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2334_o <= n2332_o & n2333_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2335_o <= w (14);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2336_o <= n2334_o & n2335_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n13_ccnot1_n2337 <= gen1_n13_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n13_ccnot1 : entity work.ccnot port map (
    i => n2336_o,
    o => gen1_n13_ccnot1_o);
  n2340_o <= gen1_n13_ccnot1_n2337 (2);
  n2341_o <= gen1_n13_ccnot1_n2337 (1);
  n2342_o <= gen1_n13_ccnot1_n2337 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2343_o <= a (13);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2344_o <= gen1_n13_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2345_o <= gen1_n13_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2346_o <= n2344_o & n2345_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n13_cnot1_n2347 <= gen1_n13_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n13_cnot1 : entity work.cnot port map (
    i => n2346_o,
    o => gen1_n13_cnot1_o);
  n2350_o <= gen1_n13_cnot1_n2347 (1);
  n2351_o <= gen1_n13_cnot1_n2347 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2352_o <= gen1_n13_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2353_o <= gen1_n13_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2354_o <= gen1_n13_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2355_o <= gen1_n13_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2356_o <= n2354_o & n2355_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2357_o <= gen1_n13_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2358_o <= n2356_o & n2357_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n13_ccnot2_n2359 <= gen1_n13_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n13_ccnot2 : entity work.ccnot port map (
    i => n2358_o,
    o => gen1_n13_ccnot2_o);
  n2362_o <= gen1_n13_ccnot2_n2359 (2);
  n2363_o <= gen1_n13_ccnot2_n2359 (1);
  n2364_o <= gen1_n13_ccnot2_n2359 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2365_o <= gen1_n13_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2366_o <= gen1_n13_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2367_o <= gen1_n13_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2368_o <= n2366_o & n2367_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n13_cnot2_n2369 <= gen1_n13_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n13_cnot2 : entity work.cnot port map (
    i => n2368_o,
    o => gen1_n13_cnot2_o);
  n2372_o <= gen1_n13_cnot2_n2369 (1);
  n2373_o <= gen1_n13_cnot2_n2369 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2374_o <= gen1_n13_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2375_o <= gen1_n13_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n14_mid1 <= n2569_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n14_mid2 <= n2570_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n14_mid3 <= n2571_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2376_o <= b (14);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2377_o <= c_s (13);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2378_o <= n2376_o & n2377_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2379_o <= w (15);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2380_o <= n2378_o & n2379_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n14_ccnot1_n2381 <= gen1_n14_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n14_ccnot1 : entity work.ccnot port map (
    i => n2380_o,
    o => gen1_n14_ccnot1_o);
  n2384_o <= gen1_n14_ccnot1_n2381 (2);
  n2385_o <= gen1_n14_ccnot1_n2381 (1);
  n2386_o <= gen1_n14_ccnot1_n2381 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2387_o <= a (14);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2388_o <= gen1_n14_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2389_o <= gen1_n14_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2390_o <= n2388_o & n2389_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n14_cnot1_n2391 <= gen1_n14_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n14_cnot1 : entity work.cnot port map (
    i => n2390_o,
    o => gen1_n14_cnot1_o);
  n2394_o <= gen1_n14_cnot1_n2391 (1);
  n2395_o <= gen1_n14_cnot1_n2391 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2396_o <= gen1_n14_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2397_o <= gen1_n14_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2398_o <= gen1_n14_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2399_o <= gen1_n14_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2400_o <= n2398_o & n2399_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2401_o <= gen1_n14_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2402_o <= n2400_o & n2401_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n14_ccnot2_n2403 <= gen1_n14_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n14_ccnot2 : entity work.ccnot port map (
    i => n2402_o,
    o => gen1_n14_ccnot2_o);
  n2406_o <= gen1_n14_ccnot2_n2403 (2);
  n2407_o <= gen1_n14_ccnot2_n2403 (1);
  n2408_o <= gen1_n14_ccnot2_n2403 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2409_o <= gen1_n14_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2410_o <= gen1_n14_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2411_o <= gen1_n14_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2412_o <= n2410_o & n2411_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n14_cnot2_n2413 <= gen1_n14_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n14_cnot2 : entity work.cnot port map (
    i => n2412_o,
    o => gen1_n14_cnot2_o);
  n2416_o <= gen1_n14_cnot2_n2413 (1);
  n2417_o <= gen1_n14_cnot2_n2413 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2418_o <= gen1_n14_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2419_o <= gen1_n14_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n15_mid1 <= n2572_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n15_mid2 <= n2573_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n15_mid3 <= n2574_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2420_o <= b (15);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2421_o <= c_s (14);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2422_o <= n2420_o & n2421_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2423_o <= w (16);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2424_o <= n2422_o & n2423_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n15_ccnot1_n2425 <= gen1_n15_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n15_ccnot1 : entity work.ccnot port map (
    i => n2424_o,
    o => gen1_n15_ccnot1_o);
  n2428_o <= gen1_n15_ccnot1_n2425 (2);
  n2429_o <= gen1_n15_ccnot1_n2425 (1);
  n2430_o <= gen1_n15_ccnot1_n2425 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2431_o <= a (15);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2432_o <= gen1_n15_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2433_o <= gen1_n15_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2434_o <= n2432_o & n2433_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n15_cnot1_n2435 <= gen1_n15_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n15_cnot1 : entity work.cnot port map (
    i => n2434_o,
    o => gen1_n15_cnot1_o);
  n2438_o <= gen1_n15_cnot1_n2435 (1);
  n2439_o <= gen1_n15_cnot1_n2435 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2440_o <= gen1_n15_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2441_o <= gen1_n15_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2442_o <= gen1_n15_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2443_o <= gen1_n15_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2444_o <= n2442_o & n2443_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2445_o <= gen1_n15_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2446_o <= n2444_o & n2445_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n15_ccnot2_n2447 <= gen1_n15_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n15_ccnot2 : entity work.ccnot port map (
    i => n2446_o,
    o => gen1_n15_ccnot2_o);
  n2450_o <= gen1_n15_ccnot2_n2447 (2);
  n2451_o <= gen1_n15_ccnot2_n2447 (1);
  n2452_o <= gen1_n15_ccnot2_n2447 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2453_o <= gen1_n15_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2454_o <= gen1_n15_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2455_o <= gen1_n15_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2456_o <= n2454_o & n2455_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n15_cnot2_n2457 <= gen1_n15_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n15_cnot2 : entity work.cnot port map (
    i => n2456_o,
    o => gen1_n15_cnot2_o);
  n2460_o <= gen1_n15_cnot2_n2457 (1);
  n2461_o <= gen1_n15_cnot2_n2457 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2462_o <= gen1_n15_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2463_o <= gen1_n15_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n16_mid1 <= n2575_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n16_mid2 <= n2576_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n16_mid3 <= n2577_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2464_o <= b (16);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2465_o <= c_s (15);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2466_o <= n2464_o & n2465_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2467_o <= w (17);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2468_o <= n2466_o & n2467_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n16_ccnot1_n2469 <= gen1_n16_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n16_ccnot1 : entity work.ccnot port map (
    i => n2468_o,
    o => gen1_n16_ccnot1_o);
  n2472_o <= gen1_n16_ccnot1_n2469 (2);
  n2473_o <= gen1_n16_ccnot1_n2469 (1);
  n2474_o <= gen1_n16_ccnot1_n2469 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2475_o <= a (16);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2476_o <= gen1_n16_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2477_o <= gen1_n16_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2478_o <= n2476_o & n2477_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n16_cnot1_n2479 <= gen1_n16_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n16_cnot1 : entity work.cnot port map (
    i => n2478_o,
    o => gen1_n16_cnot1_o);
  n2482_o <= gen1_n16_cnot1_n2479 (1);
  n2483_o <= gen1_n16_cnot1_n2479 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2484_o <= gen1_n16_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2485_o <= gen1_n16_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2486_o <= gen1_n16_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2487_o <= gen1_n16_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2488_o <= n2486_o & n2487_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2489_o <= gen1_n16_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2490_o <= n2488_o & n2489_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n16_ccnot2_n2491 <= gen1_n16_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n16_ccnot2 : entity work.ccnot port map (
    i => n2490_o,
    o => gen1_n16_ccnot2_o);
  n2494_o <= gen1_n16_ccnot2_n2491 (2);
  n2495_o <= gen1_n16_ccnot2_n2491 (1);
  n2496_o <= gen1_n16_ccnot2_n2491 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2497_o <= gen1_n16_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2498_o <= gen1_n16_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2499_o <= gen1_n16_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2500_o <= n2498_o & n2499_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n16_cnot2_n2501 <= gen1_n16_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n16_cnot2 : entity work.cnot port map (
    i => n2500_o,
    o => gen1_n16_cnot2_o);
  n2504_o <= gen1_n16_cnot2_n2501 (1);
  n2505_o <= gen1_n16_cnot2_n2501 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2506_o <= gen1_n16_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2507_o <= gen1_n16_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n2508_o <= b (17);
  -- vhdl_source/add_scratch.vhdl:101:49
  n2509_o <= c_s (16);
  -- vhdl_source/add_scratch.vhdl:101:44
  n2510_o <= n2508_o & n2509_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n2511 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n2510_o,
    o => cnoteb_o);
  n2514_o <= cnoteb_n2511 (1);
  n2515_o <= cnoteb_n2511 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n2516_o <= a (17);
  -- vhdl_source/add_scratch.vhdl:105:44
  n2517_o <= n2516_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n2518 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n2517_o,
    o => cnotea_o);
  n2521_o <= cnotea_n2518 (1);
  n2522_o <= cnotea_n2518 (0);
  n2523_o <= n2521_o & a_s;
  n2524_o <= n2514_o & b_s;
  n2525_o <= n2522_o & s_s;
  n2526_o <= n2504_o & n2460_o & n2416_o & n2372_o & n2328_o & n2284_o & n2240_o & n2196_o & n2152_o & n2108_o & n2064_o & n2020_o & n1976_o & n1932_o & n1888_o & n1844_o & n1801_o;
  n2527_o <= n2506_o & n2462_o & n2418_o & n2374_o & n2330_o & n2286_o & n2242_o & n2198_o & n2154_o & n2110_o & n2066_o & n2022_o & n1978_o & n1934_o & n1890_o & n1846_o & n1802_o;
  n2528_o <= n2505_o & n2461_o & n2417_o & n2373_o & n2329_o & n2285_o & n2241_o & n2197_o & n2153_o & n2109_o & n2065_o & n2021_o & n1977_o & n1933_o & n1889_o & n1845_o & n1794_o;
  n2529_o <= n2507_o & n2463_o & n2419_o & n2375_o & n2331_o & n2287_o & n2243_o & n2199_o & n2155_o & n2111_o & n2067_o & n2023_o & n1979_o & n1935_o & n1891_o & n1847_o & n1803_o;
  n2530_o <= n1814_o & n1813_o & n1812_o & n1815_o;
  n2531_o <= n1825_o & n1823_o & n1822_o & n1824_o;
  n2532_o <= n1836_o & n1835_o & n1837_o & n1834_o;
  n2533_o <= n1858_o & n1857_o & n1856_o & n1859_o;
  n2534_o <= n1869_o & n1867_o & n1866_o & n1868_o;
  n2535_o <= n1880_o & n1879_o & n1881_o & n1878_o;
  n2536_o <= n1902_o & n1901_o & n1900_o & n1903_o;
  n2537_o <= n1913_o & n1911_o & n1910_o & n1912_o;
  n2538_o <= n1924_o & n1923_o & n1925_o & n1922_o;
  n2539_o <= n1946_o & n1945_o & n1944_o & n1947_o;
  n2540_o <= n1957_o & n1955_o & n1954_o & n1956_o;
  n2541_o <= n1968_o & n1967_o & n1969_o & n1966_o;
  n2542_o <= n1990_o & n1989_o & n1988_o & n1991_o;
  n2543_o <= n2001_o & n1999_o & n1998_o & n2000_o;
  n2544_o <= n2012_o & n2011_o & n2013_o & n2010_o;
  n2545_o <= n2034_o & n2033_o & n2032_o & n2035_o;
  n2546_o <= n2045_o & n2043_o & n2042_o & n2044_o;
  n2547_o <= n2056_o & n2055_o & n2057_o & n2054_o;
  n2548_o <= n2078_o & n2077_o & n2076_o & n2079_o;
  n2549_o <= n2089_o & n2087_o & n2086_o & n2088_o;
  n2550_o <= n2100_o & n2099_o & n2101_o & n2098_o;
  n2551_o <= n2122_o & n2121_o & n2120_o & n2123_o;
  n2552_o <= n2133_o & n2131_o & n2130_o & n2132_o;
  n2553_o <= n2144_o & n2143_o & n2145_o & n2142_o;
  n2554_o <= n2166_o & n2165_o & n2164_o & n2167_o;
  n2555_o <= n2177_o & n2175_o & n2174_o & n2176_o;
  n2556_o <= n2188_o & n2187_o & n2189_o & n2186_o;
  n2557_o <= n2210_o & n2209_o & n2208_o & n2211_o;
  n2558_o <= n2221_o & n2219_o & n2218_o & n2220_o;
  n2559_o <= n2232_o & n2231_o & n2233_o & n2230_o;
  n2560_o <= n2254_o & n2253_o & n2252_o & n2255_o;
  n2561_o <= n2265_o & n2263_o & n2262_o & n2264_o;
  n2562_o <= n2276_o & n2275_o & n2277_o & n2274_o;
  n2563_o <= n2298_o & n2297_o & n2296_o & n2299_o;
  n2564_o <= n2309_o & n2307_o & n2306_o & n2308_o;
  n2565_o <= n2320_o & n2319_o & n2321_o & n2318_o;
  n2566_o <= n2342_o & n2341_o & n2340_o & n2343_o;
  n2567_o <= n2353_o & n2351_o & n2350_o & n2352_o;
  n2568_o <= n2364_o & n2363_o & n2365_o & n2362_o;
  n2569_o <= n2386_o & n2385_o & n2384_o & n2387_o;
  n2570_o <= n2397_o & n2395_o & n2394_o & n2396_o;
  n2571_o <= n2408_o & n2407_o & n2409_o & n2406_o;
  n2572_o <= n2430_o & n2429_o & n2428_o & n2431_o;
  n2573_o <= n2441_o & n2439_o & n2438_o & n2440_o;
  n2574_o <= n2452_o & n2451_o & n2453_o & n2450_o;
  n2575_o <= n2474_o & n2473_o & n2472_o & n2475_o;
  n2576_o <= n2485_o & n2483_o & n2482_o & n2484_o;
  n2577_o <= n2496_o & n2495_o & n2497_o & n2494_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_13 is
  port (
    w : in std_logic_vector (31 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (31 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_13;

architecture rtl of cordich_stage_16_13 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (12 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1672_o : std_logic_vector (17 downto 0);
  signal add1_n1673 : std_logic_vector (17 downto 0);
  signal add1_n1674 : std_logic_vector (17 downto 0);
  signal add1_n1675 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1682_o : std_logic;
  signal addsub_n1683 : std_logic;
  signal addsub_n1684 : std_logic_vector (17 downto 0);
  signal addsub_n1685 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1692_o : std_logic;
  signal cnotr1_n1693 : std_logic;
  signal cnotr1_n1694 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1699_o : std_logic;
  signal cnotr2_n1700 : std_logic;
  signal cnotr2_n1701 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1706_o : std_logic;
  signal n1707_o : std_logic_vector (12 downto 0);
  signal gen0_cnotr3_n1708 : std_logic;
  signal gen0_cnotr3_n1709 : std_logic_vector (12 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (12 downto 0);
  signal n1714_o : std_logic_vector (3 downto 0);
  signal n1715_o : std_logic;
  signal n1716_o : std_logic_vector (12 downto 0);
  signal gen0_cnotr4_n1717 : std_logic;
  signal gen0_cnotr4_n1718 : std_logic_vector (12 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (12 downto 0);
  signal n1723_o : std_logic_vector (3 downto 0);
  signal n1724_o : std_logic_vector (12 downto 0);
  signal n1725_o : std_logic_vector (16 downto 0);
  signal n1726_o : std_logic;
  signal gen0_cnotr5_n1727 : std_logic;
  signal gen0_cnotr5_n1728 : std_logic_vector (12 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (12 downto 0);
  signal n1733_o : std_logic_vector (3 downto 0);
  signal n1734_o : std_logic_vector (12 downto 0);
  signal n1735_o : std_logic;
  signal n1736_o : std_logic_vector (15 downto 0);
  signal n1737_o : std_logic_vector (16 downto 0);
  signal add2_n1738 : std_logic_vector (16 downto 0);
  signal add2_n1739 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1744_o : std_logic;
  signal n1745_o : std_logic;
  signal n1746_o : std_logic;
  signal n1747_o : std_logic;
  signal n1748_o : std_logic;
  signal cnotr6_n1749 : std_logic;
  signal cnotr6_n1750 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1755_o : std_logic;
  signal n1756_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1757 : std_logic;
  signal cnotr7_n1758 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1763_o : std_logic;
  signal alut1_n1764 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1767 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1770_o : std_logic_vector (31 downto 0);
  signal n1771_o : std_logic_vector (16 downto 0);
  signal n1772_o : std_logic_vector (17 downto 0);
  signal n1773_o : std_logic_vector (17 downto 0);
  signal n1774_o : std_logic_vector (17 downto 0);
  signal n1775_o : std_logic_vector (5 downto 0);
begin
  g <= n1770_o;
  a_out <= add2_n1739;
  c_out <= n1771_o;
  x_out <= add1_n1675;
  y_out <= addsub_n1685;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1673; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1772_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1773_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1694; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1674; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1701; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1774_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1775_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1764; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1750; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1738; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1767; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1718; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1737_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1672_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1673 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1674 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1675 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1672_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1682_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1683 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1684 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1685 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1682_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n1692_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1693 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1694 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1692_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1699_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1700 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1701 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1699_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n1706_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n1707_o <= w (31 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n1708 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n1709 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_13 port map (
    ctrl => n1706_o,
    i => n1707_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n1714_o <= y (16 downto 13);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n1715_o <= y_4 (4);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n1716_o <= y_4 (17 downto 5);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n1717 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n1718 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_13 port map (
    ctrl => n1715_o,
    i => n1716_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n1723_o <= y_4 (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n1724_o <= y (12 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n1725_o <= n1723_o & n1724_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n1726_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n1727 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n1728 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_13 port map (
    ctrl => n1726_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n1733_o <= x_1 (16 downto 13);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n1734_o <= x_1 (12 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n1735_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n1736_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n1737_o <= n1735_o & n1736_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n1738 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n1739 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n1744_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n1745_o <= not n1744_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n1746_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n1747_o <= not n1746_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n1748_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n1749 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n1750 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1748_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n1755_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n1756_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n1757 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n1758 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1755_o,
    i => n1756_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n1763_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n1764 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_13 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n1767 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_13 port map (
    i => c_3,
    o => alut2_o);
  n1770_o <= n1734_o & addsub_n1684 & cnotr7_n1757;
  n1771_o <= cnotr7_n1758 & n1763_o;
  n1772_o <= gen0_cnotr5_n1728 & gen0_cnotr5_n1727 & n1733_o;
  n1773_o <= gen0_cnotr3_n1709 & gen0_cnotr3_n1708 & n1714_o;
  n1774_o <= gen0_cnotr4_n1717 & n1725_o;
  n1775_o <= n1747_o & addsub_n1683 & cnotr6_n1749 & cnotr2_n1700 & cnotr1_n1693 & n1745_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_12 is
  port (
    w : in std_logic_vector (30 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (30 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_12;

architecture rtl of cordich_stage_16_12 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (11 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1562_o : std_logic_vector (17 downto 0);
  signal add1_n1563 : std_logic_vector (17 downto 0);
  signal add1_n1564 : std_logic_vector (17 downto 0);
  signal add1_n1565 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1572_o : std_logic;
  signal addsub_n1573 : std_logic;
  signal addsub_n1574 : std_logic_vector (17 downto 0);
  signal addsub_n1575 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1582_o : std_logic;
  signal cnotr1_n1583 : std_logic;
  signal cnotr1_n1584 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1589_o : std_logic;
  signal cnotr2_n1590 : std_logic;
  signal cnotr2_n1591 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1596_o : std_logic;
  signal n1597_o : std_logic_vector (11 downto 0);
  signal gen0_cnotr3_n1598 : std_logic;
  signal gen0_cnotr3_n1599 : std_logic_vector (11 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (11 downto 0);
  signal n1604_o : std_logic_vector (4 downto 0);
  signal n1605_o : std_logic;
  signal n1606_o : std_logic_vector (11 downto 0);
  signal gen0_cnotr4_n1607 : std_logic;
  signal gen0_cnotr4_n1608 : std_logic_vector (11 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (11 downto 0);
  signal n1613_o : std_logic_vector (4 downto 0);
  signal n1614_o : std_logic_vector (11 downto 0);
  signal n1615_o : std_logic_vector (16 downto 0);
  signal n1616_o : std_logic;
  signal gen0_cnotr5_n1617 : std_logic;
  signal gen0_cnotr5_n1618 : std_logic_vector (11 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (11 downto 0);
  signal n1623_o : std_logic_vector (4 downto 0);
  signal n1624_o : std_logic_vector (11 downto 0);
  signal n1625_o : std_logic;
  signal n1626_o : std_logic_vector (15 downto 0);
  signal n1627_o : std_logic_vector (16 downto 0);
  signal add2_n1628 : std_logic_vector (16 downto 0);
  signal add2_n1629 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1634_o : std_logic;
  signal n1635_o : std_logic;
  signal n1636_o : std_logic;
  signal n1637_o : std_logic;
  signal n1638_o : std_logic;
  signal cnotr6_n1639 : std_logic;
  signal cnotr6_n1640 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1645_o : std_logic;
  signal n1646_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1647 : std_logic;
  signal cnotr7_n1648 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1653_o : std_logic;
  signal alut1_n1654 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1657 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1660_o : std_logic_vector (30 downto 0);
  signal n1661_o : std_logic_vector (16 downto 0);
  signal n1662_o : std_logic_vector (17 downto 0);
  signal n1663_o : std_logic_vector (17 downto 0);
  signal n1664_o : std_logic_vector (17 downto 0);
  signal n1665_o : std_logic_vector (5 downto 0);
begin
  g <= n1660_o;
  a_out <= add2_n1629;
  c_out <= n1661_o;
  x_out <= add1_n1565;
  y_out <= addsub_n1575;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1563; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1662_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1663_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1584; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1564; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1591; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1664_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1665_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1654; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1640; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1628; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1657; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1608; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1627_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1562_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1563 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1564 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1565 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1562_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1572_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1573 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1574 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1575 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1572_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n1582_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1583 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1584 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1582_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1589_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1590 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1591 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1589_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n1596_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n1597_o <= w (30 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n1598 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n1599 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_12 port map (
    ctrl => n1596_o,
    i => n1597_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n1604_o <= y (16 downto 12);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n1605_o <= y_4 (5);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n1606_o <= y_4 (17 downto 6);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n1607 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n1608 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_12 port map (
    ctrl => n1605_o,
    i => n1606_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n1613_o <= y_4 (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n1614_o <= y (11 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n1615_o <= n1613_o & n1614_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n1616_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n1617 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n1618 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_12 port map (
    ctrl => n1616_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n1623_o <= x_1 (16 downto 12);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n1624_o <= x_1 (11 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n1625_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n1626_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n1627_o <= n1625_o & n1626_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n1628 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n1629 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n1634_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n1635_o <= not n1634_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n1636_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n1637_o <= not n1636_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n1638_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n1639 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n1640 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1638_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n1645_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n1646_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n1647 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n1648 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1645_o,
    i => n1646_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n1653_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n1654 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_12 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n1657 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_12 port map (
    i => c_3,
    o => alut2_o);
  n1660_o <= n1624_o & addsub_n1574 & cnotr7_n1647;
  n1661_o <= cnotr7_n1648 & n1653_o;
  n1662_o <= gen0_cnotr5_n1618 & gen0_cnotr5_n1617 & n1623_o;
  n1663_o <= gen0_cnotr3_n1599 & gen0_cnotr3_n1598 & n1604_o;
  n1664_o <= gen0_cnotr4_n1607 & n1615_o;
  n1665_o <= n1637_o & addsub_n1573 & cnotr6_n1639 & cnotr2_n1590 & cnotr1_n1583 & n1635_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_11 is
  port (
    w : in std_logic_vector (29 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (29 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_11;

architecture rtl of cordich_stage_16_11 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (10 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1452_o : std_logic_vector (17 downto 0);
  signal add1_n1453 : std_logic_vector (17 downto 0);
  signal add1_n1454 : std_logic_vector (17 downto 0);
  signal add1_n1455 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1462_o : std_logic;
  signal addsub_n1463 : std_logic;
  signal addsub_n1464 : std_logic_vector (17 downto 0);
  signal addsub_n1465 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1472_o : std_logic;
  signal cnotr1_n1473 : std_logic;
  signal cnotr1_n1474 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1479_o : std_logic;
  signal cnotr2_n1480 : std_logic;
  signal cnotr2_n1481 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1486_o : std_logic;
  signal n1487_o : std_logic_vector (10 downto 0);
  signal gen0_cnotr3_n1488 : std_logic;
  signal gen0_cnotr3_n1489 : std_logic_vector (10 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (10 downto 0);
  signal n1494_o : std_logic_vector (5 downto 0);
  signal n1495_o : std_logic;
  signal n1496_o : std_logic_vector (10 downto 0);
  signal gen0_cnotr4_n1497 : std_logic;
  signal gen0_cnotr4_n1498 : std_logic_vector (10 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (10 downto 0);
  signal n1503_o : std_logic_vector (5 downto 0);
  signal n1504_o : std_logic_vector (10 downto 0);
  signal n1505_o : std_logic_vector (16 downto 0);
  signal n1506_o : std_logic;
  signal gen0_cnotr5_n1507 : std_logic;
  signal gen0_cnotr5_n1508 : std_logic_vector (10 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (10 downto 0);
  signal n1513_o : std_logic_vector (5 downto 0);
  signal n1514_o : std_logic_vector (10 downto 0);
  signal n1515_o : std_logic;
  signal n1516_o : std_logic_vector (15 downto 0);
  signal n1517_o : std_logic_vector (16 downto 0);
  signal add2_n1518 : std_logic_vector (16 downto 0);
  signal add2_n1519 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1524_o : std_logic;
  signal n1525_o : std_logic;
  signal n1526_o : std_logic;
  signal n1527_o : std_logic;
  signal n1528_o : std_logic;
  signal cnotr6_n1529 : std_logic;
  signal cnotr6_n1530 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1535_o : std_logic;
  signal n1536_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1537 : std_logic;
  signal cnotr7_n1538 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1543_o : std_logic;
  signal alut1_n1544 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1547 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1550_o : std_logic_vector (29 downto 0);
  signal n1551_o : std_logic_vector (16 downto 0);
  signal n1552_o : std_logic_vector (17 downto 0);
  signal n1553_o : std_logic_vector (17 downto 0);
  signal n1554_o : std_logic_vector (17 downto 0);
  signal n1555_o : std_logic_vector (5 downto 0);
begin
  g <= n1550_o;
  a_out <= add2_n1519;
  c_out <= n1551_o;
  x_out <= add1_n1455;
  y_out <= addsub_n1465;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1453; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1552_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1553_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1474; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1454; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1481; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1554_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1555_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1544; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1530; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1518; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1547; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1498; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1517_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1452_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1453 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1454 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1455 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1452_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1462_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1463 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1464 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1465 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1462_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n1472_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1473 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1474 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1472_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1479_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1480 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1481 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1479_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n1486_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n1487_o <= w (29 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n1488 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n1489 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_11 port map (
    ctrl => n1486_o,
    i => n1487_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n1494_o <= y (16 downto 11);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n1495_o <= y_4 (6);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n1496_o <= y_4 (17 downto 7);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n1497 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n1498 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_11 port map (
    ctrl => n1495_o,
    i => n1496_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n1503_o <= y_4 (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n1504_o <= y (10 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n1505_o <= n1503_o & n1504_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n1506_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n1507 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n1508 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_11 port map (
    ctrl => n1506_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n1513_o <= x_1 (16 downto 11);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n1514_o <= x_1 (10 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n1515_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n1516_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n1517_o <= n1515_o & n1516_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n1518 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n1519 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n1524_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n1525_o <= not n1524_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n1526_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n1527_o <= not n1526_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n1528_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n1529 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n1530 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1528_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n1535_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n1536_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n1537 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n1538 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1535_o,
    i => n1536_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n1543_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n1544 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_11 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n1547 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_11 port map (
    i => c_3,
    o => alut2_o);
  n1550_o <= n1514_o & addsub_n1464 & cnotr7_n1537;
  n1551_o <= cnotr7_n1538 & n1543_o;
  n1552_o <= gen0_cnotr5_n1508 & gen0_cnotr5_n1507 & n1513_o;
  n1553_o <= gen0_cnotr3_n1489 & gen0_cnotr3_n1488 & n1494_o;
  n1554_o <= gen0_cnotr4_n1497 & n1505_o;
  n1555_o <= n1527_o & addsub_n1463 & cnotr6_n1529 & cnotr2_n1480 & cnotr1_n1473 & n1525_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_10 is
  port (
    w : in std_logic_vector (28 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (28 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_10;

architecture rtl of cordich_stage_16_10 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (9 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1342_o : std_logic_vector (17 downto 0);
  signal add1_n1343 : std_logic_vector (17 downto 0);
  signal add1_n1344 : std_logic_vector (17 downto 0);
  signal add1_n1345 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1352_o : std_logic;
  signal addsub_n1353 : std_logic;
  signal addsub_n1354 : std_logic_vector (17 downto 0);
  signal addsub_n1355 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1362_o : std_logic;
  signal cnotr1_n1363 : std_logic;
  signal cnotr1_n1364 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1369_o : std_logic;
  signal cnotr2_n1370 : std_logic;
  signal cnotr2_n1371 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1376_o : std_logic;
  signal n1377_o : std_logic_vector (9 downto 0);
  signal gen0_cnotr3_n1378 : std_logic;
  signal gen0_cnotr3_n1379 : std_logic_vector (9 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (9 downto 0);
  signal n1384_o : std_logic_vector (6 downto 0);
  signal n1385_o : std_logic;
  signal n1386_o : std_logic_vector (9 downto 0);
  signal gen0_cnotr4_n1387 : std_logic;
  signal gen0_cnotr4_n1388 : std_logic_vector (9 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (9 downto 0);
  signal n1393_o : std_logic_vector (6 downto 0);
  signal n1394_o : std_logic_vector (9 downto 0);
  signal n1395_o : std_logic_vector (16 downto 0);
  signal n1396_o : std_logic;
  signal gen0_cnotr5_n1397 : std_logic;
  signal gen0_cnotr5_n1398 : std_logic_vector (9 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (9 downto 0);
  signal n1403_o : std_logic_vector (6 downto 0);
  signal n1404_o : std_logic_vector (9 downto 0);
  signal n1405_o : std_logic;
  signal n1406_o : std_logic_vector (15 downto 0);
  signal n1407_o : std_logic_vector (16 downto 0);
  signal add2_n1408 : std_logic_vector (16 downto 0);
  signal add2_n1409 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1414_o : std_logic;
  signal n1415_o : std_logic;
  signal n1416_o : std_logic;
  signal n1417_o : std_logic;
  signal n1418_o : std_logic;
  signal cnotr6_n1419 : std_logic;
  signal cnotr6_n1420 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1425_o : std_logic;
  signal n1426_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1427 : std_logic;
  signal cnotr7_n1428 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1433_o : std_logic;
  signal alut1_n1434 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1437 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1440_o : std_logic_vector (28 downto 0);
  signal n1441_o : std_logic_vector (16 downto 0);
  signal n1442_o : std_logic_vector (17 downto 0);
  signal n1443_o : std_logic_vector (17 downto 0);
  signal n1444_o : std_logic_vector (17 downto 0);
  signal n1445_o : std_logic_vector (5 downto 0);
begin
  g <= n1440_o;
  a_out <= add2_n1409;
  c_out <= n1441_o;
  x_out <= add1_n1345;
  y_out <= addsub_n1355;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1343; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1442_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1443_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1364; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1344; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1371; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1444_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1445_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1434; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1420; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1408; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1437; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1388; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1407_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1342_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1343 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1344 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1345 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1342_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1352_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1353 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1354 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1355 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1352_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n1362_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1363 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1364 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1362_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1369_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1370 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1371 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1369_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n1376_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n1377_o <= w (28 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n1378 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n1379 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_10 port map (
    ctrl => n1376_o,
    i => n1377_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n1384_o <= y (16 downto 10);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n1385_o <= y_4 (7);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n1386_o <= y_4 (17 downto 8);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n1387 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n1388 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_10 port map (
    ctrl => n1385_o,
    i => n1386_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n1393_o <= y_4 (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n1394_o <= y (9 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n1395_o <= n1393_o & n1394_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n1396_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n1397 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n1398 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_10 port map (
    ctrl => n1396_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n1403_o <= x_1 (16 downto 10);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n1404_o <= x_1 (9 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n1405_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n1406_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n1407_o <= n1405_o & n1406_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n1408 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n1409 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n1414_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n1415_o <= not n1414_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n1416_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n1417_o <= not n1416_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n1418_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n1419 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n1420 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1418_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n1425_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n1426_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n1427 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n1428 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1425_o,
    i => n1426_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n1433_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n1434 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_10 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n1437 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_10 port map (
    i => c_3,
    o => alut2_o);
  n1440_o <= n1404_o & addsub_n1354 & cnotr7_n1427;
  n1441_o <= cnotr7_n1428 & n1433_o;
  n1442_o <= gen0_cnotr5_n1398 & gen0_cnotr5_n1397 & n1403_o;
  n1443_o <= gen0_cnotr3_n1379 & gen0_cnotr3_n1378 & n1384_o;
  n1444_o <= gen0_cnotr4_n1387 & n1395_o;
  n1445_o <= n1417_o & addsub_n1353 & cnotr6_n1419 & cnotr2_n1370 & cnotr1_n1363 & n1415_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_9 is
  port (
    w : in std_logic_vector (27 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (27 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_9;

architecture rtl of cordich_stage_16_9 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (8 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1232_o : std_logic_vector (17 downto 0);
  signal add1_n1233 : std_logic_vector (17 downto 0);
  signal add1_n1234 : std_logic_vector (17 downto 0);
  signal add1_n1235 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1242_o : std_logic;
  signal addsub_n1243 : std_logic;
  signal addsub_n1244 : std_logic_vector (17 downto 0);
  signal addsub_n1245 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1252_o : std_logic;
  signal cnotr1_n1253 : std_logic;
  signal cnotr1_n1254 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1259_o : std_logic;
  signal cnotr2_n1260 : std_logic;
  signal cnotr2_n1261 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1266_o : std_logic;
  signal n1267_o : std_logic_vector (8 downto 0);
  signal gen0_cnotr3_n1268 : std_logic;
  signal gen0_cnotr3_n1269 : std_logic_vector (8 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (8 downto 0);
  signal n1274_o : std_logic_vector (7 downto 0);
  signal n1275_o : std_logic;
  signal n1276_o : std_logic_vector (8 downto 0);
  signal gen0_cnotr4_n1277 : std_logic;
  signal gen0_cnotr4_n1278 : std_logic_vector (8 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (8 downto 0);
  signal n1283_o : std_logic_vector (7 downto 0);
  signal n1284_o : std_logic_vector (8 downto 0);
  signal n1285_o : std_logic_vector (16 downto 0);
  signal n1286_o : std_logic;
  signal gen0_cnotr5_n1287 : std_logic;
  signal gen0_cnotr5_n1288 : std_logic_vector (8 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (8 downto 0);
  signal n1293_o : std_logic_vector (7 downto 0);
  signal n1294_o : std_logic_vector (8 downto 0);
  signal n1295_o : std_logic;
  signal n1296_o : std_logic_vector (15 downto 0);
  signal n1297_o : std_logic_vector (16 downto 0);
  signal add2_n1298 : std_logic_vector (16 downto 0);
  signal add2_n1299 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1304_o : std_logic;
  signal n1305_o : std_logic;
  signal n1306_o : std_logic;
  signal n1307_o : std_logic;
  signal n1308_o : std_logic;
  signal cnotr6_n1309 : std_logic;
  signal cnotr6_n1310 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1315_o : std_logic;
  signal n1316_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1317 : std_logic;
  signal cnotr7_n1318 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1323_o : std_logic;
  signal alut1_n1324 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1327 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1330_o : std_logic_vector (27 downto 0);
  signal n1331_o : std_logic_vector (16 downto 0);
  signal n1332_o : std_logic_vector (17 downto 0);
  signal n1333_o : std_logic_vector (17 downto 0);
  signal n1334_o : std_logic_vector (17 downto 0);
  signal n1335_o : std_logic_vector (5 downto 0);
begin
  g <= n1330_o;
  a_out <= add2_n1299;
  c_out <= n1331_o;
  x_out <= add1_n1235;
  y_out <= addsub_n1245;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1233; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1332_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1333_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1254; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1234; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1261; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1334_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1335_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1324; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1310; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1298; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1327; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1278; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1297_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1232_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1233 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1234 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1235 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1232_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1242_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1243 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1244 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1245 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1242_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n1252_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1253 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1254 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1252_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1259_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1260 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1261 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1259_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n1266_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n1267_o <= w (27 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n1268 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n1269 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_9 port map (
    ctrl => n1266_o,
    i => n1267_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n1274_o <= y (16 downto 9);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n1275_o <= y_4 (8);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n1276_o <= y_4 (17 downto 9);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n1277 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n1278 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_9 port map (
    ctrl => n1275_o,
    i => n1276_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n1283_o <= y_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n1284_o <= y (8 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n1285_o <= n1283_o & n1284_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n1286_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n1287 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n1288 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_9 port map (
    ctrl => n1286_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n1293_o <= x_1 (16 downto 9);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n1294_o <= x_1 (8 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n1295_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n1296_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n1297_o <= n1295_o & n1296_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n1298 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n1299 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n1304_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n1305_o <= not n1304_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n1306_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n1307_o <= not n1306_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n1308_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n1309 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n1310 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1308_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n1315_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n1316_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n1317 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n1318 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1315_o,
    i => n1316_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n1323_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n1324 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_9 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n1327 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_9 port map (
    i => c_3,
    o => alut2_o);
  n1330_o <= n1294_o & addsub_n1244 & cnotr7_n1317;
  n1331_o <= cnotr7_n1318 & n1323_o;
  n1332_o <= gen0_cnotr5_n1288 & gen0_cnotr5_n1287 & n1293_o;
  n1333_o <= gen0_cnotr3_n1269 & gen0_cnotr3_n1268 & n1274_o;
  n1334_o <= gen0_cnotr4_n1277 & n1285_o;
  n1335_o <= n1307_o & addsub_n1243 & cnotr6_n1309 & cnotr2_n1260 & cnotr1_n1253 & n1305_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_8 is
  port (
    w : in std_logic_vector (26 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (26 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_8;

architecture rtl of cordich_stage_16_8 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (7 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1122_o : std_logic_vector (17 downto 0);
  signal add1_n1123 : std_logic_vector (17 downto 0);
  signal add1_n1124 : std_logic_vector (17 downto 0);
  signal add1_n1125 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1132_o : std_logic;
  signal addsub_n1133 : std_logic;
  signal addsub_n1134 : std_logic_vector (17 downto 0);
  signal addsub_n1135 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1142_o : std_logic;
  signal cnotr1_n1143 : std_logic;
  signal cnotr1_n1144 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1149_o : std_logic;
  signal cnotr2_n1150 : std_logic;
  signal cnotr2_n1151 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1156_o : std_logic;
  signal n1157_o : std_logic_vector (7 downto 0);
  signal gen0_cnotr3_n1158 : std_logic;
  signal gen0_cnotr3_n1159 : std_logic_vector (7 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (7 downto 0);
  signal n1164_o : std_logic_vector (8 downto 0);
  signal n1165_o : std_logic;
  signal n1166_o : std_logic_vector (7 downto 0);
  signal gen0_cnotr4_n1167 : std_logic;
  signal gen0_cnotr4_n1168 : std_logic_vector (7 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (7 downto 0);
  signal n1173_o : std_logic_vector (8 downto 0);
  signal n1174_o : std_logic_vector (7 downto 0);
  signal n1175_o : std_logic_vector (16 downto 0);
  signal n1176_o : std_logic;
  signal gen0_cnotr5_n1177 : std_logic;
  signal gen0_cnotr5_n1178 : std_logic_vector (7 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (7 downto 0);
  signal n1183_o : std_logic_vector (8 downto 0);
  signal n1184_o : std_logic_vector (7 downto 0);
  signal n1185_o : std_logic;
  signal n1186_o : std_logic_vector (15 downto 0);
  signal n1187_o : std_logic_vector (16 downto 0);
  signal add2_n1188 : std_logic_vector (16 downto 0);
  signal add2_n1189 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1194_o : std_logic;
  signal n1195_o : std_logic;
  signal n1196_o : std_logic;
  signal n1197_o : std_logic;
  signal n1198_o : std_logic;
  signal cnotr6_n1199 : std_logic;
  signal cnotr6_n1200 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1205_o : std_logic;
  signal n1206_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1207 : std_logic;
  signal cnotr7_n1208 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1213_o : std_logic;
  signal alut1_n1214 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1217 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1220_o : std_logic_vector (26 downto 0);
  signal n1221_o : std_logic_vector (16 downto 0);
  signal n1222_o : std_logic_vector (17 downto 0);
  signal n1223_o : std_logic_vector (17 downto 0);
  signal n1224_o : std_logic_vector (17 downto 0);
  signal n1225_o : std_logic_vector (5 downto 0);
begin
  g <= n1220_o;
  a_out <= add2_n1189;
  c_out <= n1221_o;
  x_out <= add1_n1125;
  y_out <= addsub_n1135;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1123; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1222_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1223_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1144; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1124; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1151; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1224_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1225_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1214; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1200; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1188; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1217; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1168; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1187_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1122_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1123 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1124 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1125 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1122_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1132_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1133 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1134 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1135 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1132_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n1142_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1143 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1144 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1142_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1149_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1150 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1151 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1149_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n1156_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n1157_o <= w (26 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n1158 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n1159 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_8 port map (
    ctrl => n1156_o,
    i => n1157_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n1164_o <= y (16 downto 8);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n1165_o <= y_4 (9);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n1166_o <= y_4 (17 downto 10);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n1167 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n1168 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_8 port map (
    ctrl => n1165_o,
    i => n1166_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n1173_o <= y_4 (8 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n1174_o <= y (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n1175_o <= n1173_o & n1174_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n1176_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n1177 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n1178 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_8 port map (
    ctrl => n1176_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n1183_o <= x_1 (16 downto 8);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n1184_o <= x_1 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n1185_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n1186_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n1187_o <= n1185_o & n1186_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n1188 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n1189 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n1194_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n1195_o <= not n1194_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n1196_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n1197_o <= not n1196_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n1198_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n1199 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n1200 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1198_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n1205_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n1206_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n1207 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n1208 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1205_o,
    i => n1206_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n1213_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n1214 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_8 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n1217 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_8 port map (
    i => c_3,
    o => alut2_o);
  n1220_o <= n1184_o & addsub_n1134 & cnotr7_n1207;
  n1221_o <= cnotr7_n1208 & n1213_o;
  n1222_o <= gen0_cnotr5_n1178 & gen0_cnotr5_n1177 & n1183_o;
  n1223_o <= gen0_cnotr3_n1159 & gen0_cnotr3_n1158 & n1164_o;
  n1224_o <= gen0_cnotr4_n1167 & n1175_o;
  n1225_o <= n1197_o & addsub_n1133 & cnotr6_n1199 & cnotr2_n1150 & cnotr1_n1143 & n1195_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_7 is
  port (
    w : in std_logic_vector (25 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (25 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_7;

architecture rtl of cordich_stage_16_7 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (6 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1012_o : std_logic_vector (17 downto 0);
  signal add1_n1013 : std_logic_vector (17 downto 0);
  signal add1_n1014 : std_logic_vector (17 downto 0);
  signal add1_n1015 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1022_o : std_logic;
  signal addsub_n1023 : std_logic;
  signal addsub_n1024 : std_logic_vector (17 downto 0);
  signal addsub_n1025 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1032_o : std_logic;
  signal cnotr1_n1033 : std_logic;
  signal cnotr1_n1034 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1039_o : std_logic;
  signal cnotr2_n1040 : std_logic;
  signal cnotr2_n1041 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1046_o : std_logic;
  signal n1047_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_n1048 : std_logic;
  signal gen0_cnotr3_n1049 : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (6 downto 0);
  signal n1054_o : std_logic_vector (9 downto 0);
  signal n1055_o : std_logic;
  signal n1056_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_n1057 : std_logic;
  signal gen0_cnotr4_n1058 : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (6 downto 0);
  signal n1063_o : std_logic_vector (9 downto 0);
  signal n1064_o : std_logic_vector (6 downto 0);
  signal n1065_o : std_logic_vector (16 downto 0);
  signal n1066_o : std_logic;
  signal gen0_cnotr5_n1067 : std_logic;
  signal gen0_cnotr5_n1068 : std_logic_vector (6 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (6 downto 0);
  signal n1073_o : std_logic_vector (9 downto 0);
  signal n1074_o : std_logic_vector (6 downto 0);
  signal n1075_o : std_logic;
  signal n1076_o : std_logic_vector (15 downto 0);
  signal n1077_o : std_logic_vector (16 downto 0);
  signal add2_n1078 : std_logic_vector (16 downto 0);
  signal add2_n1079 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1084_o : std_logic;
  signal n1085_o : std_logic;
  signal n1086_o : std_logic;
  signal n1087_o : std_logic;
  signal n1088_o : std_logic;
  signal cnotr6_n1089 : std_logic;
  signal cnotr6_n1090 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1095_o : std_logic;
  signal n1096_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1097 : std_logic;
  signal cnotr7_n1098 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1103_o : std_logic;
  signal alut1_n1104 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1107 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1110_o : std_logic_vector (25 downto 0);
  signal n1111_o : std_logic_vector (16 downto 0);
  signal n1112_o : std_logic_vector (17 downto 0);
  signal n1113_o : std_logic_vector (17 downto 0);
  signal n1114_o : std_logic_vector (17 downto 0);
  signal n1115_o : std_logic_vector (5 downto 0);
begin
  g <= n1110_o;
  a_out <= add2_n1079;
  c_out <= n1111_o;
  x_out <= add1_n1015;
  y_out <= addsub_n1025;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1013; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1112_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1113_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1034; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1014; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1041; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1114_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1115_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1104; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1090; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1078; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1107; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1058; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1077_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1012_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1013 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1014 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1015 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1012_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1022_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1023 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1024 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1025 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1022_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n1032_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1033 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1034 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1032_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1039_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1040 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1041 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1039_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n1046_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n1047_o <= w (25 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n1048 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n1049 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_7 port map (
    ctrl => n1046_o,
    i => n1047_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n1054_o <= y (16 downto 7);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n1055_o <= y_4 (10);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n1056_o <= y_4 (17 downto 11);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n1057 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n1058 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_7 port map (
    ctrl => n1055_o,
    i => n1056_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n1063_o <= y_4 (9 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n1064_o <= y (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n1065_o <= n1063_o & n1064_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n1066_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n1067 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n1068 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_7 port map (
    ctrl => n1066_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n1073_o <= x_1 (16 downto 7);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n1074_o <= x_1 (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n1075_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n1076_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n1077_o <= n1075_o & n1076_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n1078 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n1079 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n1084_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n1085_o <= not n1084_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n1086_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n1087_o <= not n1086_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n1088_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n1089 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n1090 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1088_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n1095_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n1096_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n1097 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n1098 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1095_o,
    i => n1096_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n1103_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n1104 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_7 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n1107 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_7 port map (
    i => c_3,
    o => alut2_o);
  n1110_o <= n1074_o & addsub_n1024 & cnotr7_n1097;
  n1111_o <= cnotr7_n1098 & n1103_o;
  n1112_o <= gen0_cnotr5_n1068 & gen0_cnotr5_n1067 & n1073_o;
  n1113_o <= gen0_cnotr3_n1049 & gen0_cnotr3_n1048 & n1054_o;
  n1114_o <= gen0_cnotr4_n1057 & n1065_o;
  n1115_o <= n1087_o & addsub_n1023 & cnotr6_n1089 & cnotr2_n1040 & cnotr1_n1033 & n1085_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_6 is
  port (
    w : in std_logic_vector (24 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (24 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_6;

architecture rtl of cordich_stage_16_6 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (5 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n902_o : std_logic_vector (17 downto 0);
  signal add1_n903 : std_logic_vector (17 downto 0);
  signal add1_n904 : std_logic_vector (17 downto 0);
  signal add1_n905 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n912_o : std_logic;
  signal addsub_n913 : std_logic;
  signal addsub_n914 : std_logic_vector (17 downto 0);
  signal addsub_n915 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n922_o : std_logic;
  signal cnotr1_n923 : std_logic;
  signal cnotr1_n924 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n929_o : std_logic;
  signal cnotr2_n930 : std_logic;
  signal cnotr2_n931 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n936_o : std_logic;
  signal n937_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_n938 : std_logic;
  signal gen0_cnotr3_n939 : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (5 downto 0);
  signal n944_o : std_logic_vector (10 downto 0);
  signal n945_o : std_logic;
  signal n946_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_n947 : std_logic;
  signal gen0_cnotr4_n948 : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (5 downto 0);
  signal n953_o : std_logic_vector (10 downto 0);
  signal n954_o : std_logic_vector (5 downto 0);
  signal n955_o : std_logic_vector (16 downto 0);
  signal n956_o : std_logic;
  signal gen0_cnotr5_n957 : std_logic;
  signal gen0_cnotr5_n958 : std_logic_vector (5 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (5 downto 0);
  signal n963_o : std_logic_vector (10 downto 0);
  signal n964_o : std_logic_vector (5 downto 0);
  signal n965_o : std_logic;
  signal n966_o : std_logic_vector (15 downto 0);
  signal n967_o : std_logic_vector (16 downto 0);
  signal add2_n968 : std_logic_vector (16 downto 0);
  signal add2_n969 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n974_o : std_logic;
  signal n975_o : std_logic;
  signal n976_o : std_logic;
  signal n977_o : std_logic;
  signal n978_o : std_logic;
  signal cnotr6_n979 : std_logic;
  signal cnotr6_n980 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n985_o : std_logic;
  signal n986_o : std_logic_vector (15 downto 0);
  signal cnotr7_n987 : std_logic;
  signal cnotr7_n988 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n993_o : std_logic;
  signal alut1_n994 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n997 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1000_o : std_logic_vector (24 downto 0);
  signal n1001_o : std_logic_vector (16 downto 0);
  signal n1002_o : std_logic_vector (17 downto 0);
  signal n1003_o : std_logic_vector (17 downto 0);
  signal n1004_o : std_logic_vector (17 downto 0);
  signal n1005_o : std_logic_vector (5 downto 0);
begin
  g <= n1000_o;
  a_out <= add2_n969;
  c_out <= n1001_o;
  x_out <= add1_n905;
  y_out <= addsub_n915;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n903; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1002_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1003_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n924; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n904; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n931; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1004_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1005_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n994; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n980; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n968; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n997; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n948; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n967_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n902_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n903 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n904 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n905 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n902_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n912_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n913 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n914 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n915 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n912_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n922_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n923 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n924 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n922_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n929_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n930 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n931 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n929_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n936_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n937_o <= w (24 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n938 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n939 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_6 port map (
    ctrl => n936_o,
    i => n937_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n944_o <= y (16 downto 6);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n945_o <= y_4 (11);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n946_o <= y_4 (17 downto 12);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n947 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n948 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_6 port map (
    ctrl => n945_o,
    i => n946_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n953_o <= y_4 (10 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n954_o <= y (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n955_o <= n953_o & n954_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n956_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n957 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n958 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_6 port map (
    ctrl => n956_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n963_o <= x_1 (16 downto 6);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n964_o <= x_1 (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n965_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n966_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n967_o <= n965_o & n966_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n968 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n969 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n974_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n975_o <= not n974_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n976_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n977_o <= not n976_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n978_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n979 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n980 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n978_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n985_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n986_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n987 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n988 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n985_o,
    i => n986_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n993_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n994 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_6 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n997 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_6 port map (
    i => c_3,
    o => alut2_o);
  n1000_o <= n964_o & addsub_n914 & cnotr7_n987;
  n1001_o <= cnotr7_n988 & n993_o;
  n1002_o <= gen0_cnotr5_n958 & gen0_cnotr5_n957 & n963_o;
  n1003_o <= gen0_cnotr3_n939 & gen0_cnotr3_n938 & n944_o;
  n1004_o <= gen0_cnotr4_n947 & n955_o;
  n1005_o <= n977_o & addsub_n913 & cnotr6_n979 & cnotr2_n930 & cnotr1_n923 & n975_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_5 is
  port (
    w : in std_logic_vector (23 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (23 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_5;

architecture rtl of cordich_stage_16_5 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (4 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n792_o : std_logic_vector (17 downto 0);
  signal add1_n793 : std_logic_vector (17 downto 0);
  signal add1_n794 : std_logic_vector (17 downto 0);
  signal add1_n795 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n802_o : std_logic;
  signal addsub_n803 : std_logic;
  signal addsub_n804 : std_logic_vector (17 downto 0);
  signal addsub_n805 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n812_o : std_logic;
  signal cnotr1_n813 : std_logic;
  signal cnotr1_n814 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n819_o : std_logic;
  signal cnotr2_n820 : std_logic;
  signal cnotr2_n821 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n826_o : std_logic;
  signal n827_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_n828 : std_logic;
  signal gen0_cnotr3_n829 : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (4 downto 0);
  signal n834_o : std_logic_vector (11 downto 0);
  signal n835_o : std_logic;
  signal n836_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_n837 : std_logic;
  signal gen0_cnotr4_n838 : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (4 downto 0);
  signal n843_o : std_logic_vector (11 downto 0);
  signal n844_o : std_logic_vector (4 downto 0);
  signal n845_o : std_logic_vector (16 downto 0);
  signal n846_o : std_logic;
  signal gen0_cnotr5_n847 : std_logic;
  signal gen0_cnotr5_n848 : std_logic_vector (4 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (4 downto 0);
  signal n853_o : std_logic_vector (11 downto 0);
  signal n854_o : std_logic_vector (4 downto 0);
  signal n855_o : std_logic;
  signal n856_o : std_logic_vector (15 downto 0);
  signal n857_o : std_logic_vector (16 downto 0);
  signal add2_n858 : std_logic_vector (16 downto 0);
  signal add2_n859 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n864_o : std_logic;
  signal n865_o : std_logic;
  signal n866_o : std_logic;
  signal n867_o : std_logic;
  signal n868_o : std_logic;
  signal cnotr6_n869 : std_logic;
  signal cnotr6_n870 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n875_o : std_logic;
  signal n876_o : std_logic_vector (15 downto 0);
  signal cnotr7_n877 : std_logic;
  signal cnotr7_n878 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n883_o : std_logic;
  signal alut1_n884 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n887 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n890_o : std_logic_vector (23 downto 0);
  signal n891_o : std_logic_vector (16 downto 0);
  signal n892_o : std_logic_vector (17 downto 0);
  signal n893_o : std_logic_vector (17 downto 0);
  signal n894_o : std_logic_vector (17 downto 0);
  signal n895_o : std_logic_vector (5 downto 0);
begin
  g <= n890_o;
  a_out <= add2_n859;
  c_out <= n891_o;
  x_out <= add1_n795;
  y_out <= addsub_n805;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n793; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n892_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n893_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n814; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n794; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n821; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n894_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n895_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n884; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n870; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n858; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n887; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n838; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n857_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n792_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n793 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n794 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n795 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n792_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n802_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n803 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n804 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n805 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n802_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n812_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n813 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n814 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n812_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n819_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n820 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n821 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n819_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n826_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n827_o <= w (23 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n828 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n829 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_5 port map (
    ctrl => n826_o,
    i => n827_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n834_o <= y (16 downto 5);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n835_o <= y_4 (12);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n836_o <= y_4 (17 downto 13);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n837 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n838 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_5 port map (
    ctrl => n835_o,
    i => n836_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n843_o <= y_4 (11 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n844_o <= y (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n845_o <= n843_o & n844_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n846_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n847 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n848 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_5 port map (
    ctrl => n846_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n853_o <= x_1 (16 downto 5);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n854_o <= x_1 (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n855_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n856_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n857_o <= n855_o & n856_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n858 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n859 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n864_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n865_o <= not n864_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n866_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n867_o <= not n866_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n868_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n869 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n870 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n868_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n875_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n876_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n877 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n878 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n875_o,
    i => n876_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n883_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n884 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_5 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n887 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_5 port map (
    i => c_3,
    o => alut2_o);
  n890_o <= n854_o & addsub_n804 & cnotr7_n877;
  n891_o <= cnotr7_n878 & n883_o;
  n892_o <= gen0_cnotr5_n848 & gen0_cnotr5_n847 & n853_o;
  n893_o <= gen0_cnotr3_n829 & gen0_cnotr3_n828 & n834_o;
  n894_o <= gen0_cnotr4_n837 & n845_o;
  n895_o <= n867_o & addsub_n803 & cnotr6_n869 & cnotr2_n820 & cnotr1_n813 & n865_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_4 is
  port (
    w : in std_logic_vector (22 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (22 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_4;

architecture rtl of cordich_stage_16_4 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n682_o : std_logic_vector (17 downto 0);
  signal add1_n683 : std_logic_vector (17 downto 0);
  signal add1_n684 : std_logic_vector (17 downto 0);
  signal add1_n685 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n692_o : std_logic;
  signal addsub_n693 : std_logic;
  signal addsub_n694 : std_logic_vector (17 downto 0);
  signal addsub_n695 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n702_o : std_logic;
  signal cnotr1_n703 : std_logic;
  signal cnotr1_n704 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n709_o : std_logic;
  signal cnotr2_n710 : std_logic;
  signal cnotr2_n711 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n716_o : std_logic;
  signal n717_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n718 : std_logic;
  signal gen0_cnotr3_n719 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n724_o : std_logic_vector (12 downto 0);
  signal n725_o : std_logic;
  signal n726_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n727 : std_logic;
  signal gen0_cnotr4_n728 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n733_o : std_logic_vector (12 downto 0);
  signal n734_o : std_logic_vector (3 downto 0);
  signal n735_o : std_logic_vector (16 downto 0);
  signal n736_o : std_logic;
  signal gen0_cnotr5_n737 : std_logic;
  signal gen0_cnotr5_n738 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n743_o : std_logic_vector (12 downto 0);
  signal n744_o : std_logic_vector (3 downto 0);
  signal n745_o : std_logic;
  signal n746_o : std_logic_vector (15 downto 0);
  signal n747_o : std_logic_vector (16 downto 0);
  signal add2_n748 : std_logic_vector (16 downto 0);
  signal add2_n749 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n754_o : std_logic;
  signal n755_o : std_logic;
  signal n756_o : std_logic;
  signal n757_o : std_logic;
  signal n758_o : std_logic;
  signal cnotr6_n759 : std_logic;
  signal cnotr6_n760 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n765_o : std_logic;
  signal n766_o : std_logic_vector (15 downto 0);
  signal cnotr7_n767 : std_logic;
  signal cnotr7_n768 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n773_o : std_logic;
  signal alut1_n774 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n777 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n780_o : std_logic_vector (22 downto 0);
  signal n781_o : std_logic_vector (16 downto 0);
  signal n782_o : std_logic_vector (17 downto 0);
  signal n783_o : std_logic_vector (17 downto 0);
  signal n784_o : std_logic_vector (17 downto 0);
  signal n785_o : std_logic_vector (5 downto 0);
begin
  g <= n780_o;
  a_out <= add2_n749;
  c_out <= n781_o;
  x_out <= add1_n685;
  y_out <= addsub_n695;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n683; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n782_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n783_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n704; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n684; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n711; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n784_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n785_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n774; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n760; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n748; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n777; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n728; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n747_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n682_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n683 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n684 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n685 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n682_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n692_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n693 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n694 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n695 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n692_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n702_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n703 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n704 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n702_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n709_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n710 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n711 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n709_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n716_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n717_o <= w (22 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n718 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n719 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n716_o,
    i => n717_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n724_o <= y (16 downto 4);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n725_o <= y_4 (13);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n726_o <= y_4 (17 downto 14);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n727 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n728 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n725_o,
    i => n726_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n733_o <= y_4 (12 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n734_o <= y (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n735_o <= n733_o & n734_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n736_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n737 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n738 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n736_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n743_o <= x_1 (16 downto 4);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n744_o <= x_1 (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n745_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n746_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n747_o <= n745_o & n746_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n748 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n749 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n754_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n755_o <= not n754_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n756_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n757_o <= not n756_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n758_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n759 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n760 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n758_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n765_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n766_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n767 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n768 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n765_o,
    i => n766_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n773_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n774 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n777 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_4 port map (
    i => c_3,
    o => alut2_o);
  n780_o <= n744_o & addsub_n694 & cnotr7_n767;
  n781_o <= cnotr7_n768 & n773_o;
  n782_o <= gen0_cnotr5_n738 & gen0_cnotr5_n737 & n743_o;
  n783_o <= gen0_cnotr3_n719 & gen0_cnotr3_n718 & n724_o;
  n784_o <= gen0_cnotr4_n727 & n735_o;
  n785_o <= n757_o & addsub_n693 & cnotr6_n759 & cnotr2_n710 & cnotr1_n703 & n755_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_3 is
  port (
    w : in std_logic_vector (21 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (21 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_3;

architecture rtl of cordich_stage_16_3 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n572_o : std_logic_vector (17 downto 0);
  signal add1_n573 : std_logic_vector (17 downto 0);
  signal add1_n574 : std_logic_vector (17 downto 0);
  signal add1_n575 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n582_o : std_logic;
  signal addsub_n583 : std_logic;
  signal addsub_n584 : std_logic_vector (17 downto 0);
  signal addsub_n585 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n592_o : std_logic;
  signal cnotr1_n593 : std_logic;
  signal cnotr1_n594 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n599_o : std_logic;
  signal cnotr2_n600 : std_logic;
  signal cnotr2_n601 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n606_o : std_logic;
  signal n607_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n608 : std_logic;
  signal gen0_cnotr3_n609 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n614_o : std_logic_vector (13 downto 0);
  signal n615_o : std_logic;
  signal n616_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n617 : std_logic;
  signal gen0_cnotr4_n618 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n623_o : std_logic_vector (13 downto 0);
  signal n624_o : std_logic_vector (2 downto 0);
  signal n625_o : std_logic_vector (16 downto 0);
  signal n626_o : std_logic;
  signal gen0_cnotr5_n627 : std_logic;
  signal gen0_cnotr5_n628 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n633_o : std_logic_vector (13 downto 0);
  signal n634_o : std_logic_vector (2 downto 0);
  signal n635_o : std_logic;
  signal n636_o : std_logic_vector (15 downto 0);
  signal n637_o : std_logic_vector (16 downto 0);
  signal add2_n638 : std_logic_vector (16 downto 0);
  signal add2_n639 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n644_o : std_logic;
  signal n645_o : std_logic;
  signal n646_o : std_logic;
  signal n647_o : std_logic;
  signal n648_o : std_logic;
  signal cnotr6_n649 : std_logic;
  signal cnotr6_n650 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n655_o : std_logic;
  signal n656_o : std_logic_vector (15 downto 0);
  signal cnotr7_n657 : std_logic;
  signal cnotr7_n658 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n663_o : std_logic;
  signal alut1_n664 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n667 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n670_o : std_logic_vector (21 downto 0);
  signal n671_o : std_logic_vector (16 downto 0);
  signal n672_o : std_logic_vector (17 downto 0);
  signal n673_o : std_logic_vector (17 downto 0);
  signal n674_o : std_logic_vector (17 downto 0);
  signal n675_o : std_logic_vector (5 downto 0);
begin
  g <= n670_o;
  a_out <= add2_n639;
  c_out <= n671_o;
  x_out <= add1_n575;
  y_out <= addsub_n585;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n573; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n672_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n673_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n594; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n574; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n601; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n674_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n675_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n664; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n650; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n638; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n667; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n618; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n637_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n572_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n573 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n574 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n575 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n572_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n582_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n583 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n584 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n585 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n582_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n592_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n593 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n594 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n592_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n599_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n600 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n601 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n599_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n606_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n607_o <= w (21 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n608 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n609 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n606_o,
    i => n607_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n614_o <= y (16 downto 3);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n615_o <= y_4 (14);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n616_o <= y_4 (17 downto 15);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n617 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n618 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n615_o,
    i => n616_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n623_o <= y_4 (13 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n624_o <= y (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n625_o <= n623_o & n624_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n626_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n627 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n628 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n626_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n633_o <= x_1 (16 downto 3);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n634_o <= x_1 (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n635_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n636_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n637_o <= n635_o & n636_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n638 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n639 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n644_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n645_o <= not n644_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n646_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n647_o <= not n646_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n648_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n649 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n650 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n648_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n655_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n656_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n657 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n658 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n655_o,
    i => n656_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n663_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n664 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n667 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_3 port map (
    i => c_3,
    o => alut2_o);
  n670_o <= n634_o & addsub_n584 & cnotr7_n657;
  n671_o <= cnotr7_n658 & n663_o;
  n672_o <= gen0_cnotr5_n628 & gen0_cnotr5_n627 & n633_o;
  n673_o <= gen0_cnotr3_n609 & gen0_cnotr3_n608 & n614_o;
  n674_o <= gen0_cnotr4_n617 & n625_o;
  n675_o <= n647_o & addsub_n583 & cnotr6_n649 & cnotr2_n600 & cnotr1_n593 & n645_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_2 is
  port (
    w : in std_logic_vector (20 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (20 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_2;

architecture rtl of cordich_stage_16_2 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n462_o : std_logic_vector (17 downto 0);
  signal add1_n463 : std_logic_vector (17 downto 0);
  signal add1_n464 : std_logic_vector (17 downto 0);
  signal add1_n465 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n472_o : std_logic;
  signal addsub_n473 : std_logic;
  signal addsub_n474 : std_logic_vector (17 downto 0);
  signal addsub_n475 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n482_o : std_logic;
  signal cnotr1_n483 : std_logic;
  signal cnotr1_n484 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n489_o : std_logic;
  signal cnotr2_n490 : std_logic;
  signal cnotr2_n491 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n496_o : std_logic;
  signal n497_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n498 : std_logic;
  signal gen0_cnotr3_n499 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n504_o : std_logic_vector (14 downto 0);
  signal n505_o : std_logic;
  signal n506_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n507 : std_logic;
  signal gen0_cnotr4_n508 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n513_o : std_logic_vector (14 downto 0);
  signal n514_o : std_logic_vector (1 downto 0);
  signal n515_o : std_logic_vector (16 downto 0);
  signal n516_o : std_logic;
  signal gen0_cnotr5_n517 : std_logic;
  signal gen0_cnotr5_n518 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n523_o : std_logic_vector (14 downto 0);
  signal n524_o : std_logic_vector (1 downto 0);
  signal n525_o : std_logic;
  signal n526_o : std_logic_vector (15 downto 0);
  signal n527_o : std_logic_vector (16 downto 0);
  signal add2_n528 : std_logic_vector (16 downto 0);
  signal add2_n529 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n534_o : std_logic;
  signal n535_o : std_logic;
  signal n536_o : std_logic;
  signal n537_o : std_logic;
  signal n538_o : std_logic;
  signal cnotr6_n539 : std_logic;
  signal cnotr6_n540 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n545_o : std_logic;
  signal n546_o : std_logic_vector (15 downto 0);
  signal cnotr7_n547 : std_logic;
  signal cnotr7_n548 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n553_o : std_logic;
  signal alut1_n554 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n557 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n560_o : std_logic_vector (20 downto 0);
  signal n561_o : std_logic_vector (16 downto 0);
  signal n562_o : std_logic_vector (17 downto 0);
  signal n563_o : std_logic_vector (17 downto 0);
  signal n564_o : std_logic_vector (17 downto 0);
  signal n565_o : std_logic_vector (5 downto 0);
begin
  g <= n560_o;
  a_out <= add2_n529;
  c_out <= n561_o;
  x_out <= add1_n465;
  y_out <= addsub_n475;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n463; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n562_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n563_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n484; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n464; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n491; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n564_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n565_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n554; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n540; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n528; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n557; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n508; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n527_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n462_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n463 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n464 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n465 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n462_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n472_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n473 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n474 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n475 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n472_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n482_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n483 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n484 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n482_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n489_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n490 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n491 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n489_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n496_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n497_o <= w (20 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n498 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n499 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n496_o,
    i => n497_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n504_o <= y (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n505_o <= y_4 (15);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n506_o <= y_4 (17 downto 16);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n507 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n508 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n505_o,
    i => n506_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n513_o <= y_4 (14 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n514_o <= y (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n515_o <= n513_o & n514_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n516_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n517 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n518 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n516_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n523_o <= x_1 (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n524_o <= x_1 (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n525_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n526_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n527_o <= n525_o & n526_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n528 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n529 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n534_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n535_o <= not n534_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n536_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n537_o <= not n536_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n538_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n539 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n540 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n538_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n545_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n546_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n547 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n548 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n545_o,
    i => n546_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n553_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n554 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n557 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_2 port map (
    i => c_3,
    o => alut2_o);
  n560_o <= n524_o & addsub_n474 & cnotr7_n547;
  n561_o <= cnotr7_n548 & n553_o;
  n562_o <= gen0_cnotr5_n518 & gen0_cnotr5_n517 & n523_o;
  n563_o <= gen0_cnotr3_n499 & gen0_cnotr3_n498 & n504_o;
  n564_o <= gen0_cnotr4_n507 & n515_o;
  n565_o <= n537_o & addsub_n473 & cnotr6_n539 & cnotr2_n490 & cnotr1_n483 & n535_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_1 is
  port (
    w : in std_logic_vector (19 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (19 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_1;

architecture rtl of cordich_stage_16_1 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n352_o : std_logic_vector (17 downto 0);
  signal add1_n353 : std_logic_vector (17 downto 0);
  signal add1_n354 : std_logic_vector (17 downto 0);
  signal add1_n355 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n362_o : std_logic;
  signal addsub_n363 : std_logic;
  signal addsub_n364 : std_logic_vector (17 downto 0);
  signal addsub_n365 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n372_o : std_logic;
  signal cnotr1_n373 : std_logic;
  signal cnotr1_n374 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n379_o : std_logic;
  signal cnotr2_n380 : std_logic;
  signal cnotr2_n381 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n386_o : std_logic;
  signal n387_o : std_logic;
  signal gen0_cnotr3_n388 : std_logic;
  signal gen0_cnotr3_n389 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n394_o : std_logic_vector (15 downto 0);
  signal n395_o : std_logic;
  signal n396_o : std_logic;
  signal gen0_cnotr4_n397 : std_logic;
  signal gen0_cnotr4_n398 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n403_o : std_logic_vector (15 downto 0);
  signal n404_o : std_logic;
  signal n405_o : std_logic_vector (16 downto 0);
  signal n406_o : std_logic;
  signal gen0_cnotr5_n407 : std_logic;
  signal gen0_cnotr5_n408 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n413_o : std_logic_vector (15 downto 0);
  signal n414_o : std_logic;
  signal n415_o : std_logic;
  signal n416_o : std_logic_vector (15 downto 0);
  signal n417_o : std_logic_vector (16 downto 0);
  signal add2_n418 : std_logic_vector (16 downto 0);
  signal add2_n419 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n424_o : std_logic;
  signal n425_o : std_logic;
  signal n426_o : std_logic;
  signal n427_o : std_logic;
  signal n428_o : std_logic;
  signal cnotr6_n429 : std_logic;
  signal cnotr6_n430 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n435_o : std_logic;
  signal n436_o : std_logic_vector (15 downto 0);
  signal cnotr7_n437 : std_logic;
  signal cnotr7_n438 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n443_o : std_logic;
  signal alut1_n444 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n447 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n450_o : std_logic_vector (19 downto 0);
  signal n451_o : std_logic_vector (16 downto 0);
  signal n452_o : std_logic_vector (17 downto 0);
  signal n453_o : std_logic_vector (17 downto 0);
  signal n454_o : std_logic_vector (17 downto 0);
  signal n455_o : std_logic_vector (5 downto 0);
begin
  g <= n450_o;
  a_out <= add2_n419;
  c_out <= n451_o;
  x_out <= add1_n355;
  y_out <= addsub_n365;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n353; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n452_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n453_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n374; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n354; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n381; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n454_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n455_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n444; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n430; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n418; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n447; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n398; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n417_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n352_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n353 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n354 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n355 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n352_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n362_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n363 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n364 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n365 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n362_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n372_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n373 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n374 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n372_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n379_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n380 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n381 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n379_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n386_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n387_o <= w (19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n388 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n389 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n386_o,
    i => n387_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n394_o <= y (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n395_o <= y_4 (16);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n396_o <= y_4 (17);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n397 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n398 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n395_o,
    i => n396_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n403_o <= y_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n404_o <= y (0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n405_o <= n403_o & n404_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n406_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n407 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n408 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n406_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n413_o <= x_1 (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n414_o <= x_1 (0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n415_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n416_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n417_o <= n415_o & n416_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n418 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n419 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n424_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n425_o <= not n424_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n426_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n427_o <= not n426_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n428_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n429 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n430 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n428_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n435_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n436_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n437 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n438 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n435_o,
    i => n436_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n443_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n444 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n447 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_1 port map (
    i => c_3,
    o => alut2_o);
  n450_o <= n414_o & addsub_n364 & cnotr7_n437;
  n451_o <= cnotr7_n438 & n443_o;
  n452_o <= gen0_cnotr5_n408 & gen0_cnotr5_n407 & n413_o;
  n453_o <= gen0_cnotr3_n389 & gen0_cnotr3_n388 & n394_o;
  n454_o <= gen0_cnotr4_n397 & n405_o;
  n455_o <= n427_o & addsub_n363 & cnotr6_n429 & cnotr2_n380 & cnotr1_n373 & n425_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity inith_lookup_17_15 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity inith_lookup_17_15;

architecture rtl of inith_lookup_17_15 is
  signal n322_o : std_logic;
  signal n323_o : std_logic;
  signal n324_o : std_logic;
  signal n325_o : std_logic;
  signal n326_o : std_logic;
  signal n327_o : std_logic;
  signal n328_o : std_logic;
  signal n329_o : std_logic;
  signal n330_o : std_logic;
  signal n331_o : std_logic;
  signal n332_o : std_logic;
  signal n333_o : std_logic;
  signal n334_o : std_logic;
  signal n335_o : std_logic;
  signal n336_o : std_logic;
  signal n337_o : std_logic;
  signal n338_o : std_logic;
  signal n339_o : std_logic;
  signal n340_o : std_logic;
  signal n341_o : std_logic;
  signal n342_o : std_logic;
  signal n343_o : std_logic;
  signal n344_o : std_logic;
  signal n345_o : std_logic;
  signal n346_o : std_logic_vector (16 downto 0);
begin
  o <= n346_o;
  -- vhdl_source/inith_lookup.vhdl:41:49
  n322_o <= i (16);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n323_o <= not n322_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n324_o <= i (15);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n325_o <= i (14);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n326_o <= i (13);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n327_o <= not n326_o;
  -- vhdl_source/inith_lookup.vhdl:41:49
  n328_o <= i (12);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n329_o <= not n328_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n330_o <= i (11);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n331_o <= i (10);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n332_o <= not n331_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n333_o <= i (9);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n334_o <= i (8);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n335_o <= i (7);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n336_o <= not n335_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n337_o <= i (6);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n338_o <= i (5);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n339_o <= i (4);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n340_o <= i (3);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n341_o <= i (2);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n342_o <= i (1);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n343_o <= not n342_o;
  -- vhdl_source/inith_lookup.vhdl:41:49
  n344_o <= i (0);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n345_o <= not n344_o;
  n346_o <= n323_o & n324_o & n325_o & n327_o & n329_o & n330_o & n332_o & n333_o & n334_o & n336_o & n337_o & n338_o & n339_o & n340_o & n341_o & n343_o & n345_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordich is
  signal wrap_W: std_logic_vector (424 downto 0);
  signal wrap_A: std_logic_vector (16 downto 0);
  signal wrap_C: std_logic_vector (16 downto 0);
  signal wrap_X: std_logic_vector (17 downto 0);
  signal wrap_Y: std_logic_vector (17 downto 0);
  signal wrap_G: std_logic_vector (424 downto 0);
  signal wrap_A_OUT: std_logic_vector (16 downto 0);
  signal wrap_C_OUT: std_logic_vector (16 downto 0);
  signal wrap_X_OUT: std_logic_vector (17 downto 0);
  signal wrap_Y_OUT: std_logic_vector (17 downto 0);
  signal cs : std_logic_vector (271 downto 0);
  signal as : std_logic_vector (271 downto 0);
  signal xs : std_logic_vector (287 downto 0);
  signal ys : std_logic_vector (287 downto 0);
  signal n5_o : std_logic_vector (16 downto 0);
  signal initx_n6 : std_logic_vector (16 downto 0);
  signal initx_o : std_logic_vector (16 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic_vector (16 downto 0);
  signal n11_o : std_logic_vector (16 downto 0);
  signal n12_o : std_logic_vector (16 downto 0);
  signal n13_o : std_logic_vector (17 downto 0);
  signal n14_o : std_logic_vector (17 downto 0);
  signal n15_o : std_logic_vector (19 downto 0);
  signal n16_o : std_logic_vector (16 downto 0);
  signal n17_o : std_logic_vector (16 downto 0);
  signal n18_o : std_logic_vector (17 downto 0);
  signal n19_o : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n20 : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_n21 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n22 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n23 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n24 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (17 downto 0);
  signal n35_o : std_logic_vector (20 downto 0);
  signal n36_o : std_logic_vector (16 downto 0);
  signal n37_o : std_logic_vector (16 downto 0);
  signal n38_o : std_logic_vector (17 downto 0);
  signal n39_o : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n40 : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_n41 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n42 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n43 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n44 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (17 downto 0);
  signal n55_o : std_logic_vector (21 downto 0);
  signal n56_o : std_logic_vector (16 downto 0);
  signal n57_o : std_logic_vector (16 downto 0);
  signal n58_o : std_logic_vector (17 downto 0);
  signal n59_o : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_n60 : std_logic_vector (21 downto 0);
  signal gen1_n2_stagex_n61 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n62 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n63 : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_n64 : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (21 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (17 downto 0);
  signal n75_o : std_logic_vector (22 downto 0);
  signal n76_o : std_logic_vector (16 downto 0);
  signal n77_o : std_logic_vector (16 downto 0);
  signal n78_o : std_logic_vector (17 downto 0);
  signal n79_o : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_n80 : std_logic_vector (22 downto 0);
  signal gen1_n3_stagex_n81 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n82 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n83 : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_n84 : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (17 downto 0);
  signal n95_o : std_logic_vector (22 downto 0);
  signal n96_o : std_logic_vector (16 downto 0);
  signal n97_o : std_logic_vector (16 downto 0);
  signal n98_o : std_logic_vector (17 downto 0);
  signal n99_o : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_n100 : std_logic_vector (22 downto 0);
  signal gen1_n4_stagex_n101 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n102 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n103 : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_n104 : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n4_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_y_out : std_logic_vector (17 downto 0);
  signal n115_o : std_logic_vector (23 downto 0);
  signal n116_o : std_logic_vector (16 downto 0);
  signal n117_o : std_logic_vector (16 downto 0);
  signal n118_o : std_logic_vector (17 downto 0);
  signal n119_o : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_n120 : std_logic_vector (23 downto 0);
  signal gen1_n5_stagex_n121 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n122 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n123 : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_n124 : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_g : std_logic_vector (23 downto 0);
  signal gen1_n5_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_y_out : std_logic_vector (17 downto 0);
  signal n135_o : std_logic_vector (24 downto 0);
  signal n136_o : std_logic_vector (16 downto 0);
  signal n137_o : std_logic_vector (16 downto 0);
  signal n138_o : std_logic_vector (17 downto 0);
  signal n139_o : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_n140 : std_logic_vector (24 downto 0);
  signal gen1_n6_stagex_n141 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n142 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n143 : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_n144 : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_g : std_logic_vector (24 downto 0);
  signal gen1_n6_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_y_out : std_logic_vector (17 downto 0);
  signal n155_o : std_logic_vector (25 downto 0);
  signal n156_o : std_logic_vector (16 downto 0);
  signal n157_o : std_logic_vector (16 downto 0);
  signal n158_o : std_logic_vector (17 downto 0);
  signal n159_o : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_n160 : std_logic_vector (25 downto 0);
  signal gen1_n7_stagex_n161 : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_n162 : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_n163 : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_n164 : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_g : std_logic_vector (25 downto 0);
  signal gen1_n7_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_y_out : std_logic_vector (17 downto 0);
  signal n175_o : std_logic_vector (26 downto 0);
  signal n176_o : std_logic_vector (16 downto 0);
  signal n177_o : std_logic_vector (16 downto 0);
  signal n178_o : std_logic_vector (17 downto 0);
  signal n179_o : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_n180 : std_logic_vector (26 downto 0);
  signal gen1_n8_stagex_n181 : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_n182 : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_n183 : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_n184 : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_g : std_logic_vector (26 downto 0);
  signal gen1_n8_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_y_out : std_logic_vector (17 downto 0);
  signal n195_o : std_logic_vector (27 downto 0);
  signal n196_o : std_logic_vector (16 downto 0);
  signal n197_o : std_logic_vector (16 downto 0);
  signal n198_o : std_logic_vector (17 downto 0);
  signal n199_o : std_logic_vector (17 downto 0);
  signal gen1_n9_stagex_n200 : std_logic_vector (27 downto 0);
  signal gen1_n9_stagex_n201 : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_n202 : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_n203 : std_logic_vector (17 downto 0);
  signal gen1_n9_stagex_n204 : std_logic_vector (17 downto 0);
  signal gen1_n9_stagex_g : std_logic_vector (27 downto 0);
  signal gen1_n9_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n9_stagex_y_out : std_logic_vector (17 downto 0);
  signal n215_o : std_logic_vector (28 downto 0);
  signal n216_o : std_logic_vector (16 downto 0);
  signal n217_o : std_logic_vector (16 downto 0);
  signal n218_o : std_logic_vector (17 downto 0);
  signal n219_o : std_logic_vector (17 downto 0);
  signal gen1_n10_stagex_n220 : std_logic_vector (28 downto 0);
  signal gen1_n10_stagex_n221 : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_n222 : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_n223 : std_logic_vector (17 downto 0);
  signal gen1_n10_stagex_n224 : std_logic_vector (17 downto 0);
  signal gen1_n10_stagex_g : std_logic_vector (28 downto 0);
  signal gen1_n10_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n10_stagex_y_out : std_logic_vector (17 downto 0);
  signal n235_o : std_logic_vector (29 downto 0);
  signal n236_o : std_logic_vector (16 downto 0);
  signal n237_o : std_logic_vector (16 downto 0);
  signal n238_o : std_logic_vector (17 downto 0);
  signal n239_o : std_logic_vector (17 downto 0);
  signal gen1_n11_stagex_n240 : std_logic_vector (29 downto 0);
  signal gen1_n11_stagex_n241 : std_logic_vector (16 downto 0);
  signal gen1_n11_stagex_n242 : std_logic_vector (16 downto 0);
  signal gen1_n11_stagex_n243 : std_logic_vector (17 downto 0);
  signal gen1_n11_stagex_n244 : std_logic_vector (17 downto 0);
  signal gen1_n11_stagex_g : std_logic_vector (29 downto 0);
  signal gen1_n11_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n11_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n11_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n11_stagex_y_out : std_logic_vector (17 downto 0);
  signal n255_o : std_logic_vector (30 downto 0);
  signal n256_o : std_logic_vector (16 downto 0);
  signal n257_o : std_logic_vector (16 downto 0);
  signal n258_o : std_logic_vector (17 downto 0);
  signal n259_o : std_logic_vector (17 downto 0);
  signal gen1_n12_stagex_n260 : std_logic_vector (30 downto 0);
  signal gen1_n12_stagex_n261 : std_logic_vector (16 downto 0);
  signal gen1_n12_stagex_n262 : std_logic_vector (16 downto 0);
  signal gen1_n12_stagex_n263 : std_logic_vector (17 downto 0);
  signal gen1_n12_stagex_n264 : std_logic_vector (17 downto 0);
  signal gen1_n12_stagex_g : std_logic_vector (30 downto 0);
  signal gen1_n12_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n12_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n12_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n12_stagex_y_out : std_logic_vector (17 downto 0);
  signal n275_o : std_logic_vector (31 downto 0);
  signal n276_o : std_logic_vector (16 downto 0);
  signal n277_o : std_logic_vector (16 downto 0);
  signal n278_o : std_logic_vector (17 downto 0);
  signal n279_o : std_logic_vector (17 downto 0);
  signal gen1_n13_stagex_n280 : std_logic_vector (31 downto 0);
  signal gen1_n13_stagex_n281 : std_logic_vector (16 downto 0);
  signal gen1_n13_stagex_n282 : std_logic_vector (16 downto 0);
  signal gen1_n13_stagex_n283 : std_logic_vector (17 downto 0);
  signal gen1_n13_stagex_n284 : std_logic_vector (17 downto 0);
  signal gen1_n13_stagex_g : std_logic_vector (31 downto 0);
  signal gen1_n13_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n13_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n13_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n13_stagex_y_out : std_logic_vector (17 downto 0);
  signal n295_o : std_logic_vector (31 downto 0);
  signal n296_o : std_logic_vector (16 downto 0);
  signal n297_o : std_logic_vector (16 downto 0);
  signal n298_o : std_logic_vector (17 downto 0);
  signal n299_o : std_logic_vector (17 downto 0);
  signal gen1_n14_stagex_n300 : std_logic_vector (31 downto 0);
  signal gen1_n14_stagex_n301 : std_logic_vector (16 downto 0);
  signal gen1_n14_stagex_n302 : std_logic_vector (16 downto 0);
  signal gen1_n14_stagex_n303 : std_logic_vector (17 downto 0);
  signal gen1_n14_stagex_n304 : std_logic_vector (17 downto 0);
  signal gen1_n14_stagex_g : std_logic_vector (31 downto 0);
  signal gen1_n14_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n14_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n14_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n14_stagex_y_out : std_logic_vector (17 downto 0);
  signal n316_o : std_logic_vector (424 downto 0);
  signal n317_o : std_logic_vector (271 downto 0);
  signal n318_o : std_logic_vector (271 downto 0);
  signal n319_o : std_logic_vector (287 downto 0);
  signal n320_o : std_logic_vector (287 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n316_o;
  wrap_A_OUT <= n11_o;
  wrap_C_OUT <= n12_o;
  wrap_X_OUT <= n13_o;
  wrap_Y_OUT <= n14_o;
  -- vhdl_source/cordich.vhdl:74:15
  cs <= n317_o; -- (signal)
  -- vhdl_source/cordich.vhdl:74:19
  as <= n318_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:15
  xs <= n319_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:19
  ys <= n320_o; -- (signal)
  -- vhdl_source/cordich.vhdl:95:79
  n5_o <= wrap_X (16 downto 0);
  -- vhdl_source/cordich.vhdl:96:77
  initx_n6 <= initx_o; -- (signal)
  -- vhdl_source/cordich.vhdl:94:8
  initx : entity work.inith_lookup_17_15 port map (
    i => n5_o,
    o => initx_o);
  -- vhdl_source/cordich.vhdl:97:23
  n9_o <= wrap_X (17);
  -- vhdl_source/cordich.vhdl:108:17
  n10_o <= not wrap_A;
  -- vhdl_source/cordich.vhdl:109:19
  n11_o <= as (271 downto 255);
  -- vhdl_source/cordich.vhdl:110:19
  n12_o <= cs (271 downto 255);
  -- vhdl_source/cordich.vhdl:111:19
  n13_o <= xs (287 downto 270);
  -- vhdl_source/cordich.vhdl:112:19
  n14_o <= ys (287 downto 270);
  -- vhdl_source/cordich.vhdl:117:71
  n15_o <= wrap_W (19 downto 0);
  -- vhdl_source/cordich.vhdl:118:71
  n16_o <= as (16 downto 0);
  -- vhdl_source/cordich.vhdl:118:83
  n17_o <= cs (16 downto 0);
  -- vhdl_source/cordich.vhdl:119:71
  n18_o <= xs (17 downto 0);
  -- vhdl_source/cordich.vhdl:119:83
  n19_o <= ys (17 downto 0);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n0_stagex_n20 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n0_stagex_n21 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n0_stagex_n22 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n0_stagex_n23 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n0_stagex_n24 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n0_stagex : entity work.cordich_stage_16_1 port map (
    w => n15_o,
    a => n16_o,
    c => n17_o,
    x => n18_o,
    y => n19_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n35_o <= wrap_W (40 downto 20);
  -- vhdl_source/cordich.vhdl:118:71
  n36_o <= as (33 downto 17);
  -- vhdl_source/cordich.vhdl:118:83
  n37_o <= cs (33 downto 17);
  -- vhdl_source/cordich.vhdl:119:71
  n38_o <= xs (35 downto 18);
  -- vhdl_source/cordich.vhdl:119:83
  n39_o <= ys (35 downto 18);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n1_stagex_n40 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n1_stagex_n41 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n1_stagex_n42 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n1_stagex_n43 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n1_stagex_n44 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n1_stagex : entity work.cordich_stage_16_2 port map (
    w => n35_o,
    a => n36_o,
    c => n37_o,
    x => n38_o,
    y => n39_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n55_o <= wrap_W (62 downto 41);
  -- vhdl_source/cordich.vhdl:118:71
  n56_o <= as (50 downto 34);
  -- vhdl_source/cordich.vhdl:118:83
  n57_o <= cs (50 downto 34);
  -- vhdl_source/cordich.vhdl:119:71
  n58_o <= xs (53 downto 36);
  -- vhdl_source/cordich.vhdl:119:83
  n59_o <= ys (53 downto 36);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n2_stagex_n60 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n2_stagex_n61 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n2_stagex_n62 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n2_stagex_n63 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n2_stagex_n64 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n2_stagex : entity work.cordich_stage_16_3 port map (
    w => n55_o,
    a => n56_o,
    c => n57_o,
    x => n58_o,
    y => n59_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n75_o <= wrap_W (85 downto 63);
  -- vhdl_source/cordich.vhdl:118:71
  n76_o <= as (67 downto 51);
  -- vhdl_source/cordich.vhdl:118:83
  n77_o <= cs (67 downto 51);
  -- vhdl_source/cordich.vhdl:119:71
  n78_o <= xs (71 downto 54);
  -- vhdl_source/cordich.vhdl:119:83
  n79_o <= ys (71 downto 54);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n3_stagex_n80 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n3_stagex_n81 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n3_stagex_n82 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n3_stagex_n83 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n3_stagex_n84 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n3_stagex : entity work.cordich_stage_16_4 port map (
    w => n75_o,
    a => n76_o,
    c => n77_o,
    x => n78_o,
    y => n79_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n95_o <= wrap_W (108 downto 86);
  -- vhdl_source/cordich.vhdl:118:71
  n96_o <= as (84 downto 68);
  -- vhdl_source/cordich.vhdl:118:83
  n97_o <= cs (84 downto 68);
  -- vhdl_source/cordich.vhdl:119:71
  n98_o <= xs (89 downto 72);
  -- vhdl_source/cordich.vhdl:119:83
  n99_o <= ys (89 downto 72);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n4_stagex_n100 <= gen1_n4_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n4_stagex_n101 <= gen1_n4_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n4_stagex_n102 <= gen1_n4_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n4_stagex_n103 <= gen1_n4_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n4_stagex_n104 <= gen1_n4_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n4_stagex : entity work.cordich_stage_16_4 port map (
    w => n95_o,
    a => n96_o,
    c => n97_o,
    x => n98_o,
    y => n99_o,
    g => gen1_n4_stagex_g,
    a_out => gen1_n4_stagex_a_out,
    c_out => gen1_n4_stagex_c_out,
    x_out => gen1_n4_stagex_x_out,
    y_out => gen1_n4_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n115_o <= wrap_W (132 downto 109);
  -- vhdl_source/cordich.vhdl:118:71
  n116_o <= as (101 downto 85);
  -- vhdl_source/cordich.vhdl:118:83
  n117_o <= cs (101 downto 85);
  -- vhdl_source/cordich.vhdl:119:71
  n118_o <= xs (107 downto 90);
  -- vhdl_source/cordich.vhdl:119:83
  n119_o <= ys (107 downto 90);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n5_stagex_n120 <= gen1_n5_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n5_stagex_n121 <= gen1_n5_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n5_stagex_n122 <= gen1_n5_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n5_stagex_n123 <= gen1_n5_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n5_stagex_n124 <= gen1_n5_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n5_stagex : entity work.cordich_stage_16_5 port map (
    w => n115_o,
    a => n116_o,
    c => n117_o,
    x => n118_o,
    y => n119_o,
    g => gen1_n5_stagex_g,
    a_out => gen1_n5_stagex_a_out,
    c_out => gen1_n5_stagex_c_out,
    x_out => gen1_n5_stagex_x_out,
    y_out => gen1_n5_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n135_o <= wrap_W (157 downto 133);
  -- vhdl_source/cordich.vhdl:118:71
  n136_o <= as (118 downto 102);
  -- vhdl_source/cordich.vhdl:118:83
  n137_o <= cs (118 downto 102);
  -- vhdl_source/cordich.vhdl:119:71
  n138_o <= xs (125 downto 108);
  -- vhdl_source/cordich.vhdl:119:83
  n139_o <= ys (125 downto 108);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n6_stagex_n140 <= gen1_n6_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n6_stagex_n141 <= gen1_n6_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n6_stagex_n142 <= gen1_n6_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n6_stagex_n143 <= gen1_n6_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n6_stagex_n144 <= gen1_n6_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n6_stagex : entity work.cordich_stage_16_6 port map (
    w => n135_o,
    a => n136_o,
    c => n137_o,
    x => n138_o,
    y => n139_o,
    g => gen1_n6_stagex_g,
    a_out => gen1_n6_stagex_a_out,
    c_out => gen1_n6_stagex_c_out,
    x_out => gen1_n6_stagex_x_out,
    y_out => gen1_n6_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n155_o <= wrap_W (183 downto 158);
  -- vhdl_source/cordich.vhdl:118:71
  n156_o <= as (135 downto 119);
  -- vhdl_source/cordich.vhdl:118:83
  n157_o <= cs (135 downto 119);
  -- vhdl_source/cordich.vhdl:119:71
  n158_o <= xs (143 downto 126);
  -- vhdl_source/cordich.vhdl:119:83
  n159_o <= ys (143 downto 126);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n7_stagex_n160 <= gen1_n7_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n7_stagex_n161 <= gen1_n7_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n7_stagex_n162 <= gen1_n7_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n7_stagex_n163 <= gen1_n7_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n7_stagex_n164 <= gen1_n7_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n7_stagex : entity work.cordich_stage_16_7 port map (
    w => n155_o,
    a => n156_o,
    c => n157_o,
    x => n158_o,
    y => n159_o,
    g => gen1_n7_stagex_g,
    a_out => gen1_n7_stagex_a_out,
    c_out => gen1_n7_stagex_c_out,
    x_out => gen1_n7_stagex_x_out,
    y_out => gen1_n7_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n175_o <= wrap_W (210 downto 184);
  -- vhdl_source/cordich.vhdl:118:71
  n176_o <= as (152 downto 136);
  -- vhdl_source/cordich.vhdl:118:83
  n177_o <= cs (152 downto 136);
  -- vhdl_source/cordich.vhdl:119:71
  n178_o <= xs (161 downto 144);
  -- vhdl_source/cordich.vhdl:119:83
  n179_o <= ys (161 downto 144);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n8_stagex_n180 <= gen1_n8_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n8_stagex_n181 <= gen1_n8_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n8_stagex_n182 <= gen1_n8_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n8_stagex_n183 <= gen1_n8_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n8_stagex_n184 <= gen1_n8_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n8_stagex : entity work.cordich_stage_16_8 port map (
    w => n175_o,
    a => n176_o,
    c => n177_o,
    x => n178_o,
    y => n179_o,
    g => gen1_n8_stagex_g,
    a_out => gen1_n8_stagex_a_out,
    c_out => gen1_n8_stagex_c_out,
    x_out => gen1_n8_stagex_x_out,
    y_out => gen1_n8_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n195_o <= wrap_W (238 downto 211);
  -- vhdl_source/cordich.vhdl:118:71
  n196_o <= as (169 downto 153);
  -- vhdl_source/cordich.vhdl:118:83
  n197_o <= cs (169 downto 153);
  -- vhdl_source/cordich.vhdl:119:71
  n198_o <= xs (179 downto 162);
  -- vhdl_source/cordich.vhdl:119:83
  n199_o <= ys (179 downto 162);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n9_stagex_n200 <= gen1_n9_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n9_stagex_n201 <= gen1_n9_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n9_stagex_n202 <= gen1_n9_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n9_stagex_n203 <= gen1_n9_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n9_stagex_n204 <= gen1_n9_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n9_stagex : entity work.cordich_stage_16_9 port map (
    w => n195_o,
    a => n196_o,
    c => n197_o,
    x => n198_o,
    y => n199_o,
    g => gen1_n9_stagex_g,
    a_out => gen1_n9_stagex_a_out,
    c_out => gen1_n9_stagex_c_out,
    x_out => gen1_n9_stagex_x_out,
    y_out => gen1_n9_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n215_o <= wrap_W (267 downto 239);
  -- vhdl_source/cordich.vhdl:118:71
  n216_o <= as (186 downto 170);
  -- vhdl_source/cordich.vhdl:118:83
  n217_o <= cs (186 downto 170);
  -- vhdl_source/cordich.vhdl:119:71
  n218_o <= xs (197 downto 180);
  -- vhdl_source/cordich.vhdl:119:83
  n219_o <= ys (197 downto 180);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n10_stagex_n220 <= gen1_n10_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n10_stagex_n221 <= gen1_n10_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n10_stagex_n222 <= gen1_n10_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n10_stagex_n223 <= gen1_n10_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n10_stagex_n224 <= gen1_n10_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n10_stagex : entity work.cordich_stage_16_10 port map (
    w => n215_o,
    a => n216_o,
    c => n217_o,
    x => n218_o,
    y => n219_o,
    g => gen1_n10_stagex_g,
    a_out => gen1_n10_stagex_a_out,
    c_out => gen1_n10_stagex_c_out,
    x_out => gen1_n10_stagex_x_out,
    y_out => gen1_n10_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n235_o <= wrap_W (297 downto 268);
  -- vhdl_source/cordich.vhdl:118:71
  n236_o <= as (203 downto 187);
  -- vhdl_source/cordich.vhdl:118:83
  n237_o <= cs (203 downto 187);
  -- vhdl_source/cordich.vhdl:119:71
  n238_o <= xs (215 downto 198);
  -- vhdl_source/cordich.vhdl:119:83
  n239_o <= ys (215 downto 198);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n11_stagex_n240 <= gen1_n11_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n11_stagex_n241 <= gen1_n11_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n11_stagex_n242 <= gen1_n11_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n11_stagex_n243 <= gen1_n11_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n11_stagex_n244 <= gen1_n11_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n11_stagex : entity work.cordich_stage_16_11 port map (
    w => n235_o,
    a => n236_o,
    c => n237_o,
    x => n238_o,
    y => n239_o,
    g => gen1_n11_stagex_g,
    a_out => gen1_n11_stagex_a_out,
    c_out => gen1_n11_stagex_c_out,
    x_out => gen1_n11_stagex_x_out,
    y_out => gen1_n11_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n255_o <= wrap_W (328 downto 298);
  -- vhdl_source/cordich.vhdl:118:71
  n256_o <= as (220 downto 204);
  -- vhdl_source/cordich.vhdl:118:83
  n257_o <= cs (220 downto 204);
  -- vhdl_source/cordich.vhdl:119:71
  n258_o <= xs (233 downto 216);
  -- vhdl_source/cordich.vhdl:119:83
  n259_o <= ys (233 downto 216);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n12_stagex_n260 <= gen1_n12_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n12_stagex_n261 <= gen1_n12_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n12_stagex_n262 <= gen1_n12_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n12_stagex_n263 <= gen1_n12_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n12_stagex_n264 <= gen1_n12_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n12_stagex : entity work.cordich_stage_16_12 port map (
    w => n255_o,
    a => n256_o,
    c => n257_o,
    x => n258_o,
    y => n259_o,
    g => gen1_n12_stagex_g,
    a_out => gen1_n12_stagex_a_out,
    c_out => gen1_n12_stagex_c_out,
    x_out => gen1_n12_stagex_x_out,
    y_out => gen1_n12_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n275_o <= wrap_W (360 downto 329);
  -- vhdl_source/cordich.vhdl:118:71
  n276_o <= as (237 downto 221);
  -- vhdl_source/cordich.vhdl:118:83
  n277_o <= cs (237 downto 221);
  -- vhdl_source/cordich.vhdl:119:71
  n278_o <= xs (251 downto 234);
  -- vhdl_source/cordich.vhdl:119:83
  n279_o <= ys (251 downto 234);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n13_stagex_n280 <= gen1_n13_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n13_stagex_n281 <= gen1_n13_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n13_stagex_n282 <= gen1_n13_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n13_stagex_n283 <= gen1_n13_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n13_stagex_n284 <= gen1_n13_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n13_stagex : entity work.cordich_stage_16_13 port map (
    w => n275_o,
    a => n276_o,
    c => n277_o,
    x => n278_o,
    y => n279_o,
    g => gen1_n13_stagex_g,
    a_out => gen1_n13_stagex_a_out,
    c_out => gen1_n13_stagex_c_out,
    x_out => gen1_n13_stagex_x_out,
    y_out => gen1_n13_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n295_o <= wrap_W (392 downto 361);
  -- vhdl_source/cordich.vhdl:118:71
  n296_o <= as (254 downto 238);
  -- vhdl_source/cordich.vhdl:118:83
  n297_o <= cs (254 downto 238);
  -- vhdl_source/cordich.vhdl:119:71
  n298_o <= xs (269 downto 252);
  -- vhdl_source/cordich.vhdl:119:83
  n299_o <= ys (269 downto 252);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n14_stagex_n300 <= gen1_n14_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n14_stagex_n301 <= gen1_n14_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n14_stagex_n302 <= gen1_n14_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n14_stagex_n303 <= gen1_n14_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n14_stagex_n304 <= gen1_n14_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n14_stagex : entity work.cordich_stage_16_13 port map (
    w => n295_o,
    a => n296_o,
    c => n297_o,
    x => n298_o,
    y => n299_o,
    g => gen1_n14_stagex_g,
    a_out => gen1_n14_stagex_a_out,
    c_out => gen1_n14_stagex_c_out,
    x_out => gen1_n14_stagex_x_out,
    y_out => gen1_n14_stagex_y_out);
  n316_o <= (31 downto 0 => 'Z') & gen1_n14_stagex_n300 & gen1_n13_stagex_n280 & gen1_n12_stagex_n260 & gen1_n11_stagex_n240 & gen1_n10_stagex_n220 & gen1_n9_stagex_n200 & gen1_n8_stagex_n180 & gen1_n7_stagex_n160 & gen1_n6_stagex_n140 & gen1_n5_stagex_n120 & gen1_n4_stagex_n100 & gen1_n3_stagex_n80 & gen1_n2_stagex_n60 & gen1_n1_stagex_n40 & gen1_n0_stagex_n20;
  n317_o <= gen1_n14_stagex_n302 & gen1_n13_stagex_n282 & gen1_n12_stagex_n262 & gen1_n11_stagex_n242 & gen1_n10_stagex_n222 & gen1_n9_stagex_n202 & gen1_n8_stagex_n182 & gen1_n7_stagex_n162 & gen1_n6_stagex_n142 & gen1_n5_stagex_n122 & gen1_n4_stagex_n102 & gen1_n3_stagex_n82 & gen1_n2_stagex_n62 & gen1_n1_stagex_n42 & gen1_n0_stagex_n22 & wrap_C;
  n318_o <= gen1_n14_stagex_n301 & gen1_n13_stagex_n281 & gen1_n12_stagex_n261 & gen1_n11_stagex_n241 & gen1_n10_stagex_n221 & gen1_n9_stagex_n201 & gen1_n8_stagex_n181 & gen1_n7_stagex_n161 & gen1_n6_stagex_n141 & gen1_n5_stagex_n121 & gen1_n4_stagex_n101 & gen1_n3_stagex_n81 & gen1_n2_stagex_n61 & gen1_n1_stagex_n41 & gen1_n0_stagex_n21 & n10_o;
  n319_o <= gen1_n14_stagex_n303 & gen1_n13_stagex_n283 & gen1_n12_stagex_n263 & gen1_n11_stagex_n243 & gen1_n10_stagex_n223 & gen1_n9_stagex_n203 & gen1_n8_stagex_n183 & gen1_n7_stagex_n163 & gen1_n6_stagex_n143 & gen1_n5_stagex_n123 & gen1_n4_stagex_n103 & gen1_n3_stagex_n83 & gen1_n2_stagex_n63 & gen1_n1_stagex_n43 & gen1_n0_stagex_n23 & n9_o & initx_n6;
  n320_o <= gen1_n14_stagex_n304 & gen1_n13_stagex_n284 & gen1_n12_stagex_n264 & gen1_n11_stagex_n244 & gen1_n10_stagex_n224 & gen1_n9_stagex_n204 & gen1_n8_stagex_n184 & gen1_n7_stagex_n164 & gen1_n6_stagex_n144 & gen1_n5_stagex_n124 & gen1_n4_stagex_n104 & gen1_n3_stagex_n84 & gen1_n2_stagex_n64 & gen1_n1_stagex_n44 & gen1_n0_stagex_n24 & wrap_Y;
end rtl;
