<stg><name>Stream2Mem_Batch<64u, 128u></name>


<trans_list>

<trans id="67" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="3" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="10" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="16" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %rep = alloca i32 1

]]></Node>
<StgValue><ssdm name="rep"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %numReps_3 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %numReps

]]></Node>
<StgValue><ssdm name="numReps_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:4 %out_1 = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %out_r

]]></Node>
<StgValue><ssdm name="out_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="32">
<![CDATA[
entry:5 %empty = trunc i32 %numReps_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %memOutStrm34, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %hostmem, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_23, void @empty_24, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %store_ln184 = store i32 0, i32 %rep

]]></Node>
<StgValue><ssdm name="store_ln184"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
entry:9 %br_ln187 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.cond:0 %rep_5 = load i32 %rep

]]></Node>
<StgValue><ssdm name="rep_5"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.cond:1 %icmp_ln187 = icmp_eq  i32 %rep_5, i32 %numReps_3

]]></Node>
<StgValue><ssdm name="icmp_ln187"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond:2 %br_ln187 = br i1 %icmp_ln187, void %while.body, void %while.end

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="32">
<![CDATA[
while.body:0 %trunc_ln184 = trunc i32 %rep_5

]]></Node>
<StgValue><ssdm name="trunc_ln184"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
while.body:2 %icmp_ln189 = icmp_eq  i4 %empty, i4 %trunc_ln184

]]></Node>
<StgValue><ssdm name="icmp_ln189"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="28" op_0_bw="32">
<![CDATA[
while.body:3 %trunc_ln191 = trunc i32 %rep_5

]]></Node>
<StgValue><ssdm name="trunc_ln191"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="35" op_0_bw="35" op_1_bw="28" op_2_bw="7">
<![CDATA[
while.body:4 %shl_ln = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i28.i7, i28 %trunc_ln191, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="35">
<![CDATA[
while.body:5 %zext_ln153 = zext i35 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln153"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:6 %add_ln153 = add i64 %out_1, i64 %zext_ln153

]]></Node>
<StgValue><ssdm name="add_ln153"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body:7 %trunc_ln1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln153, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0">
<![CDATA[
while.end:0 %ret_ln199 = ret

]]></Node>
<StgValue><ssdm name="ret_ln199"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body:1 %specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln187"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="61">
<![CDATA[
while.body:8 %sext_ln153 = sext i61 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln153"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:9 %hostmem_addr = getelementptr i64 %hostmem, i64 %sext_ln153

]]></Node>
<StgValue><ssdm name="hostmem_addr"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body:10 %br_ln189 = br i1 %icmp_ln189, void %if.else, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.else:0 %empty_1192 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %hostmem_addr, i32 16

]]></Node>
<StgValue><ssdm name="empty_1192"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:4 %rep_7 = add i32 %rep_5, i32 1

]]></Node>
<StgValue><ssdm name="rep_7"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else:5 %store_ln184 = store i32 %rep_7, i32 %rep

]]></Node>
<StgValue><ssdm name="store_ln184"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.then:0 %empty_1189 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %hostmem_addr, i32 256

]]></Node>
<StgValue><ssdm name="empty_1189"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:4 %rep_6 = add i32 %rep_5, i32 16

]]></Node>
<StgValue><ssdm name="rep_6"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then:5 %store_ln184 = store i32 %rep_6, i32 %rep

]]></Node>
<StgValue><ssdm name="store_ln184"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.else:1 %empty_1193 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_1193"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="61" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.else:2 %call_ln153 = call void @Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15, i64 %hostmem, i61 %trunc_ln1, i64 %memOutStrm34

]]></Node>
<StgValue><ssdm name="call_ln153"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="50" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="61" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.else:2 %call_ln153 = call void @Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15, i64 %hostmem, i61 %trunc_ln1, i64 %memOutStrm34

]]></Node>
<StgValue><ssdm name="call_ln153"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="51" st_id="6" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else:3 %empty_1194 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %hostmem_addr

]]></Node>
<StgValue><ssdm name="empty_1194"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="52" st_id="7" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else:3 %empty_1194 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %hostmem_addr

]]></Node>
<StgValue><ssdm name="empty_1194"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="53" st_id="8" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else:3 %empty_1194 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %hostmem_addr

]]></Node>
<StgValue><ssdm name="empty_1194"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="54" st_id="9" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else:3 %empty_1194 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %hostmem_addr

]]></Node>
<StgValue><ssdm name="empty_1194"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="55" st_id="10" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else:3 %empty_1194 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %hostmem_addr

]]></Node>
<StgValue><ssdm name="empty_1194"/></StgValue>
</operation>

<operation id="56" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
if.else:6 %br_ln0 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="57" st_id="10" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then:3 %empty_1191 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %hostmem_addr

]]></Node>
<StgValue><ssdm name="empty_1191"/></StgValue>
</operation>

<operation id="58" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
if.then:6 %br_ln193 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>

<operation id="59" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
if.end:0 %br_ln187 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="60" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then:1 %empty_1190 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_1190"/></StgValue>
</operation>

<operation id="61" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="61" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then:2 %call_ln153 = call void @Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1, i64 %hostmem, i61 %trunc_ln1, i64 %memOutStrm34

]]></Node>
<StgValue><ssdm name="call_ln153"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="62" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="61" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then:2 %call_ln153 = call void @Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1, i64 %hostmem, i61 %trunc_ln1, i64 %memOutStrm34

]]></Node>
<StgValue><ssdm name="call_ln153"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="63" st_id="13" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then:3 %empty_1191 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %hostmem_addr

]]></Node>
<StgValue><ssdm name="empty_1191"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="64" st_id="14" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then:3 %empty_1191 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %hostmem_addr

]]></Node>
<StgValue><ssdm name="empty_1191"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="65" st_id="15" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then:3 %empty_1191 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %hostmem_addr

]]></Node>
<StgValue><ssdm name="empty_1191"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="66" st_id="16" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then:3 %empty_1191 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %hostmem_addr

]]></Node>
<StgValue><ssdm name="empty_1191"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="87" name="memOutStrm34" dir="0" iftype="3">
<core>NULL</core><StgValue><ssdm name="memOutStrm34"/></StgValue>
</port>
<port id="88" name="hostmem" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="hostmem"/></StgValue>
</port>
<port id="89" name="out_r" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="out_r"/></StgValue>
</port>
<port id="90" name="numReps" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="numReps"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="92" from="StgValue_91" to="rep" fromId="91" toId="17">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="93" toId="18">
</dataflow>
<dataflow id="95" from="numReps" to="specinterface_ln0" fromId="90" toId="18">
</dataflow>
<dataflow id="97" from="ap_fifo_str" to="specinterface_ln0" fromId="96" toId="18">
</dataflow>
<dataflow id="99" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="18">
</dataflow>
<dataflow id="100" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="18">
</dataflow>
<dataflow id="102" from="p_str" to="specinterface_ln0" fromId="101" toId="18">
</dataflow>
<dataflow id="103" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="18">
</dataflow>
<dataflow id="104" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="18">
</dataflow>
<dataflow id="105" from="p_str" to="specinterface_ln0" fromId="101" toId="18">
</dataflow>
<dataflow id="106" from="p_str" to="specinterface_ln0" fromId="101" toId="18">
</dataflow>
<dataflow id="107" from="p_str" to="specinterface_ln0" fromId="101" toId="18">
</dataflow>
<dataflow id="109" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="18">
</dataflow>
<dataflow id="110" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="18">
</dataflow>
<dataflow id="112" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="18">
</dataflow>
<dataflow id="113" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="18">
</dataflow>
<dataflow id="114" from="p_str" to="specinterface_ln0" fromId="101" toId="18">
</dataflow>
<dataflow id="116" from="ScalarProp_str" to="specinterface_ln0" fromId="115" toId="18">
</dataflow>
<dataflow id="118" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="18">
</dataflow>
<dataflow id="119" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="18">
</dataflow>
<dataflow id="121" from="_ssdm_op_Read.ap_fifo.i32P0A" to="numReps_3" fromId="120" toId="19">
</dataflow>
<dataflow id="122" from="numReps" to="numReps_3" fromId="90" toId="19">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="93" toId="20">
</dataflow>
<dataflow id="124" from="out_r" to="specinterface_ln0" fromId="89" toId="20">
</dataflow>
<dataflow id="125" from="ap_fifo_str" to="specinterface_ln0" fromId="96" toId="20">
</dataflow>
<dataflow id="126" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="20">
</dataflow>
<dataflow id="127" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="20">
</dataflow>
<dataflow id="128" from="p_str" to="specinterface_ln0" fromId="101" toId="20">
</dataflow>
<dataflow id="129" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="20">
</dataflow>
<dataflow id="130" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="20">
</dataflow>
<dataflow id="131" from="p_str" to="specinterface_ln0" fromId="101" toId="20">
</dataflow>
<dataflow id="132" from="p_str" to="specinterface_ln0" fromId="101" toId="20">
</dataflow>
<dataflow id="133" from="p_str" to="specinterface_ln0" fromId="101" toId="20">
</dataflow>
<dataflow id="134" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="20">
</dataflow>
<dataflow id="135" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="20">
</dataflow>
<dataflow id="136" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="20">
</dataflow>
<dataflow id="137" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="20">
</dataflow>
<dataflow id="138" from="p_str" to="specinterface_ln0" fromId="101" toId="20">
</dataflow>
<dataflow id="139" from="ScalarProp_str" to="specinterface_ln0" fromId="115" toId="20">
</dataflow>
<dataflow id="140" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="20">
</dataflow>
<dataflow id="141" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="20">
</dataflow>
<dataflow id="143" from="_ssdm_op_Read.ap_fifo.i64P0A" to="out_1" fromId="142" toId="21">
</dataflow>
<dataflow id="144" from="out_r" to="out_1" fromId="89" toId="21">
</dataflow>
<dataflow id="145" from="numReps_3" to="empty" fromId="19" toId="22">
</dataflow>
<dataflow id="146" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="93" toId="23">
</dataflow>
<dataflow id="147" from="memOutStrm34" to="specinterface_ln0" fromId="87" toId="23">
</dataflow>
<dataflow id="149" from="empty_11" to="specinterface_ln0" fromId="148" toId="23">
</dataflow>
<dataflow id="150" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="23">
</dataflow>
<dataflow id="151" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="23">
</dataflow>
<dataflow id="153" from="empty_22" to="specinterface_ln0" fromId="152" toId="23">
</dataflow>
<dataflow id="154" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="23">
</dataflow>
<dataflow id="155" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="23">
</dataflow>
<dataflow id="156" from="empty_22" to="specinterface_ln0" fromId="152" toId="23">
</dataflow>
<dataflow id="157" from="empty_22" to="specinterface_ln0" fromId="152" toId="23">
</dataflow>
<dataflow id="158" from="empty_22" to="specinterface_ln0" fromId="152" toId="23">
</dataflow>
<dataflow id="159" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="23">
</dataflow>
<dataflow id="160" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="23">
</dataflow>
<dataflow id="161" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="23">
</dataflow>
<dataflow id="162" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="23">
</dataflow>
<dataflow id="163" from="empty_22" to="specinterface_ln0" fromId="152" toId="23">
</dataflow>
<dataflow id="164" from="empty_22" to="specinterface_ln0" fromId="152" toId="23">
</dataflow>
<dataflow id="165" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="23">
</dataflow>
<dataflow id="166" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="23">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="93" toId="24">
</dataflow>
<dataflow id="168" from="hostmem" to="specinterface_ln0" fromId="88" toId="24">
</dataflow>
<dataflow id="170" from="empty_21" to="specinterface_ln0" fromId="169" toId="24">
</dataflow>
<dataflow id="171" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="24">
</dataflow>
<dataflow id="172" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="24">
</dataflow>
<dataflow id="173" from="empty_22" to="specinterface_ln0" fromId="152" toId="24">
</dataflow>
<dataflow id="174" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="24">
</dataflow>
<dataflow id="176" from="StgValue_175" to="specinterface_ln0" fromId="175" toId="24">
</dataflow>
<dataflow id="178" from="empty_23" to="specinterface_ln0" fromId="177" toId="24">
</dataflow>
<dataflow id="180" from="empty_24" to="specinterface_ln0" fromId="179" toId="24">
</dataflow>
<dataflow id="181" from="empty_22" to="specinterface_ln0" fromId="152" toId="24">
</dataflow>
<dataflow id="182" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="24">
</dataflow>
<dataflow id="183" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="24">
</dataflow>
<dataflow id="184" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="24">
</dataflow>
<dataflow id="185" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="24">
</dataflow>
<dataflow id="186" from="empty_22" to="specinterface_ln0" fromId="152" toId="24">
</dataflow>
<dataflow id="187" from="empty_22" to="specinterface_ln0" fromId="152" toId="24">
</dataflow>
<dataflow id="188" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="24">
</dataflow>
<dataflow id="189" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="24">
</dataflow>
<dataflow id="190" from="StgValue_98" to="store_ln184" fromId="98" toId="25">
</dataflow>
<dataflow id="191" from="rep" to="store_ln184" fromId="17" toId="25">
</dataflow>
<dataflow id="192" from="rep" to="rep_5" fromId="17" toId="27">
</dataflow>
<dataflow id="193" from="rep_5" to="icmp_ln187" fromId="27" toId="28">
</dataflow>
<dataflow id="194" from="numReps_3" to="icmp_ln187" fromId="19" toId="28">
</dataflow>
<dataflow id="195" from="icmp_ln187" to="br_ln187" fromId="28" toId="29">
</dataflow>
<dataflow id="196" from="rep_5" to="trunc_ln184" fromId="27" toId="30">
</dataflow>
<dataflow id="197" from="empty" to="icmp_ln189" fromId="22" toId="31">
</dataflow>
<dataflow id="198" from="trunc_ln184" to="icmp_ln189" fromId="30" toId="31">
</dataflow>
<dataflow id="199" from="rep_5" to="trunc_ln191" fromId="27" toId="32">
</dataflow>
<dataflow id="201" from="_ssdm_op_BitConcatenate.i35.i28.i7" to="shl_ln" fromId="200" toId="33">
</dataflow>
<dataflow id="202" from="trunc_ln191" to="shl_ln" fromId="32" toId="33">
</dataflow>
<dataflow id="204" from="StgValue_203" to="shl_ln" fromId="203" toId="33">
</dataflow>
<dataflow id="205" from="shl_ln" to="zext_ln153" fromId="33" toId="34">
</dataflow>
<dataflow id="206" from="out_1" to="add_ln153" fromId="21" toId="35">
</dataflow>
<dataflow id="207" from="zext_ln153" to="add_ln153" fromId="34" toId="35">
</dataflow>
<dataflow id="209" from="_ssdm_op_PartSelect.i61.i64.i32.i32" to="trunc_ln1" fromId="208" toId="36">
</dataflow>
<dataflow id="210" from="add_ln153" to="trunc_ln1" fromId="35" toId="36">
</dataflow>
<dataflow id="212" from="StgValue_211" to="trunc_ln1" fromId="211" toId="36">
</dataflow>
<dataflow id="214" from="StgValue_213" to="trunc_ln1" fromId="213" toId="36">
</dataflow>
<dataflow id="216" from="_ssdm_op_SpecLoopName" to="specloopname_ln187" fromId="215" toId="38">
</dataflow>
<dataflow id="218" from="empty_2" to="specloopname_ln187" fromId="217" toId="38">
</dataflow>
<dataflow id="219" from="trunc_ln1" to="sext_ln153" fromId="36" toId="39">
</dataflow>
<dataflow id="220" from="hostmem" to="hostmem_addr" fromId="88" toId="40">
</dataflow>
<dataflow id="221" from="sext_ln153" to="hostmem_addr" fromId="39" toId="40">
</dataflow>
<dataflow id="222" from="icmp_ln189" to="br_ln189" fromId="31" toId="41">
</dataflow>
<dataflow id="224" from="_ssdm_op_WriteReq.m_axi.p1i64" to="empty_1192" fromId="223" toId="42">
</dataflow>
<dataflow id="225" from="hostmem_addr" to="empty_1192" fromId="40" toId="42">
</dataflow>
<dataflow id="226" from="StgValue_111" to="empty_1192" fromId="111" toId="42">
</dataflow>
<dataflow id="227" from="rep_5" to="rep_7" fromId="27" toId="43">
</dataflow>
<dataflow id="228" from="StgValue_91" to="rep_7" fromId="91" toId="43">
</dataflow>
<dataflow id="229" from="rep_7" to="store_ln184" fromId="43" toId="44">
</dataflow>
<dataflow id="230" from="rep" to="store_ln184" fromId="17" toId="44">
</dataflow>
<dataflow id="231" from="_ssdm_op_WriteReq.m_axi.p1i64" to="empty_1189" fromId="223" toId="45">
</dataflow>
<dataflow id="232" from="hostmem_addr" to="empty_1189" fromId="40" toId="45">
</dataflow>
<dataflow id="234" from="StgValue_233" to="empty_1189" fromId="233" toId="45">
</dataflow>
<dataflow id="235" from="rep_5" to="rep_6" fromId="27" toId="46">
</dataflow>
<dataflow id="236" from="StgValue_111" to="rep_6" fromId="111" toId="46">
</dataflow>
<dataflow id="237" from="rep_6" to="store_ln184" fromId="46" toId="47">
</dataflow>
<dataflow id="238" from="rep" to="store_ln184" fromId="17" toId="47">
</dataflow>
<dataflow id="240" from="_ssdm_op_Wait" to="empty_1193" fromId="239" toId="48">
</dataflow>
<dataflow id="242" from="Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15" to="call_ln153" fromId="241" toId="49">
</dataflow>
<dataflow id="243" from="hostmem" to="call_ln153" fromId="88" toId="49">
</dataflow>
<dataflow id="244" from="trunc_ln1" to="call_ln153" fromId="36" toId="49">
</dataflow>
<dataflow id="245" from="memOutStrm34" to="call_ln153" fromId="87" toId="49">
</dataflow>
<dataflow id="246" from="Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15" to="call_ln153" fromId="241" toId="50">
</dataflow>
<dataflow id="247" from="hostmem" to="call_ln153" fromId="88" toId="50">
</dataflow>
<dataflow id="248" from="trunc_ln1" to="call_ln153" fromId="36" toId="50">
</dataflow>
<dataflow id="249" from="memOutStrm34" to="call_ln153" fromId="87" toId="50">
</dataflow>
<dataflow id="251" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_1194" fromId="250" toId="51">
</dataflow>
<dataflow id="252" from="hostmem_addr" to="empty_1194" fromId="40" toId="51">
</dataflow>
<dataflow id="253" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_1194" fromId="250" toId="52">
</dataflow>
<dataflow id="254" from="hostmem_addr" to="empty_1194" fromId="40" toId="52">
</dataflow>
<dataflow id="255" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_1194" fromId="250" toId="53">
</dataflow>
<dataflow id="256" from="hostmem_addr" to="empty_1194" fromId="40" toId="53">
</dataflow>
<dataflow id="257" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_1194" fromId="250" toId="54">
</dataflow>
<dataflow id="258" from="hostmem_addr" to="empty_1194" fromId="40" toId="54">
</dataflow>
<dataflow id="259" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_1194" fromId="250" toId="55">
</dataflow>
<dataflow id="260" from="hostmem_addr" to="empty_1194" fromId="40" toId="55">
</dataflow>
<dataflow id="261" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_1191" fromId="250" toId="57">
</dataflow>
<dataflow id="262" from="hostmem_addr" to="empty_1191" fromId="40" toId="57">
</dataflow>
<dataflow id="263" from="_ssdm_op_Wait" to="empty_1190" fromId="239" toId="60">
</dataflow>
<dataflow id="265" from="Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1" to="call_ln153" fromId="264" toId="61">
</dataflow>
<dataflow id="266" from="hostmem" to="call_ln153" fromId="88" toId="61">
</dataflow>
<dataflow id="267" from="trunc_ln1" to="call_ln153" fromId="36" toId="61">
</dataflow>
<dataflow id="268" from="memOutStrm34" to="call_ln153" fromId="87" toId="61">
</dataflow>
<dataflow id="269" from="Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1" to="call_ln153" fromId="264" toId="62">
</dataflow>
<dataflow id="270" from="hostmem" to="call_ln153" fromId="88" toId="62">
</dataflow>
<dataflow id="271" from="trunc_ln1" to="call_ln153" fromId="36" toId="62">
</dataflow>
<dataflow id="272" from="memOutStrm34" to="call_ln153" fromId="87" toId="62">
</dataflow>
<dataflow id="273" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_1191" fromId="250" toId="63">
</dataflow>
<dataflow id="274" from="hostmem_addr" to="empty_1191" fromId="40" toId="63">
</dataflow>
<dataflow id="275" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_1191" fromId="250" toId="64">
</dataflow>
<dataflow id="276" from="hostmem_addr" to="empty_1191" fromId="40" toId="64">
</dataflow>
<dataflow id="277" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_1191" fromId="250" toId="65">
</dataflow>
<dataflow id="278" from="hostmem_addr" to="empty_1191" fromId="40" toId="65">
</dataflow>
<dataflow id="279" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_1191" fromId="250" toId="66">
</dataflow>
<dataflow id="280" from="hostmem_addr" to="empty_1191" fromId="40" toId="66">
</dataflow>
<dataflow id="281" from="icmp_ln187" to="StgValue_2" fromId="28" toId="2">
</dataflow>
<dataflow id="282" from="icmp_ln189" to="StgValue_3" fromId="31" toId="3">
</dataflow>
<dataflow id="283" from="icmp_ln189" to="StgValue_10" fromId="31" toId="10">
</dataflow>
</dataflows>


</stg>
