m255
K3
13
cModel Technology
Z0 dC:\Users\rlindsberg\Documents\Github\1331IL-VHDL-Design\labb1\1.3\simulation\modelsim
Efull_adder
Z1 w1536089196
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dC:\Users\rlindsberg\Documents\Github\1331IL-VHDL-Design\labb1\1.3\simulation\modelsim
Z5 8C:/Users/rlindsberg/Documents/Github/1331IL-VHDL-Design/labb1/1.3/full_adder.vhd
Z6 FC:/Users/rlindsberg/Documents/Github/1331IL-VHDL-Design/labb1/1.3/full_adder.vhd
l0
L5
VG5>Zh=EcieW>^6@T3Q?`71
Z7 OV;C;10.1d;51
31
Z8 !s108 1536089592.932000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/rlindsberg/Documents/Github/1331IL-VHDL-Design/labb1/1.3/full_adder.vhd|
Z10 !s107 C:/Users/rlindsberg/Documents/Github/1331IL-VHDL-Design/labb1/1.3/full_adder.vhd|
Z11 o-93 -work work -O0
Z12 tExplicit 1
!s100 ZC@FU<z4bQRgb`0]QzQc:3
!i10b 1
Abehavioural
R2
R3
DEx4 work 10 full_adder 0 22 G5>Zh=EcieW>^6@T3Q?`71
l17
L15
V1OV6@W?lBX1?VT2bRQV:R2
R7
31
R8
R9
R10
R11
R12
!s100 LY0UHXjIe;@OCUYW3l3UL2
!i10b 1
Estructural_b4_carry_lookahead_adder
Z13 w1536088621
R2
R3
R4
Z14 8C:/Users/rlindsberg/Documents/Github/1331IL-VHDL-Design/labb1/1.3/structural_b4_carry_lookahead_adder.vhd
Z15 FC:/Users/rlindsberg/Documents/Github/1331IL-VHDL-Design/labb1/1.3/structural_b4_carry_lookahead_adder.vhd
l0
L5
VB`n[@:`gM]dZ[13BiT7N=2
R7
31
Z16 !s108 1536089592.838000
Z17 !s90 -reportprogress|300|-93|-work|work|C:/Users/rlindsberg/Documents/Github/1331IL-VHDL-Design/labb1/1.3/structural_b4_carry_lookahead_adder.vhd|
Z18 !s107 C:/Users/rlindsberg/Documents/Github/1331IL-VHDL-Design/labb1/1.3/structural_b4_carry_lookahead_adder.vhd|
R11
R12
!s100 j`@be1enf_CQ92ME1bDUE0
!i10b 1
Abehavioural
R2
R3
DEx4 work 35 structural_b4_carry_lookahead_adder 0 22 B`n[@:`gM]dZ[13BiT7N=2
l32
L14
Vcl3]AB@55NEUb7<Je`H1z2
R7
31
R16
R17
R18
R11
R12
!s100 J`_YV3W<^CCIUG9lb9V4j2
!i10b 1
Etb_structural_b4_carry_lookahead_adder
Z19 w1536089574
Z20 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
R2
R3
R4
Z21 8C:/Users/rlindsberg/Documents/Github/1331IL-VHDL-Design/labb1/1.3/tb_structural_b4_carry_lookahead_adder.vhd
Z22 FC:/Users/rlindsberg/Documents/Github/1331IL-VHDL-Design/labb1/1.3/tb_structural_b4_carry_lookahead_adder.vhd
l0
L6
VXf^LjkGa5Sg;BglibhCOh3
!s100 [GDY6LODR@;;g8b<<<<1?0
R7
31
!i10b 1
Z23 !s108 1536089593.026000
Z24 !s90 -reportprogress|300|-93|-work|work|C:/Users/rlindsberg/Documents/Github/1331IL-VHDL-Design/labb1/1.3/tb_structural_b4_carry_lookahead_adder.vhd|
Z25 !s107 C:/Users/rlindsberg/Documents/Github/1331IL-VHDL-Design/labb1/1.3/tb_structural_b4_carry_lookahead_adder.vhd|
R11
R12
Abehavioural
R20
R2
R3
Z26 DEx4 work 38 tb_structural_b4_carry_lookahead_adder 0 22 Xf^LjkGa5Sg;BglibhCOh3
l28
L9
Z27 V=IK6G^h`?7Tm]RK`<N]5U3
Z28 !s100 BZigT]2FA^^;DY@[8@X862
R7
31
!i10b 1
R23
R24
R25
R11
R12
