var __xr_tmp = [
"#<a class=\"id\" href=\"#ifndef\">ifndef</a> <a class=\"id\" href=\"#_ASM_X86_PERF_EVENT_H\">_ASM_X86_PERF_EVENT_H</a>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#_ASM_X86_PERF_EVENT_H\">_ASM_X86_PERF_EVENT_H</a>", 
"", 
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> * Performance event hw details:</span>", 
"<span class=\"comment\"> */</span>", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_PMC_MAX_GENERIC\">X86_PMC_MAX_GENERIC</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>       32", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_PMC_MAX_FIXED\">X86_PMC_MAX_FIXED</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>3", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_PMC_IDX_GENERIC\">X86_PMC_IDX_GENERIC</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>        0", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_PMC_IDX_FIXED\">X86_PMC_IDX_FIXED</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>       32", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_PMC_IDX_MAX\">X86_PMC_IDX_MAX</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>       64", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_ARCH_PERFMON_PERFCTR0\">MSR_ARCH_PERFMON_PERFCTR0</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>      0xc1", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_ARCH_PERFMON_PERFCTR1\">MSR_ARCH_PERFMON_PERFCTR1</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>      0xc2", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_ARCH_PERFMON_EVENTSEL0\">MSR_ARCH_PERFMON_EVENTSEL0</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>     0x186", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_ARCH_PERFMON_EVENTSEL1\">MSR_ARCH_PERFMON_EVENTSEL1</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>     0x187", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#ARCH_PERFMON_EVENTSEL_EVENT\">ARCH_PERFMON_EVENTSEL_EVENT</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x000000FFULL", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#ARCH_PERFMON_EVENTSEL_UMASK\">ARCH_PERFMON_EVENTSEL_UMASK</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x0000FF00ULL", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#ARCH_PERFMON_EVENTSEL_USR\">ARCH_PERFMON_EVENTSEL_USR</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>(1ULL << 16)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#ARCH_PERFMON_EVENTSEL_OS\">ARCH_PERFMON_EVENTSEL_OS</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>(1ULL << 17)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#ARCH_PERFMON_EVENTSEL_EDGE\">ARCH_PERFMON_EVENTSEL_EDGE</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>(1ULL << 18)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#ARCH_PERFMON_EVENTSEL_INT\">ARCH_PERFMON_EVENTSEL_INT</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>(1ULL << 20)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#ARCH_PERFMON_EVENTSEL_ANY\">ARCH_PERFMON_EVENTSEL_ANY</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>(1ULL << 21)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#ARCH_PERFMON_EVENTSEL_ENABLE\">ARCH_PERFMON_EVENTSEL_ENABLE</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>(1ULL << 22)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#ARCH_PERFMON_EVENTSEL_INV\">ARCH_PERFMON_EVENTSEL_INV</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>(1ULL << 23)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#ARCH_PERFMON_EVENTSEL_CMASK\">ARCH_PERFMON_EVENTSEL_CMASK</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0xFF000000ULL", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#AMD64_EVENTSEL_EVENT\">AMD64_EVENTSEL_EVENT</a><span class=\"ts\"/>\\", 
"<span class=\"ts\"/>(<a class=\"id\" href=\"#ARCH_PERFMON_EVENTSEL_EVENT\">ARCH_PERFMON_EVENTSEL_EVENT</a> | (0x0FULL << 32))", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#INTEL_ARCH_EVENT_MASK\">INTEL_ARCH_EVENT_MASK</a><span class=\"ts\"/>\\", 
"<span class=\"ts\"/>(<a class=\"id\" href=\"#ARCH_PERFMON_EVENTSEL_UMASK\">ARCH_PERFMON_EVENTSEL_UMASK</a> | <a class=\"id\" href=\"#ARCH_PERFMON_EVENTSEL_EVENT\">ARCH_PERFMON_EVENTSEL_EVENT</a>)", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_RAW_EVENT_MASK\">X86_RAW_EVENT_MASK</a><span class=\"ts\"/><span class=\"ts\"/>\\", 
"<span class=\"ts\"/>(<a class=\"id\" href=\"#ARCH_PERFMON_EVENTSEL_EVENT\">ARCH_PERFMON_EVENTSEL_EVENT</a> |<span class=\"ts\"/>\\", 
"<span class=\"ts\"/> <a class=\"id\" href=\"#ARCH_PERFMON_EVENTSEL_UMASK\">ARCH_PERFMON_EVENTSEL_UMASK</a> |<span class=\"ts\"/>\\", 
"<span class=\"ts\"/> <a class=\"id\" href=\"#ARCH_PERFMON_EVENTSEL_EDGE\">ARCH_PERFMON_EVENTSEL_EDGE</a>  |<span class=\"ts\"/>\\", 
"<span class=\"ts\"/> <a class=\"id\" href=\"#ARCH_PERFMON_EVENTSEL_INV\">ARCH_PERFMON_EVENTSEL_INV</a>   |<span class=\"ts\"/>\\", 
"<span class=\"ts\"/> <a class=\"id\" href=\"#ARCH_PERFMON_EVENTSEL_CMASK\">ARCH_PERFMON_EVENTSEL_CMASK</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#AMD64_RAW_EVENT_MASK\">AMD64_RAW_EVENT_MASK</a><span class=\"ts\"/><span class=\"ts\"/>\\", 
"<span class=\"ts\"/>(<a class=\"id\" href=\"#X86_RAW_EVENT_MASK\">X86_RAW_EVENT_MASK</a>          |  \\", 
"<span class=\"ts\"/> <a class=\"id\" href=\"#AMD64_EVENTSEL_EVENT\">AMD64_EVENTSEL_EVENT</a>)", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#ARCH_PERFMON_UNHALTED_CORE_CYCLES_SEL\">ARCH_PERFMON_UNHALTED_CORE_CYCLES_SEL</a><span class=\"ts\"/><span class=\"ts\"/>      0x3c", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#ARCH_PERFMON_UNHALTED_CORE_CYCLES_UMASK\">ARCH_PERFMON_UNHALTED_CORE_CYCLES_UMASK</a><span class=\"ts\"/><span class=\"ts\"/>(0x00 << 8)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#ARCH_PERFMON_UNHALTED_CORE_CYCLES_INDEX\">ARCH_PERFMON_UNHALTED_CORE_CYCLES_INDEX</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/> 0", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#ARCH_PERFMON_UNHALTED_CORE_CYCLES_PRESENT\">ARCH_PERFMON_UNHALTED_CORE_CYCLES_PRESENT</a> \\", 
"<span class=\"ts\"/><span class=\"ts\"/>(1 << (<a class=\"id\" href=\"#ARCH_PERFMON_UNHALTED_CORE_CYCLES_INDEX\">ARCH_PERFMON_UNHALTED_CORE_CYCLES_INDEX</a>))", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#ARCH_PERFMON_BRANCH_MISSES_RETIRED\">ARCH_PERFMON_BRANCH_MISSES_RETIRED</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/> 6", 
"", 
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> * Intel \"Architectural Performance Monitoring\" CPUID</span>", 
"<span class=\"comment\"> * detection/enumeration details:</span>", 
"<span class=\"comment\"> */</span>", 
"union <a class=\"id\" href=\"#cpuid10_eax\">cpuid10_eax</a> {", 
"<span class=\"ts\"/>struct {", 
"<span class=\"ts\"/><span class=\"ts\"/>unsigned int <a class=\"id\" href=\"#version_id\">version_id</a>:8;", 
"<span class=\"ts\"/><span class=\"ts\"/>unsigned int <a class=\"id\" href=\"#num_counters\">num_counters</a>:8;", 
"<span class=\"ts\"/><span class=\"ts\"/>unsigned int <a class=\"id\" href=\"#bit_width\">bit_width</a>:8;", 
"<span class=\"ts\"/><span class=\"ts\"/>unsigned int <a class=\"id\" href=\"#mask_length\">mask_length</a>:8;", 
"<span class=\"ts\"/>} <a class=\"id\" href=\"#split\">split</a>;", 
"<span class=\"ts\"/>unsigned int <a class=\"id\" href=\"#full\">full</a>;", 
"};", 
"", 
"union <a class=\"id\" href=\"#cpuid10_edx\">cpuid10_edx</a> {", 
"<span class=\"ts\"/>struct {", 
"<span class=\"ts\"/><span class=\"ts\"/>unsigned int <a class=\"id\" href=\"#num_counters_fixed\">num_counters_fixed</a>:5;", 
"<span class=\"ts\"/><span class=\"ts\"/>unsigned int <a class=\"id\" href=\"#bit_width_fixed\">bit_width_fixed</a>:8;", 
"<span class=\"ts\"/><span class=\"ts\"/>unsigned int <a class=\"id\" href=\"#reserved\">reserved</a>:19;", 
"<span class=\"ts\"/>} <a class=\"id\" href=\"#split\">split</a>;", 
"<span class=\"ts\"/>unsigned int <a class=\"id\" href=\"#full\">full</a>;", 
"};", 
"", 
"", 
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> * Fixed-purpose performance events:</span>", 
"<span class=\"comment\"> */</span>", 
"", 
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> * All 3 fixed-mode PMCs are configured via this single MSR:</span>", 
"<span class=\"comment\"> */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_ARCH_PERFMON_FIXED_CTR_CTRL\">MSR_ARCH_PERFMON_FIXED_CTR_CTRL</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x38d", 
"", 
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> * The counts are available in three separate MSRs:</span>", 
"<span class=\"comment\"> */</span>", 
"", 
"<span class=\"comment\">/* Instr_Retired.Any: */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_ARCH_PERFMON_FIXED_CTR0\">MSR_ARCH_PERFMON_FIXED_CTR0</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x309", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_PMC_IDX_FIXED_INSTRUCTIONS\">X86_PMC_IDX_FIXED_INSTRUCTIONS</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>(<a class=\"id\" href=\"#X86_PMC_IDX_FIXED\">X86_PMC_IDX_FIXED</a> + 0)", 
"", 
"<span class=\"comment\">/* CPU_CLK_Unhalted.Core: */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_ARCH_PERFMON_FIXED_CTR1\">MSR_ARCH_PERFMON_FIXED_CTR1</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x30a", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_PMC_IDX_FIXED_CPU_CYCLES\">X86_PMC_IDX_FIXED_CPU_CYCLES</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>(<a class=\"id\" href=\"#X86_PMC_IDX_FIXED\">X86_PMC_IDX_FIXED</a> + 1)", 
"", 
"<span class=\"comment\">/* CPU_CLK_Unhalted.Ref: */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_ARCH_PERFMON_FIXED_CTR2\">MSR_ARCH_PERFMON_FIXED_CTR2</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x30b", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_PMC_IDX_FIXED_BUS_CYCLES\">X86_PMC_IDX_FIXED_BUS_CYCLES</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>(<a class=\"id\" href=\"#X86_PMC_IDX_FIXED\">X86_PMC_IDX_FIXED</a> + 2)", 
"", 
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> * We model BTS tracing as another fixed-mode PMC.</span>", 
"<span class=\"comment\"> *</span>", 
"<span class=\"comment\"> * We choose a value in the middle of the fixed event range, since lower</span>", 
"<span class=\"comment\"> * values are used by actual fixed events and higher values are used</span>", 
"<span class=\"comment\"> * to indicate other overflow conditions in the PERF_GLOBAL_STATUS msr.</span>", 
"<span class=\"comment\"> */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#X86_PMC_IDX_FIXED_BTS\">X86_PMC_IDX_FIXED_BTS</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>(<a class=\"id\" href=\"#X86_PMC_IDX_FIXED\">X86_PMC_IDX_FIXED</a> + 16)", 
"", 
"<span class=\"comment\">/* IbsFetchCtl bits/masks */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#IBS_FETCH_RAND_EN\">IBS_FETCH_RAND_EN</a><span class=\"ts\"/><span class=\"ts\"/>(1ULL<<57)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#IBS_FETCH_VAL\">IBS_FETCH_VAL</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>(1ULL<<49)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#IBS_FETCH_ENABLE\">IBS_FETCH_ENABLE</a><span class=\"ts\"/><span class=\"ts\"/>(1ULL<<48)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#IBS_FETCH_CNT\">IBS_FETCH_CNT</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0xFFFF0000ULL", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#IBS_FETCH_MAX_CNT\">IBS_FETCH_MAX_CNT</a><span class=\"ts\"/><span class=\"ts\"/>0x0000FFFFULL", 
"", 
"<span class=\"comment\">/* IbsOpCtl bits */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#IBS_OP_CNT_CTL\">IBS_OP_CNT_CTL</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>(1ULL<<19)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#IBS_OP_VAL\">IBS_OP_VAL</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>(1ULL<<18)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#IBS_OP_ENABLE\">IBS_OP_ENABLE</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>(1ULL<<17)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#IBS_OP_MAX_CNT\">IBS_OP_MAX_CNT</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x0000FFFFULL", 
"", 
"#<a class=\"id\" href=\"#ifdef\">ifdef</a> <a class=\"id\" href=\"#CONFIG_PERF_EVENTS\">CONFIG_PERF_EVENTS</a>", 
"extern void <a class=\"id\" href=\"#init_hw_perf_events\">init_hw_perf_events</a>(void);", 
"extern void <a class=\"id\" href=\"#perf_events_lapic_init\">perf_events_lapic_init</a>(void);", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PERF_EVENT_INDEX_OFFSET\">PERF_EVENT_INDEX_OFFSET</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0", 
"", 
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> * Abuse bit 3 of the cpu eflags register to indicate proper PEBS IP fixups.</span>", 
"<span class=\"comment\"> * This flag is otherwise unused and ABI specified to be 0, so nobody should</span>", 
"<span class=\"comment\"> * care what we do with it.</span>", 
"<span class=\"comment\"> */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PERF_EFLAGS_EXACT\">PERF_EFLAGS_EXACT</a><span class=\"ts\"/>(1UL << 3)", 
"", 
"struct <a class=\"id\" href=\"#pt_regs\">pt_regs</a>;", 
"extern unsigned long <a class=\"id\" href=\"#perf_instruction_pointer\">perf_instruction_pointer</a>(struct <a class=\"id\" href=\"#pt_regs\">pt_regs</a> *<a class=\"id\" href=\"#regs\">regs</a>);", 
"extern unsigned long <a class=\"id\" href=\"#perf_misc_flags\">perf_misc_flags</a>(struct <a class=\"id\" href=\"#pt_regs\">pt_regs</a> *<a class=\"id\" href=\"#regs\">regs</a>);", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#perf_misc_flags\">perf_misc_flags</a>(<a class=\"id\" href=\"#regs\">regs</a>)<span class=\"ts\"/><a class=\"id\" href=\"#perf_misc_flags\">perf_misc_flags</a>(<a class=\"id\" href=\"#regs\">regs</a>)", 
"", 
"#<a class=\"id\" href=\"#include\">include</a> &lt;<a class=\"id\" href=\"#asm\">asm</a>/<a class=\"id\" href=\"#stacktrace\">stacktrace</a>.<a class=\"id\" href=\"#h\">h</a>&gt;", 
"", 
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> * We abuse bit 3 from flags to pass exact information, see perf_misc_flags</span>", 
"<span class=\"comment\"> * and the comment with PERF_EFLAGS_EXACT.</span>", 
"<span class=\"comment\"> */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#perf_arch_fetch_caller_regs\">perf_arch_fetch_caller_regs</a>(<a class=\"id\" href=\"#regs\">regs</a>, <a class=\"id\" href=\"#__ip\">__ip</a>)<span class=\"ts\"/><span class=\"ts\"/>{<span class=\"ts\"/>\\", 
"<span class=\"ts\"/>(<a class=\"id\" href=\"#regs\">regs</a>)-><a class=\"id\" href=\"#ip\">ip</a> = (<a class=\"id\" href=\"#__ip\">__ip</a>);<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>\\", 
"<span class=\"ts\"/>(<a class=\"id\" href=\"#regs\">regs</a>)-><a class=\"id\" href=\"#bp\">bp</a> = <a class=\"id\" href=\"#caller_frame_pointer\">caller_frame_pointer</a>();<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>\\", 
"<span class=\"ts\"/>(<a class=\"id\" href=\"#regs\">regs</a>)-><a class=\"id\" href=\"#cs\">cs</a> = <a class=\"id\" href=\"#__KERNEL_CS\">__KERNEL_CS</a>;<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>\\", 
"<span class=\"ts\"/><a class=\"id\" href=\"#regs\">regs</a>-><a class=\"id\" href=\"#flags\">flags</a> = 0;<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>\\", 
"}", 
"", 
"#else", 
"static <a class=\"id\" href=\"#inline\">inline</a> void <a class=\"id\" href=\"#init_hw_perf_events\">init_hw_perf_events</a>(void)<span class=\"ts\"/><span class=\"ts\"/>{ }", 
"static <a class=\"id\" href=\"#inline\">inline</a> void <a class=\"id\" href=\"#perf_events_lapic_init\">perf_events_lapic_init</a>(void)<span class=\"ts\"/>{ }", 
"#<a class=\"id\" href=\"#endif\">endif</a>", 
"", 
"#<a class=\"id\" href=\"#endif\">endif</a> <span class=\"comment\">/* _ASM_X86_PERF_EVENT_H */</span>", 
];
xr_frag_insert('l/8b/80d06d5985aea961084ab91132e3ca57afd145.xr', __xr_tmp);
