
COTS.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002498  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000001e  00800060  00002498  0000252c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000009  0080007e  0080007e  0000254a  2**0
                  ALLOC
  3 .stab         00002244  00000000  00000000  0000254c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000124d  00000000  00000000  00004790  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000160  00000000  00000000  000059dd  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 0000018f  00000000  00000000  00005b3d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002045  00000000  00000000  00005ccc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001101  00000000  00000000  00007d11  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000f82  00000000  00000000  00008e12  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000180  00000000  00000000  00009d94  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002c2  00000000  00000000  00009f14  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000088e  00000000  00000000  0000a1d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000aa64  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e8 e9       	ldi	r30, 0x98	; 152
      68:	f4 e2       	ldi	r31, 0x24	; 36
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ae 37       	cpi	r26, 0x7E	; 126
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	ae e7       	ldi	r26, 0x7E	; 126
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a7 38       	cpi	r26, 0x87	; 135
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 d4 0d 	call	0x1ba8	; 0x1ba8 <main>
      8a:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 81 0f 	jmp	0x1f02	; 0x1f02 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a5 e7       	ldi	r26, 0x75	; 117
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 9d 0f 	jmp	0x1f3a	; 0x1f3a <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 8d 0f 	jmp	0x1f1a	; 0x1f1a <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 a9 0f 	jmp	0x1f52	; 0x1f52 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 8d 0f 	jmp	0x1f1a	; 0x1f1a <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 a9 0f 	jmp	0x1f52	; 0x1f52 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 81 0f 	jmp	0x1f02	; 0x1f02 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	85 e7       	ldi	r24, 0x75	; 117
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 9d 0f 	jmp	0x1f3a	; 0x1f3a <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 89 0f 	jmp	0x1f12	; 0x1f12 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	65 e7       	ldi	r22, 0x75	; 117
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 a5 0f 	jmp	0x1f4a	; 0x1f4a <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 8d 0f 	jmp	0x1f1a	; 0x1f1a <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 a9 0f 	jmp	0x1f52	; 0x1f52 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 8d 0f 	jmp	0x1f1a	; 0x1f1a <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 a9 0f 	jmp	0x1f52	; 0x1f52 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 8d 0f 	jmp	0x1f1a	; 0x1f1a <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 a9 0f 	jmp	0x1f52	; 0x1f52 <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 91 0f 	jmp	0x1f22	; 0x1f22 <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 ad 0f 	jmp	0x1f5a	; 0x1f5a <__epilogue_restores__+0x20>

00000952 <__pack_f>:
     952:	df 92       	push	r13
     954:	ef 92       	push	r14
     956:	ff 92       	push	r15
     958:	0f 93       	push	r16
     95a:	1f 93       	push	r17
     95c:	fc 01       	movw	r30, r24
     95e:	e4 80       	ldd	r14, Z+4	; 0x04
     960:	f5 80       	ldd	r15, Z+5	; 0x05
     962:	06 81       	ldd	r16, Z+6	; 0x06
     964:	17 81       	ldd	r17, Z+7	; 0x07
     966:	d1 80       	ldd	r13, Z+1	; 0x01
     968:	80 81       	ld	r24, Z
     96a:	82 30       	cpi	r24, 0x02	; 2
     96c:	48 f4       	brcc	.+18     	; 0x980 <__pack_f+0x2e>
     96e:	80 e0       	ldi	r24, 0x00	; 0
     970:	90 e0       	ldi	r25, 0x00	; 0
     972:	a0 e1       	ldi	r26, 0x10	; 16
     974:	b0 e0       	ldi	r27, 0x00	; 0
     976:	e8 2a       	or	r14, r24
     978:	f9 2a       	or	r15, r25
     97a:	0a 2b       	or	r16, r26
     97c:	1b 2b       	or	r17, r27
     97e:	a5 c0       	rjmp	.+330    	; 0xaca <__pack_f+0x178>
     980:	84 30       	cpi	r24, 0x04	; 4
     982:	09 f4       	brne	.+2      	; 0x986 <__pack_f+0x34>
     984:	9f c0       	rjmp	.+318    	; 0xac4 <__pack_f+0x172>
     986:	82 30       	cpi	r24, 0x02	; 2
     988:	21 f4       	brne	.+8      	; 0x992 <__pack_f+0x40>
     98a:	ee 24       	eor	r14, r14
     98c:	ff 24       	eor	r15, r15
     98e:	87 01       	movw	r16, r14
     990:	05 c0       	rjmp	.+10     	; 0x99c <__pack_f+0x4a>
     992:	e1 14       	cp	r14, r1
     994:	f1 04       	cpc	r15, r1
     996:	01 05       	cpc	r16, r1
     998:	11 05       	cpc	r17, r1
     99a:	19 f4       	brne	.+6      	; 0x9a2 <__pack_f+0x50>
     99c:	e0 e0       	ldi	r30, 0x00	; 0
     99e:	f0 e0       	ldi	r31, 0x00	; 0
     9a0:	96 c0       	rjmp	.+300    	; 0xace <__pack_f+0x17c>
     9a2:	62 81       	ldd	r22, Z+2	; 0x02
     9a4:	73 81       	ldd	r23, Z+3	; 0x03
     9a6:	9f ef       	ldi	r25, 0xFF	; 255
     9a8:	62 38       	cpi	r22, 0x82	; 130
     9aa:	79 07       	cpc	r23, r25
     9ac:	0c f0       	brlt	.+2      	; 0x9b0 <__pack_f+0x5e>
     9ae:	5b c0       	rjmp	.+182    	; 0xa66 <__pack_f+0x114>
     9b0:	22 e8       	ldi	r18, 0x82	; 130
     9b2:	3f ef       	ldi	r19, 0xFF	; 255
     9b4:	26 1b       	sub	r18, r22
     9b6:	37 0b       	sbc	r19, r23
     9b8:	2a 31       	cpi	r18, 0x1A	; 26
     9ba:	31 05       	cpc	r19, r1
     9bc:	2c f0       	brlt	.+10     	; 0x9c8 <__pack_f+0x76>
     9be:	20 e0       	ldi	r18, 0x00	; 0
     9c0:	30 e0       	ldi	r19, 0x00	; 0
     9c2:	40 e0       	ldi	r20, 0x00	; 0
     9c4:	50 e0       	ldi	r21, 0x00	; 0
     9c6:	2a c0       	rjmp	.+84     	; 0xa1c <__pack_f+0xca>
     9c8:	b8 01       	movw	r22, r16
     9ca:	a7 01       	movw	r20, r14
     9cc:	02 2e       	mov	r0, r18
     9ce:	04 c0       	rjmp	.+8      	; 0x9d8 <__pack_f+0x86>
     9d0:	76 95       	lsr	r23
     9d2:	67 95       	ror	r22
     9d4:	57 95       	ror	r21
     9d6:	47 95       	ror	r20
     9d8:	0a 94       	dec	r0
     9da:	d2 f7       	brpl	.-12     	; 0x9d0 <__pack_f+0x7e>
     9dc:	81 e0       	ldi	r24, 0x01	; 1
     9de:	90 e0       	ldi	r25, 0x00	; 0
     9e0:	a0 e0       	ldi	r26, 0x00	; 0
     9e2:	b0 e0       	ldi	r27, 0x00	; 0
     9e4:	04 c0       	rjmp	.+8      	; 0x9ee <__pack_f+0x9c>
     9e6:	88 0f       	add	r24, r24
     9e8:	99 1f       	adc	r25, r25
     9ea:	aa 1f       	adc	r26, r26
     9ec:	bb 1f       	adc	r27, r27
     9ee:	2a 95       	dec	r18
     9f0:	d2 f7       	brpl	.-12     	; 0x9e6 <__pack_f+0x94>
     9f2:	01 97       	sbiw	r24, 0x01	; 1
     9f4:	a1 09       	sbc	r26, r1
     9f6:	b1 09       	sbc	r27, r1
     9f8:	8e 21       	and	r24, r14
     9fa:	9f 21       	and	r25, r15
     9fc:	a0 23       	and	r26, r16
     9fe:	b1 23       	and	r27, r17
     a00:	00 97       	sbiw	r24, 0x00	; 0
     a02:	a1 05       	cpc	r26, r1
     a04:	b1 05       	cpc	r27, r1
     a06:	21 f0       	breq	.+8      	; 0xa10 <__pack_f+0xbe>
     a08:	81 e0       	ldi	r24, 0x01	; 1
     a0a:	90 e0       	ldi	r25, 0x00	; 0
     a0c:	a0 e0       	ldi	r26, 0x00	; 0
     a0e:	b0 e0       	ldi	r27, 0x00	; 0
     a10:	9a 01       	movw	r18, r20
     a12:	ab 01       	movw	r20, r22
     a14:	28 2b       	or	r18, r24
     a16:	39 2b       	or	r19, r25
     a18:	4a 2b       	or	r20, r26
     a1a:	5b 2b       	or	r21, r27
     a1c:	da 01       	movw	r26, r20
     a1e:	c9 01       	movw	r24, r18
     a20:	8f 77       	andi	r24, 0x7F	; 127
     a22:	90 70       	andi	r25, 0x00	; 0
     a24:	a0 70       	andi	r26, 0x00	; 0
     a26:	b0 70       	andi	r27, 0x00	; 0
     a28:	80 34       	cpi	r24, 0x40	; 64
     a2a:	91 05       	cpc	r25, r1
     a2c:	a1 05       	cpc	r26, r1
     a2e:	b1 05       	cpc	r27, r1
     a30:	39 f4       	brne	.+14     	; 0xa40 <__pack_f+0xee>
     a32:	27 ff       	sbrs	r18, 7
     a34:	09 c0       	rjmp	.+18     	; 0xa48 <__pack_f+0xf6>
     a36:	20 5c       	subi	r18, 0xC0	; 192
     a38:	3f 4f       	sbci	r19, 0xFF	; 255
     a3a:	4f 4f       	sbci	r20, 0xFF	; 255
     a3c:	5f 4f       	sbci	r21, 0xFF	; 255
     a3e:	04 c0       	rjmp	.+8      	; 0xa48 <__pack_f+0xf6>
     a40:	21 5c       	subi	r18, 0xC1	; 193
     a42:	3f 4f       	sbci	r19, 0xFF	; 255
     a44:	4f 4f       	sbci	r20, 0xFF	; 255
     a46:	5f 4f       	sbci	r21, 0xFF	; 255
     a48:	e0 e0       	ldi	r30, 0x00	; 0
     a4a:	f0 e0       	ldi	r31, 0x00	; 0
     a4c:	20 30       	cpi	r18, 0x00	; 0
     a4e:	a0 e0       	ldi	r26, 0x00	; 0
     a50:	3a 07       	cpc	r19, r26
     a52:	a0 e0       	ldi	r26, 0x00	; 0
     a54:	4a 07       	cpc	r20, r26
     a56:	a0 e4       	ldi	r26, 0x40	; 64
     a58:	5a 07       	cpc	r21, r26
     a5a:	10 f0       	brcs	.+4      	; 0xa60 <__pack_f+0x10e>
     a5c:	e1 e0       	ldi	r30, 0x01	; 1
     a5e:	f0 e0       	ldi	r31, 0x00	; 0
     a60:	79 01       	movw	r14, r18
     a62:	8a 01       	movw	r16, r20
     a64:	27 c0       	rjmp	.+78     	; 0xab4 <__pack_f+0x162>
     a66:	60 38       	cpi	r22, 0x80	; 128
     a68:	71 05       	cpc	r23, r1
     a6a:	64 f5       	brge	.+88     	; 0xac4 <__pack_f+0x172>
     a6c:	fb 01       	movw	r30, r22
     a6e:	e1 58       	subi	r30, 0x81	; 129
     a70:	ff 4f       	sbci	r31, 0xFF	; 255
     a72:	d8 01       	movw	r26, r16
     a74:	c7 01       	movw	r24, r14
     a76:	8f 77       	andi	r24, 0x7F	; 127
     a78:	90 70       	andi	r25, 0x00	; 0
     a7a:	a0 70       	andi	r26, 0x00	; 0
     a7c:	b0 70       	andi	r27, 0x00	; 0
     a7e:	80 34       	cpi	r24, 0x40	; 64
     a80:	91 05       	cpc	r25, r1
     a82:	a1 05       	cpc	r26, r1
     a84:	b1 05       	cpc	r27, r1
     a86:	39 f4       	brne	.+14     	; 0xa96 <__pack_f+0x144>
     a88:	e7 fe       	sbrs	r14, 7
     a8a:	0d c0       	rjmp	.+26     	; 0xaa6 <__pack_f+0x154>
     a8c:	80 e4       	ldi	r24, 0x40	; 64
     a8e:	90 e0       	ldi	r25, 0x00	; 0
     a90:	a0 e0       	ldi	r26, 0x00	; 0
     a92:	b0 e0       	ldi	r27, 0x00	; 0
     a94:	04 c0       	rjmp	.+8      	; 0xa9e <__pack_f+0x14c>
     a96:	8f e3       	ldi	r24, 0x3F	; 63
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	e8 0e       	add	r14, r24
     aa0:	f9 1e       	adc	r15, r25
     aa2:	0a 1f       	adc	r16, r26
     aa4:	1b 1f       	adc	r17, r27
     aa6:	17 ff       	sbrs	r17, 7
     aa8:	05 c0       	rjmp	.+10     	; 0xab4 <__pack_f+0x162>
     aaa:	16 95       	lsr	r17
     aac:	07 95       	ror	r16
     aae:	f7 94       	ror	r15
     ab0:	e7 94       	ror	r14
     ab2:	31 96       	adiw	r30, 0x01	; 1
     ab4:	87 e0       	ldi	r24, 0x07	; 7
     ab6:	16 95       	lsr	r17
     ab8:	07 95       	ror	r16
     aba:	f7 94       	ror	r15
     abc:	e7 94       	ror	r14
     abe:	8a 95       	dec	r24
     ac0:	d1 f7       	brne	.-12     	; 0xab6 <__pack_f+0x164>
     ac2:	05 c0       	rjmp	.+10     	; 0xace <__pack_f+0x17c>
     ac4:	ee 24       	eor	r14, r14
     ac6:	ff 24       	eor	r15, r15
     ac8:	87 01       	movw	r16, r14
     aca:	ef ef       	ldi	r30, 0xFF	; 255
     acc:	f0 e0       	ldi	r31, 0x00	; 0
     ace:	6e 2f       	mov	r22, r30
     ad0:	67 95       	ror	r22
     ad2:	66 27       	eor	r22, r22
     ad4:	67 95       	ror	r22
     ad6:	90 2f       	mov	r25, r16
     ad8:	9f 77       	andi	r25, 0x7F	; 127
     ada:	d7 94       	ror	r13
     adc:	dd 24       	eor	r13, r13
     ade:	d7 94       	ror	r13
     ae0:	8e 2f       	mov	r24, r30
     ae2:	86 95       	lsr	r24
     ae4:	49 2f       	mov	r20, r25
     ae6:	46 2b       	or	r20, r22
     ae8:	58 2f       	mov	r21, r24
     aea:	5d 29       	or	r21, r13
     aec:	b7 01       	movw	r22, r14
     aee:	ca 01       	movw	r24, r20
     af0:	1f 91       	pop	r17
     af2:	0f 91       	pop	r16
     af4:	ff 90       	pop	r15
     af6:	ef 90       	pop	r14
     af8:	df 90       	pop	r13
     afa:	08 95       	ret

00000afc <__unpack_f>:
     afc:	fc 01       	movw	r30, r24
     afe:	db 01       	movw	r26, r22
     b00:	40 81       	ld	r20, Z
     b02:	51 81       	ldd	r21, Z+1	; 0x01
     b04:	22 81       	ldd	r18, Z+2	; 0x02
     b06:	62 2f       	mov	r22, r18
     b08:	6f 77       	andi	r22, 0x7F	; 127
     b0a:	70 e0       	ldi	r23, 0x00	; 0
     b0c:	22 1f       	adc	r18, r18
     b0e:	22 27       	eor	r18, r18
     b10:	22 1f       	adc	r18, r18
     b12:	93 81       	ldd	r25, Z+3	; 0x03
     b14:	89 2f       	mov	r24, r25
     b16:	88 0f       	add	r24, r24
     b18:	82 2b       	or	r24, r18
     b1a:	28 2f       	mov	r18, r24
     b1c:	30 e0       	ldi	r19, 0x00	; 0
     b1e:	99 1f       	adc	r25, r25
     b20:	99 27       	eor	r25, r25
     b22:	99 1f       	adc	r25, r25
     b24:	11 96       	adiw	r26, 0x01	; 1
     b26:	9c 93       	st	X, r25
     b28:	11 97       	sbiw	r26, 0x01	; 1
     b2a:	21 15       	cp	r18, r1
     b2c:	31 05       	cpc	r19, r1
     b2e:	a9 f5       	brne	.+106    	; 0xb9a <__unpack_f+0x9e>
     b30:	41 15       	cp	r20, r1
     b32:	51 05       	cpc	r21, r1
     b34:	61 05       	cpc	r22, r1
     b36:	71 05       	cpc	r23, r1
     b38:	11 f4       	brne	.+4      	; 0xb3e <__unpack_f+0x42>
     b3a:	82 e0       	ldi	r24, 0x02	; 2
     b3c:	37 c0       	rjmp	.+110    	; 0xbac <__unpack_f+0xb0>
     b3e:	82 e8       	ldi	r24, 0x82	; 130
     b40:	9f ef       	ldi	r25, 0xFF	; 255
     b42:	13 96       	adiw	r26, 0x03	; 3
     b44:	9c 93       	st	X, r25
     b46:	8e 93       	st	-X, r24
     b48:	12 97       	sbiw	r26, 0x02	; 2
     b4a:	9a 01       	movw	r18, r20
     b4c:	ab 01       	movw	r20, r22
     b4e:	67 e0       	ldi	r22, 0x07	; 7
     b50:	22 0f       	add	r18, r18
     b52:	33 1f       	adc	r19, r19
     b54:	44 1f       	adc	r20, r20
     b56:	55 1f       	adc	r21, r21
     b58:	6a 95       	dec	r22
     b5a:	d1 f7       	brne	.-12     	; 0xb50 <__unpack_f+0x54>
     b5c:	83 e0       	ldi	r24, 0x03	; 3
     b5e:	8c 93       	st	X, r24
     b60:	0d c0       	rjmp	.+26     	; 0xb7c <__unpack_f+0x80>
     b62:	22 0f       	add	r18, r18
     b64:	33 1f       	adc	r19, r19
     b66:	44 1f       	adc	r20, r20
     b68:	55 1f       	adc	r21, r21
     b6a:	12 96       	adiw	r26, 0x02	; 2
     b6c:	8d 91       	ld	r24, X+
     b6e:	9c 91       	ld	r25, X
     b70:	13 97       	sbiw	r26, 0x03	; 3
     b72:	01 97       	sbiw	r24, 0x01	; 1
     b74:	13 96       	adiw	r26, 0x03	; 3
     b76:	9c 93       	st	X, r25
     b78:	8e 93       	st	-X, r24
     b7a:	12 97       	sbiw	r26, 0x02	; 2
     b7c:	20 30       	cpi	r18, 0x00	; 0
     b7e:	80 e0       	ldi	r24, 0x00	; 0
     b80:	38 07       	cpc	r19, r24
     b82:	80 e0       	ldi	r24, 0x00	; 0
     b84:	48 07       	cpc	r20, r24
     b86:	80 e4       	ldi	r24, 0x40	; 64
     b88:	58 07       	cpc	r21, r24
     b8a:	58 f3       	brcs	.-42     	; 0xb62 <__unpack_f+0x66>
     b8c:	14 96       	adiw	r26, 0x04	; 4
     b8e:	2d 93       	st	X+, r18
     b90:	3d 93       	st	X+, r19
     b92:	4d 93       	st	X+, r20
     b94:	5c 93       	st	X, r21
     b96:	17 97       	sbiw	r26, 0x07	; 7
     b98:	08 95       	ret
     b9a:	2f 3f       	cpi	r18, 0xFF	; 255
     b9c:	31 05       	cpc	r19, r1
     b9e:	79 f4       	brne	.+30     	; 0xbbe <__unpack_f+0xc2>
     ba0:	41 15       	cp	r20, r1
     ba2:	51 05       	cpc	r21, r1
     ba4:	61 05       	cpc	r22, r1
     ba6:	71 05       	cpc	r23, r1
     ba8:	19 f4       	brne	.+6      	; 0xbb0 <__unpack_f+0xb4>
     baa:	84 e0       	ldi	r24, 0x04	; 4
     bac:	8c 93       	st	X, r24
     bae:	08 95       	ret
     bb0:	64 ff       	sbrs	r22, 4
     bb2:	03 c0       	rjmp	.+6      	; 0xbba <__unpack_f+0xbe>
     bb4:	81 e0       	ldi	r24, 0x01	; 1
     bb6:	8c 93       	st	X, r24
     bb8:	12 c0       	rjmp	.+36     	; 0xbde <__unpack_f+0xe2>
     bba:	1c 92       	st	X, r1
     bbc:	10 c0       	rjmp	.+32     	; 0xbde <__unpack_f+0xe2>
     bbe:	2f 57       	subi	r18, 0x7F	; 127
     bc0:	30 40       	sbci	r19, 0x00	; 0
     bc2:	13 96       	adiw	r26, 0x03	; 3
     bc4:	3c 93       	st	X, r19
     bc6:	2e 93       	st	-X, r18
     bc8:	12 97       	sbiw	r26, 0x02	; 2
     bca:	83 e0       	ldi	r24, 0x03	; 3
     bcc:	8c 93       	st	X, r24
     bce:	87 e0       	ldi	r24, 0x07	; 7
     bd0:	44 0f       	add	r20, r20
     bd2:	55 1f       	adc	r21, r21
     bd4:	66 1f       	adc	r22, r22
     bd6:	77 1f       	adc	r23, r23
     bd8:	8a 95       	dec	r24
     bda:	d1 f7       	brne	.-12     	; 0xbd0 <__unpack_f+0xd4>
     bdc:	70 64       	ori	r23, 0x40	; 64
     bde:	14 96       	adiw	r26, 0x04	; 4
     be0:	4d 93       	st	X+, r20
     be2:	5d 93       	st	X+, r21
     be4:	6d 93       	st	X+, r22
     be6:	7c 93       	st	X, r23
     be8:	17 97       	sbiw	r26, 0x07	; 7
     bea:	08 95       	ret

00000bec <__fpcmp_parts_f>:
     bec:	1f 93       	push	r17
     bee:	dc 01       	movw	r26, r24
     bf0:	fb 01       	movw	r30, r22
     bf2:	9c 91       	ld	r25, X
     bf4:	92 30       	cpi	r25, 0x02	; 2
     bf6:	08 f4       	brcc	.+2      	; 0xbfa <__fpcmp_parts_f+0xe>
     bf8:	47 c0       	rjmp	.+142    	; 0xc88 <__fpcmp_parts_f+0x9c>
     bfa:	80 81       	ld	r24, Z
     bfc:	82 30       	cpi	r24, 0x02	; 2
     bfe:	08 f4       	brcc	.+2      	; 0xc02 <__fpcmp_parts_f+0x16>
     c00:	43 c0       	rjmp	.+134    	; 0xc88 <__fpcmp_parts_f+0x9c>
     c02:	94 30       	cpi	r25, 0x04	; 4
     c04:	51 f4       	brne	.+20     	; 0xc1a <__fpcmp_parts_f+0x2e>
     c06:	11 96       	adiw	r26, 0x01	; 1
     c08:	1c 91       	ld	r17, X
     c0a:	84 30       	cpi	r24, 0x04	; 4
     c0c:	99 f5       	brne	.+102    	; 0xc74 <__fpcmp_parts_f+0x88>
     c0e:	81 81       	ldd	r24, Z+1	; 0x01
     c10:	68 2f       	mov	r22, r24
     c12:	70 e0       	ldi	r23, 0x00	; 0
     c14:	61 1b       	sub	r22, r17
     c16:	71 09       	sbc	r23, r1
     c18:	3f c0       	rjmp	.+126    	; 0xc98 <__fpcmp_parts_f+0xac>
     c1a:	84 30       	cpi	r24, 0x04	; 4
     c1c:	21 f0       	breq	.+8      	; 0xc26 <__fpcmp_parts_f+0x3a>
     c1e:	92 30       	cpi	r25, 0x02	; 2
     c20:	31 f4       	brne	.+12     	; 0xc2e <__fpcmp_parts_f+0x42>
     c22:	82 30       	cpi	r24, 0x02	; 2
     c24:	b9 f1       	breq	.+110    	; 0xc94 <__fpcmp_parts_f+0xa8>
     c26:	81 81       	ldd	r24, Z+1	; 0x01
     c28:	88 23       	and	r24, r24
     c2a:	89 f1       	breq	.+98     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c2c:	2d c0       	rjmp	.+90     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c2e:	11 96       	adiw	r26, 0x01	; 1
     c30:	1c 91       	ld	r17, X
     c32:	11 97       	sbiw	r26, 0x01	; 1
     c34:	82 30       	cpi	r24, 0x02	; 2
     c36:	f1 f0       	breq	.+60     	; 0xc74 <__fpcmp_parts_f+0x88>
     c38:	81 81       	ldd	r24, Z+1	; 0x01
     c3a:	18 17       	cp	r17, r24
     c3c:	d9 f4       	brne	.+54     	; 0xc74 <__fpcmp_parts_f+0x88>
     c3e:	12 96       	adiw	r26, 0x02	; 2
     c40:	2d 91       	ld	r18, X+
     c42:	3c 91       	ld	r19, X
     c44:	13 97       	sbiw	r26, 0x03	; 3
     c46:	82 81       	ldd	r24, Z+2	; 0x02
     c48:	93 81       	ldd	r25, Z+3	; 0x03
     c4a:	82 17       	cp	r24, r18
     c4c:	93 07       	cpc	r25, r19
     c4e:	94 f0       	brlt	.+36     	; 0xc74 <__fpcmp_parts_f+0x88>
     c50:	28 17       	cp	r18, r24
     c52:	39 07       	cpc	r19, r25
     c54:	bc f0       	brlt	.+46     	; 0xc84 <__fpcmp_parts_f+0x98>
     c56:	14 96       	adiw	r26, 0x04	; 4
     c58:	8d 91       	ld	r24, X+
     c5a:	9d 91       	ld	r25, X+
     c5c:	0d 90       	ld	r0, X+
     c5e:	bc 91       	ld	r27, X
     c60:	a0 2d       	mov	r26, r0
     c62:	24 81       	ldd	r18, Z+4	; 0x04
     c64:	35 81       	ldd	r19, Z+5	; 0x05
     c66:	46 81       	ldd	r20, Z+6	; 0x06
     c68:	57 81       	ldd	r21, Z+7	; 0x07
     c6a:	28 17       	cp	r18, r24
     c6c:	39 07       	cpc	r19, r25
     c6e:	4a 07       	cpc	r20, r26
     c70:	5b 07       	cpc	r21, r27
     c72:	18 f4       	brcc	.+6      	; 0xc7a <__fpcmp_parts_f+0x8e>
     c74:	11 23       	and	r17, r17
     c76:	41 f0       	breq	.+16     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c78:	0a c0       	rjmp	.+20     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c7a:	82 17       	cp	r24, r18
     c7c:	93 07       	cpc	r25, r19
     c7e:	a4 07       	cpc	r26, r20
     c80:	b5 07       	cpc	r27, r21
     c82:	40 f4       	brcc	.+16     	; 0xc94 <__fpcmp_parts_f+0xa8>
     c84:	11 23       	and	r17, r17
     c86:	19 f0       	breq	.+6      	; 0xc8e <__fpcmp_parts_f+0xa2>
     c88:	61 e0       	ldi	r22, 0x01	; 1
     c8a:	70 e0       	ldi	r23, 0x00	; 0
     c8c:	05 c0       	rjmp	.+10     	; 0xc98 <__fpcmp_parts_f+0xac>
     c8e:	6f ef       	ldi	r22, 0xFF	; 255
     c90:	7f ef       	ldi	r23, 0xFF	; 255
     c92:	02 c0       	rjmp	.+4      	; 0xc98 <__fpcmp_parts_f+0xac>
     c94:	60 e0       	ldi	r22, 0x00	; 0
     c96:	70 e0       	ldi	r23, 0x00	; 0
     c98:	cb 01       	movw	r24, r22
     c9a:	1f 91       	pop	r17
     c9c:	08 95       	ret

00000c9e <MTWI_vInit>:
#include "TWI_cfg.h"



void MTWI_vInit(void)
{
     c9e:	df 93       	push	r29
     ca0:	cf 93       	push	r28
     ca2:	cd b7       	in	r28, 0x3d	; 61
     ca4:	de b7       	in	r29, 0x3e	; 62
	/* Interrupt enable/disable */
	CLR_BIT(TWCR, TWIE);
     ca6:	a6 e5       	ldi	r26, 0x56	; 86
     ca8:	b0 e0       	ldi	r27, 0x00	; 0
     caa:	e6 e5       	ldi	r30, 0x56	; 86
     cac:	f0 e0       	ldi	r31, 0x00	; 0
     cae:	80 81       	ld	r24, Z
     cb0:	8e 7f       	andi	r24, 0xFE	; 254
     cb2:	8c 93       	st	X, r24
	/* Bit rate   */
	TWBR= 10 ;
     cb4:	e0 e2       	ldi	r30, 0x20	; 32
     cb6:	f0 e0       	ldi	r31, 0x00	; 0
     cb8:	8a e0       	ldi	r24, 0x0A	; 10
     cba:	80 83       	st	Z, r24
}
     cbc:	cf 91       	pop	r28
     cbe:	df 91       	pop	r29
     cc0:	08 95       	ret

00000cc2 <MTWI_u8SendStartCondition>:

u8 MTWI_u8SendStartCondition(void)
{
     cc2:	df 93       	push	r29
     cc4:	cf 93       	push	r28
     cc6:	cd b7       	in	r28, 0x3d	; 61
     cc8:	de b7       	in	r29, 0x3e	; 62
	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN) ;
     cca:	e6 e5       	ldi	r30, 0x56	; 86
     ccc:	f0 e0       	ldi	r31, 0x00	; 0
     cce:	84 ea       	ldi	r24, 0xA4	; 164
     cd0:	80 83       	st	Z, r24

	while (!(TWCR & (1<<TWINT)))
     cd2:	e6 e5       	ldi	r30, 0x56	; 86
     cd4:	f0 e0       	ldi	r31, 0x00	; 0
     cd6:	80 81       	ld	r24, Z
     cd8:	88 23       	and	r24, r24
     cda:	dc f7       	brge	.-10     	; 0xcd2 <MTWI_u8SendStartCondition+0x10>
	;

	/* check status code  */
	return (TWSR & 0xF8) ;
     cdc:	e1 e2       	ldi	r30, 0x21	; 33
     cde:	f0 e0       	ldi	r31, 0x00	; 0
     ce0:	80 81       	ld	r24, Z
     ce2:	88 7f       	andi	r24, 0xF8	; 248
}
     ce4:	cf 91       	pop	r28
     ce6:	df 91       	pop	r29
     ce8:	08 95       	ret

00000cea <MTWI_u8SendRepeatedStartCondition>:


u8   MTWI_u8SendRepeatedStartCondition(void)
{
     cea:	df 93       	push	r29
     cec:	cf 93       	push	r28
     cee:	cd b7       	in	r28, 0x3d	; 61
     cf0:	de b7       	in	r29, 0x3e	; 62
	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN) ;
     cf2:	e6 e5       	ldi	r30, 0x56	; 86
     cf4:	f0 e0       	ldi	r31, 0x00	; 0
     cf6:	84 ea       	ldi	r24, 0xA4	; 164
     cf8:	80 83       	st	Z, r24

		while (!(TWCR & (1<<TWINT)))
     cfa:	e6 e5       	ldi	r30, 0x56	; 86
     cfc:	f0 e0       	ldi	r31, 0x00	; 0
     cfe:	80 81       	ld	r24, Z
     d00:	88 23       	and	r24, r24
     d02:	dc f7       	brge	.-10     	; 0xcfa <MTWI_u8SendRepeatedStartCondition+0x10>
		;

		/* check status code  */
		return (TWSR & 0xF8) ;
     d04:	e1 e2       	ldi	r30, 0x21	; 33
     d06:	f0 e0       	ldi	r31, 0x00	; 0
     d08:	80 81       	ld	r24, Z
     d0a:	88 7f       	andi	r24, 0xF8	; 248
}
     d0c:	cf 91       	pop	r28
     d0e:	df 91       	pop	r29
     d10:	08 95       	ret

00000d12 <MTWI_u8SendSlaveAddressRw>:


u8 MTWI_u8SendSlaveAddressRw(u8 A_u8Sla, u8 A_u8Rw)
{
     d12:	df 93       	push	r29
     d14:	cf 93       	push	r28
     d16:	00 d0       	rcall	.+0      	; 0xd18 <MTWI_u8SendSlaveAddressRw+0x6>
     d18:	cd b7       	in	r28, 0x3d	; 61
     d1a:	de b7       	in	r29, 0x3e	; 62
     d1c:	89 83       	std	Y+1, r24	; 0x01
     d1e:	6a 83       	std	Y+2, r22	; 0x02
	TWDR = (A_u8Sla << 1) | (A_u8Rw);
     d20:	e3 e2       	ldi	r30, 0x23	; 35
     d22:	f0 e0       	ldi	r31, 0x00	; 0
     d24:	89 81       	ldd	r24, Y+1	; 0x01
     d26:	88 2f       	mov	r24, r24
     d28:	90 e0       	ldi	r25, 0x00	; 0
     d2a:	88 0f       	add	r24, r24
     d2c:	99 1f       	adc	r25, r25
     d2e:	98 2f       	mov	r25, r24
     d30:	8a 81       	ldd	r24, Y+2	; 0x02
     d32:	89 2b       	or	r24, r25
     d34:	80 83       	st	Z, r24
	TWCR = (1<<TWINT) | (1<<TWEN);
     d36:	e6 e5       	ldi	r30, 0x56	; 86
     d38:	f0 e0       	ldi	r31, 0x00	; 0
     d3a:	84 e8       	ldi	r24, 0x84	; 132
     d3c:	80 83       	st	Z, r24
	CLR_BIT(TWCR, TWSTA) ;
     d3e:	a6 e5       	ldi	r26, 0x56	; 86
     d40:	b0 e0       	ldi	r27, 0x00	; 0
     d42:	e6 e5       	ldi	r30, 0x56	; 86
     d44:	f0 e0       	ldi	r31, 0x00	; 0
     d46:	80 81       	ld	r24, Z
     d48:	8f 7d       	andi	r24, 0xDF	; 223
     d4a:	8c 93       	st	X, r24

	while (!(TWCR & (1<<TWINT)))
     d4c:	e6 e5       	ldi	r30, 0x56	; 86
     d4e:	f0 e0       	ldi	r31, 0x00	; 0
     d50:	80 81       	ld	r24, Z
     d52:	88 23       	and	r24, r24
     d54:	dc f7       	brge	.-10     	; 0xd4c <MTWI_u8SendSlaveAddressRw+0x3a>
		;

	/* check status code  */
		return (TWSR & 0xF8) ;
     d56:	e1 e2       	ldi	r30, 0x21	; 33
     d58:	f0 e0       	ldi	r31, 0x00	; 0
     d5a:	80 81       	ld	r24, Z
     d5c:	88 7f       	andi	r24, 0xF8	; 248
}
     d5e:	0f 90       	pop	r0
     d60:	0f 90       	pop	r0
     d62:	cf 91       	pop	r28
     d64:	df 91       	pop	r29
     d66:	08 95       	ret

00000d68 <MTWI_u8SendByte>:

u8 MTWI_u8SendByte(u8 A_u8Byte)
{
     d68:	df 93       	push	r29
     d6a:	cf 93       	push	r28
     d6c:	0f 92       	push	r0
     d6e:	cd b7       	in	r28, 0x3d	; 61
     d70:	de b7       	in	r29, 0x3e	; 62
     d72:	89 83       	std	Y+1, r24	; 0x01
	TWDR = A_u8Byte;
     d74:	e3 e2       	ldi	r30, 0x23	; 35
     d76:	f0 e0       	ldi	r31, 0x00	; 0
     d78:	89 81       	ldd	r24, Y+1	; 0x01
     d7a:	80 83       	st	Z, r24
	TWCR = (1<<TWINT) | (1<<TWEN);
     d7c:	e6 e5       	ldi	r30, 0x56	; 86
     d7e:	f0 e0       	ldi	r31, 0x00	; 0
     d80:	84 e8       	ldi	r24, 0x84	; 132
     d82:	80 83       	st	Z, r24

	while (!(TWCR & (1<<TWINT)))
     d84:	e6 e5       	ldi	r30, 0x56	; 86
     d86:	f0 e0       	ldi	r31, 0x00	; 0
     d88:	80 81       	ld	r24, Z
     d8a:	88 23       	and	r24, r24
     d8c:	dc f7       	brge	.-10     	; 0xd84 <MTWI_u8SendByte+0x1c>
			;

/* check status code  */
	return (TWSR & 0xF8) ;
     d8e:	e1 e2       	ldi	r30, 0x21	; 33
     d90:	f0 e0       	ldi	r31, 0x00	; 0
     d92:	80 81       	ld	r24, Z
     d94:	88 7f       	andi	r24, 0xF8	; 248
}
     d96:	0f 90       	pop	r0
     d98:	cf 91       	pop	r28
     d9a:	df 91       	pop	r29
     d9c:	08 95       	ret

00000d9e <MTWI_u8ReceiveByte>:

u8	 MTWI_u8ReceiveByte(u8* A_pu8Byte, u8 A_u8Ack)
{
     d9e:	df 93       	push	r29
     da0:	cf 93       	push	r28
     da2:	00 d0       	rcall	.+0      	; 0xda4 <MTWI_u8ReceiveByte+0x6>
     da4:	00 d0       	rcall	.+0      	; 0xda6 <MTWI_u8ReceiveByte+0x8>
     da6:	0f 92       	push	r0
     da8:	cd b7       	in	r28, 0x3d	; 61
     daa:	de b7       	in	r29, 0x3e	; 62
     dac:	9a 83       	std	Y+2, r25	; 0x02
     dae:	89 83       	std	Y+1, r24	; 0x01
     db0:	6b 83       	std	Y+3, r22	; 0x03
	switch(A_u8Ack)
     db2:	8b 81       	ldd	r24, Y+3	; 0x03
     db4:	28 2f       	mov	r18, r24
     db6:	30 e0       	ldi	r19, 0x00	; 0
     db8:	3d 83       	std	Y+5, r19	; 0x05
     dba:	2c 83       	std	Y+4, r18	; 0x04
     dbc:	8c 81       	ldd	r24, Y+4	; 0x04
     dbe:	9d 81       	ldd	r25, Y+5	; 0x05
     dc0:	00 97       	sbiw	r24, 0x00	; 0
     dc2:	51 f0       	breq	.+20     	; 0xdd8 <MTWI_u8ReceiveByte+0x3a>
     dc4:	2c 81       	ldd	r18, Y+4	; 0x04
     dc6:	3d 81       	ldd	r19, Y+5	; 0x05
     dc8:	21 30       	cpi	r18, 0x01	; 1
     dca:	31 05       	cpc	r19, r1
     dcc:	81 f4       	brne	.+32     	; 0xdee <MTWI_u8ReceiveByte+0x50>
	{
	case TWI_ACK:
		TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA) ;
     dce:	e6 e5       	ldi	r30, 0x56	; 86
     dd0:	f0 e0       	ldi	r31, 0x00	; 0
     dd2:	84 ec       	ldi	r24, 0xC4	; 196
     dd4:	80 83       	st	Z, r24
     dd6:	0b c0       	rjmp	.+22     	; 0xdee <MTWI_u8ReceiveByte+0x50>
		break;
	case TWI_NOT_ACK:
		TWCR = (1<<TWINT)|(1<<TWEN) ;
     dd8:	e6 e5       	ldi	r30, 0x56	; 86
     dda:	f0 e0       	ldi	r31, 0x00	; 0
     ddc:	84 e8       	ldi	r24, 0x84	; 132
     dde:	80 83       	st	Z, r24
		CLR_BIT(TWCR, TWEA);
     de0:	a6 e5       	ldi	r26, 0x56	; 86
     de2:	b0 e0       	ldi	r27, 0x00	; 0
     de4:	e6 e5       	ldi	r30, 0x56	; 86
     de6:	f0 e0       	ldi	r31, 0x00	; 0
     de8:	80 81       	ld	r24, Z
     dea:	8f 7b       	andi	r24, 0xBF	; 191
     dec:	8c 93       	st	X, r24
		break;
	}


	while (!(TWCR & (1<<TWINT)))
     dee:	e6 e5       	ldi	r30, 0x56	; 86
     df0:	f0 e0       	ldi	r31, 0x00	; 0
     df2:	80 81       	ld	r24, Z
     df4:	88 23       	and	r24, r24
     df6:	dc f7       	brge	.-10     	; 0xdee <MTWI_u8ReceiveByte+0x50>
				;

	*A_pu8Byte = TWDR ;
     df8:	e3 e2       	ldi	r30, 0x23	; 35
     dfa:	f0 e0       	ldi	r31, 0x00	; 0
     dfc:	80 81       	ld	r24, Z
     dfe:	e9 81       	ldd	r30, Y+1	; 0x01
     e00:	fa 81       	ldd	r31, Y+2	; 0x02
     e02:	80 83       	st	Z, r24

	/* check status code  */
		return (TWSR & 0xF8) ;
     e04:	e1 e2       	ldi	r30, 0x21	; 33
     e06:	f0 e0       	ldi	r31, 0x00	; 0
     e08:	80 81       	ld	r24, Z
     e0a:	88 7f       	andi	r24, 0xF8	; 248
}
     e0c:	0f 90       	pop	r0
     e0e:	0f 90       	pop	r0
     e10:	0f 90       	pop	r0
     e12:	0f 90       	pop	r0
     e14:	0f 90       	pop	r0
     e16:	cf 91       	pop	r28
     e18:	df 91       	pop	r29
     e1a:	08 95       	ret

00000e1c <MTWI_u8SendStopCondition>:

u8 MTWI_u8SendStopCondition(void)
{
     e1c:	df 93       	push	r29
     e1e:	cf 93       	push	r28
     e20:	cd b7       	in	r28, 0x3d	; 61
     e22:	de b7       	in	r29, 0x3e	; 62
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);
     e24:	e6 e5       	ldi	r30, 0x56	; 86
     e26:	f0 e0       	ldi	r31, 0x00	; 0
     e28:	84 e9       	ldi	r24, 0x94	; 148
     e2a:	80 83       	st	Z, r24

	/* check status code  */
			return (TWSR & 0xF8) ;
     e2c:	e1 e2       	ldi	r30, 0x21	; 33
     e2e:	f0 e0       	ldi	r31, 0x00	; 0
     e30:	80 81       	ld	r24, Z
     e32:	88 7f       	andi	r24, 0xF8	; 248
}
     e34:	cf 91       	pop	r28
     e36:	df 91       	pop	r29
     e38:	08 95       	ret

00000e3a <MTWI_u8GetStatus>:

u8   MTWI_u8GetStatus(void)
{
     e3a:	df 93       	push	r29
     e3c:	cf 93       	push	r28
     e3e:	cd b7       	in	r28, 0x3d	; 61
     e40:	de b7       	in	r29, 0x3e	; 62
	return (TWSR & 0xF8) ;
     e42:	e1 e2       	ldi	r30, 0x21	; 33
     e44:	f0 e0       	ldi	r31, 0x00	; 0
     e46:	80 81       	ld	r24, Z
     e48:	88 7f       	andi	r24, 0xF8	; 248
}
     e4a:	cf 91       	pop	r28
     e4c:	df 91       	pop	r29
     e4e:	08 95       	ret

00000e50 <pwm_init>:

}
*/

void pwm_init()
{
     e50:	df 93       	push	r29
     e52:	cf 93       	push	r28
     e54:	cd b7       	in	r28, 0x3d	; 61
     e56:	de b7       	in	r29, 0x3e	; 62
    // Set Fast PWM mode with non-inverting mode for Timer/Counter1
    SET_BIT(TCCR1A, COM1A1);
     e58:	af e4       	ldi	r26, 0x4F	; 79
     e5a:	b0 e0       	ldi	r27, 0x00	; 0
     e5c:	ef e4       	ldi	r30, 0x4F	; 79
     e5e:	f0 e0       	ldi	r31, 0x00	; 0
     e60:	80 81       	ld	r24, Z
     e62:	80 68       	ori	r24, 0x80	; 128
     e64:	8c 93       	st	X, r24
    SET_BIT(TCCR1A, WGM10);
     e66:	af e4       	ldi	r26, 0x4F	; 79
     e68:	b0 e0       	ldi	r27, 0x00	; 0
     e6a:	ef e4       	ldi	r30, 0x4F	; 79
     e6c:	f0 e0       	ldi	r31, 0x00	; 0
     e6e:	80 81       	ld	r24, Z
     e70:	81 60       	ori	r24, 0x01	; 1
     e72:	8c 93       	st	X, r24
    SET_BIT(TCCR1A, WGM11);
     e74:	af e4       	ldi	r26, 0x4F	; 79
     e76:	b0 e0       	ldi	r27, 0x00	; 0
     e78:	ef e4       	ldi	r30, 0x4F	; 79
     e7a:	f0 e0       	ldi	r31, 0x00	; 0
     e7c:	80 81       	ld	r24, Z
     e7e:	82 60       	ori	r24, 0x02	; 2
     e80:	8c 93       	st	X, r24

    // Set prescaler to 1, start PWM generation
    SET_BIT(TCCR1B, WGM12);
     e82:	ae e4       	ldi	r26, 0x4E	; 78
     e84:	b0 e0       	ldi	r27, 0x00	; 0
     e86:	ee e4       	ldi	r30, 0x4E	; 78
     e88:	f0 e0       	ldi	r31, 0x00	; 0
     e8a:	80 81       	ld	r24, Z
     e8c:	88 60       	ori	r24, 0x08	; 8
     e8e:	8c 93       	st	X, r24
    SET_BIT(TCCR1B, CS10);
     e90:	ae e4       	ldi	r26, 0x4E	; 78
     e92:	b0 e0       	ldi	r27, 0x00	; 0
     e94:	ee e4       	ldi	r30, 0x4E	; 78
     e96:	f0 e0       	ldi	r31, 0x00	; 0
     e98:	80 81       	ld	r24, Z
     e9a:	81 60       	ori	r24, 0x01	; 1
     e9c:	8c 93       	st	X, r24

    // Set OC1A (PB1) as output for PWM signal
    DIO_vSetPinDir(DIO_PORTB, DIO_PIN1, DIO_OUTPUT);
     e9e:	81 e0       	ldi	r24, 0x01	; 1
     ea0:	61 e0       	ldi	r22, 0x01	; 1
     ea2:	41 e0       	ldi	r20, 0x01	; 1
     ea4:	0e 94 af 07 	call	0xf5e	; 0xf5e <DIO_vSetPinDir>

    // Ensure that Timer/Counter1 is set up correctly for PWM
    if ((TCCR1A & ((1 << WGM10) | (1 << WGM11))) == ((1 << WGM10) | (1 << WGM11)) &&
     ea8:	ef e4       	ldi	r30, 0x4F	; 79
     eaa:	f0 e0       	ldi	r31, 0x00	; 0
     eac:	80 81       	ld	r24, Z
     eae:	88 2f       	mov	r24, r24
     eb0:	90 e0       	ldi	r25, 0x00	; 0
     eb2:	83 70       	andi	r24, 0x03	; 3
     eb4:	90 70       	andi	r25, 0x00	; 0
     eb6:	83 30       	cpi	r24, 0x03	; 3
     eb8:	91 05       	cpc	r25, r1
     eba:	99 f4       	brne	.+38     	; 0xee2 <pwm_init+0x92>
     ebc:	ee e4       	ldi	r30, 0x4E	; 78
     ebe:	f0 e0       	ldi	r31, 0x00	; 0
     ec0:	80 81       	ld	r24, Z
     ec2:	88 2f       	mov	r24, r24
     ec4:	90 e0       	ldi	r25, 0x00	; 0
     ec6:	88 70       	andi	r24, 0x08	; 8
     ec8:	90 70       	andi	r25, 0x00	; 0
     eca:	00 97       	sbiw	r24, 0x00	; 0
     ecc:	51 f0       	breq	.+20     	; 0xee2 <pwm_init+0x92>
     ece:	ee e4       	ldi	r30, 0x4E	; 78
     ed0:	f0 e0       	ldi	r31, 0x00	; 0
     ed2:	80 81       	ld	r24, Z
     ed4:	88 2f       	mov	r24, r24
     ed6:	90 e0       	ldi	r25, 0x00	; 0
     ed8:	87 70       	andi	r24, 0x07	; 7
     eda:	90 70       	andi	r25, 0x00	; 0
     edc:	81 30       	cpi	r24, 0x01	; 1
     ede:	91 05       	cpc	r25, r1
     ee0:	21 f0       	breq	.+8      	; 0xeea <pwm_init+0x9a>
        // PWM initialization successful
    } else {
        // Error in PWM initialization
        // Add error handling code here

    	PORTB = 0x01;
     ee2:	e8 e3       	ldi	r30, 0x38	; 56
     ee4:	f0 e0       	ldi	r31, 0x00	; 0
     ee6:	81 e0       	ldi	r24, 0x01	; 1
     ee8:	80 83       	st	Z, r24
    }
}
     eea:	cf 91       	pop	r28
     eec:	df 91       	pop	r29
     eee:	08 95       	ret

00000ef0 <set_pwm_duty_cycle>:

void set_pwm_duty_cycle(uint16_t speed)
{
     ef0:	df 93       	push	r29
     ef2:	cf 93       	push	r28
     ef4:	00 d0       	rcall	.+0      	; 0xef6 <set_pwm_duty_cycle+0x6>
     ef6:	00 d0       	rcall	.+0      	; 0xef8 <set_pwm_duty_cycle+0x8>
     ef8:	cd b7       	in	r28, 0x3d	; 61
     efa:	de b7       	in	r29, 0x3e	; 62
     efc:	9c 83       	std	Y+4, r25	; 0x04
     efe:	8b 83       	std	Y+3, r24	; 0x03
    // Calculate the duty cycle based on the speed (0-100 mapped to 0-255)
    uint16_t duty_cycle = (speed * 255) / 100;
     f00:	4b 81       	ldd	r20, Y+3	; 0x03
     f02:	5c 81       	ldd	r21, Y+4	; 0x04
     f04:	ca 01       	movw	r24, r20
     f06:	9c 01       	movw	r18, r24
     f08:	22 0f       	add	r18, r18
     f0a:	33 1f       	adc	r19, r19
     f0c:	c9 01       	movw	r24, r18
     f0e:	96 95       	lsr	r25
     f10:	98 2f       	mov	r25, r24
     f12:	88 27       	eor	r24, r24
     f14:	97 95       	ror	r25
     f16:	87 95       	ror	r24
     f18:	82 1b       	sub	r24, r18
     f1a:	93 0b       	sbc	r25, r19
     f1c:	84 0f       	add	r24, r20
     f1e:	95 1f       	adc	r25, r21
     f20:	24 e6       	ldi	r18, 0x64	; 100
     f22:	30 e0       	ldi	r19, 0x00	; 0
     f24:	b9 01       	movw	r22, r18
     f26:	0e 94 4b 0f 	call	0x1e96	; 0x1e96 <__udivmodhi4>
     f2a:	cb 01       	movw	r24, r22
     f2c:	9a 83       	std	Y+2, r25	; 0x02
     f2e:	89 83       	std	Y+1, r24	; 0x01

    // Check if duty cycle is within valid range (0-255)
    if (duty_cycle > 255) {
     f30:	89 81       	ldd	r24, Y+1	; 0x01
     f32:	9a 81       	ldd	r25, Y+2	; 0x02
     f34:	8f 3f       	cpi	r24, 0xFF	; 255
     f36:	91 05       	cpc	r25, r1
     f38:	29 f0       	breq	.+10     	; 0xf44 <set_pwm_duty_cycle+0x54>
     f3a:	20 f0       	brcs	.+8      	; 0xf44 <set_pwm_duty_cycle+0x54>
        duty_cycle = 255; // Cap duty cycle at maximum value
     f3c:	8f ef       	ldi	r24, 0xFF	; 255
     f3e:	90 e0       	ldi	r25, 0x00	; 0
     f40:	9a 83       	std	Y+2, r25	; 0x02
     f42:	89 83       	std	Y+1, r24	; 0x01
    }

    // Set the duty cycle for motor control
    OCR1A = duty_cycle;
     f44:	ea e4       	ldi	r30, 0x4A	; 74
     f46:	f0 e0       	ldi	r31, 0x00	; 0
     f48:	89 81       	ldd	r24, Y+1	; 0x01
     f4a:	9a 81       	ldd	r25, Y+2	; 0x02
     f4c:	91 83       	std	Z+1, r25	; 0x01
     f4e:	80 83       	st	Z, r24
}
     f50:	0f 90       	pop	r0
     f52:	0f 90       	pop	r0
     f54:	0f 90       	pop	r0
     f56:	0f 90       	pop	r0
     f58:	cf 91       	pop	r28
     f5a:	df 91       	pop	r29
     f5c:	08 95       	ret

00000f5e <DIO_vSetPinDir>:

#include "DIO_int.h"

/*Pin Functions*/
void DIO_vSetPinDir  ( u8 A_u8PortNo, u8 A_u8PinNo, u8 A_u8Dir )
{
     f5e:	df 93       	push	r29
     f60:	cf 93       	push	r28
     f62:	cd b7       	in	r28, 0x3d	; 61
     f64:	de b7       	in	r29, 0x3e	; 62
     f66:	27 97       	sbiw	r28, 0x07	; 7
     f68:	0f b6       	in	r0, 0x3f	; 63
     f6a:	f8 94       	cli
     f6c:	de bf       	out	0x3e, r29	; 62
     f6e:	0f be       	out	0x3f, r0	; 63
     f70:	cd bf       	out	0x3d, r28	; 61
     f72:	89 83       	std	Y+1, r24	; 0x01
     f74:	6a 83       	std	Y+2, r22	; 0x02
     f76:	4b 83       	std	Y+3, r20	; 0x03
	if(A_u8Dir == DIO_OUTPUT)
     f78:	8b 81       	ldd	r24, Y+3	; 0x03
     f7a:	81 30       	cpi	r24, 0x01	; 1
     f7c:	09 f0       	breq	.+2      	; 0xf80 <DIO_vSetPinDir+0x22>
     f7e:	6f c0       	rjmp	.+222    	; 0x105e <DIO_vSetPinDir+0x100>
	{
		switch(A_u8PortNo)
     f80:	89 81       	ldd	r24, Y+1	; 0x01
     f82:	28 2f       	mov	r18, r24
     f84:	30 e0       	ldi	r19, 0x00	; 0
     f86:	3f 83       	std	Y+7, r19	; 0x07
     f88:	2e 83       	std	Y+6, r18	; 0x06
     f8a:	8e 81       	ldd	r24, Y+6	; 0x06
     f8c:	9f 81       	ldd	r25, Y+7	; 0x07
     f8e:	81 30       	cpi	r24, 0x01	; 1
     f90:	91 05       	cpc	r25, r1
     f92:	49 f1       	breq	.+82     	; 0xfe6 <DIO_vSetPinDir+0x88>
     f94:	2e 81       	ldd	r18, Y+6	; 0x06
     f96:	3f 81       	ldd	r19, Y+7	; 0x07
     f98:	22 30       	cpi	r18, 0x02	; 2
     f9a:	31 05       	cpc	r19, r1
     f9c:	2c f4       	brge	.+10     	; 0xfa8 <DIO_vSetPinDir+0x4a>
     f9e:	8e 81       	ldd	r24, Y+6	; 0x06
     fa0:	9f 81       	ldd	r25, Y+7	; 0x07
     fa2:	00 97       	sbiw	r24, 0x00	; 0
     fa4:	61 f0       	breq	.+24     	; 0xfbe <DIO_vSetPinDir+0x60>
     fa6:	d2 c0       	rjmp	.+420    	; 0x114c <DIO_vSetPinDir+0x1ee>
     fa8:	2e 81       	ldd	r18, Y+6	; 0x06
     faa:	3f 81       	ldd	r19, Y+7	; 0x07
     fac:	22 30       	cpi	r18, 0x02	; 2
     fae:	31 05       	cpc	r19, r1
     fb0:	71 f1       	breq	.+92     	; 0x100e <DIO_vSetPinDir+0xb0>
     fb2:	8e 81       	ldd	r24, Y+6	; 0x06
     fb4:	9f 81       	ldd	r25, Y+7	; 0x07
     fb6:	83 30       	cpi	r24, 0x03	; 3
     fb8:	91 05       	cpc	r25, r1
     fba:	e9 f1       	breq	.+122    	; 0x1036 <DIO_vSetPinDir+0xd8>
     fbc:	c7 c0       	rjmp	.+398    	; 0x114c <DIO_vSetPinDir+0x1ee>
		{
		case DIO_PORTA:
			SET_BIT(DDRA,A_u8PinNo);
     fbe:	aa e3       	ldi	r26, 0x3A	; 58
     fc0:	b0 e0       	ldi	r27, 0x00	; 0
     fc2:	ea e3       	ldi	r30, 0x3A	; 58
     fc4:	f0 e0       	ldi	r31, 0x00	; 0
     fc6:	80 81       	ld	r24, Z
     fc8:	48 2f       	mov	r20, r24
     fca:	8a 81       	ldd	r24, Y+2	; 0x02
     fcc:	28 2f       	mov	r18, r24
     fce:	30 e0       	ldi	r19, 0x00	; 0
     fd0:	81 e0       	ldi	r24, 0x01	; 1
     fd2:	90 e0       	ldi	r25, 0x00	; 0
     fd4:	02 2e       	mov	r0, r18
     fd6:	02 c0       	rjmp	.+4      	; 0xfdc <DIO_vSetPinDir+0x7e>
     fd8:	88 0f       	add	r24, r24
     fda:	99 1f       	adc	r25, r25
     fdc:	0a 94       	dec	r0
     fde:	e2 f7       	brpl	.-8      	; 0xfd8 <DIO_vSetPinDir+0x7a>
     fe0:	84 2b       	or	r24, r20
     fe2:	8c 93       	st	X, r24
     fe4:	b3 c0       	rjmp	.+358    	; 0x114c <DIO_vSetPinDir+0x1ee>
			break;
		case DIO_PORTB:
			SET_BIT(DDRB,A_u8PinNo);
     fe6:	a7 e3       	ldi	r26, 0x37	; 55
     fe8:	b0 e0       	ldi	r27, 0x00	; 0
     fea:	e7 e3       	ldi	r30, 0x37	; 55
     fec:	f0 e0       	ldi	r31, 0x00	; 0
     fee:	80 81       	ld	r24, Z
     ff0:	48 2f       	mov	r20, r24
     ff2:	8a 81       	ldd	r24, Y+2	; 0x02
     ff4:	28 2f       	mov	r18, r24
     ff6:	30 e0       	ldi	r19, 0x00	; 0
     ff8:	81 e0       	ldi	r24, 0x01	; 1
     ffa:	90 e0       	ldi	r25, 0x00	; 0
     ffc:	02 2e       	mov	r0, r18
     ffe:	02 c0       	rjmp	.+4      	; 0x1004 <DIO_vSetPinDir+0xa6>
    1000:	88 0f       	add	r24, r24
    1002:	99 1f       	adc	r25, r25
    1004:	0a 94       	dec	r0
    1006:	e2 f7       	brpl	.-8      	; 0x1000 <DIO_vSetPinDir+0xa2>
    1008:	84 2b       	or	r24, r20
    100a:	8c 93       	st	X, r24
    100c:	9f c0       	rjmp	.+318    	; 0x114c <DIO_vSetPinDir+0x1ee>
			break;
		case DIO_PORTC:
			SET_BIT(DDRC,A_u8PinNo);
    100e:	a4 e3       	ldi	r26, 0x34	; 52
    1010:	b0 e0       	ldi	r27, 0x00	; 0
    1012:	e4 e3       	ldi	r30, 0x34	; 52
    1014:	f0 e0       	ldi	r31, 0x00	; 0
    1016:	80 81       	ld	r24, Z
    1018:	48 2f       	mov	r20, r24
    101a:	8a 81       	ldd	r24, Y+2	; 0x02
    101c:	28 2f       	mov	r18, r24
    101e:	30 e0       	ldi	r19, 0x00	; 0
    1020:	81 e0       	ldi	r24, 0x01	; 1
    1022:	90 e0       	ldi	r25, 0x00	; 0
    1024:	02 2e       	mov	r0, r18
    1026:	02 c0       	rjmp	.+4      	; 0x102c <DIO_vSetPinDir+0xce>
    1028:	88 0f       	add	r24, r24
    102a:	99 1f       	adc	r25, r25
    102c:	0a 94       	dec	r0
    102e:	e2 f7       	brpl	.-8      	; 0x1028 <DIO_vSetPinDir+0xca>
    1030:	84 2b       	or	r24, r20
    1032:	8c 93       	st	X, r24
    1034:	8b c0       	rjmp	.+278    	; 0x114c <DIO_vSetPinDir+0x1ee>
			break;
		case DIO_PORTD:
			SET_BIT(DDRD,A_u8PinNo);
    1036:	a1 e3       	ldi	r26, 0x31	; 49
    1038:	b0 e0       	ldi	r27, 0x00	; 0
    103a:	e1 e3       	ldi	r30, 0x31	; 49
    103c:	f0 e0       	ldi	r31, 0x00	; 0
    103e:	80 81       	ld	r24, Z
    1040:	48 2f       	mov	r20, r24
    1042:	8a 81       	ldd	r24, Y+2	; 0x02
    1044:	28 2f       	mov	r18, r24
    1046:	30 e0       	ldi	r19, 0x00	; 0
    1048:	81 e0       	ldi	r24, 0x01	; 1
    104a:	90 e0       	ldi	r25, 0x00	; 0
    104c:	02 2e       	mov	r0, r18
    104e:	02 c0       	rjmp	.+4      	; 0x1054 <DIO_vSetPinDir+0xf6>
    1050:	88 0f       	add	r24, r24
    1052:	99 1f       	adc	r25, r25
    1054:	0a 94       	dec	r0
    1056:	e2 f7       	brpl	.-8      	; 0x1050 <DIO_vSetPinDir+0xf2>
    1058:	84 2b       	or	r24, r20
    105a:	8c 93       	st	X, r24
    105c:	77 c0       	rjmp	.+238    	; 0x114c <DIO_vSetPinDir+0x1ee>
			break;
		}
	}
	else if(A_u8Dir == DIO_INPUT)
    105e:	8b 81       	ldd	r24, Y+3	; 0x03
    1060:	88 23       	and	r24, r24
    1062:	09 f0       	breq	.+2      	; 0x1066 <DIO_vSetPinDir+0x108>
    1064:	73 c0       	rjmp	.+230    	; 0x114c <DIO_vSetPinDir+0x1ee>
	{
		switch(A_u8PortNo)
    1066:	89 81       	ldd	r24, Y+1	; 0x01
    1068:	28 2f       	mov	r18, r24
    106a:	30 e0       	ldi	r19, 0x00	; 0
    106c:	3d 83       	std	Y+5, r19	; 0x05
    106e:	2c 83       	std	Y+4, r18	; 0x04
    1070:	8c 81       	ldd	r24, Y+4	; 0x04
    1072:	9d 81       	ldd	r25, Y+5	; 0x05
    1074:	81 30       	cpi	r24, 0x01	; 1
    1076:	91 05       	cpc	r25, r1
    1078:	59 f1       	breq	.+86     	; 0x10d0 <DIO_vSetPinDir+0x172>
    107a:	2c 81       	ldd	r18, Y+4	; 0x04
    107c:	3d 81       	ldd	r19, Y+5	; 0x05
    107e:	22 30       	cpi	r18, 0x02	; 2
    1080:	31 05       	cpc	r19, r1
    1082:	2c f4       	brge	.+10     	; 0x108e <DIO_vSetPinDir+0x130>
    1084:	8c 81       	ldd	r24, Y+4	; 0x04
    1086:	9d 81       	ldd	r25, Y+5	; 0x05
    1088:	00 97       	sbiw	r24, 0x00	; 0
    108a:	69 f0       	breq	.+26     	; 0x10a6 <DIO_vSetPinDir+0x148>
    108c:	5f c0       	rjmp	.+190    	; 0x114c <DIO_vSetPinDir+0x1ee>
    108e:	2c 81       	ldd	r18, Y+4	; 0x04
    1090:	3d 81       	ldd	r19, Y+5	; 0x05
    1092:	22 30       	cpi	r18, 0x02	; 2
    1094:	31 05       	cpc	r19, r1
    1096:	89 f1       	breq	.+98     	; 0x10fa <DIO_vSetPinDir+0x19c>
    1098:	8c 81       	ldd	r24, Y+4	; 0x04
    109a:	9d 81       	ldd	r25, Y+5	; 0x05
    109c:	83 30       	cpi	r24, 0x03	; 3
    109e:	91 05       	cpc	r25, r1
    10a0:	09 f4       	brne	.+2      	; 0x10a4 <DIO_vSetPinDir+0x146>
    10a2:	40 c0       	rjmp	.+128    	; 0x1124 <DIO_vSetPinDir+0x1c6>
    10a4:	53 c0       	rjmp	.+166    	; 0x114c <DIO_vSetPinDir+0x1ee>
		{
		case DIO_PORTA:
			CLR_BIT(DDRA,A_u8PinNo);
    10a6:	aa e3       	ldi	r26, 0x3A	; 58
    10a8:	b0 e0       	ldi	r27, 0x00	; 0
    10aa:	ea e3       	ldi	r30, 0x3A	; 58
    10ac:	f0 e0       	ldi	r31, 0x00	; 0
    10ae:	80 81       	ld	r24, Z
    10b0:	48 2f       	mov	r20, r24
    10b2:	8a 81       	ldd	r24, Y+2	; 0x02
    10b4:	28 2f       	mov	r18, r24
    10b6:	30 e0       	ldi	r19, 0x00	; 0
    10b8:	81 e0       	ldi	r24, 0x01	; 1
    10ba:	90 e0       	ldi	r25, 0x00	; 0
    10bc:	02 2e       	mov	r0, r18
    10be:	02 c0       	rjmp	.+4      	; 0x10c4 <DIO_vSetPinDir+0x166>
    10c0:	88 0f       	add	r24, r24
    10c2:	99 1f       	adc	r25, r25
    10c4:	0a 94       	dec	r0
    10c6:	e2 f7       	brpl	.-8      	; 0x10c0 <DIO_vSetPinDir+0x162>
    10c8:	80 95       	com	r24
    10ca:	84 23       	and	r24, r20
    10cc:	8c 93       	st	X, r24
    10ce:	3e c0       	rjmp	.+124    	; 0x114c <DIO_vSetPinDir+0x1ee>
			break;
		case DIO_PORTB:
			CLR_BIT(DDRB,A_u8PinNo);
    10d0:	a7 e3       	ldi	r26, 0x37	; 55
    10d2:	b0 e0       	ldi	r27, 0x00	; 0
    10d4:	e7 e3       	ldi	r30, 0x37	; 55
    10d6:	f0 e0       	ldi	r31, 0x00	; 0
    10d8:	80 81       	ld	r24, Z
    10da:	48 2f       	mov	r20, r24
    10dc:	8a 81       	ldd	r24, Y+2	; 0x02
    10de:	28 2f       	mov	r18, r24
    10e0:	30 e0       	ldi	r19, 0x00	; 0
    10e2:	81 e0       	ldi	r24, 0x01	; 1
    10e4:	90 e0       	ldi	r25, 0x00	; 0
    10e6:	02 2e       	mov	r0, r18
    10e8:	02 c0       	rjmp	.+4      	; 0x10ee <DIO_vSetPinDir+0x190>
    10ea:	88 0f       	add	r24, r24
    10ec:	99 1f       	adc	r25, r25
    10ee:	0a 94       	dec	r0
    10f0:	e2 f7       	brpl	.-8      	; 0x10ea <DIO_vSetPinDir+0x18c>
    10f2:	80 95       	com	r24
    10f4:	84 23       	and	r24, r20
    10f6:	8c 93       	st	X, r24
    10f8:	29 c0       	rjmp	.+82     	; 0x114c <DIO_vSetPinDir+0x1ee>
			break;
		case DIO_PORTC:
			CLR_BIT(DDRC,A_u8PinNo);
    10fa:	a4 e3       	ldi	r26, 0x34	; 52
    10fc:	b0 e0       	ldi	r27, 0x00	; 0
    10fe:	e4 e3       	ldi	r30, 0x34	; 52
    1100:	f0 e0       	ldi	r31, 0x00	; 0
    1102:	80 81       	ld	r24, Z
    1104:	48 2f       	mov	r20, r24
    1106:	8a 81       	ldd	r24, Y+2	; 0x02
    1108:	28 2f       	mov	r18, r24
    110a:	30 e0       	ldi	r19, 0x00	; 0
    110c:	81 e0       	ldi	r24, 0x01	; 1
    110e:	90 e0       	ldi	r25, 0x00	; 0
    1110:	02 2e       	mov	r0, r18
    1112:	02 c0       	rjmp	.+4      	; 0x1118 <DIO_vSetPinDir+0x1ba>
    1114:	88 0f       	add	r24, r24
    1116:	99 1f       	adc	r25, r25
    1118:	0a 94       	dec	r0
    111a:	e2 f7       	brpl	.-8      	; 0x1114 <DIO_vSetPinDir+0x1b6>
    111c:	80 95       	com	r24
    111e:	84 23       	and	r24, r20
    1120:	8c 93       	st	X, r24
    1122:	14 c0       	rjmp	.+40     	; 0x114c <DIO_vSetPinDir+0x1ee>
			break;
		case DIO_PORTD:
			CLR_BIT(DDRD,A_u8PinNo);
    1124:	a1 e3       	ldi	r26, 0x31	; 49
    1126:	b0 e0       	ldi	r27, 0x00	; 0
    1128:	e1 e3       	ldi	r30, 0x31	; 49
    112a:	f0 e0       	ldi	r31, 0x00	; 0
    112c:	80 81       	ld	r24, Z
    112e:	48 2f       	mov	r20, r24
    1130:	8a 81       	ldd	r24, Y+2	; 0x02
    1132:	28 2f       	mov	r18, r24
    1134:	30 e0       	ldi	r19, 0x00	; 0
    1136:	81 e0       	ldi	r24, 0x01	; 1
    1138:	90 e0       	ldi	r25, 0x00	; 0
    113a:	02 2e       	mov	r0, r18
    113c:	02 c0       	rjmp	.+4      	; 0x1142 <DIO_vSetPinDir+0x1e4>
    113e:	88 0f       	add	r24, r24
    1140:	99 1f       	adc	r25, r25
    1142:	0a 94       	dec	r0
    1144:	e2 f7       	brpl	.-8      	; 0x113e <DIO_vSetPinDir+0x1e0>
    1146:	80 95       	com	r24
    1148:	84 23       	and	r24, r20
    114a:	8c 93       	st	X, r24
			break;
		}
	}

}
    114c:	27 96       	adiw	r28, 0x07	; 7
    114e:	0f b6       	in	r0, 0x3f	; 63
    1150:	f8 94       	cli
    1152:	de bf       	out	0x3e, r29	; 62
    1154:	0f be       	out	0x3f, r0	; 63
    1156:	cd bf       	out	0x3d, r28	; 61
    1158:	cf 91       	pop	r28
    115a:	df 91       	pop	r29
    115c:	08 95       	ret

0000115e <DIO_vSetPinVal>:
void DIO_vSetPinVal  ( u8 A_u8PortNo, u8 A_u8PinNo, u8 A_u8Val )
{
    115e:	df 93       	push	r29
    1160:	cf 93       	push	r28
    1162:	cd b7       	in	r28, 0x3d	; 61
    1164:	de b7       	in	r29, 0x3e	; 62
    1166:	27 97       	sbiw	r28, 0x07	; 7
    1168:	0f b6       	in	r0, 0x3f	; 63
    116a:	f8 94       	cli
    116c:	de bf       	out	0x3e, r29	; 62
    116e:	0f be       	out	0x3f, r0	; 63
    1170:	cd bf       	out	0x3d, r28	; 61
    1172:	89 83       	std	Y+1, r24	; 0x01
    1174:	6a 83       	std	Y+2, r22	; 0x02
    1176:	4b 83       	std	Y+3, r20	; 0x03
	if(A_u8Val == DIO_OUTPUT)
    1178:	8b 81       	ldd	r24, Y+3	; 0x03
    117a:	81 30       	cpi	r24, 0x01	; 1
    117c:	09 f0       	breq	.+2      	; 0x1180 <DIO_vSetPinVal+0x22>
    117e:	6f c0       	rjmp	.+222    	; 0x125e <DIO_vSetPinVal+0x100>
		{
			switch(A_u8PortNo)
    1180:	89 81       	ldd	r24, Y+1	; 0x01
    1182:	28 2f       	mov	r18, r24
    1184:	30 e0       	ldi	r19, 0x00	; 0
    1186:	3f 83       	std	Y+7, r19	; 0x07
    1188:	2e 83       	std	Y+6, r18	; 0x06
    118a:	8e 81       	ldd	r24, Y+6	; 0x06
    118c:	9f 81       	ldd	r25, Y+7	; 0x07
    118e:	81 30       	cpi	r24, 0x01	; 1
    1190:	91 05       	cpc	r25, r1
    1192:	49 f1       	breq	.+82     	; 0x11e6 <DIO_vSetPinVal+0x88>
    1194:	2e 81       	ldd	r18, Y+6	; 0x06
    1196:	3f 81       	ldd	r19, Y+7	; 0x07
    1198:	22 30       	cpi	r18, 0x02	; 2
    119a:	31 05       	cpc	r19, r1
    119c:	2c f4       	brge	.+10     	; 0x11a8 <DIO_vSetPinVal+0x4a>
    119e:	8e 81       	ldd	r24, Y+6	; 0x06
    11a0:	9f 81       	ldd	r25, Y+7	; 0x07
    11a2:	00 97       	sbiw	r24, 0x00	; 0
    11a4:	61 f0       	breq	.+24     	; 0x11be <DIO_vSetPinVal+0x60>
    11a6:	d2 c0       	rjmp	.+420    	; 0x134c <DIO_vSetPinVal+0x1ee>
    11a8:	2e 81       	ldd	r18, Y+6	; 0x06
    11aa:	3f 81       	ldd	r19, Y+7	; 0x07
    11ac:	22 30       	cpi	r18, 0x02	; 2
    11ae:	31 05       	cpc	r19, r1
    11b0:	71 f1       	breq	.+92     	; 0x120e <DIO_vSetPinVal+0xb0>
    11b2:	8e 81       	ldd	r24, Y+6	; 0x06
    11b4:	9f 81       	ldd	r25, Y+7	; 0x07
    11b6:	83 30       	cpi	r24, 0x03	; 3
    11b8:	91 05       	cpc	r25, r1
    11ba:	e9 f1       	breq	.+122    	; 0x1236 <DIO_vSetPinVal+0xd8>
    11bc:	c7 c0       	rjmp	.+398    	; 0x134c <DIO_vSetPinVal+0x1ee>
			{
			case DIO_PORTA:
				SET_BIT(PORTA,A_u8PinNo);
    11be:	ab e3       	ldi	r26, 0x3B	; 59
    11c0:	b0 e0       	ldi	r27, 0x00	; 0
    11c2:	eb e3       	ldi	r30, 0x3B	; 59
    11c4:	f0 e0       	ldi	r31, 0x00	; 0
    11c6:	80 81       	ld	r24, Z
    11c8:	48 2f       	mov	r20, r24
    11ca:	8a 81       	ldd	r24, Y+2	; 0x02
    11cc:	28 2f       	mov	r18, r24
    11ce:	30 e0       	ldi	r19, 0x00	; 0
    11d0:	81 e0       	ldi	r24, 0x01	; 1
    11d2:	90 e0       	ldi	r25, 0x00	; 0
    11d4:	02 2e       	mov	r0, r18
    11d6:	02 c0       	rjmp	.+4      	; 0x11dc <DIO_vSetPinVal+0x7e>
    11d8:	88 0f       	add	r24, r24
    11da:	99 1f       	adc	r25, r25
    11dc:	0a 94       	dec	r0
    11de:	e2 f7       	brpl	.-8      	; 0x11d8 <DIO_vSetPinVal+0x7a>
    11e0:	84 2b       	or	r24, r20
    11e2:	8c 93       	st	X, r24
    11e4:	b3 c0       	rjmp	.+358    	; 0x134c <DIO_vSetPinVal+0x1ee>
				break;
			case DIO_PORTB:
				SET_BIT(PORTA,A_u8PinNo);
    11e6:	ab e3       	ldi	r26, 0x3B	; 59
    11e8:	b0 e0       	ldi	r27, 0x00	; 0
    11ea:	eb e3       	ldi	r30, 0x3B	; 59
    11ec:	f0 e0       	ldi	r31, 0x00	; 0
    11ee:	80 81       	ld	r24, Z
    11f0:	48 2f       	mov	r20, r24
    11f2:	8a 81       	ldd	r24, Y+2	; 0x02
    11f4:	28 2f       	mov	r18, r24
    11f6:	30 e0       	ldi	r19, 0x00	; 0
    11f8:	81 e0       	ldi	r24, 0x01	; 1
    11fa:	90 e0       	ldi	r25, 0x00	; 0
    11fc:	02 2e       	mov	r0, r18
    11fe:	02 c0       	rjmp	.+4      	; 0x1204 <DIO_vSetPinVal+0xa6>
    1200:	88 0f       	add	r24, r24
    1202:	99 1f       	adc	r25, r25
    1204:	0a 94       	dec	r0
    1206:	e2 f7       	brpl	.-8      	; 0x1200 <DIO_vSetPinVal+0xa2>
    1208:	84 2b       	or	r24, r20
    120a:	8c 93       	st	X, r24
    120c:	9f c0       	rjmp	.+318    	; 0x134c <DIO_vSetPinVal+0x1ee>
				break;
			case DIO_PORTC:
				SET_BIT(PORTC,A_u8PinNo);
    120e:	a5 e3       	ldi	r26, 0x35	; 53
    1210:	b0 e0       	ldi	r27, 0x00	; 0
    1212:	e5 e3       	ldi	r30, 0x35	; 53
    1214:	f0 e0       	ldi	r31, 0x00	; 0
    1216:	80 81       	ld	r24, Z
    1218:	48 2f       	mov	r20, r24
    121a:	8a 81       	ldd	r24, Y+2	; 0x02
    121c:	28 2f       	mov	r18, r24
    121e:	30 e0       	ldi	r19, 0x00	; 0
    1220:	81 e0       	ldi	r24, 0x01	; 1
    1222:	90 e0       	ldi	r25, 0x00	; 0
    1224:	02 2e       	mov	r0, r18
    1226:	02 c0       	rjmp	.+4      	; 0x122c <DIO_vSetPinVal+0xce>
    1228:	88 0f       	add	r24, r24
    122a:	99 1f       	adc	r25, r25
    122c:	0a 94       	dec	r0
    122e:	e2 f7       	brpl	.-8      	; 0x1228 <DIO_vSetPinVal+0xca>
    1230:	84 2b       	or	r24, r20
    1232:	8c 93       	st	X, r24
    1234:	8b c0       	rjmp	.+278    	; 0x134c <DIO_vSetPinVal+0x1ee>
				break;
			case DIO_PORTD:
				SET_BIT(PORTD,A_u8PinNo);
    1236:	a2 e3       	ldi	r26, 0x32	; 50
    1238:	b0 e0       	ldi	r27, 0x00	; 0
    123a:	e2 e3       	ldi	r30, 0x32	; 50
    123c:	f0 e0       	ldi	r31, 0x00	; 0
    123e:	80 81       	ld	r24, Z
    1240:	48 2f       	mov	r20, r24
    1242:	8a 81       	ldd	r24, Y+2	; 0x02
    1244:	28 2f       	mov	r18, r24
    1246:	30 e0       	ldi	r19, 0x00	; 0
    1248:	81 e0       	ldi	r24, 0x01	; 1
    124a:	90 e0       	ldi	r25, 0x00	; 0
    124c:	02 2e       	mov	r0, r18
    124e:	02 c0       	rjmp	.+4      	; 0x1254 <DIO_vSetPinVal+0xf6>
    1250:	88 0f       	add	r24, r24
    1252:	99 1f       	adc	r25, r25
    1254:	0a 94       	dec	r0
    1256:	e2 f7       	brpl	.-8      	; 0x1250 <DIO_vSetPinVal+0xf2>
    1258:	84 2b       	or	r24, r20
    125a:	8c 93       	st	X, r24
    125c:	77 c0       	rjmp	.+238    	; 0x134c <DIO_vSetPinVal+0x1ee>
				break;
			}
		}
		else if(A_u8Val == DIO_INPUT)
    125e:	8b 81       	ldd	r24, Y+3	; 0x03
    1260:	88 23       	and	r24, r24
    1262:	09 f0       	breq	.+2      	; 0x1266 <DIO_vSetPinVal+0x108>
    1264:	73 c0       	rjmp	.+230    	; 0x134c <DIO_vSetPinVal+0x1ee>
		{
			switch(A_u8PortNo)
    1266:	89 81       	ldd	r24, Y+1	; 0x01
    1268:	28 2f       	mov	r18, r24
    126a:	30 e0       	ldi	r19, 0x00	; 0
    126c:	3d 83       	std	Y+5, r19	; 0x05
    126e:	2c 83       	std	Y+4, r18	; 0x04
    1270:	8c 81       	ldd	r24, Y+4	; 0x04
    1272:	9d 81       	ldd	r25, Y+5	; 0x05
    1274:	81 30       	cpi	r24, 0x01	; 1
    1276:	91 05       	cpc	r25, r1
    1278:	59 f1       	breq	.+86     	; 0x12d0 <DIO_vSetPinVal+0x172>
    127a:	2c 81       	ldd	r18, Y+4	; 0x04
    127c:	3d 81       	ldd	r19, Y+5	; 0x05
    127e:	22 30       	cpi	r18, 0x02	; 2
    1280:	31 05       	cpc	r19, r1
    1282:	2c f4       	brge	.+10     	; 0x128e <DIO_vSetPinVal+0x130>
    1284:	8c 81       	ldd	r24, Y+4	; 0x04
    1286:	9d 81       	ldd	r25, Y+5	; 0x05
    1288:	00 97       	sbiw	r24, 0x00	; 0
    128a:	69 f0       	breq	.+26     	; 0x12a6 <DIO_vSetPinVal+0x148>
    128c:	5f c0       	rjmp	.+190    	; 0x134c <DIO_vSetPinVal+0x1ee>
    128e:	2c 81       	ldd	r18, Y+4	; 0x04
    1290:	3d 81       	ldd	r19, Y+5	; 0x05
    1292:	22 30       	cpi	r18, 0x02	; 2
    1294:	31 05       	cpc	r19, r1
    1296:	89 f1       	breq	.+98     	; 0x12fa <DIO_vSetPinVal+0x19c>
    1298:	8c 81       	ldd	r24, Y+4	; 0x04
    129a:	9d 81       	ldd	r25, Y+5	; 0x05
    129c:	83 30       	cpi	r24, 0x03	; 3
    129e:	91 05       	cpc	r25, r1
    12a0:	09 f4       	brne	.+2      	; 0x12a4 <DIO_vSetPinVal+0x146>
    12a2:	40 c0       	rjmp	.+128    	; 0x1324 <DIO_vSetPinVal+0x1c6>
    12a4:	53 c0       	rjmp	.+166    	; 0x134c <DIO_vSetPinVal+0x1ee>
			{
			case DIO_PORTA:
				CLR_BIT(PORTA,A_u8PinNo);
    12a6:	ab e3       	ldi	r26, 0x3B	; 59
    12a8:	b0 e0       	ldi	r27, 0x00	; 0
    12aa:	eb e3       	ldi	r30, 0x3B	; 59
    12ac:	f0 e0       	ldi	r31, 0x00	; 0
    12ae:	80 81       	ld	r24, Z
    12b0:	48 2f       	mov	r20, r24
    12b2:	8a 81       	ldd	r24, Y+2	; 0x02
    12b4:	28 2f       	mov	r18, r24
    12b6:	30 e0       	ldi	r19, 0x00	; 0
    12b8:	81 e0       	ldi	r24, 0x01	; 1
    12ba:	90 e0       	ldi	r25, 0x00	; 0
    12bc:	02 2e       	mov	r0, r18
    12be:	02 c0       	rjmp	.+4      	; 0x12c4 <DIO_vSetPinVal+0x166>
    12c0:	88 0f       	add	r24, r24
    12c2:	99 1f       	adc	r25, r25
    12c4:	0a 94       	dec	r0
    12c6:	e2 f7       	brpl	.-8      	; 0x12c0 <DIO_vSetPinVal+0x162>
    12c8:	80 95       	com	r24
    12ca:	84 23       	and	r24, r20
    12cc:	8c 93       	st	X, r24
    12ce:	3e c0       	rjmp	.+124    	; 0x134c <DIO_vSetPinVal+0x1ee>
				break;
			case DIO_PORTB:
				CLR_BIT(PORTB,A_u8PinNo);
    12d0:	a8 e3       	ldi	r26, 0x38	; 56
    12d2:	b0 e0       	ldi	r27, 0x00	; 0
    12d4:	e8 e3       	ldi	r30, 0x38	; 56
    12d6:	f0 e0       	ldi	r31, 0x00	; 0
    12d8:	80 81       	ld	r24, Z
    12da:	48 2f       	mov	r20, r24
    12dc:	8a 81       	ldd	r24, Y+2	; 0x02
    12de:	28 2f       	mov	r18, r24
    12e0:	30 e0       	ldi	r19, 0x00	; 0
    12e2:	81 e0       	ldi	r24, 0x01	; 1
    12e4:	90 e0       	ldi	r25, 0x00	; 0
    12e6:	02 2e       	mov	r0, r18
    12e8:	02 c0       	rjmp	.+4      	; 0x12ee <DIO_vSetPinVal+0x190>
    12ea:	88 0f       	add	r24, r24
    12ec:	99 1f       	adc	r25, r25
    12ee:	0a 94       	dec	r0
    12f0:	e2 f7       	brpl	.-8      	; 0x12ea <DIO_vSetPinVal+0x18c>
    12f2:	80 95       	com	r24
    12f4:	84 23       	and	r24, r20
    12f6:	8c 93       	st	X, r24
    12f8:	29 c0       	rjmp	.+82     	; 0x134c <DIO_vSetPinVal+0x1ee>
				break;
			case DIO_PORTC:
				CLR_BIT(PORTC,A_u8PinNo);
    12fa:	a5 e3       	ldi	r26, 0x35	; 53
    12fc:	b0 e0       	ldi	r27, 0x00	; 0
    12fe:	e5 e3       	ldi	r30, 0x35	; 53
    1300:	f0 e0       	ldi	r31, 0x00	; 0
    1302:	80 81       	ld	r24, Z
    1304:	48 2f       	mov	r20, r24
    1306:	8a 81       	ldd	r24, Y+2	; 0x02
    1308:	28 2f       	mov	r18, r24
    130a:	30 e0       	ldi	r19, 0x00	; 0
    130c:	81 e0       	ldi	r24, 0x01	; 1
    130e:	90 e0       	ldi	r25, 0x00	; 0
    1310:	02 2e       	mov	r0, r18
    1312:	02 c0       	rjmp	.+4      	; 0x1318 <DIO_vSetPinVal+0x1ba>
    1314:	88 0f       	add	r24, r24
    1316:	99 1f       	adc	r25, r25
    1318:	0a 94       	dec	r0
    131a:	e2 f7       	brpl	.-8      	; 0x1314 <DIO_vSetPinVal+0x1b6>
    131c:	80 95       	com	r24
    131e:	84 23       	and	r24, r20
    1320:	8c 93       	st	X, r24
    1322:	14 c0       	rjmp	.+40     	; 0x134c <DIO_vSetPinVal+0x1ee>
				break;
			case DIO_PORTD:
				CLR_BIT(PORTD,A_u8PinNo);
    1324:	a2 e3       	ldi	r26, 0x32	; 50
    1326:	b0 e0       	ldi	r27, 0x00	; 0
    1328:	e2 e3       	ldi	r30, 0x32	; 50
    132a:	f0 e0       	ldi	r31, 0x00	; 0
    132c:	80 81       	ld	r24, Z
    132e:	48 2f       	mov	r20, r24
    1330:	8a 81       	ldd	r24, Y+2	; 0x02
    1332:	28 2f       	mov	r18, r24
    1334:	30 e0       	ldi	r19, 0x00	; 0
    1336:	81 e0       	ldi	r24, 0x01	; 1
    1338:	90 e0       	ldi	r25, 0x00	; 0
    133a:	02 2e       	mov	r0, r18
    133c:	02 c0       	rjmp	.+4      	; 0x1342 <DIO_vSetPinVal+0x1e4>
    133e:	88 0f       	add	r24, r24
    1340:	99 1f       	adc	r25, r25
    1342:	0a 94       	dec	r0
    1344:	e2 f7       	brpl	.-8      	; 0x133e <DIO_vSetPinVal+0x1e0>
    1346:	80 95       	com	r24
    1348:	84 23       	and	r24, r20
    134a:	8c 93       	st	X, r24
				break;
			}
		}
}
    134c:	27 96       	adiw	r28, 0x07	; 7
    134e:	0f b6       	in	r0, 0x3f	; 63
    1350:	f8 94       	cli
    1352:	de bf       	out	0x3e, r29	; 62
    1354:	0f be       	out	0x3f, r0	; 63
    1356:	cd bf       	out	0x3d, r28	; 61
    1358:	cf 91       	pop	r28
    135a:	df 91       	pop	r29
    135c:	08 95       	ret

0000135e <DIO_u8GetPinVal>:
u8   DIO_u8GetPinVal ( u8 A_u8PortNo, u8 A_u8PinNo )
{
    135e:	df 93       	push	r29
    1360:	cf 93       	push	r28
    1362:	00 d0       	rcall	.+0      	; 0x1364 <DIO_u8GetPinVal+0x6>
    1364:	00 d0       	rcall	.+0      	; 0x1366 <DIO_u8GetPinVal+0x8>
    1366:	0f 92       	push	r0
    1368:	cd b7       	in	r28, 0x3d	; 61
    136a:	de b7       	in	r29, 0x3e	; 62
    136c:	8a 83       	std	Y+2, r24	; 0x02
    136e:	6b 83       	std	Y+3, r22	; 0x03
	u8 L_u8PinVal = 0;       //the variable will be returned
    1370:	19 82       	std	Y+1, r1	; 0x01

	switch(A_u8PortNo)
    1372:	8a 81       	ldd	r24, Y+2	; 0x02
    1374:	28 2f       	mov	r18, r24
    1376:	30 e0       	ldi	r19, 0x00	; 0
    1378:	3d 83       	std	Y+5, r19	; 0x05
    137a:	2c 83       	std	Y+4, r18	; 0x04
    137c:	4c 81       	ldd	r20, Y+4	; 0x04
    137e:	5d 81       	ldd	r21, Y+5	; 0x05
    1380:	41 30       	cpi	r20, 0x01	; 1
    1382:	51 05       	cpc	r21, r1
    1384:	41 f1       	breq	.+80     	; 0x13d6 <DIO_u8GetPinVal+0x78>
    1386:	8c 81       	ldd	r24, Y+4	; 0x04
    1388:	9d 81       	ldd	r25, Y+5	; 0x05
    138a:	82 30       	cpi	r24, 0x02	; 2
    138c:	91 05       	cpc	r25, r1
    138e:	34 f4       	brge	.+12     	; 0x139c <DIO_u8GetPinVal+0x3e>
    1390:	2c 81       	ldd	r18, Y+4	; 0x04
    1392:	3d 81       	ldd	r19, Y+5	; 0x05
    1394:	21 15       	cp	r18, r1
    1396:	31 05       	cpc	r19, r1
    1398:	61 f0       	breq	.+24     	; 0x13b2 <DIO_u8GetPinVal+0x54>
    139a:	52 c0       	rjmp	.+164    	; 0x1440 <DIO_u8GetPinVal+0xe2>
    139c:	4c 81       	ldd	r20, Y+4	; 0x04
    139e:	5d 81       	ldd	r21, Y+5	; 0x05
    13a0:	42 30       	cpi	r20, 0x02	; 2
    13a2:	51 05       	cpc	r21, r1
    13a4:	51 f1       	breq	.+84     	; 0x13fa <DIO_u8GetPinVal+0x9c>
    13a6:	8c 81       	ldd	r24, Y+4	; 0x04
    13a8:	9d 81       	ldd	r25, Y+5	; 0x05
    13aa:	83 30       	cpi	r24, 0x03	; 3
    13ac:	91 05       	cpc	r25, r1
    13ae:	b9 f1       	breq	.+110    	; 0x141e <DIO_u8GetPinVal+0xc0>
    13b0:	47 c0       	rjmp	.+142    	; 0x1440 <DIO_u8GetPinVal+0xe2>
	{
	case DIO_PORTA:
		L_u8PinVal = GET_BIT(PINA,A_u8PinNo);
    13b2:	e9 e3       	ldi	r30, 0x39	; 57
    13b4:	f0 e0       	ldi	r31, 0x00	; 0
    13b6:	80 81       	ld	r24, Z
    13b8:	28 2f       	mov	r18, r24
    13ba:	30 e0       	ldi	r19, 0x00	; 0
    13bc:	8b 81       	ldd	r24, Y+3	; 0x03
    13be:	88 2f       	mov	r24, r24
    13c0:	90 e0       	ldi	r25, 0x00	; 0
    13c2:	a9 01       	movw	r20, r18
    13c4:	02 c0       	rjmp	.+4      	; 0x13ca <DIO_u8GetPinVal+0x6c>
    13c6:	55 95       	asr	r21
    13c8:	47 95       	ror	r20
    13ca:	8a 95       	dec	r24
    13cc:	e2 f7       	brpl	.-8      	; 0x13c6 <DIO_u8GetPinVal+0x68>
    13ce:	ca 01       	movw	r24, r20
    13d0:	81 70       	andi	r24, 0x01	; 1
    13d2:	89 83       	std	Y+1, r24	; 0x01
    13d4:	35 c0       	rjmp	.+106    	; 0x1440 <DIO_u8GetPinVal+0xe2>
		break;
	case DIO_PORTB:
		L_u8PinVal = GET_BIT(PINB,A_u8PinNo);
    13d6:	e6 e3       	ldi	r30, 0x36	; 54
    13d8:	f0 e0       	ldi	r31, 0x00	; 0
    13da:	80 81       	ld	r24, Z
    13dc:	28 2f       	mov	r18, r24
    13de:	30 e0       	ldi	r19, 0x00	; 0
    13e0:	8b 81       	ldd	r24, Y+3	; 0x03
    13e2:	88 2f       	mov	r24, r24
    13e4:	90 e0       	ldi	r25, 0x00	; 0
    13e6:	a9 01       	movw	r20, r18
    13e8:	02 c0       	rjmp	.+4      	; 0x13ee <DIO_u8GetPinVal+0x90>
    13ea:	55 95       	asr	r21
    13ec:	47 95       	ror	r20
    13ee:	8a 95       	dec	r24
    13f0:	e2 f7       	brpl	.-8      	; 0x13ea <DIO_u8GetPinVal+0x8c>
    13f2:	ca 01       	movw	r24, r20
    13f4:	81 70       	andi	r24, 0x01	; 1
    13f6:	89 83       	std	Y+1, r24	; 0x01
    13f8:	23 c0       	rjmp	.+70     	; 0x1440 <DIO_u8GetPinVal+0xe2>
		break;
	case DIO_PORTC:
		L_u8PinVal = GET_BIT(PINC,A_u8PinNo);
    13fa:	e3 e3       	ldi	r30, 0x33	; 51
    13fc:	f0 e0       	ldi	r31, 0x00	; 0
    13fe:	80 81       	ld	r24, Z
    1400:	28 2f       	mov	r18, r24
    1402:	30 e0       	ldi	r19, 0x00	; 0
    1404:	8b 81       	ldd	r24, Y+3	; 0x03
    1406:	88 2f       	mov	r24, r24
    1408:	90 e0       	ldi	r25, 0x00	; 0
    140a:	a9 01       	movw	r20, r18
    140c:	02 c0       	rjmp	.+4      	; 0x1412 <DIO_u8GetPinVal+0xb4>
    140e:	55 95       	asr	r21
    1410:	47 95       	ror	r20
    1412:	8a 95       	dec	r24
    1414:	e2 f7       	brpl	.-8      	; 0x140e <DIO_u8GetPinVal+0xb0>
    1416:	ca 01       	movw	r24, r20
    1418:	81 70       	andi	r24, 0x01	; 1
    141a:	89 83       	std	Y+1, r24	; 0x01
    141c:	11 c0       	rjmp	.+34     	; 0x1440 <DIO_u8GetPinVal+0xe2>
		break;
	case DIO_PORTD:
		L_u8PinVal = GET_BIT(PIND,A_u8PinNo);
    141e:	e0 e3       	ldi	r30, 0x30	; 48
    1420:	f0 e0       	ldi	r31, 0x00	; 0
    1422:	80 81       	ld	r24, Z
    1424:	28 2f       	mov	r18, r24
    1426:	30 e0       	ldi	r19, 0x00	; 0
    1428:	8b 81       	ldd	r24, Y+3	; 0x03
    142a:	88 2f       	mov	r24, r24
    142c:	90 e0       	ldi	r25, 0x00	; 0
    142e:	a9 01       	movw	r20, r18
    1430:	02 c0       	rjmp	.+4      	; 0x1436 <DIO_u8GetPinVal+0xd8>
    1432:	55 95       	asr	r21
    1434:	47 95       	ror	r20
    1436:	8a 95       	dec	r24
    1438:	e2 f7       	brpl	.-8      	; 0x1432 <DIO_u8GetPinVal+0xd4>
    143a:	ca 01       	movw	r24, r20
    143c:	81 70       	andi	r24, 0x01	; 1
    143e:	89 83       	std	Y+1, r24	; 0x01
		break;
	}
	return L_u8PinVal;
    1440:	89 81       	ldd	r24, Y+1	; 0x01
}
    1442:	0f 90       	pop	r0
    1444:	0f 90       	pop	r0
    1446:	0f 90       	pop	r0
    1448:	0f 90       	pop	r0
    144a:	0f 90       	pop	r0
    144c:	cf 91       	pop	r28
    144e:	df 91       	pop	r29
    1450:	08 95       	ret

00001452 <DIO_vSetPortDir>:
/*Port Functions*/
void DIO_vSetPortDir ( u8 A_u8PortNo, u8 A_u8Dir )
{
    1452:	df 93       	push	r29
    1454:	cf 93       	push	r28
    1456:	00 d0       	rcall	.+0      	; 0x1458 <DIO_vSetPortDir+0x6>
    1458:	00 d0       	rcall	.+0      	; 0x145a <DIO_vSetPortDir+0x8>
    145a:	cd b7       	in	r28, 0x3d	; 61
    145c:	de b7       	in	r29, 0x3e	; 62
    145e:	89 83       	std	Y+1, r24	; 0x01
    1460:	6a 83       	std	Y+2, r22	; 0x02
	switch(A_u8PortNo)
    1462:	89 81       	ldd	r24, Y+1	; 0x01
    1464:	28 2f       	mov	r18, r24
    1466:	30 e0       	ldi	r19, 0x00	; 0
    1468:	3c 83       	std	Y+4, r19	; 0x04
    146a:	2b 83       	std	Y+3, r18	; 0x03
    146c:	8b 81       	ldd	r24, Y+3	; 0x03
    146e:	9c 81       	ldd	r25, Y+4	; 0x04
    1470:	81 30       	cpi	r24, 0x01	; 1
    1472:	91 05       	cpc	r25, r1
    1474:	d1 f0       	breq	.+52     	; 0x14aa <DIO_vSetPortDir+0x58>
    1476:	2b 81       	ldd	r18, Y+3	; 0x03
    1478:	3c 81       	ldd	r19, Y+4	; 0x04
    147a:	22 30       	cpi	r18, 0x02	; 2
    147c:	31 05       	cpc	r19, r1
    147e:	2c f4       	brge	.+10     	; 0x148a <DIO_vSetPortDir+0x38>
    1480:	8b 81       	ldd	r24, Y+3	; 0x03
    1482:	9c 81       	ldd	r25, Y+4	; 0x04
    1484:	00 97       	sbiw	r24, 0x00	; 0
    1486:	61 f0       	breq	.+24     	; 0x14a0 <DIO_vSetPortDir+0x4e>
    1488:	1e c0       	rjmp	.+60     	; 0x14c6 <DIO_vSetPortDir+0x74>
    148a:	2b 81       	ldd	r18, Y+3	; 0x03
    148c:	3c 81       	ldd	r19, Y+4	; 0x04
    148e:	22 30       	cpi	r18, 0x02	; 2
    1490:	31 05       	cpc	r19, r1
    1492:	81 f0       	breq	.+32     	; 0x14b4 <DIO_vSetPortDir+0x62>
    1494:	8b 81       	ldd	r24, Y+3	; 0x03
    1496:	9c 81       	ldd	r25, Y+4	; 0x04
    1498:	83 30       	cpi	r24, 0x03	; 3
    149a:	91 05       	cpc	r25, r1
    149c:	81 f0       	breq	.+32     	; 0x14be <DIO_vSetPortDir+0x6c>
    149e:	13 c0       	rjmp	.+38     	; 0x14c6 <DIO_vSetPortDir+0x74>
	{
	case DIO_PORTA:
		DDRA = A_u8Dir;
    14a0:	ea e3       	ldi	r30, 0x3A	; 58
    14a2:	f0 e0       	ldi	r31, 0x00	; 0
    14a4:	8a 81       	ldd	r24, Y+2	; 0x02
    14a6:	80 83       	st	Z, r24
    14a8:	0e c0       	rjmp	.+28     	; 0x14c6 <DIO_vSetPortDir+0x74>
		break;
	case DIO_PORTB:
		DDRB = A_u8Dir;
    14aa:	e7 e3       	ldi	r30, 0x37	; 55
    14ac:	f0 e0       	ldi	r31, 0x00	; 0
    14ae:	8a 81       	ldd	r24, Y+2	; 0x02
    14b0:	80 83       	st	Z, r24
    14b2:	09 c0       	rjmp	.+18     	; 0x14c6 <DIO_vSetPortDir+0x74>
		break;
	case DIO_PORTC:
		DDRC = A_u8Dir;
    14b4:	e4 e3       	ldi	r30, 0x34	; 52
    14b6:	f0 e0       	ldi	r31, 0x00	; 0
    14b8:	8a 81       	ldd	r24, Y+2	; 0x02
    14ba:	80 83       	st	Z, r24
    14bc:	04 c0       	rjmp	.+8      	; 0x14c6 <DIO_vSetPortDir+0x74>
		break;
	case DIO_PORTD:
		DDRD = A_u8Dir;
    14be:	e1 e3       	ldi	r30, 0x31	; 49
    14c0:	f0 e0       	ldi	r31, 0x00	; 0
    14c2:	8a 81       	ldd	r24, Y+2	; 0x02
    14c4:	80 83       	st	Z, r24
		break;
	}
}
    14c6:	0f 90       	pop	r0
    14c8:	0f 90       	pop	r0
    14ca:	0f 90       	pop	r0
    14cc:	0f 90       	pop	r0
    14ce:	cf 91       	pop	r28
    14d0:	df 91       	pop	r29
    14d2:	08 95       	ret

000014d4 <DIO_vSetPortVal>:
void DIO_vSetPortVal ( u8 A_u8PortNo, u8 Au8Val )
{
    14d4:	df 93       	push	r29
    14d6:	cf 93       	push	r28
    14d8:	00 d0       	rcall	.+0      	; 0x14da <DIO_vSetPortVal+0x6>
    14da:	00 d0       	rcall	.+0      	; 0x14dc <DIO_vSetPortVal+0x8>
    14dc:	cd b7       	in	r28, 0x3d	; 61
    14de:	de b7       	in	r29, 0x3e	; 62
    14e0:	89 83       	std	Y+1, r24	; 0x01
    14e2:	6a 83       	std	Y+2, r22	; 0x02
	switch(A_u8PortNo)
    14e4:	89 81       	ldd	r24, Y+1	; 0x01
    14e6:	28 2f       	mov	r18, r24
    14e8:	30 e0       	ldi	r19, 0x00	; 0
    14ea:	3c 83       	std	Y+4, r19	; 0x04
    14ec:	2b 83       	std	Y+3, r18	; 0x03
    14ee:	8b 81       	ldd	r24, Y+3	; 0x03
    14f0:	9c 81       	ldd	r25, Y+4	; 0x04
    14f2:	81 30       	cpi	r24, 0x01	; 1
    14f4:	91 05       	cpc	r25, r1
    14f6:	d1 f0       	breq	.+52     	; 0x152c <DIO_vSetPortVal+0x58>
    14f8:	2b 81       	ldd	r18, Y+3	; 0x03
    14fa:	3c 81       	ldd	r19, Y+4	; 0x04
    14fc:	22 30       	cpi	r18, 0x02	; 2
    14fe:	31 05       	cpc	r19, r1
    1500:	2c f4       	brge	.+10     	; 0x150c <DIO_vSetPortVal+0x38>
    1502:	8b 81       	ldd	r24, Y+3	; 0x03
    1504:	9c 81       	ldd	r25, Y+4	; 0x04
    1506:	00 97       	sbiw	r24, 0x00	; 0
    1508:	61 f0       	breq	.+24     	; 0x1522 <DIO_vSetPortVal+0x4e>
    150a:	1e c0       	rjmp	.+60     	; 0x1548 <DIO_vSetPortVal+0x74>
    150c:	2b 81       	ldd	r18, Y+3	; 0x03
    150e:	3c 81       	ldd	r19, Y+4	; 0x04
    1510:	22 30       	cpi	r18, 0x02	; 2
    1512:	31 05       	cpc	r19, r1
    1514:	81 f0       	breq	.+32     	; 0x1536 <DIO_vSetPortVal+0x62>
    1516:	8b 81       	ldd	r24, Y+3	; 0x03
    1518:	9c 81       	ldd	r25, Y+4	; 0x04
    151a:	83 30       	cpi	r24, 0x03	; 3
    151c:	91 05       	cpc	r25, r1
    151e:	81 f0       	breq	.+32     	; 0x1540 <DIO_vSetPortVal+0x6c>
    1520:	13 c0       	rjmp	.+38     	; 0x1548 <DIO_vSetPortVal+0x74>
	{
	case DIO_PORTA:
		PORTA = Au8Val;
    1522:	eb e3       	ldi	r30, 0x3B	; 59
    1524:	f0 e0       	ldi	r31, 0x00	; 0
    1526:	8a 81       	ldd	r24, Y+2	; 0x02
    1528:	80 83       	st	Z, r24
    152a:	0e c0       	rjmp	.+28     	; 0x1548 <DIO_vSetPortVal+0x74>
		break;
	case DIO_PORTB:
		PORTB = Au8Val;
    152c:	e8 e3       	ldi	r30, 0x38	; 56
    152e:	f0 e0       	ldi	r31, 0x00	; 0
    1530:	8a 81       	ldd	r24, Y+2	; 0x02
    1532:	80 83       	st	Z, r24
    1534:	09 c0       	rjmp	.+18     	; 0x1548 <DIO_vSetPortVal+0x74>
		break;
	case DIO_PORTC:
		PORTC = Au8Val;
    1536:	e5 e3       	ldi	r30, 0x35	; 53
    1538:	f0 e0       	ldi	r31, 0x00	; 0
    153a:	8a 81       	ldd	r24, Y+2	; 0x02
    153c:	80 83       	st	Z, r24
    153e:	04 c0       	rjmp	.+8      	; 0x1548 <DIO_vSetPortVal+0x74>
		break;
	case DIO_PORTD:
		PORTD = Au8Val;
    1540:	e2 e3       	ldi	r30, 0x32	; 50
    1542:	f0 e0       	ldi	r31, 0x00	; 0
    1544:	8a 81       	ldd	r24, Y+2	; 0x02
    1546:	80 83       	st	Z, r24
		break;
	}
}
    1548:	0f 90       	pop	r0
    154a:	0f 90       	pop	r0
    154c:	0f 90       	pop	r0
    154e:	0f 90       	pop	r0
    1550:	cf 91       	pop	r28
    1552:	df 91       	pop	r29
    1554:	08 95       	ret

00001556 <DIO_GetPortVal>:
u8   DIO_GetPortVal  ( u8 A_u8PortNo )
{
    1556:	df 93       	push	r29
    1558:	cf 93       	push	r28
    155a:	00 d0       	rcall	.+0      	; 0x155c <DIO_GetPortVal+0x6>
    155c:	00 d0       	rcall	.+0      	; 0x155e <DIO_GetPortVal+0x8>
    155e:	cd b7       	in	r28, 0x3d	; 61
    1560:	de b7       	in	r29, 0x3e	; 62
    1562:	8a 83       	std	Y+2, r24	; 0x02
	u8 L_u8PortVal = 0;       //the variable will be returned
    1564:	19 82       	std	Y+1, r1	; 0x01

		switch(A_u8PortNo)
    1566:	8a 81       	ldd	r24, Y+2	; 0x02
    1568:	28 2f       	mov	r18, r24
    156a:	30 e0       	ldi	r19, 0x00	; 0
    156c:	3c 83       	std	Y+4, r19	; 0x04
    156e:	2b 83       	std	Y+3, r18	; 0x03
    1570:	8b 81       	ldd	r24, Y+3	; 0x03
    1572:	9c 81       	ldd	r25, Y+4	; 0x04
    1574:	81 30       	cpi	r24, 0x01	; 1
    1576:	91 05       	cpc	r25, r1
    1578:	d1 f0       	breq	.+52     	; 0x15ae <DIO_GetPortVal+0x58>
    157a:	2b 81       	ldd	r18, Y+3	; 0x03
    157c:	3c 81       	ldd	r19, Y+4	; 0x04
    157e:	22 30       	cpi	r18, 0x02	; 2
    1580:	31 05       	cpc	r19, r1
    1582:	2c f4       	brge	.+10     	; 0x158e <DIO_GetPortVal+0x38>
    1584:	8b 81       	ldd	r24, Y+3	; 0x03
    1586:	9c 81       	ldd	r25, Y+4	; 0x04
    1588:	00 97       	sbiw	r24, 0x00	; 0
    158a:	61 f0       	breq	.+24     	; 0x15a4 <DIO_GetPortVal+0x4e>
    158c:	1e c0       	rjmp	.+60     	; 0x15ca <DIO_GetPortVal+0x74>
    158e:	2b 81       	ldd	r18, Y+3	; 0x03
    1590:	3c 81       	ldd	r19, Y+4	; 0x04
    1592:	22 30       	cpi	r18, 0x02	; 2
    1594:	31 05       	cpc	r19, r1
    1596:	81 f0       	breq	.+32     	; 0x15b8 <DIO_GetPortVal+0x62>
    1598:	8b 81       	ldd	r24, Y+3	; 0x03
    159a:	9c 81       	ldd	r25, Y+4	; 0x04
    159c:	83 30       	cpi	r24, 0x03	; 3
    159e:	91 05       	cpc	r25, r1
    15a0:	81 f0       	breq	.+32     	; 0x15c2 <DIO_GetPortVal+0x6c>
    15a2:	13 c0       	rjmp	.+38     	; 0x15ca <DIO_GetPortVal+0x74>
		{
		case DIO_PORTA:
			L_u8PortVal = PINA;
    15a4:	e9 e3       	ldi	r30, 0x39	; 57
    15a6:	f0 e0       	ldi	r31, 0x00	; 0
    15a8:	80 81       	ld	r24, Z
    15aa:	89 83       	std	Y+1, r24	; 0x01
    15ac:	0e c0       	rjmp	.+28     	; 0x15ca <DIO_GetPortVal+0x74>
			break;
		case DIO_PORTB:
			L_u8PortVal = PINB;
    15ae:	e6 e3       	ldi	r30, 0x36	; 54
    15b0:	f0 e0       	ldi	r31, 0x00	; 0
    15b2:	80 81       	ld	r24, Z
    15b4:	89 83       	std	Y+1, r24	; 0x01
    15b6:	09 c0       	rjmp	.+18     	; 0x15ca <DIO_GetPortVal+0x74>
			break;
		case DIO_PORTC:
			L_u8PortVal = PINC;
    15b8:	e3 e3       	ldi	r30, 0x33	; 51
    15ba:	f0 e0       	ldi	r31, 0x00	; 0
    15bc:	80 81       	ld	r24, Z
    15be:	89 83       	std	Y+1, r24	; 0x01
    15c0:	04 c0       	rjmp	.+8      	; 0x15ca <DIO_GetPortVal+0x74>
			break;
		case DIO_PORTD:
			L_u8PortVal = PIND;
    15c2:	e0 e3       	ldi	r30, 0x30	; 48
    15c4:	f0 e0       	ldi	r31, 0x00	; 0
    15c6:	80 81       	ld	r24, Z
    15c8:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
		return L_u8PortVal;
    15ca:	89 81       	ldd	r24, Y+1	; 0x01
}
    15cc:	0f 90       	pop	r0
    15ce:	0f 90       	pop	r0
    15d0:	0f 90       	pop	r0
    15d2:	0f 90       	pop	r0
    15d4:	cf 91       	pop	r28
    15d6:	df 91       	pop	r29
    15d8:	08 95       	ret

000015da <ultrasonic_init>:

#define ULTRASONIC_TRIGGER_PIN 2
#define ULTRASONIC_ECHO_PIN 3

void ultrasonic_init()
{
    15da:	df 93       	push	r29
    15dc:	cf 93       	push	r28
    15de:	cd b7       	in	r28, 0x3d	; 61
    15e0:	de b7       	in	r29, 0x3e	; 62
    // Configure trigger pin as output and echo pin as input
    DDRD |= (1 << ULTRASONIC_TRIGGER_PIN);
    15e2:	a1 e3       	ldi	r26, 0x31	; 49
    15e4:	b0 e0       	ldi	r27, 0x00	; 0
    15e6:	e1 e3       	ldi	r30, 0x31	; 49
    15e8:	f0 e0       	ldi	r31, 0x00	; 0
    15ea:	80 81       	ld	r24, Z
    15ec:	84 60       	ori	r24, 0x04	; 4
    15ee:	8c 93       	st	X, r24
    DDRD &= ~(1 << ULTRASONIC_ECHO_PIN);
    15f0:	a1 e3       	ldi	r26, 0x31	; 49
    15f2:	b0 e0       	ldi	r27, 0x00	; 0
    15f4:	e1 e3       	ldi	r30, 0x31	; 49
    15f6:	f0 e0       	ldi	r31, 0x00	; 0
    15f8:	80 81       	ld	r24, Z
    15fa:	87 7f       	andi	r24, 0xF7	; 247
    15fc:	8c 93       	st	X, r24
}
    15fe:	cf 91       	pop	r28
    1600:	df 91       	pop	r29
    1602:	08 95       	ret

00001604 <ultrasonic_get_distance>:

uint16_t ultrasonic_get_distance()
{
    1604:	df 93       	push	r29
    1606:	cf 93       	push	r28
    1608:	cd b7       	in	r28, 0x3d	; 61
    160a:	de b7       	in	r29, 0x3e	; 62
    160c:	6e 97       	sbiw	r28, 0x1e	; 30
    160e:	0f b6       	in	r0, 0x3f	; 63
    1610:	f8 94       	cli
    1612:	de bf       	out	0x3e, r29	; 62
    1614:	0f be       	out	0x3f, r0	; 63
    1616:	cd bf       	out	0x3d, r28	; 61
    uint16_t distance;
    uint32_t duration;

    // Send a 10us pulse on the trigger pin
    PORTD |= (1 << ULTRASONIC_TRIGGER_PIN);
    1618:	a2 e3       	ldi	r26, 0x32	; 50
    161a:	b0 e0       	ldi	r27, 0x00	; 0
    161c:	e2 e3       	ldi	r30, 0x32	; 50
    161e:	f0 e0       	ldi	r31, 0x00	; 0
    1620:	80 81       	ld	r24, Z
    1622:	84 60       	ori	r24, 0x04	; 4
    1624:	8c 93       	st	X, r24
    1626:	80 e0       	ldi	r24, 0x00	; 0
    1628:	90 e0       	ldi	r25, 0x00	; 0
    162a:	a0 e2       	ldi	r26, 0x20	; 32
    162c:	b1 e4       	ldi	r27, 0x41	; 65
    162e:	8d 8b       	std	Y+21, r24	; 0x15
    1630:	9e 8b       	std	Y+22, r25	; 0x16
    1632:	af 8b       	std	Y+23, r26	; 0x17
    1634:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1636:	6d 89       	ldd	r22, Y+21	; 0x15
    1638:	7e 89       	ldd	r23, Y+22	; 0x16
    163a:	8f 89       	ldd	r24, Y+23	; 0x17
    163c:	98 8d       	ldd	r25, Y+24	; 0x18
    163e:	20 e0       	ldi	r18, 0x00	; 0
    1640:	30 e0       	ldi	r19, 0x00	; 0
    1642:	40 e8       	ldi	r20, 0x80	; 128
    1644:	50 e4       	ldi	r21, 0x40	; 64
    1646:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    164a:	dc 01       	movw	r26, r24
    164c:	cb 01       	movw	r24, r22
    164e:	89 8b       	std	Y+17, r24	; 0x11
    1650:	9a 8b       	std	Y+18, r25	; 0x12
    1652:	ab 8b       	std	Y+19, r26	; 0x13
    1654:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    1656:	69 89       	ldd	r22, Y+17	; 0x11
    1658:	7a 89       	ldd	r23, Y+18	; 0x12
    165a:	8b 89       	ldd	r24, Y+19	; 0x13
    165c:	9c 89       	ldd	r25, Y+20	; 0x14
    165e:	20 e0       	ldi	r18, 0x00	; 0
    1660:	30 e0       	ldi	r19, 0x00	; 0
    1662:	40 e8       	ldi	r20, 0x80	; 128
    1664:	5f e3       	ldi	r21, 0x3F	; 63
    1666:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    166a:	88 23       	and	r24, r24
    166c:	1c f4       	brge	.+6      	; 0x1674 <ultrasonic_get_distance+0x70>
		__ticks = 1;
    166e:	81 e0       	ldi	r24, 0x01	; 1
    1670:	88 8b       	std	Y+16, r24	; 0x10
    1672:	91 c0       	rjmp	.+290    	; 0x1796 <ultrasonic_get_distance+0x192>
	else if (__tmp > 255)
    1674:	69 89       	ldd	r22, Y+17	; 0x11
    1676:	7a 89       	ldd	r23, Y+18	; 0x12
    1678:	8b 89       	ldd	r24, Y+19	; 0x13
    167a:	9c 89       	ldd	r25, Y+20	; 0x14
    167c:	20 e0       	ldi	r18, 0x00	; 0
    167e:	30 e0       	ldi	r19, 0x00	; 0
    1680:	4f e7       	ldi	r20, 0x7F	; 127
    1682:	53 e4       	ldi	r21, 0x43	; 67
    1684:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1688:	18 16       	cp	r1, r24
    168a:	0c f0       	brlt	.+2      	; 0x168e <ultrasonic_get_distance+0x8a>
    168c:	7b c0       	rjmp	.+246    	; 0x1784 <ultrasonic_get_distance+0x180>
	{
		_delay_ms(__us / 1000.0);
    168e:	6d 89       	ldd	r22, Y+21	; 0x15
    1690:	7e 89       	ldd	r23, Y+22	; 0x16
    1692:	8f 89       	ldd	r24, Y+23	; 0x17
    1694:	98 8d       	ldd	r25, Y+24	; 0x18
    1696:	20 e0       	ldi	r18, 0x00	; 0
    1698:	30 e0       	ldi	r19, 0x00	; 0
    169a:	4a e7       	ldi	r20, 0x7A	; 122
    169c:	54 e4       	ldi	r21, 0x44	; 68
    169e:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    16a2:	dc 01       	movw	r26, r24
    16a4:	cb 01       	movw	r24, r22
    16a6:	8c 87       	std	Y+12, r24	; 0x0c
    16a8:	9d 87       	std	Y+13, r25	; 0x0d
    16aa:	ae 87       	std	Y+14, r26	; 0x0e
    16ac:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    16ae:	6c 85       	ldd	r22, Y+12	; 0x0c
    16b0:	7d 85       	ldd	r23, Y+13	; 0x0d
    16b2:	8e 85       	ldd	r24, Y+14	; 0x0e
    16b4:	9f 85       	ldd	r25, Y+15	; 0x0f
    16b6:	20 e0       	ldi	r18, 0x00	; 0
    16b8:	30 e8       	ldi	r19, 0x80	; 128
    16ba:	4b e3       	ldi	r20, 0x3B	; 59
    16bc:	55 e4       	ldi	r21, 0x45	; 69
    16be:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    16c2:	dc 01       	movw	r26, r24
    16c4:	cb 01       	movw	r24, r22
    16c6:	88 87       	std	Y+8, r24	; 0x08
    16c8:	99 87       	std	Y+9, r25	; 0x09
    16ca:	aa 87       	std	Y+10, r26	; 0x0a
    16cc:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    16ce:	68 85       	ldd	r22, Y+8	; 0x08
    16d0:	79 85       	ldd	r23, Y+9	; 0x09
    16d2:	8a 85       	ldd	r24, Y+10	; 0x0a
    16d4:	9b 85       	ldd	r25, Y+11	; 0x0b
    16d6:	20 e0       	ldi	r18, 0x00	; 0
    16d8:	30 e0       	ldi	r19, 0x00	; 0
    16da:	40 e8       	ldi	r20, 0x80	; 128
    16dc:	5f e3       	ldi	r21, 0x3F	; 63
    16de:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    16e2:	88 23       	and	r24, r24
    16e4:	2c f4       	brge	.+10     	; 0x16f0 <ultrasonic_get_distance+0xec>
		__ticks = 1;
    16e6:	81 e0       	ldi	r24, 0x01	; 1
    16e8:	90 e0       	ldi	r25, 0x00	; 0
    16ea:	9f 83       	std	Y+7, r25	; 0x07
    16ec:	8e 83       	std	Y+6, r24	; 0x06
    16ee:	3f c0       	rjmp	.+126    	; 0x176e <ultrasonic_get_distance+0x16a>
	else if (__tmp > 65535)
    16f0:	68 85       	ldd	r22, Y+8	; 0x08
    16f2:	79 85       	ldd	r23, Y+9	; 0x09
    16f4:	8a 85       	ldd	r24, Y+10	; 0x0a
    16f6:	9b 85       	ldd	r25, Y+11	; 0x0b
    16f8:	20 e0       	ldi	r18, 0x00	; 0
    16fa:	3f ef       	ldi	r19, 0xFF	; 255
    16fc:	4f e7       	ldi	r20, 0x7F	; 127
    16fe:	57 e4       	ldi	r21, 0x47	; 71
    1700:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1704:	18 16       	cp	r1, r24
    1706:	4c f5       	brge	.+82     	; 0x175a <ultrasonic_get_distance+0x156>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1708:	6c 85       	ldd	r22, Y+12	; 0x0c
    170a:	7d 85       	ldd	r23, Y+13	; 0x0d
    170c:	8e 85       	ldd	r24, Y+14	; 0x0e
    170e:	9f 85       	ldd	r25, Y+15	; 0x0f
    1710:	20 e0       	ldi	r18, 0x00	; 0
    1712:	30 e0       	ldi	r19, 0x00	; 0
    1714:	40 e2       	ldi	r20, 0x20	; 32
    1716:	51 e4       	ldi	r21, 0x41	; 65
    1718:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    171c:	dc 01       	movw	r26, r24
    171e:	cb 01       	movw	r24, r22
    1720:	bc 01       	movw	r22, r24
    1722:	cd 01       	movw	r24, r26
    1724:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1728:	dc 01       	movw	r26, r24
    172a:	cb 01       	movw	r24, r22
    172c:	9f 83       	std	Y+7, r25	; 0x07
    172e:	8e 83       	std	Y+6, r24	; 0x06
    1730:	0f c0       	rjmp	.+30     	; 0x1750 <ultrasonic_get_distance+0x14c>
    1732:	8c e2       	ldi	r24, 0x2C	; 44
    1734:	91 e0       	ldi	r25, 0x01	; 1
    1736:	9d 83       	std	Y+5, r25	; 0x05
    1738:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    173a:	8c 81       	ldd	r24, Y+4	; 0x04
    173c:	9d 81       	ldd	r25, Y+5	; 0x05
    173e:	01 97       	sbiw	r24, 0x01	; 1
    1740:	f1 f7       	brne	.-4      	; 0x173e <ultrasonic_get_distance+0x13a>
    1742:	9d 83       	std	Y+5, r25	; 0x05
    1744:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1746:	8e 81       	ldd	r24, Y+6	; 0x06
    1748:	9f 81       	ldd	r25, Y+7	; 0x07
    174a:	01 97       	sbiw	r24, 0x01	; 1
    174c:	9f 83       	std	Y+7, r25	; 0x07
    174e:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1750:	8e 81       	ldd	r24, Y+6	; 0x06
    1752:	9f 81       	ldd	r25, Y+7	; 0x07
    1754:	00 97       	sbiw	r24, 0x00	; 0
    1756:	69 f7       	brne	.-38     	; 0x1732 <ultrasonic_get_distance+0x12e>
    1758:	24 c0       	rjmp	.+72     	; 0x17a2 <ultrasonic_get_distance+0x19e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    175a:	68 85       	ldd	r22, Y+8	; 0x08
    175c:	79 85       	ldd	r23, Y+9	; 0x09
    175e:	8a 85       	ldd	r24, Y+10	; 0x0a
    1760:	9b 85       	ldd	r25, Y+11	; 0x0b
    1762:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1766:	dc 01       	movw	r26, r24
    1768:	cb 01       	movw	r24, r22
    176a:	9f 83       	std	Y+7, r25	; 0x07
    176c:	8e 83       	std	Y+6, r24	; 0x06
    176e:	8e 81       	ldd	r24, Y+6	; 0x06
    1770:	9f 81       	ldd	r25, Y+7	; 0x07
    1772:	9b 83       	std	Y+3, r25	; 0x03
    1774:	8a 83       	std	Y+2, r24	; 0x02
    1776:	8a 81       	ldd	r24, Y+2	; 0x02
    1778:	9b 81       	ldd	r25, Y+3	; 0x03
    177a:	01 97       	sbiw	r24, 0x01	; 1
    177c:	f1 f7       	brne	.-4      	; 0x177a <ultrasonic_get_distance+0x176>
    177e:	9b 83       	std	Y+3, r25	; 0x03
    1780:	8a 83       	std	Y+2, r24	; 0x02
    1782:	0f c0       	rjmp	.+30     	; 0x17a2 <ultrasonic_get_distance+0x19e>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1784:	69 89       	ldd	r22, Y+17	; 0x11
    1786:	7a 89       	ldd	r23, Y+18	; 0x12
    1788:	8b 89       	ldd	r24, Y+19	; 0x13
    178a:	9c 89       	ldd	r25, Y+20	; 0x14
    178c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1790:	dc 01       	movw	r26, r24
    1792:	cb 01       	movw	r24, r22
    1794:	88 8b       	std	Y+16, r24	; 0x10
    1796:	88 89       	ldd	r24, Y+16	; 0x10
    1798:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    179a:	89 81       	ldd	r24, Y+1	; 0x01
    179c:	8a 95       	dec	r24
    179e:	f1 f7       	brne	.-4      	; 0x179c <ultrasonic_get_distance+0x198>
    17a0:	89 83       	std	Y+1, r24	; 0x01
    _delay_us(10);
    PORTD &= ~(1 << ULTRASONIC_TRIGGER_PIN);
    17a2:	a2 e3       	ldi	r26, 0x32	; 50
    17a4:	b0 e0       	ldi	r27, 0x00	; 0
    17a6:	e2 e3       	ldi	r30, 0x32	; 50
    17a8:	f0 e0       	ldi	r31, 0x00	; 0
    17aa:	80 81       	ld	r24, Z
    17ac:	8b 7f       	andi	r24, 0xFB	; 251
    17ae:	8c 93       	st	X, r24

    // Measure the duration of the pulse on the echo pin
    while (!(PIND & (1 << ULTRASONIC_ECHO_PIN))); // Wait for the rising edge
    17b0:	e0 e3       	ldi	r30, 0x30	; 48
    17b2:	f0 e0       	ldi	r31, 0x00	; 0
    17b4:	80 81       	ld	r24, Z
    17b6:	88 2f       	mov	r24, r24
    17b8:	90 e0       	ldi	r25, 0x00	; 0
    17ba:	88 70       	andi	r24, 0x08	; 8
    17bc:	90 70       	andi	r25, 0x00	; 0
    17be:	00 97       	sbiw	r24, 0x00	; 0
    17c0:	b9 f3       	breq	.-18     	; 0x17b0 <ultrasonic_get_distance+0x1ac>
    TCNT1 = 0; // Reset Timer1
    17c2:	ec e4       	ldi	r30, 0x4C	; 76
    17c4:	f0 e0       	ldi	r31, 0x00	; 0
    17c6:	11 82       	std	Z+1, r1	; 0x01
    17c8:	10 82       	st	Z, r1
    TCCR1B |= (1 << CS11); // Start Timer1 with prescaler 8
    17ca:	ae e4       	ldi	r26, 0x4E	; 78
    17cc:	b0 e0       	ldi	r27, 0x00	; 0
    17ce:	ee e4       	ldi	r30, 0x4E	; 78
    17d0:	f0 e0       	ldi	r31, 0x00	; 0
    17d2:	80 81       	ld	r24, Z
    17d4:	82 60       	ori	r24, 0x02	; 2
    17d6:	8c 93       	st	X, r24

    while (PIND & (1 << ULTRASONIC_ECHO_PIN)); // Wait for the falling edge
    17d8:	e0 e3       	ldi	r30, 0x30	; 48
    17da:	f0 e0       	ldi	r31, 0x00	; 0
    17dc:	80 81       	ld	r24, Z
    17de:	88 2f       	mov	r24, r24
    17e0:	90 e0       	ldi	r25, 0x00	; 0
    17e2:	88 70       	andi	r24, 0x08	; 8
    17e4:	90 70       	andi	r25, 0x00	; 0
    17e6:	00 97       	sbiw	r24, 0x00	; 0
    17e8:	b9 f7       	brne	.-18     	; 0x17d8 <ultrasonic_get_distance+0x1d4>
    duration = TCNT1; // Read Timer1 value
    17ea:	ec e4       	ldi	r30, 0x4C	; 76
    17ec:	f0 e0       	ldi	r31, 0x00	; 0
    17ee:	80 81       	ld	r24, Z
    17f0:	91 81       	ldd	r25, Z+1	; 0x01
    17f2:	cc 01       	movw	r24, r24
    17f4:	a0 e0       	ldi	r26, 0x00	; 0
    17f6:	b0 e0       	ldi	r27, 0x00	; 0
    17f8:	89 8f       	std	Y+25, r24	; 0x19
    17fa:	9a 8f       	std	Y+26, r25	; 0x1a
    17fc:	ab 8f       	std	Y+27, r26	; 0x1b
    17fe:	bc 8f       	std	Y+28, r27	; 0x1c

    // Calculate distance in cm based on the duration
    distance = duration / 58; // Conversion factor for ultrasonic sensor HC-SR04
    1800:	89 8d       	ldd	r24, Y+25	; 0x19
    1802:	9a 8d       	ldd	r25, Y+26	; 0x1a
    1804:	ab 8d       	ldd	r26, Y+27	; 0x1b
    1806:	bc 8d       	ldd	r27, Y+28	; 0x1c
    1808:	2a e3       	ldi	r18, 0x3A	; 58
    180a:	30 e0       	ldi	r19, 0x00	; 0
    180c:	40 e0       	ldi	r20, 0x00	; 0
    180e:	50 e0       	ldi	r21, 0x00	; 0
    1810:	bc 01       	movw	r22, r24
    1812:	cd 01       	movw	r24, r26
    1814:	0e 94 5f 0f 	call	0x1ebe	; 0x1ebe <__udivmodsi4>
    1818:	da 01       	movw	r26, r20
    181a:	c9 01       	movw	r24, r18
    181c:	9e 8f       	std	Y+30, r25	; 0x1e
    181e:	8d 8f       	std	Y+29, r24	; 0x1d

    return distance;
    1820:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1822:	9e 8d       	ldd	r25, Y+30	; 0x1e
}
    1824:	6e 96       	adiw	r28, 0x1e	; 30
    1826:	0f b6       	in	r0, 0x3f	; 63
    1828:	f8 94       	cli
    182a:	de bf       	out	0x3e, r29	; 62
    182c:	0f be       	out	0x3f, r0	; 63
    182e:	cd bf       	out	0x3d, r28	; 61
    1830:	cf 91       	pop	r28
    1832:	df 91       	pop	r29
    1834:	08 95       	ret

00001836 <motors_init>:
#include "../../MCAL/DIO/DIO_int.h"
#include "../../MCAL/PWM/PWM.h"

// Motor control functions
void motors_init()
{
    1836:	df 93       	push	r29
    1838:	cf 93       	push	r28
    183a:	cd b7       	in	r28, 0x3d	; 61
    183c:	de b7       	in	r29, 0x3e	; 62
    // Initialize motor control pins as output on PORTC
    DIO_vSetPinDir(CONTROL_PORT, MOTOR_A_ENABLE_PIN, DIO_OUTPUT);
    183e:	82 e0       	ldi	r24, 0x02	; 2
    1840:	60 e0       	ldi	r22, 0x00	; 0
    1842:	41 e0       	ldi	r20, 0x01	; 1
    1844:	0e 94 af 07 	call	0xf5e	; 0xf5e <DIO_vSetPinDir>
    DIO_vSetPinDir(CONTROL_PORT, MOTOR_A_IN1_PIN, DIO_OUTPUT);
    1848:	82 e0       	ldi	r24, 0x02	; 2
    184a:	61 e0       	ldi	r22, 0x01	; 1
    184c:	41 e0       	ldi	r20, 0x01	; 1
    184e:	0e 94 af 07 	call	0xf5e	; 0xf5e <DIO_vSetPinDir>
    DIO_vSetPinDir(CONTROL_PORT, MOTOR_A_IN2_PIN, DIO_OUTPUT);
    1852:	82 e0       	ldi	r24, 0x02	; 2
    1854:	62 e0       	ldi	r22, 0x02	; 2
    1856:	41 e0       	ldi	r20, 0x01	; 1
    1858:	0e 94 af 07 	call	0xf5e	; 0xf5e <DIO_vSetPinDir>
    DIO_vSetPinDir(CONTROL_PORT, MOTOR_B_ENABLE_PIN, DIO_OUTPUT);
    185c:	82 e0       	ldi	r24, 0x02	; 2
    185e:	63 e0       	ldi	r22, 0x03	; 3
    1860:	41 e0       	ldi	r20, 0x01	; 1
    1862:	0e 94 af 07 	call	0xf5e	; 0xf5e <DIO_vSetPinDir>
    DIO_vSetPinDir(CONTROL_PORT, MOTOR_B_IN1_PIN, DIO_OUTPUT);
    1866:	82 e0       	ldi	r24, 0x02	; 2
    1868:	64 e0       	ldi	r22, 0x04	; 4
    186a:	41 e0       	ldi	r20, 0x01	; 1
    186c:	0e 94 af 07 	call	0xf5e	; 0xf5e <DIO_vSetPinDir>
    DIO_vSetPinDir(CONTROL_PORT, MOTOR_B_IN2_PIN, DIO_OUTPUT);
    1870:	82 e0       	ldi	r24, 0x02	; 2
    1872:	65 e0       	ldi	r22, 0x05	; 5
    1874:	41 e0       	ldi	r20, 0x01	; 1
    1876:	0e 94 af 07 	call	0xf5e	; 0xf5e <DIO_vSetPinDir>
        //DDRC |= (1 << PC0) | (1 << PC1) | (1 << PC2) | (1 << PC3);

        // Initialize PWM on OC1A (PC5) and OC1B (PC6)
        //pwm_init();

    pwm_init();
    187a:	0e 94 28 07 	call	0xe50	; 0xe50 <pwm_init>
}
    187e:	cf 91       	pop	r28
    1880:	df 91       	pop	r29
    1882:	08 95       	ret

00001884 <set_motor_speed>:

void set_motor_speed(uint16_t speed/*, uint8_t motor*/)
{
    1884:	df 93       	push	r29
    1886:	cf 93       	push	r28
    1888:	00 d0       	rcall	.+0      	; 0x188a <set_motor_speed+0x6>
    188a:	cd b7       	in	r28, 0x3d	; 61
    188c:	de b7       	in	r29, 0x3e	; 62
    188e:	9a 83       	std	Y+2, r25	; 0x02
    1890:	89 83       	std	Y+1, r24	; 0x01
	}
	else if (motor == MOTOR_B)
	{
		set_pwm_duty_cycle(pwm_B, speed); // Set PWM duty cycle for Motor B
	}*/
	set_pwm_duty_cycle(/*pwm_A,*/ speed);
    1892:	89 81       	ldd	r24, Y+1	; 0x01
    1894:	9a 81       	ldd	r25, Y+2	; 0x02
    1896:	0e 94 78 07 	call	0xef0	; 0xef0 <set_pwm_duty_cycle>

}
    189a:	0f 90       	pop	r0
    189c:	0f 90       	pop	r0
    189e:	cf 91       	pop	r28
    18a0:	df 91       	pop	r29
    18a2:	08 95       	ret

000018a4 <set_motor_direction>:

void set_motor_direction(uint8_t direction, uint8_t motor)
{
    18a4:	df 93       	push	r29
    18a6:	cf 93       	push	r28
    18a8:	00 d0       	rcall	.+0      	; 0x18aa <set_motor_direction+0x6>
    18aa:	cd b7       	in	r28, 0x3d	; 61
    18ac:	de b7       	in	r29, 0x3e	; 62
    18ae:	89 83       	std	Y+1, r24	; 0x01
    18b0:	6a 83       	std	Y+2, r22	; 0x02
    	{
    		CLR_BIT(CONTROL_PORT, MOTOR_B_IN1_PIN);
    		SET_BIT(CONTROL_PORT, MOTOR_B_IN2_PIN);
    }*/

	if (motor == MOTOR_A) {
    18b2:	8a 81       	ldd	r24, Y+2	; 0x02
    18b4:	88 23       	and	r24, r24
    18b6:	21 f5       	brne	.+72     	; 0x1900 <set_motor_direction+0x5c>
	        if (direction == FORWARD) {
    18b8:	89 81       	ldd	r24, Y+1	; 0x01
    18ba:	88 23       	and	r24, r24
    18bc:	79 f4       	brne	.+30     	; 0x18dc <set_motor_direction+0x38>
	            PORTC |= (1 << MOTOR_A_IN1_PIN);
    18be:	a5 e3       	ldi	r26, 0x35	; 53
    18c0:	b0 e0       	ldi	r27, 0x00	; 0
    18c2:	e5 e3       	ldi	r30, 0x35	; 53
    18c4:	f0 e0       	ldi	r31, 0x00	; 0
    18c6:	80 81       	ld	r24, Z
    18c8:	82 60       	ori	r24, 0x02	; 2
    18ca:	8c 93       	st	X, r24
	            PORTC &= ~(1 << MOTOR_A_IN2_PIN);
    18cc:	a5 e3       	ldi	r26, 0x35	; 53
    18ce:	b0 e0       	ldi	r27, 0x00	; 0
    18d0:	e5 e3       	ldi	r30, 0x35	; 53
    18d2:	f0 e0       	ldi	r31, 0x00	; 0
    18d4:	80 81       	ld	r24, Z
    18d6:	8b 7f       	andi	r24, 0xFB	; 251
    18d8:	8c 93       	st	X, r24
    18da:	38 c0       	rjmp	.+112    	; 0x194c <set_motor_direction+0xa8>
	        } else if (direction == BACKWARD) {
    18dc:	89 81       	ldd	r24, Y+1	; 0x01
    18de:	81 30       	cpi	r24, 0x01	; 1
    18e0:	a9 f5       	brne	.+106    	; 0x194c <set_motor_direction+0xa8>
	            PORTC &= ~(1 << MOTOR_A_IN1_PIN);
    18e2:	a5 e3       	ldi	r26, 0x35	; 53
    18e4:	b0 e0       	ldi	r27, 0x00	; 0
    18e6:	e5 e3       	ldi	r30, 0x35	; 53
    18e8:	f0 e0       	ldi	r31, 0x00	; 0
    18ea:	80 81       	ld	r24, Z
    18ec:	8d 7f       	andi	r24, 0xFD	; 253
    18ee:	8c 93       	st	X, r24
	            PORTC |= (1 << MOTOR_A_IN2_PIN);
    18f0:	a5 e3       	ldi	r26, 0x35	; 53
    18f2:	b0 e0       	ldi	r27, 0x00	; 0
    18f4:	e5 e3       	ldi	r30, 0x35	; 53
    18f6:	f0 e0       	ldi	r31, 0x00	; 0
    18f8:	80 81       	ld	r24, Z
    18fa:	84 60       	ori	r24, 0x04	; 4
    18fc:	8c 93       	st	X, r24
    18fe:	26 c0       	rjmp	.+76     	; 0x194c <set_motor_direction+0xa8>
	        }
	    } else if (motor == MOTOR_B) {
    1900:	8a 81       	ldd	r24, Y+2	; 0x02
    1902:	81 30       	cpi	r24, 0x01	; 1
    1904:	19 f5       	brne	.+70     	; 0x194c <set_motor_direction+0xa8>
	        if (direction == FORWARD) {
    1906:	89 81       	ldd	r24, Y+1	; 0x01
    1908:	88 23       	and	r24, r24
    190a:	79 f4       	brne	.+30     	; 0x192a <set_motor_direction+0x86>
	            PORTC |= (1 << MOTOR_B_IN1_PIN);
    190c:	a5 e3       	ldi	r26, 0x35	; 53
    190e:	b0 e0       	ldi	r27, 0x00	; 0
    1910:	e5 e3       	ldi	r30, 0x35	; 53
    1912:	f0 e0       	ldi	r31, 0x00	; 0
    1914:	80 81       	ld	r24, Z
    1916:	80 61       	ori	r24, 0x10	; 16
    1918:	8c 93       	st	X, r24
	            PORTC &= ~(1 << MOTOR_B_IN2_PIN);
    191a:	a5 e3       	ldi	r26, 0x35	; 53
    191c:	b0 e0       	ldi	r27, 0x00	; 0
    191e:	e5 e3       	ldi	r30, 0x35	; 53
    1920:	f0 e0       	ldi	r31, 0x00	; 0
    1922:	80 81       	ld	r24, Z
    1924:	8f 7d       	andi	r24, 0xDF	; 223
    1926:	8c 93       	st	X, r24
    1928:	11 c0       	rjmp	.+34     	; 0x194c <set_motor_direction+0xa8>
	        } else if (direction == BACKWARD) {
    192a:	89 81       	ldd	r24, Y+1	; 0x01
    192c:	81 30       	cpi	r24, 0x01	; 1
    192e:	71 f4       	brne	.+28     	; 0x194c <set_motor_direction+0xa8>
	            PORTC &= ~(1 << MOTOR_B_IN1_PIN);
    1930:	a5 e3       	ldi	r26, 0x35	; 53
    1932:	b0 e0       	ldi	r27, 0x00	; 0
    1934:	e5 e3       	ldi	r30, 0x35	; 53
    1936:	f0 e0       	ldi	r31, 0x00	; 0
    1938:	80 81       	ld	r24, Z
    193a:	8f 7e       	andi	r24, 0xEF	; 239
    193c:	8c 93       	st	X, r24
	            PORTC |= (1 << MOTOR_B_IN2_PIN);
    193e:	a5 e3       	ldi	r26, 0x35	; 53
    1940:	b0 e0       	ldi	r27, 0x00	; 0
    1942:	e5 e3       	ldi	r30, 0x35	; 53
    1944:	f0 e0       	ldi	r31, 0x00	; 0
    1946:	80 81       	ld	r24, Z
    1948:	80 62       	ori	r24, 0x20	; 32
    194a:	8c 93       	st	X, r24
	        }
	    }
}
    194c:	0f 90       	pop	r0
    194e:	0f 90       	pop	r0
    1950:	cf 91       	pop	r28
    1952:	df 91       	pop	r29
    1954:	08 95       	ret

00001956 <move_both_motors>:

void move_both_motors(/*int16_t  speedA, uint16_t  speedB*/uint16_t  speed, uint8_t directionA, uint8_t directionB)
{
    1956:	df 93       	push	r29
    1958:	cf 93       	push	r28
    195a:	00 d0       	rcall	.+0      	; 0x195c <move_both_motors+0x6>
    195c:	00 d0       	rcall	.+0      	; 0x195e <move_both_motors+0x8>
    195e:	cd b7       	in	r28, 0x3d	; 61
    1960:	de b7       	in	r29, 0x3e	; 62
    1962:	9a 83       	std	Y+2, r25	; 0x02
    1964:	89 83       	std	Y+1, r24	; 0x01
    1966:	6b 83       	std	Y+3, r22	; 0x03
    1968:	4c 83       	std	Y+4, r20	; 0x04
	//Enable the motors
	//DIO_vSetPinVal( PORTD, DDD5, DIO_HIGH);
	//DIO_vSetPinVal(PORTD, DDD4, DIO_HIGH);
	DIO_vSetPinVal( CONTROL_PORT, MOTOR_A_ENABLE_PIN, DIO_HIGH);
    196a:	82 e0       	ldi	r24, 0x02	; 2
    196c:	60 e0       	ldi	r22, 0x00	; 0
    196e:	41 e0       	ldi	r20, 0x01	; 1
    1970:	0e 94 af 08 	call	0x115e	; 0x115e <DIO_vSetPinVal>
	DIO_vSetPinVal(CONTROL_PORT, MOTOR_B_ENABLE_PIN, DIO_HIGH);
    1974:	82 e0       	ldi	r24, 0x02	; 2
    1976:	63 e0       	ldi	r22, 0x03	; 3
    1978:	41 e0       	ldi	r20, 0x01	; 1
    197a:	0e 94 af 08 	call	0x115e	; 0x115e <DIO_vSetPinVal>

    // Set speed and direction for both motors
    //set_motor_speed(speedA, MOTOR_A);
    //set_motor_speed(speedB, MOTOR_B);
	set_motor_speed(speed);
    197e:	89 81       	ldd	r24, Y+1	; 0x01
    1980:	9a 81       	ldd	r25, Y+2	; 0x02
    1982:	0e 94 42 0c 	call	0x1884	; 0x1884 <set_motor_speed>
    set_motor_direction(directionA, MOTOR_A);
    1986:	8b 81       	ldd	r24, Y+3	; 0x03
    1988:	60 e0       	ldi	r22, 0x00	; 0
    198a:	0e 94 52 0c 	call	0x18a4	; 0x18a4 <set_motor_direction>
    set_motor_direction(directionB, MOTOR_B);
    198e:	8c 81       	ldd	r24, Y+4	; 0x04
    1990:	61 e0       	ldi	r22, 0x01	; 1
    1992:	0e 94 52 0c 	call	0x18a4	; 0x18a4 <set_motor_direction>
}
    1996:	0f 90       	pop	r0
    1998:	0f 90       	pop	r0
    199a:	0f 90       	pop	r0
    199c:	0f 90       	pop	r0
    199e:	cf 91       	pop	r28
    19a0:	df 91       	pop	r29
    19a2:	08 95       	ret

000019a4 <stop_both_motors>:

void stop_both_motors()
{
    19a4:	df 93       	push	r29
    19a6:	cf 93       	push	r28
    19a8:	cd b7       	in	r28, 0x3d	; 61
    19aa:	de b7       	in	r29, 0x3e	; 62
	    // Stop both motors by setting the enable pins to LOW
	    DIO_vSetPinVal(CONTROL_PORT, MOTOR_A_ENABLE_PIN, DIO_LOW);
    19ac:	82 e0       	ldi	r24, 0x02	; 2
    19ae:	60 e0       	ldi	r22, 0x00	; 0
    19b0:	40 e0       	ldi	r20, 0x00	; 0
    19b2:	0e 94 af 08 	call	0x115e	; 0x115e <DIO_vSetPinVal>
	    DIO_vSetPinVal(CONTROL_PORT, MOTOR_B_ENABLE_PIN, DIO_LOW);
    19b6:	82 e0       	ldi	r24, 0x02	; 2
    19b8:	63 e0       	ldi	r22, 0x03	; 3
    19ba:	40 e0       	ldi	r20, 0x00	; 0
    19bc:	0e 94 af 08 	call	0x115e	; 0x115e <DIO_vSetPinVal>
}
    19c0:	cf 91       	pop	r28
    19c2:	df 91       	pop	r29
    19c4:	08 95       	ret

000019c6 <IR_sensor_init>:
 *  Created on: Aug 31, 2024
 *      Author: Raheek_Helal
 */
#include "IR.h"

void IR_sensor_init() {
    19c6:	df 93       	push	r29
    19c8:	cf 93       	push	r28
    19ca:	cd b7       	in	r28, 0x3d	; 61
    19cc:	de b7       	in	r29, 0x3e	; 62
    // Set the IR sensor pin as input
    IR_SENSOR_DDR &= ~(1 << IR_SENSOR_INPUT);
    19ce:	a7 e3       	ldi	r26, 0x37	; 55
    19d0:	b0 e0       	ldi	r27, 0x00	; 0
    19d2:	e7 e3       	ldi	r30, 0x37	; 55
    19d4:	f0 e0       	ldi	r31, 0x00	; 0
    19d6:	80 81       	ld	r24, Z
    19d8:	8e 7f       	andi	r24, 0xFE	; 254
    19da:	8c 93       	st	X, r24
}
    19dc:	cf 91       	pop	r28
    19de:	df 91       	pop	r29
    19e0:	08 95       	ret

000019e2 <IR_sensor_read>:

int IR_sensor_read() {
    19e2:	df 93       	push	r29
    19e4:	cf 93       	push	r28
    19e6:	00 d0       	rcall	.+0      	; 0x19e8 <IR_sensor_read+0x6>
    19e8:	cd b7       	in	r28, 0x3d	; 61
    19ea:	de b7       	in	r29, 0x3e	; 62
    // Read the value from the IR sensor pin
    if (IR_SENSOR_PIN & (1 << IR_SENSOR_INPUT))
    19ec:	e6 e3       	ldi	r30, 0x36	; 54
    19ee:	f0 e0       	ldi	r31, 0x00	; 0
    19f0:	80 81       	ld	r24, Z
    19f2:	88 2f       	mov	r24, r24
    19f4:	90 e0       	ldi	r25, 0x00	; 0
    19f6:	81 70       	andi	r24, 0x01	; 1
    19f8:	90 70       	andi	r25, 0x00	; 0
    19fa:	88 23       	and	r24, r24
    19fc:	29 f0       	breq	.+10     	; 0x1a08 <IR_sensor_read+0x26>
    {
        return 1; // IR sensor detected an object
    19fe:	81 e0       	ldi	r24, 0x01	; 1
    1a00:	90 e0       	ldi	r25, 0x00	; 0
    1a02:	9a 83       	std	Y+2, r25	; 0x02
    1a04:	89 83       	std	Y+1, r24	; 0x01
    1a06:	02 c0       	rjmp	.+4      	; 0x1a0c <IR_sensor_read+0x2a>
    }
    else
    {
        return 0; // No object detected by IR sensor
    1a08:	1a 82       	std	Y+2, r1	; 0x02
    1a0a:	19 82       	std	Y+1, r1	; 0x01
    1a0c:	89 81       	ldd	r24, Y+1	; 0x01
    1a0e:	9a 81       	ldd	r25, Y+2	; 0x02
    }
}
    1a10:	0f 90       	pop	r0
    1a12:	0f 90       	pop	r0
    1a14:	cf 91       	pop	r28
    1a16:	df 91       	pop	r29
    1a18:	08 95       	ret

00001a1a <gyroscope_init>:
#include "../../MCAL/TWI/TWI_int.h"

#define GYRO_ADDRESS 0x68

void gyroscope_init()
{
    1a1a:	df 93       	push	r29
    1a1c:	cf 93       	push	r28
    1a1e:	cd b7       	in	r28, 0x3d	; 61
    1a20:	de b7       	in	r29, 0x3e	; 62
    // Initialize gyroscope settings if needed
}
    1a22:	cf 91       	pop	r28
    1a24:	df 91       	pop	r29
    1a26:	08 95       	ret

00001a28 <read_gyroscope_data>:

int16_t read_gyroscope_data(uint8_t axis) {
    1a28:	df 93       	push	r29
    1a2a:	cf 93       	push	r28
    1a2c:	00 d0       	rcall	.+0      	; 0x1a2e <read_gyroscope_data+0x6>
    1a2e:	0f 92       	push	r0
    1a30:	cd b7       	in	r28, 0x3d	; 61
    1a32:	de b7       	in	r29, 0x3e	; 62
    1a34:	8b 83       	std	Y+3, r24	; 0x03
    int16_t gyro_data;

    MTWI_u8SendStartCondition();
    1a36:	0e 94 61 06 	call	0xcc2	; 0xcc2 <MTWI_u8SendStartCondition>
    MTWI_u8SendSlaveAddressRw(GYRO_ADDRESS, TWI_WRITE);
    1a3a:	88 e6       	ldi	r24, 0x68	; 104
    1a3c:	60 e0       	ldi	r22, 0x00	; 0
    1a3e:	0e 94 89 06 	call	0xd12	; 0xd12 <MTWI_u8SendSlaveAddressRw>
    MTWI_u8SendByte(axis);
    1a42:	8b 81       	ldd	r24, Y+3	; 0x03
    1a44:	0e 94 b4 06 	call	0xd68	; 0xd68 <MTWI_u8SendByte>
    MTWI_u8SendRepeatedStartCondition();
    1a48:	0e 94 75 06 	call	0xcea	; 0xcea <MTWI_u8SendRepeatedStartCondition>
    MTWI_u8SendSlaveAddressRw(GYRO_ADDRESS, TWI_READ);
    1a4c:	88 e6       	ldi	r24, 0x68	; 104
    1a4e:	61 e0       	ldi	r22, 0x01	; 1
    1a50:	0e 94 89 06 	call	0xd12	; 0xd12 <MTWI_u8SendSlaveAddressRw>

    gyro_data = (int16_t)(MTWI_u8ReceiveByte(&axis, TWI_ACK)) << 8;
    1a54:	ce 01       	movw	r24, r28
    1a56:	03 96       	adiw	r24, 0x03	; 3
    1a58:	61 e0       	ldi	r22, 0x01	; 1
    1a5a:	0e 94 cf 06 	call	0xd9e	; 0xd9e <MTWI_u8ReceiveByte>
    1a5e:	88 2f       	mov	r24, r24
    1a60:	90 e0       	ldi	r25, 0x00	; 0
    1a62:	98 2f       	mov	r25, r24
    1a64:	88 27       	eor	r24, r24
    1a66:	9a 83       	std	Y+2, r25	; 0x02
    1a68:	89 83       	std	Y+1, r24	; 0x01
    gyro_data |= MTWI_u8ReceiveByte(&axis, TWI_NOT_ACK);
    1a6a:	ce 01       	movw	r24, r28
    1a6c:	03 96       	adiw	r24, 0x03	; 3
    1a6e:	60 e0       	ldi	r22, 0x00	; 0
    1a70:	0e 94 cf 06 	call	0xd9e	; 0xd9e <MTWI_u8ReceiveByte>
    1a74:	28 2f       	mov	r18, r24
    1a76:	30 e0       	ldi	r19, 0x00	; 0
    1a78:	89 81       	ldd	r24, Y+1	; 0x01
    1a7a:	9a 81       	ldd	r25, Y+2	; 0x02
    1a7c:	82 2b       	or	r24, r18
    1a7e:	93 2b       	or	r25, r19
    1a80:	9a 83       	std	Y+2, r25	; 0x02
    1a82:	89 83       	std	Y+1, r24	; 0x01

    MTWI_u8SendStopCondition();
    1a84:	0e 94 0e 07 	call	0xe1c	; 0xe1c <MTWI_u8SendStopCondition>

    return gyro_data;
    1a88:	89 81       	ldd	r24, Y+1	; 0x01
    1a8a:	9a 81       	ldd	r25, Y+2	; 0x02
}
    1a8c:	0f 90       	pop	r0
    1a8e:	0f 90       	pop	r0
    1a90:	0f 90       	pop	r0
    1a92:	cf 91       	pop	r28
    1a94:	df 91       	pop	r29
    1a96:	08 95       	ret

00001a98 <encoder_init>:
#include "Encoder.h"
#include <stdio.h>

// Initialize encoder pins
void encoder_init()
{
    1a98:	df 93       	push	r29
    1a9a:	cf 93       	push	r28
    1a9c:	cd b7       	in	r28, 0x3d	; 61
    1a9e:	de b7       	in	r29, 0x3e	; 62
    // Set encoder pins as inputs
    DIO_vSetPinDir  ( DIO_PORTD, ENCODER_A_PIN, DIO_INPUT );
    1aa0:	83 e0       	ldi	r24, 0x03	; 3
    1aa2:	62 e0       	ldi	r22, 0x02	; 2
    1aa4:	40 e0       	ldi	r20, 0x00	; 0
    1aa6:	0e 94 af 07 	call	0xf5e	; 0xf5e <DIO_vSetPinDir>
    DIO_vSetPinDir  ( DIO_PORTD, ENCODER_B_PIN, DIO_INPUT );
    1aaa:	83 e0       	ldi	r24, 0x03	; 3
    1aac:	63 e0       	ldi	r22, 0x03	; 3
    1aae:	40 e0       	ldi	r20, 0x00	; 0
    1ab0:	0e 94 af 07 	call	0xf5e	; 0xf5e <DIO_vSetPinDir>

    // Enable pull-up resistors for encoder pins
    DIO_vSetPinVal  ( DIO_PORTD, ENCODER_A_PIN, DIO_HIGH );
    1ab4:	83 e0       	ldi	r24, 0x03	; 3
    1ab6:	62 e0       	ldi	r22, 0x02	; 2
    1ab8:	41 e0       	ldi	r20, 0x01	; 1
    1aba:	0e 94 af 08 	call	0x115e	; 0x115e <DIO_vSetPinVal>
    DIO_vSetPinVal  ( DIO_PORTD, ENCODER_B_PIN, DIO_HIGH );
    1abe:	83 e0       	ldi	r24, 0x03	; 3
    1ac0:	63 e0       	ldi	r22, 0x03	; 3
    1ac2:	41 e0       	ldi	r20, 0x01	; 1
    1ac4:	0e 94 af 08 	call	0x115e	; 0x115e <DIO_vSetPinVal>
}
    1ac8:	cf 91       	pop	r28
    1aca:	df 91       	pop	r29
    1acc:	08 95       	ret

00001ace <read_encoder_position>:

// Read encoder position
int read_encoder_position()
{
    1ace:	df 93       	push	r29
    1ad0:	cf 93       	push	r28
    1ad2:	0f 92       	push	r0
    1ad4:	cd b7       	in	r28, 0x3d	; 61
    1ad6:	de b7       	in	r29, 0x3e	; 62
    static uint8_t prev_state = 0;
    static int position = 0;

    uint8_t current_state = (PIND & ((1 << ENCODER_A_PIN) | (1 << ENCODER_B_PIN)));
    1ad8:	e0 e3       	ldi	r30, 0x30	; 48
    1ada:	f0 e0       	ldi	r31, 0x00	; 0
    1adc:	80 81       	ld	r24, Z
    1ade:	8c 70       	andi	r24, 0x0C	; 12
    1ae0:	89 83       	std	Y+1, r24	; 0x01

    if (prev_state == 0b00 && current_state == 0b01) {
    1ae2:	80 91 80 00 	lds	r24, 0x0080
    1ae6:	88 23       	and	r24, r24
    1ae8:	69 f4       	brne	.+26     	; 0x1b04 <read_encoder_position+0x36>
    1aea:	89 81       	ldd	r24, Y+1	; 0x01
    1aec:	81 30       	cpi	r24, 0x01	; 1
    1aee:	51 f4       	brne	.+20     	; 0x1b04 <read_encoder_position+0x36>
        position++;
    1af0:	80 91 7e 00 	lds	r24, 0x007E
    1af4:	90 91 7f 00 	lds	r25, 0x007F
    1af8:	01 96       	adiw	r24, 0x01	; 1
    1afa:	90 93 7f 00 	sts	0x007F, r25
    1afe:	80 93 7e 00 	sts	0x007E, r24
    1b02:	32 c0       	rjmp	.+100    	; 0x1b68 <read_encoder_position+0x9a>
    } else if (prev_state == 0b01 && current_state == 0b11) {
    1b04:	80 91 80 00 	lds	r24, 0x0080
    1b08:	81 30       	cpi	r24, 0x01	; 1
    1b0a:	69 f4       	brne	.+26     	; 0x1b26 <read_encoder_position+0x58>
    1b0c:	89 81       	ldd	r24, Y+1	; 0x01
    1b0e:	83 30       	cpi	r24, 0x03	; 3
    1b10:	51 f4       	brne	.+20     	; 0x1b26 <read_encoder_position+0x58>
        position++;
    1b12:	80 91 7e 00 	lds	r24, 0x007E
    1b16:	90 91 7f 00 	lds	r25, 0x007F
    1b1a:	01 96       	adiw	r24, 0x01	; 1
    1b1c:	90 93 7f 00 	sts	0x007F, r25
    1b20:	80 93 7e 00 	sts	0x007E, r24
    1b24:	21 c0       	rjmp	.+66     	; 0x1b68 <read_encoder_position+0x9a>
    } else if (prev_state == 0b11 && current_state == 0b10) {
    1b26:	80 91 80 00 	lds	r24, 0x0080
    1b2a:	83 30       	cpi	r24, 0x03	; 3
    1b2c:	69 f4       	brne	.+26     	; 0x1b48 <read_encoder_position+0x7a>
    1b2e:	89 81       	ldd	r24, Y+1	; 0x01
    1b30:	82 30       	cpi	r24, 0x02	; 2
    1b32:	51 f4       	brne	.+20     	; 0x1b48 <read_encoder_position+0x7a>
        position--;
    1b34:	80 91 7e 00 	lds	r24, 0x007E
    1b38:	90 91 7f 00 	lds	r25, 0x007F
    1b3c:	01 97       	sbiw	r24, 0x01	; 1
    1b3e:	90 93 7f 00 	sts	0x007F, r25
    1b42:	80 93 7e 00 	sts	0x007E, r24
    1b46:	10 c0       	rjmp	.+32     	; 0x1b68 <read_encoder_position+0x9a>
    } else if (prev_state == 0b10 && current_state == 0b00) {
    1b48:	80 91 80 00 	lds	r24, 0x0080
    1b4c:	82 30       	cpi	r24, 0x02	; 2
    1b4e:	61 f4       	brne	.+24     	; 0x1b68 <read_encoder_position+0x9a>
    1b50:	89 81       	ldd	r24, Y+1	; 0x01
    1b52:	88 23       	and	r24, r24
    1b54:	49 f4       	brne	.+18     	; 0x1b68 <read_encoder_position+0x9a>
        position--;
    1b56:	80 91 7e 00 	lds	r24, 0x007E
    1b5a:	90 91 7f 00 	lds	r25, 0x007F
    1b5e:	01 97       	sbiw	r24, 0x01	; 1
    1b60:	90 93 7f 00 	sts	0x007F, r25
    1b64:	80 93 7e 00 	sts	0x007E, r24
    }

    prev_state = current_state;
    1b68:	89 81       	ldd	r24, Y+1	; 0x01
    1b6a:	80 93 80 00 	sts	0x0080, r24
    printf("Position Change: %d\n", position);
    1b6e:	20 91 7e 00 	lds	r18, 0x007E
    1b72:	30 91 7f 00 	lds	r19, 0x007F
    1b76:	00 d0       	rcall	.+0      	; 0x1b78 <read_encoder_position+0xaa>
    1b78:	00 d0       	rcall	.+0      	; 0x1b7a <read_encoder_position+0xac>
    1b7a:	ed b7       	in	r30, 0x3d	; 61
    1b7c:	fe b7       	in	r31, 0x3e	; 62
    1b7e:	31 96       	adiw	r30, 0x01	; 1
    1b80:	80 e6       	ldi	r24, 0x60	; 96
    1b82:	90 e0       	ldi	r25, 0x00	; 0
    1b84:	91 83       	std	Z+1, r25	; 0x01
    1b86:	80 83       	st	Z, r24
    1b88:	33 83       	std	Z+3, r19	; 0x03
    1b8a:	22 83       	std	Z+2, r18	; 0x02
    1b8c:	0e 94 b8 0f 	call	0x1f70	; 0x1f70 <printf>
    1b90:	0f 90       	pop	r0
    1b92:	0f 90       	pop	r0
    1b94:	0f 90       	pop	r0
    1b96:	0f 90       	pop	r0

    return position;
    1b98:	80 91 7e 00 	lds	r24, 0x007E
    1b9c:	90 91 7f 00 	lds	r25, 0x007F
}
    1ba0:	0f 90       	pop	r0
    1ba2:	cf 91       	pop	r28
    1ba4:	df 91       	pop	r29
    1ba6:	08 95       	ret

00001ba8 <main>:
#include "../HAL/Encoder/Encoder.h"
#include <util/delay.h>


int main(void)
{
    1ba8:	df 93       	push	r29
    1baa:	cf 93       	push	r28
    1bac:	cd b7       	in	r28, 0x3d	; 61
    1bae:	de b7       	in	r29, 0x3e	; 62
    1bb0:	aa 97       	sbiw	r28, 0x2a	; 42
    1bb2:	0f b6       	in	r0, 0x3f	; 63
    1bb4:	f8 94       	cli
    1bb6:	de bf       	out	0x3e, r29	; 62
    1bb8:	0f be       	out	0x3f, r0	; 63
    1bba:	cd bf       	out	0x3d, r28	; 61
	pwm_init();
    1bbc:	0e 94 28 07 	call	0xe50	; 0xe50 <pwm_init>
	motors_init();
    1bc0:	0e 94 1b 0c 	call	0x1836	; 0x1836 <motors_init>
	DDRB = 0x01;
    1bc4:	e7 e3       	ldi	r30, 0x37	; 55
    1bc6:	f0 e0       	ldi	r31, 0x00	; 0
    1bc8:	81 e0       	ldi	r24, 0x01	; 1
    1bca:	80 83       	st	Z, r24

	while(1)
	{

		move_both_motors(100, BACKWARD, BACKWARD);
    1bcc:	84 e6       	ldi	r24, 0x64	; 100
    1bce:	90 e0       	ldi	r25, 0x00	; 0
    1bd0:	61 e0       	ldi	r22, 0x01	; 1
    1bd2:	41 e0       	ldi	r20, 0x01	; 1
    1bd4:	0e 94 ab 0c 	call	0x1956	; 0x1956 <move_both_motors>
    1bd8:	80 e0       	ldi	r24, 0x00	; 0
    1bda:	90 e0       	ldi	r25, 0x00	; 0
    1bdc:	aa ef       	ldi	r26, 0xFA	; 250
    1bde:	b4 e4       	ldi	r27, 0x44	; 68
    1be0:	8f a3       	std	Y+39, r24	; 0x27
    1be2:	98 a7       	std	Y+40, r25	; 0x28
    1be4:	a9 a7       	std	Y+41, r26	; 0x29
    1be6:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1be8:	6f a1       	ldd	r22, Y+39	; 0x27
    1bea:	78 a5       	ldd	r23, Y+40	; 0x28
    1bec:	89 a5       	ldd	r24, Y+41	; 0x29
    1bee:	9a a5       	ldd	r25, Y+42	; 0x2a
    1bf0:	20 e0       	ldi	r18, 0x00	; 0
    1bf2:	30 e8       	ldi	r19, 0x80	; 128
    1bf4:	4b e3       	ldi	r20, 0x3B	; 59
    1bf6:	55 e4       	ldi	r21, 0x45	; 69
    1bf8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1bfc:	dc 01       	movw	r26, r24
    1bfe:	cb 01       	movw	r24, r22
    1c00:	8b a3       	std	Y+35, r24	; 0x23
    1c02:	9c a3       	std	Y+36, r25	; 0x24
    1c04:	ad a3       	std	Y+37, r26	; 0x25
    1c06:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1c08:	6b a1       	ldd	r22, Y+35	; 0x23
    1c0a:	7c a1       	ldd	r23, Y+36	; 0x24
    1c0c:	8d a1       	ldd	r24, Y+37	; 0x25
    1c0e:	9e a1       	ldd	r25, Y+38	; 0x26
    1c10:	20 e0       	ldi	r18, 0x00	; 0
    1c12:	30 e0       	ldi	r19, 0x00	; 0
    1c14:	40 e8       	ldi	r20, 0x80	; 128
    1c16:	5f e3       	ldi	r21, 0x3F	; 63
    1c18:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1c1c:	88 23       	and	r24, r24
    1c1e:	2c f4       	brge	.+10     	; 0x1c2a <main+0x82>
		__ticks = 1;
    1c20:	81 e0       	ldi	r24, 0x01	; 1
    1c22:	90 e0       	ldi	r25, 0x00	; 0
    1c24:	9a a3       	std	Y+34, r25	; 0x22
    1c26:	89 a3       	std	Y+33, r24	; 0x21
    1c28:	3f c0       	rjmp	.+126    	; 0x1ca8 <main+0x100>
	else if (__tmp > 65535)
    1c2a:	6b a1       	ldd	r22, Y+35	; 0x23
    1c2c:	7c a1       	ldd	r23, Y+36	; 0x24
    1c2e:	8d a1       	ldd	r24, Y+37	; 0x25
    1c30:	9e a1       	ldd	r25, Y+38	; 0x26
    1c32:	20 e0       	ldi	r18, 0x00	; 0
    1c34:	3f ef       	ldi	r19, 0xFF	; 255
    1c36:	4f e7       	ldi	r20, 0x7F	; 127
    1c38:	57 e4       	ldi	r21, 0x47	; 71
    1c3a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1c3e:	18 16       	cp	r1, r24
    1c40:	4c f5       	brge	.+82     	; 0x1c94 <main+0xec>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1c42:	6f a1       	ldd	r22, Y+39	; 0x27
    1c44:	78 a5       	ldd	r23, Y+40	; 0x28
    1c46:	89 a5       	ldd	r24, Y+41	; 0x29
    1c48:	9a a5       	ldd	r25, Y+42	; 0x2a
    1c4a:	20 e0       	ldi	r18, 0x00	; 0
    1c4c:	30 e0       	ldi	r19, 0x00	; 0
    1c4e:	40 e2       	ldi	r20, 0x20	; 32
    1c50:	51 e4       	ldi	r21, 0x41	; 65
    1c52:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c56:	dc 01       	movw	r26, r24
    1c58:	cb 01       	movw	r24, r22
    1c5a:	bc 01       	movw	r22, r24
    1c5c:	cd 01       	movw	r24, r26
    1c5e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c62:	dc 01       	movw	r26, r24
    1c64:	cb 01       	movw	r24, r22
    1c66:	9a a3       	std	Y+34, r25	; 0x22
    1c68:	89 a3       	std	Y+33, r24	; 0x21
    1c6a:	0f c0       	rjmp	.+30     	; 0x1c8a <main+0xe2>
    1c6c:	8c e2       	ldi	r24, 0x2C	; 44
    1c6e:	91 e0       	ldi	r25, 0x01	; 1
    1c70:	98 a3       	std	Y+32, r25	; 0x20
    1c72:	8f 8f       	std	Y+31, r24	; 0x1f
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1c74:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1c76:	98 a1       	ldd	r25, Y+32	; 0x20
    1c78:	01 97       	sbiw	r24, 0x01	; 1
    1c7a:	f1 f7       	brne	.-4      	; 0x1c78 <main+0xd0>
    1c7c:	98 a3       	std	Y+32, r25	; 0x20
    1c7e:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1c80:	89 a1       	ldd	r24, Y+33	; 0x21
    1c82:	9a a1       	ldd	r25, Y+34	; 0x22
    1c84:	01 97       	sbiw	r24, 0x01	; 1
    1c86:	9a a3       	std	Y+34, r25	; 0x22
    1c88:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1c8a:	89 a1       	ldd	r24, Y+33	; 0x21
    1c8c:	9a a1       	ldd	r25, Y+34	; 0x22
    1c8e:	00 97       	sbiw	r24, 0x00	; 0
    1c90:	69 f7       	brne	.-38     	; 0x1c6c <main+0xc4>
    1c92:	14 c0       	rjmp	.+40     	; 0x1cbc <main+0x114>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1c94:	6b a1       	ldd	r22, Y+35	; 0x23
    1c96:	7c a1       	ldd	r23, Y+36	; 0x24
    1c98:	8d a1       	ldd	r24, Y+37	; 0x25
    1c9a:	9e a1       	ldd	r25, Y+38	; 0x26
    1c9c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ca0:	dc 01       	movw	r26, r24
    1ca2:	cb 01       	movw	r24, r22
    1ca4:	9a a3       	std	Y+34, r25	; 0x22
    1ca6:	89 a3       	std	Y+33, r24	; 0x21
    1ca8:	89 a1       	ldd	r24, Y+33	; 0x21
    1caa:	9a a1       	ldd	r25, Y+34	; 0x22
    1cac:	9e 8f       	std	Y+30, r25	; 0x1e
    1cae:	8d 8f       	std	Y+29, r24	; 0x1d
    1cb0:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1cb2:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1cb4:	01 97       	sbiw	r24, 0x01	; 1
    1cb6:	f1 f7       	brne	.-4      	; 0x1cb4 <main+0x10c>
    1cb8:	9e 8f       	std	Y+30, r25	; 0x1e
    1cba:	8d 8f       	std	Y+29, r24	; 0x1d
		//move_both_motors(0xFFFF, 0xFFFF, FORWARD, FORWARD);
		_delay_ms(2000);


		stop_both_motors();
    1cbc:	0e 94 d2 0c 	call	0x19a4	; 0x19a4 <stop_both_motors>
    1cc0:	80 e0       	ldi	r24, 0x00	; 0
    1cc2:	90 e0       	ldi	r25, 0x00	; 0
    1cc4:	aa ef       	ldi	r26, 0xFA	; 250
    1cc6:	b4 e4       	ldi	r27, 0x44	; 68
    1cc8:	89 8f       	std	Y+25, r24	; 0x19
    1cca:	9a 8f       	std	Y+26, r25	; 0x1a
    1ccc:	ab 8f       	std	Y+27, r26	; 0x1b
    1cce:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1cd0:	69 8d       	ldd	r22, Y+25	; 0x19
    1cd2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1cd4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1cd6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1cd8:	20 e0       	ldi	r18, 0x00	; 0
    1cda:	30 e8       	ldi	r19, 0x80	; 128
    1cdc:	4b e3       	ldi	r20, 0x3B	; 59
    1cde:	55 e4       	ldi	r21, 0x45	; 69
    1ce0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ce4:	dc 01       	movw	r26, r24
    1ce6:	cb 01       	movw	r24, r22
    1ce8:	8d 8b       	std	Y+21, r24	; 0x15
    1cea:	9e 8b       	std	Y+22, r25	; 0x16
    1cec:	af 8b       	std	Y+23, r26	; 0x17
    1cee:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1cf0:	6d 89       	ldd	r22, Y+21	; 0x15
    1cf2:	7e 89       	ldd	r23, Y+22	; 0x16
    1cf4:	8f 89       	ldd	r24, Y+23	; 0x17
    1cf6:	98 8d       	ldd	r25, Y+24	; 0x18
    1cf8:	20 e0       	ldi	r18, 0x00	; 0
    1cfa:	30 e0       	ldi	r19, 0x00	; 0
    1cfc:	40 e8       	ldi	r20, 0x80	; 128
    1cfe:	5f e3       	ldi	r21, 0x3F	; 63
    1d00:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1d04:	88 23       	and	r24, r24
    1d06:	2c f4       	brge	.+10     	; 0x1d12 <main+0x16a>
		__ticks = 1;
    1d08:	81 e0       	ldi	r24, 0x01	; 1
    1d0a:	90 e0       	ldi	r25, 0x00	; 0
    1d0c:	9c 8b       	std	Y+20, r25	; 0x14
    1d0e:	8b 8b       	std	Y+19, r24	; 0x13
    1d10:	3f c0       	rjmp	.+126    	; 0x1d90 <main+0x1e8>
	else if (__tmp > 65535)
    1d12:	6d 89       	ldd	r22, Y+21	; 0x15
    1d14:	7e 89       	ldd	r23, Y+22	; 0x16
    1d16:	8f 89       	ldd	r24, Y+23	; 0x17
    1d18:	98 8d       	ldd	r25, Y+24	; 0x18
    1d1a:	20 e0       	ldi	r18, 0x00	; 0
    1d1c:	3f ef       	ldi	r19, 0xFF	; 255
    1d1e:	4f e7       	ldi	r20, 0x7F	; 127
    1d20:	57 e4       	ldi	r21, 0x47	; 71
    1d22:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1d26:	18 16       	cp	r1, r24
    1d28:	4c f5       	brge	.+82     	; 0x1d7c <main+0x1d4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d2a:	69 8d       	ldd	r22, Y+25	; 0x19
    1d2c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1d2e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1d30:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1d32:	20 e0       	ldi	r18, 0x00	; 0
    1d34:	30 e0       	ldi	r19, 0x00	; 0
    1d36:	40 e2       	ldi	r20, 0x20	; 32
    1d38:	51 e4       	ldi	r21, 0x41	; 65
    1d3a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d3e:	dc 01       	movw	r26, r24
    1d40:	cb 01       	movw	r24, r22
    1d42:	bc 01       	movw	r22, r24
    1d44:	cd 01       	movw	r24, r26
    1d46:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d4a:	dc 01       	movw	r26, r24
    1d4c:	cb 01       	movw	r24, r22
    1d4e:	9c 8b       	std	Y+20, r25	; 0x14
    1d50:	8b 8b       	std	Y+19, r24	; 0x13
    1d52:	0f c0       	rjmp	.+30     	; 0x1d72 <main+0x1ca>
    1d54:	8c e2       	ldi	r24, 0x2C	; 44
    1d56:	91 e0       	ldi	r25, 0x01	; 1
    1d58:	9a 8b       	std	Y+18, r25	; 0x12
    1d5a:	89 8b       	std	Y+17, r24	; 0x11
    1d5c:	89 89       	ldd	r24, Y+17	; 0x11
    1d5e:	9a 89       	ldd	r25, Y+18	; 0x12
    1d60:	01 97       	sbiw	r24, 0x01	; 1
    1d62:	f1 f7       	brne	.-4      	; 0x1d60 <main+0x1b8>
    1d64:	9a 8b       	std	Y+18, r25	; 0x12
    1d66:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d68:	8b 89       	ldd	r24, Y+19	; 0x13
    1d6a:	9c 89       	ldd	r25, Y+20	; 0x14
    1d6c:	01 97       	sbiw	r24, 0x01	; 1
    1d6e:	9c 8b       	std	Y+20, r25	; 0x14
    1d70:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d72:	8b 89       	ldd	r24, Y+19	; 0x13
    1d74:	9c 89       	ldd	r25, Y+20	; 0x14
    1d76:	00 97       	sbiw	r24, 0x00	; 0
    1d78:	69 f7       	brne	.-38     	; 0x1d54 <main+0x1ac>
    1d7a:	14 c0       	rjmp	.+40     	; 0x1da4 <main+0x1fc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d7c:	6d 89       	ldd	r22, Y+21	; 0x15
    1d7e:	7e 89       	ldd	r23, Y+22	; 0x16
    1d80:	8f 89       	ldd	r24, Y+23	; 0x17
    1d82:	98 8d       	ldd	r25, Y+24	; 0x18
    1d84:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d88:	dc 01       	movw	r26, r24
    1d8a:	cb 01       	movw	r24, r22
    1d8c:	9c 8b       	std	Y+20, r25	; 0x14
    1d8e:	8b 8b       	std	Y+19, r24	; 0x13
    1d90:	8b 89       	ldd	r24, Y+19	; 0x13
    1d92:	9c 89       	ldd	r25, Y+20	; 0x14
    1d94:	98 8b       	std	Y+16, r25	; 0x10
    1d96:	8f 87       	std	Y+15, r24	; 0x0f
    1d98:	8f 85       	ldd	r24, Y+15	; 0x0f
    1d9a:	98 89       	ldd	r25, Y+16	; 0x10
    1d9c:	01 97       	sbiw	r24, 0x01	; 1
    1d9e:	f1 f7       	brne	.-4      	; 0x1d9c <main+0x1f4>
    1da0:	98 8b       	std	Y+16, r25	; 0x10
    1da2:	8f 87       	std	Y+15, r24	; 0x0f
		//_delay_ms(2000);
		////stop_both_motors();
		//_delay_ms(2000);


		move_both_motors(50, BACKWARD, BACKWARD);
    1da4:	82 e3       	ldi	r24, 0x32	; 50
    1da6:	90 e0       	ldi	r25, 0x00	; 0
    1da8:	61 e0       	ldi	r22, 0x01	; 1
    1daa:	41 e0       	ldi	r20, 0x01	; 1
    1dac:	0e 94 ab 0c 	call	0x1956	; 0x1956 <move_both_motors>
    1db0:	80 e0       	ldi	r24, 0x00	; 0
    1db2:	90 e0       	ldi	r25, 0x00	; 0
    1db4:	aa ef       	ldi	r26, 0xFA	; 250
    1db6:	b4 e4       	ldi	r27, 0x44	; 68
    1db8:	8b 87       	std	Y+11, r24	; 0x0b
    1dba:	9c 87       	std	Y+12, r25	; 0x0c
    1dbc:	ad 87       	std	Y+13, r26	; 0x0d
    1dbe:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1dc0:	6b 85       	ldd	r22, Y+11	; 0x0b
    1dc2:	7c 85       	ldd	r23, Y+12	; 0x0c
    1dc4:	8d 85       	ldd	r24, Y+13	; 0x0d
    1dc6:	9e 85       	ldd	r25, Y+14	; 0x0e
    1dc8:	20 e0       	ldi	r18, 0x00	; 0
    1dca:	30 e8       	ldi	r19, 0x80	; 128
    1dcc:	4b e3       	ldi	r20, 0x3B	; 59
    1dce:	55 e4       	ldi	r21, 0x45	; 69
    1dd0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1dd4:	dc 01       	movw	r26, r24
    1dd6:	cb 01       	movw	r24, r22
    1dd8:	8f 83       	std	Y+7, r24	; 0x07
    1dda:	98 87       	std	Y+8, r25	; 0x08
    1ddc:	a9 87       	std	Y+9, r26	; 0x09
    1dde:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1de0:	6f 81       	ldd	r22, Y+7	; 0x07
    1de2:	78 85       	ldd	r23, Y+8	; 0x08
    1de4:	89 85       	ldd	r24, Y+9	; 0x09
    1de6:	9a 85       	ldd	r25, Y+10	; 0x0a
    1de8:	20 e0       	ldi	r18, 0x00	; 0
    1dea:	30 e0       	ldi	r19, 0x00	; 0
    1dec:	40 e8       	ldi	r20, 0x80	; 128
    1dee:	5f e3       	ldi	r21, 0x3F	; 63
    1df0:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1df4:	88 23       	and	r24, r24
    1df6:	2c f4       	brge	.+10     	; 0x1e02 <main+0x25a>
		__ticks = 1;
    1df8:	81 e0       	ldi	r24, 0x01	; 1
    1dfa:	90 e0       	ldi	r25, 0x00	; 0
    1dfc:	9e 83       	std	Y+6, r25	; 0x06
    1dfe:	8d 83       	std	Y+5, r24	; 0x05
    1e00:	3f c0       	rjmp	.+126    	; 0x1e80 <main+0x2d8>
	else if (__tmp > 65535)
    1e02:	6f 81       	ldd	r22, Y+7	; 0x07
    1e04:	78 85       	ldd	r23, Y+8	; 0x08
    1e06:	89 85       	ldd	r24, Y+9	; 0x09
    1e08:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e0a:	20 e0       	ldi	r18, 0x00	; 0
    1e0c:	3f ef       	ldi	r19, 0xFF	; 255
    1e0e:	4f e7       	ldi	r20, 0x7F	; 127
    1e10:	57 e4       	ldi	r21, 0x47	; 71
    1e12:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1e16:	18 16       	cp	r1, r24
    1e18:	4c f5       	brge	.+82     	; 0x1e6c <main+0x2c4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1e1a:	6b 85       	ldd	r22, Y+11	; 0x0b
    1e1c:	7c 85       	ldd	r23, Y+12	; 0x0c
    1e1e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1e20:	9e 85       	ldd	r25, Y+14	; 0x0e
    1e22:	20 e0       	ldi	r18, 0x00	; 0
    1e24:	30 e0       	ldi	r19, 0x00	; 0
    1e26:	40 e2       	ldi	r20, 0x20	; 32
    1e28:	51 e4       	ldi	r21, 0x41	; 65
    1e2a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e2e:	dc 01       	movw	r26, r24
    1e30:	cb 01       	movw	r24, r22
    1e32:	bc 01       	movw	r22, r24
    1e34:	cd 01       	movw	r24, r26
    1e36:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e3a:	dc 01       	movw	r26, r24
    1e3c:	cb 01       	movw	r24, r22
    1e3e:	9e 83       	std	Y+6, r25	; 0x06
    1e40:	8d 83       	std	Y+5, r24	; 0x05
    1e42:	0f c0       	rjmp	.+30     	; 0x1e62 <main+0x2ba>
    1e44:	8c e2       	ldi	r24, 0x2C	; 44
    1e46:	91 e0       	ldi	r25, 0x01	; 1
    1e48:	9c 83       	std	Y+4, r25	; 0x04
    1e4a:	8b 83       	std	Y+3, r24	; 0x03
    1e4c:	8b 81       	ldd	r24, Y+3	; 0x03
    1e4e:	9c 81       	ldd	r25, Y+4	; 0x04
    1e50:	01 97       	sbiw	r24, 0x01	; 1
    1e52:	f1 f7       	brne	.-4      	; 0x1e50 <main+0x2a8>
    1e54:	9c 83       	std	Y+4, r25	; 0x04
    1e56:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1e58:	8d 81       	ldd	r24, Y+5	; 0x05
    1e5a:	9e 81       	ldd	r25, Y+6	; 0x06
    1e5c:	01 97       	sbiw	r24, 0x01	; 1
    1e5e:	9e 83       	std	Y+6, r25	; 0x06
    1e60:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1e62:	8d 81       	ldd	r24, Y+5	; 0x05
    1e64:	9e 81       	ldd	r25, Y+6	; 0x06
    1e66:	00 97       	sbiw	r24, 0x00	; 0
    1e68:	69 f7       	brne	.-38     	; 0x1e44 <main+0x29c>
    1e6a:	b0 ce       	rjmp	.-672    	; 0x1bcc <main+0x24>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e6c:	6f 81       	ldd	r22, Y+7	; 0x07
    1e6e:	78 85       	ldd	r23, Y+8	; 0x08
    1e70:	89 85       	ldd	r24, Y+9	; 0x09
    1e72:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e74:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e78:	dc 01       	movw	r26, r24
    1e7a:	cb 01       	movw	r24, r22
    1e7c:	9e 83       	std	Y+6, r25	; 0x06
    1e7e:	8d 83       	std	Y+5, r24	; 0x05
    1e80:	8d 81       	ldd	r24, Y+5	; 0x05
    1e82:	9e 81       	ldd	r25, Y+6	; 0x06
    1e84:	9a 83       	std	Y+2, r25	; 0x02
    1e86:	89 83       	std	Y+1, r24	; 0x01
    1e88:	89 81       	ldd	r24, Y+1	; 0x01
    1e8a:	9a 81       	ldd	r25, Y+2	; 0x02
    1e8c:	01 97       	sbiw	r24, 0x01	; 1
    1e8e:	f1 f7       	brne	.-4      	; 0x1e8c <main+0x2e4>
    1e90:	9a 83       	std	Y+2, r25	; 0x02
    1e92:	89 83       	std	Y+1, r24	; 0x01
    1e94:	9b ce       	rjmp	.-714    	; 0x1bcc <main+0x24>

00001e96 <__udivmodhi4>:
    1e96:	aa 1b       	sub	r26, r26
    1e98:	bb 1b       	sub	r27, r27
    1e9a:	51 e1       	ldi	r21, 0x11	; 17
    1e9c:	07 c0       	rjmp	.+14     	; 0x1eac <__udivmodhi4_ep>

00001e9e <__udivmodhi4_loop>:
    1e9e:	aa 1f       	adc	r26, r26
    1ea0:	bb 1f       	adc	r27, r27
    1ea2:	a6 17       	cp	r26, r22
    1ea4:	b7 07       	cpc	r27, r23
    1ea6:	10 f0       	brcs	.+4      	; 0x1eac <__udivmodhi4_ep>
    1ea8:	a6 1b       	sub	r26, r22
    1eaa:	b7 0b       	sbc	r27, r23

00001eac <__udivmodhi4_ep>:
    1eac:	88 1f       	adc	r24, r24
    1eae:	99 1f       	adc	r25, r25
    1eb0:	5a 95       	dec	r21
    1eb2:	a9 f7       	brne	.-22     	; 0x1e9e <__udivmodhi4_loop>
    1eb4:	80 95       	com	r24
    1eb6:	90 95       	com	r25
    1eb8:	bc 01       	movw	r22, r24
    1eba:	cd 01       	movw	r24, r26
    1ebc:	08 95       	ret

00001ebe <__udivmodsi4>:
    1ebe:	a1 e2       	ldi	r26, 0x21	; 33
    1ec0:	1a 2e       	mov	r1, r26
    1ec2:	aa 1b       	sub	r26, r26
    1ec4:	bb 1b       	sub	r27, r27
    1ec6:	fd 01       	movw	r30, r26
    1ec8:	0d c0       	rjmp	.+26     	; 0x1ee4 <__udivmodsi4_ep>

00001eca <__udivmodsi4_loop>:
    1eca:	aa 1f       	adc	r26, r26
    1ecc:	bb 1f       	adc	r27, r27
    1ece:	ee 1f       	adc	r30, r30
    1ed0:	ff 1f       	adc	r31, r31
    1ed2:	a2 17       	cp	r26, r18
    1ed4:	b3 07       	cpc	r27, r19
    1ed6:	e4 07       	cpc	r30, r20
    1ed8:	f5 07       	cpc	r31, r21
    1eda:	20 f0       	brcs	.+8      	; 0x1ee4 <__udivmodsi4_ep>
    1edc:	a2 1b       	sub	r26, r18
    1ede:	b3 0b       	sbc	r27, r19
    1ee0:	e4 0b       	sbc	r30, r20
    1ee2:	f5 0b       	sbc	r31, r21

00001ee4 <__udivmodsi4_ep>:
    1ee4:	66 1f       	adc	r22, r22
    1ee6:	77 1f       	adc	r23, r23
    1ee8:	88 1f       	adc	r24, r24
    1eea:	99 1f       	adc	r25, r25
    1eec:	1a 94       	dec	r1
    1eee:	69 f7       	brne	.-38     	; 0x1eca <__udivmodsi4_loop>
    1ef0:	60 95       	com	r22
    1ef2:	70 95       	com	r23
    1ef4:	80 95       	com	r24
    1ef6:	90 95       	com	r25
    1ef8:	9b 01       	movw	r18, r22
    1efa:	ac 01       	movw	r20, r24
    1efc:	bd 01       	movw	r22, r26
    1efe:	cf 01       	movw	r24, r30
    1f00:	08 95       	ret

00001f02 <__prologue_saves__>:
    1f02:	2f 92       	push	r2
    1f04:	3f 92       	push	r3
    1f06:	4f 92       	push	r4
    1f08:	5f 92       	push	r5
    1f0a:	6f 92       	push	r6
    1f0c:	7f 92       	push	r7
    1f0e:	8f 92       	push	r8
    1f10:	9f 92       	push	r9
    1f12:	af 92       	push	r10
    1f14:	bf 92       	push	r11
    1f16:	cf 92       	push	r12
    1f18:	df 92       	push	r13
    1f1a:	ef 92       	push	r14
    1f1c:	ff 92       	push	r15
    1f1e:	0f 93       	push	r16
    1f20:	1f 93       	push	r17
    1f22:	cf 93       	push	r28
    1f24:	df 93       	push	r29
    1f26:	cd b7       	in	r28, 0x3d	; 61
    1f28:	de b7       	in	r29, 0x3e	; 62
    1f2a:	ca 1b       	sub	r28, r26
    1f2c:	db 0b       	sbc	r29, r27
    1f2e:	0f b6       	in	r0, 0x3f	; 63
    1f30:	f8 94       	cli
    1f32:	de bf       	out	0x3e, r29	; 62
    1f34:	0f be       	out	0x3f, r0	; 63
    1f36:	cd bf       	out	0x3d, r28	; 61
    1f38:	09 94       	ijmp

00001f3a <__epilogue_restores__>:
    1f3a:	2a 88       	ldd	r2, Y+18	; 0x12
    1f3c:	39 88       	ldd	r3, Y+17	; 0x11
    1f3e:	48 88       	ldd	r4, Y+16	; 0x10
    1f40:	5f 84       	ldd	r5, Y+15	; 0x0f
    1f42:	6e 84       	ldd	r6, Y+14	; 0x0e
    1f44:	7d 84       	ldd	r7, Y+13	; 0x0d
    1f46:	8c 84       	ldd	r8, Y+12	; 0x0c
    1f48:	9b 84       	ldd	r9, Y+11	; 0x0b
    1f4a:	aa 84       	ldd	r10, Y+10	; 0x0a
    1f4c:	b9 84       	ldd	r11, Y+9	; 0x09
    1f4e:	c8 84       	ldd	r12, Y+8	; 0x08
    1f50:	df 80       	ldd	r13, Y+7	; 0x07
    1f52:	ee 80       	ldd	r14, Y+6	; 0x06
    1f54:	fd 80       	ldd	r15, Y+5	; 0x05
    1f56:	0c 81       	ldd	r16, Y+4	; 0x04
    1f58:	1b 81       	ldd	r17, Y+3	; 0x03
    1f5a:	aa 81       	ldd	r26, Y+2	; 0x02
    1f5c:	b9 81       	ldd	r27, Y+1	; 0x01
    1f5e:	ce 0f       	add	r28, r30
    1f60:	d1 1d       	adc	r29, r1
    1f62:	0f b6       	in	r0, 0x3f	; 63
    1f64:	f8 94       	cli
    1f66:	de bf       	out	0x3e, r29	; 62
    1f68:	0f be       	out	0x3f, r0	; 63
    1f6a:	cd bf       	out	0x3d, r28	; 61
    1f6c:	ed 01       	movw	r28, r26
    1f6e:	08 95       	ret

00001f70 <printf>:
    1f70:	a0 e0       	ldi	r26, 0x00	; 0
    1f72:	b0 e0       	ldi	r27, 0x00	; 0
    1f74:	ee eb       	ldi	r30, 0xBE	; 190
    1f76:	ff e0       	ldi	r31, 0x0F	; 15
    1f78:	0c 94 91 0f 	jmp	0x1f22	; 0x1f22 <__prologue_saves__+0x20>
    1f7c:	fe 01       	movw	r30, r28
    1f7e:	35 96       	adiw	r30, 0x05	; 5
    1f80:	61 91       	ld	r22, Z+
    1f82:	71 91       	ld	r23, Z+
    1f84:	80 91 83 00 	lds	r24, 0x0083
    1f88:	90 91 84 00 	lds	r25, 0x0084
    1f8c:	af 01       	movw	r20, r30
    1f8e:	0e 94 cd 0f 	call	0x1f9a	; 0x1f9a <vfprintf>
    1f92:	20 96       	adiw	r28, 0x00	; 0
    1f94:	e2 e0       	ldi	r30, 0x02	; 2
    1f96:	0c 94 ad 0f 	jmp	0x1f5a	; 0x1f5a <__epilogue_restores__+0x20>

00001f9a <vfprintf>:
    1f9a:	ab e0       	ldi	r26, 0x0B	; 11
    1f9c:	b0 e0       	ldi	r27, 0x00	; 0
    1f9e:	e3 ed       	ldi	r30, 0xD3	; 211
    1fa0:	ff e0       	ldi	r31, 0x0F	; 15
    1fa2:	0c 94 81 0f 	jmp	0x1f02	; 0x1f02 <__prologue_saves__>
    1fa6:	3c 01       	movw	r6, r24
    1fa8:	2b 01       	movw	r4, r22
    1faa:	5a 01       	movw	r10, r20
    1fac:	fc 01       	movw	r30, r24
    1fae:	17 82       	std	Z+7, r1	; 0x07
    1fb0:	16 82       	std	Z+6, r1	; 0x06
    1fb2:	83 81       	ldd	r24, Z+3	; 0x03
    1fb4:	81 fd       	sbrc	r24, 1
    1fb6:	03 c0       	rjmp	.+6      	; 0x1fbe <vfprintf+0x24>
    1fb8:	6f ef       	ldi	r22, 0xFF	; 255
    1fba:	7f ef       	ldi	r23, 0xFF	; 255
    1fbc:	c6 c1       	rjmp	.+908    	; 0x234a <vfprintf+0x3b0>
    1fbe:	9a e0       	ldi	r25, 0x0A	; 10
    1fc0:	89 2e       	mov	r8, r25
    1fc2:	1e 01       	movw	r2, r28
    1fc4:	08 94       	sec
    1fc6:	21 1c       	adc	r2, r1
    1fc8:	31 1c       	adc	r3, r1
    1fca:	f3 01       	movw	r30, r6
    1fcc:	23 81       	ldd	r18, Z+3	; 0x03
    1fce:	f2 01       	movw	r30, r4
    1fd0:	23 fd       	sbrc	r18, 3
    1fd2:	85 91       	lpm	r24, Z+
    1fd4:	23 ff       	sbrs	r18, 3
    1fd6:	81 91       	ld	r24, Z+
    1fd8:	2f 01       	movw	r4, r30
    1fda:	88 23       	and	r24, r24
    1fdc:	09 f4       	brne	.+2      	; 0x1fe0 <vfprintf+0x46>
    1fde:	b2 c1       	rjmp	.+868    	; 0x2344 <vfprintf+0x3aa>
    1fe0:	85 32       	cpi	r24, 0x25	; 37
    1fe2:	39 f4       	brne	.+14     	; 0x1ff2 <vfprintf+0x58>
    1fe4:	23 fd       	sbrc	r18, 3
    1fe6:	85 91       	lpm	r24, Z+
    1fe8:	23 ff       	sbrs	r18, 3
    1fea:	81 91       	ld	r24, Z+
    1fec:	2f 01       	movw	r4, r30
    1fee:	85 32       	cpi	r24, 0x25	; 37
    1ff0:	29 f4       	brne	.+10     	; 0x1ffc <vfprintf+0x62>
    1ff2:	90 e0       	ldi	r25, 0x00	; 0
    1ff4:	b3 01       	movw	r22, r6
    1ff6:	0e 94 c0 11 	call	0x2380	; 0x2380 <fputc>
    1ffa:	e7 cf       	rjmp	.-50     	; 0x1fca <vfprintf+0x30>
    1ffc:	98 2f       	mov	r25, r24
    1ffe:	ff 24       	eor	r15, r15
    2000:	ee 24       	eor	r14, r14
    2002:	99 24       	eor	r9, r9
    2004:	ff e1       	ldi	r31, 0x1F	; 31
    2006:	ff 15       	cp	r31, r15
    2008:	d0 f0       	brcs	.+52     	; 0x203e <vfprintf+0xa4>
    200a:	9b 32       	cpi	r25, 0x2B	; 43
    200c:	69 f0       	breq	.+26     	; 0x2028 <vfprintf+0x8e>
    200e:	9c 32       	cpi	r25, 0x2C	; 44
    2010:	28 f4       	brcc	.+10     	; 0x201c <vfprintf+0x82>
    2012:	90 32       	cpi	r25, 0x20	; 32
    2014:	59 f0       	breq	.+22     	; 0x202c <vfprintf+0x92>
    2016:	93 32       	cpi	r25, 0x23	; 35
    2018:	91 f4       	brne	.+36     	; 0x203e <vfprintf+0xa4>
    201a:	0e c0       	rjmp	.+28     	; 0x2038 <vfprintf+0x9e>
    201c:	9d 32       	cpi	r25, 0x2D	; 45
    201e:	49 f0       	breq	.+18     	; 0x2032 <vfprintf+0x98>
    2020:	90 33       	cpi	r25, 0x30	; 48
    2022:	69 f4       	brne	.+26     	; 0x203e <vfprintf+0xa4>
    2024:	41 e0       	ldi	r20, 0x01	; 1
    2026:	24 c0       	rjmp	.+72     	; 0x2070 <vfprintf+0xd6>
    2028:	52 e0       	ldi	r21, 0x02	; 2
    202a:	f5 2a       	or	r15, r21
    202c:	84 e0       	ldi	r24, 0x04	; 4
    202e:	f8 2a       	or	r15, r24
    2030:	28 c0       	rjmp	.+80     	; 0x2082 <vfprintf+0xe8>
    2032:	98 e0       	ldi	r25, 0x08	; 8
    2034:	f9 2a       	or	r15, r25
    2036:	25 c0       	rjmp	.+74     	; 0x2082 <vfprintf+0xe8>
    2038:	e0 e1       	ldi	r30, 0x10	; 16
    203a:	fe 2a       	or	r15, r30
    203c:	22 c0       	rjmp	.+68     	; 0x2082 <vfprintf+0xe8>
    203e:	f7 fc       	sbrc	r15, 7
    2040:	29 c0       	rjmp	.+82     	; 0x2094 <vfprintf+0xfa>
    2042:	89 2f       	mov	r24, r25
    2044:	80 53       	subi	r24, 0x30	; 48
    2046:	8a 30       	cpi	r24, 0x0A	; 10
    2048:	70 f4       	brcc	.+28     	; 0x2066 <vfprintf+0xcc>
    204a:	f6 fe       	sbrs	r15, 6
    204c:	05 c0       	rjmp	.+10     	; 0x2058 <vfprintf+0xbe>
    204e:	98 9c       	mul	r9, r8
    2050:	90 2c       	mov	r9, r0
    2052:	11 24       	eor	r1, r1
    2054:	98 0e       	add	r9, r24
    2056:	15 c0       	rjmp	.+42     	; 0x2082 <vfprintf+0xe8>
    2058:	e8 9c       	mul	r14, r8
    205a:	e0 2c       	mov	r14, r0
    205c:	11 24       	eor	r1, r1
    205e:	e8 0e       	add	r14, r24
    2060:	f0 e2       	ldi	r31, 0x20	; 32
    2062:	ff 2a       	or	r15, r31
    2064:	0e c0       	rjmp	.+28     	; 0x2082 <vfprintf+0xe8>
    2066:	9e 32       	cpi	r25, 0x2E	; 46
    2068:	29 f4       	brne	.+10     	; 0x2074 <vfprintf+0xda>
    206a:	f6 fc       	sbrc	r15, 6
    206c:	6b c1       	rjmp	.+726    	; 0x2344 <vfprintf+0x3aa>
    206e:	40 e4       	ldi	r20, 0x40	; 64
    2070:	f4 2a       	or	r15, r20
    2072:	07 c0       	rjmp	.+14     	; 0x2082 <vfprintf+0xe8>
    2074:	9c 36       	cpi	r25, 0x6C	; 108
    2076:	19 f4       	brne	.+6      	; 0x207e <vfprintf+0xe4>
    2078:	50 e8       	ldi	r21, 0x80	; 128
    207a:	f5 2a       	or	r15, r21
    207c:	02 c0       	rjmp	.+4      	; 0x2082 <vfprintf+0xe8>
    207e:	98 36       	cpi	r25, 0x68	; 104
    2080:	49 f4       	brne	.+18     	; 0x2094 <vfprintf+0xfa>
    2082:	f2 01       	movw	r30, r4
    2084:	23 fd       	sbrc	r18, 3
    2086:	95 91       	lpm	r25, Z+
    2088:	23 ff       	sbrs	r18, 3
    208a:	91 91       	ld	r25, Z+
    208c:	2f 01       	movw	r4, r30
    208e:	99 23       	and	r25, r25
    2090:	09 f0       	breq	.+2      	; 0x2094 <vfprintf+0xfa>
    2092:	b8 cf       	rjmp	.-144    	; 0x2004 <vfprintf+0x6a>
    2094:	89 2f       	mov	r24, r25
    2096:	85 54       	subi	r24, 0x45	; 69
    2098:	83 30       	cpi	r24, 0x03	; 3
    209a:	18 f0       	brcs	.+6      	; 0x20a2 <vfprintf+0x108>
    209c:	80 52       	subi	r24, 0x20	; 32
    209e:	83 30       	cpi	r24, 0x03	; 3
    20a0:	38 f4       	brcc	.+14     	; 0x20b0 <vfprintf+0x116>
    20a2:	44 e0       	ldi	r20, 0x04	; 4
    20a4:	50 e0       	ldi	r21, 0x00	; 0
    20a6:	a4 0e       	add	r10, r20
    20a8:	b5 1e       	adc	r11, r21
    20aa:	5f e3       	ldi	r21, 0x3F	; 63
    20ac:	59 83       	std	Y+1, r21	; 0x01
    20ae:	0f c0       	rjmp	.+30     	; 0x20ce <vfprintf+0x134>
    20b0:	93 36       	cpi	r25, 0x63	; 99
    20b2:	31 f0       	breq	.+12     	; 0x20c0 <vfprintf+0x126>
    20b4:	93 37       	cpi	r25, 0x73	; 115
    20b6:	79 f0       	breq	.+30     	; 0x20d6 <vfprintf+0x13c>
    20b8:	93 35       	cpi	r25, 0x53	; 83
    20ba:	09 f0       	breq	.+2      	; 0x20be <vfprintf+0x124>
    20bc:	56 c0       	rjmp	.+172    	; 0x216a <vfprintf+0x1d0>
    20be:	20 c0       	rjmp	.+64     	; 0x2100 <vfprintf+0x166>
    20c0:	f5 01       	movw	r30, r10
    20c2:	80 81       	ld	r24, Z
    20c4:	89 83       	std	Y+1, r24	; 0x01
    20c6:	42 e0       	ldi	r20, 0x02	; 2
    20c8:	50 e0       	ldi	r21, 0x00	; 0
    20ca:	a4 0e       	add	r10, r20
    20cc:	b5 1e       	adc	r11, r21
    20ce:	61 01       	movw	r12, r2
    20d0:	01 e0       	ldi	r16, 0x01	; 1
    20d2:	10 e0       	ldi	r17, 0x00	; 0
    20d4:	12 c0       	rjmp	.+36     	; 0x20fa <vfprintf+0x160>
    20d6:	f5 01       	movw	r30, r10
    20d8:	c0 80       	ld	r12, Z
    20da:	d1 80       	ldd	r13, Z+1	; 0x01
    20dc:	f6 fc       	sbrc	r15, 6
    20de:	03 c0       	rjmp	.+6      	; 0x20e6 <vfprintf+0x14c>
    20e0:	6f ef       	ldi	r22, 0xFF	; 255
    20e2:	7f ef       	ldi	r23, 0xFF	; 255
    20e4:	02 c0       	rjmp	.+4      	; 0x20ea <vfprintf+0x150>
    20e6:	69 2d       	mov	r22, r9
    20e8:	70 e0       	ldi	r23, 0x00	; 0
    20ea:	42 e0       	ldi	r20, 0x02	; 2
    20ec:	50 e0       	ldi	r21, 0x00	; 0
    20ee:	a4 0e       	add	r10, r20
    20f0:	b5 1e       	adc	r11, r21
    20f2:	c6 01       	movw	r24, r12
    20f4:	0e 94 b5 11 	call	0x236a	; 0x236a <strnlen>
    20f8:	8c 01       	movw	r16, r24
    20fa:	5f e7       	ldi	r21, 0x7F	; 127
    20fc:	f5 22       	and	r15, r21
    20fe:	14 c0       	rjmp	.+40     	; 0x2128 <vfprintf+0x18e>
    2100:	f5 01       	movw	r30, r10
    2102:	c0 80       	ld	r12, Z
    2104:	d1 80       	ldd	r13, Z+1	; 0x01
    2106:	f6 fc       	sbrc	r15, 6
    2108:	03 c0       	rjmp	.+6      	; 0x2110 <vfprintf+0x176>
    210a:	6f ef       	ldi	r22, 0xFF	; 255
    210c:	7f ef       	ldi	r23, 0xFF	; 255
    210e:	02 c0       	rjmp	.+4      	; 0x2114 <vfprintf+0x17a>
    2110:	69 2d       	mov	r22, r9
    2112:	70 e0       	ldi	r23, 0x00	; 0
    2114:	42 e0       	ldi	r20, 0x02	; 2
    2116:	50 e0       	ldi	r21, 0x00	; 0
    2118:	a4 0e       	add	r10, r20
    211a:	b5 1e       	adc	r11, r21
    211c:	c6 01       	movw	r24, r12
    211e:	0e 94 aa 11 	call	0x2354	; 0x2354 <strnlen_P>
    2122:	8c 01       	movw	r16, r24
    2124:	50 e8       	ldi	r21, 0x80	; 128
    2126:	f5 2a       	or	r15, r21
    2128:	f3 fe       	sbrs	r15, 3
    212a:	07 c0       	rjmp	.+14     	; 0x213a <vfprintf+0x1a0>
    212c:	1a c0       	rjmp	.+52     	; 0x2162 <vfprintf+0x1c8>
    212e:	80 e2       	ldi	r24, 0x20	; 32
    2130:	90 e0       	ldi	r25, 0x00	; 0
    2132:	b3 01       	movw	r22, r6
    2134:	0e 94 c0 11 	call	0x2380	; 0x2380 <fputc>
    2138:	ea 94       	dec	r14
    213a:	8e 2d       	mov	r24, r14
    213c:	90 e0       	ldi	r25, 0x00	; 0
    213e:	08 17       	cp	r16, r24
    2140:	19 07       	cpc	r17, r25
    2142:	a8 f3       	brcs	.-22     	; 0x212e <vfprintf+0x194>
    2144:	0e c0       	rjmp	.+28     	; 0x2162 <vfprintf+0x1c8>
    2146:	f6 01       	movw	r30, r12
    2148:	f7 fc       	sbrc	r15, 7
    214a:	85 91       	lpm	r24, Z+
    214c:	f7 fe       	sbrs	r15, 7
    214e:	81 91       	ld	r24, Z+
    2150:	6f 01       	movw	r12, r30
    2152:	90 e0       	ldi	r25, 0x00	; 0
    2154:	b3 01       	movw	r22, r6
    2156:	0e 94 c0 11 	call	0x2380	; 0x2380 <fputc>
    215a:	e1 10       	cpse	r14, r1
    215c:	ea 94       	dec	r14
    215e:	01 50       	subi	r16, 0x01	; 1
    2160:	10 40       	sbci	r17, 0x00	; 0
    2162:	01 15       	cp	r16, r1
    2164:	11 05       	cpc	r17, r1
    2166:	79 f7       	brne	.-34     	; 0x2146 <vfprintf+0x1ac>
    2168:	ea c0       	rjmp	.+468    	; 0x233e <vfprintf+0x3a4>
    216a:	94 36       	cpi	r25, 0x64	; 100
    216c:	11 f0       	breq	.+4      	; 0x2172 <vfprintf+0x1d8>
    216e:	99 36       	cpi	r25, 0x69	; 105
    2170:	69 f5       	brne	.+90     	; 0x21cc <vfprintf+0x232>
    2172:	f7 fe       	sbrs	r15, 7
    2174:	08 c0       	rjmp	.+16     	; 0x2186 <vfprintf+0x1ec>
    2176:	f5 01       	movw	r30, r10
    2178:	20 81       	ld	r18, Z
    217a:	31 81       	ldd	r19, Z+1	; 0x01
    217c:	42 81       	ldd	r20, Z+2	; 0x02
    217e:	53 81       	ldd	r21, Z+3	; 0x03
    2180:	84 e0       	ldi	r24, 0x04	; 4
    2182:	90 e0       	ldi	r25, 0x00	; 0
    2184:	0a c0       	rjmp	.+20     	; 0x219a <vfprintf+0x200>
    2186:	f5 01       	movw	r30, r10
    2188:	80 81       	ld	r24, Z
    218a:	91 81       	ldd	r25, Z+1	; 0x01
    218c:	9c 01       	movw	r18, r24
    218e:	44 27       	eor	r20, r20
    2190:	37 fd       	sbrc	r19, 7
    2192:	40 95       	com	r20
    2194:	54 2f       	mov	r21, r20
    2196:	82 e0       	ldi	r24, 0x02	; 2
    2198:	90 e0       	ldi	r25, 0x00	; 0
    219a:	a8 0e       	add	r10, r24
    219c:	b9 1e       	adc	r11, r25
    219e:	9f e6       	ldi	r25, 0x6F	; 111
    21a0:	f9 22       	and	r15, r25
    21a2:	57 ff       	sbrs	r21, 7
    21a4:	09 c0       	rjmp	.+18     	; 0x21b8 <vfprintf+0x21e>
    21a6:	50 95       	com	r21
    21a8:	40 95       	com	r20
    21aa:	30 95       	com	r19
    21ac:	21 95       	neg	r18
    21ae:	3f 4f       	sbci	r19, 0xFF	; 255
    21b0:	4f 4f       	sbci	r20, 0xFF	; 255
    21b2:	5f 4f       	sbci	r21, 0xFF	; 255
    21b4:	e0 e8       	ldi	r30, 0x80	; 128
    21b6:	fe 2a       	or	r15, r30
    21b8:	ca 01       	movw	r24, r20
    21ba:	b9 01       	movw	r22, r18
    21bc:	a1 01       	movw	r20, r2
    21be:	2a e0       	ldi	r18, 0x0A	; 10
    21c0:	30 e0       	ldi	r19, 0x00	; 0
    21c2:	0e 94 ec 11 	call	0x23d8	; 0x23d8 <__ultoa_invert>
    21c6:	d8 2e       	mov	r13, r24
    21c8:	d2 18       	sub	r13, r2
    21ca:	40 c0       	rjmp	.+128    	; 0x224c <vfprintf+0x2b2>
    21cc:	95 37       	cpi	r25, 0x75	; 117
    21ce:	29 f4       	brne	.+10     	; 0x21da <vfprintf+0x240>
    21d0:	1f 2d       	mov	r17, r15
    21d2:	1f 7e       	andi	r17, 0xEF	; 239
    21d4:	2a e0       	ldi	r18, 0x0A	; 10
    21d6:	30 e0       	ldi	r19, 0x00	; 0
    21d8:	1d c0       	rjmp	.+58     	; 0x2214 <vfprintf+0x27a>
    21da:	1f 2d       	mov	r17, r15
    21dc:	19 7f       	andi	r17, 0xF9	; 249
    21de:	9f 36       	cpi	r25, 0x6F	; 111
    21e0:	61 f0       	breq	.+24     	; 0x21fa <vfprintf+0x260>
    21e2:	90 37       	cpi	r25, 0x70	; 112
    21e4:	20 f4       	brcc	.+8      	; 0x21ee <vfprintf+0x254>
    21e6:	98 35       	cpi	r25, 0x58	; 88
    21e8:	09 f0       	breq	.+2      	; 0x21ec <vfprintf+0x252>
    21ea:	ac c0       	rjmp	.+344    	; 0x2344 <vfprintf+0x3aa>
    21ec:	0f c0       	rjmp	.+30     	; 0x220c <vfprintf+0x272>
    21ee:	90 37       	cpi	r25, 0x70	; 112
    21f0:	39 f0       	breq	.+14     	; 0x2200 <vfprintf+0x266>
    21f2:	98 37       	cpi	r25, 0x78	; 120
    21f4:	09 f0       	breq	.+2      	; 0x21f8 <vfprintf+0x25e>
    21f6:	a6 c0       	rjmp	.+332    	; 0x2344 <vfprintf+0x3aa>
    21f8:	04 c0       	rjmp	.+8      	; 0x2202 <vfprintf+0x268>
    21fa:	28 e0       	ldi	r18, 0x08	; 8
    21fc:	30 e0       	ldi	r19, 0x00	; 0
    21fe:	0a c0       	rjmp	.+20     	; 0x2214 <vfprintf+0x27a>
    2200:	10 61       	ori	r17, 0x10	; 16
    2202:	14 fd       	sbrc	r17, 4
    2204:	14 60       	ori	r17, 0x04	; 4
    2206:	20 e1       	ldi	r18, 0x10	; 16
    2208:	30 e0       	ldi	r19, 0x00	; 0
    220a:	04 c0       	rjmp	.+8      	; 0x2214 <vfprintf+0x27a>
    220c:	14 fd       	sbrc	r17, 4
    220e:	16 60       	ori	r17, 0x06	; 6
    2210:	20 e1       	ldi	r18, 0x10	; 16
    2212:	32 e0       	ldi	r19, 0x02	; 2
    2214:	17 ff       	sbrs	r17, 7
    2216:	08 c0       	rjmp	.+16     	; 0x2228 <vfprintf+0x28e>
    2218:	f5 01       	movw	r30, r10
    221a:	60 81       	ld	r22, Z
    221c:	71 81       	ldd	r23, Z+1	; 0x01
    221e:	82 81       	ldd	r24, Z+2	; 0x02
    2220:	93 81       	ldd	r25, Z+3	; 0x03
    2222:	44 e0       	ldi	r20, 0x04	; 4
    2224:	50 e0       	ldi	r21, 0x00	; 0
    2226:	08 c0       	rjmp	.+16     	; 0x2238 <vfprintf+0x29e>
    2228:	f5 01       	movw	r30, r10
    222a:	80 81       	ld	r24, Z
    222c:	91 81       	ldd	r25, Z+1	; 0x01
    222e:	bc 01       	movw	r22, r24
    2230:	80 e0       	ldi	r24, 0x00	; 0
    2232:	90 e0       	ldi	r25, 0x00	; 0
    2234:	42 e0       	ldi	r20, 0x02	; 2
    2236:	50 e0       	ldi	r21, 0x00	; 0
    2238:	a4 0e       	add	r10, r20
    223a:	b5 1e       	adc	r11, r21
    223c:	a1 01       	movw	r20, r2
    223e:	0e 94 ec 11 	call	0x23d8	; 0x23d8 <__ultoa_invert>
    2242:	d8 2e       	mov	r13, r24
    2244:	d2 18       	sub	r13, r2
    2246:	8f e7       	ldi	r24, 0x7F	; 127
    2248:	f8 2e       	mov	r15, r24
    224a:	f1 22       	and	r15, r17
    224c:	f6 fe       	sbrs	r15, 6
    224e:	0b c0       	rjmp	.+22     	; 0x2266 <vfprintf+0x2cc>
    2250:	5e ef       	ldi	r21, 0xFE	; 254
    2252:	f5 22       	and	r15, r21
    2254:	d9 14       	cp	r13, r9
    2256:	38 f4       	brcc	.+14     	; 0x2266 <vfprintf+0x2cc>
    2258:	f4 fe       	sbrs	r15, 4
    225a:	07 c0       	rjmp	.+14     	; 0x226a <vfprintf+0x2d0>
    225c:	f2 fc       	sbrc	r15, 2
    225e:	05 c0       	rjmp	.+10     	; 0x226a <vfprintf+0x2d0>
    2260:	8f ee       	ldi	r24, 0xEF	; 239
    2262:	f8 22       	and	r15, r24
    2264:	02 c0       	rjmp	.+4      	; 0x226a <vfprintf+0x2d0>
    2266:	1d 2d       	mov	r17, r13
    2268:	01 c0       	rjmp	.+2      	; 0x226c <vfprintf+0x2d2>
    226a:	19 2d       	mov	r17, r9
    226c:	f4 fe       	sbrs	r15, 4
    226e:	0d c0       	rjmp	.+26     	; 0x228a <vfprintf+0x2f0>
    2270:	fe 01       	movw	r30, r28
    2272:	ed 0d       	add	r30, r13
    2274:	f1 1d       	adc	r31, r1
    2276:	80 81       	ld	r24, Z
    2278:	80 33       	cpi	r24, 0x30	; 48
    227a:	19 f4       	brne	.+6      	; 0x2282 <vfprintf+0x2e8>
    227c:	99 ee       	ldi	r25, 0xE9	; 233
    227e:	f9 22       	and	r15, r25
    2280:	08 c0       	rjmp	.+16     	; 0x2292 <vfprintf+0x2f8>
    2282:	1f 5f       	subi	r17, 0xFF	; 255
    2284:	f2 fe       	sbrs	r15, 2
    2286:	05 c0       	rjmp	.+10     	; 0x2292 <vfprintf+0x2f8>
    2288:	03 c0       	rjmp	.+6      	; 0x2290 <vfprintf+0x2f6>
    228a:	8f 2d       	mov	r24, r15
    228c:	86 78       	andi	r24, 0x86	; 134
    228e:	09 f0       	breq	.+2      	; 0x2292 <vfprintf+0x2f8>
    2290:	1f 5f       	subi	r17, 0xFF	; 255
    2292:	0f 2d       	mov	r16, r15
    2294:	f3 fc       	sbrc	r15, 3
    2296:	14 c0       	rjmp	.+40     	; 0x22c0 <vfprintf+0x326>
    2298:	f0 fe       	sbrs	r15, 0
    229a:	0f c0       	rjmp	.+30     	; 0x22ba <vfprintf+0x320>
    229c:	1e 15       	cp	r17, r14
    229e:	10 f0       	brcs	.+4      	; 0x22a4 <vfprintf+0x30a>
    22a0:	9d 2c       	mov	r9, r13
    22a2:	0b c0       	rjmp	.+22     	; 0x22ba <vfprintf+0x320>
    22a4:	9d 2c       	mov	r9, r13
    22a6:	9e 0c       	add	r9, r14
    22a8:	91 1a       	sub	r9, r17
    22aa:	1e 2d       	mov	r17, r14
    22ac:	06 c0       	rjmp	.+12     	; 0x22ba <vfprintf+0x320>
    22ae:	80 e2       	ldi	r24, 0x20	; 32
    22b0:	90 e0       	ldi	r25, 0x00	; 0
    22b2:	b3 01       	movw	r22, r6
    22b4:	0e 94 c0 11 	call	0x2380	; 0x2380 <fputc>
    22b8:	1f 5f       	subi	r17, 0xFF	; 255
    22ba:	1e 15       	cp	r17, r14
    22bc:	c0 f3       	brcs	.-16     	; 0x22ae <vfprintf+0x314>
    22be:	04 c0       	rjmp	.+8      	; 0x22c8 <vfprintf+0x32e>
    22c0:	1e 15       	cp	r17, r14
    22c2:	10 f4       	brcc	.+4      	; 0x22c8 <vfprintf+0x32e>
    22c4:	e1 1a       	sub	r14, r17
    22c6:	01 c0       	rjmp	.+2      	; 0x22ca <vfprintf+0x330>
    22c8:	ee 24       	eor	r14, r14
    22ca:	04 ff       	sbrs	r16, 4
    22cc:	0f c0       	rjmp	.+30     	; 0x22ec <vfprintf+0x352>
    22ce:	80 e3       	ldi	r24, 0x30	; 48
    22d0:	90 e0       	ldi	r25, 0x00	; 0
    22d2:	b3 01       	movw	r22, r6
    22d4:	0e 94 c0 11 	call	0x2380	; 0x2380 <fputc>
    22d8:	02 ff       	sbrs	r16, 2
    22da:	1d c0       	rjmp	.+58     	; 0x2316 <vfprintf+0x37c>
    22dc:	01 fd       	sbrc	r16, 1
    22de:	03 c0       	rjmp	.+6      	; 0x22e6 <vfprintf+0x34c>
    22e0:	88 e7       	ldi	r24, 0x78	; 120
    22e2:	90 e0       	ldi	r25, 0x00	; 0
    22e4:	0e c0       	rjmp	.+28     	; 0x2302 <vfprintf+0x368>
    22e6:	88 e5       	ldi	r24, 0x58	; 88
    22e8:	90 e0       	ldi	r25, 0x00	; 0
    22ea:	0b c0       	rjmp	.+22     	; 0x2302 <vfprintf+0x368>
    22ec:	80 2f       	mov	r24, r16
    22ee:	86 78       	andi	r24, 0x86	; 134
    22f0:	91 f0       	breq	.+36     	; 0x2316 <vfprintf+0x37c>
    22f2:	01 ff       	sbrs	r16, 1
    22f4:	02 c0       	rjmp	.+4      	; 0x22fa <vfprintf+0x360>
    22f6:	8b e2       	ldi	r24, 0x2B	; 43
    22f8:	01 c0       	rjmp	.+2      	; 0x22fc <vfprintf+0x362>
    22fa:	80 e2       	ldi	r24, 0x20	; 32
    22fc:	f7 fc       	sbrc	r15, 7
    22fe:	8d e2       	ldi	r24, 0x2D	; 45
    2300:	90 e0       	ldi	r25, 0x00	; 0
    2302:	b3 01       	movw	r22, r6
    2304:	0e 94 c0 11 	call	0x2380	; 0x2380 <fputc>
    2308:	06 c0       	rjmp	.+12     	; 0x2316 <vfprintf+0x37c>
    230a:	80 e3       	ldi	r24, 0x30	; 48
    230c:	90 e0       	ldi	r25, 0x00	; 0
    230e:	b3 01       	movw	r22, r6
    2310:	0e 94 c0 11 	call	0x2380	; 0x2380 <fputc>
    2314:	9a 94       	dec	r9
    2316:	d9 14       	cp	r13, r9
    2318:	c0 f3       	brcs	.-16     	; 0x230a <vfprintf+0x370>
    231a:	da 94       	dec	r13
    231c:	f1 01       	movw	r30, r2
    231e:	ed 0d       	add	r30, r13
    2320:	f1 1d       	adc	r31, r1
    2322:	80 81       	ld	r24, Z
    2324:	90 e0       	ldi	r25, 0x00	; 0
    2326:	b3 01       	movw	r22, r6
    2328:	0e 94 c0 11 	call	0x2380	; 0x2380 <fputc>
    232c:	dd 20       	and	r13, r13
    232e:	a9 f7       	brne	.-22     	; 0x231a <vfprintf+0x380>
    2330:	06 c0       	rjmp	.+12     	; 0x233e <vfprintf+0x3a4>
    2332:	80 e2       	ldi	r24, 0x20	; 32
    2334:	90 e0       	ldi	r25, 0x00	; 0
    2336:	b3 01       	movw	r22, r6
    2338:	0e 94 c0 11 	call	0x2380	; 0x2380 <fputc>
    233c:	ea 94       	dec	r14
    233e:	ee 20       	and	r14, r14
    2340:	c1 f7       	brne	.-16     	; 0x2332 <vfprintf+0x398>
    2342:	43 ce       	rjmp	.-890    	; 0x1fca <vfprintf+0x30>
    2344:	f3 01       	movw	r30, r6
    2346:	66 81       	ldd	r22, Z+6	; 0x06
    2348:	77 81       	ldd	r23, Z+7	; 0x07
    234a:	cb 01       	movw	r24, r22
    234c:	2b 96       	adiw	r28, 0x0b	; 11
    234e:	e2 e1       	ldi	r30, 0x12	; 18
    2350:	0c 94 9d 0f 	jmp	0x1f3a	; 0x1f3a <__epilogue_restores__>

00002354 <strnlen_P>:
    2354:	fc 01       	movw	r30, r24
    2356:	05 90       	lpm	r0, Z+
    2358:	61 50       	subi	r22, 0x01	; 1
    235a:	70 40       	sbci	r23, 0x00	; 0
    235c:	01 10       	cpse	r0, r1
    235e:	d8 f7       	brcc	.-10     	; 0x2356 <strnlen_P+0x2>
    2360:	80 95       	com	r24
    2362:	90 95       	com	r25
    2364:	8e 0f       	add	r24, r30
    2366:	9f 1f       	adc	r25, r31
    2368:	08 95       	ret

0000236a <strnlen>:
    236a:	fc 01       	movw	r30, r24
    236c:	61 50       	subi	r22, 0x01	; 1
    236e:	70 40       	sbci	r23, 0x00	; 0
    2370:	01 90       	ld	r0, Z+
    2372:	01 10       	cpse	r0, r1
    2374:	d8 f7       	brcc	.-10     	; 0x236c <strnlen+0x2>
    2376:	80 95       	com	r24
    2378:	90 95       	com	r25
    237a:	8e 0f       	add	r24, r30
    237c:	9f 1f       	adc	r25, r31
    237e:	08 95       	ret

00002380 <fputc>:
    2380:	0f 93       	push	r16
    2382:	1f 93       	push	r17
    2384:	cf 93       	push	r28
    2386:	df 93       	push	r29
    2388:	8c 01       	movw	r16, r24
    238a:	eb 01       	movw	r28, r22
    238c:	8b 81       	ldd	r24, Y+3	; 0x03
    238e:	81 ff       	sbrs	r24, 1
    2390:	1b c0       	rjmp	.+54     	; 0x23c8 <fputc+0x48>
    2392:	82 ff       	sbrs	r24, 2
    2394:	0d c0       	rjmp	.+26     	; 0x23b0 <fputc+0x30>
    2396:	2e 81       	ldd	r18, Y+6	; 0x06
    2398:	3f 81       	ldd	r19, Y+7	; 0x07
    239a:	8c 81       	ldd	r24, Y+4	; 0x04
    239c:	9d 81       	ldd	r25, Y+5	; 0x05
    239e:	28 17       	cp	r18, r24
    23a0:	39 07       	cpc	r19, r25
    23a2:	64 f4       	brge	.+24     	; 0x23bc <fputc+0x3c>
    23a4:	e8 81       	ld	r30, Y
    23a6:	f9 81       	ldd	r31, Y+1	; 0x01
    23a8:	01 93       	st	Z+, r16
    23aa:	f9 83       	std	Y+1, r31	; 0x01
    23ac:	e8 83       	st	Y, r30
    23ae:	06 c0       	rjmp	.+12     	; 0x23bc <fputc+0x3c>
    23b0:	e8 85       	ldd	r30, Y+8	; 0x08
    23b2:	f9 85       	ldd	r31, Y+9	; 0x09
    23b4:	80 2f       	mov	r24, r16
    23b6:	09 95       	icall
    23b8:	89 2b       	or	r24, r25
    23ba:	31 f4       	brne	.+12     	; 0x23c8 <fputc+0x48>
    23bc:	8e 81       	ldd	r24, Y+6	; 0x06
    23be:	9f 81       	ldd	r25, Y+7	; 0x07
    23c0:	01 96       	adiw	r24, 0x01	; 1
    23c2:	9f 83       	std	Y+7, r25	; 0x07
    23c4:	8e 83       	std	Y+6, r24	; 0x06
    23c6:	02 c0       	rjmp	.+4      	; 0x23cc <fputc+0x4c>
    23c8:	0f ef       	ldi	r16, 0xFF	; 255
    23ca:	1f ef       	ldi	r17, 0xFF	; 255
    23cc:	c8 01       	movw	r24, r16
    23ce:	df 91       	pop	r29
    23d0:	cf 91       	pop	r28
    23d2:	1f 91       	pop	r17
    23d4:	0f 91       	pop	r16
    23d6:	08 95       	ret

000023d8 <__ultoa_invert>:
    23d8:	fa 01       	movw	r30, r20
    23da:	aa 27       	eor	r26, r26
    23dc:	28 30       	cpi	r18, 0x08	; 8
    23de:	51 f1       	breq	.+84     	; 0x2434 <__ultoa_invert+0x5c>
    23e0:	20 31       	cpi	r18, 0x10	; 16
    23e2:	81 f1       	breq	.+96     	; 0x2444 <__ultoa_invert+0x6c>
    23e4:	e8 94       	clt
    23e6:	6f 93       	push	r22
    23e8:	6e 7f       	andi	r22, 0xFE	; 254
    23ea:	6e 5f       	subi	r22, 0xFE	; 254
    23ec:	7f 4f       	sbci	r23, 0xFF	; 255
    23ee:	8f 4f       	sbci	r24, 0xFF	; 255
    23f0:	9f 4f       	sbci	r25, 0xFF	; 255
    23f2:	af 4f       	sbci	r26, 0xFF	; 255
    23f4:	b1 e0       	ldi	r27, 0x01	; 1
    23f6:	3e d0       	rcall	.+124    	; 0x2474 <__ultoa_invert+0x9c>
    23f8:	b4 e0       	ldi	r27, 0x04	; 4
    23fa:	3c d0       	rcall	.+120    	; 0x2474 <__ultoa_invert+0x9c>
    23fc:	67 0f       	add	r22, r23
    23fe:	78 1f       	adc	r23, r24
    2400:	89 1f       	adc	r24, r25
    2402:	9a 1f       	adc	r25, r26
    2404:	a1 1d       	adc	r26, r1
    2406:	68 0f       	add	r22, r24
    2408:	79 1f       	adc	r23, r25
    240a:	8a 1f       	adc	r24, r26
    240c:	91 1d       	adc	r25, r1
    240e:	a1 1d       	adc	r26, r1
    2410:	6a 0f       	add	r22, r26
    2412:	71 1d       	adc	r23, r1
    2414:	81 1d       	adc	r24, r1
    2416:	91 1d       	adc	r25, r1
    2418:	a1 1d       	adc	r26, r1
    241a:	20 d0       	rcall	.+64     	; 0x245c <__ultoa_invert+0x84>
    241c:	09 f4       	brne	.+2      	; 0x2420 <__ultoa_invert+0x48>
    241e:	68 94       	set
    2420:	3f 91       	pop	r19
    2422:	2a e0       	ldi	r18, 0x0A	; 10
    2424:	26 9f       	mul	r18, r22
    2426:	11 24       	eor	r1, r1
    2428:	30 19       	sub	r19, r0
    242a:	30 5d       	subi	r19, 0xD0	; 208
    242c:	31 93       	st	Z+, r19
    242e:	de f6       	brtc	.-74     	; 0x23e6 <__ultoa_invert+0xe>
    2430:	cf 01       	movw	r24, r30
    2432:	08 95       	ret
    2434:	46 2f       	mov	r20, r22
    2436:	47 70       	andi	r20, 0x07	; 7
    2438:	40 5d       	subi	r20, 0xD0	; 208
    243a:	41 93       	st	Z+, r20
    243c:	b3 e0       	ldi	r27, 0x03	; 3
    243e:	0f d0       	rcall	.+30     	; 0x245e <__ultoa_invert+0x86>
    2440:	c9 f7       	brne	.-14     	; 0x2434 <__ultoa_invert+0x5c>
    2442:	f6 cf       	rjmp	.-20     	; 0x2430 <__ultoa_invert+0x58>
    2444:	46 2f       	mov	r20, r22
    2446:	4f 70       	andi	r20, 0x0F	; 15
    2448:	40 5d       	subi	r20, 0xD0	; 208
    244a:	4a 33       	cpi	r20, 0x3A	; 58
    244c:	18 f0       	brcs	.+6      	; 0x2454 <__ultoa_invert+0x7c>
    244e:	49 5d       	subi	r20, 0xD9	; 217
    2450:	31 fd       	sbrc	r19, 1
    2452:	40 52       	subi	r20, 0x20	; 32
    2454:	41 93       	st	Z+, r20
    2456:	02 d0       	rcall	.+4      	; 0x245c <__ultoa_invert+0x84>
    2458:	a9 f7       	brne	.-22     	; 0x2444 <__ultoa_invert+0x6c>
    245a:	ea cf       	rjmp	.-44     	; 0x2430 <__ultoa_invert+0x58>
    245c:	b4 e0       	ldi	r27, 0x04	; 4
    245e:	a6 95       	lsr	r26
    2460:	97 95       	ror	r25
    2462:	87 95       	ror	r24
    2464:	77 95       	ror	r23
    2466:	67 95       	ror	r22
    2468:	ba 95       	dec	r27
    246a:	c9 f7       	brne	.-14     	; 0x245e <__ultoa_invert+0x86>
    246c:	00 97       	sbiw	r24, 0x00	; 0
    246e:	61 05       	cpc	r22, r1
    2470:	71 05       	cpc	r23, r1
    2472:	08 95       	ret
    2474:	9b 01       	movw	r18, r22
    2476:	ac 01       	movw	r20, r24
    2478:	0a 2e       	mov	r0, r26
    247a:	06 94       	lsr	r0
    247c:	57 95       	ror	r21
    247e:	47 95       	ror	r20
    2480:	37 95       	ror	r19
    2482:	27 95       	ror	r18
    2484:	ba 95       	dec	r27
    2486:	c9 f7       	brne	.-14     	; 0x247a <__ultoa_invert+0xa2>
    2488:	62 0f       	add	r22, r18
    248a:	73 1f       	adc	r23, r19
    248c:	84 1f       	adc	r24, r20
    248e:	95 1f       	adc	r25, r21
    2490:	a0 1d       	adc	r26, r0
    2492:	08 95       	ret

00002494 <_exit>:
    2494:	f8 94       	cli

00002496 <__stop_program>:
    2496:	ff cf       	rjmp	.-2      	; 0x2496 <__stop_program>
