verilog xil_defaultlib --include "../../../../CPU.srcs/sources_1/bd/CPU/ipshared/4868" \
"../../../../CPU.srcs/sources_1/bd/CPU/ip/CPU_control32_0_0/sim/CPU_control32_0_0.v" \
"../../../../CPU.srcs/sources_1/bd/CPU/ip/CPU_Ifetc32_0_0/sim/CPU_Ifetc32_0_0.v" \
"../../../../CPU.srcs/sources_1/bd/CPU/ip/CPU_Executs32_0_0/sim/CPU_Executs32_0_0.v" \
"../../../../CPU.srcs/sources_1/bd/CPU/ip/CPU_clk_wiz_0_0/CPU_clk_wiz_0_0_clk_wiz.v" \
"../../../../CPU.srcs/sources_1/bd/CPU/ip/CPU_clk_wiz_0_0/CPU_clk_wiz_0_0.v" \
"../../../../CPU.srcs/sources_1/bd/CPU/sim/CPU.v" \

verilog xil_defaultlib "glbl.v"

nosort
