#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x1381470 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -9;
v0x14e88e0_0 .var "IMM", 3 0;
v0x14e89c0_0 .net "R0", 3 0, L_0x1507e90;  1 drivers
v0x14e8a80_0 .net "R1", 3 0, L_0x1503500;  1 drivers
v0x14e8b20_0 .net "R2", 3 0, L_0x14fe920;  1 drivers
v0x14e8be0_0 .net "R3", 3 0, L_0x14f9ed0;  1 drivers
v0x14e8ca0_0 .var "SEL_A", 1 0;
v0x14e8d60_0 .var "SEL_B", 1 0;
v0x14e8e20_0 .var "SEL_W", 1 0;
v0x14e8f30_0 .var "alu_op", 0 0;
v0x14e9060_0 .var "clk", 0 0;
v0x14e9100_0 .var "sel_data", 0 0;
v0x14e91a0_0 .var "write_en", 0 0;
S_0x1381600 .scope module, "datapath_0" "datapath" 2 17, 3 2 0, S_0x1381470;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "SEL_A";
    .port_info 1 /INPUT 2 "SEL_B";
    .port_info 2 /INPUT 2 "SEL_W";
    .port_info 3 /INPUT 4 "IMM";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "sel_data";
    .port_info 6 /INPUT 1 "write_en";
    .port_info 7 /INPUT 1 "alu_op";
    .port_info 8 /OUTPUT 4 "R3";
    .port_info 9 /OUTPUT 4 "R2";
    .port_info 10 /OUTPUT 4 "R1";
    .port_info 11 /OUTPUT 4 "R0";
v0x14e7ab0_0 .net "ALU_RES", 3 0, L_0x15182e0;  1 drivers
v0x14e7b90_0 .net "DATA_IN", 3 0, L_0x14eb310;  1 drivers
v0x14e7c50_0 .net "IMM", 3 0, v0x14e88e0_0;  1 drivers
v0x14e7cf0_0 .net "OUT_A", 3 0, L_0x150d710;  1 drivers
v0x14e7e20_0 .net "OUT_B", 3 0, L_0x1513610;  1 drivers
v0x14e7f70_0 .net "R0", 3 0, L_0x1507e90;  alias, 1 drivers
v0x14e8030_0 .net "R1", 3 0, L_0x1503500;  alias, 1 drivers
v0x14e80f0_0 .net "R2", 3 0, L_0x14fe920;  alias, 1 drivers
v0x14e81b0_0 .net "R3", 3 0, L_0x14f9ed0;  alias, 1 drivers
v0x14e8300_0 .net "SEL_A", 1 0, v0x14e8ca0_0;  1 drivers
v0x14e83c0_0 .net "SEL_B", 1 0, v0x14e8d60_0;  1 drivers
v0x14e8460_0 .net "SEL_W", 1 0, v0x14e8e20_0;  1 drivers
v0x14e8500_0 .net "alu_op", 0 0, v0x14e8f30_0;  1 drivers
v0x14e85a0_0 .net "clk", 0 0, v0x14e9060_0;  1 drivers
v0x14e8640_0 .net "sel_data", 0 0, v0x14e9100_0;  1 drivers
v0x14e86e0_0 .net "write_en", 0 0, v0x14e91a0_0;  1 drivers
S_0x1369520 .scope module, "alu_0" "alu" 3 30, 4 2 0, S_0x1381600;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
L_0x1515b30 .functor NAND 1, L_0x1515ba0, L_0x1515c90, C4<1>, C4<1>;
L_0x1515d80 .functor NAND 1, L_0x1515df0, L_0x1515ee0, C4<1>, C4<1>;
L_0x1515fd0 .functor NAND 1, L_0x1516040, L_0x1516130, C4<1>, C4<1>;
L_0x1516400 .functor NAND 1, L_0x15164c0, L_0x1516600, C4<1>, C4<1>;
v0x149a4c0_0 .net "A", 3 0, L_0x150d710;  alias, 1 drivers
v0x149a580_0 .net "B", 3 0, L_0x1513610;  alias, 1 drivers
v0x149a620_0 .net "RES", 3 0, L_0x15182e0;  alias, 1 drivers
v0x149a6f0_0 .net "W0", 3 0, L_0x1515950;  1 drivers
v0x149a7e0_0 .net "W1", 3 0, L_0x1516220;  1 drivers
v0x149a8d0_0 .net *"_ivl_0", 0 0, L_0x1515b30;  1 drivers
v0x149a990_0 .net *"_ivl_11", 0 0, L_0x1515ee0;  1 drivers
v0x149aa70_0 .net *"_ivl_12", 0 0, L_0x1515fd0;  1 drivers
v0x149ab50_0 .net *"_ivl_15", 0 0, L_0x1516040;  1 drivers
v0x149ac30_0 .net *"_ivl_17", 0 0, L_0x1516130;  1 drivers
v0x149ad10_0 .net *"_ivl_18", 0 0, L_0x1516400;  1 drivers
v0x149adf0_0 .net *"_ivl_22", 0 0, L_0x15164c0;  1 drivers
v0x149aed0_0 .net *"_ivl_24", 0 0, L_0x1516600;  1 drivers
v0x149afb0_0 .net *"_ivl_3", 0 0, L_0x1515ba0;  1 drivers
v0x149b090_0 .net *"_ivl_5", 0 0, L_0x1515c90;  1 drivers
v0x149b170_0 .net *"_ivl_6", 0 0, L_0x1515d80;  1 drivers
v0x149b250_0 .net *"_ivl_9", 0 0, L_0x1515df0;  1 drivers
v0x149b330_0 .net "sel", 0 0, v0x14e8f30_0;  alias, 1 drivers
L_0x1515ba0 .part L_0x150d710, 0, 1;
L_0x1515c90 .part L_0x1513610, 0, 1;
L_0x1515df0 .part L_0x150d710, 1, 1;
L_0x1515ee0 .part L_0x1513610, 1, 1;
L_0x1516040 .part L_0x150d710, 2, 1;
L_0x1516130 .part L_0x1513610, 2, 1;
L_0x1516220 .concat8 [ 1 1 1 1], L_0x1515b30, L_0x1515d80, L_0x1515fd0, L_0x1516400;
L_0x15164c0 .part L_0x150d710, 3, 1;
L_0x1516600 .part L_0x1513610, 3, 1;
S_0x1369700 .scope module, "mux_21_4b" "mux_21_4b" 4 15, 5 2 0, S_0x1369520;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x1497220_0 .net "A", 3 0, L_0x1515950;  alias, 1 drivers
v0x1497320_0 .net "B", 3 0, L_0x1516220;  alias, 1 drivers
v0x1497400_0 .net "RES", 3 0, L_0x15182e0;  alias, 1 drivers
v0x14974c0_0 .net "sel", 0 0, v0x14e8f30_0;  alias, 1 drivers
L_0x1517bb0 .part L_0x1515950, 0, 1;
L_0x1517ca0 .part L_0x1515950, 1, 1;
L_0x1517d40 .part L_0x1515950, 2, 1;
L_0x1517e30 .part L_0x1515950, 3, 1;
L_0x1517f20 .part L_0x1516220, 0, 1;
L_0x1518010 .part L_0x1516220, 1, 1;
L_0x1518100 .part L_0x1516220, 2, 1;
L_0x15181a0 .part L_0x1516220, 3, 1;
L_0x15182e0 .concat [ 1 1 1 1], L_0x1516a70, L_0x1516fa0, L_0x15174d0, L_0x1517a00;
S_0x1379400 .scope module, "mux_21_1b_0[0]" "mux_21_1b" 5 7, 6 4 0, S_0x1369700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x15166f0/d .functor NOT 1, v0x14e8f30_0, C4<0>, C4<0>, C4<0>;
L_0x15166f0 .delay 1 (1,1,1) L_0x15166f0/d;
L_0x1516800/d .functor AND 1, L_0x1517bb0, L_0x15166f0, C4<1>, C4<1>;
L_0x1516800 .delay 1 (3,3,3) L_0x1516800/d;
L_0x1516960/d .functor AND 1, L_0x1517f20, v0x14e8f30_0, C4<1>, C4<1>;
L_0x1516960 .delay 1 (3,3,3) L_0x1516960/d;
L_0x1516a70/d .functor OR 1, L_0x1516800, L_0x1516960, C4<0>, C4<0>;
L_0x1516a70 .delay 1 (3,3,3) L_0x1516a70/d;
v0x13795e0_0 .net "a", 0 0, L_0x1517bb0;  1 drivers
v0x1495330_0 .net "a_out", 0 0, L_0x1516800;  1 drivers
v0x14953f0_0 .net "b", 0 0, L_0x1517f20;  1 drivers
v0x1495490_0 .net "b_out", 0 0, L_0x1516960;  1 drivers
v0x1495550_0 .net "not_sel", 0 0, L_0x15166f0;  1 drivers
v0x1495660_0 .net "res", 0 0, L_0x1516a70;  1 drivers
v0x1495720_0 .net "sel", 0 0, v0x14e8f30_0;  alias, 1 drivers
S_0x1495860 .scope module, "mux_21_1b_0[1]" "mux_21_1b" 5 7, 6 4 0, S_0x1369700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1516c20/d .functor NOT 1, v0x14e8f30_0, C4<0>, C4<0>, C4<0>;
L_0x1516c20 .delay 1 (1,1,1) L_0x1516c20/d;
L_0x1516d30/d .functor AND 1, L_0x1517ca0, L_0x1516c20, C4<1>, C4<1>;
L_0x1516d30 .delay 1 (3,3,3) L_0x1516d30/d;
L_0x1516e90/d .functor AND 1, L_0x1518010, v0x14e8f30_0, C4<1>, C4<1>;
L_0x1516e90 .delay 1 (3,3,3) L_0x1516e90/d;
L_0x1516fa0/d .functor OR 1, L_0x1516d30, L_0x1516e90, C4<0>, C4<0>;
L_0x1516fa0 .delay 1 (3,3,3) L_0x1516fa0/d;
v0x1495af0_0 .net "a", 0 0, L_0x1517ca0;  1 drivers
v0x1495bb0_0 .net "a_out", 0 0, L_0x1516d30;  1 drivers
v0x1495c70_0 .net "b", 0 0, L_0x1518010;  1 drivers
v0x1495d10_0 .net "b_out", 0 0, L_0x1516e90;  1 drivers
v0x1495dd0_0 .net "not_sel", 0 0, L_0x1516c20;  1 drivers
v0x1495ee0_0 .net "res", 0 0, L_0x1516fa0;  1 drivers
v0x1495fa0_0 .net "sel", 0 0, v0x14e8f30_0;  alias, 1 drivers
S_0x14960d0 .scope module, "mux_21_1b_0[2]" "mux_21_1b" 5 7, 6 4 0, S_0x1369700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1517150/d .functor NOT 1, v0x14e8f30_0, C4<0>, C4<0>, C4<0>;
L_0x1517150 .delay 1 (1,1,1) L_0x1517150/d;
L_0x1517260/d .functor AND 1, L_0x1517d40, L_0x1517150, C4<1>, C4<1>;
L_0x1517260 .delay 1 (3,3,3) L_0x1517260/d;
L_0x15173c0/d .functor AND 1, L_0x1518100, v0x14e8f30_0, C4<1>, C4<1>;
L_0x15173c0 .delay 1 (3,3,3) L_0x15173c0/d;
L_0x15174d0/d .functor OR 1, L_0x1517260, L_0x15173c0, C4<0>, C4<0>;
L_0x15174d0 .delay 1 (3,3,3) L_0x15174d0/d;
v0x1496370_0 .net "a", 0 0, L_0x1517d40;  1 drivers
v0x1496430_0 .net "a_out", 0 0, L_0x1517260;  1 drivers
v0x14964f0_0 .net "b", 0 0, L_0x1518100;  1 drivers
v0x14965c0_0 .net "b_out", 0 0, L_0x15173c0;  1 drivers
v0x1496680_0 .net "not_sel", 0 0, L_0x1517150;  1 drivers
v0x1496790_0 .net "res", 0 0, L_0x15174d0;  1 drivers
v0x1496850_0 .net "sel", 0 0, v0x14e8f30_0;  alias, 1 drivers
S_0x14969c0 .scope module, "mux_21_1b_0[3]" "mux_21_1b" 5 7, 6 4 0, S_0x1369700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1517680/d .functor NOT 1, v0x14e8f30_0, C4<0>, C4<0>, C4<0>;
L_0x1517680 .delay 1 (1,1,1) L_0x1517680/d;
L_0x1517790/d .functor AND 1, L_0x1517e30, L_0x1517680, C4<1>, C4<1>;
L_0x1517790 .delay 1 (3,3,3) L_0x1517790/d;
L_0x15178f0/d .functor AND 1, L_0x15181a0, v0x14e8f30_0, C4<1>, C4<1>;
L_0x15178f0 .delay 1 (3,3,3) L_0x15178f0/d;
L_0x1517a00/d .functor OR 1, L_0x1517790, L_0x15178f0, C4<0>, C4<0>;
L_0x1517a00 .delay 1 (3,3,3) L_0x1517a00/d;
v0x1496c30_0 .net "a", 0 0, L_0x1517e30;  1 drivers
v0x1496d10_0 .net "a_out", 0 0, L_0x1517790;  1 drivers
v0x1496dd0_0 .net "b", 0 0, L_0x15181a0;  1 drivers
v0x1496e70_0 .net "b_out", 0 0, L_0x15178f0;  1 drivers
v0x1496f30_0 .net "not_sel", 0 0, L_0x1517680;  1 drivers
v0x1497040_0 .net "res", 0 0, L_0x1517a00;  1 drivers
v0x1497100_0 .net "sel", 0 0, v0x14e8f30_0;  alias, 1 drivers
S_0x1497610 .scope module, "rca0" "rca" 4 9, 7 1 0, S_0x1369520;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "SUM";
v0x1499e10_0 .net "A", 3 0, L_0x150d710;  alias, 1 drivers
v0x1499f10_0 .net "B", 3 0, L_0x1513610;  alias, 1 drivers
v0x1499ff0_0 .net "SUM", 3 0, L_0x1515950;  alias, 1 drivers
v0x149a0c0_0 .net "c_out0", 0 0, L_0x1513ca0;  1 drivers
v0x149a1b0_0 .net "c_out1", 0 0, L_0x1514550;  1 drivers
v0x149a2f0_0 .net "c_out2", 0 0, L_0x1514db0;  1 drivers
v0x149a3e0_0 .net "c_out3", 0 0, L_0x15155c0;  1 drivers
L_0x1513e50 .part L_0x150d710, 0, 1;
L_0x1513ef0 .part L_0x1513610, 0, 1;
L_0x1514700 .part L_0x150d710, 1, 1;
L_0x15147a0 .part L_0x1513610, 1, 1;
L_0x1514f60 .part L_0x150d710, 2, 1;
L_0x1515000 .part L_0x1513610, 2, 1;
L_0x15157c0 .part L_0x150d710, 3, 1;
L_0x1515860 .part L_0x1513610, 3, 1;
L_0x1515950 .concat8 [ 1 1 1 1], L_0x1513b40, L_0x1514440, L_0x1514ca0, L_0x15154b0;
S_0x1497810 .scope module, "fa0" "fa" 7 6, 8 1 0, S_0x1497610;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x14eef30/d .functor XOR 1, L_0x1513e50, L_0x1513ef0, C4<0>, C4<0>;
L_0x14eef30 .delay 1 (4,4,4) L_0x14eef30/d;
L_0x1513880/d .functor AND 1, L_0x1513e50, L_0x1513ef0, C4<1>, C4<1>;
L_0x1513880 .delay 1 (3,3,3) L_0x1513880/d;
L_0x7f894018d138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x15139e0/d .functor AND 1, L_0x14eef30, L_0x7f894018d138, C4<1>, C4<1>;
L_0x15139e0 .delay 1 (3,3,3) L_0x15139e0/d;
L_0x1513b40/d .functor XOR 1, L_0x14eef30, L_0x7f894018d138, C4<0>, C4<0>;
L_0x1513b40 .delay 1 (4,4,4) L_0x1513b40/d;
L_0x1513ca0/d .functor OR 1, L_0x1513880, L_0x15139e0, C4<0>, C4<0>;
L_0x1513ca0 .delay 1 (3,3,3) L_0x1513ca0/d;
v0x1497a90_0 .net "a", 0 0, L_0x1513e50;  1 drivers
v0x1497b70_0 .net "b", 0 0, L_0x1513ef0;  1 drivers
v0x1497c30_0 .net "c_in", 0 0, L_0x7f894018d138;  1 drivers
v0x1497d00_0 .net "c_out", 0 0, L_0x1513ca0;  alias, 1 drivers
v0x1497dc0_0 .net "sum", 0 0, L_0x1513b40;  1 drivers
v0x1497ed0_0 .net "w0", 0 0, L_0x14eef30;  1 drivers
v0x1497f90_0 .net "w1", 0 0, L_0x1513880;  1 drivers
v0x1498050_0 .net "w2", 0 0, L_0x15139e0;  1 drivers
S_0x14981b0 .scope module, "fa1" "fa" 7 8, 8 1 0, S_0x1497610;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x1513fe0/d .functor XOR 1, L_0x1514700, L_0x15147a0, C4<0>, C4<0>;
L_0x1513fe0 .delay 1 (4,4,4) L_0x1513fe0/d;
L_0x15140f0/d .functor AND 1, L_0x1514700, L_0x15147a0, C4<1>, C4<1>;
L_0x15140f0 .delay 1 (3,3,3) L_0x15140f0/d;
L_0x15142a0/d .functor AND 1, L_0x1513fe0, L_0x1513ca0, C4<1>, C4<1>;
L_0x15142a0 .delay 1 (3,3,3) L_0x15142a0/d;
L_0x1514440/d .functor XOR 1, L_0x1513fe0, L_0x1513ca0, C4<0>, C4<0>;
L_0x1514440 .delay 1 (4,4,4) L_0x1514440/d;
L_0x1514550/d .functor OR 1, L_0x15140f0, L_0x15142a0, C4<0>, C4<0>;
L_0x1514550 .delay 1 (3,3,3) L_0x1514550/d;
v0x1498430_0 .net "a", 0 0, L_0x1514700;  1 drivers
v0x14984f0_0 .net "b", 0 0, L_0x15147a0;  1 drivers
v0x14985b0_0 .net "c_in", 0 0, L_0x1513ca0;  alias, 1 drivers
v0x14986b0_0 .net "c_out", 0 0, L_0x1514550;  alias, 1 drivers
v0x1498750_0 .net "sum", 0 0, L_0x1514440;  1 drivers
v0x1498840_0 .net "w0", 0 0, L_0x1513fe0;  1 drivers
v0x1498900_0 .net "w1", 0 0, L_0x15140f0;  1 drivers
v0x14989c0_0 .net "w2", 0 0, L_0x15142a0;  1 drivers
S_0x1498b20 .scope module, "fa2" "fa" 7 10, 8 1 0, S_0x1497610;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x1514840/d .functor XOR 1, L_0x1514f60, L_0x1515000, C4<0>, C4<0>;
L_0x1514840 .delay 1 (4,4,4) L_0x1514840/d;
L_0x1514950/d .functor AND 1, L_0x1514f60, L_0x1515000, C4<1>, C4<1>;
L_0x1514950 .delay 1 (3,3,3) L_0x1514950/d;
L_0x1514b00/d .functor AND 1, L_0x1514840, L_0x1514550, C4<1>, C4<1>;
L_0x1514b00 .delay 1 (3,3,3) L_0x1514b00/d;
L_0x1514ca0/d .functor XOR 1, L_0x1514840, L_0x1514550, C4<0>, C4<0>;
L_0x1514ca0 .delay 1 (4,4,4) L_0x1514ca0/d;
L_0x1514db0/d .functor OR 1, L_0x1514950, L_0x1514b00, C4<0>, C4<0>;
L_0x1514db0 .delay 1 (3,3,3) L_0x1514db0/d;
v0x1498db0_0 .net "a", 0 0, L_0x1514f60;  1 drivers
v0x1498e70_0 .net "b", 0 0, L_0x1515000;  1 drivers
v0x1498f30_0 .net "c_in", 0 0, L_0x1514550;  alias, 1 drivers
v0x1499030_0 .net "c_out", 0 0, L_0x1514db0;  alias, 1 drivers
v0x14990d0_0 .net "sum", 0 0, L_0x1514ca0;  1 drivers
v0x14991c0_0 .net "w0", 0 0, L_0x1514840;  1 drivers
v0x1499280_0 .net "w1", 0 0, L_0x1514950;  1 drivers
v0x1499340_0 .net "w2", 0 0, L_0x1514b00;  1 drivers
S_0x14994a0 .scope module, "fa3" "fa" 7 12, 8 1 0, S_0x1497610;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x15150e0/d .functor XOR 1, L_0x15157c0, L_0x1515860, C4<0>, C4<0>;
L_0x15150e0 .delay 1 (4,4,4) L_0x15150e0/d;
L_0x15151f0/d .functor AND 1, L_0x15157c0, L_0x1515860, C4<1>, C4<1>;
L_0x15151f0 .delay 1 (3,3,3) L_0x15151f0/d;
L_0x15153a0/d .functor AND 1, L_0x15150e0, L_0x1514db0, C4<1>, C4<1>;
L_0x15153a0 .delay 1 (3,3,3) L_0x15153a0/d;
L_0x15154b0/d .functor XOR 1, L_0x15150e0, L_0x1514db0, C4<0>, C4<0>;
L_0x15154b0 .delay 1 (4,4,4) L_0x15154b0/d;
L_0x15155c0/d .functor OR 1, L_0x15151f0, L_0x15153a0, C4<0>, C4<0>;
L_0x15155c0 .delay 1 (3,3,3) L_0x15155c0/d;
v0x1499700_0 .net "a", 0 0, L_0x15157c0;  1 drivers
v0x14997e0_0 .net "b", 0 0, L_0x1515860;  1 drivers
v0x14998a0_0 .net "c_in", 0 0, L_0x1514db0;  alias, 1 drivers
v0x14999a0_0 .net "c_out", 0 0, L_0x15155c0;  alias, 1 drivers
v0x1499a40_0 .net "sum", 0 0, L_0x15154b0;  1 drivers
v0x1499b30_0 .net "w0", 0 0, L_0x15150e0;  1 drivers
v0x1499bf0_0 .net "w1", 0 0, L_0x15151f0;  1 drivers
v0x1499cb0_0 .net "w2", 0 0, L_0x15153a0;  1 drivers
S_0x149b450 .scope module, "mux_21_4b_0" "mux_21_4b" 3 19, 5 2 0, S_0x1381600;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x149d940_0 .net "A", 3 0, L_0x15182e0;  alias, 1 drivers
v0x149da70_0 .net "B", 3 0, v0x14e88e0_0;  alias, 1 drivers
v0x149db50_0 .net "RES", 3 0, L_0x14eb310;  alias, 1 drivers
v0x149dc10_0 .net "sel", 0 0, v0x14e9100_0;  alias, 1 drivers
L_0x14eaae0 .part L_0x15182e0, 0, 1;
L_0x14eabd0 .part L_0x15182e0, 1, 1;
L_0x14eac70 .part L_0x15182e0, 2, 1;
L_0x14ead60 .part L_0x15182e0, 3, 1;
L_0x14eae80 .part v0x14e88e0_0, 0, 1;
L_0x14eaf70 .part v0x14e88e0_0, 1, 1;
L_0x14eb130 .part v0x14e88e0_0, 2, 1;
L_0x14eb1d0 .part v0x14e88e0_0, 3, 1;
L_0x14eb310 .concat [ 1 1 1 1], L_0x14e9760, L_0x14e9cf0, L_0x14ea2e0, L_0x14ea8d0;
S_0x149b670 .scope module, "mux_21_1b_0[0]" "mux_21_1b" 5 7, 6 4 0, S_0x149b450;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x136f460/d .functor NOT 1, v0x14e9100_0, C4<0>, C4<0>, C4<0>;
L_0x136f460 .delay 1 (1,1,1) L_0x136f460/d;
L_0x14e93c0/d .functor AND 1, L_0x14eaae0, L_0x136f460, C4<1>, C4<1>;
L_0x14e93c0 .delay 1 (3,3,3) L_0x14e93c0/d;
L_0x14e9540/d .functor AND 1, L_0x14eae80, v0x14e9100_0, C4<1>, C4<1>;
L_0x14e9540 .delay 1 (3,3,3) L_0x14e9540/d;
L_0x14e9760/d .functor OR 1, L_0x14e93c0, L_0x14e9540, C4<0>, C4<0>;
L_0x14e9760 .delay 1 (3,3,3) L_0x14e9760/d;
v0x149b910_0 .net "a", 0 0, L_0x14eaae0;  1 drivers
v0x149b9f0_0 .net "a_out", 0 0, L_0x14e93c0;  1 drivers
v0x149bab0_0 .net "b", 0 0, L_0x14eae80;  1 drivers
v0x149bb80_0 .net "b_out", 0 0, L_0x14e9540;  1 drivers
v0x149bc40_0 .net "not_sel", 0 0, L_0x136f460;  1 drivers
v0x149bd50_0 .net "res", 0 0, L_0x14e9760;  1 drivers
v0x149be10_0 .net "sel", 0 0, v0x14e9100_0;  alias, 1 drivers
S_0x149bf50 .scope module, "mux_21_1b_0[1]" "mux_21_1b" 5 7, 6 4 0, S_0x149b450;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x14e9940/d .functor NOT 1, v0x14e9100_0, C4<0>, C4<0>, C4<0>;
L_0x14e9940 .delay 1 (1,1,1) L_0x14e9940/d;
L_0x14e9a50/d .functor AND 1, L_0x14eabd0, L_0x14e9940, C4<1>, C4<1>;
L_0x14e9a50 .delay 1 (3,3,3) L_0x14e9a50/d;
L_0x14e9bb0/d .functor AND 1, L_0x14eaf70, v0x14e9100_0, C4<1>, C4<1>;
L_0x14e9bb0 .delay 1 (3,3,3) L_0x14e9bb0/d;
L_0x14e9cf0/d .functor OR 1, L_0x14e9a50, L_0x14e9bb0, C4<0>, C4<0>;
L_0x14e9cf0 .delay 1 (3,3,3) L_0x14e9cf0/d;
v0x149c1e0_0 .net "a", 0 0, L_0x14eabd0;  1 drivers
v0x149c2a0_0 .net "a_out", 0 0, L_0x14e9a50;  1 drivers
v0x149c360_0 .net "b", 0 0, L_0x14eaf70;  1 drivers
v0x149c430_0 .net "b_out", 0 0, L_0x14e9bb0;  1 drivers
v0x149c4f0_0 .net "not_sel", 0 0, L_0x14e9940;  1 drivers
v0x149c600_0 .net "res", 0 0, L_0x14e9cf0;  1 drivers
v0x149c6c0_0 .net "sel", 0 0, v0x14e9100_0;  alias, 1 drivers
S_0x149c7f0 .scope module, "mux_21_1b_0[2]" "mux_21_1b" 5 7, 6 4 0, S_0x149b450;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x14e9f00/d .functor NOT 1, v0x14e9100_0, C4<0>, C4<0>, C4<0>;
L_0x14e9f00 .delay 1 (1,1,1) L_0x14e9f00/d;
L_0x14ea010/d .functor AND 1, L_0x14eac70, L_0x14e9f00, C4<1>, C4<1>;
L_0x14ea010 .delay 1 (3,3,3) L_0x14ea010/d;
L_0x14ea1a0/d .functor AND 1, L_0x14eb130, v0x14e9100_0, C4<1>, C4<1>;
L_0x14ea1a0 .delay 1 (3,3,3) L_0x14ea1a0/d;
L_0x14ea2e0/d .functor OR 1, L_0x14ea010, L_0x14ea1a0, C4<0>, C4<0>;
L_0x14ea2e0 .delay 1 (3,3,3) L_0x14ea2e0/d;
v0x149ca90_0 .net "a", 0 0, L_0x14eac70;  1 drivers
v0x149cb50_0 .net "a_out", 0 0, L_0x14ea010;  1 drivers
v0x149cc10_0 .net "b", 0 0, L_0x14eb130;  1 drivers
v0x149cce0_0 .net "b_out", 0 0, L_0x14ea1a0;  1 drivers
v0x149cda0_0 .net "not_sel", 0 0, L_0x14e9f00;  1 drivers
v0x149ceb0_0 .net "res", 0 0, L_0x14ea2e0;  1 drivers
v0x149cf70_0 .net "sel", 0 0, v0x14e9100_0;  alias, 1 drivers
S_0x149d0e0 .scope module, "mux_21_1b_0[3]" "mux_21_1b" 5 7, 6 4 0, S_0x149b450;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x14ea4f0/d .functor NOT 1, v0x14e9100_0, C4<0>, C4<0>, C4<0>;
L_0x14ea4f0 .delay 1 (1,1,1) L_0x14ea4f0/d;
L_0x14ea600/d .functor AND 1, L_0x14ead60, L_0x14ea4f0, C4<1>, C4<1>;
L_0x14ea600 .delay 1 (3,3,3) L_0x14ea600/d;
L_0x14ea790/d .functor AND 1, L_0x14eb1d0, v0x14e9100_0, C4<1>, C4<1>;
L_0x14ea790 .delay 1 (3,3,3) L_0x14ea790/d;
L_0x14ea8d0/d .functor OR 1, L_0x14ea600, L_0x14ea790, C4<0>, C4<0>;
L_0x14ea8d0 .delay 1 (3,3,3) L_0x14ea8d0/d;
v0x149d350_0 .net "a", 0 0, L_0x14ead60;  1 drivers
v0x149d430_0 .net "a_out", 0 0, L_0x14ea600;  1 drivers
v0x149d4f0_0 .net "b", 0 0, L_0x14eb1d0;  1 drivers
v0x149d590_0 .net "b_out", 0 0, L_0x14ea790;  1 drivers
v0x149d650_0 .net "not_sel", 0 0, L_0x14ea4f0;  1 drivers
v0x149d760_0 .net "res", 0 0, L_0x14ea8d0;  1 drivers
v0x149d820_0 .net "sel", 0 0, v0x14e9100_0;  alias, 1 drivers
S_0x149dd30 .scope module, "reg_file_0" "reg_file" 3 25, 9 1 0, S_0x1381600;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "SEL_A";
    .port_info 1 /INPUT 2 "SEL_B";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 2 "SEL_W";
    .port_info 4 /INPUT 4 "DATA_IN";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 4 "OUT_A";
    .port_info 7 /OUTPUT 4 "OUT_B";
    .port_info 8 /OUTPUT 4 "Q3";
    .port_info 9 /OUTPUT 4 "Q2";
    .port_info 10 /OUTPUT 4 "Q1";
    .port_info 11 /OUTPUT 4 "Q0";
v0x14e6150_0 .net "DATA_IN", 3 0, L_0x14eb310;  alias, 1 drivers
v0x14e6230_0 .net "IN0", 3 0, L_0x14f5a30;  1 drivers
v0x14e6340_0 .net "IN1", 3 0, L_0x14f3420;  1 drivers
v0x14e6430_0 .net "IN2", 3 0, L_0x14f0cd0;  1 drivers
v0x14e6540_0 .net "IN3", 3 0, L_0x14ee5b0;  1 drivers
v0x14e66a0_0 .net "OUT_A", 3 0, L_0x150d710;  alias, 1 drivers
v0x14e6760_0 .net "OUT_B", 3 0, L_0x1513610;  alias, 1 drivers
v0x14e6820_0 .net "Q0", 3 0, L_0x1507e90;  alias, 1 drivers
v0x14e68e0_0 .net "Q1", 3 0, L_0x1503500;  alias, 1 drivers
v0x14e6ac0_0 .net "Q2", 3 0, L_0x14fe920;  alias, 1 drivers
v0x14e6c10_0 .net "Q3", 3 0, L_0x14f9ed0;  alias, 1 drivers
v0x14e6d60_0 .net "QB0", 3 0, L_0x1507f30;  1 drivers
v0x14e6e20_0 .net "QB1", 3 0, L_0x15035a0;  1 drivers
v0x14e6ec0_0 .net "QB2", 3 0, L_0x14fe9c0;  1 drivers
v0x14e6f60_0 .net "QB3", 3 0, L_0x14f9f70;  1 drivers
v0x14e7000_0 .net "SEL_A", 1 0, v0x14e8ca0_0;  alias, 1 drivers
v0x14e70c0_0 .net "SEL_B", 1 0, v0x14e8d60_0;  alias, 1 drivers
v0x14e71a0_0 .net "SEL_W", 1 0, v0x14e8e20_0;  alias, 1 drivers
v0x14e7280_0 .net "clk", 0 0, v0x14e9060_0;  alias, 1 drivers
v0x14e7320_0 .net "d0", 0 0, L_0x14eb710;  1 drivers
v0x14e73c0_0 .net "d1", 0 0, L_0x14eb8c0;  1 drivers
v0x14e7460_0 .net "d2", 0 0, L_0x14eba20;  1 drivers
v0x14e7500_0 .net "d3", 0 0, L_0x14ebb80;  1 drivers
v0x14e75a0_0 .net "s0", 0 0, L_0x14f3930;  1 drivers
v0x14e7640_0 .net "s1", 0 0, L_0x14f12f0;  1 drivers
v0x14e76e0_0 .net "s2", 0 0, L_0x14eebd0;  1 drivers
v0x14e7780_0 .net "s3", 0 0, L_0x14ec3a0;  1 drivers
v0x14e7820_0 .net "write_en", 0 0, v0x14e91a0_0;  alias, 1 drivers
L_0x14ebcd0 .part v0x14e8e20_0, 1, 1;
L_0x14ebe00 .part v0x14e8e20_0, 0, 1;
L_0x150d7b0 .part v0x14e8ca0_0, 1, 1;
L_0x150d850 .part v0x14e8ca0_0, 0, 1;
L_0x15136b0 .part v0x14e8d60_0, 1, 1;
L_0x1513750 .part v0x14e8d60_0, 0, 1;
S_0x149e060 .scope module, "decoder_24_1b_0" "decoder_24_1b" 9 21, 10 1 0, S_0x149dd30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "w1";
    .port_info 1 /INPUT 1 "w0";
    .port_info 2 /OUTPUT 1 "d3";
    .port_info 3 /OUTPUT 1 "d2";
    .port_info 4 /OUTPUT 1 "d1";
    .port_info 5 /OUTPUT 1 "d0";
L_0x14eb4f0/d .functor NOT 1, L_0x14ebe00, C4<0>, C4<0>, C4<0>;
L_0x14eb4f0 .delay 1 (1,1,1) L_0x14eb4f0/d;
L_0x14eb600/d .functor NOT 1, L_0x14ebcd0, C4<0>, C4<0>, C4<0>;
L_0x14eb600 .delay 1 (1,1,1) L_0x14eb600/d;
L_0x14eb710/d .functor AND 1, L_0x14eb4f0, L_0x14eb600, C4<1>, C4<1>;
L_0x14eb710 .delay 1 (3,3,3) L_0x14eb710/d;
L_0x14eb8c0/d .functor AND 1, L_0x14ebe00, L_0x14eb600, C4<1>, C4<1>;
L_0x14eb8c0 .delay 1 (3,3,3) L_0x14eb8c0/d;
L_0x14eba20/d .functor AND 1, L_0x14ebcd0, L_0x14eb4f0, C4<1>, C4<1>;
L_0x14eba20 .delay 1 (3,3,3) L_0x14eba20/d;
L_0x14ebb80/d .functor AND 1, L_0x14ebcd0, L_0x14ebe00, C4<1>, C4<1>;
L_0x14ebb80 .delay 1 (3,3,3) L_0x14ebb80/d;
v0x149e2e0_0 .net "d0", 0 0, L_0x14eb710;  alias, 1 drivers
v0x149e3c0_0 .net "d1", 0 0, L_0x14eb8c0;  alias, 1 drivers
v0x149e480_0 .net "d2", 0 0, L_0x14eba20;  alias, 1 drivers
v0x149e550_0 .net "d3", 0 0, L_0x14ebb80;  alias, 1 drivers
v0x149e610_0 .net "nw0", 0 0, L_0x14eb4f0;  1 drivers
v0x149e720_0 .net "nw1", 0 0, L_0x14eb600;  1 drivers
v0x149e7e0_0 .net "w0", 0 0, L_0x14ebe00;  1 drivers
v0x149e8a0_0 .net "w1", 0 0, L_0x14ebcd0;  1 drivers
S_0x149ea20 .scope module, "mux_21_1b_0" "mux_21_1b" 9 44, 6 4 0, S_0x149dd30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x14f3600/d .functor NOT 1, v0x14e91a0_0, C4<0>, C4<0>, C4<0>;
L_0x14f3600 .delay 1 (1,1,1) L_0x14f3600/d;
L_0x7f894018d0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x14f3710/d .functor AND 1, L_0x7f894018d0f0, L_0x14f3600, C4<1>, C4<1>;
L_0x14f3710 .delay 1 (3,3,3) L_0x14f3710/d;
L_0x14f3870/d .functor AND 1, L_0x14eb710, v0x14e91a0_0, C4<1>, C4<1>;
L_0x14f3870 .delay 1 (3,3,3) L_0x14f3870/d;
L_0x14f3930/d .functor OR 1, L_0x14f3710, L_0x14f3870, C4<0>, C4<0>;
L_0x14f3930 .delay 1 (3,3,3) L_0x14f3930/d;
v0x149ec90_0 .net "a", 0 0, L_0x7f894018d0f0;  1 drivers
v0x149ed50_0 .net "a_out", 0 0, L_0x14f3710;  1 drivers
v0x149ee10_0 .net "b", 0 0, L_0x14eb710;  alias, 1 drivers
v0x149ef10_0 .net "b_out", 0 0, L_0x14f3870;  1 drivers
v0x149efb0_0 .net "not_sel", 0 0, L_0x14f3600;  1 drivers
v0x149f0a0_0 .net "res", 0 0, L_0x14f3930;  alias, 1 drivers
v0x149f160_0 .net "sel", 0 0, v0x14e91a0_0;  alias, 1 drivers
S_0x149f2a0 .scope module, "mux_21_1b_1" "mux_21_1b" 9 38, 6 4 0, S_0x149dd30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x14f0eb0/d .functor NOT 1, v0x14e91a0_0, C4<0>, C4<0>, C4<0>;
L_0x14f0eb0 .delay 1 (1,1,1) L_0x14f0eb0/d;
L_0x7f894018d0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x14f10d0/d .functor AND 1, L_0x7f894018d0a8, L_0x14f0eb0, C4<1>, C4<1>;
L_0x14f10d0 .delay 1 (3,3,3) L_0x14f10d0/d;
L_0x14f1230/d .functor AND 1, L_0x14eb8c0, v0x14e91a0_0, C4<1>, C4<1>;
L_0x14f1230 .delay 1 (3,3,3) L_0x14f1230/d;
L_0x14f12f0/d .functor OR 1, L_0x14f10d0, L_0x14f1230, C4<0>, C4<0>;
L_0x14f12f0 .delay 1 (3,3,3) L_0x14f12f0/d;
v0x149f520_0 .net "a", 0 0, L_0x7f894018d0a8;  1 drivers
v0x149f5e0_0 .net "a_out", 0 0, L_0x14f10d0;  1 drivers
v0x149f6a0_0 .net "b", 0 0, L_0x14eb8c0;  alias, 1 drivers
v0x149f7a0_0 .net "b_out", 0 0, L_0x14f1230;  1 drivers
v0x149f840_0 .net "not_sel", 0 0, L_0x14f0eb0;  1 drivers
v0x149f930_0 .net "res", 0 0, L_0x14f12f0;  alias, 1 drivers
v0x149f9f0_0 .net "sel", 0 0, v0x14e91a0_0;  alias, 1 drivers
S_0x149fb20 .scope module, "mux_21_1b_2" "mux_21_1b" 9 32, 6 4 0, S_0x149dd30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x14ee790/d .functor NOT 1, v0x14e91a0_0, C4<0>, C4<0>, C4<0>;
L_0x14ee790 .delay 1 (1,1,1) L_0x14ee790/d;
L_0x7f894018d060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x14ee9b0/d .functor AND 1, L_0x7f894018d060, L_0x14ee790, C4<1>, C4<1>;
L_0x14ee9b0 .delay 1 (3,3,3) L_0x14ee9b0/d;
L_0x14eeb10/d .functor AND 1, L_0x14eba20, v0x14e91a0_0, C4<1>, C4<1>;
L_0x14eeb10 .delay 1 (3,3,3) L_0x14eeb10/d;
L_0x14eebd0/d .functor OR 1, L_0x14ee9b0, L_0x14eeb10, C4<0>, C4<0>;
L_0x14eebd0 .delay 1 (3,3,3) L_0x14eebd0/d;
v0x149fd70_0 .net "a", 0 0, L_0x7f894018d060;  1 drivers
v0x149fe50_0 .net "a_out", 0 0, L_0x14ee9b0;  1 drivers
v0x149ff10_0 .net "b", 0 0, L_0x14eba20;  alias, 1 drivers
v0x14a0010_0 .net "b_out", 0 0, L_0x14eeb10;  1 drivers
v0x14a00b0_0 .net "not_sel", 0 0, L_0x14ee790;  1 drivers
v0x14a01a0_0 .net "res", 0 0, L_0x14eebd0;  alias, 1 drivers
v0x14a0260_0 .net "sel", 0 0, v0x14e91a0_0;  alias, 1 drivers
S_0x14a03d0 .scope module, "mux_21_1b_3" "mux_21_1b" 9 26, 6 4 0, S_0x149dd30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x14ebfc0/d .functor NOT 1, v0x14e91a0_0, C4<0>, C4<0>, C4<0>;
L_0x14ebfc0 .delay 1 (1,1,1) L_0x14ebfc0/d;
L_0x7f894018d018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x14ec080/d .functor AND 1, L_0x7f894018d018, L_0x14ebfc0, C4<1>, C4<1>;
L_0x14ec080 .delay 1 (3,3,3) L_0x14ec080/d;
L_0x14ec140/d .functor AND 1, L_0x14ebb80, v0x14e91a0_0, C4<1>, C4<1>;
L_0x14ec140 .delay 1 (3,3,3) L_0x14ec140/d;
L_0x14ec3a0/d .functor OR 1, L_0x14ec080, L_0x14ec140, C4<0>, C4<0>;
L_0x14ec3a0 .delay 1 (3,3,3) L_0x14ec3a0/d;
v0x14a0670_0 .net "a", 0 0, L_0x7f894018d018;  1 drivers
v0x14a0750_0 .net "a_out", 0 0, L_0x14ec080;  1 drivers
v0x14a0810_0 .net "b", 0 0, L_0x14ebb80;  alias, 1 drivers
v0x14a08b0_0 .net "b_out", 0 0, L_0x14ec140;  1 drivers
v0x14a0950_0 .net "not_sel", 0 0, L_0x14ebfc0;  1 drivers
v0x14a0a40_0 .net "res", 0 0, L_0x14ec3a0;  alias, 1 drivers
v0x14a0b00_0 .net "sel", 0 0, v0x14e91a0_0;  alias, 1 drivers
S_0x14a0c20 .scope module, "mux_21_4b_0" "mux_21_4b" 9 45, 5 2 0, S_0x149dd30;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x14a31d0_0 .net "A", 3 0, L_0x1507e90;  alias, 1 drivers
v0x14a32d0_0 .net "B", 3 0, L_0x14eb310;  alias, 1 drivers
v0x14a3390_0 .net "RES", 3 0, L_0x14f5a30;  alias, 1 drivers
v0x14a3460_0 .net "sel", 0 0, L_0x14f3930;  alias, 1 drivers
L_0x14f51f0 .part L_0x1507e90, 0, 1;
L_0x14f52e0 .part L_0x1507e90, 1, 1;
L_0x14f53d0 .part L_0x1507e90, 2, 1;
L_0x14f54c0 .part L_0x1507e90, 3, 1;
L_0x14f55e0 .part L_0x14eb310, 0, 1;
L_0x14f56d0 .part L_0x14eb310, 1, 1;
L_0x14f5800 .part L_0x14eb310, 2, 1;
L_0x14f58f0 .part L_0x14eb310, 3, 1;
L_0x14f5a30 .concat [ 1 1 1 1], L_0x14f3fc0, L_0x14f44f0, L_0x14f4a20, L_0x14f4fe0;
S_0x14a0e70 .scope module, "mux_21_1b_0[0]" "mux_21_1b" 5 7, 6 4 0, S_0x14a0c20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x14f3b30/d .functor NOT 1, L_0x14f3930, C4<0>, C4<0>, C4<0>;
L_0x14f3b30 .delay 1 (1,1,1) L_0x14f3b30/d;
L_0x14f3d50/d .functor AND 1, L_0x14f51f0, L_0x14f3b30, C4<1>, C4<1>;
L_0x14f3d50 .delay 1 (3,3,3) L_0x14f3d50/d;
L_0x14f3eb0/d .functor AND 1, L_0x14f55e0, L_0x14f3930, C4<1>, C4<1>;
L_0x14f3eb0 .delay 1 (3,3,3) L_0x14f3eb0/d;
L_0x14f3fc0/d .functor OR 1, L_0x14f3d50, L_0x14f3eb0, C4<0>, C4<0>;
L_0x14f3fc0 .delay 1 (3,3,3) L_0x14f3fc0/d;
v0x14a1130_0 .net "a", 0 0, L_0x14f51f0;  1 drivers
v0x14a1210_0 .net "a_out", 0 0, L_0x14f3d50;  1 drivers
v0x14a12d0_0 .net "b", 0 0, L_0x14f55e0;  1 drivers
v0x14a13a0_0 .net "b_out", 0 0, L_0x14f3eb0;  1 drivers
v0x14a1460_0 .net "not_sel", 0 0, L_0x14f3b30;  1 drivers
v0x14a1570_0 .net "res", 0 0, L_0x14f3fc0;  1 drivers
v0x14a1630_0 .net "sel", 0 0, L_0x14f3930;  alias, 1 drivers
S_0x14a1760 .scope module, "mux_21_1b_0[1]" "mux_21_1b" 5 7, 6 4 0, S_0x14a0c20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x14f4170/d .functor NOT 1, L_0x14f3930, C4<0>, C4<0>, C4<0>;
L_0x14f4170 .delay 1 (1,1,1) L_0x14f4170/d;
L_0x14f4280/d .functor AND 1, L_0x14f52e0, L_0x14f4170, C4<1>, C4<1>;
L_0x14f4280 .delay 1 (3,3,3) L_0x14f4280/d;
L_0x14f43e0/d .functor AND 1, L_0x14f56d0, L_0x14f3930, C4<1>, C4<1>;
L_0x14f43e0 .delay 1 (3,3,3) L_0x14f43e0/d;
L_0x14f44f0/d .functor OR 1, L_0x14f4280, L_0x14f43e0, C4<0>, C4<0>;
L_0x14f44f0 .delay 1 (3,3,3) L_0x14f44f0/d;
v0x14a19f0_0 .net "a", 0 0, L_0x14f52e0;  1 drivers
v0x14a1ab0_0 .net "a_out", 0 0, L_0x14f4280;  1 drivers
v0x14a1b70_0 .net "b", 0 0, L_0x14f56d0;  1 drivers
v0x14a1c40_0 .net "b_out", 0 0, L_0x14f43e0;  1 drivers
v0x14a1d00_0 .net "not_sel", 0 0, L_0x14f4170;  1 drivers
v0x14a1e10_0 .net "res", 0 0, L_0x14f44f0;  1 drivers
v0x14a1ed0_0 .net "sel", 0 0, L_0x14f3930;  alias, 1 drivers
S_0x14a2040 .scope module, "mux_21_1b_0[2]" "mux_21_1b" 5 7, 6 4 0, S_0x14a0c20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x14f46a0/d .functor NOT 1, L_0x14f3930, C4<0>, C4<0>, C4<0>;
L_0x14f46a0 .delay 1 (1,1,1) L_0x14f46a0/d;
L_0x14f47b0/d .functor AND 1, L_0x14f53d0, L_0x14f46a0, C4<1>, C4<1>;
L_0x14f47b0 .delay 1 (3,3,3) L_0x14f47b0/d;
L_0x14f4910/d .functor AND 1, L_0x14f5800, L_0x14f3930, C4<1>, C4<1>;
L_0x14f4910 .delay 1 (3,3,3) L_0x14f4910/d;
L_0x14f4a20/d .functor OR 1, L_0x14f47b0, L_0x14f4910, C4<0>, C4<0>;
L_0x14f4a20 .delay 1 (3,3,3) L_0x14f4a20/d;
v0x14a22b0_0 .net "a", 0 0, L_0x14f53d0;  1 drivers
v0x14a2370_0 .net "a_out", 0 0, L_0x14f47b0;  1 drivers
v0x14a2430_0 .net "b", 0 0, L_0x14f5800;  1 drivers
v0x14a2500_0 .net "b_out", 0 0, L_0x14f4910;  1 drivers
v0x14a25c0_0 .net "not_sel", 0 0, L_0x14f46a0;  1 drivers
v0x14a26d0_0 .net "res", 0 0, L_0x14f4a20;  1 drivers
v0x14a2790_0 .net "sel", 0 0, L_0x14f3930;  alias, 1 drivers
S_0x14a28b0 .scope module, "mux_21_1b_0[3]" "mux_21_1b" 5 7, 6 4 0, S_0x14a0c20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x14f4c00/d .functor NOT 1, L_0x14f3930, C4<0>, C4<0>, C4<0>;
L_0x14f4c00 .delay 1 (1,1,1) L_0x14f4c00/d;
L_0x14f4d10/d .functor AND 1, L_0x14f54c0, L_0x14f4c00, C4<1>, C4<1>;
L_0x14f4d10 .delay 1 (3,3,3) L_0x14f4d10/d;
L_0x14f4ea0/d .functor AND 1, L_0x14f58f0, L_0x14f3930, C4<1>, C4<1>;
L_0x14f4ea0 .delay 1 (3,3,3) L_0x14f4ea0/d;
L_0x14f4fe0/d .functor OR 1, L_0x14f4d10, L_0x14f4ea0, C4<0>, C4<0>;
L_0x14f4fe0 .delay 1 (3,3,3) L_0x14f4fe0/d;
v0x14a2b20_0 .net "a", 0 0, L_0x14f54c0;  1 drivers
v0x14a2c00_0 .net "a_out", 0 0, L_0x14f4d10;  1 drivers
v0x14a2cc0_0 .net "b", 0 0, L_0x14f58f0;  1 drivers
v0x14a2d90_0 .net "b_out", 0 0, L_0x14f4ea0;  1 drivers
v0x14a2e50_0 .net "not_sel", 0 0, L_0x14f4c00;  1 drivers
v0x14a2f60_0 .net "res", 0 0, L_0x14f4fe0;  1 drivers
v0x14a3020_0 .net "sel", 0 0, L_0x14f3930;  alias, 1 drivers
S_0x14a35b0 .scope module, "mux_21_4b_1" "mux_21_4b" 9 39, 5 2 0, S_0x149dd30;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x14a5b10_0 .net "A", 3 0, L_0x1503500;  alias, 1 drivers
v0x14a5c10_0 .net "B", 3 0, L_0x14eb310;  alias, 1 drivers
v0x14a5cd0_0 .net "RES", 3 0, L_0x14f3420;  alias, 1 drivers
v0x14a5d90_0 .net "sel", 0 0, L_0x14f12f0;  alias, 1 drivers
L_0x14f2be0 .part L_0x1503500, 0, 1;
L_0x14f2cd0 .part L_0x1503500, 1, 1;
L_0x14f2dc0 .part L_0x1503500, 2, 1;
L_0x14f2eb0 .part L_0x1503500, 3, 1;
L_0x14f2fd0 .part L_0x14eb310, 0, 1;
L_0x14f30c0 .part L_0x14eb310, 1, 1;
L_0x14f31f0 .part L_0x14eb310, 2, 1;
L_0x14f32e0 .part L_0x14eb310, 3, 1;
L_0x14f3420 .concat [ 1 1 1 1], L_0x14f1980, L_0x14f1eb0, L_0x14f23e0, L_0x14f29d0;
S_0x14a37b0 .scope module, "mux_21_1b_0[0]" "mux_21_1b" 5 7, 6 4 0, S_0x14a35b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x14f14f0/d .functor NOT 1, L_0x14f12f0, C4<0>, C4<0>, C4<0>;
L_0x14f14f0 .delay 1 (1,1,1) L_0x14f14f0/d;
L_0x14f1710/d .functor AND 1, L_0x14f2be0, L_0x14f14f0, C4<1>, C4<1>;
L_0x14f1710 .delay 1 (3,3,3) L_0x14f1710/d;
L_0x14f1870/d .functor AND 1, L_0x14f2fd0, L_0x14f12f0, C4<1>, C4<1>;
L_0x14f1870 .delay 1 (3,3,3) L_0x14f1870/d;
L_0x14f1980/d .functor OR 1, L_0x14f1710, L_0x14f1870, C4<0>, C4<0>;
L_0x14f1980 .delay 1 (3,3,3) L_0x14f1980/d;
v0x14a3a70_0 .net "a", 0 0, L_0x14f2be0;  1 drivers
v0x14a3b50_0 .net "a_out", 0 0, L_0x14f1710;  1 drivers
v0x14a3c10_0 .net "b", 0 0, L_0x14f2fd0;  1 drivers
v0x14a3ce0_0 .net "b_out", 0 0, L_0x14f1870;  1 drivers
v0x14a3da0_0 .net "not_sel", 0 0, L_0x14f14f0;  1 drivers
v0x14a3eb0_0 .net "res", 0 0, L_0x14f1980;  1 drivers
v0x14a3f70_0 .net "sel", 0 0, L_0x14f12f0;  alias, 1 drivers
S_0x14a40a0 .scope module, "mux_21_1b_0[1]" "mux_21_1b" 5 7, 6 4 0, S_0x14a35b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x14f1b30/d .functor NOT 1, L_0x14f12f0, C4<0>, C4<0>, C4<0>;
L_0x14f1b30 .delay 1 (1,1,1) L_0x14f1b30/d;
L_0x14f1c40/d .functor AND 1, L_0x14f2cd0, L_0x14f1b30, C4<1>, C4<1>;
L_0x14f1c40 .delay 1 (3,3,3) L_0x14f1c40/d;
L_0x14f1da0/d .functor AND 1, L_0x14f30c0, L_0x14f12f0, C4<1>, C4<1>;
L_0x14f1da0 .delay 1 (3,3,3) L_0x14f1da0/d;
L_0x14f1eb0/d .functor OR 1, L_0x14f1c40, L_0x14f1da0, C4<0>, C4<0>;
L_0x14f1eb0 .delay 1 (3,3,3) L_0x14f1eb0/d;
v0x14a4330_0 .net "a", 0 0, L_0x14f2cd0;  1 drivers
v0x14a43f0_0 .net "a_out", 0 0, L_0x14f1c40;  1 drivers
v0x14a44b0_0 .net "b", 0 0, L_0x14f30c0;  1 drivers
v0x14a4580_0 .net "b_out", 0 0, L_0x14f1da0;  1 drivers
v0x14a4640_0 .net "not_sel", 0 0, L_0x14f1b30;  1 drivers
v0x14a4750_0 .net "res", 0 0, L_0x14f1eb0;  1 drivers
v0x14a4810_0 .net "sel", 0 0, L_0x14f12f0;  alias, 1 drivers
S_0x14a4980 .scope module, "mux_21_1b_0[2]" "mux_21_1b" 5 7, 6 4 0, S_0x14a35b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x14f2060/d .functor NOT 1, L_0x14f12f0, C4<0>, C4<0>, C4<0>;
L_0x14f2060 .delay 1 (1,1,1) L_0x14f2060/d;
L_0x14f2170/d .functor AND 1, L_0x14f2dc0, L_0x14f2060, C4<1>, C4<1>;
L_0x14f2170 .delay 1 (3,3,3) L_0x14f2170/d;
L_0x14f22d0/d .functor AND 1, L_0x14f31f0, L_0x14f12f0, C4<1>, C4<1>;
L_0x14f22d0 .delay 1 (3,3,3) L_0x14f22d0/d;
L_0x14f23e0/d .functor OR 1, L_0x14f2170, L_0x14f22d0, C4<0>, C4<0>;
L_0x14f23e0 .delay 1 (3,3,3) L_0x14f23e0/d;
v0x14a4bf0_0 .net "a", 0 0, L_0x14f2dc0;  1 drivers
v0x14a4cb0_0 .net "a_out", 0 0, L_0x14f2170;  1 drivers
v0x14a4d70_0 .net "b", 0 0, L_0x14f31f0;  1 drivers
v0x14a4e40_0 .net "b_out", 0 0, L_0x14f22d0;  1 drivers
v0x14a4f00_0 .net "not_sel", 0 0, L_0x14f2060;  1 drivers
v0x14a5010_0 .net "res", 0 0, L_0x14f23e0;  1 drivers
v0x14a50d0_0 .net "sel", 0 0, L_0x14f12f0;  alias, 1 drivers
S_0x14a51f0 .scope module, "mux_21_1b_0[3]" "mux_21_1b" 5 7, 6 4 0, S_0x14a35b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x14f25f0/d .functor NOT 1, L_0x14f12f0, C4<0>, C4<0>, C4<0>;
L_0x14f25f0 .delay 1 (1,1,1) L_0x14f25f0/d;
L_0x14f2700/d .functor AND 1, L_0x14f2eb0, L_0x14f25f0, C4<1>, C4<1>;
L_0x14f2700 .delay 1 (3,3,3) L_0x14f2700/d;
L_0x14f2890/d .functor AND 1, L_0x14f32e0, L_0x14f12f0, C4<1>, C4<1>;
L_0x14f2890 .delay 1 (3,3,3) L_0x14f2890/d;
L_0x14f29d0/d .functor OR 1, L_0x14f2700, L_0x14f2890, C4<0>, C4<0>;
L_0x14f29d0 .delay 1 (3,3,3) L_0x14f29d0/d;
v0x14a5460_0 .net "a", 0 0, L_0x14f2eb0;  1 drivers
v0x14a5540_0 .net "a_out", 0 0, L_0x14f2700;  1 drivers
v0x14a5600_0 .net "b", 0 0, L_0x14f32e0;  1 drivers
v0x14a56d0_0 .net "b_out", 0 0, L_0x14f2890;  1 drivers
v0x14a5790_0 .net "not_sel", 0 0, L_0x14f25f0;  1 drivers
v0x14a58a0_0 .net "res", 0 0, L_0x14f29d0;  1 drivers
v0x14a5960_0 .net "sel", 0 0, L_0x14f12f0;  alias, 1 drivers
S_0x14a5eb0 .scope module, "mux_21_4b_2" "mux_21_4b" 9 33, 5 2 0, S_0x149dd30;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x14a8460_0 .net "A", 3 0, L_0x14fe920;  alias, 1 drivers
v0x14a8560_0 .net "B", 3 0, L_0x14eb310;  alias, 1 drivers
v0x14a8620_0 .net "RES", 3 0, L_0x14f0cd0;  alias, 1 drivers
v0x14a86e0_0 .net "sel", 0 0, L_0x14eebd0;  alias, 1 drivers
L_0x14f0490 .part L_0x14fe920, 0, 1;
L_0x14f0580 .part L_0x14fe920, 1, 1;
L_0x14f0670 .part L_0x14fe920, 2, 1;
L_0x14f0760 .part L_0x14fe920, 3, 1;
L_0x14f0880 .part L_0x14eb310, 0, 1;
L_0x14f0970 .part L_0x14eb310, 1, 1;
L_0x14f0aa0 .part L_0x14eb310, 2, 1;
L_0x14f0b90 .part L_0x14eb310, 3, 1;
L_0x14f0cd0 .concat [ 1 1 1 1], L_0x14ef260, L_0x14ef790, L_0x14efcc0, L_0x14f0280;
S_0x14a6100 .scope module, "mux_21_1b_0[0]" "mux_21_1b" 5 7, 6 4 0, S_0x14a5eb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x14eedd0/d .functor NOT 1, L_0x14eebd0, C4<0>, C4<0>, C4<0>;
L_0x14eedd0 .delay 1 (1,1,1) L_0x14eedd0/d;
L_0x14eeff0/d .functor AND 1, L_0x14f0490, L_0x14eedd0, C4<1>, C4<1>;
L_0x14eeff0 .delay 1 (3,3,3) L_0x14eeff0/d;
L_0x14ef150/d .functor AND 1, L_0x14f0880, L_0x14eebd0, C4<1>, C4<1>;
L_0x14ef150 .delay 1 (3,3,3) L_0x14ef150/d;
L_0x14ef260/d .functor OR 1, L_0x14eeff0, L_0x14ef150, C4<0>, C4<0>;
L_0x14ef260 .delay 1 (3,3,3) L_0x14ef260/d;
v0x14a63c0_0 .net "a", 0 0, L_0x14f0490;  1 drivers
v0x14a64a0_0 .net "a_out", 0 0, L_0x14eeff0;  1 drivers
v0x14a6560_0 .net "b", 0 0, L_0x14f0880;  1 drivers
v0x14a6630_0 .net "b_out", 0 0, L_0x14ef150;  1 drivers
v0x14a66f0_0 .net "not_sel", 0 0, L_0x14eedd0;  1 drivers
v0x14a6800_0 .net "res", 0 0, L_0x14ef260;  1 drivers
v0x14a68c0_0 .net "sel", 0 0, L_0x14eebd0;  alias, 1 drivers
S_0x14a69f0 .scope module, "mux_21_1b_0[1]" "mux_21_1b" 5 7, 6 4 0, S_0x14a5eb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x14ef410/d .functor NOT 1, L_0x14eebd0, C4<0>, C4<0>, C4<0>;
L_0x14ef410 .delay 1 (1,1,1) L_0x14ef410/d;
L_0x14ef520/d .functor AND 1, L_0x14f0580, L_0x14ef410, C4<1>, C4<1>;
L_0x14ef520 .delay 1 (3,3,3) L_0x14ef520/d;
L_0x14ef680/d .functor AND 1, L_0x14f0970, L_0x14eebd0, C4<1>, C4<1>;
L_0x14ef680 .delay 1 (3,3,3) L_0x14ef680/d;
L_0x14ef790/d .functor OR 1, L_0x14ef520, L_0x14ef680, C4<0>, C4<0>;
L_0x14ef790 .delay 1 (3,3,3) L_0x14ef790/d;
v0x14a6c80_0 .net "a", 0 0, L_0x14f0580;  1 drivers
v0x14a6d40_0 .net "a_out", 0 0, L_0x14ef520;  1 drivers
v0x14a6e00_0 .net "b", 0 0, L_0x14f0970;  1 drivers
v0x14a6ed0_0 .net "b_out", 0 0, L_0x14ef680;  1 drivers
v0x14a6f90_0 .net "not_sel", 0 0, L_0x14ef410;  1 drivers
v0x14a70a0_0 .net "res", 0 0, L_0x14ef790;  1 drivers
v0x14a7160_0 .net "sel", 0 0, L_0x14eebd0;  alias, 1 drivers
S_0x14a72d0 .scope module, "mux_21_1b_0[2]" "mux_21_1b" 5 7, 6 4 0, S_0x14a5eb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x14ef940/d .functor NOT 1, L_0x14eebd0, C4<0>, C4<0>, C4<0>;
L_0x14ef940 .delay 1 (1,1,1) L_0x14ef940/d;
L_0x14efa50/d .functor AND 1, L_0x14f0670, L_0x14ef940, C4<1>, C4<1>;
L_0x14efa50 .delay 1 (3,3,3) L_0x14efa50/d;
L_0x14efbb0/d .functor AND 1, L_0x14f0aa0, L_0x14eebd0, C4<1>, C4<1>;
L_0x14efbb0 .delay 1 (3,3,3) L_0x14efbb0/d;
L_0x14efcc0/d .functor OR 1, L_0x14efa50, L_0x14efbb0, C4<0>, C4<0>;
L_0x14efcc0 .delay 1 (3,3,3) L_0x14efcc0/d;
v0x14a7540_0 .net "a", 0 0, L_0x14f0670;  1 drivers
v0x14a7600_0 .net "a_out", 0 0, L_0x14efa50;  1 drivers
v0x14a76c0_0 .net "b", 0 0, L_0x14f0aa0;  1 drivers
v0x14a7790_0 .net "b_out", 0 0, L_0x14efbb0;  1 drivers
v0x14a7850_0 .net "not_sel", 0 0, L_0x14ef940;  1 drivers
v0x14a7960_0 .net "res", 0 0, L_0x14efcc0;  1 drivers
v0x14a7a20_0 .net "sel", 0 0, L_0x14eebd0;  alias, 1 drivers
S_0x14a7b40 .scope module, "mux_21_1b_0[3]" "mux_21_1b" 5 7, 6 4 0, S_0x14a5eb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x14efea0/d .functor NOT 1, L_0x14eebd0, C4<0>, C4<0>, C4<0>;
L_0x14efea0 .delay 1 (1,1,1) L_0x14efea0/d;
L_0x14effb0/d .functor AND 1, L_0x14f0760, L_0x14efea0, C4<1>, C4<1>;
L_0x14effb0 .delay 1 (3,3,3) L_0x14effb0/d;
L_0x14f0140/d .functor AND 1, L_0x14f0b90, L_0x14eebd0, C4<1>, C4<1>;
L_0x14f0140 .delay 1 (3,3,3) L_0x14f0140/d;
L_0x14f0280/d .functor OR 1, L_0x14effb0, L_0x14f0140, C4<0>, C4<0>;
L_0x14f0280 .delay 1 (3,3,3) L_0x14f0280/d;
v0x14a7db0_0 .net "a", 0 0, L_0x14f0760;  1 drivers
v0x14a7e90_0 .net "a_out", 0 0, L_0x14effb0;  1 drivers
v0x14a7f50_0 .net "b", 0 0, L_0x14f0b90;  1 drivers
v0x14a8020_0 .net "b_out", 0 0, L_0x14f0140;  1 drivers
v0x14a80e0_0 .net "not_sel", 0 0, L_0x14efea0;  1 drivers
v0x14a81f0_0 .net "res", 0 0, L_0x14f0280;  1 drivers
v0x14a82b0_0 .net "sel", 0 0, L_0x14eebd0;  alias, 1 drivers
S_0x14a8830 .scope module, "mux_21_4b_3" "mux_21_4b" 9 27, 5 2 0, S_0x149dd30;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x14aadd0_0 .net "A", 3 0, L_0x14f9ed0;  alias, 1 drivers
v0x14aaed0_0 .net "B", 3 0, L_0x14eb310;  alias, 1 drivers
v0x14ab020_0 .net "RES", 3 0, L_0x14ee5b0;  alias, 1 drivers
v0x14ab0e0_0 .net "sel", 0 0, L_0x14ec3a0;  alias, 1 drivers
L_0x14edc60 .part L_0x14f9ed0, 0, 1;
L_0x14edd50 .part L_0x14f9ed0, 1, 1;
L_0x14ede40 .part L_0x14f9ed0, 2, 1;
L_0x14edf30 .part L_0x14f9ed0, 3, 1;
L_0x14ee050 .part L_0x14eb310, 0, 1;
L_0x14ee250 .part L_0x14eb310, 1, 1;
L_0x14ee380 .part L_0x14eb310, 2, 1;
L_0x14ee470 .part L_0x14eb310, 3, 1;
L_0x14ee5b0 .concat [ 1 1 1 1], L_0x14eca30, L_0x14ecf60, L_0x14ed4c0, L_0x14eda50;
S_0x14a8ac0 .scope module, "mux_21_1b_0[0]" "mux_21_1b" 5 7, 6 4 0, S_0x14a8830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x14ec5a0/d .functor NOT 1, L_0x14ec3a0, C4<0>, C4<0>, C4<0>;
L_0x14ec5a0 .delay 1 (1,1,1) L_0x14ec5a0/d;
L_0x14ec7c0/d .functor AND 1, L_0x14edc60, L_0x14ec5a0, C4<1>, C4<1>;
L_0x14ec7c0 .delay 1 (3,3,3) L_0x14ec7c0/d;
L_0x14ec920/d .functor AND 1, L_0x14ee050, L_0x14ec3a0, C4<1>, C4<1>;
L_0x14ec920 .delay 1 (3,3,3) L_0x14ec920/d;
L_0x14eca30/d .functor OR 1, L_0x14ec7c0, L_0x14ec920, C4<0>, C4<0>;
L_0x14eca30 .delay 1 (3,3,3) L_0x14eca30/d;
v0x14a8d30_0 .net "a", 0 0, L_0x14edc60;  1 drivers
v0x14a8e10_0 .net "a_out", 0 0, L_0x14ec7c0;  1 drivers
v0x14a8ed0_0 .net "b", 0 0, L_0x14ee050;  1 drivers
v0x14a8fa0_0 .net "b_out", 0 0, L_0x14ec920;  1 drivers
v0x14a9060_0 .net "not_sel", 0 0, L_0x14ec5a0;  1 drivers
v0x14a9170_0 .net "res", 0 0, L_0x14eca30;  1 drivers
v0x14a9230_0 .net "sel", 0 0, L_0x14ec3a0;  alias, 1 drivers
S_0x14a9360 .scope module, "mux_21_1b_0[1]" "mux_21_1b" 5 7, 6 4 0, S_0x14a8830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x14ecbe0/d .functor NOT 1, L_0x14ec3a0, C4<0>, C4<0>, C4<0>;
L_0x14ecbe0 .delay 1 (1,1,1) L_0x14ecbe0/d;
L_0x14eccf0/d .functor AND 1, L_0x14edd50, L_0x14ecbe0, C4<1>, C4<1>;
L_0x14eccf0 .delay 1 (3,3,3) L_0x14eccf0/d;
L_0x14ece50/d .functor AND 1, L_0x14ee250, L_0x14ec3a0, C4<1>, C4<1>;
L_0x14ece50 .delay 1 (3,3,3) L_0x14ece50/d;
L_0x14ecf60/d .functor OR 1, L_0x14eccf0, L_0x14ece50, C4<0>, C4<0>;
L_0x14ecf60 .delay 1 (3,3,3) L_0x14ecf60/d;
v0x14a95f0_0 .net "a", 0 0, L_0x14edd50;  1 drivers
v0x14a96b0_0 .net "a_out", 0 0, L_0x14eccf0;  1 drivers
v0x14a9770_0 .net "b", 0 0, L_0x14ee250;  1 drivers
v0x14a9840_0 .net "b_out", 0 0, L_0x14ece50;  1 drivers
v0x14a9900_0 .net "not_sel", 0 0, L_0x14ecbe0;  1 drivers
v0x14a9a10_0 .net "res", 0 0, L_0x14ecf60;  1 drivers
v0x14a9ad0_0 .net "sel", 0 0, L_0x14ec3a0;  alias, 1 drivers
S_0x14a9c40 .scope module, "mux_21_1b_0[2]" "mux_21_1b" 5 7, 6 4 0, S_0x14a8830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x14ed140/d .functor NOT 1, L_0x14ec3a0, C4<0>, C4<0>, C4<0>;
L_0x14ed140 .delay 1 (1,1,1) L_0x14ed140/d;
L_0x14ed250/d .functor AND 1, L_0x14ede40, L_0x14ed140, C4<1>, C4<1>;
L_0x14ed250 .delay 1 (3,3,3) L_0x14ed250/d;
L_0x14ed3b0/d .functor AND 1, L_0x14ee380, L_0x14ec3a0, C4<1>, C4<1>;
L_0x14ed3b0 .delay 1 (3,3,3) L_0x14ed3b0/d;
L_0x14ed4c0/d .functor OR 1, L_0x14ed250, L_0x14ed3b0, C4<0>, C4<0>;
L_0x14ed4c0 .delay 1 (3,3,3) L_0x14ed4c0/d;
v0x14a9eb0_0 .net "a", 0 0, L_0x14ede40;  1 drivers
v0x14a9f70_0 .net "a_out", 0 0, L_0x14ed250;  1 drivers
v0x14aa030_0 .net "b", 0 0, L_0x14ee380;  1 drivers
v0x14aa100_0 .net "b_out", 0 0, L_0x14ed3b0;  1 drivers
v0x14aa1c0_0 .net "not_sel", 0 0, L_0x14ed140;  1 drivers
v0x14aa2d0_0 .net "res", 0 0, L_0x14ed4c0;  1 drivers
v0x14aa390_0 .net "sel", 0 0, L_0x14ec3a0;  alias, 1 drivers
S_0x14aa4b0 .scope module, "mux_21_1b_0[3]" "mux_21_1b" 5 7, 6 4 0, S_0x14a8830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x14ed6a0/d .functor NOT 1, L_0x14ec3a0, C4<0>, C4<0>, C4<0>;
L_0x14ed6a0 .delay 1 (1,1,1) L_0x14ed6a0/d;
L_0x14ed7b0/d .functor AND 1, L_0x14edf30, L_0x14ed6a0, C4<1>, C4<1>;
L_0x14ed7b0 .delay 1 (3,3,3) L_0x14ed7b0/d;
L_0x14ed910/d .functor AND 1, L_0x14ee470, L_0x14ec3a0, C4<1>, C4<1>;
L_0x14ed910 .delay 1 (3,3,3) L_0x14ed910/d;
L_0x14eda50/d .functor OR 1, L_0x14ed7b0, L_0x14ed910, C4<0>, C4<0>;
L_0x14eda50 .delay 1 (3,3,3) L_0x14eda50/d;
v0x14aa720_0 .net "a", 0 0, L_0x14edf30;  1 drivers
v0x14aa800_0 .net "a_out", 0 0, L_0x14ed7b0;  1 drivers
v0x14aa8c0_0 .net "b", 0 0, L_0x14ee470;  1 drivers
v0x14aa990_0 .net "b_out", 0 0, L_0x14ed910;  1 drivers
v0x14aaa50_0 .net "not_sel", 0 0, L_0x14ed6a0;  1 drivers
v0x14aab60_0 .net "res", 0 0, L_0x14eda50;  1 drivers
v0x14aac20_0 .net "sel", 0 0, L_0x14ec3a0;  alias, 1 drivers
S_0x14ab230 .scope module, "mux_41_4b_0" "mux_41_4b" 9 54, 11 2 0, S_0x149dd30;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 4 "C";
    .port_info 3 /INPUT 4 "D";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 4 "RES";
v0x14b4400_0 .net "A", 3 0, L_0x1507e90;  alias, 1 drivers
v0x14b4510_0 .net "B", 3 0, L_0x1503500;  alias, 1 drivers
v0x14b45e0_0 .net "C", 3 0, L_0x14fe920;  alias, 1 drivers
v0x14b46e0_0 .net "D", 3 0, L_0x14f9ed0;  alias, 1 drivers
v0x14b47b0_0 .net "RES", 3 0, L_0x150d710;  alias, 1 drivers
v0x14b48a0_0 .net "sel0", 0 0, L_0x150d850;  1 drivers
v0x14b4940_0 .net "sel1", 0 0, L_0x150d7b0;  1 drivers
L_0x150caa0 .part L_0x1507e90, 0, 1;
L_0x150cb40 .part L_0x1507e90, 1, 1;
L_0x150cbe0 .part L_0x1507e90, 2, 1;
L_0x150cc80 .part L_0x1507e90, 3, 1;
L_0x150cd20 .part L_0x1503500, 0, 1;
L_0x150cdc0 .part L_0x1503500, 1, 1;
L_0x150cea0 .part L_0x1503500, 2, 1;
L_0x150cf40 .part L_0x1503500, 3, 1;
L_0x150d030 .part L_0x14fe920, 0, 1;
L_0x150d0d0 .part L_0x14fe920, 1, 1;
L_0x150d1d0 .part L_0x14fe920, 2, 1;
L_0x150d270 .part L_0x14fe920, 3, 1;
L_0x150d380 .part L_0x14f9ed0, 0, 1;
L_0x150d420 .part L_0x14f9ed0, 1, 1;
L_0x150d540 .part L_0x14f9ed0, 2, 1;
L_0x150d5e0 .part L_0x14f9ed0, 3, 1;
L_0x150d710 .concat [ 1 1 1 1], L_0x1509090, L_0x150a290, L_0x150b490, L_0x150c8a0;
S_0x14ab470 .scope module, "mux_41_1b_0[0]" "mux_41_1b" 11 10, 12 2 0, S_0x14ab230;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x14ad0a0_0 .net "a", 0 0, L_0x150caa0;  1 drivers
v0x14ad160_0 .net "ab_out", 0 0, L_0x15082c0;  1 drivers
v0x14ad250_0 .net "b", 0 0, L_0x150cd20;  1 drivers
v0x14ad320_0 .net "c", 0 0, L_0x150d030;  1 drivers
v0x14ad3f0_0 .net "cd_out", 0 0, L_0x1508ac0;  1 drivers
v0x14ad530_0 .net "d", 0 0, L_0x150d380;  1 drivers
v0x14ad5d0_0 .net "res", 0 0, L_0x1509090;  1 drivers
v0x14ad670_0 .net "sel0", 0 0, L_0x150d850;  alias, 1 drivers
v0x14ad760_0 .net "sel1", 0 0, L_0x150d7b0;  alias, 1 drivers
S_0x14ab6f0 .scope module, "mux_21_1b_0" "mux_21_1b" 12 11, 6 4 0, S_0x14ab470;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1508010/d .functor NOT 1, L_0x150d850, C4<0>, C4<0>, C4<0>;
L_0x1508010 .delay 1 (1,1,1) L_0x1508010/d;
L_0x15080d0/d .functor AND 1, L_0x150caa0, L_0x1508010, C4<1>, C4<1>;
L_0x15080d0 .delay 1 (3,3,3) L_0x15080d0/d;
L_0x15081b0/d .functor AND 1, L_0x150cd20, L_0x150d850, C4<1>, C4<1>;
L_0x15081b0 .delay 1 (3,3,3) L_0x15081b0/d;
L_0x15082c0/d .functor OR 1, L_0x15080d0, L_0x15081b0, C4<0>, C4<0>;
L_0x15082c0 .delay 1 (3,3,3) L_0x15082c0/d;
v0x14ab960_0 .net "a", 0 0, L_0x150caa0;  alias, 1 drivers
v0x14aba40_0 .net "a_out", 0 0, L_0x15080d0;  1 drivers
v0x14abb00_0 .net "b", 0 0, L_0x150cd20;  alias, 1 drivers
v0x14abbd0_0 .net "b_out", 0 0, L_0x15081b0;  1 drivers
v0x14abc90_0 .net "not_sel", 0 0, L_0x1508010;  1 drivers
v0x14abda0_0 .net "res", 0 0, L_0x15082c0;  alias, 1 drivers
v0x14abe60_0 .net "sel", 0 0, L_0x150d850;  alias, 1 drivers
S_0x14abfa0 .scope module, "mux_21_1b_1" "mux_21_1b" 12 13, 6 4 0, S_0x14ab470;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1508470/d .functor NOT 1, L_0x150d850, C4<0>, C4<0>, C4<0>;
L_0x1508470 .delay 1 (1,1,1) L_0x1508470/d;
L_0x1508580/d .functor AND 1, L_0x150d030, L_0x1508470, C4<1>, C4<1>;
L_0x1508580 .delay 1 (3,3,3) L_0x1508580/d;
L_0x1508750/d .functor AND 1, L_0x150d380, L_0x150d850, C4<1>, C4<1>;
L_0x1508750 .delay 1 (3,3,3) L_0x1508750/d;
L_0x1508ac0/d .functor OR 1, L_0x1508580, L_0x1508750, C4<0>, C4<0>;
L_0x1508ac0 .delay 1 (3,3,3) L_0x1508ac0/d;
v0x14ac210_0 .net "a", 0 0, L_0x150d030;  alias, 1 drivers
v0x14ac2d0_0 .net "a_out", 0 0, L_0x1508580;  1 drivers
v0x14ac390_0 .net "b", 0 0, L_0x150d380;  alias, 1 drivers
v0x14ac460_0 .net "b_out", 0 0, L_0x1508750;  1 drivers
v0x14ac520_0 .net "not_sel", 0 0, L_0x1508470;  1 drivers
v0x14ac630_0 .net "res", 0 0, L_0x1508ac0;  alias, 1 drivers
v0x14ac6f0_0 .net "sel", 0 0, L_0x150d850;  alias, 1 drivers
S_0x14ac820 .scope module, "mux_21_1b_2" "mux_21_1b" 12 14, 6 4 0, S_0x14ab470;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1508c70/d .functor NOT 1, L_0x150d7b0, C4<0>, C4<0>, C4<0>;
L_0x1508c70 .delay 1 (1,1,1) L_0x1508c70/d;
L_0x1508d80/d .functor AND 1, L_0x15082c0, L_0x1508c70, C4<1>, C4<1>;
L_0x1508d80 .delay 1 (3,3,3) L_0x1508d80/d;
L_0x1508f40/d .functor AND 1, L_0x1508ac0, L_0x150d7b0, C4<1>, C4<1>;
L_0x1508f40 .delay 1 (3,3,3) L_0x1508f40/d;
L_0x1509090/d .functor OR 1, L_0x1508d80, L_0x1508f40, C4<0>, C4<0>;
L_0x1509090 .delay 1 (3,3,3) L_0x1509090/d;
v0x14acaa0_0 .net "a", 0 0, L_0x15082c0;  alias, 1 drivers
v0x14acb70_0 .net "a_out", 0 0, L_0x1508d80;  1 drivers
v0x14acc10_0 .net "b", 0 0, L_0x1508ac0;  alias, 1 drivers
v0x14acd10_0 .net "b_out", 0 0, L_0x1508f40;  1 drivers
v0x14acdb0_0 .net "not_sel", 0 0, L_0x1508c70;  1 drivers
v0x14acea0_0 .net "res", 0 0, L_0x1509090;  alias, 1 drivers
v0x14acf60_0 .net "sel", 0 0, L_0x150d7b0;  alias, 1 drivers
S_0x14ad890 .scope module, "mux_41_1b_0[1]" "mux_41_1b" 11 10, 12 2 0, S_0x14ab230;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x14af510_0 .net "a", 0 0, L_0x150cb40;  1 drivers
v0x14af5d0_0 .net "ab_out", 0 0, L_0x15096d0;  1 drivers
v0x14af6c0_0 .net "b", 0 0, L_0x150cdc0;  1 drivers
v0x14af760_0 .net "c", 0 0, L_0x150d0d0;  1 drivers
v0x14af830_0 .net "cd_out", 0 0, L_0x1509cc0;  1 drivers
v0x14af970_0 .net "d", 0 0, L_0x150d420;  1 drivers
v0x14afa10_0 .net "res", 0 0, L_0x150a290;  1 drivers
v0x14afab0_0 .net "sel0", 0 0, L_0x150d850;  alias, 1 drivers
v0x14afb50_0 .net "sel1", 0 0, L_0x150d7b0;  alias, 1 drivers
S_0x14adb10 .scope module, "mux_21_1b_0" "mux_21_1b" 12 11, 6 4 0, S_0x14ad890;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1509290/d .functor NOT 1, L_0x150d850, C4<0>, C4<0>, C4<0>;
L_0x1509290 .delay 1 (1,1,1) L_0x1509290/d;
L_0x15093a0/d .functor AND 1, L_0x150cb40, L_0x1509290, C4<1>, C4<1>;
L_0x15093a0 .delay 1 (3,3,3) L_0x15093a0/d;
L_0x1509570/d .functor AND 1, L_0x150cdc0, L_0x150d850, C4<1>, C4<1>;
L_0x1509570 .delay 1 (3,3,3) L_0x1509570/d;
L_0x15096d0/d .functor OR 1, L_0x15093a0, L_0x1509570, C4<0>, C4<0>;
L_0x15096d0 .delay 1 (3,3,3) L_0x15096d0/d;
v0x14add90_0 .net "a", 0 0, L_0x150cb40;  alias, 1 drivers
v0x14ade70_0 .net "a_out", 0 0, L_0x15093a0;  1 drivers
v0x14adf30_0 .net "b", 0 0, L_0x150cdc0;  alias, 1 drivers
v0x14ae000_0 .net "b_out", 0 0, L_0x1509570;  1 drivers
v0x14ae0c0_0 .net "not_sel", 0 0, L_0x1509290;  1 drivers
v0x14ae1d0_0 .net "res", 0 0, L_0x15096d0;  alias, 1 drivers
v0x14ae290_0 .net "sel", 0 0, L_0x150d850;  alias, 1 drivers
S_0x14ae3b0 .scope module, "mux_21_1b_1" "mux_21_1b" 12 13, 6 4 0, S_0x14ad890;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1509880/d .functor NOT 1, L_0x150d850, C4<0>, C4<0>, C4<0>;
L_0x1509880 .delay 1 (1,1,1) L_0x1509880/d;
L_0x1509990/d .functor AND 1, L_0x150d0d0, L_0x1509880, C4<1>, C4<1>;
L_0x1509990 .delay 1 (3,3,3) L_0x1509990/d;
L_0x1509b60/d .functor AND 1, L_0x150d420, L_0x150d850, C4<1>, C4<1>;
L_0x1509b60 .delay 1 (3,3,3) L_0x1509b60/d;
L_0x1509cc0/d .functor OR 1, L_0x1509990, L_0x1509b60, C4<0>, C4<0>;
L_0x1509cc0 .delay 1 (3,3,3) L_0x1509cc0/d;
v0x14ae620_0 .net "a", 0 0, L_0x150d0d0;  alias, 1 drivers
v0x14ae6e0_0 .net "a_out", 0 0, L_0x1509990;  1 drivers
v0x14ae7a0_0 .net "b", 0 0, L_0x150d420;  alias, 1 drivers
v0x14ae870_0 .net "b_out", 0 0, L_0x1509b60;  1 drivers
v0x14ae930_0 .net "not_sel", 0 0, L_0x1509880;  1 drivers
v0x14aea40_0 .net "res", 0 0, L_0x1509cc0;  alias, 1 drivers
v0x14aeb00_0 .net "sel", 0 0, L_0x150d850;  alias, 1 drivers
S_0x14aecb0 .scope module, "mux_21_1b_2" "mux_21_1b" 12 14, 6 4 0, S_0x14ad890;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1509e70/d .functor NOT 1, L_0x150d7b0, C4<0>, C4<0>, C4<0>;
L_0x1509e70 .delay 1 (1,1,1) L_0x1509e70/d;
L_0x1509f80/d .functor AND 1, L_0x15096d0, L_0x1509e70, C4<1>, C4<1>;
L_0x1509f80 .delay 1 (3,3,3) L_0x1509f80/d;
L_0x150a140/d .functor AND 1, L_0x1509cc0, L_0x150d7b0, C4<1>, C4<1>;
L_0x150a140 .delay 1 (3,3,3) L_0x150a140/d;
L_0x150a290/d .functor OR 1, L_0x1509f80, L_0x150a140, C4<0>, C4<0>;
L_0x150a290 .delay 1 (3,3,3) L_0x150a290/d;
v0x14aeee0_0 .net "a", 0 0, L_0x15096d0;  alias, 1 drivers
v0x14aefb0_0 .net "a_out", 0 0, L_0x1509f80;  1 drivers
v0x14af050_0 .net "b", 0 0, L_0x1509cc0;  alias, 1 drivers
v0x14af150_0 .net "b_out", 0 0, L_0x150a140;  1 drivers
v0x14af1f0_0 .net "not_sel", 0 0, L_0x1509e70;  1 drivers
v0x14af2e0_0 .net "res", 0 0, L_0x150a290;  alias, 1 drivers
v0x14af3a0_0 .net "sel", 0 0, L_0x150d7b0;  alias, 1 drivers
S_0x14afca0 .scope module, "mux_41_1b_0[2]" "mux_41_1b" 11 10, 12 2 0, S_0x14ab230;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x14b1930_0 .net "a", 0 0, L_0x150cbe0;  1 drivers
v0x14b19f0_0 .net "ab_out", 0 0, L_0x150a8d0;  1 drivers
v0x14b1a90_0 .net "b", 0 0, L_0x150cea0;  1 drivers
v0x14b1b60_0 .net "c", 0 0, L_0x150d1d0;  1 drivers
v0x14b1c30_0 .net "cd_out", 0 0, L_0x150aec0;  1 drivers
v0x14b1d70_0 .net "d", 0 0, L_0x150d540;  1 drivers
v0x14b1e10_0 .net "res", 0 0, L_0x150b490;  1 drivers
v0x14b1eb0_0 .net "sel0", 0 0, L_0x150d850;  alias, 1 drivers
v0x14b1f50_0 .net "sel1", 0 0, L_0x150d7b0;  alias, 1 drivers
S_0x14aff30 .scope module, "mux_21_1b_0" "mux_21_1b" 12 11, 6 4 0, S_0x14afca0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x150a490/d .functor NOT 1, L_0x150d850, C4<0>, C4<0>, C4<0>;
L_0x150a490 .delay 1 (1,1,1) L_0x150a490/d;
L_0x150a5a0/d .functor AND 1, L_0x150cbe0, L_0x150a490, C4<1>, C4<1>;
L_0x150a5a0 .delay 1 (3,3,3) L_0x150a5a0/d;
L_0x150a770/d .functor AND 1, L_0x150cea0, L_0x150d850, C4<1>, C4<1>;
L_0x150a770 .delay 1 (3,3,3) L_0x150a770/d;
L_0x150a8d0/d .functor OR 1, L_0x150a5a0, L_0x150a770, C4<0>, C4<0>;
L_0x150a8d0 .delay 1 (3,3,3) L_0x150a8d0/d;
v0x14b01b0_0 .net "a", 0 0, L_0x150cbe0;  alias, 1 drivers
v0x14b0290_0 .net "a_out", 0 0, L_0x150a5a0;  1 drivers
v0x14b0350_0 .net "b", 0 0, L_0x150cea0;  alias, 1 drivers
v0x14b0420_0 .net "b_out", 0 0, L_0x150a770;  1 drivers
v0x14b04e0_0 .net "not_sel", 0 0, L_0x150a490;  1 drivers
v0x14b05f0_0 .net "res", 0 0, L_0x150a8d0;  alias, 1 drivers
v0x14b06b0_0 .net "sel", 0 0, L_0x150d850;  alias, 1 drivers
S_0x14b07d0 .scope module, "mux_21_1b_1" "mux_21_1b" 12 13, 6 4 0, S_0x14afca0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x150aa80/d .functor NOT 1, L_0x150d850, C4<0>, C4<0>, C4<0>;
L_0x150aa80 .delay 1 (1,1,1) L_0x150aa80/d;
L_0x150ab90/d .functor AND 1, L_0x150d1d0, L_0x150aa80, C4<1>, C4<1>;
L_0x150ab90 .delay 1 (3,3,3) L_0x150ab90/d;
L_0x150ad60/d .functor AND 1, L_0x150d540, L_0x150d850, C4<1>, C4<1>;
L_0x150ad60 .delay 1 (3,3,3) L_0x150ad60/d;
L_0x150aec0/d .functor OR 1, L_0x150ab90, L_0x150ad60, C4<0>, C4<0>;
L_0x150aec0 .delay 1 (3,3,3) L_0x150aec0/d;
v0x14b0a40_0 .net "a", 0 0, L_0x150d1d0;  alias, 1 drivers
v0x14b0b00_0 .net "a_out", 0 0, L_0x150ab90;  1 drivers
v0x14b0bc0_0 .net "b", 0 0, L_0x150d540;  alias, 1 drivers
v0x14b0c90_0 .net "b_out", 0 0, L_0x150ad60;  1 drivers
v0x14b0d50_0 .net "not_sel", 0 0, L_0x150aa80;  1 drivers
v0x14b0e60_0 .net "res", 0 0, L_0x150aec0;  alias, 1 drivers
v0x14b0f20_0 .net "sel", 0 0, L_0x150d850;  alias, 1 drivers
S_0x14b1040 .scope module, "mux_21_1b_2" "mux_21_1b" 12 14, 6 4 0, S_0x14afca0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x150b070/d .functor NOT 1, L_0x150d7b0, C4<0>, C4<0>, C4<0>;
L_0x150b070 .delay 1 (1,1,1) L_0x150b070/d;
L_0x150b180/d .functor AND 1, L_0x150a8d0, L_0x150b070, C4<1>, C4<1>;
L_0x150b180 .delay 1 (3,3,3) L_0x150b180/d;
L_0x150b340/d .functor AND 1, L_0x150aec0, L_0x150d7b0, C4<1>, C4<1>;
L_0x150b340 .delay 1 (3,3,3) L_0x150b340/d;
L_0x150b490/d .functor OR 1, L_0x150b180, L_0x150b340, C4<0>, C4<0>;
L_0x150b490 .delay 1 (3,3,3) L_0x150b490/d;
v0x14b12c0_0 .net "a", 0 0, L_0x150a8d0;  alias, 1 drivers
v0x14b1390_0 .net "a_out", 0 0, L_0x150b180;  1 drivers
v0x14b1430_0 .net "b", 0 0, L_0x150aec0;  alias, 1 drivers
v0x14b1530_0 .net "b_out", 0 0, L_0x150b340;  1 drivers
v0x14b15d0_0 .net "not_sel", 0 0, L_0x150b070;  1 drivers
v0x14b16c0_0 .net "res", 0 0, L_0x150b490;  alias, 1 drivers
v0x14b1780_0 .net "sel", 0 0, L_0x150d7b0;  alias, 1 drivers
S_0x14b2010 .scope module, "mux_41_1b_0[3]" "mux_41_1b" 11 10, 12 2 0, S_0x14ab230;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x14b3c00_0 .net "a", 0 0, L_0x150cc80;  1 drivers
v0x14b3cc0_0 .net "ab_out", 0 0, L_0x150bad0;  1 drivers
v0x14b3db0_0 .net "b", 0 0, L_0x150cf40;  1 drivers
v0x14b3e80_0 .net "c", 0 0, L_0x150d270;  1 drivers
v0x14b3f50_0 .net "cd_out", 0 0, L_0x150c0c0;  1 drivers
v0x14b4090_0 .net "d", 0 0, L_0x150d5e0;  1 drivers
v0x14b4130_0 .net "res", 0 0, L_0x150c8a0;  1 drivers
v0x14b41d0_0 .net "sel0", 0 0, L_0x150d850;  alias, 1 drivers
v0x14b4270_0 .net "sel1", 0 0, L_0x150d7b0;  alias, 1 drivers
S_0x14b2270 .scope module, "mux_21_1b_0" "mux_21_1b" 12 11, 6 4 0, S_0x14b2010;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x150b690/d .functor NOT 1, L_0x150d850, C4<0>, C4<0>, C4<0>;
L_0x150b690 .delay 1 (1,1,1) L_0x150b690/d;
L_0x150b7a0/d .functor AND 1, L_0x150cc80, L_0x150b690, C4<1>, C4<1>;
L_0x150b7a0 .delay 1 (3,3,3) L_0x150b7a0/d;
L_0x150b970/d .functor AND 1, L_0x150cf40, L_0x150d850, C4<1>, C4<1>;
L_0x150b970 .delay 1 (3,3,3) L_0x150b970/d;
L_0x150bad0/d .functor OR 1, L_0x150b7a0, L_0x150b970, C4<0>, C4<0>;
L_0x150bad0 .delay 1 (3,3,3) L_0x150bad0/d;
v0x14b2510_0 .net "a", 0 0, L_0x150cc80;  alias, 1 drivers
v0x14b25f0_0 .net "a_out", 0 0, L_0x150b7a0;  1 drivers
v0x14b26b0_0 .net "b", 0 0, L_0x150cf40;  alias, 1 drivers
v0x14b2780_0 .net "b_out", 0 0, L_0x150b970;  1 drivers
v0x14b2840_0 .net "not_sel", 0 0, L_0x150b690;  1 drivers
v0x14b2950_0 .net "res", 0 0, L_0x150bad0;  alias, 1 drivers
v0x14b2a10_0 .net "sel", 0 0, L_0x150d850;  alias, 1 drivers
S_0x14b2b30 .scope module, "mux_21_1b_1" "mux_21_1b" 12 13, 6 4 0, S_0x14b2010;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x150bc80/d .functor NOT 1, L_0x150d850, C4<0>, C4<0>, C4<0>;
L_0x150bc80 .delay 1 (1,1,1) L_0x150bc80/d;
L_0x150bd90/d .functor AND 1, L_0x150d270, L_0x150bc80, C4<1>, C4<1>;
L_0x150bd90 .delay 1 (3,3,3) L_0x150bd90/d;
L_0x150bf60/d .functor AND 1, L_0x150d5e0, L_0x150d850, C4<1>, C4<1>;
L_0x150bf60 .delay 1 (3,3,3) L_0x150bf60/d;
L_0x150c0c0/d .functor OR 1, L_0x150bd90, L_0x150bf60, C4<0>, C4<0>;
L_0x150c0c0 .delay 1 (3,3,3) L_0x150c0c0/d;
v0x14b2da0_0 .net "a", 0 0, L_0x150d270;  alias, 1 drivers
v0x14b2e60_0 .net "a_out", 0 0, L_0x150bd90;  1 drivers
v0x14b2f20_0 .net "b", 0 0, L_0x150d5e0;  alias, 1 drivers
v0x14b2ff0_0 .net "b_out", 0 0, L_0x150bf60;  1 drivers
v0x14b30b0_0 .net "not_sel", 0 0, L_0x150bc80;  1 drivers
v0x14b31c0_0 .net "res", 0 0, L_0x150c0c0;  alias, 1 drivers
v0x14b3280_0 .net "sel", 0 0, L_0x150d850;  alias, 1 drivers
S_0x14b33a0 .scope module, "mux_21_1b_2" "mux_21_1b" 12 14, 6 4 0, S_0x14b2010;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x150c270/d .functor NOT 1, L_0x150d7b0, C4<0>, C4<0>, C4<0>;
L_0x150c270 .delay 1 (1,1,1) L_0x150c270/d;
L_0x150c380/d .functor AND 1, L_0x150bad0, L_0x150c270, C4<1>, C4<1>;
L_0x150c380 .delay 1 (3,3,3) L_0x150c380/d;
L_0x150c540/d .functor AND 1, L_0x150c0c0, L_0x150d7b0, C4<1>, C4<1>;
L_0x150c540 .delay 1 (3,3,3) L_0x150c540/d;
L_0x150c8a0/d .functor OR 1, L_0x150c380, L_0x150c540, C4<0>, C4<0>;
L_0x150c8a0 .delay 1 (3,3,3) L_0x150c8a0/d;
v0x14b3620_0 .net "a", 0 0, L_0x150bad0;  alias, 1 drivers
v0x14b36f0_0 .net "a_out", 0 0, L_0x150c380;  1 drivers
v0x14b3790_0 .net "b", 0 0, L_0x150c0c0;  alias, 1 drivers
v0x14b3890_0 .net "b_out", 0 0, L_0x150c540;  1 drivers
v0x14b3930_0 .net "not_sel", 0 0, L_0x150c270;  1 drivers
v0x14b3a20_0 .net "res", 0 0, L_0x150c8a0;  alias, 1 drivers
v0x14b3ae0_0 .net "sel", 0 0, L_0x150d7b0;  alias, 1 drivers
S_0x14b4bb0 .scope module, "mux_41_4b_1" "mux_41_4b" 9 56, 11 2 0, S_0x149dd30;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 4 "C";
    .port_info 3 /INPUT 4 "D";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 4 "RES";
v0x14bdf70_0 .net "A", 3 0, L_0x1507e90;  alias, 1 drivers
v0x14be050_0 .net "B", 3 0, L_0x1503500;  alias, 1 drivers
v0x14be160_0 .net "C", 3 0, L_0x14fe920;  alias, 1 drivers
v0x14be250_0 .net "D", 3 0, L_0x14f9ed0;  alias, 1 drivers
v0x14be360_0 .net "RES", 3 0, L_0x1513610;  alias, 1 drivers
v0x14be4c0_0 .net "sel0", 0 0, L_0x1513750;  1 drivers
v0x14be560_0 .net "sel1", 0 0, L_0x15136b0;  1 drivers
L_0x1512370 .part L_0x1507e90, 0, 1;
L_0x1512620 .part L_0x1507e90, 1, 1;
L_0x15126c0 .part L_0x1507e90, 2, 1;
L_0x1512760 .part L_0x1507e90, 3, 1;
L_0x1512800 .part L_0x1503500, 0, 1;
L_0x1512ab0 .part L_0x1503500, 1, 1;
L_0x1512b90 .part L_0x1503500, 2, 1;
L_0x1512c30 .part L_0x1503500, 3, 1;
L_0x1512d20 .part L_0x14fe920, 0, 1;
L_0x14eee90 .part L_0x14fe920, 1, 1;
L_0x1512fd0 .part L_0x14fe920, 2, 1;
L_0x1513070 .part L_0x14fe920, 3, 1;
L_0x1513110 .part L_0x14f9ed0, 0, 1;
L_0x14ec660 .part L_0x14f9ed0, 1, 1;
L_0x1513440 .part L_0x14f9ed0, 2, 1;
L_0x15134e0 .part L_0x14f9ed0, 3, 1;
L_0x1513610 .concat [ 1 1 1 1], L_0x150ea60, L_0x150fc60, L_0x1510e60, L_0x1512170;
S_0x14b4e40 .scope module, "mux_41_1b_0[0]" "mux_41_1b" 11 10, 12 2 0, S_0x14b4bb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x14b6ad0_0 .net "a", 0 0, L_0x1512370;  1 drivers
v0x14b6b90_0 .net "ab_out", 0 0, L_0x150dc90;  1 drivers
v0x14b6c80_0 .net "b", 0 0, L_0x1512800;  1 drivers
v0x14b6d50_0 .net "c", 0 0, L_0x1512d20;  1 drivers
v0x14b6e20_0 .net "cd_out", 0 0, L_0x150e490;  1 drivers
v0x14b6f60_0 .net "d", 0 0, L_0x1513110;  1 drivers
v0x14b7000_0 .net "res", 0 0, L_0x150ea60;  1 drivers
v0x14b70a0_0 .net "sel0", 0 0, L_0x1513750;  alias, 1 drivers
v0x14b7190_0 .net "sel1", 0 0, L_0x15136b0;  alias, 1 drivers
S_0x14b5150 .scope module, "mux_21_1b_0" "mux_21_1b" 12 11, 6 4 0, S_0x14b4e40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x150d310/d .functor NOT 1, L_0x1513750, C4<0>, C4<0>, C4<0>;
L_0x150d310 .delay 1 (1,1,1) L_0x150d310/d;
L_0x150d9d0/d .functor AND 1, L_0x1512370, L_0x150d310, C4<1>, C4<1>;
L_0x150d9d0 .delay 1 (3,3,3) L_0x150d9d0/d;
L_0x150db30/d .functor AND 1, L_0x1512800, L_0x1513750, C4<1>, C4<1>;
L_0x150db30 .delay 1 (3,3,3) L_0x150db30/d;
L_0x150dc90/d .functor OR 1, L_0x150d9d0, L_0x150db30, C4<0>, C4<0>;
L_0x150dc90 .delay 1 (3,3,3) L_0x150dc90/d;
v0x14b53c0_0 .net "a", 0 0, L_0x1512370;  alias, 1 drivers
v0x14b54a0_0 .net "a_out", 0 0, L_0x150d9d0;  1 drivers
v0x14b5560_0 .net "b", 0 0, L_0x1512800;  alias, 1 drivers
v0x14b5600_0 .net "b_out", 0 0, L_0x150db30;  1 drivers
v0x14b56c0_0 .net "not_sel", 0 0, L_0x150d310;  1 drivers
v0x14b57d0_0 .net "res", 0 0, L_0x150dc90;  alias, 1 drivers
v0x14b5890_0 .net "sel", 0 0, L_0x1513750;  alias, 1 drivers
S_0x14b59d0 .scope module, "mux_21_1b_1" "mux_21_1b" 12 13, 6 4 0, S_0x14b4e40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x150de40/d .functor NOT 1, L_0x1513750, C4<0>, C4<0>, C4<0>;
L_0x150de40 .delay 1 (1,1,1) L_0x150de40/d;
L_0x150df50/d .functor AND 1, L_0x1512d20, L_0x150de40, C4<1>, C4<1>;
L_0x150df50 .delay 1 (3,3,3) L_0x150df50/d;
L_0x150e120/d .functor AND 1, L_0x1513110, L_0x1513750, C4<1>, C4<1>;
L_0x150e120 .delay 1 (3,3,3) L_0x150e120/d;
L_0x150e490/d .functor OR 1, L_0x150df50, L_0x150e120, C4<0>, C4<0>;
L_0x150e490 .delay 1 (3,3,3) L_0x150e490/d;
v0x14b5c40_0 .net "a", 0 0, L_0x1512d20;  alias, 1 drivers
v0x14b5d00_0 .net "a_out", 0 0, L_0x150df50;  1 drivers
v0x14b5dc0_0 .net "b", 0 0, L_0x1513110;  alias, 1 drivers
v0x14b5e90_0 .net "b_out", 0 0, L_0x150e120;  1 drivers
v0x14b5f50_0 .net "not_sel", 0 0, L_0x150de40;  1 drivers
v0x14b6060_0 .net "res", 0 0, L_0x150e490;  alias, 1 drivers
v0x14b6120_0 .net "sel", 0 0, L_0x1513750;  alias, 1 drivers
S_0x14b6250 .scope module, "mux_21_1b_2" "mux_21_1b" 12 14, 6 4 0, S_0x14b4e40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x150e640/d .functor NOT 1, L_0x15136b0, C4<0>, C4<0>, C4<0>;
L_0x150e640 .delay 1 (1,1,1) L_0x150e640/d;
L_0x150e750/d .functor AND 1, L_0x150dc90, L_0x150e640, C4<1>, C4<1>;
L_0x150e750 .delay 1 (3,3,3) L_0x150e750/d;
L_0x150e910/d .functor AND 1, L_0x150e490, L_0x15136b0, C4<1>, C4<1>;
L_0x150e910 .delay 1 (3,3,3) L_0x150e910/d;
L_0x150ea60/d .functor OR 1, L_0x150e750, L_0x150e910, C4<0>, C4<0>;
L_0x150ea60 .delay 1 (3,3,3) L_0x150ea60/d;
v0x14b64d0_0 .net "a", 0 0, L_0x150dc90;  alias, 1 drivers
v0x14b65a0_0 .net "a_out", 0 0, L_0x150e750;  1 drivers
v0x14b6640_0 .net "b", 0 0, L_0x150e490;  alias, 1 drivers
v0x14b6740_0 .net "b_out", 0 0, L_0x150e910;  1 drivers
v0x14b67e0_0 .net "not_sel", 0 0, L_0x150e640;  1 drivers
v0x14b68d0_0 .net "res", 0 0, L_0x150ea60;  alias, 1 drivers
v0x14b6990_0 .net "sel", 0 0, L_0x15136b0;  alias, 1 drivers
S_0x14b7270 .scope module, "mux_41_1b_0[1]" "mux_41_1b" 11 10, 12 2 0, S_0x14b4bb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x14b8ef0_0 .net "a", 0 0, L_0x1512620;  1 drivers
v0x14b8fb0_0 .net "ab_out", 0 0, L_0x150f0a0;  1 drivers
v0x14b90a0_0 .net "b", 0 0, L_0x1512ab0;  1 drivers
v0x14b9140_0 .net "c", 0 0, L_0x14eee90;  1 drivers
v0x14b9210_0 .net "cd_out", 0 0, L_0x150f690;  1 drivers
v0x14b9350_0 .net "d", 0 0, L_0x14ec660;  1 drivers
v0x14b93f0_0 .net "res", 0 0, L_0x150fc60;  1 drivers
v0x14b9490_0 .net "sel0", 0 0, L_0x1513750;  alias, 1 drivers
v0x14b9530_0 .net "sel1", 0 0, L_0x15136b0;  alias, 1 drivers
S_0x14b74f0 .scope module, "mux_21_1b_0" "mux_21_1b" 12 11, 6 4 0, S_0x14b7270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x150ec60/d .functor NOT 1, L_0x1513750, C4<0>, C4<0>, C4<0>;
L_0x150ec60 .delay 1 (1,1,1) L_0x150ec60/d;
L_0x150ed70/d .functor AND 1, L_0x1512620, L_0x150ec60, C4<1>, C4<1>;
L_0x150ed70 .delay 1 (3,3,3) L_0x150ed70/d;
L_0x150ef40/d .functor AND 1, L_0x1512ab0, L_0x1513750, C4<1>, C4<1>;
L_0x150ef40 .delay 1 (3,3,3) L_0x150ef40/d;
L_0x150f0a0/d .functor OR 1, L_0x150ed70, L_0x150ef40, C4<0>, C4<0>;
L_0x150f0a0 .delay 1 (3,3,3) L_0x150f0a0/d;
v0x14b7770_0 .net "a", 0 0, L_0x1512620;  alias, 1 drivers
v0x14b7850_0 .net "a_out", 0 0, L_0x150ed70;  1 drivers
v0x14b7910_0 .net "b", 0 0, L_0x1512ab0;  alias, 1 drivers
v0x14b79e0_0 .net "b_out", 0 0, L_0x150ef40;  1 drivers
v0x14b7aa0_0 .net "not_sel", 0 0, L_0x150ec60;  1 drivers
v0x14b7bb0_0 .net "res", 0 0, L_0x150f0a0;  alias, 1 drivers
v0x14b7c70_0 .net "sel", 0 0, L_0x1513750;  alias, 1 drivers
S_0x14b7d90 .scope module, "mux_21_1b_1" "mux_21_1b" 12 13, 6 4 0, S_0x14b7270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x150f250/d .functor NOT 1, L_0x1513750, C4<0>, C4<0>, C4<0>;
L_0x150f250 .delay 1 (1,1,1) L_0x150f250/d;
L_0x150f360/d .functor AND 1, L_0x14eee90, L_0x150f250, C4<1>, C4<1>;
L_0x150f360 .delay 1 (3,3,3) L_0x150f360/d;
L_0x150f530/d .functor AND 1, L_0x14ec660, L_0x1513750, C4<1>, C4<1>;
L_0x150f530 .delay 1 (3,3,3) L_0x150f530/d;
L_0x150f690/d .functor OR 1, L_0x150f360, L_0x150f530, C4<0>, C4<0>;
L_0x150f690 .delay 1 (3,3,3) L_0x150f690/d;
v0x14b8000_0 .net "a", 0 0, L_0x14eee90;  alias, 1 drivers
v0x14b80c0_0 .net "a_out", 0 0, L_0x150f360;  1 drivers
v0x14b8180_0 .net "b", 0 0, L_0x14ec660;  alias, 1 drivers
v0x14b8250_0 .net "b_out", 0 0, L_0x150f530;  1 drivers
v0x14b8310_0 .net "not_sel", 0 0, L_0x150f250;  1 drivers
v0x14b8420_0 .net "res", 0 0, L_0x150f690;  alias, 1 drivers
v0x14b84e0_0 .net "sel", 0 0, L_0x1513750;  alias, 1 drivers
S_0x14b8690 .scope module, "mux_21_1b_2" "mux_21_1b" 12 14, 6 4 0, S_0x14b7270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x150f840/d .functor NOT 1, L_0x15136b0, C4<0>, C4<0>, C4<0>;
L_0x150f840 .delay 1 (1,1,1) L_0x150f840/d;
L_0x150f950/d .functor AND 1, L_0x150f0a0, L_0x150f840, C4<1>, C4<1>;
L_0x150f950 .delay 1 (3,3,3) L_0x150f950/d;
L_0x150fb10/d .functor AND 1, L_0x150f690, L_0x15136b0, C4<1>, C4<1>;
L_0x150fb10 .delay 1 (3,3,3) L_0x150fb10/d;
L_0x150fc60/d .functor OR 1, L_0x150f950, L_0x150fb10, C4<0>, C4<0>;
L_0x150fc60 .delay 1 (3,3,3) L_0x150fc60/d;
v0x14b88c0_0 .net "a", 0 0, L_0x150f0a0;  alias, 1 drivers
v0x14b8990_0 .net "a_out", 0 0, L_0x150f950;  1 drivers
v0x14b8a30_0 .net "b", 0 0, L_0x150f690;  alias, 1 drivers
v0x14b8b30_0 .net "b_out", 0 0, L_0x150fb10;  1 drivers
v0x14b8bd0_0 .net "not_sel", 0 0, L_0x150f840;  1 drivers
v0x14b8cc0_0 .net "res", 0 0, L_0x150fc60;  alias, 1 drivers
v0x14b8d80_0 .net "sel", 0 0, L_0x15136b0;  alias, 1 drivers
S_0x14b96c0 .scope module, "mux_41_1b_0[2]" "mux_41_1b" 11 10, 12 2 0, S_0x14b4bb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x14bb350_0 .net "a", 0 0, L_0x15126c0;  1 drivers
v0x14bb410_0 .net "ab_out", 0 0, L_0x15102a0;  1 drivers
v0x14bb4b0_0 .net "b", 0 0, L_0x1512b90;  1 drivers
v0x14bb580_0 .net "c", 0 0, L_0x1512fd0;  1 drivers
v0x14bb650_0 .net "cd_out", 0 0, L_0x1510890;  1 drivers
v0x14bb790_0 .net "d", 0 0, L_0x1513440;  1 drivers
v0x14bb830_0 .net "res", 0 0, L_0x1510e60;  1 drivers
v0x14bb8d0_0 .net "sel0", 0 0, L_0x1513750;  alias, 1 drivers
v0x14bba80_0 .net "sel1", 0 0, L_0x15136b0;  alias, 1 drivers
S_0x14b9950 .scope module, "mux_21_1b_0" "mux_21_1b" 12 11, 6 4 0, S_0x14b96c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x150fe60/d .functor NOT 1, L_0x1513750, C4<0>, C4<0>, C4<0>;
L_0x150fe60 .delay 1 (1,1,1) L_0x150fe60/d;
L_0x150ff70/d .functor AND 1, L_0x15126c0, L_0x150fe60, C4<1>, C4<1>;
L_0x150ff70 .delay 1 (3,3,3) L_0x150ff70/d;
L_0x1510140/d .functor AND 1, L_0x1512b90, L_0x1513750, C4<1>, C4<1>;
L_0x1510140 .delay 1 (3,3,3) L_0x1510140/d;
L_0x15102a0/d .functor OR 1, L_0x150ff70, L_0x1510140, C4<0>, C4<0>;
L_0x15102a0 .delay 1 (3,3,3) L_0x15102a0/d;
v0x14b9bd0_0 .net "a", 0 0, L_0x15126c0;  alias, 1 drivers
v0x14b9cb0_0 .net "a_out", 0 0, L_0x150ff70;  1 drivers
v0x14b9d70_0 .net "b", 0 0, L_0x1512b90;  alias, 1 drivers
v0x14b9e40_0 .net "b_out", 0 0, L_0x1510140;  1 drivers
v0x14b9f00_0 .net "not_sel", 0 0, L_0x150fe60;  1 drivers
v0x14ba010_0 .net "res", 0 0, L_0x15102a0;  alias, 1 drivers
v0x14ba0d0_0 .net "sel", 0 0, L_0x1513750;  alias, 1 drivers
S_0x14ba1f0 .scope module, "mux_21_1b_1" "mux_21_1b" 12 13, 6 4 0, S_0x14b96c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1510450/d .functor NOT 1, L_0x1513750, C4<0>, C4<0>, C4<0>;
L_0x1510450 .delay 1 (1,1,1) L_0x1510450/d;
L_0x1510560/d .functor AND 1, L_0x1512fd0, L_0x1510450, C4<1>, C4<1>;
L_0x1510560 .delay 1 (3,3,3) L_0x1510560/d;
L_0x1510730/d .functor AND 1, L_0x1513440, L_0x1513750, C4<1>, C4<1>;
L_0x1510730 .delay 1 (3,3,3) L_0x1510730/d;
L_0x1510890/d .functor OR 1, L_0x1510560, L_0x1510730, C4<0>, C4<0>;
L_0x1510890 .delay 1 (3,3,3) L_0x1510890/d;
v0x14ba460_0 .net "a", 0 0, L_0x1512fd0;  alias, 1 drivers
v0x14ba520_0 .net "a_out", 0 0, L_0x1510560;  1 drivers
v0x14ba5e0_0 .net "b", 0 0, L_0x1513440;  alias, 1 drivers
v0x14ba6b0_0 .net "b_out", 0 0, L_0x1510730;  1 drivers
v0x14ba770_0 .net "not_sel", 0 0, L_0x1510450;  1 drivers
v0x14ba880_0 .net "res", 0 0, L_0x1510890;  alias, 1 drivers
v0x14ba940_0 .net "sel", 0 0, L_0x1513750;  alias, 1 drivers
S_0x14baa60 .scope module, "mux_21_1b_2" "mux_21_1b" 12 14, 6 4 0, S_0x14b96c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1510a40/d .functor NOT 1, L_0x15136b0, C4<0>, C4<0>, C4<0>;
L_0x1510a40 .delay 1 (1,1,1) L_0x1510a40/d;
L_0x1510b50/d .functor AND 1, L_0x15102a0, L_0x1510a40, C4<1>, C4<1>;
L_0x1510b50 .delay 1 (3,3,3) L_0x1510b50/d;
L_0x1510d10/d .functor AND 1, L_0x1510890, L_0x15136b0, C4<1>, C4<1>;
L_0x1510d10 .delay 1 (3,3,3) L_0x1510d10/d;
L_0x1510e60/d .functor OR 1, L_0x1510b50, L_0x1510d10, C4<0>, C4<0>;
L_0x1510e60 .delay 1 (3,3,3) L_0x1510e60/d;
v0x14bace0_0 .net "a", 0 0, L_0x15102a0;  alias, 1 drivers
v0x14badb0_0 .net "a_out", 0 0, L_0x1510b50;  1 drivers
v0x14bae50_0 .net "b", 0 0, L_0x1510890;  alias, 1 drivers
v0x14baf50_0 .net "b_out", 0 0, L_0x1510d10;  1 drivers
v0x14baff0_0 .net "not_sel", 0 0, L_0x1510a40;  1 drivers
v0x14bb0e0_0 .net "res", 0 0, L_0x1510e60;  alias, 1 drivers
v0x14bb1a0_0 .net "sel", 0 0, L_0x15136b0;  alias, 1 drivers
S_0x14bbb80 .scope module, "mux_41_1b_0[3]" "mux_41_1b" 11 10, 12 2 0, S_0x14b4bb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x14bd770_0 .net "a", 0 0, L_0x1512760;  1 drivers
v0x14bd830_0 .net "ab_out", 0 0, L_0x15113e0;  1 drivers
v0x14bd920_0 .net "b", 0 0, L_0x1512c30;  1 drivers
v0x14bd9f0_0 .net "c", 0 0, L_0x1513070;  1 drivers
v0x14bdac0_0 .net "cd_out", 0 0, L_0x15119b0;  1 drivers
v0x14bdc00_0 .net "d", 0 0, L_0x15134e0;  1 drivers
v0x14bdca0_0 .net "res", 0 0, L_0x1512170;  1 drivers
v0x14bdd40_0 .net "sel0", 0 0, L_0x1513750;  alias, 1 drivers
v0x14bdde0_0 .net "sel1", 0 0, L_0x15136b0;  alias, 1 drivers
S_0x14bbde0 .scope module, "mux_21_1b_0" "mux_21_1b" 12 11, 6 4 0, S_0x14bbb80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1510fc0/d .functor NOT 1, L_0x1513750, C4<0>, C4<0>, C4<0>;
L_0x1510fc0 .delay 1 (1,1,1) L_0x1510fc0/d;
L_0x15110d0/d .functor AND 1, L_0x1512760, L_0x1510fc0, C4<1>, C4<1>;
L_0x15110d0 .delay 1 (3,3,3) L_0x15110d0/d;
L_0x1511280/d .functor AND 1, L_0x1512c30, L_0x1513750, C4<1>, C4<1>;
L_0x1511280 .delay 1 (3,3,3) L_0x1511280/d;
L_0x15113e0/d .functor OR 1, L_0x15110d0, L_0x1511280, C4<0>, C4<0>;
L_0x15113e0 .delay 1 (3,3,3) L_0x15113e0/d;
v0x14bc080_0 .net "a", 0 0, L_0x1512760;  alias, 1 drivers
v0x14bc160_0 .net "a_out", 0 0, L_0x15110d0;  1 drivers
v0x14bc220_0 .net "b", 0 0, L_0x1512c30;  alias, 1 drivers
v0x14bc2f0_0 .net "b_out", 0 0, L_0x1511280;  1 drivers
v0x14bc3b0_0 .net "not_sel", 0 0, L_0x1510fc0;  1 drivers
v0x14bc4c0_0 .net "res", 0 0, L_0x15113e0;  alias, 1 drivers
v0x14bc580_0 .net "sel", 0 0, L_0x1513750;  alias, 1 drivers
S_0x14bc6a0 .scope module, "mux_21_1b_1" "mux_21_1b" 12 13, 6 4 0, S_0x14bbb80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1511590/d .functor NOT 1, L_0x1513750, C4<0>, C4<0>, C4<0>;
L_0x1511590 .delay 1 (1,1,1) L_0x1511590/d;
L_0x15116a0/d .functor AND 1, L_0x1513070, L_0x1511590, C4<1>, C4<1>;
L_0x15116a0 .delay 1 (3,3,3) L_0x15116a0/d;
L_0x1511850/d .functor AND 1, L_0x15134e0, L_0x1513750, C4<1>, C4<1>;
L_0x1511850 .delay 1 (3,3,3) L_0x1511850/d;
L_0x15119b0/d .functor OR 1, L_0x15116a0, L_0x1511850, C4<0>, C4<0>;
L_0x15119b0 .delay 1 (3,3,3) L_0x15119b0/d;
v0x14bc910_0 .net "a", 0 0, L_0x1513070;  alias, 1 drivers
v0x14bc9d0_0 .net "a_out", 0 0, L_0x15116a0;  1 drivers
v0x14bca90_0 .net "b", 0 0, L_0x15134e0;  alias, 1 drivers
v0x14bcb60_0 .net "b_out", 0 0, L_0x1511850;  1 drivers
v0x14bcc20_0 .net "not_sel", 0 0, L_0x1511590;  1 drivers
v0x14bcd30_0 .net "res", 0 0, L_0x15119b0;  alias, 1 drivers
v0x14bcdf0_0 .net "sel", 0 0, L_0x1513750;  alias, 1 drivers
S_0x14bcf10 .scope module, "mux_21_1b_2" "mux_21_1b" 12 14, 6 4 0, S_0x14bbb80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1511b60/d .functor NOT 1, L_0x15136b0, C4<0>, C4<0>, C4<0>;
L_0x1511b60 .delay 1 (1,1,1) L_0x1511b60/d;
L_0x1511c70/d .functor AND 1, L_0x15113e0, L_0x1511b60, C4<1>, C4<1>;
L_0x1511c70 .delay 1 (3,3,3) L_0x1511c70/d;
L_0x1511e10/d .functor AND 1, L_0x15119b0, L_0x15136b0, C4<1>, C4<1>;
L_0x1511e10 .delay 1 (3,3,3) L_0x1511e10/d;
L_0x1512170/d .functor OR 1, L_0x1511c70, L_0x1511e10, C4<0>, C4<0>;
L_0x1512170 .delay 1 (3,3,3) L_0x1512170/d;
v0x14bd190_0 .net "a", 0 0, L_0x15113e0;  alias, 1 drivers
v0x14bd260_0 .net "a_out", 0 0, L_0x1511c70;  1 drivers
v0x14bd300_0 .net "b", 0 0, L_0x15119b0;  alias, 1 drivers
v0x14bd400_0 .net "b_out", 0 0, L_0x1511e10;  1 drivers
v0x14bd4a0_0 .net "not_sel", 0 0, L_0x1511b60;  1 drivers
v0x14bd590_0 .net "res", 0 0, L_0x1512170;  alias, 1 drivers
v0x14bd650_0 .net "sel", 0 0, L_0x15136b0;  alias, 1 drivers
S_0x14be7f0 .scope module, "r0" "reg4" 9 51, 13 3 0, S_0x149dd30;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0x14c80b0_0 .net "D", 3 0, L_0x14f5a30;  alias, 1 drivers
v0x14c8190_0 .net "Q", 3 0, L_0x1507e90;  alias, 1 drivers
v0x14c8230_0 .net "QB", 3 0, L_0x1507f30;  alias, 1 drivers
v0x14c82f0_0 .net "clk", 0 0, v0x14e9060_0;  alias, 1 drivers
L_0x1507920 .part L_0x14f5a30, 0, 1;
L_0x1507b00 .part L_0x14f5a30, 1, 1;
L_0x1507c30 .part L_0x14f5a30, 2, 1;
L_0x1507d60 .part L_0x14f5a30, 3, 1;
L_0x1507e90 .concat [ 1 1 1 1], L_0x1504240, L_0x1505370, L_0x15064a0, L_0x15075d0;
L_0x1507f30 .concat [ 1 1 1 1], L_0x1504390, L_0x15054c0, L_0x15065f0, L_0x1507720;
S_0x14bea40 .scope module, "DFF[0]" "dff" 13 9, 14 2 0, S_0x14be7f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1503680/d .functor NOT 1, v0x14e9060_0, C4<0>, C4<0>, C4<0>;
L_0x1503680 .delay 1 (1,1,1) L_0x1503680/d;
v0x14c09d0_0 .net "clk", 0 0, v0x14e9060_0;  alias, 1 drivers
v0x14c0a90_0 .net "d", 0 0, L_0x1507920;  1 drivers
v0x14c0b60_0 .net "nclk", 0 0, L_0x1503680;  1 drivers
v0x14c0c60_0 .net "q", 0 0, L_0x1504240;  1 drivers
v0x14c0d50_0 .net "q_tmp", 0 0, L_0x1503b00;  1 drivers
v0x14c0e40_0 .net "qb", 0 0, L_0x1504390;  1 drivers
v0x14c0f30_0 .net "qb_tmp", 0 0, L_0x1503c50;  1 drivers
S_0x14becd0 .scope module, "d_latch_0" "d_latch" 14 12, 15 2 0, S_0x14bea40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1503740/d .functor NOT 1, L_0x1507920, C4<0>, C4<0>, C4<0>;
L_0x1503740 .delay 1 (1,1,1) L_0x1503740/d;
L_0x1503800/d .functor AND 1, L_0x1503740, L_0x1503680, C4<1>, C4<1>;
L_0x1503800 .delay 1 (3,3,3) L_0x1503800/d;
L_0x1503960/d .functor AND 1, L_0x1507920, L_0x1503680, C4<1>, C4<1>;
L_0x1503960 .delay 1 (3,3,3) L_0x1503960/d;
v0x14bf560_0 .net "d", 0 0, L_0x1507920;  alias, 1 drivers
v0x14bf640_0 .net "g", 0 0, L_0x1503680;  alias, 1 drivers
v0x14bf700_0 .net "nd", 0 0, L_0x1503740;  1 drivers
v0x14bf7a0_0 .net "q", 0 0, L_0x1503b00;  alias, 1 drivers
v0x14bf870_0 .net "qb", 0 0, L_0x1503c50;  alias, 1 drivers
v0x14bf960_0 .net "r", 0 0, L_0x1503800;  1 drivers
v0x14bfa30_0 .net "s", 0 0, L_0x1503960;  1 drivers
S_0x14bef40 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0x14becd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1503b00/d .functor NOR 1, L_0x1503800, L_0x1503c50, C4<0>, C4<0>;
L_0x1503b00 .delay 1 (2,2,2) L_0x1503b00/d;
L_0x1503c50/d .functor NOR 1, L_0x1503b00, L_0x1503960, C4<0>, C4<0>;
L_0x1503c50 .delay 1 (2,2,2) L_0x1503c50/d;
v0x14bf1b0_0 .net "q", 0 0, L_0x1503b00;  alias, 1 drivers
v0x14bf290_0 .net "qb", 0 0, L_0x1503c50;  alias, 1 drivers
v0x14bf350_0 .net "r", 0 0, L_0x1503800;  alias, 1 drivers
v0x14bf3f0_0 .net "s", 0 0, L_0x1503960;  alias, 1 drivers
S_0x14bfb30 .scope module, "d_latch_1" "d_latch" 14 13, 15 2 0, S_0x14bea40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1503dc0/d .functor NOT 1, L_0x1503b00, C4<0>, C4<0>, C4<0>;
L_0x1503dc0 .delay 1 (1,1,1) L_0x1503dc0/d;
L_0x1503ef0/d .functor AND 1, L_0x1503dc0, v0x14e9060_0, C4<1>, C4<1>;
L_0x1503ef0 .delay 1 (3,3,3) L_0x1503ef0/d;
L_0x15040c0/d .functor AND 1, L_0x1503b00, v0x14e9060_0, C4<1>, C4<1>;
L_0x15040c0 .delay 1 (3,3,3) L_0x15040c0/d;
v0x14c0400_0 .net "d", 0 0, L_0x1503b00;  alias, 1 drivers
v0x14c0510_0 .net "g", 0 0, v0x14e9060_0;  alias, 1 drivers
v0x14c05d0_0 .net "nd", 0 0, L_0x1503dc0;  1 drivers
v0x14c0670_0 .net "q", 0 0, L_0x1504240;  alias, 1 drivers
v0x14c0710_0 .net "qb", 0 0, L_0x1504390;  alias, 1 drivers
v0x14c0800_0 .net "r", 0 0, L_0x1503ef0;  1 drivers
v0x14c08d0_0 .net "s", 0 0, L_0x15040c0;  1 drivers
S_0x14bfda0 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0x14bfb30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1504240/d .functor NOR 1, L_0x1503ef0, L_0x1504390, C4<0>, C4<0>;
L_0x1504240 .delay 1 (2,2,2) L_0x1504240/d;
L_0x1504390/d .functor NOR 1, L_0x1504240, L_0x15040c0, C4<0>, C4<0>;
L_0x1504390 .delay 1 (2,2,2) L_0x1504390/d;
v0x14c0020_0 .net "q", 0 0, L_0x1504240;  alias, 1 drivers
v0x14c0100_0 .net "qb", 0 0, L_0x1504390;  alias, 1 drivers
v0x14c01c0_0 .net "r", 0 0, L_0x1503ef0;  alias, 1 drivers
v0x14c0290_0 .net "s", 0 0, L_0x15040c0;  alias, 1 drivers
S_0x14c1020 .scope module, "DFF[1]" "dff" 13 9, 14 2 0, S_0x14be7f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1504590/d .functor NOT 1, v0x14e9060_0, C4<0>, C4<0>, C4<0>;
L_0x1504590 .delay 1 (1,1,1) L_0x1504590/d;
v0x14c2fb0_0 .net "clk", 0 0, v0x14e9060_0;  alias, 1 drivers
v0x14c3050_0 .net "d", 0 0, L_0x1507b00;  1 drivers
v0x14c3110_0 .net "nclk", 0 0, L_0x1504590;  1 drivers
v0x14c3210_0 .net "q", 0 0, L_0x1505370;  1 drivers
v0x14c3300_0 .net "q_tmp", 0 0, L_0x1504bf0;  1 drivers
v0x14c33f0_0 .net "qb", 0 0, L_0x15054c0;  1 drivers
v0x14c34e0_0 .net "qb_tmp", 0 0, L_0x1504d80;  1 drivers
S_0x14c12b0 .scope module, "d_latch_0" "d_latch" 14 12, 15 2 0, S_0x14c1020;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x15046e0/d .functor NOT 1, L_0x1507b00, C4<0>, C4<0>, C4<0>;
L_0x15046e0 .delay 1 (1,1,1) L_0x15046e0/d;
L_0x1504860/d .functor AND 1, L_0x15046e0, L_0x1504590, C4<1>, C4<1>;
L_0x1504860 .delay 1 (3,3,3) L_0x1504860/d;
L_0x1504a30/d .functor AND 1, L_0x1507b00, L_0x1504590, C4<1>, C4<1>;
L_0x1504a30 .delay 1 (3,3,3) L_0x1504a30/d;
v0x14c1b20_0 .net "d", 0 0, L_0x1507b00;  alias, 1 drivers
v0x14c1c00_0 .net "g", 0 0, L_0x1504590;  alias, 1 drivers
v0x14c1cc0_0 .net "nd", 0 0, L_0x15046e0;  1 drivers
v0x14c1d60_0 .net "q", 0 0, L_0x1504bf0;  alias, 1 drivers
v0x14c1e30_0 .net "qb", 0 0, L_0x1504d80;  alias, 1 drivers
v0x14c1f20_0 .net "r", 0 0, L_0x1504860;  1 drivers
v0x14c1ff0_0 .net "s", 0 0, L_0x1504a30;  1 drivers
S_0x14c1500 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0x14c12b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1504bf0/d .functor NOR 1, L_0x1504860, L_0x1504d80, C4<0>, C4<0>;
L_0x1504bf0 .delay 1 (2,2,2) L_0x1504bf0/d;
L_0x1504d80/d .functor NOR 1, L_0x1504bf0, L_0x1504a30, C4<0>, C4<0>;
L_0x1504d80 .delay 1 (2,2,2) L_0x1504d80/d;
v0x14c1770_0 .net "q", 0 0, L_0x1504bf0;  alias, 1 drivers
v0x14c1850_0 .net "qb", 0 0, L_0x1504d80;  alias, 1 drivers
v0x14c1910_0 .net "r", 0 0, L_0x1504860;  alias, 1 drivers
v0x14c19b0_0 .net "s", 0 0, L_0x1504a30;  alias, 1 drivers
S_0x14c20f0 .scope module, "d_latch_1" "d_latch" 14 13, 15 2 0, S_0x14c1020;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1504ef0/d .functor NOT 1, L_0x1504bf0, C4<0>, C4<0>, C4<0>;
L_0x1504ef0 .delay 1 (1,1,1) L_0x1504ef0/d;
L_0x1505020/d .functor AND 1, L_0x1504ef0, v0x14e9060_0, C4<1>, C4<1>;
L_0x1505020 .delay 1 (3,3,3) L_0x1505020/d;
L_0x15051f0/d .functor AND 1, L_0x1504bf0, v0x14e9060_0, C4<1>, C4<1>;
L_0x15051f0 .delay 1 (3,3,3) L_0x15051f0/d;
v0x14c29c0_0 .net "d", 0 0, L_0x1504bf0;  alias, 1 drivers
v0x14c2ad0_0 .net "g", 0 0, v0x14e9060_0;  alias, 1 drivers
v0x14c2be0_0 .net "nd", 0 0, L_0x1504ef0;  1 drivers
v0x14c2c80_0 .net "q", 0 0, L_0x1505370;  alias, 1 drivers
v0x14c2d20_0 .net "qb", 0 0, L_0x15054c0;  alias, 1 drivers
v0x14c2e10_0 .net "r", 0 0, L_0x1505020;  1 drivers
v0x14c2eb0_0 .net "s", 0 0, L_0x15051f0;  1 drivers
S_0x14c2360 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0x14c20f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1505370/d .functor NOR 1, L_0x1505020, L_0x15054c0, C4<0>, C4<0>;
L_0x1505370 .delay 1 (2,2,2) L_0x1505370/d;
L_0x15054c0/d .functor NOR 1, L_0x1505370, L_0x15051f0, C4<0>, C4<0>;
L_0x15054c0 .delay 1 (2,2,2) L_0x15054c0/d;
v0x14c25e0_0 .net "q", 0 0, L_0x1505370;  alias, 1 drivers
v0x14c26c0_0 .net "qb", 0 0, L_0x15054c0;  alias, 1 drivers
v0x14c2780_0 .net "r", 0 0, L_0x1505020;  alias, 1 drivers
v0x14c2850_0 .net "s", 0 0, L_0x15051f0;  alias, 1 drivers
S_0x14c35d0 .scope module, "DFF[2]" "dff" 13 9, 14 2 0, S_0x14be7f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x15056c0/d .functor NOT 1, v0x14e9060_0, C4<0>, C4<0>, C4<0>;
L_0x15056c0 .delay 1 (1,1,1) L_0x15056c0/d;
v0x14c5500_0 .net "clk", 0 0, v0x14e9060_0;  alias, 1 drivers
v0x14c55a0_0 .net "d", 0 0, L_0x1507c30;  1 drivers
v0x14c5660_0 .net "nclk", 0 0, L_0x15056c0;  1 drivers
v0x14c5760_0 .net "q", 0 0, L_0x15064a0;  1 drivers
v0x14c5850_0 .net "q_tmp", 0 0, L_0x1505d20;  1 drivers
v0x14c5940_0 .net "qb", 0 0, L_0x15065f0;  1 drivers
v0x14c5a30_0 .net "qb_tmp", 0 0, L_0x1505eb0;  1 drivers
S_0x14c3840 .scope module, "d_latch_0" "d_latch" 14 12, 15 2 0, S_0x14c35d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1505810/d .functor NOT 1, L_0x1507c30, C4<0>, C4<0>, C4<0>;
L_0x1505810 .delay 1 (1,1,1) L_0x1505810/d;
L_0x1505990/d .functor AND 1, L_0x1505810, L_0x15056c0, C4<1>, C4<1>;
L_0x1505990 .delay 1 (3,3,3) L_0x1505990/d;
L_0x1505b60/d .functor AND 1, L_0x1507c30, L_0x15056c0, C4<1>, C4<1>;
L_0x1505b60 .delay 1 (3,3,3) L_0x1505b60/d;
v0x14c40e0_0 .net "d", 0 0, L_0x1507c30;  alias, 1 drivers
v0x14c41c0_0 .net "g", 0 0, L_0x15056c0;  alias, 1 drivers
v0x14c4280_0 .net "nd", 0 0, L_0x1505810;  1 drivers
v0x14c4320_0 .net "q", 0 0, L_0x1505d20;  alias, 1 drivers
v0x14c43f0_0 .net "qb", 0 0, L_0x1505eb0;  alias, 1 drivers
v0x14c44e0_0 .net "r", 0 0, L_0x1505990;  1 drivers
v0x14c45b0_0 .net "s", 0 0, L_0x1505b60;  1 drivers
S_0x14c3a90 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0x14c3840;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1505d20/d .functor NOR 1, L_0x1505990, L_0x1505eb0, C4<0>, C4<0>;
L_0x1505d20 .delay 1 (2,2,2) L_0x1505d20/d;
L_0x1505eb0/d .functor NOR 1, L_0x1505d20, L_0x1505b60, C4<0>, C4<0>;
L_0x1505eb0 .delay 1 (2,2,2) L_0x1505eb0/d;
v0x14c3d00_0 .net "q", 0 0, L_0x1505d20;  alias, 1 drivers
v0x14c3de0_0 .net "qb", 0 0, L_0x1505eb0;  alias, 1 drivers
v0x14c3ea0_0 .net "r", 0 0, L_0x1505990;  alias, 1 drivers
v0x14c3f70_0 .net "s", 0 0, L_0x1505b60;  alias, 1 drivers
S_0x14c46b0 .scope module, "d_latch_1" "d_latch" 14 13, 15 2 0, S_0x14c35d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1506020/d .functor NOT 1, L_0x1505d20, C4<0>, C4<0>, C4<0>;
L_0x1506020 .delay 1 (1,1,1) L_0x1506020/d;
L_0x1506150/d .functor AND 1, L_0x1506020, v0x14e9060_0, C4<1>, C4<1>;
L_0x1506150 .delay 1 (3,3,3) L_0x1506150/d;
L_0x1506320/d .functor AND 1, L_0x1505d20, v0x14e9060_0, C4<1>, C4<1>;
L_0x1506320 .delay 1 (3,3,3) L_0x1506320/d;
v0x14c4f80_0 .net "d", 0 0, L_0x1505d20;  alias, 1 drivers
v0x14c5090_0 .net "g", 0 0, v0x14e9060_0;  alias, 1 drivers
v0x14c5150_0 .net "nd", 0 0, L_0x1506020;  1 drivers
v0x14c51f0_0 .net "q", 0 0, L_0x15064a0;  alias, 1 drivers
v0x14c5290_0 .net "qb", 0 0, L_0x15065f0;  alias, 1 drivers
v0x14c5330_0 .net "r", 0 0, L_0x1506150;  1 drivers
v0x14c5400_0 .net "s", 0 0, L_0x1506320;  1 drivers
S_0x14c4920 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0x14c46b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x15064a0/d .functor NOR 1, L_0x1506150, L_0x15065f0, C4<0>, C4<0>;
L_0x15064a0 .delay 1 (2,2,2) L_0x15064a0/d;
L_0x15065f0/d .functor NOR 1, L_0x15064a0, L_0x1506320, C4<0>, C4<0>;
L_0x15065f0 .delay 1 (2,2,2) L_0x15065f0/d;
v0x14c4ba0_0 .net "q", 0 0, L_0x15064a0;  alias, 1 drivers
v0x14c4c80_0 .net "qb", 0 0, L_0x15065f0;  alias, 1 drivers
v0x14c4d40_0 .net "r", 0 0, L_0x1506150;  alias, 1 drivers
v0x14c4e10_0 .net "s", 0 0, L_0x1506320;  alias, 1 drivers
S_0x14c5b20 .scope module, "DFF[3]" "dff" 13 9, 14 2 0, S_0x14be7f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x15067f0/d .functor NOT 1, v0x14e9060_0, C4<0>, C4<0>, C4<0>;
L_0x15067f0 .delay 1 (1,1,1) L_0x15067f0/d;
v0x14c7a90_0 .net "clk", 0 0, v0x14e9060_0;  alias, 1 drivers
v0x14c7b30_0 .net "d", 0 0, L_0x1507d60;  1 drivers
v0x14c7bf0_0 .net "nclk", 0 0, L_0x15067f0;  1 drivers
v0x14c7cf0_0 .net "q", 0 0, L_0x15075d0;  1 drivers
v0x14c7de0_0 .net "q_tmp", 0 0, L_0x1506e50;  1 drivers
v0x14c7ed0_0 .net "qb", 0 0, L_0x1507720;  1 drivers
v0x14c7fc0_0 .net "qb_tmp", 0 0, L_0x1506fe0;  1 drivers
S_0x14c5d90 .scope module, "d_latch_0" "d_latch" 14 12, 15 2 0, S_0x14c5b20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1506940/d .functor NOT 1, L_0x1507d60, C4<0>, C4<0>, C4<0>;
L_0x1506940 .delay 1 (1,1,1) L_0x1506940/d;
L_0x1506ac0/d .functor AND 1, L_0x1506940, L_0x15067f0, C4<1>, C4<1>;
L_0x1506ac0 .delay 1 (3,3,3) L_0x1506ac0/d;
L_0x1506c90/d .functor AND 1, L_0x1507d60, L_0x15067f0, C4<1>, C4<1>;
L_0x1506c90 .delay 1 (3,3,3) L_0x1506c90/d;
v0x14c6620_0 .net "d", 0 0, L_0x1507d60;  alias, 1 drivers
v0x14c6700_0 .net "g", 0 0, L_0x15067f0;  alias, 1 drivers
v0x14c67c0_0 .net "nd", 0 0, L_0x1506940;  1 drivers
v0x14c6860_0 .net "q", 0 0, L_0x1506e50;  alias, 1 drivers
v0x14c6930_0 .net "qb", 0 0, L_0x1506fe0;  alias, 1 drivers
v0x14c6a20_0 .net "r", 0 0, L_0x1506ac0;  1 drivers
v0x14c6af0_0 .net "s", 0 0, L_0x1506c90;  1 drivers
S_0x14c6000 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0x14c5d90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1506e50/d .functor NOR 1, L_0x1506ac0, L_0x1506fe0, C4<0>, C4<0>;
L_0x1506e50 .delay 1 (2,2,2) L_0x1506e50/d;
L_0x1506fe0/d .functor NOR 1, L_0x1506e50, L_0x1506c90, C4<0>, C4<0>;
L_0x1506fe0 .delay 1 (2,2,2) L_0x1506fe0/d;
v0x14c6270_0 .net "q", 0 0, L_0x1506e50;  alias, 1 drivers
v0x14c6350_0 .net "qb", 0 0, L_0x1506fe0;  alias, 1 drivers
v0x14c6410_0 .net "r", 0 0, L_0x1506ac0;  alias, 1 drivers
v0x14c64b0_0 .net "s", 0 0, L_0x1506c90;  alias, 1 drivers
S_0x14c6bf0 .scope module, "d_latch_1" "d_latch" 14 13, 15 2 0, S_0x14c5b20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1507150/d .functor NOT 1, L_0x1506e50, C4<0>, C4<0>, C4<0>;
L_0x1507150 .delay 1 (1,1,1) L_0x1507150/d;
L_0x1507280/d .functor AND 1, L_0x1507150, v0x14e9060_0, C4<1>, C4<1>;
L_0x1507280 .delay 1 (3,3,3) L_0x1507280/d;
L_0x1507450/d .functor AND 1, L_0x1506e50, v0x14e9060_0, C4<1>, C4<1>;
L_0x1507450 .delay 1 (3,3,3) L_0x1507450/d;
v0x14c74c0_0 .net "d", 0 0, L_0x1506e50;  alias, 1 drivers
v0x14c75d0_0 .net "g", 0 0, v0x14e9060_0;  alias, 1 drivers
v0x14c7690_0 .net "nd", 0 0, L_0x1507150;  1 drivers
v0x14c7730_0 .net "q", 0 0, L_0x15075d0;  alias, 1 drivers
v0x14c77d0_0 .net "qb", 0 0, L_0x1507720;  alias, 1 drivers
v0x14c78c0_0 .net "r", 0 0, L_0x1507280;  1 drivers
v0x14c7990_0 .net "s", 0 0, L_0x1507450;  1 drivers
S_0x14c6e60 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0x14c6bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x15075d0/d .functor NOR 1, L_0x1507280, L_0x1507720, C4<0>, C4<0>;
L_0x15075d0 .delay 1 (2,2,2) L_0x15075d0/d;
L_0x1507720/d .functor NOR 1, L_0x15075d0, L_0x1507450, C4<0>, C4<0>;
L_0x1507720 .delay 1 (2,2,2) L_0x1507720/d;
v0x14c70e0_0 .net "q", 0 0, L_0x15075d0;  alias, 1 drivers
v0x14c71c0_0 .net "qb", 0 0, L_0x1507720;  alias, 1 drivers
v0x14c7280_0 .net "r", 0 0, L_0x1507280;  alias, 1 drivers
v0x14c7350_0 .net "s", 0 0, L_0x1507450;  alias, 1 drivers
S_0x14c8520 .scope module, "r1" "reg4" 9 50, 13 3 0, S_0x149dd30;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0x14d2080_0 .net "D", 3 0, L_0x14f3420;  alias, 1 drivers
v0x14d2160_0 .net "Q", 3 0, L_0x1503500;  alias, 1 drivers
v0x14d2200_0 .net "QB", 3 0, L_0x15035a0;  alias, 1 drivers
v0x14d22c0_0 .net "clk", 0 0, v0x14e9060_0;  alias, 1 drivers
L_0x1502fb0 .part L_0x14f3420, 0, 1;
L_0x1503170 .part L_0x14f3420, 1, 1;
L_0x15032a0 .part L_0x14f3420, 2, 1;
L_0x15033d0 .part L_0x14f3420, 3, 1;
L_0x1503500 .concat [ 1 1 1 1], L_0x14ffe70, L_0x1500de0, L_0x1501d50, L_0x1502cc0;
L_0x15035a0 .concat [ 1 1 1 1], L_0x14fff80, L_0x1500ef0, L_0x1501e60, L_0x1502dd0;
S_0x14c8770 .scope module, "DFF[0]" "dff" 13 9, 14 2 0, S_0x14c8520;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14feaa0/d .functor NOT 1, v0x14e9060_0, C4<0>, C4<0>, C4<0>;
L_0x14feaa0 .delay 1 (1,1,1) L_0x14feaa0/d;
v0x14ca790_0 .net "clk", 0 0, v0x14e9060_0;  alias, 1 drivers
v0x14ca830_0 .net "d", 0 0, L_0x1502fb0;  1 drivers
v0x14ca8f0_0 .net "nclk", 0 0, L_0x14feaa0;  1 drivers
v0x14ca9f0_0 .net "q", 0 0, L_0x14ffe70;  1 drivers
v0x14caae0_0 .net "q_tmp", 0 0, L_0x14fefa0;  1 drivers
v0x14cabd0_0 .net "qb", 0 0, L_0x14fff80;  1 drivers
v0x14cacc0_0 .net "qb_tmp", 0 0, L_0x14ff130;  1 drivers
S_0x14c8a00 .scope module, "d_latch_0" "d_latch" 14 12, 15 2 0, S_0x14c8770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14feb80/d .functor NOT 1, L_0x1502fb0, C4<0>, C4<0>, C4<0>;
L_0x14feb80 .delay 1 (1,1,1) L_0x14feb80/d;
L_0x14fec60/d .functor AND 1, L_0x14feb80, L_0x14feaa0, C4<1>, C4<1>;
L_0x14fec60 .delay 1 (3,3,3) L_0x14fec60/d;
L_0x14fede0/d .functor AND 1, L_0x1502fb0, L_0x14feaa0, C4<1>, C4<1>;
L_0x14fede0 .delay 1 (3,3,3) L_0x14fede0/d;
v0x14c9320_0 .net "d", 0 0, L_0x1502fb0;  alias, 1 drivers
v0x14c9400_0 .net "g", 0 0, L_0x14feaa0;  alias, 1 drivers
v0x14c94c0_0 .net "nd", 0 0, L_0x14feb80;  1 drivers
v0x14c9560_0 .net "q", 0 0, L_0x14fefa0;  alias, 1 drivers
v0x14c9630_0 .net "qb", 0 0, L_0x14ff130;  alias, 1 drivers
v0x14c9720_0 .net "r", 0 0, L_0x14fec60;  1 drivers
v0x14c97f0_0 .net "s", 0 0, L_0x14fede0;  1 drivers
S_0x14c8ca0 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0x14c8a00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14fefa0/d .functor NOR 1, L_0x14fec60, L_0x14ff130, C4<0>, C4<0>;
L_0x14fefa0 .delay 1 (2,2,2) L_0x14fefa0/d;
L_0x14ff130/d .functor NOR 1, L_0x14fefa0, L_0x14fede0, C4<0>, C4<0>;
L_0x14ff130 .delay 1 (2,2,2) L_0x14ff130/d;
v0x14c8f40_0 .net "q", 0 0, L_0x14fefa0;  alias, 1 drivers
v0x14c9020_0 .net "qb", 0 0, L_0x14ff130;  alias, 1 drivers
v0x14c90e0_0 .net "r", 0 0, L_0x14fec60;  alias, 1 drivers
v0x14c91b0_0 .net "s", 0 0, L_0x14fede0;  alias, 1 drivers
S_0x14c98f0 .scope module, "d_latch_1" "d_latch" 14 13, 15 2 0, S_0x14c8770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14ff2a0/d .functor NOT 1, L_0x14fefa0, C4<0>, C4<0>, C4<0>;
L_0x14ff2a0 .delay 1 (1,1,1) L_0x14ff2a0/d;
L_0x14ff3d0/d .functor AND 1, L_0x14ff2a0, v0x14e9060_0, C4<1>, C4<1>;
L_0x14ff3d0 .delay 1 (3,3,3) L_0x14ff3d0/d;
L_0x14ffd10/d .functor AND 1, L_0x14fefa0, v0x14e9060_0, C4<1>, C4<1>;
L_0x14ffd10 .delay 1 (3,3,3) L_0x14ffd10/d;
v0x14ca1c0_0 .net "d", 0 0, L_0x14fefa0;  alias, 1 drivers
v0x14ca2d0_0 .net "g", 0 0, v0x14e9060_0;  alias, 1 drivers
v0x14ca390_0 .net "nd", 0 0, L_0x14ff2a0;  1 drivers
v0x14ca430_0 .net "q", 0 0, L_0x14ffe70;  alias, 1 drivers
v0x14ca4d0_0 .net "qb", 0 0, L_0x14fff80;  alias, 1 drivers
v0x14ca5c0_0 .net "r", 0 0, L_0x14ff3d0;  1 drivers
v0x14ca690_0 .net "s", 0 0, L_0x14ffd10;  1 drivers
S_0x14c9b60 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0x14c98f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14ffe70/d .functor NOR 1, L_0x14ff3d0, L_0x14fff80, C4<0>, C4<0>;
L_0x14ffe70 .delay 1 (2,2,2) L_0x14ffe70/d;
L_0x14fff80/d .functor NOR 1, L_0x14ffe70, L_0x14ffd10, C4<0>, C4<0>;
L_0x14fff80 .delay 1 (2,2,2) L_0x14fff80/d;
v0x14c9de0_0 .net "q", 0 0, L_0x14ffe70;  alias, 1 drivers
v0x14c9ec0_0 .net "qb", 0 0, L_0x14fff80;  alias, 1 drivers
v0x14c9f80_0 .net "r", 0 0, L_0x14ff3d0;  alias, 1 drivers
v0x14ca050_0 .net "s", 0 0, L_0x14ffd10;  alias, 1 drivers
S_0x14cadb0 .scope module, "DFF[1]" "dff" 13 9, 14 2 0, S_0x14c8520;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1500160/d .functor NOT 1, v0x14e9060_0, C4<0>, C4<0>, C4<0>;
L_0x1500160 .delay 1 (1,1,1) L_0x1500160/d;
v0x14ccd20_0 .net "clk", 0 0, v0x14e9060_0;  alias, 1 drivers
v0x14ccdc0_0 .net "d", 0 0, L_0x1503170;  1 drivers
v0x14cce80_0 .net "nclk", 0 0, L_0x1500160;  1 drivers
v0x14ccf80_0 .net "q", 0 0, L_0x1500de0;  1 drivers
v0x14cd070_0 .net "q_tmp", 0 0, L_0x1500720;  1 drivers
v0x14cd160_0 .net "qb", 0 0, L_0x1500ef0;  1 drivers
v0x14cd250_0 .net "qb_tmp", 0 0, L_0x1500870;  1 drivers
S_0x14cb040 .scope module, "d_latch_0" "d_latch" 14 12, 15 2 0, S_0x14cadb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1500270/d .functor NOT 1, L_0x1503170, C4<0>, C4<0>, C4<0>;
L_0x1500270 .delay 1 (1,1,1) L_0x1500270/d;
L_0x15003d0/d .functor AND 1, L_0x1500270, L_0x1500160, C4<1>, C4<1>;
L_0x15003d0 .delay 1 (3,3,3) L_0x15003d0/d;
L_0x1500580/d .functor AND 1, L_0x1503170, L_0x1500160, C4<1>, C4<1>;
L_0x1500580 .delay 1 (3,3,3) L_0x1500580/d;
v0x14cb8b0_0 .net "d", 0 0, L_0x1503170;  alias, 1 drivers
v0x14cb990_0 .net "g", 0 0, L_0x1500160;  alias, 1 drivers
v0x14cba50_0 .net "nd", 0 0, L_0x1500270;  1 drivers
v0x14cbaf0_0 .net "q", 0 0, L_0x1500720;  alias, 1 drivers
v0x14cbbc0_0 .net "qb", 0 0, L_0x1500870;  alias, 1 drivers
v0x14cbcb0_0 .net "r", 0 0, L_0x15003d0;  1 drivers
v0x14cbd80_0 .net "s", 0 0, L_0x1500580;  1 drivers
S_0x14cb290 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0x14cb040;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1500720/d .functor NOR 1, L_0x15003d0, L_0x1500870, C4<0>, C4<0>;
L_0x1500720 .delay 1 (2,2,2) L_0x1500720/d;
L_0x1500870/d .functor NOR 1, L_0x1500720, L_0x1500580, C4<0>, C4<0>;
L_0x1500870 .delay 1 (2,2,2) L_0x1500870/d;
v0x14cb500_0 .net "q", 0 0, L_0x1500720;  alias, 1 drivers
v0x14cb5e0_0 .net "qb", 0 0, L_0x1500870;  alias, 1 drivers
v0x14cb6a0_0 .net "r", 0 0, L_0x15003d0;  alias, 1 drivers
v0x14cb740_0 .net "s", 0 0, L_0x1500580;  alias, 1 drivers
S_0x14cbe80 .scope module, "d_latch_1" "d_latch" 14 13, 15 2 0, S_0x14cadb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x15009c0/d .functor NOT 1, L_0x1500720, C4<0>, C4<0>, C4<0>;
L_0x15009c0 .delay 1 (1,1,1) L_0x15009c0/d;
L_0x1500ad0/d .functor AND 1, L_0x15009c0, v0x14e9060_0, C4<1>, C4<1>;
L_0x1500ad0 .delay 1 (3,3,3) L_0x1500ad0/d;
L_0x1500c80/d .functor AND 1, L_0x1500720, v0x14e9060_0, C4<1>, C4<1>;
L_0x1500c80 .delay 1 (3,3,3) L_0x1500c80/d;
v0x14cc750_0 .net "d", 0 0, L_0x1500720;  alias, 1 drivers
v0x14cc860_0 .net "g", 0 0, v0x14e9060_0;  alias, 1 drivers
v0x14cc920_0 .net "nd", 0 0, L_0x15009c0;  1 drivers
v0x14cc9c0_0 .net "q", 0 0, L_0x1500de0;  alias, 1 drivers
v0x14cca60_0 .net "qb", 0 0, L_0x1500ef0;  alias, 1 drivers
v0x14ccb50_0 .net "r", 0 0, L_0x1500ad0;  1 drivers
v0x14ccc20_0 .net "s", 0 0, L_0x1500c80;  1 drivers
S_0x14cc0f0 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0x14cbe80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1500de0/d .functor NOR 1, L_0x1500ad0, L_0x1500ef0, C4<0>, C4<0>;
L_0x1500de0 .delay 1 (2,2,2) L_0x1500de0/d;
L_0x1500ef0/d .functor NOR 1, L_0x1500de0, L_0x1500c80, C4<0>, C4<0>;
L_0x1500ef0 .delay 1 (2,2,2) L_0x1500ef0/d;
v0x14cc370_0 .net "q", 0 0, L_0x1500de0;  alias, 1 drivers
v0x14cc450_0 .net "qb", 0 0, L_0x1500ef0;  alias, 1 drivers
v0x14cc510_0 .net "r", 0 0, L_0x1500ad0;  alias, 1 drivers
v0x14cc5e0_0 .net "s", 0 0, L_0x1500c80;  alias, 1 drivers
S_0x14cd340 .scope module, "DFF[2]" "dff" 13 9, 14 2 0, S_0x14c8520;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x15010d0/d .functor NOT 1, v0x14e9060_0, C4<0>, C4<0>, C4<0>;
L_0x15010d0 .delay 1 (1,1,1) L_0x15010d0/d;
v0x14cf2c0_0 .net "clk", 0 0, v0x14e9060_0;  alias, 1 drivers
v0x14cf360_0 .net "d", 0 0, L_0x15032a0;  1 drivers
v0x14cf420_0 .net "nclk", 0 0, L_0x15010d0;  1 drivers
v0x14cf520_0 .net "q", 0 0, L_0x1501d50;  1 drivers
v0x14cf610_0 .net "q_tmp", 0 0, L_0x1501690;  1 drivers
v0x14cf700_0 .net "qb", 0 0, L_0x1501e60;  1 drivers
v0x14cf7f0_0 .net "qb_tmp", 0 0, L_0x15017e0;  1 drivers
S_0x14cd5b0 .scope module, "d_latch_0" "d_latch" 14 12, 15 2 0, S_0x14cd340;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x15011e0/d .functor NOT 1, L_0x15032a0, C4<0>, C4<0>, C4<0>;
L_0x15011e0 .delay 1 (1,1,1) L_0x15011e0/d;
L_0x1501340/d .functor AND 1, L_0x15011e0, L_0x15010d0, C4<1>, C4<1>;
L_0x1501340 .delay 1 (3,3,3) L_0x1501340/d;
L_0x15014f0/d .functor AND 1, L_0x15032a0, L_0x15010d0, C4<1>, C4<1>;
L_0x15014f0 .delay 1 (3,3,3) L_0x15014f0/d;
v0x14cde50_0 .net "d", 0 0, L_0x15032a0;  alias, 1 drivers
v0x14cdf30_0 .net "g", 0 0, L_0x15010d0;  alias, 1 drivers
v0x14cdff0_0 .net "nd", 0 0, L_0x15011e0;  1 drivers
v0x14ce090_0 .net "q", 0 0, L_0x1501690;  alias, 1 drivers
v0x14ce160_0 .net "qb", 0 0, L_0x15017e0;  alias, 1 drivers
v0x14ce250_0 .net "r", 0 0, L_0x1501340;  1 drivers
v0x14ce320_0 .net "s", 0 0, L_0x15014f0;  1 drivers
S_0x14cd800 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0x14cd5b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1501690/d .functor NOR 1, L_0x1501340, L_0x15017e0, C4<0>, C4<0>;
L_0x1501690 .delay 1 (2,2,2) L_0x1501690/d;
L_0x15017e0/d .functor NOR 1, L_0x1501690, L_0x15014f0, C4<0>, C4<0>;
L_0x15017e0 .delay 1 (2,2,2) L_0x15017e0/d;
v0x14cda70_0 .net "q", 0 0, L_0x1501690;  alias, 1 drivers
v0x14cdb50_0 .net "qb", 0 0, L_0x15017e0;  alias, 1 drivers
v0x14cdc10_0 .net "r", 0 0, L_0x1501340;  alias, 1 drivers
v0x14cdce0_0 .net "s", 0 0, L_0x15014f0;  alias, 1 drivers
S_0x14ce420 .scope module, "d_latch_1" "d_latch" 14 13, 15 2 0, S_0x14cd340;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1501930/d .functor NOT 1, L_0x1501690, C4<0>, C4<0>, C4<0>;
L_0x1501930 .delay 1 (1,1,1) L_0x1501930/d;
L_0x1501a40/d .functor AND 1, L_0x1501930, v0x14e9060_0, C4<1>, C4<1>;
L_0x1501a40 .delay 1 (3,3,3) L_0x1501a40/d;
L_0x1501bf0/d .functor AND 1, L_0x1501690, v0x14e9060_0, C4<1>, C4<1>;
L_0x1501bf0 .delay 1 (3,3,3) L_0x1501bf0/d;
v0x14cecf0_0 .net "d", 0 0, L_0x1501690;  alias, 1 drivers
v0x14cee00_0 .net "g", 0 0, v0x14e9060_0;  alias, 1 drivers
v0x14ceec0_0 .net "nd", 0 0, L_0x1501930;  1 drivers
v0x14cef60_0 .net "q", 0 0, L_0x1501d50;  alias, 1 drivers
v0x14cf000_0 .net "qb", 0 0, L_0x1501e60;  alias, 1 drivers
v0x14cf0f0_0 .net "r", 0 0, L_0x1501a40;  1 drivers
v0x14cf1c0_0 .net "s", 0 0, L_0x1501bf0;  1 drivers
S_0x14ce690 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0x14ce420;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1501d50/d .functor NOR 1, L_0x1501a40, L_0x1501e60, C4<0>, C4<0>;
L_0x1501d50 .delay 1 (2,2,2) L_0x1501d50/d;
L_0x1501e60/d .functor NOR 1, L_0x1501d50, L_0x1501bf0, C4<0>, C4<0>;
L_0x1501e60 .delay 1 (2,2,2) L_0x1501e60/d;
v0x14ce910_0 .net "q", 0 0, L_0x1501d50;  alias, 1 drivers
v0x14ce9f0_0 .net "qb", 0 0, L_0x1501e60;  alias, 1 drivers
v0x14ceab0_0 .net "r", 0 0, L_0x1501a40;  alias, 1 drivers
v0x14ceb80_0 .net "s", 0 0, L_0x1501bf0;  alias, 1 drivers
S_0x14cf8e0 .scope module, "DFF[3]" "dff" 13 9, 14 2 0, S_0x14c8520;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1502040/d .functor NOT 1, v0x14e9060_0, C4<0>, C4<0>, C4<0>;
L_0x1502040 .delay 1 (1,1,1) L_0x1502040/d;
v0x14d1850_0 .net "clk", 0 0, v0x14e9060_0;  alias, 1 drivers
v0x14d1b00_0 .net "d", 0 0, L_0x15033d0;  1 drivers
v0x14d1bc0_0 .net "nclk", 0 0, L_0x1502040;  1 drivers
v0x14d1cc0_0 .net "q", 0 0, L_0x1502cc0;  1 drivers
v0x14d1db0_0 .net "q_tmp", 0 0, L_0x1502600;  1 drivers
v0x14d1ea0_0 .net "qb", 0 0, L_0x1502dd0;  1 drivers
v0x14d1f90_0 .net "qb_tmp", 0 0, L_0x1502750;  1 drivers
S_0x14cfb50 .scope module, "d_latch_0" "d_latch" 14 12, 15 2 0, S_0x14cf8e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1502150/d .functor NOT 1, L_0x15033d0, C4<0>, C4<0>, C4<0>;
L_0x1502150 .delay 1 (1,1,1) L_0x1502150/d;
L_0x15022b0/d .functor AND 1, L_0x1502150, L_0x1502040, C4<1>, C4<1>;
L_0x15022b0 .delay 1 (3,3,3) L_0x15022b0/d;
L_0x1502460/d .functor AND 1, L_0x15033d0, L_0x1502040, C4<1>, C4<1>;
L_0x1502460 .delay 1 (3,3,3) L_0x1502460/d;
v0x14d03e0_0 .net "d", 0 0, L_0x15033d0;  alias, 1 drivers
v0x14d04c0_0 .net "g", 0 0, L_0x1502040;  alias, 1 drivers
v0x14d0580_0 .net "nd", 0 0, L_0x1502150;  1 drivers
v0x14d0620_0 .net "q", 0 0, L_0x1502600;  alias, 1 drivers
v0x14d06f0_0 .net "qb", 0 0, L_0x1502750;  alias, 1 drivers
v0x14d07e0_0 .net "r", 0 0, L_0x15022b0;  1 drivers
v0x14d08b0_0 .net "s", 0 0, L_0x1502460;  1 drivers
S_0x14cfdc0 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0x14cfb50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1502600/d .functor NOR 1, L_0x15022b0, L_0x1502750, C4<0>, C4<0>;
L_0x1502600 .delay 1 (2,2,2) L_0x1502600/d;
L_0x1502750/d .functor NOR 1, L_0x1502600, L_0x1502460, C4<0>, C4<0>;
L_0x1502750 .delay 1 (2,2,2) L_0x1502750/d;
v0x14d0030_0 .net "q", 0 0, L_0x1502600;  alias, 1 drivers
v0x14d0110_0 .net "qb", 0 0, L_0x1502750;  alias, 1 drivers
v0x14d01d0_0 .net "r", 0 0, L_0x15022b0;  alias, 1 drivers
v0x14d0270_0 .net "s", 0 0, L_0x1502460;  alias, 1 drivers
S_0x14d09b0 .scope module, "d_latch_1" "d_latch" 14 13, 15 2 0, S_0x14cf8e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x15028a0/d .functor NOT 1, L_0x1502600, C4<0>, C4<0>, C4<0>;
L_0x15028a0 .delay 1 (1,1,1) L_0x15028a0/d;
L_0x15029b0/d .functor AND 1, L_0x15028a0, v0x14e9060_0, C4<1>, C4<1>;
L_0x15029b0 .delay 1 (3,3,3) L_0x15029b0/d;
L_0x1502b60/d .functor AND 1, L_0x1502600, v0x14e9060_0, C4<1>, C4<1>;
L_0x1502b60 .delay 1 (3,3,3) L_0x1502b60/d;
v0x14d1280_0 .net "d", 0 0, L_0x1502600;  alias, 1 drivers
v0x14d1390_0 .net "g", 0 0, v0x14e9060_0;  alias, 1 drivers
v0x14d1450_0 .net "nd", 0 0, L_0x15028a0;  1 drivers
v0x14d14f0_0 .net "q", 0 0, L_0x1502cc0;  alias, 1 drivers
v0x14d1590_0 .net "qb", 0 0, L_0x1502dd0;  alias, 1 drivers
v0x14d1680_0 .net "r", 0 0, L_0x15029b0;  1 drivers
v0x14d1750_0 .net "s", 0 0, L_0x1502b60;  1 drivers
S_0x14d0c20 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0x14d09b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1502cc0/d .functor NOR 1, L_0x15029b0, L_0x1502dd0, C4<0>, C4<0>;
L_0x1502cc0 .delay 1 (2,2,2) L_0x1502cc0/d;
L_0x1502dd0/d .functor NOR 1, L_0x1502cc0, L_0x1502b60, C4<0>, C4<0>;
L_0x1502dd0 .delay 1 (2,2,2) L_0x1502dd0/d;
v0x14d0ea0_0 .net "q", 0 0, L_0x1502cc0;  alias, 1 drivers
v0x14d0f80_0 .net "qb", 0 0, L_0x1502dd0;  alias, 1 drivers
v0x14d1040_0 .net "r", 0 0, L_0x15029b0;  alias, 1 drivers
v0x14d1110_0 .net "s", 0 0, L_0x1502b60;  alias, 1 drivers
S_0x14d23e0 .scope module, "r2" "reg4" 9 49, 13 3 0, S_0x149dd30;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0x14dbd30_0 .net "D", 3 0, L_0x14f0cd0;  alias, 1 drivers
v0x14dbe10_0 .net "Q", 3 0, L_0x14fe920;  alias, 1 drivers
v0x14dbeb0_0 .net "QB", 3 0, L_0x14fe9c0;  alias, 1 drivers
v0x14dbf70_0 .net "clk", 0 0, v0x14e9060_0;  alias, 1 drivers
L_0x14fe3b0 .part L_0x14f0cd0, 0, 1;
L_0x14fe590 .part L_0x14f0cd0, 1, 1;
L_0x14fe6c0 .part L_0x14f0cd0, 2, 1;
L_0x14fe7f0 .part L_0x14f0cd0, 3, 1;
L_0x14fe920 .concat [ 1 1 1 1], L_0x14facd0, L_0x14fbe00, L_0x14fcf30, L_0x14fe060;
L_0x14fe9c0 .concat [ 1 1 1 1], L_0x14fae20, L_0x14fbf50, L_0x14fd080, L_0x14fe1b0;
S_0x14d2630 .scope module, "DFF[0]" "dff" 13 9, 14 2 0, S_0x14d23e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14fa050/d .functor NOT 1, v0x14e9060_0, C4<0>, C4<0>, C4<0>;
L_0x14fa050 .delay 1 (1,1,1) L_0x14fa050/d;
v0x14d4650_0 .net "clk", 0 0, v0x14e9060_0;  alias, 1 drivers
v0x14d46f0_0 .net "d", 0 0, L_0x14fe3b0;  1 drivers
v0x14d47b0_0 .net "nclk", 0 0, L_0x14fa050;  1 drivers
v0x14d48b0_0 .net "q", 0 0, L_0x14facd0;  1 drivers
v0x14d49a0_0 .net "q_tmp", 0 0, L_0x14fa550;  1 drivers
v0x14d4a90_0 .net "qb", 0 0, L_0x14fae20;  1 drivers
v0x14d4b80_0 .net "qb_tmp", 0 0, L_0x14fa6e0;  1 drivers
S_0x14d28c0 .scope module, "d_latch_0" "d_latch" 14 12, 15 2 0, S_0x14d2630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14fa130/d .functor NOT 1, L_0x14fe3b0, C4<0>, C4<0>, C4<0>;
L_0x14fa130 .delay 1 (1,1,1) L_0x14fa130/d;
L_0x14fa210/d .functor AND 1, L_0x14fa130, L_0x14fa050, C4<1>, C4<1>;
L_0x14fa210 .delay 1 (3,3,3) L_0x14fa210/d;
L_0x14fa390/d .functor AND 1, L_0x14fe3b0, L_0x14fa050, C4<1>, C4<1>;
L_0x14fa390 .delay 1 (3,3,3) L_0x14fa390/d;
v0x14d31e0_0 .net "d", 0 0, L_0x14fe3b0;  alias, 1 drivers
v0x14d32c0_0 .net "g", 0 0, L_0x14fa050;  alias, 1 drivers
v0x14d3380_0 .net "nd", 0 0, L_0x14fa130;  1 drivers
v0x14d3420_0 .net "q", 0 0, L_0x14fa550;  alias, 1 drivers
v0x14d34f0_0 .net "qb", 0 0, L_0x14fa6e0;  alias, 1 drivers
v0x14d35e0_0 .net "r", 0 0, L_0x14fa210;  1 drivers
v0x14d36b0_0 .net "s", 0 0, L_0x14fa390;  1 drivers
S_0x14d2b60 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0x14d28c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14fa550/d .functor NOR 1, L_0x14fa210, L_0x14fa6e0, C4<0>, C4<0>;
L_0x14fa550 .delay 1 (2,2,2) L_0x14fa550/d;
L_0x14fa6e0/d .functor NOR 1, L_0x14fa550, L_0x14fa390, C4<0>, C4<0>;
L_0x14fa6e0 .delay 1 (2,2,2) L_0x14fa6e0/d;
v0x14d2e00_0 .net "q", 0 0, L_0x14fa550;  alias, 1 drivers
v0x14d2ee0_0 .net "qb", 0 0, L_0x14fa6e0;  alias, 1 drivers
v0x14d2fa0_0 .net "r", 0 0, L_0x14fa210;  alias, 1 drivers
v0x14d3070_0 .net "s", 0 0, L_0x14fa390;  alias, 1 drivers
S_0x14d37b0 .scope module, "d_latch_1" "d_latch" 14 13, 15 2 0, S_0x14d2630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14fa850/d .functor NOT 1, L_0x14fa550, C4<0>, C4<0>, C4<0>;
L_0x14fa850 .delay 1 (1,1,1) L_0x14fa850/d;
L_0x14fa980/d .functor AND 1, L_0x14fa850, v0x14e9060_0, C4<1>, C4<1>;
L_0x14fa980 .delay 1 (3,3,3) L_0x14fa980/d;
L_0x14fab50/d .functor AND 1, L_0x14fa550, v0x14e9060_0, C4<1>, C4<1>;
L_0x14fab50 .delay 1 (3,3,3) L_0x14fab50/d;
v0x14d4080_0 .net "d", 0 0, L_0x14fa550;  alias, 1 drivers
v0x14d4190_0 .net "g", 0 0, v0x14e9060_0;  alias, 1 drivers
v0x14d4250_0 .net "nd", 0 0, L_0x14fa850;  1 drivers
v0x14d42f0_0 .net "q", 0 0, L_0x14facd0;  alias, 1 drivers
v0x14d4390_0 .net "qb", 0 0, L_0x14fae20;  alias, 1 drivers
v0x14d4480_0 .net "r", 0 0, L_0x14fa980;  1 drivers
v0x14d4550_0 .net "s", 0 0, L_0x14fab50;  1 drivers
S_0x14d3a20 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0x14d37b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14facd0/d .functor NOR 1, L_0x14fa980, L_0x14fae20, C4<0>, C4<0>;
L_0x14facd0 .delay 1 (2,2,2) L_0x14facd0/d;
L_0x14fae20/d .functor NOR 1, L_0x14facd0, L_0x14fab50, C4<0>, C4<0>;
L_0x14fae20 .delay 1 (2,2,2) L_0x14fae20/d;
v0x14d3ca0_0 .net "q", 0 0, L_0x14facd0;  alias, 1 drivers
v0x14d3d80_0 .net "qb", 0 0, L_0x14fae20;  alias, 1 drivers
v0x14d3e40_0 .net "r", 0 0, L_0x14fa980;  alias, 1 drivers
v0x14d3f10_0 .net "s", 0 0, L_0x14fab50;  alias, 1 drivers
S_0x14d4c70 .scope module, "DFF[1]" "dff" 13 9, 14 2 0, S_0x14d23e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14fb020/d .functor NOT 1, v0x14e9060_0, C4<0>, C4<0>, C4<0>;
L_0x14fb020 .delay 1 (1,1,1) L_0x14fb020/d;
v0x14d6be0_0 .net "clk", 0 0, v0x14e9060_0;  alias, 1 drivers
v0x14d6c80_0 .net "d", 0 0, L_0x14fe590;  1 drivers
v0x14d6d40_0 .net "nclk", 0 0, L_0x14fb020;  1 drivers
v0x14d6e40_0 .net "q", 0 0, L_0x14fbe00;  1 drivers
v0x14d6f30_0 .net "q_tmp", 0 0, L_0x14fb680;  1 drivers
v0x14d7020_0 .net "qb", 0 0, L_0x14fbf50;  1 drivers
v0x14d7110_0 .net "qb_tmp", 0 0, L_0x14fb810;  1 drivers
S_0x14d4f00 .scope module, "d_latch_0" "d_latch" 14 12, 15 2 0, S_0x14d4c70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14fb170/d .functor NOT 1, L_0x14fe590, C4<0>, C4<0>, C4<0>;
L_0x14fb170 .delay 1 (1,1,1) L_0x14fb170/d;
L_0x14fb2f0/d .functor AND 1, L_0x14fb170, L_0x14fb020, C4<1>, C4<1>;
L_0x14fb2f0 .delay 1 (3,3,3) L_0x14fb2f0/d;
L_0x14fb4c0/d .functor AND 1, L_0x14fe590, L_0x14fb020, C4<1>, C4<1>;
L_0x14fb4c0 .delay 1 (3,3,3) L_0x14fb4c0/d;
v0x14d5770_0 .net "d", 0 0, L_0x14fe590;  alias, 1 drivers
v0x14d5850_0 .net "g", 0 0, L_0x14fb020;  alias, 1 drivers
v0x14d5910_0 .net "nd", 0 0, L_0x14fb170;  1 drivers
v0x14d59b0_0 .net "q", 0 0, L_0x14fb680;  alias, 1 drivers
v0x14d5a80_0 .net "qb", 0 0, L_0x14fb810;  alias, 1 drivers
v0x14d5b70_0 .net "r", 0 0, L_0x14fb2f0;  1 drivers
v0x14d5c40_0 .net "s", 0 0, L_0x14fb4c0;  1 drivers
S_0x14d5150 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0x14d4f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14fb680/d .functor NOR 1, L_0x14fb2f0, L_0x14fb810, C4<0>, C4<0>;
L_0x14fb680 .delay 1 (2,2,2) L_0x14fb680/d;
L_0x14fb810/d .functor NOR 1, L_0x14fb680, L_0x14fb4c0, C4<0>, C4<0>;
L_0x14fb810 .delay 1 (2,2,2) L_0x14fb810/d;
v0x14d53c0_0 .net "q", 0 0, L_0x14fb680;  alias, 1 drivers
v0x14d54a0_0 .net "qb", 0 0, L_0x14fb810;  alias, 1 drivers
v0x14d5560_0 .net "r", 0 0, L_0x14fb2f0;  alias, 1 drivers
v0x14d5600_0 .net "s", 0 0, L_0x14fb4c0;  alias, 1 drivers
S_0x14d5d40 .scope module, "d_latch_1" "d_latch" 14 13, 15 2 0, S_0x14d4c70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14fb980/d .functor NOT 1, L_0x14fb680, C4<0>, C4<0>, C4<0>;
L_0x14fb980 .delay 1 (1,1,1) L_0x14fb980/d;
L_0x14fbab0/d .functor AND 1, L_0x14fb980, v0x14e9060_0, C4<1>, C4<1>;
L_0x14fbab0 .delay 1 (3,3,3) L_0x14fbab0/d;
L_0x14fbc80/d .functor AND 1, L_0x14fb680, v0x14e9060_0, C4<1>, C4<1>;
L_0x14fbc80 .delay 1 (3,3,3) L_0x14fbc80/d;
v0x14d6610_0 .net "d", 0 0, L_0x14fb680;  alias, 1 drivers
v0x14d6720_0 .net "g", 0 0, v0x14e9060_0;  alias, 1 drivers
v0x14d67e0_0 .net "nd", 0 0, L_0x14fb980;  1 drivers
v0x14d6880_0 .net "q", 0 0, L_0x14fbe00;  alias, 1 drivers
v0x14d6920_0 .net "qb", 0 0, L_0x14fbf50;  alias, 1 drivers
v0x14d6a10_0 .net "r", 0 0, L_0x14fbab0;  1 drivers
v0x14d6ae0_0 .net "s", 0 0, L_0x14fbc80;  1 drivers
S_0x14d5fb0 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0x14d5d40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14fbe00/d .functor NOR 1, L_0x14fbab0, L_0x14fbf50, C4<0>, C4<0>;
L_0x14fbe00 .delay 1 (2,2,2) L_0x14fbe00/d;
L_0x14fbf50/d .functor NOR 1, L_0x14fbe00, L_0x14fbc80, C4<0>, C4<0>;
L_0x14fbf50 .delay 1 (2,2,2) L_0x14fbf50/d;
v0x14d6230_0 .net "q", 0 0, L_0x14fbe00;  alias, 1 drivers
v0x14d6310_0 .net "qb", 0 0, L_0x14fbf50;  alias, 1 drivers
v0x14d63d0_0 .net "r", 0 0, L_0x14fbab0;  alias, 1 drivers
v0x14d64a0_0 .net "s", 0 0, L_0x14fbc80;  alias, 1 drivers
S_0x14d7200 .scope module, "DFF[2]" "dff" 13 9, 14 2 0, S_0x14d23e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14fc150/d .functor NOT 1, v0x14e9060_0, C4<0>, C4<0>, C4<0>;
L_0x14fc150 .delay 1 (1,1,1) L_0x14fc150/d;
v0x14d9180_0 .net "clk", 0 0, v0x14e9060_0;  alias, 1 drivers
v0x14d9220_0 .net "d", 0 0, L_0x14fe6c0;  1 drivers
v0x14d92e0_0 .net "nclk", 0 0, L_0x14fc150;  1 drivers
v0x14d93e0_0 .net "q", 0 0, L_0x14fcf30;  1 drivers
v0x14d94d0_0 .net "q_tmp", 0 0, L_0x14fc7b0;  1 drivers
v0x14d95c0_0 .net "qb", 0 0, L_0x14fd080;  1 drivers
v0x14d96b0_0 .net "qb_tmp", 0 0, L_0x14fc940;  1 drivers
S_0x14d7470 .scope module, "d_latch_0" "d_latch" 14 12, 15 2 0, S_0x14d7200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14fc2a0/d .functor NOT 1, L_0x14fe6c0, C4<0>, C4<0>, C4<0>;
L_0x14fc2a0 .delay 1 (1,1,1) L_0x14fc2a0/d;
L_0x14fc420/d .functor AND 1, L_0x14fc2a0, L_0x14fc150, C4<1>, C4<1>;
L_0x14fc420 .delay 1 (3,3,3) L_0x14fc420/d;
L_0x14fc5f0/d .functor AND 1, L_0x14fe6c0, L_0x14fc150, C4<1>, C4<1>;
L_0x14fc5f0 .delay 1 (3,3,3) L_0x14fc5f0/d;
v0x14d7d10_0 .net "d", 0 0, L_0x14fe6c0;  alias, 1 drivers
v0x14d7df0_0 .net "g", 0 0, L_0x14fc150;  alias, 1 drivers
v0x14d7eb0_0 .net "nd", 0 0, L_0x14fc2a0;  1 drivers
v0x14d7f50_0 .net "q", 0 0, L_0x14fc7b0;  alias, 1 drivers
v0x14d8020_0 .net "qb", 0 0, L_0x14fc940;  alias, 1 drivers
v0x14d8110_0 .net "r", 0 0, L_0x14fc420;  1 drivers
v0x14d81e0_0 .net "s", 0 0, L_0x14fc5f0;  1 drivers
S_0x14d76c0 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0x14d7470;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14fc7b0/d .functor NOR 1, L_0x14fc420, L_0x14fc940, C4<0>, C4<0>;
L_0x14fc7b0 .delay 1 (2,2,2) L_0x14fc7b0/d;
L_0x14fc940/d .functor NOR 1, L_0x14fc7b0, L_0x14fc5f0, C4<0>, C4<0>;
L_0x14fc940 .delay 1 (2,2,2) L_0x14fc940/d;
v0x14d7930_0 .net "q", 0 0, L_0x14fc7b0;  alias, 1 drivers
v0x14d7a10_0 .net "qb", 0 0, L_0x14fc940;  alias, 1 drivers
v0x14d7ad0_0 .net "r", 0 0, L_0x14fc420;  alias, 1 drivers
v0x14d7ba0_0 .net "s", 0 0, L_0x14fc5f0;  alias, 1 drivers
S_0x14d82e0 .scope module, "d_latch_1" "d_latch" 14 13, 15 2 0, S_0x14d7200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14fcab0/d .functor NOT 1, L_0x14fc7b0, C4<0>, C4<0>, C4<0>;
L_0x14fcab0 .delay 1 (1,1,1) L_0x14fcab0/d;
L_0x14fcbe0/d .functor AND 1, L_0x14fcab0, v0x14e9060_0, C4<1>, C4<1>;
L_0x14fcbe0 .delay 1 (3,3,3) L_0x14fcbe0/d;
L_0x14fcdb0/d .functor AND 1, L_0x14fc7b0, v0x14e9060_0, C4<1>, C4<1>;
L_0x14fcdb0 .delay 1 (3,3,3) L_0x14fcdb0/d;
v0x14d8bb0_0 .net "d", 0 0, L_0x14fc7b0;  alias, 1 drivers
v0x14d8cc0_0 .net "g", 0 0, v0x14e9060_0;  alias, 1 drivers
v0x14d8d80_0 .net "nd", 0 0, L_0x14fcab0;  1 drivers
v0x14d8e20_0 .net "q", 0 0, L_0x14fcf30;  alias, 1 drivers
v0x14d8ec0_0 .net "qb", 0 0, L_0x14fd080;  alias, 1 drivers
v0x14d8fb0_0 .net "r", 0 0, L_0x14fcbe0;  1 drivers
v0x14d9080_0 .net "s", 0 0, L_0x14fcdb0;  1 drivers
S_0x14d8550 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0x14d82e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14fcf30/d .functor NOR 1, L_0x14fcbe0, L_0x14fd080, C4<0>, C4<0>;
L_0x14fcf30 .delay 1 (2,2,2) L_0x14fcf30/d;
L_0x14fd080/d .functor NOR 1, L_0x14fcf30, L_0x14fcdb0, C4<0>, C4<0>;
L_0x14fd080 .delay 1 (2,2,2) L_0x14fd080/d;
v0x14d87d0_0 .net "q", 0 0, L_0x14fcf30;  alias, 1 drivers
v0x14d88b0_0 .net "qb", 0 0, L_0x14fd080;  alias, 1 drivers
v0x14d8970_0 .net "r", 0 0, L_0x14fcbe0;  alias, 1 drivers
v0x14d8a40_0 .net "s", 0 0, L_0x14fcdb0;  alias, 1 drivers
S_0x14d97a0 .scope module, "DFF[3]" "dff" 13 9, 14 2 0, S_0x14d23e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14fd280/d .functor NOT 1, v0x14e9060_0, C4<0>, C4<0>, C4<0>;
L_0x14fd280 .delay 1 (1,1,1) L_0x14fd280/d;
v0x14db710_0 .net "clk", 0 0, v0x14e9060_0;  alias, 1 drivers
v0x14db7b0_0 .net "d", 0 0, L_0x14fe7f0;  1 drivers
v0x14db870_0 .net "nclk", 0 0, L_0x14fd280;  1 drivers
v0x14db970_0 .net "q", 0 0, L_0x14fe060;  1 drivers
v0x14dba60_0 .net "q_tmp", 0 0, L_0x14fd8e0;  1 drivers
v0x14dbb50_0 .net "qb", 0 0, L_0x14fe1b0;  1 drivers
v0x14dbc40_0 .net "qb_tmp", 0 0, L_0x14fda70;  1 drivers
S_0x14d9a10 .scope module, "d_latch_0" "d_latch" 14 12, 15 2 0, S_0x14d97a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14fd3d0/d .functor NOT 1, L_0x14fe7f0, C4<0>, C4<0>, C4<0>;
L_0x14fd3d0 .delay 1 (1,1,1) L_0x14fd3d0/d;
L_0x14fd550/d .functor AND 1, L_0x14fd3d0, L_0x14fd280, C4<1>, C4<1>;
L_0x14fd550 .delay 1 (3,3,3) L_0x14fd550/d;
L_0x14fd720/d .functor AND 1, L_0x14fe7f0, L_0x14fd280, C4<1>, C4<1>;
L_0x14fd720 .delay 1 (3,3,3) L_0x14fd720/d;
v0x14da2a0_0 .net "d", 0 0, L_0x14fe7f0;  alias, 1 drivers
v0x14da380_0 .net "g", 0 0, L_0x14fd280;  alias, 1 drivers
v0x14da440_0 .net "nd", 0 0, L_0x14fd3d0;  1 drivers
v0x14da4e0_0 .net "q", 0 0, L_0x14fd8e0;  alias, 1 drivers
v0x14da5b0_0 .net "qb", 0 0, L_0x14fda70;  alias, 1 drivers
v0x14da6a0_0 .net "r", 0 0, L_0x14fd550;  1 drivers
v0x14da770_0 .net "s", 0 0, L_0x14fd720;  1 drivers
S_0x14d9c80 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0x14d9a10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14fd8e0/d .functor NOR 1, L_0x14fd550, L_0x14fda70, C4<0>, C4<0>;
L_0x14fd8e0 .delay 1 (2,2,2) L_0x14fd8e0/d;
L_0x14fda70/d .functor NOR 1, L_0x14fd8e0, L_0x14fd720, C4<0>, C4<0>;
L_0x14fda70 .delay 1 (2,2,2) L_0x14fda70/d;
v0x14d9ef0_0 .net "q", 0 0, L_0x14fd8e0;  alias, 1 drivers
v0x14d9fd0_0 .net "qb", 0 0, L_0x14fda70;  alias, 1 drivers
v0x14da090_0 .net "r", 0 0, L_0x14fd550;  alias, 1 drivers
v0x14da130_0 .net "s", 0 0, L_0x14fd720;  alias, 1 drivers
S_0x14da870 .scope module, "d_latch_1" "d_latch" 14 13, 15 2 0, S_0x14d97a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14fdbe0/d .functor NOT 1, L_0x14fd8e0, C4<0>, C4<0>, C4<0>;
L_0x14fdbe0 .delay 1 (1,1,1) L_0x14fdbe0/d;
L_0x14fdd10/d .functor AND 1, L_0x14fdbe0, v0x14e9060_0, C4<1>, C4<1>;
L_0x14fdd10 .delay 1 (3,3,3) L_0x14fdd10/d;
L_0x14fdee0/d .functor AND 1, L_0x14fd8e0, v0x14e9060_0, C4<1>, C4<1>;
L_0x14fdee0 .delay 1 (3,3,3) L_0x14fdee0/d;
v0x14db140_0 .net "d", 0 0, L_0x14fd8e0;  alias, 1 drivers
v0x14db250_0 .net "g", 0 0, v0x14e9060_0;  alias, 1 drivers
v0x14db310_0 .net "nd", 0 0, L_0x14fdbe0;  1 drivers
v0x14db3b0_0 .net "q", 0 0, L_0x14fe060;  alias, 1 drivers
v0x14db450_0 .net "qb", 0 0, L_0x14fe1b0;  alias, 1 drivers
v0x14db540_0 .net "r", 0 0, L_0x14fdd10;  1 drivers
v0x14db610_0 .net "s", 0 0, L_0x14fdee0;  1 drivers
S_0x14daae0 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0x14da870;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14fe060/d .functor NOR 1, L_0x14fdd10, L_0x14fe1b0, C4<0>, C4<0>;
L_0x14fe060 .delay 1 (2,2,2) L_0x14fe060/d;
L_0x14fe1b0/d .functor NOR 1, L_0x14fe060, L_0x14fdee0, C4<0>, C4<0>;
L_0x14fe1b0 .delay 1 (2,2,2) L_0x14fe1b0/d;
v0x14dad60_0 .net "q", 0 0, L_0x14fe060;  alias, 1 drivers
v0x14dae40_0 .net "qb", 0 0, L_0x14fe1b0;  alias, 1 drivers
v0x14daf00_0 .net "r", 0 0, L_0x14fdd10;  alias, 1 drivers
v0x14dafd0_0 .net "s", 0 0, L_0x14fdee0;  alias, 1 drivers
S_0x14dc090 .scope module, "r3" "reg4" 9 48, 13 3 0, S_0x149dd30;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0x14e5df0_0 .net "D", 3 0, L_0x14ee5b0;  alias, 1 drivers
v0x14e5ed0_0 .net "Q", 3 0, L_0x14f9ed0;  alias, 1 drivers
v0x14e5f70_0 .net "QB", 3 0, L_0x14f9f70;  alias, 1 drivers
v0x14e6030_0 .net "clk", 0 0, v0x14e9060_0;  alias, 1 drivers
L_0x14f9960 .part L_0x14ee5b0, 0, 1;
L_0x14f9b40 .part L_0x14ee5b0, 1, 1;
L_0x14f9c70 .part L_0x14ee5b0, 2, 1;
L_0x14f9da0 .part L_0x14ee5b0, 3, 1;
L_0x14f9ed0 .concat [ 1 1 1 1], L_0x14f6840, L_0x14f7570, L_0x14f84e0, L_0x14f9610;
L_0x14f9f70 .concat [ 1 1 1 1], L_0x14f6950, L_0x14f7680, L_0x14f8630, L_0x14f9760;
S_0x14dc2e0 .scope module, "DFF[0]" "dff" 13 9, 14 2 0, S_0x14dc090;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14f5c10/d .functor NOT 1, v0x14e9060_0, C4<0>, C4<0>, C4<0>;
L_0x14f5c10 .delay 1 (1,1,1) L_0x14f5c10/d;
v0x14de300_0 .net "clk", 0 0, v0x14e9060_0;  alias, 1 drivers
v0x14de3a0_0 .net "d", 0 0, L_0x14f9960;  1 drivers
v0x14de460_0 .net "nclk", 0 0, L_0x14f5c10;  1 drivers
v0x14de560_0 .net "q", 0 0, L_0x14f6840;  1 drivers
v0x14de650_0 .net "q_tmp", 0 0, L_0x14f62a0;  1 drivers
v0x14de740_0 .net "qb", 0 0, L_0x14f6950;  1 drivers
v0x14de830_0 .net "qb_tmp", 0 0, L_0x14f6360;  1 drivers
S_0x14dc570 .scope module, "d_latch_0" "d_latch" 14 12, 15 2 0, S_0x14dc2e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14f5e80/d .functor NOT 1, L_0x14f9960, C4<0>, C4<0>, C4<0>;
L_0x14f5e80 .delay 1 (1,1,1) L_0x14f5e80/d;
L_0x14f5fe0/d .functor AND 1, L_0x14f5e80, L_0x14f5c10, C4<1>, C4<1>;
L_0x14f5fe0 .delay 1 (3,3,3) L_0x14f5fe0/d;
L_0x14f6190/d .functor AND 1, L_0x14f9960, L_0x14f5c10, C4<1>, C4<1>;
L_0x14f6190 .delay 1 (3,3,3) L_0x14f6190/d;
v0x14dce90_0 .net "d", 0 0, L_0x14f9960;  alias, 1 drivers
v0x14dcf70_0 .net "g", 0 0, L_0x14f5c10;  alias, 1 drivers
v0x14dd030_0 .net "nd", 0 0, L_0x14f5e80;  1 drivers
v0x14dd0d0_0 .net "q", 0 0, L_0x14f62a0;  alias, 1 drivers
v0x14dd1a0_0 .net "qb", 0 0, L_0x14f6360;  alias, 1 drivers
v0x14dd290_0 .net "r", 0 0, L_0x14f5fe0;  1 drivers
v0x14dd360_0 .net "s", 0 0, L_0x14f6190;  1 drivers
S_0x14dc810 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0x14dc570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14f62a0/d .functor NOR 1, L_0x14f5fe0, L_0x14f6360, C4<0>, C4<0>;
L_0x14f62a0 .delay 1 (2,2,2) L_0x14f62a0/d;
L_0x14f6360/d .functor NOR 1, L_0x14f62a0, L_0x14f6190, C4<0>, C4<0>;
L_0x14f6360 .delay 1 (2,2,2) L_0x14f6360/d;
v0x14dcab0_0 .net "q", 0 0, L_0x14f62a0;  alias, 1 drivers
v0x14dcb90_0 .net "qb", 0 0, L_0x14f6360;  alias, 1 drivers
v0x14dcc50_0 .net "r", 0 0, L_0x14f5fe0;  alias, 1 drivers
v0x14dcd20_0 .net "s", 0 0, L_0x14f6190;  alias, 1 drivers
S_0x14dd460 .scope module, "d_latch_1" "d_latch" 14 13, 15 2 0, S_0x14dc2e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14f6420/d .functor NOT 1, L_0x14f62a0, C4<0>, C4<0>, C4<0>;
L_0x14f6420 .delay 1 (1,1,1) L_0x14f6420/d;
L_0x14f6530/d .functor AND 1, L_0x14f6420, v0x14e9060_0, C4<1>, C4<1>;
L_0x14f6530 .delay 1 (3,3,3) L_0x14f6530/d;
L_0x14f66e0/d .functor AND 1, L_0x14f62a0, v0x14e9060_0, C4<1>, C4<1>;
L_0x14f66e0 .delay 1 (3,3,3) L_0x14f66e0/d;
v0x14ddd30_0 .net "d", 0 0, L_0x14f62a0;  alias, 1 drivers
v0x14dde40_0 .net "g", 0 0, v0x14e9060_0;  alias, 1 drivers
v0x14ddf00_0 .net "nd", 0 0, L_0x14f6420;  1 drivers
v0x14ddfa0_0 .net "q", 0 0, L_0x14f6840;  alias, 1 drivers
v0x14de040_0 .net "qb", 0 0, L_0x14f6950;  alias, 1 drivers
v0x14de130_0 .net "r", 0 0, L_0x14f6530;  1 drivers
v0x14de200_0 .net "s", 0 0, L_0x14f66e0;  1 drivers
S_0x14dd6d0 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0x14dd460;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14f6840/d .functor NOR 1, L_0x14f6530, L_0x14f6950, C4<0>, C4<0>;
L_0x14f6840 .delay 1 (2,2,2) L_0x14f6840/d;
L_0x14f6950/d .functor NOR 1, L_0x14f6840, L_0x14f66e0, C4<0>, C4<0>;
L_0x14f6950 .delay 1 (2,2,2) L_0x14f6950/d;
v0x14dd950_0 .net "q", 0 0, L_0x14f6840;  alias, 1 drivers
v0x14dda30_0 .net "qb", 0 0, L_0x14f6950;  alias, 1 drivers
v0x14ddaf0_0 .net "r", 0 0, L_0x14f6530;  alias, 1 drivers
v0x14ddbc0_0 .net "s", 0 0, L_0x14f66e0;  alias, 1 drivers
S_0x14de920 .scope module, "DFF[1]" "dff" 13 9, 14 2 0, S_0x14dc090;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14f6a10/d .functor NOT 1, v0x14e9060_0, C4<0>, C4<0>, C4<0>;
L_0x14f6a10 .delay 1 (1,1,1) L_0x14f6a10/d;
v0x14e0890_0 .net "clk", 0 0, v0x14e9060_0;  alias, 1 drivers
v0x14e0930_0 .net "d", 0 0, L_0x14f9b40;  1 drivers
v0x14e09f0_0 .net "nclk", 0 0, L_0x14f6a10;  1 drivers
v0x14e0af0_0 .net "q", 0 0, L_0x14f7570;  1 drivers
v0x14e0be0_0 .net "q_tmp", 0 0, L_0x14f6f40;  1 drivers
v0x14e0cd0_0 .net "qb", 0 0, L_0x14f7680;  1 drivers
v0x14e0dc0_0 .net "qb_tmp", 0 0, L_0x14f7000;  1 drivers
S_0x14debb0 .scope module, "d_latch_0" "d_latch" 14 12, 15 2 0, S_0x14de920;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14f6b20/d .functor NOT 1, L_0x14f9b40, C4<0>, C4<0>, C4<0>;
L_0x14f6b20 .delay 1 (1,1,1) L_0x14f6b20/d;
L_0x14f6c80/d .functor AND 1, L_0x14f6b20, L_0x14f6a10, C4<1>, C4<1>;
L_0x14f6c80 .delay 1 (3,3,3) L_0x14f6c80/d;
L_0x14f6e30/d .functor AND 1, L_0x14f9b40, L_0x14f6a10, C4<1>, C4<1>;
L_0x14f6e30 .delay 1 (3,3,3) L_0x14f6e30/d;
v0x14df420_0 .net "d", 0 0, L_0x14f9b40;  alias, 1 drivers
v0x14df500_0 .net "g", 0 0, L_0x14f6a10;  alias, 1 drivers
v0x14df5c0_0 .net "nd", 0 0, L_0x14f6b20;  1 drivers
v0x14df660_0 .net "q", 0 0, L_0x14f6f40;  alias, 1 drivers
v0x14df730_0 .net "qb", 0 0, L_0x14f7000;  alias, 1 drivers
v0x14df820_0 .net "r", 0 0, L_0x14f6c80;  1 drivers
v0x14df8f0_0 .net "s", 0 0, L_0x14f6e30;  1 drivers
S_0x14dee00 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0x14debb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14f6f40/d .functor NOR 1, L_0x14f6c80, L_0x14f7000, C4<0>, C4<0>;
L_0x14f6f40 .delay 1 (2,2,2) L_0x14f6f40/d;
L_0x14f7000/d .functor NOR 1, L_0x14f6f40, L_0x14f6e30, C4<0>, C4<0>;
L_0x14f7000 .delay 1 (2,2,2) L_0x14f7000/d;
v0x14df070_0 .net "q", 0 0, L_0x14f6f40;  alias, 1 drivers
v0x14df150_0 .net "qb", 0 0, L_0x14f7000;  alias, 1 drivers
v0x14df210_0 .net "r", 0 0, L_0x14f6c80;  alias, 1 drivers
v0x14df2b0_0 .net "s", 0 0, L_0x14f6e30;  alias, 1 drivers
S_0x14df9f0 .scope module, "d_latch_1" "d_latch" 14 13, 15 2 0, S_0x14de920;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14f7150/d .functor NOT 1, L_0x14f6f40, C4<0>, C4<0>, C4<0>;
L_0x14f7150 .delay 1 (1,1,1) L_0x14f7150/d;
L_0x14f7260/d .functor AND 1, L_0x14f7150, v0x14e9060_0, C4<1>, C4<1>;
L_0x14f7260 .delay 1 (3,3,3) L_0x14f7260/d;
L_0x14f7410/d .functor AND 1, L_0x14f6f40, v0x14e9060_0, C4<1>, C4<1>;
L_0x14f7410 .delay 1 (3,3,3) L_0x14f7410/d;
v0x14e02c0_0 .net "d", 0 0, L_0x14f6f40;  alias, 1 drivers
v0x14e03d0_0 .net "g", 0 0, v0x14e9060_0;  alias, 1 drivers
v0x14e0490_0 .net "nd", 0 0, L_0x14f7150;  1 drivers
v0x14e0530_0 .net "q", 0 0, L_0x14f7570;  alias, 1 drivers
v0x14e05d0_0 .net "qb", 0 0, L_0x14f7680;  alias, 1 drivers
v0x14e06c0_0 .net "r", 0 0, L_0x14f7260;  1 drivers
v0x14e0790_0 .net "s", 0 0, L_0x14f7410;  1 drivers
S_0x14dfc60 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0x14df9f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14f7570/d .functor NOR 1, L_0x14f7260, L_0x14f7680, C4<0>, C4<0>;
L_0x14f7570 .delay 1 (2,2,2) L_0x14f7570/d;
L_0x14f7680/d .functor NOR 1, L_0x14f7570, L_0x14f7410, C4<0>, C4<0>;
L_0x14f7680 .delay 1 (2,2,2) L_0x14f7680/d;
v0x14dfee0_0 .net "q", 0 0, L_0x14f7570;  alias, 1 drivers
v0x14dffc0_0 .net "qb", 0 0, L_0x14f7680;  alias, 1 drivers
v0x14e0080_0 .net "r", 0 0, L_0x14f7260;  alias, 1 drivers
v0x14e0150_0 .net "s", 0 0, L_0x14f7410;  alias, 1 drivers
S_0x14e0eb0 .scope module, "DFF[2]" "dff" 13 9, 14 2 0, S_0x14dc090;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14f7860/d .functor NOT 1, v0x14e9060_0, C4<0>, C4<0>, C4<0>;
L_0x14f7860 .delay 1 (1,1,1) L_0x14f7860/d;
v0x14e2e30_0 .net "clk", 0 0, v0x14e9060_0;  alias, 1 drivers
v0x14e32e0_0 .net "d", 0 0, L_0x14f9c70;  1 drivers
v0x14e33a0_0 .net "nclk", 0 0, L_0x14f7860;  1 drivers
v0x14e34a0_0 .net "q", 0 0, L_0x14f84e0;  1 drivers
v0x14e3590_0 .net "q_tmp", 0 0, L_0x14f7e20;  1 drivers
v0x14e3680_0 .net "qb", 0 0, L_0x14f8630;  1 drivers
v0x14e3770_0 .net "qb_tmp", 0 0, L_0x14f7f70;  1 drivers
S_0x14e1120 .scope module, "d_latch_0" "d_latch" 14 12, 15 2 0, S_0x14e0eb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14f7970/d .functor NOT 1, L_0x14f9c70, C4<0>, C4<0>, C4<0>;
L_0x14f7970 .delay 1 (1,1,1) L_0x14f7970/d;
L_0x14f7ad0/d .functor AND 1, L_0x14f7970, L_0x14f7860, C4<1>, C4<1>;
L_0x14f7ad0 .delay 1 (3,3,3) L_0x14f7ad0/d;
L_0x14f7c80/d .functor AND 1, L_0x14f9c70, L_0x14f7860, C4<1>, C4<1>;
L_0x14f7c80 .delay 1 (3,3,3) L_0x14f7c80/d;
v0x14e19c0_0 .net "d", 0 0, L_0x14f9c70;  alias, 1 drivers
v0x14e1aa0_0 .net "g", 0 0, L_0x14f7860;  alias, 1 drivers
v0x14e1b60_0 .net "nd", 0 0, L_0x14f7970;  1 drivers
v0x14e1c00_0 .net "q", 0 0, L_0x14f7e20;  alias, 1 drivers
v0x14e1cd0_0 .net "qb", 0 0, L_0x14f7f70;  alias, 1 drivers
v0x14e1dc0_0 .net "r", 0 0, L_0x14f7ad0;  1 drivers
v0x14e1e90_0 .net "s", 0 0, L_0x14f7c80;  1 drivers
S_0x14e1370 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0x14e1120;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14f7e20/d .functor NOR 1, L_0x14f7ad0, L_0x14f7f70, C4<0>, C4<0>;
L_0x14f7e20 .delay 1 (2,2,2) L_0x14f7e20/d;
L_0x14f7f70/d .functor NOR 1, L_0x14f7e20, L_0x14f7c80, C4<0>, C4<0>;
L_0x14f7f70 .delay 1 (2,2,2) L_0x14f7f70/d;
v0x14e15e0_0 .net "q", 0 0, L_0x14f7e20;  alias, 1 drivers
v0x14e16c0_0 .net "qb", 0 0, L_0x14f7f70;  alias, 1 drivers
v0x14e1780_0 .net "r", 0 0, L_0x14f7ad0;  alias, 1 drivers
v0x14e1850_0 .net "s", 0 0, L_0x14f7c80;  alias, 1 drivers
S_0x14e1f90 .scope module, "d_latch_1" "d_latch" 14 13, 15 2 0, S_0x14e0eb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14f80c0/d .functor NOT 1, L_0x14f7e20, C4<0>, C4<0>, C4<0>;
L_0x14f80c0 .delay 1 (1,1,1) L_0x14f80c0/d;
L_0x14f81d0/d .functor AND 1, L_0x14f80c0, v0x14e9060_0, C4<1>, C4<1>;
L_0x14f81d0 .delay 1 (3,3,3) L_0x14f81d0/d;
L_0x14f8380/d .functor AND 1, L_0x14f7e20, v0x14e9060_0, C4<1>, C4<1>;
L_0x14f8380 .delay 1 (3,3,3) L_0x14f8380/d;
v0x14e2860_0 .net "d", 0 0, L_0x14f7e20;  alias, 1 drivers
v0x14e2970_0 .net "g", 0 0, v0x14e9060_0;  alias, 1 drivers
v0x14e2a30_0 .net "nd", 0 0, L_0x14f80c0;  1 drivers
v0x14e2ad0_0 .net "q", 0 0, L_0x14f84e0;  alias, 1 drivers
v0x14e2b70_0 .net "qb", 0 0, L_0x14f8630;  alias, 1 drivers
v0x14e2c60_0 .net "r", 0 0, L_0x14f81d0;  1 drivers
v0x14e2d30_0 .net "s", 0 0, L_0x14f8380;  1 drivers
S_0x14e2200 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0x14e1f90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14f84e0/d .functor NOR 1, L_0x14f81d0, L_0x14f8630, C4<0>, C4<0>;
L_0x14f84e0 .delay 1 (2,2,2) L_0x14f84e0/d;
L_0x14f8630/d .functor NOR 1, L_0x14f84e0, L_0x14f8380, C4<0>, C4<0>;
L_0x14f8630 .delay 1 (2,2,2) L_0x14f8630/d;
v0x14e2480_0 .net "q", 0 0, L_0x14f84e0;  alias, 1 drivers
v0x14e2560_0 .net "qb", 0 0, L_0x14f8630;  alias, 1 drivers
v0x14e2620_0 .net "r", 0 0, L_0x14f81d0;  alias, 1 drivers
v0x14e26f0_0 .net "s", 0 0, L_0x14f8380;  alias, 1 drivers
S_0x14e3860 .scope module, "DFF[3]" "dff" 13 9, 14 2 0, S_0x14dc090;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14f8830/d .functor NOT 1, v0x14e9060_0, C4<0>, C4<0>, C4<0>;
L_0x14f8830 .delay 1 (1,1,1) L_0x14f8830/d;
v0x14e57d0_0 .net "clk", 0 0, v0x14e9060_0;  alias, 1 drivers
v0x14e5870_0 .net "d", 0 0, L_0x14f9da0;  1 drivers
v0x14e5930_0 .net "nclk", 0 0, L_0x14f8830;  1 drivers
v0x14e5a30_0 .net "q", 0 0, L_0x14f9610;  1 drivers
v0x14e5b20_0 .net "q_tmp", 0 0, L_0x14f8e90;  1 drivers
v0x14e5c10_0 .net "qb", 0 0, L_0x14f9760;  1 drivers
v0x14e5d00_0 .net "qb_tmp", 0 0, L_0x14f9020;  1 drivers
S_0x14e3ad0 .scope module, "d_latch_0" "d_latch" 14 12, 15 2 0, S_0x14e3860;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14f8980/d .functor NOT 1, L_0x14f9da0, C4<0>, C4<0>, C4<0>;
L_0x14f8980 .delay 1 (1,1,1) L_0x14f8980/d;
L_0x14f8b00/d .functor AND 1, L_0x14f8980, L_0x14f8830, C4<1>, C4<1>;
L_0x14f8b00 .delay 1 (3,3,3) L_0x14f8b00/d;
L_0x14f8cd0/d .functor AND 1, L_0x14f9da0, L_0x14f8830, C4<1>, C4<1>;
L_0x14f8cd0 .delay 1 (3,3,3) L_0x14f8cd0/d;
v0x14e4360_0 .net "d", 0 0, L_0x14f9da0;  alias, 1 drivers
v0x14e4440_0 .net "g", 0 0, L_0x14f8830;  alias, 1 drivers
v0x14e4500_0 .net "nd", 0 0, L_0x14f8980;  1 drivers
v0x14e45a0_0 .net "q", 0 0, L_0x14f8e90;  alias, 1 drivers
v0x14e4670_0 .net "qb", 0 0, L_0x14f9020;  alias, 1 drivers
v0x14e4760_0 .net "r", 0 0, L_0x14f8b00;  1 drivers
v0x14e4830_0 .net "s", 0 0, L_0x14f8cd0;  1 drivers
S_0x14e3d40 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0x14e3ad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14f8e90/d .functor NOR 1, L_0x14f8b00, L_0x14f9020, C4<0>, C4<0>;
L_0x14f8e90 .delay 1 (2,2,2) L_0x14f8e90/d;
L_0x14f9020/d .functor NOR 1, L_0x14f8e90, L_0x14f8cd0, C4<0>, C4<0>;
L_0x14f9020 .delay 1 (2,2,2) L_0x14f9020/d;
v0x14e3fb0_0 .net "q", 0 0, L_0x14f8e90;  alias, 1 drivers
v0x14e4090_0 .net "qb", 0 0, L_0x14f9020;  alias, 1 drivers
v0x14e4150_0 .net "r", 0 0, L_0x14f8b00;  alias, 1 drivers
v0x14e41f0_0 .net "s", 0 0, L_0x14f8cd0;  alias, 1 drivers
S_0x14e4930 .scope module, "d_latch_1" "d_latch" 14 13, 15 2 0, S_0x14e3860;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14f9190/d .functor NOT 1, L_0x14f8e90, C4<0>, C4<0>, C4<0>;
L_0x14f9190 .delay 1 (1,1,1) L_0x14f9190/d;
L_0x14f92c0/d .functor AND 1, L_0x14f9190, v0x14e9060_0, C4<1>, C4<1>;
L_0x14f92c0 .delay 1 (3,3,3) L_0x14f92c0/d;
L_0x14f9490/d .functor AND 1, L_0x14f8e90, v0x14e9060_0, C4<1>, C4<1>;
L_0x14f9490 .delay 1 (3,3,3) L_0x14f9490/d;
v0x14e5200_0 .net "d", 0 0, L_0x14f8e90;  alias, 1 drivers
v0x14e5310_0 .net "g", 0 0, v0x14e9060_0;  alias, 1 drivers
v0x14e53d0_0 .net "nd", 0 0, L_0x14f9190;  1 drivers
v0x14e5470_0 .net "q", 0 0, L_0x14f9610;  alias, 1 drivers
v0x14e5510_0 .net "qb", 0 0, L_0x14f9760;  alias, 1 drivers
v0x14e5600_0 .net "r", 0 0, L_0x14f92c0;  1 drivers
v0x14e56d0_0 .net "s", 0 0, L_0x14f9490;  1 drivers
S_0x14e4ba0 .scope module, "sr_latch_0" "sr_latch" 15 13, 16 2 0, S_0x14e4930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x14f9610/d .functor NOR 1, L_0x14f92c0, L_0x14f9760, C4<0>, C4<0>;
L_0x14f9610 .delay 1 (2,2,2) L_0x14f9610/d;
L_0x14f9760/d .functor NOR 1, L_0x14f9610, L_0x14f9490, C4<0>, C4<0>;
L_0x14f9760 .delay 1 (2,2,2) L_0x14f9760/d;
v0x14e4e20_0 .net "q", 0 0, L_0x14f9610;  alias, 1 drivers
v0x14e4f00_0 .net "qb", 0 0, L_0x14f9760;  alias, 1 drivers
v0x14e4fc0_0 .net "r", 0 0, L_0x14f92c0;  alias, 1 drivers
v0x14e5090_0 .net "s", 0 0, L_0x14f9490;  alias, 1 drivers
    .scope S_0x1381470;
T_0 ;
    %vpi_call 2 22 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1381470 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14e8e20_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14e88e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14e9060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14e9100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14e91a0_0, 0, 1;
    %delay 103, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14e9060_0, 0, 1;
    %delay 103, 0;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "testbench.v";
    "datapath.v";
    "../alu/alu.v";
    "../mux_21_4b/mux_21_4b.v";
    "../mux_21_1b/mux_21_1b.v";
    "../rca/rca.v";
    "../fa/fa.v";
    "../reg_file/reg_file.v";
    "../decoder_24_1b/decoder_24_1b.v";
    "../mux_41_4b/mux_41_4b.v";
    "../mux_41_1b/mux_41_1b.v";
    "../reg4/reg4.v";
    "../dff/dff.v";
    "../d_latch/d_latch.v";
    "../sr_latch/sr_latch.v";
