{"index": 249, "svad": "This property verifies that when signal wIMM equals the hexadecimal value 16'hABCD, the lower 16 bits of signal imm_if immediately equal the same hexadecimal value 16'hABCD. The check is triggered at every positive edge of clock signal gclk. The assertion is disabled when reset signal grst is active high (1). If wIMM equals 16'hABCD but imm_if[15:0] does not equal 16'hABCD, the assertion fails.", "reference_sva": "property p_imm_if_assignment;\n    @(posedge gclk) disable iff (grst == 1)\n        wIMM == 16'hABCD |-> imm_if[15:0] == 16'hABCD;\nendproperty\nassert_p_imm_if_assignment: assert property (p_imm_if_assignment) else $error(\"Assertion failed: imm_if[15:0] does not equal 16'hABCD when wIMM is 16'hABCD\");", "generated_sva": "property check_wIMM_imm_if;\n  @(posedge gclk) disable iff (grst)\n  (wIMM == 16'hABCD) |-> (imm_if[15:0] == 16'hABCD);\nendproperty\n\nassert_check_wIMM_imm_if: assert property (check_wIMM_imm_if);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_imm_if_assignment\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `hABCD`, `imm_if`, `wIMM`\n\n* **Clocks & Resets:**\n    * Primary Clock: `gclk` (posedge)\n    * Reset Signal: `grst` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `wIMM == 16'hABCD`\n    * Response condition: `imm_if[15:0] == 16'hABCD`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `wIMM == 16'hABCD`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `imm_if[15:0] == 16'hABCD`\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (grst == 1)`\n    * Property is disabled when reset `grst` is active high\n\n* **Assertion Structure:**\n    * `@(posedge gclk) wIMM == 16'hABCD |-> imm_if[15:0] == 16'hABCD`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_imm_if_assignment;\n    @(posedge gclk) disable iff (grst == 1)\n        wIMM == 16'hABCD |-> imm_if[15:0] == 16'hABCD;\nendproperty\nassert_p_imm_if_assignment: assert property (p_imm_if_assignment) else $error(\"Assertion failed: imm_if[15:0] does not equal 16'hABCD when wIMM is 16'hABCD\");\n```\n\n**Summary:**\nProperty `p_imm_if_assignment` uses overlapping implication synchronized to `gclk`.", "error_message": null, "generation_time": 14.198413848876953, "verification_time": 0.014344930648803711, "from_cache": false}