EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# MC68HC11E0CFNE2
#
DEF MC68HC11E0CFNE2 U 0 40 Y Y 1 L N
F0 "U" -259 1795 50 H V L BNN
F1 "MC68HC11E0CFNE2" -226 -2186 50 H V L BNN
F2 "PLCC127P2006X2006X508-52N" 0 0 50 H I L BNN
F3 "" 0 0 50 H I L BNN
F4 "FREESCALE SEMICONDUCTOR" 0 0 50 H I L BNN "SUPPLIER"
F5 "PLCC-52" 0 0 50 H I L BNN "PACKAGE"
F6 "MC68HC11E0CFNE2" 0 0 50 H I L BNN "MPN"
F7 "1749026" 0 0 50 H I L BNN "OC_FARNELL"
F8 "62K4937" 0 0 50 H I L BNN "OC_NEWARK"
DRAW
S -1300 -2000 1300 1700 0 0 16 f
X VDD 26 -1500 1500 200 R 40 40 0 0 W 
X MODB/VSTBY 2 -1500 1300 200 R 40 40 0 0 I 
X MODA/~LIR 3 -1500 1200 200 R 40 40 0 0 I 
X STRA/AS 4 -1500 1100 200 R 40 40 0 0 I 
X ~_XIRQ/VPPE 18 -1500 1000 200 R 40 40 0 0 I 
X ~RESET 17 -1500 900 200 R 40 40 0 0 I 
X ~IRQ 19 -1500 800 200 R 40 40 0 0 I 
X EXTAL 7 -1500 700 200 R 40 40 0 0 I 
X XTAL 8 -1500 600 200 R 40 40 0 0 I 
X STRB/R/~W 6 -1500 500 200 R 40 40 0 0 I 
X E 5 -1500 400 200 R 40 40 0 0 I 
X VRL 51 -1500 300 200 R 40 40 0 0 P 
X VRH 52 -1500 200 200 R 40 40 0 0 P 
X PA0/IC3 34 -1500 0 200 R 40 40 0 0 B 
X PA1/IC2 33 -1500 -100 200 R 40 40 0 0 B 
X PA2/IC1 32 -1500 -200 200 R 40 40 0 0 B 
X PA3/OC5/IC4/OC1 31 -1500 -300 200 R 40 40 0 0 B 
X PA4/OC4/OC1 30 -1500 -400 200 R 40 40 0 0 B 
X PA5/OC3/OC1 29 -1500 -500 200 R 40 40 0 0 B 
X PA6/OC2/OC1 28 -1500 -600 200 R 40 40 0 0 B 
X PA7/PAI/OC1 27 -1500 -700 200 R 40 40 0 0 B 
X PB0/ADDR8 42 -1500 -900 200 R 40 40 0 0 B 
X PB1/ADDR9 41 -1500 -1000 200 R 40 40 0 0 B 
X PB2/ADDR10 40 -1500 -1100 200 R 40 40 0 0 B 
X PB3/ADDR11 39 -1500 -1200 200 R 40 40 0 0 B 
X PB4/ADDR12 38 -1500 -1300 200 R 40 40 0 0 B 
X PB5/ADDR13 37 -1500 -1400 200 R 40 40 0 0 B 
X PB6/ADDR14 36 -1500 -1500 200 R 40 40 0 0 B 
X PB7/ADDR15 35 -1500 -1600 200 R 40 40 0 0 B 
X VSS 1 -1500 -1800 200 R 40 40 0 0 W 
X PC0/ADDR0/DATA0 9 1500 1500 200 L 40 40 0 0 B 
X PC1/ADDR1/DATA1 10 1500 1400 200 L 40 40 0 0 B 
X PC2/ADDR2/DATA2 11 1500 1300 200 L 40 40 0 0 B 
X PC3/ADDR3/DATA3 12 1500 1200 200 L 40 40 0 0 B 
X PC4/ADDR4/DATA4 13 1500 1100 200 L 40 40 0 0 B 
X PC5/ADDR5/DATA5 14 1500 1000 200 L 40 40 0 0 B 
X PC6/ADDR6/DATA6 15 1500 900 200 L 40 40 0 0 B 
X PC7/ADDR7/DATA7 16 1500 800 200 L 40 40 0 0 B 
X PD0/RXD 20 1500 600 200 L 40 40 0 0 B 
X PD1/TXD 21 1500 500 200 L 40 40 0 0 B 
X PD2/MISO 22 1500 400 200 L 40 40 0 0 B 
X PD3/MOSI 23 1500 300 200 L 40 40 0 0 B 
X PD4/SCK 24 1500 200 200 L 40 40 0 0 B 
X PD5/~SS 25 1500 100 200 L 40 40 0 0 B 
X PE0/AN0 43 1500 -100 200 L 40 40 0 0 B 
X PE1/AN1 45 1500 -200 200 L 40 40 0 0 B 
X PE2/AN2 47 1500 -300 200 L 40 40 0 0 B 
X PE3/AN3 49 1500 -400 200 L 40 40 0 0 B 
X PE4/AN4 44 1500 -500 200 L 40 40 0 0 B 
X PE5/AN5 46 1500 -600 200 L 40 40 0 0 B 
X PE6/AN6 48 1500 -700 200 L 40 40 0 0 B 
X PE7/AN7 50 1500 -800 200 L 40 40 0 0 B 
ENDDRAW
ENDDEF
#
# End Library