<div id="pf76" class="pf w0 h0" data-page-no="76"><div class="pc pc76 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg76.png"/><div class="t m0 x2a h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 5-1.<span class="_ _1a"> </span>Clock Summary (continued)</div><div class="t m0 x95 h10 y22f ff1 fs4 fc0 sc0 ls0 ws0">Clock name<span class="_ _99"> </span>Run mode</div><div class="t m0 x2b h10 y8df ff1 fs4 fc0 sc0 ls0 ws0">clock frequency</div><div class="t m0 x1f h10 y22f ff1 fs4 fc0 sc0 ls0 ws0">VLPR mode</div><div class="t m0 x1f h10 y8df ff1 fs4 fc0 sc0 ls0 ws0">clock frequency</div><div class="t m0 xf7 h10 y22f ff1 fs4 fc0 sc0 ls0 ws0">Clock source<span class="_ _c3"> </span>Clock is disabled</div><div class="t m0 x3f h10 y30f ff1 fs4 fc0 sc0 ls0">whenâ€¦</div><div class="t m0 x4f h7 y8e0 ff2 fs4 fc0 sc0 ls0 ws0">Platform clock<span class="_ _4a"> </span>Up to 48 MHz<span class="_ _54"> </span>Up to 4 MHz<span class="_ _12d"> </span>MCGOUTCLK clock</div><div class="t m0 xb7 h7 y8e1 ff2 fs4 fc0 sc0 ls0">divider</div><div class="t m0 xd5 h7 y8e0 ff2 fs4 fc0 sc0 ls0 ws0">In all stop modes</div><div class="t m0 x34 h7 y8e2 ff2 fs4 fc0 sc0 ls0 ws0">System clock<span class="_ _3a"> </span>Up to 48 MHz<span class="_ _54"> </span>Up to 4 MHz<span class="_ _12d"> </span>MCGOUTCLK clock</div><div class="t m0 xb7 h7 y8e3 ff2 fs4 fc0 sc0 ls0">divider</div><div class="t m0 xd5 h7 y8e2 ff2 fs4 fc0 sc0 ls0 ws0">In all stop modes and</div><div class="t m0 xd5 h7 y8e3 ff2 fs4 fc0 sc0 ls0 ws0">Compute Operation</div><div class="t m0 x8b h17 y8e4 ff2 fs4 fc0 sc0 ls0 ws0">Bus clock<span class="_ _12f"> </span>Up to 24 MHz<span class="_ _54"> </span>Up to 1 MHz <span class="fs9 fc1 ls19b v4">1</span>MCGOUTCLK clock</div><div class="t m0 xb7 h7 y8e5 ff2 fs4 fc0 sc0 ls0">divider</div><div class="t m0 xd5 h7 y8e4 ff2 fs4 fc0 sc0 ls0 ws0">In all stop modes</div><div class="t m0 xd5 h7 y8e5 ff2 fs4 fc0 sc0 ls0 ws0">except for partial</div><div class="t m0 xd5 h7 y8e6 ff2 fs4 fc0 sc0 ls0 ws0">STOP2 mode, and</div><div class="t m0 xd5 h7 y8e7 ff2 fs4 fc0 sc0 ls0 ws0">Compute Operation</div><div class="t m0 x3a h7 y8e8 ff2 fs4 fc0 sc0 ls0 ws0">SWD Clock<span class="_ _46"> </span>Up to 24MHz<span class="_ _6d"> </span>Up to 1MHz<span class="_ _84"> </span>SWD_CLK pin<span class="_ _98"> </span>In all stop modes</div><div class="t m0 x3a h7 y8e9 ff2 fs4 fc0 sc0 ls0 ws0">Flash clock<span class="_ _130"> </span>Up to 24 MHz<span class="_ _54"> </span>Up to 1 MHz in BLPE</div><div class="t m0 xfa h7 y8ea ff2 fs4 fc0 sc0 ls0 ws0">Up to 800 kHz in BLPI</div><div class="t m0 xb7 h7 y8e9 ff2 fs4 fc0 sc0 ls0 ws0">MCGOUTCLK clock</div><div class="t m0 xb7 h7 y8eb ff2 fs4 fc0 sc0 ls0">divider</div><div class="t m0 xd5 h7 y8e9 ff2 fs4 fc0 sc0 ls0 ws0">In all stop modes</div><div class="t m0 xd5 h7 y8eb ff2 fs4 fc0 sc0 ls0 ws0">except for partial</div><div class="t m0 xd5 h7 y8ec ff2 fs4 fc0 sc0 ls0 ws0">STOP2 mode</div><div class="t m0 x52 h7 y8ed ff2 fs4 fc0 sc0 ls0 ws0">Internal reference</div><div class="t m0 x34 h7 y8ee ff2 fs4 fc0 sc0 ls0">(MCGIRCLK)</div><div class="t m0 x3c h7 y8ed ff2 fs4 fc0 sc0 ls0 ws0">30-40 kHz Slow IRC</div><div class="t m0 x3c h7 y8ee ff2 fs4 fc0 sc0 ls0 ws0">or 4 MHz Fast IRC</div><div class="t m0 xfa h7 y8ed ff2 fs4 fc0 sc0 ls0 ws0">4 MHz Fast IRC only<span class="_ _114"> </span>MCG<span class="_ _35"> </span>MCG_C1[IRCLKEN]</div><div class="t m0 xd5 h7 y8ef ff2 fs4 fc0 sc0 ls0">cleared,</div><div class="t m0 xd5 h7 y8f0 ff2 fs4 fc0 sc0 ls0 ws0">Stop/VLPS mode and</div><div class="t m0 xd5 h7 y8f1 ff2 fs4 fc0 sc0 ls0">MCG_C1[IREFSTEN]</div><div class="t m0 xd5 h7 y8f2 ff2 fs4 fc0 sc0 ls0 ws0">cleared, or</div><div class="t m0 xd5 h7 y8f3 ff2 fs4 fc0 sc0 ls0 ws0">LLS/VLLS mode</div><div class="t m0 x33 h7 y8f4 ff2 fs4 fc0 sc0 ls0 ws0">External reference</div><div class="t m0 x4f h7 y8f5 ff2 fs4 fc0 sc0 ls0">(OSCERCLK)</div><div class="t m0 x3c h7 y8f4 ff2 fs4 fc0 sc0 ls0 ws0">Up to 48 MHz (bypass),</div><div class="t m0 x3c h7 y8f5 ff2 fs4 fc0 sc0 ls0 ws0">30-40 kHz</div><div class="t m0 x3c h7 y8f6 ff2 fs4 fc0 sc0 ls0">or</div><div class="t m0 x3c h7 y8f7 ff2 fs4 fc0 sc0 ls0 ws0">3-32 MHz (crystal)</div><div class="t m0 xfa h7 y8f4 ff2 fs4 fc0 sc0 ls0 ws0">Up to 16 MHz (bypass),</div><div class="t m0 xfa h7 y8f5 ff2 fs4 fc0 sc0 ls0 ws0">30-40 kHz (low-range</div><div class="t m0 xfa h7 y8f8 ff2 fs4 fc0 sc0 ls0">crystal)</div><div class="t m0 xfa h7 y8f9 ff2 fs4 fc0 sc0 ls0">or</div><div class="t m0 xfa h7 y8fa ff2 fs4 fc0 sc0 ls0 ws0">3-16 MHz (high-range</div><div class="t m0 xfa h7 y8fb ff2 fs4 fc0 sc0 ls0">crystal)</div><div class="t m0 xb7 h7 y8f4 ff2 fs4 fc0 sc0 ls0 ws0">System OSC<span class="_ _60"> </span>System OSC&apos;s</div><div class="t m0 xd5 h7 y8fc ff2 fs4 fc0 sc0 ls0">OSC_CR[ERCLKEN]</div><div class="t m0 xd5 h7 y8fd ff2 fs4 fc0 sc0 ls0 ws0">cleared, or</div><div class="t m0 xd5 h7 y8fe ff2 fs4 fc0 sc0 ls0 ws0">Stop mode and</div><div class="t m0 xd5 h7 y8ff ff2 fs4 fc0 sc0 ls0">OSC_CR[EREFSTEN]</div><div class="t m0 xd5 h7 y900 ff2 fs4 fc0 sc0 ls0">cleared</div><div class="t m0 xd5 h7 y901 ff2 fs4 fc0 sc0 ls0 ws0">or VLLS0 and oscillator</div><div class="t m0 xd5 h7 y902 ff2 fs4 fc0 sc0 ls0 ws0">not in external clock</div><div class="t m0 xd5 h7 y903 ff2 fs4 fc0 sc0 ls0">mode.</div><div class="t m0 x33 h7 y904 ff2 fs4 fc0 sc0 ls0 ws0">External reference</div><div class="t m0 x2 h7 y905 ff2 fs4 fc0 sc0 ls0">32kHz</div><div class="t m0 x34 h7 y906 ff2 fs4 fc0 sc0 ls0">(ERCLK32K)</div><div class="t m0 x3c h7 y904 ff2 fs4 fc0 sc0 ls0 ws0">30-40 kHz<span class="_ _71"> </span>30-40 kHz<span class="_ _131"> </span>System OSC</div><div class="t m0 xb7 h7 y907 ff2 fs4 fc0 sc0 ls0 ws0">, or RTC_CLKIN</div><div class="t m0 xd5 h7 y904 ff2 fs4 fc0 sc0 ls0 ws0">System OSC&apos;s</div><div class="t m0 xd5 h7 y905 ff2 fs4 fc0 sc0 ls0">OSC_CR[ERCLKEN]</div><div class="t m0 xd5 h7 y908 ff2 fs4 fc0 sc0 ls0">cleared</div><div class="t m0 xd5 h7 y909 ff2 fs4 fc0 sc0 ls0 ws0">and RTC&apos;s</div><div class="t m0 xd5 h7 y90a ff2 fs4 fc0 sc0 ls0">RTC_CR[OSCE]</div><div class="t m0 xd5 h7 y90b ff2 fs4 fc0 sc0 ls0">cleared</div><div class="t m0 xd5 h7 y90c ff2 fs4 fc0 sc0 ls0 ws0">or VLLS0 and oscillator</div><div class="t m0 xd5 h7 y90d ff2 fs4 fc0 sc0 ls0 ws0">not in external clock</div><div class="t m0 xd5 h7 y90e ff2 fs4 fc0 sc0 ls0">mode.</div><div class="t m0 x50 h7 y90f ff2 fs4 fc0 sc0 ls0 ws0">RTC_CLKOUT<span class="_ _11f"> </span>RTC 1Hz,</div><div class="t m0 x3c h7 y910 ff2 fs4 fc0 sc0 ls0">OSCERCLK</div><div class="t m0 xfa h7 y90f ff2 fs4 fc0 sc0 ls0 ws0">RTC 1Hz,</div><div class="t m0 xfa h7 y910 ff2 fs4 fc0 sc0 ls0">OSCERCLK</div><div class="t m0 xb7 h7 y90f ff2 fs4 fc0 sc0 ls0 ws0">RTC 1Hz,</div><div class="t m0 xb7 h7 y910 ff2 fs4 fc0 sc0 ls0">OSCERCLK</div><div class="t m0 xd5 h7 y90f ff2 fs4 fc0 sc0 ls0 ws0">Clock is disabled in LLS</div><div class="t m0 xd5 h7 y911 ff2 fs4 fc0 sc0 ls0 ws0">and VLLSx modes</div><div class="t m0 x8e h7 y912 ff2 fs4 fc1 sc0 ls0 ws209">LPO <span class="fc0 ws0">1 kHz<span class="_ _32"> </span>1 kHz<span class="_ _32"> </span>PMC<span class="_ _105"> </span>in VLLS0</span></div><div class="t m0 x1 h7 y913 ff2 fs4 fc1 sc0 ls0 ws0">TPM clock<span class="_ _9d"> </span><span class="fc0">Up to 48 MHz<span class="_ _54"> </span>Up to 4 MHz<span class="_ _12d"> </span>MCGIRCLK,</span></div><div class="t m0 xb7 h7 y914 ff2 fs4 fc0 sc0 ls0">MCGPLLCLK/2,</div><div class="t m0 xb7 h7 y915 ff2 fs4 fc0 sc0 ls0 ws0">MCGFLLCLK, or</div><div class="t m0 xb7 h7 y916 ff2 fs4 fc0 sc0 ls0">OSCERCLK</div><div class="t m0 xd5 h7 y913 ff2 fs4 fc0 sc0 ls0">SIM_SOPT2[TPMSRC</div><div class="t m0 xd5 h7 y914 ff2 fs4 fc0 sc0 ls0 ws0">]=00 or selected clock</div><div class="t m0 xd5 h7 y915 ff2 fs4 fc0 sc0 ls0 ws0">source disabled.</div><div class="t m0 x1b h7 y917 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Clock definitions</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">118<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf77" data-dest-detail='[119,"XYZ",null,557.4,null]'><div class="d m1" style="border-style:none;position:absolute;left:310.365000px;bottom:610.241000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf7a" data-dest-detail='[122,"XYZ",null,342.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:95.395500px;bottom:163.400000px;width:18.009500px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf7c" data-dest-detail='[124,"XYZ",null,519.07,null]'><div class="d m1" style="border-style:none;position:absolute;left:83.398500px;bottom:147.900000px;width:42.002500px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
