

================================================================
== Vitis HLS Report for 'export_output_buffer_c1'
================================================================
* Date:           Wed Nov  1 18:48:30 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   195858|   195922|  1.959 ms|  1.959 ms|  195858|  195922|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+---------------+-----------+-----------+------+----------+
        |           |  Latency (cycles) |   Iteration   |  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+---------------+-----------+-----------+------+----------+
        |- EXPORT   |   165080|   165144|  20635 ~ 20643|          -|          -|     8|        no|
        | + BH      |    20632|    20639|           2579|          -|          -|     8|        no|
        |  ++ BH.1  |      765|      765|              3|          -|          -|   255|        no|
        |  ++ BH.2  |      765|      765|              3|          -|          -|   255|        no|
        |- CLEAR    |    30776|    30776|           3847|          -|          -|     8|        no|
        | + BH      |     3845|     3845|            769|          -|          -|     5|        no|
        |  ++ BW    |      255|      255|              1|          -|          -|   255|        no|
        |  ++ BW    |      255|      255|              1|          -|          -|   255|        no|
        |  ++ BW    |      255|      255|              1|          -|          -|   255|        no|
        +-----------+---------+---------+---------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 23 
3 --> 4 
4 --> 5 13 
5 --> 6 
6 --> 7 9 
7 --> 8 
8 --> 6 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 2 
14 --> 15 
15 --> 16 18 
16 --> 17 
17 --> 15 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 4 
23 --> 24 
24 --> 25 23 
25 --> 25 26 
26 --> 26 27 
27 --> 27 24 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.76>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%bout = alloca i32 1"   --->   Operation 28 'alloca' 'bout' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%h_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %h"   --->   Operation 29 'read' 'h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%out_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %out_r"   --->   Operation 30 'read' 'out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap"   --->   Operation 31 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 512, void @empty_47, void @empty_8, void @empty_7, i32 16, i32 16, i32 256, i32 256, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_21, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i8 %h_read" [src/conv1.cpp:125]   --->   Operation 34 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%out_cast = zext i6 %out_read"   --->   Operation 35 'zext' 'out_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.76ns)   --->   "%add_ln126_6 = add i8 %h_read, i8 1" [src/conv1.cpp:126]   --->   Operation 36 'add' 'add_ln126_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln126_1 = zext i8 %add_ln126_6" [src/conv1.cpp:126]   --->   Operation 37 'zext' 'zext_ln126_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln125 = store i4 0, i4 %bout" [src/conv1.cpp:125]   --->   Operation 38 'store' 'store_ln125' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln125 = br void %BH" [src/conv1.cpp:125]   --->   Operation 39 'br' 'br_ln125' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.35>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%bout_1 = load i4 %bout"   --->   Operation 40 'load' 'bout_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.79ns)   --->   "%icmp_ln125 = icmp_eq  i4 %bout_1, i4 8" [src/conv1.cpp:125]   --->   Operation 41 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.79ns)   --->   "%add_ln125 = add i4 %bout_1, i4 1" [src/conv1.cpp:125]   --->   Operation 42 'add' 'add_ln125' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %icmp_ln125, void %BH.split, void %BH.i.preheader" [src/conv1.cpp:125]   --->   Operation 43 'br' 'br_ln125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln125_1 = zext i4 %bout_1" [src/conv1.cpp:125]   --->   Operation 44 'zext' 'zext_ln125_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty = trunc i4 %bout_1"   --->   Operation 45 'trunc' 'empty' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%bout_cast_cast = zext i3 %empty"   --->   Operation 46 'zext' 'bout_cast_cast' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.78ns)   --->   "%empty_69 = add i7 %zext_ln125_1, i7 %out_cast" [src/conv1.cpp:125]   --->   Operation 47 'add' 'empty_69' <Predicate = (!icmp_ln125)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_cast = zext i7 %empty_69" [src/conv1.cpp:125]   --->   Operation 48 'zext' 'p_cast' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.78ns)   --->   "%empty_70 = add i6 %bout_cast_cast, i6 %out_read"   --->   Operation 49 'add' 'empty_70' <Predicate = (!icmp_ln125)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_cast9 = zext i6 %empty_70"   --->   Operation 50 'zext' 'p_cast9' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %p_cast9"   --->   Operation 51 'getelementptr' 'conv1_biases_addr' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr"   --->   Operation 52 'load' 'conv1_biases_load' <Predicate = (!icmp_ln125)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 53 [1/1] (2.49ns)   --->   "%mul_ln126 = mul i25 %p_cast, i25 260100" [src/conv1.cpp:126]   --->   Operation 53 'mul' 'mul_ln126' <Predicate = (!icmp_ln125)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i25 %mul_ln126" [src/conv1.cpp:126]   --->   Operation 54 'zext' 'zext_ln126' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.08ns)   --->   "%add_ln126 = add i64 %zext_ln126, i64 %output_ftmap_read" [src/conv1.cpp:126]   --->   Operation 55 'add' 'add_ln126' <Predicate = (!icmp_ln125)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%o = alloca i32 1"   --->   Operation 56 'alloca' 'o' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln70 = store i4 0, i4 %o" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 57 'store' 'store_ln70' <Predicate = (icmp_ln125)> <Delay = 0.42>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln70 = br void %BH.i" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 58 'br' 'br_ln70' <Predicate = (icmp_ln125)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %bout_1, i1 0" [src/conv1.cpp:132]   --->   Operation 59 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln125_2 = zext i5 %tmp_7" [src/conv1.cpp:125]   --->   Operation 60 'zext' 'zext_ln125_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln125 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:125]   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln125 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/conv1.cpp:125]   --->   Operation 62 'specloopname' 'specloopname_ln125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr"   --->   Operation 63 'load' 'conv1_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%empty_71 = bitcast i32 %conv1_biases_load"   --->   Operation 64 'bitcast' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.42ns)   --->   "%br_ln126 = br void %RELU.0" [src/conv1.cpp:126]   --->   Operation 65 'br' 'br_ln126' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 3.64>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%bh = phi i5 %add_ln126_5, void %for.inc45.1, i5 0, void %BH.split" [src/conv1.cpp:126]   --->   Operation 66 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.78ns)   --->   "%icmp_ln126 = icmp_ult  i5 %bh, i5 15" [src/conv1.cpp:126]   --->   Operation 67 'icmp' 'icmp_ln126' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %icmp_ln126, void %for.inc48, void %RELU.0.split" [src/conv1.cpp:126]   --->   Operation 68 'br' 'br_ln126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln126_2 = zext i5 %bh" [src/conv1.cpp:126]   --->   Operation 69 'zext' 'zext_ln126_2' <Predicate = (icmp_ln126)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln126_1 = trunc i5 %bh" [src/conv1.cpp:126]   --->   Operation 70 'trunc' 'trunc_ln126_1' <Predicate = (icmp_ln126)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %bh, i32 3, i32 4" [src/conv1.cpp:126]   --->   Operation 71 'partselect' 'lshr_ln' <Predicate = (icmp_ln126)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i2 %lshr_ln" [src/conv1.cpp:132]   --->   Operation 72 'zext' 'zext_ln132' <Predicate = (icmp_ln126)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.78ns)   --->   "%add_ln132 = add i6 %zext_ln125_2, i6 %zext_ln132" [src/conv1.cpp:132]   --->   Operation 73 'add' 'add_ln132' <Predicate = (icmp_ln126)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln132_3 = zext i6 %add_ln132" [src/conv1.cpp:132]   --->   Operation 74 'zext' 'zext_ln132_3' <Predicate = (icmp_ln126)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln132 = trunc i6 %add_ln132" [src/conv1.cpp:132]   --->   Operation 75 'trunc' 'trunc_ln132' <Predicate = (icmp_ln126)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %trunc_ln132, i8 0" [src/conv1.cpp:132]   --->   Operation 76 'bitconcatenate' 'p_shl' <Predicate = (icmp_ln126)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.80ns)   --->   "%sub_ln132 = sub i12 %p_shl, i12 %zext_ln132_3" [src/conv1.cpp:132]   --->   Operation 77 'sub' 'sub_ln132' <Predicate = (icmp_ln126)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [2/2] (2.04ns)   --->   "%call_ln132 = call void @export_output_buffer_c1_Pipeline_RELU, i12 %sub_ln132, i3 %trunc_ln126_1, i32 %empty_71, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1" [src/conv1.cpp:132]   --->   Operation 78 'call' 'call_ln132' <Predicate = (icmp_ln126)> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 79 [1/1] (0.76ns)   --->   "%add_ln126_1 = add i9 %zext_ln126_2, i9 %zext_ln125" [src/conv1.cpp:126]   --->   Operation 79 'add' 'add_ln126_1' <Predicate = (icmp_ln126)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln126_1, i10 0" [src/conv1.cpp:126]   --->   Operation 80 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln126)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln126_3 = zext i19 %shl_ln" [src/conv1.cpp:126]   --->   Operation 81 'zext' 'zext_ln126_3' <Predicate = (icmp_ln126)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln126_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln126_1, i2 0" [src/conv1.cpp:126]   --->   Operation 82 'bitconcatenate' 'shl_ln126_1' <Predicate = (icmp_ln126)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln126_4 = zext i11 %shl_ln126_1" [src/conv1.cpp:126]   --->   Operation 83 'zext' 'zext_ln126_4' <Predicate = (icmp_ln126)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.88ns)   --->   "%sub_ln126 = sub i20 %zext_ln126_3, i20 %zext_ln126_4" [src/conv1.cpp:126]   --->   Operation 84 'sub' 'sub_ln126' <Predicate = (icmp_ln126)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i20 %sub_ln126" [src/conv1.cpp:126]   --->   Operation 85 'sext' 'sext_ln126' <Predicate = (icmp_ln126)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (1.08ns)   --->   "%add_ln126_2 = add i64 %sext_ln126, i64 %add_ln126" [src/conv1.cpp:126]   --->   Operation 86 'add' 'add_ln126_2' <Predicate = (icmp_ln126)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln126_2, i32 2, i32 63" [src/conv1.cpp:139]   --->   Operation 87 'partselect' 'trunc_ln4' <Predicate = (icmp_ln126)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln139 = sext i62 %trunc_ln4" [src/conv1.cpp:139]   --->   Operation 88 'sext' 'sext_ln139' <Predicate = (icmp_ln126)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%i2_addr = getelementptr i32 %i2, i64 %sext_ln139" [src/conv1.cpp:139]   --->   Operation 89 'getelementptr' 'i2_addr' <Predicate = (icmp_ln126)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i5 %bh" [src/conv1.cpp:126]   --->   Operation 90 'trunc' 'trunc_ln126' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%speclooptripcount_ln126 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:126]   --->   Operation 91 'speclooptripcount' 'speclooptripcount_ln126' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln126 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [src/conv1.cpp:126]   --->   Operation 92 'specloopname' 'specloopname_ln126' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln132 = call void @export_output_buffer_c1_Pipeline_RELU, i12 %sub_ln132, i3 %trunc_ln126_1, i32 %empty_71, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1" [src/conv1.cpp:132]   --->   Operation 93 'call' 'call_ln132' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 94 [1/1] (7.30ns)   --->   "%empty_72 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %i2_addr, i32 255" [src/conv1.cpp:139]   --->   Operation 94 'writereq' 'empty_72' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 95 [1/1] (0.42ns)   --->   "%br_ln139 = br void %load-store-loop.0" [src/conv1.cpp:139]   --->   Operation 95 'br' 'br_ln139' <Predicate = true> <Delay = 0.42>

State 6 <SV = 5> <Delay = 2.73>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%loop_index_0 = phi i8 0, void %RELU.0.split, i8 %empty_74, void %load-store-loop.0.split"   --->   Operation 96 'phi' 'loop_index_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%loop_index_0_cast238 = zext i8 %loop_index_0"   --->   Operation 97 'zext' 'loop_index_0_cast238' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.80ns)   --->   "%empty_73 = add i12 %sub_ln132, i12 %loop_index_0_cast238" [src/conv1.cpp:132]   --->   Operation 98 'add' 'empty_73' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%p_cast246 = zext i12 %empty_73" [src/conv1.cpp:132]   --->   Operation 99 'zext' 'p_cast246' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i64 0, i64 %p_cast246" [src/conv1.cpp:132]   --->   Operation 100 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i64 0, i64 %p_cast246" [src/conv1.cpp:132]   --->   Operation 101 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_26 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i64 0, i64 %p_cast246" [src/conv1.cpp:132]   --->   Operation 102 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %p_cast246" [src/conv1.cpp:132]   --->   Operation 103 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.76ns)   --->   "%exitcond348 = icmp_eq  i8 %loop_index_0, i8 255"   --->   Operation 104 'icmp' 'exitcond348' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.76ns)   --->   "%empty_74 = add i8 %loop_index_0, i8 1"   --->   Operation 105 'add' 'empty_74' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond348, void %load-store-loop.0.split, void %for.inc45.0"   --->   Operation 106 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_28 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24" [src/conv1.cpp:132]   --->   Operation 107 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_28' <Predicate = (!exitcond348)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_6 : Operation 108 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_29 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25" [src/conv1.cpp:132]   --->   Operation 108 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_29' <Predicate = (!exitcond348)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_6 : Operation 109 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_30 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_26" [src/conv1.cpp:132]   --->   Operation 109 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_30' <Predicate = (!exitcond348)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_6 : Operation 110 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_31 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27" [src/conv1.cpp:132]   --->   Operation 110 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_31' <Predicate = (!exitcond348)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_6 : Operation 111 [1/1] (0.76ns)   --->   "%add_ln126_3 = add i9 %zext_ln126_1, i9 %zext_ln126_2" [src/conv1.cpp:126]   --->   Operation 111 'add' 'add_ln126_3' <Predicate = (exitcond348)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%shl_ln126_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln126_3, i10 0" [src/conv1.cpp:126]   --->   Operation 112 'bitconcatenate' 'shl_ln126_2' <Predicate = (exitcond348)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln126_5 = zext i19 %shl_ln126_2" [src/conv1.cpp:126]   --->   Operation 113 'zext' 'zext_ln126_5' <Predicate = (exitcond348)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%shl_ln126_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln126_3, i2 0" [src/conv1.cpp:126]   --->   Operation 114 'bitconcatenate' 'shl_ln126_3' <Predicate = (exitcond348)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln126_6 = zext i11 %shl_ln126_3" [src/conv1.cpp:126]   --->   Operation 115 'zext' 'zext_ln126_6' <Predicate = (exitcond348)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.88ns)   --->   "%sub_ln126_1 = sub i20 %zext_ln126_5, i20 %zext_ln126_6" [src/conv1.cpp:126]   --->   Operation 116 'sub' 'sub_ln126_1' <Predicate = (exitcond348)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln126_1 = sext i20 %sub_ln126_1" [src/conv1.cpp:126]   --->   Operation 117 'sext' 'sext_ln126_1' <Predicate = (exitcond348)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (1.08ns)   --->   "%add_ln126_4 = add i64 %sext_ln126_1, i64 %add_ln126" [src/conv1.cpp:126]   --->   Operation 118 'add' 'add_ln126_4' <Predicate = (exitcond348)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln126_1)   --->   "%or_ln126 = or i4 %trunc_ln126, i4 1" [src/conv1.cpp:126]   --->   Operation 119 'or' 'or_ln126' <Predicate = (exitcond348)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.79ns) (out node of the LUT)   --->   "%icmp_ln126_1 = icmp_eq  i4 %or_ln126, i4 15" [src/conv1.cpp:126]   --->   Operation 120 'icmp' 'icmp_ln126_1' <Predicate = (exitcond348)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.90>
ST_7 : Operation 121 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_28 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24" [src/conv1.cpp:132]   --->   Operation 121 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_7 : Operation 122 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_29 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25" [src/conv1.cpp:132]   --->   Operation 122 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_7 : Operation 123 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_30 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_26" [src/conv1.cpp:132]   --->   Operation 123 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_7 : Operation 124 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_31 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27" [src/conv1.cpp:132]   --->   Operation 124 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_7 : Operation 125 [1/1] (0.67ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.7float.i3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_28, i32 <undef>, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_29, i32 <undef>, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_30, i32 <undef>, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_31, i3 %trunc_ln126_1" [src/conv1.cpp:132]   --->   Operation 125 'mux' 'tmp_s' <Predicate = true> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 126 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%empty_75 = bitcast i32 %tmp_s" [src/conv1.cpp:132]   --->   Operation 127 'bitcast' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (7.30ns)   --->   "%write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %i2_addr, i32 %empty_75, i4 15" [src/conv1.cpp:139]   --->   Operation 128 'write' 'write_ln139' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.0"   --->   Operation 129 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 7.30>
ST_9 : Operation 130 [5/5] (7.30ns)   --->   "%empty_76 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr" [src/conv1.cpp:126]   --->   Operation 130 'writeresp' 'empty_76' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 7> <Delay = 7.30>
ST_10 : Operation 131 [4/5] (7.30ns)   --->   "%empty_76 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr" [src/conv1.cpp:126]   --->   Operation 131 'writeresp' 'empty_76' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 8> <Delay = 7.30>
ST_11 : Operation 132 [3/5] (7.30ns)   --->   "%empty_76 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr" [src/conv1.cpp:126]   --->   Operation 132 'writeresp' 'empty_76' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 9> <Delay = 7.30>
ST_12 : Operation 133 [2/5] (7.30ns)   --->   "%empty_76 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr" [src/conv1.cpp:126]   --->   Operation 133 'writeresp' 'empty_76' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 134 [1/5] (7.30ns)   --->   "%empty_76 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr" [src/conv1.cpp:126]   --->   Operation 134 'writeresp' 'empty_76' <Predicate = (icmp_ln126)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %icmp_ln126_1, void %for.body8.1.preheader, void %for.inc48" [src/conv1.cpp:126]   --->   Operation 135 'br' 'br_ln126' <Predicate = (icmp_ln126)> <Delay = 0.00>
ST_13 : Operation 136 [2/2] (2.04ns)   --->   "%call_ln132 = call void @export_output_buffer_c1_Pipeline_RELU1, i12 %sub_ln132, i3 %trunc_ln126_1, i32 %empty_71, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:132]   --->   Operation 136 'call' 'call_ln132' <Predicate = (icmp_ln126 & !icmp_ln126_1)> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln139_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln126_4, i32 2, i32 63" [src/conv1.cpp:139]   --->   Operation 137 'partselect' 'trunc_ln139_1' <Predicate = (icmp_ln126 & !icmp_ln126_1)> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln139_1 = sext i62 %trunc_ln139_1" [src/conv1.cpp:139]   --->   Operation 138 'sext' 'sext_ln139_1' <Predicate = (icmp_ln126 & !icmp_ln126_1)> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%i2_addr_289 = getelementptr i32 %i2, i64 %sext_ln139_1" [src/conv1.cpp:139]   --->   Operation 139 'getelementptr' 'i2_addr_289' <Predicate = (icmp_ln126 & !icmp_ln126_1)> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (7.30ns)   --->   "%empty_77 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %i2_addr_289, i32 255" [src/conv1.cpp:139]   --->   Operation 140 'writereq' 'empty_77' <Predicate = (icmp_ln126 & !icmp_ln126_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 141 [1/1] (0.42ns)   --->   "%store_ln125 = store i4 %add_ln125, i4 %bout" [src/conv1.cpp:125]   --->   Operation 141 'store' 'store_ln125' <Predicate = (icmp_ln126_1) | (!icmp_ln126)> <Delay = 0.42>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln125 = br void %BH" [src/conv1.cpp:125]   --->   Operation 142 'br' 'br_ln125' <Predicate = (icmp_ln126_1) | (!icmp_ln126)> <Delay = 0.00>

State 14 <SV = 11> <Delay = 0.42>
ST_14 : Operation 143 [1/2] (0.00ns)   --->   "%call_ln132 = call void @export_output_buffer_c1_Pipeline_RELU1, i12 %sub_ln132, i3 %trunc_ln126_1, i32 %empty_71, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:132]   --->   Operation 143 'call' 'call_ln132' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 144 [1/1] (0.42ns)   --->   "%br_ln139 = br void %load-store-loop.1" [src/conv1.cpp:139]   --->   Operation 144 'br' 'br_ln139' <Predicate = true> <Delay = 0.42>

State 15 <SV = 12> <Delay = 2.04>
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "%loop_index_1 = phi i8 0, void %for.body8.1.preheader, i8 %empty_79, void %load-store-loop.1.split"   --->   Operation 145 'phi' 'loop_index_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "%loop_index_1_cast239 = zext i8 %loop_index_1"   --->   Operation 146 'zext' 'loop_index_1_cast239' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 147 [1/1] (0.80ns)   --->   "%empty_78 = add i12 %sub_ln132, i12 %loop_index_1_cast239" [src/conv1.cpp:132]   --->   Operation 147 'add' 'empty_78' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "%p_cast248 = zext i12 %empty_78" [src/conv1.cpp:132]   --->   Operation 148 'zext' 'p_cast248' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_53 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i64 0, i64 %p_cast248" [src/conv1.cpp:132]   --->   Operation 149 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_53' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_54 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i64 0, i64 %p_cast248" [src/conv1.cpp:132]   --->   Operation 150 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_54' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_55 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i64 0, i64 %p_cast248" [src/conv1.cpp:132]   --->   Operation 151 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_55' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_56 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %p_cast248" [src/conv1.cpp:132]   --->   Operation 152 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_56' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (0.76ns)   --->   "%exitcond3810 = icmp_eq  i8 %loop_index_1, i8 255"   --->   Operation 153 'icmp' 'exitcond3810' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 154 [1/1] (0.76ns)   --->   "%empty_79 = add i8 %loop_index_1, i8 1"   --->   Operation 154 'add' 'empty_79' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3810, void %load-store-loop.1.split, void %for.inc45.1"   --->   Operation 155 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 156 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_57 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_53" [src/conv1.cpp:132]   --->   Operation 156 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_57' <Predicate = (!exitcond3810)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_15 : Operation 157 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_58 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_54" [src/conv1.cpp:132]   --->   Operation 157 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_58' <Predicate = (!exitcond3810)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_15 : Operation 158 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_59 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_55" [src/conv1.cpp:132]   --->   Operation 158 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_59' <Predicate = (!exitcond3810)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_15 : Operation 159 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_60 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_56" [src/conv1.cpp:132]   --->   Operation 159 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_60' <Predicate = (!exitcond3810)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_15 : Operation 160 [1/1] (0.78ns)   --->   "%add_ln126_5 = add i5 %bh, i5 2" [src/conv1.cpp:126]   --->   Operation 160 'add' 'add_ln126_5' <Predicate = (exitcond3810)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 1.90>
ST_16 : Operation 161 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_57 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_53" [src/conv1.cpp:132]   --->   Operation 161 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_57' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_16 : Operation 162 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_58 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_54" [src/conv1.cpp:132]   --->   Operation 162 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_58' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_16 : Operation 163 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_59 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_55" [src/conv1.cpp:132]   --->   Operation 163 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_59' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_16 : Operation 164 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_60 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_56" [src/conv1.cpp:132]   --->   Operation 164 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_60' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_16 : Operation 165 [1/1] (0.67ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.7float.i3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_57, i32 <undef>, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_58, i32 <undef>, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_59, i32 <undef>, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_60, i3 %trunc_ln126_1" [src/conv1.cpp:132]   --->   Operation 165 'mux' 'tmp_2' <Predicate = true> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 166 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 166 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "%empty_80 = bitcast i32 %tmp_2" [src/conv1.cpp:132]   --->   Operation 167 'bitcast' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 168 [1/1] (7.30ns)   --->   "%write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %i2_addr_289, i32 %empty_80, i4 15" [src/conv1.cpp:139]   --->   Operation 168 'write' 'write_ln139' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.1"   --->   Operation 169 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 18 <SV = 13> <Delay = 7.30>
ST_18 : Operation 170 [5/5] (7.30ns)   --->   "%empty_81 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_289" [src/conv1.cpp:126]   --->   Operation 170 'writeresp' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 14> <Delay = 7.30>
ST_19 : Operation 171 [4/5] (7.30ns)   --->   "%empty_81 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_289" [src/conv1.cpp:126]   --->   Operation 171 'writeresp' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 15> <Delay = 7.30>
ST_20 : Operation 172 [3/5] (7.30ns)   --->   "%empty_81 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_289" [src/conv1.cpp:126]   --->   Operation 172 'writeresp' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 16> <Delay = 7.30>
ST_21 : Operation 173 [2/5] (7.30ns)   --->   "%empty_81 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_289" [src/conv1.cpp:126]   --->   Operation 173 'writeresp' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 17> <Delay = 7.30>
ST_22 : Operation 174 [1/5] (7.30ns)   --->   "%empty_81 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_289" [src/conv1.cpp:126]   --->   Operation 174 'writeresp' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln126 = br void %RELU.0" [src/conv1.cpp:126]   --->   Operation 175 'br' 'br_ln126' <Predicate = true> <Delay = 0.00>

State 23 <SV = 2> <Delay = 0.79>
ST_23 : Operation 176 [1/1] (0.00ns)   --->   "%o_1 = load i4 %o" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 176 'load' 'o_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i4 %o_1" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 177 'trunc' 'trunc_ln70' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %o_1, i1 0" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 178 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i5 %tmp_8" [src/conv1.cpp:65->src/conv1.cpp:142]   --->   Operation 179 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 180 [1/1] (0.79ns)   --->   "%icmp_ln65 = icmp_eq  i4 %o_1, i4 8" [src/conv1.cpp:65->src/conv1.cpp:142]   --->   Operation 180 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 181 [1/1] (0.79ns)   --->   "%add_ln65 = add i4 %o_1, i4 1" [src/conv1.cpp:65->src/conv1.cpp:142]   --->   Operation 181 'add' 'add_ln65' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %BH.i.split, void %_Z12clear_bufferPA15_A255_f.exit" [src/conv1.cpp:65->src/conv1.cpp:142]   --->   Operation 182 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 183 [1/1] (0.00ns)   --->   "%speclooptripcount_ln65 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:65->src/conv1.cpp:142]   --->   Operation 183 'speclooptripcount' 'speclooptripcount_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_23 : Operation 184 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [src/conv1.cpp:65->src/conv1.cpp:142]   --->   Operation 184 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_23 : Operation 185 [1/1] (0.42ns)   --->   "%br_ln66 = br void %BW.i" [src/conv1.cpp:66->src/conv1.cpp:142]   --->   Operation 185 'br' 'br_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.42>
ST_23 : Operation 186 [1/1] (0.00ns)   --->   "%ret_ln143 = ret" [src/conv1.cpp:143]   --->   Operation 186 'ret' 'ret_ln143' <Predicate = (icmp_ln65)> <Delay = 0.00>

State 24 <SV = 3> <Delay = 1.22>
ST_24 : Operation 187 [1/1] (0.00ns)   --->   "%h_1 = phi i4 %add_ln66_2, void %for.inc13.2.i, i4 0, void %BH.i.split" [src/conv1.cpp:66->src/conv1.cpp:142]   --->   Operation 187 'phi' 'h_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i4 %h_1" [src/conv1.cpp:66->src/conv1.cpp:142]   --->   Operation 188 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 189 [1/1] (0.79ns)   --->   "%icmp_ln66 = icmp_eq  i4 %h_1, i4 15" [src/conv1.cpp:66->src/conv1.cpp:142]   --->   Operation 189 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %BW.i.split, void %for.inc16.i" [src/conv1.cpp:66->src/conv1.cpp:142]   --->   Operation 190 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 191 [1/1] (0.00ns)   --->   "%speclooptripcount_ln66 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/conv1.cpp:66->src/conv1.cpp:142]   --->   Operation 191 'speclooptripcount' 'speclooptripcount_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_24 : Operation 192 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [src/conv1.cpp:66->src/conv1.cpp:142]   --->   Operation 192 'specloopname' 'specloopname_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_24 : Operation 193 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %h_1, i32 3" [src/conv1.cpp:66->src/conv1.cpp:142]   --->   Operation 193 'bitselect' 'tmp' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_24 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %o_1, i1 %tmp" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 194 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_24 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i5 %tmp_1" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 195 'zext' 'zext_ln70' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_24 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i1.i8, i3 %trunc_ln70, i1 %tmp, i8 0" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 196 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_24 : Operation 197 [1/1] (0.80ns)   --->   "%sub_ln70 = sub i12 %tmp_3, i12 %zext_ln70" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 197 'sub' 'sub_ln70' <Predicate = (!icmp_ln66)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 198 [1/1] (0.42ns)   --->   "%br_ln68 = br void %for.inc.i" [src/conv1.cpp:68->src/conv1.cpp:142]   --->   Operation 198 'br' 'br_ln68' <Predicate = (!icmp_ln66)> <Delay = 0.42>
ST_24 : Operation 199 [1/1] (0.42ns)   --->   "%store_ln65 = store i4 %add_ln65, i4 %o" [src/conv1.cpp:65->src/conv1.cpp:142]   --->   Operation 199 'store' 'store_ln65' <Predicate = (icmp_ln66)> <Delay = 0.42>
ST_24 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln65 = br void %BH.i" [src/conv1.cpp:65->src/conv1.cpp:142]   --->   Operation 200 'br' 'br_ln65' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 25 <SV = 4> <Delay = 2.04>
ST_25 : Operation 201 [1/1] (0.00ns)   --->   "%w = phi i8 %add_ln68, void %arrayidx1223.i.exit, i8 0, void %BW.i.split" [src/conv1.cpp:68->src/conv1.cpp:142]   --->   Operation 201 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i8 %w" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 202 'zext' 'zext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 203 [1/1] (0.80ns)   --->   "%add_ln70 = add i12 %sub_ln70, i12 %zext_ln70_1" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 203 'add' 'add_ln70' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i12 %add_ln70" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 204 'zext' 'zext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 205 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_32 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i64 0, i64 %zext_ln70_2" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 205 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_32' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 206 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_33 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i64 0, i64 %zext_ln70_2" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 206 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_33' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 207 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_34 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i64 0, i64 %zext_ln70_2" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 207 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_34' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 208 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_35 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i64 0, i64 %zext_ln70_2" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 208 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_35' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 209 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_36 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i64 0, i64 %zext_ln70_2" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 209 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_36' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 210 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_37 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i64 0, i64 %zext_ln70_2" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 210 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_37' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 211 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_38 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %zext_ln70_2" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 211 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_38' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 212 [1/1] (0.76ns)   --->   "%icmp_ln68 = icmp_eq  i8 %w, i8 255" [src/conv1.cpp:68->src/conv1.cpp:142]   --->   Operation 212 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 213 [1/1] (0.76ns)   --->   "%add_ln68 = add i8 %w, i8 1" [src/conv1.cpp:68->src/conv1.cpp:142]   --->   Operation 213 'add' 'add_ln68' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %for.inc.i.split, void %for.inc13.i" [src/conv1.cpp:68->src/conv1.cpp:142]   --->   Operation 214 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 215 [1/1] (0.00ns)   --->   "%speclooptripcount_ln68 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:68->src/conv1.cpp:142]   --->   Operation 215 'speclooptripcount' 'speclooptripcount_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_25 : Operation 216 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/conv1.cpp:68->src/conv1.cpp:142]   --->   Operation 216 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_25 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i4 %h_1" [src/conv1.cpp:66->src/conv1.cpp:142]   --->   Operation 217 'trunc' 'trunc_ln66' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_25 : Operation 218 [1/1] (0.73ns)   --->   "%switch_ln70 = switch i3 %trunc_ln66, void %arrayidx1223.i.case.0, i3 6, void %arrayidx1223.i.case.6, i3 1, void %arrayidx1223.i.case.1, i3 2, void %arrayidx1223.i.case.2, i3 3, void %arrayidx1223.i.case.3, i3 4, void %arrayidx1223.i.case.4, i3 5, void %arrayidx1223.i.case.5" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 218 'switch' 'switch_ln70' <Predicate = (!icmp_ln68)> <Delay = 0.73>
ST_25 : Operation 219 [1/1] (1.23ns)   --->   "%store_ln70 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_37" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 219 'store' 'store_ln70' <Predicate = (!icmp_ln68 & trunc_ln66 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_25 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx1223.i.exit" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 220 'br' 'br_ln70' <Predicate = (!icmp_ln68 & trunc_ln66 == 5)> <Delay = 0.00>
ST_25 : Operation 221 [1/1] (1.23ns)   --->   "%store_ln70 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_36" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 221 'store' 'store_ln70' <Predicate = (!icmp_ln68 & trunc_ln66 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_25 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx1223.i.exit" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 222 'br' 'br_ln70' <Predicate = (!icmp_ln68 & trunc_ln66 == 4)> <Delay = 0.00>
ST_25 : Operation 223 [1/1] (1.23ns)   --->   "%store_ln70 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_35" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 223 'store' 'store_ln70' <Predicate = (!icmp_ln68 & trunc_ln66 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_25 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx1223.i.exit" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 224 'br' 'br_ln70' <Predicate = (!icmp_ln68 & trunc_ln66 == 3)> <Delay = 0.00>
ST_25 : Operation 225 [1/1] (1.23ns)   --->   "%store_ln70 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_34" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 225 'store' 'store_ln70' <Predicate = (!icmp_ln68 & trunc_ln66 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_25 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx1223.i.exit" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 226 'br' 'br_ln70' <Predicate = (!icmp_ln68 & trunc_ln66 == 2)> <Delay = 0.00>
ST_25 : Operation 227 [1/1] (1.23ns)   --->   "%store_ln70 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_33" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 227 'store' 'store_ln70' <Predicate = (!icmp_ln68 & trunc_ln66 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_25 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx1223.i.exit" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 228 'br' 'br_ln70' <Predicate = (!icmp_ln68 & trunc_ln66 == 1)> <Delay = 0.00>
ST_25 : Operation 229 [1/1] (1.23ns)   --->   "%store_ln70 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_38" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 229 'store' 'store_ln70' <Predicate = (!icmp_ln68 & trunc_ln66 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_25 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx1223.i.exit" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 230 'br' 'br_ln70' <Predicate = (!icmp_ln68 & trunc_ln66 == 6)> <Delay = 0.00>
ST_25 : Operation 231 [1/1] (1.23ns)   --->   "%store_ln70 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_32" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 231 'store' 'store_ln70' <Predicate = (!icmp_ln68 & trunc_ln66 == 7) | (!icmp_ln68 & trunc_ln66 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_25 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx1223.i.exit" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 232 'br' 'br_ln70' <Predicate = (!icmp_ln68 & trunc_ln66 == 7) | (!icmp_ln68 & trunc_ln66 == 0)> <Delay = 0.00>
ST_25 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.inc.i" [src/conv1.cpp:68->src/conv1.cpp:142]   --->   Operation 233 'br' 'br_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_25 : Operation 234 [1/1] (0.79ns)   --->   "%add_ln66 = add i4 %h_1, i4 1" [src/conv1.cpp:66->src/conv1.cpp:142]   --->   Operation 234 'add' 'add_ln66' <Predicate = (icmp_ln68)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %add_ln66, i32 3" [src/conv1.cpp:68->src/conv1.cpp:142]   --->   Operation 235 'bitselect' 'tmp_4' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_25 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %o_1, i1 %tmp_4" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 236 'bitconcatenate' 'tmp_5' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_25 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln70_3 = zext i5 %tmp_5" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 237 'zext' 'zext_ln70_3' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_25 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i1.i8, i3 %trunc_ln70, i1 %tmp_4, i8 0" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 238 'bitconcatenate' 'tmp_6' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_25 : Operation 239 [1/1] (0.80ns)   --->   "%sub_ln70_1 = sub i12 %tmp_6, i12 %zext_ln70_3" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 239 'sub' 'sub_ln70_1' <Predicate = (icmp_ln68)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 240 [1/1] (0.42ns)   --->   "%br_ln68 = br void %for.inc.1.i" [src/conv1.cpp:68->src/conv1.cpp:142]   --->   Operation 240 'br' 'br_ln68' <Predicate = (icmp_ln68)> <Delay = 0.42>

State 26 <SV = 5> <Delay = 2.39>
ST_26 : Operation 241 [1/1] (0.00ns)   --->   "%w_1 = phi i8 %add_ln68_1, void %arrayidx1223.1.i.exit, i8 0, void %for.inc13.i" [src/conv1.cpp:68->src/conv1.cpp:142]   --->   Operation 241 'phi' 'w_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln70_4 = zext i8 %w_1" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 242 'zext' 'zext_ln70_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 243 [1/1] (0.80ns)   --->   "%add_ln70_1 = add i12 %sub_ln70_1, i12 %zext_ln70_4" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 243 'add' 'add_ln70_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln70_5 = zext i12 %add_ln70_1" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 244 'zext' 'zext_ln70_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 245 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_39 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i64 0, i64 %zext_ln70_5" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 245 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_39' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 246 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_40 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i64 0, i64 %zext_ln70_5" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 246 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_40' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 247 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_41 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i64 0, i64 %zext_ln70_5" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 247 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_41' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 248 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_42 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i64 0, i64 %zext_ln70_5" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 248 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_42' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 249 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_43 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i64 0, i64 %zext_ln70_5" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 249 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_43' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 250 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_44 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %zext_ln70_5" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 250 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_44' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 251 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_45 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %zext_ln70_5" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 251 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_45' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 252 [1/1] (0.76ns)   --->   "%icmp_ln68_1 = icmp_eq  i8 %w_1, i8 255" [src/conv1.cpp:68->src/conv1.cpp:142]   --->   Operation 252 'icmp' 'icmp_ln68_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 253 [1/1] (0.76ns)   --->   "%add_ln68_1 = add i8 %w_1, i8 1" [src/conv1.cpp:68->src/conv1.cpp:142]   --->   Operation 253 'add' 'add_ln68_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68_1, void %for.inc.1.i.split, void %for.inc13.1.i" [src/conv1.cpp:68->src/conv1.cpp:142]   --->   Operation 254 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 255 [1/1] (0.00ns)   --->   "%speclooptripcount_ln68 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:68->src/conv1.cpp:142]   --->   Operation 255 'speclooptripcount' 'speclooptripcount_ln68' <Predicate = (!icmp_ln68_1)> <Delay = 0.00>
ST_26 : Operation 256 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/conv1.cpp:68->src/conv1.cpp:142]   --->   Operation 256 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln68_1)> <Delay = 0.00>
ST_26 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln66_1 = trunc i4 %h_1" [src/conv1.cpp:66->src/conv1.cpp:142]   --->   Operation 257 'trunc' 'trunc_ln66_1' <Predicate = (!icmp_ln68_1)> <Delay = 0.00>
ST_26 : Operation 258 [1/1] (0.73ns)   --->   "%switch_ln70 = switch i3 %trunc_ln66_1, void %arrayidx1223.1.i.case.7, i3 5, void %arrayidx1223.1.i.case.6, i3 0, void %arrayidx1223.1.i.case.1, i3 1, void %arrayidx1223.1.i.case.2, i3 2, void %arrayidx1223.1.i.case.3, i3 3, void %arrayidx1223.1.i.case.4, i3 4, void %arrayidx1223.1.i.case.5" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 258 'switch' 'switch_ln70' <Predicate = (!icmp_ln68_1)> <Delay = 0.73>
ST_26 : Operation 259 [1/1] (1.23ns)   --->   "%store_ln70 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_43" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 259 'store' 'store_ln70' <Predicate = (!icmp_ln68_1 & trunc_ln66_1 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_26 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx1223.1.i.exit" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 260 'br' 'br_ln70' <Predicate = (!icmp_ln68_1 & trunc_ln66_1 == 4)> <Delay = 0.00>
ST_26 : Operation 261 [1/1] (1.23ns)   --->   "%store_ln70 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_42" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 261 'store' 'store_ln70' <Predicate = (!icmp_ln68_1 & trunc_ln66_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_26 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx1223.1.i.exit" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 262 'br' 'br_ln70' <Predicate = (!icmp_ln68_1 & trunc_ln66_1 == 3)> <Delay = 0.00>
ST_26 : Operation 263 [1/1] (1.23ns)   --->   "%store_ln70 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_41" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 263 'store' 'store_ln70' <Predicate = (!icmp_ln68_1 & trunc_ln66_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_26 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx1223.1.i.exit" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 264 'br' 'br_ln70' <Predicate = (!icmp_ln68_1 & trunc_ln66_1 == 2)> <Delay = 0.00>
ST_26 : Operation 265 [1/1] (1.23ns)   --->   "%store_ln70 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_40" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 265 'store' 'store_ln70' <Predicate = (!icmp_ln68_1 & trunc_ln66_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_26 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx1223.1.i.exit" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 266 'br' 'br_ln70' <Predicate = (!icmp_ln68_1 & trunc_ln66_1 == 1)> <Delay = 0.00>
ST_26 : Operation 267 [1/1] (1.23ns)   --->   "%store_ln70 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_39" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 267 'store' 'store_ln70' <Predicate = (!icmp_ln68_1 & trunc_ln66_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_26 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx1223.1.i.exit" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 268 'br' 'br_ln70' <Predicate = (!icmp_ln68_1 & trunc_ln66_1 == 0)> <Delay = 0.00>
ST_26 : Operation 269 [1/1] (1.23ns)   --->   "%store_ln70 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_44" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 269 'store' 'store_ln70' <Predicate = (!icmp_ln68_1 & trunc_ln66_1 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_26 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx1223.1.i.exit" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 270 'br' 'br_ln70' <Predicate = (!icmp_ln68_1 & trunc_ln66_1 == 5)> <Delay = 0.00>
ST_26 : Operation 271 [1/1] (1.23ns)   --->   "%store_ln70 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_45" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 271 'store' 'store_ln70' <Predicate = (!icmp_ln68_1 & trunc_ln66_1 == 7) | (!icmp_ln68_1 & trunc_ln66_1 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_26 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx1223.1.i.exit" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 272 'br' 'br_ln70' <Predicate = (!icmp_ln68_1 & trunc_ln66_1 == 7) | (!icmp_ln68_1 & trunc_ln66_1 == 6)> <Delay = 0.00>
ST_26 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.inc.1.i" [src/conv1.cpp:68->src/conv1.cpp:142]   --->   Operation 273 'br' 'br_ln68' <Predicate = (!icmp_ln68_1)> <Delay = 0.00>
ST_26 : Operation 274 [1/1] (0.79ns)   --->   "%add_ln66_1 = add i5 %zext_ln66, i5 2" [src/conv1.cpp:66->src/conv1.cpp:142]   --->   Operation 274 'add' 'add_ln66_1' <Predicate = (icmp_ln68_1)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 275 [1/1] (0.00ns)   --->   "%lshr_ln68_1 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %add_ln66_1, i32 3, i32 4" [src/conv1.cpp:68->src/conv1.cpp:142]   --->   Operation 275 'partselect' 'lshr_ln68_1' <Predicate = (icmp_ln68_1)> <Delay = 0.00>
ST_26 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln70_6 = zext i2 %lshr_ln68_1" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 276 'zext' 'zext_ln70_6' <Predicate = (icmp_ln68_1)> <Delay = 0.00>
ST_26 : Operation 277 [1/1] (0.78ns)   --->   "%add_ln70_2 = add i6 %zext_ln65, i6 %zext_ln70_6" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 277 'add' 'add_ln70_2' <Predicate = (icmp_ln68_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln70_7 = zext i6 %add_ln70_2" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 278 'zext' 'zext_ln70_7' <Predicate = (icmp_ln68_1)> <Delay = 0.00>
ST_26 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln70_1 = trunc i6 %add_ln70_2" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 279 'trunc' 'trunc_ln70_1' <Predicate = (icmp_ln68_1)> <Delay = 0.00>
ST_26 : Operation 280 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %trunc_ln70_1, i8 0" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 280 'bitconcatenate' 'p_shl3' <Predicate = (icmp_ln68_1)> <Delay = 0.00>
ST_26 : Operation 281 [1/1] (0.80ns)   --->   "%sub_ln70_2 = sub i12 %p_shl3, i12 %zext_ln70_7" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 281 'sub' 'sub_ln70_2' <Predicate = (icmp_ln68_1)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 282 [1/1] (0.42ns)   --->   "%br_ln68 = br void %for.inc.2.i" [src/conv1.cpp:68->src/conv1.cpp:142]   --->   Operation 282 'br' 'br_ln68' <Predicate = (icmp_ln68_1)> <Delay = 0.42>

State 27 <SV = 6> <Delay = 2.04>
ST_27 : Operation 283 [1/1] (0.00ns)   --->   "%w_2 = phi i8 %add_ln68_2, void %arrayidx1223.2.i.exit, i8 0, void %for.inc13.1.i" [src/conv1.cpp:68->src/conv1.cpp:142]   --->   Operation 283 'phi' 'w_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln70_8 = zext i8 %w_2" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 284 'zext' 'zext_ln70_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 285 [1/1] (0.80ns)   --->   "%add_ln70_3 = add i12 %sub_ln70_2, i12 %zext_ln70_8" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 285 'add' 'add_ln70_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln70_9 = zext i12 %add_ln70_3" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 286 'zext' 'zext_ln70_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 287 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_46 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i64 0, i64 %zext_ln70_9" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 287 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_46' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 288 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_47 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i64 0, i64 %zext_ln70_9" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 288 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_47' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 289 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_48 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i64 0, i64 %zext_ln70_9" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 289 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_48' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 290 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_49 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i64 0, i64 %zext_ln70_9" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 290 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_49' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 291 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_50 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i64 0, i64 %zext_ln70_9" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 291 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_50' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 292 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_51 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %zext_ln70_9" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 292 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_51' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 293 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_52 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %zext_ln70_9" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 293 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 294 [1/1] (0.76ns)   --->   "%icmp_ln68_2 = icmp_eq  i8 %w_2, i8 255" [src/conv1.cpp:68->src/conv1.cpp:142]   --->   Operation 294 'icmp' 'icmp_ln68_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 295 [1/1] (0.76ns)   --->   "%add_ln68_2 = add i8 %w_2, i8 1" [src/conv1.cpp:68->src/conv1.cpp:142]   --->   Operation 295 'add' 'add_ln68_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68_2, void %for.inc.2.i.split, void %for.inc13.2.i" [src/conv1.cpp:68->src/conv1.cpp:142]   --->   Operation 296 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 297 [1/1] (0.00ns)   --->   "%speclooptripcount_ln68 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:68->src/conv1.cpp:142]   --->   Operation 297 'speclooptripcount' 'speclooptripcount_ln68' <Predicate = (!icmp_ln68_2)> <Delay = 0.00>
ST_27 : Operation 298 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/conv1.cpp:68->src/conv1.cpp:142]   --->   Operation 298 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln68_2)> <Delay = 0.00>
ST_27 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln66_2 = trunc i4 %h_1" [src/conv1.cpp:66->src/conv1.cpp:142]   --->   Operation 299 'trunc' 'trunc_ln66_2' <Predicate = (!icmp_ln68_2)> <Delay = 0.00>
ST_27 : Operation 300 [1/1] (0.73ns)   --->   "%switch_ln70 = switch i3 %trunc_ln66_2, void %arrayidx1223.2.i.case.0, i3 4, void %arrayidx1223.2.i.case.6, i3 5, void %arrayidx1223.2.i.case.7, i3 0, void %arrayidx1223.2.i.case.2, i3 1, void %arrayidx1223.2.i.case.3, i3 2, void %arrayidx1223.2.i.case.4, i3 3, void %arrayidx1223.2.i.case.5" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 300 'switch' 'switch_ln70' <Predicate = (!icmp_ln68_2)> <Delay = 0.73>
ST_27 : Operation 301 [1/1] (1.23ns)   --->   "%store_ln70 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_50" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 301 'store' 'store_ln70' <Predicate = (!icmp_ln68_2 & trunc_ln66_2 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_27 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx1223.2.i.exit" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 302 'br' 'br_ln70' <Predicate = (!icmp_ln68_2 & trunc_ln66_2 == 3)> <Delay = 0.00>
ST_27 : Operation 303 [1/1] (1.23ns)   --->   "%store_ln70 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_49" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 303 'store' 'store_ln70' <Predicate = (!icmp_ln68_2 & trunc_ln66_2 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_27 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx1223.2.i.exit" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 304 'br' 'br_ln70' <Predicate = (!icmp_ln68_2 & trunc_ln66_2 == 2)> <Delay = 0.00>
ST_27 : Operation 305 [1/1] (1.23ns)   --->   "%store_ln70 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_48" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 305 'store' 'store_ln70' <Predicate = (!icmp_ln68_2 & trunc_ln66_2 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_27 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx1223.2.i.exit" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 306 'br' 'br_ln70' <Predicate = (!icmp_ln68_2 & trunc_ln66_2 == 1)> <Delay = 0.00>
ST_27 : Operation 307 [1/1] (1.23ns)   --->   "%store_ln70 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_47" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 307 'store' 'store_ln70' <Predicate = (!icmp_ln68_2 & trunc_ln66_2 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_27 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx1223.2.i.exit" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 308 'br' 'br_ln70' <Predicate = (!icmp_ln68_2 & trunc_ln66_2 == 0)> <Delay = 0.00>
ST_27 : Operation 309 [1/1] (1.23ns)   --->   "%store_ln70 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_52" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 309 'store' 'store_ln70' <Predicate = (!icmp_ln68_2 & trunc_ln66_2 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_27 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx1223.2.i.exit" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 310 'br' 'br_ln70' <Predicate = (!icmp_ln68_2 & trunc_ln66_2 == 5)> <Delay = 0.00>
ST_27 : Operation 311 [1/1] (1.23ns)   --->   "%store_ln70 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_51" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 311 'store' 'store_ln70' <Predicate = (!icmp_ln68_2 & trunc_ln66_2 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_27 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx1223.2.i.exit" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 312 'br' 'br_ln70' <Predicate = (!icmp_ln68_2 & trunc_ln66_2 == 4)> <Delay = 0.00>
ST_27 : Operation 313 [1/1] (1.23ns)   --->   "%store_ln70 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_46" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 313 'store' 'store_ln70' <Predicate = (!icmp_ln68_2 & trunc_ln66_2 == 7) | (!icmp_ln68_2 & trunc_ln66_2 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_27 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx1223.2.i.exit" [src/conv1.cpp:70->src/conv1.cpp:142]   --->   Operation 314 'br' 'br_ln70' <Predicate = (!icmp_ln68_2 & trunc_ln66_2 == 7) | (!icmp_ln68_2 & trunc_ln66_2 == 6)> <Delay = 0.00>
ST_27 : Operation 315 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.inc.2.i" [src/conv1.cpp:68->src/conv1.cpp:142]   --->   Operation 315 'br' 'br_ln68' <Predicate = (!icmp_ln68_2)> <Delay = 0.00>
ST_27 : Operation 316 [1/1] (0.79ns)   --->   "%add_ln66_2 = add i4 %h_1, i4 3" [src/conv1.cpp:66->src/conv1.cpp:142]   --->   Operation 316 'add' 'add_ln66_2' <Predicate = (icmp_ln68_2)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 317 [1/1] (0.00ns)   --->   "%br_ln66 = br void %BW.i" [src/conv1.cpp:66->src/conv1.cpp:142]   --->   Operation 317 'br' 'br_ln66' <Predicate = (icmp_ln68_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.765ns
The critical path consists of the following:
	wire read operation ('h_read') on port 'h' [15]  (0.000 ns)
	'add' operation ('add_ln126_6', src/conv1.cpp:126) [22]  (0.765 ns)

 <State 2>: 4.356ns
The critical path consists of the following:
	'load' operation ('bout') on local variable 'bout' [27]  (0.000 ns)
	'add' operation ('empty_69', src/conv1.cpp:125) [39]  (0.781 ns)
	'mul' operation ('mul_ln126', src/conv1.cpp:126) [46]  (2.490 ns)
	'add' operation ('add_ln126', src/conv1.cpp:126) [48]  (1.085 ns)

 <State 3>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_biases_load') on array 'conv1_biases' [44]  (1.237 ns)

 <State 4>: 3.644ns
The critical path consists of the following:
	'phi' operation ('bh', src/conv1.cpp:126) with incoming values : ('add_ln126_5', src/conv1.cpp:126) [51]  (0.000 ns)
	'add' operation ('add_ln132', src/conv1.cpp:132) [62]  (0.789 ns)
	'sub' operation ('sub_ln132', src/conv1.cpp:132) [66]  (0.809 ns)
	'call' operation ('call_ln132', src/conv1.cpp:132) to 'export_output_buffer_c1_Pipeline_RELU' [67]  (2.046 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_72', src/conv1.cpp:139) on port 'i2' (src/conv1.cpp:139) [79]  (7.300 ns)

 <State 6>: 2.734ns
The critical path consists of the following:
	'add' operation ('add_ln126_3', src/conv1.cpp:126) [104]  (0.765 ns)
	'sub' operation ('sub_ln126_1', src/conv1.cpp:126) [109]  (0.884 ns)
	'add' operation ('add_ln126_4', src/conv1.cpp:126) [111]  (1.085 ns)

 <State 7>: 1.909ns
The critical path consists of the following:
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_28', src/conv1.cpp:132) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7' [95]  (1.237 ns)
	'mux' operation ('tmp_s', src/conv1.cpp:132) [99]  (0.672 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln139', src/conv1.cpp:139) on port 'i2' (src/conv1.cpp:139) [101]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_76', src/conv1.cpp:126) on port 'i2' (src/conv1.cpp:126) [112]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_76', src/conv1.cpp:126) on port 'i2' (src/conv1.cpp:126) [112]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_76', src/conv1.cpp:126) on port 'i2' (src/conv1.cpp:126) [112]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_76', src/conv1.cpp:126) on port 'i2' (src/conv1.cpp:126) [112]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('i2_addr_289', src/conv1.cpp:139) [120]  (0.000 ns)
	bus request operation ('empty_77', src/conv1.cpp:139) on port 'i2' (src/conv1.cpp:139) [121]  (7.300 ns)

 <State 14>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('loop_index_1') with incoming values : ('empty_79') [124]  (0.427 ns)

 <State 15>: 2.046ns
The critical path consists of the following:
	'phi' operation ('loop_index_1') with incoming values : ('empty_79') [124]  (0.000 ns)
	'add' operation ('empty_78', src/conv1.cpp:132) [126]  (0.809 ns)
	'getelementptr' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_53', src/conv1.cpp:132) [128]  (0.000 ns)
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_57', src/conv1.cpp:132) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6' [137]  (1.237 ns)

 <State 16>: 1.909ns
The critical path consists of the following:
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_57', src/conv1.cpp:132) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6' [137]  (1.237 ns)
	'mux' operation ('tmp_2', src/conv1.cpp:132) [141]  (0.672 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln139', src/conv1.cpp:139) on port 'i2' (src/conv1.cpp:139) [143]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_81', src/conv1.cpp:126) on port 'i2' (src/conv1.cpp:126) [146]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_81', src/conv1.cpp:126) on port 'i2' (src/conv1.cpp:126) [146]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_81', src/conv1.cpp:126) on port 'i2' (src/conv1.cpp:126) [146]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_81', src/conv1.cpp:126) on port 'i2' (src/conv1.cpp:126) [146]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_81', src/conv1.cpp:126) on port 'i2' (src/conv1.cpp:126) [146]  (7.300 ns)

 <State 23>: 0.797ns
The critical path consists of the following:
	'load' operation ('o', src/conv1.cpp:70->src/conv1.cpp:142) on local variable 'o' [157]  (0.000 ns)
	'icmp' operation ('icmp_ln65', src/conv1.cpp:65->src/conv1.cpp:142) [161]  (0.797 ns)

 <State 24>: 1.224ns
The critical path consists of the following:
	'phi' operation ('h', src/conv1.cpp:66->src/conv1.cpp:142) with incoming values : ('add_ln66_2', src/conv1.cpp:66->src/conv1.cpp:142) [169]  (0.000 ns)
	'sub' operation ('sub_ln70', src/conv1.cpp:70->src/conv1.cpp:142) [180]  (0.809 ns)
	blocking operation 0.415 ns on control path)

 <State 25>: 2.046ns
The critical path consists of the following:
	'phi' operation ('w', src/conv1.cpp:68->src/conv1.cpp:142) with incoming values : ('add_ln68', src/conv1.cpp:68->src/conv1.cpp:142) [183]  (0.000 ns)
	'add' operation ('add_ln70', src/conv1.cpp:70->src/conv1.cpp:142) [185]  (0.809 ns)
	'getelementptr' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_37', src/conv1.cpp:70->src/conv1.cpp:142) [192]  (0.000 ns)
	'store' operation ('store_ln70', src/conv1.cpp:70->src/conv1.cpp:142) of constant 0 on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2' [203]  (1.237 ns)

 <State 26>: 2.395ns
The critical path consists of the following:
	'add' operation ('add_ln66_1', src/conv1.cpp:66->src/conv1.cpp:142) [277]  (0.797 ns)
	'add' operation ('add_ln70_2', src/conv1.cpp:70->src/conv1.cpp:142) [280]  (0.789 ns)
	'sub' operation ('sub_ln70_2', src/conv1.cpp:70->src/conv1.cpp:142) [284]  (0.809 ns)

 <State 27>: 2.046ns
The critical path consists of the following:
	'phi' operation ('w', src/conv1.cpp:68->src/conv1.cpp:142) with incoming values : ('add_ln68_2', src/conv1.cpp:68->src/conv1.cpp:142) [287]  (0.000 ns)
	'add' operation ('add_ln70_3', src/conv1.cpp:70->src/conv1.cpp:142) [289]  (0.809 ns)
	'getelementptr' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_50', src/conv1.cpp:70->src/conv1.cpp:142) [295]  (0.000 ns)
	'store' operation ('store_ln70', src/conv1.cpp:70->src/conv1.cpp:142) of constant 0 on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2' [307]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
