0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/HP_OWNER/Desktop/project/ladner_fischer_adder/ladner_fischer_adder.sim/sim_1/behav/xsim/glbl.v,1554896431,verilog,,,,glbl,,,,,,,,
C:/Users/HP_OWNER/Desktop/project/ladner_fischer_adder/ladner_fischer_adder.srcs/sim_1/new/prog_sim.v,1555144457,verilog,,,,prog_sim,,,,,,,,
C:/Users/HP_OWNER/Desktop/project/ladner_fischer_adder/ladner_fischer_adder.srcs/sources_1/new/PG.v,1554896431,verilog,,C:/Users/HP_OWNER/Desktop/project/ladner_fischer_adder/ladner_fischer_adder.srcs/sources_1/new/eight_bits_adder.v,,PG,,,,,,,,
C:/Users/HP_OWNER/Desktop/project/ladner_fischer_adder/ladner_fischer_adder.srcs/sources_1/new/eight_bits_adder.v,1554896431,verilog,,C:/Users/HP_OWNER/Desktop/project/ladner_fischer_adder/ladner_fischer_adder.srcs/sources_1/new/four_bits_adder.v,,eight_bits_adder,,,,,,,,
C:/Users/HP_OWNER/Desktop/project/ladner_fischer_adder/ladner_fischer_adder.srcs/sources_1/new/four_bits_adder.v,1554896431,verilog,,C:/Users/HP_OWNER/Desktop/project/ladner_fischer_adder/ladner_fischer_adder.srcs/sources_1/new/fpga.v,,four_bits_adder,,,,,,,,
C:/Users/HP_OWNER/Desktop/project/ladner_fischer_adder/ladner_fischer_adder.srcs/sources_1/new/fpga.v,1555143801,verilog,,C:/Users/HP_OWNER/Desktop/project/ladner_fischer_adder/ladner_fischer_adder.srcs/sources_1/new/p_g.v,,Basys3_prog,,,,,,,,
C:/Users/HP_OWNER/Desktop/project/ladner_fischer_adder/ladner_fischer_adder.srcs/sources_1/new/p_g.v,1554896431,verilog,,C:/Users/HP_OWNER/Desktop/project/ladner_fischer_adder/ladner_fischer_adder.srcs/sources_1/new/two_bits_adder.v,,p_g,,,,,,,,
C:/Users/HP_OWNER/Desktop/project/ladner_fischer_adder/ladner_fischer_adder.srcs/sources_1/new/two_bits_adder.v,1554896431,verilog,,C:/Users/HP_OWNER/Desktop/project/ladner_fischer_adder/ladner_fischer_adder.srcs/sim_1/new/prog_sim.v,,two_bits_adder,,,,,,,,
