module reduction_operators();

  reg [4:0] my_val1 = 5'b1_1111;  // 5 bit variable
  reg [8:0] my_val2 = 9'b1_0101_1110; 
  reg result;
  
  // Procedure used to continously monitor 'my_val1', 'my_val2', and 'result'
    initial begin
      $monitor("MON my_val1=%b, my_val2=%b, result=%b", my_val1, my_val2, result);
    end

    // Procedure used to generate stimulus
    initial begin
        result = &my_val1; // AND reduction
        #1;                // wait some time between examples
		result = &my_val2;
		
		#1;
		result = ~&my_val2; // NAND reduction
		#1;
		result = ~&my_val1;
		
		#1;
		result = |my_val2; // OR reduction
		
		#1;
		result = ~|my_val2; // NOR reduction
		
		#1;
		result = ^my_val1; // XOR reduction
		
		#1;
		result = ~^my_val1; //XNOR reduction
		
		// change the values of my_val1/2 and perform some bit reduction operations
		// Ex: my_val1 = 5'b1_001-
		// result = ~& my_val1
		end
		
endmodule
		