# ğŸ“Œ CMOS Astable Multivibrator  

This project implements a **CMOS Astable Multivibrator**, a free-running oscillator circuit that continuously generates a square wave without requiring any external trigger.  

The design is implemented using **Microwind** for transistor-level CMOS layout and **NGSpice** for simulation to verify the oscillation waveform.  

---

## ğŸ“‚ Repository Structure  
CMOS-Astable-Multivibrator/
â”‚â”€â”€ Schematics/ â†’ NGSpice simulation files (.cir, .sp)
â”‚â”€â”€ Layout/ â†’ Microwind CMOS layout files (.mw)
â”‚â”€â”€ Results/ â†’ Simulation waveforms & timing analysis (.png)
â”‚â”€â”€ Docs/ â†’ Project report & documentation (.pdf, .md)

yaml
Copy code

---

## ğŸ“· Design Media  

### ğŸ”¹ Layout View (Basic Astable Multivibrator)  
- Designed in **Microwind**  
- CMOS inverter pairs with RC feedback network  
- Generates oscillations at the output node  

![Astable Layout](./Astable_Multivibrator/circuit.png)  

---

### ğŸ”¹ Layout View (Extended Circuit with Q and QÌ…)  
- Includes **OUTPUT** and **Qbar** (complementary outputs)  
- Uses resistors and capacitors for timing control  
- Integrated **clock/reset inputs** visible in the layout  
- Metal layers (Blue, Red) used for routing **Vdd, Vss, feedback, and control signals**  



---

### ğŸ”¹ Simulation (NGSpice)  
- Output waveform shows **continuous oscillation** between logic HIGH and LOW  
- Extended design also provides **Q/QÌ… complementary outputs**  


---

## âš¡ Working Principle  

The astable multivibrator consists of **two CMOS inverters** connected in a regenerative feedback loop using **resistors and capacitors**.  

1. Capacitor charging/discharging alternately flips the output.  
2. Oscillations continue indefinitely without an external clock.  
3. In the extended design, complementary outputs (Q and QÌ…) are also obtained, useful for sequential logic.  

### ğŸ“ Frequency of oscillation  

\[
f \approx \frac{1}{2 \cdot R \cdot C \cdot \ln(2)}
\]

- \(R\) â†’ Resistor value in feedback loop  
- \(C\) â†’ Capacitor value in feedback loop  

---

## ğŸ›  Tools Used  
- **Microwind** â†’ CMOS layout design & verification  
- **NGSpice** â†’ Circuit-level transient simulation  
- **GitHub** â†’ Version control & project hosting  

---


ğŸ“Œ Applications
Clock signal generation

Pulse generation for digital circuits

Timing circuits in embedded systems

Oscillators in communication systems

Sequential logic with complementary outputs

ğŸ“– References
CMOS VLSI Design by Neil Weste & David Harris

NGSpice Documentation: http://ngspice.sourceforge.net

Microwind Official Website: http://www.microwind.org

DUNNA MANIKANTA 
bt22ece104@iiitn.ac.in







