
---------- Begin Simulation Statistics ----------
final_tick                                81627164000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 455289                       # Simulator instruction rate (inst/s)
host_mem_usage                                 681240                       # Number of bytes of host memory used
host_op_rate                                   456183                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   219.64                       # Real time elapsed on the host
host_tick_rate                              371639152                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081627                       # Number of seconds simulated
sim_ticks                                 81627164000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.616833                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2096244                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2104307                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81379                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728760                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                301                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1021                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              720                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4479139                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65346                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          163                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.632543                       # CPI: cycles per instruction
system.cpu.discardedOps                        190774                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42614940                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43408128                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11002217                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        30880480                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.612541                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        163254328                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132373848                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        57896                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        132254                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          178                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       695250                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          190                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1390877                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            191                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  81627164000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              19375                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        40236                       # Transaction distribution
system.membus.trans_dist::CleanEvict            17651                       # Transaction distribution
system.membus.trans_dist::ReadExReq             54992                       # Transaction distribution
system.membus.trans_dist::ReadExResp            54992                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19375                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       206621                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 206621                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29338368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29338368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             74367                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   74367    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               74367                       # Request fanout histogram
system.membus.respLayer1.occupancy         1292925250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           797913500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  81627164000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            379086                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       713477                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          321                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           39529                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           316542                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          316541                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           443                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       378643                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2085297                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2086504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       195584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    350316800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              350512384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           58078                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10300416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           753706                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000492                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022241                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 753336     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    369      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             753706                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3389686500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3128330994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1993500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  81627164000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  150                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               621105                       # number of demand (read+write) hits
system.l2.demand_hits::total                   621255                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 150                       # number of overall hits
system.l2.overall_hits::.cpu.data              621105                       # number of overall hits
system.l2.overall_hits::total                  621255                       # number of overall hits
system.l2.demand_misses::.cpu.inst                293                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              74080                       # number of demand (read+write) misses
system.l2.demand_misses::total                  74373                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               293                       # number of overall misses
system.l2.overall_misses::.cpu.data             74080                       # number of overall misses
system.l2.overall_misses::total                 74373                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     28727500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   8801677000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8830404500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     28727500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   8801677000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8830404500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              443                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           695185                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               695628                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             443                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          695185                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              695628                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.661400                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.106562                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.106915                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.661400                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.106562                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.106915                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98046.075085                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 118813.134449                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118731.320506                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98046.075085                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 118813.134449                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118731.320506                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               40236                       # number of writebacks
system.l2.writebacks::total                     40236                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           293                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         74074                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             74367                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          293                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        74074                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            74367                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     25797500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8060514500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8086312000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     25797500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8060514500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8086312000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.661400                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.106553                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.106906                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.661400                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.106553                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.106906                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 88046.075085                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 108817.054567                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108735.218578                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 88046.075085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 108817.054567                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108735.218578                       # average overall mshr miss latency
system.l2.replacements                          58078                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       673241                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           673241                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       673241                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       673241                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          300                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              300                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          300                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          300                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            261550                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                261550                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           54992                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               54992                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   6893013500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6893013500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        316542                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            316542                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.173727                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.173727                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 125345.750291                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125345.750291                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        54992                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          54992                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6343093500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6343093500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.173727                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.173727                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 115345.750291                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115345.750291                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            150                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                150                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          293                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              293                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     28727500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     28727500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.661400                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.661400                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98046.075085                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98046.075085                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          293                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          293                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     25797500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25797500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.661400                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.661400                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 88046.075085                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88046.075085                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        359555                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            359555                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        19088                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           19088                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1908663500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1908663500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       378643                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        378643                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.050412                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.050412                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99992.848910                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99992.848910                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        19082                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        19082                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1717421000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1717421000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.050396                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.050396                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90002.148622                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90002.148622                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  81627164000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15853.134688                       # Cycle average of tags in use
system.l2.tags.total_refs                     1390693                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     74462                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.676546                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      41.756474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        51.938240                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15759.439975                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.961880                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.967599                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          974                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15407                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11200054                       # Number of tag accesses
system.l2.tags.data_accesses                 11200054                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  81627164000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          75008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18962944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19037952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        75008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         75008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10300416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10300416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           74074                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               74367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        40236                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              40236                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            918910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         232311685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             233230595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       918910                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           918910                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      126188581                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            126188581                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      126188581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           918910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        232311685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            359419176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    160944.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1172.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    296265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008892360500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9854                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9854                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              412149                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             151272                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       74367                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      40236                       # Number of write requests accepted
system.mem_ctrls.readBursts                    297468                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   160944                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     31                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             10184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             10076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10032                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11625536750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1487185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17202480500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39085.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57835.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   267830                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  144930                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                297468                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               160944                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   58559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   58636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   58747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   59835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   15798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   14521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  10572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        45594                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    643.388516                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   531.784362                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   344.889910                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          730      1.60%      1.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          841      1.84%      3.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        14749     32.35%     35.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1090      2.39%     38.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5515     12.10%     50.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1058      2.32%     52.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3335      7.31%     59.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          509      1.12%     61.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        17767     38.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        45594                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9854                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.183580                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.858336                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    177.594267                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         9852     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9854                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9854                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.330120                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.296049                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.128734                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9057     91.91%     91.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.04%     91.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               16      0.16%     92.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               18      0.18%     92.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              665      6.75%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               78      0.79%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.04%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.07%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9854                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19035968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10298688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19037952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10300416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       233.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       126.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    233.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    126.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   81442482000                       # Total gap between requests
system.mem_ctrls.avgGap                     710648.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        75008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18960960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     10298688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 918909.788413082715                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 232287379.235667169094                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 126167411.622924938798                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1172                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       296296                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       160944                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     46053000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  17156427500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1874254044750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39294.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     57903.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11645380.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            162049440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             86131320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1058554980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          417542580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6443271120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11372536830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      21767958240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        41308044510                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        506.057573                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  56441168500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2725580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  22460415500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            163491720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             86897910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1065145200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          422444160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6443271120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11354498040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      21783148800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        41318896950                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        506.190524                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  56480198000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2725580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22421386000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     81627164000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  81627164000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7019042                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7019042                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7019042                       # number of overall hits
system.cpu.icache.overall_hits::total         7019042                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          443                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            443                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          443                       # number of overall misses
system.cpu.icache.overall_misses::total           443                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     31736500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     31736500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     31736500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     31736500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7019485                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7019485                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7019485                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7019485                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000063                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000063                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000063                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000063                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71639.954853                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71639.954853                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71639.954853                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71639.954853                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          321                       # number of writebacks
system.cpu.icache.writebacks::total               321                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          443                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          443                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          443                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          443                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     31293500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     31293500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     31293500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     31293500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70639.954853                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70639.954853                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70639.954853                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70639.954853                       # average overall mshr miss latency
system.cpu.icache.replacements                    321                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7019042                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7019042                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          443                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           443                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     31736500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     31736500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7019485                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7019485                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71639.954853                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71639.954853                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     31293500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     31293500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70639.954853                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70639.954853                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  81627164000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           112.569489                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7019485                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               443                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15845.338600                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   112.569489                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.879449                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.879449                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14039413                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14039413                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  81627164000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  81627164000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  81627164000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51337138                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51337138                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51338402                       # number of overall hits
system.cpu.dcache.overall_hits::total        51338402                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       711632                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         711632                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       718789                       # number of overall misses
system.cpu.dcache.overall_misses::total        718789                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  18682231500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  18682231500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  18682231500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  18682231500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52048770                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52048770                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52057191                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52057191                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013672                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013672                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013808                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013808                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26252.657975                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26252.657975                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25991.259605                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25991.259605                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       673241                       # number of writebacks
system.cpu.dcache.writebacks::total            673241                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18427                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18427                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18427                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18427                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       693205                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       693205                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       695185                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       695185                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16390545000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16390545000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16568246000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16568246000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013318                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013318                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013354                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013354                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23644.585656                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23644.585656                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23832.858879                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23832.858879                       # average overall mshr miss latency
system.cpu.dcache.replacements                 694928                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40720060                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40720060                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       378624                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        378624                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6801650000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6801650000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41098684                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41098684                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009213                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009213                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 17964.128000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17964.128000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1961                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1961                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       376663                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       376663                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6271705500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6271705500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009165                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009165                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16650.707662                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16650.707662                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10617078                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10617078                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       333008                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       333008                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  11880581500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11880581500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030411                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030411                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 35676.564827                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35676.564827                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       316542                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       316542                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  10118839500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10118839500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.028908                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028908                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 31966.814830                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31966.814830                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1264                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1264                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7157                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7157                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.849899                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.849899                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    177701000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    177701000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 89747.979798                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89747.979798                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  81627164000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           251.958125                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52033662                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            695184                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             74.848762                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   251.958125                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984211                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984211                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          203                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         208924252                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        208924252                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  81627164000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  81627164000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
