$date
	Sun Jan  4 08:33:09 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_SISO $end
$var wire 1 ! data_out $end
$var reg 1 " clk $end
$var reg 1 # data_in $end
$var reg 1 $ enb $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # data_in $end
$var wire 1 $ enb $end
$var wire 1 % rst $end
$var reg 1 ! data_out $end
$var reg 4 & temp [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
1%
0$
0#
0"
x!
$end
#5000
b0 &
1"
#10000
0"
1$
0%
#15000
0!
1"
#20000
0"
1#
#25000
b1000 &
1"
#30000
0"
0#
#35000
b100 &
1"
#40000
0"
1#
#45000
b1010 &
1"
#50000
0"
#55000
b1101 &
1"
#60000
0"
0$
#65000
1"
#70000
0"
0#
#75000
1"
#80000
0"
1#
#85000
1"
#90000
0"
1$
#95000
1!
b1110 &
1"
#100000
0"
#105000
0!
b1111 &
1"
#110000
0"
1%
#115000
1!
b1111 &
1"
#120000
0"
0%
#125000
b1111 &
1"
#130000
0"
#135000
b1111 &
1"
#140000
0"
#145000
b1111 &
1"
#150000
0"
0#
#155000
b111 &
1"
#160000
0"
#165000
b11 &
1"
#170000
0"
#175000
b1 &
1"
#180000
0"
#185000
b0 &
1"
#190000
0"
