#ifdef SIMULATION
#ifndef _KF32A13K_REG_SIMULATION_RAM_H_
#define _KF32A13K_REG_SIMULATION_RAM_H_
#ifdef __cplusplus
extern "C" {
#endif



//--------

#define HWIO_RAM_RGNLA0_ADDR  0xF9003000  
#define HWIO_RAM_RGNLA0_RAM_RGNLA0_LADDR_SHFT 0
#define HWIO_RAM_RGNLA0_RAM_RGNLA0_LADDR_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNLA1_ADDR  0xF9003004  
#define HWIO_RAM_RGNLA1_RAM_RGNLA1_LADDR_SHFT 0
#define HWIO_RAM_RGNLA1_RAM_RGNLA1_LADDR_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNLA2_ADDR  0xF9003008  
#define HWIO_RAM_RGNLA2_RAM_RGNLA2_LADDR_SHFT 0
#define HWIO_RAM_RGNLA2_RAM_RGNLA2_LADDR_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNLA3_ADDR  0xF900300C  
#define HWIO_RAM_RGNLA3_RAM_RGNLA3_LADDR_SHFT 0
#define HWIO_RAM_RGNLA3_RAM_RGNLA3_LADDR_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNLA4_ADDR  0xF9003010  
#define HWIO_RAM_RGNLA4_RAM_RGNLA4_LADDR_SHFT 0
#define HWIO_RAM_RGNLA4_RAM_RGNLA4_LADDR_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNLA5_ADDR  0xF9003014  
#define HWIO_RAM_RGNLA5_RAM_RGNLA5_LADDR_SHFT 0
#define HWIO_RAM_RGNLA5_RAM_RGNLA5_LADDR_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNLA6_ADDR  0xF9003018  
#define HWIO_RAM_RGNLA6_RAM_RGNLA6_LADDR_SHFT 0
#define HWIO_RAM_RGNLA6_RAM_RGNLA6_LADDR_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNLA7_ADDR  0xF900301C  
#define HWIO_RAM_RGNLA7_RAM_RGNLA7_LADDR_SHFT 0
#define HWIO_RAM_RGNLA7_RAM_RGNLA7_LADDR_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNUA0_ADDR  0xF9003020  
#define HWIO_RAM_RGNUA0_RAM_RGNUA0_UADDR_SHFT 0
#define HWIO_RAM_RGNUA0_RAM_RGNUA0_UADDR_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNUA1_ADDR  0xF9003024  
#define HWIO_RAM_RGNUA1_RAM_RGNUA1_UADDR_SHFT 0
#define HWIO_RAM_RGNUA1_RAM_RGNUA1_UADDR_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNUA2_ADDR  0xF9003028  
#define HWIO_RAM_RGNUA2_RAM_RGNUA2_UADDR_SHFT 0
#define HWIO_RAM_RGNUA2_RAM_RGNUA2_UADDR_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNUA3_ADDR  0xF900302C  
#define HWIO_RAM_RGNUA3_RAM_RGNUA3_UADDR_SHFT 0
#define HWIO_RAM_RGNUA3_RAM_RGNUA3_UADDR_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNUA4_ADDR  0xF9003030  
#define HWIO_RAM_RGNUA4_RAM_RGNUA4_UADDR_SHFT 0
#define HWIO_RAM_RGNUA4_RAM_RGNUA4_UADDR_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNUA5_ADDR  0xF9003034  
#define HWIO_RAM_RGNUA5_RAM_RGNUA5_UADDR_SHFT 0
#define HWIO_RAM_RGNUA5_RAM_RGNUA5_UADDR_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNUA6_ADDR  0xF9003038  
#define HWIO_RAM_RGNUA6_RAM_RGNUA6_UADDR_SHFT 0
#define HWIO_RAM_RGNUA6_RAM_RGNUA6_UADDR_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNUA7_ADDR  0xF900303C  
#define HWIO_RAM_RGNUA7_RAM_RGNUA7_UADDR_SHFT 0
#define HWIO_RAM_RGNUA7_RAM_RGNUA7_UADDR_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNACCENA0_W_ADDR  0xF9003040  
#define HWIO_RAM_RGNACCENA0_W_RAM_RGNACCENA0_W_WEN_SHFT 0
#define HWIO_RAM_RGNACCENA0_W_RAM_RGNACCENA0_W_WEN_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNACCENA1_W_ADDR  0xF9003044  
#define HWIO_RAM_RGNACCENA1_W_RAM_RGNACCENA1_W_WEN_SHFT 0
#define HWIO_RAM_RGNACCENA1_W_RAM_RGNACCENA1_W_WEN_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNACCENA2_W_ADDR  0xF9003048  
#define HWIO_RAM_RGNACCENA2_W_RAM_RGNACCENA2_W_WEN_SHFT 0
#define HWIO_RAM_RGNACCENA2_W_RAM_RGNACCENA2_W_WEN_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNACCENA3_W_ADDR  0xF900304C  
#define HWIO_RAM_RGNACCENA3_W_RAM_RGNACCENA3_W_WEN_SHFT 0
#define HWIO_RAM_RGNACCENA3_W_RAM_RGNACCENA3_W_WEN_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNACCENA4_W_ADDR  0xF9003050  
#define HWIO_RAM_RGNACCENA4_W_RAM_RGNACCENA4_W_WEN_SHFT 0
#define HWIO_RAM_RGNACCENA4_W_RAM_RGNACCENA4_W_WEN_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNACCENA5_W_ADDR  0xF9003054  
#define HWIO_RAM_RGNACCENA5_W_RAM_RGNACCENA5_W_WEN_SHFT 0
#define HWIO_RAM_RGNACCENA5_W_RAM_RGNACCENA5_W_WEN_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNACCENA6_W_ADDR  0xF9003058  
#define HWIO_RAM_RGNACCENA6_W_RAM_RGNACCENA6_W_WEN_SHFT 0
#define HWIO_RAM_RGNACCENA6_W_RAM_RGNACCENA6_W_WEN_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNACCENA7_W_ADDR  0xF900305C  
#define HWIO_RAM_RGNACCENA7_W_RAM_RGNACCENA7_W_WEN_SHFT 0
#define HWIO_RAM_RGNACCENA7_W_RAM_RGNACCENA7_W_WEN_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNACCENB0_W_ADDR  0xF9003060  
#define HWIO_RAM_RGNACCENB0_W_RAM_RGNACCENB0_W_WEN_SHFT 0
#define HWIO_RAM_RGNACCENB0_W_RAM_RGNACCENB0_W_WEN_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNACCENB1_W_ADDR  0xF9003064  
#define HWIO_RAM_RGNACCENB1_W_RAM_RGNACCENB1_W_WEN_SHFT 0
#define HWIO_RAM_RGNACCENB1_W_RAM_RGNACCENB1_W_WEN_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNACCENB2_W_ADDR  0xF9003068  
#define HWIO_RAM_RGNACCENB2_W_RAM_RGNACCENB2_W_WEN_SHFT 0
#define HWIO_RAM_RGNACCENB2_W_RAM_RGNACCENB2_W_WEN_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNACCENB3_W_ADDR  0xF900306C  
#define HWIO_RAM_RGNACCENB3_W_RAM_RGNACCENB3_W_WEN_SHFT 0
#define HWIO_RAM_RGNACCENB3_W_RAM_RGNACCENB3_W_WEN_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNACCENB4_W_ADDR  0xF9003070  
#define HWIO_RAM_RGNACCENB4_W_RAM_RGNACCENB4_W_WEN_SHFT 0
#define HWIO_RAM_RGNACCENB4_W_RAM_RGNACCENB4_W_WEN_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNACCENB5_W_ADDR  0xF9003074  
#define HWIO_RAM_RGNACCENB5_W_RAM_RGNACCENB5_W_WEN_SHFT 0
#define HWIO_RAM_RGNACCENB5_W_RAM_RGNACCENB5_W_WEN_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNACCENB6_W_ADDR  0xF9003078  
#define HWIO_RAM_RGNACCENB6_W_RAM_RGNACCENB6_W_WEN_SHFT 0
#define HWIO_RAM_RGNACCENB6_W_RAM_RGNACCENB6_W_WEN_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNACCENB7_W_ADDR  0xF900307C  
#define HWIO_RAM_RGNACCENB7_W_RAM_RGNACCENB7_W_WEN_SHFT 0
#define HWIO_RAM_RGNACCENB7_W_RAM_RGNACCENB7_W_WEN_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNACCENA0_R_ADDR  0xF9003080  
#define HWIO_RAM_RGNACCENA0_R_RAM_RGNACCENA0_R_REN_SHFT 0
#define HWIO_RAM_RGNACCENA0_R_RAM_RGNACCENA0_R_REN_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNACCENA1_R_ADDR  0xF9003084  
#define HWIO_RAM_RGNACCENA1_R_RAM_RGNACCENA1_R_REN_SHFT 0
#define HWIO_RAM_RGNACCENA1_R_RAM_RGNACCENA1_R_REN_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNACCENA2_R_ADDR  0xF9003088  
#define HWIO_RAM_RGNACCENA2_R_RAM_RGNACCENA2_R_REN_SHFT 0
#define HWIO_RAM_RGNACCENA2_R_RAM_RGNACCENA2_R_REN_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNACCENA3_R_ADDR  0xF900308C  
#define HWIO_RAM_RGNACCENA3_R_RAM_RGNACCENA3_R_REN_SHFT 0
#define HWIO_RAM_RGNACCENA3_R_RAM_RGNACCENA3_R_REN_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNACCENA4_R_ADDR  0xF9003090  
#define HWIO_RAM_RGNACCENA4_R_RAM_RGNACCENA4_R_REN_SHFT 0
#define HWIO_RAM_RGNACCENA4_R_RAM_RGNACCENA4_R_REN_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNACCENA5_R_ADDR  0xF9003094  
#define HWIO_RAM_RGNACCENA5_R_RAM_RGNACCENA5_R_REN_SHFT 0
#define HWIO_RAM_RGNACCENA5_R_RAM_RGNACCENA5_R_REN_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNACCENA6_R_ADDR  0xF9003098  
#define HWIO_RAM_RGNACCENA6_R_RAM_RGNACCENA6_R_REN_SHFT 0
#define HWIO_RAM_RGNACCENA6_R_RAM_RGNACCENA6_R_REN_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNACCENA7_R_ADDR  0xF900309C  
#define HWIO_RAM_RGNACCENA7_R_RAM_RGNACCENA7_R_REN_SHFT 0
#define HWIO_RAM_RGNACCENA7_R_RAM_RGNACCENA7_R_REN_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNACCENB0_R_ADDR  0xF90030A0  
#define HWIO_RAM_RGNACCENB0_R_RAM_RGNACCENB0_R_REN_SHFT 0
#define HWIO_RAM_RGNACCENB0_R_RAM_RGNACCENB0_R_REN_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNACCENB1_R_ADDR  0xF90030A4  
#define HWIO_RAM_RGNACCENB1_R_RAM_RGNACCENB1_R_REN_SHFT 0
#define HWIO_RAM_RGNACCENB1_R_RAM_RGNACCENB1_R_REN_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNACCENB2_R_ADDR  0xF90030A8  
#define HWIO_RAM_RGNACCENB2_R_RAM_RGNACCENB2_R_REN_SHFT 0
#define HWIO_RAM_RGNACCENB2_R_RAM_RGNACCENB2_R_REN_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNACCENB3_R_ADDR  0xF90030AC  
#define HWIO_RAM_RGNACCENB3_R_RAM_RGNACCENB3_R_REN_SHFT 0
#define HWIO_RAM_RGNACCENB3_R_RAM_RGNACCENB3_R_REN_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNACCENB4_R_ADDR  0xF90030B0  
#define HWIO_RAM_RGNACCENB4_R_RAM_RGNACCENB4_R_REN_SHFT 0
#define HWIO_RAM_RGNACCENB4_R_RAM_RGNACCENB4_R_REN_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNACCENB5_R_ADDR  0xF90030B4  
#define HWIO_RAM_RGNACCENB5_R_RAM_RGNACCENB5_R_REN_SHFT 0
#define HWIO_RAM_RGNACCENB5_R_RAM_RGNACCENB5_R_REN_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNACCENB6_R_ADDR  0xF90030B8  
#define HWIO_RAM_RGNACCENB6_R_RAM_RGNACCENB6_R_REN_SHFT 0
#define HWIO_RAM_RGNACCENB6_R_RAM_RGNACCENB6_R_REN_MASK 0xffffffff


//--------

#define HWIO_RAM_RGNACCENB7_R_ADDR  0xF90030BC  
#define HWIO_RAM_RGNACCENB7_R_RAM_RGNACCENB7_R_REN_SHFT 0
#define HWIO_RAM_RGNACCENB7_R_RAM_RGNACCENB7_R_REN_MASK 0xffffffff


//--------

#define HWIO_RAM_CFG0_ADDR  0xF90030C0  
#define HWIO_RAM_CFG0_RAM_CFG0_VCSB_SHFT 0
#define HWIO_RAM_CFG0_RAM_CFG0_VCSB_MASK 0x00000001
#define HWIO_RAM_CFG0_RAM_CFG0_SWR_SHFT 1
#define HWIO_RAM_CFG0_RAM_CFG0_SWR_MASK 0x00000006
#define HWIO_RAM_CFG0_RAM_CFG0_SRD_SHFT 3
#define HWIO_RAM_CFG0_RAM_CFG0_SRD_MASK 0x00000018
#define HWIO_RAM_CFG0_RAM_CFG0_RCEL_N_SHFT 5
#define HWIO_RAM_CFG0_RAM_CFG0_RCEL_N_MASK 0x00000020
#define HWIO_RAM_CFG0_RAM_CFG0_RCER_N_SHFT 6
#define HWIO_RAM_CFG0_RAM_CFG0_RCER_N_MASK 0x00000040
#define HWIO_RAM_CFG0_RAM_CFG0_RCAL_SHFT 7
#define HWIO_RAM_CFG0_RAM_CFG0_RCAL_MASK 0x00007f80
#define HWIO_RAM_CFG0_RAM_CFG0_RCAR_SHFT 15
#define HWIO_RAM_CFG0_RAM_CFG0_RCAR_MASK 0x007f8000


//--------

#define HWIO_RAM_CFG1_ADDR  0xF90030C4  
#define HWIO_RAM_CFG1_RAM_CFG1_VCSB_SHFT 0
#define HWIO_RAM_CFG1_RAM_CFG1_VCSB_MASK 0x00000001
#define HWIO_RAM_CFG1_RAM_CFG1_SWR_SHFT 1
#define HWIO_RAM_CFG1_RAM_CFG1_SWR_MASK 0x00000006
#define HWIO_RAM_CFG1_RAM_CFG1_SRD_SHFT 3
#define HWIO_RAM_CFG1_RAM_CFG1_SRD_MASK 0x00000018
#define HWIO_RAM_CFG1_RAM_CFG1_RCEL_N_SHFT 5
#define HWIO_RAM_CFG1_RAM_CFG1_RCEL_N_MASK 0x00000020
#define HWIO_RAM_CFG1_RAM_CFG1_RCER_N_SHFT 6
#define HWIO_RAM_CFG1_RAM_CFG1_RCER_N_MASK 0x00000040
#define HWIO_RAM_CFG1_RAM_CFG1_RCAL_SHFT 7
#define HWIO_RAM_CFG1_RAM_CFG1_RCAL_MASK 0x00007f80
#define HWIO_RAM_CFG1_RAM_CFG1_RCAR_SHFT 15
#define HWIO_RAM_CFG1_RAM_CFG1_RCAR_MASK 0x007f8000


//--------

#define HWIO_RAM_CFG2_ADDR  0xF90030C8  
#define HWIO_RAM_CFG2_RAM_CFG2_VCSB_SHFT 0
#define HWIO_RAM_CFG2_RAM_CFG2_VCSB_MASK 0x00000001
#define HWIO_RAM_CFG2_RAM_CFG2_SWR_SHFT 1
#define HWIO_RAM_CFG2_RAM_CFG2_SWR_MASK 0x00000006
#define HWIO_RAM_CFG2_RAM_CFG2_SRD_SHFT 3
#define HWIO_RAM_CFG2_RAM_CFG2_SRD_MASK 0x00000018
#define HWIO_RAM_CFG2_RAM_CFG2_RCEL_N_SHFT 5
#define HWIO_RAM_CFG2_RAM_CFG2_RCEL_N_MASK 0x00000020
#define HWIO_RAM_CFG2_RAM_CFG2_RCER_N_SHFT 6
#define HWIO_RAM_CFG2_RAM_CFG2_RCER_N_MASK 0x00000040
#define HWIO_RAM_CFG2_RAM_CFG2_RCAL_SHFT 7
#define HWIO_RAM_CFG2_RAM_CFG2_RCAL_MASK 0x00007f80
#define HWIO_RAM_CFG2_RAM_CFG2_RCAR_SHFT 15
#define HWIO_RAM_CFG2_RAM_CFG2_RCAR_MASK 0x007f8000


//--------

#define HWIO_RAM_CFG3_ADDR  0xF90030CC  
#define HWIO_RAM_CFG3_RAM_CFG3_VCSB_SHFT 0
#define HWIO_RAM_CFG3_RAM_CFG3_VCSB_MASK 0x00000001
#define HWIO_RAM_CFG3_RAM_CFG3_SWR_SHFT 1
#define HWIO_RAM_CFG3_RAM_CFG3_SWR_MASK 0x00000006
#define HWIO_RAM_CFG3_RAM_CFG3_SRD_SHFT 3
#define HWIO_RAM_CFG3_RAM_CFG3_SRD_MASK 0x00000018
#define HWIO_RAM_CFG3_RAM_CFG3_RCEL_N_SHFT 5
#define HWIO_RAM_CFG3_RAM_CFG3_RCEL_N_MASK 0x00000020
#define HWIO_RAM_CFG3_RAM_CFG3_RCER_N_SHFT 6
#define HWIO_RAM_CFG3_RAM_CFG3_RCER_N_MASK 0x00000040
#define HWIO_RAM_CFG3_RAM_CFG3_RCAL_SHFT 7
#define HWIO_RAM_CFG3_RAM_CFG3_RCAL_MASK 0x00007f80
#define HWIO_RAM_CFG3_RAM_CFG3_RCAR_SHFT 15
#define HWIO_RAM_CFG3_RAM_CFG3_RCAR_MASK 0x007f8000


//--------

#define HWIO_RAM_CFG4_ADDR  0xF90030D0  
#define HWIO_RAM_CFG4_RAM_CFG4_VCSB_SHFT 0
#define HWIO_RAM_CFG4_RAM_CFG4_VCSB_MASK 0x00000001
#define HWIO_RAM_CFG4_RAM_CFG4_SWR_SHFT 1
#define HWIO_RAM_CFG4_RAM_CFG4_SWR_MASK 0x00000006
#define HWIO_RAM_CFG4_RAM_CFG4_SRD_SHFT 3
#define HWIO_RAM_CFG4_RAM_CFG4_SRD_MASK 0x00000018
#define HWIO_RAM_CFG4_RAM_CFG4_RCEL_N_SHFT 5
#define HWIO_RAM_CFG4_RAM_CFG4_RCEL_N_MASK 0x00000020
#define HWIO_RAM_CFG4_RAM_CFG4_RCER_N_SHFT 6
#define HWIO_RAM_CFG4_RAM_CFG4_RCER_N_MASK 0x00000040
#define HWIO_RAM_CFG4_RAM_CFG4_RCAL_SHFT 7
#define HWIO_RAM_CFG4_RAM_CFG4_RCAL_MASK 0x00007f80
#define HWIO_RAM_CFG4_RAM_CFG4_RCAR_SHFT 15
#define HWIO_RAM_CFG4_RAM_CFG4_RCAR_MASK 0x007f8000


//--------

#define HWIO_RAM_CFG5_ADDR  0xF90030D4  
#define HWIO_RAM_CFG5_RAM_CFG5_VCSB_SHFT 0
#define HWIO_RAM_CFG5_RAM_CFG5_VCSB_MASK 0x00000001
#define HWIO_RAM_CFG5_RAM_CFG5_SWR_SHFT 1
#define HWIO_RAM_CFG5_RAM_CFG5_SWR_MASK 0x00000006
#define HWIO_RAM_CFG5_RAM_CFG5_SRD_SHFT 3
#define HWIO_RAM_CFG5_RAM_CFG5_SRD_MASK 0x00000018
#define HWIO_RAM_CFG5_RAM_CFG5_RCEL_N_SHFT 5
#define HWIO_RAM_CFG5_RAM_CFG5_RCEL_N_MASK 0x00000020
#define HWIO_RAM_CFG5_RAM_CFG5_RCER_N_SHFT 6
#define HWIO_RAM_CFG5_RAM_CFG5_RCER_N_MASK 0x00000040
#define HWIO_RAM_CFG5_RAM_CFG5_RCAL_SHFT 7
#define HWIO_RAM_CFG5_RAM_CFG5_RCAL_MASK 0x00007f80
#define HWIO_RAM_CFG5_RAM_CFG5_RCAR_SHFT 15
#define HWIO_RAM_CFG5_RAM_CFG5_RCAR_MASK 0x007f8000


//--------

#define HWIO_RAM_CFG6_ADDR  0xF90030D8  
#define HWIO_RAM_CFG6_RAM_CFG6_VCSB_SHFT 0
#define HWIO_RAM_CFG6_RAM_CFG6_VCSB_MASK 0x00000001
#define HWIO_RAM_CFG6_RAM_CFG6_SWR_SHFT 1
#define HWIO_RAM_CFG6_RAM_CFG6_SWR_MASK 0x00000006
#define HWIO_RAM_CFG6_RAM_CFG6_SRD_SHFT 3
#define HWIO_RAM_CFG6_RAM_CFG6_SRD_MASK 0x00000018
#define HWIO_RAM_CFG6_RAM_CFG6_RCEL_N_SHFT 5
#define HWIO_RAM_CFG6_RAM_CFG6_RCEL_N_MASK 0x00000020
#define HWIO_RAM_CFG6_RAM_CFG6_RCER_N_SHFT 6
#define HWIO_RAM_CFG6_RAM_CFG6_RCER_N_MASK 0x00000040
#define HWIO_RAM_CFG6_RAM_CFG6_RCAL_SHFT 7
#define HWIO_RAM_CFG6_RAM_CFG6_RCAL_MASK 0x00007f80
#define HWIO_RAM_CFG6_RAM_CFG6_RCAR_SHFT 15
#define HWIO_RAM_CFG6_RAM_CFG6_RCAR_MASK 0x007f8000
#define HWIO_RAM_CFG7_ADDR  0xF90030DC  
#define HWIO_RAM_CFG7_RAM_CFG7_VCSB_SHFT 0
#define HWIO_RAM_CFG7_RAM_CFG7_VCSB_MASK 0x00000001
#define HWIO_RAM_CFG7_RAM_CFG7_SWR_SHFT 1
#define HWIO_RAM_CFG7_RAM_CFG7_SWR_MASK 0x00000006
#define HWIO_RAM_CFG7_RAM_CFG7_SRD_SHFT 3
#define HWIO_RAM_CFG7_RAM_CFG7_SRD_MASK 0x00000018
#define HWIO_RAM_CFG7_RAM_CFG7_RCEL_N_SHFT 5
#define HWIO_RAM_CFG7_RAM_CFG7_RCEL_N_MASK 0x00000020
#define HWIO_RAM_CFG7_RAM_CFG7_RCER_N_SHFT 6
#define HWIO_RAM_CFG7_RAM_CFG7_RCER_N_MASK 0x00000040
#define HWIO_RAM_CFG7_RAM_CFG7_RCAL_SHFT 7
#define HWIO_RAM_CFG7_RAM_CFG7_RCAL_MASK 0x00007f80
#define HWIO_RAM_CFG7_RAM_CFG7_RCAR_SHFT 15
#define HWIO_RAM_CFG7_RAM_CFG7_RCAR_MASK 0x007f8000


#ifdef __cplusplus
}
#endif
#endif
#endif
