// Seed: 3635360355
module module_0;
  wor  id_1;
  wire id_3 = id_1;
  id_4 :
  assert property (@(posedge 1) 1)
  else $display(id_2);
  always @(1 or posedge 1) begin
    id_4 = id_3++;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always @* id_4 <= id_3;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = id_1;
  string id_4 = "";
  module_0();
  assign id_2 = 1;
endmodule
