<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86DisassemblerTables.h source code [llvm/llvm/utils/TableGen/X86DisassemblerTables.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::X86Disassembler::DisassemblerTables "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/utils/TableGen/X86DisassemblerTables.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>utils</a>/<a href='./'>TableGen</a>/<a href='X86DisassemblerTables.h.html'>X86DisassemblerTables.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- X86DisassemblerTables.h - Disassembler tables ------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file is part of the X86 Disassembler Emitter.</i></td></tr>
<tr><th id="10">10</th><td><i>// It contains the interface of the disassembler tables.</i></td></tr>
<tr><th id="11">11</th><td><i>// Documentation for the disassembler emitter in general can be found in</i></td></tr>
<tr><th id="12">12</th><td><i>//  X86DisassemblerEmitter.h.</i></td></tr>
<tr><th id="13">13</th><td><i>//</i></td></tr>
<tr><th id="14">14</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#<span data-ppcond="16">ifndef</span> <span class="macro" data-ref="_M/LLVM_UTILS_TABLEGEN_X86DISASSEMBLERTABLES_H">LLVM_UTILS_TABLEGEN_X86DISASSEMBLERTABLES_H</span></u></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/LLVM_UTILS_TABLEGEN_X86DISASSEMBLERTABLES_H" data-ref="_M/LLVM_UTILS_TABLEGEN_X86DISASSEMBLERTABLES_H">LLVM_UTILS_TABLEGEN_X86DISASSEMBLERTABLES_H</dfn></u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="X86DisassemblerShared.h.html">"X86DisassemblerShared.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="X86ModRMFilters.h.html">"X86ModRMFilters.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../../include/c++/7/map.html">&lt;map&gt;</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><b>namespace</b> <span class="namespace">X86Disassembler</span> {</td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><i class="doc">/// DisassemblerTables - Encapsulates all the decode tables being generated by</i></td></tr>
<tr><th id="30">30</th><td><i class="doc">///   the table emitter.  Contains functions to populate the tables as well as</i></td></tr>
<tr><th id="31">31</th><td><i class="doc">///   to emit them as hierarchical C structures suitable for consumption by the</i></td></tr>
<tr><th id="32">32</th><td><i class="doc">///   runtime.</i></td></tr>
<tr><th id="33">33</th><td><b>class</b> <dfn class="type def" id="llvm::X86Disassembler::DisassemblerTables" title='llvm::X86Disassembler::DisassemblerTables' data-ref="llvm::X86Disassembler::DisassemblerTables">DisassemblerTables</dfn> {</td></tr>
<tr><th id="34">34</th><td><b>private</b>:</td></tr>
<tr><th id="35">35</th><td>  <i class="doc">/// The decoder tables.  There is one for each opcode type:</i></td></tr>
<tr><th id="36">36</th><td><i class="doc">  /// [0] one-byte opcodes</i></td></tr>
<tr><th id="37">37</th><td><i class="doc">  /// [1] two-byte opcodes of the form 0f __</i></td></tr>
<tr><th id="38">38</th><td><i class="doc">  /// [2] three-byte opcodes of the form 0f 38 __</i></td></tr>
<tr><th id="39">39</th><td><i class="doc">  /// [3] three-byte opcodes of the form 0f 3a __</i></td></tr>
<tr><th id="40">40</th><td><i class="doc">  /// [4] XOP8 map opcode</i></td></tr>
<tr><th id="41">41</th><td><i class="doc">  /// [5] XOP9 map opcode</i></td></tr>
<tr><th id="42">42</th><td><i class="doc">  /// [6] XOPA map opcode</i></td></tr>
<tr><th id="43">43</th><td><i class="doc">  /// [7] 3dnow map opcode</i></td></tr>
<tr><th id="44">44</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="X86DisassemblerShared.h.html#ContextDecision" title='ContextDecision' data-ref="ContextDecision">ContextDecision</a>&gt; <dfn class="decl" id="llvm::X86Disassembler::DisassemblerTables::Tables" title='llvm::X86Disassembler::DisassemblerTables::Tables' data-ref="llvm::X86Disassembler::DisassemblerTables::Tables">Tables</dfn>[<var>8</var>];</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td>  <i>// Table of ModRM encodings.</i></td></tr>
<tr><th id="47">47</th><td>  <b>typedef</b> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt;, <em>unsigned</em>&gt; <dfn class="typedef" id="llvm::X86Disassembler::DisassemblerTables::ModRMMapTy" title='llvm::X86Disassembler::DisassemblerTables::ModRMMapTy' data-type='std::map&lt;std::vector&lt;unsigned int&gt;, unsigned int&gt;' data-ref="llvm::X86Disassembler::DisassemblerTables::ModRMMapTy">ModRMMapTy</dfn>;</td></tr>
<tr><th id="48">48</th><td>  <em>mutable</em> <a class="typedef" href="#llvm::X86Disassembler::DisassemblerTables::ModRMMapTy" title='llvm::X86Disassembler::DisassemblerTables::ModRMMapTy' data-type='std::map&lt;std::vector&lt;unsigned int&gt;, unsigned int&gt;' data-ref="llvm::X86Disassembler::DisassemblerTables::ModRMMapTy">ModRMMapTy</a> <dfn class="decl" id="llvm::X86Disassembler::DisassemblerTables::ModRMTable" title='llvm::X86Disassembler::DisassemblerTables::ModRMTable' data-ref="llvm::X86Disassembler::DisassemblerTables::ModRMTable">ModRMTable</dfn>;</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>  <i class="doc">/// The instruction information table</i></td></tr>
<tr><th id="51">51</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="X86DisassemblerShared.h.html#InstructionSpecifier" title='InstructionSpecifier' data-ref="InstructionSpecifier">InstructionSpecifier</a>&gt; <dfn class="decl" id="llvm::X86Disassembler::DisassemblerTables::InstructionSpecifiers" title='llvm::X86Disassembler::DisassemblerTables::InstructionSpecifiers' data-ref="llvm::X86Disassembler::DisassemblerTables::InstructionSpecifiers">InstructionSpecifiers</dfn>;</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td>  <i class="doc">/// True if there are primary decode conflicts in the instruction set</i></td></tr>
<tr><th id="54">54</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Disassembler::DisassemblerTables::HasConflicts" title='llvm::X86Disassembler::DisassemblerTables::HasConflicts' data-ref="llvm::X86Disassembler::DisassemblerTables::HasConflicts">HasConflicts</dfn>;</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>  <i class="doc">/// emitModRMDecision - Emits a table of entries corresponding to a single</i></td></tr>
<tr><th id="57">57</th><td><i class="doc">  ///   ModR/M decision.  Compacts the ModR/M decision if possible.  ModR/M</i></td></tr>
<tr><th id="58">58</th><td><i class="doc">  ///   decisions are printed as:</i></td></tr>
<tr><th id="59">59</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="60">60</th><td><i class="doc">  ///   { /* struct ModRMDecision */</i></td></tr>
<tr><th id="61">61</th><td><i class="doc">  ///     TYPE,</i></td></tr>
<tr><th id="62">62</th><td><i class="doc">  ///     modRMTablennnn</i></td></tr>
<tr><th id="63">63</th><td><i class="doc">  ///   }</i></td></tr>
<tr><th id="64">64</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="65">65</th><td><i class="doc">  ///   where nnnn is a unique ID for the corresponding table of IDs.</i></td></tr>
<tr><th id="66">66</th><td><i class="doc">  ///   TYPE indicates whether the table has one entry that is the same</i></td></tr>
<tr><th id="67">67</th><td><i class="doc">  ///   regardless of ModR/M byte, two entries - one for bytes 0x00-0xbf and one</i></td></tr>
<tr><th id="68">68</th><td><i class="doc">  ///   for bytes 0xc0-0xff -, or 256 entries, one for each possible byte.</i></td></tr>
<tr><th id="69">69</th><td><i class="doc">  ///   nnnn is the number of a table for looking up these values.  The tables</i></td></tr>
<tr><th id="70">70</th><td><i class="doc">  ///   are written separately so that tables consisting entirely of zeros will</i></td></tr>
<tr><th id="71">71</th><td><i class="doc">  ///   not be duplicated.  (These all have the name modRMEmptyTable.)  A table</i></td></tr>
<tr><th id="72">72</th><td><i class="doc">  ///   is printed as:</i></td></tr>
<tr><th id="73">73</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="74">74</th><td><i class="doc">  ///   InstrUID modRMTablennnn[k] = {</i></td></tr>
<tr><th id="75">75</th><td><i class="doc">  ///     nnnn, /* MNEMONIC */</i></td></tr>
<tr><th id="76">76</th><td><i class="doc">  ///     ...</i></td></tr>
<tr><th id="77">77</th><td><i class="doc">  ///     nnnn /* MNEMONIC */</i></td></tr>
<tr><th id="78">78</th><td><i class="doc">  ///   };</i></td></tr>
<tr><th id="79">79</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="80">80</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">o1</span>       - The output stream to print the ID table to.</i></td></tr>
<tr><th id="81">81</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">o2</span>       - The output stream to print the decision structure to.</i></td></tr>
<tr><th id="82">82</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">i1</span>       - The indentation level to use with stream o1.</i></td></tr>
<tr><th id="83">83</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">i2</span>       - The indentation level to use with stream o2.</i></td></tr>
<tr><th id="84">84</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">ModRMTableNum</span> - next table number for adding to ModRMTable.</i></td></tr>
<tr><th id="85">85</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">decision</span> - The ModR/M decision to emit.  This decision has 256</i></td></tr>
<tr><th id="86">86</th><td><i class="doc">  ///                   entries - emitModRMDecision decides how to compact it.</i></td></tr>
<tr><th id="87">87</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm15X86Disassembler18DisassemblerTables17emitModRMDecisionERNS_11raw_ostreamES3_RjS4_S4_R13ModRMDecision" title='llvm::X86Disassembler::DisassemblerTables::emitModRMDecision' data-ref="_ZNK4llvm15X86Disassembler18DisassemblerTables17emitModRMDecisionERNS_11raw_ostreamES3_RjS4_S4_R13ModRMDecision">emitModRMDecision</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col2 decl" id="12o1" title='o1' data-type='llvm::raw_ostream &amp;' data-ref="12o1">o1</dfn>, <a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col3 decl" id="13o2" title='o2' data-type='llvm::raw_ostream &amp;' data-ref="13o2">o2</dfn>,</td></tr>
<tr><th id="88">88</th><td>                         <em>unsigned</em> &amp;<dfn class="local col4 decl" id="14i1" title='i1' data-type='unsigned int &amp;' data-ref="14i1">i1</dfn>, <em>unsigned</em> &amp;<dfn class="local col5 decl" id="15i2" title='i2' data-type='unsigned int &amp;' data-ref="15i2">i2</dfn>, <em>unsigned</em> &amp;<dfn class="local col6 decl" id="16ModRMTableNum" title='ModRMTableNum' data-type='unsigned int &amp;' data-ref="16ModRMTableNum">ModRMTableNum</dfn>,</td></tr>
<tr><th id="89">89</th><td>                         <a class="type" href="X86DisassemblerShared.h.html#ModRMDecision" title='ModRMDecision' data-ref="ModRMDecision">ModRMDecision</a> &amp;<dfn class="local col7 decl" id="17decision" title='decision' data-type='ModRMDecision &amp;' data-ref="17decision">decision</dfn>) <em>const</em>;</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <i class="doc">/// emitOpcodeDecision - Emits an OpcodeDecision and all its subsidiary ModR/M</i></td></tr>
<tr><th id="92">92</th><td><i class="doc">  ///   decisions.  An OpcodeDecision is printed as:</i></td></tr>
<tr><th id="93">93</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="94">94</th><td><i class="doc">  ///   { /* struct OpcodeDecision */</i></td></tr>
<tr><th id="95">95</th><td><i class="doc">  ///     /* 0x00 */</i></td></tr>
<tr><th id="96">96</th><td><i class="doc">  ///     { /* struct ModRMDecision */</i></td></tr>
<tr><th id="97">97</th><td><i class="doc">  ///       ...</i></td></tr>
<tr><th id="98">98</th><td><i class="doc">  ///     }</i></td></tr>
<tr><th id="99">99</th><td><i class="doc">  ///     ...</i></td></tr>
<tr><th id="100">100</th><td><i class="doc">  ///   }</i></td></tr>
<tr><th id="101">101</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="102">102</th><td><i class="doc">  ///   where the ModRMDecision structure is printed as described in the</i></td></tr>
<tr><th id="103">103</th><td><i class="doc">  ///   documentation for emitModRMDecision().  emitOpcodeDecision() passes on a</i></td></tr>
<tr><th id="104">104</th><td><i class="doc">  ///   stream and indent level for the UID tables generated by</i></td></tr>
<tr><th id="105">105</th><td><i class="doc">  ///   emitModRMDecision(), but does not use them itself.</i></td></tr>
<tr><th id="106">106</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="107">107</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">o1</span>       - The output stream to print the ID tables generated by</i></td></tr>
<tr><th id="108">108</th><td><i class="doc">  ///                   emitModRMDecision() to.</i></td></tr>
<tr><th id="109">109</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">o2</span>       - The output stream for the decision structure itself.</i></td></tr>
<tr><th id="110">110</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">i1</span>       - The indent level to use with stream o1.</i></td></tr>
<tr><th id="111">111</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">i2</span>       - The indent level to use with stream o2.</i></td></tr>
<tr><th id="112">112</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">ModRMTableNum</span> - next table number for adding to ModRMTable.</i></td></tr>
<tr><th id="113">113</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">decision</span> - The OpcodeDecision to emit along with its subsidiary</i></td></tr>
<tr><th id="114">114</th><td><i class="doc">  ///                    structures.</i></td></tr>
<tr><th id="115">115</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm15X86Disassembler18DisassemblerTables18emitOpcodeDecisionERNS_11raw_ostreamES3_RjS4_S4_R14OpcodeDecision" title='llvm::X86Disassembler::DisassemblerTables::emitOpcodeDecision' data-ref="_ZNK4llvm15X86Disassembler18DisassemblerTables18emitOpcodeDecisionERNS_11raw_ostreamES3_RjS4_S4_R14OpcodeDecision">emitOpcodeDecision</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col8 decl" id="18o1" title='o1' data-type='llvm::raw_ostream &amp;' data-ref="18o1">o1</dfn>, <a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col9 decl" id="19o2" title='o2' data-type='llvm::raw_ostream &amp;' data-ref="19o2">o2</dfn>,</td></tr>
<tr><th id="116">116</th><td>                          <em>unsigned</em> &amp;<dfn class="local col0 decl" id="20i1" title='i1' data-type='unsigned int &amp;' data-ref="20i1">i1</dfn>, <em>unsigned</em> &amp;<dfn class="local col1 decl" id="21i2" title='i2' data-type='unsigned int &amp;' data-ref="21i2">i2</dfn>, <em>unsigned</em> &amp;<dfn class="local col2 decl" id="22ModRMTableNum" title='ModRMTableNum' data-type='unsigned int &amp;' data-ref="22ModRMTableNum">ModRMTableNum</dfn>,</td></tr>
<tr><th id="117">117</th><td>                          <a class="type" href="X86DisassemblerShared.h.html#OpcodeDecision" title='OpcodeDecision' data-ref="OpcodeDecision">OpcodeDecision</a> &amp;<dfn class="local col3 decl" id="23decision" title='decision' data-type='OpcodeDecision &amp;' data-ref="23decision">decision</dfn>) <em>const</em>;</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>  <i class="doc">/// emitContextDecision - Emits a ContextDecision and all its subsidiary</i></td></tr>
<tr><th id="120">120</th><td><i class="doc">  ///   Opcode and ModRMDecisions.  A ContextDecision is printed as:</i></td></tr>
<tr><th id="121">121</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="122">122</th><td><i class="doc">  ///   struct ContextDecision NAME = {</i></td></tr>
<tr><th id="123">123</th><td><i class="doc">  ///     { /* OpcodeDecisions */</i></td></tr>
<tr><th id="124">124</th><td><i class="doc">  ///       /* IC */</i></td></tr>
<tr><th id="125">125</th><td><i class="doc">  ///       { /* struct OpcodeDecision */</i></td></tr>
<tr><th id="126">126</th><td><i class="doc">  ///         ...</i></td></tr>
<tr><th id="127">127</th><td><i class="doc">  ///       },</i></td></tr>
<tr><th id="128">128</th><td><i class="doc">  ///       ...</i></td></tr>
<tr><th id="129">129</th><td><i class="doc">  ///     }</i></td></tr>
<tr><th id="130">130</th><td><i class="doc">  ///   }</i></td></tr>
<tr><th id="131">131</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="132">132</th><td><i class="doc">  ///   NAME is the name of the ContextDecision (typically one of the four names</i></td></tr>
<tr><th id="133">133</th><td><i class="doc">  ///   ONEBYTE_SYM, TWOBYTE_SYM, THREEBYTE38_SYM, THREEBYTE3A_SYM from</i></td></tr>
<tr><th id="134">134</th><td><i class="doc">  ///   X86DisassemblerDecoderCommon.h).</i></td></tr>
<tr><th id="135">135</th><td><i class="doc">  ///   IC is one of the contexts in InstructionContext.  There is an opcode</i></td></tr>
<tr><th id="136">136</th><td><i class="doc">  ///   decision for each possible context.</i></td></tr>
<tr><th id="137">137</th><td><i class="doc">  ///   The OpcodeDecision structures are printed as described in the</i></td></tr>
<tr><th id="138">138</th><td><i class="doc">  ///   documentation for emitOpcodeDecision.</i></td></tr>
<tr><th id="139">139</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="140">140</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">o1</span>       - The output stream to print the ID tables generated by</i></td></tr>
<tr><th id="141">141</th><td><i class="doc">  ///                   emitModRMDecision() to.</i></td></tr>
<tr><th id="142">142</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">o2</span>       - The output stream to print the decision structure to.</i></td></tr>
<tr><th id="143">143</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">i1</span>       - The indent level to use with stream o1.</i></td></tr>
<tr><th id="144">144</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">i2</span>       - The indent level to use with stream o2.</i></td></tr>
<tr><th id="145">145</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">ModRMTableNum</span> - next table number for adding to ModRMTable.</i></td></tr>
<tr><th id="146">146</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">decision</span> - The ContextDecision to emit along with its subsidiary</i></td></tr>
<tr><th id="147">147</th><td><i class="doc">  ///                   structures.</i></td></tr>
<tr><th id="148">148</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">name</span>     - The name for the ContextDecision.</i></td></tr>
<tr><th id="149">149</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm15X86Disassembler18DisassemblerTables19emitContextDecisionERNS_11raw_ostreamES3_RjS4_S4_R15ContextDecisionPKc" title='llvm::X86Disassembler::DisassemblerTables::emitContextDecision' data-ref="_ZNK4llvm15X86Disassembler18DisassemblerTables19emitContextDecisionERNS_11raw_ostreamES3_RjS4_S4_R15ContextDecisionPKc">emitContextDecision</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col4 decl" id="24o1" title='o1' data-type='llvm::raw_ostream &amp;' data-ref="24o1">o1</dfn>, <a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col5 decl" id="25o2" title='o2' data-type='llvm::raw_ostream &amp;' data-ref="25o2">o2</dfn>,</td></tr>
<tr><th id="150">150</th><td>                           <em>unsigned</em> &amp;<dfn class="local col6 decl" id="26i1" title='i1' data-type='unsigned int &amp;' data-ref="26i1">i1</dfn>, <em>unsigned</em> &amp;<dfn class="local col7 decl" id="27i2" title='i2' data-type='unsigned int &amp;' data-ref="27i2">i2</dfn>, <em>unsigned</em> &amp;<dfn class="local col8 decl" id="28ModRMTableNum" title='ModRMTableNum' data-type='unsigned int &amp;' data-ref="28ModRMTableNum">ModRMTableNum</dfn>,</td></tr>
<tr><th id="151">151</th><td>                           <a class="type" href="X86DisassemblerShared.h.html#ContextDecision" title='ContextDecision' data-ref="ContextDecision">ContextDecision</a> &amp;<dfn class="local col9 decl" id="29decision" title='decision' data-type='ContextDecision &amp;' data-ref="29decision">decision</dfn>, <em>const</em> <em>char</em>* <dfn class="local col0 decl" id="30name" title='name' data-type='const char *' data-ref="30name">name</dfn>) <em>const</em>;</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <i class="doc">/// emitInstructionInfo - Prints the instruction specifier table, which has</i></td></tr>
<tr><th id="154">154</th><td><i class="doc">  ///   one entry for each instruction, and contains name and operand</i></td></tr>
<tr><th id="155">155</th><td><i class="doc">  ///   information.  This table is printed as:</i></td></tr>
<tr><th id="156">156</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="157">157</th><td><i class="doc">  ///   struct InstructionSpecifier CONTEXTS_SYM[k] = {</i></td></tr>
<tr><th id="158">158</th><td><i class="doc">  ///     {</i></td></tr>
<tr><th id="159">159</th><td><i class="doc">  ///       /* nnnn */</i></td></tr>
<tr><th id="160">160</th><td><i class="doc">  ///       "MNEMONIC",</i></td></tr>
<tr><th id="161">161</th><td><i class="doc">  ///       0xnn,</i></td></tr>
<tr><th id="162">162</th><td><i class="doc">  ///       {</i></td></tr>
<tr><th id="163">163</th><td><i class="doc">  ///         {</i></td></tr>
<tr><th id="164">164</th><td><i class="doc">  ///           ENCODING,</i></td></tr>
<tr><th id="165">165</th><td><i class="doc">  ///           TYPE</i></td></tr>
<tr><th id="166">166</th><td><i class="doc">  ///         },</i></td></tr>
<tr><th id="167">167</th><td><i class="doc">  ///         ...</i></td></tr>
<tr><th id="168">168</th><td><i class="doc">  ///       }</i></td></tr>
<tr><th id="169">169</th><td><i class="doc">  ///     },</i></td></tr>
<tr><th id="170">170</th><td><i class="doc">  ///   };</i></td></tr>
<tr><th id="171">171</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="172">172</th><td><i class="doc">  ///   k is the total number of instructions.</i></td></tr>
<tr><th id="173">173</th><td><i class="doc">  ///   nnnn is the ID of the current instruction (0-based).  This table</i></td></tr>
<tr><th id="174">174</th><td><i class="doc">  ///   includes entries for non-instructions like PHINODE.</i></td></tr>
<tr><th id="175">175</th><td><i class="doc">  ///   0xnn is the lowest possible opcode for the current instruction, used for</i></td></tr>
<tr><th id="176">176</th><td><i class="doc">  ///   AddRegFrm instructions to compute the operand's value.</i></td></tr>
<tr><th id="177">177</th><td><i class="doc">  ///   ENCODING and TYPE describe the encoding and type for a single operand.</i></td></tr>
<tr><th id="178">178</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="179">179</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">o</span>  - The output stream to which the instruction table should be</i></td></tr>
<tr><th id="180">180</th><td><i class="doc">  ///             written.</i></td></tr>
<tr><th id="181">181</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">i</span>  - The indent level for use with the stream.</i></td></tr>
<tr><th id="182">182</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm15X86Disassembler18DisassemblerTables19emitInstructionInfoERNS_11raw_ostreamERj" title='llvm::X86Disassembler::DisassemblerTables::emitInstructionInfo' data-ref="_ZNK4llvm15X86Disassembler18DisassemblerTables19emitInstructionInfoERNS_11raw_ostreamERj">emitInstructionInfo</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col1 decl" id="31o" title='o' data-type='llvm::raw_ostream &amp;' data-ref="31o">o</dfn>, <em>unsigned</em> &amp;<dfn class="local col2 decl" id="32i" title='i' data-type='unsigned int &amp;' data-ref="32i">i</dfn>) <em>const</em>;</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>  <i class="doc">/// emitContextTable - Prints the table that is used to translate from an</i></td></tr>
<tr><th id="185">185</th><td><i class="doc">  ///   instruction attribute mask to an instruction context.  This table is</i></td></tr>
<tr><th id="186">186</th><td><i class="doc">  ///   printed as:</i></td></tr>
<tr><th id="187">187</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="188">188</th><td><i class="doc">  ///   InstructionContext CONTEXTS_STR[256] = {</i></td></tr>
<tr><th id="189">189</th><td><i class="doc">  ///     IC, /* 0x00 */</i></td></tr>
<tr><th id="190">190</th><td><i class="doc">  ///     ...</i></td></tr>
<tr><th id="191">191</th><td><i class="doc">  ///   };</i></td></tr>
<tr><th id="192">192</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="193">193</th><td><i class="doc">  ///   IC is the context corresponding to the mask 0x00, and there are 256</i></td></tr>
<tr><th id="194">194</th><td><i class="doc">  ///   possible masks.</i></td></tr>
<tr><th id="195">195</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="196">196</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">o</span>  - The output stream to which the context table should be written.</i></td></tr>
<tr><th id="197">197</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">i</span>  - The indent level for use with the stream.</i></td></tr>
<tr><th id="198">198</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm15X86Disassembler18DisassemblerTables16emitContextTableERNS_11raw_ostreamERj" title='llvm::X86Disassembler::DisassemblerTables::emitContextTable' data-ref="_ZNK4llvm15X86Disassembler18DisassemblerTables16emitContextTableERNS_11raw_ostreamERj">emitContextTable</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col3 decl" id="33o" title='o' data-type='llvm::raw_ostream &amp;' data-ref="33o">o</dfn>, <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> &amp;<dfn class="local col4 decl" id="34i" title='i' data-type='uint32_t &amp;' data-ref="34i">i</dfn>) <em>const</em>;</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>  <i class="doc">/// emitContextDecisions - Prints all four ContextDecision structures using</i></td></tr>
<tr><th id="201">201</th><td><i class="doc">  ///   emitContextDecision().</i></td></tr>
<tr><th id="202">202</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="203">203</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">o1</span> - The output stream to print the ID tables generated by</i></td></tr>
<tr><th id="204">204</th><td><i class="doc">  ///             emitModRMDecision() to.</i></td></tr>
<tr><th id="205">205</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">o2</span> - The output stream to print the decision structures to.</i></td></tr>
<tr><th id="206">206</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">i1</span> - The indent level to use with stream o1.</i></td></tr>
<tr><th id="207">207</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">i2</span> - The indent level to use with stream o2.</i></td></tr>
<tr><th id="208">208</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">ModRMTableNum</span> - next table number for adding to ModRMTable.</i></td></tr>
<tr><th id="209">209</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm15X86Disassembler18DisassemblerTables20emitContextDecisionsERNS_11raw_ostreamES3_RjS4_S4_" title='llvm::X86Disassembler::DisassemblerTables::emitContextDecisions' data-ref="_ZNK4llvm15X86Disassembler18DisassemblerTables20emitContextDecisionsERNS_11raw_ostreamES3_RjS4_S4_">emitContextDecisions</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col5 decl" id="35o1" title='o1' data-type='llvm::raw_ostream &amp;' data-ref="35o1">o1</dfn>, <a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col6 decl" id="36o2" title='o2' data-type='llvm::raw_ostream &amp;' data-ref="36o2">o2</dfn>,</td></tr>
<tr><th id="210">210</th><td>                            <em>unsigned</em> &amp;<dfn class="local col7 decl" id="37i1" title='i1' data-type='unsigned int &amp;' data-ref="37i1">i1</dfn>, <em>unsigned</em> &amp;<dfn class="local col8 decl" id="38i2" title='i2' data-type='unsigned int &amp;' data-ref="38i2">i2</dfn>,</td></tr>
<tr><th id="211">211</th><td>                            <em>unsigned</em> &amp;<dfn class="local col9 decl" id="39ModRMTableNum" title='ModRMTableNum' data-type='unsigned int &amp;' data-ref="39ModRMTableNum">ModRMTableNum</dfn>) <em>const</em>;</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td>  <i class="doc">/// setTableFields - Uses a ModRMFilter to set the appropriate entries in a</i></td></tr>
<tr><th id="214">214</th><td><i class="doc">  ///   ModRMDecision to refer to a particular instruction ID.</i></td></tr>
<tr><th id="215">215</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="216">216</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">decision</span> - The ModRMDecision to populate.</i></td></tr>
<tr><th id="217">217</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">filter</span>   - The filter to use in deciding which entries to populate.</i></td></tr>
<tr><th id="218">218</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">uid</span>      - The unique ID to set matching entries to.</i></td></tr>
<tr><th id="219">219</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">opcode</span>   - The opcode of the instruction, for error reporting.</i></td></tr>
<tr><th id="220">220</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm15X86Disassembler18DisassemblerTables14setTableFieldsER13ModRMDecisionRKNS0_11ModRMFilterEth" title='llvm::X86Disassembler::DisassemblerTables::setTableFields' data-ref="_ZN4llvm15X86Disassembler18DisassemblerTables14setTableFieldsER13ModRMDecisionRKNS0_11ModRMFilterEth">setTableFields</dfn>(<a class="type" href="X86DisassemblerShared.h.html#ModRMDecision" title='ModRMDecision' data-ref="ModRMDecision">ModRMDecision</a> &amp;<dfn class="local col0 decl" id="40decision" title='decision' data-type='ModRMDecision &amp;' data-ref="40decision">decision</dfn>,</td></tr>
<tr><th id="221">221</th><td>                      <em>const</em> <a class="type" href="X86ModRMFilters.h.html#llvm::X86Disassembler::ModRMFilter" title='llvm::X86Disassembler::ModRMFilter' data-ref="llvm::X86Disassembler::ModRMFilter">ModRMFilter</a> &amp;<dfn class="local col1 decl" id="41filter" title='filter' data-type='const llvm::X86Disassembler::ModRMFilter &amp;' data-ref="41filter">filter</dfn>,</td></tr>
<tr><th id="222">222</th><td>                      <a class="typedef" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::InstrUID" title='llvm::X86Disassembler::InstrUID' data-type='uint16_t' data-ref="llvm::X86Disassembler::InstrUID">InstrUID</a> <dfn class="local col2 decl" id="42uid" title='uid' data-type='InstrUID' data-ref="42uid">uid</dfn>,</td></tr>
<tr><th id="223">223</th><td>                      <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col3 decl" id="43opcode" title='opcode' data-type='uint8_t' data-ref="43opcode">opcode</dfn>);</td></tr>
<tr><th id="224">224</th><td><b>public</b>:</td></tr>
<tr><th id="225">225</th><td>  <i class="doc">/// Constructor - Allocates space for the class decisions and clears them.</i></td></tr>
<tr><th id="226">226</th><td>  <dfn class="decl" id="_ZN4llvm15X86Disassembler18DisassemblerTablesC1Ev" title='llvm::X86Disassembler::DisassemblerTables::DisassemblerTables' data-ref="_ZN4llvm15X86Disassembler18DisassemblerTablesC1Ev">DisassemblerTables</dfn>();</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>  <dfn class="decl" id="_ZN4llvm15X86Disassembler18DisassemblerTablesD1Ev" title='llvm::X86Disassembler::DisassemblerTables::~DisassemblerTables' data-ref="_ZN4llvm15X86Disassembler18DisassemblerTablesD1Ev">~DisassemblerTables</dfn>();</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>  <i class="doc">/// emit - Emits the instruction table, context table, and class decisions.</i></td></tr>
<tr><th id="231">231</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="232">232</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">o</span>  - The output stream to print the tables to.</i></td></tr>
<tr><th id="233">233</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm15X86Disassembler18DisassemblerTables4emitERNS_11raw_ostreamE" title='llvm::X86Disassembler::DisassemblerTables::emit' data-ref="_ZNK4llvm15X86Disassembler18DisassemblerTables4emitERNS_11raw_ostreamE">emit</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col4 decl" id="44o" title='o' data-type='llvm::raw_ostream &amp;' data-ref="44o">o</dfn>) <em>const</em>;</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>  <i class="doc">/// setTableFields - Uses the opcode type, instruction context, opcode, and a</i></td></tr>
<tr><th id="236">236</th><td><i class="doc">  ///   ModRMFilter as criteria to set a particular set of entries in the</i></td></tr>
<tr><th id="237">237</th><td><i class="doc">  ///   decode tables to point to a specific uid.</i></td></tr>
<tr><th id="238">238</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="239">239</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">type</span>         - The opcode type (ONEBYTE, TWOBYTE, etc.)</i></td></tr>
<tr><th id="240">240</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">insnContext</span>  - The context to use (IC, IC_64BIT, etc.)</i></td></tr>
<tr><th id="241">241</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">opcode</span>       - The last byte of the opcode (not counting any escape</i></td></tr>
<tr><th id="242">242</th><td><i class="doc">  ///                       or extended opcodes).</i></td></tr>
<tr><th id="243">243</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">filter</span>       - The ModRMFilter that decides which ModR/M byte values</i></td></tr>
<tr><th id="244">244</th><td><i class="doc">  ///                       correspond to the desired instruction.</i></td></tr>
<tr><th id="245">245</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">uid</span>          - The unique ID of the instruction.</i></td></tr>
<tr><th id="246">246</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">is32bit</span>      - Instructon is only 32-bit</i></td></tr>
<tr><th id="247">247</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">noPrefix</span>     - Instruction record has no prefix.</i></td></tr>
<tr><th id="248">248</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">ignoresVEX_L</span> - Instruction ignores VEX.L</i></td></tr>
<tr><th id="249">249</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">ignoresVEX_W</span> - Instruction ignores VEX.W</i></td></tr>
<tr><th id="250">250</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">AddrSize</span>     - Instructions address size 16/32/64. 0 is unspecified</i></td></tr>
<tr><th id="251">251</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm15X86Disassembler18DisassemblerTables14setTableFieldsENS0_10OpcodeTypeENS0_18InstructionContextEhRKNS0_11ModRMFilterEtbbbbj" title='llvm::X86Disassembler::DisassemblerTables::setTableFields' data-ref="_ZN4llvm15X86Disassembler18DisassemblerTables14setTableFieldsENS0_10OpcodeTypeENS0_18InstructionContextEhRKNS0_11ModRMFilterEtbbbbj">setTableFields</dfn>(<a class="type" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType" title='llvm::X86Disassembler::OpcodeType' data-ref="llvm::X86Disassembler::OpcodeType">OpcodeType</a> <dfn class="local col5 decl" id="45type" title='type' data-type='llvm::X86Disassembler::OpcodeType' data-ref="45type">type</dfn>,</td></tr>
<tr><th id="252">252</th><td>                      <a class="type" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::InstructionContext" title='llvm::X86Disassembler::InstructionContext' data-ref="llvm::X86Disassembler::InstructionContext">InstructionContext</a> <dfn class="local col6 decl" id="46insnContext" title='insnContext' data-type='llvm::X86Disassembler::InstructionContext' data-ref="46insnContext">insnContext</dfn>,</td></tr>
<tr><th id="253">253</th><td>                      <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col7 decl" id="47opcode" title='opcode' data-type='uint8_t' data-ref="47opcode">opcode</dfn>,</td></tr>
<tr><th id="254">254</th><td>                      <em>const</em> <a class="type" href="X86ModRMFilters.h.html#llvm::X86Disassembler::ModRMFilter" title='llvm::X86Disassembler::ModRMFilter' data-ref="llvm::X86Disassembler::ModRMFilter">ModRMFilter</a> &amp;<dfn class="local col8 decl" id="48filter" title='filter' data-type='const llvm::X86Disassembler::ModRMFilter &amp;' data-ref="48filter">filter</dfn>,</td></tr>
<tr><th id="255">255</th><td>                      <a class="typedef" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::InstrUID" title='llvm::X86Disassembler::InstrUID' data-type='uint16_t' data-ref="llvm::X86Disassembler::InstrUID">InstrUID</a> <dfn class="local col9 decl" id="49uid" title='uid' data-type='InstrUID' data-ref="49uid">uid</dfn>,</td></tr>
<tr><th id="256">256</th><td>                      <em>bool</em> <dfn class="local col0 decl" id="50is32bit" title='is32bit' data-type='bool' data-ref="50is32bit">is32bit</dfn>,</td></tr>
<tr><th id="257">257</th><td>                      <em>bool</em> <dfn class="local col1 decl" id="51noPrefix" title='noPrefix' data-type='bool' data-ref="51noPrefix">noPrefix</dfn>,</td></tr>
<tr><th id="258">258</th><td>                      <em>bool</em> <dfn class="local col2 decl" id="52ignoresVEX_L" title='ignoresVEX_L' data-type='bool' data-ref="52ignoresVEX_L">ignoresVEX_L</dfn>,</td></tr>
<tr><th id="259">259</th><td>                      <em>bool</em> <dfn class="local col3 decl" id="53ignoresVEX_W" title='ignoresVEX_W' data-type='bool' data-ref="53ignoresVEX_W">ignoresVEX_W</dfn>,</td></tr>
<tr><th id="260">260</th><td>                      <em>unsigned</em> <dfn class="local col4 decl" id="54AddrSize" title='AddrSize' data-type='unsigned int' data-ref="54AddrSize">AddrSize</dfn>);</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td>  <i class="doc">/// specForUID - Returns the instruction specifier for a given unique</i></td></tr>
<tr><th id="263">263</th><td><i class="doc">  ///   instruction ID.  Used when resolving collisions.</i></td></tr>
<tr><th id="264">264</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="265">265</th><td><i class="doc">  /// <span class="command">@param</span> <span class="arg">uid</span>  - The unique ID of the instruction.</i></td></tr>
<tr><th id="266">266</th><td><i class="doc">  /// <span class="command">@return</span>     - A reference to the instruction specifier.</i></td></tr>
<tr><th id="267">267</th><td>  <a class="type" href="X86DisassemblerShared.h.html#InstructionSpecifier" title='InstructionSpecifier' data-ref="InstructionSpecifier">InstructionSpecifier</a>&amp; <dfn class="decl def" id="_ZN4llvm15X86Disassembler18DisassemblerTables10specForUIDEt" title='llvm::X86Disassembler::DisassemblerTables::specForUID' data-ref="_ZN4llvm15X86Disassembler18DisassemblerTables10specForUIDEt">specForUID</dfn>(<a class="typedef" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::InstrUID" title='llvm::X86Disassembler::InstrUID' data-type='uint16_t' data-ref="llvm::X86Disassembler::InstrUID">InstrUID</a> <dfn class="local col5 decl" id="55uid" title='uid' data-type='InstrUID' data-ref="55uid">uid</dfn>) {</td></tr>
<tr><th id="268">268</th><td>    <b>if</b> (<a class="local col5 ref" href="#55uid" title='uid' data-ref="55uid">uid</a> &gt;= <a class="member" href="#llvm::X86Disassembler::DisassemblerTables::InstructionSpecifiers" title='llvm::X86Disassembler::DisassemblerTables::InstructionSpecifiers' data-ref="llvm::X86Disassembler::DisassemblerTables::InstructionSpecifiers">InstructionSpecifiers</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>())</td></tr>
<tr><th id="269">269</th><td>      <a class="member" href="#llvm::X86Disassembler::DisassemblerTables::InstructionSpecifiers" title='llvm::X86Disassembler::DisassemblerTables::InstructionSpecifiers' data-ref="llvm::X86Disassembler::DisassemblerTables::InstructionSpecifiers">InstructionSpecifiers</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEm" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEm">resize</a>(<a class="local col5 ref" href="#55uid" title='uid' data-ref="55uid">uid</a> + <var>1</var>);</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>    <b>return</b> <a class="member" href="#llvm::X86Disassembler::DisassemblerTables::InstructionSpecifiers" title='llvm::X86Disassembler::DisassemblerTables::InstructionSpecifiers' data-ref="llvm::X86Disassembler::DisassemblerTables::InstructionSpecifiers">InstructionSpecifiers</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#55uid" title='uid' data-ref="55uid">uid</a>]</a>;</td></tr>
<tr><th id="272">272</th><td>  }</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>  <i>// hasConflicts - Reports whether there were primary decode conflicts</i></td></tr>
<tr><th id="275">275</th><td><i>  //   from any instructions added to the tables.</i></td></tr>
<tr><th id="276">276</th><td><i>  // @return  - true if there were; false otherwise.</i></td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td>  <em>bool</em> <dfn class="decl def" id="_ZN4llvm15X86Disassembler18DisassemblerTables12hasConflictsEv" title='llvm::X86Disassembler::DisassemblerTables::hasConflicts' data-ref="_ZN4llvm15X86Disassembler18DisassemblerTables12hasConflictsEv">hasConflicts</dfn>() {</td></tr>
<tr><th id="279">279</th><td>    <b>return</b> <a class="member" href="#llvm::X86Disassembler::DisassemblerTables::HasConflicts" title='llvm::X86Disassembler::DisassemblerTables::HasConflicts' data-ref="llvm::X86Disassembler::DisassemblerTables::HasConflicts">HasConflicts</a>;</td></tr>
<tr><th id="280">280</th><td>  }</td></tr>
<tr><th id="281">281</th><td>};</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>} <i>// namespace X86Disassembler</i></td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td>} <i>// namespace llvm</i></td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><u>#<span data-ppcond="16">endif</span></u></td></tr>
<tr><th id="288">288</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='DisassemblerEmitter.cpp.html'>llvm/llvm/utils/TableGen/DisassemblerEmitter.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
