Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot APB_Testbench_behav xil_defaultlib.APB_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'paddr' [D:/Study/Core_Electronics/Projects/APB_Interface/APB_Interface.srcs/sources_1/new/APB_Top.v:57]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'paddr' [D:/Study/Core_Electronics/Projects/APB_Interface/APB_Interface.srcs/sources_1/new/APB_Top.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.APB_Bridge
Compiling module xil_defaultlib.APB_Slave
Compiling module xil_defaultlib.APB_Top
Compiling module xil_defaultlib.APB_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot APB_Testbench_behav
