
ATMEL-ES49503.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000077a0  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000070  20000000  000077a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00001070  20000070  00007810  00020070  2**2
                  ALLOC
  3 .stack        00002000  200010e0  00008880  00020070  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
  6 .debug_info   000447e9  00000000  00000000  000200f1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00006762  00000000  00000000  000648da  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000c04a  00000000  00000000  0006b03c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000ac0  00000000  00000000  00077086  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000f40  00000000  00000000  00077b46  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0002898e  00000000  00000000  00078a86  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001f096  00000000  00000000  000a1414  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000a5cbd  00000000  00000000  000c04aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000021c0  00000000  00000000  00166168  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	200030e0 	.word	0x200030e0
       4:	00005a31 	.word	0x00005a31
       8:	00005a2d 	.word	0x00005a2d
       c:	00005a2d 	.word	0x00005a2d
	...
      2c:	00005a2d 	.word	0x00005a2d
	...
      38:	00005a2d 	.word	0x00005a2d
      3c:	00005a2d 	.word	0x00005a2d
      40:	00005a2d 	.word	0x00005a2d
      44:	0000011d 	.word	0x0000011d
      48:	00005a2d 	.word	0x00005a2d
      4c:	00003b49 	.word	0x00003b49
      50:	00005a2d 	.word	0x00005a2d
      54:	00005a2d 	.word	0x00005a2d
      58:	00005a2d 	.word	0x00005a2d
      5c:	00005a2d 	.word	0x00005a2d
      60:	00005a2d 	.word	0x00005a2d
      64:	000044b1 	.word	0x000044b1
      68:	000044c1 	.word	0x000044c1
      6c:	000044d1 	.word	0x000044d1
      70:	000044e1 	.word	0x000044e1
      74:	000044f1 	.word	0x000044f1
      78:	00004501 	.word	0x00004501
      7c:	00000fe5 	.word	0x00000fe5
      80:	00005a2d 	.word	0x00005a2d
      84:	00005a2d 	.word	0x00005a2d
      88:	00005a2d 	.word	0x00005a2d
      8c:	00005a2d 	.word	0x00005a2d
      90:	00005a2d 	.word	0x00005a2d
      94:	00005a2d 	.word	0x00005a2d
      98:	00005a2d 	.word	0x00005a2d
      9c:	00005a2d 	.word	0x00005a2d
      a0:	00005a2d 	.word	0x00005a2d
      a4:	00005a2d 	.word	0x00005a2d
      a8:	00005a2d 	.word	0x00005a2d
      ac:	00005a2d 	.word	0x00005a2d
      b0:	00005a2d 	.word	0x00005a2d
      b4:	00005a2d 	.word	0x00005a2d
      b8:	00005a2d 	.word	0x00005a2d

000000bc <__do_global_dtors_aux>:
      bc:	b510      	push	{r4, lr}
      be:	4c06      	ldr	r4, [pc, #24]	; (d8 <__do_global_dtors_aux+0x1c>)
      c0:	7823      	ldrb	r3, [r4, #0]
      c2:	2b00      	cmp	r3, #0
      c4:	d107      	bne.n	d6 <__do_global_dtors_aux+0x1a>
      c6:	4b05      	ldr	r3, [pc, #20]	; (dc <__do_global_dtors_aux+0x20>)
      c8:	2b00      	cmp	r3, #0
      ca:	d002      	beq.n	d2 <__do_global_dtors_aux+0x16>
      cc:	4804      	ldr	r0, [pc, #16]	; (e0 <__do_global_dtors_aux+0x24>)
      ce:	e000      	b.n	d2 <__do_global_dtors_aux+0x16>
      d0:	bf00      	nop
      d2:	2301      	movs	r3, #1
      d4:	7023      	strb	r3, [r4, #0]
      d6:	bd10      	pop	{r4, pc}
      d8:	20000070 	.word	0x20000070
      dc:	00000000 	.word	0x00000000
      e0:	000077a0 	.word	0x000077a0

000000e4 <frame_dummy>:
      e4:	4b08      	ldr	r3, [pc, #32]	; (108 <frame_dummy+0x24>)
      e6:	b510      	push	{r4, lr}
      e8:	2b00      	cmp	r3, #0
      ea:	d003      	beq.n	f4 <frame_dummy+0x10>
      ec:	4907      	ldr	r1, [pc, #28]	; (10c <frame_dummy+0x28>)
      ee:	4808      	ldr	r0, [pc, #32]	; (110 <frame_dummy+0x2c>)
      f0:	e000      	b.n	f4 <frame_dummy+0x10>
      f2:	bf00      	nop
      f4:	4807      	ldr	r0, [pc, #28]	; (114 <frame_dummy+0x30>)
      f6:	6803      	ldr	r3, [r0, #0]
      f8:	2b00      	cmp	r3, #0
      fa:	d100      	bne.n	fe <frame_dummy+0x1a>
      fc:	bd10      	pop	{r4, pc}
      fe:	4b06      	ldr	r3, [pc, #24]	; (118 <frame_dummy+0x34>)
     100:	2b00      	cmp	r3, #0
     102:	d0fb      	beq.n	fc <frame_dummy+0x18>
     104:	4798      	blx	r3
     106:	e7f9      	b.n	fc <frame_dummy+0x18>
     108:	00000000 	.word	0x00000000
     10c:	20000074 	.word	0x20000074
     110:	000077a0 	.word	0x000077a0
     114:	000077a0 	.word	0x000077a0
     118:	00000000 	.word	0x00000000

0000011c <WDT_Handler>:
	}
}

/** Handler for the WDT hardware module interrupt. */
void WDT_Handler(void)
{
     11c:	b510      	push	{r4, lr}
 */
static inline void wdt_clear_early_warning(void)
{
	Wdt *const WDT_module = WDT;

	WDT_module->INTFLAG.reg = WDT_INTFLAG_EW;
     11e:	2201      	movs	r2, #1
     120:	4b03      	ldr	r3, [pc, #12]	; (130 <WDT_Handler+0x14>)
     122:	719a      	strb	r2, [r3, #6]
	wdt_clear_early_warning();

	if (wdt_early_warning_callback) {
     124:	4b03      	ldr	r3, [pc, #12]	; (134 <WDT_Handler+0x18>)
     126:	681b      	ldr	r3, [r3, #0]
     128:	2b00      	cmp	r3, #0
     12a:	d000      	beq.n	12e <WDT_Handler+0x12>
		wdt_early_warning_callback();
     12c:	4798      	blx	r3
	}
}
     12e:	bd10      	pop	{r4, pc}
     130:	40002000 	.word	0x40002000
     134:	20000cc8 	.word	0x20000cc8

00000138 <Configure_Adc>:
#include "adc.h"

struct adc_module adc_instance;

void Configure_Adc(void)
{
     138:	b510      	push	{r4, lr}
     13a:	b08c      	sub	sp, #48	; 0x30
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     13c:	a90b      	add	r1, sp, #44	; 0x2c
     13e:	2301      	movs	r3, #1
     140:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
     142:	2400      	movs	r4, #0
     144:	708c      	strb	r4, [r1, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     146:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(PIN_PB06, &pin_conf);
     148:	2026      	movs	r0, #38	; 0x26
     14a:	4b13      	ldr	r3, [pc, #76]	; (198 <Configure_Adc+0x60>)
     14c:	4798      	blx	r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     14e:	2240      	movs	r2, #64	; 0x40
     150:	4b12      	ldr	r3, [pc, #72]	; (19c <Configure_Adc+0x64>)
     152:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(PIN_PB06, false);
	
	struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
     154:	4668      	mov	r0, sp
     156:	4b12      	ldr	r3, [pc, #72]	; (1a0 <Configure_Adc+0x68>)
     158:	4798      	blx	r3
	config_adc.reference = ADC_REFERENCE_AREFA;
     15a:	2303      	movs	r3, #3
     15c:	466a      	mov	r2, sp
     15e:	7053      	strb	r3, [r2, #1]
	config_adc.positive_input = ADC_POSITIVE_INPUT_PIN0;
     160:	7114      	strb	r4, [r2, #4]
	config_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV256;
     162:	2307      	movs	r3, #7
     164:	7093      	strb	r3, [r2, #2]
	adc_init(&adc_instance, ADC0, &config_adc);
     166:	4c0f      	ldr	r4, [pc, #60]	; (1a4 <Configure_Adc+0x6c>)
     168:	490f      	ldr	r1, [pc, #60]	; (1a8 <Configure_Adc+0x70>)
     16a:	0020      	movs	r0, r4
     16c:	4b0f      	ldr	r3, [pc, #60]	; (1ac <Configure_Adc+0x74>)
     16e:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     170:	6822      	ldr	r2, [r4, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->SYNCBUSY.reg) {
     172:	8c13      	ldrh	r3, [r2, #32]
     174:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
     176:	2b00      	cmp	r3, #0
     178:	d1fb      	bne.n	172 <Configure_Adc+0x3a>
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	/* Disbale interrupt */
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
     17a:	3307      	adds	r3, #7
     17c:	7113      	strb	r3, [r2, #4]
	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
     17e:	7193      	strb	r3, [r2, #6]

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
     180:	7811      	ldrb	r1, [r2, #0]
     182:	3b05      	subs	r3, #5
     184:	430b      	orrs	r3, r1
     186:	7013      	strb	r3, [r2, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     188:	4b06      	ldr	r3, [pc, #24]	; (1a4 <Configure_Adc+0x6c>)
     18a:	681a      	ldr	r2, [r3, #0]

	if (adc_module->SYNCBUSY.reg) {
     18c:	8c13      	ldrh	r3, [r2, #32]
     18e:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
     190:	2b00      	cmp	r3, #0
     192:	d1fb      	bne.n	18c <Configure_Adc+0x54>
	adc_enable(&adc_instance);
}
     194:	b00c      	add	sp, #48	; 0x30
     196:	bd10      	pop	{r4, pc}
     198:	0000401d 	.word	0x0000401d
     19c:	41000080 	.word	0x41000080
     1a0:	000031a1 	.word	0x000031a1
     1a4:	20000ccc 	.word	0x20000ccc
     1a8:	42004400 	.word	0x42004400
     1ac:	000031e5 	.word	0x000031e5

000001b0 <Adc_Read_AdcValue>:

void Adc_Read_AdcValue(uint16_t *result)
{
     1b0:	b570      	push	{r4, r5, r6, lr}
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     1b2:	4b19      	ldr	r3, [pc, #100]	; (218 <Adc_Read_AdcValue+0x68>)
     1b4:	681c      	ldr	r4, [r3, #0]
     1b6:	8c23      	ldrh	r3, [r4, #32]
     1b8:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
     1ba:	2b00      	cmp	r3, #0
     1bc:	d1fb      	bne.n	1b6 <Adc_Read_AdcValue+0x6>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     1be:	7e22      	ldrb	r2, [r4, #24]
     1c0:	3302      	adds	r3, #2
     1c2:	4313      	orrs	r3, r2
     1c4:	7623      	strb	r3, [r4, #24]
     1c6:	8c23      	ldrh	r3, [r4, #32]
     1c8:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
     1ca:	2b00      	cmp	r3, #0
     1cc:	d1fb      	bne.n	1c6 <Adc_Read_AdcValue+0x16>

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;

	uint32_t status_flags = 0;
     1ce:	2101      	movs	r1, #1
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     1d0:	2604      	movs	r6, #4
		status_flags |= ADC_STATUS_WINDOW;
     1d2:	2502      	movs	r5, #2
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
     1d4:	79a3      	ldrb	r3, [r4, #6]
     1d6:	b2db      	uxtb	r3, r3

	uint32_t status_flags = 0;
     1d8:	000a      	movs	r2, r1
     1da:	401a      	ands	r2, r3
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     1dc:	421e      	tst	r6, r3
     1de:	d000      	beq.n	1e2 <Adc_Read_AdcValue+0x32>
		status_flags |= ADC_STATUS_WINDOW;
     1e0:	432a      	orrs	r2, r5
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
     1e2:	421d      	tst	r5, r3
     1e4:	d000      	beq.n	1e8 <Adc_Read_AdcValue+0x38>
		status_flags |= ADC_STATUS_OVERRUN;
     1e6:	4332      	orrs	r2, r6
{
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(result);

	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
     1e8:	4211      	tst	r1, r2
     1ea:	d0f3      	beq.n	1d4 <Adc_Read_AdcValue+0x24>
		/* Wait for synchronization */
	}
#endif

	/* Get ADC result */
	*result = adc_module->RESULT.reg;
     1ec:	8ca3      	ldrh	r3, [r4, #36]	; 0x24
     1ee:	8003      	strh	r3, [r0, #0]
{
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     1f0:	4b09      	ldr	r3, [pc, #36]	; (218 <Adc_Read_AdcValue+0x68>)
     1f2:	6819      	ldr	r1, [r3, #0]
	if (status_flags & ADC_STATUS_OVERRUN) {
		int_flags |= ADC_INTFLAG_OVERRUN;
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
     1f4:	2301      	movs	r3, #1
     1f6:	718b      	strb	r3, [r1, #6]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
     1f8:	798a      	ldrb	r2, [r1, #6]
     1fa:	b2d2      	uxtb	r2, r2

	uint32_t status_flags = 0;
     1fc:	4013      	ands	r3, r2
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     1fe:	0750      	lsls	r0, r2, #29
     200:	d501      	bpl.n	206 <Adc_Read_AdcValue+0x56>
		status_flags |= ADC_STATUS_WINDOW;
     202:	2002      	movs	r0, #2
     204:	4303      	orrs	r3, r0
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
     206:	0792      	lsls	r2, r2, #30
     208:	d501      	bpl.n	20e <Adc_Read_AdcValue+0x5e>
		status_flags |= ADC_STATUS_OVERRUN;
     20a:	2204      	movs	r2, #4
     20c:	4313      	orrs	r3, r2
	*result = adc_module->RESULT.reg;

	/* Reset ready flag */
	adc_clear_status(module_inst, ADC_STATUS_RESULT_READY);

	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
     20e:	075b      	lsls	r3, r3, #29
     210:	d501      	bpl.n	216 <Adc_Read_AdcValue+0x66>
	if (status_flags & ADC_STATUS_OVERRUN) {
		int_flags |= ADC_INTFLAG_OVERRUN;
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
     212:	2302      	movs	r3, #2
     214:	718b      	strb	r3, [r1, #6]
	adc_start_conversion(&adc_instance);
	do {
		/* Wait for conversion to be done and read out result */
	} while (adc_read(&adc_instance, result) == STATUS_BUSY);
     216:	bd70      	pop	{r4, r5, r6, pc}
     218:	20000ccc 	.word	0x20000ccc

0000021c <vAPI_IndexNtcTemp>:
    uint8_t low = 0;
    uint16_t table_val;
    table_val = temp_ad_val;
    while (low < 141) 
	{
        if ((table_val > TEMP_AD_TABLE[low]) || (table_val == TEMP_AD_TABLE[low])) 
     21c:	4b09      	ldr	r3, [pc, #36]	; (244 <vAPI_IndexNtcTemp+0x28>)
     21e:	4298      	cmp	r0, r3
     220:	d80b      	bhi.n	23a <vAPI_IndexNtcTemp+0x1e>
     222:	4a09      	ldr	r2, [pc, #36]	; (248 <vAPI_IndexNtcTemp+0x2c>)
     224:	3202      	adds	r2, #2
		{
            break;
        } 
		else 
		{
            low++;
     226:	2301      	movs	r3, #1
    uint8_t low = 0;
    uint16_t table_val;
    table_val = temp_ad_val;
    while (low < 141) 
	{
        if ((table_val > TEMP_AD_TABLE[low]) || (table_val == TEMP_AD_TABLE[low])) 
     228:	8811      	ldrh	r1, [r2, #0]
     22a:	4281      	cmp	r1, r0
     22c:	d906      	bls.n	23c <vAPI_IndexNtcTemp+0x20>
		{
            break;
        } 
		else 
		{
            low++;
     22e:	3301      	adds	r3, #1
     230:	b2db      	uxtb	r3, r3
     232:	3202      	adds	r2, #2
int8_t vAPI_IndexNtcTemp(uint16_t temp_ad_val) 
{
    uint8_t low = 0;
    uint16_t table_val;
    table_val = temp_ad_val;
    while (low < 141) 
     234:	2b8d      	cmp	r3, #141	; 0x8d
     236:	d1f7      	bne.n	228 <vAPI_IndexNtcTemp+0xc>
     238:	e000      	b.n	23c <vAPI_IndexNtcTemp+0x20>
UPDATE			:
DATE			: 14/10/21
 *****************************************************************************/
int8_t vAPI_IndexNtcTemp(uint16_t temp_ad_val) 
{
    uint8_t low = 0;
     23a:	2300      	movs	r3, #0
		else 
		{
            low++;
        }
    }
    return TEMP_TABLE[low];
     23c:	4a03      	ldr	r2, [pc, #12]	; (24c <vAPI_IndexNtcTemp+0x30>)
     23e:	56d0      	ldrsb	r0, [r2, r3]
}
     240:	4770      	bx	lr
     242:	46c0      	nop			; (mov r8, r8)
     244:	00003b98 	.word	0x00003b98
     248:	0000704c 	.word	0x0000704c
     24c:	00007168 	.word	0x00007168

00000250 <vAPI_ADC_Read_Data_bal_1>:
UPDATE			: -
DATE			: 2014/09/11
#endif
 ******************************************************************************/
void vAPI_ADC_Read_Data_bal_1(void) 
{
     250:	b570      	push	{r4, r5, r6, lr}
//        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
//                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
//        nADC_Cell_Value[uci] = unvol;
//    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
     252:	4c25      	ldr	r4, [pc, #148]	; (2e8 <vAPI_ADC_Read_Data_bal_1+0x98>)
     254:	2388      	movs	r3, #136	; 0x88
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
     256:	5ce0      	ldrb	r0, [r4, r3]
     258:	0200      	lsls	r0, r0, #8
//                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
//        nADC_Cell_Value[uci] = unvol;
//    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
     25a:	3301      	adds	r3, #1
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
     25c:	5ce3      	ldrb	r3, [r4, r3]
     25e:	1818      	adds	r0, r3, r0
     260:	b280      	uxth	r0, r0
     262:	4d22      	ldr	r5, [pc, #136]	; (2ec <vAPI_ADC_Read_Data_bal_1+0x9c>)
     264:	47a8      	blx	r5
     266:	4b22      	ldr	r3, [pc, #136]	; (2f0 <vAPI_ADC_Read_Data_bal_1+0xa0>)
     268:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
     26a:	238a      	movs	r3, #138	; 0x8a
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
     26c:	5ce0      	ldrb	r0, [r4, r3]
     26e:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
     270:	3301      	adds	r3, #1
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
     272:	5ce3      	ldrb	r3, [r4, r3]
     274:	1818      	adds	r0, r3, r0
     276:	b280      	uxth	r0, r0
     278:	47a8      	blx	r5
     27a:	4b1e      	ldr	r3, [pc, #120]	; (2f4 <vAPI_ADC_Read_Data_bal_1+0xa4>)
     27c:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
     27e:	238c      	movs	r3, #140	; 0x8c
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
     280:	5ce0      	ldrb	r0, [r4, r3]
     282:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
     284:	3301      	adds	r3, #1
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
     286:	5ce3      	ldrb	r3, [r4, r3]
     288:	1818      	adds	r0, r3, r0
     28a:	b280      	uxth	r0, r0
     28c:	47a8      	blx	r5
     28e:	4b1a      	ldr	r3, [pc, #104]	; (2f8 <vAPI_ADC_Read_Data_bal_1+0xa8>)
     290:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
     292:	238e      	movs	r3, #142	; 0x8e
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
     294:	5ce0      	ldrb	r0, [r4, r3]
     296:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
     298:	3301      	adds	r3, #1
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
     29a:	5ce3      	ldrb	r3, [r4, r3]
     29c:	1818      	adds	r0, r3, r0
     29e:	b280      	uxth	r0, r0
     2a0:	47a8      	blx	r5
     2a2:	4b16      	ldr	r3, [pc, #88]	; (2fc <vAPI_ADC_Read_Data_bal_1+0xac>)
     2a4:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
     2a6:	2390      	movs	r3, #144	; 0x90
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
     2a8:	5ce0      	ldrb	r0, [r4, r3]
     2aa:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
     2ac:	3301      	adds	r3, #1
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
     2ae:	5ce3      	ldrb	r3, [r4, r3]
     2b0:	1818      	adds	r0, r3, r0
     2b2:	b280      	uxth	r0, r0
     2b4:	47a8      	blx	r5
     2b6:	4b12      	ldr	r3, [pc, #72]	; (300 <vAPI_ADC_Read_Data_bal_1+0xb0>)
     2b8:	7018      	strb	r0, [r3, #0]
    //	/* VDD50 */
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
     2ba:	239a      	movs	r3, #154	; 0x9a
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
     2bc:	5ce3      	ldrb	r3, [r4, r3]
     2be:	021b      	lsls	r3, r3, #8
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
     2c0:	229b      	movs	r2, #155	; 0x9b
    nADC_CURRENT = unvol;
     2c2:	5ca2      	ldrb	r2, [r4, r2]
     2c4:	18d3      	adds	r3, r2, r3
     2c6:	4a0f      	ldr	r2, [pc, #60]	; (304 <vAPI_ADC_Read_Data_bal_1+0xb4>)
     2c8:	8013      	strh	r3, [r2, #0]
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
     2ca:	2386      	movs	r3, #134	; 0x86
     2cc:	5ce3      	ldrb	r3, [r4, r3]
     2ce:	021b      	lsls	r3, r3, #8
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
     2d0:	2287      	movs	r2, #135	; 0x87
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
     2d2:	5ca2      	ldrb	r2, [r4, r2]
     2d4:	18d3      	adds	r3, r2, r3
     2d6:	b29b      	uxth	r3, r3
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    nADC_VPACK = unvol; //nADC_VBAT
     2d8:	4a0b      	ldr	r2, [pc, #44]	; (308 <vAPI_ADC_Read_Data_bal_1+0xb8>)
     2da:	8013      	strh	r3, [r2, #0]

    /* GPIO2 电芯端*/
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2 + 1]);
    //    nADC_VBAT = unvol;
    nADC_VBAT = nADC_VPACK;
     2dc:	4a0b      	ldr	r2, [pc, #44]	; (30c <vAPI_ADC_Read_Data_bal_1+0xbc>)
     2de:	8013      	strh	r3, [r2, #0]
    nADC_VCHG = nADC_VPACK; //zzy20161022
     2e0:	4a0b      	ldr	r2, [pc, #44]	; (310 <vAPI_ADC_Read_Data_bal_1+0xc0>)
     2e2:	8013      	strh	r3, [r2, #0]
//    vAPI_CalcCell();      //第二部分使用
//    vAPI_CalcTempture();
//    vAPI_Uart_Load();
//    His_Data_Save();
    //	vAPI_CalcFetTh();
}
     2e4:	bd70      	pop	{r4, r5, r6, pc}
     2e6:	46c0      	nop			; (mov r8, r8)
     2e8:	20000e0c 	.word	0x20000e0c
     2ec:	0000021d 	.word	0x0000021d
     2f0:	20000e0a 	.word	0x20000e0a
     2f4:	20000ec9 	.word	0x20000ec9
     2f8:	20000efa 	.word	0x20000efa
     2fc:	20000ec2 	.word	0x20000ec2
     300:	20000ec0 	.word	0x20000ec0
     304:	20000f26 	.word	0x20000f26
     308:	20000ef8 	.word	0x20000ef8
     30c:	20000090 	.word	0x20000090
     310:	2000008c 	.word	0x2000008c

00000314 <vAPI_CalcCell>:
UPDATE			:
DATE			: 14/09/11
 *****************************************************************************/

void vAPI_CalcCell(void) 
{
     314:	b5f0      	push	{r4, r5, r6, r7, lr}
     316:	b089      	sub	sp, #36	; 0x24
    uint8_t i, j;
    uint16_t temp;
    uint16_t Cell_Volt_temp[16];
    uint32_t total_volt;
    static bool cell_first_read = 0;
    if (cell_first_read == 0) 
     318:	4b4d      	ldr	r3, [pc, #308]	; (450 <vAPI_CalcCell+0x13c>)
     31a:	781b      	ldrb	r3, [r3, #0]
     31c:	2b00      	cmp	r3, #0
     31e:	d116      	bne.n	34e <vAPI_CalcCell+0x3a>
	{
        cell_first_read = 1;
     320:	2201      	movs	r2, #1
     322:	4b4b      	ldr	r3, [pc, #300]	; (450 <vAPI_CalcCell+0x13c>)
     324:	701a      	strb	r2, [r3, #0]
     326:	4a4b      	ldr	r2, [pc, #300]	; (454 <vAPI_CalcCell+0x140>)
     328:	494b      	ldr	r1, [pc, #300]	; (458 <vAPI_CalcCell+0x144>)
     32a:	0008      	movs	r0, r1
     32c:	3040      	adds	r0, #64	; 0x40
     32e:	0015      	movs	r5, r2
     330:	3520      	adds	r5, #32
		{
            for (j = 0; j < 4; j++) 
			{
                Cell_Value[j][i] = nADC_Cell_Value[i] >> 2;
            }
            nADC_Cell_Value[i] = 0;
     332:	2400      	movs	r4, #0
        cell_first_read = 1;
        for (i = 0; i < 16; i++) 
		{
            for (j = 0; j < 4; j++) 
			{
                Cell_Value[j][i] = nADC_Cell_Value[i] >> 2;
     334:	8813      	ldrh	r3, [r2, #0]
     336:	089b      	lsrs	r3, r3, #2
     338:	800b      	strh	r3, [r1, #0]
     33a:	840b      	strh	r3, [r1, #32]
     33c:	8003      	strh	r3, [r0, #0]
     33e:	8403      	strh	r3, [r0, #32]
            }
            nADC_Cell_Value[i] = 0;
     340:	8014      	strh	r4, [r2, #0]
     342:	3202      	adds	r2, #2
     344:	3102      	adds	r1, #2
     346:	3002      	adds	r0, #2
    uint32_t total_volt;
    static bool cell_first_read = 0;
    if (cell_first_read == 0) 
	{
        cell_first_read = 1;
        for (i = 0; i < 16; i++) 
     348:	42aa      	cmp	r2, r5
     34a:	d1f3      	bne.n	334 <vAPI_CalcCell+0x20>
     34c:	e00f      	b.n	36e <vAPI_CalcCell+0x5a>
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
     34e:	4b43      	ldr	r3, [pc, #268]	; (45c <vAPI_CalcCell+0x148>)
     350:	7818      	ldrb	r0, [r3, #0]
     352:	0140      	lsls	r0, r0, #5
     354:	4b40      	ldr	r3, [pc, #256]	; (458 <vAPI_CalcCell+0x144>)
     356:	18c0      	adds	r0, r0, r3
     358:	2300      	movs	r3, #0
     35a:	4d3e      	ldr	r5, [pc, #248]	; (454 <vAPI_CalcCell+0x140>)
            nADC_Cell_Value[i] = 0;
     35c:	2400      	movs	r4, #0
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
     35e:	1959      	adds	r1, r3, r5
     360:	880a      	ldrh	r2, [r1, #0]
     362:	0892      	lsrs	r2, r2, #2
     364:	52c2      	strh	r2, [r0, r3]
            nADC_Cell_Value[i] = 0;
     366:	800c      	strh	r4, [r1, #0]
     368:	3302      	adds	r3, #2
            nADC_Cell_Value[i] = 0;
        }
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
     36a:	2b20      	cmp	r3, #32
     36c:	d1f7      	bne.n	35e <vAPI_CalcCell+0x4a>
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
            nADC_Cell_Value[i] = 0;
        }
    }
    cell_index++;
     36e:	4b3b      	ldr	r3, [pc, #236]	; (45c <vAPI_CalcCell+0x148>)
     370:	781b      	ldrb	r3, [r3, #0]
     372:	3301      	adds	r3, #1
     374:	b2db      	uxtb	r3, r3
    if (cell_index > 3) 
     376:	2b03      	cmp	r3, #3
     378:	d802      	bhi.n	380 <vAPI_CalcCell+0x6c>
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
            nADC_Cell_Value[i] = 0;
        }
    }
    cell_index++;
     37a:	4a38      	ldr	r2, [pc, #224]	; (45c <vAPI_CalcCell+0x148>)
     37c:	7013      	strb	r3, [r2, #0]
     37e:	e002      	b.n	386 <vAPI_CalcCell+0x72>
    if (cell_index > 3) 
	{
        cell_index = 0;
     380:	2200      	movs	r2, #0
     382:	4b36      	ldr	r3, [pc, #216]	; (45c <vAPI_CalcCell+0x148>)
     384:	701a      	strb	r2, [r3, #0]
     386:	4834      	ldr	r0, [pc, #208]	; (458 <vAPI_CalcCell+0x144>)
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
     388:	2100      	movs	r1, #0
     38a:	0007      	movs	r7, r0
     38c:	4e31      	ldr	r6, [pc, #196]	; (454 <vAPI_CalcCell+0x140>)
     38e:	19ca      	adds	r2, r1, r7

    for (i = 0; i < 16; i++) 
	{
        for (j = 0; j < 4; j++) 
		{
            nADC_Cell_Value[i] += Cell_Value[j][i];
     390:	8c04      	ldrh	r4, [r0, #32]
     392:	8803      	ldrh	r3, [r0, #0]
     394:	18e3      	adds	r3, r4, r3
     396:	198d      	adds	r5, r1, r6
     398:	882c      	ldrh	r4, [r5, #0]
     39a:	191b      	adds	r3, r3, r4
     39c:	0014      	movs	r4, r2
     39e:	3440      	adds	r4, #64	; 0x40
     3a0:	8824      	ldrh	r4, [r4, #0]
     3a2:	191b      	adds	r3, r3, r4
     3a4:	3260      	adds	r2, #96	; 0x60
     3a6:	8812      	ldrh	r2, [r2, #0]
     3a8:	189b      	adds	r3, r3, r2
     3aa:	b29b      	uxth	r3, r3
     3ac:	802b      	strh	r3, [r5, #0]
        }
        Cell_Volt_temp[i] = nADC_Cell_Value[i];
     3ae:	466a      	mov	r2, sp
     3b0:	528b      	strh	r3, [r1, r2]
     3b2:	3102      	adds	r1, #2
     3b4:	3002      	adds	r0, #2
    if (cell_index > 3) 
	{
        cell_index = 0;
    }

    for (i = 0; i < 16; i++) 
     3b6:	2920      	cmp	r1, #32
     3b8:	d1e9      	bne.n	38e <vAPI_CalcCell+0x7a>
     3ba:	270f      	movs	r7, #15
     3bc:	e014      	b.n	3e8 <vAPI_CalcCell+0xd4>
    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
    {
        for (j = 0; j < 15 - i; j++) 
		{
            if (Cell_Volt_temp[j] > Cell_Volt_temp[j + 1]) 
     3be:	0051      	lsls	r1, r2, #1
     3c0:	4668      	mov	r0, sp
     3c2:	5a08      	ldrh	r0, [r1, r0]
     3c4:	1c51      	adds	r1, r2, #1
     3c6:	004d      	lsls	r5, r1, #1
     3c8:	466c      	mov	r4, sp
     3ca:	5b2d      	ldrh	r5, [r5, r4]
     3cc:	42a8      	cmp	r0, r5
     3ce:	d903      	bls.n	3d8 <vAPI_CalcCell+0xc4>
			{
                temp = Cell_Volt_temp[j];
                Cell_Volt_temp[j] = Cell_Volt_temp[j + 1];
     3d0:	0052      	lsls	r2, r2, #1
     3d2:	5315      	strh	r5, [r2, r4]
                Cell_Volt_temp[j + 1] = temp;
     3d4:	0049      	lsls	r1, r1, #1
     3d6:	5308      	strh	r0, [r1, r4]
    }

    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
    {
        for (j = 0; j < 15 - i; j++) 
     3d8:	3301      	adds	r3, #1
     3da:	b2db      	uxtb	r3, r3
     3dc:	1e1a      	subs	r2, r3, #0
     3de:	42b2      	cmp	r2, r6
     3e0:	dbed      	blt.n	3be <vAPI_CalcCell+0xaa>
     3e2:	3f01      	subs	r7, #1
        }
        Cell_Volt_temp[i] = nADC_Cell_Value[i];
    }

    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
     3e4:	2f00      	cmp	r7, #0
     3e6:	d005      	beq.n	3f4 <vAPI_CalcCell+0xe0>
    {
        for (j = 0; j < 15 - i; j++) 
     3e8:	003e      	movs	r6, r7
     3ea:	2200      	movs	r2, #0
     3ec:	2300      	movs	r3, #0
     3ee:	2f00      	cmp	r7, #0
     3f0:	dce5      	bgt.n	3be <vAPI_CalcCell+0xaa>
     3f2:	e7f6      	b.n	3e2 <vAPI_CalcCell+0xce>
     3f4:	466b      	mov	r3, sp
     3f6:	3306      	adds	r3, #6
     3f8:	a908      	add	r1, sp, #32
        }
        Cell_Volt_temp[i] = nADC_Cell_Value[i];
    }

    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
     3fa:	2000      	movs	r0, #0
        }
    }
    total_volt = 0;
    for (i = 3; i < 16; i++)//zzy20161022  2改成9
    {
        total_volt += Cell_Volt_temp[i];
     3fc:	881a      	ldrh	r2, [r3, #0]
     3fe:	1880      	adds	r0, r0, r2
     400:	3302      	adds	r3, #2
                Cell_Volt_temp[j + 1] = temp;
            }
        }
    }
    total_volt = 0;
    for (i = 3; i < 16; i++)//zzy20161022  2改成9
     402:	4299      	cmp	r1, r3
     404:	d1fa      	bne.n	3fc <vAPI_CalcCell+0xe8>
    {
        total_volt += Cell_Volt_temp[i];
    }
    Total_VBAT = total_volt / 13; //zzy20161020 
     406:	210d      	movs	r1, #13
     408:	4b15      	ldr	r3, [pc, #84]	; (460 <vAPI_CalcCell+0x14c>)
     40a:	4798      	blx	r3
     40c:	4b15      	ldr	r3, [pc, #84]	; (464 <vAPI_CalcCell+0x150>)
     40e:	8018      	strh	r0, [r3, #0]
    nADC_CELL_MAX = Cell_Volt_temp[15]; // max cell voltage
     410:	466b      	mov	r3, sp
     412:	8bda      	ldrh	r2, [r3, #30]
     414:	4b14      	ldr	r3, [pc, #80]	; (468 <vAPI_CalcCell+0x154>)
     416:	801a      	strh	r2, [r3, #0]
    nADC_CELL_MIN = Cell_Volt_temp[3]; // min cell voltage 改为9
     418:	466b      	mov	r3, sp
     41a:	88da      	ldrh	r2, [r3, #6]
     41c:	4b13      	ldr	r3, [pc, #76]	; (46c <vAPI_CalcCell+0x158>)
     41e:	801a      	strh	r2, [r3, #0]
	
    // 平均电流
    if (nADC_CURRENT < 0) 
     420:	4b13      	ldr	r3, [pc, #76]	; (470 <vAPI_CalcCell+0x15c>)
     422:	2200      	movs	r2, #0
     424:	5e9b      	ldrsh	r3, [r3, r2]
     426:	2b00      	cmp	r3, #0
     428:	da10      	bge.n	44c <vAPI_CalcCell+0x138>
	{
        ave_cnt++;
     42a:	4a12      	ldr	r2, [pc, #72]	; (474 <vAPI_CalcCell+0x160>)
     42c:	7812      	ldrb	r2, [r2, #0]
     42e:	3201      	adds	r2, #1
     430:	b2d2      	uxtb	r2, r2
        if (ave_cnt > 3) 
     432:	2a03      	cmp	r2, #3
     434:	d802      	bhi.n	43c <vAPI_CalcCell+0x128>
    nADC_CELL_MIN = Cell_Volt_temp[3]; // min cell voltage 改为9
	
    // 平均电流
    if (nADC_CURRENT < 0) 
	{
        ave_cnt++;
     436:	490f      	ldr	r1, [pc, #60]	; (474 <vAPI_CalcCell+0x160>)
     438:	700a      	strb	r2, [r1, #0]
     43a:	e002      	b.n	442 <vAPI_CalcCell+0x12e>
        if (ave_cnt > 3) 
		{
            ave_cnt = 0;
     43c:	2100      	movs	r1, #0
     43e:	4a0d      	ldr	r2, [pc, #52]	; (474 <vAPI_CalcCell+0x160>)
     440:	7011      	strb	r1, [r2, #0]
        }
        AVE_CURRENT[ave_cnt] = nADC_CURRENT;
     442:	4a0c      	ldr	r2, [pc, #48]	; (474 <vAPI_CalcCell+0x160>)
     444:	7812      	ldrb	r2, [r2, #0]
     446:	0052      	lsls	r2, r2, #1
     448:	490b      	ldr	r1, [pc, #44]	; (478 <vAPI_CalcCell+0x164>)
     44a:	5253      	strh	r3, [r2, r1]
    }
}
     44c:	b009      	add	sp, #36	; 0x24
     44e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     450:	20000092 	.word	0x20000092
     454:	200010bc 	.word	0x200010bc
     458:	20000cd4 	.word	0x20000cd4
     45c:	2000008f 	.word	0x2000008f
     460:	00005bf9 	.word	0x00005bf9
     464:	20000ec4 	.word	0x20000ec4
     468:	20000f00 	.word	0x20000f00
     46c:	20000ec6 	.word	0x20000ec6
     470:	20000f26 	.word	0x20000f26
     474:	2000008e 	.word	0x2000008e
     478:	20000f70 	.word	0x20000f70

0000047c <vAPI_CalcTempture>:
DATE			: 14/10/21
#endif
 *****************************************************************************/
void vAPI_CalcTempture(void) 
{
    if (TEMP_1_PCB > TEMP_2_PCB) 
     47c:	4b2f      	ldr	r3, [pc, #188]	; (53c <vAPI_CalcTempture+0xc0>)
     47e:	2200      	movs	r2, #0
     480:	569a      	ldrsb	r2, [r3, r2]
     482:	4b2f      	ldr	r3, [pc, #188]	; (540 <vAPI_CalcTempture+0xc4>)
     484:	781b      	ldrb	r3, [r3, #0]
     486:	b25b      	sxtb	r3, r3
     488:	429a      	cmp	r2, r3
     48a:	dd02      	ble.n	492 <vAPI_CalcTempture+0x16>
	{
        nADC_TMONI_PCB_MAX = TEMP_1_PCB;
     48c:	4b2d      	ldr	r3, [pc, #180]	; (544 <vAPI_CalcTempture+0xc8>)
     48e:	801a      	strh	r2, [r3, #0]
     490:	e001      	b.n	496 <vAPI_CalcTempture+0x1a>
        //nADC_TMONI_PCB_MIN = TEMP_2_PCB;
    } else 
	{
        nADC_TMONI_PCB_MAX = TEMP_2_PCB;
     492:	4a2c      	ldr	r2, [pc, #176]	; (544 <vAPI_CalcTempture+0xc8>)
     494:	8013      	strh	r3, [r2, #0]
        //nADC_TMONI_PCB_MIN = TEMP_1_PCB;
    }
    if (TEMP_3_BAT > TEMP_4_BAT) 
     496:	4b2c      	ldr	r3, [pc, #176]	; (548 <vAPI_CalcTempture+0xcc>)
     498:	2200      	movs	r2, #0
     49a:	569a      	ldrsb	r2, [r3, r2]
     49c:	4b2b      	ldr	r3, [pc, #172]	; (54c <vAPI_CalcTempture+0xd0>)
     49e:	781b      	ldrb	r3, [r3, #0]
     4a0:	b25b      	sxtb	r3, r3
     4a2:	429a      	cmp	r2, r3
     4a4:	dd0a      	ble.n	4bc <vAPI_CalcTempture+0x40>
	{
        if (TEMP_3_BAT > TEMP_5_BAT) 
     4a6:	492a      	ldr	r1, [pc, #168]	; (550 <vAPI_CalcTempture+0xd4>)
     4a8:	7809      	ldrb	r1, [r1, #0]
     4aa:	b249      	sxtb	r1, r1
     4ac:	428a      	cmp	r2, r1
     4ae:	dd02      	ble.n	4b6 <vAPI_CalcTempture+0x3a>
		{
            nADC_TMONI_BAT_MAX = TEMP_3_BAT;
     4b0:	4928      	ldr	r1, [pc, #160]	; (554 <vAPI_CalcTempture+0xd8>)
     4b2:	800a      	strh	r2, [r1, #0]
     4b4:	e00c      	b.n	4d0 <vAPI_CalcTempture+0x54>
        } 
		else 
		{
            nADC_TMONI_BAT_MAX = TEMP_5_BAT;
     4b6:	4827      	ldr	r0, [pc, #156]	; (554 <vAPI_CalcTempture+0xd8>)
     4b8:	8001      	strh	r1, [r0, #0]
     4ba:	e009      	b.n	4d0 <vAPI_CalcTempture+0x54>
        }
    } 
	else 
	{
        if (TEMP_4_BAT > TEMP_5_BAT) 
     4bc:	4924      	ldr	r1, [pc, #144]	; (550 <vAPI_CalcTempture+0xd4>)
     4be:	7809      	ldrb	r1, [r1, #0]
     4c0:	b249      	sxtb	r1, r1
     4c2:	428b      	cmp	r3, r1
     4c4:	dd02      	ble.n	4cc <vAPI_CalcTempture+0x50>
		{
            nADC_TMONI_BAT_MAX = TEMP_4_BAT;
     4c6:	4923      	ldr	r1, [pc, #140]	; (554 <vAPI_CalcTempture+0xd8>)
     4c8:	800b      	strh	r3, [r1, #0]
     4ca:	e001      	b.n	4d0 <vAPI_CalcTempture+0x54>
        } 
		else 
		{
            nADC_TMONI_BAT_MAX = TEMP_5_BAT;
     4cc:	4821      	ldr	r0, [pc, #132]	; (554 <vAPI_CalcTempture+0xd8>)
     4ce:	8001      	strh	r1, [r0, #0]
        }
    }
    if (TEMP_3_BAT <-28) 
     4d0:	321c      	adds	r2, #28
     4d2:	da01      	bge.n	4d8 <vAPI_CalcTempture+0x5c>
	{
        TEMP_3_BAT = TEMP_4_BAT;
     4d4:	4a1c      	ldr	r2, [pc, #112]	; (548 <vAPI_CalcTempture+0xcc>)
     4d6:	7013      	strb	r3, [r2, #0]
    }
    if (TEMP_4_BAT <-28) 
     4d8:	331c      	adds	r3, #28
     4da:	da03      	bge.n	4e4 <vAPI_CalcTempture+0x68>
	{
        TEMP_4_BAT = TEMP_5_BAT;
     4dc:	4b1c      	ldr	r3, [pc, #112]	; (550 <vAPI_CalcTempture+0xd4>)
     4de:	781a      	ldrb	r2, [r3, #0]
     4e0:	4b1a      	ldr	r3, [pc, #104]	; (54c <vAPI_CalcTempture+0xd0>)
     4e2:	701a      	strb	r2, [r3, #0]
    }
    if (TEMP_5_BAT <-28) 
     4e4:	4b1a      	ldr	r3, [pc, #104]	; (550 <vAPI_CalcTempture+0xd4>)
     4e6:	781b      	ldrb	r3, [r3, #0]
     4e8:	b25b      	sxtb	r3, r3
     4ea:	001a      	movs	r2, r3
     4ec:	321c      	adds	r2, #28
     4ee:	da0a      	bge.n	506 <vAPI_CalcTempture+0x8a>
	{
        TEMP_5_BAT = TEMP_4_BAT;
     4f0:	4b16      	ldr	r3, [pc, #88]	; (54c <vAPI_CalcTempture+0xd0>)
     4f2:	781b      	ldrb	r3, [r3, #0]
     4f4:	b25b      	sxtb	r3, r3
     4f6:	4a16      	ldr	r2, [pc, #88]	; (550 <vAPI_CalcTempture+0xd4>)
     4f8:	7013      	strb	r3, [r2, #0]
    }
    if (TEMP_3_BAT < TEMP_4_BAT) 
     4fa:	4a13      	ldr	r2, [pc, #76]	; (548 <vAPI_CalcTempture+0xcc>)
     4fc:	7812      	ldrb	r2, [r2, #0]
     4fe:	b252      	sxtb	r2, r2
     500:	4293      	cmp	r3, r2
     502:	dc0d      	bgt.n	520 <vAPI_CalcTempture+0xa4>
     504:	e017      	b.n	536 <vAPI_CalcTempture+0xba>
     506:	4a10      	ldr	r2, [pc, #64]	; (548 <vAPI_CalcTempture+0xcc>)
     508:	7812      	ldrb	r2, [r2, #0]
     50a:	b252      	sxtb	r2, r2
     50c:	490f      	ldr	r1, [pc, #60]	; (54c <vAPI_CalcTempture+0xd0>)
     50e:	7809      	ldrb	r1, [r1, #0]
     510:	b249      	sxtb	r1, r1
     512:	428a      	cmp	r2, r1
     514:	da0a      	bge.n	52c <vAPI_CalcTempture+0xb0>
	{
        if (TEMP_3_BAT < TEMP_5_BAT) 
     516:	4b0e      	ldr	r3, [pc, #56]	; (550 <vAPI_CalcTempture+0xd4>)
     518:	781b      	ldrb	r3, [r3, #0]
     51a:	b25b      	sxtb	r3, r3
     51c:	429a      	cmp	r2, r3
     51e:	da02      	bge.n	526 <vAPI_CalcTempture+0xaa>
		{
            nADC_TMONI_BAT_MIN = TEMP_3_BAT;
     520:	4b0d      	ldr	r3, [pc, #52]	; (558 <vAPI_CalcTempture+0xdc>)
     522:	801a      	strh	r2, [r3, #0]
     524:	e009      	b.n	53a <vAPI_CalcTempture+0xbe>
        } 
		else 
		{
            nADC_TMONI_BAT_MIN = TEMP_5_BAT;
     526:	4a0c      	ldr	r2, [pc, #48]	; (558 <vAPI_CalcTempture+0xdc>)
     528:	8013      	strh	r3, [r2, #0]
     52a:	e006      	b.n	53a <vAPI_CalcTempture+0xbe>
        }
    } 
	else 
	{
        if (TEMP_4_BAT < TEMP_5_BAT) 
     52c:	428b      	cmp	r3, r1
     52e:	dd02      	ble.n	536 <vAPI_CalcTempture+0xba>
		{
            nADC_TMONI_BAT_MIN = TEMP_4_BAT;
     530:	4b09      	ldr	r3, [pc, #36]	; (558 <vAPI_CalcTempture+0xdc>)
     532:	8019      	strh	r1, [r3, #0]
     534:	e001      	b.n	53a <vAPI_CalcTempture+0xbe>
        } 
		else 
		{
            nADC_TMONI_BAT_MIN = TEMP_5_BAT;
     536:	4a08      	ldr	r2, [pc, #32]	; (558 <vAPI_CalcTempture+0xdc>)
     538:	8013      	strh	r3, [r2, #0]
        }
    }
}
     53a:	4770      	bx	lr
     53c:	20000e0a 	.word	0x20000e0a
     540:	20000ec9 	.word	0x20000ec9
     544:	20001098 	.word	0x20001098
     548:	20000efa 	.word	0x20000efa
     54c:	20000ec2 	.word	0x20000ec2
     550:	20000ec0 	.word	0x20000ec0
     554:	2000108c 	.word	0x2000108c
     558:	20000e08 	.word	0x20000e08

0000055c <vAPI_ADC_Read_Data_bal_2>:
OUTPUT			: AD conversion result
UPDATE			: -
DATE			: 2014/09/11
 ******************************************************************************/
void vAPI_ADC_Read_Data_bal_2(void) 
{
     55c:	b510      	push	{r4, lr}
     55e:	4a0a      	ldr	r2, [pc, #40]	; (588 <vAPI_ADC_Read_Data_bal_2+0x2c>)
     560:	490a      	ldr	r1, [pc, #40]	; (58c <vAPI_ADC_Read_Data_bal_2+0x30>)
     562:	0014      	movs	r4, r2
     564:	3420      	adds	r4, #32
    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) 
	{
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
     566:	7813      	ldrb	r3, [r2, #0]
     568:	021b      	lsls	r3, r3, #8
     56a:	7850      	ldrb	r0, [r2, #1]
     56c:	18c3      	adds	r3, r0, r3
     56e:	800b      	strh	r3, [r1, #0]
     570:	3202      	adds	r2, #2
     572:	3102      	adds	r1, #2
{
    uint8_t uci;
    uint16_t unvol;

    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) 
     574:	42a2      	cmp	r2, r4
     576:	d1f6      	bne.n	566 <vAPI_ADC_Read_Data_bal_2+0xa>
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
    }
    
    vAPI_CalcCell();
     578:	4b05      	ldr	r3, [pc, #20]	; (590 <vAPI_ADC_Read_Data_bal_2+0x34>)
     57a:	4798      	blx	r3
    vAPI_CalcTempture();
     57c:	4b05      	ldr	r3, [pc, #20]	; (594 <vAPI_ADC_Read_Data_bal_2+0x38>)
     57e:	4798      	blx	r3
    //vAPI_Uart_Load();
    His_Data_Save();
     580:	4b05      	ldr	r3, [pc, #20]	; (598 <vAPI_ADC_Read_Data_bal_2+0x3c>)
     582:	4798      	blx	r3
}
     584:	bd10      	pop	{r4, pc}
     586:	46c0      	nop			; (mov r8, r8)
     588:	20000e72 	.word	0x20000e72
     58c:	200010bc 	.word	0x200010bc
     590:	00000315 	.word	0x00000315
     594:	0000047d 	.word	0x0000047d
     598:	000016ed 	.word	0x000016ed

0000059c <vAPI_ADC_Read_Data>:
OUTPUT			: AD conversion result
UPDATE			: -
DATE			: 2014/09/11
#endif
 ******************************************************************************/
void vAPI_ADC_Read_Data(void) {
     59c:	b570      	push	{r4, r5, r6, lr}
     59e:	4a2e      	ldr	r2, [pc, #184]	; (658 <vAPI_ADC_Read_Data+0xbc>)
     5a0:	492e      	ldr	r1, [pc, #184]	; (65c <vAPI_ADC_Read_Data+0xc0>)
     5a2:	0014      	movs	r4, r2
     5a4:	3420      	adds	r4, #32

    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) {
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
     5a6:	7813      	ldrb	r3, [r2, #0]
     5a8:	021b      	lsls	r3, r3, #8
     5aa:	7850      	ldrb	r0, [r2, #1]
     5ac:	18c3      	adds	r3, r0, r3
     5ae:	800b      	strh	r3, [r1, #0]
     5b0:	3202      	adds	r2, #2
     5b2:	3102      	adds	r1, #2
void vAPI_ADC_Read_Data(void) {
    uint8_t uci;
    uint16_t unvol;

    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) {
     5b4:	42a2      	cmp	r2, r4
     5b6:	d1f6      	bne.n	5a6 <vAPI_ADC_Read_Data+0xa>
	//#ifdef OS_DEBUG
		//printf("nADC_Cell_Value[%d] is %d. \r\n",uci,nADC_Cell_Value[uci]*305/1000);	
	//#endif
    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
     5b8:	4c29      	ldr	r4, [pc, #164]	; (660 <vAPI_ADC_Read_Data+0xc4>)
     5ba:	2388      	movs	r3, #136	; 0x88
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
     5bc:	5ce0      	ldrb	r0, [r4, r3]
     5be:	0200      	lsls	r0, r0, #8
		//printf("nADC_Cell_Value[%d] is %d. \r\n",uci,nADC_Cell_Value[uci]*305/1000);	
	//#endif
    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
     5c0:	3301      	adds	r3, #1
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
     5c2:	5ce3      	ldrb	r3, [r4, r3]
     5c4:	1818      	adds	r0, r3, r0
     5c6:	b280      	uxth	r0, r0
     5c8:	4d26      	ldr	r5, [pc, #152]	; (664 <vAPI_ADC_Read_Data+0xc8>)
     5ca:	47a8      	blx	r5
     5cc:	4b26      	ldr	r3, [pc, #152]	; (668 <vAPI_ADC_Read_Data+0xcc>)
     5ce:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
     5d0:	238a      	movs	r3, #138	; 0x8a
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
     5d2:	5ce0      	ldrb	r0, [r4, r3]
     5d4:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
     5d6:	3301      	adds	r3, #1
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
     5d8:	5ce3      	ldrb	r3, [r4, r3]
     5da:	1818      	adds	r0, r3, r0
     5dc:	b280      	uxth	r0, r0
     5de:	47a8      	blx	r5
     5e0:	4b22      	ldr	r3, [pc, #136]	; (66c <vAPI_ADC_Read_Data+0xd0>)
     5e2:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
     5e4:	238c      	movs	r3, #140	; 0x8c
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
     5e6:	5ce0      	ldrb	r0, [r4, r3]
     5e8:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
     5ea:	3301      	adds	r3, #1
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
     5ec:	5ce3      	ldrb	r3, [r4, r3]
     5ee:	1818      	adds	r0, r3, r0
     5f0:	b280      	uxth	r0, r0
     5f2:	47a8      	blx	r5
     5f4:	4b1e      	ldr	r3, [pc, #120]	; (670 <vAPI_ADC_Read_Data+0xd4>)
     5f6:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
     5f8:	238e      	movs	r3, #142	; 0x8e
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
     5fa:	5ce0      	ldrb	r0, [r4, r3]
     5fc:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
     5fe:	3301      	adds	r3, #1
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
     600:	5ce3      	ldrb	r3, [r4, r3]
     602:	1818      	adds	r0, r3, r0
     604:	b280      	uxth	r0, r0
     606:	47a8      	blx	r5
     608:	4b1a      	ldr	r3, [pc, #104]	; (674 <vAPI_ADC_Read_Data+0xd8>)
     60a:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
     60c:	2390      	movs	r3, #144	; 0x90
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
     60e:	5ce0      	ldrb	r0, [r4, r3]
     610:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
     612:	3301      	adds	r3, #1
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
     614:	5ce3      	ldrb	r3, [r4, r3]
     616:	1818      	adds	r0, r3, r0
     618:	b280      	uxth	r0, r0
     61a:	47a8      	blx	r5
     61c:	4b16      	ldr	r3, [pc, #88]	; (678 <vAPI_ADC_Read_Data+0xdc>)
     61e:	7018      	strb	r0, [r3, #0]
    //	/* VDD50 */
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
     620:	239a      	movs	r3, #154	; 0x9a
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
     622:	5ce3      	ldrb	r3, [r4, r3]
     624:	021b      	lsls	r3, r3, #8
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
     626:	229b      	movs	r2, #155	; 0x9b
    nADC_CURRENT = unvol;
     628:	5ca2      	ldrb	r2, [r4, r2]
     62a:	18d3      	adds	r3, r2, r3
     62c:	4a13      	ldr	r2, [pc, #76]	; (67c <vAPI_ADC_Read_Data+0xe0>)
     62e:	8013      	strh	r3, [r2, #0]
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
     630:	2386      	movs	r3, #134	; 0x86
     632:	5ce3      	ldrb	r3, [r4, r3]
     634:	021b      	lsls	r3, r3, #8
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
     636:	2287      	movs	r2, #135	; 0x87
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
     638:	5ca2      	ldrb	r2, [r4, r2]
     63a:	18d3      	adds	r3, r2, r3
     63c:	b29b      	uxth	r3, r3
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    nADC_VPACK = unvol; //nADC_VBAT
     63e:	4a10      	ldr	r2, [pc, #64]	; (680 <vAPI_ADC_Read_Data+0xe4>)
     640:	8013      	strh	r3, [r2, #0]

    /* GPIO2 电芯端*/
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2 + 1]);
    //    nADC_VBAT = unvol;
    nADC_VBAT = nADC_VPACK;
     642:	4a10      	ldr	r2, [pc, #64]	; (684 <vAPI_ADC_Read_Data+0xe8>)
     644:	8013      	strh	r3, [r2, #0]
    nADC_VCHG = nADC_VPACK; //zzy20161022
     646:	4a10      	ldr	r2, [pc, #64]	; (688 <vAPI_ADC_Read_Data+0xec>)
     648:	8013      	strh	r3, [r2, #0]
    vAPI_CalcCell();
     64a:	4b10      	ldr	r3, [pc, #64]	; (68c <vAPI_ADC_Read_Data+0xf0>)
     64c:	4798      	blx	r3
    vAPI_CalcTempture();
     64e:	4b10      	ldr	r3, [pc, #64]	; (690 <vAPI_ADC_Read_Data+0xf4>)
     650:	4798      	blx	r3
    //vAPI_Uart_Load();
    His_Data_Save();
     652:	4b10      	ldr	r3, [pc, #64]	; (694 <vAPI_ADC_Read_Data+0xf8>)
     654:	4798      	blx	r3
    //	vAPI_CalcFetTh();
}
     656:	bd70      	pop	{r4, r5, r6, pc}
     658:	20000e72 	.word	0x20000e72
     65c:	200010bc 	.word	0x200010bc
     660:	20000e0c 	.word	0x20000e0c
     664:	0000021d 	.word	0x0000021d
     668:	20000e0a 	.word	0x20000e0a
     66c:	20000ec9 	.word	0x20000ec9
     670:	20000efa 	.word	0x20000efa
     674:	20000ec2 	.word	0x20000ec2
     678:	20000ec0 	.word	0x20000ec0
     67c:	20000f26 	.word	0x20000f26
     680:	20000ef8 	.word	0x20000ef8
     684:	20000090 	.word	0x20000090
     688:	2000008c 	.word	0x2000008c
     68c:	00000315 	.word	0x00000315
     690:	0000047d 	.word	0x0000047d
     694:	000016ed 	.word	0x000016ed

00000698 <AFE_HardwareProtection_Write>:
OUTPUT			: 完成标志,0为完成
NOTICE			: 仅操作一次以免出现某次操作异常,需要写入后读取校对
DATE			: 2016/06/24
*****************************************************************************/
uint8_t AFE_HardwareProtection_Write(void)
{
     698:	b570      	push	{r4, r5, r6, lr}
	ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
     69a:	4a42      	ldr	r2, [pc, #264]	; (7a4 <AFE_HardwareProtection_Write+0x10c>)
     69c:	210b      	movs	r1, #11
     69e:	20e0      	movs	r0, #224	; 0xe0
     6a0:	4c41      	ldr	r4, [pc, #260]	; (7a8 <AFE_HardwareProtection_Write+0x110>)
     6a2:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,ALARM_CTRL1_ADDR,AFE_HARDWARE_ALARM_EN);   // en SCD OCD OCC CP  假如BIT15 = 1,那么只针对短路告警
     6a4:	220f      	movs	r2, #15
     6a6:	2111      	movs	r1, #17
     6a8:	20e0      	movs	r0, #224	; 0xe0
     6aa:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,GPIOSEL_ADDR,AFE_ADIQ2_AMARM2_EN);   //enable GPIO5 ADIR&GPIO6 ALARM2
     6ac:	4a3f      	ldr	r2, [pc, #252]	; (7ac <AFE_HardwareProtection_Write+0x114>)
     6ae:	2117      	movs	r1, #23
     6b0:	20e0      	movs	r0, #224	; 0xe0
     6b2:	47a0      	blx	r4
	
	ucSPI_Write(MAC_SPI_DEV,ALARM_CTRL2_ADDR,AFE_200A_75A_40A);   //zzy20161026 50mV/DIV 50A SCD/短路  25mV/DIV 25A OCD/过流 10A OCC/充电过流  10mV/DIV   默认值，不设置
     6b4:	4a3e      	ldr	r2, [pc, #248]	; (7b0 <AFE_HardwareProtection_Write+0x118>)
     6b6:	2112      	movs	r1, #18
     6b8:	20e0      	movs	r0, #224	; 0xe0
     6ba:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,ALARM_CTRL3_ADDR,AFE_50us_1ms_1ms);   //保护时间  544  00000 50us SCD   0000 1ms OCD  0000 1ms  OCC                 默认值，不设置
     6bc:	22f0      	movs	r2, #240	; 0xf0
     6be:	32ff      	adds	r2, #255	; 0xff
     6c0:	2113      	movs	r1, #19
     6c2:	20e0      	movs	r0, #224	; 0xe0
     6c4:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,OUVCTL1_ADDR,AFE_H420V_L275V);   //  10110 50mV/DIV 4.2V  10110 2.7V
     6c6:	4a3b      	ldr	r2, [pc, #236]	; (7b4 <AFE_HardwareProtection_Write+0x11c>)
     6c8:	2106      	movs	r1, #6
     6ca:	20e0      	movs	r0, #224	; 0xe0
     6cc:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,OUVCTL2_ADDR,AFE_UV_350mV_1S);   //  延迟和解除值  默认100mV 1S
     6ce:	22c0      	movs	r2, #192	; 0xc0
     6d0:	0092      	lsls	r2, r2, #2
     6d2:	2107      	movs	r1, #7
     6d4:	20e0      	movs	r0, #224	; 0xe0
     6d6:	47a0      	blx	r4
	//15S --
	ucSPI_Write(MAC_SPI_DEV,CVSEL_ADDR,AFE_CELL13S);   //  15S       zzy20161020
     6d8:	4a37      	ldr	r2, [pc, #220]	; (7b8 <AFE_HardwareProtection_Write+0x120>)
     6da:	2104      	movs	r1, #4
     6dc:	20e0      	movs	r0, #224	; 0xe0
     6de:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,UVMSK_ADDR,AFE_CELL13S_P);   //  15S     zzy20161020
     6e0:	25e0      	movs	r5, #224	; 0xe0
     6e2:	006d      	lsls	r5, r5, #1
     6e4:	002a      	movs	r2, r5
     6e6:	2108      	movs	r1, #8
     6e8:	20e0      	movs	r0, #224	; 0xe0
     6ea:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,OVMSK_ADDR,AFE_CELL13S_P);   //  15S     zzy20161020
     6ec:	002a      	movs	r2, r5
     6ee:	2109      	movs	r1, #9
     6f0:	20e0      	movs	r0, #224	; 0xe0
     6f2:	47a0      	blx	r4
	//15S END
	//FET CONTROL
	ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //  硬件保护开启
     6f4:	2280      	movs	r2, #128	; 0x80
     6f6:	0212      	lsls	r2, r2, #8
     6f8:	2103      	movs	r1, #3
     6fa:	20e0      	movs	r0, #224	; 0xe0
     6fc:	47a0      	blx	r4
	
	ucSPI_Read(MAC_SPI_DEV,PWR_CTRL_ADDR,spi_read_value);
     6fe:	4d2f      	ldr	r5, [pc, #188]	; (7bc <AFE_HardwareProtection_Write+0x124>)
     700:	002a      	movs	r2, r5
     702:	2101      	movs	r1, #1
     704:	20e0      	movs	r0, #224	; 0xe0
     706:	4e2e      	ldr	r6, [pc, #184]	; (7c0 <AFE_HardwareProtection_Write+0x128>)
     708:	47b0      	blx	r6
	PWR_VALUE = spi_read_value[0]|AFE_ADC_EN_CONT;
     70a:	882b      	ldrh	r3, [r5, #0]
     70c:	22d2      	movs	r2, #210	; 0xd2
     70e:	0092      	lsls	r2, r2, #2
     710:	431a      	orrs	r2, r3
     712:	4b2c      	ldr	r3, [pc, #176]	; (7c4 <AFE_HardwareProtection_Write+0x12c>)
     714:	801a      	strh	r2, [r3, #0]
	ucSPI_Write(MAC_SPI_DEV,PWR_CTRL_ADDR,PWR_VALUE);   //enable AD conti
     716:	2101      	movs	r1, #1
     718:	20e0      	movs	r0, #224	; 0xe0
     71a:	47a0      	blx	r4
	
	
	ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
     71c:	2200      	movs	r2, #0
     71e:	210b      	movs	r1, #11
     720:	20e0      	movs	r0, #224	; 0xe0
     722:	47a0      	blx	r4
	
	delay_us(100);
     724:	2064      	movs	r0, #100	; 0x64
     726:	4b28      	ldr	r3, [pc, #160]	; (7c8 <AFE_HardwareProtection_Write+0x130>)
     728:	4798      	blx	r3
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
     72a:	002a      	movs	r2, r5
     72c:	2103      	movs	r1, #3
     72e:	20e0      	movs	r0, #224	; 0xe0
     730:	47b0      	blx	r6
     732:	2800      	cmp	r0, #0
     734:	d105      	bne.n	742 <AFE_HardwareProtection_Write+0xaa>
	{
		if((spi_read_value[0]&AFE_FET_AUTO_CONTROL) ==0)
     736:	4b21      	ldr	r3, [pc, #132]	; (7bc <AFE_HardwareProtection_Write+0x124>)
     738:	2200      	movs	r2, #0
     73a:	5e9b      	ldrsh	r3, [r3, r2]
		{
			return 1;
     73c:	3001      	adds	r0, #1
	ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
	
	delay_us(100);
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_FET_AUTO_CONTROL) ==0)
     73e:	2b00      	cmp	r3, #0
     740:	da2e      	bge.n	7a0 <AFE_HardwareProtection_Write+0x108>
		{
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,ALARM_CTRL1_ADDR,spi_read_value) ==0)
     742:	4a1e      	ldr	r2, [pc, #120]	; (7bc <AFE_HardwareProtection_Write+0x124>)
     744:	2111      	movs	r1, #17
     746:	20e0      	movs	r0, #224	; 0xe0
     748:	4b1d      	ldr	r3, [pc, #116]	; (7c0 <AFE_HardwareProtection_Write+0x128>)
     74a:	4798      	blx	r3
     74c:	2800      	cmp	r0, #0
     74e:	d104      	bne.n	75a <AFE_HardwareProtection_Write+0xc2>
	{
		if((spi_read_value[0]&AFE_HARDWARE_ALARM_EN) ==0)
     750:	4b1a      	ldr	r3, [pc, #104]	; (7bc <AFE_HardwareProtection_Write+0x124>)
     752:	881b      	ldrh	r3, [r3, #0]
		{
			return 1;
     754:	3001      	adds	r0, #1
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,ALARM_CTRL1_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_HARDWARE_ALARM_EN) ==0)
     756:	071b      	lsls	r3, r3, #28
     758:	d022      	beq.n	7a0 <AFE_HardwareProtection_Write+0x108>
		{
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,PWR_CTRL_ADDR,spi_read_value) ==0)
     75a:	4a18      	ldr	r2, [pc, #96]	; (7bc <AFE_HardwareProtection_Write+0x124>)
     75c:	2101      	movs	r1, #1
     75e:	20e0      	movs	r0, #224	; 0xe0
     760:	4b17      	ldr	r3, [pc, #92]	; (7c0 <AFE_HardwareProtection_Write+0x128>)
     762:	4798      	blx	r3
     764:	2800      	cmp	r0, #0
     766:	d106      	bne.n	776 <AFE_HardwareProtection_Write+0xde>
	{
		if((spi_read_value[0]&AFE_ADC_EN_CONT) ==0)
     768:	4b14      	ldr	r3, [pc, #80]	; (7bc <AFE_HardwareProtection_Write+0x124>)
     76a:	881a      	ldrh	r2, [r3, #0]
		{
			return 1;
     76c:	3001      	adds	r0, #1
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,PWR_CTRL_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_ADC_EN_CONT) ==0)
     76e:	23d2      	movs	r3, #210	; 0xd2
     770:	009b      	lsls	r3, r3, #2
     772:	421a      	tst	r2, r3
     774:	d014      	beq.n	7a0 <AFE_HardwareProtection_Write+0x108>
		{
			return 1;
		}
	}
	PWR_VALUE = AFE_ADC_EN_CONT; //PWR寄存器包含了MOSFET的控制,需要保护现场
     776:	22d2      	movs	r2, #210	; 0xd2
     778:	0092      	lsls	r2, r2, #2
     77a:	4b12      	ldr	r3, [pc, #72]	; (7c4 <AFE_HardwareProtection_Write+0x12c>)
     77c:	801a      	strh	r2, [r3, #0]
	if(ucSPI_Read(MAC_SPI_DEV,OUVCTL1_ADDR,spi_read_value) ==0)
     77e:	4a0f      	ldr	r2, [pc, #60]	; (7bc <AFE_HardwareProtection_Write+0x124>)
     780:	2106      	movs	r1, #6
     782:	20e0      	movs	r0, #224	; 0xe0
     784:	4b0e      	ldr	r3, [pc, #56]	; (7c0 <AFE_HardwareProtection_Write+0x128>)
     786:	4798      	blx	r3
     788:	0003      	movs	r3, r0
		else
		{
			return 1;
		}
	}
	return 1;
     78a:	2001      	movs	r0, #1
		{
			return 1;
		}
	}
	PWR_VALUE = AFE_ADC_EN_CONT; //PWR寄存器包含了MOSFET的控制,需要保护现场
	if(ucSPI_Read(MAC_SPI_DEV,OUVCTL1_ADDR,spi_read_value) ==0)
     78c:	2b00      	cmp	r3, #0
     78e:	d107      	bne.n	7a0 <AFE_HardwareProtection_Write+0x108>
	{
		if(spi_read_value[0] == AFE_H420V_L275V)
     790:	4b0a      	ldr	r3, [pc, #40]	; (7bc <AFE_HardwareProtection_Write+0x124>)
	delay_us(100);
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_FET_AUTO_CONTROL) ==0)
		{
			return 1;
     792:	8818      	ldrh	r0, [r3, #0]
     794:	4b0d      	ldr	r3, [pc, #52]	; (7cc <AFE_HardwareProtection_Write+0x134>)
     796:	469c      	mov	ip, r3
     798:	4460      	add	r0, ip
     79a:	1e43      	subs	r3, r0, #1
     79c:	4198      	sbcs	r0, r3
     79e:	b2c0      	uxtb	r0, r0
		{
			return 1;
		}
	}
	return 1;
}
     7a0:	bd70      	pop	{r4, r5, r6, pc}
     7a2:	46c0      	nop			; (mov r8, r8)
     7a4:	0000e3b5 	.word	0x0000e3b5
     7a8:	00002de1 	.word	0x00002de1
     7ac:	00002442 	.word	0x00002442
     7b0:	00000c43 	.word	0x00000c43
     7b4:	00002e2d 	.word	0x00002e2d
     7b8:	0000fe3f 	.word	0x0000fe3f
     7bc:	20000f18 	.word	0x20000f18
     7c0:	00002ebd 	.word	0x00002ebd
     7c4:	20001096 	.word	0x20001096
     7c8:	0000311d 	.word	0x0000311d
     7cc:	ffffd1d3 	.word	0xffffd1d3

000007d0 <AFE_Init>:
  * @param  None
  * @retval None
  */

void AFE_Init(void)
{
     7d0:	b510      	push	{r4, lr}
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
     7d2:	4a0d      	ldr	r2, [pc, #52]	; (808 <AFE_Init+0x38>)
     7d4:	210b      	movs	r1, #11
     7d6:	20e0      	movs	r0, #224	; 0xe0
     7d8:	4c0c      	ldr	r4, [pc, #48]	; (80c <AFE_Init+0x3c>)
     7da:	47a0      	blx	r4
    //上电清AD值
    //    ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,AFE_VAD_DONE);   //clear VAD_DONE
    //    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_AVD_LATCH);   //END AD
    
    ucSPI_Write(MAC_SPI_DEV,GPIO_CTRL4_ADDR,AFE_TM_PULLUP);   //set tm1~5 pullup
     7dc:	22f8      	movs	r2, #248	; 0xf8
     7de:	0152      	lsls	r2, r2, #5
     7e0:	210f      	movs	r1, #15
     7e2:	20e0      	movs	r0, #224	; 0xe0
     7e4:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,GVSEL_ADDR,AFE_OTHER_AD_ALL_ON);   //enable other AD
     7e6:	4a0a      	ldr	r2, [pc, #40]	; (810 <AFE_Init+0x40>)
     7e8:	2105      	movs	r1, #5
     7ea:	20e0      	movs	r0, #224	; 0xe0
     7ec:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,GPIO_CTRL1_ADDR,AFE_GPIO456_GPIO1_EN);   //enable GPIO1 INPUT GPIO5 OUTPUT
     7ee:	4a09      	ldr	r2, [pc, #36]	; (814 <AFE_Init+0x44>)
     7f0:	210c      	movs	r1, #12
     7f2:	20e0      	movs	r0, #224	; 0xe0
     7f4:	47a0      	blx	r4
    //    ucSPI_Write(MAC_SPI_DEV,GPIOSEL_ADDR,AFE_ADIQ2_EN);   //enable GPIO5 ADIR
    //       ucSPI_Write(MAC_SPI_DEV,OUVCTL1_ADDR,AFE_OV45_UV30);   //set OV UV value
    //       ucSPI_Write(MAC_SPI_DEV,OUVCTL2_ADDR,AFE_ALARM_3V5);   //set Alarm Volt value
    
    //    ucSPI_Write(MAC_SPI_DEV,ADCTRL2_ADDR,AFE_ADIH_EN);   //enable High Speed Cur AD
    ucSPI_Write(MAC_SPI_DEV,ADCTRL2_ADDR,AFE_ADIL_EN);   //enable low Speed Cur AD
     7f6:	4a08      	ldr	r2, [pc, #32]	; (818 <AFE_Init+0x48>)
     7f8:	211a      	movs	r1, #26
     7fa:	20e0      	movs	r0, #224	; 0xe0
     7fc:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
     7fe:	2200      	movs	r2, #0
     800:	210b      	movs	r1, #11
     802:	20e0      	movs	r0, #224	; 0xe0
     804:	47a0      	blx	r4
    //    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_ADC_EN_TRG);   //enable AD one short
    //ucSPI_Read(MAC_SPI_DEV,ADCTRL2_ADDR,spi_read_value);        //zzy?
}
     806:	bd10      	pop	{r4, pc}
     808:	0000e3b5 	.word	0x0000e3b5
     80c:	00002de1 	.word	0x00002de1
     810:	00000fff 	.word	0x00000fff
     814:	00000703 	.word	0x00000703
     818:	00001032 	.word	0x00001032

0000081c <Cells_Bal_Close>:
NOTICE			: 设置关闭、取消电池电芯选定、关闭平衡、开启OVUV、设置5VLDO为低功耗
                    设置活动模式还是休眠模式
DATE			: 2017/01/24
*****************************************************************************/
void Cells_Bal_Close(void)
{
     81c:	b570      	push	{r4, r5, r6, lr}
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
     81e:	4a12      	ldr	r2, [pc, #72]	; (868 <Cells_Bal_Close+0x4c>)
     820:	210b      	movs	r1, #11
     822:	20e0      	movs	r0, #224	; 0xe0
     824:	4c11      	ldr	r4, [pc, #68]	; (86c <Cells_Bal_Close+0x50>)
     826:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_AVD_LATCH );   //设置关闭             
     828:	4a11      	ldr	r2, [pc, #68]	; (870 <Cells_Bal_Close+0x54>)
     82a:	210a      	movs	r1, #10
     82c:	20e0      	movs	r0, #224	; 0xe0
     82e:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,CBSEL_ADDR,0x0000 );            //取消电池选定  
     830:	2200      	movs	r2, #0
     832:	2115      	movs	r1, #21
     834:	20e0      	movs	r0, #224	; 0xe0
     836:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,CB_CTL_ADDR,AFE_Balance_Dis );  //关闭均衡       
     838:	2201      	movs	r2, #1
     83a:	2114      	movs	r1, #20
     83c:	20e0      	movs	r0, #224	; 0xe0
     83e:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,UVMSK_ADDR,AFE_CELL13S_P);   //  15S     开启UVOV
     840:	25e0      	movs	r5, #224	; 0xe0
     842:	006d      	lsls	r5, r5, #1
     844:	002a      	movs	r2, r5
     846:	2108      	movs	r1, #8
     848:	20e0      	movs	r0, #224	; 0xe0
     84a:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,OVMSK_ADDR,AFE_CELL13S_P);   //  15S     开启UVOV        
     84c:	002a      	movs	r2, r5
     84e:	2109      	movs	r1, #9
     850:	20e0      	movs	r0, #224	; 0xe0
     852:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_LP50);   //NM50_EN   AFE_SPI_NM50
     854:	4a07      	ldr	r2, [pc, #28]	; (874 <Cells_Bal_Close+0x58>)
     856:	2118      	movs	r1, #24
     858:	20e0      	movs	r0, #224	; 0xe0
     85a:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
     85c:	2200      	movs	r2, #0
     85e:	210b      	movs	r1, #11
     860:	20e0      	movs	r0, #224	; 0xe0
     862:	47a0      	blx	r4
}
     864:	bd70      	pop	{r4, r5, r6, pc}
     866:	46c0      	nop			; (mov r8, r8)
     868:	0000e3b5 	.word	0x0000e3b5
     86c:	00002de1 	.word	0x00002de1
     870:	00004007 	.word	0x00004007
     874:	00000711 	.word	0x00000711

00000878 <AFE_ONE_VPC_ADC>:
OUTPUT			: None
NOTICE			: 读取的AD值为开启预充电150ms以后的AD值（猜测）
DATE			: 2016/06/24
*****************************************************************************/
uint16_t AFE_ONE_VPC_ADC(void)
{
     878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     87a:	24c8      	movs	r4, #200	; 0xc8
	uint8_t i;
	uint16_t vpc = 0;
	for(i=0;i<200;i++)
	{
		ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
     87c:	4d12      	ldr	r5, [pc, #72]	; (8c8 <AFE_ONE_VPC_ADC+0x50>)
     87e:	4e13      	ldr	r6, [pc, #76]	; (8cc <AFE_ONE_VPC_ADC+0x54>)
			delay_ms(10);
			ucSPI_Read(MAC_SPI_DEV,GPIO1_AD_ADDR,spi_read_value);//GPIO1_AD_ADDR VPAC_AD_ADDR
			vpc = spi_read_value[0];
			break;
		}
		delay_ms(1);
     880:	4f13      	ldr	r7, [pc, #76]	; (8d0 <AFE_ONE_VPC_ADC+0x58>)
{
	uint8_t i;
	uint16_t vpc = 0;
	for(i=0;i<200;i++)
	{
		ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
     882:	002a      	movs	r2, r5
     884:	2130      	movs	r1, #48	; 0x30
     886:	20e0      	movs	r0, #224	; 0xe0
     888:	47b0      	blx	r6
		if(spi_read_value[0]&0x0001)
     88a:	882b      	ldrh	r3, [r5, #0]
     88c:	07db      	lsls	r3, r3, #31
     88e:	d513      	bpl.n	8b8 <AFE_ONE_VPC_ADC+0x40>
		{
			ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,0x0001);   //clear VAD_DONE
     890:	2201      	movs	r2, #1
     892:	2130      	movs	r1, #48	; 0x30
     894:	20e0      	movs	r0, #224	; 0xe0
     896:	4c0f      	ldr	r4, [pc, #60]	; (8d4 <AFE_ONE_VPC_ADC+0x5c>)
     898:	47a0      	blx	r4
			ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,0x4001);   //END AD
     89a:	4a0f      	ldr	r2, [pc, #60]	; (8d8 <AFE_ONE_VPC_ADC+0x60>)
     89c:	210a      	movs	r1, #10
     89e:	20e0      	movs	r0, #224	; 0xe0
     8a0:	47a0      	blx	r4
			delay_ms(10);
     8a2:	200a      	movs	r0, #10
     8a4:	4b0a      	ldr	r3, [pc, #40]	; (8d0 <AFE_ONE_VPC_ADC+0x58>)
     8a6:	4798      	blx	r3
			ucSPI_Read(MAC_SPI_DEV,GPIO1_AD_ADDR,spi_read_value);//GPIO1_AD_ADDR VPAC_AD_ADDR
     8a8:	4c07      	ldr	r4, [pc, #28]	; (8c8 <AFE_ONE_VPC_ADC+0x50>)
     8aa:	0022      	movs	r2, r4
     8ac:	214a      	movs	r1, #74	; 0x4a
     8ae:	20e0      	movs	r0, #224	; 0xe0
     8b0:	4b06      	ldr	r3, [pc, #24]	; (8cc <AFE_ONE_VPC_ADC+0x54>)
     8b2:	4798      	blx	r3
			vpc = spi_read_value[0];
     8b4:	8820      	ldrh	r0, [r4, #0]
			break;
     8b6:	e006      	b.n	8c6 <AFE_ONE_VPC_ADC+0x4e>
		}
		delay_ms(1);
     8b8:	2001      	movs	r0, #1
     8ba:	47b8      	blx	r7
     8bc:	3c01      	subs	r4, #1
     8be:	b2e4      	uxtb	r4, r4
*****************************************************************************/
uint16_t AFE_ONE_VPC_ADC(void)
{
	uint8_t i;
	uint16_t vpc = 0;
	for(i=0;i<200;i++)
     8c0:	2c00      	cmp	r4, #0
     8c2:	d1de      	bne.n	882 <AFE_ONE_VPC_ADC+0xa>
DATE			: 2016/06/24
*****************************************************************************/
uint16_t AFE_ONE_VPC_ADC(void)
{
	uint8_t i;
	uint16_t vpc = 0;
     8c4:	2000      	movs	r0, #0
			break;
		}
		delay_ms(1);
	}
	return vpc;
}
     8c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     8c8:	20000f18 	.word	0x20000f18
     8cc:	00002ebd 	.word	0x00002ebd
     8d0:	00003149 	.word	0x00003149
     8d4:	00002de1 	.word	0x00002de1
     8d8:	00004001 	.word	0x00004001

000008dc <SPI_AllReg_WR>:
NOTICE			: 收到电流完成标志--退出STB模式--开启通信--读取AD完成标志,清除，判断--读取AD值
DATE			: 2016/06/24
*****************************************************************************/

void SPI_AllReg_WR(void)
{
     8dc:	b530      	push	{r4, r5, lr}
     8de:	b083      	sub	sp, #12
    if(sys_flags.val.afe_adirq2_flag == 1)
     8e0:	4b63      	ldr	r3, [pc, #396]	; (a70 <SPI_AllReg_WR+0x194>)
     8e2:	785b      	ldrb	r3, [r3, #1]
     8e4:	07db      	lsls	r3, r3, #31
     8e6:	d400      	bmi.n	8ea <SPI_AllReg_WR+0xe>
     8e8:	e0c0      	b.n	a6c <SPI_AllReg_WR+0x190>
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
     8ea:	2382      	movs	r3, #130	; 0x82
     8ec:	05db      	lsls	r3, r3, #23
     8ee:	001a      	movs	r2, r3
     8f0:	3280      	adds	r2, #128	; 0x80
     8f2:	2180      	movs	r1, #128	; 0x80
     8f4:	0089      	lsls	r1, r1, #2
     8f6:	61d1      	str	r1, [r2, #28]
     8f8:	2220      	movs	r2, #32
     8fa:	61da      	str	r2, [r3, #28]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     8fc:	2280      	movs	r2, #128	; 0x80
     8fe:	0112      	lsls	r2, r2, #4
     900:	615a      	str	r2, [r3, #20]
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
     902:	6a1b      	ldr	r3, [r3, #32]
		#ifdef OS_DEBUG
		//Usart_process();
		MCU_STOP_Toggle();
		ID_OUT_Toggle();
		COM_RES_Low();
		if(ID_IN_Read()) printf("ID_IN 高. \r\n");
     904:	06db      	lsls	r3, r3, #27
     906:	d503      	bpl.n	910 <SPI_AllReg_WR+0x34>
     908:	485a      	ldr	r0, [pc, #360]	; (a74 <SPI_AllReg_WR+0x198>)
     90a:	4b5b      	ldr	r3, [pc, #364]	; (a78 <SPI_AllReg_WR+0x19c>)
     90c:	4798      	blx	r3
     90e:	e002      	b.n	916 <SPI_AllReg_WR+0x3a>
		else printf("ID_IN 低. \r\n");
     910:	485a      	ldr	r0, [pc, #360]	; (a7c <SPI_AllReg_WR+0x1a0>)
     912:	4b59      	ldr	r3, [pc, #356]	; (a78 <SPI_AllReg_WR+0x19c>)
     914:	4798      	blx	r3
     916:	2382      	movs	r3, #130	; 0x82
     918:	05db      	lsls	r3, r3, #23
     91a:	6a1b      	ldr	r3, [r3, #32]
		if(ID_END_Read()) printf("ID_END 高. \r\n");
     91c:	065b      	lsls	r3, r3, #25
     91e:	d503      	bpl.n	928 <SPI_AllReg_WR+0x4c>
     920:	4857      	ldr	r0, [pc, #348]	; (a80 <SPI_AllReg_WR+0x1a4>)
     922:	4b55      	ldr	r3, [pc, #340]	; (a78 <SPI_AllReg_WR+0x19c>)
     924:	4798      	blx	r3
     926:	e002      	b.n	92e <SPI_AllReg_WR+0x52>
		else printf("ID_END 低. \r\n");
     928:	4856      	ldr	r0, [pc, #344]	; (a84 <SPI_AllReg_WR+0x1a8>)
     92a:	4b53      	ldr	r3, [pc, #332]	; (a78 <SPI_AllReg_WR+0x19c>)
     92c:	4798      	blx	r3
     92e:	4b56      	ldr	r3, [pc, #344]	; (a88 <SPI_AllReg_WR+0x1ac>)
     930:	6a1b      	ldr	r3, [r3, #32]
		if(SOV_Read()) printf("SOV 高. \r\n");
     932:	06db      	lsls	r3, r3, #27
     934:	d503      	bpl.n	93e <SPI_AllReg_WR+0x62>
     936:	4855      	ldr	r0, [pc, #340]	; (a8c <SPI_AllReg_WR+0x1b0>)
     938:	4b4f      	ldr	r3, [pc, #316]	; (a78 <SPI_AllReg_WR+0x19c>)
     93a:	4798      	blx	r3
     93c:	e002      	b.n	944 <SPI_AllReg_WR+0x68>
		else printf("SOV 低. \r\n");
     93e:	4854      	ldr	r0, [pc, #336]	; (a90 <SPI_AllReg_WR+0x1b4>)
     940:	4b4d      	ldr	r3, [pc, #308]	; (a78 <SPI_AllReg_WR+0x19c>)
     942:	4798      	blx	r3
		uint16_t adc_value = 0;
     944:	466b      	mov	r3, sp
     946:	1d9c      	adds	r4, r3, #6
     948:	2300      	movs	r3, #0
     94a:	8023      	strh	r3, [r4, #0]
		Adc_Read_AdcValue(&adc_value);
     94c:	0020      	movs	r0, r4
     94e:	4b51      	ldr	r3, [pc, #324]	; (a94 <SPI_AllReg_WR+0x1b8>)
     950:	4798      	blx	r3
		printf("ADC = %d. \r\n",adc_value);
     952:	8821      	ldrh	r1, [r4, #0]
     954:	4850      	ldr	r0, [pc, #320]	; (a98 <SPI_AllReg_WR+0x1bc>)
     956:	4b51      	ldr	r3, [pc, #324]	; (a9c <SPI_AllReg_WR+0x1c0>)
     958:	4798      	blx	r3
		#endif
	    sys_flags.val.afe_adirq2_flag =0;
     95a:	4b45      	ldr	r3, [pc, #276]	; (a70 <SPI_AllReg_WR+0x194>)
     95c:	785a      	ldrb	r2, [r3, #1]
     95e:	2101      	movs	r1, #1
     960:	438a      	bics	r2, r1
     962:	705a      	strb	r2, [r3, #1]
	    sys_flags.val.afe_connect_flag =0;
     964:	781a      	ldrb	r2, [r3, #0]
     966:	438a      	bics	r2, r1
     968:	701a      	strb	r2, [r3, #0]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     96a:	2280      	movs	r2, #128	; 0x80
     96c:	00d2      	lsls	r2, r2, #3
     96e:	2382      	movs	r3, #130	; 0x82
     970:	05db      	lsls	r3, r3, #23
     972:	615a      	str	r2, [r3, #20]
	    //Wdt_Clear(); //应该在AFE响应一次以后喂狗，以防AFE复位导致芯片无法跟AFE契合工作
		STB_Low();
		SPI_Slave_High();		//开启通信需要延迟2ms以上
     974:	4b4a      	ldr	r3, [pc, #296]	; (aa0 <SPI_AllReg_WR+0x1c4>)
     976:	4798      	blx	r3
	    delay_ms(3);
     978:	2003      	movs	r0, #3
     97a:	4b4a      	ldr	r3, [pc, #296]	; (aa4 <SPI_AllReg_WR+0x1c8>)
     97c:	4798      	blx	r3

	    sleep_delay_cycle++; //休眠延迟,第一次读取不一定是正确值,防止错误进入休眠无法唤醒
     97e:	4a4a      	ldr	r2, [pc, #296]	; (aa8 <SPI_AllReg_WR+0x1cc>)
     980:	7813      	ldrb	r3, [r2, #0]
     982:	3301      	adds	r3, #1
     984:	b2db      	uxtb	r3, r3
     986:	7013      	strb	r3, [r2, #0]
	    if(afe_flags.val.afe_CellBalance == 1)
     988:	4b48      	ldr	r3, [pc, #288]	; (aac <SPI_AllReg_WR+0x1d0>)
     98a:	785b      	ldrb	r3, [r3, #1]
     98c:	065b      	lsls	r3, r3, #25
     98e:	d533      	bpl.n	9f8 <SPI_AllReg_WR+0x11c>
	    {
		    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,(AFE_AVD_LATCH | 0x0100));   //设置设置开启
     990:	4a47      	ldr	r2, [pc, #284]	; (ab0 <SPI_AllReg_WR+0x1d4>)
     992:	210a      	movs	r1, #10
     994:	20e0      	movs	r0, #224	; 0xe0
     996:	4d47      	ldr	r5, [pc, #284]	; (ab4 <SPI_AllReg_WR+0x1d8>)
     998:	47a8      	blx	r5
		    Cells_Bal_Close();
     99a:	4b47      	ldr	r3, [pc, #284]	; (ab8 <SPI_AllReg_WR+0x1dc>)
     99c:	4798      	blx	r3
		    ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
     99e:	4c47      	ldr	r4, [pc, #284]	; (abc <SPI_AllReg_WR+0x1e0>)
     9a0:	0022      	movs	r2, r4
     9a2:	2130      	movs	r1, #48	; 0x30
     9a4:	20e0      	movs	r0, #224	; 0xe0
     9a6:	4b46      	ldr	r3, [pc, #280]	; (ac0 <SPI_AllReg_WR+0x1e4>)
     9a8:	4798      	blx	r3
		    ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,AFE_VAD_DONE);   //clear VAD_DONE
     9aa:	2207      	movs	r2, #7
     9ac:	2130      	movs	r1, #48	; 0x30
     9ae:	20e0      	movs	r0, #224	; 0xe0
     9b0:	47a8      	blx	r5
		    delay_us(100);
     9b2:	2064      	movs	r0, #100	; 0x64
     9b4:	4b43      	ldr	r3, [pc, #268]	; (ac4 <SPI_AllReg_WR+0x1e8>)
     9b6:	4798      	blx	r3
		    //确实是AD完成,读取数据
		    if((spi_read_value[0]&0x0005) == 0x0005)
     9b8:	8823      	ldrh	r3, [r4, #0]
     9ba:	2205      	movs	r2, #5
     9bc:	4013      	ands	r3, r2
     9be:	2b05      	cmp	r3, #5
     9c0:	d106      	bne.n	9d0 <SPI_AllReg_WR+0xf4>
		    {
			    ucSPI_Continue_Read(MAC_SPI_DEV,MAC_AN49503_READ_ADR,MAC_AN49503_READ_CNT);
     9c2:	3251      	adds	r2, #81	; 0x51
     9c4:	2101      	movs	r1, #1
     9c6:	20e0      	movs	r0, #224	; 0xe0
     9c8:	4b3f      	ldr	r3, [pc, #252]	; (ac8 <SPI_AllReg_WR+0x1ec>)
     9ca:	4798      	blx	r3
			    vAPI_ADC_Read_Data_bal_1();
     9cc:	4b3f      	ldr	r3, [pc, #252]	; (acc <SPI_AllReg_WR+0x1f0>)
     9ce:	4798      	blx	r3
		    }
		    delay_us(200);
     9d0:	20c8      	movs	r0, #200	; 0xc8
     9d2:	4b3c      	ldr	r3, [pc, #240]	; (ac4 <SPI_AllReg_WR+0x1e8>)
     9d4:	4798      	blx	r3
		    delay_ms(1);
     9d6:	2001      	movs	r0, #1
     9d8:	4b32      	ldr	r3, [pc, #200]	; (aa4 <SPI_AllReg_WR+0x1c8>)
     9da:	4798      	blx	r3
		    AFE_ONE_VPC_ADC();
     9dc:	4b3c      	ldr	r3, [pc, #240]	; (ad0 <SPI_AllReg_WR+0x1f4>)
     9de:	4798      	blx	r3
		    if((spi_read_value[0]&0x0001) == 0x0001)
     9e0:	4b36      	ldr	r3, [pc, #216]	; (abc <SPI_AllReg_WR+0x1e0>)
     9e2:	881b      	ldrh	r3, [r3, #0]
     9e4:	07db      	lsls	r3, r3, #31
     9e6:	d525      	bpl.n	a34 <SPI_AllReg_WR+0x158>
		    {
			    ucSPI_Continue_Read(MAC_SPI_DEV,MAC_AN49503_READ_ADR,MAC_AN49503_READ_CNT);
     9e8:	2256      	movs	r2, #86	; 0x56
     9ea:	2101      	movs	r1, #1
     9ec:	20e0      	movs	r0, #224	; 0xe0
     9ee:	4b36      	ldr	r3, [pc, #216]	; (ac8 <SPI_AllReg_WR+0x1ec>)
     9f0:	4798      	blx	r3
			    vAPI_ADC_Read_Data_bal_2();
     9f2:	4b38      	ldr	r3, [pc, #224]	; (ad4 <SPI_AllReg_WR+0x1f8>)
     9f4:	4798      	blx	r3
     9f6:	e01d      	b.n	a34 <SPI_AllReg_WR+0x158>
		    }
	    }
	    else
	    {	
		    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_AVD_LATCH);   //END AD
     9f8:	4a37      	ldr	r2, [pc, #220]	; (ad8 <SPI_AllReg_WR+0x1fc>)
     9fa:	210a      	movs	r1, #10
     9fc:	20e0      	movs	r0, #224	; 0xe0
     9fe:	4d2d      	ldr	r5, [pc, #180]	; (ab4 <SPI_AllReg_WR+0x1d8>)
     a00:	47a8      	blx	r5
		    
		    ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
     a02:	4c2e      	ldr	r4, [pc, #184]	; (abc <SPI_AllReg_WR+0x1e0>)
     a04:	0022      	movs	r2, r4
     a06:	2130      	movs	r1, #48	; 0x30
     a08:	20e0      	movs	r0, #224	; 0xe0
     a0a:	4b2d      	ldr	r3, [pc, #180]	; (ac0 <SPI_AllReg_WR+0x1e4>)
     a0c:	4798      	blx	r3

		    ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,AFE_VAD_DONE);   //clear VAD_DONE
     a0e:	2207      	movs	r2, #7
     a10:	2130      	movs	r1, #48	; 0x30
     a12:	20e0      	movs	r0, #224	; 0xe0
     a14:	47a8      	blx	r5
		    delay_us(100);
     a16:	2064      	movs	r0, #100	; 0x64
     a18:	4b2a      	ldr	r3, [pc, #168]	; (ac4 <SPI_AllReg_WR+0x1e8>)
     a1a:	4798      	blx	r3
		    //确实是AD完成,读取数据

		    if((spi_read_value[0]&0x0005) == 0x0005)
     a1c:	8823      	ldrh	r3, [r4, #0]
     a1e:	2205      	movs	r2, #5
     a20:	4013      	ands	r3, r2
     a22:	2b05      	cmp	r3, #5
     a24:	d106      	bne.n	a34 <SPI_AllReg_WR+0x158>
		    {
			    ucSPI_Continue_Read(MAC_SPI_DEV,MAC_AN49503_READ_ADR,MAC_AN49503_READ_CNT);
     a26:	3251      	adds	r2, #81	; 0x51
     a28:	2101      	movs	r1, #1
     a2a:	20e0      	movs	r0, #224	; 0xe0
     a2c:	4b26      	ldr	r3, [pc, #152]	; (ac8 <SPI_AllReg_WR+0x1ec>)
     a2e:	4798      	blx	r3
			    vAPI_ADC_Read_Data();
     a30:	4b2a      	ldr	r3, [pc, #168]	; (adc <SPI_AllReg_WR+0x200>)
     a32:	4798      	blx	r3
		    }
	    }
	    AFE_Init();
     a34:	4b2a      	ldr	r3, [pc, #168]	; (ae0 <SPI_AllReg_WR+0x204>)
     a36:	4798      	blx	r3
	    AFE_Control();
     a38:	4b2a      	ldr	r3, [pc, #168]	; (ae4 <SPI_AllReg_WR+0x208>)
     a3a:	4798      	blx	r3

	    if(afe_flags.val.afe_CellBalance == 1)
     a3c:	4b1b      	ldr	r3, [pc, #108]	; (aac <SPI_AllReg_WR+0x1d0>)
     a3e:	785b      	ldrb	r3, [r3, #1]
     a40:	065b      	lsls	r3, r3, #25
     a42:	d505      	bpl.n	a50 <SPI_AllReg_WR+0x174>
	    {
		    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_NM50);   //LP50_EN   AFE_SPI_LP50  cellzzy
     a44:	4a28      	ldr	r2, [pc, #160]	; (ae8 <SPI_AllReg_WR+0x20c>)
     a46:	2118      	movs	r1, #24
     a48:	20e0      	movs	r0, #224	; 0xe0
     a4a:	4b1a      	ldr	r3, [pc, #104]	; (ab4 <SPI_AllReg_WR+0x1d8>)
     a4c:	4798      	blx	r3
     a4e:	e004      	b.n	a5a <SPI_AllReg_WR+0x17e>
	    }
	    else
	    {
		    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_LP50);   //LP50_EN   AFE_SPI_LP50  cellzzy
     a50:	4a26      	ldr	r2, [pc, #152]	; (aec <SPI_AllReg_WR+0x210>)
     a52:	2118      	movs	r1, #24
     a54:	20e0      	movs	r0, #224	; 0xe0
     a56:	4b17      	ldr	r3, [pc, #92]	; (ab4 <SPI_AllReg_WR+0x1d8>)
     a58:	4798      	blx	r3
	    }
	    SPI_Slave_Low();
     a5a:	4b25      	ldr	r3, [pc, #148]	; (af0 <SPI_AllReg_WR+0x214>)
     a5c:	4798      	blx	r3
	    delay_ms(3);
     a5e:	2003      	movs	r0, #3
     a60:	4b10      	ldr	r3, [pc, #64]	; (aa4 <SPI_AllReg_WR+0x1c8>)
     a62:	4798      	blx	r3
    
	    NormalCapacityProc();//容量更新
     a64:	4b23      	ldr	r3, [pc, #140]	; (af4 <SPI_AllReg_WR+0x218>)
     a66:	4798      	blx	r3
	    Sys_250ms_tick();    //系统250ms更新
     a68:	4b23      	ldr	r3, [pc, #140]	; (af8 <SPI_AllReg_WR+0x21c>)
     a6a:	4798      	blx	r3
	    //        if(low_power_cnt>8)         //zzy20161101  运行3次（11-8）
	    //            {
	    //                low_power_cnt++;
	    //            }
    }
}
     a6c:	b003      	add	sp, #12
     a6e:	bd30      	pop	{r4, r5, pc}
     a70:	20000f28 	.word	0x20000f28
     a74:	000071f8 	.word	0x000071f8
     a78:	000060a5 	.word	0x000060a5
     a7c:	00007204 	.word	0x00007204
     a80:	00007210 	.word	0x00007210
     a84:	00007220 	.word	0x00007220
     a88:	41000080 	.word	0x41000080
     a8c:	00007230 	.word	0x00007230
     a90:	0000723c 	.word	0x0000723c
     a94:	000001b1 	.word	0x000001b1
     a98:	00007248 	.word	0x00007248
     a9c:	00005fad 	.word	0x00005fad
     aa0:	00002d6d 	.word	0x00002d6d
     aa4:	00003149 	.word	0x00003149
     aa8:	20000f24 	.word	0x20000f24
     aac:	20001094 	.word	0x20001094
     ab0:	00004107 	.word	0x00004107
     ab4:	00002de1 	.word	0x00002de1
     ab8:	0000081d 	.word	0x0000081d
     abc:	20000f18 	.word	0x20000f18
     ac0:	00002ebd 	.word	0x00002ebd
     ac4:	0000311d 	.word	0x0000311d
     ac8:	00002fb5 	.word	0x00002fb5
     acc:	00000251 	.word	0x00000251
     ad0:	00000879 	.word	0x00000879
     ad4:	0000055d 	.word	0x0000055d
     ad8:	00004007 	.word	0x00004007
     adc:	0000059d 	.word	0x0000059d
     ae0:	000007d1 	.word	0x000007d1
     ae4:	000020d5 	.word	0x000020d5
     ae8:	00000701 	.word	0x00000701
     aec:	00000711 	.word	0x00000711
     af0:	00002bf1 	.word	0x00002bf1
     af4:	00002a51 	.word	0x00002a51
     af8:	0000217d 	.word	0x0000217d

00000afc <AFE_Reg_Read>:
 *                     将SPI读取到的内容处理以及分类和校准
 *                                ↓
 *                           再次回到开头→↑
******************************************************************************/
void AFE_Reg_Read(void)
{
     afc:	b510      	push	{r4, lr}
	SPI_AllReg_WR();        //zzy20161101 除此之外为增加项目
     afe:	4b01      	ldr	r3, [pc, #4]	; (b04 <AFE_Reg_Read+0x8>)
     b00:	4798      	blx	r3
}
     b02:	bd10      	pop	{r4, pc}
     b04:	000008dd 	.word	0x000008dd

00000b08 <AFE_HardwareProtection_Read>:
NOTICE			: 直接读取STAT寄存器,OV,UV属于电压达到自动解除,所以定期清除标志
*                 SCD,OCD,OCC为硬件保护,软件清除,需要软件锁住放电,再清除标志位,硬件恢复完毕,软件开启放电
DATE			: 2016/06/24
*****************************************************************************/
void AFE_HardwareProtection_Read(void)
{
     b08:	b570      	push	{r4, r5, r6, lr}
	uint16_t flag;
	//   ucSPI_Read(MAC_SPI_DEV,MODE_STAT_ADDR,spi_read_value);  // SCD OCD DCD FLAG---出现
	
	afe_flags.val.afe_read_reg_err_flag =0;
     b0a:	4a7c      	ldr	r2, [pc, #496]	; (cfc <AFE_HardwareProtection_Read+0x1f4>)
     b0c:	7853      	ldrb	r3, [r2, #1]
     b0e:	2104      	movs	r1, #4
     b10:	438b      	bics	r3, r1
     b12:	7053      	strb	r3, [r2, #1]
	if(ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value)==0)  // UV HV SCD OCD DCD FLAG ---保护
     b14:	4a7a      	ldr	r2, [pc, #488]	; (d00 <AFE_HardwareProtection_Read+0x1f8>)
     b16:	312c      	adds	r1, #44	; 0x2c
     b18:	20e0      	movs	r0, #224	; 0xe0
     b1a:	4b7a      	ldr	r3, [pc, #488]	; (d04 <AFE_HardwareProtection_Read+0x1fc>)
     b1c:	4798      	blx	r3
     b1e:	2800      	cmp	r0, #0
     b20:	d123      	bne.n	b6a <AFE_HardwareProtection_Read+0x62>
	{
		flag = spi_read_value[0]&ST_PROTECT;
		flag &= 0x0370;
		afe_flags.VAL &= 0xFC8F;
		afe_flags.VAL |= flag;
     b22:	4c76      	ldr	r4, [pc, #472]	; (cfc <AFE_HardwareProtection_Read+0x1f4>)
	//   ucSPI_Read(MAC_SPI_DEV,MODE_STAT_ADDR,spi_read_value);  // SCD OCD DCD FLAG---出现
	
	afe_flags.val.afe_read_reg_err_flag =0;
	if(ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value)==0)  // UV HV SCD OCD DCD FLAG ---保护
	{
		flag = spi_read_value[0]&ST_PROTECT;
     b24:	4b76      	ldr	r3, [pc, #472]	; (d00 <AFE_HardwareProtection_Read+0x1f8>)
		flag &= 0x0370;
		afe_flags.VAL &= 0xFC8F;
		afe_flags.VAL |= flag;
     b26:	8819      	ldrh	r1, [r3, #0]
     b28:	23dc      	movs	r3, #220	; 0xdc
     b2a:	009b      	lsls	r3, r3, #2
     b2c:	4019      	ands	r1, r3
     b2e:	8823      	ldrh	r3, [r4, #0]
     b30:	4a75      	ldr	r2, [pc, #468]	; (d08 <AFE_HardwareProtection_Read+0x200>)
     b32:	4013      	ands	r3, r2
     b34:	430b      	orrs	r3, r1
     b36:	8023      	strh	r3, [r4, #0]
		//保护恢复
		ucSPI_Write(MAC_SPI_DEV,OVL_STAT_ADDR,0x0000);   //clear OV
     b38:	2200      	movs	r2, #0
     b3a:	2152      	movs	r1, #82	; 0x52
     b3c:	30e0      	adds	r0, #224	; 0xe0
     b3e:	4d73      	ldr	r5, [pc, #460]	; (d0c <AFE_HardwareProtection_Read+0x204>)
     b40:	47a8      	blx	r5
		ucSPI_Write(MAC_SPI_DEV,UVL_STAT_ADDR,0x0000);   //clear UV
     b42:	2200      	movs	r2, #0
     b44:	2153      	movs	r1, #83	; 0x53
     b46:	20e0      	movs	r0, #224	; 0xe0
     b48:	47a8      	blx	r5
		if((afe_flags.val.afe_ov_flag == 1)||(afe_flags.val.afe_uv_flag == 1))
     b4a:	7863      	ldrb	r3, [r4, #1]
     b4c:	079b      	lsls	r3, r3, #30
     b4e:	d100      	bne.n	b52 <AFE_HardwareProtection_Read+0x4a>
     b50:	e0cc      	b.n	cec <AFE_HardwareProtection_Read+0x1e4>
		{
			sys_flags.val.afe_volt_protect_flag = 1;
     b52:	4a6f      	ldr	r2, [pc, #444]	; (d10 <AFE_HardwareProtection_Read+0x208>)
     b54:	7851      	ldrb	r1, [r2, #1]
     b56:	2308      	movs	r3, #8
     b58:	430b      	orrs	r3, r1
     b5a:	7053      	strb	r3, [r2, #1]
     b5c:	e00a      	b.n	b74 <AFE_HardwareProtection_Read+0x6c>
		//20160912 清除 afe_volt_protect_flag标志
		if((afe_flags.val.afe_ov_flag ==0)&&(afe_flags.val.afe_uv_flag ==0))
		{
			if(sys_flags.val.afe_volt_protect_flag == 1)
			{
				sys_flags.val.afe_volt_protect_flag =0;
     b5e:	4a6c      	ldr	r2, [pc, #432]	; (d10 <AFE_HardwareProtection_Read+0x208>)
     b60:	7853      	ldrb	r3, [r2, #1]
     b62:	2108      	movs	r1, #8
     b64:	438b      	bics	r3, r1
     b66:	7053      	strb	r3, [r2, #1]
     b68:	e004      	b.n	b74 <AFE_HardwareProtection_Read+0x6c>
			}
		}
	}
	else
	{
		afe_flags.val.afe_read_reg_err_flag =1;
     b6a:	4a64      	ldr	r2, [pc, #400]	; (cfc <AFE_HardwareProtection_Read+0x1f4>)
     b6c:	7851      	ldrb	r1, [r2, #1]
     b6e:	2304      	movs	r3, #4
     b70:	430b      	orrs	r3, r1
     b72:	7053      	strb	r3, [r2, #1]
	//                }
	//            }
	//        }
	//    }
	
	if(afe_flags.VAL&AFE_SCD_OCD_OCC)
     b74:	4b61      	ldr	r3, [pc, #388]	; (cfc <AFE_HardwareProtection_Read+0x1f4>)
     b76:	881b      	ldrh	r3, [r3, #0]
     b78:	2270      	movs	r2, #112	; 0x70
     b7a:	421a      	tst	r2, r3
     b7c:	d100      	bne.n	b80 <AFE_HardwareProtection_Read+0x78>
     b7e:	e080      	b.n	c82 <AFE_HardwareProtection_Read+0x17a>
	{
		//保护恢复
		if(AFE_OC_DELAY_CNT >40) //250ms * 4 = 1S
     b80:	4b64      	ldr	r3, [pc, #400]	; (d14 <AFE_HardwareProtection_Read+0x20c>)
     b82:	781b      	ldrb	r3, [r3, #0]
     b84:	b2db      	uxtb	r3, r3
     b86:	2b28      	cmp	r3, #40	; 0x28
     b88:	d925      	bls.n	bd6 <AFE_HardwareProtection_Read+0xce>
		{
			if(AFE_OC_DELAY_CNT_LIMIT <6)
     b8a:	4b63      	ldr	r3, [pc, #396]	; (d18 <AFE_HardwareProtection_Read+0x210>)
     b8c:	781b      	ldrb	r3, [r3, #0]
     b8e:	b2db      	uxtb	r3, r3
     b90:	2b05      	cmp	r3, #5
     b92:	d81d      	bhi.n	bd0 <AFE_HardwareProtection_Read+0xc8>
			{
				AFE_OC_DELAY_CNT_LIMIT++;
     b94:	4a60      	ldr	r2, [pc, #384]	; (d18 <AFE_HardwareProtection_Read+0x210>)
     b96:	7813      	ldrb	r3, [r2, #0]
     b98:	3301      	adds	r3, #1
     b9a:	b2db      	uxtb	r3, r3
     b9c:	7013      	strb	r3, [r2, #0]
				AFE_OC_DELAY_CNT =0;
     b9e:	2200      	movs	r2, #0
     ba0:	4b5c      	ldr	r3, [pc, #368]	; (d14 <AFE_HardwareProtection_Read+0x20c>)
     ba2:	701a      	strb	r2, [r3, #0]
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_CLR);   //clear FDR
     ba4:	22a0      	movs	r2, #160	; 0xa0
     ba6:	0212      	lsls	r2, r2, #8
     ba8:	2103      	movs	r1, #3
     baa:	20e0      	movs	r0, #224	; 0xe0
     bac:	4c57      	ldr	r4, [pc, #348]	; (d0c <AFE_HardwareProtection_Read+0x204>)
     bae:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,ST_PROTECT);   //clear SCD OCD OCC
     bb0:	22dc      	movs	r2, #220	; 0xdc
     bb2:	0092      	lsls	r2, r2, #2
     bb4:	2130      	movs	r1, #48	; 0x30
     bb6:	20e0      	movs	r0, #224	; 0xe0
     bb8:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
     bba:	2580      	movs	r5, #128	; 0x80
     bbc:	022d      	lsls	r5, r5, #8
     bbe:	002a      	movs	r2, r5
     bc0:	2103      	movs	r1, #3
     bc2:	20e0      	movs	r0, #224	; 0xe0
     bc4:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
     bc6:	002a      	movs	r2, r5
     bc8:	2103      	movs	r1, #3
     bca:	20e0      	movs	r0, #224	; 0xe0
     bcc:	47a0      	blx	r4
     bce:	e002      	b.n	bd6 <AFE_HardwareProtection_Read+0xce>
			}
			else
			{
				AFE_OC_DELAY_CNT = 41;
     bd0:	2229      	movs	r2, #41	; 0x29
     bd2:	4b50      	ldr	r3, [pc, #320]	; (d14 <AFE_HardwareProtection_Read+0x20c>)
     bd4:	701a      	strb	r2, [r3, #0]
			}

		}
		if(AFE_SCD_DELAY_CNT >80)
     bd6:	4b51      	ldr	r3, [pc, #324]	; (d1c <AFE_HardwareProtection_Read+0x214>)
     bd8:	781b      	ldrb	r3, [r3, #0]
     bda:	b2db      	uxtb	r3, r3
     bdc:	2b50      	cmp	r3, #80	; 0x50
     bde:	d925      	bls.n	c2c <AFE_HardwareProtection_Read+0x124>
		{
			if(AFE_SCD_DELAY_CNT_LIMIT <6)
     be0:	4b4f      	ldr	r3, [pc, #316]	; (d20 <AFE_HardwareProtection_Read+0x218>)
     be2:	781b      	ldrb	r3, [r3, #0]
     be4:	b2db      	uxtb	r3, r3
     be6:	2b05      	cmp	r3, #5
     be8:	d81d      	bhi.n	c26 <AFE_HardwareProtection_Read+0x11e>
			{
				AFE_SCD_DELAY_CNT_LIMIT++;
     bea:	4a4d      	ldr	r2, [pc, #308]	; (d20 <AFE_HardwareProtection_Read+0x218>)
     bec:	7813      	ldrb	r3, [r2, #0]
     bee:	3301      	adds	r3, #1
     bf0:	b2db      	uxtb	r3, r3
     bf2:	7013      	strb	r3, [r2, #0]
				AFE_SCD_DELAY_CNT =0;
     bf4:	2200      	movs	r2, #0
     bf6:	4b49      	ldr	r3, [pc, #292]	; (d1c <AFE_HardwareProtection_Read+0x214>)
     bf8:	701a      	strb	r2, [r3, #0]
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_CLR);   //clear FDR
     bfa:	22a0      	movs	r2, #160	; 0xa0
     bfc:	0212      	lsls	r2, r2, #8
     bfe:	2103      	movs	r1, #3
     c00:	20e0      	movs	r0, #224	; 0xe0
     c02:	4c42      	ldr	r4, [pc, #264]	; (d0c <AFE_HardwareProtection_Read+0x204>)
     c04:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,ST_PROTECT);   //clear SCD OCD OCC
     c06:	22dc      	movs	r2, #220	; 0xdc
     c08:	0092      	lsls	r2, r2, #2
     c0a:	2130      	movs	r1, #48	; 0x30
     c0c:	20e0      	movs	r0, #224	; 0xe0
     c0e:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
     c10:	2580      	movs	r5, #128	; 0x80
     c12:	022d      	lsls	r5, r5, #8
     c14:	002a      	movs	r2, r5
     c16:	2103      	movs	r1, #3
     c18:	20e0      	movs	r0, #224	; 0xe0
     c1a:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
     c1c:	002a      	movs	r2, r5
     c1e:	2103      	movs	r1, #3
     c20:	20e0      	movs	r0, #224	; 0xe0
     c22:	47a0      	blx	r4
     c24:	e002      	b.n	c2c <AFE_HardwareProtection_Read+0x124>
			}
			else
			{
				AFE_SCD_DELAY_CNT = 41;
     c26:	2229      	movs	r2, #41	; 0x29
     c28:	4b3c      	ldr	r3, [pc, #240]	; (d1c <AFE_HardwareProtection_Read+0x214>)
     c2a:	701a      	strb	r2, [r3, #0]
			}
		}
		if(AFE_OCC_DELAY_CNT >40)
     c2c:	4b3d      	ldr	r3, [pc, #244]	; (d24 <AFE_HardwareProtection_Read+0x21c>)
     c2e:	781b      	ldrb	r3, [r3, #0]
     c30:	b2db      	uxtb	r3, r3
     c32:	2b28      	cmp	r3, #40	; 0x28
     c34:	d925      	bls.n	c82 <AFE_HardwareProtection_Read+0x17a>
		{
			if(AFE_OCC_DELAY_CNT_LIMIT <6)
     c36:	4b3c      	ldr	r3, [pc, #240]	; (d28 <AFE_HardwareProtection_Read+0x220>)
     c38:	781b      	ldrb	r3, [r3, #0]
     c3a:	b2db      	uxtb	r3, r3
     c3c:	2b05      	cmp	r3, #5
     c3e:	d81d      	bhi.n	c7c <AFE_HardwareProtection_Read+0x174>
			{
				AFE_OCC_DELAY_CNT_LIMIT++;
     c40:	4a39      	ldr	r2, [pc, #228]	; (d28 <AFE_HardwareProtection_Read+0x220>)
     c42:	7813      	ldrb	r3, [r2, #0]
     c44:	3301      	adds	r3, #1
     c46:	b2db      	uxtb	r3, r3
     c48:	7013      	strb	r3, [r2, #0]
				AFE_OCC_DELAY_CNT =0;
     c4a:	2200      	movs	r2, #0
     c4c:	4b35      	ldr	r3, [pc, #212]	; (d24 <AFE_HardwareProtection_Read+0x21c>)
     c4e:	701a      	strb	r2, [r3, #0]
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_CLR);   //clear FDR
     c50:	22a0      	movs	r2, #160	; 0xa0
     c52:	0212      	lsls	r2, r2, #8
     c54:	2103      	movs	r1, #3
     c56:	20e0      	movs	r0, #224	; 0xe0
     c58:	4c2c      	ldr	r4, [pc, #176]	; (d0c <AFE_HardwareProtection_Read+0x204>)
     c5a:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,ST_PROTECT);   //clear SCD OCD OCC
     c5c:	22dc      	movs	r2, #220	; 0xdc
     c5e:	0092      	lsls	r2, r2, #2
     c60:	2130      	movs	r1, #48	; 0x30
     c62:	20e0      	movs	r0, #224	; 0xe0
     c64:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
     c66:	2580      	movs	r5, #128	; 0x80
     c68:	022d      	lsls	r5, r5, #8
     c6a:	002a      	movs	r2, r5
     c6c:	2103      	movs	r1, #3
     c6e:	20e0      	movs	r0, #224	; 0xe0
     c70:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR     _LIMIT
     c72:	002a      	movs	r2, r5
     c74:	2103      	movs	r1, #3
     c76:	20e0      	movs	r0, #224	; 0xe0
     c78:	47a0      	blx	r4
     c7a:	e002      	b.n	c82 <AFE_HardwareProtection_Read+0x17a>
			}
			else
			{
				AFE_OCC_DELAY_CNT = 41;
     c7c:	2229      	movs	r2, #41	; 0x29
     c7e:	4b29      	ldr	r3, [pc, #164]	; (d24 <AFE_HardwareProtection_Read+0x21c>)
     c80:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
     c82:	4a1f      	ldr	r2, [pc, #124]	; (d00 <AFE_HardwareProtection_Read+0x1f8>)
     c84:	2103      	movs	r1, #3
     c86:	20e0      	movs	r0, #224	; 0xe0
     c88:	4b1e      	ldr	r3, [pc, #120]	; (d04 <AFE_HardwareProtection_Read+0x1fc>)
     c8a:	4798      	blx	r3
     c8c:	2800      	cmp	r0, #0
     c8e:	d115      	bne.n	cbc <AFE_HardwareProtection_Read+0x1b4>
	{
		if((spi_read_value[0]&AFE_FET_CLR_BIT) ==0)//xxy zzy
     c90:	4b1b      	ldr	r3, [pc, #108]	; (d00 <AFE_HardwareProtection_Read+0x1f8>)
     c92:	881b      	ldrh	r3, [r3, #0]
     c94:	049b      	lsls	r3, r3, #18
     c96:	d405      	bmi.n	ca4 <AFE_HardwareProtection_Read+0x19c>
		{
			
			afe_flags.val.afe_FET_CLR_BIT=0;
     c98:	4a18      	ldr	r2, [pc, #96]	; (cfc <AFE_HardwareProtection_Read+0x1f4>)
     c9a:	7853      	ldrb	r3, [r2, #1]
     c9c:	217f      	movs	r1, #127	; 0x7f
     c9e:	400b      	ands	r3, r1
     ca0:	7053      	strb	r3, [r2, #1]
     ca2:	e00b      	b.n	cbc <AFE_HardwareProtection_Read+0x1b4>
		}
		else
		{
			afe_flags.val.afe_FET_CLR_BIT=1;
     ca4:	4a15      	ldr	r2, [pc, #84]	; (cfc <AFE_HardwareProtection_Read+0x1f4>)
     ca6:	7853      	ldrb	r3, [r2, #1]
     ca8:	2180      	movs	r1, #128	; 0x80
     caa:	4249      	negs	r1, r1
     cac:	430b      	orrs	r3, r1
     cae:	7053      	strb	r3, [r2, #1]
			ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
     cb0:	2280      	movs	r2, #128	; 0x80
     cb2:	0212      	lsls	r2, r2, #8
     cb4:	3183      	adds	r1, #131	; 0x83
     cb6:	20e0      	movs	r0, #224	; 0xe0
     cb8:	4b14      	ldr	r3, [pc, #80]	; (d0c <AFE_HardwareProtection_Read+0x204>)
     cba:	4798      	blx	r3
		}
	}
	
	//FET DRIVE READ FET状态
	if(ucSPI_Read(MAC_SPI_DEV,FDRVSTAT_ADDR,spi_read_value) == 0)  // FDR PROTECT
     cbc:	4a10      	ldr	r2, [pc, #64]	; (d00 <AFE_HardwareProtection_Read+0x1f8>)
     cbe:	2155      	movs	r1, #85	; 0x55
     cc0:	20e0      	movs	r0, #224	; 0xe0
     cc2:	4b10      	ldr	r3, [pc, #64]	; (d04 <AFE_HardwareProtection_Read+0x1fc>)
     cc4:	4798      	blx	r3
     cc6:	2800      	cmp	r0, #0
     cc8:	d10a      	bne.n	ce0 <AFE_HardwareProtection_Read+0x1d8>
	{
		flag = spi_read_value[0]&0x000C;
		flag >>=2;
		afe_flags.VAL &= 0xFFFC;
		afe_flags.VAL |= flag;
     cca:	490c      	ldr	r1, [pc, #48]	; (cfc <AFE_HardwareProtection_Read+0x1f4>)
	}
	
	//FET DRIVE READ FET状态
	if(ucSPI_Read(MAC_SPI_DEV,FDRVSTAT_ADDR,spi_read_value) == 0)  // FDR PROTECT
	{
		flag = spi_read_value[0]&0x000C;
     ccc:	4b0c      	ldr	r3, [pc, #48]	; (d00 <AFE_HardwareProtection_Read+0x1f8>)
		flag >>=2;
		afe_flags.VAL &= 0xFFFC;
		afe_flags.VAL |= flag;
     cce:	881b      	ldrh	r3, [r3, #0]
     cd0:	071b      	lsls	r3, r3, #28
     cd2:	0f9b      	lsrs	r3, r3, #30
     cd4:	880a      	ldrh	r2, [r1, #0]
     cd6:	3003      	adds	r0, #3
     cd8:	4382      	bics	r2, r0
     cda:	4313      	orrs	r3, r2
     cdc:	800b      	strh	r3, [r1, #0]
     cde:	e00b      	b.n	cf8 <AFE_HardwareProtection_Read+0x1f0>
	}
	else
	{
		afe_flags.val.afe_read_reg_err_flag =1;
     ce0:	4a06      	ldr	r2, [pc, #24]	; (cfc <AFE_HardwareProtection_Read+0x1f4>)
     ce2:	7851      	ldrb	r1, [r2, #1]
     ce4:	2304      	movs	r3, #4
     ce6:	430b      	orrs	r3, r1
     ce8:	7053      	strb	r3, [r2, #1]
	}
}
     cea:	e005      	b.n	cf8 <AFE_HardwareProtection_Read+0x1f0>
			sys_flags.val.afe_volt_protect_flag = 1;
		}
		//20160912 清除 afe_volt_protect_flag标志
		if((afe_flags.val.afe_ov_flag ==0)&&(afe_flags.val.afe_uv_flag ==0))
		{
			if(sys_flags.val.afe_volt_protect_flag == 1)
     cec:	4b08      	ldr	r3, [pc, #32]	; (d10 <AFE_HardwareProtection_Read+0x208>)
     cee:	785b      	ldrb	r3, [r3, #1]
     cf0:	071b      	lsls	r3, r3, #28
     cf2:	d500      	bpl.n	cf6 <AFE_HardwareProtection_Read+0x1ee>
     cf4:	e733      	b.n	b5e <AFE_HardwareProtection_Read+0x56>
     cf6:	e73d      	b.n	b74 <AFE_HardwareProtection_Read+0x6c>
	}
	else
	{
		afe_flags.val.afe_read_reg_err_flag =1;
	}
}
     cf8:	bd70      	pop	{r4, r5, r6, pc}
     cfa:	46c0      	nop			; (mov r8, r8)
     cfc:	20001094 	.word	0x20001094
     d00:	20000f18 	.word	0x20000f18
     d04:	00002ebd 	.word	0x00002ebd
     d08:	fffffc8f 	.word	0xfffffc8f
     d0c:	00002de1 	.word	0x00002de1
     d10:	20000f28 	.word	0x20000f28
     d14:	200010bb 	.word	0x200010bb
     d18:	20000095 	.word	0x20000095
     d1c:	200010ba 	.word	0x200010ba
     d20:	20000094 	.word	0x20000094
     d24:	20001092 	.word	0x20001092
     d28:	20000093 	.word	0x20000093

00000d2c <Cells_Bal_Judge>:
 * @Output     :所有需要均衡，满足均衡条件的电芯都开启，在输出前根据时间切换奇数偶数
 * @Notice     ：
 * @Date       ：2016.12.8 20170123 zzyESben
 *********************************************************/
void Cells_Bal_Judge(void) 
{
     d2c:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t i = 0;
//    u16 j = 0;
    uint16_t diff_volt = 0;
    
    diff_volt = nADC_CELL_MAX - nADC_CELL_MIN;
     d2e:	4b28      	ldr	r3, [pc, #160]	; (dd0 <Cells_Bal_Judge+0xa4>)
     d30:	8818      	ldrh	r0, [r3, #0]
    
    //g_bal_state.VAL = 0;      //clear the flag
    if (sys_states.val.sys_chg_state == 1) //cell balance in charge mode
     d32:	4b28      	ldr	r3, [pc, #160]	; (dd4 <Cells_Bal_Judge+0xa8>)
     d34:	781b      	ldrb	r3, [r3, #0]
     d36:	075a      	lsls	r2, r3, #29
     d38:	d521      	bpl.n	d7e <Cells_Bal_Judge+0x52>
     d3a:	4b27      	ldr	r3, [pc, #156]	; (dd8 <Cells_Bal_Judge+0xac>)
     d3c:	881e      	ldrh	r6, [r3, #0]
     d3e:	4927      	ldr	r1, [pc, #156]	; (ddc <Cells_Bal_Judge+0xb0>)
     d40:	2200      	movs	r2, #0
     d42:	2500      	movs	r5, #0
                    if (diff_volt > VCELL_BALANCE_START) //开始值  50mV
                    {
                        g_bal_need.VAL |= (0x01 << i); //将相应的标志位置高
                    } else if (diff_volt < VCELL_BALANCE_END) //结束值 电压精度 25？
                    {
                        g_bal_need.VAL &= ~(0x01 << i); //将相应的标志位置低
     d44:	2701      	movs	r7, #1
//        if (diff_volt > VCELL_BALANCE_START) // 开始值50mV
//        {
            for (i = 0; i < 16; i++)//CELLS_NUM  以下需要奇数偶数分开
                //			for( i = j;i < 16;i += 2 )
            {
                if (nADC_Cell_Value[i] > nADC_CELL_MIN) 
     d46:	880b      	ldrh	r3, [r1, #0]
     d48:	4298      	cmp	r0, r3
     d4a:	d20f      	bcs.n	d6c <Cells_Bal_Judge+0x40>
                {
                    diff_volt = nADC_Cell_Value[i] - nADC_CELL_MIN; //每节电芯电压与最低电芯电压的压差
     d4c:	1a1b      	subs	r3, r3, r0
     d4e:	b29b      	uxth	r3, r3
                    if (diff_volt > VCELL_BALANCE_START) //开始值  50mV
     d50:	2ba4      	cmp	r3, #164	; 0xa4
     d52:	d905      	bls.n	d60 <Cells_Bal_Judge+0x34>
                    {
                        g_bal_need.VAL |= (0x01 << i); //将相应的标志位置高
     d54:	003b      	movs	r3, r7
     d56:	4093      	lsls	r3, r2
     d58:	431e      	orrs	r6, r3
     d5a:	b2b6      	uxth	r6, r6
     d5c:	003d      	movs	r5, r7
     d5e:	e005      	b.n	d6c <Cells_Bal_Judge+0x40>
                    } else if (diff_volt < VCELL_BALANCE_END) //结束值 电压精度 25？
     d60:	2b51      	cmp	r3, #81	; 0x51
     d62:	d803      	bhi.n	d6c <Cells_Bal_Judge+0x40>
                    {
                        g_bal_need.VAL &= ~(0x01 << i); //将相应的标志位置低
     d64:	003b      	movs	r3, r7
     d66:	4093      	lsls	r3, r2
     d68:	439e      	bics	r6, r3
     d6a:	003d      	movs	r5, r7
     d6c:	3201      	adds	r2, #1
     d6e:	3102      	adds	r1, #2
    //g_bal_state.VAL = 0;      //clear the flag
    if (sys_states.val.sys_chg_state == 1) //cell balance in charge mode
    {
//        if (diff_volt > VCELL_BALANCE_START) // 开始值50mV
//        {
            for (i = 0; i < 16; i++)//CELLS_NUM  以下需要奇数偶数分开
     d70:	2a10      	cmp	r2, #16
     d72:	d1e8      	bne.n	d46 <Cells_Bal_Judge+0x1a>
     d74:	2d00      	cmp	r5, #0
     d76:	d029      	beq.n	dcc <Cells_Bal_Judge+0xa0>
     d78:	4b17      	ldr	r3, [pc, #92]	; (dd8 <Cells_Bal_Judge+0xac>)
     d7a:	801e      	strh	r6, [r3, #0]
     d7c:	e026      	b.n	dcc <Cells_Bal_Judge+0xa0>
                        g_bal_need.VAL &= ~(0x01 << i); //将相应的标志位置低
                    }
                }
            }
//        }
    } else if (sys_states.val.sys_dch_state == 0) //cell balance in relax mode
     d7e:	071b      	lsls	r3, r3, #28
     d80:	d421      	bmi.n	dc6 <Cells_Bal_Judge+0x9a>
     d82:	4b15      	ldr	r3, [pc, #84]	; (dd8 <Cells_Bal_Judge+0xac>)
     d84:	881e      	ldrh	r6, [r3, #0]
     d86:	4915      	ldr	r1, [pc, #84]	; (ddc <Cells_Bal_Judge+0xb0>)
     d88:	2200      	movs	r2, #0
     d8a:	2500      	movs	r5, #0
                    if (diff_volt > VCELL_BALANCE_START) //开始值  50mV
                    {
                        g_bal_need.VAL |= (0x01 << i); //将相应的标志位置高
                    } else if (diff_volt < VCELL_BALANCE_END) //结束值 电压精度 25？
                    {
                        g_bal_need.VAL &= ~(0x01 << i); //将相应的标志位置低
     d8c:	2701      	movs	r7, #1
//        if (diff_volt > VCELL_BALANCE_START) // 开始值50mV 静止状态下可小一点
//        {
            for (i = 0; i < 16; i++)//CELLS_NUM  以下需要奇数偶数分开
                //			for( i = j;i < 16;i += 2 )
            {
                if (nADC_Cell_Value[i] > nADC_CELL_MIN) 
     d8e:	880b      	ldrh	r3, [r1, #0]
     d90:	4298      	cmp	r0, r3
     d92:	d20f      	bcs.n	db4 <Cells_Bal_Judge+0x88>
                {
                    diff_volt = nADC_Cell_Value[i] - nADC_CELL_MIN; //每节电芯电压与最低电芯电压的压差
     d94:	1a1b      	subs	r3, r3, r0
     d96:	b29b      	uxth	r3, r3
                    if (diff_volt > VCELL_BALANCE_START) //开始值  50mV
     d98:	2ba4      	cmp	r3, #164	; 0xa4
     d9a:	d905      	bls.n	da8 <Cells_Bal_Judge+0x7c>
                    {
                        g_bal_need.VAL |= (0x01 << i); //将相应的标志位置高
     d9c:	003b      	movs	r3, r7
     d9e:	4093      	lsls	r3, r2
     da0:	431e      	orrs	r6, r3
     da2:	b2b6      	uxth	r6, r6
     da4:	003d      	movs	r5, r7
     da6:	e005      	b.n	db4 <Cells_Bal_Judge+0x88>
                    } else if (diff_volt < VCELL_BALANCE_END) //结束值 电压精度 25？
     da8:	2b51      	cmp	r3, #81	; 0x51
     daa:	d803      	bhi.n	db4 <Cells_Bal_Judge+0x88>
                    {
                        g_bal_need.VAL &= ~(0x01 << i); //将相应的标志位置低
     dac:	003b      	movs	r3, r7
     dae:	4093      	lsls	r3, r2
     db0:	439e      	bics	r6, r3
     db2:	003d      	movs	r5, r7
     db4:	3201      	adds	r2, #1
     db6:	3102      	adds	r1, #2
//        }
    } else if (sys_states.val.sys_dch_state == 0) //cell balance in relax mode
    {
//        if (diff_volt > VCELL_BALANCE_START) // 开始值50mV 静止状态下可小一点
//        {
            for (i = 0; i < 16; i++)//CELLS_NUM  以下需要奇数偶数分开
     db8:	2a10      	cmp	r2, #16
     dba:	d1e8      	bne.n	d8e <Cells_Bal_Judge+0x62>
     dbc:	2d00      	cmp	r5, #0
     dbe:	d005      	beq.n	dcc <Cells_Bal_Judge+0xa0>
     dc0:	4b05      	ldr	r3, [pc, #20]	; (dd8 <Cells_Bal_Judge+0xac>)
     dc2:	801e      	strh	r6, [r3, #0]
     dc4:	e002      	b.n	dcc <Cells_Bal_Judge+0xa0>
            }
//        }
    } 
    else if (sys_states.val.sys_dch_state == 1) //if the battery is in discharge mode ,disable all cell balance flag
    {
        g_bal_need.VAL = 0;
     dc6:	2200      	movs	r2, #0
     dc8:	4b03      	ldr	r3, [pc, #12]	; (dd8 <Cells_Bal_Judge+0xac>)
     dca:	801a      	strh	r2, [r3, #0]
    }
    //g_bal_state.VAL = 0;

}
     dcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
     dce:	46c0      	nop			; (mov r8, r8)
     dd0:	20000ec6 	.word	0x20000ec6
     dd4:	200010b8 	.word	0x200010b8
     dd8:	20000f10 	.word	0x20000f10
     ddc:	200010bc 	.word	0x200010bc

00000de0 <Cells_Bal_Open>:
NOTICE			: 设置活动模式还是休眠模式、设置5VLDO处于正常模式，关闭OV、UV功能
                    设置标志位开启平衡、设置开启、
DATE			: 2017/01/24
*****************************************************************************/
void Cells_Bal_Open(void)
{
     de0:	b570      	push	{r4, r5, r6, lr}
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
     de2:	4a12      	ldr	r2, [pc, #72]	; (e2c <Cells_Bal_Open+0x4c>)
     de4:	210b      	movs	r1, #11
     de6:	20e0      	movs	r0, #224	; 0xe0
     de8:	4c11      	ldr	r4, [pc, #68]	; (e30 <Cells_Bal_Open+0x50>)
     dea:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_NM50);   //NM50_EN   AFE_SPI_NM50       
     dec:	4a11      	ldr	r2, [pc, #68]	; (e34 <Cells_Bal_Open+0x54>)
     dee:	2118      	movs	r1, #24
     df0:	20e0      	movs	r0, #224	; 0xe0
     df2:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,UVMSK_ADDR,0xFFFF);   //  15S     关闭OVUV?
     df4:	4d10      	ldr	r5, [pc, #64]	; (e38 <Cells_Bal_Open+0x58>)
     df6:	002a      	movs	r2, r5
     df8:	2108      	movs	r1, #8
     dfa:	20e0      	movs	r0, #224	; 0xe0
     dfc:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,OVMSK_ADDR,0xFFFF);   //  15S     关闭OVUV?        
     dfe:	002a      	movs	r2, r5
     e00:	2109      	movs	r1, #9
     e02:	20e0      	movs	r0, #224	; 0xe0
     e04:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,CB_CTL_ADDR,AFE_Balance_EN );             //开启均衡
     e06:	2200      	movs	r2, #0
     e08:	2114      	movs	r1, #20
     e0a:	20e0      	movs	r0, #224	; 0xe0
     e0c:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,CBSEL_ADDR,g_bal_state.VAL );             //选定均衡电池
     e0e:	4b0b      	ldr	r3, [pc, #44]	; (e3c <Cells_Bal_Open+0x5c>)
     e10:	881a      	ldrh	r2, [r3, #0]
     e12:	2115      	movs	r1, #21
     e14:	20e0      	movs	r0, #224	; 0xe0
     e16:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,(AFE_AVD_LATCH | 0x0100));   //设置设置开启  
     e18:	4a09      	ldr	r2, [pc, #36]	; (e40 <Cells_Bal_Open+0x60>)
     e1a:	210a      	movs	r1, #10
     e1c:	20e0      	movs	r0, #224	; 0xe0
     e1e:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
     e20:	2200      	movs	r2, #0
     e22:	210b      	movs	r1, #11
     e24:	20e0      	movs	r0, #224	; 0xe0
     e26:	47a0      	blx	r4
     e28:	bd70      	pop	{r4, r5, r6, pc}
     e2a:	46c0      	nop			; (mov r8, r8)
     e2c:	0000e3b5 	.word	0x0000e3b5
     e30:	00002de1 	.word	0x00002de1
     e34:	00000701 	.word	0x00000701
     e38:	0000ffff 	.word	0x0000ffff
     e3c:	20000f08 	.word	0x20000f08
     e40:	00004107 	.word	0x00004107

00000e44 <configure_can>:

uint8_t battery_data[64] = {0};
uint8_t profile_data[128] = {0};

void configure_can(void)
{
     e44:	b5f0      	push	{r4, r5, r6, r7, lr}
     e46:	4647      	mov	r7, r8
     e48:	b480      	push	{r7}
     e4a:	b08a      	sub	sp, #40	; 0x28
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     e4c:	ae09      	add	r6, sp, #36	; 0x24
     e4e:	2400      	movs	r4, #0
     e50:	7074      	strb	r4, [r6, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     e52:	2501      	movs	r5, #1
     e54:	70b5      	strb	r5, [r6, #2]
	config->powersave    = false;
     e56:	70f4      	strb	r4, [r6, #3]
	/* Set up the CAN TX/RX pins */
	struct system_pinmux_config pin_config;
	system_pinmux_get_config_defaults(&pin_config);
	pin_config.mux_position = CAN_TX_MUX_SETTING;
     e58:	2306      	movs	r3, #6
     e5a:	4698      	mov	r8, r3
     e5c:	7033      	strb	r3, [r6, #0]
	system_pinmux_pin_set_config(CAN_TX_PIN, &pin_config);
     e5e:	0031      	movs	r1, r6
     e60:	2018      	movs	r0, #24
     e62:	4f20      	ldr	r7, [pc, #128]	; (ee4 <configure_can+0xa0>)
     e64:	47b8      	blx	r7
	pin_config.mux_position = CAN_RX_MUX_SETTING;
     e66:	4643      	mov	r3, r8
     e68:	7033      	strb	r3, [r6, #0]
	system_pinmux_pin_set_config(CAN_RX_PIN, &pin_config);
     e6a:	0031      	movs	r1, r6
     e6c:	2019      	movs	r0, #25
     e6e:	47b8      	blx	r7
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->clock_source = GCLK_GENERATOR_8;
     e70:	2308      	movs	r3, #8
     e72:	466a      	mov	r2, sp
     e74:	7013      	strb	r3, [r2, #0]
	config->run_in_standby = false;
     e76:	7054      	strb	r4, [r2, #1]
	config->watchdog_configuration = 0x00;
     e78:	7094      	strb	r4, [r2, #2]
	config->transmit_pause = true;
     e7a:	70d5      	strb	r5, [r2, #3]
	config->edge_filtering = true;
     e7c:	7115      	strb	r5, [r2, #4]
	config->protocol_exception_handling = true;
     e7e:	7155      	strb	r5, [r2, #5]
	config->automatic_retransmission = true;
     e80:	7195      	strb	r5, [r2, #6]
	config->clock_stop_request = false;
     e82:	71d4      	strb	r4, [r2, #7]
	config->clock_stop_acknowledge = false;
     e84:	7214      	strb	r4, [r2, #8]
	config->timestamp_prescaler = 0;
     e86:	7254      	strb	r4, [r2, #9]
	config->timeout_period = 0xFFFF;
     e88:	2301      	movs	r3, #1
     e8a:	425b      	negs	r3, r3
     e8c:	8153      	strh	r3, [r2, #10]
	config->timeout_mode = CAN_TIMEOUT_CONTINUES;
     e8e:	7314      	strb	r4, [r2, #12]
	config->timeout_enable = false;
     e90:	7354      	strb	r4, [r2, #13]
	config->tdc_enable = false;
     e92:	7394      	strb	r4, [r2, #14]
	config->delay_compensation_offset = 0;
     e94:	73d4      	strb	r4, [r2, #15]
	config->delay_compensation_filter_window_length = 0;
     e96:	7414      	strb	r4, [r2, #16]
	config->nonmatching_frames_action_standard = CAN_NONMATCHING_FRAMES_REJECT;
     e98:	2302      	movs	r3, #2
     e9a:	7453      	strb	r3, [r2, #17]
	config->nonmatching_frames_action_extended = CAN_NONMATCHING_FRAMES_REJECT;
     e9c:	7493      	strb	r3, [r2, #18]
	config->remote_frames_standard_reject = true;
     e9e:	74d5      	strb	r5, [r2, #19]
	config->remote_frames_extended_reject = true;
     ea0:	7515      	strb	r5, [r2, #20]
	config->extended_id_mask = 0x1FFFFFFF;
     ea2:	4b11      	ldr	r3, [pc, #68]	; (ee8 <configure_can+0xa4>)
     ea4:	9306      	str	r3, [sp, #24]
	config->rx_fifo_0_overwrite = true;
     ea6:	7715      	strb	r5, [r2, #28]
	config->rx_fifo_0_watermark = 0;
     ea8:	7754      	strb	r4, [r2, #29]
	config->rx_fifo_1_overwrite = true;
     eaa:	7795      	strb	r5, [r2, #30]
	config->rx_fifo_1_watermark = 0;
     eac:	77d4      	strb	r4, [r2, #31]
	config->tx_queue_mode = false;
     eae:	2320      	movs	r3, #32
     eb0:	54d4      	strb	r4, [r2, r3]
	config->tx_event_fifo_watermark = 0;
     eb2:	3301      	adds	r3, #1
     eb4:	54d4      	strb	r4, [r2, r3]

	/* Initialize the module. */
	struct can_config config_can;
	can_get_config_defaults(&config_can);
	can_init(&can_instance, CAN_MODULE, &config_can);
     eb6:	4c0d      	ldr	r4, [pc, #52]	; (eec <configure_can+0xa8>)
     eb8:	490d      	ldr	r1, [pc, #52]	; (ef0 <configure_can+0xac>)
     eba:	0020      	movs	r0, r4
     ebc:	4b0d      	ldr	r3, [pc, #52]	; (ef4 <configure_can+0xb0>)
     ebe:	4798      	blx	r3

	can_start(&can_instance);
     ec0:	0020      	movs	r0, r4
     ec2:	4b0d      	ldr	r3, [pc, #52]	; (ef8 <configure_can+0xb4>)
     ec4:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     ec6:	2280      	movs	r2, #128	; 0x80
     ec8:	0212      	lsls	r2, r2, #8
     eca:	4b0c      	ldr	r3, [pc, #48]	; (efc <configure_can+0xb8>)
     ecc:	601a      	str	r2, [r3, #0]
 * \param[in] source  Interrupt source type
 */
static inline void can_enable_interrupt(struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IE.reg |= source;
     ece:	6822      	ldr	r2, [r4, #0]
     ed0:	6d53      	ldr	r3, [r2, #84]	; 0x54
     ed2:	21c0      	movs	r1, #192	; 0xc0
     ed4:	0549      	lsls	r1, r1, #21
     ed6:	430b      	orrs	r3, r1
     ed8:	6553      	str	r3, [r2, #84]	; 0x54

	/* Enable interrupts for this CAN module */
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_CAN0);
	can_enable_interrupt(&can_instance, CAN_PROTOCOL_ERROR_ARBITRATION
	| CAN_PROTOCOL_ERROR_DATA);
}
     eda:	b00a      	add	sp, #40	; 0x28
     edc:	bc04      	pop	{r2}
     ede:	4690      	mov	r8, r2
     ee0:	bdf0      	pop	{r4, r5, r6, r7, pc}
     ee2:	46c0      	nop			; (mov r8, r8)
     ee4:	000059d1 	.word	0x000059d1
     ee8:	1fffffff 	.word	0x1fffffff
     eec:	200000ac 	.word	0x200000ac
     ef0:	42001c00 	.word	0x42001c00
     ef4:	000036e9 	.word	0x000036e9
     ef8:	000039e9 	.word	0x000039e9
     efc:	e000e100 	.word	0xe000e100

00000f00 <can_set_standard_filter_1>:

void can_set_standard_filter_1(void)
{
     f00:	b510      	push	{r4, lr}
     f02:	b082      	sub	sp, #8
 * \param[out] sd_filter  Pointer to standard filter element struct to initialize to default values
 */
static inline void can_get_standard_message_filter_element_default(
		struct can_standard_message_filter_element *sd_filter)
{
	sd_filter->S0.reg = CAN_STANDARD_MESSAGE_FILTER_ELEMENT_S0_SFID2_Msk |
     f04:	4b0a      	ldr	r3, [pc, #40]	; (f30 <can_set_standard_filter_1+0x30>)
     f06:	9301      	str	r3, [sp, #4]
	struct can_standard_message_filter_element sd_filter;

	can_get_standard_message_filter_element_default(&sd_filter);
	sd_filter.S0.bit.SFID1 = CAN_RX_STANDARD_FILTER_ID_1;
     f08:	9a01      	ldr	r2, [sp, #4]
     f0a:	4b0a      	ldr	r3, [pc, #40]	; (f34 <can_set_standard_filter_1+0x34>)
     f0c:	4013      	ands	r3, r2
     f0e:	4a0a      	ldr	r2, [pc, #40]	; (f38 <can_set_standard_filter_1+0x38>)
     f10:	4313      	orrs	r3, r2
     f12:	9301      	str	r3, [sp, #4]

	can_set_rx_standard_filter(&can_instance, &sd_filter,
     f14:	4c09      	ldr	r4, [pc, #36]	; (f3c <can_set_standard_filter_1+0x3c>)
     f16:	2201      	movs	r2, #1
     f18:	a901      	add	r1, sp, #4
     f1a:	0020      	movs	r0, r4
     f1c:	4b08      	ldr	r3, [pc, #32]	; (f40 <can_set_standard_filter_1+0x40>)
     f1e:	4798      	blx	r3
 * \param[in] source  Interrupt source type
 */
static inline void can_enable_interrupt(struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IE.reg |= source;
     f20:	6822      	ldr	r2, [r4, #0]
     f22:	6d51      	ldr	r1, [r2, #84]	; 0x54
     f24:	2301      	movs	r3, #1
     f26:	430b      	orrs	r3, r1
     f28:	6553      	str	r3, [r2, #84]	; 0x54
	CAN_RX_STANDARD_FILTER_INDEX_1);
	can_enable_interrupt(&can_instance, CAN_RX_FIFO_0_NEW_MESSAGE);
}
     f2a:	b002      	add	sp, #8
     f2c:	bd10      	pop	{r4, pc}
     f2e:	46c0      	nop			; (mov r8, r8)
     f30:	880007ff 	.word	0x880007ff
     f34:	f800ffff 	.word	0xf800ffff
     f38:	01ff0000 	.word	0x01ff0000
     f3c:	200000ac 	.word	0x200000ac
     f40:	00003a01 	.word	0x00003a01

00000f44 <can_send_standard_message>:

void can_send_standard_message(uint32_t id_value, uint8_t *data,uint32_t data_length)
{
     f44:	b510      	push	{r4, lr}
     f46:	b084      	sub	sp, #16
 * \param[out] tx_element  Pointer to transfer element struct to initialize to default values
 */
static inline void can_get_tx_buffer_element_defaults(
		struct can_tx_element *tx_element)
{
	tx_element->T0.reg = 0;
     f48:	2300      	movs	r3, #0
     f4a:	9300      	str	r3, [sp, #0]
	tx_element->T1.reg = CAN_TX_ELEMENT_T1_EFC |
     f4c:	2388      	movs	r3, #136	; 0x88
     f4e:	041b      	lsls	r3, r3, #16
     f50:	9301      	str	r3, [sp, #4]
	uint32_t i;
	struct can_tx_element tx_element;

	can_get_tx_buffer_element_defaults(&tx_element);
	tx_element.T0.reg |= CAN_TX_ELEMENT_T0_STANDARD_ID(id_value);
     f52:	9b00      	ldr	r3, [sp, #0]
     f54:	0480      	lsls	r0, r0, #18
     f56:	4c12      	ldr	r4, [pc, #72]	; (fa0 <can_send_standard_message+0x5c>)
     f58:	4020      	ands	r0, r4
     f5a:	4318      	orrs	r0, r3
     f5c:	9000      	str	r0, [sp, #0]
	tx_element.T1.bit.DLC = data_length;
     f5e:	9c01      	ldr	r4, [sp, #4]
     f60:	200f      	movs	r0, #15
     f62:	4010      	ands	r0, r2
     f64:	0400      	lsls	r0, r0, #16
     f66:	4b0f      	ldr	r3, [pc, #60]	; (fa4 <can_send_standard_message+0x60>)
     f68:	4023      	ands	r3, r4
     f6a:	4303      	orrs	r3, r0
     f6c:	9301      	str	r3, [sp, #4]
	for (i = 0; i < data_length; i++) {
     f6e:	2a00      	cmp	r2, #0
     f70:	d007      	beq.n	f82 <can_send_standard_message+0x3e>
     f72:	ab02      	add	r3, sp, #8
     f74:	188a      	adds	r2, r1, r2
		tx_element.data[i] = *data;
     f76:	7808      	ldrb	r0, [r1, #0]
     f78:	7018      	strb	r0, [r3, #0]
		data++;
     f7a:	3101      	adds	r1, #1
     f7c:	3301      	adds	r3, #1
	struct can_tx_element tx_element;

	can_get_tx_buffer_element_defaults(&tx_element);
	tx_element.T0.reg |= CAN_TX_ELEMENT_T0_STANDARD_ID(id_value);
	tx_element.T1.bit.DLC = data_length;
	for (i = 0; i < data_length; i++) {
     f7e:	4291      	cmp	r1, r2
     f80:	d1f9      	bne.n	f76 <can_send_standard_message+0x32>
		tx_element.data[i] = *data;
		data++;
	}

	can_set_tx_buffer_element(&can_instance, &tx_element,
     f82:	4c09      	ldr	r4, [pc, #36]	; (fa8 <can_send_standard_message+0x64>)
     f84:	2200      	movs	r2, #0
     f86:	4669      	mov	r1, sp
     f88:	0020      	movs	r0, r4
     f8a:	4b08      	ldr	r3, [pc, #32]	; (fac <can_send_standard_message+0x68>)
     f8c:	4798      	blx	r3
 *  \retval STATUS_BUSY The module is in configuration.
 */
static inline enum status_code can_tx_transfer_request(
		struct can_module *const module_inst, uint32_t trig_mask)
{
	if (module_inst->hw->CCCR.reg & CAN_CCCR_CCE) {
     f8e:	6823      	ldr	r3, [r4, #0]
     f90:	699a      	ldr	r2, [r3, #24]
     f92:	0792      	lsls	r2, r2, #30
     f94:	d402      	bmi.n	f9c <can_send_standard_message+0x58>
		return STATUS_BUSY;
	}
	module_inst->hw->TXBAR.reg = trig_mask;
     f96:	2101      	movs	r1, #1
     f98:	22d0      	movs	r2, #208	; 0xd0
     f9a:	5099      	str	r1, [r3, r2]
	CAN_TX_BUFFER_INDEX);
	can_tx_transfer_request(&can_instance, 1 << CAN_TX_BUFFER_INDEX);
}
     f9c:	b004      	add	sp, #16
     f9e:	bd10      	pop	{r4, pc}
     fa0:	1ffc0000 	.word	0x1ffc0000
     fa4:	fff0ffff 	.word	0xfff0ffff
     fa8:	200000ac 	.word	0x200000ac
     fac:	00003a89 	.word	0x00003a89

00000fb0 <buff_init>:
	}
}

void buff_init(void)
{
	readOffset = 0;
     fb0:	2300      	movs	r3, #0
     fb2:	4a02      	ldr	r2, [pc, #8]	; (fbc <buff_init+0xc>)
     fb4:	6013      	str	r3, [r2, #0]
	writeOffset = 0;
     fb6:	4a02      	ldr	r2, [pc, #8]	; (fc0 <buff_init+0x10>)
     fb8:	6013      	str	r3, [r2, #0]
}
     fba:	4770      	bx	lr
     fbc:	200000a8 	.word	0x200000a8
     fc0:	200000b0 	.word	0x200000b0

00000fc4 <write_byte>:

void write_byte(uint8_t byte)
{
	callback_buffer[writeOffset++] = byte;
     fc4:	4b05      	ldr	r3, [pc, #20]	; (fdc <write_byte+0x18>)
     fc6:	681a      	ldr	r2, [r3, #0]
     fc8:	1c51      	adds	r1, r2, #1
     fca:	6019      	str	r1, [r3, #0]
     fcc:	4904      	ldr	r1, [pc, #16]	; (fe0 <write_byte+0x1c>)
     fce:	5488      	strb	r0, [r1, r2]
	writeOffset &= XMODEM_BUFLEN - 1;
     fd0:	681a      	ldr	r2, [r3, #0]
     fd2:	21ff      	movs	r1, #255	; 0xff
     fd4:	400a      	ands	r2, r1
     fd6:	601a      	str	r2, [r3, #0]
}
     fd8:	4770      	bx	lr
     fda:	46c0      	nop			; (mov r8, r8)
     fdc:	200000b0 	.word	0x200000b0
     fe0:	200000b4 	.word	0x200000b4

00000fe4 <CAN0_Handler>:
	CAN_TX_BUFFER_INDEX);
	can_tx_transfer_request(&can_instance, 1 << CAN_TX_BUFFER_INDEX);
}

void CAN0_Handler(void)
{
     fe4:	b530      	push	{r4, r5, lr}
     fe6:	b083      	sub	sp, #12
 * \param[in] module_inst  Pointer to the CAN software instance struct
 */
static inline uint32_t can_read_interrupt_status(
		struct can_module *const module_inst)
{
	return module_inst->hw->IR.reg;
     fe8:	4b24      	ldr	r3, [pc, #144]	; (107c <CAN0_Handler+0x98>)
     fea:	681b      	ldr	r3, [r3, #0]
     fec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
	volatile uint32_t status, i;
	status = can_read_interrupt_status(&can_instance);
     fee:	9201      	str	r2, [sp, #4]
	//printf("\r\n\r\n");
	//}
	//}
	//}

	if (status & CAN_RX_FIFO_0_NEW_MESSAGE) {
     ff0:	9a01      	ldr	r2, [sp, #4]
     ff2:	07d2      	lsls	r2, r2, #31
     ff4:	d52f      	bpl.n	1056 <CAN0_Handler+0x72>
 */
static inline void can_clear_interrupt_status(
		struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IR.reg = source;
     ff6:	2201      	movs	r2, #1
     ff8:	651a      	str	r2, [r3, #80]	; 0x50
		can_clear_interrupt_status(&can_instance, CAN_RX_FIFO_0_NEW_MESSAGE);
		can_get_rx_fifo_0_element(&can_instance, &rx_element_fifo_0,
     ffa:	4c21      	ldr	r4, [pc, #132]	; (1080 <CAN0_Handler+0x9c>)
     ffc:	6822      	ldr	r2, [r4, #0]
     ffe:	4d1f      	ldr	r5, [pc, #124]	; (107c <CAN0_Handler+0x98>)
    1000:	4920      	ldr	r1, [pc, #128]	; (1084 <CAN0_Handler+0xa0>)
    1002:	0028      	movs	r0, r5
    1004:	4b20      	ldr	r3, [pc, #128]	; (1088 <CAN0_Handler+0xa4>)
    1006:	4798      	blx	r3
		standard_receive_index);
		can_rx_fifo_acknowledge(&can_instance, 0,
    1008:	6823      	ldr	r3, [r4, #0]
 */
static inline void can_rx_fifo_acknowledge(
		struct can_module *const module_inst, bool fifo_number, uint32_t index)
{
	if (!fifo_number) {
		module_inst->hw->RXF0A.reg = CAN_RXF0A_F0AI(index);
    100a:	6829      	ldr	r1, [r5, #0]
    100c:	223f      	movs	r2, #63	; 0x3f
    100e:	4013      	ands	r3, r2
    1010:	3269      	adds	r2, #105	; 0x69
    1012:	508b      	str	r3, [r1, r2]
		standard_receive_index);
		standard_receive_index++;
    1014:	6823      	ldr	r3, [r4, #0]
    1016:	3301      	adds	r3, #1
    1018:	6023      	str	r3, [r4, #0]
		if (standard_receive_index == CONF_CAN0_RX_FIFO_0_NUM) {
    101a:	6823      	ldr	r3, [r4, #0]
    101c:	2b20      	cmp	r3, #32
    101e:	d102      	bne.n	1026 <CAN0_Handler+0x42>
			standard_receive_index = 0;
    1020:	2200      	movs	r2, #0
    1022:	4b17      	ldr	r3, [pc, #92]	; (1080 <CAN0_Handler+0x9c>)
    1024:	601a      	str	r2, [r3, #0]
		//write_buffer[2] = rx_element_fifo_0.data[2];
		//write_buffer[3] = rx_element_fifo_0.data[3];
		
		
		//printf("\n\r Standard message received in FIFO 0. The received data is: \r\n");
		for (i = 0; i < rx_element_fifo_0.R1.bit.DLC; i++) {
    1026:	2300      	movs	r3, #0
    1028:	9300      	str	r3, [sp, #0]
    102a:	4b16      	ldr	r3, [pc, #88]	; (1084 <CAN0_Handler+0xa0>)
    102c:	685b      	ldr	r3, [r3, #4]
    102e:	031b      	lsls	r3, r3, #12
    1030:	0f1b      	lsrs	r3, r3, #28
    1032:	9a00      	ldr	r2, [sp, #0]
    1034:	4293      	cmp	r3, r2
    1036:	d90e      	bls.n	1056 <CAN0_Handler+0x72>
			write_byte(rx_element_fifo_0.data[i]);
    1038:	4c12      	ldr	r4, [pc, #72]	; (1084 <CAN0_Handler+0xa0>)
    103a:	4d14      	ldr	r5, [pc, #80]	; (108c <CAN0_Handler+0xa8>)
    103c:	9b00      	ldr	r3, [sp, #0]
    103e:	18e3      	adds	r3, r4, r3
    1040:	7a18      	ldrb	r0, [r3, #8]
    1042:	47a8      	blx	r5
		//write_buffer[2] = rx_element_fifo_0.data[2];
		//write_buffer[3] = rx_element_fifo_0.data[3];
		
		
		//printf("\n\r Standard message received in FIFO 0. The received data is: \r\n");
		for (i = 0; i < rx_element_fifo_0.R1.bit.DLC; i++) {
    1044:	9b00      	ldr	r3, [sp, #0]
    1046:	3301      	adds	r3, #1
    1048:	9300      	str	r3, [sp, #0]
    104a:	6863      	ldr	r3, [r4, #4]
    104c:	031b      	lsls	r3, r3, #12
    104e:	0f1b      	lsrs	r3, r3, #28
    1050:	9a00      	ldr	r2, [sp, #0]
    1052:	4293      	cmp	r3, r2
    1054:	d8f2      	bhi.n	103c <CAN0_Handler+0x58>
	////printf("  %d",rx_element_fifo_1.data[i]);
	////}
	////printf("\r\n\r\n");
	//}

	if ((status & CAN_PROTOCOL_ERROR_ARBITRATION)
    1056:	9b01      	ldr	r3, [sp, #4]
    1058:	011b      	lsls	r3, r3, #4
    105a:	d402      	bmi.n	1062 <CAN0_Handler+0x7e>
	|| (status & CAN_PROTOCOL_ERROR_DATA)) {
    105c:	9b01      	ldr	r3, [sp, #4]
    105e:	00db      	lsls	r3, r3, #3
    1060:	d509      	bpl.n	1076 <CAN0_Handler+0x92>
 */
static inline void can_clear_interrupt_status(
		struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IR.reg = source;
    1062:	4b06      	ldr	r3, [pc, #24]	; (107c <CAN0_Handler+0x98>)
    1064:	681b      	ldr	r3, [r3, #0]
    1066:	22c0      	movs	r2, #192	; 0xc0
    1068:	0552      	lsls	r2, r2, #21
    106a:	651a      	str	r2, [r3, #80]	; 0x50
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    106c:	2280      	movs	r2, #128	; 0x80
    106e:	0512      	lsls	r2, r2, #20
    1070:	2382      	movs	r3, #130	; 0x82
    1072:	05db      	lsls	r3, r3, #23
    1074:	61da      	str	r2, [r3, #28]
		can_clear_interrupt_status(&can_instance, CAN_PROTOCOL_ERROR_ARBITRATION
		| CAN_PROTOCOL_ERROR_DATA);
		port_pin_toggle_output_level(PIN_PA27);
		//printf("Protocol error, please double check the clock in two boards. \r\n\r\n");
	}
}
    1076:	b003      	add	sp, #12
    1078:	bd30      	pop	{r4, r5, pc}
    107a:	46c0      	nop			; (mov r8, r8)
    107c:	200000ac 	.word	0x200000ac
    1080:	200001b4 	.word	0x200001b4
    1084:	20000098 	.word	0x20000098
    1088:	00003a3d 	.word	0x00003a3d
    108c:	00000fc5 	.word	0x00000fc5

00001090 <read_bytes>:
	callback_buffer[writeOffset++] = byte;
	writeOffset &= XMODEM_BUFLEN - 1;
}

void read_bytes(uint8_t * buffer, uint32_t byteCount)
{
    1090:	b5f0      	push	{r4, r5, r6, r7, lr}
    1092:	4657      	mov	r7, sl
    1094:	464e      	mov	r6, r9
    1096:	4645      	mov	r5, r8
    1098:	b4e0      	push	{r5, r6, r7}
    109a:	4682      	mov	sl, r0
	uint32_t currentBytesRead = 0;
	uint32_t i = 0;

	while(currentBytesRead != byteCount)
    109c:	2900      	cmp	r1, #0
    109e:	d104      	bne.n	10aa <read_bytes+0x1a>
    10a0:	e01e      	b.n	10e0 <read_bytes+0x50>
    10a2:	3c01      	subs	r4, #1
	{
		//wdt_reset_count();
		i++;
		if (i == 10000)
    10a4:	2c00      	cmp	r4, #0
    10a6:	d109      	bne.n	10bc <read_bytes+0x2c>
    10a8:	e01a      	b.n	10e0 <read_bytes+0x50>
void read_bytes(uint8_t * buffer, uint32_t byteCount)
{
	uint32_t currentBytesRead = 0;
	uint32_t i = 0;

	while(currentBytesRead != byteCount)
    10aa:	4c10      	ldr	r4, [pc, #64]	; (10ec <read_bytes+0x5c>)
    10ac:	2300      	movs	r3, #0
		if (i == 10000)
		{
			break;
		}
		
		if (readOffset != writeOffset)
    10ae:	4f10      	ldr	r7, [pc, #64]	; (10f0 <read_bytes+0x60>)
    10b0:	4e10      	ldr	r6, [pc, #64]	; (10f4 <read_bytes+0x64>)
		{
			buffer[currentBytesRead++] = callback_buffer[readOffset++];
    10b2:	003a      	movs	r2, r7
    10b4:	4810      	ldr	r0, [pc, #64]	; (10f8 <read_bytes+0x68>)
    10b6:	4680      	mov	r8, r0
			readOffset &= XMODEM_BUFLEN - 1;
    10b8:	20ff      	movs	r0, #255	; 0xff
    10ba:	4684      	mov	ip, r0
		if (i == 10000)
		{
			break;
		}
		
		if (readOffset != writeOffset)
    10bc:	6838      	ldr	r0, [r7, #0]
    10be:	6835      	ldr	r5, [r6, #0]
    10c0:	42a8      	cmp	r0, r5
    10c2:	d00b      	beq.n	10dc <read_bytes+0x4c>
		{
			buffer[currentBytesRead++] = callback_buffer[readOffset++];
    10c4:	6815      	ldr	r5, [r2, #0]
    10c6:	1c68      	adds	r0, r5, #1
    10c8:	6010      	str	r0, [r2, #0]
    10ca:	4640      	mov	r0, r8
    10cc:	5d45      	ldrb	r5, [r0, r5]
    10ce:	4650      	mov	r0, sl
    10d0:	54c5      	strb	r5, [r0, r3]
			readOffset &= XMODEM_BUFLEN - 1;
    10d2:	6815      	ldr	r5, [r2, #0]
    10d4:	4660      	mov	r0, ip
    10d6:	4005      	ands	r5, r0
    10d8:	6015      	str	r5, [r2, #0]
			break;
		}
		
		if (readOffset != writeOffset)
		{
			buffer[currentBytesRead++] = callback_buffer[readOffset++];
    10da:	3301      	adds	r3, #1
void read_bytes(uint8_t * buffer, uint32_t byteCount)
{
	uint32_t currentBytesRead = 0;
	uint32_t i = 0;

	while(currentBytesRead != byteCount)
    10dc:	428b      	cmp	r3, r1
    10de:	d1e0      	bne.n	10a2 <read_bytes+0x12>
		{
			buffer[currentBytesRead++] = callback_buffer[readOffset++];
			readOffset &= XMODEM_BUFLEN - 1;
		}
	}
}
    10e0:	bc1c      	pop	{r2, r3, r4}
    10e2:	4690      	mov	r8, r2
    10e4:	4699      	mov	r9, r3
    10e6:	46a2      	mov	sl, r4
    10e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    10ea:	46c0      	nop			; (mov r8, r8)
    10ec:	0000270f 	.word	0x0000270f
    10f0:	200000a8 	.word	0x200000a8
    10f4:	200000b0 	.word	0x200000b0
    10f8:	200000b4 	.word	0x200000b4

000010fc <check_sum>:
		//}
	//}
//}

uint8_t check_sum(uint8_t *buffer, uint8_t idx)
{
    10fc:	b510      	push	{r4, lr}
	uint8_t i = 0;
	uint8_t checksum = 0;
	for (i = 0; i < idx-1;i++)
    10fe:	3901      	subs	r1, #1
    1100:	2900      	cmp	r1, #0
    1102:	dd09      	ble.n	1118 <check_sum+0x1c>
    1104:	2200      	movs	r2, #0
    1106:	2300      	movs	r3, #0
	{
		checksum += buffer[i];
    1108:	5cc4      	ldrb	r4, [r0, r3]
    110a:	1912      	adds	r2, r2, r4
    110c:	b2d2      	uxtb	r2, r2

uint8_t check_sum(uint8_t *buffer, uint8_t idx)
{
	uint8_t i = 0;
	uint8_t checksum = 0;
	for (i = 0; i < idx-1;i++)
    110e:	3301      	adds	r3, #1
    1110:	b2db      	uxtb	r3, r3
    1112:	428b      	cmp	r3, r1
    1114:	dbf8      	blt.n	1108 <check_sum+0xc>
    1116:	e000      	b.n	111a <check_sum+0x1e>
//}

uint8_t check_sum(uint8_t *buffer, uint8_t idx)
{
	uint8_t i = 0;
	uint8_t checksum = 0;
    1118:	2200      	movs	r2, #0
	for (i = 0; i < idx-1;i++)
	{
		checksum += buffer[i];
	}
	return 0x100-checksum;
    111a:	4250      	negs	r0, r2
    111c:	b2c0      	uxtb	r0, r0
}
    111e:	bd10      	pop	{r4, pc}

00001120 <send_message>:

void send_message(uint8_t * buffer, uint8_t idx)
{
    1120:	b5f0      	push	{r4, r5, r6, r7, lr}
    1122:	4657      	mov	r7, sl
    1124:	464e      	mov	r6, r9
    1126:	4645      	mov	r5, r8
    1128:	b4e0      	push	{r5, r6, r7}
    112a:	0007      	movs	r7, r0
    112c:	000d      	movs	r5, r1
	uint8_t i;
	uint8_t length = idx;
	for (i=0;i<((idx-1)>>3)+1;i++)
    112e:	1e4e      	subs	r6, r1, #1
    1130:	10f6      	asrs	r6, r6, #3
    1132:	3601      	adds	r6, #1
    1134:	2e00      	cmp	r6, #0
    1136:	dd1c      	ble.n	1172 <send_message+0x52>
    1138:	2100      	movs	r1, #0
    113a:	2400      	movs	r4, #0
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),8);
			length = length - 8;
		}
		else
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),length);
    113c:	4b0f      	ldr	r3, [pc, #60]	; (117c <send_message+0x5c>)
    113e:	469a      	mov	sl, r3
	uint8_t length = idx;
	for (i=0;i<((idx-1)>>3)+1;i++)
	{
		if (length > 8)
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),8);
    1140:	4699      	mov	r9, r3
		}
		else
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),length);
		}
		delay_us(250);
    1142:	4b0f      	ldr	r3, [pc, #60]	; (1180 <send_message+0x60>)
    1144:	4698      	mov	r8, r3
{
	uint8_t i;
	uint8_t length = idx;
	for (i=0;i<((idx-1)>>3)+1;i++)
	{
		if (length > 8)
    1146:	2d08      	cmp	r5, #8
    1148:	d907      	bls.n	115a <send_message+0x3a>
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),8);
    114a:	00c9      	lsls	r1, r1, #3
    114c:	1879      	adds	r1, r7, r1
    114e:	2208      	movs	r2, #8
    1150:	480c      	ldr	r0, [pc, #48]	; (1184 <send_message+0x64>)
    1152:	47c8      	blx	r9
			length = length - 8;
    1154:	3d08      	subs	r5, #8
    1156:	b2ed      	uxtb	r5, r5
    1158:	e004      	b.n	1164 <send_message+0x44>
		}
		else
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),length);
    115a:	00c9      	lsls	r1, r1, #3
    115c:	1879      	adds	r1, r7, r1
    115e:	002a      	movs	r2, r5
    1160:	4808      	ldr	r0, [pc, #32]	; (1184 <send_message+0x64>)
    1162:	47d0      	blx	sl
		}
		delay_us(250);
    1164:	20fa      	movs	r0, #250	; 0xfa
    1166:	47c0      	blx	r8

void send_message(uint8_t * buffer, uint8_t idx)
{
	uint8_t i;
	uint8_t length = idx;
	for (i=0;i<((idx-1)>>3)+1;i++)
    1168:	3401      	adds	r4, #1
    116a:	b2e4      	uxtb	r4, r4
    116c:	1e21      	subs	r1, r4, #0
    116e:	42b1      	cmp	r1, r6
    1170:	dbe9      	blt.n	1146 <send_message+0x26>
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),length);
		}
		delay_us(250);
	}
}
    1172:	bc1c      	pop	{r2, r3, r4}
    1174:	4690      	mov	r8, r2
    1176:	4699      	mov	r9, r3
    1178:	46a2      	mov	sl, r4
    117a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    117c:	00000f45 	.word	0x00000f45
    1180:	0000311d 	.word	0x0000311d
    1184:	000001ff 	.word	0x000001ff

00001188 <address_answer>:
		}
	}
}

void address_answer(void)
{
    1188:	b510      	push	{r4, lr}
    118a:	b084      	sub	sp, #16
	uint8_t Send_buffer[10];
	Send_buffer[0] = 0x55;
    118c:	ac01      	add	r4, sp, #4
    118e:	2355      	movs	r3, #85	; 0x55
    1190:	7023      	strb	r3, [r4, #0]
	Send_buffer[1] = ID_address;
    1192:	4b0b      	ldr	r3, [pc, #44]	; (11c0 <address_answer+0x38>)
    1194:	781b      	ldrb	r3, [r3, #0]
    1196:	7063      	strb	r3, [r4, #1]
	Send_buffer[2] = Sequence_ID;
    1198:	4a0a      	ldr	r2, [pc, #40]	; (11c4 <address_answer+0x3c>)
    119a:	7812      	ldrb	r2, [r2, #0]
    119c:	70a2      	strb	r2, [r4, #2]
	Send_buffer[3] = 0x01;
    119e:	2201      	movs	r2, #1
    11a0:	70e2      	strb	r2, [r4, #3]
	Send_buffer[4] = 0x58;
    11a2:	3257      	adds	r2, #87	; 0x57
    11a4:	7122      	strb	r2, [r4, #4]
	Send_buffer[5] = ID_address;    // 数据开始
    11a6:	7163      	strb	r3, [r4, #5]
	Send_buffer[6] = check_sum(Send_buffer+3,4);
    11a8:	2104      	movs	r1, #4
    11aa:	466b      	mov	r3, sp
    11ac:	1dd8      	adds	r0, r3, #7
    11ae:	4b06      	ldr	r3, [pc, #24]	; (11c8 <address_answer+0x40>)
    11b0:	4798      	blx	r3
    11b2:	71a0      	strb	r0, [r4, #6]
	send_message(Send_buffer,7);
    11b4:	2107      	movs	r1, #7
    11b6:	0020      	movs	r0, r4
    11b8:	4b04      	ldr	r3, [pc, #16]	; (11cc <address_answer+0x44>)
    11ba:	4798      	blx	r3
}
    11bc:	b004      	add	sp, #16
    11be:	bd10      	pop	{r4, pc}
    11c0:	20000ec1 	.word	0x20000ec1
    11c4:	20000f1c 	.word	0x20000f1c
    11c8:	000010fd 	.word	0x000010fd
    11cc:	00001121 	.word	0x00001121

000011d0 <can_process>:
	}
}


void can_process(void)
{
    11d0:	b530      	push	{r4, r5, lr}
    11d2:	b0c3      	sub	sp, #268	; 0x10c
	uint8_t buffer[XMODEM_BUFLEN];
	uint8_t ch;
	uint8_t checksum = 0;
	if (readOffset != writeOffset)
    11d4:	4b40      	ldr	r3, [pc, #256]	; (12d8 <can_process+0x108>)
    11d6:	681a      	ldr	r2, [r3, #0]
    11d8:	4b40      	ldr	r3, [pc, #256]	; (12dc <can_process+0x10c>)
    11da:	681b      	ldr	r3, [r3, #0]
    11dc:	429a      	cmp	r2, r3
    11de:	d078      	beq.n	12d2 <can_process+0x102>
	{
		CanTxBuffer[0] = 0x55;
    11e0:	2255      	movs	r2, #85	; 0x55
    11e2:	4b3f      	ldr	r3, [pc, #252]	; (12e0 <can_process+0x110>)
    11e4:	701a      	strb	r2, [r3, #0]
		read_bytes(&ch,1);
    11e6:	2101      	movs	r1, #1
    11e8:	466b      	mov	r3, sp
    11ea:	1dd8      	adds	r0, r3, #7
    11ec:	4b3d      	ldr	r3, [pc, #244]	; (12e4 <can_process+0x114>)
    11ee:	4798      	blx	r3
		if (ch == 0x55)  //找到第一个字节 0x55
    11f0:	466b      	mov	r3, sp
    11f2:	3307      	adds	r3, #7
    11f4:	781b      	ldrb	r3, [r3, #0]
    11f6:	2b55      	cmp	r3, #85	; 0x55
    11f8:	d16b      	bne.n	12d2 <can_process+0x102>
		{
			read_bytes(&ch,1);
    11fa:	2101      	movs	r1, #1
    11fc:	466b      	mov	r3, sp
    11fe:	1dd8      	adds	r0, r3, #7
    1200:	4b38      	ldr	r3, [pc, #224]	; (12e4 <can_process+0x114>)
    1202:	4798      	blx	r3
			if (ch == 0x00)  //第二个字节 0x00
    1204:	466b      	mov	r3, sp
    1206:	3307      	adds	r3, #7
    1208:	781b      	ldrb	r3, [r3, #0]
    120a:	2b00      	cmp	r3, #0
    120c:	d132      	bne.n	1274 <can_process+0xa4>
			{
				read_bytes(&ch,1);
    120e:	2101      	movs	r1, #1
    1210:	466b      	mov	r3, sp
    1212:	1dd8      	adds	r0, r3, #7
    1214:	4b33      	ldr	r3, [pc, #204]	; (12e4 <can_process+0x114>)
    1216:	4798      	blx	r3
				if (ch == 0x00)  //第三个字节 0x00
    1218:	466b      	mov	r3, sp
    121a:	3307      	adds	r3, #7
    121c:	781b      	ldrb	r3, [r3, #0]
    121e:	2b00      	cmp	r3, #0
    1220:	d157      	bne.n	12d2 <can_process+0x102>
				{
					read_bytes(&ch,1);   //第四个字节 数据长
    1222:	2101      	movs	r1, #1
    1224:	466b      	mov	r3, sp
    1226:	1dd8      	adds	r0, r3, #7
    1228:	4b2e      	ldr	r3, [pc, #184]	; (12e4 <can_process+0x114>)
    122a:	4798      	blx	r3
					if(ch == 0x00)
    122c:	466b      	mov	r3, sp
    122e:	3307      	adds	r3, #7
    1230:	781b      	ldrb	r3, [r3, #0]
    1232:	2b00      	cmp	r3, #0
    1234:	d14d      	bne.n	12d2 <can_process+0x102>
					{
						read_bytes(&ch,1); 
    1236:	2101      	movs	r1, #1
    1238:	466b      	mov	r3, sp
    123a:	1dd8      	adds	r0, r3, #7
    123c:	4b29      	ldr	r3, [pc, #164]	; (12e4 <can_process+0x114>)
    123e:	4798      	blx	r3
						if(ch == 0x01)
    1240:	466b      	mov	r3, sp
    1242:	3307      	adds	r3, #7
    1244:	781b      	ldrb	r3, [r3, #0]
    1246:	2b01      	cmp	r3, #1
    1248:	d143      	bne.n	12d2 <can_process+0x102>
						{
							read_bytes(&ch,1); 
    124a:	2101      	movs	r1, #1
    124c:	466b      	mov	r3, sp
    124e:	1dd8      	adds	r0, r3, #7
    1250:	4b24      	ldr	r3, [pc, #144]	; (12e4 <can_process+0x114>)
    1252:	4798      	blx	r3
							if(ch == 0xff)
    1254:	466b      	mov	r3, sp
    1256:	3307      	adds	r3, #7
    1258:	781b      	ldrb	r3, [r3, #0]
    125a:	2bff      	cmp	r3, #255	; 0xff
    125c:	d139      	bne.n	12d2 <can_process+0x102>
							{
								nvm_erase_row(BOOTLOADER_FLAG);
    125e:	4822      	ldr	r0, [pc, #136]	; (12e8 <can_process+0x118>)
    1260:	4b22      	ldr	r3, [pc, #136]	; (12ec <can_process+0x11c>)
    1262:	4798      	blx	r3
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
    1264:	f3bf 8f4f 	dsb	sy
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
  __DSB();                                                     /* Ensure all outstanding memory accesses included
                                                                  buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
    1268:	4a21      	ldr	r2, [pc, #132]	; (12f0 <can_process+0x120>)
    126a:	4b22      	ldr	r3, [pc, #136]	; (12f4 <can_process+0x124>)
    126c:	60da      	str	r2, [r3, #12]
    126e:	f3bf 8f4f 	dsb	sy
    1272:	e7fe      	b.n	1272 <can_process+0xa2>
							}
						}
					}
				}
			}
			else if(ch == ID_address || ch == 0xff )  //地址
    1274:	4a20      	ldr	r2, [pc, #128]	; (12f8 <can_process+0x128>)
    1276:	7812      	ldrb	r2, [r2, #0]
    1278:	429a      	cmp	r2, r3
    127a:	d001      	beq.n	1280 <can_process+0xb0>
    127c:	2bff      	cmp	r3, #255	; 0xff
    127e:	d128      	bne.n	12d2 <can_process+0x102>
			{
				read_bytes(&Sequence_ID,1);   //取出定序ID
    1280:	2101      	movs	r1, #1
    1282:	481e      	ldr	r0, [pc, #120]	; (12fc <can_process+0x12c>)
    1284:	4c17      	ldr	r4, [pc, #92]	; (12e4 <can_process+0x114>)
    1286:	47a0      	blx	r4
				read_bytes(buffer,1);   //第四个字节 数据长
    1288:	2101      	movs	r1, #1
    128a:	a802      	add	r0, sp, #8
    128c:	47a0      	blx	r4

				if(buffer[0] <= 4)
    128e:	ab02      	add	r3, sp, #8
    1290:	7819      	ldrb	r1, [r3, #0]
    1292:	2904      	cmp	r1, #4
    1294:	d81d      	bhi.n	12d2 <can_process+0x102>
				{
					read_bytes(buffer+1,buffer[0]+2);
    1296:	3102      	adds	r1, #2
    1298:	2009      	movs	r0, #9
    129a:	4468      	add	r0, sp
    129c:	4b11      	ldr	r3, [pc, #68]	; (12e4 <can_process+0x114>)
    129e:	4798      	blx	r3
					checksum = check_sum(buffer,buffer[0]+3);
    12a0:	ad02      	add	r5, sp, #8
    12a2:	782c      	ldrb	r4, [r5, #0]
    12a4:	1ce1      	adds	r1, r4, #3
    12a6:	b2c9      	uxtb	r1, r1
    12a8:	0028      	movs	r0, r5
    12aa:	4b15      	ldr	r3, [pc, #84]	; (1300 <can_process+0x130>)
    12ac:	4798      	blx	r3
					if ( checksum == (buffer[buffer[0]+2]) )
    12ae:	192c      	adds	r4, r5, r4
    12b0:	78a3      	ldrb	r3, [r4, #2]
    12b2:	4283      	cmp	r3, r0
    12b4:	d10d      	bne.n	12d2 <can_process+0x102>
					{
						switch(buffer[1])
    12b6:	ab02      	add	r3, sp, #8
    12b8:	785b      	ldrb	r3, [r3, #1]
    12ba:	2b48      	cmp	r3, #72	; 0x48
    12bc:	d007      	beq.n	12ce <can_process+0xfe>
    12be:	b2db      	uxtb	r3, r3
    12c0:	2bce      	cmp	r3, #206	; 0xce
    12c2:	d106      	bne.n	12d2 <can_process+0x102>
						{
							case 0xCE:
								Latch_id = buffer[2];
    12c4:	ab02      	add	r3, sp, #8
    12c6:	789a      	ldrb	r2, [r3, #2]
    12c8:	4b0e      	ldr	r3, [pc, #56]	; (1304 <can_process+0x134>)
    12ca:	701a      	strb	r2, [r3, #0]
								latch_answer();
								break;
    12cc:	e001      	b.n	12d2 <can_process+0x102>
								break;
							case 0xC6:
								profile_answer();
								break;
							case 0x48:
								address_answer();
    12ce:	4b0e      	ldr	r3, [pc, #56]	; (1308 <can_process+0x138>)
    12d0:	4798      	blx	r3
					}
				}
			}
		}
	}
}
    12d2:	b043      	add	sp, #268	; 0x10c
    12d4:	bd30      	pop	{r4, r5, pc}
    12d6:	46c0      	nop			; (mov r8, r8)
    12d8:	200000a8 	.word	0x200000a8
    12dc:	200000b0 	.word	0x200000b0
    12e0:	20000f8c 	.word	0x20000f8c
    12e4:	00001091 	.word	0x00001091
    12e8:	0003fd00 	.word	0x0003fd00
    12ec:	00003f99 	.word	0x00003f99
    12f0:	05fa0004 	.word	0x05fa0004
    12f4:	e000ed00 	.word	0xe000ed00
    12f8:	20000ec1 	.word	0x20000ec1
    12fc:	20000f1c 	.word	0x20000f1c
    1300:	000010fd 	.word	0x000010fd
    1304:	20000ec8 	.word	0x20000ec8
    1308:	00001189 	.word	0x00001189

0000130c <Configure_Flash>:
  * @param  None
  * @retval None
  */

void Configure_Flash(void)
{
    130c:	b500      	push	{lr}
    130e:	b083      	sub	sp, #12
{
	/* Sanity check the parameters */
	Assert(config);

	/* Write the default configuration for the NVM configuration */
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
    1310:	2300      	movs	r3, #0
    1312:	466a      	mov	r2, sp
    1314:	7013      	strb	r3, [r2, #0]
	config->manual_page_write = true;
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
    1316:	4a07      	ldr	r2, [pc, #28]	; (1334 <Configure_Flash+0x28>)
    1318:	6852      	ldr	r2, [r2, #4]
    131a:	06d2      	lsls	r2, r2, #27
    131c:	0f12      	lsrs	r2, r2, #28
    131e:	4669      	mov	r1, sp
    1320:	708a      	strb	r2, [r1, #2]
	config->disable_cache     = false;
    1322:	70cb      	strb	r3, [r1, #3]
#if (SAMC20) || (SAMC21)
	config->disable_rww_cache = false;
    1324:	710b      	strb	r3, [r1, #4]
#endif
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
    1326:	714b      	strb	r3, [r1, #5]
	struct nvm_config config_nvm;
	nvm_get_config_defaults(&config_nvm);
	config_nvm.manual_page_write = false;
    1328:	704b      	strb	r3, [r1, #1]
	nvm_set_config(&config_nvm);
    132a:	4668      	mov	r0, sp
    132c:	4b02      	ldr	r3, [pc, #8]	; (1338 <Configure_Flash+0x2c>)
    132e:	4798      	blx	r3
}
    1330:	b003      	add	sp, #12
    1332:	bd00      	pop	{pc}
    1334:	41004000 	.word	0x41004000
    1338:	00003d11 	.word	0x00003d11

0000133c <Bsp_Erase_Row>:
  * @param  address
  * @retval None
  */

void Bsp_Erase_Row(uint32_t address)
{
    133c:	b570      	push	{r4, r5, r6, lr}
    133e:	0005      	movs	r5, r0
	enum status_code error_code;
	do
	{
		error_code = nvm_erase_row(address);
    1340:	4c02      	ldr	r4, [pc, #8]	; (134c <Bsp_Erase_Row+0x10>)
    1342:	0028      	movs	r0, r5
    1344:	47a0      	blx	r4
	} while (error_code == STATUS_BUSY);
    1346:	2805      	cmp	r0, #5
    1348:	d0fb      	beq.n	1342 <Bsp_Erase_Row+0x6>
}
    134a:	bd70      	pop	{r4, r5, r6, pc}
    134c:	00003f99 	.word	0x00003f99

00001350 <Bsp_Write_Buffer>:
  * @param  address,point of buffer,length
  * @retval None
  */

void Bsp_Write_Buffer(uint32_t address,uint8_t *buff,uint16_t length)
{
    1350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1352:	0006      	movs	r6, r0
    1354:	000d      	movs	r5, r1
    1356:	0014      	movs	r4, r2
	enum status_code error_code;
	do
	{
		error_code = nvm_write_buffer(address,buff, length);
    1358:	4f03      	ldr	r7, [pc, #12]	; (1368 <Bsp_Write_Buffer+0x18>)
    135a:	0022      	movs	r2, r4
    135c:	0029      	movs	r1, r5
    135e:	0030      	movs	r0, r6
    1360:	47b8      	blx	r7
	} while (error_code == STATUS_BUSY);
    1362:	2805      	cmp	r0, #5
    1364:	d0f9      	beq.n	135a <Bsp_Write_Buffer+0xa>
}
    1366:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1368:	00003e59 	.word	0x00003e59

0000136c <Bsp_Read_Buffer>:
  * @param  address,point of buffer,length
  * @retval None
  */

void Bsp_Read_Buffer(uint32_t address,uint8_t *buff,uint16_t length)
{
    136c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    136e:	0006      	movs	r6, r0
    1370:	000d      	movs	r5, r1
    1372:	0014      	movs	r4, r2
	enum status_code error_code;
	do
	{
		error_code = nvm_read_buffer(address,buff, length);
    1374:	4f03      	ldr	r7, [pc, #12]	; (1384 <Bsp_Read_Buffer+0x18>)
    1376:	0022      	movs	r2, r4
    1378:	0029      	movs	r1, r5
    137a:	0030      	movs	r0, r6
    137c:	47b8      	blx	r7
	} while (error_code == STATUS_BUSY);
    137e:	2805      	cmp	r0, #5
    1380:	d0f9      	beq.n	1376 <Bsp_Read_Buffer+0xa>
}
    1382:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1384:	00003f21 	.word	0x00003f21

00001388 <EEPROM_To_RAM>:
  * @retval None
  */

void EEPROM_To_RAM(void)
{
	g_sys_cap.val.re_cap_rate = flash_ram_buffer[EEPROM_INDEX_CAP_VAL];
    1388:	4a34      	ldr	r2, [pc, #208]	; (145c <EEPROM_To_RAM+0xd4>)
    138a:	7851      	ldrb	r1, [r2, #1]
    138c:	4b34      	ldr	r3, [pc, #208]	; (1460 <EEPROM_To_RAM+0xd8>)
    138e:	7499      	strb	r1, [r3, #18]
	g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    1390:	7c99      	ldrb	r1, [r3, #18]
    1392:	b2c9      	uxtb	r1, r1
    1394:	7519      	strb	r1, [r3, #20]
	g_sys_cap.val.re_cap_rate_old2 = g_sys_cap.val.re_cap_rate;   //修正soc值20161010zzysoc3
    1396:	7c99      	ldrb	r1, [r3, #18]
    1398:	b2c9      	uxtb	r1, r1
    139a:	7559      	strb	r1, [r3, #21]

	//cap_update =  flash_ram_buffer[EEPROM_INDEX_FULL_CAP];
	//cap_update <<=8;
	//cap_update |=  flash_ram_buffer[EEPROM_INDEX_FULL_CAP+1];

	g_sys_cap.val.bat_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_CYCLE];
    139c:	7911      	ldrb	r1, [r2, #4]
    139e:	8499      	strh	r1, [r3, #36]	; 0x24
	g_sys_cap.val.bat_cycle_cnt <<=8;
    13a0:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    13a2:	0209      	lsls	r1, r1, #8
    13a4:	b289      	uxth	r1, r1
    13a6:	8499      	strh	r1, [r3, #36]	; 0x24
	g_sys_cap.val.bat_cycle_cnt |=  flash_ram_buffer[EEPROM_INDEX_CYCLE+1];
    13a8:	8c98      	ldrh	r0, [r3, #36]	; 0x24
    13aa:	7951      	ldrb	r1, [r2, #5]
    13ac:	4301      	orrs	r1, r0
    13ae:	8499      	strh	r1, [r3, #36]	; 0x24
	    
	g_sys_cap.val.deep_dch_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE];
    13b0:	7991      	ldrb	r1, [r2, #6]
    13b2:	84d9      	strh	r1, [r3, #38]	; 0x26
	g_sys_cap.val.deep_dch_cycle_cnt <<=8;
    13b4:	8cd9      	ldrh	r1, [r3, #38]	; 0x26
    13b6:	0209      	lsls	r1, r1, #8
    13b8:	b289      	uxth	r1, r1
    13ba:	84d9      	strh	r1, [r3, #38]	; 0x26
	g_sys_cap.val.deep_dch_cycle_cnt |=  flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE+1];
    13bc:	8cd8      	ldrh	r0, [r3, #38]	; 0x26
    13be:	79d1      	ldrb	r1, [r2, #7]
    13c0:	4301      	orrs	r1, r0
    13c2:	84d9      	strh	r1, [r3, #38]	; 0x26
	    
	    
	g_sys_cap.val.deep_chg_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE];
    13c4:	7a11      	ldrb	r1, [r2, #8]
    13c6:	8519      	strh	r1, [r3, #40]	; 0x28
	g_sys_cap.val.deep_chg_cycle_cnt <<=8;
    13c8:	8d19      	ldrh	r1, [r3, #40]	; 0x28
    13ca:	0209      	lsls	r1, r1, #8
    13cc:	b289      	uxth	r1, r1
    13ce:	8519      	strh	r1, [r3, #40]	; 0x28
	g_sys_cap.val.deep_chg_cycle_cnt |= flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE+1];
    13d0:	8d18      	ldrh	r0, [r3, #40]	; 0x28
    13d2:	7a51      	ldrb	r1, [r2, #9]
    13d4:	4301      	orrs	r1, r0
    13d6:	8519      	strh	r1, [r3, #40]	; 0x28
	    
	//0819
	sys_err_flags.VAL = flash_ram_buffer[EEPROM_INDEX_SYS_ERR];
	sys_err_flags.VAL <<=8;
	sys_err_flags.VAL = flash_ram_buffer[EEPROM_INDEX_SYS_ERR+1];
    13d8:	7ad1      	ldrb	r1, [r2, #11]
    13da:	4b22      	ldr	r3, [pc, #136]	; (1464 <EEPROM_To_RAM+0xdc>)
    13dc:	8019      	strh	r1, [r3, #0]

	g_sys_history.val.vcell_min = flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN];
    13de:	7b11      	ldrb	r1, [r2, #12]
    13e0:	4b21      	ldr	r3, [pc, #132]	; (1468 <EEPROM_To_RAM+0xe0>)
    13e2:	8019      	strh	r1, [r3, #0]
	g_sys_history.val.vcell_min <<=8;
    13e4:	8819      	ldrh	r1, [r3, #0]
    13e6:	0209      	lsls	r1, r1, #8
    13e8:	b289      	uxth	r1, r1
    13ea:	8019      	strh	r1, [r3, #0]
	g_sys_history.val.vcell_min |=  flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN+1];
    13ec:	8818      	ldrh	r0, [r3, #0]
    13ee:	7b51      	ldrb	r1, [r2, #13]
    13f0:	4301      	orrs	r1, r0
    13f2:	8019      	strh	r1, [r3, #0]
	    
	g_sys_history.val.vcell_max = flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX];
    13f4:	7b91      	ldrb	r1, [r2, #14]
    13f6:	8059      	strh	r1, [r3, #2]
	g_sys_history.val.vcell_max <<=8;
    13f8:	8859      	ldrh	r1, [r3, #2]
    13fa:	0209      	lsls	r1, r1, #8
    13fc:	b289      	uxth	r1, r1
    13fe:	8059      	strh	r1, [r3, #2]
	g_sys_history.val.vcell_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX+1];
    1400:	8858      	ldrh	r0, [r3, #2]
    1402:	7bd1      	ldrb	r1, [r2, #15]
    1404:	4301      	orrs	r1, r0
    1406:	8059      	strh	r1, [r3, #2]

	g_sys_history.val.bat_temp_min = flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMIN];
    1408:	2110      	movs	r1, #16
    140a:	5651      	ldrsb	r1, [r2, r1]
    140c:	7119      	strb	r1, [r3, #4]
	g_sys_history.val.bat_temp_max =  flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMAX];
    140e:	2111      	movs	r1, #17
    1410:	5651      	ldrsb	r1, [r2, r1]
    1412:	7159      	strb	r1, [r3, #5]

	g_sys_history.val.dch_cur_max = flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX];
    1414:	7c91      	ldrb	r1, [r2, #18]
    1416:	80d9      	strh	r1, [r3, #6]
	g_sys_history.val.dch_cur_max <<=8;
    1418:	88d9      	ldrh	r1, [r3, #6]
    141a:	b249      	sxtb	r1, r1
    141c:	0209      	lsls	r1, r1, #8
    141e:	80d9      	strh	r1, [r3, #6]
	g_sys_history.val.dch_cur_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX+1];
    1420:	88d9      	ldrh	r1, [r3, #6]
    1422:	b209      	sxth	r1, r1
    1424:	7cd0      	ldrb	r0, [r2, #19]
    1426:	4301      	orrs	r1, r0
    1428:	80d9      	strh	r1, [r3, #6]
	    
	g_sys_history.val.chg_cur_max = flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX];
    142a:	7d11      	ldrb	r1, [r2, #20]
    142c:	8119      	strh	r1, [r3, #8]
	g_sys_history.val.chg_cur_max <<=8;
    142e:	8919      	ldrh	r1, [r3, #8]
    1430:	b249      	sxtb	r1, r1
    1432:	0209      	lsls	r1, r1, #8
    1434:	8119      	strh	r1, [r3, #8]
	g_sys_history.val.chg_cur_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX+1];
    1436:	8919      	ldrh	r1, [r3, #8]
    1438:	b209      	sxth	r1, r1
    143a:	7d50      	ldrb	r0, [r2, #21]
    143c:	4301      	orrs	r1, r0
    143e:	8119      	strh	r1, [r3, #8]

	g_sys_history.val.soc_max = flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX];
    1440:	7d91      	ldrb	r1, [r2, #22]
    1442:	8159      	strh	r1, [r3, #10]
	g_sys_history.val.soc_max <<=8;
    1444:	8959      	ldrh	r1, [r3, #10]
    1446:	0209      	lsls	r1, r1, #8
    1448:	b289      	uxth	r1, r1
    144a:	8159      	strh	r1, [r3, #10]
	g_sys_history.val.soc_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1];
    144c:	8958      	ldrh	r0, [r3, #10]
    144e:	7dd1      	ldrb	r1, [r2, #23]
    1450:	4301      	orrs	r1, r0
    1452:	8159      	strh	r1, [r3, #10]
	    
	g_sys_history.val.pcb_temp_max = flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX];
    1454:	7e12      	ldrb	r2, [r2, #24]
    1456:	b252      	sxtb	r2, r2
    1458:	731a      	strb	r2, [r3, #12]
}
    145a:	4770      	bx	lr
    145c:	2000109c 	.word	0x2000109c
    1460:	20000ecc 	.word	0x20000ecc
    1464:	20000f88 	.word	0x20000f88
    1468:	20000f78 	.word	0x20000f78

0000146c <EEPROM_Init>:
  * @param  None
  * @retval None
  */

void EEPROM_Init(void)
{
    146c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
    uint8_t block_crc;
    block_crc =0;
    flash_ram_buffer[EEPROM_INDEX_BEGIN] = 0xB3;
    146e:	4b2e      	ldr	r3, [pc, #184]	; (1528 <EEPROM_Init+0xbc>)
    1470:	22b3      	movs	r2, #179	; 0xb3
    1472:	701a      	strb	r2, [r3, #0]
    flash_ram_buffer[EEPROM_INDEX_FULL_CAP] = (uint8_t)(cap_update>>8);
    1474:	492d      	ldr	r1, [pc, #180]	; (152c <EEPROM_Init+0xc0>)
    1476:	880a      	ldrh	r2, [r1, #0]
    1478:	0a12      	lsrs	r2, r2, #8
    147a:	709a      	strb	r2, [r3, #2]
    flash_ram_buffer[EEPROM_INDEX_FULL_CAP+1] = (uint8_t)(cap_update);
    147c:	880a      	ldrh	r2, [r1, #0]
    147e:	70da      	strb	r2, [r3, #3]
    
    flash_ram_buffer[EEPROM_INDEX_CYCLE] = (uint8_t)(g_sys_cap.val.bat_cycle_cnt>>8);
    1480:	4a2b      	ldr	r2, [pc, #172]	; (1530 <EEPROM_Init+0xc4>)
    1482:	8c91      	ldrh	r1, [r2, #36]	; 0x24
    1484:	0a09      	lsrs	r1, r1, #8
    1486:	7119      	strb	r1, [r3, #4]
    flash_ram_buffer[EEPROM_INDEX_CYCLE+1] = (uint8_t)(g_sys_cap.val.bat_cycle_cnt);
    1488:	8c91      	ldrh	r1, [r2, #36]	; 0x24
    148a:	7159      	strb	r1, [r3, #5]
    
    flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE] = (uint8_t)(g_sys_cap.val.deep_dch_cycle_cnt>>8);
    148c:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
    148e:	0a09      	lsrs	r1, r1, #8
    1490:	7199      	strb	r1, [r3, #6]
    flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE+1] = (uint8_t)(g_sys_cap.val.deep_dch_cycle_cnt);
    1492:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
    1494:	71d9      	strb	r1, [r3, #7]
    
    flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE] = (uint8_t)(g_sys_cap.val.deep_chg_cycle_cnt>>8);
    1496:	8d11      	ldrh	r1, [r2, #40]	; 0x28
    1498:	0a09      	lsrs	r1, r1, #8
    149a:	7219      	strb	r1, [r3, #8]
    flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE+1] = (uint8_t)(g_sys_cap.val.deep_chg_cycle_cnt);
    149c:	8d12      	ldrh	r2, [r2, #40]	; 0x28
    149e:	725a      	strb	r2, [r3, #9]
    
    //0819
    flash_ram_buffer[EEPROM_INDEX_SYS_ERR] = (uint8_t)(sys_err_flags.VAL>>8);
    14a0:	4a24      	ldr	r2, [pc, #144]	; (1534 <EEPROM_Init+0xc8>)
    14a2:	8812      	ldrh	r2, [r2, #0]
    14a4:	0a11      	lsrs	r1, r2, #8
    14a6:	7299      	strb	r1, [r3, #10]
    flash_ram_buffer[EEPROM_INDEX_SYS_ERR+1] = (uint8_t)(sys_err_flags.VAL);
    14a8:	72da      	strb	r2, [r3, #11]
    //20160810新增历史信息
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN] = (uint8_t)(g_sys_history.val.vcell_min>>8);
    14aa:	4a23      	ldr	r2, [pc, #140]	; (1538 <EEPROM_Init+0xcc>)
    14ac:	8811      	ldrh	r1, [r2, #0]
    14ae:	0a09      	lsrs	r1, r1, #8
    14b0:	7319      	strb	r1, [r3, #12]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN+1] = (uint8_t)(g_sys_history.val.vcell_min);
    14b2:	8811      	ldrh	r1, [r2, #0]
    14b4:	7359      	strb	r1, [r3, #13]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX] = (uint8_t)(g_sys_history.val.vcell_max>>8);
    14b6:	8851      	ldrh	r1, [r2, #2]
    14b8:	0a09      	lsrs	r1, r1, #8
    14ba:	7399      	strb	r1, [r3, #14]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX+1] = (uint8_t)(g_sys_history.val.vcell_max);
    14bc:	8851      	ldrh	r1, [r2, #2]
    14be:	73d9      	strb	r1, [r3, #15]

    flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMIN] = (uint8_t)(g_sys_history.val.bat_temp_min);
    14c0:	7911      	ldrb	r1, [r2, #4]
    14c2:	7419      	strb	r1, [r3, #16]
    flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMAX] = (uint8_t)(g_sys_history.val.bat_temp_max);
    14c4:	7951      	ldrb	r1, [r2, #5]
    14c6:	7459      	strb	r1, [r3, #17]
    
    flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX] = (uint8_t)(g_sys_history.val.dch_cur_max>>8);
    14c8:	88d1      	ldrh	r1, [r2, #6]
    14ca:	0a09      	lsrs	r1, r1, #8
    14cc:	7499      	strb	r1, [r3, #18]
    flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX+1] = (uint8_t)(g_sys_history.val.dch_cur_max);
    14ce:	88d1      	ldrh	r1, [r2, #6]
    14d0:	74d9      	strb	r1, [r3, #19]
    flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX] = (uint8_t)(g_sys_history.val.chg_cur_max>>8);
    14d2:	8911      	ldrh	r1, [r2, #8]
    14d4:	0a09      	lsrs	r1, r1, #8
    14d6:	7519      	strb	r1, [r3, #20]
    flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX+1] = (uint8_t)(g_sys_history.val.chg_cur_max);
    14d8:	8911      	ldrh	r1, [r2, #8]
    14da:	7559      	strb	r1, [r3, #21]
    
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX] = (uint8_t)(g_sys_history.val.soc_max>>8);
    14dc:	8951      	ldrh	r1, [r2, #10]
    14de:	0a09      	lsrs	r1, r1, #8
    14e0:	7599      	strb	r1, [r3, #22]
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
    14e2:	8951      	ldrh	r1, [r2, #10]
    14e4:	75d9      	strb	r1, [r3, #23]
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
    14e6:	7b12      	ldrb	r2, [r2, #12]
    14e8:	b252      	sxtb	r2, r2
    14ea:	1212      	asrs	r2, r2, #8
    14ec:	761a      	strb	r2, [r3, #24]
    14ee:	001a      	movs	r2, r3
    14f0:	3319      	adds	r3, #25
    14f2:	0019      	movs	r1, r3

void EEPROM_Init(void)
{
    uint8_t i;
    uint8_t block_crc;
    block_crc =0;
    14f4:	2300      	movs	r3, #0
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
    
    for(i=0;i<EEPROM_INDEX_CRC;i++)
    {
	    block_crc += flash_ram_buffer[i];
    14f6:	7810      	ldrb	r0, [r2, #0]
    14f8:	181b      	adds	r3, r3, r0
    14fa:	b2db      	uxtb	r3, r3
    14fc:	3201      	adds	r2, #1
    
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX] = (uint8_t)(g_sys_history.val.soc_max>>8);
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
    
    for(i=0;i<EEPROM_INDEX_CRC;i++)
    14fe:	428a      	cmp	r2, r1
    1500:	d1f9      	bne.n	14f6 <EEPROM_Init+0x8a>
    {
	    block_crc += flash_ram_buffer[i];
    }
    flash_ram_buffer[EEPROM_INDEX_CRC] = block_crc;
    1502:	4c09      	ldr	r4, [pc, #36]	; (1528 <EEPROM_Init+0xbc>)
    1504:	7663      	strb	r3, [r4, #25]
	
	Bsp_Erase_Row(EEPROM_SYS_BEGIN);
    1506:	4d0d      	ldr	r5, [pc, #52]	; (153c <EEPROM_Init+0xd0>)
    1508:	0028      	movs	r0, r5
    150a:	4f0d      	ldr	r7, [pc, #52]	; (1540 <EEPROM_Init+0xd4>)
    150c:	47b8      	blx	r7
	Bsp_Erase_Row(EEPROM_SYS_BK_BEGIN);
    150e:	4e0d      	ldr	r6, [pc, #52]	; (1544 <EEPROM_Init+0xd8>)
    1510:	0030      	movs	r0, r6
    1512:	47b8      	blx	r7
	
	Bsp_Write_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    1514:	221a      	movs	r2, #26
    1516:	0021      	movs	r1, r4
    1518:	0028      	movs	r0, r5
    151a:	4d0b      	ldr	r5, [pc, #44]	; (1548 <EEPROM_Init+0xdc>)
    151c:	47a8      	blx	r5
	Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    151e:	221a      	movs	r2, #26
    1520:	0021      	movs	r1, r4
    1522:	0030      	movs	r0, r6
    1524:	47a8      	blx	r5

    1526:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1528:	2000109c 	.word	0x2000109c
    152c:	20000f02 	.word	0x20000f02
    1530:	20000ecc 	.word	0x20000ecc
    1534:	20000f88 	.word	0x20000f88
    1538:	20000f78 	.word	0x20000f78
    153c:	0003fe00 	.word	0x0003fe00
    1540:	0000133d 	.word	0x0000133d
    1544:	0003ff00 	.word	0x0003ff00
    1548:	00001351 	.word	0x00001351

0000154c <EEPROM_BACKUP_READ>:
  * @param  None
  * @retval None
  */

void EEPROM_BACKUP_READ(void)
{
    154c:	b510      	push	{r4, lr}
   uint8_t i;
   uint8_t block_crc;
   Bsp_Read_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    154e:	4c10      	ldr	r4, [pc, #64]	; (1590 <EEPROM_BACKUP_READ+0x44>)
    1550:	221a      	movs	r2, #26
    1552:	0021      	movs	r1, r4
    1554:	480f      	ldr	r0, [pc, #60]	; (1594 <EEPROM_BACKUP_READ+0x48>)
    1556:	4b10      	ldr	r3, [pc, #64]	; (1598 <EEPROM_BACKUP_READ+0x4c>)
    1558:	4798      	blx	r3
   if(flash_ram_buffer[0] == 0xB3)
    155a:	7823      	ldrb	r3, [r4, #0]
    155c:	2bb3      	cmp	r3, #179	; 0xb3
    155e:	d113      	bne.n	1588 <EEPROM_BACKUP_READ+0x3c>
    1560:	4a0b      	ldr	r2, [pc, #44]	; (1590 <EEPROM_BACKUP_READ+0x44>)
    1562:	0010      	movs	r0, r2
    1564:	3019      	adds	r0, #25
    1566:	2300      	movs	r3, #0
   {
	   block_crc =0;
	   for(i=0;i<EEPROM_INDEX_CRC;i++)
	   {
		   block_crc += flash_ram_buffer[i];
    1568:	7811      	ldrb	r1, [r2, #0]
    156a:	185b      	adds	r3, r3, r1
    156c:	b2db      	uxtb	r3, r3
    156e:	3201      	adds	r2, #1
   uint8_t block_crc;
   Bsp_Read_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
   if(flash_ram_buffer[0] == 0xB3)
   {
	   block_crc =0;
	   for(i=0;i<EEPROM_INDEX_CRC;i++)
    1570:	4282      	cmp	r2, r0
    1572:	d1f9      	bne.n	1568 <EEPROM_BACKUP_READ+0x1c>
	   {
		   block_crc += flash_ram_buffer[i];
	   }
	   if(block_crc == flash_ram_buffer[EEPROM_INDEX_CRC])
    1574:	4a06      	ldr	r2, [pc, #24]	; (1590 <EEPROM_BACKUP_READ+0x44>)
    1576:	7e52      	ldrb	r2, [r2, #25]
    1578:	429a      	cmp	r2, r3
    157a:	d102      	bne.n	1582 <EEPROM_BACKUP_READ+0x36>
	   {
		   EEPROM_To_RAM();
    157c:	4b07      	ldr	r3, [pc, #28]	; (159c <EEPROM_BACKUP_READ+0x50>)
    157e:	4798      	blx	r3
    1580:	e004      	b.n	158c <EEPROM_BACKUP_READ+0x40>
		   //iap_vision <<=8;
		   //iap_vision |=  DATAEE_BK_ReadByte(EEPROM_INDEX_VISION+1); //DATAEE_ReadByte
	   }
	   else
	   {
		   EEPROM_Init();
    1582:	4b07      	ldr	r3, [pc, #28]	; (15a0 <EEPROM_BACKUP_READ+0x54>)
    1584:	4798      	blx	r3
    1586:	e001      	b.n	158c <EEPROM_BACKUP_READ+0x40>
	   }
   }
   else
   {
	   EEPROM_Init();
    1588:	4b05      	ldr	r3, [pc, #20]	; (15a0 <EEPROM_BACKUP_READ+0x54>)
    158a:	4798      	blx	r3
   }
}
    158c:	bd10      	pop	{r4, pc}
    158e:	46c0      	nop			; (mov r8, r8)
    1590:	2000109c 	.word	0x2000109c
    1594:	0003ff00 	.word	0x0003ff00
    1598:	0000136d 	.word	0x0000136d
    159c:	00001389 	.word	0x00001389
    15a0:	0000146d 	.word	0x0000146d

000015a4 <SYS_EEPROM_Init>:
  * @param  None
  * @retval None
  */

void SYS_EEPROM_Init(void)
{
    15a4:	b510      	push	{r4, lr}
	uint8_t i;
	uint8_t block_crc;
   
	Bsp_Read_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    15a6:	4c10      	ldr	r4, [pc, #64]	; (15e8 <SYS_EEPROM_Init+0x44>)
    15a8:	221a      	movs	r2, #26
    15aa:	0021      	movs	r1, r4
    15ac:	480f      	ldr	r0, [pc, #60]	; (15ec <SYS_EEPROM_Init+0x48>)
    15ae:	4b10      	ldr	r3, [pc, #64]	; (15f0 <SYS_EEPROM_Init+0x4c>)
    15b0:	4798      	blx	r3
	//FLASH块读取
	if(flash_ram_buffer[0] == 0xB3)
    15b2:	7823      	ldrb	r3, [r4, #0]
    15b4:	2bb3      	cmp	r3, #179	; 0xb3
    15b6:	d113      	bne.n	15e0 <SYS_EEPROM_Init+0x3c>
    15b8:	4a0b      	ldr	r2, [pc, #44]	; (15e8 <SYS_EEPROM_Init+0x44>)
    15ba:	0010      	movs	r0, r2
    15bc:	3019      	adds	r0, #25
    15be:	2300      	movs	r3, #0
		//判断块1,不正常判断备份块4
		//BLOCK1分配：HEAD+FULLCAp*2+CYCLES*2+CRC
		block_crc =0;
		for(i=0;i<EEPROM_INDEX_CRC;i++)
		{
			block_crc += flash_ram_buffer[i];
    15c0:	7811      	ldrb	r1, [r2, #0]
    15c2:	185b      	adds	r3, r3, r1
    15c4:	b2db      	uxtb	r3, r3
    15c6:	3201      	adds	r2, #1
	if(flash_ram_buffer[0] == 0xB3)
	{
		//判断块1,不正常判断备份块4
		//BLOCK1分配：HEAD+FULLCAp*2+CYCLES*2+CRC
		block_crc =0;
		for(i=0;i<EEPROM_INDEX_CRC;i++)
    15c8:	4282      	cmp	r2, r0
    15ca:	d1f9      	bne.n	15c0 <SYS_EEPROM_Init+0x1c>
		{
			block_crc += flash_ram_buffer[i];
		}
		if(block_crc == flash_ram_buffer[EEPROM_INDEX_CRC])
    15cc:	4a06      	ldr	r2, [pc, #24]	; (15e8 <SYS_EEPROM_Init+0x44>)
    15ce:	7e52      	ldrb	r2, [r2, #25]
    15d0:	429a      	cmp	r2, r3
    15d2:	d102      	bne.n	15da <SYS_EEPROM_Init+0x36>
		{
			EEPROM_To_RAM();
    15d4:	4b07      	ldr	r3, [pc, #28]	; (15f4 <SYS_EEPROM_Init+0x50>)
    15d6:	4798      	blx	r3
    15d8:	e004      	b.n	15e4 <SYS_EEPROM_Init+0x40>
			//iap_vision <<=8;
			//iap_vision |=  DATAEE_ReadByte(EEPROM_INDEX_VISION+1); //DATAEE_ReadByte
		}
		else
		{
			EEPROM_BACKUP_READ();
    15da:	4b07      	ldr	r3, [pc, #28]	; (15f8 <SYS_EEPROM_Init+0x54>)
    15dc:	4798      	blx	r3
    15de:	e001      	b.n	15e4 <SYS_EEPROM_Init+0x40>
		}

	}
	else
	{
		EEPROM_BACKUP_READ();
    15e0:	4b05      	ldr	r3, [pc, #20]	; (15f8 <SYS_EEPROM_Init+0x54>)
    15e2:	4798      	blx	r3
	}
}
    15e4:	bd10      	pop	{r4, pc}
    15e6:	46c0      	nop			; (mov r8, r8)
    15e8:	2000109c 	.word	0x2000109c
    15ec:	0003fe00 	.word	0x0003fe00
    15f0:	0000136d 	.word	0x0000136d
    15f4:	00001389 	.word	0x00001389
    15f8:	0000154d 	.word	0x0000154d

000015fc <Configure_GPIO>:
 */ 

#include "gpio.h"

void Configure_GPIO(void)
{
    15fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    15fe:	4647      	mov	r7, r8
    1600:	b480      	push	{r7}
    1602:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    1604:	ac01      	add	r4, sp, #4
    1606:	2701      	movs	r7, #1
    1608:	7067      	strb	r7, [r4, #1]
	config->powersave  = false;
    160a:	2600      	movs	r6, #0
    160c:	70a6      	strb	r6, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    160e:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(MCU_STOP_PIN, &pin_conf);
    1610:	0021      	movs	r1, r4
    1612:	2029      	movs	r0, #41	; 0x29
    1614:	4d13      	ldr	r5, [pc, #76]	; (1664 <Configure_GPIO+0x68>)
    1616:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1618:	2382      	movs	r3, #130	; 0x82
    161a:	05db      	lsls	r3, r3, #23
    161c:	4698      	mov	r8, r3
    161e:	3380      	adds	r3, #128	; 0x80
    1620:	2280      	movs	r2, #128	; 0x80
    1622:	0092      	lsls	r2, r2, #2
    1624:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(MCU_STOP_PIN, true);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    1626:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(ID_OUT_PIN, &pin_conf);
    1628:	0021      	movs	r1, r4
    162a:	2005      	movs	r0, #5
    162c:	47a8      	blx	r5
    162e:	2320      	movs	r3, #32
    1630:	4642      	mov	r2, r8
    1632:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(ID_OUT_PIN, true);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    1634:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(COM_RES_PIN, &pin_conf);
    1636:	0021      	movs	r1, r4
    1638:	200b      	movs	r0, #11
    163a:	47a8      	blx	r5
    163c:	2380      	movs	r3, #128	; 0x80
    163e:	011b      	lsls	r3, r3, #4
    1640:	4642      	mov	r2, r8
    1642:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(COM_RES_PIN, true);
	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    1644:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(ID_IN_PIN, &pin_conf);
    1646:	0021      	movs	r1, r4
    1648:	2004      	movs	r0, #4
    164a:	47a8      	blx	r5
	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    164c:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(ID_END_PIN, &pin_conf);
    164e:	0021      	movs	r1, r4
    1650:	2006      	movs	r0, #6
    1652:	47a8      	blx	r5
	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    1654:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(SOV_PIN, &pin_conf);
    1656:	0021      	movs	r1, r4
    1658:	2024      	movs	r0, #36	; 0x24
    165a:	47a8      	blx	r5
	
    165c:	b002      	add	sp, #8
    165e:	bc04      	pop	{r2}
    1660:	4690      	mov	r8, r2
    1662:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1664:	0000401d 	.word	0x0000401d

00001668 <EEPROM_Write_DATA>:
NOTICE			:
DATE			: 2016/08/10
*****************************************************************************/

void EEPROM_Write_DATA(uint16_t index,uint16_t val,uint8_t mode)
{
    1668:	b570      	push	{r4, r5, r6, lr}
	uint8_t i,block_crc;
	block_crc = 0;
	if(mode == 1)
    166a:	2a01      	cmp	r2, #1
    166c:	d11b      	bne.n	16a6 <EEPROM_Write_DATA+0x3e>
	{
		flash_ram_buffer[index] = (uint8_t)(val>>8);
    166e:	4b1a      	ldr	r3, [pc, #104]	; (16d8 <EEPROM_Write_DATA+0x70>)
    1670:	0a0a      	lsrs	r2, r1, #8
    1672:	541a      	strb	r2, [r3, r0]
		flash_ram_buffer[index+1] = (uint8_t)(val);
    1674:	1818      	adds	r0, r3, r0
    1676:	7041      	strb	r1, [r0, #1]
    1678:	2319      	movs	r3, #25
    167a:	3b01      	subs	r3, #1
    167c:	b2db      	uxtb	r3, r3
		for(i=0;i<EEPROM_INDEX_CRC;i++)
    167e:	2b00      	cmp	r3, #0
    1680:	d1fb      	bne.n	167a <EEPROM_Write_DATA+0x12>
		{
			block_crc += flash_ram_buffer[i];
		}
		Bsp_Erase_Row(EEPROM_SYS_BEGIN);
    1682:	4c16      	ldr	r4, [pc, #88]	; (16dc <EEPROM_Write_DATA+0x74>)
    1684:	0020      	movs	r0, r4
    1686:	4e16      	ldr	r6, [pc, #88]	; (16e0 <EEPROM_Write_DATA+0x78>)
    1688:	47b0      	blx	r6
		Bsp_Erase_Row(EEPROM_SYS_BK_BEGIN);
    168a:	4d16      	ldr	r5, [pc, #88]	; (16e4 <EEPROM_Write_DATA+0x7c>)
    168c:	0028      	movs	r0, r5
    168e:	47b0      	blx	r6
		Bsp_Write_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    1690:	4e11      	ldr	r6, [pc, #68]	; (16d8 <EEPROM_Write_DATA+0x70>)
    1692:	221a      	movs	r2, #26
    1694:	0031      	movs	r1, r6
    1696:	0020      	movs	r0, r4
    1698:	4c13      	ldr	r4, [pc, #76]	; (16e8 <EEPROM_Write_DATA+0x80>)
    169a:	47a0      	blx	r4
		Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    169c:	221a      	movs	r2, #26
    169e:	0031      	movs	r1, r6
    16a0:	0028      	movs	r0, r5
    16a2:	47a0      	blx	r4
    16a4:	e017      	b.n	16d6 <EEPROM_Write_DATA+0x6e>
	}
	else
	{
		flash_ram_buffer[index] = (uint8_t)(val);
    16a6:	4b0c      	ldr	r3, [pc, #48]	; (16d8 <EEPROM_Write_DATA+0x70>)
    16a8:	5419      	strb	r1, [r3, r0]
    16aa:	2319      	movs	r3, #25
    16ac:	3b01      	subs	r3, #1
    16ae:	b2db      	uxtb	r3, r3
		for(i=0;i<EEPROM_INDEX_CRC;i++)
    16b0:	2b00      	cmp	r3, #0
    16b2:	d1fb      	bne.n	16ac <EEPROM_Write_DATA+0x44>
		{
			block_crc += flash_ram_buffer[i];
		}
		Bsp_Erase_Row(EEPROM_SYS_BEGIN);
    16b4:	4c09      	ldr	r4, [pc, #36]	; (16dc <EEPROM_Write_DATA+0x74>)
    16b6:	0020      	movs	r0, r4
    16b8:	4e09      	ldr	r6, [pc, #36]	; (16e0 <EEPROM_Write_DATA+0x78>)
    16ba:	47b0      	blx	r6
		Bsp_Erase_Row(EEPROM_SYS_BK_BEGIN);
    16bc:	4d09      	ldr	r5, [pc, #36]	; (16e4 <EEPROM_Write_DATA+0x7c>)
    16be:	0028      	movs	r0, r5
    16c0:	47b0      	blx	r6
		Bsp_Write_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    16c2:	4e05      	ldr	r6, [pc, #20]	; (16d8 <EEPROM_Write_DATA+0x70>)
    16c4:	221a      	movs	r2, #26
    16c6:	0031      	movs	r1, r6
    16c8:	0020      	movs	r0, r4
    16ca:	4c07      	ldr	r4, [pc, #28]	; (16e8 <EEPROM_Write_DATA+0x80>)
    16cc:	47a0      	blx	r4
		Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    16ce:	221a      	movs	r2, #26
    16d0:	0031      	movs	r1, r6
    16d2:	0028      	movs	r0, r5
    16d4:	47a0      	blx	r4
	}
}
    16d6:	bd70      	pop	{r4, r5, r6, pc}
    16d8:	2000109c 	.word	0x2000109c
    16dc:	0003fe00 	.word	0x0003fe00
    16e0:	0000133d 	.word	0x0000133d
    16e4:	0003ff00 	.word	0x0003ff00
    16e8:	00001351 	.word	0x00001351

000016ec <His_Data_Save>:
OUTPUT			: none
NOTICE			:
DATE			: 2016/08/10
******************************************************************************/
void His_Data_Save(void)
{
    16ec:	b510      	push	{r4, lr}
	static uint16_t last_SYS_ERR_FLAGS_VAL=0;
	//CELL_MIN
	if(nADC_CELL_MIN<g_sys_history.val.vcell_min)
    16ee:	4b7f      	ldr	r3, [pc, #508]	; (18ec <His_Data_Save+0x200>)
    16f0:	881b      	ldrh	r3, [r3, #0]
    16f2:	b29b      	uxth	r3, r3
    16f4:	4a7e      	ldr	r2, [pc, #504]	; (18f0 <His_Data_Save+0x204>)
    16f6:	8811      	ldrh	r1, [r2, #0]
    16f8:	428b      	cmp	r3, r1
    16fa:	d910      	bls.n	171e <His_Data_Save+0x32>
	{
		his_vcell_min_delay++;
    16fc:	4b7d      	ldr	r3, [pc, #500]	; (18f4 <His_Data_Save+0x208>)
    16fe:	781b      	ldrb	r3, [r3, #0]
    1700:	3301      	adds	r3, #1
    1702:	b2db      	uxtb	r3, r3
		if(his_vcell_min_delay >10)
    1704:	2b0a      	cmp	r3, #10
    1706:	d802      	bhi.n	170e <His_Data_Save+0x22>
{
	static uint16_t last_SYS_ERR_FLAGS_VAL=0;
	//CELL_MIN
	if(nADC_CELL_MIN<g_sys_history.val.vcell_min)
	{
		his_vcell_min_delay++;
    1708:	4a7a      	ldr	r2, [pc, #488]	; (18f4 <His_Data_Save+0x208>)
    170a:	7013      	strb	r3, [r2, #0]
    170c:	e00a      	b.n	1724 <His_Data_Save+0x38>
		if(his_vcell_min_delay >10)
		{
			his_vcell_min_delay =0;
    170e:	2200      	movs	r2, #0
    1710:	4b78      	ldr	r3, [pc, #480]	; (18f4 <His_Data_Save+0x208>)
    1712:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_VCELLMIN,nADC_CELL_MIN,1);
    1714:	3201      	adds	r2, #1
    1716:	200c      	movs	r0, #12
    1718:	4b77      	ldr	r3, [pc, #476]	; (18f8 <His_Data_Save+0x20c>)
    171a:	4798      	blx	r3
    171c:	e002      	b.n	1724 <His_Data_Save+0x38>
		}
	}
	else
	{
		his_vcell_min_delay =0;
    171e:	2200      	movs	r2, #0
    1720:	4b74      	ldr	r3, [pc, #464]	; (18f4 <His_Data_Save+0x208>)
    1722:	701a      	strb	r2, [r3, #0]
	}
	//CELL_MAX
	if(nADC_CELL_MAX>g_sys_history.val.vcell_max)
    1724:	4b71      	ldr	r3, [pc, #452]	; (18ec <His_Data_Save+0x200>)
    1726:	885b      	ldrh	r3, [r3, #2]
    1728:	b29b      	uxth	r3, r3
    172a:	4a74      	ldr	r2, [pc, #464]	; (18fc <His_Data_Save+0x210>)
    172c:	8811      	ldrh	r1, [r2, #0]
    172e:	428b      	cmp	r3, r1
    1730:	d210      	bcs.n	1754 <His_Data_Save+0x68>
	{
		his_vcell_max_delay++;
    1732:	4b73      	ldr	r3, [pc, #460]	; (1900 <His_Data_Save+0x214>)
    1734:	781b      	ldrb	r3, [r3, #0]
    1736:	3301      	adds	r3, #1
    1738:	b2db      	uxtb	r3, r3
		if(his_vcell_max_delay >10)
    173a:	2b0a      	cmp	r3, #10
    173c:	d802      	bhi.n	1744 <His_Data_Save+0x58>
		his_vcell_min_delay =0;
	}
	//CELL_MAX
	if(nADC_CELL_MAX>g_sys_history.val.vcell_max)
	{
		his_vcell_max_delay++;
    173e:	4a70      	ldr	r2, [pc, #448]	; (1900 <His_Data_Save+0x214>)
    1740:	7013      	strb	r3, [r2, #0]
    1742:	e00a      	b.n	175a <His_Data_Save+0x6e>
		if(his_vcell_max_delay >10)
		{
			his_vcell_max_delay =0;
    1744:	2200      	movs	r2, #0
    1746:	4b6e      	ldr	r3, [pc, #440]	; (1900 <His_Data_Save+0x214>)
    1748:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_VCELLMAX,nADC_CELL_MAX,1);
    174a:	3201      	adds	r2, #1
    174c:	200e      	movs	r0, #14
    174e:	4b6a      	ldr	r3, [pc, #424]	; (18f8 <His_Data_Save+0x20c>)
    1750:	4798      	blx	r3
    1752:	e002      	b.n	175a <His_Data_Save+0x6e>
		}
	}
	else
	{
		his_vcell_max_delay =0;
    1754:	2200      	movs	r2, #0
    1756:	4b6a      	ldr	r3, [pc, #424]	; (1900 <His_Data_Save+0x214>)
    1758:	701a      	strb	r2, [r3, #0]
	}
	//BAT_TEMPERTURE_MIN
	if(nADC_TMONI_BAT_MIN<g_sys_history.val.bat_temp_min)
    175a:	4b6a      	ldr	r3, [pc, #424]	; (1904 <His_Data_Save+0x218>)
    175c:	8819      	ldrh	r1, [r3, #0]
    175e:	4b63      	ldr	r3, [pc, #396]	; (18ec <His_Data_Save+0x200>)
    1760:	791b      	ldrb	r3, [r3, #4]
    1762:	b25b      	sxtb	r3, r3
    1764:	4299      	cmp	r1, r3
    1766:	da0f      	bge.n	1788 <His_Data_Save+0x9c>
	{
		his_bat_temp_min_delay++;
    1768:	4b67      	ldr	r3, [pc, #412]	; (1908 <His_Data_Save+0x21c>)
    176a:	781b      	ldrb	r3, [r3, #0]
    176c:	3301      	adds	r3, #1
    176e:	b2db      	uxtb	r3, r3
		if(his_bat_temp_min_delay >10)
    1770:	2b0a      	cmp	r3, #10
    1772:	d802      	bhi.n	177a <His_Data_Save+0x8e>
		his_vcell_max_delay =0;
	}
	//BAT_TEMPERTURE_MIN
	if(nADC_TMONI_BAT_MIN<g_sys_history.val.bat_temp_min)
	{
		his_bat_temp_min_delay++;
    1774:	4a64      	ldr	r2, [pc, #400]	; (1908 <His_Data_Save+0x21c>)
    1776:	7013      	strb	r3, [r2, #0]
    1778:	e009      	b.n	178e <His_Data_Save+0xa2>
		if(his_bat_temp_min_delay >10)
		{
			his_bat_temp_min_delay =0;
    177a:	2200      	movs	r2, #0
    177c:	4b62      	ldr	r3, [pc, #392]	; (1908 <His_Data_Save+0x21c>)
    177e:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_TEMPMIN,nADC_TMONI_BAT_MIN,0);
    1780:	2010      	movs	r0, #16
    1782:	4b5d      	ldr	r3, [pc, #372]	; (18f8 <His_Data_Save+0x20c>)
    1784:	4798      	blx	r3
    1786:	e002      	b.n	178e <His_Data_Save+0xa2>
		}
	}
	else
	{
		his_bat_temp_min_delay =0;
    1788:	2200      	movs	r2, #0
    178a:	4b5f      	ldr	r3, [pc, #380]	; (1908 <His_Data_Save+0x21c>)
    178c:	701a      	strb	r2, [r3, #0]
	}
	//BAT_TEMPERTURE_MAX
	if(nADC_TMONI_BAT_MAX>g_sys_history.val.bat_temp_max)
    178e:	4b5f      	ldr	r3, [pc, #380]	; (190c <His_Data_Save+0x220>)
    1790:	8819      	ldrh	r1, [r3, #0]
    1792:	4b56      	ldr	r3, [pc, #344]	; (18ec <His_Data_Save+0x200>)
    1794:	795b      	ldrb	r3, [r3, #5]
    1796:	b25b      	sxtb	r3, r3
    1798:	4299      	cmp	r1, r3
    179a:	dd0f      	ble.n	17bc <His_Data_Save+0xd0>
	{
		his_bat_temp_max_delay++;
    179c:	4b5c      	ldr	r3, [pc, #368]	; (1910 <His_Data_Save+0x224>)
    179e:	781b      	ldrb	r3, [r3, #0]
    17a0:	3301      	adds	r3, #1
    17a2:	b2db      	uxtb	r3, r3
		if(his_bat_temp_max_delay >10)
    17a4:	2b0a      	cmp	r3, #10
    17a6:	d802      	bhi.n	17ae <His_Data_Save+0xc2>
		his_bat_temp_min_delay =0;
	}
	//BAT_TEMPERTURE_MAX
	if(nADC_TMONI_BAT_MAX>g_sys_history.val.bat_temp_max)
	{
		his_bat_temp_max_delay++;
    17a8:	4a59      	ldr	r2, [pc, #356]	; (1910 <His_Data_Save+0x224>)
    17aa:	7013      	strb	r3, [r2, #0]
    17ac:	e009      	b.n	17c2 <His_Data_Save+0xd6>
		if(his_bat_temp_max_delay >10)
		{
			his_bat_temp_max_delay =0;
    17ae:	2200      	movs	r2, #0
    17b0:	4b57      	ldr	r3, [pc, #348]	; (1910 <His_Data_Save+0x224>)
    17b2:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_TEMPMAX,nADC_TMONI_BAT_MAX,0);
    17b4:	2011      	movs	r0, #17
    17b6:	4b50      	ldr	r3, [pc, #320]	; (18f8 <His_Data_Save+0x20c>)
    17b8:	4798      	blx	r3
    17ba:	e002      	b.n	17c2 <His_Data_Save+0xd6>
		}
	}
	else
	{
		his_bat_temp_max_delay =0;
    17bc:	2200      	movs	r2, #0
    17be:	4b54      	ldr	r3, [pc, #336]	; (1910 <His_Data_Save+0x224>)
    17c0:	701a      	strb	r2, [r3, #0]
	}
	
	//DCH_CURRENT_MAX
	if((nADC_CURRENT<g_sys_history.val.dch_cur_max)&&(nADC_CURRENT<0))
    17c2:	4b4a      	ldr	r3, [pc, #296]	; (18ec <His_Data_Save+0x200>)
    17c4:	88db      	ldrh	r3, [r3, #6]
    17c6:	b21b      	sxth	r3, r3
    17c8:	4a52      	ldr	r2, [pc, #328]	; (1914 <His_Data_Save+0x228>)
    17ca:	2100      	movs	r1, #0
    17cc:	5e51      	ldrsh	r1, [r2, r1]
    17ce:	428b      	cmp	r3, r1
    17d0:	dd13      	ble.n	17fa <His_Data_Save+0x10e>
    17d2:	2900      	cmp	r1, #0
    17d4:	da11      	bge.n	17fa <His_Data_Save+0x10e>
	{
		his_dch_cur_max_delay++;
    17d6:	4b50      	ldr	r3, [pc, #320]	; (1918 <His_Data_Save+0x22c>)
    17d8:	781b      	ldrb	r3, [r3, #0]
    17da:	3301      	adds	r3, #1
    17dc:	b2db      	uxtb	r3, r3
		if(his_dch_cur_max_delay >10)
    17de:	2b0a      	cmp	r3, #10
    17e0:	d802      	bhi.n	17e8 <His_Data_Save+0xfc>
	}
	
	//DCH_CURRENT_MAX
	if((nADC_CURRENT<g_sys_history.val.dch_cur_max)&&(nADC_CURRENT<0))
	{
		his_dch_cur_max_delay++;
    17e2:	4a4d      	ldr	r2, [pc, #308]	; (1918 <His_Data_Save+0x22c>)
    17e4:	7013      	strb	r3, [r2, #0]
    17e6:	e00b      	b.n	1800 <His_Data_Save+0x114>
		if(his_dch_cur_max_delay >10)
		{
			his_dch_cur_max_delay =0;
    17e8:	2200      	movs	r2, #0
    17ea:	4b4b      	ldr	r3, [pc, #300]	; (1918 <His_Data_Save+0x22c>)
    17ec:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_DCHCMAX,nADC_CURRENT,1);
    17ee:	b289      	uxth	r1, r1
    17f0:	3201      	adds	r2, #1
    17f2:	2012      	movs	r0, #18
    17f4:	4b40      	ldr	r3, [pc, #256]	; (18f8 <His_Data_Save+0x20c>)
    17f6:	4798      	blx	r3
    17f8:	e002      	b.n	1800 <His_Data_Save+0x114>
		}
	}
	else
	{
		his_dch_cur_max_delay =0;
    17fa:	2200      	movs	r2, #0
    17fc:	4b46      	ldr	r3, [pc, #280]	; (1918 <His_Data_Save+0x22c>)
    17fe:	701a      	strb	r2, [r3, #0]
	}
	
	//CHG_CURRENT_MAX
	if((nADC_CURRENT>g_sys_history.val.chg_cur_max)&&(nADC_CURRENT>0))
    1800:	4b3a      	ldr	r3, [pc, #232]	; (18ec <His_Data_Save+0x200>)
    1802:	891b      	ldrh	r3, [r3, #8]
    1804:	b21b      	sxth	r3, r3
    1806:	4a43      	ldr	r2, [pc, #268]	; (1914 <His_Data_Save+0x228>)
    1808:	2100      	movs	r1, #0
    180a:	5e51      	ldrsh	r1, [r2, r1]
    180c:	428b      	cmp	r3, r1
    180e:	da13      	bge.n	1838 <His_Data_Save+0x14c>
    1810:	2900      	cmp	r1, #0
    1812:	dd11      	ble.n	1838 <His_Data_Save+0x14c>
	{
		his_chg_cur_max_delay++;
    1814:	4b41      	ldr	r3, [pc, #260]	; (191c <His_Data_Save+0x230>)
    1816:	781b      	ldrb	r3, [r3, #0]
    1818:	3301      	adds	r3, #1
    181a:	b2db      	uxtb	r3, r3
		if(his_chg_cur_max_delay >10)
    181c:	2b0a      	cmp	r3, #10
    181e:	d802      	bhi.n	1826 <His_Data_Save+0x13a>
	}
	
	//CHG_CURRENT_MAX
	if((nADC_CURRENT>g_sys_history.val.chg_cur_max)&&(nADC_CURRENT>0))
	{
		his_chg_cur_max_delay++;
    1820:	4a3e      	ldr	r2, [pc, #248]	; (191c <His_Data_Save+0x230>)
    1822:	7013      	strb	r3, [r2, #0]
    1824:	e00b      	b.n	183e <His_Data_Save+0x152>
		if(his_chg_cur_max_delay >10)
		{
			his_chg_cur_max_delay =0;
    1826:	2200      	movs	r2, #0
    1828:	4b3c      	ldr	r3, [pc, #240]	; (191c <His_Data_Save+0x230>)
    182a:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_CHGCMAX,nADC_CURRENT,1);
    182c:	b289      	uxth	r1, r1
    182e:	3201      	adds	r2, #1
    1830:	2014      	movs	r0, #20
    1832:	4b31      	ldr	r3, [pc, #196]	; (18f8 <His_Data_Save+0x20c>)
    1834:	4798      	blx	r3
    1836:	e002      	b.n	183e <His_Data_Save+0x152>
		}
	}
	else
	{
		his_chg_cur_max_delay =0;
    1838:	2200      	movs	r2, #0
    183a:	4b38      	ldr	r3, [pc, #224]	; (191c <His_Data_Save+0x230>)
    183c:	701a      	strb	r2, [r3, #0]
	}
	
	//SOC
	if(g_sys_cap.val.full_cap>g_sys_history.val.soc_max)
    183e:	4b38      	ldr	r3, [pc, #224]	; (1920 <His_Data_Save+0x234>)
    1840:	881b      	ldrh	r3, [r3, #0]
    1842:	4a2a      	ldr	r2, [pc, #168]	; (18ec <His_Data_Save+0x200>)
    1844:	8952      	ldrh	r2, [r2, #10]
    1846:	b29b      	uxth	r3, r3
    1848:	4293      	cmp	r3, r2
    184a:	d913      	bls.n	1874 <His_Data_Save+0x188>
	{
		his_soc_delay++;
    184c:	4b35      	ldr	r3, [pc, #212]	; (1924 <His_Data_Save+0x238>)
    184e:	781b      	ldrb	r3, [r3, #0]
    1850:	3301      	adds	r3, #1
    1852:	b2db      	uxtb	r3, r3
		if(his_soc_delay >10)
    1854:	2b0a      	cmp	r3, #10
    1856:	d802      	bhi.n	185e <His_Data_Save+0x172>
	}
	
	//SOC
	if(g_sys_cap.val.full_cap>g_sys_history.val.soc_max)
	{
		his_soc_delay++;
    1858:	4a32      	ldr	r2, [pc, #200]	; (1924 <His_Data_Save+0x238>)
    185a:	7013      	strb	r3, [r2, #0]
    185c:	e00d      	b.n	187a <His_Data_Save+0x18e>
		if(his_soc_delay >10)
		{
			his_soc_delay =0;
    185e:	2200      	movs	r2, #0
    1860:	4b30      	ldr	r3, [pc, #192]	; (1924 <His_Data_Save+0x238>)
    1862:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_SOC_MAX,g_sys_cap.val.full_cap,1);
    1864:	4b2e      	ldr	r3, [pc, #184]	; (1920 <His_Data_Save+0x234>)
    1866:	8819      	ldrh	r1, [r3, #0]
    1868:	b289      	uxth	r1, r1
    186a:	3201      	adds	r2, #1
    186c:	2016      	movs	r0, #22
    186e:	4b22      	ldr	r3, [pc, #136]	; (18f8 <His_Data_Save+0x20c>)
    1870:	4798      	blx	r3
    1872:	e002      	b.n	187a <His_Data_Save+0x18e>
		}
	}
	else
	{
		his_soc_delay =0;
    1874:	2200      	movs	r2, #0
    1876:	4b2b      	ldr	r3, [pc, #172]	; (1924 <His_Data_Save+0x238>)
    1878:	701a      	strb	r2, [r3, #0]
	}
	
	//PCB_TEMPERTURE_MAX
	if(nADC_TMONI_PCB_MAX>g_sys_history.val.pcb_temp_max)
    187a:	4b2b      	ldr	r3, [pc, #172]	; (1928 <His_Data_Save+0x23c>)
    187c:	8819      	ldrh	r1, [r3, #0]
    187e:	4b1b      	ldr	r3, [pc, #108]	; (18ec <His_Data_Save+0x200>)
    1880:	7b1b      	ldrb	r3, [r3, #12]
    1882:	b25b      	sxtb	r3, r3
    1884:	4299      	cmp	r1, r3
    1886:	dd10      	ble.n	18aa <His_Data_Save+0x1be>
	{
		his_pcb_temp_max_delay++;
    1888:	4b28      	ldr	r3, [pc, #160]	; (192c <His_Data_Save+0x240>)
    188a:	781b      	ldrb	r3, [r3, #0]
    188c:	3301      	adds	r3, #1
    188e:	b2db      	uxtb	r3, r3
		if(his_pcb_temp_max_delay >10)
    1890:	2b0a      	cmp	r3, #10
    1892:	d802      	bhi.n	189a <His_Data_Save+0x1ae>
	}
	
	//PCB_TEMPERTURE_MAX
	if(nADC_TMONI_PCB_MAX>g_sys_history.val.pcb_temp_max)
	{
		his_pcb_temp_max_delay++;
    1894:	4a25      	ldr	r2, [pc, #148]	; (192c <His_Data_Save+0x240>)
    1896:	7013      	strb	r3, [r2, #0]
    1898:	e00a      	b.n	18b0 <His_Data_Save+0x1c4>
		if(his_pcb_temp_max_delay >10)
		{
			his_pcb_temp_max_delay =0;
    189a:	2200      	movs	r2, #0
    189c:	4b23      	ldr	r3, [pc, #140]	; (192c <His_Data_Save+0x240>)
    189e:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_PCBTEMPMAX,nADC_TMONI_PCB_MAX,1);
    18a0:	3201      	adds	r2, #1
    18a2:	2018      	movs	r0, #24
    18a4:	4b14      	ldr	r3, [pc, #80]	; (18f8 <His_Data_Save+0x20c>)
    18a6:	4798      	blx	r3
    18a8:	e002      	b.n	18b0 <His_Data_Save+0x1c4>
		}
	}
	else
	{
		his_pcb_temp_max_delay =0;
    18aa:	2200      	movs	r2, #0
    18ac:	4b1f      	ldr	r3, [pc, #124]	; (192c <His_Data_Save+0x240>)
    18ae:	701a      	strb	r2, [r3, #0]
	}
	
	//SYS_ERR_FLAGS   xxy0819
	if(last_SYS_ERR_FLAGS_VAL!=sys_err_flags.VAL)
    18b0:	4b1f      	ldr	r3, [pc, #124]	; (1930 <His_Data_Save+0x244>)
    18b2:	8819      	ldrh	r1, [r3, #0]
    18b4:	4b1f      	ldr	r3, [pc, #124]	; (1934 <His_Data_Save+0x248>)
    18b6:	881b      	ldrh	r3, [r3, #0]
    18b8:	428b      	cmp	r3, r1
    18ba:	d012      	beq.n	18e2 <His_Data_Save+0x1f6>
	{
		his_sys_err_flags_delay++;
    18bc:	4b1e      	ldr	r3, [pc, #120]	; (1938 <His_Data_Save+0x24c>)
    18be:	781b      	ldrb	r3, [r3, #0]
    18c0:	3301      	adds	r3, #1
    18c2:	b2db      	uxtb	r3, r3
		if(his_sys_err_flags_delay>10)
    18c4:	2b0a      	cmp	r3, #10
    18c6:	d802      	bhi.n	18ce <His_Data_Save+0x1e2>
	}
	
	//SYS_ERR_FLAGS   xxy0819
	if(last_SYS_ERR_FLAGS_VAL!=sys_err_flags.VAL)
	{
		his_sys_err_flags_delay++;
    18c8:	4a1b      	ldr	r2, [pc, #108]	; (1938 <His_Data_Save+0x24c>)
    18ca:	7013      	strb	r3, [r2, #0]
    18cc:	e00c      	b.n	18e8 <His_Data_Save+0x1fc>
		if(his_sys_err_flags_delay>10)
		{
			his_sys_err_flags_delay=0;
    18ce:	2200      	movs	r2, #0
    18d0:	4b19      	ldr	r3, [pc, #100]	; (1938 <His_Data_Save+0x24c>)
    18d2:	701a      	strb	r2, [r3, #0]
			last_SYS_ERR_FLAGS_VAL=sys_err_flags.VAL;
    18d4:	4b17      	ldr	r3, [pc, #92]	; (1934 <His_Data_Save+0x248>)
    18d6:	8019      	strh	r1, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_SYS_ERR,sys_err_flags.VAL,1);
    18d8:	3201      	adds	r2, #1
    18da:	200a      	movs	r0, #10
    18dc:	4b06      	ldr	r3, [pc, #24]	; (18f8 <His_Data_Save+0x20c>)
    18de:	4798      	blx	r3
    18e0:	e002      	b.n	18e8 <His_Data_Save+0x1fc>
			
		}
	}
	else
	{
		his_sys_err_flags_delay=0;
    18e2:	2200      	movs	r2, #0
    18e4:	4b14      	ldr	r3, [pc, #80]	; (1938 <His_Data_Save+0x24c>)
    18e6:	701a      	strb	r2, [r3, #0]
	}
}
    18e8:	bd10      	pop	{r4, pc}
    18ea:	46c0      	nop			; (mov r8, r8)
    18ec:	20000f78 	.word	0x20000f78
    18f0:	20000ec6 	.word	0x20000ec6
    18f4:	200001c2 	.word	0x200001c2
    18f8:	00001669 	.word	0x00001669
    18fc:	20000f00 	.word	0x20000f00
    1900:	200001bb 	.word	0x200001bb
    1904:	20000e08 	.word	0x20000e08
    1908:	200001c0 	.word	0x200001c0
    190c:	2000108c 	.word	0x2000108c
    1910:	200001ba 	.word	0x200001ba
    1914:	20000f26 	.word	0x20000f26
    1918:	200001b9 	.word	0x200001b9
    191c:	200001c1 	.word	0x200001c1
    1920:	20000ecc 	.word	0x20000ecc
    1924:	200001bc 	.word	0x200001bc
    1928:	20001098 	.word	0x20001098
    192c:	200001bd 	.word	0x200001bd
    1930:	20000f88 	.word	0x20000f88
    1934:	200001be 	.word	0x200001be
    1938:	200001b8 	.word	0x200001b8

0000193c <Read_Time_or_mAh>:
		}
	}
}

uint32_t Read_Time_or_mAh(uint8_t type) 
{
    193c:	b5f0      	push	{r4, r5, r6, r7, lr}
    193e:	4647      	mov	r7, r8
    1940:	b480      	push	{r7}
    1942:	b084      	sub	sp, #16
    1944:	0004      	movs	r4, r0
	uint32_t address = DCH_FLAG_START;
	uint32_t val_temp = 0;
	uint8_t i = 0;
	uint8_t buff[8] = {0};
    1946:	2208      	movs	r2, #8
    1948:	2100      	movs	r1, #0
    194a:	a802      	add	r0, sp, #8
    194c:	4b37      	ldr	r3, [pc, #220]	; (1a2c <Read_Time_or_mAh+0xf0>)
    194e:	4798      	blx	r3
	switch(type)    //根据类型区分地址
    1950:	2c02      	cmp	r4, #2
    1952:	d002      	beq.n	195a <Read_Time_or_mAh+0x1e>
    1954:	2c03      	cmp	r4, #3
    1956:	d002      	beq.n	195e <Read_Time_or_mAh+0x22>
    1958:	e003      	b.n	1962 <Read_Time_or_mAh+0x26>
	{
		case DCH_FLAG: address = DCH_FLAG_START;break;
		case CHG_FLAG: address = CHG_FLAG_START;break;
    195a:	4e35      	ldr	r6, [pc, #212]	; (1a30 <Read_Time_or_mAh+0xf4>)
    195c:	e002      	b.n	1964 <Read_Time_or_mAh+0x28>
		case TIME_FLAG: address = TIME_FLAG_START;break;
    195e:	4e35      	ldr	r6, [pc, #212]	; (1a34 <Read_Time_or_mAh+0xf8>)
    1960:	e000      	b.n	1964 <Read_Time_or_mAh+0x28>
	uint32_t val_temp = 0;
	uint8_t i = 0;
	uint8_t buff[8] = {0};
	switch(type)    //根据类型区分地址
	{
		case DCH_FLAG: address = DCH_FLAG_START;break;
    1962:	4e35      	ldr	r6, [pc, #212]	; (1a38 <Read_Time_or_mAh+0xfc>)
		case CHG_FLAG: address = CHG_FLAG_START;break;
		case TIME_FLAG: address = TIME_FLAG_START;break;
		default:address = DCH_FLAG_START;break;
	}
	Bsp_Read_Buffer(address,buff,8);// 第一字节为FF表示无数据  第二字节无效  第 3 4 5 6 为32位数据 7 8 字节无效
    1964:	2208      	movs	r2, #8
    1966:	a902      	add	r1, sp, #8
    1968:	0030      	movs	r0, r6
    196a:	4b34      	ldr	r3, [pc, #208]	; (1a3c <Read_Time_or_mAh+0x100>)
    196c:	4798      	blx	r3
	if (buff[0] == 0xff)
    196e:	ab02      	add	r3, sp, #8
    1970:	781b      	ldrb	r3, [r3, #0]
    1972:	2400      	movs	r4, #0
    1974:	2bff      	cmp	r3, #255	; 0xff
    1976:	d130      	bne.n	19da <Read_Time_or_mAh+0x9e>
	{
		address = address + 256;
    1978:	3601      	adds	r6, #1
    197a:	36ff      	adds	r6, #255	; 0xff
		Bsp_Read_Buffer(address,buff,8);
    197c:	2208      	movs	r2, #8
    197e:	a902      	add	r1, sp, #8
    1980:	0030      	movs	r0, r6
    1982:	4b2e      	ldr	r3, [pc, #184]	; (1a3c <Read_Time_or_mAh+0x100>)
    1984:	4798      	blx	r3
		if (buff[0] == 0xff)
    1986:	ab02      	add	r3, sp, #8
    1988:	781b      	ldrb	r3, [r3, #0]
    198a:	2bff      	cmp	r3, #255	; 0xff
    198c:	d03a      	beq.n	1a04 <Read_Time_or_mAh+0xc8>
		}
		else
		{
			for (i=0;i<32;i++)
			{
				Bsp_Read_Buffer(address+(i<<3),buff,8);
    198e:	4b2b      	ldr	r3, [pc, #172]	; (1a3c <Read_Time_or_mAh+0x100>)
    1990:	4698      	mov	r8, r3
    1992:	b2e7      	uxtb	r7, r4
    1994:	9401      	str	r4, [sp, #4]
    1996:	00e5      	lsls	r5, r4, #3
    1998:	19ad      	adds	r5, r5, r6
    199a:	2208      	movs	r2, #8
    199c:	a902      	add	r1, sp, #8
    199e:	0028      	movs	r0, r5
    19a0:	47c0      	blx	r8
				if (buff[0] == 0xff || i == 31)
    19a2:	ab02      	add	r3, sp, #8
    19a4:	781b      	ldrb	r3, [r3, #0]
    19a6:	2bff      	cmp	r3, #255	; 0xff
    19a8:	d002      	beq.n	19b0 <Read_Time_or_mAh+0x74>
    19aa:	2c1f      	cmp	r4, #31
    19ac:	d111      	bne.n	19d2 <Read_Time_or_mAh+0x96>
    19ae:	e001      	b.n	19b4 <Read_Time_or_mAh+0x78>
				{
					if (i == 31)
    19b0:	2f1f      	cmp	r7, #31
    19b2:	d105      	bne.n	19c0 <Read_Time_or_mAh+0x84>
					{
						Bsp_Read_Buffer(address+(i<<3),buff,8);
    19b4:	2208      	movs	r2, #8
    19b6:	a902      	add	r1, sp, #8
    19b8:	0028      	movs	r0, r5
    19ba:	4b20      	ldr	r3, [pc, #128]	; (1a3c <Read_Time_or_mAh+0x100>)
    19bc:	4798      	blx	r3
    19be:	e021      	b.n	1a04 <Read_Time_or_mAh+0xc8>
					}
					else
					{
						Bsp_Read_Buffer(address+((i-1)<<3),buff,8);
    19c0:	9801      	ldr	r0, [sp, #4]
    19c2:	3801      	subs	r0, #1
    19c4:	00c0      	lsls	r0, r0, #3
    19c6:	1980      	adds	r0, r0, r6
    19c8:	2208      	movs	r2, #8
    19ca:	a902      	add	r1, sp, #8
    19cc:	4b1b      	ldr	r3, [pc, #108]	; (1a3c <Read_Time_or_mAh+0x100>)
    19ce:	4798      	blx	r3
    19d0:	e018      	b.n	1a04 <Read_Time_or_mAh+0xc8>
    19d2:	3401      	adds	r4, #1
		{
			//flash没数据 重新初始化
		}
		else
		{
			for (i=0;i<32;i++)
    19d4:	2c20      	cmp	r4, #32
    19d6:	d1dc      	bne.n	1992 <Read_Time_or_mAh+0x56>
    19d8:	e014      	b.n	1a04 <Read_Time_or_mAh+0xc8>
	}
	else
	{
		for (i=0;i<64;i++)
		{
			Bsp_Read_Buffer(address+(i<<3),buff,8);
    19da:	4f18      	ldr	r7, [pc, #96]	; (1a3c <Read_Time_or_mAh+0x100>)
    19dc:	00e0      	lsls	r0, r4, #3
    19de:	1980      	adds	r0, r0, r6
    19e0:	2208      	movs	r2, #8
    19e2:	a902      	add	r1, sp, #8
    19e4:	47b8      	blx	r7
			if (buff[0] == 0xff)
    19e6:	ab02      	add	r3, sp, #8
    19e8:	781b      	ldrb	r3, [r3, #0]
    19ea:	2bff      	cmp	r3, #255	; 0xff
    19ec:	d107      	bne.n	19fe <Read_Time_or_mAh+0xc2>
			{
				Bsp_Read_Buffer(address+((i-1)<<3),buff,8);
    19ee:	1e60      	subs	r0, r4, #1
    19f0:	00c0      	lsls	r0, r0, #3
    19f2:	1980      	adds	r0, r0, r6
    19f4:	2208      	movs	r2, #8
    19f6:	a902      	add	r1, sp, #8
    19f8:	4b10      	ldr	r3, [pc, #64]	; (1a3c <Read_Time_or_mAh+0x100>)
    19fa:	4798      	blx	r3
				break;
    19fc:	e002      	b.n	1a04 <Read_Time_or_mAh+0xc8>
    19fe:	3401      	adds	r4, #1
			}
		}
	}
	else
	{
		for (i=0;i<64;i++)
    1a00:	2c40      	cmp	r4, #64	; 0x40
    1a02:	d1eb      	bne.n	19dc <Read_Time_or_mAh+0xa0>
				break;
			}
		}
	}
	
	val_temp = buff[2]<<24 | buff[3]<<16 | buff[4]<<8 | buff[5];
    1a04:	ab02      	add	r3, sp, #8
    1a06:	7898      	ldrb	r0, [r3, #2]
    1a08:	0600      	lsls	r0, r0, #24
    1a0a:	78db      	ldrb	r3, [r3, #3]
    1a0c:	041b      	lsls	r3, r3, #16
    1a0e:	4318      	orrs	r0, r3
    1a10:	ab02      	add	r3, sp, #8
    1a12:	795b      	ldrb	r3, [r3, #5]
    1a14:	4318      	orrs	r0, r3
    1a16:	ab02      	add	r3, sp, #8
    1a18:	791b      	ldrb	r3, [r3, #4]
    1a1a:	021b      	lsls	r3, r3, #8
    1a1c:	4318      	orrs	r0, r3
	if(val_temp == 0XFFFFFFFF) val_temp = 0;
    1a1e:	1c43      	adds	r3, r0, #1
    1a20:	d100      	bne.n	1a24 <Read_Time_or_mAh+0xe8>
    1a22:	2000      	movs	r0, #0
	
	return val_temp;
}
    1a24:	b004      	add	sp, #16
    1a26:	bc04      	pop	{r2}
    1a28:	4690      	mov	r8, r2
    1a2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1a2c:	00005f9b 	.word	0x00005f9b
    1a30:	0003f900 	.word	0x0003f900
    1a34:	0003fb00 	.word	0x0003fb00
    1a38:	0003f700 	.word	0x0003f700
    1a3c:	0000136d 	.word	0x0000136d

00001a40 <PowerOn_Init>:
  * @param  None
  * @retval None
  */

void PowerOn_Init(void)
{
    1a40:	b5f0      	push	{r4, r5, r6, r7, lr}
    1a42:	4647      	mov	r7, r8
    1a44:	b480      	push	{r7}
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1a46:	2482      	movs	r4, #130	; 0x82
    1a48:	05e4      	lsls	r4, r4, #23
    1a4a:	2380      	movs	r3, #128	; 0x80
    1a4c:	6163      	str	r3, [r4, #20]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1a4e:	2680      	movs	r6, #128	; 0x80
    1a50:	0536      	lsls	r6, r6, #20
    1a52:	61a6      	str	r6, [r4, #24]
    1a54:	2580      	movs	r5, #128	; 0x80
    1a56:	056d      	lsls	r5, r5, #21
    1a58:	61a5      	str	r5, [r4, #24]
	SHDN_Low();
	Bsp_LED0_On();
	Bsp_LED1_On();
    delay_ms(500);
    1a5a:	20fa      	movs	r0, #250	; 0xfa
    1a5c:	0040      	lsls	r0, r0, #1
    1a5e:	4b30      	ldr	r3, [pc, #192]	; (1b20 <PowerOn_Init+0xe0>)
    1a60:	4798      	blx	r3
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1a62:	6166      	str	r6, [r4, #20]
    1a64:	6165      	str	r5, [r4, #20]
	Bsp_LED0_Off();
	Bsp_LED1_Off();
	
    sys_flags.VAL =0;
    1a66:	4e2f      	ldr	r6, [pc, #188]	; (1b24 <PowerOn_Init+0xe4>)
    1a68:	2400      	movs	r4, #0
    1a6a:	2500      	movs	r5, #0
    1a6c:	8034      	strh	r4, [r6, #0]
    sys_states.VAL =0;
    1a6e:	4f2e      	ldr	r7, [pc, #184]	; (1b28 <PowerOn_Init+0xe8>)
    1a70:	803c      	strh	r4, [r7, #0]
    afe_flags.VAL =0;
    1a72:	4b2e      	ldr	r3, [pc, #184]	; (1b2c <PowerOn_Init+0xec>)
    1a74:	801c      	strh	r4, [r3, #0]
    flash_flags.VAL =0;
    1a76:	4b2e      	ldr	r3, [pc, #184]	; (1b30 <PowerOn_Init+0xf0>)
    1a78:	801c      	strh	r4, [r3, #0]
    sys_err_flags.VAL =0;
    1a7a:	4b2e      	ldr	r3, [pc, #184]	; (1b34 <PowerOn_Init+0xf4>)
    1a7c:	801c      	strh	r4, [r3, #0]
	cap_update = BAT_NORMAL_CAP;
    1a7e:	4a2e      	ldr	r2, [pc, #184]	; (1b38 <PowerOn_Init+0xf8>)
    1a80:	4b2e      	ldr	r3, [pc, #184]	; (1b3c <PowerOn_Init+0xfc>)
    1a82:	801a      	strh	r2, [r3, #0]
	nADC_CURRENT = 0;
    1a84:	4b2e      	ldr	r3, [pc, #184]	; (1b40 <PowerOn_Init+0x100>)
    1a86:	801c      	strh	r4, [r3, #0]
	g_bal_state.VAL = 0;
    1a88:	4b2e      	ldr	r3, [pc, #184]	; (1b44 <PowerOn_Init+0x104>)
    1a8a:	801c      	strh	r4, [r3, #0]
	g_bal_need.VAL = 0;
    1a8c:	4b2e      	ldr	r3, [pc, #184]	; (1b48 <PowerOn_Init+0x108>)
    1a8e:	801c      	strh	r4, [r3, #0]
	PWR_VALUE = 0;
    1a90:	4b2e      	ldr	r3, [pc, #184]	; (1b4c <PowerOn_Init+0x10c>)
    1a92:	801c      	strh	r4, [r3, #0]
	Total_VBAT = 0;
    1a94:	4b2e      	ldr	r3, [pc, #184]	; (1b50 <PowerOn_Init+0x110>)
    1a96:	801c      	strh	r4, [r3, #0]
	AFE_OC_DELAY_CNT = 0;
    1a98:	4b2e      	ldr	r3, [pc, #184]	; (1b54 <PowerOn_Init+0x114>)
    1a9a:	701d      	strb	r5, [r3, #0]
	AFE_SCD_DELAY_CNT = 0;
    1a9c:	4b2e      	ldr	r3, [pc, #184]	; (1b58 <PowerOn_Init+0x118>)
    1a9e:	701d      	strb	r5, [r3, #0]
	AFE_OCC_DELAY_CNT = 0;
    1aa0:	4b2e      	ldr	r3, [pc, #184]	; (1b5c <PowerOn_Init+0x11c>)
    1aa2:	701d      	strb	r5, [r3, #0]
	Latch_id = 0;
    1aa4:	4b2e      	ldr	r3, [pc, #184]	; (1b60 <PowerOn_Init+0x120>)
    1aa6:	701d      	strb	r5, [r3, #0]
	ID_address = 0;
    1aa8:	4b2e      	ldr	r3, [pc, #184]	; (1b64 <PowerOn_Init+0x124>)
    1aaa:	701d      	strb	r5, [r3, #0]
	Read_Time_or_mAh(DCH_FLAG);
    1aac:	2001      	movs	r0, #1
    1aae:	4b2e      	ldr	r3, [pc, #184]	; (1b68 <PowerOn_Init+0x128>)
    1ab0:	4698      	mov	r8, r3
    1ab2:	4798      	blx	r3
	Read_Time_or_mAh(CHG_FLAG);
    1ab4:	2002      	movs	r0, #2
    1ab6:	47c0      	blx	r8
	Read_Time_or_mAh(TIME_FLAG);
    1ab8:	2003      	movs	r0, #3
    1aba:	47c0      	blx	r8
	DCH_Val_Bak = DCH_Val;
    1abc:	4b2b      	ldr	r3, [pc, #172]	; (1b6c <PowerOn_Init+0x12c>)
    1abe:	681a      	ldr	r2, [r3, #0]
    1ac0:	4b2b      	ldr	r3, [pc, #172]	; (1b70 <PowerOn_Init+0x130>)
    1ac2:	601a      	str	r2, [r3, #0]
	CHG_Val_Bak = CHG_Val;
    1ac4:	4b2b      	ldr	r3, [pc, #172]	; (1b74 <PowerOn_Init+0x134>)
    1ac6:	681a      	ldr	r2, [r3, #0]
    1ac8:	4b2b      	ldr	r3, [pc, #172]	; (1b78 <PowerOn_Init+0x138>)
    1aca:	601a      	str	r2, [r3, #0]
	Time_Val_Bak = Time_Val;
    1acc:	4b2b      	ldr	r3, [pc, #172]	; (1b7c <PowerOn_Init+0x13c>)
    1ace:	681a      	ldr	r2, [r3, #0]
    1ad0:	4b2b      	ldr	r3, [pc, #172]	; (1b80 <PowerOn_Init+0x140>)
    1ad2:	601a      	str	r2, [r3, #0]
	
	
    sys_states.val.sys_sw_nconnect_flag=1;//zzy20161021 初始值为断开连接
    1ad4:	787a      	ldrb	r2, [r7, #1]
    1ad6:	2340      	movs	r3, #64	; 0x40
    1ad8:	4313      	orrs	r3, r2
    1ada:	707b      	strb	r3, [r7, #1]
    g_sys_cap.val.cycle_record_flag =0;
    1adc:	4b29      	ldr	r3, [pc, #164]	; (1b84 <PowerOn_Init+0x144>)
    1ade:	761d      	strb	r5, [r3, #24]
    sys_flags.val.afe_connect_flag =1;
    1ae0:	7832      	ldrb	r2, [r6, #0]
    1ae2:	2101      	movs	r1, #1
    1ae4:	430a      	orrs	r2, r1
    1ae6:	7032      	strb	r2, [r6, #0]
    sys_states.val.sys_dch_on =0;
    1ae8:	783a      	ldrb	r2, [r7, #0]
    sys_states.val.sys_chg_on =0;
    1aea:	2001      	movs	r0, #1
    1aec:	4382      	bics	r2, r0
    1aee:	3001      	adds	r0, #1
    1af0:	4382      	bics	r2, r0
    1af2:	703a      	strb	r2, [r7, #0]
    sys_flags.val.afe_adirq2_flag = 1;
    1af4:	7872      	ldrb	r2, [r6, #1]
    1af6:	4311      	orrs	r1, r2
    1af8:	7071      	strb	r1, [r6, #1]
    g_sys_cap.val.cap_cnt =0;
    1afa:	621c      	str	r4, [r3, #32]
    g_sys_cap.val.bat_cycle_cnt =0;
    1afc:	849c      	strh	r4, [r3, #36]	; 0x24
    g_sys_cap.val.re_cap_rate_sum =0;
    1afe:	75dd      	strb	r5, [r3, #23]
    g_sys_cap.val.deep_rate_sum =0;
    1b00:	769d      	strb	r5, [r3, #26]
	
	//历史信息初始化,为了方便判断,初始化全部配置极限值
	g_sys_history.val.bat_temp_max =0;
    1b02:	4b21      	ldr	r3, [pc, #132]	; (1b88 <PowerOn_Init+0x148>)
    1b04:	715d      	strb	r5, [r3, #5]
	g_sys_history.val.bat_temp_min =100;
    1b06:	2264      	movs	r2, #100	; 0x64
    1b08:	711a      	strb	r2, [r3, #4]
	g_sys_history.val.chg_cur_max =0;
    1b0a:	811c      	strh	r4, [r3, #8]
	g_sys_history.val.dch_cur_max =0;
    1b0c:	80dc      	strh	r4, [r3, #6]
	g_sys_history.val.pcb_temp_max =0;
    1b0e:	731d      	strb	r5, [r3, #12]
	g_sys_history.val.soc_max =0;
    1b10:	815c      	strh	r4, [r3, #10]
	g_sys_history.val.vcell_max =0;
    1b12:	805c      	strh	r4, [r3, #2]
	g_sys_history.val.vcell_min =0xffff;
    1b14:	3a65      	subs	r2, #101	; 0x65
    1b16:	801a      	strh	r2, [r3, #0]
    1b18:	bc04      	pop	{r2}
    1b1a:	4690      	mov	r8, r2
    1b1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1b1e:	46c0      	nop			; (mov r8, r8)
    1b20:	00003149 	.word	0x00003149
    1b24:	20000f28 	.word	0x20000f28
    1b28:	200010b8 	.word	0x200010b8
    1b2c:	20001094 	.word	0x20001094
    1b30:	20001090 	.word	0x20001090
    1b34:	20000f88 	.word	0x20000f88
    1b38:	fffff618 	.word	0xfffff618
    1b3c:	20000f02 	.word	0x20000f02
    1b40:	20000f26 	.word	0x20000f26
    1b44:	20000f08 	.word	0x20000f08
    1b48:	20000f10 	.word	0x20000f10
    1b4c:	20001096 	.word	0x20001096
    1b50:	20000ec4 	.word	0x20000ec4
    1b54:	200010bb 	.word	0x200010bb
    1b58:	200010ba 	.word	0x200010ba
    1b5c:	20001092 	.word	0x20001092
    1b60:	20000ec8 	.word	0x20000ec8
    1b64:	20000ec1 	.word	0x20000ec1
    1b68:	0000193d 	.word	0x0000193d
    1b6c:	20000f20 	.word	0x20000f20
    1b70:	20000f0c 	.word	0x20000f0c
    1b74:	20000efc 	.word	0x20000efc
    1b78:	20000f04 	.word	0x20000f04
    1b7c:	20000f14 	.word	0x20000f14
    1b80:	20000ebc 	.word	0x20000ebc
    1b84:	20000ecc 	.word	0x20000ecc
    1b88:	20000f78 	.word	0x20000f78

00001b8c <HardwareProtection>:
OUTPUT			: None
UPDATE			:
DATE			: 2016/06/24
*****************************************************************************/
void HardwareProtection(void)
{
    1b8c:	b510      	push	{r4, lr}
	//开机设置电压保护值,未成功持续设置,直到成功
	if(sys_flags.val.afe_set_hard_protect_end == 0)
    1b8e:	4b26      	ldr	r3, [pc, #152]	; (1c28 <HardwareProtection+0x9c>)
    1b90:	781b      	ldrb	r3, [r3, #0]
    1b92:	075b      	lsls	r3, r3, #29
    1b94:	d414      	bmi.n	1bc0 <HardwareProtection+0x34>
	{
		if(AFE_HardwareProtection_Write() ==0)
    1b96:	4b25      	ldr	r3, [pc, #148]	; (1c2c <HardwareProtection+0xa0>)
    1b98:	4798      	blx	r3
    1b9a:	2800      	cmp	r0, #0
    1b9c:	d10a      	bne.n	1bb4 <HardwareProtection+0x28>
		{
			sys_flags.val.afe_set_hard_protect_end =1;
    1b9e:	4a22      	ldr	r2, [pc, #136]	; (1c28 <HardwareProtection+0x9c>)
    1ba0:	7811      	ldrb	r1, [r2, #0]
    1ba2:	2304      	movs	r3, #4
    1ba4:	430b      	orrs	r3, r1
    1ba6:	7013      	strb	r3, [r2, #0]
			afe_flags.val.afe_set_volt_protect_err_flag = 0;
    1ba8:	4a21      	ldr	r2, [pc, #132]	; (1c30 <HardwareProtection+0xa4>)
    1baa:	7813      	ldrb	r3, [r2, #0]
    1bac:	217f      	movs	r1, #127	; 0x7f
    1bae:	400b      	ands	r3, r1
    1bb0:	7013      	strb	r3, [r2, #0]
    1bb2:	e005      	b.n	1bc0 <HardwareProtection+0x34>
		}
		else
		{
			afe_flags.val.afe_set_volt_protect_err_flag = 1;
    1bb4:	4a1e      	ldr	r2, [pc, #120]	; (1c30 <HardwareProtection+0xa4>)
    1bb6:	7813      	ldrb	r3, [r2, #0]
    1bb8:	2180      	movs	r1, #128	; 0x80
    1bba:	4249      	negs	r1, r1
    1bbc:	430b      	orrs	r3, r1
    1bbe:	7013      	strb	r3, [r2, #0]
		}
	}
	AFE_HardwareProtection_Read(); //读取SPI保护信息
    1bc0:	4b1c      	ldr	r3, [pc, #112]	; (1c34 <HardwareProtection+0xa8>)
    1bc2:	4798      	blx	r3
	
	//AFE读取的信息处理  OCC OCD SCD
	if((afe_flags.val.afe_occ_flag == 1)||(afe_flags.val.afe_ov_flag==1))
    1bc4:	4b1a      	ldr	r3, [pc, #104]	; (1c30 <HardwareProtection+0xa4>)
    1bc6:	881b      	ldrh	r3, [r3, #0]
    1bc8:	2284      	movs	r2, #132	; 0x84
    1bca:	0092      	lsls	r2, r2, #2
    1bcc:	4213      	tst	r3, r2
    1bce:	d005      	beq.n	1bdc <HardwareProtection+0x50>
	{
		sys_states.val.sys_chg_on =0;
    1bd0:	4919      	ldr	r1, [pc, #100]	; (1c38 <HardwareProtection+0xac>)
    1bd2:	780a      	ldrb	r2, [r1, #0]
    1bd4:	2002      	movs	r0, #2
    1bd6:	4382      	bics	r2, r0
    1bd8:	700a      	strb	r2, [r1, #0]
    1bda:	e004      	b.n	1be6 <HardwareProtection+0x5a>
	}
	else
	{
		sys_states.val.sys_chg_on =1;
    1bdc:	4916      	ldr	r1, [pc, #88]	; (1c38 <HardwareProtection+0xac>)
    1bde:	7808      	ldrb	r0, [r1, #0]
    1be0:	2202      	movs	r2, #2
    1be2:	4302      	orrs	r2, r0
    1be4:	700a      	strb	r2, [r1, #0]
	}
	if((afe_flags.val.afe_ocd_flag == 1)||(afe_flags.val.afe_scd_flag == 1)||(afe_flags.val.afe_uv_flag == 1))
    1be6:	22b0      	movs	r2, #176	; 0xb0
    1be8:	0052      	lsls	r2, r2, #1
    1bea:	4213      	tst	r3, r2
    1bec:	d010      	beq.n	1c10 <HardwareProtection+0x84>
	{
		sys_states.val.sys_dch_on =0;
    1bee:	4a12      	ldr	r2, [pc, #72]	; (1c38 <HardwareProtection+0xac>)
    1bf0:	7813      	ldrb	r3, [r2, #0]
    1bf2:	2101      	movs	r1, #1
    1bf4:	438b      	bics	r3, r1
    1bf6:	7013      	strb	r3, [r2, #0]
		afe_flags.val.afe_dfrv_autoprotect_flag = 1;
    1bf8:	4a0d      	ldr	r2, [pc, #52]	; (1c30 <HardwareProtection+0xa4>)
    1bfa:	7851      	ldrb	r1, [r2, #1]
    1bfc:	2320      	movs	r3, #32
    1bfe:	430b      	orrs	r3, r1
    1c00:	7053      	strb	r3, [r2, #1]
		if(afe_flags.val.afe_uv_flag ==1)               //zzy?
    1c02:	07db      	lsls	r3, r3, #31
    1c04:	d50e      	bpl.n	1c24 <HardwareProtection+0x98>
		{
			afe_flags.val.afe_uv_lock_flag = 1;
    1c06:	7851      	ldrb	r1, [r2, #1]
    1c08:	2310      	movs	r3, #16
    1c0a:	430b      	orrs	r3, r1
    1c0c:	7053      	strb	r3, [r2, #1]
    1c0e:	e009      	b.n	1c24 <HardwareProtection+0x98>
	}
	else
	{
		if((afe_flags.val.afe_ocd_flag == 0)&&(afe_flags.val.afe_scd_flag == 0)&&(afe_flags.val.afe_uv_flag == 0))
		{
			afe_flags.val.afe_dfrv_autoprotect_flag = 0;
    1c10:	4a07      	ldr	r2, [pc, #28]	; (1c30 <HardwareProtection+0xa4>)
    1c12:	7853      	ldrb	r3, [r2, #1]
    1c14:	2120      	movs	r1, #32
    1c16:	438b      	bics	r3, r1
    1c18:	7053      	strb	r3, [r2, #1]
		}
		sys_states.val.sys_dch_on =1;
    1c1a:	4a07      	ldr	r2, [pc, #28]	; (1c38 <HardwareProtection+0xac>)
    1c1c:	7811      	ldrb	r1, [r2, #0]
    1c1e:	2301      	movs	r3, #1
    1c20:	430b      	orrs	r3, r1
    1c22:	7013      	strb	r3, [r2, #0]
	}
}
    1c24:	bd10      	pop	{r4, pc}
    1c26:	46c0      	nop			; (mov r8, r8)
    1c28:	20000f28 	.word	0x20000f28
    1c2c:	00000699 	.word	0x00000699
    1c30:	20001094 	.word	0x20001094
    1c34:	00000b09 	.word	0x00000b09
    1c38:	200010b8 	.word	0x200010b8

00001c3c <SoftwareProtection>:
DATE			: 2016/06/24
*****************************************************************************/
void SoftwareProtection(void)
{
	//CHG PROTECT
	if(sys_states.val.soft_chg_protect ==0)
    1c3c:	4b78      	ldr	r3, [pc, #480]	; (1e20 <SoftwareProtection+0x1e4>)
    1c3e:	785b      	ldrb	r3, [r3, #1]
    1c40:	07db      	lsls	r3, r3, #31
    1c42:	d45a      	bmi.n	1cfa <SoftwareProtection+0xbe>
	{
		if(sys_states.val.sys_chg_on == 1)
    1c44:	4b76      	ldr	r3, [pc, #472]	; (1e20 <SoftwareProtection+0x1e4>)
    1c46:	781b      	ldrb	r3, [r3, #0]
    1c48:	079b      	lsls	r3, r3, #30
    1c4a:	d57a      	bpl.n	1d42 <SoftwareProtection+0x106>
		{
			if((nADC_TMONI_BAT_MAX > TEMP_CHG_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_CHG_LOW_PROTECT))
    1c4c:	4b75      	ldr	r3, [pc, #468]	; (1e24 <SoftwareProtection+0x1e8>)
    1c4e:	881b      	ldrh	r3, [r3, #0]
    1c50:	2b32      	cmp	r3, #50	; 0x32
    1c52:	d913      	bls.n	1c7c <SoftwareProtection+0x40>
			{
				soft_cp_cnt++;
    1c54:	4b74      	ldr	r3, [pc, #464]	; (1e28 <SoftwareProtection+0x1ec>)
    1c56:	781b      	ldrb	r3, [r3, #0]
    1c58:	3301      	adds	r3, #1
    1c5a:	b2db      	uxtb	r3, r3
				if(soft_cp_cnt >PROTECT_DELAY_2S)  //循环8次,250*8 = 2S
    1c5c:	2b08      	cmp	r3, #8
    1c5e:	d802      	bhi.n	1c66 <SoftwareProtection+0x2a>
	{
		if(sys_states.val.sys_chg_on == 1)
		{
			if((nADC_TMONI_BAT_MAX > TEMP_CHG_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_CHG_LOW_PROTECT))
			{
				soft_cp_cnt++;
    1c60:	4a71      	ldr	r2, [pc, #452]	; (1e28 <SoftwareProtection+0x1ec>)
    1c62:	7013      	strb	r3, [r2, #0]
    1c64:	e06d      	b.n	1d42 <SoftwareProtection+0x106>
				if(soft_cp_cnt >PROTECT_DELAY_2S)  //循环8次,250*8 = 2S
				{
					soft_cp_cnt =0;
    1c66:	2200      	movs	r2, #0
    1c68:	4b6f      	ldr	r3, [pc, #444]	; (1e28 <SoftwareProtection+0x1ec>)
    1c6a:	701a      	strb	r2, [r3, #0]
					sys_states.val.soft_chg_protect =1;
    1c6c:	496c      	ldr	r1, [pc, #432]	; (1e20 <SoftwareProtection+0x1e4>)
    1c6e:	784a      	ldrb	r2, [r1, #1]
    1c70:	2301      	movs	r3, #1
    1c72:	4313      	orrs	r3, r2
					sys_states.val.chg_temp_protect = 1;
    1c74:	2204      	movs	r2, #4
    1c76:	4313      	orrs	r3, r2
    1c78:	704b      	strb	r3, [r1, #1]
    1c7a:	e062      	b.n	1d42 <SoftwareProtection+0x106>
				}
			}
			else
			{
				soft_cp_cnt =0;
    1c7c:	2200      	movs	r2, #0
    1c7e:	4b6a      	ldr	r3, [pc, #424]	; (1e28 <SoftwareProtection+0x1ec>)
    1c80:	701a      	strb	r2, [r3, #0]
				if(nADC_CURRENT >0) //充电
    1c82:	4b6a      	ldr	r3, [pc, #424]	; (1e2c <SoftwareProtection+0x1f0>)
    1c84:	2200      	movs	r2, #0
    1c86:	5e9b      	ldrsh	r3, [r3, r2]
    1c88:	2b00      	cmp	r3, #0
    1c8a:	dd30      	ble.n	1cee <SoftwareProtection+0xb2>
				{
					if(nADC_CURRENT >CURRENT_CHG_STATE)
    1c8c:	2b14      	cmp	r3, #20
    1c8e:	dd25      	ble.n	1cdc <SoftwareProtection+0xa0>
					{
						if(nADC_CURRENT >CURRENT_CHGOC_PROTECT)
    1c90:	4a67      	ldr	r2, [pc, #412]	; (1e30 <SoftwareProtection+0x1f4>)
    1c92:	4293      	cmp	r3, r2
    1c94:	dd17      	ble.n	1cc6 <SoftwareProtection+0x8a>
						{
							soft_occ_cnt++;
    1c96:	4b67      	ldr	r3, [pc, #412]	; (1e34 <SoftwareProtection+0x1f8>)
    1c98:	781b      	ldrb	r3, [r3, #0]
    1c9a:	3301      	adds	r3, #1
    1c9c:	b2db      	uxtb	r3, r3
							if(soft_occ_cnt >PROTECT_DELAY_1S) // 4*250ms = 1S//已取消zzy沿用云海PROTECT_DELAY_1S改1
    1c9e:	2b04      	cmp	r3, #4
    1ca0:	d802      	bhi.n	1ca8 <SoftwareProtection+0x6c>
				{
					if(nADC_CURRENT >CURRENT_CHG_STATE)
					{
						if(nADC_CURRENT >CURRENT_CHGOC_PROTECT)
						{
							soft_occ_cnt++;
    1ca2:	4a64      	ldr	r2, [pc, #400]	; (1e34 <SoftwareProtection+0x1f8>)
    1ca4:	7013      	strb	r3, [r2, #0]
    1ca6:	e011      	b.n	1ccc <SoftwareProtection+0x90>
							if(soft_occ_cnt >PROTECT_DELAY_1S) // 4*250ms = 1S//已取消zzy沿用云海PROTECT_DELAY_1S改1
							{
								soft_occ_cnt =0;
    1ca8:	2300      	movs	r3, #0
    1caa:	4a62      	ldr	r2, [pc, #392]	; (1e34 <SoftwareProtection+0x1f8>)
    1cac:	7013      	strb	r3, [r2, #0]
								OCC_TIMEOUT =0;
    1cae:	4a62      	ldr	r2, [pc, #392]	; (1e38 <SoftwareProtection+0x1fc>)
    1cb0:	8013      	strh	r3, [r2, #0]
								sys_states.val.sys_software_occ = 1;
    1cb2:	4b5b      	ldr	r3, [pc, #364]	; (1e20 <SoftwareProtection+0x1e4>)
    1cb4:	7819      	ldrb	r1, [r3, #0]
    1cb6:	2210      	movs	r2, #16
    1cb8:	430a      	orrs	r2, r1
    1cba:	701a      	strb	r2, [r3, #0]
								sys_states.val.soft_chg_protect =1;
    1cbc:	7859      	ldrb	r1, [r3, #1]
    1cbe:	2201      	movs	r2, #1
    1cc0:	430a      	orrs	r2, r1
    1cc2:	705a      	strb	r2, [r3, #1]
    1cc4:	e002      	b.n	1ccc <SoftwareProtection+0x90>
							}
						}
						else
						{
							soft_occ_cnt =0;
    1cc6:	2200      	movs	r2, #0
    1cc8:	4b5a      	ldr	r3, [pc, #360]	; (1e34 <SoftwareProtection+0x1f8>)
    1cca:	701a      	strb	r2, [r3, #0]
						}
						sys_states.val.sys_chg_state =1;
    1ccc:	4954      	ldr	r1, [pc, #336]	; (1e20 <SoftwareProtection+0x1e4>)
    1cce:	780a      	ldrb	r2, [r1, #0]
    1cd0:	2304      	movs	r3, #4
    1cd2:	4313      	orrs	r3, r2
						sys_states.val.sys_dch_state =0;
    1cd4:	22f7      	movs	r2, #247	; 0xf7
    1cd6:	4013      	ands	r3, r2
    1cd8:	700b      	strb	r3, [r1, #0]
    1cda:	e032      	b.n	1d42 <SoftwareProtection+0x106>
					}
					else
					{
						soft_occ_cnt =0;
    1cdc:	2200      	movs	r2, #0
    1cde:	4b55      	ldr	r3, [pc, #340]	; (1e34 <SoftwareProtection+0x1f8>)
    1ce0:	701a      	strb	r2, [r3, #0]
						sys_states.val.sys_chg_state =0;
    1ce2:	4a4f      	ldr	r2, [pc, #316]	; (1e20 <SoftwareProtection+0x1e4>)
    1ce4:	7813      	ldrb	r3, [r2, #0]
    1ce6:	2104      	movs	r1, #4
    1ce8:	438b      	bics	r3, r1
    1cea:	7013      	strb	r3, [r2, #0]
    1cec:	e029      	b.n	1d42 <SoftwareProtection+0x106>
					}
				}
				else
				{
					sys_states.val.sys_chg_state =0;
    1cee:	4a4c      	ldr	r2, [pc, #304]	; (1e20 <SoftwareProtection+0x1e4>)
    1cf0:	7813      	ldrb	r3, [r2, #0]
    1cf2:	2104      	movs	r1, #4
    1cf4:	438b      	bics	r3, r1
    1cf6:	7013      	strb	r3, [r2, #0]
    1cf8:	e023      	b.n	1d42 <SoftwareProtection+0x106>
			}
		}
	}
	else
	{
		if(sys_states.val.sys_software_occ == 1)
    1cfa:	4b49      	ldr	r3, [pc, #292]	; (1e20 <SoftwareProtection+0x1e4>)
    1cfc:	781b      	ldrb	r3, [r3, #0]
    1cfe:	06db      	lsls	r3, r3, #27
    1d00:	d510      	bpl.n	1d24 <SoftwareProtection+0xe8>
		{
			if(OCC_TIMEOUT >PROTECT_DELAY_5S) // 250ms * 4 = 1S 5S = 20
    1d02:	4b4d      	ldr	r3, [pc, #308]	; (1e38 <SoftwareProtection+0x1fc>)
    1d04:	881b      	ldrh	r3, [r3, #0]
    1d06:	2b14      	cmp	r3, #20
    1d08:	d91b      	bls.n	1d42 <SoftwareProtection+0x106>
			{
				OCC_TIMEOUT =0;
    1d0a:	2200      	movs	r2, #0
    1d0c:	4b4a      	ldr	r3, [pc, #296]	; (1e38 <SoftwareProtection+0x1fc>)
    1d0e:	801a      	strh	r2, [r3, #0]
				sys_states.val.sys_software_occ =0;
    1d10:	4b43      	ldr	r3, [pc, #268]	; (1e20 <SoftwareProtection+0x1e4>)
    1d12:	781a      	ldrb	r2, [r3, #0]
    1d14:	2110      	movs	r1, #16
    1d16:	438a      	bics	r2, r1
    1d18:	701a      	strb	r2, [r3, #0]
				sys_states.val.soft_chg_protect =0;
    1d1a:	785a      	ldrb	r2, [r3, #1]
    1d1c:	390f      	subs	r1, #15
    1d1e:	438a      	bics	r2, r1
    1d20:	705a      	strb	r2, [r3, #1]
    1d22:	e00e      	b.n	1d42 <SoftwareProtection+0x106>
			}
		}
		else
		{
			if((nADC_TMONI_BAT_MAX < TEMP_CHG_HIGH_ALARM)&&(nADC_TMONI_BAT_MIN > TEMP_CHG_LOW_ALARM))
    1d24:	4b3f      	ldr	r3, [pc, #252]	; (1e24 <SoftwareProtection+0x1e8>)
    1d26:	881b      	ldrh	r3, [r3, #0]
    1d28:	2b27      	cmp	r3, #39	; 0x27
    1d2a:	d80a      	bhi.n	1d42 <SoftwareProtection+0x106>
    1d2c:	4b43      	ldr	r3, [pc, #268]	; (1e3c <SoftwareProtection+0x200>)
    1d2e:	881b      	ldrh	r3, [r3, #0]
    1d30:	2b05      	cmp	r3, #5
    1d32:	d906      	bls.n	1d42 <SoftwareProtection+0x106>
			{
				sys_states.val.soft_chg_protect =0;
    1d34:	4a3a      	ldr	r2, [pc, #232]	; (1e20 <SoftwareProtection+0x1e4>)
    1d36:	7853      	ldrb	r3, [r2, #1]
				sys_states.val.chg_temp_protect = 0;
    1d38:	2101      	movs	r1, #1
    1d3a:	438b      	bics	r3, r1
    1d3c:	3103      	adds	r1, #3
    1d3e:	438b      	bics	r3, r1
    1d40:	7053      	strb	r3, [r2, #1]
			}
		}
	}
	
	//DCH PROTECT
	if(sys_states.val.soft_dch_protect == 0)
    1d42:	4b37      	ldr	r3, [pc, #220]	; (1e20 <SoftwareProtection+0x1e4>)
    1d44:	785b      	ldrb	r3, [r3, #1]
    1d46:	079b      	lsls	r3, r3, #30
    1d48:	d448      	bmi.n	1ddc <SoftwareProtection+0x1a0>
	{
		if(sys_states.val.sys_dch_on == 1)
    1d4a:	4b35      	ldr	r3, [pc, #212]	; (1e20 <SoftwareProtection+0x1e4>)
    1d4c:	781b      	ldrb	r3, [r3, #0]
    1d4e:	07db      	lsls	r3, r3, #31
    1d50:	d564      	bpl.n	1e1c <SoftwareProtection+0x1e0>
		{
			if((nADC_TMONI_BAT_MAX > TEMP_DCH_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_DCH_LOW_PROTECT))
    1d52:	4b34      	ldr	r3, [pc, #208]	; (1e24 <SoftwareProtection+0x1e8>)
    1d54:	881b      	ldrh	r3, [r3, #0]
    1d56:	2b41      	cmp	r3, #65	; 0x41
    1d58:	d913      	bls.n	1d82 <SoftwareProtection+0x146>
			{
				soft_dp_cnt++;
    1d5a:	4b39      	ldr	r3, [pc, #228]	; (1e40 <SoftwareProtection+0x204>)
    1d5c:	781b      	ldrb	r3, [r3, #0]
    1d5e:	3301      	adds	r3, #1
    1d60:	b2db      	uxtb	r3, r3
				if(soft_dp_cnt >PROTECT_DELAY_2S) //防抖延迟2S
    1d62:	2b08      	cmp	r3, #8
    1d64:	d802      	bhi.n	1d6c <SoftwareProtection+0x130>
	{
		if(sys_states.val.sys_dch_on == 1)
		{
			if((nADC_TMONI_BAT_MAX > TEMP_DCH_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_DCH_LOW_PROTECT))
			{
				soft_dp_cnt++;
    1d66:	4a36      	ldr	r2, [pc, #216]	; (1e40 <SoftwareProtection+0x204>)
    1d68:	7013      	strb	r3, [r2, #0]
    1d6a:	e057      	b.n	1e1c <SoftwareProtection+0x1e0>
				if(soft_dp_cnt >PROTECT_DELAY_2S) //防抖延迟2S
				{
					soft_dp_cnt =0;
    1d6c:	2200      	movs	r2, #0
    1d6e:	4b34      	ldr	r3, [pc, #208]	; (1e40 <SoftwareProtection+0x204>)
    1d70:	701a      	strb	r2, [r3, #0]
					sys_states.val.soft_dch_protect =1;
    1d72:	492b      	ldr	r1, [pc, #172]	; (1e20 <SoftwareProtection+0x1e4>)
    1d74:	784a      	ldrb	r2, [r1, #1]
    1d76:	2302      	movs	r3, #2
    1d78:	4313      	orrs	r3, r2
					sys_states.val.dch_temp_protect = 1;
    1d7a:	2208      	movs	r2, #8
    1d7c:	4313      	orrs	r3, r2
    1d7e:	704b      	strb	r3, [r1, #1]
    1d80:	e04c      	b.n	1e1c <SoftwareProtection+0x1e0>
				}
			}
			else
			{
				soft_dp_cnt =0;
    1d82:	2200      	movs	r2, #0
    1d84:	4b2e      	ldr	r3, [pc, #184]	; (1e40 <SoftwareProtection+0x204>)
    1d86:	701a      	strb	r2, [r3, #0]
				if(nADC_CURRENT <0)
    1d88:	4b28      	ldr	r3, [pc, #160]	; (1e2c <SoftwareProtection+0x1f0>)
    1d8a:	2200      	movs	r2, #0
    1d8c:	5e9b      	ldrsh	r3, [r3, r2]
    1d8e:	2b00      	cmp	r3, #0
    1d90:	da1e      	bge.n	1dd0 <SoftwareProtection+0x194>
				{
					if(nADC_CURRENT <CURRENT_DCH_STATE)
					{
						sys_states.val.sys_dch_state =1;
    1d92:	4923      	ldr	r1, [pc, #140]	; (1e20 <SoftwareProtection+0x1e4>)
    1d94:	780a      	ldrb	r2, [r1, #0]
    1d96:	2308      	movs	r3, #8
    1d98:	4313      	orrs	r3, r2
						sys_states.val.sys_chg_state =0;
    1d9a:	22fb      	movs	r2, #251	; 0xfb
    1d9c:	4013      	ands	r3, r2
    1d9e:	700b      	strb	r3, [r1, #0]
						if(nADC_CURRENT <CURRENT_DCHOC_PROTECT)
						{
							soft_ocd_cnt++;
    1da0:	4b28      	ldr	r3, [pc, #160]	; (1e44 <SoftwareProtection+0x208>)
    1da2:	781b      	ldrb	r3, [r3, #0]
    1da4:	3301      	adds	r3, #1
    1da6:	b2db      	uxtb	r3, r3
							if(soft_ocd_cnt >PROTECT_DELAY_1S)  //防抖延迟1S  //zzy20161025 PROTECT_DELAY_1S 改为1 沿用神州云海方案已取消
    1da8:	2b04      	cmp	r3, #4
    1daa:	d802      	bhi.n	1db2 <SoftwareProtection+0x176>
					{
						sys_states.val.sys_dch_state =1;
						sys_states.val.sys_chg_state =0;
						if(nADC_CURRENT <CURRENT_DCHOC_PROTECT)
						{
							soft_ocd_cnt++;
    1dac:	4a25      	ldr	r2, [pc, #148]	; (1e44 <SoftwareProtection+0x208>)
    1dae:	7013      	strb	r3, [r2, #0]
    1db0:	e034      	b.n	1e1c <SoftwareProtection+0x1e0>
							if(soft_ocd_cnt >PROTECT_DELAY_1S)  //防抖延迟1S  //zzy20161025 PROTECT_DELAY_1S 改为1 沿用神州云海方案已取消
							{
								soft_ocd_cnt =0;
    1db2:	2300      	movs	r3, #0
    1db4:	4a23      	ldr	r2, [pc, #140]	; (1e44 <SoftwareProtection+0x208>)
    1db6:	7013      	strb	r3, [r2, #0]
								OCD_TIMEOUT =0;
    1db8:	4a23      	ldr	r2, [pc, #140]	; (1e48 <SoftwareProtection+0x20c>)
    1dba:	8013      	strh	r3, [r2, #0]
								sys_states.val.sys_software_odc = 1;
    1dbc:	4b18      	ldr	r3, [pc, #96]	; (1e20 <SoftwareProtection+0x1e4>)
    1dbe:	7819      	ldrb	r1, [r3, #0]
    1dc0:	2220      	movs	r2, #32
    1dc2:	430a      	orrs	r2, r1
    1dc4:	701a      	strb	r2, [r3, #0]
								sys_states.val.soft_dch_protect =1;
    1dc6:	7859      	ldrb	r1, [r3, #1]
    1dc8:	2202      	movs	r2, #2
    1dca:	430a      	orrs	r2, r1
    1dcc:	705a      	strb	r2, [r3, #1]
    1dce:	e025      	b.n	1e1c <SoftwareProtection+0x1e0>
						sys_states.val.sys_dch_state =0;
					}
				}
				else
				{
					sys_states.val.sys_dch_state =0;
    1dd0:	4a13      	ldr	r2, [pc, #76]	; (1e20 <SoftwareProtection+0x1e4>)
    1dd2:	7813      	ldrb	r3, [r2, #0]
    1dd4:	2108      	movs	r1, #8
    1dd6:	438b      	bics	r3, r1
    1dd8:	7013      	strb	r3, [r2, #0]
    1dda:	e01f      	b.n	1e1c <SoftwareProtection+0x1e0>
			}
		}
	}
	else
	{
		if(sys_states.val.sys_software_odc == 1)
    1ddc:	4b10      	ldr	r3, [pc, #64]	; (1e20 <SoftwareProtection+0x1e4>)
    1dde:	781b      	ldrb	r3, [r3, #0]
    1de0:	069b      	lsls	r3, r3, #26
    1de2:	d510      	bpl.n	1e06 <SoftwareProtection+0x1ca>
		{
			if(OCD_TIMEOUT >PROTECT_DELAY_5S)// 250ms * 4 = 1S 5S = 20
    1de4:	4b18      	ldr	r3, [pc, #96]	; (1e48 <SoftwareProtection+0x20c>)
    1de6:	881b      	ldrh	r3, [r3, #0]
    1de8:	2b14      	cmp	r3, #20
    1dea:	d917      	bls.n	1e1c <SoftwareProtection+0x1e0>
			{
				OCD_TIMEOUT =0;
    1dec:	2200      	movs	r2, #0
    1dee:	4b16      	ldr	r3, [pc, #88]	; (1e48 <SoftwareProtection+0x20c>)
    1df0:	801a      	strh	r2, [r3, #0]
				sys_states.val.soft_dch_protect =0;
    1df2:	4b0b      	ldr	r3, [pc, #44]	; (1e20 <SoftwareProtection+0x1e4>)
    1df4:	785a      	ldrb	r2, [r3, #1]
    1df6:	2102      	movs	r1, #2
    1df8:	438a      	bics	r2, r1
    1dfa:	705a      	strb	r2, [r3, #1]
				sys_states.val.sys_software_odc = 0;
    1dfc:	781a      	ldrb	r2, [r3, #0]
    1dfe:	311e      	adds	r1, #30
    1e00:	438a      	bics	r2, r1
    1e02:	701a      	strb	r2, [r3, #0]
    1e04:	e00a      	b.n	1e1c <SoftwareProtection+0x1e0>
			}
		}
		else
		{
			if((nADC_TMONI_BAT_MAX < TEMP_DCH_HIGH_ALARM)&&(nADC_TMONI_BAT_MIN > TEMP_DCH_LOW_ALARM))
    1e06:	4b07      	ldr	r3, [pc, #28]	; (1e24 <SoftwareProtection+0x1e8>)
    1e08:	881b      	ldrh	r3, [r3, #0]
    1e0a:	2b36      	cmp	r3, #54	; 0x36
    1e0c:	d806      	bhi.n	1e1c <SoftwareProtection+0x1e0>
			{
				sys_states.val.soft_dch_protect =0;
    1e0e:	4a04      	ldr	r2, [pc, #16]	; (1e20 <SoftwareProtection+0x1e4>)
    1e10:	7853      	ldrb	r3, [r2, #1]
				sys_states.val.dch_temp_protect = 0;
    1e12:	2102      	movs	r1, #2
    1e14:	438b      	bics	r3, r1
    1e16:	3106      	adds	r1, #6
    1e18:	438b      	bics	r3, r1
    1e1a:	7053      	strb	r3, [r2, #1]
			}
		}
	}
}
    1e1c:	4770      	bx	lr
    1e1e:	46c0      	nop			; (mov r8, r8)
    1e20:	200010b8 	.word	0x200010b8
    1e24:	2000108c 	.word	0x2000108c
    1e28:	200001d6 	.word	0x200001d6
    1e2c:	20000f26 	.word	0x20000f26
    1e30:	000013e9 	.word	0x000013e9
    1e34:	200001c8 	.word	0x200001c8
    1e38:	200001cc 	.word	0x200001cc
    1e3c:	20000e08 	.word	0x20000e08
    1e40:	200001ca 	.word	0x200001ca
    1e44:	200001cb 	.word	0x200001cb
    1e48:	200001da 	.word	0x200001da

00001e4c <SoftMeansureControl>:
OUTPUT			: None
NOTICE			:
DATE			: 2016/06/24
*****************************************************************************/
void SoftMeansureControl(void)
{
    1e4c:	b510      	push	{r4, lr}
	uint16_t cell_alarm_on_cnt;
	uint16_t cell_err_on_cnt;
	uint16_t cell_err2_on_cnt;
	uint16_t cell_err3_on_cnt;
	// 压差超过500mV提示电芯故障
	if((nADC_CELL_MAX - nADC_CELL_MIN)>VCELL_SUB_0V5)
    1e4e:	4b3c      	ldr	r3, [pc, #240]	; (1f40 <SoftMeansureControl+0xf4>)
    1e50:	881a      	ldrh	r2, [r3, #0]
    1e52:	4b3c      	ldr	r3, [pc, #240]	; (1f44 <SoftMeansureControl+0xf8>)
    1e54:	881b      	ldrh	r3, [r3, #0]
    1e56:	1ad0      	subs	r0, r2, r3
    1e58:	493b      	ldr	r1, [pc, #236]	; (1f48 <SoftMeansureControl+0xfc>)
    1e5a:	4288      	cmp	r0, r1
    1e5c:	dd02      	ble.n	1e64 <SoftMeansureControl+0x18>
	{
		cell_err_on_cnt = sys_250ms_cnt - cell_err_cnt;
    1e5e:	493b      	ldr	r1, [pc, #236]	; (1f4c <SoftMeansureControl+0x100>)
    1e60:	8809      	ldrh	r1, [r1, #0]
    1e62:	e003      	b.n	1e6c <SoftMeansureControl+0x20>
			//            sys_err_flags.val.cell_err_flag = 1; //XXY
		}
	}
	else
	{
		cell_err_cnt =sys_250ms_cnt;
    1e64:	4939      	ldr	r1, [pc, #228]	; (1f4c <SoftMeansureControl+0x100>)
    1e66:	8808      	ldrh	r0, [r1, #0]
    1e68:	4939      	ldr	r1, [pc, #228]	; (1f50 <SoftMeansureControl+0x104>)
    1e6a:	8008      	strh	r0, [r1, #0]
	}
	// 最低电压低于1.5V提示电芯故障
	if(nADC_CELL_MIN<VCELL_ERR)
    1e6c:	4939      	ldr	r1, [pc, #228]	; (1f54 <SoftMeansureControl+0x108>)
    1e6e:	428b      	cmp	r3, r1
    1e70:	d80d      	bhi.n	1e8e <SoftMeansureControl+0x42>
	{
		cell_err2_on_cnt =sys_250ms_cnt - cell_err2_cnt;
    1e72:	4936      	ldr	r1, [pc, #216]	; (1f4c <SoftMeansureControl+0x100>)
    1e74:	8809      	ldrh	r1, [r1, #0]
    1e76:	4838      	ldr	r0, [pc, #224]	; (1f58 <SoftMeansureControl+0x10c>)
		if(cell_err2_on_cnt >PROTECT_DELAY_30S)
    1e78:	8800      	ldrh	r0, [r0, #0]
    1e7a:	1a09      	subs	r1, r1, r0
    1e7c:	b289      	uxth	r1, r1
    1e7e:	2978      	cmp	r1, #120	; 0x78
    1e80:	d909      	bls.n	1e96 <SoftMeansureControl+0x4a>
		{
			sys_err_flags.val.cell_err_flag = 1;
    1e82:	4836      	ldr	r0, [pc, #216]	; (1f5c <SoftMeansureControl+0x110>)
    1e84:	7804      	ldrb	r4, [r0, #0]
    1e86:	2102      	movs	r1, #2
    1e88:	4321      	orrs	r1, r4
    1e8a:	7001      	strb	r1, [r0, #0]
    1e8c:	e003      	b.n	1e96 <SoftMeansureControl+0x4a>
		}
	}
	else
	{
		cell_err2_cnt =sys_250ms_cnt;
    1e8e:	492f      	ldr	r1, [pc, #188]	; (1f4c <SoftMeansureControl+0x100>)
    1e90:	8808      	ldrh	r0, [r1, #0]
    1e92:	4931      	ldr	r1, [pc, #196]	; (1f58 <SoftMeansureControl+0x10c>)
    1e94:	8008      	strh	r0, [r1, #0]
	}
	// 最高电压高于4.3V提示电芯故障改为
	if(nADC_CELL_MAX>VCELL_HIGH_ERR)    //zzy if(nADC_CELL_MIN>VCELL_HIGH_ERR)
    1e96:	4932      	ldr	r1, [pc, #200]	; (1f60 <SoftMeansureControl+0x114>)
    1e98:	428a      	cmp	r2, r1
    1e9a:	d90d      	bls.n	1eb8 <SoftMeansureControl+0x6c>
	{
		cell_err3_on_cnt =sys_250ms_cnt - cell_err3_cnt;
    1e9c:	492b      	ldr	r1, [pc, #172]	; (1f4c <SoftMeansureControl+0x100>)
    1e9e:	8809      	ldrh	r1, [r1, #0]
    1ea0:	4830      	ldr	r0, [pc, #192]	; (1f64 <SoftMeansureControl+0x118>)
		if(cell_err3_on_cnt >PROTECT_DELAY_30S)
    1ea2:	8800      	ldrh	r0, [r0, #0]
    1ea4:	1a09      	subs	r1, r1, r0
    1ea6:	b289      	uxth	r1, r1
    1ea8:	2978      	cmp	r1, #120	; 0x78
    1eaa:	d909      	bls.n	1ec0 <SoftMeansureControl+0x74>
		{
			sys_err_flags.val.cell_err_flag = 1;  //XXY zzy
    1eac:	482b      	ldr	r0, [pc, #172]	; (1f5c <SoftMeansureControl+0x110>)
    1eae:	7804      	ldrb	r4, [r0, #0]
    1eb0:	2102      	movs	r1, #2
    1eb2:	4321      	orrs	r1, r4
    1eb4:	7001      	strb	r1, [r0, #0]
    1eb6:	e003      	b.n	1ec0 <SoftMeansureControl+0x74>
		}
	}
	else
	{
		cell_err3_cnt =sys_250ms_cnt;
    1eb8:	4924      	ldr	r1, [pc, #144]	; (1f4c <SoftMeansureControl+0x100>)
    1eba:	8808      	ldrh	r0, [r1, #0]
    1ebc:	4929      	ldr	r1, [pc, #164]	; (1f64 <SoftMeansureControl+0x118>)
    1ebe:	8008      	strh	r0, [r1, #0]
	}
	// 低于2.5V进入SHDN
	if(nADC_CELL_MIN < VCELL_SHDN)
    1ec0:	4929      	ldr	r1, [pc, #164]	; (1f68 <SoftMeansureControl+0x11c>)
    1ec2:	428b      	cmp	r3, r1
    1ec4:	d802      	bhi.n	1ecc <SoftMeansureControl+0x80>
	{
		shdn_on_cnt = sys_250ms_cnt - cell_shdn_cnt;  // 250ms
    1ec6:	4921      	ldr	r1, [pc, #132]	; (1f4c <SoftMeansureControl+0x100>)
    1ec8:	8809      	ldrh	r1, [r1, #0]
    1eca:	e003      	b.n	1ed4 <SoftMeansureControl+0x88>
			//            SHDN_SetHigh();
		}
	}
	else
	{
		cell_shdn_cnt = sys_250ms_cnt;
    1ecc:	491f      	ldr	r1, [pc, #124]	; (1f4c <SoftMeansureControl+0x100>)
    1ece:	8808      	ldrh	r0, [r1, #0]
    1ed0:	4926      	ldr	r1, [pc, #152]	; (1f6c <SoftMeansureControl+0x120>)
    1ed2:	8008      	strh	r0, [r1, #0]
	}
	
	if(nADC_CELL_MIN < VCELL_LOW_ALARM)
    1ed4:	4926      	ldr	r1, [pc, #152]	; (1f70 <SoftMeansureControl+0x124>)
    1ed6:	428b      	cmp	r3, r1
    1ed8:	d80d      	bhi.n	1ef6 <SoftMeansureControl+0xaa>
	{
		cell_alarm_on_cnt = sys_250ms_cnt - cell_alarm_cnt;  // 250ms
    1eda:	4b1c      	ldr	r3, [pc, #112]	; (1f4c <SoftMeansureControl+0x100>)
    1edc:	881b      	ldrh	r3, [r3, #0]
    1ede:	4925      	ldr	r1, [pc, #148]	; (1f74 <SoftMeansureControl+0x128>)
		if(cell_alarm_on_cnt>PROTECT_DELAY_2S)
    1ee0:	8809      	ldrh	r1, [r1, #0]
    1ee2:	1a5b      	subs	r3, r3, r1
    1ee4:	b29b      	uxth	r3, r3
    1ee6:	2b08      	cmp	r3, #8
    1ee8:	d90e      	bls.n	1f08 <SoftMeansureControl+0xbc>
		{
			sys_flags.val.cell_low_alarm_flag = 1;
    1eea:	4923      	ldr	r1, [pc, #140]	; (1f78 <SoftMeansureControl+0x12c>)
    1eec:	7808      	ldrb	r0, [r1, #0]
    1eee:	2340      	movs	r3, #64	; 0x40
    1ef0:	4303      	orrs	r3, r0
    1ef2:	700b      	strb	r3, [r1, #0]
    1ef4:	e008      	b.n	1f08 <SoftMeansureControl+0xbc>
		}
	}
	else
	{
		cell_alarm_cnt = sys_250ms_cnt;
    1ef6:	4b15      	ldr	r3, [pc, #84]	; (1f4c <SoftMeansureControl+0x100>)
    1ef8:	8819      	ldrh	r1, [r3, #0]
    1efa:	4b1e      	ldr	r3, [pc, #120]	; (1f74 <SoftMeansureControl+0x128>)
    1efc:	8019      	strh	r1, [r3, #0]
		sys_flags.val.cell_low_alarm_flag = 0;
    1efe:	491e      	ldr	r1, [pc, #120]	; (1f78 <SoftMeansureControl+0x12c>)
    1f00:	780b      	ldrb	r3, [r1, #0]
    1f02:	2040      	movs	r0, #64	; 0x40
    1f04:	4383      	bics	r3, r0
    1f06:	700b      	strb	r3, [r1, #0]
	}
	if(nADC_CELL_MAX > VCELL_HIGH_ALARM)
    1f08:	4b1c      	ldr	r3, [pc, #112]	; (1f7c <SoftMeansureControl+0x130>)
    1f0a:	429a      	cmp	r2, r3
    1f0c:	d90e      	bls.n	1f2c <SoftMeansureControl+0xe0>
	{
		cell_alarm_on_cnt = sys_250ms_cnt - cell_alarm_cnt;  // 250ms
    1f0e:	4b0f      	ldr	r3, [pc, #60]	; (1f4c <SoftMeansureControl+0x100>)
    1f10:	881b      	ldrh	r3, [r3, #0]
    1f12:	4a18      	ldr	r2, [pc, #96]	; (1f74 <SoftMeansureControl+0x128>)
		if(cell_alarm_on_cnt>PROTECT_DELAY_2S)
    1f14:	8812      	ldrh	r2, [r2, #0]
    1f16:	1a9b      	subs	r3, r3, r2
    1f18:	b29b      	uxth	r3, r3
    1f1a:	2b08      	cmp	r3, #8
    1f1c:	d90f      	bls.n	1f3e <SoftMeansureControl+0xf2>
		{
			sys_flags.val.cell_high_alarm_flag = 1;//原本写错了吧zzy sys_flags.val.cell_low_alarm_flag = 1;
    1f1e:	4a16      	ldr	r2, [pc, #88]	; (1f78 <SoftMeansureControl+0x12c>)
    1f20:	7813      	ldrb	r3, [r2, #0]
    1f22:	2180      	movs	r1, #128	; 0x80
    1f24:	4249      	negs	r1, r1
    1f26:	430b      	orrs	r3, r1
    1f28:	7013      	strb	r3, [r2, #0]
    1f2a:	e008      	b.n	1f3e <SoftMeansureControl+0xf2>
		}
	}
	else
	{
		sys_flags.val.cell_high_alarm_flag = 0;
    1f2c:	4a12      	ldr	r2, [pc, #72]	; (1f78 <SoftMeansureControl+0x12c>)
    1f2e:	7813      	ldrb	r3, [r2, #0]
    1f30:	217f      	movs	r1, #127	; 0x7f
    1f32:	400b      	ands	r3, r1
    1f34:	7013      	strb	r3, [r2, #0]
		cell_alarm_cnt = sys_250ms_cnt;
    1f36:	4b05      	ldr	r3, [pc, #20]	; (1f4c <SoftMeansureControl+0x100>)
    1f38:	881a      	ldrh	r2, [r3, #0]
    1f3a:	4b0e      	ldr	r3, [pc, #56]	; (1f74 <SoftMeansureControl+0x128>)
    1f3c:	801a      	strh	r2, [r3, #0]
	}

}
    1f3e:	bd10      	pop	{r4, pc}
    1f40:	20000f00 	.word	0x20000f00
    1f44:	20000ec6 	.word	0x20000ec6
    1f48:	00000666 	.word	0x00000666
    1f4c:	200001c6 	.word	0x200001c6
    1f50:	200001ce 	.word	0x200001ce
    1f54:	00001332 	.word	0x00001332
    1f58:	200001d8 	.word	0x200001d8
    1f5c:	20000f88 	.word	0x20000f88
    1f60:	0000370a 	.word	0x0000370a
    1f64:	200001c4 	.word	0x200001c4
    1f68:	00001d6f 	.word	0x00001d6f
    1f6c:	200001d4 	.word	0x200001d4
    1f70:	00002665 	.word	0x00002665
    1f74:	200001d2 	.word	0x200001d2
    1f78:	20000f28 	.word	0x20000f28
    1f7c:	00003624 	.word	0x00003624

00001f80 <Cell_Balance>:
 * 
 * 
DATE			: 2016/06/24
*****************************************************************************/
void Cell_Balance(void)
{
    1f80:	b510      	push	{r4, lr}
    if((nADC_CELL_MAX > VCELL_BALANCE_Open) && (nADC_CELL_MAX-nADC_CELL_MIN > VCELL_BALANCE_START))
    1f82:	4b30      	ldr	r3, [pc, #192]	; (2044 <STACK_SIZE+0x44>)
    1f84:	881b      	ldrh	r3, [r3, #0]
    1f86:	4a30      	ldr	r2, [pc, #192]	; (2048 <STACK_SIZE+0x48>)
    1f88:	4293      	cmp	r3, r2
    1f8a:	d909      	bls.n	1fa0 <Cell_Balance+0x20>
    1f8c:	4a2f      	ldr	r2, [pc, #188]	; (204c <STACK_SIZE+0x4c>)
    1f8e:	8812      	ldrh	r2, [r2, #0]
    1f90:	1a9a      	subs	r2, r3, r2
    1f92:	2aa4      	cmp	r2, #164	; 0xa4
    1f94:	dd04      	ble.n	1fa0 <Cell_Balance+0x20>
    {
        afe_flags.val.afe_CellBalance = 1;  //开启均衡标志
    1f96:	492e      	ldr	r1, [pc, #184]	; (2050 <STACK_SIZE+0x50>)
    1f98:	7848      	ldrb	r0, [r1, #1]
    1f9a:	2240      	movs	r2, #64	; 0x40
    1f9c:	4302      	orrs	r2, r0
    1f9e:	704a      	strb	r2, [r1, #1]
    }
    //关闭均衡状态：最高电压小于关闭电压4.0V、压差小于结束压差、处于放电状态
    if((nADC_CELL_MAX < VCELL_BALANCE_Close) 
    1fa0:	4a2c      	ldr	r2, [pc, #176]	; (2054 <STACK_SIZE+0x54>)
    1fa2:	4293      	cmp	r3, r2
    1fa4:	d908      	bls.n	1fb8 <Cell_Balance+0x38>
        || ((nADC_CELL_MAX-nADC_CELL_MIN) < VCELL_BALANCE_END)
    1fa6:	4a29      	ldr	r2, [pc, #164]	; (204c <STACK_SIZE+0x4c>)
    1fa8:	8812      	ldrh	r2, [r2, #0]
    1faa:	1a9b      	subs	r3, r3, r2
    1fac:	2b51      	cmp	r3, #81	; 0x51
    1fae:	dd03      	ble.n	1fb8 <Cell_Balance+0x38>
        ||(sys_states.val.sys_dch_state == 1) )
    1fb0:	4b29      	ldr	r3, [pc, #164]	; (2058 <STACK_SIZE+0x58>)
    1fb2:	781b      	ldrb	r3, [r3, #0]
    1fb4:	071b      	lsls	r3, r3, #28
    1fb6:	d504      	bpl.n	1fc2 <Cell_Balance+0x42>
    {
        afe_flags.val.afe_CellBalance = 0;  //关闭均衡标志
    1fb8:	4a25      	ldr	r2, [pc, #148]	; (2050 <STACK_SIZE+0x50>)
    1fba:	7853      	ldrb	r3, [r2, #1]
    1fbc:	2140      	movs	r1, #64	; 0x40
    1fbe:	438b      	bics	r3, r1
    1fc0:	7053      	strb	r3, [r2, #1]
    }
    if(afe_flags.val.afe_CellBalance == 1)
    1fc2:	4b23      	ldr	r3, [pc, #140]	; (2050 <STACK_SIZE+0x50>)
    1fc4:	785b      	ldrb	r3, [r3, #1]
    1fc6:	065b      	lsls	r3, r3, #25
    1fc8:	d539      	bpl.n	203e <STACK_SIZE+0x3e>
    {
        Balanc_index ++;
    1fca:	4a24      	ldr	r2, [pc, #144]	; (205c <STACK_SIZE+0x5c>)
    1fcc:	7813      	ldrb	r3, [r2, #0]
    1fce:	3301      	adds	r3, #1
    1fd0:	b2db      	uxtb	r3, r3
    1fd2:	7013      	strb	r3, [r2, #0]
        if(Balanc_index < 25) //关均衡。判断电压
    1fd4:	7813      	ldrb	r3, [r2, #0]
    1fd6:	b2db      	uxtb	r3, r3
    1fd8:	2b18      	cmp	r3, #24
    1fda:	d809      	bhi.n	1ff0 <Cell_Balance+0x70>
        {
            Cells_Bal_Close();
    1fdc:	4b20      	ldr	r3, [pc, #128]	; (2060 <STACK_SIZE+0x60>)
    1fde:	4798      	blx	r3
            if(Balanc_index >20)
    1fe0:	4b1e      	ldr	r3, [pc, #120]	; (205c <STACK_SIZE+0x5c>)
    1fe2:	781b      	ldrb	r3, [r3, #0]
    1fe4:	b2db      	uxtb	r3, r3
    1fe6:	2b14      	cmp	r3, #20
    1fe8:	d92b      	bls.n	2042 <STACK_SIZE+0x42>
            {
                Cells_Bal_Judge();// CELL BALANCE
    1fea:	4b1e      	ldr	r3, [pc, #120]	; (2064 <STACK_SIZE+0x64>)
    1fec:	4798      	blx	r3
    1fee:	e028      	b.n	2042 <STACK_SIZE+0x42>
            }
        }                
        else if ((Balanc_index < 75) )
    1ff0:	4b1a      	ldr	r3, [pc, #104]	; (205c <STACK_SIZE+0x5c>)
    1ff2:	781b      	ldrb	r3, [r3, #0]
    1ff4:	b2db      	uxtb	r3, r3
    1ff6:	2b4a      	cmp	r3, #74	; 0x4a
    1ff8:	d808      	bhi.n	200c <STACK_SIZE+0xc>
        {
            g_bal_state.VAL = g_bal_need.VAL & 0x5555; //关闭偶数位
    1ffa:	4b1b      	ldr	r3, [pc, #108]	; (2068 <STACK_SIZE+0x68>)
    1ffc:	881a      	ldrh	r2, [r3, #0]
    1ffe:	4b1b      	ldr	r3, [pc, #108]	; (206c <STACK_SIZE+0x6c>)
    2000:	4013      	ands	r3, r2
    2002:	4a1b      	ldr	r2, [pc, #108]	; (2070 <STACK_SIZE+0x70>)
    2004:	8013      	strh	r3, [r2, #0]
            Cells_Bal_Open();
    2006:	4b1b      	ldr	r3, [pc, #108]	; (2074 <STACK_SIZE+0x74>)
    2008:	4798      	blx	r3
    200a:	e01a      	b.n	2042 <STACK_SIZE+0x42>
        }
        else if(Balanc_index > 80)
    200c:	4b13      	ldr	r3, [pc, #76]	; (205c <STACK_SIZE+0x5c>)
    200e:	781b      	ldrb	r3, [r3, #0]
    2010:	b2db      	uxtb	r3, r3
    2012:	2b50      	cmp	r3, #80	; 0x50
    2014:	d910      	bls.n	2038 <STACK_SIZE+0x38>
        {
            g_bal_state.VAL = g_bal_need.VAL & 0xAAAA; //关闭奇数位
    2016:	4b14      	ldr	r3, [pc, #80]	; (2068 <STACK_SIZE+0x68>)
    2018:	881a      	ldrh	r2, [r3, #0]
    201a:	4b17      	ldr	r3, [pc, #92]	; (2078 <STACK_SIZE+0x78>)
    201c:	4013      	ands	r3, r2
    201e:	4a14      	ldr	r2, [pc, #80]	; (2070 <STACK_SIZE+0x70>)
    2020:	8013      	strh	r3, [r2, #0]
            Cells_Bal_Open();
    2022:	4b14      	ldr	r3, [pc, #80]	; (2074 <STACK_SIZE+0x74>)
    2024:	4798      	blx	r3
            if(Balanc_index >130)
    2026:	4b0d      	ldr	r3, [pc, #52]	; (205c <STACK_SIZE+0x5c>)
    2028:	781b      	ldrb	r3, [r3, #0]
    202a:	b2db      	uxtb	r3, r3
    202c:	2b82      	cmp	r3, #130	; 0x82
    202e:	d908      	bls.n	2042 <STACK_SIZE+0x42>
            {
                Balanc_index = 0;
    2030:	2200      	movs	r2, #0
    2032:	4b0a      	ldr	r3, [pc, #40]	; (205c <STACK_SIZE+0x5c>)
    2034:	701a      	strb	r2, [r3, #0]
    2036:	e004      	b.n	2042 <STACK_SIZE+0x42>
            }
        }
        else
        {
            Cells_Bal_Close();
    2038:	4b09      	ldr	r3, [pc, #36]	; (2060 <STACK_SIZE+0x60>)
    203a:	4798      	blx	r3
    203c:	e001      	b.n	2042 <STACK_SIZE+0x42>
        }
                
    }
    else
    {
        Cells_Bal_Close();
    203e:	4b08      	ldr	r3, [pc, #32]	; (2060 <STACK_SIZE+0x60>)
    2040:	4798      	blx	r3
    }
}
    2042:	bd10      	pop	{r4, pc}
    2044:	20000f00 	.word	0x20000f00
    2048:	000031eb 	.word	0x000031eb
    204c:	20000ec6 	.word	0x20000ec6
    2050:	20001094 	.word	0x20001094
    2054:	000030a2 	.word	0x000030a2
    2058:	200010b8 	.word	0x200010b8
    205c:	200001c9 	.word	0x200001c9
    2060:	0000081d 	.word	0x0000081d
    2064:	00000d2d 	.word	0x00000d2d
    2068:	20000f10 	.word	0x20000f10
    206c:	00005555 	.word	0x00005555
    2070:	20000f08 	.word	0x20000f08
    2074:	00000de1 	.word	0x00000de1
    2078:	ffffaaaa 	.word	0xffffaaaa

0000207c <PCB_Protect>:
NOTICE			: 独立的强制关闭类保护,只负责关闭,不负责打开,并置位相应保护标志位,这样不会容易逻辑混乱
DATE			: 2016/06/24
*****************************************************************************/
void PCB_Protect(void)
{
	if(nADC_TMONI_PCB_MAX > TEMP_PCB_PROTECT)
    207c:	4b12      	ldr	r3, [pc, #72]	; (20c8 <PCB_Protect+0x4c>)
    207e:	881b      	ldrh	r3, [r3, #0]
    2080:	2b6e      	cmp	r3, #110	; 0x6e
    2082:	d911      	bls.n	20a8 <PCB_Protect+0x2c>
	{
		soft_pcb_ot_cnt++;
    2084:	4b11      	ldr	r3, [pc, #68]	; (20cc <PCB_Protect+0x50>)
    2086:	781b      	ldrb	r3, [r3, #0]
    2088:	3301      	adds	r3, #1
    208a:	b2db      	uxtb	r3, r3
		if(soft_pcb_ot_cnt >PROTECT_DELAY_2S) //防抖延迟2S
    208c:	2b08      	cmp	r3, #8
    208e:	d802      	bhi.n	2096 <PCB_Protect+0x1a>
*****************************************************************************/
void PCB_Protect(void)
{
	if(nADC_TMONI_PCB_MAX > TEMP_PCB_PROTECT)
	{
		soft_pcb_ot_cnt++;
    2090:	4a0e      	ldr	r2, [pc, #56]	; (20cc <PCB_Protect+0x50>)
    2092:	7013      	strb	r3, [r2, #0]
    2094:	e017      	b.n	20c6 <PCB_Protect+0x4a>
		if(soft_pcb_ot_cnt >PROTECT_DELAY_2S) //防抖延迟2S
		{
			soft_pcb_ot_cnt =9; //保持2S位置,这样2S的--会刚好解除
    2096:	2209      	movs	r2, #9
    2098:	4b0c      	ldr	r3, [pc, #48]	; (20cc <PCB_Protect+0x50>)
    209a:	701a      	strb	r2, [r3, #0]
			sys_states.val.sys_pcb_ot_flag =1;
    209c:	4a0c      	ldr	r2, [pc, #48]	; (20d0 <PCB_Protect+0x54>)
    209e:	7851      	ldrb	r1, [r2, #1]
    20a0:	2320      	movs	r3, #32
    20a2:	430b      	orrs	r3, r1
    20a4:	7053      	strb	r3, [r2, #1]
    20a6:	e00e      	b.n	20c6 <PCB_Protect+0x4a>
		}
	}
	else
	{
		if(nADC_TMONI_PCB_MAX <TEMP_PCB_PROTECT_CLEAR)
    20a8:	2b54      	cmp	r3, #84	; 0x54
    20aa:	d80c      	bhi.n	20c6 <PCB_Protect+0x4a>
		{
			if(soft_pcb_ot_cnt >0)
    20ac:	4b07      	ldr	r3, [pc, #28]	; (20cc <PCB_Protect+0x50>)
    20ae:	781b      	ldrb	r3, [r3, #0]
    20b0:	2b00      	cmp	r3, #0
    20b2:	d003      	beq.n	20bc <PCB_Protect+0x40>
			{
				soft_pcb_ot_cnt--;
    20b4:	3b01      	subs	r3, #1
    20b6:	4a05      	ldr	r2, [pc, #20]	; (20cc <PCB_Protect+0x50>)
    20b8:	7013      	strb	r3, [r2, #0]
    20ba:	e004      	b.n	20c6 <PCB_Protect+0x4a>
			}
			else
			{
				sys_states.val.sys_pcb_ot_flag =0;
    20bc:	4a04      	ldr	r2, [pc, #16]	; (20d0 <PCB_Protect+0x54>)
    20be:	7853      	ldrb	r3, [r2, #1]
    20c0:	2120      	movs	r1, #32
    20c2:	438b      	bics	r3, r1
    20c4:	7053      	strb	r3, [r2, #1]
			}
		}
	}
}
    20c6:	4770      	bx	lr
    20c8:	20001098 	.word	0x20001098
    20cc:	200001d1 	.word	0x200001d1
    20d0:	200010b8 	.word	0x200010b8

000020d4 <AFE_Control>:
OUTPUT			: None
UPDATE			:
DATE			: 2016/06/24
*****************************************************************************/
void AFE_Control(void)
{
    20d4:	b510      	push	{r4, lr}
	HardwareProtection();//硬件保护
    20d6:	4b05      	ldr	r3, [pc, #20]	; (20ec <AFE_Control+0x18>)
    20d8:	4798      	blx	r3
	SoftwareProtection();//软件保护
    20da:	4b05      	ldr	r3, [pc, #20]	; (20f0 <AFE_Control+0x1c>)
    20dc:	4798      	blx	r3
	SoftMeansureControl(); //软件采集保护
    20de:	4b05      	ldr	r3, [pc, #20]	; (20f4 <AFE_Control+0x20>)
    20e0:	4798      	blx	r3

	Cell_Balance(); //均衡
    20e2:	4b05      	ldr	r3, [pc, #20]	; (20f8 <AFE_Control+0x24>)
    20e4:	4798      	blx	r3
	//一切都正常,但是PCB过温了,说明可能出现了反接,充放电管都关闭,直到温度降低回85℃
	PCB_Protect();
    20e6:	4b05      	ldr	r3, [pc, #20]	; (20fc <AFE_Control+0x28>)
    20e8:	4798      	blx	r3
}
    20ea:	bd10      	pop	{r4, pc}
    20ec:	00001b8d 	.word	0x00001b8d
    20f0:	00001c3d 	.word	0x00001c3d
    20f4:	00001e4d 	.word	0x00001e4d
    20f8:	00001f81 	.word	0x00001f81
    20fc:	0000207d 	.word	0x0000207d

00002100 <SOC>:
OUTPUT			: None
NOTICE			: TMIER里面记录
DATE			: 2016/06/24
*****************************************************************************/
void SOC(void)
{
    2100:	b510      	push	{r4, lr}

	int tmp_cap=0;
	int32_t cur;
	cur = nADC_CURRENT*180000;
    2102:	4b18      	ldr	r3, [pc, #96]	; (2164 <SOC+0x64>)
    2104:	2200      	movs	r2, #0
    2106:	5e9a      	ldrsh	r2, [r3, r2]
    2108:	4b17      	ldr	r3, [pc, #92]	; (2168 <SOC+0x68>)
    210a:	4353      	muls	r3, r2
	cur >>= 15;
	g_sys_cap.val.cap_cnt+=cur;
    210c:	4c17      	ldr	r4, [pc, #92]	; (216c <SOC+0x6c>)
    210e:	6a22      	ldr	r2, [r4, #32]
    2110:	13db      	asrs	r3, r3, #15
    2112:	189b      	adds	r3, r3, r2
    2114:	6223      	str	r3, [r4, #32]
	tmp_cap=(int)(g_sys_cap.val.cap_cnt/CAP_CNT_VAL);
    2116:	6a20      	ldr	r0, [r4, #32]
    2118:	21e1      	movs	r1, #225	; 0xe1
    211a:	0189      	lsls	r1, r1, #6
    211c:	4b14      	ldr	r3, [pc, #80]	; (2170 <SOC+0x70>)
    211e:	4798      	blx	r3
	g_sys_cap.val.cap_cnt=g_sys_cap.val.cap_cnt-(long)(tmp_cap)*CAP_CNT_VAL;
    2120:	6a22      	ldr	r2, [r4, #32]
    2122:	4b14      	ldr	r3, [pc, #80]	; (2174 <SOC+0x74>)
    2124:	4343      	muls	r3, r0
    2126:	189b      	adds	r3, r3, r2
    2128:	6223      	str	r3, [r4, #32]
	

	if(tmp_cap>-30)
    212a:	0003      	movs	r3, r0
    212c:	331d      	adds	r3, #29
    212e:	db02      	blt.n	2136 <SOC+0x36>
	{
		g_sys_cap.val.cap_val+=tmp_cap;
    2130:	6863      	ldr	r3, [r4, #4]
    2132:	18c0      	adds	r0, r0, r3
    2134:	6060      	str	r0, [r4, #4]
	}
	//    if(g_sys_cap.val.cap_val <0)
	//    {
	//        g_sys_cap.val.cap_val =0;
	//    }
	if(g_sys_cap.val.cap_val >0)//修正soc值20161010zzysoc4 如果容量值小于等于零，就使用 g_sys_cap.val.cap_val3储存负容量值
    2136:	4b0d      	ldr	r3, [pc, #52]	; (216c <SOC+0x6c>)
    2138:	685b      	ldr	r3, [r3, #4]
    213a:	2b00      	cmp	r3, #0
    213c:	dd03      	ble.n	2146 <SOC+0x46>
	{
		g_sys_cap.val.cap_val3 = 0;
    213e:	2200      	movs	r2, #0
    2140:	4b0a      	ldr	r3, [pc, #40]	; (216c <SOC+0x6c>)
    2142:	60da      	str	r2, [r3, #12]
    2144:	e00d      	b.n	2162 <SOC+0x62>
	}
	else
	{
		g_sys_cap.val.cap_val3 +=  g_sys_cap.val.cap_val ;
    2146:	4b09      	ldr	r3, [pc, #36]	; (216c <SOC+0x6c>)
    2148:	6859      	ldr	r1, [r3, #4]
    214a:	68da      	ldr	r2, [r3, #12]
    214c:	188a      	adds	r2, r1, r2
    214e:	60da      	str	r2, [r3, #12]
		g_sys_cap.val.cap_val =0;
    2150:	2200      	movs	r2, #0
    2152:	605a      	str	r2, [r3, #4]
		if(g_sys_cap.val.cap_val3  <-1200 )
    2154:	68da      	ldr	r2, [r3, #12]
    2156:	4b08      	ldr	r3, [pc, #32]	; (2178 <SOC+0x78>)
    2158:	429a      	cmp	r2, r3
    215a:	da02      	bge.n	2162 <SOC+0x62>
		{
			g_sys_cap.val.cap_val3  = -1200;
    215c:	001a      	movs	r2, r3
    215e:	4b03      	ldr	r3, [pc, #12]	; (216c <SOC+0x6c>)
    2160:	60da      	str	r2, [r3, #12]
		}
	}
    2162:	bd10      	pop	{r4, pc}
    2164:	20000f26 	.word	0x20000f26
    2168:	0002bf20 	.word	0x0002bf20
    216c:	20000ecc 	.word	0x20000ecc
    2170:	00005d0d 	.word	0x00005d0d
    2174:	ffffc7c0 	.word	0xffffc7c0
    2178:	fffffb50 	.word	0xfffffb50

0000217c <Sys_250ms_tick>:
OUTPUT			: None
NOTICE			:
DATE			: 2016/06/24
*****************************************************************************/
void Sys_250ms_tick(void)
{
    217c:	b510      	push	{r4, lr}
	sys_250ms_cnt++;
    217e:	4a29      	ldr	r2, [pc, #164]	; (2224 <Sys_250ms_tick+0xa8>)
    2180:	8813      	ldrh	r3, [r2, #0]
    2182:	3301      	adds	r3, #1
    2184:	b29b      	uxth	r3, r3
    2186:	8013      	strh	r3, [r2, #0]
	advance_delay++;
    2188:	4a27      	ldr	r2, [pc, #156]	; (2228 <Sys_250ms_tick+0xac>)
    218a:	7813      	ldrb	r3, [r2, #0]
    218c:	3301      	adds	r3, #1
    218e:	7013      	strb	r3, [r2, #0]

	SOC();
    2190:	4b26      	ldr	r3, [pc, #152]	; (222c <Sys_250ms_tick+0xb0>)
    2192:	4798      	blx	r3
	if(afe_flags.val.afe_ocd_flag == 1)
    2194:	4b26      	ldr	r3, [pc, #152]	; (2230 <Sys_250ms_tick+0xb4>)
    2196:	781b      	ldrb	r3, [r3, #0]
    2198:	069a      	lsls	r2, r3, #26
    219a:	d505      	bpl.n	21a8 <Sys_250ms_tick+0x2c>
	{
		AFE_OC_DELAY_CNT++;
    219c:	4925      	ldr	r1, [pc, #148]	; (2234 <Sys_250ms_tick+0xb8>)
    219e:	780a      	ldrb	r2, [r1, #0]
    21a0:	3201      	adds	r2, #1
    21a2:	b2d2      	uxtb	r2, r2
    21a4:	700a      	strb	r2, [r1, #0]
    21a6:	e006      	b.n	21b6 <Sys_250ms_tick+0x3a>
	}
	else
	{
		if(AFE_OC_DELAY_CNT!=45)//zzy20161026 仅仅只有当插入充电器才会达到45，保存不变，进入恢复
    21a8:	4a22      	ldr	r2, [pc, #136]	; (2234 <Sys_250ms_tick+0xb8>)
    21aa:	7812      	ldrb	r2, [r2, #0]
    21ac:	2a2d      	cmp	r2, #45	; 0x2d
    21ae:	d002      	beq.n	21b6 <Sys_250ms_tick+0x3a>
		{
			AFE_OC_DELAY_CNT =0;
    21b0:	2100      	movs	r1, #0
    21b2:	4a20      	ldr	r2, [pc, #128]	; (2234 <Sys_250ms_tick+0xb8>)
    21b4:	7011      	strb	r1, [r2, #0]
		}
	}
	if(afe_flags.val.afe_scd_flag == 1)
    21b6:	065a      	lsls	r2, r3, #25
    21b8:	d505      	bpl.n	21c6 <Sys_250ms_tick+0x4a>
	{
		AFE_SCD_DELAY_CNT++;
    21ba:	491f      	ldr	r1, [pc, #124]	; (2238 <Sys_250ms_tick+0xbc>)
    21bc:	780a      	ldrb	r2, [r1, #0]
    21be:	3201      	adds	r2, #1
    21c0:	b2d2      	uxtb	r2, r2
    21c2:	700a      	strb	r2, [r1, #0]
    21c4:	e006      	b.n	21d4 <Sys_250ms_tick+0x58>
	}
	else
	{
		if(AFE_SCD_DELAY_CNT!=45)//仅仅只有当插入充电器才会达到45，保存不变，进入恢复
    21c6:	4a1c      	ldr	r2, [pc, #112]	; (2238 <Sys_250ms_tick+0xbc>)
    21c8:	7812      	ldrb	r2, [r2, #0]
    21ca:	2a2d      	cmp	r2, #45	; 0x2d
    21cc:	d002      	beq.n	21d4 <Sys_250ms_tick+0x58>
		{
			AFE_SCD_DELAY_CNT =0;
    21ce:	2100      	movs	r1, #0
    21d0:	4a19      	ldr	r2, [pc, #100]	; (2238 <Sys_250ms_tick+0xbc>)
    21d2:	7011      	strb	r1, [r2, #0]
		}
	}
	if(afe_flags.val.afe_occ_flag == 1)
    21d4:	06db      	lsls	r3, r3, #27
    21d6:	d505      	bpl.n	21e4 <Sys_250ms_tick+0x68>
	{
		AFE_OCC_DELAY_CNT++;
    21d8:	4a18      	ldr	r2, [pc, #96]	; (223c <Sys_250ms_tick+0xc0>)
    21da:	7813      	ldrb	r3, [r2, #0]
    21dc:	3301      	adds	r3, #1
    21de:	b2db      	uxtb	r3, r3
    21e0:	7013      	strb	r3, [r2, #0]
    21e2:	e006      	b.n	21f2 <Sys_250ms_tick+0x76>
	}
	else
	{
		if(AFE_OCC_DELAY_CNT!=45)//仅仅只有当拔插充电器与短按键时才会达到45，保存不变，进入恢复
    21e4:	4b15      	ldr	r3, [pc, #84]	; (223c <Sys_250ms_tick+0xc0>)
    21e6:	781b      	ldrb	r3, [r3, #0]
    21e8:	2b2d      	cmp	r3, #45	; 0x2d
    21ea:	d002      	beq.n	21f2 <Sys_250ms_tick+0x76>
		{
			AFE_OCC_DELAY_CNT =0;
    21ec:	2200      	movs	r2, #0
    21ee:	4b13      	ldr	r3, [pc, #76]	; (223c <Sys_250ms_tick+0xc0>)
    21f0:	701a      	strb	r2, [r3, #0]
		}
	}
	if(sys_states.val.sys_software_odc == 1)
    21f2:	4b13      	ldr	r3, [pc, #76]	; (2240 <Sys_250ms_tick+0xc4>)
    21f4:	781b      	ldrb	r3, [r3, #0]
    21f6:	069a      	lsls	r2, r3, #26
    21f8:	d504      	bpl.n	2204 <Sys_250ms_tick+0x88>
	{
		OCD_TIMEOUT++;
    21fa:	4912      	ldr	r1, [pc, #72]	; (2244 <Sys_250ms_tick+0xc8>)
    21fc:	880a      	ldrh	r2, [r1, #0]
    21fe:	3201      	adds	r2, #1
    2200:	800a      	strh	r2, [r1, #0]
    2202:	e002      	b.n	220a <Sys_250ms_tick+0x8e>
	}
	else
	{
		OCD_TIMEOUT =0;
    2204:	2100      	movs	r1, #0
    2206:	4a0f      	ldr	r2, [pc, #60]	; (2244 <Sys_250ms_tick+0xc8>)
    2208:	8011      	strh	r1, [r2, #0]
	}
	if(sys_states.val.sys_software_occ == 1)
    220a:	06db      	lsls	r3, r3, #27
    220c:	d504      	bpl.n	2218 <Sys_250ms_tick+0x9c>
	{
		OCC_TIMEOUT++;
    220e:	4a0e      	ldr	r2, [pc, #56]	; (2248 <Sys_250ms_tick+0xcc>)
    2210:	8813      	ldrh	r3, [r2, #0]
    2212:	3301      	adds	r3, #1
    2214:	8013      	strh	r3, [r2, #0]
    2216:	e002      	b.n	221e <Sys_250ms_tick+0xa2>
	}
	else
	{
		OCC_TIMEOUT =0;
    2218:	2200      	movs	r2, #0
    221a:	4b0b      	ldr	r3, [pc, #44]	; (2248 <Sys_250ms_tick+0xcc>)
    221c:	801a      	strh	r2, [r3, #0]
	}
	
	SysLED_Display();
    221e:	4b0b      	ldr	r3, [pc, #44]	; (224c <Sys_250ms_tick+0xd0>)
    2220:	4798      	blx	r3
}
    2222:	bd10      	pop	{r4, pc}
    2224:	200001c6 	.word	0x200001c6
    2228:	200001d0 	.word	0x200001d0
    222c:	00002101 	.word	0x00002101
    2230:	20001094 	.word	0x20001094
    2234:	200010bb 	.word	0x200010bb
    2238:	200010ba 	.word	0x200010ba
    223c:	20001092 	.word	0x20001092
    2240:	200010b8 	.word	0x200010b8
    2244:	200001da 	.word	0x200001da
    2248:	200001cc 	.word	0x200001cc
    224c:	00005391 	.word	0x00005391

00002250 <VbatToSoc>:
OUTPUT			: 容量值
NOTICE			: 折半查表
DATE			: 2016/06/27
*****************************************************************************/
uint8_t VbatToSoc(uint16_t vbat_val)
{
    2250:	b5f0      	push	{r4, r5, r6, r7, lr}
    2252:	1e04      	subs	r4, r0, #0
	uint8_t mid;
	while(low < high)
	{
		mid = (low + high)/2;    // 先执行除法，再加法。防止low + high > 256 而溢出

		if(vbat_val == Cell_volt[mid])
    2254:	4b10      	ldr	r3, [pc, #64]	; (2298 <VbatToSoc+0x48>)
    2256:	429c      	cmp	r4, r3
    2258:	d01a      	beq.n	2290 <VbatToSoc+0x40>
    225a:	2032      	movs	r0, #50	; 0x32
    225c:	2165      	movs	r1, #101	; 0x65
    225e:	2200      	movs	r2, #0
    2260:	4e0e      	ldr	r6, [pc, #56]	; (229c <VbatToSoc+0x4c>)
    2262:	25ff      	movs	r5, #255	; 0xff
    2264:	e00c      	b.n	2280 <VbatToSoc+0x30>
	uint8_t low = 0;
	uint8_t high = 101;    //修改
	uint8_t mid;
	while(low < high)
	{
		mid = (low + high)/2;    // 先执行除法，再加法。防止low + high > 256 而溢出
    2266:	1853      	adds	r3, r2, r1
    2268:	0fd8      	lsrs	r0, r3, #31
    226a:	18c3      	adds	r3, r0, r3
    226c:	105b      	asrs	r3, r3, #1
    226e:	b2d8      	uxtb	r0, r3

		if(vbat_val == Cell_volt[mid])
    2270:	402b      	ands	r3, r5
    2272:	005b      	lsls	r3, r3, #1
    2274:	5b9b      	ldrh	r3, [r3, r6]
    2276:	42a3      	cmp	r3, r4
    2278:	d00d      	beq.n	2296 <VbatToSoc+0x46>
		{break;}    // 索引到刚好相等的值，则马上返回
		if(high - low == 1)
    227a:	1a8f      	subs	r7, r1, r2
    227c:	2f01      	cmp	r7, #1
    227e:	d009      	beq.n	2294 <VbatToSoc+0x44>
		{
			mid = low;                 // 由于不是精确查找，若在小区间内，取小值
			break;
		}
		if(vbat_val < Cell_volt[mid])
    2280:	429c      	cmp	r4, r3
    2282:	d301      	bcc.n	2288 <VbatToSoc+0x38>
    2284:	0002      	movs	r2, r0
    2286:	e000      	b.n	228a <VbatToSoc+0x3a>
    2288:	0001      	movs	r1, r0
{

	uint8_t low = 0;
	uint8_t high = 101;    //修改
	uint8_t mid;
	while(low < high)
    228a:	4291      	cmp	r1, r2
    228c:	d8eb      	bhi.n	2266 <VbatToSoc+0x16>
    228e:	e002      	b.n	2296 <VbatToSoc+0x46>
	{
		mid = (low + high)/2;    // 先执行除法，再加法。防止low + high > 256 而溢出
    2290:	2032      	movs	r0, #50	; 0x32
    2292:	e000      	b.n	2296 <VbatToSoc+0x46>
    2294:	0010      	movs	r0, r2
		else
		{low = mid;}
	}

	return mid;
}
    2296:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2298:	00000e66 	.word	0x00000e66
    229c:	00007258 	.word	0x00007258

000022a0 <Cap_Update_Check>:
OUTPUT			: None
NOTICE			: 不在充电放电超过一定时间进行电压补偿
DATE			: 2016/06/24
*****************************************************************************/
void Cap_Update_Check(void)
{
    22a0:	b570      	push	{r4, r5, r6, lr}
	uint16_t vbat_sub =0;
	uint8_t new_cap_rate;
	uint32_t deta_cap_rate,new_cap_rate2;
	uint32_t capacity_volt;
	//    ULONG temp2 = 0;                //同时修正soc值20161009zzysoc1
	if((nADC_CURRENT <CUR_CHG_01C)&&(nADC_CURRENT >CUR_DCH_01C))
    22a2:	4bbc      	ldr	r3, [pc, #752]	; (2594 <Cap_Update_Check+0x2f4>)
    22a4:	881b      	ldrh	r3, [r3, #0]
    22a6:	33b5      	adds	r3, #181	; 0xb5
    22a8:	b29b      	uxth	r3, r3
    22aa:	22b5      	movs	r2, #181	; 0xb5
    22ac:	0052      	lsls	r2, r2, #1
    22ae:	4293      	cmp	r3, r2
    22b0:	d85b      	bhi.n	236a <Cap_Update_Check+0xca>
	{
		sys_flags.val.cap_update_end_flag =0;
    22b2:	4ab9      	ldr	r2, [pc, #740]	; (2598 <Cap_Update_Check+0x2f8>)
    22b4:	7853      	ldrb	r3, [r2, #1]
    22b6:	2110      	movs	r1, #16
    22b8:	438b      	bics	r3, r1
    22ba:	7053      	strb	r3, [r2, #1]
		cap_update_reload_cnt =0;
    22bc:	2200      	movs	r2, #0
    22be:	4bb7      	ldr	r3, [pc, #732]	; (259c <Cap_Update_Check+0x2fc>)
    22c0:	701a      	strb	r2, [r3, #0]
		if(vbat_1min_delay ==0)
    22c2:	4bb7      	ldr	r3, [pc, #732]	; (25a0 <Cap_Update_Check+0x300>)
    22c4:	881b      	ldrh	r3, [r3, #0]
    22c6:	2b00      	cmp	r3, #0
    22c8:	d12c      	bne.n	2324 <Cap_Update_Check+0x84>
		{
			vbat_1min_last_val = Total_VBAT;
    22ca:	4bb6      	ldr	r3, [pc, #728]	; (25a4 <Cap_Update_Check+0x304>)
    22cc:	8818      	ldrh	r0, [r3, #0]
    22ce:	4bb6      	ldr	r3, [pc, #728]	; (25a8 <Cap_Update_Check+0x308>)
    22d0:	8018      	strh	r0, [r3, #0]
			vbat_1min_delay++;
    22d2:	3201      	adds	r2, #1
    22d4:	4bb2      	ldr	r3, [pc, #712]	; (25a0 <Cap_Update_Check+0x300>)
    22d6:	801a      	strh	r2, [r3, #0]
			//电压查表
			capacity_volt = (uint32_t)Total_VBAT*5000/16384;
			new_cap_rate = VbatToSoc((uint16_t)capacity_volt);
    22d8:	4bb4      	ldr	r3, [pc, #720]	; (25ac <Cap_Update_Check+0x30c>)
    22da:	4358      	muls	r0, r3
    22dc:	0b80      	lsrs	r0, r0, #14
    22de:	4bb4      	ldr	r3, [pc, #720]	; (25b0 <Cap_Update_Check+0x310>)
    22e0:	4798      	blx	r3
			//电压查表一次,估计误差值,10分钟/误差值等于更新时间
			if(new_cap_rate>g_sys_cap.val.re_cap_rate)
    22e2:	4bb4      	ldr	r3, [pc, #720]	; (25b4 <Cap_Update_Check+0x314>)
    22e4:	7c9b      	ldrb	r3, [r3, #18]
    22e6:	b2db      	uxtb	r3, r3
    22e8:	4298      	cmp	r0, r3
    22ea:	d905      	bls.n	22f8 <Cap_Update_Check+0x58>
			{
				deta_time_val = new_cap_rate - g_sys_cap.val.re_cap_rate;
    22ec:	4bb1      	ldr	r3, [pc, #708]	; (25b4 <Cap_Update_Check+0x314>)
    22ee:	7c9b      	ldrb	r3, [r3, #18]
    22f0:	1ac0      	subs	r0, r0, r3
    22f2:	4bb1      	ldr	r3, [pc, #708]	; (25b8 <Cap_Update_Check+0x318>)
    22f4:	8018      	strh	r0, [r3, #0]
    22f6:	e004      	b.n	2302 <Cap_Update_Check+0x62>
			}
			else
			{
				deta_time_val = g_sys_cap.val.re_cap_rate - new_cap_rate;
    22f8:	4bae      	ldr	r3, [pc, #696]	; (25b4 <Cap_Update_Check+0x314>)
    22fa:	7c9b      	ldrb	r3, [r3, #18]
    22fc:	1a18      	subs	r0, r3, r0
    22fe:	4bae      	ldr	r3, [pc, #696]	; (25b8 <Cap_Update_Check+0x318>)
    2300:	8018      	strh	r0, [r3, #0]
			}
			if(deta_time_val != 0)
    2302:	4bad      	ldr	r3, [pc, #692]	; (25b8 <Cap_Update_Check+0x318>)
    2304:	8819      	ldrh	r1, [r3, #0]
    2306:	2900      	cmp	r1, #0
    2308:	d008      	beq.n	231c <Cap_Update_Check+0x7c>
			{
				deta_time_val *= deta_time_val;
				deta_time_val = 2400/deta_time_val;
    230a:	4349      	muls	r1, r1
    230c:	b289      	uxth	r1, r1
    230e:	2096      	movs	r0, #150	; 0x96
    2310:	0100      	lsls	r0, r0, #4
    2312:	4baa      	ldr	r3, [pc, #680]	; (25bc <Cap_Update_Check+0x31c>)
    2314:	4798      	blx	r3
    2316:	4ba8      	ldr	r3, [pc, #672]	; (25b8 <Cap_Update_Check+0x318>)
    2318:	8018      	strh	r0, [r3, #0]
    231a:	e039      	b.n	2390 <Cap_Update_Check+0xf0>
			}
			else
			{
				deta_time_val = 120;
    231c:	2278      	movs	r2, #120	; 0x78
    231e:	4ba6      	ldr	r3, [pc, #664]	; (25b8 <Cap_Update_Check+0x318>)
    2320:	801a      	strh	r2, [r3, #0]
    2322:	e035      	b.n	2390 <Cap_Update_Check+0xf0>
			}
		}
		else
		{
			vbat_1min_delay++;
    2324:	3301      	adds	r3, #1
    2326:	b29b      	uxth	r3, r3
    2328:	4a9d      	ldr	r2, [pc, #628]	; (25a0 <Cap_Update_Check+0x300>)
    232a:	8013      	strh	r3, [r2, #0]
			if(vbat_1min_delay > deta_time_val)
    232c:	4aa2      	ldr	r2, [pc, #648]	; (25b8 <Cap_Update_Check+0x318>)
    232e:	8812      	ldrh	r2, [r2, #0]
    2330:	429a      	cmp	r2, r3
    2332:	d22d      	bcs.n	2390 <Cap_Update_Check+0xf0>
			{
				if(Total_VBAT > vbat_1min_last_val)
    2334:	4b9b      	ldr	r3, [pc, #620]	; (25a4 <Cap_Update_Check+0x304>)
    2336:	881a      	ldrh	r2, [r3, #0]
    2338:	4b9b      	ldr	r3, [pc, #620]	; (25a8 <Cap_Update_Check+0x308>)
    233a:	881b      	ldrh	r3, [r3, #0]
    233c:	429a      	cmp	r2, r3
    233e:	d902      	bls.n	2346 <Cap_Update_Check+0xa6>
				{
					vbat_sub = Total_VBAT - vbat_1min_last_val;
    2340:	1ad3      	subs	r3, r2, r3
    2342:	b29b      	uxth	r3, r3
    2344:	e001      	b.n	234a <Cap_Update_Check+0xaa>
				}
				else
				{
					vbat_sub = vbat_1min_last_val - Total_VBAT;
    2346:	1a9b      	subs	r3, r3, r2
    2348:	b29b      	uxth	r3, r3
				}
				if(vbat_sub < VBAT_SOC_UPDATE)
    234a:	22f4      	movs	r2, #244	; 0xf4
    234c:	32ff      	adds	r2, #255	; 0xff
    234e:	4293      	cmp	r3, r2
    2350:	d807      	bhi.n	2362 <Cap_Update_Check+0xc2>
				{
					sys_flags.val.re_cap_update_flag = true;
    2352:	4a91      	ldr	r2, [pc, #580]	; (2598 <Cap_Update_Check+0x2f8>)
    2354:	7851      	ldrb	r1, [r2, #1]
    2356:	2302      	movs	r3, #2
    2358:	430b      	orrs	r3, r1
    235a:	7053      	strb	r3, [r2, #1]
					stop_cap_update_val =1;
    235c:	2201      	movs	r2, #1
    235e:	4b98      	ldr	r3, [pc, #608]	; (25c0 <Cap_Update_Check+0x320>)
    2360:	701a      	strb	r2, [r3, #0]
				}
				vbat_1min_delay =0;
    2362:	2200      	movs	r2, #0
    2364:	4b8e      	ldr	r3, [pc, #568]	; (25a0 <Cap_Update_Check+0x300>)
    2366:	801a      	strh	r2, [r3, #0]
    2368:	e012      	b.n	2390 <Cap_Update_Check+0xf0>
			}
		}
	}
	else
	{
		cap_update_reload_cnt++; //超过3次重新计时
    236a:	4b8c      	ldr	r3, [pc, #560]	; (259c <Cap_Update_Check+0x2fc>)
    236c:	781b      	ldrb	r3, [r3, #0]
    236e:	3301      	adds	r3, #1
    2370:	b2db      	uxtb	r3, r3
		if(cap_update_reload_cnt >3)
    2372:	2b03      	cmp	r3, #3
    2374:	d802      	bhi.n	237c <Cap_Update_Check+0xdc>
			}
		}
	}
	else
	{
		cap_update_reload_cnt++; //超过3次重新计时
    2376:	4a89      	ldr	r2, [pc, #548]	; (259c <Cap_Update_Check+0x2fc>)
    2378:	7013      	strb	r3, [r2, #0]
    237a:	e009      	b.n	2390 <Cap_Update_Check+0xf0>
		if(cap_update_reload_cnt >3)
		{
			cap_update_reload_cnt =0;
    237c:	2300      	movs	r3, #0
    237e:	4a87      	ldr	r2, [pc, #540]	; (259c <Cap_Update_Check+0x2fc>)
    2380:	7013      	strb	r3, [r2, #0]
			vbat_1min_delay =0;
    2382:	4a87      	ldr	r2, [pc, #540]	; (25a0 <Cap_Update_Check+0x300>)
    2384:	8013      	strh	r3, [r2, #0]
			sys_flags.val.cap_update_end_flag =1;
    2386:	4a84      	ldr	r2, [pc, #528]	; (2598 <Cap_Update_Check+0x2f8>)
    2388:	7851      	ldrb	r1, [r2, #1]
    238a:	2310      	movs	r3, #16
    238c:	430b      	orrs	r3, r1
    238e:	7053      	strb	r3, [r2, #1]
	}
	
	
	// 20160722新增 充放电补偿
	//3.2V末端校准,5% 3.8V 10%
	if(nADC_TMONI_BAT_MIN >10)
    2390:	4b8c      	ldr	r3, [pc, #560]	; (25c4 <Cap_Update_Check+0x324>)
    2392:	881b      	ldrh	r3, [r3, #0]
    2394:	2b0a      	cmp	r3, #10
    2396:	d800      	bhi.n	239a <Cap_Update_Check+0xfa>
    2398:	e09d      	b.n	24d6 <Cap_Update_Check+0x236>
	{
		if((nADC_CURRENT <CUR_DCH_01C)&&(nADC_CURRENT>CUR_DCH_02C))
    239a:	4b7e      	ldr	r3, [pc, #504]	; (2594 <Cap_Update_Check+0x2f4>)
    239c:	881c      	ldrh	r4, [r3, #0]
    239e:	4b8a      	ldr	r3, [pc, #552]	; (25c8 <Cap_Update_Check+0x328>)
    23a0:	18e3      	adds	r3, r4, r3
    23a2:	b29b      	uxth	r3, r3
    23a4:	229f      	movs	r2, #159	; 0x9f
    23a6:	00d2      	lsls	r2, r2, #3
    23a8:	4293      	cmp	r3, r2
    23aa:	d84f      	bhi.n	244c <Cap_Update_Check+0x1ac>
		{
			if(dch_delay ==0)
    23ac:	4b87      	ldr	r3, [pc, #540]	; (25cc <Cap_Update_Check+0x32c>)
    23ae:	781b      	ldrb	r3, [r3, #0]
    23b0:	2b00      	cmp	r3, #0
    23b2:	d107      	bne.n	23c4 <Cap_Update_Check+0x124>
			{
				vbat_10s_last_val = Total_VBAT;
    23b4:	4b7b      	ldr	r3, [pc, #492]	; (25a4 <Cap_Update_Check+0x304>)
    23b6:	881a      	ldrh	r2, [r3, #0]
    23b8:	4b85      	ldr	r3, [pc, #532]	; (25d0 <Cap_Update_Check+0x330>)
    23ba:	801a      	strh	r2, [r3, #0]
			}
			dch_delay++;
    23bc:	2201      	movs	r2, #1
    23be:	4b83      	ldr	r3, [pc, #524]	; (25cc <Cap_Update_Check+0x32c>)
    23c0:	701a      	strb	r2, [r3, #0]
    23c2:	e046      	b.n	2452 <Cap_Update_Check+0x1b2>
    23c4:	3301      	adds	r3, #1
    23c6:	b2db      	uxtb	r3, r3
    23c8:	4a80      	ldr	r2, [pc, #512]	; (25cc <Cap_Update_Check+0x32c>)
    23ca:	7013      	strb	r3, [r2, #0]
			if(dch_delay >CAP_10S_DELAY)
    23cc:	2b28      	cmp	r3, #40	; 0x28
    23ce:	d940      	bls.n	2452 <Cap_Update_Check+0x1b2>
			{
				if(vbat_10s_last_val > Total_VBAT)
    23d0:	4b7f      	ldr	r3, [pc, #508]	; (25d0 <Cap_Update_Check+0x330>)
    23d2:	881b      	ldrh	r3, [r3, #0]
    23d4:	4a73      	ldr	r2, [pc, #460]	; (25a4 <Cap_Update_Check+0x304>)
    23d6:	8812      	ldrh	r2, [r2, #0]
    23d8:	4293      	cmp	r3, r2
    23da:	d933      	bls.n	2444 <Cap_Update_Check+0x1a4>
				{
					vbat_sub = vbat_10s_last_val - Total_VBAT;
					if(vbat_sub<VBAT_SOC_UPDATE)
    23dc:	1a9b      	subs	r3, r3, r2
    23de:	b29b      	uxth	r3, r3
    23e0:	21f4      	movs	r1, #244	; 0xf4
    23e2:	31ff      	adds	r1, #255	; 0xff
    23e4:	428b      	cmp	r3, r1
    23e6:	d82d      	bhi.n	2444 <Cap_Update_Check+0x1a4>
					{
						//电压查表
						capacity_volt = (uint32_t)Total_VBAT*5000/16384;
    23e8:	4d70      	ldr	r5, [pc, #448]	; (25ac <Cap_Update_Check+0x30c>)
    23ea:	436a      	muls	r2, r5
    23ec:	0b95      	lsrs	r5, r2, #14
						new_cap_rate2 = VbatToSoc((uint16_t)capacity_volt);
    23ee:	b2a8      	uxth	r0, r5
    23f0:	4b6f      	ldr	r3, [pc, #444]	; (25b0 <Cap_Update_Check+0x310>)
    23f2:	4798      	blx	r3
						if(capacity_volt<3200)
    23f4:	4b77      	ldr	r3, [pc, #476]	; (25d4 <Cap_Update_Check+0x334>)
    23f6:	429d      	cmp	r5, r3
    23f8:	d812      	bhi.n	2420 <Cap_Update_Check+0x180>
						{
							if((new_cap_rate2 <(g_sys_cap.val.re_cap_rate-5))&&(g_sys_cap.val.re_cap_rate>5))
    23fa:	4b6e      	ldr	r3, [pc, #440]	; (25b4 <Cap_Update_Check+0x314>)
    23fc:	7c9b      	ldrb	r3, [r3, #18]
    23fe:	3b05      	subs	r3, #5
    2400:	4298      	cmp	r0, r3
    2402:	d21f      	bcs.n	2444 <Cap_Update_Check+0x1a4>
    2404:	4b6b      	ldr	r3, [pc, #428]	; (25b4 <Cap_Update_Check+0x314>)
    2406:	7c9b      	ldrb	r3, [r3, #18]
    2408:	b2db      	uxtb	r3, r3
    240a:	2b05      	cmp	r3, #5
    240c:	d91a      	bls.n	2444 <Cap_Update_Check+0x1a4>
							{
								sys_flags.val.re_cap_update_flag = true;
    240e:	4a62      	ldr	r2, [pc, #392]	; (2598 <Cap_Update_Check+0x2f8>)
    2410:	7851      	ldrb	r1, [r2, #1]
    2412:	2302      	movs	r3, #2
    2414:	430b      	orrs	r3, r1
    2416:	7053      	strb	r3, [r2, #1]
								stop_cap_update_val =5;
    2418:	2205      	movs	r2, #5
    241a:	4b69      	ldr	r3, [pc, #420]	; (25c0 <Cap_Update_Check+0x320>)
    241c:	701a      	strb	r2, [r3, #0]
    241e:	e011      	b.n	2444 <Cap_Update_Check+0x1a4>
							}
						}
						else
						{
							if((new_cap_rate2 <(g_sys_cap.val.re_cap_rate-15))&&(g_sys_cap.val.re_cap_rate>15))
    2420:	4b64      	ldr	r3, [pc, #400]	; (25b4 <Cap_Update_Check+0x314>)
    2422:	7c9b      	ldrb	r3, [r3, #18]
    2424:	3b0f      	subs	r3, #15
    2426:	4298      	cmp	r0, r3
    2428:	d20c      	bcs.n	2444 <Cap_Update_Check+0x1a4>
    242a:	4b62      	ldr	r3, [pc, #392]	; (25b4 <Cap_Update_Check+0x314>)
    242c:	7c9b      	ldrb	r3, [r3, #18]
    242e:	b2db      	uxtb	r3, r3
    2430:	2b0f      	cmp	r3, #15
    2432:	d907      	bls.n	2444 <Cap_Update_Check+0x1a4>
							{
								sys_flags.val.re_cap_update_flag = true;
    2434:	4a58      	ldr	r2, [pc, #352]	; (2598 <Cap_Update_Check+0x2f8>)
    2436:	7851      	ldrb	r1, [r2, #1]
    2438:	2302      	movs	r3, #2
    243a:	430b      	orrs	r3, r1
    243c:	7053      	strb	r3, [r2, #1]
								stop_cap_update_val =15;
    243e:	220f      	movs	r2, #15
    2440:	4b5f      	ldr	r3, [pc, #380]	; (25c0 <Cap_Update_Check+0x320>)
    2442:	701a      	strb	r2, [r3, #0]
							}
						}
					}
				}
				dch_delay =0;
    2444:	2200      	movs	r2, #0
    2446:	4b61      	ldr	r3, [pc, #388]	; (25cc <Cap_Update_Check+0x32c>)
    2448:	701a      	strb	r2, [r3, #0]
    244a:	e002      	b.n	2452 <Cap_Update_Check+0x1b2>
			}
		}
		else
		{
			dch_delay =0;
    244c:	2200      	movs	r2, #0
    244e:	4b5f      	ldr	r3, [pc, #380]	; (25cc <Cap_Update_Check+0x32c>)
    2450:	701a      	strb	r2, [r3, #0]
		}
		
		
		if((nADC_CURRENT >CUR_CHG_01C)&&(nADC_CURRENT<CUR_CHG_02C))
    2452:	3cb7      	subs	r4, #183	; 0xb7
    2454:	b2a4      	uxth	r4, r4
    2456:	239f      	movs	r3, #159	; 0x9f
    2458:	00db      	lsls	r3, r3, #3
    245a:	429c      	cmp	r4, r3
    245c:	d838      	bhi.n	24d0 <Cap_Update_Check+0x230>
		{
			if(chg_delay ==0)
    245e:	4b5e      	ldr	r3, [pc, #376]	; (25d8 <Cap_Update_Check+0x338>)
    2460:	781b      	ldrb	r3, [r3, #0]
    2462:	2b00      	cmp	r3, #0
    2464:	d107      	bne.n	2476 <Cap_Update_Check+0x1d6>
			{
				vbat_10s_last_val = Total_VBAT;
    2466:	4b4f      	ldr	r3, [pc, #316]	; (25a4 <Cap_Update_Check+0x304>)
    2468:	881a      	ldrh	r2, [r3, #0]
    246a:	4b59      	ldr	r3, [pc, #356]	; (25d0 <Cap_Update_Check+0x330>)
    246c:	801a      	strh	r2, [r3, #0]
			}
			chg_delay++;
    246e:	2201      	movs	r2, #1
    2470:	4b59      	ldr	r3, [pc, #356]	; (25d8 <Cap_Update_Check+0x338>)
    2472:	701a      	strb	r2, [r3, #0]
    2474:	e02f      	b.n	24d6 <Cap_Update_Check+0x236>
    2476:	3301      	adds	r3, #1
    2478:	b2db      	uxtb	r3, r3
    247a:	4a57      	ldr	r2, [pc, #348]	; (25d8 <Cap_Update_Check+0x338>)
    247c:	7013      	strb	r3, [r2, #0]
			if(chg_delay >CAP_10S_DELAY)
    247e:	2b28      	cmp	r3, #40	; 0x28
    2480:	d929      	bls.n	24d6 <Cap_Update_Check+0x236>
			{
				if(vbat_10s_last_val< Total_VBAT)
    2482:	4b53      	ldr	r3, [pc, #332]	; (25d0 <Cap_Update_Check+0x330>)
    2484:	881b      	ldrh	r3, [r3, #0]
    2486:	4a47      	ldr	r2, [pc, #284]	; (25a4 <Cap_Update_Check+0x304>)
    2488:	8812      	ldrh	r2, [r2, #0]
    248a:	4293      	cmp	r3, r2
    248c:	d21c      	bcs.n	24c8 <Cap_Update_Check+0x228>
				{
					vbat_sub = Total_VBAT - vbat_10s_last_val;
					if(vbat_sub<VBAT_SOC_UPDATE)
    248e:	1ad3      	subs	r3, r2, r3
    2490:	b29b      	uxth	r3, r3
    2492:	21f4      	movs	r1, #244	; 0xf4
    2494:	31ff      	adds	r1, #255	; 0xff
    2496:	428b      	cmp	r3, r1
    2498:	d816      	bhi.n	24c8 <Cap_Update_Check+0x228>
					{
						//电压查表
						capacity_volt = (uint32_t)Total_VBAT*5000/16384;
						new_cap_rate2 = VbatToSoc((uint16_t)capacity_volt);
    249a:	4844      	ldr	r0, [pc, #272]	; (25ac <Cap_Update_Check+0x30c>)
    249c:	4350      	muls	r0, r2
    249e:	0b80      	lsrs	r0, r0, #14
    24a0:	4b43      	ldr	r3, [pc, #268]	; (25b0 <Cap_Update_Check+0x310>)
    24a2:	4798      	blx	r3
						if((new_cap_rate2 <(g_sys_cap.val.re_cap_rate-15))&&(g_sys_cap.val.re_cap_rate>15))
    24a4:	4b43      	ldr	r3, [pc, #268]	; (25b4 <Cap_Update_Check+0x314>)
    24a6:	7c9b      	ldrb	r3, [r3, #18]
    24a8:	3b0f      	subs	r3, #15
    24aa:	4298      	cmp	r0, r3
    24ac:	d20c      	bcs.n	24c8 <Cap_Update_Check+0x228>
    24ae:	4b41      	ldr	r3, [pc, #260]	; (25b4 <Cap_Update_Check+0x314>)
    24b0:	7c9b      	ldrb	r3, [r3, #18]
    24b2:	b2db      	uxtb	r3, r3
    24b4:	2b0f      	cmp	r3, #15
    24b6:	d907      	bls.n	24c8 <Cap_Update_Check+0x228>
						{
							sys_flags.val.re_cap_update_flag = true;
    24b8:	4a37      	ldr	r2, [pc, #220]	; (2598 <Cap_Update_Check+0x2f8>)
    24ba:	7851      	ldrb	r1, [r2, #1]
    24bc:	2302      	movs	r3, #2
    24be:	430b      	orrs	r3, r1
    24c0:	7053      	strb	r3, [r2, #1]
							stop_cap_update_val =15;
    24c2:	220f      	movs	r2, #15
    24c4:	4b3e      	ldr	r3, [pc, #248]	; (25c0 <Cap_Update_Check+0x320>)
    24c6:	701a      	strb	r2, [r3, #0]
						}
					}
				}
				chg_delay =0;
    24c8:	2200      	movs	r2, #0
    24ca:	4b43      	ldr	r3, [pc, #268]	; (25d8 <Cap_Update_Check+0x338>)
    24cc:	701a      	strb	r2, [r3, #0]
    24ce:	e002      	b.n	24d6 <Cap_Update_Check+0x236>
			}
		}
		else
		{
			chg_delay =0;
    24d0:	2200      	movs	r2, #0
    24d2:	4b41      	ldr	r3, [pc, #260]	; (25d8 <Cap_Update_Check+0x338>)
    24d4:	701a      	strb	r2, [r3, #0]
		}
	}
	
	//假如出现电压补偿,那么进行补偿
	//最短1分钟一次电压补偿,补偿值是电量差/4，但是不低于1%
	if(sys_flags.val.re_cap_update_flag == true)
    24d6:	4b30      	ldr	r3, [pc, #192]	; (2598 <Cap_Update_Check+0x2f8>)
    24d8:	785b      	ldrb	r3, [r3, #1]
    24da:	079b      	lsls	r3, r3, #30
    24dc:	d558      	bpl.n	2590 <Cap_Update_Check+0x2f0>
	{
		//电压查表
		capacity_volt = (uint32_t)Total_VBAT*5000/16384;
    24de:	4b31      	ldr	r3, [pc, #196]	; (25a4 <Cap_Update_Check+0x304>)
		new_cap_rate = VbatToSoc((uint16_t)capacity_volt);
    24e0:	8818      	ldrh	r0, [r3, #0]
    24e2:	4b32      	ldr	r3, [pc, #200]	; (25ac <Cap_Update_Check+0x30c>)
    24e4:	4358      	muls	r0, r3
    24e6:	0b80      	lsrs	r0, r0, #14
    24e8:	4b31      	ldr	r3, [pc, #196]	; (25b0 <Cap_Update_Check+0x310>)
    24ea:	4798      	blx	r3
    24ec:	0002      	movs	r2, r0

		sys_flags.val.cap_update_end_flag = 1; //如果不清0,说明容量补偿完毕
    24ee:	492a      	ldr	r1, [pc, #168]	; (2598 <Cap_Update_Check+0x2f8>)
    24f0:	784c      	ldrb	r4, [r1, #1]
    24f2:	2310      	movs	r3, #16
    24f4:	4323      	orrs	r3, r4
    24f6:	704b      	strb	r3, [r1, #1]

		if((new_cap_rate -g_sys_cap.val.re_cap_rate>stop_cap_update_val)&&(new_cap_rate >g_sys_cap.val.re_cap_rate))
    24f8:	4b2e      	ldr	r3, [pc, #184]	; (25b4 <Cap_Update_Check+0x314>)
    24fa:	7c9b      	ldrb	r3, [r3, #18]
    24fc:	4930      	ldr	r1, [pc, #192]	; (25c0 <Cap_Update_Check+0x320>)
    24fe:	7809      	ldrb	r1, [r1, #0]
    2500:	1ac3      	subs	r3, r0, r3
    2502:	428b      	cmp	r3, r1
    2504:	dd1a      	ble.n	253c <Cap_Update_Check+0x29c>
    2506:	4b2b      	ldr	r3, [pc, #172]	; (25b4 <Cap_Update_Check+0x314>)
    2508:	7c9b      	ldrb	r3, [r3, #18]
    250a:	b2db      	uxtb	r3, r3
    250c:	4298      	cmp	r0, r3
    250e:	d915      	bls.n	253c <Cap_Update_Check+0x29c>
		{
			//差值除以4作为每次更新的容量值
			deta_cap_rate = new_cap_rate - g_sys_cap.val.re_cap_rate;
    2510:	4b28      	ldr	r3, [pc, #160]	; (25b4 <Cap_Update_Check+0x314>)
    2512:	7c9b      	ldrb	r3, [r3, #18]
    2514:	1ac3      	subs	r3, r0, r3
			deta_cap_rate>>=2;
    2516:	089b      	lsrs	r3, r3, #2
			sys_flags.val.cap_update_end_flag = 0;
			if(deta_cap_rate ==0)
    2518:	d005      	beq.n	2526 <Cap_Update_Check+0x286>
		if((new_cap_rate -g_sys_cap.val.re_cap_rate>stop_cap_update_val)&&(new_cap_rate >g_sys_cap.val.re_cap_rate))
		{
			//差值除以4作为每次更新的容量值
			deta_cap_rate = new_cap_rate - g_sys_cap.val.re_cap_rate;
			deta_cap_rate>>=2;
			sys_flags.val.cap_update_end_flag = 0;
    251a:	4d1f      	ldr	r5, [pc, #124]	; (2598 <Cap_Update_Check+0x2f8>)
    251c:	786c      	ldrb	r4, [r5, #1]
    251e:	2610      	movs	r6, #16
    2520:	43b4      	bics	r4, r6
    2522:	706c      	strb	r4, [r5, #1]
    2524:	e000      	b.n	2528 <Cap_Update_Check+0x288>
			if(deta_cap_rate ==0)
			{
				deta_cap_rate =1;
    2526:	2301      	movs	r3, #1
				sys_flags.val.cap_update_end_flag = 1;//低于4%的误差,即便是在补偿,认为补偿完了,可以做满电容量计算了
			}
			g_sys_cap.val.re_cap_rate_sum -= deta_cap_rate;//放电容量校准,容量回升,池子减少
    2528:	4d22      	ldr	r5, [pc, #136]	; (25b4 <Cap_Update_Check+0x314>)
    252a:	7dec      	ldrb	r4, [r5, #23]
    252c:	b2db      	uxtb	r3, r3
    252e:	1ae4      	subs	r4, r4, r3
    2530:	b264      	sxtb	r4, r4
    2532:	75ec      	strb	r4, [r5, #23]
			//deta_cap_rate = g_sys_cap.val.full_cap*deta_cap_rate/100;
			//g_sys_cap.val.cap_val = g_sys_cap.val.cap_val+deta_cap_rate;
			g_sys_cap.val.re_cap_rate = g_sys_cap.val.re_cap_rate + deta_cap_rate;//修正soc值20161010zzysoc3
    2534:	7cac      	ldrb	r4, [r5, #18]
    2536:	18e3      	adds	r3, r4, r3
    2538:	b2db      	uxtb	r3, r3
    253a:	74ab      	strb	r3, [r5, #18]
		}
		if((g_sys_cap.val.re_cap_rate -new_cap_rate>stop_cap_update_val)&&(g_sys_cap.val.re_cap_rate >new_cap_rate))
    253c:	4b1d      	ldr	r3, [pc, #116]	; (25b4 <Cap_Update_Check+0x314>)
    253e:	7c9b      	ldrb	r3, [r3, #18]
    2540:	1a1b      	subs	r3, r3, r0
    2542:	4299      	cmp	r1, r3
    2544:	da1f      	bge.n	2586 <Cap_Update_Check+0x2e6>
    2546:	4b1b      	ldr	r3, [pc, #108]	; (25b4 <Cap_Update_Check+0x314>)
    2548:	7c9b      	ldrb	r3, [r3, #18]
    254a:	b2db      	uxtb	r3, r3
    254c:	429a      	cmp	r2, r3
    254e:	d21a      	bcs.n	2586 <Cap_Update_Check+0x2e6>
		{
			deta_cap_rate = g_sys_cap.val.re_cap_rate -new_cap_rate;
    2550:	4b18      	ldr	r3, [pc, #96]	; (25b4 <Cap_Update_Check+0x314>)
    2552:	7c9b      	ldrb	r3, [r3, #18]
    2554:	1a18      	subs	r0, r3, r0
			deta_cap_rate>>=2;
    2556:	0880      	lsrs	r0, r0, #2
			sys_flags.val.cap_update_end_flag = 0;
			if(deta_cap_rate ==0)
    2558:	d005      	beq.n	2566 <Cap_Update_Check+0x2c6>
		}
		if((g_sys_cap.val.re_cap_rate -new_cap_rate>stop_cap_update_val)&&(g_sys_cap.val.re_cap_rate >new_cap_rate))
		{
			deta_cap_rate = g_sys_cap.val.re_cap_rate -new_cap_rate;
			deta_cap_rate>>=2;
			sys_flags.val.cap_update_end_flag = 0;
    255a:	4a0f      	ldr	r2, [pc, #60]	; (2598 <Cap_Update_Check+0x2f8>)
    255c:	7853      	ldrb	r3, [r2, #1]
    255e:	2110      	movs	r1, #16
    2560:	438b      	bics	r3, r1
    2562:	7053      	strb	r3, [r2, #1]
    2564:	e005      	b.n	2572 <Cap_Update_Check+0x2d2>
			if(deta_cap_rate ==0)
			{
				deta_cap_rate =1;
				sys_flags.val.cap_update_end_flag = 1;
    2566:	4a0c      	ldr	r2, [pc, #48]	; (2598 <Cap_Update_Check+0x2f8>)
    2568:	7851      	ldrb	r1, [r2, #1]
    256a:	2310      	movs	r3, #16
    256c:	430b      	orrs	r3, r1
    256e:	7053      	strb	r3, [r2, #1]
			deta_cap_rate = g_sys_cap.val.re_cap_rate -new_cap_rate;
			deta_cap_rate>>=2;
			sys_flags.val.cap_update_end_flag = 0;
			if(deta_cap_rate ==0)
			{
				deta_cap_rate =1;
    2570:	2001      	movs	r0, #1
				sys_flags.val.cap_update_end_flag = 1;
			}
			g_sys_cap.val.re_cap_rate_sum += deta_cap_rate;//放电容量校准,容量下降,池子增加
    2572:	4a10      	ldr	r2, [pc, #64]	; (25b4 <Cap_Update_Check+0x314>)
    2574:	7dd3      	ldrb	r3, [r2, #23]
    2576:	b2c0      	uxtb	r0, r0
    2578:	181b      	adds	r3, r3, r0
    257a:	b25b      	sxtb	r3, r3
    257c:	75d3      	strb	r3, [r2, #23]
			//deta_cap_rate = g_sys_cap.val.full_cap*deta_cap_rate/100;
			//g_sys_cap.val.cap_val = g_sys_cap.val.cap_val-deta_cap_rate;
			g_sys_cap.val.re_cap_rate = g_sys_cap.val.re_cap_rate-deta_cap_rate;//修正soc值20161010zzysoc3
    257e:	7c93      	ldrb	r3, [r2, #18]
    2580:	1a18      	subs	r0, r3, r0
    2582:	b2c0      	uxtb	r0, r0
    2584:	7490      	strb	r0, [r2, #18]
		}
		sys_flags.val.re_cap_update_flag = false;
    2586:	4a04      	ldr	r2, [pc, #16]	; (2598 <Cap_Update_Check+0x2f8>)
    2588:	7853      	ldrb	r3, [r2, #1]
    258a:	2102      	movs	r1, #2
    258c:	438b      	bics	r3, r1
    258e:	7053      	strb	r3, [r2, #1]
	}
}
    2590:	bd70      	pop	{r4, r5, r6, pc}
    2592:	46c0      	nop			; (mov r8, r8)
    2594:	20000f26 	.word	0x20000f26
    2598:	20000f28 	.word	0x20000f28
    259c:	200001f0 	.word	0x200001f0
    25a0:	200001e0 	.word	0x200001e0
    25a4:	20000ec4 	.word	0x20000ec4
    25a8:	200001e4 	.word	0x200001e4
    25ac:	00001388 	.word	0x00001388
    25b0:	00002251 	.word	0x00002251
    25b4:	20000ecc 	.word	0x20000ecc
    25b8:	20000d54 	.word	0x20000d54
    25bc:	00005d0d 	.word	0x00005d0d
    25c0:	200001de 	.word	0x200001de
    25c4:	20000e08 	.word	0x20000e08
    25c8:	000005af 	.word	0x000005af
    25cc:	200001e2 	.word	0x200001e2
    25d0:	200001ee 	.word	0x200001ee
    25d4:	00000c7f 	.word	0x00000c7f
    25d8:	200001dd 	.word	0x200001dd

000025dc <FullCap_Update>:
OUTPUT			: None
NOTICE			: 跟在电压补偿之后,根据cap_update_end_flag的状态进行判断是否进入更新
DATE			: 2016/06/24
*****************************************************************************/
void FullCap_Update(void)
{
    25dc:	b510      	push	{r4, lr}
	uint32_t full_cap_temp;
	//假如允许最大容量更新,那么更新最大容量
	if(nADC_CURRENT <CUR_DCH_01C) //182 = 1A
    25de:	4b57      	ldr	r3, [pc, #348]	; (273c <FullCap_Update+0x160>)
    25e0:	2200      	movs	r2, #0
    25e2:	5e9b      	ldrsh	r3, [r3, r2]
    25e4:	001a      	movs	r2, r3
    25e6:	32b6      	adds	r2, #182	; 0xb6
    25e8:	da3a      	bge.n	2660 <FullCap_Update+0x84>
	{
		if((nADC_TMONI_BAT_MAX <40)&&(nADC_TMONI_BAT_MIN >10))
    25ea:	4b55      	ldr	r3, [pc, #340]	; (2740 <FullCap_Update+0x164>)
    25ec:	881b      	ldrh	r3, [r3, #0]
    25ee:	2b27      	cmp	r3, #39	; 0x27
    25f0:	d827      	bhi.n	2642 <FullCap_Update+0x66>
    25f2:	4b54      	ldr	r3, [pc, #336]	; (2744 <FullCap_Update+0x168>)
    25f4:	881b      	ldrh	r3, [r3, #0]
    25f6:	2b0a      	cmp	r3, #10
    25f8:	d923      	bls.n	2642 <FullCap_Update+0x66>
		{
			temp_soc_err_cnt =0;
    25fa:	2200      	movs	r2, #0
    25fc:	4b52      	ldr	r3, [pc, #328]	; (2748 <FullCap_Update+0x16c>)
    25fe:	701a      	strb	r2, [r3, #0]
			if(sys_flags.val.cap_update_end_flag == 1)
    2600:	4b52      	ldr	r3, [pc, #328]	; (274c <FullCap_Update+0x170>)
    2602:	785b      	ldrb	r3, [r3, #1]
    2604:	06db      	lsls	r3, r3, #27
    2606:	d400      	bmi.n	260a <FullCap_Update+0x2e>
    2608:	e097      	b.n	273a <FullCap_Update+0x15e>
			{
				
				if(soc_fcc_save ==0)
    260a:	4b51      	ldr	r3, [pc, #324]	; (2750 <FullCap_Update+0x174>)
    260c:	781b      	ldrb	r3, [r3, #0]
    260e:	2b00      	cmp	r3, #0
    2610:	d10e      	bne.n	2630 <FullCap_Update+0x54>
				{
					soc_fcc_save = 1;
    2612:	3201      	adds	r2, #1
    2614:	4b4e      	ldr	r3, [pc, #312]	; (2750 <FullCap_Update+0x174>)
    2616:	701a      	strb	r2, [r3, #0]
					soc_fcc_reload = 0;
    2618:	2300      	movs	r3, #0
    261a:	4a4e      	ldr	r2, [pc, #312]	; (2754 <FullCap_Update+0x178>)
    261c:	7013      	strb	r3, [r2, #0]
					fullcap_reload_delay =0;
    261e:	4a4e      	ldr	r2, [pc, #312]	; (2758 <FullCap_Update+0x17c>)
    2620:	7013      	strb	r3, [r2, #0]
					g_sys_cap.val.cap_val2 = g_sys_cap.val.cap_val;
    2622:	4b4e      	ldr	r3, [pc, #312]	; (275c <FullCap_Update+0x180>)
    2624:	685a      	ldr	r2, [r3, #4]
    2626:	609a      	str	r2, [r3, #8]
					g_sys_cap.val.re_cap_rate2 = g_sys_cap.val.re_cap_rate;
    2628:	7c9a      	ldrb	r2, [r3, #18]
    262a:	b2d2      	uxtb	r2, r2
    262c:	74da      	strb	r2, [r3, #19]
    262e:	e084      	b.n	273a <FullCap_Update+0x15e>
				}
				else
				{
					if(soc_fcc_reload  == 1)
    2630:	4b48      	ldr	r3, [pc, #288]	; (2754 <FullCap_Update+0x178>)
    2632:	781b      	ldrb	r3, [r3, #0]
    2634:	2b01      	cmp	r3, #1
    2636:	d000      	beq.n	263a <FullCap_Update+0x5e>
    2638:	e07f      	b.n	273a <FullCap_Update+0x15e>
					{
						soc_fcc_save = 0;
    263a:	2200      	movs	r2, #0
    263c:	4b44      	ldr	r3, [pc, #272]	; (2750 <FullCap_Update+0x174>)
    263e:	701a      	strb	r2, [r3, #0]
    2640:	e07b      	b.n	273a <FullCap_Update+0x15e>
				}
			}
		}
		else
		{
			temp_soc_err_cnt++;
    2642:	4b41      	ldr	r3, [pc, #260]	; (2748 <FullCap_Update+0x16c>)
    2644:	781b      	ldrb	r3, [r3, #0]
    2646:	3301      	adds	r3, #1
    2648:	b2db      	uxtb	r3, r3
			if(temp_soc_err_cnt >3)
    264a:	2b03      	cmp	r3, #3
    264c:	d802      	bhi.n	2654 <FullCap_Update+0x78>
				}
			}
		}
		else
		{
			temp_soc_err_cnt++;
    264e:	4a3e      	ldr	r2, [pc, #248]	; (2748 <FullCap_Update+0x16c>)
    2650:	7013      	strb	r3, [r2, #0]
    2652:	e072      	b.n	273a <FullCap_Update+0x15e>
			if(temp_soc_err_cnt >3)
			{
				temp_soc_err_cnt =0;
    2654:	2300      	movs	r3, #0
    2656:	4a3c      	ldr	r2, [pc, #240]	; (2748 <FullCap_Update+0x16c>)
    2658:	7013      	strb	r3, [r2, #0]
				soc_fcc_save = 0;
    265a:	4a3d      	ldr	r2, [pc, #244]	; (2750 <FullCap_Update+0x174>)
    265c:	7013      	strb	r3, [r2, #0]
    265e:	e06c      	b.n	273a <FullCap_Update+0x15e>
			}
		}
	}
	else
	{
		if(nADC_CURRENT < CUR_CHG_01C)
    2660:	2bb5      	cmp	r3, #181	; 0xb5
    2662:	dc65      	bgt.n	2730 <FullCap_Update+0x154>
		{
			if(soc_fcc_save == 1)
    2664:	4b3a      	ldr	r3, [pc, #232]	; (2750 <FullCap_Update+0x174>)
    2666:	781b      	ldrb	r3, [r3, #0]
    2668:	2b01      	cmp	r3, #1
    266a:	d166      	bne.n	273a <FullCap_Update+0x15e>
			{
				soc_fcc_reload = 1;
    266c:	2201      	movs	r2, #1
    266e:	4b39      	ldr	r3, [pc, #228]	; (2754 <FullCap_Update+0x178>)
    2670:	701a      	strb	r2, [r3, #0]
			}

			if((soc_fcc_save == 1)&&(sys_flags.val.cap_update_end_flag == 1))
    2672:	4b36      	ldr	r3, [pc, #216]	; (274c <FullCap_Update+0x170>)
    2674:	785b      	ldrb	r3, [r3, #1]
    2676:	06db      	lsls	r3, r3, #27
    2678:	d55f      	bpl.n	273a <FullCap_Update+0x15e>
			{
				full_cap_temp = g_sys_cap.val.full_cap >>3;
    267a:	4938      	ldr	r1, [pc, #224]	; (275c <FullCap_Update+0x180>)
    267c:	880a      	ldrh	r2, [r1, #0]
				if((g_sys_cap.val.cap_val2 - g_sys_cap.val.cap_val) > full_cap_temp)
    267e:	688b      	ldr	r3, [r1, #8]
    2680:	6849      	ldr	r1, [r1, #4]
    2682:	08d2      	lsrs	r2, r2, #3
    2684:	1a5b      	subs	r3, r3, r1
    2686:	429a      	cmp	r2, r3
    2688:	d243      	bcs.n	2712 <FullCap_Update+0x136>
				{
					soc_fcc_save = 0;//不管成功与否,都需要重新开始记录
    268a:	2200      	movs	r2, #0
    268c:	4b30      	ldr	r3, [pc, #192]	; (2750 <FullCap_Update+0x174>)
    268e:	701a      	strb	r2, [r3, #0]
					if(afe_flags.val.afe_uv_flag== 0) //如果没有发生欠压保护就按原数据进行，发生了就按发生前的数据//修正soc值20161009zzysoc2
    2690:	4b33      	ldr	r3, [pc, #204]	; (2760 <FullCap_Update+0x184>)
    2692:	785b      	ldrb	r3, [r3, #1]
    2694:	07db      	lsls	r3, r3, #31
    2696:	d406      	bmi.n	26a6 <FullCap_Update+0xca>
					{
						uv_cap_val = g_sys_cap.val.cap_val;
    2698:	4b30      	ldr	r3, [pc, #192]	; (275c <FullCap_Update+0x180>)
    269a:	6859      	ldr	r1, [r3, #4]
    269c:	4a31      	ldr	r2, [pc, #196]	; (2764 <FullCap_Update+0x188>)
    269e:	6011      	str	r1, [r2, #0]
						uv_re_cap_rate = g_sys_cap.val.re_cap_rate;
    26a0:	7c9a      	ldrb	r2, [r3, #18]
    26a2:	4b31      	ldr	r3, [pc, #196]	; (2768 <FullCap_Update+0x18c>)
    26a4:	701a      	strb	r2, [r3, #0]
					}
					full_cap_temp = g_sys_cap.val.cap_val2 - uv_cap_val- g_sys_cap.val.cap_val3;//修正soc值20161010zzysoc4 增加cap_val3应为负值。
    26a6:	4c2d      	ldr	r4, [pc, #180]	; (275c <FullCap_Update+0x180>)
    26a8:	68a2      	ldr	r2, [r4, #8]
    26aa:	68e0      	ldr	r0, [r4, #12]
    26ac:	4b2d      	ldr	r3, [pc, #180]	; (2764 <FullCap_Update+0x188>)
    26ae:	681b      	ldr	r3, [r3, #0]
    26b0:	1ad3      	subs	r3, r2, r3
    26b2:	1a1b      	subs	r3, r3, r0
					full_cap_temp = full_cap_temp*100;
    26b4:	2064      	movs	r0, #100	; 0x64
    26b6:	4358      	muls	r0, r3
					full_cap_temp = full_cap_temp/(g_sys_cap.val.re_cap_rate2 - uv_re_cap_rate);
    26b8:	7ce3      	ldrb	r3, [r4, #19]
    26ba:	4a2b      	ldr	r2, [pc, #172]	; (2768 <FullCap_Update+0x18c>)
    26bc:	7811      	ldrb	r1, [r2, #0]
    26be:	1a59      	subs	r1, r3, r1
    26c0:	4b2a      	ldr	r3, [pc, #168]	; (276c <FullCap_Update+0x190>)
    26c2:	4798      	blx	r3
					//                    soc_fcc_save = 0;//不管成功与否,都需要重新开始记录
					//                    full_cap_temp = g_sys_cap.val.cap_val2 - g_sys_cap.val.cap_val- g_sys_cap.val.cap_val3;//修正soc值20161010zzysoc4 增加cap_val3应为负值。
					//                    full_cap_temp = full_cap_temp*100;
					//                    full_cap_temp = full_cap_temp/(g_sys_cap.val.re_cap_rate2 - g_sys_cap.val.re_cap_rate);

					if(full_cap_temp > g_sys_cap.val.full_cap)
    26c4:	8823      	ldrh	r3, [r4, #0]
    26c6:	b29b      	uxth	r3, r3
    26c8:	4298      	cmp	r0, r3
    26ca:	d910      	bls.n	26ee <FullCap_Update+0x112>
					{
						if((full_cap_temp - g_sys_cap.val.full_cap) < BAT_CAP_3PS)
    26cc:	8823      	ldrh	r3, [r4, #0]
    26ce:	1ac3      	subs	r3, r0, r3
    26d0:	4a27      	ldr	r2, [pc, #156]	; (2770 <FullCap_Update+0x194>)
    26d2:	4293      	cmp	r3, r2
    26d4:	d808      	bhi.n	26e8 <FullCap_Update+0x10c>
						{
							g_sys_cap.val.full_cap = full_cap_temp;
    26d6:	b280      	uxth	r0, r0
    26d8:	8020      	strh	r0, [r4, #0]
							
							EEPROM_Write_DATA(EEPROM_INDEX_FULL_CAP,g_sys_cap.val.full_cap,1);
    26da:	8821      	ldrh	r1, [r4, #0]
    26dc:	b289      	uxth	r1, r1
    26de:	2201      	movs	r2, #1
    26e0:	2002      	movs	r0, #2
    26e2:	4b24      	ldr	r3, [pc, #144]	; (2774 <FullCap_Update+0x198>)
    26e4:	4798      	blx	r3
    26e6:	e014      	b.n	2712 <FullCap_Update+0x136>
						}
						else
						{
							if((full_cap_temp - g_sys_cap.val.full_cap) >BAT_CAP_30PS)
    26e8:	4b1c      	ldr	r3, [pc, #112]	; (275c <FullCap_Update+0x180>)
    26ea:	881b      	ldrh	r3, [r3, #0]
    26ec:	e011      	b.n	2712 <FullCap_Update+0x136>
							}
						}
					}
					else
					{
						if((g_sys_cap.val.full_cap - full_cap_temp) < BAT_CAP_3PS)
    26ee:	4b1b      	ldr	r3, [pc, #108]	; (275c <FullCap_Update+0x180>)
    26f0:	881b      	ldrh	r3, [r3, #0]
    26f2:	1a1b      	subs	r3, r3, r0
    26f4:	4a1e      	ldr	r2, [pc, #120]	; (2770 <FullCap_Update+0x194>)
    26f6:	4293      	cmp	r3, r2
    26f8:	d809      	bhi.n	270e <FullCap_Update+0x132>
						{
							g_sys_cap.val.full_cap = full_cap_temp;
    26fa:	b280      	uxth	r0, r0
    26fc:	4b17      	ldr	r3, [pc, #92]	; (275c <FullCap_Update+0x180>)
    26fe:	8018      	strh	r0, [r3, #0]
							EEPROM_Write_DATA(EEPROM_INDEX_FULL_CAP,g_sys_cap.val.full_cap,1);
    2700:	8819      	ldrh	r1, [r3, #0]
    2702:	b289      	uxth	r1, r1
    2704:	2201      	movs	r2, #1
    2706:	2002      	movs	r0, #2
    2708:	4b1a      	ldr	r3, [pc, #104]	; (2774 <FullCap_Update+0x198>)
    270a:	4798      	blx	r3
    270c:	e001      	b.n	2712 <FullCap_Update+0x136>
						}
						else
						{
							if((full_cap_temp - g_sys_cap.val.full_cap) >BAT_CAP_30PS)
    270e:	4b13      	ldr	r3, [pc, #76]	; (275c <FullCap_Update+0x180>)
    2710:	881b      	ldrh	r3, [r3, #0]
								//                                sys_err_flags.val.fcc_update_err_flag =1;//XXY
							}
						}
					}
				}
				fullcap_reload_delay++;
    2712:	4b11      	ldr	r3, [pc, #68]	; (2758 <FullCap_Update+0x17c>)
    2714:	781b      	ldrb	r3, [r3, #0]
    2716:	3301      	adds	r3, #1
    2718:	b2db      	uxtb	r3, r3
				if(fullcap_reload_delay >20)
    271a:	2b14      	cmp	r3, #20
    271c:	d802      	bhi.n	2724 <FullCap_Update+0x148>
								//                                sys_err_flags.val.fcc_update_err_flag =1;//XXY
							}
						}
					}
				}
				fullcap_reload_delay++;
    271e:	4a0e      	ldr	r2, [pc, #56]	; (2758 <FullCap_Update+0x17c>)
    2720:	7013      	strb	r3, [r2, #0]
    2722:	e00a      	b.n	273a <FullCap_Update+0x15e>
				if(fullcap_reload_delay >20)
				{
					fullcap_reload_delay =0;
    2724:	2300      	movs	r3, #0
    2726:	4a0c      	ldr	r2, [pc, #48]	; (2758 <FullCap_Update+0x17c>)
    2728:	7013      	strb	r3, [r2, #0]
					soc_fcc_save = 0;//不管成功与否,都需要重新开始记录
    272a:	4a09      	ldr	r2, [pc, #36]	; (2750 <FullCap_Update+0x174>)
    272c:	7013      	strb	r3, [r2, #0]
    272e:	e004      	b.n	273a <FullCap_Update+0x15e>

			}
		}
		else
		{
			soc_fcc_save = 0;
    2730:	2300      	movs	r3, #0
    2732:	4a07      	ldr	r2, [pc, #28]	; (2750 <FullCap_Update+0x174>)
    2734:	7013      	strb	r3, [r2, #0]
			soc_fcc_reload =0;
    2736:	4a07      	ldr	r2, [pc, #28]	; (2754 <FullCap_Update+0x178>)
    2738:	7013      	strb	r3, [r2, #0]
		}
	}
}
    273a:	bd10      	pop	{r4, pc}
    273c:	20000f26 	.word	0x20000f26
    2740:	2000108c 	.word	0x2000108c
    2744:	20000e08 	.word	0x20000e08
    2748:	200001ec 	.word	0x200001ec
    274c:	20000f28 	.word	0x20000f28
    2750:	200001dc 	.word	0x200001dc
    2754:	200001df 	.word	0x200001df
    2758:	200001e6 	.word	0x200001e6
    275c:	20000ecc 	.word	0x20000ecc
    2760:	20001094 	.word	0x20001094
    2764:	200001f4 	.word	0x200001f4
    2768:	200001ea 	.word	0x200001ea
    276c:	00005bf9 	.word	0x00005bf9
    2770:	000004af 	.word	0x000004af
    2774:	00001669 	.word	0x00001669

00002778 <SOC_FLASH_Save>:
OUTPUT			: None
NOTICE			:
DATE			: 2016/06/24
*****************************************************************************/
void SOC_FLASH_Save(void)
{
    2778:	b510      	push	{r4, lr}
	if((g_sys_cap.val.re_cap_rate > g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate - g_sys_cap.val.re_cap_rate_old)>0))
    277a:	4a21      	ldr	r2, [pc, #132]	; (2800 <SOC_FLASH_Save+0x88>)
    277c:	7c93      	ldrb	r3, [r2, #18]
    277e:	7d12      	ldrb	r2, [r2, #20]
    2780:	b2db      	uxtb	r3, r3
    2782:	4293      	cmp	r3, r2
    2784:	d91a      	bls.n	27bc <SOC_FLASH_Save+0x44>
    2786:	4a1e      	ldr	r2, [pc, #120]	; (2800 <SOC_FLASH_Save+0x88>)
    2788:	7c93      	ldrb	r3, [r2, #18]
    278a:	7d12      	ldrb	r2, [r2, #20]
    278c:	1a9b      	subs	r3, r3, r2
    278e:	2b00      	cmp	r3, #0
    2790:	dd14      	ble.n	27bc <SOC_FLASH_Save+0x44>
	{
		cap_save_delay_cnt++;
    2792:	4b1c      	ldr	r3, [pc, #112]	; (2804 <SOC_FLASH_Save+0x8c>)
    2794:	781b      	ldrb	r3, [r3, #0]
    2796:	3301      	adds	r3, #1
    2798:	b2db      	uxtb	r3, r3
		if(cap_save_delay_cnt >10)
    279a:	2b0a      	cmp	r3, #10
    279c:	d802      	bhi.n	27a4 <SOC_FLASH_Save+0x2c>
*****************************************************************************/
void SOC_FLASH_Save(void)
{
	if((g_sys_cap.val.re_cap_rate > g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate - g_sys_cap.val.re_cap_rate_old)>0))
	{
		cap_save_delay_cnt++;
    279e:	4a19      	ldr	r2, [pc, #100]	; (2804 <SOC_FLASH_Save+0x8c>)
    27a0:	7013      	strb	r3, [r2, #0]
    27a2:	e00b      	b.n	27bc <SOC_FLASH_Save+0x44>
		if(cap_save_delay_cnt >10)
		{
			cap_save_delay_cnt =0;
    27a4:	2200      	movs	r2, #0
    27a6:	4b17      	ldr	r3, [pc, #92]	; (2804 <SOC_FLASH_Save+0x8c>)
    27a8:	701a      	strb	r2, [r3, #0]

			g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    27aa:	4b15      	ldr	r3, [pc, #84]	; (2800 <SOC_FLASH_Save+0x88>)
    27ac:	7c9a      	ldrb	r2, [r3, #18]
    27ae:	b2d2      	uxtb	r2, r2
    27b0:	751a      	strb	r2, [r3, #20]
			EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL,g_sys_cap.val.re_cap_rate,0);
    27b2:	7c99      	ldrb	r1, [r3, #18]
    27b4:	2200      	movs	r2, #0
    27b6:	2001      	movs	r0, #1
    27b8:	4b13      	ldr	r3, [pc, #76]	; (2808 <SOC_FLASH_Save+0x90>)
    27ba:	4798      	blx	r3
		}
	}
	if((g_sys_cap.val.re_cap_rate < g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate_old - g_sys_cap.val.re_cap_rate)>0))
    27bc:	4a10      	ldr	r2, [pc, #64]	; (2800 <SOC_FLASH_Save+0x88>)
    27be:	7c93      	ldrb	r3, [r2, #18]
    27c0:	7d12      	ldrb	r2, [r2, #20]
    27c2:	b2db      	uxtb	r3, r3
    27c4:	4293      	cmp	r3, r2
    27c6:	d21a      	bcs.n	27fe <SOC_FLASH_Save+0x86>
    27c8:	4a0d      	ldr	r2, [pc, #52]	; (2800 <SOC_FLASH_Save+0x88>)
    27ca:	7d13      	ldrb	r3, [r2, #20]
    27cc:	7c92      	ldrb	r2, [r2, #18]
    27ce:	1a9b      	subs	r3, r3, r2
    27d0:	2b00      	cmp	r3, #0
    27d2:	dd14      	ble.n	27fe <SOC_FLASH_Save+0x86>
	{
		cap_save_delay_cnt ++;
    27d4:	4b0b      	ldr	r3, [pc, #44]	; (2804 <SOC_FLASH_Save+0x8c>)
    27d6:	781b      	ldrb	r3, [r3, #0]
    27d8:	3301      	adds	r3, #1
    27da:	b2db      	uxtb	r3, r3
		if(cap_save_delay_cnt >10)
    27dc:	2b0a      	cmp	r3, #10
    27de:	d802      	bhi.n	27e6 <SOC_FLASH_Save+0x6e>
			EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL,g_sys_cap.val.re_cap_rate,0);
		}
	}
	if((g_sys_cap.val.re_cap_rate < g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate_old - g_sys_cap.val.re_cap_rate)>0))
	{
		cap_save_delay_cnt ++;
    27e0:	4a08      	ldr	r2, [pc, #32]	; (2804 <SOC_FLASH_Save+0x8c>)
    27e2:	7013      	strb	r3, [r2, #0]
    27e4:	e00b      	b.n	27fe <SOC_FLASH_Save+0x86>
		if(cap_save_delay_cnt >10)
		{
			cap_save_delay_cnt =0;
    27e6:	2200      	movs	r2, #0
    27e8:	4b06      	ldr	r3, [pc, #24]	; (2804 <SOC_FLASH_Save+0x8c>)
    27ea:	701a      	strb	r2, [r3, #0]
			g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    27ec:	4b04      	ldr	r3, [pc, #16]	; (2800 <SOC_FLASH_Save+0x88>)
    27ee:	7c9a      	ldrb	r2, [r3, #18]
    27f0:	b2d2      	uxtb	r2, r2
    27f2:	751a      	strb	r2, [r3, #20]
			EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL,g_sys_cap.val.re_cap_rate,0);
    27f4:	7c99      	ldrb	r1, [r3, #18]
    27f6:	2200      	movs	r2, #0
    27f8:	2001      	movs	r0, #1
    27fa:	4b03      	ldr	r3, [pc, #12]	; (2808 <SOC_FLASH_Save+0x90>)
    27fc:	4798      	blx	r3
		}
	}
}
    27fe:	bd10      	pop	{r4, pc}
    2800:	20000ecc 	.word	0x20000ecc
    2804:	200001e3 	.word	0x200001e3
    2808:	00001669 	.word	0x00001669

0000280c <BatCycleProc>:
NOTICE			: 循环次数分为3类,常规循环:累计超过7%的放电容量,记录1次.
NOTICE          : 深度放电:电压低于3V|连续放电超过50%,记录一次.深度充电:电压高于4.1V|连续充电超过50%记录一次.
DATE			: 2016/06/27
*****************************************************************************/
void BatCycleProc(void)
{
    280c:	b510      	push	{r4, lr}
	uint8_t soc_rate;
	//常规循环
	if((nADC_CURRENT <CURRENT_DCH_05A)&&(g_sys_cap.val.cycle_record_flag ==0))
    280e:	4b86      	ldr	r3, [pc, #536]	; (2a28 <BatCycleProc+0x21c>)
    2810:	7e1b      	ldrb	r3, [r3, #24]
    2812:	2b00      	cmp	r3, #0
    2814:	d131      	bne.n	287a <BatCycleProc+0x6e>
	{
		if(g_sys_cap.val.re_cap_rate_record <g_sys_cap.val.re_cap_rate)
    2816:	4a84      	ldr	r2, [pc, #528]	; (2a28 <BatCycleProc+0x21c>)
    2818:	7d93      	ldrb	r3, [r2, #22]
    281a:	7c92      	ldrb	r2, [r2, #18]
    281c:	b2db      	uxtb	r3, r3
    281e:	4293      	cmp	r3, r2
    2820:	d204      	bcs.n	282c <BatCycleProc+0x20>
		{
			g_sys_cap.val.re_cap_rate_record = g_sys_cap.val.re_cap_rate;
    2822:	4a81      	ldr	r2, [pc, #516]	; (2a28 <BatCycleProc+0x21c>)
    2824:	7c93      	ldrb	r3, [r2, #18]
    2826:	b2db      	uxtb	r3, r3
    2828:	7593      	strb	r3, [r2, #22]
    282a:	e029      	b.n	2880 <BatCycleProc+0x74>
		}
		else
		{
			//在放电状态,进行上次放电容量 - 当前放电容量 ,大于等于1%自然会存入
			soc_rate =g_sys_cap.val.re_cap_rate_record - g_sys_cap.val.re_cap_rate;
    282c:	497e      	ldr	r1, [pc, #504]	; (2a28 <BatCycleProc+0x21c>)
    282e:	7d88      	ldrb	r0, [r1, #22]
    2830:	7c8b      	ldrb	r3, [r1, #18]
			g_sys_cap.val.re_cap_rate_sum += soc_rate;
    2832:	7dca      	ldrb	r2, [r1, #23]
    2834:	b252      	sxtb	r2, r2
    2836:	1ad3      	subs	r3, r2, r3
    2838:	18c3      	adds	r3, r0, r3
    283a:	b25b      	sxtb	r3, r3
    283c:	75cb      	strb	r3, [r1, #23]
			g_sys_cap.val.re_cap_rate_record = g_sys_cap.val.re_cap_rate;
    283e:	7c8b      	ldrb	r3, [r1, #18]
    2840:	b2db      	uxtb	r3, r3
    2842:	758b      	strb	r3, [r1, #22]
			//一般来说,电压校准不会超过这个值,如果超过了7%误差值,只能当做是一次放电.除非电压补偿超过了14%
			//如果为负,那么需要等到转正了才能减少--电压补偿原因
			if(g_sys_cap.val.re_cap_rate_sum >6)
    2844:	7dcb      	ldrb	r3, [r1, #23]
    2846:	b25b      	sxtb	r3, r3
    2848:	2b06      	cmp	r3, #6
    284a:	dd19      	ble.n	2880 <BatCycleProc+0x74>
			{
				if(g_sys_cap.val.re_cap_rate_sum >100)//数据异常,不应该记录,软件防死
    284c:	7dcb      	ldrb	r3, [r1, #23]
    284e:	b25b      	sxtb	r3, r3
    2850:	2b64      	cmp	r3, #100	; 0x64
    2852:	dd01      	ble.n	2858 <BatCycleProc+0x4c>
				{
					g_sys_cap.val.re_cap_rate_sum =0;
    2854:	2200      	movs	r2, #0
    2856:	75ca      	strb	r2, [r1, #23]
				}
				//                soc_rate= g_sys_cap.val.re_cap_rate_sum/7;
				g_sys_cap.val.bat_cycle_cnt+= 1;
    2858:	4c73      	ldr	r4, [pc, #460]	; (2a28 <BatCycleProc+0x21c>)
    285a:	8ca3      	ldrh	r3, [r4, #36]	; 0x24
    285c:	3301      	adds	r3, #1
    285e:	b29b      	uxth	r3, r3
    2860:	84a3      	strh	r3, [r4, #36]	; 0x24
				g_sys_cap.val.re_cap_rate_sum =0;//除了上电不进行清0
    2862:	2300      	movs	r3, #0
    2864:	75e3      	strb	r3, [r4, #23]
				EEPROM_Write_DATA(EEPROM_INDEX_CYCLE,g_sys_cap.val.bat_cycle_cnt,1);
    2866:	8ca1      	ldrh	r1, [r4, #36]	; 0x24
    2868:	b289      	uxth	r1, r1
    286a:	2201      	movs	r2, #1
    286c:	2004      	movs	r0, #4
    286e:	4b6f      	ldr	r3, [pc, #444]	; (2a2c <BatCycleProc+0x220>)
    2870:	4798      	blx	r3
				g_sys_cap.val.cycle_record_flag = g_sys_cap.val.re_cap_rate;//记录一次以后,不再记录,等待下次记录时机，为0也不担心
    2872:	7ca3      	ldrb	r3, [r4, #18]
    2874:	b2db      	uxtb	r3, r3
    2876:	7623      	strb	r3, [r4, #24]
    2878:	e002      	b.n	2880 <BatCycleProc+0x74>
			}
		}
	}
	else
	{
		g_sys_cap.val.re_cap_rate_record =0;//不在放电归0,保证放电可以正常记录
    287a:	2200      	movs	r2, #0
    287c:	4b6a      	ldr	r3, [pc, #424]	; (2a28 <BatCycleProc+0x21c>)
    287e:	759a      	strb	r2, [r3, #22]
	}
	
	
	if(nADC_CURRENT >CUR_CHG_01C)
    2880:	4b6b      	ldr	r3, [pc, #428]	; (2a30 <BatCycleProc+0x224>)
    2882:	2200      	movs	r2, #0
    2884:	5e9b      	ldrsh	r3, [r3, r2]
    2886:	2bb6      	cmp	r3, #182	; 0xb6
    2888:	dd11      	ble.n	28ae <BatCycleProc+0xa2>
	{
		if(g_sys_cap.val.cycle_record_flag >0)
    288a:	4b67      	ldr	r3, [pc, #412]	; (2a28 <BatCycleProc+0x21c>)
    288c:	7e1b      	ldrb	r3, [r3, #24]
    288e:	2b00      	cmp	r3, #0
    2890:	d00d      	beq.n	28ae <BatCycleProc+0xa2>
		{
			//在记录循环次数以后,累计充电时间超过10分钟,清除记录标志,方法2.
			chg_record_cnt++;
    2892:	4a68      	ldr	r2, [pc, #416]	; (2a34 <BatCycleProc+0x228>)
    2894:	8813      	ldrh	r3, [r2, #0]
    2896:	3301      	adds	r3, #1
    2898:	b29b      	uxth	r3, r3
    289a:	8013      	strh	r3, [r2, #0]
			if(chg_record_cnt >2400)  //240 = 1min
    289c:	2296      	movs	r2, #150	; 0x96
    289e:	0112      	lsls	r2, r2, #4
    28a0:	4293      	cmp	r3, r2
    28a2:	d904      	bls.n	28ae <BatCycleProc+0xa2>
			{
				g_sys_cap.val.cycle_record_flag =0;
    28a4:	2300      	movs	r3, #0
    28a6:	4a60      	ldr	r2, [pc, #384]	; (2a28 <BatCycleProc+0x21c>)
    28a8:	7613      	strb	r3, [r2, #24]
				chg_record_cnt =0;
    28aa:	4a62      	ldr	r2, [pc, #392]	; (2a34 <BatCycleProc+0x228>)
    28ac:	8013      	strh	r3, [r2, #0]
	}
	
	//深度放电
	if(nADC_CURRENT <CURRENT_DCH_05A)
	{
		if(g_sys_cap.val.deep_cycle_rate_record <g_sys_cap.val.re_cap_rate)
    28ae:	4a5e      	ldr	r2, [pc, #376]	; (2a28 <BatCycleProc+0x21c>)
    28b0:	7e53      	ldrb	r3, [r2, #25]
    28b2:	7c92      	ldrb	r2, [r2, #18]
    28b4:	b2db      	uxtb	r3, r3
    28b6:	4293      	cmp	r3, r2
    28b8:	d203      	bcs.n	28c2 <BatCycleProc+0xb6>
		{
			g_sys_cap.val.deep_cycle_rate_record = g_sys_cap.val.re_cap_rate;
    28ba:	4a5b      	ldr	r2, [pc, #364]	; (2a28 <BatCycleProc+0x21c>)
    28bc:	7c93      	ldrb	r3, [r2, #18]
    28be:	b2db      	uxtb	r3, r3
    28c0:	7653      	strb	r3, [r2, #25]
		}
		soc_rate = g_sys_cap.val.deep_cycle_rate_record -g_sys_cap.val.re_cap_rate;
    28c2:	4959      	ldr	r1, [pc, #356]	; (2a28 <BatCycleProc+0x21c>)
    28c4:	7e4a      	ldrb	r2, [r1, #25]
    28c6:	7c88      	ldrb	r0, [r1, #18]
		g_sys_cap.val.deep_rate_sum += soc_rate;
    28c8:	7e8b      	ldrb	r3, [r1, #26]
    28ca:	189b      	adds	r3, r3, r2
    28cc:	1a1b      	subs	r3, r3, r0
    28ce:	b2db      	uxtb	r3, r3
    28d0:	768b      	strb	r3, [r1, #26]
		if(g_sys_cap.val.deep_rate_sum >50)
    28d2:	7e8b      	ldrb	r3, [r1, #26]
    28d4:	b2db      	uxtb	r3, r3
    28d6:	2b32      	cmp	r3, #50	; 0x32
    28d8:	d90b      	bls.n	28f2 <BatCycleProc+0xe6>
		{
			g_sys_cap.val.deep_dch_cycle_cnt++;
    28da:	8ccb      	ldrh	r3, [r1, #38]	; 0x26
    28dc:	3301      	adds	r3, #1
    28de:	b29b      	uxth	r3, r3
    28e0:	84cb      	strh	r3, [r1, #38]	; 0x26
			g_sys_cap.val.deep_rate_sum =0;//20160815  AID 增加清0
    28e2:	2300      	movs	r3, #0
    28e4:	768b      	strb	r3, [r1, #26]
			EEPROM_Write_DATA(EEPROM_INDEX_DEEP_DCH_CYCLE,g_sys_cap.val.deep_dch_cycle_cnt,1);
    28e6:	8cc9      	ldrh	r1, [r1, #38]	; 0x26
    28e8:	b289      	uxth	r1, r1
    28ea:	2201      	movs	r2, #1
    28ec:	2006      	movs	r0, #6
    28ee:	4b4f      	ldr	r3, [pc, #316]	; (2a2c <BatCycleProc+0x220>)
    28f0:	4798      	blx	r3
		if(nADC_CURRENT >CUR_CHG_01C)
		{
			g_sys_cap.val.deep_rate_sum =0;
		}
	}
	if(nADC_CELL_MIN <VCELL_DEEP_DCH)
    28f2:	4b51      	ldr	r3, [pc, #324]	; (2a38 <BatCycleProc+0x22c>)
    28f4:	881b      	ldrh	r3, [r3, #0]
    28f6:	4a51      	ldr	r2, [pc, #324]	; (2a3c <BatCycleProc+0x230>)
    28f8:	4293      	cmp	r3, r2
    28fa:	d821      	bhi.n	2940 <BatCycleProc+0x134>
	{
		if(g_sys_cap.val.deep_dch_volt_delay <200)
    28fc:	4b4a      	ldr	r3, [pc, #296]	; (2a28 <BatCycleProc+0x21c>)
    28fe:	7edb      	ldrb	r3, [r3, #27]
    2900:	b2db      	uxtb	r3, r3
    2902:	2bc7      	cmp	r3, #199	; 0xc7
    2904:	d804      	bhi.n	2910 <BatCycleProc+0x104>
		{
			g_sys_cap.val.deep_dch_volt_delay++;
    2906:	4a48      	ldr	r2, [pc, #288]	; (2a28 <BatCycleProc+0x21c>)
    2908:	7ed3      	ldrb	r3, [r2, #27]
    290a:	3301      	adds	r3, #1
    290c:	b2db      	uxtb	r3, r3
    290e:	76d3      	strb	r3, [r2, #27]
		}
		if(g_sys_cap.val.deep_dch_volt_delay>50)
    2910:	4b45      	ldr	r3, [pc, #276]	; (2a28 <BatCycleProc+0x21c>)
    2912:	7edb      	ldrb	r3, [r3, #27]
    2914:	b2db      	uxtb	r3, r3
    2916:	2b32      	cmp	r3, #50	; 0x32
    2918:	d921      	bls.n	295e <BatCycleProc+0x152>
		{
			if(g_sys_cap.val.deep_dch_volt_delay <100)
    291a:	4b43      	ldr	r3, [pc, #268]	; (2a28 <BatCycleProc+0x21c>)
    291c:	7edb      	ldrb	r3, [r3, #27]
    291e:	b2db      	uxtb	r3, r3
    2920:	2b63      	cmp	r3, #99	; 0x63
    2922:	d81c      	bhi.n	295e <BatCycleProc+0x152>
			{
				g_sys_cap.val.deep_dch_volt_delay = 200;
    2924:	4a40      	ldr	r2, [pc, #256]	; (2a28 <BatCycleProc+0x21c>)
    2926:	23c8      	movs	r3, #200	; 0xc8
    2928:	76d3      	strb	r3, [r2, #27]
				g_sys_cap.val.deep_dch_cycle_cnt++;
    292a:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
    292c:	3301      	adds	r3, #1
    292e:	b29b      	uxth	r3, r3
    2930:	84d3      	strh	r3, [r2, #38]	; 0x26
				EEPROM_Write_DATA(EEPROM_INDEX_DEEP_DCH_CYCLE,g_sys_cap.val.deep_dch_cycle_cnt,1);
    2932:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
    2934:	b289      	uxth	r1, r1
    2936:	2201      	movs	r2, #1
    2938:	2006      	movs	r0, #6
    293a:	4b3c      	ldr	r3, [pc, #240]	; (2a2c <BatCycleProc+0x220>)
    293c:	4798      	blx	r3
    293e:	e00e      	b.n	295e <BatCycleProc+0x152>
			}
		}
	}
	else
	{
		if(nADC_CELL_MIN >VCELL_DEEP_DCH_CLEAR)
    2940:	4a3f      	ldr	r2, [pc, #252]	; (2a40 <BatCycleProc+0x234>)
    2942:	4293      	cmp	r3, r2
    2944:	d903      	bls.n	294e <BatCycleProc+0x142>
		{
			g_sys_cap.val.deep_dch_volt_delay =0;
    2946:	2200      	movs	r2, #0
    2948:	4b37      	ldr	r3, [pc, #220]	; (2a28 <BatCycleProc+0x21c>)
    294a:	76da      	strb	r2, [r3, #27]
    294c:	e007      	b.n	295e <BatCycleProc+0x152>
		}
		else
		{
			if(g_sys_cap.val.deep_dch_volt_delay<200)
    294e:	4b36      	ldr	r3, [pc, #216]	; (2a28 <BatCycleProc+0x21c>)
    2950:	7edb      	ldrb	r3, [r3, #27]
    2952:	b2db      	uxtb	r3, r3
    2954:	2bc7      	cmp	r3, #199	; 0xc7
    2956:	d802      	bhi.n	295e <BatCycleProc+0x152>
			{
				g_sys_cap.val.deep_dch_volt_delay =0;
    2958:	2200      	movs	r2, #0
    295a:	4b33      	ldr	r3, [pc, #204]	; (2a28 <BatCycleProc+0x21c>)
    295c:	76da      	strb	r2, [r3, #27]
			}
		}
	}
	//深度充电
	if(nADC_CURRENT >CUR_CHG_01C)
    295e:	4b34      	ldr	r3, [pc, #208]	; (2a30 <BatCycleProc+0x224>)
    2960:	2200      	movs	r2, #0
    2962:	5e9b      	ldrsh	r3, [r3, r2]
    2964:	2bb6      	cmp	r3, #182	; 0xb6
    2966:	dd22      	ble.n	29ae <BatCycleProc+0x1a2>
	{
		if(g_sys_cap.val.deep_cycle_chg_record >g_sys_cap.val.re_cap_rate)
    2968:	4a2f      	ldr	r2, [pc, #188]	; (2a28 <BatCycleProc+0x21c>)
    296a:	7f13      	ldrb	r3, [r2, #28]
    296c:	7c92      	ldrb	r2, [r2, #18]
    296e:	b2db      	uxtb	r3, r3
    2970:	4293      	cmp	r3, r2
    2972:	d903      	bls.n	297c <BatCycleProc+0x170>
		{
			g_sys_cap.val.deep_cycle_chg_record = g_sys_cap.val.re_cap_rate;
    2974:	4a2c      	ldr	r2, [pc, #176]	; (2a28 <BatCycleProc+0x21c>)
    2976:	7c93      	ldrb	r3, [r2, #18]
    2978:	b2db      	uxtb	r3, r3
    297a:	7713      	strb	r3, [r2, #28]
		}
		soc_rate = g_sys_cap.val.re_cap_rate -g_sys_cap.val.deep_cycle_chg_record;
    297c:	492a      	ldr	r1, [pc, #168]	; (2a28 <BatCycleProc+0x21c>)
    297e:	7c8a      	ldrb	r2, [r1, #18]
    2980:	7f08      	ldrb	r0, [r1, #28]
		g_sys_cap.val.deep_rate_chgsum += soc_rate;
    2982:	7f4b      	ldrb	r3, [r1, #29]
    2984:	189b      	adds	r3, r3, r2
    2986:	1a1b      	subs	r3, r3, r0
    2988:	b2db      	uxtb	r3, r3
    298a:	774b      	strb	r3, [r1, #29]
		if(g_sys_cap.val.deep_rate_chgsum >50)
    298c:	7f4b      	ldrb	r3, [r1, #29]
    298e:	b2db      	uxtb	r3, r3
    2990:	2b32      	cmp	r3, #50	; 0x32
    2992:	d911      	bls.n	29b8 <BatCycleProc+0x1ac>
		{
			g_sys_cap.val.deep_chg_cycle_cnt++;
    2994:	8d0b      	ldrh	r3, [r1, #40]	; 0x28
    2996:	3301      	adds	r3, #1
    2998:	b29b      	uxth	r3, r3
    299a:	850b      	strh	r3, [r1, #40]	; 0x28
			g_sys_cap.val.deep_rate_chgsum =0;//20160815  AID 增加清0
    299c:	2300      	movs	r3, #0
    299e:	774b      	strb	r3, [r1, #29]
			EEPROM_Write_DATA(EEPROM_INDEX_DEEP_CHG_CYCLE,g_sys_cap.val.deep_chg_cycle_cnt,1);
    29a0:	8d09      	ldrh	r1, [r1, #40]	; 0x28
    29a2:	b289      	uxth	r1, r1
    29a4:	2201      	movs	r2, #1
    29a6:	2008      	movs	r0, #8
    29a8:	4b20      	ldr	r3, [pc, #128]	; (2a2c <BatCycleProc+0x220>)
    29aa:	4798      	blx	r3
    29ac:	e004      	b.n	29b8 <BatCycleProc+0x1ac>
		}
	}
	else
	{
		g_sys_cap.val.deep_cycle_chg_record =100;
    29ae:	4b1e      	ldr	r3, [pc, #120]	; (2a28 <BatCycleProc+0x21c>)
    29b0:	2264      	movs	r2, #100	; 0x64
    29b2:	771a      	strb	r2, [r3, #28]
		if(nADC_CURRENT <CURRENT_DCH_05A)
		{
			g_sys_cap.val.deep_rate_chgsum =0;
    29b4:	2200      	movs	r2, #0
    29b6:	775a      	strb	r2, [r3, #29]
		}
	}
	
	if(nADC_CELL_MAX >VCELL_DEEP_HIGH_CHG)
    29b8:	4b22      	ldr	r3, [pc, #136]	; (2a44 <BatCycleProc+0x238>)
    29ba:	881b      	ldrh	r3, [r3, #0]
    29bc:	4a22      	ldr	r2, [pc, #136]	; (2a48 <BatCycleProc+0x23c>)
    29be:	4293      	cmp	r3, r2
    29c0:	d921      	bls.n	2a06 <BatCycleProc+0x1fa>
	{
		if(g_sys_cap.val.deep_chg_volt_delay <200)
    29c2:	4b19      	ldr	r3, [pc, #100]	; (2a28 <BatCycleProc+0x21c>)
    29c4:	7f9b      	ldrb	r3, [r3, #30]
    29c6:	b2db      	uxtb	r3, r3
    29c8:	2bc7      	cmp	r3, #199	; 0xc7
    29ca:	d804      	bhi.n	29d6 <BatCycleProc+0x1ca>
		{
			g_sys_cap.val.deep_chg_volt_delay++;
    29cc:	4a16      	ldr	r2, [pc, #88]	; (2a28 <BatCycleProc+0x21c>)
    29ce:	7f93      	ldrb	r3, [r2, #30]
    29d0:	3301      	adds	r3, #1
    29d2:	b2db      	uxtb	r3, r3
    29d4:	7793      	strb	r3, [r2, #30]
		}
		if(g_sys_cap.val.deep_chg_volt_delay>50)
    29d6:	4b14      	ldr	r3, [pc, #80]	; (2a28 <BatCycleProc+0x21c>)
    29d8:	7f9b      	ldrb	r3, [r3, #30]
    29da:	b2db      	uxtb	r3, r3
    29dc:	2b32      	cmp	r3, #50	; 0x32
    29de:	d921      	bls.n	2a24 <BatCycleProc+0x218>
		{
			if(g_sys_cap.val.deep_chg_volt_delay <100)
    29e0:	4b11      	ldr	r3, [pc, #68]	; (2a28 <BatCycleProc+0x21c>)
    29e2:	7f9b      	ldrb	r3, [r3, #30]
    29e4:	b2db      	uxtb	r3, r3
    29e6:	2b63      	cmp	r3, #99	; 0x63
    29e8:	d81c      	bhi.n	2a24 <BatCycleProc+0x218>
			{
				g_sys_cap.val.deep_chg_volt_delay = 200;
    29ea:	4a0f      	ldr	r2, [pc, #60]	; (2a28 <BatCycleProc+0x21c>)
    29ec:	23c8      	movs	r3, #200	; 0xc8
    29ee:	7793      	strb	r3, [r2, #30]
				g_sys_cap.val.deep_chg_cycle_cnt++;
    29f0:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    29f2:	3301      	adds	r3, #1
    29f4:	b29b      	uxth	r3, r3
    29f6:	8513      	strh	r3, [r2, #40]	; 0x28
				EEPROM_Write_DATA(EEPROM_INDEX_DEEP_CHG_CYCLE,g_sys_cap.val.deep_chg_cycle_cnt,1);
    29f8:	8d11      	ldrh	r1, [r2, #40]	; 0x28
    29fa:	b289      	uxth	r1, r1
    29fc:	2201      	movs	r2, #1
    29fe:	2008      	movs	r0, #8
    2a00:	4b0a      	ldr	r3, [pc, #40]	; (2a2c <BatCycleProc+0x220>)
    2a02:	4798      	blx	r3
    2a04:	e00e      	b.n	2a24 <BatCycleProc+0x218>
			}
		}
	}
	else
	{
		if(nADC_CELL_MAX <VCELL_DEEP_CHG_CLEAR)
    2a06:	4a11      	ldr	r2, [pc, #68]	; (2a4c <BatCycleProc+0x240>)
    2a08:	4293      	cmp	r3, r2
    2a0a:	d803      	bhi.n	2a14 <BatCycleProc+0x208>
		{
			g_sys_cap.val.deep_chg_volt_delay =0;
    2a0c:	2200      	movs	r2, #0
    2a0e:	4b06      	ldr	r3, [pc, #24]	; (2a28 <BatCycleProc+0x21c>)
    2a10:	779a      	strb	r2, [r3, #30]
    2a12:	e007      	b.n	2a24 <BatCycleProc+0x218>
		}
		else
		{
			if(g_sys_cap.val.deep_chg_volt_delay<200)
    2a14:	4b04      	ldr	r3, [pc, #16]	; (2a28 <BatCycleProc+0x21c>)
    2a16:	7f9b      	ldrb	r3, [r3, #30]
    2a18:	b2db      	uxtb	r3, r3
    2a1a:	2bc7      	cmp	r3, #199	; 0xc7
    2a1c:	d802      	bhi.n	2a24 <BatCycleProc+0x218>
			{
				g_sys_cap.val.deep_chg_volt_delay =0;
    2a1e:	2200      	movs	r2, #0
    2a20:	4b01      	ldr	r3, [pc, #4]	; (2a28 <BatCycleProc+0x21c>)
    2a22:	779a      	strb	r2, [r3, #30]
			}
		}
	}
    2a24:	bd10      	pop	{r4, pc}
    2a26:	46c0      	nop			; (mov r8, r8)
    2a28:	20000ecc 	.word	0x20000ecc
    2a2c:	00001669 	.word	0x00001669
    2a30:	20000f26 	.word	0x20000f26
    2a34:	200001e8 	.word	0x200001e8
    2a38:	20000ec6 	.word	0x20000ec6
    2a3c:	00002665 	.word	0x00002665
    2a40:	00002cc9 	.word	0x00002cc9
    2a44:	20000f00 	.word	0x20000f00
    2a48:	00003479 	.word	0x00003479
    2a4c:	00002f5b 	.word	0x00002f5b

00002a50 <NormalCapacityProc>:
OUTPUT			: None
NOTICE			: 未完成
DATE			: 2016/06/24
*****************************************************************************/
void NormalCapacityProc(void)
{
    2a50:	b570      	push	{r4, r5, r6, lr}
	static bool  power_first_flag = false;

	uint32_t capacity_volt;
	uint32_t temp = 0;
	//开机输入容量值
	if(Total_VBAT > 6553)
    2a52:	4b47      	ldr	r3, [pc, #284]	; (2b70 <NormalCapacityProc+0x120>)
    2a54:	881b      	ldrh	r3, [r3, #0]
    2a56:	4a47      	ldr	r2, [pc, #284]	; (2b74 <NormalCapacityProc+0x124>)
    2a58:	4293      	cmp	r3, r2
    2a5a:	d92a      	bls.n	2ab2 <NormalCapacityProc+0x62>
	{
		if((power_first_flag == false) && (afe_flags.val.afe_uv_flag == 0))
    2a5c:	4a46      	ldr	r2, [pc, #280]	; (2b78 <NormalCapacityProc+0x128>)
    2a5e:	7812      	ldrb	r2, [r2, #0]
    2a60:	2a00      	cmp	r2, #0
    2a62:	d126      	bne.n	2ab2 <NormalCapacityProc+0x62>
    2a64:	4a45      	ldr	r2, [pc, #276]	; (2b7c <NormalCapacityProc+0x12c>)
    2a66:	7852      	ldrb	r2, [r2, #1]
    2a68:	07d2      	lsls	r2, r2, #31
    2a6a:	d422      	bmi.n	2ab2 <NormalCapacityProc+0x62>
		{
			if(flash_flags.val.re_cap_update_flag == 0)
    2a6c:	4a44      	ldr	r2, [pc, #272]	; (2b80 <NormalCapacityProc+0x130>)
    2a6e:	7812      	ldrb	r2, [r2, #0]
    2a70:	07d2      	lsls	r2, r2, #31
    2a72:	d411      	bmi.n	2a98 <NormalCapacityProc+0x48>
			{
				// 6553 = 2.0V   8519 = 2.6V  13762 = 4.2V  SUB = 73400/100 = 52
				//电压查表
				capacity_volt = (uint32_t)Total_VBAT * 5000 / 16384;
				g_sys_cap.val.re_cap_rate = VbatToSoc((uint16_t)capacity_volt);
    2a74:	4843      	ldr	r0, [pc, #268]	; (2b84 <NormalCapacityProc+0x134>)
    2a76:	4358      	muls	r0, r3
    2a78:	0b80      	lsrs	r0, r0, #14
    2a7a:	4b43      	ldr	r3, [pc, #268]	; (2b88 <NormalCapacityProc+0x138>)
    2a7c:	4798      	blx	r3
    2a7e:	4c43      	ldr	r4, [pc, #268]	; (2b8c <NormalCapacityProc+0x13c>)
    2a80:	74a0      	strb	r0, [r4, #18]

				EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL, g_sys_cap.val.re_cap_rate, 0);
    2a82:	7ca1      	ldrb	r1, [r4, #18]
    2a84:	2200      	movs	r2, #0
    2a86:	2001      	movs	r0, #1
    2a88:	4b41      	ldr	r3, [pc, #260]	; (2b90 <NormalCapacityProc+0x140>)
    2a8a:	4798      	blx	r3
				g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    2a8c:	7ca3      	ldrb	r3, [r4, #18]
    2a8e:	b2db      	uxtb	r3, r3
    2a90:	7523      	strb	r3, [r4, #20]
				g_sys_cap.val.re_cap_rate_old2 = g_sys_cap.val.re_cap_rate;   //修正soc值20161010zzysoc3
    2a92:	7ca3      	ldrb	r3, [r4, #18]
    2a94:	b2db      	uxtb	r3, r3
    2a96:	7563      	strb	r3, [r4, #21]
			}
			temp = g_sys_cap.val.re_cap_rate;
    2a98:	4c3c      	ldr	r4, [pc, #240]	; (2b8c <NormalCapacityProc+0x13c>)
    2a9a:	7ca0      	ldrb	r0, [r4, #18]
			temp = temp * g_sys_cap.val.full_cap / 100;
    2a9c:	8823      	ldrh	r3, [r4, #0]
    2a9e:	4358      	muls	r0, r3
			//	        	temp = ~temp;  // 取反
			//	        	temp+=1;

			g_sys_cap.val.cap_val = temp;
    2aa0:	2164      	movs	r1, #100	; 0x64
    2aa2:	4b3c      	ldr	r3, [pc, #240]	; (2b94 <NormalCapacityProc+0x144>)
    2aa4:	4798      	blx	r3
    2aa6:	6060      	str	r0, [r4, #4]
			g_sys_cap.val.cap_val3 = 0 ;        //修正soc值20161010zzysoc4
    2aa8:	2300      	movs	r3, #0
    2aaa:	60e3      	str	r3, [r4, #12]
			power_first_flag = true;
    2aac:	2201      	movs	r2, #1
    2aae:	4b32      	ldr	r3, [pc, #200]	; (2b78 <NormalCapacityProc+0x128>)
    2ab0:	701a      	strb	r2, [r3, #0]
		}
	}

	Cap_Update_Check();//检测是否需要容量补偿容量更新
    2ab2:	4b39      	ldr	r3, [pc, #228]	; (2b98 <NormalCapacityProc+0x148>)
    2ab4:	4798      	blx	r3

	FullCap_Update();//判断是否需要满电更新
    2ab6:	4b39      	ldr	r3, [pc, #228]	; (2b9c <NormalCapacityProc+0x14c>)
    2ab8:	4798      	blx	r3

	// 计算剩余容量
	if(Total_VBAT > 6553)
    2aba:	4b2d      	ldr	r3, [pc, #180]	; (2b70 <NormalCapacityProc+0x120>)
    2abc:	881a      	ldrh	r2, [r3, #0]
    2abe:	4b2d      	ldr	r3, [pc, #180]	; (2b74 <NormalCapacityProc+0x124>)
    2ac0:	429a      	cmp	r2, r3
    2ac2:	d93c      	bls.n	2b3e <NormalCapacityProc+0xee>
	{
		if(g_sys_cap.val.cap_val > g_sys_cap.val.full_cap)
    2ac4:	4b31      	ldr	r3, [pc, #196]	; (2b8c <NormalCapacityProc+0x13c>)
    2ac6:	685a      	ldr	r2, [r3, #4]
    2ac8:	881b      	ldrh	r3, [r3, #0]
    2aca:	b29b      	uxth	r3, r3
    2acc:	429a      	cmp	r2, r3
    2ace:	dd03      	ble.n	2ad8 <NormalCapacityProc+0x88>
		{
			g_sys_cap.val.cap_val = g_sys_cap.val.full_cap;
    2ad0:	4a2e      	ldr	r2, [pc, #184]	; (2b8c <NormalCapacityProc+0x13c>)
    2ad2:	8813      	ldrh	r3, [r2, #0]
    2ad4:	b29b      	uxth	r3, r3
    2ad6:	6053      	str	r3, [r2, #4]
		}
		if(afe_flags.val.afe_uv_flag == true)
    2ad8:	4b28      	ldr	r3, [pc, #160]	; (2b7c <NormalCapacityProc+0x12c>)
    2ada:	785b      	ldrb	r3, [r3, #1]
    2adc:	07db      	lsls	r3, r3, #31
    2ade:	d50b      	bpl.n	2af8 <NormalCapacityProc+0xa8>
		{
			//修正soc值20161009zzysoc2
			uv_cap_val = g_sys_cap.val.cap_val ;
    2ae0:	4b2a      	ldr	r3, [pc, #168]	; (2b8c <NormalCapacityProc+0x13c>)
    2ae2:	6859      	ldr	r1, [r3, #4]
    2ae4:	4a2e      	ldr	r2, [pc, #184]	; (2ba0 <NormalCapacityProc+0x150>)
    2ae6:	6011      	str	r1, [r2, #0]
			g_sys_cap.val.cap_val = 0;//修正soc值20161009zzysoc2原有，其他为添加项
    2ae8:	2200      	movs	r2, #0
    2aea:	605a      	str	r2, [r3, #4]
			g_sys_cap.val.re_cap_rate_old2 = g_sys_cap.val.re_cap_rate;//欠压清零//修正soc值20161010zzysoc3
    2aec:	7c9a      	ldrb	r2, [r3, #18]
    2aee:	b2d2      	uxtb	r2, r2
    2af0:	755a      	strb	r2, [r3, #21]
			uv_re_cap_rate = g_sys_cap.val.re_cap_rate ;
    2af2:	7c9a      	ldrb	r2, [r3, #18]
    2af4:	4b2b      	ldr	r3, [pc, #172]	; (2ba4 <NormalCapacityProc+0x154>)
    2af6:	701a      	strb	r2, [r3, #0]
			//   temp =  uv_cap_val  ;
			//   temp *= 100;
			//   temp = (UCHAR)(temp/ g_sys_cap.val.full_cap);
			//    uv_re_cap_rate  = g_sys_cap.val.re_cap_rate + temp - g_sys_cap.val.re_cap_rate_old2;
		}
		temp = g_sys_cap.val.cap_val;
    2af8:	4d24      	ldr	r5, [pc, #144]	; (2b8c <NormalCapacityProc+0x13c>)
    2afa:	6868      	ldr	r0, [r5, #4]
		temp *= 100;
		temp   = (uint8_t)(temp / g_sys_cap.val.full_cap);
    2afc:	8829      	ldrh	r1, [r5, #0]
    2afe:	b289      	uxth	r1, r1
		g_sys_cap.val.re_cap_rate  = g_sys_cap.val.re_cap_rate + temp - g_sys_cap.val.re_cap_rate_old2;
    2b00:	7cac      	ldrb	r4, [r5, #18]
    2b02:	b2e4      	uxtb	r4, r4
    2b04:	2364      	movs	r3, #100	; 0x64
    2b06:	4358      	muls	r0, r3
    2b08:	4b22      	ldr	r3, [pc, #136]	; (2b94 <NormalCapacityProc+0x144>)
    2b0a:	4798      	blx	r3
    2b0c:	b2c0      	uxtb	r0, r0
    2b0e:	7d6b      	ldrb	r3, [r5, #21]
    2b10:	1ae4      	subs	r4, r4, r3
    2b12:	1904      	adds	r4, r0, r4
    2b14:	b2e4      	uxtb	r4, r4
    2b16:	74ac      	strb	r4, [r5, #18]
		g_sys_cap.val.re_cap_rate_old2 = temp;                              //修正soc值20161010zzysoc3
    2b18:	7568      	strb	r0, [r5, #21]
		if( (g_sys_cap.val.re_cap_rate > 200) || (g_sys_cap.val.cap_val == 0 ) ) //防止负值溢出
    2b1a:	7cab      	ldrb	r3, [r5, #18]
    2b1c:	b2db      	uxtb	r3, r3
    2b1e:	2bc8      	cmp	r3, #200	; 0xc8
    2b20:	d802      	bhi.n	2b28 <NormalCapacityProc+0xd8>
    2b22:	686b      	ldr	r3, [r5, #4]
    2b24:	2b00      	cmp	r3, #0
    2b26:	d102      	bne.n	2b2e <NormalCapacityProc+0xde>
		{
			g_sys_cap.val.re_cap_rate = 0;
    2b28:	2200      	movs	r2, #0
    2b2a:	4b18      	ldr	r3, [pc, #96]	; (2b8c <NormalCapacityProc+0x13c>)
    2b2c:	749a      	strb	r2, [r3, #18]
		}
		if( g_sys_cap.val.re_cap_rate > 100 )//防止超出100
    2b2e:	4b17      	ldr	r3, [pc, #92]	; (2b8c <NormalCapacityProc+0x13c>)
    2b30:	7c9b      	ldrb	r3, [r3, #18]
    2b32:	b2db      	uxtb	r3, r3
    2b34:	2b64      	cmp	r3, #100	; 0x64
    2b36:	d902      	bls.n	2b3e <NormalCapacityProc+0xee>
		{
			g_sys_cap.val.re_cap_rate = 100;
    2b38:	2264      	movs	r2, #100	; 0x64
    2b3a:	4b14      	ldr	r3, [pc, #80]	; (2b8c <NormalCapacityProc+0x13c>)
    2b3c:	749a      	strb	r2, [r3, #18]
		}
	}

	//清除循环次数标记方法1
	if(g_sys_cap.val.cycle_record_flag != 0)
    2b3e:	4b13      	ldr	r3, [pc, #76]	; (2b8c <NormalCapacityProc+0x13c>)
    2b40:	7e1b      	ldrb	r3, [r3, #24]
    2b42:	2b00      	cmp	r3, #0
    2b44:	d00e      	beq.n	2b64 <NormalCapacityProc+0x114>
	{
		if((g_sys_cap.val.cycle_record_flag < g_sys_cap.val.re_cap_rate) && ((g_sys_cap.val.re_cap_rate -  g_sys_cap.val.cycle_record_flag) > 7))
    2b46:	4a11      	ldr	r2, [pc, #68]	; (2b8c <NormalCapacityProc+0x13c>)
    2b48:	7e13      	ldrb	r3, [r2, #24]
    2b4a:	7c92      	ldrb	r2, [r2, #18]
    2b4c:	b2db      	uxtb	r3, r3
    2b4e:	4293      	cmp	r3, r2
    2b50:	d208      	bcs.n	2b64 <NormalCapacityProc+0x114>
    2b52:	4a0e      	ldr	r2, [pc, #56]	; (2b8c <NormalCapacityProc+0x13c>)
    2b54:	7c93      	ldrb	r3, [r2, #18]
    2b56:	7e12      	ldrb	r2, [r2, #24]
    2b58:	1a9b      	subs	r3, r3, r2
    2b5a:	2b07      	cmp	r3, #7
    2b5c:	dd02      	ble.n	2b64 <NormalCapacityProc+0x114>
		{
			g_sys_cap.val.cycle_record_flag = 0;
    2b5e:	2200      	movs	r2, #0
    2b60:	4b0a      	ldr	r3, [pc, #40]	; (2b8c <NormalCapacityProc+0x13c>)
    2b62:	761a      	strb	r2, [r3, #24]
		}
	}

	SOC_FLASH_Save();
    2b64:	4b10      	ldr	r3, [pc, #64]	; (2ba8 <NormalCapacityProc+0x158>)
    2b66:	4798      	blx	r3
	BatCycleProc();
    2b68:	4b10      	ldr	r3, [pc, #64]	; (2bac <NormalCapacityProc+0x15c>)
    2b6a:	4798      	blx	r3
}
    2b6c:	bd70      	pop	{r4, r5, r6, pc}
    2b6e:	46c0      	nop			; (mov r8, r8)
    2b70:	20000ec4 	.word	0x20000ec4
    2b74:	00001999 	.word	0x00001999
    2b78:	200001eb 	.word	0x200001eb
    2b7c:	20001094 	.word	0x20001094
    2b80:	20001090 	.word	0x20001090
    2b84:	00001388 	.word	0x00001388
    2b88:	00002251 	.word	0x00002251
    2b8c:	20000ecc 	.word	0x20000ecc
    2b90:	00001669 	.word	0x00001669
    2b94:	00005bf9 	.word	0x00005bf9
    2b98:	000022a1 	.word	0x000022a1
    2b9c:	000025dd 	.word	0x000025dd
    2ba0:	200001f4 	.word	0x200001f4
    2ba4:	200001ea 	.word	0x200001ea
    2ba8:	00002779 	.word	0x00002779
    2bac:	0000280d 	.word	0x0000280d

00002bb0 <ADIRQ2_Extint_Callback>:
static void Configure_Extint_ADIRQ2(void);
static void Configure_Extint_Callbacks_ADIRQ2(void);

void ADIRQ2_Extint_Callback(void)
{
	sys_flags.val.afe_adirq2_flag =1;
    2bb0:	4a02      	ldr	r2, [pc, #8]	; (2bbc <ADIRQ2_Extint_Callback+0xc>)
    2bb2:	7851      	ldrb	r1, [r2, #1]
    2bb4:	2301      	movs	r3, #1
    2bb6:	430b      	orrs	r3, r1
    2bb8:	7053      	strb	r3, [r2, #1]
}
    2bba:	4770      	bx	lr
    2bbc:	20000f28 	.word	0x20000f28

00002bc0 <SPI_Write_Buff>:
  * @param  uint8_t *buff,uint16_t length
  * @retval None
  */

void SPI_Write_Buff(uint8_t *buff,uint16_t length)
{
    2bc0:	b510      	push	{r4, lr}
    2bc2:	000a      	movs	r2, r1
	spi_write_buffer_wait(&spi_master_instance, buff, length);
    2bc4:	0001      	movs	r1, r0
    2bc6:	4802      	ldr	r0, [pc, #8]	; (2bd0 <SPI_Write_Buff+0x10>)
    2bc8:	4b02      	ldr	r3, [pc, #8]	; (2bd4 <SPI_Write_Buff+0x14>)
    2bca:	4798      	blx	r3
}
    2bcc:	bd10      	pop	{r4, pc}
    2bce:	46c0      	nop			; (mov r8, r8)
    2bd0:	20000d58 	.word	0x20000d58
    2bd4:	00004a25 	.word	0x00004a25

00002bd8 <SPI_Read_Buff>:
  * @param  uint8_t *buff,uint16_t length
  * @retval None
  */

void SPI_Read_Buff(uint8_t *buff,uint16_t length)
{
    2bd8:	b510      	push	{r4, lr}
    2bda:	000a      	movs	r2, r1
	spi_read_buffer_wait(&spi_master_instance, buff, length,0x00);
    2bdc:	2300      	movs	r3, #0
    2bde:	0001      	movs	r1, r0
    2be0:	4801      	ldr	r0, [pc, #4]	; (2be8 <SPI_Read_Buff+0x10>)
    2be2:	4c02      	ldr	r4, [pc, #8]	; (2bec <SPI_Read_Buff+0x14>)
    2be4:	47a0      	blx	r4
}
    2be6:	bd10      	pop	{r4, pc}
    2be8:	20000d58 	.word	0x20000d58
    2bec:	00004839 	.word	0x00004839

00002bf0 <SPI_Slave_Low>:
  * @param  None
  * @retval None
  */

void SPI_Slave_Low(void)
{
    2bf0:	b510      	push	{r4, lr}
	spi_select_slave(&spi_master_instance, &slave, true);
    2bf2:	2201      	movs	r2, #1
    2bf4:	4902      	ldr	r1, [pc, #8]	; (2c00 <SPI_Slave_Low+0x10>)
    2bf6:	4803      	ldr	r0, [pc, #12]	; (2c04 <SPI_Slave_Low+0x14>)
    2bf8:	4b03      	ldr	r3, [pc, #12]	; (2c08 <SPI_Slave_Low+0x18>)
    2bfa:	4798      	blx	r3
}
    2bfc:	bd10      	pop	{r4, pc}
    2bfe:	46c0      	nop			; (mov r8, r8)
    2c00:	20000d64 	.word	0x20000d64
    2c04:	20000d58 	.word	0x20000d58
    2c08:	00004931 	.word	0x00004931

00002c0c <Configure_Spi_Master>:
  * @param  None
  * @retval None
  */

void Configure_Spi_Master(void)
{
    2c0c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2c0e:	4647      	mov	r7, r8
    2c10:	b480      	push	{r7}
    2c12:	b092      	sub	sp, #72	; 0x48
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    2c14:	4c45      	ldr	r4, [pc, #276]	; (2d2c <Configure_Spi_Master+0x120>)
    2c16:	2311      	movs	r3, #17
    2c18:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
    2c1a:	2300      	movs	r3, #0
    2c1c:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    2c1e:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    2c20:	2201      	movs	r2, #1
    2c22:	4669      	mov	r1, sp
    2c24:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    2c26:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    2c28:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    2c2a:	2011      	movs	r0, #17
    2c2c:	4b40      	ldr	r3, [pc, #256]	; (2d30 <Configure_Spi_Master+0x124>)
    2c2e:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    2c30:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2c32:	09da      	lsrs	r2, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2c34:	2100      	movs	r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2c36:	2a00      	cmp	r2, #0
    2c38:	d105      	bne.n	2c46 <Configure_Spi_Master+0x3a>
		return &(ports[port_index]->Group[group_index]);
    2c3a:	0959      	lsrs	r1, r3, #5
    2c3c:	01c9      	lsls	r1, r1, #7
    2c3e:	2282      	movs	r2, #130	; 0x82
    2c40:	05d2      	lsls	r2, r2, #23
    2c42:	4694      	mov	ip, r2
    2c44:	4461      	add	r1, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2c46:	221f      	movs	r2, #31
    2c48:	4013      	ands	r3, r2
    2c4a:	3a1e      	subs	r2, #30
    2c4c:	0010      	movs	r0, r2
    2c4e:	4098      	lsls	r0, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    2c50:	6188      	str	r0, [r1, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    2c52:	ac04      	add	r4, sp, #16
    2c54:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    2c56:	2300      	movs	r3, #0
    2c58:	9305      	str	r3, [sp, #20]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    2c5a:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    2c5c:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    2c5e:	74a2      	strb	r2, [r4, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    2c60:	74e2      	strb	r2, [r4, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    2c62:	7523      	strb	r3, [r4, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    2c64:	3223      	adds	r2, #35	; 0x23
    2c66:	54a3      	strb	r3, [r4, r2]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    2c68:	3a18      	subs	r2, #24
    2c6a:	2100      	movs	r1, #0
    2c6c:	a80a      	add	r0, sp, #40	; 0x28
    2c6e:	4b31      	ldr	r3, [pc, #196]	; (2d34 <Configure_Spi_Master+0x128>)
    2c70:	4798      	blx	r3

	/* Master config defaults */
	config->mode_specific.master.baudrate = 100000;
    2c72:	4b31      	ldr	r3, [pc, #196]	; (2d38 <Configure_Spi_Master+0x12c>)
    2c74:	61a3      	str	r3, [r4, #24]
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = CONF_MASTER_SS_PIN;
	spi_attach_slave(&slave, &slave_dev_config);
	
	spi_get_config_defaults(&config_spi_master);
	config_spi_master.transfer_mode = SPI_TRANSFER_MODE_1;
    2c76:	2380      	movs	r3, #128	; 0x80
    2c78:	055b      	lsls	r3, r3, #21
    2c7a:	60a3      	str	r3, [r4, #8]
	config_spi_master.mux_setting = CONF_MASTER_MUX_SETTING;
    2c7c:	2380      	movs	r3, #128	; 0x80
    2c7e:	025b      	lsls	r3, r3, #9
    2c80:	60e3      	str	r3, [r4, #12]
	config_spi_master.pinmux_pad0 = CONF_MASTER_PINMUX_PAD0;
    2c82:	4b2e      	ldr	r3, [pc, #184]	; (2d3c <Configure_Spi_Master+0x130>)
    2c84:	62a3      	str	r3, [r4, #40]	; 0x28
	config_spi_master.pinmux_pad1 = CONF_MASTER_PINMUX_PAD1;
    2c86:	2301      	movs	r3, #1
    2c88:	425b      	negs	r3, r3
    2c8a:	62e3      	str	r3, [r4, #44]	; 0x2c
	config_spi_master.pinmux_pad2 = CONF_MASTER_PINMUX_PAD2;
    2c8c:	4b2c      	ldr	r3, [pc, #176]	; (2d40 <Configure_Spi_Master+0x134>)
    2c8e:	6323      	str	r3, [r4, #48]	; 0x30
	config_spi_master.pinmux_pad3 = CONF_MASTER_PINMUX_PAD3;
    2c90:	4b2c      	ldr	r3, [pc, #176]	; (2d44 <Configure_Spi_Master+0x138>)
    2c92:	6363      	str	r3, [r4, #52]	; 0x34
	
	spi_init(&spi_master_instance, CONF_MASTER_SPI_MODULE, &config_spi_master);
    2c94:	4d2c      	ldr	r5, [pc, #176]	; (2d48 <Configure_Spi_Master+0x13c>)
    2c96:	0022      	movs	r2, r4
    2c98:	492c      	ldr	r1, [pc, #176]	; (2d4c <Configure_Spi_Master+0x140>)
    2c9a:	0028      	movs	r0, r5
    2c9c:	4b2c      	ldr	r3, [pc, #176]	; (2d50 <Configure_Spi_Master+0x144>)
    2c9e:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2ca0:	682a      	ldr	r2, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    2ca2:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
    2ca4:	2b00      	cmp	r3, #0
    2ca6:	d1fc      	bne.n	2ca2 <Configure_Spi_Master+0x96>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    2ca8:	6811      	ldr	r1, [r2, #0]
    2caa:	3302      	adds	r3, #2
    2cac:	430b      	orrs	r3, r1
    2cae:	6013      	str	r3, [r2, #0]
	spi_enable(&spi_master_instance);
	SPI_Slave_Low();
    2cb0:	4b28      	ldr	r3, [pc, #160]	; (2d54 <Configure_Spi_Master+0x148>)
    2cb2:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    2cb4:	ac03      	add	r4, sp, #12
    2cb6:	2500      	movs	r5, #0
    2cb8:	7025      	strb	r5, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
	config->powersave  = false;
    2cba:	70a5      	strb	r5, [r4, #2]
	
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	pin_conf.direction = PORT_PIN_DIR_INPUT;
	pin_conf.input_pull = PORT_PIN_PULL_NONE;
    2cbc:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(SDI_PIN, &pin_conf);
    2cbe:	0021      	movs	r1, r4
    2cc0:	2030      	movs	r0, #48	; 0x30
    2cc2:	4b1b      	ldr	r3, [pc, #108]	; (2d30 <Configure_Spi_Master+0x124>)
    2cc4:	4698      	mov	r8, r3
    2cc6:	4798      	blx	r3
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    2cc8:	2701      	movs	r7, #1
    2cca:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(SHDN, &pin_conf);
    2ccc:	0021      	movs	r1, r4
    2cce:	2007      	movs	r0, #7
    2cd0:	47c0      	blx	r8
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    2cd2:	2682      	movs	r6, #130	; 0x82
    2cd4:	05f6      	lsls	r6, r6, #23
    2cd6:	2380      	movs	r3, #128	; 0x80
    2cd8:	61b3      	str	r3, [r6, #24]
	port_pin_set_output_level(SHDN, true);

	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    2cda:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(STB, &pin_conf);
    2cdc:	0021      	movs	r1, r4
    2cde:	200a      	movs	r0, #10
    2ce0:	47c0      	blx	r8
    2ce2:	2380      	movs	r3, #128	; 0x80
    2ce4:	00db      	lsls	r3, r3, #3
    2ce6:	61b3      	str	r3, [r6, #24]
	port_pin_set_output_level(STB, true);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    2ce8:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(VPC, &pin_conf);
    2cea:	0021      	movs	r1, r4
    2cec:	2031      	movs	r0, #49	; 0x31
    2cee:	47c0      	blx	r8
	} else {
		port_base->OUTCLR.reg = pin_mask;
    2cf0:	3680      	adds	r6, #128	; 0x80
    2cf2:	2380      	movs	r3, #128	; 0x80
    2cf4:	029b      	lsls	r3, r3, #10
    2cf6:	6173      	str	r3, [r6, #20]
}

void Configure_Extint_ADIRQ2(void)
{
	struct extint_chan_conf config_extint_chan;
	extint_chan_get_config_defaults(&config_extint_chan);
    2cf8:	4668      	mov	r0, sp
    2cfa:	4b17      	ldr	r3, [pc, #92]	; (2d58 <Configure_Spi_Master+0x14c>)
    2cfc:	4798      	blx	r3
	config_extint_chan.gpio_pin           = ADIRQ2_EIC_PIN;
    2cfe:	230d      	movs	r3, #13
    2d00:	9300      	str	r3, [sp, #0]
	config_extint_chan.gpio_pin_mux       = ADIRQ2_EIC_MUX;
    2d02:	9501      	str	r5, [sp, #4]
	config_extint_chan.gpio_pin_pull      = ADIRQ2_EIC_PULL_UP;
    2d04:	466b      	mov	r3, sp
    2d06:	721d      	strb	r5, [r3, #8]
	config_extint_chan.detection_criteria = ADIRQ2_EIC_DETECT;
    2d08:	72df      	strb	r7, [r3, #11]
	extint_chan_set_config(ADIRQ2_EIC_LINE, &config_extint_chan);
    2d0a:	4669      	mov	r1, sp
    2d0c:	200d      	movs	r0, #13
    2d0e:	4b13      	ldr	r3, [pc, #76]	; (2d5c <Configure_Spi_Master+0x150>)
    2d10:	4798      	blx	r3

}

void Configure_Extint_Callbacks_ADIRQ2(void)
{
	extint_register_callback(ADIRQ2_Extint_Callback,	ADIRQ2_EIC_LINE,	EXTINT_CALLBACK_TYPE_DETECT);
    2d12:	2200      	movs	r2, #0
    2d14:	210d      	movs	r1, #13
    2d16:	4812      	ldr	r0, [pc, #72]	; (2d60 <Configure_Spi_Master+0x154>)
    2d18:	4b12      	ldr	r3, [pc, #72]	; (2d64 <Configure_Spi_Master+0x158>)
    2d1a:	4798      	blx	r3
	extint_chan_enable_callback(ADIRQ2_EIC_LINE,	EXTINT_CALLBACK_TYPE_DETECT);
    2d1c:	2100      	movs	r1, #0
    2d1e:	200d      	movs	r0, #13
    2d20:	4b11      	ldr	r3, [pc, #68]	; (2d68 <Configure_Spi_Master+0x15c>)
    2d22:	4798      	blx	r3

	
	Configure_Extint_ADIRQ2();
	Configure_Extint_Callbacks_ADIRQ2();
	
}
    2d24:	b012      	add	sp, #72	; 0x48
    2d26:	bc04      	pop	{r2}
    2d28:	4690      	mov	r8, r2
    2d2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2d2c:	20000d64 	.word	0x20000d64
    2d30:	0000401d 	.word	0x0000401d
    2d34:	00005f9b 	.word	0x00005f9b
    2d38:	000186a0 	.word	0x000186a0
    2d3c:	00100002 	.word	0x00100002
    2d40:	00120002 	.word	0x00120002
    2d44:	00130002 	.word	0x00130002
    2d48:	20000d58 	.word	0x20000d58
    2d4c:	42000800 	.word	0x42000800
    2d50:	00004511 	.word	0x00004511
    2d54:	00002bf1 	.word	0x00002bf1
    2d58:	00003c75 	.word	0x00003c75
    2d5c:	00003c89 	.word	0x00003c89
    2d60:	00002bb1 	.word	0x00002bb1
    2d64:	00003afd 	.word	0x00003afd
    2d68:	00003b29 	.word	0x00003b29

00002d6c <SPI_Slave_High>:
  * @param  None
  * @retval None
  */

void SPI_Slave_High(void)
{
    2d6c:	b510      	push	{r4, lr}
	spi_select_slave(&spi_master_instance, &slave, false);
    2d6e:	2200      	movs	r2, #0
    2d70:	4902      	ldr	r1, [pc, #8]	; (2d7c <SPI_Slave_High+0x10>)
    2d72:	4803      	ldr	r0, [pc, #12]	; (2d80 <SPI_Slave_High+0x14>)
    2d74:	4b03      	ldr	r3, [pc, #12]	; (2d84 <SPI_Slave_High+0x18>)
    2d76:	4798      	blx	r3
}
    2d78:	bd10      	pop	{r4, pc}
    2d7a:	46c0      	nop			; (mov r8, r8)
    2d7c:	20000d64 	.word	0x20000d64
    2d80:	20000d58 	.word	0x20000d58
    2d84:	00004931 	.word	0x00004931

00002d88 <vSPI_Wait>:
  * @param  None
  * @retval None
  */

void vSPI_Wait(void)
{
    2d88:	b082      	sub	sp, #8
	volatile uint8_t ucdummy;
	for (ucdummy = 0; ucdummy < 8; ucdummy++);
    2d8a:	466b      	mov	r3, sp
    2d8c:	2200      	movs	r2, #0
    2d8e:	71da      	strb	r2, [r3, #7]
    2d90:	3307      	adds	r3, #7
    2d92:	781b      	ldrb	r3, [r3, #0]
    2d94:	b2db      	uxtb	r3, r3
    2d96:	2b07      	cmp	r3, #7
    2d98:	d809      	bhi.n	2dae <vSPI_Wait+0x26>
    2d9a:	466b      	mov	r3, sp
    2d9c:	1dda      	adds	r2, r3, #7
    2d9e:	7813      	ldrb	r3, [r2, #0]
    2da0:	3301      	adds	r3, #1
    2da2:	b2db      	uxtb	r3, r3
    2da4:	7013      	strb	r3, [r2, #0]
    2da6:	7813      	ldrb	r3, [r2, #0]
    2da8:	b2db      	uxtb	r3, r3
    2daa:	2b07      	cmp	r3, #7
    2dac:	d9f7      	bls.n	2d9e <vSPI_Wait+0x16>
}
    2dae:	b002      	add	sp, #8
    2db0:	4770      	bx	lr
    2db2:	46c0      	nop			; (mov r8, r8)

00002db4 <ucCRC_Calc>:
  * @param  None
  * @retval None
  */

uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
    2db4:	b510      	push	{r4, lr}
	uint8_t	uccrc,uci;
	uccrc = 0;

	for( uci=0; uci<ucsize; uci++) 
    2db6:	2800      	cmp	r0, #0
    2db8:	d00d      	beq.n	2dd6 <ucCRC_Calc+0x22>
    2dba:	000b      	movs	r3, r1
    2dbc:	3801      	subs	r0, #1
    2dbe:	b2c0      	uxtb	r0, r0
    2dc0:	3001      	adds	r0, #1
    2dc2:	1809      	adds	r1, r1, r0
    2dc4:	2000      	movs	r0, #0
	{
		uccrc = ucCRC_tCalc[uccrc ^ pucdt[uci]];
    2dc6:	4c05      	ldr	r4, [pc, #20]	; (2ddc <ucCRC_Calc+0x28>)
    2dc8:	781a      	ldrb	r2, [r3, #0]
    2dca:	4050      	eors	r0, r2
    2dcc:	5c20      	ldrb	r0, [r4, r0]
    2dce:	3301      	adds	r3, #1
uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
	uint8_t	uccrc,uci;
	uccrc = 0;

	for( uci=0; uci<ucsize; uci++) 
    2dd0:	428b      	cmp	r3, r1
    2dd2:	d1f9      	bne.n	2dc8 <ucCRC_Calc+0x14>
    2dd4:	e000      	b.n	2dd8 <ucCRC_Calc+0x24>
  */

uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
	uint8_t	uccrc,uci;
	uccrc = 0;
    2dd6:	2000      	movs	r0, #0
	{
		uccrc = ucCRC_tCalc[uccrc ^ pucdt[uci]];
	}

	return uccrc;
}
    2dd8:	bd10      	pop	{r4, pc}
    2dda:	46c0      	nop			; (mov r8, r8)
    2ddc:	00007324 	.word	0x00007324

00002de0 <ucSPI_Write>:
  * @param  ucdev设备地址,ucreg设备寄存器地址,undata需要写入的数据
  * @retval ok/err
  */

uint8_t ucSPI_Write(uint8_t ucdev, uint8_t ucreg, uint16_t undata)
{
    2de0:	b5f0      	push	{r4, r5, r6, r7, lr}
    2de2:	465f      	mov	r7, fp
    2de4:	4656      	mov	r6, sl
    2de6:	464d      	mov	r5, r9
    2de8:	4644      	mov	r4, r8
    2dea:	b4f0      	push	{r4, r5, r6, r7}
    2dec:	b083      	sub	sp, #12
    2dee:	4691      	mov	r9, r2
	uint8_t	ucerrorcount = 0;
	uint16_t	wk_reg;
	uint16_t	wk_dev;
	uint16_t	wk_dat;

	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
    2df0:	0040      	lsls	r0, r0, #1
    2df2:	271e      	movs	r7, #30
    2df4:	4038      	ands	r0, r7
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
    2df6:	004b      	lsls	r3, r1, #1
    2df8:	4698      	mov	r8, r3
	{
		SPI_Slave_High();

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
		ucSPI_SendData[1] = (uint8_t)(wk_reg | MAC_SPI_TRANS_SINGLE);
		ucSPI_SendData[2] = (uint8_t)(wk_dat >> 8);
    2dfa:	0a13      	lsrs	r3, r2, #8
    2dfc:	469b      	mov	fp, r3
    2dfe:	2609      	movs	r6, #9
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
	{
		SPI_Slave_High();
    2e00:	4b25      	ldr	r3, [pc, #148]	; (2e98 <ucSPI_Write+0xb8>)
    2e02:	469a      	mov	sl, r3

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
    2e04:	4d25      	ldr	r5, [pc, #148]	; (2e9c <ucSPI_Write+0xbc>)
    2e06:	3f3e      	subs	r7, #62	; 0x3e
    2e08:	4307      	orrs	r7, r0
    2e0a:	9701      	str	r7, [sp, #4]
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
	{
		SPI_Slave_High();
    2e0c:	47d0      	blx	sl

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
    2e0e:	466b      	mov	r3, sp
    2e10:	791b      	ldrb	r3, [r3, #4]
    2e12:	702b      	strb	r3, [r5, #0]
		ucSPI_SendData[1] = (uint8_t)(wk_reg | MAC_SPI_TRANS_SINGLE);
    2e14:	4643      	mov	r3, r8
    2e16:	706b      	strb	r3, [r5, #1]
		ucSPI_SendData[2] = (uint8_t)(wk_dat >> 8);
    2e18:	465b      	mov	r3, fp
    2e1a:	70ab      	strb	r3, [r5, #2]
		ucSPI_SendData[3] = (uint8_t)(wk_dat & 0xFF);
    2e1c:	464b      	mov	r3, r9
    2e1e:	70eb      	strb	r3, [r5, #3]
		ucSPI_SendData[4] = ucCRC_Calc(4,&ucSPI_SendData[0]);
    2e20:	0029      	movs	r1, r5
    2e22:	2004      	movs	r0, #4
    2e24:	4b1e      	ldr	r3, [pc, #120]	; (2ea0 <ucSPI_Write+0xc0>)
    2e26:	4798      	blx	r3
    2e28:	7128      	strb	r0, [r5, #4]
		
		SPI_Write_Buff(ucSPI_SendData,5);
    2e2a:	2105      	movs	r1, #5
    2e2c:	0028      	movs	r0, r5
    2e2e:	4b1d      	ldr	r3, [pc, #116]	; (2ea4 <ucSPI_Write+0xc4>)
    2e30:	4798      	blx	r3
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    2e32:	4b1d      	ldr	r3, [pc, #116]	; (2ea8 <ucSPI_Write+0xc8>)
    2e34:	6a1c      	ldr	r4, [r3, #32]
    2e36:	6a1b      	ldr	r3, [r3, #32]
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    2e38:	03e4      	lsls	r4, r4, #15
    2e3a:	0fe4      	lsrs	r4, r4, #31
			if(SDI1_GetValue() ==1)
    2e3c:	03db      	lsls	r3, r3, #15
    2e3e:	d40e      	bmi.n	2e5e <ucSPI_Write+0x7e>
    2e40:	4b1a      	ldr	r3, [pc, #104]	; (2eac <ucSPI_Write+0xcc>)
    2e42:	4a19      	ldr	r2, [pc, #100]	; (2ea8 <ucSPI_Write+0xc8>)
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    2e44:	2001      	movs	r0, #1
			if(SDI1_GetValue() ==1)
    2e46:	2180      	movs	r1, #128	; 0x80
    2e48:	0249      	lsls	r1, r1, #9
    2e4a:	6a14      	ldr	r4, [r2, #32]
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    2e4c:	0c24      	lsrs	r4, r4, #16
    2e4e:	4004      	ands	r4, r0
    2e50:	6a17      	ldr	r7, [r2, #32]
			if(SDI1_GetValue() ==1)
    2e52:	420f      	tst	r7, r1
    2e54:	d103      	bne.n	2e5e <ucSPI_Write+0x7e>
    2e56:	3b01      	subs	r3, #1
    2e58:	b29b      	uxth	r3, r3
		ucSPI_SendData[3] = (uint8_t)(wk_dat & 0xFF);
		ucSPI_SendData[4] = ucCRC_Calc(4,&ucSPI_SendData[0]);
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
    2e5a:	2b00      	cmp	r3, #0
    2e5c:	d1f5      	bne.n	2e4a <ucSPI_Write+0x6a>
			if(SDI1_GetValue() ==1)
			{
				break;
			}
		}
		delay_us(100);
    2e5e:	2064      	movs	r0, #100	; 0x64
    2e60:	4b13      	ldr	r3, [pc, #76]	; (2eb0 <ucSPI_Write+0xd0>)
    2e62:	4798      	blx	r3
		if(SDI_VAL ==1)
    2e64:	2c01      	cmp	r4, #1
    2e66:	d103      	bne.n	2e70 <ucSPI_Write+0x90>
		{
			SPI_Slave_Low();
    2e68:	4b12      	ldr	r3, [pc, #72]	; (2eb4 <ucSPI_Write+0xd4>)
    2e6a:	4798      	blx	r3
			return 0;
    2e6c:	2000      	movs	r0, #0
    2e6e:	e00b      	b.n	2e88 <ucSPI_Write+0xa8>
		}
		delay_us(100);
    2e70:	2064      	movs	r0, #100	; 0x64
    2e72:	4b0f      	ldr	r3, [pc, #60]	; (2eb0 <ucSPI_Write+0xd0>)
    2e74:	4798      	blx	r3
		
		SPI_Slave_Low();
    2e76:	4b0f      	ldr	r3, [pc, #60]	; (2eb4 <ucSPI_Write+0xd4>)
    2e78:	4798      	blx	r3
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
    2e7a:	4b0f      	ldr	r3, [pc, #60]	; (2eb8 <ucSPI_Write+0xd8>)
    2e7c:	4798      	blx	r3
    2e7e:	3e01      	subs	r6, #1
    2e80:	b2f6      	uxtb	r6, r6
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
    2e82:	2e00      	cmp	r6, #0
    2e84:	d1c2      	bne.n	2e0c <ucSPI_Write+0x2c>
		SPI_Slave_Low();
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
		ucerrorcount++;
	}

	return 1;								/* error */
    2e86:	2001      	movs	r0, #1
}
    2e88:	b003      	add	sp, #12
    2e8a:	bc3c      	pop	{r2, r3, r4, r5}
    2e8c:	4690      	mov	r8, r2
    2e8e:	4699      	mov	r9, r3
    2e90:	46a2      	mov	sl, r4
    2e92:	46ab      	mov	fp, r5
    2e94:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2e96:	46c0      	nop			; (mov r8, r8)
    2e98:	00002d6d 	.word	0x00002d6d
    2e9c:	200001f8 	.word	0x200001f8
    2ea0:	00002db5 	.word	0x00002db5
    2ea4:	00002bc1 	.word	0x00002bc1
    2ea8:	41000080 	.word	0x41000080
    2eac:	0000270f 	.word	0x0000270f
    2eb0:	0000311d 	.word	0x0000311d
    2eb4:	00002bf1 	.word	0x00002bf1
    2eb8:	00002d89 	.word	0x00002d89

00002ebc <ucSPI_Read>:
  * @param  ucdev设备地址,ucreg设备寄存器地址,pundata 存放数组
  * @retval ok/err
  */

uint8_t ucSPI_Read(uint8_t ucdev, uint8_t ucreg, uint16_t* pundata)
{
    2ebc:	b5f0      	push	{r4, r5, r6, r7, lr}
    2ebe:	4657      	mov	r7, sl
    2ec0:	464e      	mov	r6, r9
    2ec2:	4645      	mov	r5, r8
    2ec4:	b4e0      	push	{r5, r6, r7}
    2ec6:	b082      	sub	sp, #8
    2ec8:	9201      	str	r2, [sp, #4]
	uint8_t	crc;
	uint16_t	wk_reg;
	uint16_t	wk_dev;
	uint16_t i;
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
    2eca:	0040      	lsls	r0, r0, #1
    2ecc:	271e      	movs	r7, #30
    2ece:	4038      	ands	r0, r7
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
    2ed0:	004b      	lsls	r3, r1, #1
    2ed2:	4698      	mov	r8, r3
    2ed4:	2609      	movs	r6, #9

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    2ed6:	4b2c      	ldr	r3, [pc, #176]	; (2f88 <ucSPI_Read+0xcc>)
    2ed8:	469a      	mov	sl, r3

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    2eda:	4c2c      	ldr	r4, [pc, #176]	; (2f8c <ucSPI_Read+0xd0>)
    2edc:	3f3d      	subs	r7, #61	; 0x3d
    2ede:	4307      	orrs	r7, r0
    2ee0:	46b9      	mov	r9, r7
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    2ee2:	47d0      	blx	sl

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    2ee4:	464b      	mov	r3, r9
    2ee6:	7023      	strb	r3, [r4, #0]
		ucSPI_SendData[1] = (uint8_t)wk_reg | MAC_SPI_TRANS_SINGLE;
    2ee8:	4643      	mov	r3, r8
    2eea:	7063      	strb	r3, [r4, #1]
		ucSPI_SendData[2] = ucCRC_Calc(2,&ucSPI_SendData[0]);
    2eec:	0021      	movs	r1, r4
    2eee:	2002      	movs	r0, #2
    2ef0:	4b27      	ldr	r3, [pc, #156]	; (2f90 <ucSPI_Read+0xd4>)
    2ef2:	4798      	blx	r3
    2ef4:	70a0      	strb	r0, [r4, #2]
	
		SPI_Write_Buff(ucSPI_SendData,3);
    2ef6:	2103      	movs	r1, #3
    2ef8:	0020      	movs	r0, r4
    2efa:	4b26      	ldr	r3, [pc, #152]	; (2f94 <ucSPI_Read+0xd8>)
    2efc:	4798      	blx	r3
    2efe:	4b26      	ldr	r3, [pc, #152]	; (2f98 <ucSPI_Read+0xdc>)
    2f00:	6a1a      	ldr	r2, [r3, #32]
    2f02:	6a1b      	ldr	r3, [r3, #32]

		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    2f04:	03d2      	lsls	r2, r2, #15
    2f06:	0fd5      	lsrs	r5, r2, #31
			if(SDI1_GetValue() ==1)
    2f08:	03db      	lsls	r3, r3, #15
    2f0a:	d40f      	bmi.n	2f2c <ucSPI_Read+0x70>
    2f0c:	4b23      	ldr	r3, [pc, #140]	; (2f9c <ucSPI_Read+0xe0>)
    2f0e:	4922      	ldr	r1, [pc, #136]	; (2f98 <ucSPI_Read+0xdc>)
	
		SPI_Write_Buff(ucSPI_SendData,3);

		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    2f10:	2701      	movs	r7, #1
			if(SDI1_GetValue() ==1)
    2f12:	2080      	movs	r0, #128	; 0x80
    2f14:	0240      	lsls	r0, r0, #9
    2f16:	6a0a      	ldr	r2, [r1, #32]
	
		SPI_Write_Buff(ucSPI_SendData,3);

		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    2f18:	0c12      	lsrs	r2, r2, #16
    2f1a:	403a      	ands	r2, r7
    2f1c:	0015      	movs	r5, r2
    2f1e:	6a0a      	ldr	r2, [r1, #32]
			if(SDI1_GetValue() ==1)
    2f20:	4202      	tst	r2, r0
    2f22:	d103      	bne.n	2f2c <ucSPI_Read+0x70>
    2f24:	3b01      	subs	r3, #1
    2f26:	b29b      	uxth	r3, r3
		ucSPI_SendData[1] = (uint8_t)wk_reg | MAC_SPI_TRANS_SINGLE;
		ucSPI_SendData[2] = ucCRC_Calc(2,&ucSPI_SendData[0]);
	
		SPI_Write_Buff(ucSPI_SendData,3);

		for(i=0;i<10000;i++)
    2f28:	2b00      	cmp	r3, #0
    2f2a:	d1f4      	bne.n	2f16 <ucSPI_Read+0x5a>
			if(SDI1_GetValue() ==1)
			{
				break;
			}
		}
		delay_us(100);
    2f2c:	2064      	movs	r0, #100	; 0x64
    2f2e:	4b1c      	ldr	r3, [pc, #112]	; (2fa0 <ucSPI_Read+0xe4>)
    2f30:	4798      	blx	r3
		if(SDI_VAL ==1)
    2f32:	2d01      	cmp	r5, #1
    2f34:	d118      	bne.n	2f68 <ucSPI_Read+0xac>
		{
			SPI_Read_Buff(ucSPI_RecvData,3);
    2f36:	4c1b      	ldr	r4, [pc, #108]	; (2fa4 <ucSPI_Read+0xe8>)
    2f38:	2103      	movs	r1, #3
    2f3a:	0020      	movs	r0, r4
    2f3c:	4b1a      	ldr	r3, [pc, #104]	; (2fa8 <ucSPI_Read+0xec>)
    2f3e:	4798      	blx	r3

			SPI_Slave_Low();
    2f40:	4b1a      	ldr	r3, [pc, #104]	; (2fac <ucSPI_Read+0xf0>)
    2f42:	4798      	blx	r3
			crc = ucCRC_Calc(2,&ucSPI_RecvData[0]);
    2f44:	0021      	movs	r1, r4
    2f46:	2002      	movs	r0, #2
    2f48:	4b11      	ldr	r3, [pc, #68]	; (2f90 <ucSPI_Read+0xd4>)
    2f4a:	4798      	blx	r3
    2f4c:	0003      	movs	r3, r0
			if( crc != ucSPI_RecvData[2] ){
    2f4e:	78a2      	ldrb	r2, [r4, #2]
				return 2;
    2f50:	2002      	movs	r0, #2
		{
			SPI_Read_Buff(ucSPI_RecvData,3);

			SPI_Slave_Low();
			crc = ucCRC_Calc(2,&ucSPI_RecvData[0]);
			if( crc != ucSPI_RecvData[2] ){
    2f52:	429a      	cmp	r2, r3
    2f54:	d111      	bne.n	2f7a <ucSPI_Read+0xbe>
				return 2;
			}
			pundata[0] = ((uint16_t)ucSPI_RecvData[0] << 8 ) + ucSPI_RecvData[1];	/* Bp15-8 => left 8bit shift + Bp7-0 */
    2f56:	4a13      	ldr	r2, [pc, #76]	; (2fa4 <ucSPI_Read+0xe8>)
    2f58:	7813      	ldrb	r3, [r2, #0]
    2f5a:	021b      	lsls	r3, r3, #8
    2f5c:	7852      	ldrb	r2, [r2, #1]
    2f5e:	18d3      	adds	r3, r2, r3
    2f60:	9a01      	ldr	r2, [sp, #4]
    2f62:	8013      	strh	r3, [r2, #0]
			return 0;						/* Successful complete */
    2f64:	2000      	movs	r0, #0
    2f66:	e008      	b.n	2f7a <ucSPI_Read+0xbe>
		}
		SPI_Slave_Low();
    2f68:	4b10      	ldr	r3, [pc, #64]	; (2fac <ucSPI_Read+0xf0>)
    2f6a:	4798      	blx	r3
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
    2f6c:	4b10      	ldr	r3, [pc, #64]	; (2fb0 <ucSPI_Read+0xf4>)
    2f6e:	4798      	blx	r3
    2f70:	3e01      	subs	r6, #1
    2f72:	b2f6      	uxtb	r6, r6
	uint16_t i;
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
    2f74:	2e00      	cmp	r6, #0
    2f76:	d1b4      	bne.n	2ee2 <ucSPI_Read+0x26>
		}
		SPI_Slave_Low();
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
		ucerrorcount++;
	}
	return 1;								/* error */
    2f78:	2001      	movs	r0, #1
}
    2f7a:	b002      	add	sp, #8
    2f7c:	bc1c      	pop	{r2, r3, r4}
    2f7e:	4690      	mov	r8, r2
    2f80:	4699      	mov	r9, r3
    2f82:	46a2      	mov	sl, r4
    2f84:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2f86:	46c0      	nop			; (mov r8, r8)
    2f88:	00002d6d 	.word	0x00002d6d
    2f8c:	200001f8 	.word	0x200001f8
    2f90:	00002db5 	.word	0x00002db5
    2f94:	00002bc1 	.word	0x00002bc1
    2f98:	41000080 	.word	0x41000080
    2f9c:	0000270f 	.word	0x0000270f
    2fa0:	0000311d 	.word	0x0000311d
    2fa4:	20000200 	.word	0x20000200
    2fa8:	00002bd9 	.word	0x00002bd9
    2fac:	00002bf1 	.word	0x00002bf1
    2fb0:	00002d89 	.word	0x00002d89

00002fb4 <ucSPI_Continue_Read>:
  * @param  ucdev设备地址,ucreg设备寄存器地址,uctime 连续长度
  * @retval ok/err
  */

uint8_t ucSPI_Continue_Read(uint8_t ucdev, uint8_t ucreg, uint8_t uctime)
{
    2fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2fb6:	465f      	mov	r7, fp
    2fb8:	4656      	mov	r6, sl
    2fba:	464d      	mov	r5, r9
    2fbc:	4644      	mov	r4, r8
    2fbe:	b4f0      	push	{r4, r5, r6, r7}
    2fc0:	4691      	mov	r9, r2
	uint16_t	wk_reg;
	uint16_t	wk_dev;
	uint8_t	wk_time;
	uint16_t i;
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
    2fc2:	0040      	lsls	r0, r0, #1
    2fc4:	261e      	movs	r6, #30
    2fc6:	4030      	ands	r0, r6
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
    2fc8:	004b      	lsls	r3, r1, #1
    2fca:	469b      	mov	fp, r3
    2fcc:	2509      	movs	r5, #9
	wk_time	= uctime;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    2fce:	4b36      	ldr	r3, [pc, #216]	; (30a8 <ucSPI_Continue_Read+0xf4>)
    2fd0:	4698      	mov	r8, r3

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    2fd2:	4c36      	ldr	r4, [pc, #216]	; (30ac <ucSPI_Continue_Read+0xf8>)
    2fd4:	3e3d      	subs	r6, #61	; 0x3d
    2fd6:	4306      	orrs	r6, r0
    2fd8:	46b2      	mov	sl, r6
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
	wk_time	= uctime;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    2fda:	47c0      	blx	r8

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    2fdc:	4653      	mov	r3, sl
    2fde:	7023      	strb	r3, [r4, #0]
		ucSPI_SendData[1] = (uint8_t)wk_reg | MAC_SPI_TRANS_CONTINUE;
    2fe0:	2301      	movs	r3, #1
    2fe2:	465a      	mov	r2, fp
    2fe4:	4313      	orrs	r3, r2
    2fe6:	7063      	strb	r3, [r4, #1]
		ucSPI_SendData[2] = wk_time & 0x7F;
    2fe8:	237f      	movs	r3, #127	; 0x7f
    2fea:	464a      	mov	r2, r9
    2fec:	4013      	ands	r3, r2
    2fee:	70a3      	strb	r3, [r4, #2]
		ucSPI_SendData[3] = ucCRC_Calc(3,&ucSPI_SendData[0]);
    2ff0:	0021      	movs	r1, r4
    2ff2:	2003      	movs	r0, #3
    2ff4:	4b2e      	ldr	r3, [pc, #184]	; (30b0 <ucSPI_Continue_Read+0xfc>)
    2ff6:	4798      	blx	r3
    2ff8:	70e0      	strb	r0, [r4, #3]

		SPI_Write_Buff(ucSPI_SendData,4);
    2ffa:	2104      	movs	r1, #4
    2ffc:	0020      	movs	r0, r4
    2ffe:	4b2d      	ldr	r3, [pc, #180]	; (30b4 <ucSPI_Continue_Read+0x100>)
    3000:	4798      	blx	r3
    3002:	4b2d      	ldr	r3, [pc, #180]	; (30b8 <ucSPI_Continue_Read+0x104>)
    3004:	6a1a      	ldr	r2, [r3, #32]
    3006:	6a1b      	ldr	r3, [r3, #32]
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    3008:	03d2      	lsls	r2, r2, #15
    300a:	0fd6      	lsrs	r6, r2, #31
			if(SDI1_GetValue() ==1)
    300c:	03db      	lsls	r3, r3, #15
    300e:	d40f      	bmi.n	3030 <ucSPI_Continue_Read+0x7c>
    3010:	4b2a      	ldr	r3, [pc, #168]	; (30bc <ucSPI_Continue_Read+0x108>)
    3012:	4929      	ldr	r1, [pc, #164]	; (30b8 <ucSPI_Continue_Read+0x104>)

		SPI_Write_Buff(ucSPI_SendData,4);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    3014:	2701      	movs	r7, #1
			if(SDI1_GetValue() ==1)
    3016:	2080      	movs	r0, #128	; 0x80
    3018:	0240      	lsls	r0, r0, #9
    301a:	6a0a      	ldr	r2, [r1, #32]

		SPI_Write_Buff(ucSPI_SendData,4);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    301c:	0c12      	lsrs	r2, r2, #16
    301e:	403a      	ands	r2, r7
    3020:	0016      	movs	r6, r2
    3022:	6a0a      	ldr	r2, [r1, #32]
			if(SDI1_GetValue() ==1)
    3024:	4202      	tst	r2, r0
    3026:	d103      	bne.n	3030 <ucSPI_Continue_Read+0x7c>
    3028:	3b01      	subs	r3, #1
    302a:	b29b      	uxth	r3, r3
		ucSPI_SendData[2] = wk_time & 0x7F;
		ucSPI_SendData[3] = ucCRC_Calc(3,&ucSPI_SendData[0]);

		SPI_Write_Buff(ucSPI_SendData,4);
		
		for(i=0;i<10000;i++)
    302c:	2b00      	cmp	r3, #0
    302e:	d1f4      	bne.n	301a <ucSPI_Continue_Read+0x66>
			if(SDI1_GetValue() ==1)
			{
				break;
			}
		}
		delay_us(100);
    3030:	2064      	movs	r0, #100	; 0x64
    3032:	4b23      	ldr	r3, [pc, #140]	; (30c0 <ucSPI_Continue_Read+0x10c>)
    3034:	4798      	blx	r3
		if(SDI_VAL ==1)
    3036:	2e01      	cmp	r6, #1
    3038:	d129      	bne.n	308e <ucSPI_Continue_Read+0xda>
		{
			SPI_Read_Buff( ucSPI_Conti_RecvData+2,( (MAC_AN49503_READ_CNT*2) + 1 ) );
    303a:	4c22      	ldr	r4, [pc, #136]	; (30c4 <ucSPI_Continue_Read+0x110>)
    303c:	21ad      	movs	r1, #173	; 0xad
    303e:	0020      	movs	r0, r4
    3040:	4b21      	ldr	r3, [pc, #132]	; (30c8 <ucSPI_Continue_Read+0x114>)
    3042:	4798      	blx	r3
			
			SPI_Slave_Low();
    3044:	4b21      	ldr	r3, [pc, #132]	; (30cc <ucSPI_Continue_Read+0x118>)
    3046:	4798      	blx	r3
			vSPI_Wait();						/* Wait so as not to High SEM immediately */
    3048:	4b21      	ldr	r3, [pc, #132]	; (30d0 <ucSPI_Continue_Read+0x11c>)
    304a:	4798      	blx	r3
			if(ucSPI_Conti_RecvData[5] == 0x3b)
    304c:	78e3      	ldrb	r3, [r4, #3]
    304e:	2b3b      	cmp	r3, #59	; 0x3b
    3050:	d109      	bne.n	3066 <ucSPI_Continue_Read+0xb2>
			{
				afe_lost_cnt =0;
    3052:	2200      	movs	r2, #0
    3054:	4b1f      	ldr	r3, [pc, #124]	; (30d4 <ucSPI_Continue_Read+0x120>)
    3056:	701a      	strb	r2, [r3, #0]
				sys_flags.val.afe_connect_flag = 1;
    3058:	4a1f      	ldr	r2, [pc, #124]	; (30d8 <ucSPI_Continue_Read+0x124>)
    305a:	7811      	ldrb	r1, [r2, #0]
    305c:	2301      	movs	r3, #1
    305e:	430b      	orrs	r3, r1
    3060:	7013      	strb	r3, [r2, #0]
				{
					afe_lost_cnt =0;
					sys_flags.val.afe_connect_flag = 0;
				}
			}
			return 0;						/* Successful complete		*/
    3062:	2000      	movs	r0, #0
    3064:	e01a      	b.n	309c <ucSPI_Continue_Read+0xe8>
				afe_lost_cnt =0;
				sys_flags.val.afe_connect_flag = 1;
			}
			else
			{
				afe_lost_cnt++;
    3066:	4b1b      	ldr	r3, [pc, #108]	; (30d4 <ucSPI_Continue_Read+0x120>)
    3068:	781b      	ldrb	r3, [r3, #0]
    306a:	3301      	adds	r3, #1
    306c:	b2db      	uxtb	r3, r3
				if(afe_lost_cnt ==8)
    306e:	2b08      	cmp	r3, #8
    3070:	d003      	beq.n	307a <ucSPI_Continue_Read+0xc6>
				afe_lost_cnt =0;
				sys_flags.val.afe_connect_flag = 1;
			}
			else
			{
				afe_lost_cnt++;
    3072:	4a18      	ldr	r2, [pc, #96]	; (30d4 <ucSPI_Continue_Read+0x120>)
    3074:	7013      	strb	r3, [r2, #0]
				{
					afe_lost_cnt =0;
					sys_flags.val.afe_connect_flag = 0;
				}
			}
			return 0;						/* Successful complete		*/
    3076:	2000      	movs	r0, #0
    3078:	e010      	b.n	309c <ucSPI_Continue_Read+0xe8>
			else
			{
				afe_lost_cnt++;
				if(afe_lost_cnt ==8)
				{
					afe_lost_cnt =0;
    307a:	2200      	movs	r2, #0
    307c:	4b15      	ldr	r3, [pc, #84]	; (30d4 <ucSPI_Continue_Read+0x120>)
    307e:	701a      	strb	r2, [r3, #0]
					sys_flags.val.afe_connect_flag = 0;
    3080:	4a15      	ldr	r2, [pc, #84]	; (30d8 <ucSPI_Continue_Read+0x124>)
    3082:	7813      	ldrb	r3, [r2, #0]
    3084:	2101      	movs	r1, #1
    3086:	438b      	bics	r3, r1
    3088:	7013      	strb	r3, [r2, #0]
				}
			}
			return 0;						/* Successful complete		*/
    308a:	2000      	movs	r0, #0
    308c:	e006      	b.n	309c <ucSPI_Continue_Read+0xe8>
		}
		SPI_Slave_Low();
    308e:	4b0f      	ldr	r3, [pc, #60]	; (30cc <ucSPI_Continue_Read+0x118>)
    3090:	4798      	blx	r3
    3092:	3d01      	subs	r5, #1
    3094:	b2ed      	uxtb	r5, r5
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
	wk_time	= uctime;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
    3096:	2d00      	cmp	r5, #0
    3098:	d19f      	bne.n	2fda <ucSPI_Continue_Read+0x26>
		}
		SPI_Slave_Low();
		ucerrorcount++;
	}

	return 1;								/* error */
    309a:	2001      	movs	r0, #1
    309c:	bc3c      	pop	{r2, r3, r4, r5}
    309e:	4690      	mov	r8, r2
    30a0:	4699      	mov	r9, r3
    30a2:	46a2      	mov	sl, r4
    30a4:	46ab      	mov	fp, r5
    30a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    30a8:	00002d6d 	.word	0x00002d6d
    30ac:	200001f8 	.word	0x200001f8
    30b0:	00002db5 	.word	0x00002db5
    30b4:	00002bc1 	.word	0x00002bc1
    30b8:	41000080 	.word	0x41000080
    30bc:	0000270f 	.word	0x0000270f
    30c0:	0000311d 	.word	0x0000311d
    30c4:	20000e0e 	.word	0x20000e0e
    30c8:	00002bd9 	.word	0x00002bd9
    30cc:	00002bf1 	.word	0x00002bf1
    30d0:	00002d89 	.word	0x00002d89
    30d4:	200001fd 	.word	0x200001fd
    30d8:	20000f28 	.word	0x20000f28

000030dc <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    30dc:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    30de:	2000      	movs	r0, #0
    30e0:	4b08      	ldr	r3, [pc, #32]	; (3104 <delay_init+0x28>)
    30e2:	4798      	blx	r3
    30e4:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
    30e6:	4c08      	ldr	r4, [pc, #32]	; (3108 <delay_init+0x2c>)
    30e8:	21fa      	movs	r1, #250	; 0xfa
    30ea:	0089      	lsls	r1, r1, #2
    30ec:	47a0      	blx	r4
    30ee:	4b07      	ldr	r3, [pc, #28]	; (310c <delay_init+0x30>)
    30f0:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    30f2:	4907      	ldr	r1, [pc, #28]	; (3110 <delay_init+0x34>)
    30f4:	0028      	movs	r0, r5
    30f6:	47a0      	blx	r4
    30f8:	4b06      	ldr	r3, [pc, #24]	; (3114 <delay_init+0x38>)
    30fa:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    30fc:	2205      	movs	r2, #5
    30fe:	4b06      	ldr	r3, [pc, #24]	; (3118 <delay_init+0x3c>)
    3100:	601a      	str	r2, [r3, #0]
}
    3102:	bd70      	pop	{r4, r5, r6, pc}
    3104:	000057f9 	.word	0x000057f9
    3108:	00005bf9 	.word	0x00005bf9
    310c:	20000004 	.word	0x20000004
    3110:	000f4240 	.word	0x000f4240
    3114:	20000000 	.word	0x20000000
    3118:	e000e010 	.word	0xe000e010

0000311c <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
    311c:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
    311e:	4b08      	ldr	r3, [pc, #32]	; (3140 <delay_cycles_us+0x24>)
    3120:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    3122:	4a08      	ldr	r2, [pc, #32]	; (3144 <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
    3124:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    3126:	2180      	movs	r1, #128	; 0x80
    3128:	0249      	lsls	r1, r1, #9
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
	while (n--) {
    312a:	e006      	b.n	313a <delay_cycles_us+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    312c:	2c00      	cmp	r4, #0
    312e:	d004      	beq.n	313a <delay_cycles_us+0x1e>
		SysTick->LOAD = n;
    3130:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    3132:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    3134:	6813      	ldr	r3, [r2, #0]
    3136:	420b      	tst	r3, r1
    3138:	d0fc      	beq.n	3134 <delay_cycles_us+0x18>
    313a:	3801      	subs	r0, #1
    313c:	d2f6      	bcs.n	312c <delay_cycles_us+0x10>
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
	}
}
    313e:	bd30      	pop	{r4, r5, pc}
    3140:	20000000 	.word	0x20000000
    3144:	e000e010 	.word	0xe000e010

00003148 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    3148:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    314a:	4b08      	ldr	r3, [pc, #32]	; (316c <delay_cycles_ms+0x24>)
    314c:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    314e:	4a08      	ldr	r2, [pc, #32]	; (3170 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    3150:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    3152:	2180      	movs	r1, #128	; 0x80
    3154:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
    3156:	e006      	b.n	3166 <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    3158:	2c00      	cmp	r4, #0
    315a:	d004      	beq.n	3166 <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
    315c:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    315e:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    3160:	6813      	ldr	r3, [r2, #0]
    3162:	420b      	tst	r3, r1
    3164:	d0fc      	beq.n	3160 <delay_cycles_ms+0x18>
    3166:	3801      	subs	r0, #1
    3168:	d2f6      	bcs.n	3158 <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
    316a:	bd30      	pop	{r4, r5, pc}
    316c:	20000004 	.word	0x20000004
    3170:	e000e010 	.word	0xe000e010

00003174 <_adc_get_inst_index>:
 *
 * \return Index of the given ADC module instance.
 */
uint8_t _adc_get_inst_index(
		Adc *const hw)
{
    3174:	b510      	push	{r4, lr}
    3176:	b082      	sub	sp, #8
	/* List of available ADC modules. */
	Adc *const adc_modules[ADC_INST_NUM] = ADC_INSTS;
    3178:	466a      	mov	r2, sp
    317a:	4b08      	ldr	r3, [pc, #32]	; (319c <_adc_get_inst_index+0x28>)
    317c:	cb12      	ldmia	r3!, {r1, r4}
    317e:	c212      	stmia	r2!, {r1, r4}

	/* Find index for ADC instance. */
	for (uint32_t i = 0; i < ADC_INST_NUM; i++) {
		if (hw == adc_modules[i]) {
    3180:	9b00      	ldr	r3, [sp, #0]
    3182:	4298      	cmp	r0, r3
    3184:	d005      	beq.n	3192 <_adc_get_inst_index+0x1e>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    3186:	2300      	movs	r3, #0
	/* List of available ADC modules. */
	Adc *const adc_modules[ADC_INST_NUM] = ADC_INSTS;

	/* Find index for ADC instance. */
	for (uint32_t i = 0; i < ADC_INST_NUM; i++) {
		if (hw == adc_modules[i]) {
    3188:	9a01      	ldr	r2, [sp, #4]
    318a:	4282      	cmp	r2, r0
    318c:	d103      	bne.n	3196 <_adc_get_inst_index+0x22>
    318e:	3301      	adds	r3, #1
    3190:	e000      	b.n	3194 <_adc_get_inst_index+0x20>
{
	/* List of available ADC modules. */
	Adc *const adc_modules[ADC_INST_NUM] = ADC_INSTS;

	/* Find index for ADC instance. */
	for (uint32_t i = 0; i < ADC_INST_NUM; i++) {
    3192:	2300      	movs	r3, #0
		if (hw == adc_modules[i]) {
			return i;
    3194:	b2db      	uxtb	r3, r3
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    3196:	0018      	movs	r0, r3
    3198:	b002      	add	sp, #8
    319a:	bd10      	pop	{r4, pc}
    319c:	000074f8 	.word	0x000074f8

000031a0 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
    31a0:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
    31a2:	2300      	movs	r3, #0
    31a4:	2200      	movs	r2, #0
    31a6:	7003      	strb	r3, [r0, #0]
	config->reference                     = ADC_REFERENCE_INTREF;
    31a8:	7043      	strb	r3, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV2;
    31aa:	7083      	strb	r3, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
    31ac:	70c3      	strb	r3, [r0, #3]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
    31ae:	2100      	movs	r1, #0
    31b0:	8303      	strh	r3, [r0, #24]
	config->window.window_upper_value     = 0;
    31b2:	6203      	str	r3, [r0, #32]
	config->window.window_lower_value     = 0;
    31b4:	61c3      	str	r3, [r0, #28]
#if SAMR30
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6;
#else
	config->positive_input                = ADC_POSITIVE_INPUT_PIN1;
    31b6:	2401      	movs	r4, #1
    31b8:	7104      	strb	r4, [r0, #4]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND;
    31ba:	24c0      	movs	r4, #192	; 0xc0
    31bc:	0164      	lsls	r4, r4, #5
    31be:	80c4      	strh	r4, [r0, #6]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
    31c0:	7201      	strb	r1, [r0, #8]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
    31c2:	7242      	strb	r2, [r0, #9]
	config->left_adjust                   = false;
    31c4:	7282      	strb	r2, [r0, #10]
	config->differential_mode             = false;
    31c6:	72c2      	strb	r2, [r0, #11]
	config->freerunning                   = false;
    31c8:	7302      	strb	r2, [r0, #12]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
    31ca:	242a      	movs	r4, #42	; 0x2a
    31cc:	5502      	strb	r2, [r0, r4]
	config->run_in_standby                = false;
    31ce:	7342      	strb	r2, [r0, #13]
	config->on_demand                     = false;
    31d0:	7382      	strb	r2, [r0, #14]
	config->sampling_time_compensation_enable  = false;
    31d2:	73c2      	strb	r2, [r0, #15]
	config->positive_input_sequence_mask_enable = 0;
    31d4:	6103      	str	r3, [r0, #16]
	config->reference_compensation_enable = false;
    31d6:	7502      	strb	r2, [r0, #20]
	config->correction.correction_enable  = false;
    31d8:	3c06      	subs	r4, #6
    31da:	5502      	strb	r2, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
    31dc:	84c3      	strh	r3, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
    31de:	8503      	strh	r3, [r0, #40]	; 0x28
	config->sample_length                 = 0;
    31e0:	7541      	strb	r1, [r0, #21]
}
    31e2:	bd10      	pop	{r4, pc}

000031e4 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
    31e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    31e6:	465f      	mov	r7, fp
    31e8:	4656      	mov	r6, sl
    31ea:	464d      	mov	r5, r9
    31ec:	4644      	mov	r4, r8
    31ee:	b4f0      	push	{r4, r5, r6, r7}
    31f0:	b09d      	sub	sp, #116	; 0x74
    31f2:	0005      	movs	r5, r0
    31f4:	000e      	movs	r6, r1
    31f6:	0017      	movs	r7, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Temporary variable to hold ADC instance number */
	uint8_t instance = _adc_get_inst_index(hw);
    31f8:	0008      	movs	r0, r1
    31fa:	4bc6      	ldr	r3, [pc, #792]	; (3514 <adc_init+0x330>)
    31fc:	4798      	blx	r3
    31fe:	0004      	movs	r4, r0
    3200:	9000      	str	r0, [sp, #0]

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    3202:	602e      	str	r6, [r5, #0]
		case SYSTEM_CLOCK_APB_APBB:
			MCLK->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
    3204:	4ac4      	ldr	r2, [pc, #784]	; (3518 <adc_init+0x334>)
    3206:	69d1      	ldr	r1, [r2, #28]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_ADC);
#elif (SAML21) || (SAMR30)
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, MCLK_APBDMASK_ADC);
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, _adc_apbcmasks[instance]);
    3208:	0080      	lsls	r0, r0, #2
    320a:	4bc4      	ldr	r3, [pc, #784]	; (351c <adc_init+0x338>)
    320c:	58c3      	ldr	r3, [r0, r3]
    320e:	430b      	orrs	r3, r1
    3210:	61d3      	str	r3, [r2, #28]
#endif

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    3212:	7833      	ldrb	r3, [r6, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    3214:	2005      	movs	r0, #5
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, MCLK_APBDMASK_ADC);
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, _adc_apbcmasks[instance]);
#endif

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    3216:	07db      	lsls	r3, r3, #31
    3218:	d500      	bpl.n	321c <adc_init+0x38>
    321a:	e235      	b.n	3688 <adc_init+0x4a4>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    321c:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    321e:	8c13      	ldrh	r3, [r2, #32]
    3220:	b29b      	uxth	r3, r3
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	while (adc_is_syncing(module_inst)) {
    3222:	2b00      	cmp	r3, #0
    3224:	d1fb      	bne.n	321e <adc_init+0x3a>
		/* Wait for synchronization */
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    3226:	7833      	ldrb	r3, [r6, #0]
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
    3228:	201c      	movs	r0, #28

	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    322a:	079b      	lsls	r3, r3, #30
    322c:	d500      	bpl.n	3230 <adc_init+0x4c>
    322e:	e22b      	b.n	3688 <adc_init+0x4a4>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
    3230:	787b      	ldrb	r3, [r7, #1]
    3232:	712b      	strb	r3, [r5, #4]

	/* Make sure the voltage reference is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INTREF) {
    3234:	2b00      	cmp	r3, #0
    3236:	d104      	bne.n	3242 <adc_init+0x5e>
	switch (vref) {
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SUPC->VREF.reg |= SUPC_VREF_TSEN;
			break;
		case SYSTEM_VOLTAGE_REFERENCE_OUTPUT:
			SUPC->VREF.reg |= SUPC_VREF_VREFOE;
    3238:	4ab9      	ldr	r2, [pc, #740]	; (3520 <adc_init+0x33c>)
    323a:	69d1      	ldr	r1, [r2, #28]
    323c:	3304      	adds	r3, #4
    323e:	430b      	orrs	r3, r1
    3240:	61d3      	str	r3, [r2, #28]
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
    3242:	682b      	ldr	r3, [r5, #0]
    3244:	469a      	mov	sl, r3

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
    3246:	783b      	ldrb	r3, [r7, #0]
    3248:	aa02      	add	r2, sp, #8
    324a:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(_adc_gclk_ids[index], &gclk_chan_conf);
    324c:	4bb5      	ldr	r3, [pc, #724]	; (3524 <adc_init+0x340>)
    324e:	5d1e      	ldrb	r6, [r3, r4]
    3250:	0011      	movs	r1, r2
    3252:	0030      	movs	r0, r6
    3254:	4bb4      	ldr	r3, [pc, #720]	; (3528 <adc_init+0x344>)
    3256:	4798      	blx	r3
	system_gclk_chan_enable(_adc_gclk_ids[index]);
    3258:	0030      	movs	r0, r6
    325a:	4bb4      	ldr	r3, [pc, #720]	; (352c <adc_init+0x348>)
    325c:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	_adc_configure_ain_pin(index, config->positive_input);
    325e:	793b      	ldrb	r3, [r7, #4]
    3260:	4698      	mov	r8, r3
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
	const uint32_t pinmapping0[] = {
    3262:	ae04      	add	r6, sp, #16
    3264:	4bb2      	ldr	r3, [pc, #712]	; (3530 <adc_init+0x34c>)
    3266:	469c      	mov	ip, r3
    3268:	001a      	movs	r2, r3
    326a:	3208      	adds	r2, #8
    326c:	0031      	movs	r1, r6
    326e:	ca49      	ldmia	r2!, {r0, r3, r6}
    3270:	c149      	stmia	r1!, {r0, r3, r6}
    3272:	ca49      	ldmia	r2!, {r0, r3, r6}
    3274:	c149      	stmia	r1!, {r0, r3, r6}
    3276:	ca49      	ldmia	r2!, {r0, r3, r6}
    3278:	c149      	stmia	r1!, {r0, r3, r6}
    327a:	ca49      	ldmia	r2!, {r0, r3, r6}
    327c:	c149      	stmia	r1!, {r0, r3, r6}
			PIN_PA10B_ADC0_AIN10, PIN_PA11B_ADC0_AIN11,
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
		};
	const uint32_t pinmapping1[] = {
    327e:	a910      	add	r1, sp, #64	; 0x40
    3280:	4663      	mov	r3, ip
    3282:	3338      	adds	r3, #56	; 0x38
    3284:	000a      	movs	r2, r1
    3286:	cb43      	ldmia	r3!, {r0, r1, r6}
    3288:	c243      	stmia	r2!, {r0, r1, r6}
    328a:	cb43      	ldmia	r3!, {r0, r1, r6}
    328c:	c243      	stmia	r2!, {r0, r1, r6}
    328e:	cb43      	ldmia	r3!, {r0, r1, r6}
    3290:	c243      	stmia	r2!, {r0, r1, r6}
    3292:	cb43      	ldmia	r3!, {r0, r1, r6}
    3294:	c243      	stmia	r2!, {r0, r1, r6}
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    3296:	9b00      	ldr	r3, [sp, #0]
    3298:	2b00      	cmp	r3, #0
    329a:	d003      	beq.n	32a4 <adc_init+0xc0>
	case 0:
		pinmapping = pinmapping0;
		break;
	case 1:
		pinmapping = pinmapping1;
    329c:	a910      	add	r1, sp, #64	; 0x40
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    329e:	2b01      	cmp	r3, #1
    32a0:	d003      	beq.n	32aa <adc_init+0xc6>
    32a2:	e001      	b.n	32a8 <adc_init+0xc4>
	case 0:
		pinmapping = pinmapping0;
    32a4:	a904      	add	r1, sp, #16
    32a6:	e000      	b.n	32aa <adc_init+0xc6>
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
    32a8:	2100      	movs	r1, #0
	Assert(pinmapping);
#endif

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= _adc_extchannel_msb[index]) {
    32aa:	00a3      	lsls	r3, r4, #2
    32ac:	4aa1      	ldr	r2, [pc, #644]	; (3534 <adc_init+0x350>)
    32ae:	589b      	ldr	r3, [r3, r2]
    32b0:	4699      	mov	r9, r3
    32b2:	4598      	cmp	r8, r3
    32b4:	d80c      	bhi.n	32d0 <adc_init+0xec>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    32b6:	4643      	mov	r3, r8
    32b8:	0098      	lsls	r0, r3, #2
    32ba:	5840      	ldr	r0, [r0, r1]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    32bc:	a903      	add	r1, sp, #12
    32be:	2300      	movs	r3, #0
    32c0:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    32c2:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    32c4:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    32c6:	3301      	adds	r3, #1
    32c8:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    32ca:	b2c0      	uxtb	r0, r0
    32cc:	4b9a      	ldr	r3, [pc, #616]	; (3538 <adc_init+0x354>)
    32ce:	4798      	blx	r3
	system_gclk_chan_set_config(_adc_gclk_ids[index], &gclk_chan_conf);
	system_gclk_chan_enable(_adc_gclk_ids[index]);

	/* Setup pinmuxing for analog inputs */
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);
    32d0:	88fb      	ldrh	r3, [r7, #6]
    32d2:	4698      	mov	r8, r3
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
	const uint32_t pinmapping0[] = {
    32d4:	ae04      	add	r6, sp, #16
    32d6:	4b96      	ldr	r3, [pc, #600]	; (3530 <adc_init+0x34c>)
    32d8:	469c      	mov	ip, r3
    32da:	001a      	movs	r2, r3
    32dc:	3208      	adds	r2, #8
    32de:	0031      	movs	r1, r6
    32e0:	ca49      	ldmia	r2!, {r0, r3, r6}
    32e2:	c149      	stmia	r1!, {r0, r3, r6}
    32e4:	ca49      	ldmia	r2!, {r0, r3, r6}
    32e6:	c149      	stmia	r1!, {r0, r3, r6}
    32e8:	ca49      	ldmia	r2!, {r0, r3, r6}
    32ea:	c149      	stmia	r1!, {r0, r3, r6}
    32ec:	ca49      	ldmia	r2!, {r0, r3, r6}
    32ee:	c149      	stmia	r1!, {r0, r3, r6}
			PIN_PA10B_ADC0_AIN10, PIN_PA11B_ADC0_AIN11,
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
		};
	const uint32_t pinmapping1[] = {
    32f0:	a910      	add	r1, sp, #64	; 0x40
    32f2:	4663      	mov	r3, ip
    32f4:	3338      	adds	r3, #56	; 0x38
    32f6:	000a      	movs	r2, r1
    32f8:	cb43      	ldmia	r3!, {r0, r1, r6}
    32fa:	c243      	stmia	r2!, {r0, r1, r6}
    32fc:	cb43      	ldmia	r3!, {r0, r1, r6}
    32fe:	c243      	stmia	r2!, {r0, r1, r6}
    3300:	cb43      	ldmia	r3!, {r0, r1, r6}
    3302:	c243      	stmia	r2!, {r0, r1, r6}
    3304:	cb43      	ldmia	r3!, {r0, r1, r6}
    3306:	c243      	stmia	r2!, {r0, r1, r6}
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    3308:	9a00      	ldr	r2, [sp, #0]
    330a:	2a00      	cmp	r2, #0
    330c:	d003      	beq.n	3316 <adc_init+0x132>
	case 0:
		pinmapping = pinmapping0;
		break;
	case 1:
		pinmapping = pinmapping1;
    330e:	ab10      	add	r3, sp, #64	; 0x40
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    3310:	2a01      	cmp	r2, #1
    3312:	d003      	beq.n	331c <adc_init+0x138>
    3314:	e001      	b.n	331a <adc_init+0x136>
	case 0:
		pinmapping = pinmapping0;
    3316:	ab04      	add	r3, sp, #16
    3318:	e000      	b.n	331c <adc_init+0x138>
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
    331a:	2300      	movs	r3, #0
	Assert(pinmapping);
#endif

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= _adc_extchannel_msb[index]) {
    331c:	45c8      	cmp	r8, r9
    331e:	d900      	bls.n	3322 <adc_init+0x13e>
    3320:	e1ac      	b.n	367c <adc_init+0x498>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    3322:	4642      	mov	r2, r8
    3324:	0090      	lsls	r0, r2, #2
    3326:	58c0      	ldr	r0, [r0, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    3328:	a903      	add	r1, sp, #12
    332a:	2300      	movs	r3, #0
    332c:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    332e:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    3330:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    3332:	3301      	adds	r3, #1
    3334:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    3336:	b2c0      	uxtb	r0, r0
    3338:	4b7f      	ldr	r3, [pc, #508]	; (3538 <adc_init+0x354>)
    333a:	4798      	blx	r3
    333c:	e19e      	b.n	367c <adc_init+0x498>
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);

	/* Set pinmux for positive input sequence*/
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
		if(config->positive_input_sequence_mask_enable & (1 << i)){
    333e:	465b      	mov	r3, fp
    3340:	4642      	mov	r2, r8
    3342:	4093      	lsls	r3, r2
    3344:	693a      	ldr	r2, [r7, #16]
    3346:	421a      	tst	r2, r3
    3348:	d030      	beq.n	33ac <adc_init+0x1c8>
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
	const uint32_t pinmapping0[] = {
    334a:	a804      	add	r0, sp, #16
    334c:	4b78      	ldr	r3, [pc, #480]	; (3530 <adc_init+0x34c>)
    334e:	3308      	adds	r3, #8
    3350:	0002      	movs	r2, r0
    3352:	cb43      	ldmia	r3!, {r0, r1, r6}
    3354:	c243      	stmia	r2!, {r0, r1, r6}
    3356:	cb43      	ldmia	r3!, {r0, r1, r6}
    3358:	c243      	stmia	r2!, {r0, r1, r6}
    335a:	cb43      	ldmia	r3!, {r0, r1, r6}
    335c:	c243      	stmia	r2!, {r0, r1, r6}
    335e:	cb43      	ldmia	r3!, {r0, r1, r6}
    3360:	c243      	stmia	r2!, {r0, r1, r6}
			PIN_PA10B_ADC0_AIN10, PIN_PA11B_ADC0_AIN11,
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
		};
	const uint32_t pinmapping1[] = {
    3362:	a810      	add	r0, sp, #64	; 0x40
    3364:	4b72      	ldr	r3, [pc, #456]	; (3530 <adc_init+0x34c>)
    3366:	3338      	adds	r3, #56	; 0x38
    3368:	0002      	movs	r2, r0
    336a:	cb43      	ldmia	r3!, {r0, r1, r6}
    336c:	c243      	stmia	r2!, {r0, r1, r6}
    336e:	cb43      	ldmia	r3!, {r0, r1, r6}
    3370:	c243      	stmia	r2!, {r0, r1, r6}
    3372:	cb43      	ldmia	r3!, {r0, r1, r6}
    3374:	c243      	stmia	r2!, {r0, r1, r6}
    3376:	cb43      	ldmia	r3!, {r0, r1, r6}
    3378:	c243      	stmia	r2!, {r0, r1, r6}
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    337a:	9a00      	ldr	r2, [sp, #0]
    337c:	2a00      	cmp	r2, #0
    337e:	d003      	beq.n	3388 <adc_init+0x1a4>
	case 0:
		pinmapping = pinmapping0;
		break;
	case 1:
		pinmapping = pinmapping1;
    3380:	ab10      	add	r3, sp, #64	; 0x40
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    3382:	2a01      	cmp	r2, #1
    3384:	d003      	beq.n	338e <adc_init+0x1aa>
    3386:	e001      	b.n	338c <adc_init+0x1a8>
	case 0:
		pinmapping = pinmapping0;
    3388:	ab04      	add	r3, sp, #16
    338a:	e000      	b.n	338e <adc_init+0x1aa>
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
    338c:	2300      	movs	r3, #0
	Assert(pinmapping);
#endif

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= _adc_extchannel_msb[index]) {
    338e:	9a01      	ldr	r2, [sp, #4]
    3390:	454a      	cmp	r2, r9
    3392:	d80b      	bhi.n	33ac <adc_init+0x1c8>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    3394:	0091      	lsls	r1, r2, #2
    3396:	58c8      	ldr	r0, [r1, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    3398:	a903      	add	r1, sp, #12
    339a:	2300      	movs	r3, #0
    339c:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    339e:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    33a0:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    33a2:	465b      	mov	r3, fp
    33a4:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    33a6:	b2c0      	uxtb	r0, r0
    33a8:	4b63      	ldr	r3, [pc, #396]	; (3538 <adc_init+0x354>)
    33aa:	4798      	blx	r3
	/* Setup pinmuxing for analog inputs */
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);

	/* Set pinmux for positive input sequence*/
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
    33ac:	4646      	mov	r6, r8
    33ae:	3601      	adds	r6, #1
    33b0:	b2f3      	uxtb	r3, r6
    33b2:	4698      	mov	r8, r3
    33b4:	9301      	str	r3, [sp, #4]
    33b6:	454b      	cmp	r3, r9
    33b8:	d9c1      	bls.n	333e <adc_init+0x15a>
			_adc_configure_ain_pin(index, i);
		}
	}

	/* Configure run in standby and on demand */
	adc_module->CTRLA.reg = ((config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos)
    33ba:	7b7b      	ldrb	r3, [r7, #13]
    33bc:	019a      	lsls	r2, r3, #6
    33be:	7bbb      	ldrb	r3, [r7, #14]
    33c0:	01db      	lsls	r3, r3, #7
    33c2:	4313      	orrs	r3, r2
    33c4:	b2db      	uxtb	r3, r3
    33c6:	4652      	mov	r2, sl
    33c8:	7013      	strb	r3, [r2, #0]
						    | (config->on_demand << ADC_CTRLA_ONDEMAND_Pos)) ;

	/* Configure reference */
	adc_module->REFCTRL.reg =
    33ca:	7d3b      	ldrb	r3, [r7, #20]
    33cc:	01db      	lsls	r3, r3, #7
    33ce:	787a      	ldrb	r2, [r7, #1]
    33d0:	4313      	orrs	r3, r2
    33d2:	b2db      	uxtb	r3, r3
    33d4:	4652      	mov	r2, sl
    33d6:	7093      	strb	r3, [r2, #2]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos)
			| (config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
    33d8:	78fb      	ldrb	r3, [r7, #3]
    33da:	2b34      	cmp	r3, #52	; 0x34
    33dc:	d900      	bls.n	33e0 <adc_init+0x1fc>
    33de:	e14b      	b.n	3678 <adc_init+0x494>
    33e0:	009b      	lsls	r3, r3, #2
    33e2:	4a56      	ldr	r2, [pc, #344]	; (353c <adc_init+0x358>)
    33e4:	58d3      	ldr	r3, [r2, r3]
    33e6:	469f      	mov	pc, r3
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
    33e8:	2004      	movs	r0, #4
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    33ea:	2110      	movs	r1, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
    33ec:	2202      	movs	r2, #2
    33ee:	e01a      	b.n	3426 <adc_init+0x242>

	/* Set adjusting result and number of samples */
	switch (config->resolution) {

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
    33f0:	7a7a      	ldrb	r2, [r7, #9]
		accumulate = config->accumulate_samples;
    33f2:	7a38      	ldrb	r0, [r7, #8]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    33f4:	2110      	movs	r1, #16
    33f6:	e016      	b.n	3426 <adc_init+0x242>
		resolution = ADC_RESOLUTION_16BIT;
		break;
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
    33f8:	2006      	movs	r0, #6
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    33fa:	2110      	movs	r1, #16
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
		break;
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    33fc:	2201      	movs	r2, #1
    33fe:	e012      	b.n	3426 <adc_init+0x242>
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
    3400:	2008      	movs	r0, #8
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    3402:	2110      	movs	r1, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
    3404:	2200      	movs	r2, #0
    3406:	e00e      	b.n	3426 <adc_init+0x242>
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    3408:	2000      	movs	r0, #0
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
		break;
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
    340a:	2130      	movs	r1, #48	; 0x30
static enum status_code _adc_set_config(
		uint8_t index,
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    340c:	2200      	movs	r2, #0
    340e:	e00a      	b.n	3426 <adc_init+0x242>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    3410:	2000      	movs	r0, #0
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
		break;
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
    3412:	2120      	movs	r1, #32
static enum status_code _adc_set_config(
		uint8_t index,
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    3414:	2200      	movs	r2, #0
    3416:	e006      	b.n	3426 <adc_init+0x242>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    3418:	2000      	movs	r0, #0
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
		break;
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
    341a:	2100      	movs	r1, #0
static enum status_code _adc_set_config(
		uint8_t index,
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    341c:	2200      	movs	r2, #0
    341e:	e002      	b.n	3426 <adc_init+0x242>
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
    3420:	2002      	movs	r0, #2
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    3422:	2110      	movs	r1, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    3424:	2201      	movs	r2, #1
	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
    3426:	0112      	lsls	r2, r2, #4
    3428:	2370      	movs	r3, #112	; 0x70
    342a:	4013      	ands	r3, r2
    342c:	4303      	orrs	r3, r0
    342e:	4652      	mov	r2, sl
    3430:	7313      	strb	r3, [r2, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    3432:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    3434:	8c13      	ldrh	r3, [r2, #32]
    3436:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    3438:	2b00      	cmp	r3, #0
    343a:	d1fb      	bne.n	3434 <adc_init+0x250>
		/* Wait for synchronization */
	}

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    343c:	7d7b      	ldrb	r3, [r7, #21]
		return STATUS_ERR_INVALID_ARG;
    343e:	2017      	movs	r0, #23
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    3440:	2b3f      	cmp	r3, #63	; 0x3f
    3442:	d900      	bls.n	3446 <adc_init+0x262>
    3444:	e120      	b.n	3688 <adc_init+0x4a4>
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
    3446:	7bfa      	ldrb	r2, [r7, #15]
    3448:	01d2      	lsls	r2, r2, #7
    344a:	4313      	orrs	r3, r2
    344c:	b2db      	uxtb	r3, r3
    344e:	4652      	mov	r2, sl
    3450:	7353      	strb	r3, [r2, #13]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    3452:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    3454:	8c13      	ldrh	r3, [r2, #32]
    3456:	b29b      	uxth	r3, r3
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos)
				| (config->sampling_time_compensation_enable << ADC_SAMPCTRL_OFFCOMP_Pos);
	}

	while (adc_is_syncing(module_inst)) {
    3458:	2b00      	cmp	r3, #0
    345a:	d1fb      	bne.n	3454 <adc_init+0x270>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
			config->clock_prescaler;
    345c:	78bb      	ldrb	r3, [r7, #2]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    345e:	4652      	mov	r2, sl
    3460:	7053      	strb	r3, [r2, #1]
			config->clock_prescaler;
	adc_module->CTRLC.reg =
			resolution |
			(config->correction.correction_enable << ADC_CTRLC_CORREN_Pos) |
    3462:	2324      	movs	r3, #36	; 0x24
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
			config->clock_prescaler;
	adc_module->CTRLC.reg =
    3464:	5cfa      	ldrb	r2, [r7, r3]
    3466:	00d2      	lsls	r2, r2, #3
    3468:	7b3b      	ldrb	r3, [r7, #12]
    346a:	009b      	lsls	r3, r3, #2
    346c:	4313      	orrs	r3, r2
    346e:	7afa      	ldrb	r2, [r7, #11]
    3470:	431a      	orrs	r2, r3
    3472:	7abb      	ldrb	r3, [r7, #10]
    3474:	005b      	lsls	r3, r3, #1
    3476:	4313      	orrs	r3, r2
    3478:	430b      	orrs	r3, r1
    347a:	4652      	mov	r2, sl
    347c:	8153      	strh	r3, [r2, #10]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    347e:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    3480:	8c13      	ldrh	r3, [r2, #32]
    3482:	b29b      	uxth	r3, r3
			(config->correction.correction_enable << ADC_CTRLC_CORREN_Pos) |
			(config->freerunning << ADC_CTRLC_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLC_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLC_DIFFMODE_Pos);

	while (adc_is_syncing(module_inst)) {
    3484:	2b00      	cmp	r3, #0
    3486:	d1fb      	bne.n	3480 <adc_init+0x29c>
		/* Wait for synchronization */
	}

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
    3488:	8b3b      	ldrh	r3, [r7, #24]
    348a:	2b00      	cmp	r3, #0
    348c:	d100      	bne.n	3490 <adc_init+0x2ac>
    348e:	e091      	b.n	35b4 <adc_init+0x3d0>
		switch (resolution) {
    3490:	2910      	cmp	r1, #16
    3492:	d075      	beq.n	3580 <adc_init+0x39c>
    3494:	d802      	bhi.n	349c <adc_init+0x2b8>
    3496:	2900      	cmp	r1, #0
    3498:	d054      	beq.n	3544 <adc_init+0x360>
    349a:	e08b      	b.n	35b4 <adc_init+0x3d0>
    349c:	2920      	cmp	r1, #32
    349e:	d01a      	beq.n	34d6 <adc_init+0x2f2>
    34a0:	2930      	cmp	r1, #48	; 0x30
    34a2:	d000      	beq.n	34a6 <adc_init+0x2c2>
    34a4:	e086      	b.n	35b4 <adc_init+0x3d0>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    34a6:	7afa      	ldrb	r2, [r7, #11]
    34a8:	2a00      	cmp	r2, #0
    34aa:	d00a      	beq.n	34c2 <adc_init+0x2de>
    34ac:	69fa      	ldr	r2, [r7, #28]
    34ae:	3280      	adds	r2, #128	; 0x80
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    34b0:	2017      	movs	r0, #23

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    34b2:	2aff      	cmp	r2, #255	; 0xff
    34b4:	d900      	bls.n	34b8 <adc_init+0x2d4>
    34b6:	e0e7      	b.n	3688 <adc_init+0x4a4>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
    34b8:	6a3a      	ldr	r2, [r7, #32]
    34ba:	3280      	adds	r2, #128	; 0x80
    34bc:	2aff      	cmp	r2, #255	; 0xff
    34be:	d900      	bls.n	34c2 <adc_init+0x2de>
    34c0:	e0e2      	b.n	3688 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    34c2:	2017      	movs	r0, #23
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
    34c4:	69fa      	ldr	r2, [r7, #28]
    34c6:	2aff      	cmp	r2, #255	; 0xff
    34c8:	dd00      	ble.n	34cc <adc_init+0x2e8>
    34ca:	e0dd      	b.n	3688 <adc_init+0x4a4>
    34cc:	6a3a      	ldr	r2, [r7, #32]
    34ce:	2aff      	cmp	r2, #255	; 0xff
    34d0:	dd00      	ble.n	34d4 <adc_init+0x2f0>
    34d2:	e0d9      	b.n	3688 <adc_init+0x4a4>
    34d4:	e06e      	b.n	35b4 <adc_init+0x3d0>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    34d6:	7afa      	ldrb	r2, [r7, #11]
    34d8:	2a00      	cmp	r2, #0
    34da:	d00f      	beq.n	34fc <adc_init+0x318>
    34dc:	69fa      	ldr	r2, [r7, #28]
    34de:	2180      	movs	r1, #128	; 0x80
    34e0:	0089      	lsls	r1, r1, #2
    34e2:	468c      	mov	ip, r1
    34e4:	4462      	add	r2, ip
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    34e6:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    34e8:	4915      	ldr	r1, [pc, #84]	; (3540 <adc_init+0x35c>)
    34ea:	428a      	cmp	r2, r1
    34ec:	d900      	bls.n	34f0 <adc_init+0x30c>
    34ee:	e0cb      	b.n	3688 <adc_init+0x4a4>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    34f0:	6a3a      	ldr	r2, [r7, #32]
    34f2:	4462      	add	r2, ip
    34f4:	4912      	ldr	r1, [pc, #72]	; (3540 <adc_init+0x35c>)
    34f6:	428a      	cmp	r2, r1
    34f8:	d900      	bls.n	34fc <adc_init+0x318>
    34fa:	e0c5      	b.n	3688 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    34fc:	2017      	movs	r0, #23
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
    34fe:	4a10      	ldr	r2, [pc, #64]	; (3540 <adc_init+0x35c>)
    3500:	69f9      	ldr	r1, [r7, #28]
    3502:	4291      	cmp	r1, r2
    3504:	dd00      	ble.n	3508 <adc_init+0x324>
    3506:	e0bf      	b.n	3688 <adc_init+0x4a4>
    3508:	6a39      	ldr	r1, [r7, #32]
    350a:	4291      	cmp	r1, r2
    350c:	dd00      	ble.n	3510 <adc_init+0x32c>
    350e:	e0bb      	b.n	3688 <adc_init+0x4a4>
    3510:	e050      	b.n	35b4 <adc_init+0x3d0>
    3512:	46c0      	nop			; (mov r8, r8)
    3514:	00003175 	.word	0x00003175
    3518:	40000800 	.word	0x40000800
    351c:	00007564 	.word	0x00007564
    3520:	40001800 	.word	0x40001800
    3524:	00007570 	.word	0x00007570
    3528:	000058d5 	.word	0x000058d5
    352c:	00005865 	.word	0x00005865
    3530:	000074f8 	.word	0x000074f8
    3534:	00007574 	.word	0x00007574
    3538:	000059d1 	.word	0x000059d1
    353c:	00007424 	.word	0x00007424
    3540:	000003ff 	.word	0x000003ff
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    3544:	7afa      	ldrb	r2, [r7, #11]
    3546:	2a00      	cmp	r2, #0
    3548:	d00f      	beq.n	356a <adc_init+0x386>
    354a:	69fa      	ldr	r2, [r7, #28]
    354c:	2180      	movs	r1, #128	; 0x80
    354e:	0109      	lsls	r1, r1, #4
    3550:	468c      	mov	ip, r1
    3552:	4462      	add	r2, ip
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    3554:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    3556:	4950      	ldr	r1, [pc, #320]	; (3698 <adc_init+0x4b4>)
    3558:	428a      	cmp	r2, r1
    355a:	d900      	bls.n	355e <adc_init+0x37a>
    355c:	e094      	b.n	3688 <adc_init+0x4a4>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    355e:	6a3a      	ldr	r2, [r7, #32]
    3560:	4462      	add	r2, ip
    3562:	494d      	ldr	r1, [pc, #308]	; (3698 <adc_init+0x4b4>)
    3564:	428a      	cmp	r2, r1
    3566:	d900      	bls.n	356a <adc_init+0x386>
    3568:	e08e      	b.n	3688 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    356a:	2017      	movs	r0, #23
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
    356c:	4a4a      	ldr	r2, [pc, #296]	; (3698 <adc_init+0x4b4>)
    356e:	69f9      	ldr	r1, [r7, #28]
    3570:	4291      	cmp	r1, r2
    3572:	dd00      	ble.n	3576 <adc_init+0x392>
    3574:	e088      	b.n	3688 <adc_init+0x4a4>
    3576:	6a39      	ldr	r1, [r7, #32]
    3578:	4291      	cmp	r1, r2
    357a:	dd00      	ble.n	357e <adc_init+0x39a>
    357c:	e084      	b.n	3688 <adc_init+0x4a4>
    357e:	e019      	b.n	35b4 <adc_init+0x3d0>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    3580:	7afa      	ldrb	r2, [r7, #11]
    3582:	2a00      	cmp	r2, #0
    3584:	d00e      	beq.n	35a4 <adc_init+0x3c0>
    3586:	69fa      	ldr	r2, [r7, #28]
    3588:	2180      	movs	r1, #128	; 0x80
    358a:	0209      	lsls	r1, r1, #8
    358c:	468c      	mov	ip, r1
    358e:	4462      	add	r2, ip
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    3590:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    3592:	4942      	ldr	r1, [pc, #264]	; (369c <adc_init+0x4b8>)
    3594:	428a      	cmp	r2, r1
    3596:	d900      	bls.n	359a <adc_init+0x3b6>
    3598:	e076      	b.n	3688 <adc_init+0x4a4>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    359a:	6a3a      	ldr	r2, [r7, #32]
    359c:	4462      	add	r2, ip
    359e:	493f      	ldr	r1, [pc, #252]	; (369c <adc_init+0x4b8>)
    35a0:	428a      	cmp	r2, r1
    35a2:	d871      	bhi.n	3688 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    35a4:	2017      	movs	r0, #23
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
    35a6:	4a3d      	ldr	r2, [pc, #244]	; (369c <adc_init+0x4b8>)
    35a8:	69f9      	ldr	r1, [r7, #28]
    35aa:	4291      	cmp	r1, r2
    35ac:	dc6c      	bgt.n	3688 <adc_init+0x4a4>
    35ae:	6a39      	ldr	r1, [r7, #32]
    35b0:	4291      	cmp	r1, r2
    35b2:	dc69      	bgt.n	3688 <adc_init+0x4a4>
			break;
		}
	}

	/* Configure window mode */
	adc_module->CTRLC.reg |= config->window.window_mode;
    35b4:	4652      	mov	r2, sl
    35b6:	8952      	ldrh	r2, [r2, #10]
    35b8:	4313      	orrs	r3, r2
    35ba:	4652      	mov	r2, sl
    35bc:	8153      	strh	r3, [r2, #10]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    35be:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    35c0:	8c13      	ldrh	r3, [r2, #32]
    35c2:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    35c4:	2b00      	cmp	r3, #0
    35c6:	d1fb      	bne.n	35c0 <adc_init+0x3dc>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
    35c8:	8bbb      	ldrh	r3, [r7, #28]
    35ca:	4652      	mov	r2, sl
    35cc:	81d3      	strh	r3, [r2, #14]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    35ce:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    35d0:	8c13      	ldrh	r3, [r2, #32]
    35d2:	b29b      	uxth	r3, r3
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
    35d4:	2b00      	cmp	r3, #0
    35d6:	d1fb      	bne.n	35d0 <adc_init+0x3ec>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
    35d8:	8c3b      	ldrh	r3, [r7, #32]
    35da:	4652      	mov	r2, sl
    35dc:	8213      	strh	r3, [r2, #16]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    35de:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    35e0:	8c13      	ldrh	r3, [r2, #32]
    35e2:	b29b      	uxth	r3, r3
			ADC_WINUT_WINUT_Pos;

	while (adc_is_syncing(module_inst)) {
    35e4:	2b00      	cmp	r3, #0
    35e6:	d1fb      	bne.n	35e0 <adc_init+0x3fc>
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    35e8:	793a      	ldrb	r2, [r7, #4]
    35ea:	88fb      	ldrh	r3, [r7, #6]
    35ec:	4313      	orrs	r3, r2
    35ee:	4652      	mov	r2, sl
    35f0:	8113      	strh	r3, [r2, #8]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    35f2:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    35f4:	8c13      	ldrh	r3, [r2, #32]
    35f6:	b29b      	uxth	r3, r3
			config->negative_input |
			config->positive_input;

	while (adc_is_syncing(module_inst)) {
    35f8:	2b00      	cmp	r3, #0
    35fa:	d1fb      	bne.n	35f4 <adc_init+0x410>
		/* Wait for synchronization */
	}

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
    35fc:	332a      	adds	r3, #42	; 0x2a
    35fe:	5cfb      	ldrb	r3, [r7, r3]
    3600:	4652      	mov	r2, sl
    3602:	70d3      	strb	r3, [r2, #3]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
    3604:	2307      	movs	r3, #7
    3606:	7113      	strb	r3, [r2, #4]
			(1 << ADC_INTENCLR_WINMON_Pos) |(1 << ADC_INTENCLR_OVERRUN_Pos)
			| (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
    3608:	331d      	adds	r3, #29
    360a:	5cfb      	ldrb	r3, [r7, r3]
    360c:	2b00      	cmp	r3, #0
    360e:	d01b      	beq.n	3648 <adc_init+0x464>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    3610:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
			return STATUS_ERR_INVALID_ARG;
    3612:	2017      	movs	r0, #23
			(1 << ADC_INTENCLR_WINMON_Pos) |(1 << ADC_INTENCLR_OVERRUN_Pos)
			| (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    3614:	4a20      	ldr	r2, [pc, #128]	; (3698 <adc_init+0x4b4>)
    3616:	4293      	cmp	r3, r2
    3618:	d836      	bhi.n	3688 <adc_init+0x4a4>
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
    361a:	4652      	mov	r2, sl
    361c:	8253      	strh	r3, [r2, #18]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    361e:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    3620:	8c13      	ldrh	r3, [r2, #32]
    3622:	b29b      	uxth	r3, r3
					ADC_GAINCORR_GAINCORR_Pos;
		}

		while (adc_is_syncing(module_inst)) {
    3624:	2b00      	cmp	r3, #0
    3626:	d1fb      	bne.n	3620 <adc_init+0x43c>
			/* Wait for synchronization */
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    3628:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
    362a:	2380      	movs	r3, #128	; 0x80
    362c:	011b      	lsls	r3, r3, #4
    362e:	18d3      	adds	r3, r2, r3
    3630:	b29b      	uxth	r3, r3
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
    3632:	2017      	movs	r0, #23
		while (adc_is_syncing(module_inst)) {
			/* Wait for synchronization */
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    3634:	4918      	ldr	r1, [pc, #96]	; (3698 <adc_init+0x4b4>)
    3636:	428b      	cmp	r3, r1
    3638:	d826      	bhi.n	3688 <adc_init+0x4a4>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    363a:	4653      	mov	r3, sl
    363c:	829a      	strh	r2, [r3, #20]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    363e:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    3640:	8c13      	ldrh	r3, [r2, #32]
    3642:	b29b      	uxth	r3, r3
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}

		while (adc_is_syncing(module_inst)) {
    3644:	2b00      	cmp	r3, #0
    3646:	d1fb      	bne.n	3640 <adc_init+0x45c>
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIASREFBUF(
    3648:	00a2      	lsls	r2, r4, #2
    364a:	4b15      	ldr	r3, [pc, #84]	; (36a0 <adc_init+0x4bc>)
    364c:	58d3      	ldr	r3, [r2, r3]
    364e:	4915      	ldr	r1, [pc, #84]	; (36a4 <adc_init+0x4c0>)
			/* Wait for synchronization */
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    3650:	5d09      	ldrb	r1, [r1, r4]
    3652:	681b      	ldr	r3, [r3, #0]
    3654:	40cb      	lsrs	r3, r1
    3656:	021b      	lsls	r3, r3, #8
    3658:	21e0      	movs	r1, #224	; 0xe0
    365a:	00c9      	lsls	r1, r1, #3
    365c:	4019      	ands	r1, r3
			ADC_CALIB_BIASREFBUF(
				(*(uint32_t *)_adc_biasrefbuf_addr[index] >> _adc_biasrefbuf_pos[index])
			) |
			ADC_CALIB_BIASCOMP(
    365e:	4b12      	ldr	r3, [pc, #72]	; (36a8 <adc_init+0x4c4>)
    3660:	58d3      	ldr	r3, [r2, r3]
    3662:	4a12      	ldr	r2, [pc, #72]	; (36ac <adc_init+0x4c8>)
			/* Wait for synchronization */
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    3664:	5d12      	ldrb	r2, [r2, r4]
    3666:	681b      	ldr	r3, [r3, #0]
    3668:	40d3      	lsrs	r3, r2
    366a:	2207      	movs	r2, #7
    366c:	4013      	ands	r3, r2
    366e:	430b      	orrs	r3, r1
    3670:	4652      	mov	r2, sl
    3672:	8593      	strh	r3, [r2, #44]	; 0x2c
			) |
			ADC_CALIB_BIASCOMP(
				(*(uint32_t *)_adc_biascomp_addr[index] >> _adc_biascomp_pos[index])
			);

	return STATUS_OK;
    3674:	2000      	movs	r0, #0
    3676:	e007      	b.n	3688 <adc_init+0x4a4>
		resolution = ADC_RESOLUTION_12BIT;
		break;

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
    3678:	2017      	movs	r0, #23
    367a:	e005      	b.n	3688 <adc_init+0x4a4>
    367c:	2300      	movs	r3, #0
    367e:	9301      	str	r3, [sp, #4]
    3680:	4698      	mov	r8, r3
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);

	/* Set pinmux for positive input sequence*/
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
		if(config->positive_input_sequence_mask_enable & (1 << i)){
    3682:	3301      	adds	r3, #1
    3684:	469b      	mov	fp, r3
    3686:	e65a      	b.n	333e <adc_init+0x15a>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(instance, module_inst, config);
}
    3688:	b01d      	add	sp, #116	; 0x74
    368a:	bc3c      	pop	{r2, r3, r4, r5}
    368c:	4690      	mov	r8, r2
    368e:	4699      	mov	r9, r3
    3690:	46a2      	mov	sl, r4
    3692:	46ab      	mov	fp, r5
    3694:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3696:	46c0      	nop			; (mov r8, r8)
    3698:	00000fff 	.word	0x00000fff
    369c:	0000ffff 	.word	0x0000ffff
    36a0:	00007584 	.word	0x00007584
    36a4:	00007560 	.word	0x00007560
    36a8:	0000757c 	.word	0x0000757c
    36ac:	0000756c 	.word	0x0000756c

000036b0 <_can_enable_peripheral_clock>:
	hw->TXEFC.reg |= CAN_TXEFC_EFWM(config->tx_event_fifo_watermark);
}

static void _can_enable_peripheral_clock(struct can_module *const module_inst)
{
	if (module_inst->hw == CAN0) {
    36b0:	6803      	ldr	r3, [r0, #0]
    36b2:	4a0a      	ldr	r2, [pc, #40]	; (36dc <_can_enable_peripheral_clock+0x2c>)
    36b4:	4293      	cmp	r3, r2
    36b6:	d106      	bne.n	36c6 <_can_enable_peripheral_clock+0x16>
 * \param[in] ahb_mask  AHB clock mask to enable
 */
static inline void system_ahb_clock_set_mask(
		const uint32_t ahb_mask)
{
	MCLK->AHBMASK.reg |= ahb_mask;
    36b8:	4a09      	ldr	r2, [pc, #36]	; (36e0 <_can_enable_peripheral_clock+0x30>)
    36ba:	6913      	ldr	r3, [r2, #16]
    36bc:	2180      	movs	r1, #128	; 0x80
    36be:	0049      	lsls	r1, r1, #1
    36c0:	430b      	orrs	r3, r1
    36c2:	6113      	str	r3, [r2, #16]
    36c4:	e008      	b.n	36d8 <_can_enable_peripheral_clock+0x28>
		/* Turn on the digital interface clock. */
		system_ahb_clock_set_mask(MCLK_AHBMASK_CAN0);
	} else if (module_inst->hw == CAN1) {
    36c6:	4a07      	ldr	r2, [pc, #28]	; (36e4 <_can_enable_peripheral_clock+0x34>)
    36c8:	4293      	cmp	r3, r2
    36ca:	d105      	bne.n	36d8 <_can_enable_peripheral_clock+0x28>
    36cc:	4a04      	ldr	r2, [pc, #16]	; (36e0 <_can_enable_peripheral_clock+0x30>)
    36ce:	6913      	ldr	r3, [r2, #16]
    36d0:	2180      	movs	r1, #128	; 0x80
    36d2:	0089      	lsls	r1, r1, #2
    36d4:	430b      	orrs	r3, r1
    36d6:	6113      	str	r3, [r2, #16]
		/* Turn on the digital interface clock. */
		system_ahb_clock_set_mask(MCLK_AHBMASK_CAN1);
	}
}
    36d8:	4770      	bx	lr
    36da:	46c0      	nop			; (mov r8, r8)
    36dc:	42001c00 	.word	0x42001c00
    36e0:	40000800 	.word	0x40000800
    36e4:	42002000 	.word	0x42002000

000036e8 <can_init>:

void can_init(struct can_module *const module_inst, Can *hw,
		struct can_config *config)
{
    36e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    36ea:	000c      	movs	r4, r1
    36ec:	0015      	movs	r5, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    36ee:	6001      	str	r1, [r0, #0]

	/* Enable peripheral clock */
	_can_enable_peripheral_clock(module_inst);
    36f0:	4ba6      	ldr	r3, [pc, #664]	; (398c <can_init+0x2a4>)
    36f2:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    36f4:	4ba6      	ldr	r3, [pc, #664]	; (3990 <can_init+0x2a8>)
    36f6:	2200      	movs	r2, #0
    36f8:	701a      	strb	r2, [r3, #0]

	/* Configure GCLK channel */
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
    36fa:	782a      	ldrb	r2, [r5, #0]
    36fc:	701a      	strb	r2, [r3, #0]

	if (hw == CAN0) {
    36fe:	4ba5      	ldr	r3, [pc, #660]	; (3994 <can_init+0x2ac>)
    3700:	429c      	cmp	r4, r3
    3702:	d13c      	bne.n	377e <can_init+0x96>
		system_gclk_chan_set_config(CAN0_GCLK_ID, &gclk_chan_conf);
    3704:	49a2      	ldr	r1, [pc, #648]	; (3990 <can_init+0x2a8>)
    3706:	201a      	movs	r0, #26
    3708:	4ba3      	ldr	r3, [pc, #652]	; (3998 <can_init+0x2b0>)
    370a:	4798      	blx	r3
		system_gclk_chan_enable(CAN0_GCLK_ID);
    370c:	201a      	movs	r0, #26
    370e:	4ba3      	ldr	r3, [pc, #652]	; (399c <can_init+0x2b4>)
    3710:	4798      	blx	r3
		system_gclk_chan_enable(CAN1_GCLK_ID);
	}


	/* Configuration Change Enable. */
	hw->CCCR.reg |= CAN_CCCR_CCE;
    3712:	4ba0      	ldr	r3, [pc, #640]	; (3994 <can_init+0x2ac>)
    3714:	6999      	ldr	r1, [r3, #24]
    3716:	2202      	movs	r2, #2
    3718:	430a      	orrs	r2, r1
    371a:	619a      	str	r2, [r3, #24]
static struct can_extended_message_filter_element can1_rx_extended_filter[CONF_CAN1_RX_EXTENDED_ID_FILTER_NUM];

static void _can_message_memory_init(Can *hw)
{
	if (hw == CAN0) {
		hw->SIDFC.reg = CAN_SIDFC_FLSSA((uint32_t)can0_rx_standard_filter) |
    371c:	4aa0      	ldr	r2, [pc, #640]	; (39a0 <can_init+0x2b8>)
    371e:	0412      	lsls	r2, r2, #16
    3720:	0c12      	lsrs	r2, r2, #16
    3722:	2780      	movs	r7, #128	; 0x80
    3724:	03bf      	lsls	r7, r7, #14
    3726:	433a      	orrs	r2, r7
    3728:	2184      	movs	r1, #132	; 0x84
    372a:	505a      	str	r2, [r3, r1]
				CAN_SIDFC_LSS(CONF_CAN0_RX_STANDARD_ID_FILTER_NUM);
		hw->XIDFC.reg = CAN_XIDFC_FLESA((uint32_t)can0_rx_extended_filter) |
    372c:	489d      	ldr	r0, [pc, #628]	; (39a4 <can_init+0x2bc>)
    372e:	0400      	lsls	r0, r0, #16
    3730:	0c00      	lsrs	r0, r0, #16
    3732:	2680      	movs	r6, #128	; 0x80
    3734:	0376      	lsls	r6, r6, #13
    3736:	4330      	orrs	r0, r6
    3738:	2288      	movs	r2, #136	; 0x88
    373a:	5098      	str	r0, [r3, r2]
				CAN_XIDFC_LSE(CONF_CAN0_RX_EXTENDED_ID_FILTER_NUM);
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can0_rx_fifo_0) |
    373c:	499a      	ldr	r1, [pc, #616]	; (39a8 <can_init+0x2c0>)
    373e:	0409      	lsls	r1, r1, #16
    3740:	0c09      	lsrs	r1, r1, #16
    3742:	4339      	orrs	r1, r7
    3744:	3218      	adds	r2, #24
    3746:	5099      	str	r1, [r3, r2]
				CAN_RXF0C_F0S(CONF_CAN0_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can0_rx_fifo_1) |
    3748:	4a98      	ldr	r2, [pc, #608]	; (39ac <can_init+0x2c4>)
    374a:	0412      	lsls	r2, r2, #16
    374c:	0c12      	lsrs	r2, r2, #16
    374e:	4332      	orrs	r2, r6
    3750:	21b0      	movs	r1, #176	; 0xb0
    3752:	505a      	str	r2, [r3, r1]
				CAN_RXF1C_F1S(CONF_CAN0_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can0_rx_buffer);
    3754:	4a96      	ldr	r2, [pc, #600]	; (39b0 <can_init+0x2c8>)
    3756:	0412      	lsls	r2, r2, #16
    3758:	0c12      	lsrs	r2, r2, #16
    375a:	3904      	subs	r1, #4
    375c:	505a      	str	r2, [r3, r1]
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can0_tx_buffer) |
				CAN_TXBC_NDTB(CONF_CAN0_TX_BUFFER_NUM) |
    375e:	4a95      	ldr	r2, [pc, #596]	; (39b4 <can_init+0x2cc>)
    3760:	0412      	lsls	r2, r2, #16
    3762:	0c12      	lsrs	r2, r2, #16
    3764:	4994      	ldr	r1, [pc, #592]	; (39b8 <can_init+0x2d0>)
    3766:	430a      	orrs	r2, r1
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can0_rx_fifo_0) |
				CAN_RXF0C_F0S(CONF_CAN0_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can0_rx_fifo_1) |
				CAN_RXF1C_F1S(CONF_CAN0_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can0_rx_buffer);
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can0_tx_buffer) |
    3768:	21c0      	movs	r1, #192	; 0xc0
    376a:	505a      	str	r2, [r3, r1]
				CAN_TXBC_NDTB(CONF_CAN0_TX_BUFFER_NUM) |
				CAN_TXBC_TFQS(CONF_CAN0_TX_FIFO_QUEUE_NUM);
		hw->TXEFC.reg = CAN_TXEFC_EFSA((uint32_t)can0_tx_event_fifo) |
    376c:	4a93      	ldr	r2, [pc, #588]	; (39bc <can_init+0x2d4>)
    376e:	0412      	lsls	r2, r2, #16
    3770:	0c12      	lsrs	r2, r2, #16
    3772:	2180      	movs	r1, #128	; 0x80
    3774:	0309      	lsls	r1, r1, #12
    3776:	430a      	orrs	r2, r1
    3778:	21f0      	movs	r1, #240	; 0xf0
    377a:	505a      	str	r2, [r3, r1]
    377c:	e03f      	b.n	37fe <can_init+0x116>
	gclk_chan_conf.source_generator = config->clock_source;

	if (hw == CAN0) {
		system_gclk_chan_set_config(CAN0_GCLK_ID, &gclk_chan_conf);
		system_gclk_chan_enable(CAN0_GCLK_ID);
	} else if (hw == CAN1) {
    377e:	4b90      	ldr	r3, [pc, #576]	; (39c0 <can_init+0x2d8>)
    3780:	429c      	cmp	r4, r3
    3782:	d000      	beq.n	3786 <can_init+0x9e>
    3784:	e0fc      	b.n	3980 <can_init+0x298>
		system_gclk_chan_set_config(CAN1_GCLK_ID, &gclk_chan_conf);
    3786:	4982      	ldr	r1, [pc, #520]	; (3990 <can_init+0x2a8>)
    3788:	201b      	movs	r0, #27
    378a:	4b83      	ldr	r3, [pc, #524]	; (3998 <can_init+0x2b0>)
    378c:	4798      	blx	r3
		system_gclk_chan_enable(CAN1_GCLK_ID);
    378e:	201b      	movs	r0, #27
    3790:	4b82      	ldr	r3, [pc, #520]	; (399c <can_init+0x2b4>)
    3792:	4798      	blx	r3
	}


	/* Configuration Change Enable. */
	hw->CCCR.reg |= CAN_CCCR_CCE;
    3794:	4b8a      	ldr	r3, [pc, #552]	; (39c0 <can_init+0x2d8>)
    3796:	6999      	ldr	r1, [r3, #24]
    3798:	2202      	movs	r2, #2
    379a:	430a      	orrs	r2, r1
    379c:	619a      	str	r2, [r3, #24]
				CAN_TXBC_NDTB(CONF_CAN0_TX_BUFFER_NUM) |
				CAN_TXBC_TFQS(CONF_CAN0_TX_FIFO_QUEUE_NUM);
		hw->TXEFC.reg = CAN_TXEFC_EFSA((uint32_t)can0_tx_event_fifo) |
				CAN_TXEFC_EFS(CONF_CAN0_TX_EVENT_FIFO);
	} else if (hw == CAN1) {
		hw->SIDFC.reg = CAN_SIDFC_FLSSA((uint32_t)can1_rx_standard_filter) |
    379e:	4a89      	ldr	r2, [pc, #548]	; (39c4 <can_init+0x2dc>)
    37a0:	0412      	lsls	r2, r2, #16
    37a2:	0c12      	lsrs	r2, r2, #16
    37a4:	2180      	movs	r1, #128	; 0x80
    37a6:	0389      	lsls	r1, r1, #14
    37a8:	430a      	orrs	r2, r1
    37aa:	2184      	movs	r1, #132	; 0x84
    37ac:	505a      	str	r2, [r3, r1]
				CAN_SIDFC_LSS(CONF_CAN1_RX_STANDARD_ID_FILTER_NUM);
		hw->XIDFC.reg = CAN_XIDFC_FLESA((uint32_t)can1_rx_extended_filter) |
    37ae:	4986      	ldr	r1, [pc, #536]	; (39c8 <can_init+0x2e0>)
    37b0:	0409      	lsls	r1, r1, #16
    37b2:	0c09      	lsrs	r1, r1, #16
    37b4:	2080      	movs	r0, #128	; 0x80
    37b6:	0340      	lsls	r0, r0, #13
    37b8:	4301      	orrs	r1, r0
    37ba:	2288      	movs	r2, #136	; 0x88
    37bc:	5099      	str	r1, [r3, r2]
				CAN_XIDFC_LSE(CONF_CAN1_RX_EXTENDED_ID_FILTER_NUM);
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can1_rx_fifo_0) |
    37be:	4983      	ldr	r1, [pc, #524]	; (39cc <can_init+0x2e4>)
    37c0:	0409      	lsls	r1, r1, #16
    37c2:	0c09      	lsrs	r1, r1, #16
    37c4:	4301      	orrs	r1, r0
    37c6:	3218      	adds	r2, #24
    37c8:	5099      	str	r1, [r3, r2]
				CAN_RXF0C_F0S(CONF_CAN1_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can1_rx_fifo_1) |
    37ca:	4a81      	ldr	r2, [pc, #516]	; (39d0 <can_init+0x2e8>)
    37cc:	0412      	lsls	r2, r2, #16
    37ce:	0c12      	lsrs	r2, r2, #16
    37d0:	4302      	orrs	r2, r0
    37d2:	21b0      	movs	r1, #176	; 0xb0
    37d4:	505a      	str	r2, [r3, r1]
				CAN_RXF1C_F1S(CONF_CAN1_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can1_rx_buffer);
    37d6:	4a7f      	ldr	r2, [pc, #508]	; (39d4 <can_init+0x2ec>)
    37d8:	0412      	lsls	r2, r2, #16
    37da:	0c12      	lsrs	r2, r2, #16
    37dc:	3904      	subs	r1, #4
    37de:	505a      	str	r2, [r3, r1]
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can1_tx_buffer) |
				CAN_TXBC_NDTB(CONF_CAN1_TX_BUFFER_NUM) |
    37e0:	4a7d      	ldr	r2, [pc, #500]	; (39d8 <can_init+0x2f0>)
    37e2:	0412      	lsls	r2, r2, #16
    37e4:	0c12      	lsrs	r2, r2, #16
    37e6:	4974      	ldr	r1, [pc, #464]	; (39b8 <can_init+0x2d0>)
    37e8:	430a      	orrs	r2, r1
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can1_rx_fifo_0) |
				CAN_RXF0C_F0S(CONF_CAN1_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can1_rx_fifo_1) |
				CAN_RXF1C_F1S(CONF_CAN1_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can1_rx_buffer);
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can1_tx_buffer) |
    37ea:	21c0      	movs	r1, #192	; 0xc0
    37ec:	505a      	str	r2, [r3, r1]
				CAN_TXBC_NDTB(CONF_CAN1_TX_BUFFER_NUM) |
				CAN_TXBC_TFQS(CONF_CAN1_TX_FIFO_QUEUE_NUM);
		hw->TXEFC.reg = CAN_TXEFC_EFSA((uint32_t)can1_tx_event_fifo) |
    37ee:	4a7b      	ldr	r2, [pc, #492]	; (39dc <can_init+0x2f4>)
    37f0:	0412      	lsls	r2, r2, #16
    37f2:	0c12      	lsrs	r2, r2, #16
    37f4:	2180      	movs	r1, #128	; 0x80
    37f6:	0309      	lsls	r1, r1, #12
    37f8:	430a      	orrs	r2, r1
    37fa:	21f0      	movs	r1, #240	; 0xf0
    37fc:	505a      	str	r2, [r3, r1]
	 * The corresponding setting value in register is 0/1//2/3/4/5/6/7.
	 * To simplify the calculation, seperate to two group 8/12/16/20/24 which
	 * increased with 4 and 32/48/64 which increased with 16.
	 */
	if (CONF_CAN_ELEMENT_DATA_SIZE <= 24) {
		hw->RXESC.reg = CAN_RXESC_RBDS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4) |
    37fe:	2300      	movs	r3, #0
    3800:	22bc      	movs	r2, #188	; 0xbc
    3802:	50a3      	str	r3, [r4, r2]
				CAN_RXESC_F0DS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4) |
				CAN_RXESC_F1DS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4);
		hw->TXESC.reg = CAN_TXESC_TBDS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4);
    3804:	320c      	adds	r2, #12
    3806:	50a3      	str	r3, [r4, r2]
}

static void _can_set_configuration(Can *hw, struct can_config *config)
{
	/* Timing setting. */
	hw->NBTP.reg = CAN_NBTP_NBRP(CONF_CAN_NBTP_NBRP_VALUE) |
    3808:	4b75      	ldr	r3, [pc, #468]	; (39e0 <can_init+0x2f8>)
    380a:	61e3      	str	r3, [r4, #28]
			CAN_NBTP_NSJW(CONF_CAN_NBTP_NSJW_VALUE) |
			CAN_NBTP_NTSEG1(CONF_CAN_NBTP_NTSEG1_VALUE) |
			CAN_NBTP_NTSEG2(CONF_CAN_NBTP_NTSEG2_VALUE);
	hw->DBTP.reg = CAN_DBTP_DBRP(CONF_CAN_DBTP_DBRP_VALUE) |
    380c:	4b75      	ldr	r3, [pc, #468]	; (39e4 <can_init+0x2fc>)
    380e:	60e3      	str	r3, [r4, #12]
			CAN_DBTP_DSJW(CONF_CAN_DBTP_DSJW_VALUE) |
			CAN_DBTP_DTSEG1(CONF_CAN_DBTP_DTSEG1_VALUE) |
			CAN_DBTP_DTSEG2(CONF_CAN_DBTP_DTSEG2_VALUE);

	if (config->tdc_enable) {
    3810:	7bab      	ldrb	r3, [r5, #14]
    3812:	2b00      	cmp	r3, #0
    3814:	d004      	beq.n	3820 <can_init+0x138>
		hw->DBTP.reg |= CAN_DBTP_TDC;
    3816:	68e3      	ldr	r3, [r4, #12]
    3818:	2280      	movs	r2, #128	; 0x80
    381a:	0412      	lsls	r2, r2, #16
    381c:	4313      	orrs	r3, r2
    381e:	60e3      	str	r3, [r4, #12]
	}
	
	if (config->run_in_standby) {
    3820:	786b      	ldrb	r3, [r5, #1]
    3822:	2b00      	cmp	r3, #0
    3824:	d003      	beq.n	382e <can_init+0x146>
		hw->MRCFG.reg |= 0x01<<6;
    3826:	68a2      	ldr	r2, [r4, #8]
    3828:	2340      	movs	r3, #64	; 0x40
    382a:	4313      	orrs	r3, r2
    382c:	60a3      	str	r3, [r4, #8]
	}

	hw->RWD.reg |= CAN_RWD_WDC(config->watchdog_configuration);
    382e:	6963      	ldr	r3, [r4, #20]
    3830:	78aa      	ldrb	r2, [r5, #2]
    3832:	4313      	orrs	r3, r2
    3834:	6163      	str	r3, [r4, #20]

	if (config->transmit_pause) {
    3836:	78eb      	ldrb	r3, [r5, #3]
    3838:	2b00      	cmp	r3, #0
    383a:	d004      	beq.n	3846 <can_init+0x15e>
		hw->CCCR.reg |= CAN_CCCR_TXP;
    383c:	69a3      	ldr	r3, [r4, #24]
    383e:	2280      	movs	r2, #128	; 0x80
    3840:	01d2      	lsls	r2, r2, #7
    3842:	4313      	orrs	r3, r2
    3844:	61a3      	str	r3, [r4, #24]
	}

	if (config->edge_filtering) {
    3846:	792b      	ldrb	r3, [r5, #4]
    3848:	2b00      	cmp	r3, #0
    384a:	d004      	beq.n	3856 <can_init+0x16e>
		hw->CCCR.reg |= CAN_CCCR_EFBI;
    384c:	69a3      	ldr	r3, [r4, #24]
    384e:	2280      	movs	r2, #128	; 0x80
    3850:	0192      	lsls	r2, r2, #6
    3852:	4313      	orrs	r3, r2
    3854:	61a3      	str	r3, [r4, #24]
	}

	if (config->protocol_exception_handling) {
    3856:	796b      	ldrb	r3, [r5, #5]
    3858:	2b00      	cmp	r3, #0
    385a:	d004      	beq.n	3866 <can_init+0x17e>
		hw->CCCR.reg |= CAN_CCCR_PXHD;
    385c:	69a3      	ldr	r3, [r4, #24]
    385e:	2280      	movs	r2, #128	; 0x80
    3860:	0152      	lsls	r2, r2, #5
    3862:	4313      	orrs	r3, r2
    3864:	61a3      	str	r3, [r4, #24]
	}

	if (!config->automatic_retransmission) {
    3866:	79ab      	ldrb	r3, [r5, #6]
    3868:	2b00      	cmp	r3, #0
    386a:	d103      	bne.n	3874 <can_init+0x18c>
		hw->CCCR.reg |= CAN_CCCR_DAR;
    386c:	69a2      	ldr	r2, [r4, #24]
    386e:	3340      	adds	r3, #64	; 0x40
    3870:	4313      	orrs	r3, r2
    3872:	61a3      	str	r3, [r4, #24]
	}

	if (config->clock_stop_request) {
    3874:	79eb      	ldrb	r3, [r5, #7]
    3876:	2b00      	cmp	r3, #0
    3878:	d003      	beq.n	3882 <can_init+0x19a>
		hw->CCCR.reg |= CAN_CCCR_CSR;
    387a:	69a2      	ldr	r2, [r4, #24]
    387c:	2310      	movs	r3, #16
    387e:	4313      	orrs	r3, r2
    3880:	61a3      	str	r3, [r4, #24]
	}

	if (config->clock_stop_acknowledge) {
    3882:	7a2b      	ldrb	r3, [r5, #8]
    3884:	2b00      	cmp	r3, #0
    3886:	d003      	beq.n	3890 <can_init+0x1a8>
		hw->CCCR.reg |= CAN_CCCR_CSA;
    3888:	69a2      	ldr	r2, [r4, #24]
    388a:	2308      	movs	r3, #8
    388c:	4313      	orrs	r3, r2
    388e:	61a3      	str	r3, [r4, #24]
	}

	hw->TSCC.reg = CAN_TSCC_TCP(config->timestamp_prescaler) |
    3890:	7a6b      	ldrb	r3, [r5, #9]
    3892:	041b      	lsls	r3, r3, #16
    3894:	22f0      	movs	r2, #240	; 0xf0
    3896:	0312      	lsls	r2, r2, #12
    3898:	4013      	ands	r3, r2
    389a:	2201      	movs	r2, #1
    389c:	4313      	orrs	r3, r2
    389e:	6223      	str	r3, [r4, #32]
			CAN_TSCC_TSS_INC_Val;

	hw->TOCC.reg = CAN_TOCC_TOP(config->timeout_period) |
			config->timeout_mode | config->timeout_enable;
    38a0:	7b2a      	ldrb	r2, [r5, #12]
    38a2:	7b6b      	ldrb	r3, [r5, #13]
    38a4:	4313      	orrs	r3, r2
    38a6:	896a      	ldrh	r2, [r5, #10]
    38a8:	0412      	lsls	r2, r2, #16
    38aa:	4313      	orrs	r3, r2
	}

	hw->TSCC.reg = CAN_TSCC_TCP(config->timestamp_prescaler) |
			CAN_TSCC_TSS_INC_Val;

	hw->TOCC.reg = CAN_TOCC_TOP(config->timeout_period) |
    38ac:	62a3      	str	r3, [r4, #40]	; 0x28
			config->timeout_mode | config->timeout_enable;

	hw->TDCR.reg = CAN_TDCR_TDCO(config->delay_compensation_offset) |
    38ae:	7beb      	ldrb	r3, [r5, #15]
    38b0:	021b      	lsls	r3, r3, #8
    38b2:	22fe      	movs	r2, #254	; 0xfe
    38b4:	01d2      	lsls	r2, r2, #7
    38b6:	4013      	ands	r3, r2
    38b8:	0019      	movs	r1, r3
    38ba:	7c2a      	ldrb	r2, [r5, #16]
    38bc:	237f      	movs	r3, #127	; 0x7f
    38be:	401a      	ands	r2, r3
    38c0:	000b      	movs	r3, r1
    38c2:	4313      	orrs	r3, r2
    38c4:	64a3      	str	r3, [r4, #72]	; 0x48
			CAN_TDCR_TDCF(config->delay_compensation_filter_window_length);

	hw->GFC.reg = CAN_GFC_ANFS(config->nonmatching_frames_action_standard) |
    38c6:	7c6b      	ldrb	r3, [r5, #17]
    38c8:	011b      	lsls	r3, r3, #4
    38ca:	2130      	movs	r1, #48	; 0x30
    38cc:	4019      	ands	r1, r3
    38ce:	7caa      	ldrb	r2, [r5, #18]
    38d0:	0092      	lsls	r2, r2, #2
    38d2:	230c      	movs	r3, #12
    38d4:	4013      	ands	r3, r2
    38d6:	430b      	orrs	r3, r1
    38d8:	2280      	movs	r2, #128	; 0x80
    38da:	50a3      	str	r3, [r4, r2]
			CAN_GFC_ANFE(config->nonmatching_frames_action_extended);
	if (config->remote_frames_standard_reject) {
    38dc:	7ceb      	ldrb	r3, [r5, #19]
    38de:	2b00      	cmp	r3, #0
    38e0:	d003      	beq.n	38ea <can_init+0x202>
		hw->GFC.reg |= CAN_GFC_RRFS;
    38e2:	58a1      	ldr	r1, [r4, r2]
    38e4:	2302      	movs	r3, #2
    38e6:	430b      	orrs	r3, r1
    38e8:	50a3      	str	r3, [r4, r2]
	}
	if (config->remote_frames_extended_reject) {
    38ea:	7d2b      	ldrb	r3, [r5, #20]
    38ec:	2b00      	cmp	r3, #0
    38ee:	d004      	beq.n	38fa <can_init+0x212>
		hw->GFC.reg |= CAN_GFC_RRFE;
    38f0:	2280      	movs	r2, #128	; 0x80
    38f2:	58a1      	ldr	r1, [r4, r2]
    38f4:	2301      	movs	r3, #1
    38f6:	430b      	orrs	r3, r1
    38f8:	50a3      	str	r3, [r4, r2]
	}

	hw->XIDAM.reg = config->extended_id_mask;
    38fa:	2390      	movs	r3, #144	; 0x90
    38fc:	69aa      	ldr	r2, [r5, #24]
    38fe:	50e2      	str	r2, [r4, r3]

	if (config->rx_fifo_0_overwrite) {
    3900:	7f2b      	ldrb	r3, [r5, #28]
    3902:	2b00      	cmp	r3, #0
    3904:	d005      	beq.n	3912 <can_init+0x22a>
		hw->RXF0C.reg |= CAN_RXF0C_F0OM;
    3906:	22a0      	movs	r2, #160	; 0xa0
    3908:	58a3      	ldr	r3, [r4, r2]
    390a:	2180      	movs	r1, #128	; 0x80
    390c:	0609      	lsls	r1, r1, #24
    390e:	430b      	orrs	r3, r1
    3910:	50a3      	str	r3, [r4, r2]
	}
	hw->RXF0C.reg |= CAN_RXF0C_F0WM(config->rx_fifo_0_watermark);
    3912:	20a0      	movs	r0, #160	; 0xa0
    3914:	5822      	ldr	r2, [r4, r0]
    3916:	7f6b      	ldrb	r3, [r5, #29]
    3918:	061b      	lsls	r3, r3, #24
    391a:	21fe      	movs	r1, #254	; 0xfe
    391c:	05c9      	lsls	r1, r1, #23
    391e:	400b      	ands	r3, r1
    3920:	4313      	orrs	r3, r2
    3922:	5023      	str	r3, [r4, r0]

	if (config->rx_fifo_1_overwrite) {
    3924:	7fab      	ldrb	r3, [r5, #30]
    3926:	2b00      	cmp	r3, #0
    3928:	d005      	beq.n	3936 <can_init+0x24e>
		hw->RXF1C.reg |= CAN_RXF1C_F1OM;
    392a:	22b0      	movs	r2, #176	; 0xb0
    392c:	58a3      	ldr	r3, [r4, r2]
    392e:	2180      	movs	r1, #128	; 0x80
    3930:	0609      	lsls	r1, r1, #24
    3932:	430b      	orrs	r3, r1
    3934:	50a3      	str	r3, [r4, r2]
	}
	hw->RXF1C.reg |= CAN_RXF1C_F1WM(config->rx_fifo_1_watermark);
    3936:	20b0      	movs	r0, #176	; 0xb0
    3938:	5822      	ldr	r2, [r4, r0]
    393a:	7feb      	ldrb	r3, [r5, #31]
    393c:	061b      	lsls	r3, r3, #24
    393e:	21fe      	movs	r1, #254	; 0xfe
    3940:	05c9      	lsls	r1, r1, #23
    3942:	400b      	ands	r3, r1
    3944:	4313      	orrs	r3, r2
    3946:	5023      	str	r3, [r4, r0]

	if (config->tx_queue_mode) {
    3948:	2320      	movs	r3, #32
    394a:	5ceb      	ldrb	r3, [r5, r3]
    394c:	2b00      	cmp	r3, #0
    394e:	d005      	beq.n	395c <can_init+0x274>
		hw->TXBC.reg |= CAN_TXBC_TFQM;
    3950:	22c0      	movs	r2, #192	; 0xc0
    3952:	58a3      	ldr	r3, [r4, r2]
    3954:	2180      	movs	r1, #128	; 0x80
    3956:	05c9      	lsls	r1, r1, #23
    3958:	430b      	orrs	r3, r1
    395a:	50a3      	str	r3, [r4, r2]
	}

	hw->TXEFC.reg |= CAN_TXEFC_EFWM(config->tx_event_fifo_watermark);
    395c:	20f0      	movs	r0, #240	; 0xf0
    395e:	5822      	ldr	r2, [r4, r0]
    3960:	2321      	movs	r3, #33	; 0x21
    3962:	5ceb      	ldrb	r3, [r5, r3]
    3964:	061b      	lsls	r3, r3, #24
    3966:	21fc      	movs	r1, #252	; 0xfc
    3968:	0589      	lsls	r1, r1, #22
    396a:	400b      	ands	r3, r1
    396c:	4313      	orrs	r3, r2
    396e:	5023      	str	r3, [r4, r0]

	/* Set the configuration. */
	_can_set_configuration(hw, config);

	/* Enable the interrupt setting which no need change. */
	hw->ILE.reg = CAN_ILE_EINT0 | CAN_ILE_EINT1;
    3970:	2303      	movs	r3, #3
    3972:	65e3      	str	r3, [r4, #92]	; 0x5c
	hw->TXBTIE.reg = CAN_TXBTIE_MASK;
    3974:	3b04      	subs	r3, #4
    3976:	22e0      	movs	r2, #224	; 0xe0
    3978:	50a3      	str	r3, [r4, r2]
	hw->TXBCIE.reg = CAN_TXBCIE_MASK;
    397a:	3204      	adds	r2, #4
    397c:	50a3      	str	r3, [r4, r2]
}
    397e:	e004      	b.n	398a <can_init+0x2a2>
		system_gclk_chan_enable(CAN1_GCLK_ID);
	}


	/* Configuration Change Enable. */
	hw->CCCR.reg |= CAN_CCCR_CCE;
    3980:	69a2      	ldr	r2, [r4, #24]
    3982:	2302      	movs	r3, #2
    3984:	4313      	orrs	r3, r2
    3986:	61a3      	str	r3, [r4, #24]
    3988:	e739      	b.n	37fe <can_init+0x116>

	/* Enable the interrupt setting which no need change. */
	hw->ILE.reg = CAN_ILE_EINT0 | CAN_ILE_EINT1;
	hw->TXBTIE.reg = CAN_TXBTIE_MASK;
	hw->TXBCIE.reg = CAN_TXBCIE_MASK;
}
    398a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    398c:	000036b1 	.word	0x000036b1
    3990:	20000d68 	.word	0x20000d68
    3994:	42001c00 	.word	0x42001c00
    3998:	000058d5 	.word	0x000058d5
    399c:	00005865 	.word	0x00005865
    39a0:	20000684 	.word	0x20000684
    39a4:	20000584 	.word	0x20000584
    39a8:	20000a84 	.word	0x20000a84
    39ac:	20000204 	.word	0x20000204
    39b0:	20000904 	.word	0x20000904
    39b4:	20000784 	.word	0x20000784
    39b8:	04040000 	.word	0x04040000
    39bc:	20000a44 	.word	0x20000a44
    39c0:	42002000 	.word	0x42002000
    39c4:	20000604 	.word	0x20000604
    39c8:	20000504 	.word	0x20000504
    39cc:	20000304 	.word	0x20000304
    39d0:	20000404 	.word	0x20000404
    39d4:	20000804 	.word	0x20000804
    39d8:	20000704 	.word	0x20000704
    39dc:	20000a04 	.word	0x20000a04
    39e0:	06030a03 	.word	0x06030a03
    39e4:	00030a33 	.word	0x00030a33

000039e8 <can_start>:
			CAN_DBTP_DTSEG2(can_fd_dbtp_dtseg2_value);
}

void can_start(struct can_module *const module_inst)
{
	module_inst->hw->CCCR.reg &= ~CAN_CCCR_INIT;
    39e8:	6802      	ldr	r2, [r0, #0]
    39ea:	6993      	ldr	r3, [r2, #24]
    39ec:	2101      	movs	r1, #1
    39ee:	438b      	bics	r3, r1
    39f0:	6193      	str	r3, [r2, #24]
	/* Wait for the sync. */
	while (module_inst->hw->CCCR.reg & CAN_CCCR_INIT);
    39f2:	6801      	ldr	r1, [r0, #0]
    39f4:	2201      	movs	r2, #1
    39f6:	698b      	ldr	r3, [r1, #24]
    39f8:	421a      	tst	r2, r3
    39fa:	d1fc      	bne.n	39f6 <can_start+0xe>
}
    39fc:	4770      	bx	lr
    39fe:	46c0      	nop			; (mov r8, r8)

00003a00 <can_set_rx_standard_filter>:
}

enum status_code can_set_rx_standard_filter(
		struct can_module *const module_inst,
		struct can_standard_message_filter_element *sd_filter, uint32_t index)
{
    3a00:	b510      	push	{r4, lr}
	if (module_inst->hw == CAN0) {
    3a02:	6803      	ldr	r3, [r0, #0]
    3a04:	4809      	ldr	r0, [pc, #36]	; (3a2c <can_set_rx_standard_filter+0x2c>)
    3a06:	4283      	cmp	r3, r0
    3a08:	d105      	bne.n	3a16 <can_set_rx_standard_filter+0x16>
		can0_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
    3a0a:	6809      	ldr	r1, [r1, #0]
    3a0c:	0092      	lsls	r2, r2, #2
    3a0e:	4b08      	ldr	r3, [pc, #32]	; (3a30 <can_set_rx_standard_filter+0x30>)
    3a10:	50d1      	str	r1, [r2, r3]
		return STATUS_OK;
    3a12:	2000      	movs	r0, #0
    3a14:	e008      	b.n	3a28 <can_set_rx_standard_filter+0x28>
	} else if (module_inst->hw == CAN1) {
		can1_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
		return STATUS_OK;
	}
	return STATUS_ERR_INVALID_ARG;
    3a16:	2017      	movs	r0, #23
		struct can_standard_message_filter_element *sd_filter, uint32_t index)
{
	if (module_inst->hw == CAN0) {
		can0_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
    3a18:	4c06      	ldr	r4, [pc, #24]	; (3a34 <can_set_rx_standard_filter+0x34>)
    3a1a:	42a3      	cmp	r3, r4
    3a1c:	d104      	bne.n	3a28 <can_set_rx_standard_filter+0x28>
		can1_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
    3a1e:	6809      	ldr	r1, [r1, #0]
    3a20:	0092      	lsls	r2, r2, #2
    3a22:	4b05      	ldr	r3, [pc, #20]	; (3a38 <can_set_rx_standard_filter+0x38>)
    3a24:	50d1      	str	r1, [r2, r3]
		return STATUS_OK;
    3a26:	2000      	movs	r0, #0
	}
	return STATUS_ERR_INVALID_ARG;
}
    3a28:	bd10      	pop	{r4, pc}
    3a2a:	46c0      	nop			; (mov r8, r8)
    3a2c:	42001c00 	.word	0x42001c00
    3a30:	20000684 	.word	0x20000684
    3a34:	42002000 	.word	0x42002000
    3a38:	20000604 	.word	0x20000604

00003a3c <can_get_rx_fifo_0_element>:
}

enum status_code can_get_rx_fifo_0_element(
		struct can_module *const module_inst,
		struct can_rx_element_fifo_0 *rx_element, uint32_t index)
{
    3a3c:	b570      	push	{r4, r5, r6, lr}
    3a3e:	000d      	movs	r5, r1
	if (module_inst->hw == CAN0) {
    3a40:	6803      	ldr	r3, [r0, #0]
    3a42:	4c0c      	ldr	r4, [pc, #48]	; (3a74 <can_get_rx_fifo_0_element+0x38>)
    3a44:	42a3      	cmp	r3, r4
    3a46:	d108      	bne.n	3a5a <can_get_rx_fifo_0_element+0x1e>
		memcpy(rx_element, &can0_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
    3a48:	0112      	lsls	r2, r2, #4
    3a4a:	490b      	ldr	r1, [pc, #44]	; (3a78 <can_get_rx_fifo_0_element+0x3c>)
    3a4c:	1889      	adds	r1, r1, r2
    3a4e:	2210      	movs	r2, #16
    3a50:	0028      	movs	r0, r5
    3a52:	4b0a      	ldr	r3, [pc, #40]	; (3a7c <can_get_rx_fifo_0_element+0x40>)
    3a54:	4798      	blx	r3
		return STATUS_OK;
    3a56:	2000      	movs	r0, #0
    3a58:	e00b      	b.n	3a72 <can_get_rx_fifo_0_element+0x36>
	} else if (module_inst->hw == CAN1) {
		memcpy(rx_element, &can1_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
		return STATUS_OK;
	}
	return STATUS_ERR_INVALID_ARG;
    3a5a:	2017      	movs	r0, #23
		struct can_rx_element_fifo_0 *rx_element, uint32_t index)
{
	if (module_inst->hw == CAN0) {
		memcpy(rx_element, &can0_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
    3a5c:	4c08      	ldr	r4, [pc, #32]	; (3a80 <can_get_rx_fifo_0_element+0x44>)
    3a5e:	42a3      	cmp	r3, r4
    3a60:	d107      	bne.n	3a72 <can_get_rx_fifo_0_element+0x36>
		memcpy(rx_element, &can1_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
    3a62:	0112      	lsls	r2, r2, #4
    3a64:	4907      	ldr	r1, [pc, #28]	; (3a84 <can_get_rx_fifo_0_element+0x48>)
    3a66:	1889      	adds	r1, r1, r2
    3a68:	2210      	movs	r2, #16
    3a6a:	0028      	movs	r0, r5
    3a6c:	4b03      	ldr	r3, [pc, #12]	; (3a7c <can_get_rx_fifo_0_element+0x40>)
    3a6e:	4798      	blx	r3
		return STATUS_OK;
    3a70:	2000      	movs	r0, #0
	}
	return STATUS_ERR_INVALID_ARG;
}
    3a72:	bd70      	pop	{r4, r5, r6, pc}
    3a74:	42001c00 	.word	0x42001c00
    3a78:	20000a84 	.word	0x20000a84
    3a7c:	00005f89 	.word	0x00005f89
    3a80:	42002000 	.word	0x42002000
    3a84:	20000304 	.word	0x20000304

00003a88 <can_set_tx_buffer_element>:
}

enum status_code can_set_tx_buffer_element(
		struct can_module *const module_inst,
		struct can_tx_element *tx_element, uint32_t index)
{
    3a88:	b510      	push	{r4, lr}
	uint32_t i;
	if (module_inst->hw == CAN0) {
    3a8a:	6803      	ldr	r3, [r0, #0]
    3a8c:	4817      	ldr	r0, [pc, #92]	; (3aec <can_set_tx_buffer_element+0x64>)
    3a8e:	4283      	cmp	r3, r0
    3a90:	d113      	bne.n	3aba <can_set_tx_buffer_element+0x32>
		can0_tx_buffer[index].T0.reg = tx_element->T0.reg;
    3a92:	680b      	ldr	r3, [r1, #0]
    3a94:	4c16      	ldr	r4, [pc, #88]	; (3af0 <can_set_tx_buffer_element+0x68>)
    3a96:	0110      	lsls	r0, r2, #4
    3a98:	5103      	str	r3, [r0, r4]
		can0_tx_buffer[index].T1.reg = tx_element->T1.reg;
    3a9a:	684a      	ldr	r2, [r1, #4]
    3a9c:	1823      	adds	r3, r4, r0
    3a9e:	605a      	str	r2, [r3, #4]
    3aa0:	000b      	movs	r3, r1
    3aa2:	3308      	adds	r3, #8
    3aa4:	3008      	adds	r0, #8
    3aa6:	1822      	adds	r2, r4, r0
    3aa8:	3110      	adds	r1, #16
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can0_tx_buffer[index].data[i] = tx_element->data[i];
    3aaa:	7818      	ldrb	r0, [r3, #0]
    3aac:	7010      	strb	r0, [r2, #0]
    3aae:	3301      	adds	r3, #1
    3ab0:	3201      	adds	r2, #1
{
	uint32_t i;
	if (module_inst->hw == CAN0) {
		can0_tx_buffer[index].T0.reg = tx_element->T0.reg;
		can0_tx_buffer[index].T1.reg = tx_element->T1.reg;
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
    3ab2:	428b      	cmp	r3, r1
    3ab4:	d1f9      	bne.n	3aaa <can_set_tx_buffer_element+0x22>
			can0_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
    3ab6:	2000      	movs	r0, #0
    3ab8:	e017      	b.n	3aea <can_set_tx_buffer_element+0x62>
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can1_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
	}
	return STATUS_ERR_INVALID_ARG;
    3aba:	2017      	movs	r0, #23
		can0_tx_buffer[index].T1.reg = tx_element->T1.reg;
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can0_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
    3abc:	4c0d      	ldr	r4, [pc, #52]	; (3af4 <can_set_tx_buffer_element+0x6c>)
    3abe:	42a3      	cmp	r3, r4
    3ac0:	d113      	bne.n	3aea <can_set_tx_buffer_element+0x62>
		can1_tx_buffer[index].T0.reg = tx_element->T0.reg;
    3ac2:	680b      	ldr	r3, [r1, #0]
    3ac4:	4c0c      	ldr	r4, [pc, #48]	; (3af8 <can_set_tx_buffer_element+0x70>)
    3ac6:	0110      	lsls	r0, r2, #4
    3ac8:	5103      	str	r3, [r0, r4]
		can1_tx_buffer[index].T1.reg = tx_element->T1.reg;
    3aca:	684a      	ldr	r2, [r1, #4]
    3acc:	1823      	adds	r3, r4, r0
    3ace:	605a      	str	r2, [r3, #4]
    3ad0:	000b      	movs	r3, r1
    3ad2:	3308      	adds	r3, #8
    3ad4:	0002      	movs	r2, r0
    3ad6:	3208      	adds	r2, #8
    3ad8:	18a2      	adds	r2, r4, r2
    3ada:	3110      	adds	r1, #16
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can1_tx_buffer[index].data[i] = tx_element->data[i];
    3adc:	7818      	ldrb	r0, [r3, #0]
    3ade:	7010      	strb	r0, [r2, #0]
    3ae0:	3301      	adds	r3, #1
    3ae2:	3201      	adds	r2, #1
		}
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
		can1_tx_buffer[index].T0.reg = tx_element->T0.reg;
		can1_tx_buffer[index].T1.reg = tx_element->T1.reg;
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
    3ae4:	428b      	cmp	r3, r1
    3ae6:	d1f9      	bne.n	3adc <can_set_tx_buffer_element+0x54>
			can1_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
    3ae8:	2000      	movs	r0, #0
	}
	return STATUS_ERR_INVALID_ARG;
}
    3aea:	bd10      	pop	{r4, pc}
    3aec:	42001c00 	.word	0x42001c00
    3af0:	20000784 	.word	0x20000784
    3af4:	42002000 	.word	0x42002000
    3af8:	20000704 	.word	0x20000704

00003afc <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    3afc:	2317      	movs	r3, #23
	const enum extint_callback_type type)
{
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    3afe:	2a00      	cmp	r2, #0
    3b00:	d10d      	bne.n	3b1e <extint_register_callback+0x22>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	if (_extint_dev.callbacks[channel] == NULL) {
    3b02:	008b      	lsls	r3, r1, #2
    3b04:	4a07      	ldr	r2, [pc, #28]	; (3b24 <extint_register_callback+0x28>)
    3b06:	589b      	ldr	r3, [r3, r2]
    3b08:	2b00      	cmp	r3, #0
    3b0a:	d103      	bne.n	3b14 <extint_register_callback+0x18>
		_extint_dev.callbacks[channel] = callback;
    3b0c:	0089      	lsls	r1, r1, #2
    3b0e:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
    3b10:	2300      	movs	r3, #0
    3b12:	e004      	b.n	3b1e <extint_register_callback+0x22>
	} else if (_extint_dev.callbacks[channel] == callback) {
    3b14:	4283      	cmp	r3, r0
    3b16:	d001      	beq.n	3b1c <extint_register_callback+0x20>
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
    3b18:	231d      	movs	r3, #29
    3b1a:	e000      	b.n	3b1e <extint_register_callback+0x22>

	if (_extint_dev.callbacks[channel] == NULL) {
		_extint_dev.callbacks[channel] = callback;
		return STATUS_OK;
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
    3b1c:	2300      	movs	r3, #0
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
    3b1e:	0018      	movs	r0, r3
    3b20:	4770      	bx	lr
    3b22:	46c0      	nop			; (mov r8, r8)
    3b24:	20000d6c 	.word	0x20000d6c

00003b28 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    3b28:	2317      	movs	r3, #23
 */
enum status_code extint_chan_enable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    3b2a:	2900      	cmp	r1, #0
    3b2c:	d107      	bne.n	3b3e <extint_chan_enable_callback+0x16>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    3b2e:	2200      	movs	r2, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    3b30:	281f      	cmp	r0, #31
    3b32:	d800      	bhi.n	3b36 <extint_chan_enable_callback+0xe>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    3b34:	4a03      	ldr	r2, [pc, #12]	; (3b44 <extint_chan_enable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENSET.reg = (1UL << channel);
    3b36:	2301      	movs	r3, #1
    3b38:	4083      	lsls	r3, r0
    3b3a:	6113      	str	r3, [r2, #16]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    3b3c:	2300      	movs	r3, #0
}
    3b3e:	0018      	movs	r0, r3
    3b40:	4770      	bx	lr
    3b42:	46c0      	nop			; (mov r8, r8)
    3b44:	40002800 	.word	0x40002800

00003b48 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    3b48:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    3b4a:	2200      	movs	r2, #0
    3b4c:	4b15      	ldr	r3, [pc, #84]	; (3ba4 <EIC_Handler+0x5c>)
    3b4e:	701a      	strb	r2, [r3, #0]
    3b50:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    3b52:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    3b54:	4e14      	ldr	r6, [pc, #80]	; (3ba8 <EIC_Handler+0x60>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    3b56:	4c13      	ldr	r4, [pc, #76]	; (3ba4 <EIC_Handler+0x5c>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    3b58:	2b1f      	cmp	r3, #31
    3b5a:	d919      	bls.n	3b90 <EIC_Handler+0x48>
    3b5c:	e00f      	b.n	3b7e <EIC_Handler+0x36>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    3b5e:	2100      	movs	r1, #0
    3b60:	e000      	b.n	3b64 <EIC_Handler+0x1c>

	if (eic_index < EIC_INST_NUM) {
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    3b62:	4912      	ldr	r1, [pc, #72]	; (3bac <EIC_Handler+0x64>)
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    3b64:	614a      	str	r2, [r1, #20]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    3b66:	009b      	lsls	r3, r3, #2
    3b68:	599b      	ldr	r3, [r3, r6]
    3b6a:	2b00      	cmp	r3, #0
    3b6c:	d000      	beq.n	3b70 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    3b6e:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    3b70:	7823      	ldrb	r3, [r4, #0]
    3b72:	3301      	adds	r3, #1
    3b74:	b2db      	uxtb	r3, r3
    3b76:	7023      	strb	r3, [r4, #0]
    3b78:	2b0f      	cmp	r3, #15
    3b7a:	d9ed      	bls.n	3b58 <EIC_Handler+0x10>
    3b7c:	e011      	b.n	3ba2 <EIC_Handler+0x5a>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    3b7e:	0029      	movs	r1, r5
    3b80:	4019      	ands	r1, r3
    3b82:	2201      	movs	r2, #1
    3b84:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
    3b86:	2100      	movs	r1, #0
    3b88:	6949      	ldr	r1, [r1, #20]
		if (extint_chan_is_detected(_current_channel)) {
    3b8a:	4211      	tst	r1, r2
    3b8c:	d1e7      	bne.n	3b5e <EIC_Handler+0x16>
    3b8e:	e7ef      	b.n	3b70 <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    3b90:	0029      	movs	r1, r5
    3b92:	4019      	ands	r1, r3
    3b94:	2201      	movs	r2, #1
    3b96:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
    3b98:	4904      	ldr	r1, [pc, #16]	; (3bac <EIC_Handler+0x64>)
    3b9a:	6949      	ldr	r1, [r1, #20]
    3b9c:	4211      	tst	r1, r2
    3b9e:	d1e0      	bne.n	3b62 <EIC_Handler+0x1a>
    3ba0:	e7e6      	b.n	3b70 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
    3ba2:	bd70      	pop	{r4, r5, r6, pc}
    3ba4:	20000d69 	.word	0x20000d69
    3ba8:	20000d6c 	.word	0x20000d6c
    3bac:	40002800 	.word	0x40002800

00003bb0 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg |= EIC_CTRLA_ENABLE;
    3bb0:	4a06      	ldr	r2, [pc, #24]	; (3bcc <_extint_enable+0x1c>)
    3bb2:	7811      	ldrb	r1, [r2, #0]
    3bb4:	2302      	movs	r3, #2
    3bb6:	430b      	orrs	r3, r1
    3bb8:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    3bba:	2102      	movs	r1, #2
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    3bbc:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    3bbe:	6853      	ldr	r3, [r2, #4]
    3bc0:	4219      	tst	r1, r3
    3bc2:	d1fc      	bne.n	3bbe <_extint_enable+0xe>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    3bc4:	6853      	ldr	r3, [r2, #4]
    3bc6:	4218      	tst	r0, r3
    3bc8:	d1f9      	bne.n	3bbe <_extint_enable+0xe>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    3bca:	4770      	bx	lr
    3bcc:	40002800 	.word	0x40002800

00003bd0 <_extint_disable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Disable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg &= ~EIC_CTRLA_ENABLE;
    3bd0:	4a06      	ldr	r2, [pc, #24]	; (3bec <_extint_disable+0x1c>)
    3bd2:	7813      	ldrb	r3, [r2, #0]
    3bd4:	2102      	movs	r1, #2
    3bd6:	438b      	bics	r3, r1
    3bd8:	7013      	strb	r3, [r2, #0]
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    3bda:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    3bdc:	6853      	ldr	r3, [r2, #4]
    3bde:	4219      	tst	r1, r3
    3be0:	d1fc      	bne.n	3bdc <_extint_disable+0xc>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    3be2:	6853      	ldr	r3, [r2, #4]
    3be4:	4218      	tst	r0, r3
    3be6:	d1f9      	bne.n	3bdc <_extint_disable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    3be8:	4770      	bx	lr
    3bea:	46c0      	nop			; (mov r8, r8)
    3bec:	40002800 	.word	0x40002800

00003bf0 <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
    3bf0:	b500      	push	{lr}
    3bf2:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
    3bf4:	4a18      	ldr	r2, [pc, #96]	; (3c58 <_system_extint_init+0x68>)
    3bf6:	6953      	ldr	r3, [r2, #20]
    3bf8:	2180      	movs	r1, #128	; 0x80
    3bfa:	00c9      	lsls	r1, r1, #3
    3bfc:	430b      	orrs	r3, r1
    3bfe:	6153      	str	r3, [r2, #20]
    3c00:	a901      	add	r1, sp, #4
    3c02:	2300      	movs	r3, #0
    3c04:	700b      	strb	r3, [r1, #0]
#if (EXTINT_CLOCK_SELECTION == EXTINT_CLK_GCLK)
	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    3c06:	2002      	movs	r0, #2
    3c08:	4b14      	ldr	r3, [pc, #80]	; (3c5c <_system_extint_init+0x6c>)
    3c0a:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
    3c0c:	2002      	movs	r0, #2
    3c0e:	4b14      	ldr	r3, [pc, #80]	; (3c60 <_system_extint_init+0x70>)
    3c10:	4798      	blx	r3
#endif

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg |= EIC_CTRLA_SWRST;
    3c12:	4a14      	ldr	r2, [pc, #80]	; (3c64 <_system_extint_init+0x74>)
    3c14:	7811      	ldrb	r1, [r2, #0]
    3c16:	2301      	movs	r3, #1
    3c18:	430b      	orrs	r3, r1
    3c1a:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    3c1c:	2102      	movs	r1, #2
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    3c1e:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    3c20:	6853      	ldr	r3, [r2, #4]
    3c22:	4219      	tst	r1, r3
    3c24:	d1fc      	bne.n	3c20 <_system_extint_init+0x30>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    3c26:	6853      	ldr	r3, [r2, #4]
    3c28:	4218      	tst	r0, r3
    3c2a:	d009      	beq.n	3c40 <_system_extint_init+0x50>
    3c2c:	e7f8      	b.n	3c20 <_system_extint_init+0x30>

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
    3c2e:	c304      	stmia	r3!, {r2}
#endif

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    3c30:	428b      	cmp	r3, r1
    3c32:	d1fc      	bne.n	3c2e <_system_extint_init+0x3e>
    3c34:	2208      	movs	r2, #8
    3c36:	4b0c      	ldr	r3, [pc, #48]	; (3c68 <_system_extint_init+0x78>)
    3c38:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
    3c3a:	4b0c      	ldr	r3, [pc, #48]	; (3c6c <_system_extint_init+0x7c>)
    3c3c:	4798      	blx	r3
}
    3c3e:	e009      	b.n	3c54 <_system_extint_init+0x64>
		/* Wait for all hardware modules to complete synchronization */
	}

#if (EXTINT_CLOCK_SELECTION == EXTINT_CLK_GCLK)
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.bit.CKSEL = EXTINT_CLK_GCLK;
    3c40:	4a08      	ldr	r2, [pc, #32]	; (3c64 <_system_extint_init+0x74>)
    3c42:	7813      	ldrb	r3, [r2, #0]
    3c44:	2110      	movs	r1, #16
    3c46:	438b      	bics	r3, r1
    3c48:	7013      	strb	r3, [r2, #0]
    3c4a:	4b09      	ldr	r3, [pc, #36]	; (3c70 <_system_extint_init+0x80>)
    3c4c:	0019      	movs	r1, r3
    3c4e:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
    3c50:	2200      	movs	r2, #0
    3c52:	e7ec      	b.n	3c2e <_system_extint_init+0x3e>
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
}
    3c54:	b003      	add	sp, #12
    3c56:	bd00      	pop	{pc}
    3c58:	40000800 	.word	0x40000800
    3c5c:	000058d5 	.word	0x000058d5
    3c60:	00005865 	.word	0x00005865
    3c64:	40002800 	.word	0x40002800
    3c68:	e000e100 	.word	0xe000e100
    3c6c:	00003bb1 	.word	0x00003bb1
    3c70:	20000d6c 	.word	0x20000d6c

00003c74 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    3c74:	2300      	movs	r3, #0
    3c76:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
    3c78:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    3c7a:	2201      	movs	r2, #1
    3c7c:	7202      	strb	r2, [r0, #8]
	config->filter_input_signal = false;
    3c7e:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    3c80:	3201      	adds	r2, #1
    3c82:	72c2      	strb	r2, [r0, #11]
	config->enable_async_edge_detection = false;
    3c84:	7243      	strb	r3, [r0, #9]
}
    3c86:	4770      	bx	lr

00003c88 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    3c88:	b5f0      	push	{r4, r5, r6, r7, lr}
    3c8a:	b083      	sub	sp, #12
    3c8c:	0005      	movs	r5, r0
    3c8e:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);
	_extint_disable();
    3c90:	4b1b      	ldr	r3, [pc, #108]	; (3d00 <extint_chan_set_config+0x78>)
    3c92:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    3c94:	a901      	add	r1, sp, #4
    3c96:	2300      	movs	r3, #0
    3c98:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    3c9a:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));
#endif
	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    3c9c:	7923      	ldrb	r3, [r4, #4]
    3c9e:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    3ca0:	7a23      	ldrb	r3, [r4, #8]
    3ca2:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    3ca4:	7820      	ldrb	r0, [r4, #0]
    3ca6:	4b17      	ldr	r3, [pc, #92]	; (3d04 <extint_chan_set_config+0x7c>)
    3ca8:	4798      	blx	r3
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    3caa:	2000      	movs	r0, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    3cac:	2d1f      	cmp	r5, #31
    3cae:	d800      	bhi.n	3cb2 <extint_chan_set_config+0x2a>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    3cb0:	4815      	ldr	r0, [pc, #84]	; (3d08 <extint_chan_set_config+0x80>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    3cb2:	2107      	movs	r1, #7
    3cb4:	4029      	ands	r1, r5
    3cb6:	0089      	lsls	r1, r1, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    3cb8:	7ae2      	ldrb	r2, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    3cba:	7aa3      	ldrb	r3, [r4, #10]
    3cbc:	2b00      	cmp	r3, #0
    3cbe:	d001      	beq.n	3cc4 <extint_chan_set_config+0x3c>
		new_config |= EIC_CONFIG_FILTEN0;
    3cc0:	2308      	movs	r3, #8
    3cc2:	431a      	orrs	r2, r3
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
    3cc4:	08eb      	lsrs	r3, r5, #3
    3cc6:	009b      	lsls	r3, r3, #2
    3cc8:	18c3      	adds	r3, r0, r3
		= (EIC_module->CONFIG[channel / 8].reg &
    3cca:	69de      	ldr	r6, [r3, #28]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    3ccc:	270f      	movs	r7, #15
    3cce:	408f      	lsls	r7, r1
    3cd0:	43be      	bics	r6, r7
    3cd2:	408a      	lsls	r2, r1
    3cd4:	4332      	orrs	r2, r6
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    3cd6:	61da      	str	r2, [r3, #28]
		EIC_module->ASYNCH.reg &= (EIC_ASYNCH_MASK & (~(1UL << channel)));
	}
#endif
#if (SAMC21)
	/* Config asynchronous edge detection */
	if (config->enable_async_edge_detection) {
    3cd8:	7a63      	ldrb	r3, [r4, #9]
    3cda:	2b00      	cmp	r3, #0
    3cdc:	d005      	beq.n	3cea <extint_chan_set_config+0x62>
		EIC_module->EIC_ASYNCH.reg |= (1UL << channel);
    3cde:	6982      	ldr	r2, [r0, #24]
    3ce0:	2301      	movs	r3, #1
    3ce2:	40ab      	lsls	r3, r5
    3ce4:	4313      	orrs	r3, r2
    3ce6:	6183      	str	r3, [r0, #24]
    3ce8:	e006      	b.n	3cf8 <extint_chan_set_config+0x70>
	} else {
		EIC_module->EIC_ASYNCH.reg &= (EIC_EIC_ASYNCH_MASK & (~(1UL << channel)));
    3cea:	6983      	ldr	r3, [r0, #24]
    3cec:	2201      	movs	r2, #1
    3cee:	40aa      	lsls	r2, r5
    3cf0:	041b      	lsls	r3, r3, #16
    3cf2:	0c1b      	lsrs	r3, r3, #16
    3cf4:	4393      	bics	r3, r2
    3cf6:	6183      	str	r3, [r0, #24]
	}
#endif
	_extint_enable();
    3cf8:	4b04      	ldr	r3, [pc, #16]	; (3d0c <extint_chan_set_config+0x84>)
    3cfa:	4798      	blx	r3
}
    3cfc:	b003      	add	sp, #12
    3cfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3d00:	00003bd1 	.word	0x00003bd1
    3d04:	000059d1 	.word	0x000059d1
    3d08:	40002800 	.word	0x40002800
    3d0c:	00003bb1 	.word	0x00003bb1

00003d10 <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
    3d10:	b510      	push	{r4, lr}
			break;

		case SYSTEM_CLOCK_APB_APBB:
			MCLK->APBBMASK.reg |= mask;
    3d12:	4a1f      	ldr	r2, [pc, #124]	; (3d90 <nvm_set_config+0x80>)
    3d14:	6991      	ldr	r1, [r2, #24]
    3d16:	2304      	movs	r3, #4
    3d18:	430b      	orrs	r3, r1
    3d1a:	6193      	str	r3, [r2, #24]
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    3d1c:	4b1d      	ldr	r3, [pc, #116]	; (3d94 <nvm_set_config+0x84>)
    3d1e:	2220      	movs	r2, #32
    3d20:	32ff      	adds	r2, #255	; 0xff
    3d22:	831a      	strh	r2, [r3, #24]
static inline bool nvm_is_ready(void)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
    3d24:	7d1a      	ldrb	r2, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    3d26:	2305      	movs	r3, #5

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    3d28:	07d2      	lsls	r2, r2, #31
    3d2a:	d52e      	bpl.n	3d8a <nvm_set_config+0x7a>
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#else
	uint8_t cache_disable_value =  0;
	if (config->disable_rww_cache == false) {
    3d2c:	7903      	ldrb	r3, [r0, #4]
		cache_disable_value = 0x02;
    3d2e:	2402      	movs	r4, #2
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#else
	uint8_t cache_disable_value =  0;
	if (config->disable_rww_cache == false) {
    3d30:	2b00      	cmp	r3, #0
    3d32:	d000      	beq.n	3d36 <nvm_set_config+0x26>
		cache_disable_value = 0x02;
	} else {
		cache_disable_value = (config->disable_cache & 0x01);
    3d34:	78c4      	ldrb	r4, [r0, #3]
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			(cache_disable_value << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    3d36:	7803      	ldrb	r3, [r0, #0]
    3d38:	021b      	lsls	r3, r3, #8
    3d3a:	22c0      	movs	r2, #192	; 0xc0
    3d3c:	0092      	lsls	r2, r2, #2
    3d3e:	4013      	ands	r3, r2
    3d40:	7842      	ldrb	r2, [r0, #1]
    3d42:	01d2      	lsls	r2, r2, #7
    3d44:	21ff      	movs	r1, #255	; 0xff
    3d46:	400a      	ands	r2, r1
    3d48:	4313      	orrs	r3, r2
    3d4a:	0019      	movs	r1, r3
    3d4c:	7882      	ldrb	r2, [r0, #2]
    3d4e:	0052      	lsls	r2, r2, #1
    3d50:	231e      	movs	r3, #30
    3d52:	401a      	ands	r2, r3
    3d54:	000b      	movs	r3, r1
    3d56:	4313      	orrs	r3, r2
    3d58:	7942      	ldrb	r2, [r0, #5]
    3d5a:	0412      	lsls	r2, r2, #16
    3d5c:	21c0      	movs	r1, #192	; 0xc0
    3d5e:	0289      	lsls	r1, r1, #10
    3d60:	400a      	ands	r2, r1
    3d62:	4313      	orrs	r3, r2
    3d64:	04a4      	lsls	r4, r4, #18
    3d66:	4323      	orrs	r3, r4
		cache_disable_value = 0x02;
	} else {
		cache_disable_value = (config->disable_cache & 0x01);
	}
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
    3d68:	4a0a      	ldr	r2, [pc, #40]	; (3d94 <nvm_set_config+0x84>)
    3d6a:	6053      	str	r3, [r2, #4]
			(cache_disable_value << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#endif

	/* Initialize the internal device struct */
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
    3d6c:	6893      	ldr	r3, [r2, #8]
    3d6e:	035b      	lsls	r3, r3, #13
    3d70:	0f5b      	lsrs	r3, r3, #29
    3d72:	4909      	ldr	r1, [pc, #36]	; (3d98 <nvm_set_config+0x88>)
    3d74:	2408      	movs	r4, #8
    3d76:	409c      	lsls	r4, r3
    3d78:	800c      	strh	r4, [r1, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
    3d7a:	6893      	ldr	r3, [r2, #8]
    3d7c:	804b      	strh	r3, [r1, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
    3d7e:	7843      	ldrb	r3, [r0, #1]
    3d80:	710b      	strb	r3, [r1, #4]

	/* If the security bit is set, the auxiliary space cannot be written */
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    3d82:	8b13      	ldrh	r3, [r2, #24]
    3d84:	05db      	lsls	r3, r3, #23
		return STATUS_ERR_IO;
	}

	return STATUS_OK;
    3d86:	0fdb      	lsrs	r3, r3, #31
    3d88:	011b      	lsls	r3, r3, #4
}
    3d8a:	0018      	movs	r0, r3
    3d8c:	bd10      	pop	{r4, pc}
    3d8e:	46c0      	nop			; (mov r8, r8)
    3d90:	40000800 	.word	0x40000800
    3d94:	41004000 	.word	0x41004000
    3d98:	20000c84 	.word	0x20000c84

00003d9c <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
    3d9c:	b530      	push	{r4, r5, lr}
    3d9e:	0004      	movs	r4, r0
	uint32_t ctrlb_bak;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
    3da0:	4a26      	ldr	r2, [pc, #152]	; (3e3c <nvm_execute_command+0xa0>)
    3da2:	8810      	ldrh	r0, [r2, #0]
    3da4:	8853      	ldrh	r3, [r2, #2]
    3da6:	4343      	muls	r3, r0
    3da8:	428b      	cmp	r3, r1
    3daa:	d20b      	bcs.n	3dc4 <nvm_execute_command+0x28>
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
    3dac:	2280      	movs	r2, #128	; 0x80
    3dae:	0192      	lsls	r2, r2, #6
    3db0:	4b23      	ldr	r3, [pc, #140]	; (3e40 <nvm_execute_command+0xa4>)
    3db2:	18cb      	adds	r3, r1, r3
    3db4:	4293      	cmp	r3, r2
    3db6:	d905      	bls.n	3dc4 <nvm_execute_command+0x28>
#ifdef FEATURE_NVM_RWWEE
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    3db8:	2018      	movs	r0, #24

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
#ifdef FEATURE_NVM_RWWEE
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    3dba:	4a22      	ldr	r2, [pc, #136]	; (3e44 <nvm_execute_command+0xa8>)
    3dbc:	4b22      	ldr	r3, [pc, #136]	; (3e48 <nvm_execute_command+0xac>)
    3dbe:	18cb      	adds	r3, r1, r3
    3dc0:	4293      	cmp	r3, r2
    3dc2:	d839      	bhi.n	3e38 <nvm_execute_command+0x9c>

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
    3dc4:	4a21      	ldr	r2, [pc, #132]	; (3e4c <nvm_execute_command+0xb0>)
    3dc6:	6855      	ldr	r5, [r2, #4]
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
							| NVMCTRL_CTRLB_CACHEDIS(0x1));
    3dc8:	4b21      	ldr	r3, [pc, #132]	; (3e50 <nvm_execute_command+0xb4>)
    3dca:	402b      	ands	r3, r5
    3dcc:	2080      	movs	r0, #128	; 0x80
    3dce:	02c0      	lsls	r0, r0, #11
    3dd0:	4303      	orrs	r3, r0
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
    3dd2:	6053      	str	r3, [r2, #4]
#else
	nvm_module->CTRLB.reg = ctrlb_bak | NVMCTRL_CTRLB_CACHEDIS;
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    3dd4:	2320      	movs	r3, #32
    3dd6:	33ff      	adds	r3, #255	; 0xff
    3dd8:	8313      	strh	r3, [r2, #24]
    3dda:	7d13      	ldrb	r3, [r2, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    3ddc:	07db      	lsls	r3, r3, #31
    3dde:	d402      	bmi.n	3de6 <nvm_execute_command+0x4a>
		/* Restore the setting */
		nvm_module->CTRLB.reg = ctrlb_bak;
    3de0:	6055      	str	r5, [r2, #4]
		return STATUS_BUSY;
    3de2:	2005      	movs	r0, #5
    3de4:	e028      	b.n	3e38 <nvm_execute_command+0x9c>
	}

	switch (command) {
    3de6:	2c45      	cmp	r4, #69	; 0x45
    3de8:	d815      	bhi.n	3e16 <nvm_execute_command+0x7a>
    3dea:	00a3      	lsls	r3, r4, #2
    3dec:	4a19      	ldr	r2, [pc, #100]	; (3e54 <nvm_execute_command+0xb8>)
    3dee:	58d3      	ldr	r3, [r2, r3]
    3df0:	469f      	mov	pc, r3
		/* Commands requiring address (protected) */
		case NVM_COMMAND_ERASE_AUX_ROW:
		case NVM_COMMAND_WRITE_AUX_ROW:

			/* Auxiliary space cannot be accessed if the security bit is set */
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    3df2:	4b16      	ldr	r3, [pc, #88]	; (3e4c <nvm_execute_command+0xb0>)
    3df4:	8b1b      	ldrh	r3, [r3, #24]
    3df6:	05db      	lsls	r3, r3, #23
    3df8:	d503      	bpl.n	3e02 <nvm_execute_command+0x66>
				/* Restore the setting */
				nvm_module->CTRLB.reg = ctrlb_bak;
    3dfa:	4b14      	ldr	r3, [pc, #80]	; (3e4c <nvm_execute_command+0xb0>)
    3dfc:	605d      	str	r5, [r3, #4]
				return STATUS_ERR_IO;
    3dfe:	2010      	movs	r0, #16
    3e00:	e01a      	b.n	3e38 <nvm_execute_command+0x9c>
			}

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    3e02:	0889      	lsrs	r1, r1, #2
    3e04:	0049      	lsls	r1, r1, #1
    3e06:	4b11      	ldr	r3, [pc, #68]	; (3e4c <nvm_execute_command+0xb0>)
    3e08:	61d9      	str	r1, [r3, #28]
			break;
    3e0a:	e008      	b.n	3e1e <nvm_execute_command+0x82>
		case NVM_COMMAND_RWWEE_ERASE_ROW:
		case NVM_COMMAND_RWWEE_WRITE_PAGE:
#endif

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    3e0c:	0889      	lsrs	r1, r1, #2
    3e0e:	0049      	lsls	r1, r1, #1
    3e10:	4b0e      	ldr	r3, [pc, #56]	; (3e4c <nvm_execute_command+0xb0>)
    3e12:	61d9      	str	r1, [r3, #28]
			break;
    3e14:	e003      	b.n	3e1e <nvm_execute_command+0x82>
		case NVM_COMMAND_EXIT_LOW_POWER_MODE:
			break;

		default:
			/* Restore the setting */
			nvm_module->CTRLB.reg = ctrlb_bak;
    3e16:	4b0d      	ldr	r3, [pc, #52]	; (3e4c <nvm_execute_command+0xb0>)
    3e18:	605d      	str	r5, [r3, #4]
			return STATUS_ERR_INVALID_ARG;
    3e1a:	2017      	movs	r0, #23
    3e1c:	e00c      	b.n	3e38 <nvm_execute_command+0x9c>
	}

	/* Set command */
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
    3e1e:	20a5      	movs	r0, #165	; 0xa5
    3e20:	0200      	lsls	r0, r0, #8
    3e22:	4304      	orrs	r4, r0
    3e24:	4b09      	ldr	r3, [pc, #36]	; (3e4c <nvm_execute_command+0xb0>)
    3e26:	801c      	strh	r4, [r3, #0]
    3e28:	0019      	movs	r1, r3

	/* Wait for the NVM controller to become ready */
	while (!nvm_is_ready()) {
    3e2a:	2201      	movs	r2, #1
    3e2c:	7d0b      	ldrb	r3, [r1, #20]
    3e2e:	4213      	tst	r3, r2
    3e30:	d0fc      	beq.n	3e2c <nvm_execute_command+0x90>
	}

	/* Restore the setting */
	nvm_module->CTRLB.reg = ctrlb_bak;
    3e32:	4b06      	ldr	r3, [pc, #24]	; (3e4c <nvm_execute_command+0xb0>)
    3e34:	605d      	str	r5, [r3, #4]

	return STATUS_OK;
    3e36:	2000      	movs	r0, #0
}
    3e38:	bd30      	pop	{r4, r5, pc}
    3e3a:	46c0      	nop			; (mov r8, r8)
    3e3c:	20000c84 	.word	0x20000c84
    3e40:	ff7fc000 	.word	0xff7fc000
    3e44:	00001fff 	.word	0x00001fff
    3e48:	ffc00000 	.word	0xffc00000
    3e4c:	41004000 	.word	0x41004000
    3e50:	fff3ffff 	.word	0xfff3ffff
    3e54:	0000758c 	.word	0x0000758c

00003e58 <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
    3e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    3e5a:	4b2b      	ldr	r3, [pc, #172]	; (3f08 <nvm_write_buffer+0xb0>)
    3e5c:	881c      	ldrh	r4, [r3, #0]
#ifdef FEATURE_NVM_RWWEE
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
    3e5e:	885b      	ldrh	r3, [r3, #2]
    3e60:	4363      	muls	r3, r4
    3e62:	4283      	cmp	r3, r0
    3e64:	d207      	bcs.n	3e76 <nvm_write_buffer+0x1e>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    3e66:	2318      	movs	r3, #24

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    3e68:	4e28      	ldr	r6, [pc, #160]	; (3f0c <nvm_write_buffer+0xb4>)
    3e6a:	4d29      	ldr	r5, [pc, #164]	; (3f10 <nvm_write_buffer+0xb8>)
    3e6c:	1945      	adds	r5, r0, r5
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
    3e6e:	2701      	movs	r7, #1

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    3e70:	42b5      	cmp	r5, r6
    3e72:	d901      	bls.n	3e78 <nvm_write_buffer+0x20>
    3e74:	e046      	b.n	3f04 <nvm_write_buffer+0xac>
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
#ifdef FEATURE_NVM_RWWEE
	bool is_rww_eeprom = false;
    3e76:	2700      	movs	r7, #0
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    3e78:	2317      	movs	r3, #23
	//if (destination_address & (_nvm_dev.page_size - 1)) {
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
    3e7a:	4294      	cmp	r4, r2
    3e7c:	d342      	bcc.n	3f04 <nvm_write_buffer+0xac>
    3e7e:	4b25      	ldr	r3, [pc, #148]	; (3f14 <nvm_write_buffer+0xbc>)
    3e80:	7d1c      	ldrb	r4, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    3e82:	2305      	movs	r3, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    3e84:	07e4      	lsls	r4, r4, #31
    3e86:	d53d      	bpl.n	3f04 <nvm_write_buffer+0xac>
		return STATUS_BUSY;
	}

	/* Erase the page buffer before buffering new data */
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
    3e88:	4c23      	ldr	r4, [pc, #140]	; (3f18 <nvm_write_buffer+0xc0>)
    3e8a:	4b22      	ldr	r3, [pc, #136]	; (3f14 <nvm_write_buffer+0xbc>)
    3e8c:	801c      	strh	r4, [r3, #0]
    3e8e:	001d      	movs	r5, r3

	/* Check if the module is busy */
	while (!nvm_is_ready()) {
    3e90:	2401      	movs	r4, #1
    3e92:	7d2b      	ldrb	r3, [r5, #20]
    3e94:	4223      	tst	r3, r4
    3e96:	d0fc      	beq.n	3e92 <nvm_write_buffer+0x3a>
		/* Force-wait for the buffer clear to complete */
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    3e98:	2420      	movs	r4, #32
    3e9a:	34ff      	adds	r4, #255	; 0xff
    3e9c:	4b1d      	ldr	r3, [pc, #116]	; (3f14 <nvm_write_buffer+0xbc>)
    3e9e:	831c      	strh	r4, [r3, #24]

	uint32_t nvm_address = destination_address / 2;
    3ea0:	0846      	lsrs	r6, r0, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    3ea2:	2a00      	cmp	r2, #0
    3ea4:	d029      	beq.n	3efa <nvm_write_buffer+0xa2>
    3ea6:	0076      	lsls	r6, r6, #1
    3ea8:	2300      	movs	r3, #0
		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    3eaa:	1e54      	subs	r4, r2, #1
    3eac:	46a4      	mov	ip, r4
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    3eae:	5ccd      	ldrb	r5, [r1, r3]

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    3eb0:	4563      	cmp	r3, ip
    3eb2:	db01      	blt.n	3eb8 <nvm_write_buffer+0x60>
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    3eb4:	b2ac      	uxth	r4, r5
    3eb6:	e003      	b.n	3ec0 <nvm_write_buffer+0x68>

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
			data |= (buffer[i + 1] << 8);
    3eb8:	18cc      	adds	r4, r1, r3
    3eba:	7864      	ldrb	r4, [r4, #1]
    3ebc:	0224      	lsls	r4, r4, #8
    3ebe:	432c      	orrs	r4, r5
		}

		/* Store next 16-bit chunk to the NVM memory space */
		NVM_MEMORY[nvm_address++] = data;
    3ec0:	8034      	strh	r4, [r6, #0]

	uint32_t nvm_address = destination_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    3ec2:	3302      	adds	r3, #2
    3ec4:	b29b      	uxth	r3, r3
    3ec6:	3602      	adds	r6, #2
    3ec8:	429a      	cmp	r2, r3
    3eca:	d8f0      	bhi.n	3eae <nvm_write_buffer+0x56>
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    3ecc:	4b0e      	ldr	r3, [pc, #56]	; (3f08 <nvm_write_buffer+0xb0>)
    3ece:	7919      	ldrb	r1, [r3, #4]
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
				destination_address, 0);
#endif
	}

	return STATUS_OK;
    3ed0:	2300      	movs	r3, #0
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    3ed2:	2900      	cmp	r1, #0
    3ed4:	d116      	bne.n	3f04 <nvm_write_buffer+0xac>
    3ed6:	2a3f      	cmp	r2, #63	; 0x3f
    3ed8:	d814      	bhi.n	3f04 <nvm_write_buffer+0xac>
#ifdef FEATURE_NVM_RWWEE
	 return ((is_rww_eeprom) ?
    3eda:	2f00      	cmp	r7, #0
    3edc:	d006      	beq.n	3eec <nvm_write_buffer+0x94>
    3ede:	2200      	movs	r2, #0
    3ee0:	0001      	movs	r1, r0
    3ee2:	201c      	movs	r0, #28
    3ee4:	4b0d      	ldr	r3, [pc, #52]	; (3f1c <nvm_write_buffer+0xc4>)
    3ee6:	4798      	blx	r3
    3ee8:	0003      	movs	r3, r0
    3eea:	e00b      	b.n	3f04 <nvm_write_buffer+0xac>
    3eec:	2200      	movs	r2, #0
    3eee:	0001      	movs	r1, r0
    3ef0:	2004      	movs	r0, #4
    3ef2:	4b0a      	ldr	r3, [pc, #40]	; (3f1c <nvm_write_buffer+0xc4>)
    3ef4:	4798      	blx	r3
    3ef6:	0003      	movs	r3, r0
    3ef8:	e004      	b.n	3f04 <nvm_write_buffer+0xac>
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    3efa:	4b03      	ldr	r3, [pc, #12]	; (3f08 <nvm_write_buffer+0xb0>)
    3efc:	791a      	ldrb	r2, [r3, #4]
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
				destination_address, 0);
#endif
	}

	return STATUS_OK;
    3efe:	2300      	movs	r3, #0
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    3f00:	2a00      	cmp	r2, #0
    3f02:	d0ea      	beq.n	3eda <nvm_write_buffer+0x82>
				destination_address, 0);
#endif
	}

	return STATUS_OK;
}
    3f04:	0018      	movs	r0, r3
    3f06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3f08:	20000c84 	.word	0x20000c84
    3f0c:	00001fff 	.word	0x00001fff
    3f10:	ffc00000 	.word	0xffc00000
    3f14:	41004000 	.word	0x41004000
    3f18:	ffffa544 	.word	0xffffa544
    3f1c:	00003d9d 	.word	0x00003d9d

00003f20 <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
    3f20:	b570      	push	{r4, r5, r6, lr}
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    3f22:	4b19      	ldr	r3, [pc, #100]	; (3f88 <nvm_read_buffer+0x68>)
    3f24:	881c      	ldrh	r4, [r3, #0]
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
	/* Check if the source address is valid */
	if (source_address >
    3f26:	885b      	ldrh	r3, [r3, #2]
    3f28:	4363      	muls	r3, r4
    3f2a:	4283      	cmp	r3, r0
    3f2c:	d205      	bcs.n	3f3a <nvm_read_buffer+0x1a>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| source_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    3f2e:	2318      	movs	r3, #24
{
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    3f30:	4e16      	ldr	r6, [pc, #88]	; (3f8c <nvm_read_buffer+0x6c>)
    3f32:	4d17      	ldr	r5, [pc, #92]	; (3f90 <nvm_read_buffer+0x70>)
    3f34:	1945      	adds	r5, r0, r5
    3f36:	42b5      	cmp	r5, r6
    3f38:	d823      	bhi.n	3f82 <nvm_read_buffer+0x62>
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    3f3a:	2317      	movs	r3, #23
	//if (source_address & (_nvm_dev.page_size - 1)) {
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
    3f3c:	4294      	cmp	r4, r2
    3f3e:	d320      	bcc.n	3f82 <nvm_read_buffer+0x62>
    3f40:	4b14      	ldr	r3, [pc, #80]	; (3f94 <nvm_read_buffer+0x74>)
    3f42:	7d1c      	ldrb	r4, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    3f44:	2305      	movs	r3, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    3f46:	07e4      	lsls	r4, r4, #31
    3f48:	d51b      	bpl.n	3f82 <nvm_read_buffer+0x62>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    3f4a:	2420      	movs	r4, #32
    3f4c:	34ff      	adds	r4, #255	; 0xff
    3f4e:	4b11      	ldr	r3, [pc, #68]	; (3f94 <nvm_read_buffer+0x74>)
    3f50:	831c      	strh	r4, [r3, #24]

	uint32_t page_address = source_address / 2;
    3f52:	0840      	lsrs	r0, r0, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    3f54:	2a00      	cmp	r2, #0
    3f56:	d013      	beq.n	3f80 <nvm_read_buffer+0x60>
    3f58:	0040      	lsls	r0, r0, #1
    3f5a:	2500      	movs	r5, #0
		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    3f5c:	1e56      	subs	r6, r2, #1
    3f5e:	182b      	adds	r3, r5, r0

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		/* Fetch next 16-bit chunk from the NVM memory space */
		uint16_t data = NVM_MEMORY[page_address++];
    3f60:	881c      	ldrh	r4, [r3, #0]
    3f62:	b2a4      	uxth	r4, r4

		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);
    3f64:	042b      	lsls	r3, r5, #16
    3f66:	0c1b      	lsrs	r3, r3, #16
    3f68:	54cc      	strb	r4, [r1, r3]

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    3f6a:	42b3      	cmp	r3, r6
    3f6c:	da02      	bge.n	3f74 <nvm_read_buffer+0x54>
			buffer[i + 1] = (data >> 8);
    3f6e:	18cb      	adds	r3, r1, r3
    3f70:	0a24      	lsrs	r4, r4, #8
    3f72:	705c      	strb	r4, [r3, #1]
    3f74:	3502      	adds	r5, #2

	uint32_t page_address = source_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    3f76:	b2ab      	uxth	r3, r5
    3f78:	429a      	cmp	r2, r3
    3f7a:	d8f0      	bhi.n	3f5e <nvm_read_buffer+0x3e>
		if (i < (length - 1)) {
			buffer[i + 1] = (data >> 8);
		}
	}

	return STATUS_OK;
    3f7c:	2300      	movs	r3, #0
    3f7e:	e000      	b.n	3f82 <nvm_read_buffer+0x62>
    3f80:	2300      	movs	r3, #0
}
    3f82:	0018      	movs	r0, r3
    3f84:	bd70      	pop	{r4, r5, r6, pc}
    3f86:	46c0      	nop			; (mov r8, r8)
    3f88:	20000c84 	.word	0x20000c84
    3f8c:	00001fff 	.word	0x00001fff
    3f90:	ffc00000 	.word	0xffc00000
    3f94:	41004000 	.word	0x41004000

00003f98 <nvm_erase_row>:
 *                                 not aligned to the start of a row
 * \retval STATUS_ABORTED          NVM erased error
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
    3f98:	b510      	push	{r4, lr}
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    3f9a:	4a1a      	ldr	r2, [pc, #104]	; (4004 <nvm_erase_row+0x6c>)
    3f9c:	8813      	ldrh	r3, [r2, #0]
#ifdef FEATURE_NVM_RWWEE
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
    3f9e:	8852      	ldrh	r2, [r2, #2]
    3fa0:	435a      	muls	r2, r3
    3fa2:	4282      	cmp	r2, r0
    3fa4:	d207      	bcs.n	3fb6 <nvm_erase_row+0x1e>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    3fa6:	2218      	movs	r2, #24

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    3fa8:	4c17      	ldr	r4, [pc, #92]	; (4008 <nvm_erase_row+0x70>)
    3faa:	4918      	ldr	r1, [pc, #96]	; (400c <nvm_erase_row+0x74>)
    3fac:	1841      	adds	r1, r0, r1
    3fae:	42a1      	cmp	r1, r4
    3fb0:	d826      	bhi.n	4000 <nvm_erase_row+0x68>
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
    3fb2:	2101      	movs	r1, #1
    3fb4:	e000      	b.n	3fb8 <nvm_erase_row+0x20>
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
#ifdef FEATURE_NVM_RWWEE
		bool is_rww_eeprom = false;
    3fb6:	2100      	movs	r1, #0
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    3fb8:	009b      	lsls	r3, r3, #2
    3fba:	3b01      	subs	r3, #1
		return STATUS_ERR_BAD_ADDRESS;
    3fbc:	2218      	movs	r2, #24
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    3fbe:	4218      	tst	r0, r3
    3fc0:	d11e      	bne.n	4000 <nvm_erase_row+0x68>
    3fc2:	4b13      	ldr	r3, [pc, #76]	; (4010 <nvm_erase_row+0x78>)
    3fc4:	7d1b      	ldrb	r3, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    3fc6:	3a13      	subs	r2, #19

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    3fc8:	07db      	lsls	r3, r3, #31
    3fca:	d519      	bpl.n	4000 <nvm_erase_row+0x68>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    3fcc:	4b10      	ldr	r3, [pc, #64]	; (4010 <nvm_erase_row+0x78>)
    3fce:	2220      	movs	r2, #32
    3fd0:	32ff      	adds	r2, #255	; 0xff
    3fd2:	831a      	strh	r2, [r3, #24]

	/* Set address and command */
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
    3fd4:	0880      	lsrs	r0, r0, #2
    3fd6:	0040      	lsls	r0, r0, #1
    3fd8:	61d8      	str	r0, [r3, #28]
		NVM_MEMORY[row_address / 2] = 0x0;
	}
#endif

#ifdef FEATURE_NVM_RWWEE
	nvm_module->CTRLA.reg = ((is_rww_eeprom) ?
    3fda:	2900      	cmp	r1, #0
    3fdc:	d101      	bne.n	3fe2 <nvm_erase_row+0x4a>
    3fde:	4a0d      	ldr	r2, [pc, #52]	; (4014 <nvm_erase_row+0x7c>)
    3fe0:	e000      	b.n	3fe4 <nvm_erase_row+0x4c>
    3fe2:	4a0d      	ldr	r2, [pc, #52]	; (4018 <nvm_erase_row+0x80>)
    3fe4:	4b0a      	ldr	r3, [pc, #40]	; (4010 <nvm_erase_row+0x78>)
    3fe6:	801a      	strh	r2, [r3, #0]
    3fe8:	0019      	movs	r1, r3
								(NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY));
#else
	nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
#endif

	while (!nvm_is_ready()) {
    3fea:	2201      	movs	r2, #1
    3fec:	7d0b      	ldrb	r3, [r1, #20]
    3fee:	4213      	tst	r3, r2
    3ff0:	d0fc      	beq.n	3fec <nvm_erase_row+0x54>
	}

	/* There existed error in NVM erase operation */
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
    3ff2:	4b07      	ldr	r3, [pc, #28]	; (4010 <nvm_erase_row+0x78>)
    3ff4:	8b1a      	ldrh	r2, [r3, #24]
    3ff6:	231c      	movs	r3, #28
    3ff8:	401a      	ands	r2, r3
		return STATUS_ABORTED;
	}

	return STATUS_OK;
    3ffa:	1e50      	subs	r0, r2, #1
    3ffc:	4182      	sbcs	r2, r0
    3ffe:	0092      	lsls	r2, r2, #2
}
    4000:	0010      	movs	r0, r2
    4002:	bd10      	pop	{r4, pc}
    4004:	20000c84 	.word	0x20000c84
    4008:	00001fff 	.word	0x00001fff
    400c:	ffc00000 	.word	0xffc00000
    4010:	41004000 	.word	0x41004000
    4014:	0000a502 	.word	0x0000a502
    4018:	0000a51a 	.word	0x0000a51a

0000401c <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    401c:	b500      	push	{lr}
    401e:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    4020:	ab01      	add	r3, sp, #4
    4022:	2280      	movs	r2, #128	; 0x80
    4024:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    4026:	780a      	ldrb	r2, [r1, #0]
    4028:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    402a:	784a      	ldrb	r2, [r1, #1]
    402c:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    402e:	788a      	ldrb	r2, [r1, #2]
    4030:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    4032:	0019      	movs	r1, r3
    4034:	4b01      	ldr	r3, [pc, #4]	; (403c <port_pin_set_config+0x20>)
    4036:	4798      	blx	r3
}
    4038:	b003      	add	sp, #12
    403a:	bd00      	pop	{pc}
    403c:	000059d1 	.word	0x000059d1

00004040 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    4040:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    4042:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    4044:	2340      	movs	r3, #64	; 0x40
    4046:	2400      	movs	r4, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    4048:	4281      	cmp	r1, r0
    404a:	d201      	bcs.n	4050 <_sercom_get_sync_baud_val+0x10>
    404c:	e00a      	b.n	4064 <_sercom_get_sync_baud_val+0x24>

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
		baud_calculated++;
    404e:	001c      	movs	r4, r3
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    4050:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    4052:	1c63      	adds	r3, r4, #1
    4054:	b29b      	uxth	r3, r3
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    4056:	4288      	cmp	r0, r1
    4058:	d9f9      	bls.n	404e <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    405a:	2340      	movs	r3, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    405c:	2cff      	cmp	r4, #255	; 0xff
    405e:	d801      	bhi.n	4064 <_sercom_get_sync_baud_val+0x24>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    4060:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    4062:	2300      	movs	r3, #0
	}
}
    4064:	0018      	movs	r0, r3
    4066:	bd10      	pop	{r4, pc}

00004068 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    4068:	b5f0      	push	{r4, r5, r6, r7, lr}
    406a:	465f      	mov	r7, fp
    406c:	4656      	mov	r6, sl
    406e:	464d      	mov	r5, r9
    4070:	4644      	mov	r4, r8
    4072:	b4f0      	push	{r4, r5, r6, r7}
    4074:	b089      	sub	sp, #36	; 0x24
    4076:	000c      	movs	r4, r1
    4078:	9205      	str	r2, [sp, #20]
    407a:	aa12      	add	r2, sp, #72	; 0x48
    407c:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    407e:	0002      	movs	r2, r0
    4080:	434a      	muls	r2, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    4082:	2540      	movs	r5, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    4084:	42a2      	cmp	r2, r4
    4086:	d900      	bls.n	408a <_sercom_get_async_baud_val+0x22>
    4088:	e0c6      	b.n	4218 <_sercom_get_async_baud_val+0x1b0>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    408a:	2b00      	cmp	r3, #0
    408c:	d151      	bne.n	4132 <_sercom_get_async_baud_val+0xca>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    408e:	0002      	movs	r2, r0
    4090:	0008      	movs	r0, r1
    4092:	2100      	movs	r1, #0
    4094:	4d64      	ldr	r5, [pc, #400]	; (4228 <_sercom_get_async_baud_val+0x1c0>)
    4096:	47a8      	blx	r5
    4098:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    409a:	0026      	movs	r6, r4
    409c:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    409e:	2300      	movs	r3, #0
    40a0:	2400      	movs	r4, #0
    40a2:	9300      	str	r3, [sp, #0]
    40a4:	9401      	str	r4, [sp, #4]
    40a6:	2200      	movs	r2, #0
    40a8:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    40aa:	203f      	movs	r0, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    40ac:	2120      	movs	r1, #32
    40ae:	468c      	mov	ip, r1
    40b0:	391f      	subs	r1, #31
    40b2:	9602      	str	r6, [sp, #8]
    40b4:	9703      	str	r7, [sp, #12]
    40b6:	2420      	movs	r4, #32
    40b8:	4264      	negs	r4, r4
    40ba:	1904      	adds	r4, r0, r4
    40bc:	d403      	bmi.n	40c6 <_sercom_get_async_baud_val+0x5e>
    40be:	000d      	movs	r5, r1
    40c0:	40a5      	lsls	r5, r4
    40c2:	46a8      	mov	r8, r5
    40c4:	e004      	b.n	40d0 <_sercom_get_async_baud_val+0x68>
    40c6:	4664      	mov	r4, ip
    40c8:	1a24      	subs	r4, r4, r0
    40ca:	000d      	movs	r5, r1
    40cc:	40e5      	lsrs	r5, r4
    40ce:	46a8      	mov	r8, r5
    40d0:	000c      	movs	r4, r1
    40d2:	4084      	lsls	r4, r0
    40d4:	46a1      	mov	r9, r4

		r = r << 1;
    40d6:	0014      	movs	r4, r2
    40d8:	001d      	movs	r5, r3
    40da:	18a4      	adds	r4, r4, r2
    40dc:	415d      	adcs	r5, r3
    40de:	0022      	movs	r2, r4
    40e0:	002b      	movs	r3, r5

		if (n & bit_shift) {
    40e2:	4646      	mov	r6, r8
    40e4:	465f      	mov	r7, fp
    40e6:	423e      	tst	r6, r7
    40e8:	d003      	beq.n	40f2 <_sercom_get_async_baud_val+0x8a>
			r |= 0x01;
    40ea:	000e      	movs	r6, r1
    40ec:	4326      	orrs	r6, r4
    40ee:	0032      	movs	r2, r6
    40f0:	002b      	movs	r3, r5
		}

		if (r >= d) {
    40f2:	9c02      	ldr	r4, [sp, #8]
    40f4:	9d03      	ldr	r5, [sp, #12]
    40f6:	429d      	cmp	r5, r3
    40f8:	d80f      	bhi.n	411a <_sercom_get_async_baud_val+0xb2>
    40fa:	d101      	bne.n	4100 <_sercom_get_async_baud_val+0x98>
    40fc:	4294      	cmp	r4, r2
    40fe:	d80c      	bhi.n	411a <_sercom_get_async_baud_val+0xb2>
			r = r - d;
    4100:	9c02      	ldr	r4, [sp, #8]
    4102:	9d03      	ldr	r5, [sp, #12]
    4104:	1b12      	subs	r2, r2, r4
    4106:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    4108:	464d      	mov	r5, r9
    410a:	9e00      	ldr	r6, [sp, #0]
    410c:	9f01      	ldr	r7, [sp, #4]
    410e:	4335      	orrs	r5, r6
    4110:	003c      	movs	r4, r7
    4112:	4646      	mov	r6, r8
    4114:	4334      	orrs	r4, r6
    4116:	9500      	str	r5, [sp, #0]
    4118:	9401      	str	r4, [sp, #4]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    411a:	3801      	subs	r0, #1
    411c:	d2cb      	bcs.n	40b6 <_sercom_get_async_baud_val+0x4e>
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
    411e:	2200      	movs	r2, #0
    4120:	2301      	movs	r3, #1
    4122:	9800      	ldr	r0, [sp, #0]
    4124:	9901      	ldr	r1, [sp, #4]
    4126:	1a12      	subs	r2, r2, r0
    4128:	418b      	sbcs	r3, r1
    412a:	0c12      	lsrs	r2, r2, #16
    412c:	041b      	lsls	r3, r3, #16
    412e:	431a      	orrs	r2, r3
    4130:	e06f      	b.n	4212 <_sercom_get_async_baud_val+0x1aa>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
    4132:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    4134:	2b01      	cmp	r3, #1
    4136:	d16c      	bne.n	4212 <_sercom_get_async_baud_val+0x1aa>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    4138:	0f63      	lsrs	r3, r4, #29
    413a:	9304      	str	r3, [sp, #16]
    413c:	00e3      	lsls	r3, r4, #3
    413e:	4698      	mov	r8, r3
			temp2 = ((uint64_t)baudrate * sample_num);
    4140:	000a      	movs	r2, r1
    4142:	2300      	movs	r3, #0
    4144:	2100      	movs	r1, #0
    4146:	4c38      	ldr	r4, [pc, #224]	; (4228 <_sercom_get_async_baud_val+0x1c0>)
    4148:	47a0      	blx	r4
    414a:	0004      	movs	r4, r0
    414c:	000d      	movs	r5, r1
    414e:	2300      	movs	r3, #0
    4150:	469c      	mov	ip, r3
    4152:	9306      	str	r3, [sp, #24]
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
    4154:	3320      	adds	r3, #32
    4156:	469b      	mov	fp, r3
    4158:	2601      	movs	r6, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
    415a:	4663      	mov	r3, ip
    415c:	9307      	str	r3, [sp, #28]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    415e:	2300      	movs	r3, #0
    4160:	9302      	str	r3, [sp, #8]
    4162:	2200      	movs	r2, #0
    4164:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    4166:	213f      	movs	r1, #63	; 0x3f
    4168:	9400      	str	r4, [sp, #0]
    416a:	9501      	str	r5, [sp, #4]
    416c:	000f      	movs	r7, r1
		bit_shift = (uint64_t)1 << i;
    416e:	2120      	movs	r1, #32
    4170:	4249      	negs	r1, r1
    4172:	1879      	adds	r1, r7, r1
    4174:	d403      	bmi.n	417e <_sercom_get_async_baud_val+0x116>
    4176:	0030      	movs	r0, r6
    4178:	4088      	lsls	r0, r1
    417a:	4684      	mov	ip, r0
    417c:	e004      	b.n	4188 <_sercom_get_async_baud_val+0x120>
    417e:	4659      	mov	r1, fp
    4180:	1bc9      	subs	r1, r1, r7
    4182:	0030      	movs	r0, r6
    4184:	40c8      	lsrs	r0, r1
    4186:	4684      	mov	ip, r0
    4188:	0031      	movs	r1, r6
    418a:	40b9      	lsls	r1, r7
    418c:	4689      	mov	r9, r1

		r = r << 1;
    418e:	0010      	movs	r0, r2
    4190:	0019      	movs	r1, r3
    4192:	1880      	adds	r0, r0, r2
    4194:	4159      	adcs	r1, r3
    4196:	0002      	movs	r2, r0
    4198:	000b      	movs	r3, r1

		if (n & bit_shift) {
    419a:	4644      	mov	r4, r8
    419c:	464d      	mov	r5, r9
    419e:	402c      	ands	r4, r5
    41a0:	46a2      	mov	sl, r4
    41a2:	4664      	mov	r4, ip
    41a4:	9d04      	ldr	r5, [sp, #16]
    41a6:	402c      	ands	r4, r5
    41a8:	46a4      	mov	ip, r4
    41aa:	4654      	mov	r4, sl
    41ac:	4665      	mov	r5, ip
    41ae:	432c      	orrs	r4, r5
    41b0:	d003      	beq.n	41ba <_sercom_get_async_baud_val+0x152>
			r |= 0x01;
    41b2:	0034      	movs	r4, r6
    41b4:	4304      	orrs	r4, r0
    41b6:	0022      	movs	r2, r4
    41b8:	000b      	movs	r3, r1
		}

		if (r >= d) {
    41ba:	9800      	ldr	r0, [sp, #0]
    41bc:	9901      	ldr	r1, [sp, #4]
    41be:	4299      	cmp	r1, r3
    41c0:	d80a      	bhi.n	41d8 <_sercom_get_async_baud_val+0x170>
    41c2:	d101      	bne.n	41c8 <_sercom_get_async_baud_val+0x160>
    41c4:	4290      	cmp	r0, r2
    41c6:	d807      	bhi.n	41d8 <_sercom_get_async_baud_val+0x170>
			r = r - d;
    41c8:	9800      	ldr	r0, [sp, #0]
    41ca:	9901      	ldr	r1, [sp, #4]
    41cc:	1a12      	subs	r2, r2, r0
    41ce:	418b      	sbcs	r3, r1
			q |= bit_shift;
    41d0:	9902      	ldr	r1, [sp, #8]
    41d2:	4648      	mov	r0, r9
    41d4:	4301      	orrs	r1, r0
    41d6:	9102      	str	r1, [sp, #8]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    41d8:	3f01      	subs	r7, #1
    41da:	d2c8      	bcs.n	416e <_sercom_get_async_baud_val+0x106>
    41dc:	9c00      	ldr	r4, [sp, #0]
    41de:	9d01      	ldr	r5, [sp, #4]
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
    41e0:	9902      	ldr	r1, [sp, #8]
    41e2:	9a07      	ldr	r2, [sp, #28]
    41e4:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    41e6:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    41e8:	4910      	ldr	r1, [pc, #64]	; (422c <_sercom_get_async_baud_val+0x1c4>)
    41ea:	428b      	cmp	r3, r1
    41ec:	d90b      	bls.n	4206 <_sercom_get_async_baud_val+0x19e>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    41ee:	9b06      	ldr	r3, [sp, #24]
    41f0:	3301      	adds	r3, #1
    41f2:	b2db      	uxtb	r3, r3
    41f4:	0019      	movs	r1, r3
    41f6:	9306      	str	r3, [sp, #24]
    41f8:	0013      	movs	r3, r2
    41fa:	3301      	adds	r3, #1
    41fc:	9307      	str	r3, [sp, #28]
    41fe:	2908      	cmp	r1, #8
    4200:	d1ad      	bne.n	415e <_sercom_get_async_baud_val+0xf6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    4202:	2540      	movs	r5, #64	; 0x40
    4204:	e008      	b.n	4218 <_sercom_get_async_baud_val+0x1b0>
    4206:	2540      	movs	r5, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    4208:	9a06      	ldr	r2, [sp, #24]
    420a:	2a08      	cmp	r2, #8
    420c:	d004      	beq.n	4218 <_sercom_get_async_baud_val+0x1b0>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
    420e:	0352      	lsls	r2, r2, #13
    4210:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
    4212:	9b05      	ldr	r3, [sp, #20]
    4214:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
    4216:	2500      	movs	r5, #0
}
    4218:	0028      	movs	r0, r5
    421a:	b009      	add	sp, #36	; 0x24
    421c:	bc3c      	pop	{r2, r3, r4, r5}
    421e:	4690      	mov	r8, r2
    4220:	4699      	mov	r9, r3
    4222:	46a2      	mov	sl, r4
    4224:	46ab      	mov	fp, r5
    4226:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4228:	00005ee5 	.word	0x00005ee5
    422c:	00001fff 	.word	0x00001fff

00004230 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    4230:	b510      	push	{r4, lr}
    4232:	b082      	sub	sp, #8
    4234:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    4236:	4b0e      	ldr	r3, [pc, #56]	; (4270 <sercom_set_gclk_generator+0x40>)
    4238:	781b      	ldrb	r3, [r3, #0]
    423a:	2b00      	cmp	r3, #0
    423c:	d001      	beq.n	4242 <sercom_set_gclk_generator+0x12>
    423e:	2900      	cmp	r1, #0
    4240:	d00d      	beq.n	425e <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    4242:	a901      	add	r1, sp, #4
    4244:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    4246:	2012      	movs	r0, #18
    4248:	4b0a      	ldr	r3, [pc, #40]	; (4274 <sercom_set_gclk_generator+0x44>)
    424a:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    424c:	2012      	movs	r0, #18
    424e:	4b0a      	ldr	r3, [pc, #40]	; (4278 <sercom_set_gclk_generator+0x48>)
    4250:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    4252:	4b07      	ldr	r3, [pc, #28]	; (4270 <sercom_set_gclk_generator+0x40>)
    4254:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    4256:	2201      	movs	r2, #1
    4258:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    425a:	2000      	movs	r0, #0
    425c:	e006      	b.n	426c <sercom_set_gclk_generator+0x3c>
	} else if (generator_source == _sercom_config.generator_source) {
    425e:	4b04      	ldr	r3, [pc, #16]	; (4270 <sercom_set_gclk_generator+0x40>)
    4260:	785b      	ldrb	r3, [r3, #1]
    4262:	4283      	cmp	r3, r0
    4264:	d001      	beq.n	426a <sercom_set_gclk_generator+0x3a>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    4266:	201d      	movs	r0, #29
    4268:	e000      	b.n	426c <sercom_set_gclk_generator+0x3c>
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
    426a:	2000      	movs	r0, #0
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    426c:	b002      	add	sp, #8
    426e:	bd10      	pop	{r4, pc}
    4270:	20000c8c 	.word	0x20000c8c
    4274:	000058d5 	.word	0x000058d5
    4278:	00005865 	.word	0x00005865

0000427c <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    427c:	4b44      	ldr	r3, [pc, #272]	; (4390 <_sercom_get_default_pad+0x114>)
    427e:	4298      	cmp	r0, r3
    4280:	d033      	beq.n	42ea <_sercom_get_default_pad+0x6e>
    4282:	d806      	bhi.n	4292 <_sercom_get_default_pad+0x16>
    4284:	4b43      	ldr	r3, [pc, #268]	; (4394 <_sercom_get_default_pad+0x118>)
    4286:	4298      	cmp	r0, r3
    4288:	d00d      	beq.n	42a6 <_sercom_get_default_pad+0x2a>
    428a:	4b43      	ldr	r3, [pc, #268]	; (4398 <_sercom_get_default_pad+0x11c>)
    428c:	4298      	cmp	r0, r3
    428e:	d01b      	beq.n	42c8 <_sercom_get_default_pad+0x4c>
    4290:	e06f      	b.n	4372 <_sercom_get_default_pad+0xf6>
    4292:	4b42      	ldr	r3, [pc, #264]	; (439c <_sercom_get_default_pad+0x120>)
    4294:	4298      	cmp	r0, r3
    4296:	d04a      	beq.n	432e <_sercom_get_default_pad+0xb2>
    4298:	4b41      	ldr	r3, [pc, #260]	; (43a0 <_sercom_get_default_pad+0x124>)
    429a:	4298      	cmp	r0, r3
    429c:	d058      	beq.n	4350 <_sercom_get_default_pad+0xd4>
    429e:	4b41      	ldr	r3, [pc, #260]	; (43a4 <_sercom_get_default_pad+0x128>)
    42a0:	4298      	cmp	r0, r3
    42a2:	d166      	bne.n	4372 <_sercom_get_default_pad+0xf6>
    42a4:	e032      	b.n	430c <_sercom_get_default_pad+0x90>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    42a6:	2901      	cmp	r1, #1
    42a8:	d006      	beq.n	42b8 <_sercom_get_default_pad+0x3c>
    42aa:	2900      	cmp	r1, #0
    42ac:	d063      	beq.n	4376 <_sercom_get_default_pad+0xfa>
    42ae:	2902      	cmp	r1, #2
    42b0:	d006      	beq.n	42c0 <_sercom_get_default_pad+0x44>
    42b2:	2903      	cmp	r1, #3
    42b4:	d006      	beq.n	42c4 <_sercom_get_default_pad+0x48>
    42b6:	e001      	b.n	42bc <_sercom_get_default_pad+0x40>
    42b8:	483b      	ldr	r0, [pc, #236]	; (43a8 <_sercom_get_default_pad+0x12c>)
    42ba:	e067      	b.n	438c <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    42bc:	2000      	movs	r0, #0
    42be:	e065      	b.n	438c <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    42c0:	483a      	ldr	r0, [pc, #232]	; (43ac <_sercom_get_default_pad+0x130>)
    42c2:	e063      	b.n	438c <_sercom_get_default_pad+0x110>
    42c4:	483a      	ldr	r0, [pc, #232]	; (43b0 <_sercom_get_default_pad+0x134>)
    42c6:	e061      	b.n	438c <_sercom_get_default_pad+0x110>
    42c8:	2901      	cmp	r1, #1
    42ca:	d006      	beq.n	42da <_sercom_get_default_pad+0x5e>
    42cc:	2900      	cmp	r1, #0
    42ce:	d054      	beq.n	437a <_sercom_get_default_pad+0xfe>
    42d0:	2902      	cmp	r1, #2
    42d2:	d006      	beq.n	42e2 <_sercom_get_default_pad+0x66>
    42d4:	2903      	cmp	r1, #3
    42d6:	d006      	beq.n	42e6 <_sercom_get_default_pad+0x6a>
    42d8:	e001      	b.n	42de <_sercom_get_default_pad+0x62>
    42da:	4836      	ldr	r0, [pc, #216]	; (43b4 <_sercom_get_default_pad+0x138>)
    42dc:	e056      	b.n	438c <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    42de:	2000      	movs	r0, #0
    42e0:	e054      	b.n	438c <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    42e2:	4835      	ldr	r0, [pc, #212]	; (43b8 <_sercom_get_default_pad+0x13c>)
    42e4:	e052      	b.n	438c <_sercom_get_default_pad+0x110>
    42e6:	4835      	ldr	r0, [pc, #212]	; (43bc <_sercom_get_default_pad+0x140>)
    42e8:	e050      	b.n	438c <_sercom_get_default_pad+0x110>
    42ea:	2901      	cmp	r1, #1
    42ec:	d006      	beq.n	42fc <_sercom_get_default_pad+0x80>
    42ee:	2900      	cmp	r1, #0
    42f0:	d045      	beq.n	437e <_sercom_get_default_pad+0x102>
    42f2:	2902      	cmp	r1, #2
    42f4:	d006      	beq.n	4304 <_sercom_get_default_pad+0x88>
    42f6:	2903      	cmp	r1, #3
    42f8:	d006      	beq.n	4308 <_sercom_get_default_pad+0x8c>
    42fa:	e001      	b.n	4300 <_sercom_get_default_pad+0x84>
    42fc:	4830      	ldr	r0, [pc, #192]	; (43c0 <_sercom_get_default_pad+0x144>)
    42fe:	e045      	b.n	438c <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    4300:	2000      	movs	r0, #0
    4302:	e043      	b.n	438c <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    4304:	482f      	ldr	r0, [pc, #188]	; (43c4 <_sercom_get_default_pad+0x148>)
    4306:	e041      	b.n	438c <_sercom_get_default_pad+0x110>
    4308:	482f      	ldr	r0, [pc, #188]	; (43c8 <_sercom_get_default_pad+0x14c>)
    430a:	e03f      	b.n	438c <_sercom_get_default_pad+0x110>
    430c:	2901      	cmp	r1, #1
    430e:	d006      	beq.n	431e <_sercom_get_default_pad+0xa2>
    4310:	2900      	cmp	r1, #0
    4312:	d036      	beq.n	4382 <_sercom_get_default_pad+0x106>
    4314:	2902      	cmp	r1, #2
    4316:	d006      	beq.n	4326 <_sercom_get_default_pad+0xaa>
    4318:	2903      	cmp	r1, #3
    431a:	d006      	beq.n	432a <_sercom_get_default_pad+0xae>
    431c:	e001      	b.n	4322 <_sercom_get_default_pad+0xa6>
    431e:	482b      	ldr	r0, [pc, #172]	; (43cc <_sercom_get_default_pad+0x150>)
    4320:	e034      	b.n	438c <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    4322:	2000      	movs	r0, #0
    4324:	e032      	b.n	438c <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    4326:	482a      	ldr	r0, [pc, #168]	; (43d0 <_sercom_get_default_pad+0x154>)
    4328:	e030      	b.n	438c <_sercom_get_default_pad+0x110>
    432a:	482a      	ldr	r0, [pc, #168]	; (43d4 <_sercom_get_default_pad+0x158>)
    432c:	e02e      	b.n	438c <_sercom_get_default_pad+0x110>
    432e:	2901      	cmp	r1, #1
    4330:	d006      	beq.n	4340 <_sercom_get_default_pad+0xc4>
    4332:	2900      	cmp	r1, #0
    4334:	d027      	beq.n	4386 <_sercom_get_default_pad+0x10a>
    4336:	2902      	cmp	r1, #2
    4338:	d006      	beq.n	4348 <_sercom_get_default_pad+0xcc>
    433a:	2903      	cmp	r1, #3
    433c:	d006      	beq.n	434c <_sercom_get_default_pad+0xd0>
    433e:	e001      	b.n	4344 <_sercom_get_default_pad+0xc8>
    4340:	4825      	ldr	r0, [pc, #148]	; (43d8 <_sercom_get_default_pad+0x15c>)
    4342:	e023      	b.n	438c <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    4344:	2000      	movs	r0, #0
    4346:	e021      	b.n	438c <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    4348:	4824      	ldr	r0, [pc, #144]	; (43dc <_sercom_get_default_pad+0x160>)
    434a:	e01f      	b.n	438c <_sercom_get_default_pad+0x110>
    434c:	4824      	ldr	r0, [pc, #144]	; (43e0 <_sercom_get_default_pad+0x164>)
    434e:	e01d      	b.n	438c <_sercom_get_default_pad+0x110>
    4350:	2901      	cmp	r1, #1
    4352:	d006      	beq.n	4362 <_sercom_get_default_pad+0xe6>
    4354:	2900      	cmp	r1, #0
    4356:	d018      	beq.n	438a <_sercom_get_default_pad+0x10e>
    4358:	2902      	cmp	r1, #2
    435a:	d006      	beq.n	436a <_sercom_get_default_pad+0xee>
    435c:	2903      	cmp	r1, #3
    435e:	d006      	beq.n	436e <_sercom_get_default_pad+0xf2>
    4360:	e001      	b.n	4366 <_sercom_get_default_pad+0xea>
    4362:	4820      	ldr	r0, [pc, #128]	; (43e4 <_sercom_get_default_pad+0x168>)
    4364:	e012      	b.n	438c <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    4366:	2000      	movs	r0, #0
    4368:	e010      	b.n	438c <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    436a:	481f      	ldr	r0, [pc, #124]	; (43e8 <_sercom_get_default_pad+0x16c>)
    436c:	e00e      	b.n	438c <_sercom_get_default_pad+0x110>
    436e:	481f      	ldr	r0, [pc, #124]	; (43ec <_sercom_get_default_pad+0x170>)
    4370:	e00c      	b.n	438c <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    4372:	2000      	movs	r0, #0
    4374:	e00a      	b.n	438c <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    4376:	481e      	ldr	r0, [pc, #120]	; (43f0 <_sercom_get_default_pad+0x174>)
    4378:	e008      	b.n	438c <_sercom_get_default_pad+0x110>
    437a:	481e      	ldr	r0, [pc, #120]	; (43f4 <_sercom_get_default_pad+0x178>)
    437c:	e006      	b.n	438c <_sercom_get_default_pad+0x110>
    437e:	481e      	ldr	r0, [pc, #120]	; (43f8 <_sercom_get_default_pad+0x17c>)
    4380:	e004      	b.n	438c <_sercom_get_default_pad+0x110>
    4382:	481e      	ldr	r0, [pc, #120]	; (43fc <_sercom_get_default_pad+0x180>)
    4384:	e002      	b.n	438c <_sercom_get_default_pad+0x110>
    4386:	481e      	ldr	r0, [pc, #120]	; (4400 <_sercom_get_default_pad+0x184>)
    4388:	e000      	b.n	438c <_sercom_get_default_pad+0x110>
    438a:	481e      	ldr	r0, [pc, #120]	; (4404 <_sercom_get_default_pad+0x188>)
	}

	Assert(false);
	return 0;
}
    438c:	4770      	bx	lr
    438e:	46c0      	nop			; (mov r8, r8)
    4390:	42000c00 	.word	0x42000c00
    4394:	42000400 	.word	0x42000400
    4398:	42000800 	.word	0x42000800
    439c:	42001400 	.word	0x42001400
    43a0:	42001800 	.word	0x42001800
    43a4:	42001000 	.word	0x42001000
    43a8:	00050003 	.word	0x00050003
    43ac:	00060003 	.word	0x00060003
    43b0:	00070003 	.word	0x00070003
    43b4:	00110002 	.word	0x00110002
    43b8:	00120002 	.word	0x00120002
    43bc:	00130002 	.word	0x00130002
    43c0:	000d0002 	.word	0x000d0002
    43c4:	000e0002 	.word	0x000e0002
    43c8:	000f0002 	.word	0x000f0002
    43cc:	00170002 	.word	0x00170002
    43d0:	00180002 	.word	0x00180002
    43d4:	00190002 	.word	0x00190002
    43d8:	00290003 	.word	0x00290003
    43dc:	002a0003 	.word	0x002a0003
    43e0:	002b0003 	.word	0x002b0003
    43e4:	00230003 	.word	0x00230003
    43e8:	00200003 	.word	0x00200003
    43ec:	00210003 	.word	0x00210003
    43f0:	00040003 	.word	0x00040003
    43f4:	00100002 	.word	0x00100002
    43f8:	000c0002 	.word	0x000c0002
    43fc:	00160002 	.word	0x00160002
    4400:	00280003 	.word	0x00280003
    4404:	00220003 	.word	0x00220003

00004408 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    4408:	b530      	push	{r4, r5, lr}
    440a:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    440c:	4b0c      	ldr	r3, [pc, #48]	; (4440 <_sercom_get_sercom_inst_index+0x38>)
    440e:	466a      	mov	r2, sp
    4410:	cb32      	ldmia	r3!, {r1, r4, r5}
    4412:	c232      	stmia	r2!, {r1, r4, r5}
    4414:	cb32      	ldmia	r3!, {r1, r4, r5}
    4416:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    4418:	9b00      	ldr	r3, [sp, #0]
    441a:	4283      	cmp	r3, r0
    441c:	d006      	beq.n	442c <_sercom_get_sercom_inst_index+0x24>
    441e:	2301      	movs	r3, #1
    4420:	009a      	lsls	r2, r3, #2
    4422:	4669      	mov	r1, sp
    4424:	5852      	ldr	r2, [r2, r1]
    4426:	4282      	cmp	r2, r0
    4428:	d103      	bne.n	4432 <_sercom_get_sercom_inst_index+0x2a>
    442a:	e000      	b.n	442e <_sercom_get_sercom_inst_index+0x26>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    442c:	2300      	movs	r3, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    442e:	b2d8      	uxtb	r0, r3
    4430:	e003      	b.n	443a <_sercom_get_sercom_inst_index+0x32>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    4432:	3301      	adds	r3, #1
    4434:	2b06      	cmp	r3, #6
    4436:	d1f3      	bne.n	4420 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    4438:	2000      	movs	r0, #0
}
    443a:	b007      	add	sp, #28
    443c:	bd30      	pop	{r4, r5, pc}
    443e:	46c0      	nop			; (mov r8, r8)
    4440:	000076a4 	.word	0x000076a4

00004444 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    4444:	4770      	bx	lr
    4446:	46c0      	nop			; (mov r8, r8)

00004448 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    4448:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    444a:	4b0a      	ldr	r3, [pc, #40]	; (4474 <_sercom_set_handler+0x2c>)
    444c:	781b      	ldrb	r3, [r3, #0]
    444e:	2b00      	cmp	r3, #0
    4450:	d10c      	bne.n	446c <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    4452:	4f09      	ldr	r7, [pc, #36]	; (4478 <_sercom_set_handler+0x30>)
    4454:	4e09      	ldr	r6, [pc, #36]	; (447c <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    4456:	4d0a      	ldr	r5, [pc, #40]	; (4480 <_sercom_set_handler+0x38>)
    4458:	2400      	movs	r4, #0
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    445a:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    445c:	195a      	adds	r2, r3, r5
    445e:	6014      	str	r4, [r2, #0]
    4460:	3304      	adds	r3, #4
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    4462:	2b18      	cmp	r3, #24
    4464:	d1f9      	bne.n	445a <_sercom_set_handler+0x12>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
			_sercom_instances[i] = NULL;
		}

		_handler_table_initialized = true;
    4466:	2201      	movs	r2, #1
    4468:	4b02      	ldr	r3, [pc, #8]	; (4474 <_sercom_set_handler+0x2c>)
    446a:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    446c:	0080      	lsls	r0, r0, #2
    446e:	4b02      	ldr	r3, [pc, #8]	; (4478 <_sercom_set_handler+0x30>)
    4470:	50c1      	str	r1, [r0, r3]
}
    4472:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4474:	20000c8e 	.word	0x20000c8e
    4478:	20000c90 	.word	0x20000c90
    447c:	00004445 	.word	0x00004445
    4480:	20000dac 	.word	0x20000dac

00004484 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    4484:	b510      	push	{r4, lr}
    4486:	b082      	sub	sp, #8
    4488:	0004      	movs	r4, r0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    448a:	2206      	movs	r2, #6
    448c:	4905      	ldr	r1, [pc, #20]	; (44a4 <_sercom_get_interrupt_vector+0x20>)
    448e:	4668      	mov	r0, sp
    4490:	4b05      	ldr	r3, [pc, #20]	; (44a8 <_sercom_get_interrupt_vector+0x24>)
    4492:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    4494:	0020      	movs	r0, r4
    4496:	4b05      	ldr	r3, [pc, #20]	; (44ac <_sercom_get_interrupt_vector+0x28>)
    4498:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    449a:	466b      	mov	r3, sp
    449c:	5618      	ldrsb	r0, [r3, r0]
}
    449e:	b002      	add	sp, #8
    44a0:	bd10      	pop	{r4, pc}
    44a2:	46c0      	nop			; (mov r8, r8)
    44a4:	000076bc 	.word	0x000076bc
    44a8:	00005f89 	.word	0x00005f89
    44ac:	00004409 	.word	0x00004409

000044b0 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    44b0:	b510      	push	{r4, lr}
    44b2:	4b02      	ldr	r3, [pc, #8]	; (44bc <SERCOM0_Handler+0xc>)
    44b4:	681b      	ldr	r3, [r3, #0]
    44b6:	2000      	movs	r0, #0
    44b8:	4798      	blx	r3
    44ba:	bd10      	pop	{r4, pc}
    44bc:	20000c90 	.word	0x20000c90

000044c0 <SERCOM1_Handler>:
    44c0:	b510      	push	{r4, lr}
    44c2:	4b02      	ldr	r3, [pc, #8]	; (44cc <SERCOM1_Handler+0xc>)
    44c4:	685b      	ldr	r3, [r3, #4]
    44c6:	2001      	movs	r0, #1
    44c8:	4798      	blx	r3
    44ca:	bd10      	pop	{r4, pc}
    44cc:	20000c90 	.word	0x20000c90

000044d0 <SERCOM2_Handler>:
    44d0:	b510      	push	{r4, lr}
    44d2:	4b02      	ldr	r3, [pc, #8]	; (44dc <SERCOM2_Handler+0xc>)
    44d4:	689b      	ldr	r3, [r3, #8]
    44d6:	2002      	movs	r0, #2
    44d8:	4798      	blx	r3
    44da:	bd10      	pop	{r4, pc}
    44dc:	20000c90 	.word	0x20000c90

000044e0 <SERCOM3_Handler>:
    44e0:	b510      	push	{r4, lr}
    44e2:	4b02      	ldr	r3, [pc, #8]	; (44ec <SERCOM3_Handler+0xc>)
    44e4:	68db      	ldr	r3, [r3, #12]
    44e6:	2003      	movs	r0, #3
    44e8:	4798      	blx	r3
    44ea:	bd10      	pop	{r4, pc}
    44ec:	20000c90 	.word	0x20000c90

000044f0 <SERCOM4_Handler>:
    44f0:	b510      	push	{r4, lr}
    44f2:	4b02      	ldr	r3, [pc, #8]	; (44fc <SERCOM4_Handler+0xc>)
    44f4:	691b      	ldr	r3, [r3, #16]
    44f6:	2004      	movs	r0, #4
    44f8:	4798      	blx	r3
    44fa:	bd10      	pop	{r4, pc}
    44fc:	20000c90 	.word	0x20000c90

00004500 <SERCOM5_Handler>:
    4500:	b510      	push	{r4, lr}
    4502:	4b02      	ldr	r3, [pc, #8]	; (450c <SERCOM5_Handler+0xc>)
    4504:	695b      	ldr	r3, [r3, #20]
    4506:	2005      	movs	r0, #5
    4508:	4798      	blx	r3
    450a:	bd10      	pop	{r4, pc}
    450c:	20000c90 	.word	0x20000c90

00004510 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    4510:	b5f0      	push	{r4, r5, r6, r7, lr}
    4512:	4657      	mov	r7, sl
    4514:	464e      	mov	r6, r9
    4516:	4645      	mov	r5, r8
    4518:	b4e0      	push	{r5, r6, r7}
    451a:	b088      	sub	sp, #32
    451c:	4680      	mov	r8, r0
    451e:	000e      	movs	r6, r1
    4520:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    4522:	0003      	movs	r3, r0
    4524:	6019      	str	r1, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    4526:	680b      	ldr	r3, [r1, #0]
    4528:	079b      	lsls	r3, r3, #30
    452a:	d400      	bmi.n	452e <spi_init+0x1e>
    452c:	e0a7      	b.n	467e <spi_init+0x16e>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
	Sercom *const hw = module->hw;

	uint32_t pad_pinmuxes[] = {
    452e:	6a93      	ldr	r3, [r2, #40]	; 0x28
    4530:	9303      	str	r3, [sp, #12]
    4532:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    4534:	9304      	str	r3, [sp, #16]
    4536:	6b13      	ldr	r3, [r2, #48]	; 0x30
    4538:	9305      	str	r3, [sp, #20]
    453a:	6b53      	ldr	r3, [r2, #52]	; 0x34
    453c:	9306      	str	r3, [sp, #24]
    453e:	2700      	movs	r7, #0
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
    4540:	231f      	movs	r3, #31
    4542:	4699      	mov	r9, r3
    4544:	b2f9      	uxtb	r1, r7
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    4546:	00bb      	lsls	r3, r7, #2
    4548:	aa03      	add	r2, sp, #12
    454a:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    454c:	2800      	cmp	r0, #0
    454e:	d102      	bne.n	4556 <spi_init+0x46>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    4550:	0030      	movs	r0, r6
    4552:	4baf      	ldr	r3, [pc, #700]	; (4810 <spi_init+0x300>)
    4554:	4798      	blx	r3
		}

		if (current_pinmux == PINMUX_UNUSED) {
    4556:	1c43      	adds	r3, r0, #1
    4558:	d028      	beq.n	45ac <spi_init+0x9c>
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
    455a:	0402      	lsls	r2, r0, #16
    455c:	0c13      	lsrs	r3, r2, #16
    455e:	469c      	mov	ip, r3
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
    4560:	0c00      	lsrs	r0, r0, #16
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    4562:	b2c1      	uxtb	r1, r0
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    4564:	2500      	movs	r5, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    4566:	0603      	lsls	r3, r0, #24
    4568:	d404      	bmi.n	4574 <spi_init+0x64>
		return &(ports[port_index]->Group[group_index]);
    456a:	094b      	lsrs	r3, r1, #5
    456c:	01db      	lsls	r3, r3, #7
    456e:	2282      	movs	r2, #130	; 0x82
    4570:	05d2      	lsls	r2, r2, #23
    4572:	189d      	adds	r5, r3, r2
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
    4574:	464b      	mov	r3, r9
    4576:	400b      	ands	r3, r1

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    4578:	18e8      	adds	r0, r5, r3
    457a:	3040      	adds	r0, #64	; 0x40
    457c:	7800      	ldrb	r0, [r0, #0]
    457e:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
    4580:	2080      	movs	r0, #128	; 0x80
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    4582:	4652      	mov	r2, sl
    4584:	07d2      	lsls	r2, r2, #31
    4586:	d50a      	bpl.n	459e <spi_init+0x8e>
		return SYSTEM_PINMUX_GPIO;
	}

	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
    4588:	085b      	lsrs	r3, r3, #1
    458a:	18eb      	adds	r3, r5, r3
    458c:	3330      	adds	r3, #48	; 0x30
    458e:	7818      	ldrb	r0, [r3, #0]
    4590:	b2c0      	uxtb	r0, r0

	if (pin_index & 1) {
    4592:	07cb      	lsls	r3, r1, #31
    4594:	d501      	bpl.n	459a <spi_init+0x8a>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
    4596:	0900      	lsrs	r0, r0, #4
    4598:	e001      	b.n	459e <spi_init+0x8e>
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
    459a:	230f      	movs	r3, #15
    459c:	4018      	ands	r0, r3

		if (current_pinmux == PINMUX_UNUSED) {
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
    459e:	4584      	cmp	ip, r0
    45a0:	d004      	beq.n	45ac <spi_init+0x9c>
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
			module->hw = NULL;
    45a2:	2300      	movs	r3, #0
    45a4:	4642      	mov	r2, r8
    45a6:	6013      	str	r3, [r2, #0]
			return STATUS_ERR_DENIED;
    45a8:	201c      	movs	r0, #28
    45aa:	e12b      	b.n	4804 <spi_init+0x2f4>
    45ac:	3701      	adds	r7, #1
		config->pinmux_pad0, config->pinmux_pad1,
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    45ae:	2f04      	cmp	r7, #4
    45b0:	d1c8      	bne.n	4544 <spi_init+0x34>
	}

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
    45b2:	2012      	movs	r0, #18
    45b4:	4b97      	ldr	r3, [pc, #604]	; (4814 <spi_init+0x304>)
    45b6:	4798      	blx	r3
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
    45b8:	7823      	ldrb	r3, [r4, #0]
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
    45ba:	2700      	movs	r7, #0
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
    45bc:	2b01      	cmp	r3, #1
    45be:	d112      	bne.n	45e6 <spi_init+0xd6>
		enum status_code error_code = _sercom_get_sync_baud_val(
    45c0:	aa02      	add	r2, sp, #8
    45c2:	0001      	movs	r1, r0
    45c4:	69a0      	ldr	r0, [r4, #24]
    45c6:	4b94      	ldr	r3, [pc, #592]	; (4818 <spi_init+0x308>)
    45c8:	4798      	blx	r3
    45ca:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    45cc:	2017      	movs	r0, #23
	if (config->mode == SPI_MODE_MASTER) {
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
    45ce:	2b00      	cmp	r3, #0
    45d0:	d000      	beq.n	45d4 <spi_init+0xc4>
    45d2:	e117      	b.n	4804 <spi_init+0x2f4>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    45d4:	7b33      	ldrb	r3, [r6, #12]
    45d6:	b2db      	uxtb	r3, r3
    45d8:	aa02      	add	r2, sp, #8
    45da:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
    45dc:	3005      	adds	r0, #5
		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    45de:	429a      	cmp	r2, r3
    45e0:	d000      	beq.n	45e4 <spi_init+0xd4>
    45e2:	e10f      	b.n	4804 <spi_init+0x2f4>
			return STATUS_ERR_DENIED;
		}

		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
    45e4:	370c      	adds	r7, #12
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    45e6:	7825      	ldrb	r5, [r4, #0]
    45e8:	2d00      	cmp	r5, #0
    45ea:	d114      	bne.n	4616 <spi_init+0x106>
		ctrlb |= config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		addr |= (config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
    45ec:	6832      	ldr	r2, [r6, #0]
    45ee:	7fe3      	ldrb	r3, [r4, #31]
    45f0:	041b      	lsls	r3, r3, #16
    45f2:	7fa1      	ldrb	r1, [r4, #30]
    45f4:	430b      	orrs	r3, r1
			return STATUS_ERR_DENIED;
    45f6:	201c      	movs	r0, #28
		ctrlb |= config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		addr |= (config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
    45f8:	4293      	cmp	r3, r2
    45fa:	d000      	beq.n	45fe <spi_init+0xee>
    45fc:	e102      	b.n	4804 <spi_init+0x2f4>

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {

		/* Set frame format */
		ctrla |= config->mode_specific.slave.frame_format;
    45fe:	69a1      	ldr	r1, [r4, #24]

		/* Set address mode */
		ctrlb |= config->mode_specific.slave.address_mode;
    4600:	8ba3      	ldrh	r3, [r4, #28]
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
			return STATUS_ERR_DENIED;
		}

		if (config->mode_specific.slave.preload_enable) {
    4602:	2220      	movs	r2, #32
    4604:	5ca2      	ldrb	r2, [r4, r2]
    4606:	2a00      	cmp	r2, #0
    4608:	d001      	beq.n	460e <spi_init+0xfe>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    460a:	2240      	movs	r2, #64	; 0x40
    460c:	4313      	orrs	r3, r2
		}
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x2);
    460e:	2208      	movs	r2, #8
    4610:	430a      	orrs	r2, r1
    4612:	4317      	orrs	r7, r2
    4614:	e000      	b.n	4618 <spi_init+0x108>
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
    4616:	2300      	movs	r3, #0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    4618:	6862      	ldr	r2, [r4, #4]
    461a:	68a1      	ldr	r1, [r4, #8]
    461c:	430a      	orrs	r2, r1
    461e:	68e1      	ldr	r1, [r4, #12]
    4620:	430a      	orrs	r2, r1
    4622:	433a      	orrs	r2, r7

	/* Set SPI character size */
	ctrlb |= config->character_size;
    4624:	7c21      	ldrb	r1, [r4, #16]
    4626:	430b      	orrs	r3, r1

	if (config->run_in_standby) {
    4628:	7c61      	ldrb	r1, [r4, #17]
    462a:	2900      	cmp	r1, #0
    462c:	d001      	beq.n	4632 <spi_init+0x122>
		/* Enable in sleep mode */
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    462e:	2180      	movs	r1, #128	; 0x80
    4630:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    4632:	7ca1      	ldrb	r1, [r4, #18]
    4634:	2900      	cmp	r1, #0
    4636:	d002      	beq.n	463e <spi_init+0x12e>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    4638:	2180      	movs	r1, #128	; 0x80
    463a:	0289      	lsls	r1, r1, #10
    463c:	430b      	orrs	r3, r1
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    463e:	7ce1      	ldrb	r1, [r4, #19]
    4640:	2900      	cmp	r1, #0
    4642:	d002      	beq.n	464a <spi_init+0x13a>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    4644:	2180      	movs	r1, #128	; 0x80
    4646:	0089      	lsls	r1, r1, #2
    4648:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    464a:	7d21      	ldrb	r1, [r4, #20]
    464c:	2900      	cmp	r1, #0
    464e:	d002      	beq.n	4656 <spi_init+0x146>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    4650:	2180      	movs	r1, #128	; 0x80
    4652:	0189      	lsls	r1, r1, #6
    4654:	430b      	orrs	r3, r1
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
    4656:	6830      	ldr	r0, [r6, #0]
    4658:	2102      	movs	r1, #2
    465a:	430a      	orrs	r2, r1
    465c:	4282      	cmp	r2, r0
    465e:	d109      	bne.n	4674 <spi_init+0x164>
			spi_module->CTRLB.reg == ctrlb) {
    4660:	6872      	ldr	r2, [r6, #4]
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
    4662:	429a      	cmp	r2, r3
    4664:	d106      	bne.n	4674 <spi_init+0x164>
			spi_module->CTRLB.reg == ctrlb) {
		module->mode           = config->mode;
    4666:	4643      	mov	r3, r8
    4668:	715d      	strb	r5, [r3, #5]
		module->character_size = config->character_size;
    466a:	7c23      	ldrb	r3, [r4, #16]
    466c:	4642      	mov	r2, r8
    466e:	7193      	strb	r3, [r2, #6]
		return STATUS_OK;
    4670:	2000      	movs	r0, #0
    4672:	e0c7      	b.n	4804 <spi_init+0x2f4>
	}

	/* Not same config, wipe module pointer and return */
	module->hw = NULL;
    4674:	2300      	movs	r3, #0
    4676:	4642      	mov	r2, r8
    4678:	6013      	str	r3, [r2, #0]

	return STATUS_ERR_DENIED;
    467a:	201c      	movs	r0, #28
    467c:	e0c2      	b.n	4804 <spi_init+0x2f4>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    467e:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    4680:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    4682:	07db      	lsls	r3, r3, #31
    4684:	d500      	bpl.n	4688 <spi_init+0x178>
    4686:	e0bd      	b.n	4804 <spi_init+0x2f4>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    4688:	0008      	movs	r0, r1
    468a:	4b64      	ldr	r3, [pc, #400]	; (481c <spi_init+0x30c>)
    468c:	4798      	blx	r3
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
    468e:	2805      	cmp	r0, #5
    4690:	d002      	beq.n	4698 <spi_init+0x188>
		gclk_index   =  SERCOM5_GCLK_ID_CORE;
#  else
		return STATUS_ERR_INVALID_ARG;
#  endif
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
    4692:	1c45      	adds	r5, r0, #1
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    4694:	3013      	adds	r0, #19
    4696:	e001      	b.n	469c <spi_init+0x18c>
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
#  ifdef ID_SERCOM5
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   =  SERCOM5_GCLK_ID_CORE;
    4698:	2019      	movs	r0, #25
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
#  ifdef ID_SERCOM5
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
    469a:	2506      	movs	r5, #6
			break;

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
    469c:	4960      	ldr	r1, [pc, #384]	; (4820 <spi_init+0x310>)
    469e:	69ca      	ldr	r2, [r1, #28]
    46a0:	2301      	movs	r3, #1
    46a2:	40ab      	lsls	r3, r5
    46a4:	4313      	orrs	r3, r2
    46a6:	61cb      	str	r3, [r1, #28]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    46a8:	a907      	add	r1, sp, #28
    46aa:	2724      	movs	r7, #36	; 0x24
    46ac:	5de3      	ldrb	r3, [r4, r7]
    46ae:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    46b0:	b2c5      	uxtb	r5, r0
    46b2:	0028      	movs	r0, r5
    46b4:	4b5b      	ldr	r3, [pc, #364]	; (4824 <spi_init+0x314>)
    46b6:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    46b8:	0028      	movs	r0, r5
    46ba:	4b5b      	ldr	r3, [pc, #364]	; (4828 <spi_init+0x318>)
    46bc:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    46be:	5de0      	ldrb	r0, [r4, r7]
    46c0:	2100      	movs	r1, #0
    46c2:	4b5a      	ldr	r3, [pc, #360]	; (482c <spi_init+0x31c>)
    46c4:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    46c6:	7823      	ldrb	r3, [r4, #0]
    46c8:	2b01      	cmp	r3, #1
    46ca:	d103      	bne.n	46d4 <spi_init+0x1c4>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    46cc:	6832      	ldr	r2, [r6, #0]
    46ce:	330b      	adds	r3, #11
    46d0:	4313      	orrs	r3, r2
    46d2:	6033      	str	r3, [r6, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    46d4:	7823      	ldrb	r3, [r4, #0]
    46d6:	2b00      	cmp	r3, #0
    46d8:	d103      	bne.n	46e2 <spi_init+0x1d2>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    46da:	6832      	ldr	r2, [r6, #0]
    46dc:	3308      	adds	r3, #8
    46de:	4313      	orrs	r3, r2
    46e0:	6033      	str	r3, [r6, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    46e2:	4643      	mov	r3, r8
    46e4:	681e      	ldr	r6, [r3, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    46e6:	ab02      	add	r3, sp, #8
    46e8:	2280      	movs	r2, #128	; 0x80
    46ea:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    46ec:	2200      	movs	r2, #0
    46ee:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    46f0:	2101      	movs	r1, #1
    46f2:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
    46f4:	70da      	strb	r2, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
    46f6:	7823      	ldrb	r3, [r4, #0]
    46f8:	2b00      	cmp	r3, #0
    46fa:	d101      	bne.n	4700 <spi_init+0x1f0>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    46fc:	ab02      	add	r3, sp, #8
    46fe:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
    4700:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    4702:	9303      	str	r3, [sp, #12]
    4704:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    4706:	9304      	str	r3, [sp, #16]
    4708:	6b23      	ldr	r3, [r4, #48]	; 0x30
    470a:	9305      	str	r3, [sp, #20]
    470c:	6b63      	ldr	r3, [r4, #52]	; 0x34
    470e:	9306      	str	r3, [sp, #24]
    4710:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    4712:	ad02      	add	r5, sp, #8
    4714:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    4716:	00bb      	lsls	r3, r7, #2
    4718:	aa03      	add	r2, sp, #12
    471a:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    471c:	2800      	cmp	r0, #0
    471e:	d102      	bne.n	4726 <spi_init+0x216>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    4720:	0030      	movs	r0, r6
    4722:	4b3b      	ldr	r3, [pc, #236]	; (4810 <spi_init+0x300>)
    4724:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    4726:	1c43      	adds	r3, r0, #1
    4728:	d005      	beq.n	4736 <spi_init+0x226>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    472a:	7028      	strb	r0, [r5, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    472c:	0c00      	lsrs	r0, r0, #16
    472e:	b2c0      	uxtb	r0, r0
    4730:	0029      	movs	r1, r5
    4732:	4b3f      	ldr	r3, [pc, #252]	; (4830 <spi_init+0x320>)
    4734:	4798      	blx	r3
    4736:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    4738:	2f04      	cmp	r7, #4
    473a:	d1eb      	bne.n	4714 <spi_init+0x204>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    473c:	7823      	ldrb	r3, [r4, #0]
    473e:	4642      	mov	r2, r8
    4740:	7153      	strb	r3, [r2, #5]
	module->character_size   = config->character_size;
    4742:	7c23      	ldrb	r3, [r4, #16]
    4744:	7193      	strb	r3, [r2, #6]
	module->receiver_enabled = config->receiver_enable;
    4746:	7ca3      	ldrb	r3, [r4, #18]
    4748:	71d3      	strb	r3, [r2, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    474a:	7d23      	ldrb	r3, [r4, #20]
    474c:	7213      	strb	r3, [r2, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    474e:	2200      	movs	r2, #0
    4750:	466b      	mov	r3, sp
    4752:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    4754:	7823      	ldrb	r3, [r4, #0]
    4756:	2b01      	cmp	r3, #1
    4758:	d115      	bne.n	4786 <spi_init+0x276>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    475a:	4643      	mov	r3, r8
    475c:	6818      	ldr	r0, [r3, #0]
    475e:	4b2f      	ldr	r3, [pc, #188]	; (481c <spi_init+0x30c>)
    4760:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    4762:	3013      	adds	r0, #19
    4764:	b2c0      	uxtb	r0, r0
    4766:	4b2b      	ldr	r3, [pc, #172]	; (4814 <spi_init+0x304>)
    4768:	4798      	blx	r3
    476a:	0001      	movs	r1, r0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    476c:	466b      	mov	r3, sp
    476e:	1d9a      	adds	r2, r3, #6
    4770:	69a0      	ldr	r0, [r4, #24]
    4772:	4b29      	ldr	r3, [pc, #164]	; (4818 <spi_init+0x308>)
    4774:	4798      	blx	r3
    4776:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    4778:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    477a:	2b00      	cmp	r3, #0
    477c:	d142      	bne.n	4804 <spi_init+0x2f4>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    477e:	466b      	mov	r3, sp
    4780:	3306      	adds	r3, #6
    4782:	781b      	ldrb	r3, [r3, #0]
    4784:	7333      	strb	r3, [r6, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    4786:	7823      	ldrb	r3, [r4, #0]
    4788:	2b00      	cmp	r3, #0
    478a:	d10f      	bne.n	47ac <spi_init+0x29c>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
    478c:	69a7      	ldr	r7, [r4, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
    478e:	8ba3      	ldrh	r3, [r4, #28]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    4790:	6a70      	ldr	r0, [r6, #36]	; 0x24
    4792:	7fe1      	ldrb	r1, [r4, #31]
    4794:	0409      	lsls	r1, r1, #16
    4796:	7fa5      	ldrb	r5, [r4, #30]
    4798:	4329      	orrs	r1, r5
    479a:	4301      	orrs	r1, r0
    479c:	6271      	str	r1, [r6, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
    479e:	2220      	movs	r2, #32
    47a0:	5ca2      	ldrb	r2, [r4, r2]
    47a2:	2a00      	cmp	r2, #0
    47a4:	d004      	beq.n	47b0 <spi_init+0x2a0>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    47a6:	2140      	movs	r1, #64	; 0x40
    47a8:	430b      	orrs	r3, r1
    47aa:	e001      	b.n	47b0 <spi_init+0x2a0>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    47ac:	2300      	movs	r3, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    47ae:	2700      	movs	r7, #0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    47b0:	6862      	ldr	r2, [r4, #4]
    47b2:	68a1      	ldr	r1, [r4, #8]
    47b4:	430a      	orrs	r2, r1
    47b6:	68e1      	ldr	r1, [r4, #12]
    47b8:	430a      	orrs	r2, r1
    47ba:	433a      	orrs	r2, r7

	/* Set SPI character size */
	ctrlb |= config->character_size;
    47bc:	7c21      	ldrb	r1, [r4, #16]
    47be:	430b      	orrs	r3, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    47c0:	7c61      	ldrb	r1, [r4, #17]
    47c2:	2900      	cmp	r1, #0
    47c4:	d103      	bne.n	47ce <spi_init+0x2be>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    47c6:	491b      	ldr	r1, [pc, #108]	; (4834 <spi_init+0x324>)
    47c8:	7889      	ldrb	r1, [r1, #2]
    47ca:	0789      	lsls	r1, r1, #30
    47cc:	d501      	bpl.n	47d2 <spi_init+0x2c2>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    47ce:	2180      	movs	r1, #128	; 0x80
    47d0:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    47d2:	7ca1      	ldrb	r1, [r4, #18]
    47d4:	2900      	cmp	r1, #0
    47d6:	d002      	beq.n	47de <spi_init+0x2ce>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    47d8:	2180      	movs	r1, #128	; 0x80
    47da:	0289      	lsls	r1, r1, #10
    47dc:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    47de:	7ce1      	ldrb	r1, [r4, #19]
    47e0:	2900      	cmp	r1, #0
    47e2:	d002      	beq.n	47ea <spi_init+0x2da>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    47e4:	2180      	movs	r1, #128	; 0x80
    47e6:	0089      	lsls	r1, r1, #2
    47e8:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    47ea:	7d21      	ldrb	r1, [r4, #20]
    47ec:	2900      	cmp	r1, #0
    47ee:	d002      	beq.n	47f6 <spi_init+0x2e6>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    47f0:	2180      	movs	r1, #128	; 0x80
    47f2:	0189      	lsls	r1, r1, #6
    47f4:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    47f6:	6831      	ldr	r1, [r6, #0]
    47f8:	430a      	orrs	r2, r1
    47fa:	6032      	str	r2, [r6, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    47fc:	6872      	ldr	r2, [r6, #4]
    47fe:	4313      	orrs	r3, r2
    4800:	6073      	str	r3, [r6, #4]

	return STATUS_OK;
    4802:	2000      	movs	r0, #0
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    4804:	b008      	add	sp, #32
    4806:	bc1c      	pop	{r2, r3, r4}
    4808:	4690      	mov	r8, r2
    480a:	4699      	mov	r9, r3
    480c:	46a2      	mov	sl, r4
    480e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4810:	0000427d 	.word	0x0000427d
    4814:	000058f9 	.word	0x000058f9
    4818:	00004041 	.word	0x00004041
    481c:	00004409 	.word	0x00004409
    4820:	40000800 	.word	0x40000800
    4824:	000058d5 	.word	0x000058d5
    4828:	00005865 	.word	0x00005865
    482c:	00004231 	.word	0x00004231
    4830:	000059d1 	.word	0x000059d1
    4834:	41002000 	.word	0x41002000

00004838 <spi_read_buffer_wait>:
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
    4838:	b5f0      	push	{r4, r5, r6, r7, lr}
    483a:	465f      	mov	r7, fp
    483c:	464e      	mov	r6, r9
    483e:	4645      	mov	r5, r8
    4840:	b4e0      	push	{r5, r6, r7}
    4842:	4689      	mov	r9, r1
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    4844:	2417      	movs	r4, #23
		return STATUS_BUSY;
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
    4846:	2a00      	cmp	r2, #0
    4848:	d06a      	beq.n	4920 <spi_read_buffer_wait+0xe8>
		return STATUS_ERR_INVALID_ARG;
	}

	if (!(module->receiver_enabled)) {
    484a:	79c1      	ldrb	r1, [r0, #7]
		return STATUS_ERR_DENIED;
    484c:	3405      	adds	r4, #5
	/* Sanity check arguments */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	if (!(module->receiver_enabled)) {
    484e:	2900      	cmp	r1, #0
    4850:	d066      	beq.n	4920 <spi_read_buffer_wait+0xe8>
		return STATUS_ERR_DENIED;
	}
#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    4852:	7941      	ldrb	r1, [r0, #5]
    4854:	2900      	cmp	r1, #0
    4856:	d105      	bne.n	4864 <spi_read_buffer_wait+0x2c>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4858:	6801      	ldr	r1, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    485a:	7e0c      	ldrb	r4, [r1, #24]
    485c:	07a4      	lsls	r4, r4, #30
    485e:	d501      	bpl.n	4864 <spi_read_buffer_wait+0x2c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    4860:	2402      	movs	r4, #2
    4862:	760c      	strb	r4, [r1, #24]
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
    4864:	2600      	movs	r6, #0

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_read(module)) {
    4866:	2504      	movs	r5, #4
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    4868:	2102      	movs	r1, #2
    486a:	468c      	mov	ip, r1

	while (length--) {
#  if CONF_SPI_MASTER_ENABLE == true
		if (module->mode == SPI_MODE_MASTER) {
			/* Wait until the module is ready to write a character */
			while (!spi_is_ready_to_write(module)) {
    486c:	3901      	subs	r1, #1
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    486e:	05db      	lsls	r3, r3, #23
    4870:	0ddb      	lsrs	r3, r3, #23
    4872:	4698      	mov	r8, r3
#  endif
	uint16_t rx_pos = 0;

	while (length--) {
#  if CONF_SPI_MASTER_ENABLE == true
		if (module->mode == SPI_MODE_MASTER) {
    4874:	7944      	ldrb	r4, [r0, #5]
    4876:	2c01      	cmp	r4, #1
    4878:	d108      	bne.n	488c <spi_read_buffer_wait+0x54>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    487a:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    487c:	7e1c      	ldrb	r4, [r3, #24]
			/* Wait until the module is ready to write a character */
			while (!spi_is_ready_to_write(module)) {
    487e:	420c      	tst	r4, r1
    4880:	d0fc      	beq.n	487c <spi_read_buffer_wait+0x44>
    4882:	7e1c      	ldrb	r4, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4884:	420c      	tst	r4, r1
    4886:	d01a      	beq.n	48be <spi_read_buffer_wait+0x86>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4888:	4644      	mov	r4, r8
    488a:	629c      	str	r4, [r3, #40]	; 0x28
		}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    488c:	7944      	ldrb	r4, [r0, #5]
    488e:	2c00      	cmp	r4, #0
    4890:	d115      	bne.n	48be <spi_read_buffer_wait+0x86>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4892:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4894:	7e1c      	ldrb	r4, [r3, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_read(module)) {
    4896:	422c      	tst	r4, r5
    4898:	d106      	bne.n	48a8 <spi_read_buffer_wait+0x70>
    489a:	4c24      	ldr	r4, [pc, #144]	; (492c <spi_read_buffer_wait+0xf4>)
    489c:	7e1f      	ldrb	r7, [r3, #24]
    489e:	422f      	tst	r7, r5
    48a0:	d102      	bne.n	48a8 <spi_read_buffer_wait+0x70>
    48a2:	3c01      	subs	r4, #1
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    48a4:	2c00      	cmp	r4, #0
    48a6:	d1f9      	bne.n	489c <spi_read_buffer_wait+0x64>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    48a8:	7e1c      	ldrb	r4, [r3, #24]
				if (spi_is_ready_to_read(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    48aa:	4667      	mov	r7, ip
    48ac:	423c      	tst	r4, r7
    48ae:	d003      	beq.n	48b8 <spi_read_buffer_wait+0x80>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    48b0:	2202      	movs	r2, #2
    48b2:	761a      	strb	r2, [r3, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    48b4:	2404      	movs	r4, #4
    48b6:	e033      	b.n	4920 <spi_read_buffer_wait+0xe8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    48b8:	7e1c      	ldrb	r4, [r3, #24]
			}

			if (!spi_is_ready_to_read(module)) {
    48ba:	422c      	tst	r4, r5
    48bc:	d02d      	beq.n	491a <spi_read_buffer_wait+0xe2>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    48be:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    48c0:	7e1c      	ldrb	r4, [r3, #24]
			}
		}
#  endif

		/* Wait until the module is ready to read a character */
		while (!spi_is_ready_to_read(module)) {
    48c2:	422c      	tst	r4, r5
    48c4:	d0fc      	beq.n	48c0 <spi_read_buffer_wait+0x88>
    48c6:	7e1c      	ldrb	r4, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    48c8:	422c      	tst	r4, r5
    48ca:	d028      	beq.n	491e <spi_read_buffer_wait+0xe6>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    48cc:	8b5c      	ldrh	r4, [r3, #26]
    48ce:	46a3      	mov	fp, r4
		/* No data has been received, return */
		return STATUS_ERR_IO;
	}

	/* Return value */
	enum status_code retval = STATUS_OK;
    48d0:	2400      	movs	r4, #0

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    48d2:	465f      	mov	r7, fp
    48d4:	422f      	tst	r7, r5
    48d6:	d001      	beq.n	48dc <spi_read_buffer_wait+0xa4>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    48d8:	835d      	strh	r5, [r3, #26]
	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
    48da:	341e      	adds	r4, #30
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    48dc:	7987      	ldrb	r7, [r0, #6]
    48de:	2f01      	cmp	r7, #1
    48e0:	d103      	bne.n	48ea <spi_read_buffer_wait+0xb2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    48e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    48e4:	05db      	lsls	r3, r3, #23
    48e6:	0ddb      	lsrs	r3, r3, #23
    48e8:	e001      	b.n	48ee <spi_read_buffer_wait+0xb6>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    48ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    48ec:	b2db      	uxtb	r3, r3
		}

		uint16_t received_data = 0;
		enum status_code retval = spi_read(module, &received_data);

		if (retval != STATUS_OK) {
    48ee:	2c00      	cmp	r4, #0
    48f0:	d116      	bne.n	4920 <spi_read_buffer_wait+0xe8>
			/* Overflow, abort */
			return retval;
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    48f2:	1c74      	adds	r4, r6, #1
    48f4:	b2a4      	uxth	r4, r4
    48f6:	464f      	mov	r7, r9
    48f8:	55bb      	strb	r3, [r7, r6]

		/* If 9-bit data, write next received byte to the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    48fa:	7987      	ldrb	r7, [r0, #6]
    48fc:	2f01      	cmp	r7, #1
    48fe:	d105      	bne.n	490c <spi_read_buffer_wait+0xd4>
			rx_data[rx_pos++] = (received_data >> 8);
    4900:	3602      	adds	r6, #2
    4902:	b2b6      	uxth	r6, r6
    4904:	0a1b      	lsrs	r3, r3, #8
    4906:	464f      	mov	r7, r9
    4908:	553b      	strb	r3, [r7, r4]
    490a:	e000      	b.n	490e <spi_read_buffer_wait+0xd6>
			/* Overflow, abort */
			return retval;
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    490c:	0026      	movs	r6, r4
    490e:	3a01      	subs	r2, #1
    4910:	b292      	uxth	r2, r2
		_spi_clear_tx_complete_flag(module);
	}
#  endif
	uint16_t rx_pos = 0;

	while (length--) {
    4912:	2a00      	cmp	r2, #0
    4914:	d1ae      	bne.n	4874 <spi_read_buffer_wait+0x3c>
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
    4916:	2400      	movs	r4, #0
    4918:	e002      	b.n	4920 <spi_read_buffer_wait+0xe8>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_read(module)) {
				/* Not ready to read data within timeout period */
				return STATUS_ERR_TIMEOUT;
    491a:	2412      	movs	r4, #18
    491c:	e000      	b.n	4920 <spi_read_buffer_wait+0xe8>
	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
		/* No data has been received, return */
		return STATUS_ERR_IO;
    491e:	2410      	movs	r4, #16
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
}
    4920:	0020      	movs	r0, r4
    4922:	bc1c      	pop	{r2, r3, r4}
    4924:	4690      	mov	r8, r2
    4926:	4699      	mov	r9, r3
    4928:	46a3      	mov	fp, r4
    492a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    492c:	00002710 	.word	0x00002710

00004930 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    4930:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    4932:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    4934:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    4936:	2c01      	cmp	r4, #1
    4938:	d172      	bne.n	4a20 <spi_select_slave+0xf0>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    493a:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    493c:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    493e:	2c00      	cmp	r4, #0
    4940:	d16e      	bne.n	4a20 <spi_select_slave+0xf0>
#  endif
	{
		if (select) {
    4942:	2a00      	cmp	r2, #0
    4944:	d05b      	beq.n	49fe <spi_select_slave+0xce>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    4946:	784b      	ldrb	r3, [r1, #1]
    4948:	2b00      	cmp	r3, #0
    494a:	d046      	beq.n	49da <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    494c:	6803      	ldr	r3, [r0, #0]
    494e:	7e1b      	ldrb	r3, [r3, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    4950:	07db      	lsls	r3, r3, #31
    4952:	d411      	bmi.n	4978 <spi_select_slave+0x48>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    4954:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    4956:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    4958:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    495a:	2900      	cmp	r1, #0
    495c:	d105      	bne.n	496a <spi_select_slave+0x3a>
		return &(ports[port_index]->Group[group_index]);
    495e:	095a      	lsrs	r2, r3, #5
    4960:	01d2      	lsls	r2, r2, #7
    4962:	2182      	movs	r1, #130	; 0x82
    4964:	05c9      	lsls	r1, r1, #23
    4966:	468c      	mov	ip, r1
    4968:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    496a:	211f      	movs	r1, #31
    496c:	400b      	ands	r3, r1
    496e:	391e      	subs	r1, #30
    4970:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    4972:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
    4974:	2305      	movs	r3, #5
    4976:	e053      	b.n	4a20 <spi_select_slave+0xf0>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    4978:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    497a:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    497c:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    497e:	2c00      	cmp	r4, #0
    4980:	d105      	bne.n	498e <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    4982:	095a      	lsrs	r2, r3, #5
    4984:	01d2      	lsls	r2, r2, #7
    4986:	2482      	movs	r4, #130	; 0x82
    4988:	05e4      	lsls	r4, r4, #23
    498a:	46a4      	mov	ip, r4
    498c:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    498e:	241f      	movs	r4, #31
    4990:	4023      	ands	r3, r4
    4992:	3c1e      	subs	r4, #30
    4994:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    4996:	6154      	str	r4, [r2, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4998:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    499a:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    499c:	07d2      	lsls	r2, r2, #31
    499e:	d501      	bpl.n	49a4 <spi_select_slave+0x74>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    49a0:	788a      	ldrb	r2, [r1, #2]
    49a2:	629a      	str	r2, [r3, #40]	; 0x28

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    49a4:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    49a6:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    49a8:	2a00      	cmp	r2, #0
    49aa:	d139      	bne.n	4a20 <spi_select_slave+0xf0>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    49ac:	6802      	ldr	r2, [r0, #0]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    49ae:	2104      	movs	r1, #4

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    49b0:	7e13      	ldrb	r3, [r2, #24]
    49b2:	420b      	tst	r3, r1
    49b4:	d0fc      	beq.n	49b0 <spi_select_slave+0x80>
    49b6:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    49b8:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    49ba:	0749      	lsls	r1, r1, #29
    49bc:	d530      	bpl.n	4a20 <spi_select_slave+0xf0>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    49be:	8b53      	ldrh	r3, [r2, #26]
    49c0:	075b      	lsls	r3, r3, #29
    49c2:	d501      	bpl.n	49c8 <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    49c4:	2304      	movs	r3, #4
    49c6:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    49c8:	7983      	ldrb	r3, [r0, #6]
    49ca:	2b01      	cmp	r3, #1
    49cc:	d102      	bne.n	49d4 <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    49ce:	6a93      	ldr	r3, [r2, #40]	; 0x28
    49d0:	2300      	movs	r3, #0
    49d2:	e025      	b.n	4a20 <spi_select_slave+0xf0>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    49d4:	6a93      	ldr	r3, [r2, #40]	; 0x28
    49d6:	2300      	movs	r3, #0
    49d8:	e022      	b.n	4a20 <spi_select_slave+0xf0>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    49da:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    49dc:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    49de:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    49e0:	2900      	cmp	r1, #0
    49e2:	d105      	bne.n	49f0 <spi_select_slave+0xc0>
		return &(ports[port_index]->Group[group_index]);
    49e4:	095a      	lsrs	r2, r3, #5
    49e6:	01d2      	lsls	r2, r2, #7
    49e8:	2182      	movs	r1, #130	; 0x82
    49ea:	05c9      	lsls	r1, r1, #23
    49ec:	468c      	mov	ip, r1
    49ee:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    49f0:	211f      	movs	r1, #31
    49f2:	400b      	ands	r3, r1
    49f4:	391e      	subs	r1, #30
    49f6:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    49f8:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    49fa:	2300      	movs	r3, #0
    49fc:	e010      	b.n	4a20 <spi_select_slave+0xf0>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    49fe:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    4a00:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    4a02:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    4a04:	2900      	cmp	r1, #0
    4a06:	d105      	bne.n	4a14 <spi_select_slave+0xe4>
		return &(ports[port_index]->Group[group_index]);
    4a08:	095a      	lsrs	r2, r3, #5
    4a0a:	01d2      	lsls	r2, r2, #7
    4a0c:	2182      	movs	r1, #130	; 0x82
    4a0e:	05c9      	lsls	r1, r1, #23
    4a10:	468c      	mov	ip, r1
    4a12:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    4a14:	211f      	movs	r1, #31
    4a16:	400b      	ands	r3, r1
    4a18:	391e      	subs	r1, #30
    4a1a:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    4a1c:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
    4a1e:	2300      	movs	r3, #0
}
    4a20:	0018      	movs	r0, r3
    4a22:	bd10      	pop	{r4, pc}

00004a24 <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    4a24:	b5f0      	push	{r4, r5, r6, r7, lr}
    4a26:	465f      	mov	r7, fp
    4a28:	4656      	mov	r6, sl
    4a2a:	464d      	mov	r5, r9
    4a2c:	4644      	mov	r4, r8
    4a2e:	b4f0      	push	{r4, r5, r6, r7}
    4a30:	b083      	sub	sp, #12
    4a32:	4693      	mov	fp, r2
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    4a34:	2317      	movs	r3, #23
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
    4a36:	2a00      	cmp	r2, #0
    4a38:	d100      	bne.n	4a3c <spi_write_buffer_wait+0x18>
    4a3a:	e0e5      	b.n	4c08 <spi_write_buffer_wait+0x1e4>
		return STATUS_ERR_INVALID_ARG;
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    4a3c:	7943      	ldrb	r3, [r0, #5]
    4a3e:	2b00      	cmp	r3, #0
    4a40:	d105      	bne.n	4a4e <spi_write_buffer_wait+0x2a>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4a42:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4a44:	7e1c      	ldrb	r4, [r3, #24]
    4a46:	07a2      	lsls	r2, r4, #30
    4a48:	d501      	bpl.n	4a4e <spi_write_buffer_wait+0x2a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    4a4a:	2402      	movs	r4, #2
    4a4c:	761c      	strb	r4, [r3, #24]
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    4a4e:	465d      	mov	r5, fp
    4a50:	2400      	movs	r4, #0
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    4a52:	2301      	movs	r3, #1
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    4a54:	2202      	movs	r2, #2
    4a56:	4694      	mov	ip, r2

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
					}
					if (spi_is_ready_to_read(module)) {
    4a58:	3202      	adds	r2, #2
    4a5a:	4690      	mov	r8, r2
    4a5c:	e08c      	b.n	4b78 <spi_write_buffer_wait+0x154>

	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    4a5e:	7942      	ldrb	r2, [r0, #5]
    4a60:	2a00      	cmp	r2, #0
    4a62:	d116      	bne.n	4a92 <spi_write_buffer_wait+0x6e>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4a64:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4a66:	7e16      	ldrb	r6, [r2, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    4a68:	421e      	tst	r6, r3
    4a6a:	d106      	bne.n	4a7a <spi_write_buffer_wait+0x56>
    4a6c:	4e6a      	ldr	r6, [pc, #424]	; (4c18 <spi_write_buffer_wait+0x1f4>)
    4a6e:	7e17      	ldrb	r7, [r2, #24]
    4a70:	421f      	tst	r7, r3
    4a72:	d102      	bne.n	4a7a <spi_write_buffer_wait+0x56>
    4a74:	3e01      	subs	r6, #1
	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    4a76:	2e00      	cmp	r6, #0
    4a78:	d1f9      	bne.n	4a6e <spi_write_buffer_wait+0x4a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4a7a:	7e16      	ldrb	r6, [r2, #24]
				if (spi_is_ready_to_write(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    4a7c:	4661      	mov	r1, ip
    4a7e:	420e      	tst	r6, r1
    4a80:	d003      	beq.n	4a8a <spi_write_buffer_wait+0x66>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    4a82:	2302      	movs	r3, #2
    4a84:	7613      	strb	r3, [r2, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    4a86:	3302      	adds	r3, #2
    4a88:	e0be      	b.n	4c08 <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4a8a:	7e12      	ldrb	r2, [r2, #24]
			}

			if (!spi_is_ready_to_write(module)) {
    4a8c:	421a      	tst	r2, r3
    4a8e:	d100      	bne.n	4a92 <spi_write_buffer_wait+0x6e>
    4a90:	e0b1      	b.n	4bf6 <spi_write_buffer_wait+0x1d2>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4a92:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4a94:	7e32      	ldrb	r2, [r6, #24]
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
    4a96:	421a      	tst	r2, r3
    4a98:	d0fc      	beq.n	4a94 <spi_write_buffer_wait+0x70>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    4a9a:	1c62      	adds	r2, r4, #1
    4a9c:	b297      	uxth	r7, r2
    4a9e:	4652      	mov	r2, sl
    4aa0:	5d12      	ldrb	r2, [r2, r4]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4aa2:	7981      	ldrb	r1, [r0, #6]
    4aa4:	2901      	cmp	r1, #1
    4aa6:	d002      	beq.n	4aae <spi_write_buffer_wait+0x8a>
		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    4aa8:	b292      	uxth	r2, r2
    4aaa:	003c      	movs	r4, r7
    4aac:	e005      	b.n	4aba <spi_write_buffer_wait+0x96>

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
    4aae:	3402      	adds	r4, #2
    4ab0:	b2a4      	uxth	r4, r4
    4ab2:	4651      	mov	r1, sl
    4ab4:	5dcf      	ldrb	r7, [r1, r7]
    4ab6:	023f      	lsls	r7, r7, #8
    4ab8:	433a      	orrs	r2, r7
    4aba:	7e37      	ldrb	r7, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4abc:	421f      	tst	r7, r3
    4abe:	d002      	beq.n	4ac6 <spi_write_buffer_wait+0xa2>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4ac0:	05d2      	lsls	r2, r2, #23
    4ac2:	0dd2      	lsrs	r2, r2, #23
    4ac4:	62b2      	str	r2, [r6, #40]	; 0x28
    4ac6:	1e6a      	subs	r2, r5, #1
    4ac8:	b292      	uxth	r2, r2
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    4aca:	79c6      	ldrb	r6, [r0, #7]
    4acc:	2e00      	cmp	r6, #0
    4ace:	d057      	beq.n	4b80 <spi_write_buffer_wait+0x15c>
    4ad0:	4651      	mov	r1, sl
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
    4ad2:	7942      	ldrb	r2, [r0, #5]
    4ad4:	2a00      	cmp	r2, #0
    4ad6:	d139      	bne.n	4b4c <spi_write_buffer_wait+0x128>
    4ad8:	4a50      	ldr	r2, [pc, #320]	; (4c1c <spi_write_buffer_wait+0x1f8>)
    4ada:	9101      	str	r1, [sp, #4]
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
    4adc:	2d00      	cmp	r5, #0
    4ade:	d020      	beq.n	4b22 <spi_write_buffer_wait+0xfe>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4ae0:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4ae2:	7e37      	ldrb	r7, [r6, #24]
    4ae4:	421f      	tst	r7, r3
    4ae6:	d01c      	beq.n	4b22 <spi_write_buffer_wait+0xfe>
						data_to_send = tx_data[tx_pos++];
    4ae8:	1c67      	adds	r7, r4, #1
    4aea:	b2b9      	uxth	r1, r7
    4aec:	4689      	mov	r9, r1
    4aee:	9901      	ldr	r1, [sp, #4]
    4af0:	5d09      	ldrb	r1, [r1, r4]
    4af2:	9100      	str	r1, [sp, #0]
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4af4:	7981      	ldrb	r1, [r0, #6]
    4af6:	2901      	cmp	r1, #1
    4af8:	d003      	beq.n	4b02 <spi_write_buffer_wait+0xde>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    4afa:	4669      	mov	r1, sp
    4afc:	880f      	ldrh	r7, [r1, #0]
    4afe:	464c      	mov	r4, r9
    4b00:	e007      	b.n	4b12 <spi_write_buffer_wait+0xee>
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
							data_to_send |= (tx_data[tx_pos++] << 8);
    4b02:	3402      	adds	r4, #2
    4b04:	b2a4      	uxth	r4, r4
    4b06:	4649      	mov	r1, r9
    4b08:	9f01      	ldr	r7, [sp, #4]
    4b0a:	5c79      	ldrb	r1, [r7, r1]
    4b0c:	0209      	lsls	r1, r1, #8
    4b0e:	9f00      	ldr	r7, [sp, #0]
    4b10:	430f      	orrs	r7, r1
    4b12:	7e31      	ldrb	r1, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4b14:	4219      	tst	r1, r3
    4b16:	d002      	beq.n	4b1e <spi_write_buffer_wait+0xfa>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4b18:	05ff      	lsls	r7, r7, #23
    4b1a:	0dff      	lsrs	r7, r7, #23
    4b1c:	62b7      	str	r7, [r6, #40]	; 0x28
						}

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
    4b1e:	3d01      	subs	r5, #1
    4b20:	b2ad      	uxth	r5, r5
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4b22:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4b24:	7e37      	ldrb	r7, [r6, #24]
					}
					if (spi_is_ready_to_read(module)) {
    4b26:	4641      	mov	r1, r8
    4b28:	420f      	tst	r7, r1
    4b2a:	d102      	bne.n	4b32 <spi_write_buffer_wait+0x10e>
    4b2c:	3a01      	subs	r2, #1

		if (module->receiver_enabled) {
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    4b2e:	2a00      	cmp	r2, #0
    4b30:	d1d4      	bne.n	4adc <spi_write_buffer_wait+0xb8>
    4b32:	9901      	ldr	r1, [sp, #4]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4b34:	7e32      	ldrb	r2, [r6, #24]
						break;
					}
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
    4b36:	4667      	mov	r7, ip
    4b38:	423a      	tst	r2, r7
    4b3a:	d003      	beq.n	4b44 <spi_write_buffer_wait+0x120>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    4b3c:	2302      	movs	r3, #2
    4b3e:	7633      	strb	r3, [r6, #24]
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
					_spi_clear_tx_complete_flag(module);
					return STATUS_ABORTED;
    4b40:	3302      	adds	r3, #2
    4b42:	e061      	b.n	4c08 <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4b44:	7e32      	ldrb	r2, [r6, #24]
				}

				if (!spi_is_ready_to_read(module)) {
    4b46:	4646      	mov	r6, r8
    4b48:	4232      	tst	r2, r6
    4b4a:	d056      	beq.n	4bfa <spi_write_buffer_wait+0x1d6>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4b4c:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4b4e:	7e32      	ldrb	r2, [r6, #24]
					return STATUS_ERR_TIMEOUT;
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
    4b50:	4647      	mov	r7, r8
    4b52:	423a      	tst	r2, r7
    4b54:	d0fb      	beq.n	4b4e <spi_write_buffer_wait+0x12a>
    4b56:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4b58:	423a      	tst	r2, r7
    4b5a:	d009      	beq.n	4b70 <spi_write_buffer_wait+0x14c>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4b5c:	8b72      	ldrh	r2, [r6, #26]
    4b5e:	423a      	tst	r2, r7
    4b60:	d000      	beq.n	4b64 <spi_write_buffer_wait+0x140>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4b62:	8377      	strh	r7, [r6, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4b64:	7982      	ldrb	r2, [r0, #6]
    4b66:	2a01      	cmp	r2, #1
    4b68:	d101      	bne.n	4b6e <spi_write_buffer_wait+0x14a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4b6a:	6ab2      	ldr	r2, [r6, #40]	; 0x28
    4b6c:	e000      	b.n	4b70 <spi_write_buffer_wait+0x14c>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4b6e:	6ab2      	ldr	r2, [r6, #40]	; 0x28
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
			flush_length--;
    4b70:	465a      	mov	r2, fp
    4b72:	3a01      	subs	r2, #1
    4b74:	b292      	uxth	r2, r2
    4b76:	4693      	mov	fp, r2
    4b78:	3d01      	subs	r5, #1
    4b7a:	b2ad      	uxth	r5, r5
    4b7c:	468a      	mov	sl, r1
    4b7e:	e000      	b.n	4b82 <spi_write_buffer_wait+0x15e>
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    4b80:	0015      	movs	r5, r2

	uint16_t tx_pos = 0;
	uint16_t flush_length = length;

	/* Write block */
	while (length--) {
    4b82:	4a27      	ldr	r2, [pc, #156]	; (4c20 <spi_write_buffer_wait+0x1fc>)
    4b84:	4295      	cmp	r5, r2
    4b86:	d000      	beq.n	4b8a <spi_write_buffer_wait+0x166>
    4b88:	e769      	b.n	4a5e <spi_write_buffer_wait+0x3a>
			flush_length--;
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
    4b8a:	7943      	ldrb	r3, [r0, #5]
    4b8c:	2b01      	cmp	r3, #1
    4b8e:	d106      	bne.n	4b9e <spi_write_buffer_wait+0x17a>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4b90:	6801      	ldr	r1, [r0, #0]
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
    4b92:	2202      	movs	r2, #2

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4b94:	7e0b      	ldrb	r3, [r1, #24]
    4b96:	4213      	tst	r3, r2
    4b98:	d0fc      	beq.n	4b94 <spi_write_buffer_wait+0x170>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    4b9a:	2300      	movs	r3, #0
    4b9c:	e034      	b.n	4c08 <spi_write_buffer_wait+0x1e4>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    4b9e:	2b00      	cmp	r3, #0
    4ba0:	d12d      	bne.n	4bfe <spi_write_buffer_wait+0x1da>
		if (module->receiver_enabled) {
    4ba2:	79c1      	ldrb	r1, [r0, #7]
    4ba4:	2900      	cmp	r1, #0
    4ba6:	d02f      	beq.n	4c08 <spi_write_buffer_wait+0x1e4>
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    4ba8:	2504      	movs	r5, #4
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    4baa:	465b      	mov	r3, fp
    4bac:	465c      	mov	r4, fp
    4bae:	2b00      	cmp	r3, #0
    4bb0:	d11b      	bne.n	4bea <spi_write_buffer_wait+0x1c6>
    4bb2:	e029      	b.n	4c08 <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4bb4:	7e0a      	ldrb	r2, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    4bb6:	422a      	tst	r2, r5
    4bb8:	d102      	bne.n	4bc0 <spi_write_buffer_wait+0x19c>
    4bba:	3b01      	subs	r3, #1
#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    4bbc:	2b00      	cmp	r3, #0
    4bbe:	d1f9      	bne.n	4bb4 <spi_write_buffer_wait+0x190>
    4bc0:	7e0b      	ldrb	r3, [r1, #24]
					if (spi_is_ready_to_read(module)) {
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
    4bc2:	422b      	tst	r3, r5
    4bc4:	d01d      	beq.n	4c02 <spi_write_buffer_wait+0x1de>
    4bc6:	7e0b      	ldrb	r3, [r1, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4bc8:	422b      	tst	r3, r5
    4bca:	d009      	beq.n	4be0 <spi_write_buffer_wait+0x1bc>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4bcc:	8b4b      	ldrh	r3, [r1, #26]
    4bce:	422b      	tst	r3, r5
    4bd0:	d000      	beq.n	4bd4 <spi_write_buffer_wait+0x1b0>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4bd2:	834d      	strh	r5, [r1, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4bd4:	7983      	ldrb	r3, [r0, #6]
    4bd6:	2b01      	cmp	r3, #1
    4bd8:	d101      	bne.n	4bde <spi_write_buffer_wait+0x1ba>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4bda:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    4bdc:	e000      	b.n	4be0 <spi_write_buffer_wait+0x1bc>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4bde:	6a8b      	ldr	r3, [r1, #40]	; 0x28
					return STATUS_ERR_TIMEOUT;
				}
				/* Flush read buffer */
				uint16_t flush;
				spi_read(module, &flush);
				flush_length--;
    4be0:	3c01      	subs	r4, #1
    4be2:	b2a4      	uxth	r4, r4
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    4be4:	2c00      	cmp	r4, #0
    4be6:	d00e      	beq.n	4c06 <spi_write_buffer_wait+0x1e2>
    4be8:	e7ff      	b.n	4bea <spi_write_buffer_wait+0x1c6>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4bea:	6801      	ldr	r1, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4bec:	7e0b      	ldrb	r3, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    4bee:	422b      	tst	r3, r5
    4bf0:	d1e6      	bne.n	4bc0 <spi_write_buffer_wait+0x19c>
    4bf2:	4b09      	ldr	r3, [pc, #36]	; (4c18 <spi_write_buffer_wait+0x1f4>)
    4bf4:	e7de      	b.n	4bb4 <spi_write_buffer_wait+0x190>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_write(module)) {
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
    4bf6:	2312      	movs	r3, #18
    4bf8:	e006      	b.n	4c08 <spi_write_buffer_wait+0x1e4>
					return STATUS_ABORTED;
				}

				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    4bfa:	2312      	movs	r3, #18
    4bfc:	e004      	b.n	4c08 <spi_write_buffer_wait+0x1e4>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    4bfe:	2300      	movs	r3, #0
    4c00:	e002      	b.n	4c08 <spi_write_buffer_wait+0x1e4>
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    4c02:	2312      	movs	r3, #18
    4c04:	e000      	b.n	4c08 <spi_write_buffer_wait+0x1e4>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    4c06:	2300      	movs	r3, #0
}
    4c08:	0018      	movs	r0, r3
    4c0a:	b003      	add	sp, #12
    4c0c:	bc3c      	pop	{r2, r3, r4, r5}
    4c0e:	4690      	mov	r8, r2
    4c10:	4699      	mov	r9, r3
    4c12:	46a2      	mov	sl, r4
    4c14:	46ab      	mov	fp, r5
    4c16:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4c18:	00002710 	.word	0x00002710
    4c1c:	00002711 	.word	0x00002711
    4c20:	0000ffff 	.word	0x0000ffff

00004c24 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    4c24:	b5f0      	push	{r4, r5, r6, r7, lr}
    4c26:	465f      	mov	r7, fp
    4c28:	4656      	mov	r6, sl
    4c2a:	464d      	mov	r5, r9
    4c2c:	4644      	mov	r4, r8
    4c2e:	b4f0      	push	{r4, r5, r6, r7}
    4c30:	b091      	sub	sp, #68	; 0x44
    4c32:	0005      	movs	r5, r0
    4c34:	000c      	movs	r4, r1
    4c36:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    4c38:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    4c3a:	0008      	movs	r0, r1
    4c3c:	4bcf      	ldr	r3, [pc, #828]	; (4f7c <usart_init+0x358>)
    4c3e:	4798      	blx	r3
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#elif (SAMC21)
	pm_index	= sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	
	if (sercom_index == 5){
    4c40:	2805      	cmp	r0, #5
    4c42:	d002      	beq.n	4c4a <usart_init+0x26>
		gclk_index	= SERCOM5_GCLK_ID_CORE;
    } else {
    	gclk_index	= sercom_index + SERCOM0_GCLK_ID_CORE;
    4c44:	0007      	movs	r7, r0
    4c46:	3713      	adds	r7, #19
    4c48:	e000      	b.n	4c4c <usart_init+0x28>
	}
#elif (SAMC21)
	pm_index	= sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	
	if (sercom_index == 5){
		gclk_index	= SERCOM5_GCLK_ID_CORE;
    4c4a:	2719      	movs	r7, #25
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    4c4c:	6822      	ldr	r2, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    4c4e:	2305      	movs	r3, #5
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    4c50:	07d2      	lsls	r2, r2, #31
    4c52:	d500      	bpl.n	4c56 <usart_init+0x32>
    4c54:	e18a      	b.n	4f6c <usart_init+0x348>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    4c56:	6822      	ldr	r2, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    4c58:	3317      	adds	r3, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    4c5a:	0792      	lsls	r2, r2, #30
    4c5c:	d500      	bpl.n	4c60 <usart_init+0x3c>
    4c5e:	e185      	b.n	4f6c <usart_init+0x348>
    4c60:	49c7      	ldr	r1, [pc, #796]	; (4f80 <usart_init+0x35c>)
    4c62:	69ca      	ldr	r2, [r1, #28]
    4c64:	3001      	adds	r0, #1
    4c66:	3b1b      	subs	r3, #27
    4c68:	4083      	lsls	r3, r0
    4c6a:	4313      	orrs	r3, r2
    4c6c:	61cb      	str	r3, [r1, #28]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    4c6e:	a90f      	add	r1, sp, #60	; 0x3c
    4c70:	2335      	movs	r3, #53	; 0x35
    4c72:	4698      	mov	r8, r3
    4c74:	5cf3      	ldrb	r3, [r6, r3]
    4c76:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    4c78:	b2ff      	uxtb	r7, r7
    4c7a:	0038      	movs	r0, r7
    4c7c:	4bc1      	ldr	r3, [pc, #772]	; (4f84 <usart_init+0x360>)
    4c7e:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    4c80:	0038      	movs	r0, r7
    4c82:	4bc1      	ldr	r3, [pc, #772]	; (4f88 <usart_init+0x364>)
    4c84:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    4c86:	4643      	mov	r3, r8
    4c88:	5cf0      	ldrb	r0, [r6, r3]
    4c8a:	2100      	movs	r1, #0
    4c8c:	4bbf      	ldr	r3, [pc, #764]	; (4f8c <usart_init+0x368>)
    4c8e:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    4c90:	7af3      	ldrb	r3, [r6, #11]
    4c92:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    4c94:	232c      	movs	r3, #44	; 0x2c
    4c96:	5cf3      	ldrb	r3, [r6, r3]
    4c98:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    4c9a:	232d      	movs	r3, #45	; 0x2d
    4c9c:	5cf3      	ldrb	r3, [r6, r3]
    4c9e:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    4ca0:	7ef3      	ldrb	r3, [r6, #27]
    4ca2:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    4ca4:	2324      	movs	r3, #36	; 0x24
    4ca6:	5cf3      	ldrb	r3, [r6, r3]
    4ca8:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    4caa:	682b      	ldr	r3, [r5, #0]
    4cac:	9302      	str	r3, [sp, #8]

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    4cae:	0018      	movs	r0, r3
    4cb0:	4bb2      	ldr	r3, [pc, #712]	; (4f7c <usart_init+0x358>)
    4cb2:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    4cb4:	3013      	adds	r0, #19
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    4cb6:	2200      	movs	r2, #0
    4cb8:	230e      	movs	r3, #14
    4cba:	a906      	add	r1, sp, #24
    4cbc:	468c      	mov	ip, r1
    4cbe:	4463      	add	r3, ip
    4cc0:	801a      	strh	r2, [r3, #0]

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    4cc2:	8a33      	ldrh	r3, [r6, #16]
    4cc4:	4699      	mov	r9, r3
    4cc6:	2380      	movs	r3, #128	; 0x80
    4cc8:	01db      	lsls	r3, r3, #7
    4cca:	4599      	cmp	r9, r3
    4ccc:	d019      	beq.n	4d02 <usart_init+0xde>
    4cce:	d804      	bhi.n	4cda <usart_init+0xb6>
    4cd0:	2380      	movs	r3, #128	; 0x80
    4cd2:	019b      	lsls	r3, r3, #6
    4cd4:	4599      	cmp	r9, r3
    4cd6:	d00a      	beq.n	4cee <usart_init+0xca>
    4cd8:	e129      	b.n	4f2e <usart_init+0x30a>
    4cda:	23c0      	movs	r3, #192	; 0xc0
    4cdc:	01db      	lsls	r3, r3, #7
    4cde:	4599      	cmp	r9, r3
    4ce0:	d00a      	beq.n	4cf8 <usart_init+0xd4>
    4ce2:	2380      	movs	r3, #128	; 0x80
    4ce4:	021b      	lsls	r3, r3, #8
    4ce6:	4599      	cmp	r9, r3
    4ce8:	d100      	bne.n	4cec <usart_init+0xc8>
    4cea:	e125      	b.n	4f38 <usart_init+0x314>
    4cec:	e11f      	b.n	4f2e <usart_init+0x30a>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    4cee:	2310      	movs	r3, #16
    4cf0:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    4cf2:	3b0f      	subs	r3, #15
    4cf4:	9307      	str	r3, [sp, #28]
    4cf6:	e123      	b.n	4f40 <usart_init+0x31c>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    4cf8:	2308      	movs	r3, #8
    4cfa:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    4cfc:	3b07      	subs	r3, #7
    4cfe:	9307      	str	r3, [sp, #28]
    4d00:	e11e      	b.n	4f40 <usart_init+0x31c>
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    4d02:	6833      	ldr	r3, [r6, #0]
    4d04:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    4d06:	68f3      	ldr	r3, [r6, #12]
    4d08:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    4d0a:	6973      	ldr	r3, [r6, #20]
    4d0c:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    4d0e:	7e33      	ldrb	r3, [r6, #24]
    4d10:	9304      	str	r3, [sp, #16]
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    4d12:	232e      	movs	r3, #46	; 0x2e
    4d14:	5cf3      	ldrb	r3, [r6, r3]
    4d16:	4698      	mov	r8, r3

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    4d18:	6873      	ldr	r3, [r6, #4]
    4d1a:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    4d1c:	2b00      	cmp	r3, #0
    4d1e:	d015      	beq.n	4d4c <usart_init+0x128>
    4d20:	2380      	movs	r3, #128	; 0x80
    4d22:	055b      	lsls	r3, r3, #21
    4d24:	459a      	cmp	sl, r3
    4d26:	d136      	bne.n	4d96 <usart_init+0x172>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    4d28:	232f      	movs	r3, #47	; 0x2f
    4d2a:	5cf3      	ldrb	r3, [r6, r3]
    4d2c:	2b00      	cmp	r3, #0
    4d2e:	d136      	bne.n	4d9e <usart_init+0x17a>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    4d30:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    4d32:	001f      	movs	r7, r3
    4d34:	b2c0      	uxtb	r0, r0
    4d36:	4b96      	ldr	r3, [pc, #600]	; (4f90 <usart_init+0x36c>)
    4d38:	4798      	blx	r3
    4d3a:	0001      	movs	r1, r0
    4d3c:	220e      	movs	r2, #14
    4d3e:	ab06      	add	r3, sp, #24
    4d40:	469c      	mov	ip, r3
    4d42:	4462      	add	r2, ip
    4d44:	0038      	movs	r0, r7
    4d46:	4b93      	ldr	r3, [pc, #588]	; (4f94 <usart_init+0x370>)
    4d48:	4798      	blx	r3
    4d4a:	e025      	b.n	4d98 <usart_init+0x174>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    4d4c:	2308      	movs	r3, #8
    4d4e:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    4d50:	2300      	movs	r3, #0
    4d52:	9307      	str	r3, [sp, #28]
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    4d54:	232f      	movs	r3, #47	; 0x2f
    4d56:	5cf3      	ldrb	r3, [r6, r3]
    4d58:	2b00      	cmp	r3, #0
    4d5a:	d00b      	beq.n	4d74 <usart_init+0x150>
				status_code =
    4d5c:	9b06      	ldr	r3, [sp, #24]
    4d5e:	9300      	str	r3, [sp, #0]
    4d60:	9b07      	ldr	r3, [sp, #28]
    4d62:	220e      	movs	r2, #14
    4d64:	a906      	add	r1, sp, #24
    4d66:	468c      	mov	ip, r1
    4d68:	4462      	add	r2, ip
    4d6a:	6b31      	ldr	r1, [r6, #48]	; 0x30
    4d6c:	6ab0      	ldr	r0, [r6, #40]	; 0x28
    4d6e:	4f8a      	ldr	r7, [pc, #552]	; (4f98 <usart_init+0x374>)
    4d70:	47b8      	blx	r7
    4d72:	e011      	b.n	4d98 <usart_init+0x174>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    4d74:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    4d76:	001f      	movs	r7, r3
    4d78:	b2c0      	uxtb	r0, r0
    4d7a:	4b85      	ldr	r3, [pc, #532]	; (4f90 <usart_init+0x36c>)
    4d7c:	4798      	blx	r3
    4d7e:	0001      	movs	r1, r0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    4d80:	9b06      	ldr	r3, [sp, #24]
    4d82:	9300      	str	r3, [sp, #0]
    4d84:	9b07      	ldr	r3, [sp, #28]
    4d86:	220e      	movs	r2, #14
    4d88:	a806      	add	r0, sp, #24
    4d8a:	4684      	mov	ip, r0
    4d8c:	4462      	add	r2, ip
    4d8e:	0038      	movs	r0, r7
    4d90:	4f81      	ldr	r7, [pc, #516]	; (4f98 <usart_init+0x374>)
    4d92:	47b8      	blx	r7
    4d94:	e000      	b.n	4d98 <usart_init+0x174>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    4d96:	2000      	movs	r0, #0
    4d98:	1e03      	subs	r3, r0, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    4d9a:	d000      	beq.n	4d9e <usart_init+0x17a>
    4d9c:	e0e6      	b.n	4f6c <usart_init+0x348>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    4d9e:	7e73      	ldrb	r3, [r6, #25]
    4da0:	2b00      	cmp	r3, #0
    4da2:	d002      	beq.n	4daa <usart_init+0x186>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    4da4:	7eb3      	ldrb	r3, [r6, #26]
    4da6:	9a02      	ldr	r2, [sp, #8]
    4da8:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    4daa:	682a      	ldr	r2, [r5, #0]
    4dac:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    4dae:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    4db0:	2b00      	cmp	r3, #0
    4db2:	d1fc      	bne.n	4dae <usart_init+0x18a>
    4db4:	9702      	str	r7, [sp, #8]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    4db6:	330e      	adds	r3, #14
    4db8:	a906      	add	r1, sp, #24
    4dba:	468c      	mov	ip, r1
    4dbc:	4463      	add	r3, ip
    4dbe:	881b      	ldrh	r3, [r3, #0]
    4dc0:	81bb      	strh	r3, [r7, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
    4dc2:	9b05      	ldr	r3, [sp, #20]
    4dc4:	465a      	mov	r2, fp
    4dc6:	4313      	orrs	r3, r2
    4dc8:	9a03      	ldr	r2, [sp, #12]
    4dca:	4313      	orrs	r3, r2
    4dcc:	4652      	mov	r2, sl
    4dce:	4313      	orrs	r3, r2
    4dd0:	464a      	mov	r2, r9
    4dd2:	4313      	orrs	r3, r2
    4dd4:	9a04      	ldr	r2, [sp, #16]
    4dd6:	0210      	lsls	r0, r2, #8
    4dd8:	4303      	orrs	r3, r0
    4dda:	4642      	mov	r2, r8
    4ddc:	0750      	lsls	r0, r2, #29
    4dde:	4318      	orrs	r0, r3

	if (config->use_external_clock == false) {
    4de0:	232f      	movs	r3, #47	; 0x2f
    4de2:	5cf3      	ldrb	r3, [r6, r3]
    4de4:	2b00      	cmp	r3, #0
    4de6:	d101      	bne.n	4dec <usart_init+0x1c8>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    4de8:	3304      	adds	r3, #4
    4dea:	4318      	orrs	r0, r3
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    4dec:	7e71      	ldrb	r1, [r6, #25]
    4dee:	0289      	lsls	r1, r1, #10
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    4df0:	2324      	movs	r3, #36	; 0x24
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    4df2:	5cf3      	ldrb	r3, [r6, r3]
    4df4:	025b      	lsls	r3, r3, #9
    4df6:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    4df8:	2326      	movs	r3, #38	; 0x26
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    4dfa:	5cf3      	ldrb	r3, [r6, r3]
    4dfc:	021b      	lsls	r3, r3, #8
    4dfe:	4319      	orrs	r1, r3
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    4e00:	232c      	movs	r3, #44	; 0x2c
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    4e02:	5cf3      	ldrb	r3, [r6, r3]
    4e04:	045b      	lsls	r3, r3, #17
    4e06:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    4e08:	232d      	movs	r3, #45	; 0x2d
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    4e0a:	5cf2      	ldrb	r2, [r6, r3]
    4e0c:	0412      	lsls	r2, r2, #16
    4e0e:	4311      	orrs	r1, r2
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
    4e10:	7af3      	ldrb	r3, [r6, #11]
    4e12:	4319      	orrs	r1, r3
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    4e14:	8933      	ldrh	r3, [r6, #8]
    4e16:	2bff      	cmp	r3, #255	; 0xff
    4e18:	d004      	beq.n	4e24 <usart_init+0x200>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    4e1a:	2280      	movs	r2, #128	; 0x80
    4e1c:	0452      	lsls	r2, r2, #17
    4e1e:	4310      	orrs	r0, r2
		ctrlb |= config->parity;
    4e20:	4319      	orrs	r1, r3
    4e22:	e005      	b.n	4e30 <usart_init+0x20c>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    4e24:	7ef3      	ldrb	r3, [r6, #27]
    4e26:	2b00      	cmp	r3, #0
    4e28:	d002      	beq.n	4e30 <usart_init+0x20c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    4e2a:	2380      	movs	r3, #128	; 0x80
    4e2c:	04db      	lsls	r3, r3, #19
    4e2e:	4318      	orrs	r0, r3
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_LIN_MASTER
	usart_hw->CTRLC.reg = ((usart_hw->CTRLC.reg) & SERCOM_USART_CTRLC_GTIME_Msk)
    4e30:	9f02      	ldr	r7, [sp, #8]
    4e32:	68bb      	ldr	r3, [r7, #8]
						| config->lin_header_delay
						| config->lin_break_length;
    4e34:	2207      	movs	r2, #7
    4e36:	4013      	ands	r3, r2
    4e38:	8c32      	ldrh	r2, [r6, #32]
    4e3a:	4313      	orrs	r3, r2
    4e3c:	8c72      	ldrh	r2, [r6, #34]	; 0x22
    4e3e:	4313      	orrs	r3, r2
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_LIN_MASTER
	usart_hw->CTRLC.reg = ((usart_hw->CTRLC.reg) & SERCOM_USART_CTRLC_GTIME_Msk)
    4e40:	60bb      	str	r3, [r7, #8]
						| config->lin_header_delay
						| config->lin_break_length;

	if (config->lin_node != LIN_INVALID_MODE) {
    4e42:	69f2      	ldr	r2, [r6, #28]
    4e44:	2a00      	cmp	r2, #0
    4e46:	d002      	beq.n	4e4e <usart_init+0x22a>
		ctrla &= ~(SERCOM_USART_CTRLA_FORM(0xf));
    4e48:	4b54      	ldr	r3, [pc, #336]	; (4f9c <usart_init+0x378>)
    4e4a:	4018      	ands	r0, r3
		ctrla |= config->lin_node;
    4e4c:	4310      	orrs	r0, r2
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    4e4e:	2334      	movs	r3, #52	; 0x34
    4e50:	5cf3      	ldrb	r3, [r6, r3]
    4e52:	2b00      	cmp	r3, #0
    4e54:	d103      	bne.n	4e5e <usart_init+0x23a>
    4e56:	4b52      	ldr	r3, [pc, #328]	; (4fa0 <usart_init+0x37c>)
    4e58:	789b      	ldrb	r3, [r3, #2]
    4e5a:	079b      	lsls	r3, r3, #30
    4e5c:	d501      	bpl.n	4e62 <usart_init+0x23e>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    4e5e:	2380      	movs	r3, #128	; 0x80
    4e60:	4318      	orrs	r0, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    4e62:	682a      	ldr	r2, [r5, #0]
    4e64:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    4e66:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    4e68:	2b00      	cmp	r3, #0
    4e6a:	d1fc      	bne.n	4e66 <usart_init+0x242>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    4e6c:	6079      	str	r1, [r7, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    4e6e:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    4e70:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    4e72:	2b00      	cmp	r3, #0
    4e74:	d1fc      	bne.n	4e70 <usart_init+0x24c>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    4e76:	6038      	str	r0, [r7, #0]

#ifdef FEATURE_USART_RS485
	if ((usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_FORM_Msk) != \
    4e78:	683a      	ldr	r2, [r7, #0]
    4e7a:	23f0      	movs	r3, #240	; 0xf0
    4e7c:	051b      	lsls	r3, r3, #20
    4e7e:	4013      	ands	r3, r2
    4e80:	22e0      	movs	r2, #224	; 0xe0
    4e82:	04d2      	lsls	r2, r2, #19
    4e84:	4293      	cmp	r3, r2
    4e86:	d03f      	beq.n	4f08 <usart_init+0x2e4>
		SERCOM_USART_CTRLA_FORM(0x07)) {
		usart_hw->CTRLC.reg &= ~(SERCOM_USART_CTRLC_GTIME(0x7));
    4e88:	68bb      	ldr	r3, [r7, #8]
    4e8a:	2207      	movs	r2, #7
    4e8c:	4393      	bics	r3, r2
    4e8e:	60bb      	str	r3, [r7, #8]
		usart_hw->CTRLC.reg |= SERCOM_USART_CTRLC_GTIME(config->rs485_guard_time);
    4e90:	68ba      	ldr	r2, [r7, #8]
    4e92:	2325      	movs	r3, #37	; 0x25
    4e94:	5cf3      	ldrb	r3, [r6, r3]
    4e96:	2107      	movs	r1, #7
    4e98:	400b      	ands	r3, r1
    4e9a:	4313      	orrs	r3, r2
    4e9c:	60bb      	str	r3, [r7, #8]
    4e9e:	e033      	b.n	4f08 <usart_init+0x2e4>
    4ea0:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    4ea2:	00bb      	lsls	r3, r7, #2
    4ea4:	aa0a      	add	r2, sp, #40	; 0x28
    4ea6:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    4ea8:	2800      	cmp	r0, #0
    4eaa:	d102      	bne.n	4eb2 <usart_init+0x28e>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    4eac:	0020      	movs	r0, r4
    4eae:	4b3d      	ldr	r3, [pc, #244]	; (4fa4 <usart_init+0x380>)
    4eb0:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    4eb2:	1c43      	adds	r3, r0, #1
    4eb4:	d005      	beq.n	4ec2 <usart_init+0x29e>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    4eb6:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    4eb8:	0c00      	lsrs	r0, r0, #16
    4eba:	b2c0      	uxtb	r0, r0
    4ebc:	0031      	movs	r1, r6
    4ebe:	4b3a      	ldr	r3, [pc, #232]	; (4fa8 <usart_init+0x384>)
    4ec0:	4798      	blx	r3
    4ec2:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    4ec4:	2f04      	cmp	r7, #4
    4ec6:	d1eb      	bne.n	4ea0 <usart_init+0x27c>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
    4ec8:	2300      	movs	r3, #0
    4eca:	60eb      	str	r3, [r5, #12]
    4ecc:	612b      	str	r3, [r5, #16]
    4ece:	616b      	str	r3, [r5, #20]
    4ed0:	61ab      	str	r3, [r5, #24]
    4ed2:	61eb      	str	r3, [r5, #28]
    4ed4:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
    4ed6:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    4ed8:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    4eda:	2200      	movs	r2, #0
    4edc:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    4ede:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    4ee0:	3330      	adds	r3, #48	; 0x30
    4ee2:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    4ee4:	3301      	adds	r3, #1
    4ee6:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    4ee8:	3301      	adds	r3, #1
    4eea:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    4eec:	3301      	adds	r3, #1
    4eee:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    4ef0:	6828      	ldr	r0, [r5, #0]
    4ef2:	4b22      	ldr	r3, [pc, #136]	; (4f7c <usart_init+0x358>)
    4ef4:	4798      	blx	r3
    4ef6:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    4ef8:	492c      	ldr	r1, [pc, #176]	; (4fac <usart_init+0x388>)
    4efa:	4b2d      	ldr	r3, [pc, #180]	; (4fb0 <usart_init+0x38c>)
    4efc:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    4efe:	00a4      	lsls	r4, r4, #2
    4f00:	4b2c      	ldr	r3, [pc, #176]	; (4fb4 <usart_init+0x390>)
    4f02:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    4f04:	2300      	movs	r3, #0
    4f06:	e031      	b.n	4f6c <usart_init+0x348>
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    4f08:	ab0e      	add	r3, sp, #56	; 0x38
    4f0a:	2280      	movs	r2, #128	; 0x80
    4f0c:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    4f0e:	2200      	movs	r2, #0
    4f10:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    4f12:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    4f14:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
    4f16:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    4f18:	930a      	str	r3, [sp, #40]	; 0x28
    4f1a:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    4f1c:	930b      	str	r3, [sp, #44]	; 0x2c
    4f1e:	6c33      	ldr	r3, [r6, #64]	; 0x40
    4f20:	930c      	str	r3, [sp, #48]	; 0x30
    4f22:	6c73      	ldr	r3, [r6, #68]	; 0x44
    4f24:	9302      	str	r3, [sp, #8]
    4f26:	930d      	str	r3, [sp, #52]	; 0x34
    4f28:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    4f2a:	ae0e      	add	r6, sp, #56	; 0x38
    4f2c:	e7b8      	b.n	4ea0 <usart_init+0x27c>
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    4f2e:	2310      	movs	r3, #16
    4f30:	9306      	str	r3, [sp, #24]
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    4f32:	2300      	movs	r3, #0
    4f34:	9307      	str	r3, [sp, #28]
    4f36:	e003      	b.n	4f40 <usart_init+0x31c>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    4f38:	2303      	movs	r3, #3
    4f3a:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    4f3c:	2300      	movs	r3, #0
    4f3e:	9307      	str	r3, [sp, #28]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    4f40:	6833      	ldr	r3, [r6, #0]
    4f42:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    4f44:	68f3      	ldr	r3, [r6, #12]
    4f46:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    4f48:	6973      	ldr	r3, [r6, #20]
    4f4a:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    4f4c:	7e33      	ldrb	r3, [r6, #24]
    4f4e:	9304      	str	r3, [sp, #16]
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    4f50:	232e      	movs	r3, #46	; 0x2e
    4f52:	5cf3      	ldrb	r3, [r6, r3]
    4f54:	4698      	mov	r8, r3

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    4f56:	6873      	ldr	r3, [r6, #4]
    4f58:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    4f5a:	2b00      	cmp	r3, #0
    4f5c:	d100      	bne.n	4f60 <usart_init+0x33c>
    4f5e:	e6f9      	b.n	4d54 <usart_init+0x130>
    4f60:	2380      	movs	r3, #128	; 0x80
    4f62:	055b      	lsls	r3, r3, #21
    4f64:	459a      	cmp	sl, r3
    4f66:	d100      	bne.n	4f6a <usart_init+0x346>
    4f68:	e6de      	b.n	4d28 <usart_init+0x104>
    4f6a:	e718      	b.n	4d9e <usart_init+0x17a>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    4f6c:	0018      	movs	r0, r3
    4f6e:	b011      	add	sp, #68	; 0x44
    4f70:	bc3c      	pop	{r2, r3, r4, r5}
    4f72:	4690      	mov	r8, r2
    4f74:	4699      	mov	r9, r3
    4f76:	46a2      	mov	sl, r4
    4f78:	46ab      	mov	fp, r5
    4f7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4f7c:	00004409 	.word	0x00004409
    4f80:	40000800 	.word	0x40000800
    4f84:	000058d5 	.word	0x000058d5
    4f88:	00005865 	.word	0x00005865
    4f8c:	00004231 	.word	0x00004231
    4f90:	000058f9 	.word	0x000058f9
    4f94:	00004041 	.word	0x00004041
    4f98:	00004069 	.word	0x00004069
    4f9c:	f0ffffff 	.word	0xf0ffffff
    4fa0:	41002000 	.word	0x41002000
    4fa4:	0000427d 	.word	0x0000427d
    4fa8:	000059d1 	.word	0x000059d1
    4fac:	00005055 	.word	0x00005055
    4fb0:	00004449 	.word	0x00004449
    4fb4:	20000dac 	.word	0x20000dac

00004fb8 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    4fb8:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    4fba:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    4fbc:	2a00      	cmp	r2, #0
    4fbe:	d00e      	beq.n	4fde <usart_write_wait+0x26>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    4fc0:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    4fc2:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    4fc4:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    4fc6:	2a00      	cmp	r2, #0
    4fc8:	d109      	bne.n	4fde <usart_write_wait+0x26>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    4fca:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    4fcc:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    4fce:	2a00      	cmp	r2, #0
    4fd0:	d1fc      	bne.n	4fcc <usart_write_wait+0x14>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    4fd2:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    4fd4:	2102      	movs	r1, #2
    4fd6:	7e1a      	ldrb	r2, [r3, #24]
    4fd8:	420a      	tst	r2, r1
    4fda:	d0fc      	beq.n	4fd6 <usart_write_wait+0x1e>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    4fdc:	2300      	movs	r3, #0
}
    4fde:	0018      	movs	r0, r3
    4fe0:	4770      	bx	lr
    4fe2:	46c0      	nop			; (mov r8, r8)

00004fe4 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    4fe4:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    4fe6:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    4fe8:	2a00      	cmp	r2, #0
    4fea:	d030      	beq.n	504e <usart_read_wait+0x6a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    4fec:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    4fee:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    4ff0:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    4ff2:	2a00      	cmp	r2, #0
    4ff4:	d12b      	bne.n	504e <usart_read_wait+0x6a>

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    4ff6:	6802      	ldr	r2, [r0, #0]
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    4ff8:	7e10      	ldrb	r0, [r2, #24]
    4ffa:	0740      	lsls	r0, r0, #29
    4ffc:	d527      	bpl.n	504e <usart_read_wait+0x6a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    4ffe:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    5000:	2b00      	cmp	r3, #0
    5002:	d1fc      	bne.n	4ffe <usart_read_wait+0x1a>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    5004:	8b53      	ldrh	r3, [r2, #26]
    5006:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    5008:	0658      	lsls	r0, r3, #25
    500a:	d01d      	beq.n	5048 <usart_read_wait+0x64>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    500c:	0798      	lsls	r0, r3, #30
    500e:	d503      	bpl.n	5018 <usart_read_wait+0x34>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    5010:	2302      	movs	r3, #2
    5012:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_BAD_FORMAT;
    5014:	3318      	adds	r3, #24
    5016:	e01a      	b.n	504e <usart_read_wait+0x6a>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    5018:	0758      	lsls	r0, r3, #29
    501a:	d503      	bpl.n	5024 <usart_read_wait+0x40>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    501c:	2304      	movs	r3, #4
    501e:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_OVERFLOW;
    5020:	331a      	adds	r3, #26
    5022:	e014      	b.n	504e <usart_read_wait+0x6a>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    5024:	07d8      	lsls	r0, r3, #31
    5026:	d503      	bpl.n	5030 <usart_read_wait+0x4c>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    5028:	2301      	movs	r3, #1
    502a:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_BAD_DATA;
    502c:	3312      	adds	r3, #18
    502e:	e00e      	b.n	504e <usart_read_wait+0x6a>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    5030:	06d8      	lsls	r0, r3, #27
    5032:	d503      	bpl.n	503c <usart_read_wait+0x58>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    5034:	2310      	movs	r3, #16
    5036:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_PROTOCOL;
    5038:	3332      	adds	r3, #50	; 0x32
    503a:	e008      	b.n	504e <usart_read_wait+0x6a>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    503c:	069b      	lsls	r3, r3, #26
    503e:	d503      	bpl.n	5048 <usart_read_wait+0x64>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    5040:	2320      	movs	r3, #32
    5042:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_PACKET_COLLISION;
    5044:	3321      	adds	r3, #33	; 0x21
    5046:	e002      	b.n	504e <usart_read_wait+0x6a>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    5048:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    504a:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
    504c:	2300      	movs	r3, #0
}
    504e:	0018      	movs	r0, r3
    5050:	4770      	bx	lr
    5052:	46c0      	nop			; (mov r8, r8)

00005054 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    5054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    5056:	0080      	lsls	r0, r0, #2
    5058:	4b61      	ldr	r3, [pc, #388]	; (51e0 <_usart_interrupt_handler+0x18c>)
    505a:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    505c:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    505e:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    5060:	2b00      	cmp	r3, #0
    5062:	d1fc      	bne.n	505e <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    5064:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    5066:	7da6      	ldrb	r6, [r4, #22]
    5068:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    506a:	2330      	movs	r3, #48	; 0x30
    506c:	5ceb      	ldrb	r3, [r5, r3]
    506e:	2231      	movs	r2, #49	; 0x31
    5070:	5caf      	ldrb	r7, [r5, r2]
    5072:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    5074:	07f3      	lsls	r3, r6, #31
    5076:	d522      	bpl.n	50be <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    5078:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    507a:	b29b      	uxth	r3, r3
    507c:	2b00      	cmp	r3, #0
    507e:	d01c      	beq.n	50ba <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    5080:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    5082:	7813      	ldrb	r3, [r2, #0]
    5084:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    5086:	1c51      	adds	r1, r2, #1
    5088:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    508a:	7969      	ldrb	r1, [r5, #5]
    508c:	2901      	cmp	r1, #1
    508e:	d001      	beq.n	5094 <_usart_interrupt_handler+0x40>
	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
		if (module->remaining_tx_buffer_length) {
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    5090:	b29b      	uxth	r3, r3
    5092:	e004      	b.n	509e <_usart_interrupt_handler+0x4a>
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    5094:	7851      	ldrb	r1, [r2, #1]
    5096:	0209      	lsls	r1, r1, #8
    5098:	430b      	orrs	r3, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    509a:	3202      	adds	r2, #2
    509c:	62aa      	str	r2, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    509e:	05db      	lsls	r3, r3, #23
    50a0:	0ddb      	lsrs	r3, r3, #23
    50a2:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    50a4:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    50a6:	3b01      	subs	r3, #1
    50a8:	b29b      	uxth	r3, r3
    50aa:	85eb      	strh	r3, [r5, #46]	; 0x2e
    50ac:	2b00      	cmp	r3, #0
    50ae:	d106      	bne.n	50be <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    50b0:	3301      	adds	r3, #1
    50b2:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    50b4:	3301      	adds	r3, #1
    50b6:	75a3      	strb	r3, [r4, #22]
    50b8:	e001      	b.n	50be <_usart_interrupt_handler+0x6a>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    50ba:	2301      	movs	r3, #1
    50bc:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    50be:	07b3      	lsls	r3, r6, #30
    50c0:	d509      	bpl.n	50d6 <_usart_interrupt_handler+0x82>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    50c2:	2302      	movs	r3, #2
    50c4:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    50c6:	2200      	movs	r2, #0
    50c8:	3331      	adds	r3, #49	; 0x31
    50ca:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    50cc:	07fb      	lsls	r3, r7, #31
    50ce:	d502      	bpl.n	50d6 <_usart_interrupt_handler+0x82>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    50d0:	0028      	movs	r0, r5
    50d2:	68eb      	ldr	r3, [r5, #12]
    50d4:	4798      	blx	r3
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    50d6:	0773      	lsls	r3, r6, #29
    50d8:	d563      	bpl.n	51a2 <_usart_interrupt_handler+0x14e>

		if (module->remaining_rx_buffer_length) {
    50da:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    50dc:	b29b      	uxth	r3, r3
    50de:	2b00      	cmp	r3, #0
    50e0:	d05d      	beq.n	519e <_usart_interrupt_handler+0x14a>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    50e2:	8b63      	ldrh	r3, [r4, #26]
    50e4:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    50e6:	071a      	lsls	r2, r3, #28
    50e8:	d402      	bmi.n	50f0 <_usart_interrupt_handler+0x9c>
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    50ea:	227f      	movs	r2, #127	; 0x7f
    50ec:	4013      	ands	r3, r2
    50ee:	e001      	b.n	50f4 <_usart_interrupt_handler+0xa0>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    50f0:	2277      	movs	r2, #119	; 0x77
    50f2:	4013      	ands	r3, r2
			}
#endif
#ifdef FEATURE_USART_LIN_MASTER
			/* TXE status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_TXE) {
    50f4:	065a      	lsls	r2, r3, #25
    50f6:	d501      	bpl.n	50fc <_usart_interrupt_handler+0xa8>
				error_code &= ~SERCOM_USART_STATUS_TXE;
    50f8:	2240      	movs	r2, #64	; 0x40
    50fa:	4393      	bics	r3, r2
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    50fc:	2b00      	cmp	r3, #0
    50fe:	d02c      	beq.n	515a <_usart_interrupt_handler+0x106>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    5100:	079a      	lsls	r2, r3, #30
    5102:	d505      	bpl.n	5110 <_usart_interrupt_handler+0xbc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    5104:	221a      	movs	r2, #26
    5106:	2332      	movs	r3, #50	; 0x32
    5108:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    510a:	3b30      	subs	r3, #48	; 0x30
    510c:	8363      	strh	r3, [r4, #26]
    510e:	e01e      	b.n	514e <_usart_interrupt_handler+0xfa>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    5110:	075a      	lsls	r2, r3, #29
    5112:	d505      	bpl.n	5120 <_usart_interrupt_handler+0xcc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    5114:	221e      	movs	r2, #30
    5116:	2332      	movs	r3, #50	; 0x32
    5118:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    511a:	3b2e      	subs	r3, #46	; 0x2e
    511c:	8363      	strh	r3, [r4, #26]
    511e:	e016      	b.n	514e <_usart_interrupt_handler+0xfa>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    5120:	07da      	lsls	r2, r3, #31
    5122:	d505      	bpl.n	5130 <_usart_interrupt_handler+0xdc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    5124:	2213      	movs	r2, #19
    5126:	2332      	movs	r3, #50	; 0x32
    5128:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    512a:	3b31      	subs	r3, #49	; 0x31
    512c:	8363      	strh	r3, [r4, #26]
    512e:	e00e      	b.n	514e <_usart_interrupt_handler+0xfa>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    5130:	06da      	lsls	r2, r3, #27
    5132:	d505      	bpl.n	5140 <_usart_interrupt_handler+0xec>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    5134:	2242      	movs	r2, #66	; 0x42
    5136:	2332      	movs	r3, #50	; 0x32
    5138:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    513a:	3b22      	subs	r3, #34	; 0x22
    513c:	8363      	strh	r3, [r4, #26]
    513e:	e006      	b.n	514e <_usart_interrupt_handler+0xfa>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    5140:	069b      	lsls	r3, r3, #26
    5142:	d504      	bpl.n	514e <_usart_interrupt_handler+0xfa>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    5144:	2241      	movs	r2, #65	; 0x41
    5146:	2332      	movs	r3, #50	; 0x32
    5148:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    514a:	3b12      	subs	r3, #18
    514c:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    514e:	077b      	lsls	r3, r7, #29
    5150:	d527      	bpl.n	51a2 <_usart_interrupt_handler+0x14e>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    5152:	0028      	movs	r0, r5
    5154:	696b      	ldr	r3, [r5, #20]
    5156:	4798      	blx	r3
    5158:	e023      	b.n	51a2 <_usart_interrupt_handler+0x14e>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    515a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    515c:	05db      	lsls	r3, r3, #23
    515e:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    5160:	b2da      	uxtb	r2, r3
    5162:	6a69      	ldr	r1, [r5, #36]	; 0x24
    5164:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    5166:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    5168:	1c51      	adds	r1, r2, #1
    516a:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    516c:	7969      	ldrb	r1, [r5, #5]
    516e:	2901      	cmp	r1, #1
    5170:	d104      	bne.n	517c <_usart_interrupt_handler+0x128>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    5172:	0a1b      	lsrs	r3, r3, #8
    5174:	7053      	strb	r3, [r2, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    5176:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    5178:	3301      	adds	r3, #1
    517a:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    517c:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    517e:	3b01      	subs	r3, #1
    5180:	b29b      	uxth	r3, r3
    5182:	85ab      	strh	r3, [r5, #44]	; 0x2c
    5184:	2b00      	cmp	r3, #0
    5186:	d10c      	bne.n	51a2 <_usart_interrupt_handler+0x14e>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    5188:	3304      	adds	r3, #4
    518a:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    518c:	2200      	movs	r2, #0
    518e:	332e      	adds	r3, #46	; 0x2e
    5190:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    5192:	07bb      	lsls	r3, r7, #30
    5194:	d505      	bpl.n	51a2 <_usart_interrupt_handler+0x14e>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    5196:	0028      	movs	r0, r5
    5198:	692b      	ldr	r3, [r5, #16]
    519a:	4798      	blx	r3
    519c:	e001      	b.n	51a2 <_usart_interrupt_handler+0x14e>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    519e:	2304      	movs	r3, #4
    51a0:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    51a2:	06f3      	lsls	r3, r6, #27
    51a4:	d507      	bpl.n	51b6 <_usart_interrupt_handler+0x162>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    51a6:	2310      	movs	r3, #16
    51a8:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    51aa:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    51ac:	06fb      	lsls	r3, r7, #27
    51ae:	d502      	bpl.n	51b6 <_usart_interrupt_handler+0x162>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    51b0:	0028      	movs	r0, r5
    51b2:	69eb      	ldr	r3, [r5, #28]
    51b4:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    51b6:	06b3      	lsls	r3, r6, #26
    51b8:	d507      	bpl.n	51ca <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    51ba:	2320      	movs	r3, #32
    51bc:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    51be:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    51c0:	073b      	lsls	r3, r7, #28
    51c2:	d502      	bpl.n	51ca <_usart_interrupt_handler+0x176>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    51c4:	0028      	movs	r0, r5
    51c6:	69ab      	ldr	r3, [r5, #24]
    51c8:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    51ca:	0733      	lsls	r3, r6, #28
    51cc:	d507      	bpl.n	51de <_usart_interrupt_handler+0x18a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    51ce:	2308      	movs	r3, #8
    51d0:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    51d2:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    51d4:	06bb      	lsls	r3, r7, #26
    51d6:	d502      	bpl.n	51de <_usart_interrupt_handler+0x18a>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    51d8:	6a2b      	ldr	r3, [r5, #32]
    51da:	0028      	movs	r0, r5
    51dc:	4798      	blx	r3
		}
	}
#endif
}
    51de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    51e0:	20000dac 	.word	0x20000dac

000051e4 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    51e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    51e6:	4647      	mov	r7, r8
    51e8:	b480      	push	{r7}
    51ea:	000c      	movs	r4, r1
    51ec:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    51ee:	2800      	cmp	r0, #0
    51f0:	d10d      	bne.n	520e <_read+0x2a>
		return -1;
	}

	for (; len > 0; --len) {
    51f2:	2a00      	cmp	r2, #0
    51f4:	dd0e      	ble.n	5214 <_read+0x30>
    51f6:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    51f8:	4e08      	ldr	r6, [pc, #32]	; (521c <_read+0x38>)
    51fa:	4d09      	ldr	r5, [pc, #36]	; (5220 <_read+0x3c>)
    51fc:	6830      	ldr	r0, [r6, #0]
    51fe:	0021      	movs	r1, r4
    5200:	682b      	ldr	r3, [r5, #0]
    5202:	4798      	blx	r3
		ptr++;
    5204:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    5206:	42a7      	cmp	r7, r4
    5208:	d1f8      	bne.n	51fc <_read+0x18>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
    520a:	4640      	mov	r0, r8
    520c:	e003      	b.n	5216 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
    520e:	2001      	movs	r0, #1
    5210:	4240      	negs	r0, r0
    5212:	e000      	b.n	5216 <_read+0x32>
	}

	for (; len > 0; --len) {
    5214:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
    5216:	bc04      	pop	{r2}
    5218:	4690      	mov	r8, r2
    521a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    521c:	20000dcc 	.word	0x20000dcc
    5220:	20000dc4 	.word	0x20000dc4

00005224 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    5224:	b5f0      	push	{r4, r5, r6, r7, lr}
    5226:	4647      	mov	r7, r8
    5228:	b480      	push	{r7}
    522a:	000e      	movs	r6, r1
    522c:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    522e:	3801      	subs	r0, #1
    5230:	2802      	cmp	r0, #2
    5232:	d811      	bhi.n	5258 <_write+0x34>
		return -1;
	}

	for (; len != 0; --len) {
    5234:	2a00      	cmp	r2, #0
    5236:	d012      	beq.n	525e <_write+0x3a>
    5238:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    523a:	4b0c      	ldr	r3, [pc, #48]	; (526c <_write+0x48>)
    523c:	4698      	mov	r8, r3
    523e:	4f0c      	ldr	r7, [pc, #48]	; (5270 <_write+0x4c>)
    5240:	4643      	mov	r3, r8
    5242:	6818      	ldr	r0, [r3, #0]
    5244:	5d31      	ldrb	r1, [r6, r4]
    5246:	683b      	ldr	r3, [r7, #0]
    5248:	4798      	blx	r3
    524a:	2800      	cmp	r0, #0
    524c:	db09      	blt.n	5262 <_write+0x3e>
			return -1;
		}
		++nChars;
    524e:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    5250:	42a5      	cmp	r5, r4
    5252:	d1f5      	bne.n	5240 <_write+0x1c>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
    5254:	0020      	movs	r0, r4
    5256:	e006      	b.n	5266 <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
    5258:	2001      	movs	r0, #1
    525a:	4240      	negs	r0, r0
    525c:	e003      	b.n	5266 <_write+0x42>
	}

	for (; len != 0; --len) {
    525e:	2000      	movs	r0, #0
    5260:	e001      	b.n	5266 <_write+0x42>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
    5262:	2001      	movs	r0, #1
    5264:	4240      	negs	r0, r0
		}
		++nChars;
	}
	return nChars;
}
    5266:	bc04      	pop	{r2}
    5268:	4690      	mov	r8, r2
    526a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    526c:	20000dcc 	.word	0x20000dcc
    5270:	20000dc8 	.word	0x20000dc8

00005274 <Configure_Led>:
  * @param  None
  * @retval None
  */

void Configure_Led(void)
{
    5274:	b5f0      	push	{r4, r5, r6, r7, lr}
    5276:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    5278:	ac01      	add	r4, sp, #4
    527a:	2501      	movs	r5, #1
    527c:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    527e:	2300      	movs	r3, #0
    5280:	70a3      	strb	r3, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    5282:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED0_PIN, &pin_conf);
    5284:	0021      	movs	r1, r4
    5286:	201b      	movs	r0, #27
    5288:	4f07      	ldr	r7, [pc, #28]	; (52a8 <Configure_Led+0x34>)
    528a:	47b8      	blx	r7

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    528c:	2682      	movs	r6, #130	; 0x82
    528e:	05f6      	lsls	r6, r6, #23
    5290:	2380      	movs	r3, #128	; 0x80
    5292:	051b      	lsls	r3, r3, #20
    5294:	6173      	str	r3, [r6, #20]
	port_pin_set_output_level(LED0_PIN, LED0_INACTIVE);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    5296:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED1_PIN, &pin_conf);
    5298:	0021      	movs	r1, r4
    529a:	201c      	movs	r0, #28
    529c:	47b8      	blx	r7
    529e:	2380      	movs	r3, #128	; 0x80
    52a0:	055b      	lsls	r3, r3, #21
    52a2:	6173      	str	r3, [r6, #20]
	port_pin_set_output_level(LED1_PIN, LED1_INACTIVE);

}
    52a4:	b003      	add	sp, #12
    52a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    52a8:	0000401d 	.word	0x0000401d

000052ac <SysLED_RunProtect>:
NOTICE			: 红灯2S灭250ms亮,绿灯灭
DATE			: 2016/07/21
*****************************************************************************/
void SysLED_RunProtect(void)
{
	led_250ms_tick++;
    52ac:	4a11      	ldr	r2, [pc, #68]	; (52f4 <SysLED_RunProtect+0x48>)
    52ae:	7813      	ldrb	r3, [r2, #0]
    52b0:	3301      	adds	r3, #1
    52b2:	b2db      	uxtb	r3, r3
    52b4:	7013      	strb	r3, [r2, #0]
	if(led_250ms_tick > LED_DISPLAY_2S)
    52b6:	2b08      	cmp	r3, #8
    52b8:	d910      	bls.n	52dc <SysLED_RunProtect+0x30>
	{
		if(led_250ms_tick >(LED_DISPLAY_2S+1))
    52ba:	2b09      	cmp	r3, #9
    52bc:	d908      	bls.n	52d0 <SysLED_RunProtect+0x24>
		{
			led_250ms_tick =0;
    52be:	2200      	movs	r2, #0
    52c0:	4b0c      	ldr	r3, [pc, #48]	; (52f4 <SysLED_RunProtect+0x48>)
    52c2:	701a      	strb	r2, [r3, #0]
    52c4:	2280      	movs	r2, #128	; 0x80
    52c6:	0512      	lsls	r2, r2, #20
    52c8:	2382      	movs	r3, #130	; 0x82
    52ca:	05db      	lsls	r3, r3, #23
    52cc:	615a      	str	r2, [r3, #20]
    52ce:	e00a      	b.n	52e6 <SysLED_RunProtect+0x3a>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    52d0:	2280      	movs	r2, #128	; 0x80
    52d2:	0512      	lsls	r2, r2, #20
    52d4:	2382      	movs	r3, #130	; 0x82
    52d6:	05db      	lsls	r3, r3, #23
    52d8:	619a      	str	r2, [r3, #24]
    52da:	e004      	b.n	52e6 <SysLED_RunProtect+0x3a>
	} else {
		port_base->OUTCLR.reg = pin_mask;
    52dc:	2280      	movs	r2, #128	; 0x80
    52de:	0512      	lsls	r2, r2, #20
    52e0:	2382      	movs	r3, #130	; 0x82
    52e2:	05db      	lsls	r3, r3, #23
    52e4:	615a      	str	r2, [r3, #20]
    52e6:	2280      	movs	r2, #128	; 0x80
    52e8:	0552      	lsls	r2, r2, #21
    52ea:	2382      	movs	r3, #130	; 0x82
    52ec:	05db      	lsls	r3, r3, #23
    52ee:	615a      	str	r2, [r3, #20]
	else
	{
		Bsp_LED0_Off();
	}
	Bsp_LED1_Off();
}
    52f0:	4770      	bx	lr
    52f2:	46c0      	nop			; (mov r8, r8)
    52f4:	20000dd0 	.word	0x20000dd0

000052f8 <SysLED_ChgNormal>:
NOTICE			: 绿灯1S灭250ms亮,红灯灭
DATE			: 2016/07/21
*****************************************************************************/
void SysLED_ChgNormal(void)
{
	led_250ms_tick++;
    52f8:	4a11      	ldr	r2, [pc, #68]	; (5340 <SysLED_ChgNormal+0x48>)
    52fa:	7813      	ldrb	r3, [r2, #0]
    52fc:	3301      	adds	r3, #1
    52fe:	b2db      	uxtb	r3, r3
    5300:	7013      	strb	r3, [r2, #0]
	if(led_250ms_tick > (LED_DISPLAY_2S>>1))
    5302:	2b04      	cmp	r3, #4
    5304:	d910      	bls.n	5328 <SysLED_ChgNormal+0x30>
	{
		if(led_250ms_tick >((LED_DISPLAY_2S>>1)+1))
    5306:	2b05      	cmp	r3, #5
    5308:	d908      	bls.n	531c <SysLED_ChgNormal+0x24>
		{
			led_250ms_tick =0;
    530a:	2200      	movs	r2, #0
    530c:	4b0c      	ldr	r3, [pc, #48]	; (5340 <SysLED_ChgNormal+0x48>)
    530e:	701a      	strb	r2, [r3, #0]
    5310:	2280      	movs	r2, #128	; 0x80
    5312:	0552      	lsls	r2, r2, #21
    5314:	2382      	movs	r3, #130	; 0x82
    5316:	05db      	lsls	r3, r3, #23
    5318:	615a      	str	r2, [r3, #20]
    531a:	e00a      	b.n	5332 <SysLED_ChgNormal+0x3a>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    531c:	2280      	movs	r2, #128	; 0x80
    531e:	0552      	lsls	r2, r2, #21
    5320:	2382      	movs	r3, #130	; 0x82
    5322:	05db      	lsls	r3, r3, #23
    5324:	619a      	str	r2, [r3, #24]
    5326:	e004      	b.n	5332 <SysLED_ChgNormal+0x3a>
	} else {
		port_base->OUTCLR.reg = pin_mask;
    5328:	2280      	movs	r2, #128	; 0x80
    532a:	0552      	lsls	r2, r2, #21
    532c:	2382      	movs	r3, #130	; 0x82
    532e:	05db      	lsls	r3, r3, #23
    5330:	615a      	str	r2, [r3, #20]
    5332:	2280      	movs	r2, #128	; 0x80
    5334:	0512      	lsls	r2, r2, #20
    5336:	2382      	movs	r3, #130	; 0x82
    5338:	05db      	lsls	r3, r3, #23
    533a:	615a      	str	r2, [r3, #20]
	else
	{
		Bsp_LED1_Off();
	}
	Bsp_LED0_Off();
}
    533c:	4770      	bx	lr
    533e:	46c0      	nop			; (mov r8, r8)
    5340:	20000dd0 	.word	0x20000dd0

00005344 <SysLED_RunNormal>:
NOTICE			: 绿灯2S灭250ms亮,红灯灭
DATE			: 2016/07/21
*****************************************************************************/
void SysLED_RunNormal(void)
{
	led_250ms_tick++;
    5344:	4a11      	ldr	r2, [pc, #68]	; (538c <SysLED_RunNormal+0x48>)
    5346:	7813      	ldrb	r3, [r2, #0]
    5348:	3301      	adds	r3, #1
    534a:	b2db      	uxtb	r3, r3
    534c:	7013      	strb	r3, [r2, #0]
	if(led_250ms_tick > LED_DISPLAY_2S)
    534e:	2b08      	cmp	r3, #8
    5350:	d910      	bls.n	5374 <SysLED_RunNormal+0x30>
	{
		if(led_250ms_tick >(LED_DISPLAY_2S+1))
    5352:	2b09      	cmp	r3, #9
    5354:	d908      	bls.n	5368 <SysLED_RunNormal+0x24>
		{
			led_250ms_tick =0;
    5356:	2200      	movs	r2, #0
    5358:	4b0c      	ldr	r3, [pc, #48]	; (538c <SysLED_RunNormal+0x48>)
    535a:	701a      	strb	r2, [r3, #0]
    535c:	2280      	movs	r2, #128	; 0x80
    535e:	0552      	lsls	r2, r2, #21
    5360:	2382      	movs	r3, #130	; 0x82
    5362:	05db      	lsls	r3, r3, #23
    5364:	615a      	str	r2, [r3, #20]
    5366:	e00a      	b.n	537e <SysLED_RunNormal+0x3a>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    5368:	2280      	movs	r2, #128	; 0x80
    536a:	0552      	lsls	r2, r2, #21
    536c:	2382      	movs	r3, #130	; 0x82
    536e:	05db      	lsls	r3, r3, #23
    5370:	619a      	str	r2, [r3, #24]
    5372:	e004      	b.n	537e <SysLED_RunNormal+0x3a>
	} else {
		port_base->OUTCLR.reg = pin_mask;
    5374:	2280      	movs	r2, #128	; 0x80
    5376:	0552      	lsls	r2, r2, #21
    5378:	2382      	movs	r3, #130	; 0x82
    537a:	05db      	lsls	r3, r3, #23
    537c:	615a      	str	r2, [r3, #20]
    537e:	2280      	movs	r2, #128	; 0x80
    5380:	0512      	lsls	r2, r2, #20
    5382:	2382      	movs	r3, #130	; 0x82
    5384:	05db      	lsls	r3, r3, #23
    5386:	615a      	str	r2, [r3, #20]
	else
	{
		Bsp_LED1_Off();
	}
	Bsp_LED0_Off();
    5388:	4770      	bx	lr
    538a:	46c0      	nop			; (mov r8, r8)
    538c:	20000dd0 	.word	0x20000dd0

00005390 <SysLED_Display>:
OUTPUT			: None
NOTICE			: LED显示逻辑判断
DATE			: 2016/07/21
*****************************************************************************/
void SysLED_Display(void)
{
    5390:	b510      	push	{r4, lr}
	if(sys_states.val.sys_sw_nconnect_flag == 1)
    5392:	4b23      	ldr	r3, [pc, #140]	; (5420 <SysLED_Display+0x90>)
    5394:	785b      	ldrb	r3, [r3, #1]
    5396:	065a      	lsls	r2, r3, #25
    5398:	d508      	bpl.n	53ac <SysLED_Display+0x1c>
    539a:	2382      	movs	r3, #130	; 0x82
    539c:	05db      	lsls	r3, r3, #23
    539e:	2280      	movs	r2, #128	; 0x80
    53a0:	0512      	lsls	r2, r2, #20
    53a2:	615a      	str	r2, [r3, #20]
    53a4:	2280      	movs	r2, #128	; 0x80
    53a6:	0552      	lsls	r2, r2, #21
    53a8:	615a      	str	r2, [r3, #20]
    53aa:	e037      	b.n	541c <SysLED_Display+0x8c>
		Bsp_LED0_Off();//red
		Bsp_LED1_Off();//green
	}
	else
	{
		if(sys_err_flags.VAL >0)
    53ac:	4a1d      	ldr	r2, [pc, #116]	; (5424 <SysLED_Display+0x94>)
    53ae:	8812      	ldrh	r2, [r2, #0]
    53b0:	2a00      	cmp	r2, #0
    53b2:	d008      	beq.n	53c6 <SysLED_Display+0x36>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    53b4:	2382      	movs	r3, #130	; 0x82
    53b6:	05db      	lsls	r3, r3, #23
    53b8:	2280      	movs	r2, #128	; 0x80
    53ba:	0512      	lsls	r2, r2, #20
    53bc:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
    53be:	2280      	movs	r2, #128	; 0x80
    53c0:	0552      	lsls	r2, r2, #21
    53c2:	615a      	str	r2, [r3, #20]
    53c4:	e02a      	b.n	541c <SysLED_Display+0x8c>
		Bsp_LED0_On();
		Bsp_LED1_Off();
		}
		else
		{
			if((afe_flags.val.afe_dfrv_autoprotect_flag == 1)||(sys_states.val.soft_dch_protect ==1))
    53c6:	4a18      	ldr	r2, [pc, #96]	; (5428 <SysLED_Display+0x98>)
    53c8:	7852      	ldrb	r2, [r2, #1]
    53ca:	0692      	lsls	r2, r2, #26
    53cc:	d401      	bmi.n	53d2 <SysLED_Display+0x42>
    53ce:	079b      	lsls	r3, r3, #30
    53d0:	d502      	bpl.n	53d8 <SysLED_Display+0x48>
			{
				SysLED_RunProtect();
    53d2:	4b16      	ldr	r3, [pc, #88]	; (542c <SysLED_Display+0x9c>)
    53d4:	4798      	blx	r3
    53d6:	e021      	b.n	541c <SysLED_Display+0x8c>
			}
			else
			{
				if(g_sys_cap.val.re_cap_rate>95)//满电
    53d8:	4b15      	ldr	r3, [pc, #84]	; (5430 <SysLED_Display+0xa0>)
    53da:	7c9b      	ldrb	r3, [r3, #18]
    53dc:	b2db      	uxtb	r3, r3
    53de:	2b5f      	cmp	r3, #95	; 0x5f
    53e0:	d908      	bls.n	53f4 <SysLED_Display+0x64>
    53e2:	2382      	movs	r3, #130	; 0x82
    53e4:	05db      	lsls	r3, r3, #23
    53e6:	2280      	movs	r2, #128	; 0x80
    53e8:	0512      	lsls	r2, r2, #20
    53ea:	615a      	str	r2, [r3, #20]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    53ec:	2280      	movs	r2, #128	; 0x80
    53ee:	0552      	lsls	r2, r2, #21
    53f0:	619a      	str	r2, [r3, #24]
    53f2:	e013      	b.n	541c <SysLED_Display+0x8c>
					Bsp_LED0_Off();
					Bsp_LED1_On();
				}
				else
				{
					if(sys_states.val.sys_chg_state == 1)
    53f4:	4b0a      	ldr	r3, [pc, #40]	; (5420 <SysLED_Display+0x90>)
    53f6:	781b      	ldrb	r3, [r3, #0]
    53f8:	075a      	lsls	r2, r3, #29
    53fa:	d502      	bpl.n	5402 <SysLED_Display+0x72>
					{
						SysLED_ChgNormal();
    53fc:	4b0d      	ldr	r3, [pc, #52]	; (5434 <SysLED_Display+0xa4>)
    53fe:	4798      	blx	r3
    5400:	e00c      	b.n	541c <SysLED_Display+0x8c>
					}
					else
					{
						if(sys_states.val.sys_dch_state == 1)
    5402:	071b      	lsls	r3, r3, #28
    5404:	d508      	bpl.n	5418 <SysLED_Display+0x88>
    5406:	2382      	movs	r3, #130	; 0x82
    5408:	05db      	lsls	r3, r3, #23
    540a:	2280      	movs	r2, #128	; 0x80
    540c:	0512      	lsls	r2, r2, #20
    540e:	619a      	str	r2, [r3, #24]
    5410:	2280      	movs	r2, #128	; 0x80
    5412:	0552      	lsls	r2, r2, #21
    5414:	619a      	str	r2, [r3, #24]
    5416:	e001      	b.n	541c <SysLED_Display+0x8c>
							Bsp_LED0_On();//red
							Bsp_LED1_On();//green
						}
						else
						{
							SysLED_RunNormal();
    5418:	4b07      	ldr	r3, [pc, #28]	; (5438 <SysLED_Display+0xa8>)
    541a:	4798      	blx	r3
					}
				}
			}
		}
	}
}
    541c:	bd10      	pop	{r4, pc}
    541e:	46c0      	nop			; (mov r8, r8)
    5420:	200010b8 	.word	0x200010b8
    5424:	20000f88 	.word	0x20000f88
    5428:	20001094 	.word	0x20001094
    542c:	000052ad 	.word	0x000052ad
    5430:	20000ecc 	.word	0x20000ecc
    5434:	000052f9 	.word	0x000052f9
    5438:	00005345 	.word	0x00005345

0000543c <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    543c:	b570      	push	{r4, r5, r6, lr}
    543e:	b082      	sub	sp, #8
    5440:	0005      	movs	r5, r0
    5442:	000e      	movs	r6, r1
	uint16_t temp = 0;
    5444:	2200      	movs	r2, #0
    5446:	466b      	mov	r3, sp
    5448:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    544a:	4c06      	ldr	r4, [pc, #24]	; (5464 <usart_serial_getchar+0x28>)
    544c:	466b      	mov	r3, sp
    544e:	1d99      	adds	r1, r3, #6
    5450:	0028      	movs	r0, r5
    5452:	47a0      	blx	r4
    5454:	2800      	cmp	r0, #0
    5456:	d1f9      	bne.n	544c <usart_serial_getchar+0x10>

	*c = temp;
    5458:	466b      	mov	r3, sp
    545a:	3306      	adds	r3, #6
    545c:	881b      	ldrh	r3, [r3, #0]
    545e:	7033      	strb	r3, [r6, #0]
}
    5460:	b002      	add	sp, #8
    5462:	bd70      	pop	{r4, r5, r6, pc}
    5464:	00004fe5 	.word	0x00004fe5

00005468 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
    5468:	b570      	push	{r4, r5, r6, lr}
    546a:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    546c:	b28c      	uxth	r4, r1
    546e:	4e03      	ldr	r6, [pc, #12]	; (547c <usart_serial_putchar+0x14>)
    5470:	0021      	movs	r1, r4
    5472:	0028      	movs	r0, r5
    5474:	47b0      	blx	r6
    5476:	2800      	cmp	r0, #0
    5478:	d1fa      	bne.n	5470 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
    547a:	bd70      	pop	{r4, r5, r6, pc}
    547c:	00004fb9 	.word	0x00004fb9

00005480 <Configure_Usart>:
  * @param  None
  * @retval None
  */

void Configure_Usart(void)
{
    5480:	b5f0      	push	{r4, r5, r6, r7, lr}
    5482:	b093      	sub	sp, #76	; 0x4c
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    5484:	2380      	movs	r3, #128	; 0x80
    5486:	05db      	lsls	r3, r3, #23
    5488:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    548a:	2300      	movs	r3, #0
    548c:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    548e:	22ff      	movs	r2, #255	; 0xff
    5490:	4669      	mov	r1, sp
    5492:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    5494:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    5496:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    5498:	2401      	movs	r4, #1
    549a:	222c      	movs	r2, #44	; 0x2c
    549c:	548c      	strb	r4, [r1, r2]
	config->transmitter_enable = true;
    549e:	3201      	adds	r2, #1
    54a0:	548c      	strb	r4, [r1, r2]
	config->clock_polarity_inverted = false;
    54a2:	3201      	adds	r2, #1
    54a4:	548b      	strb	r3, [r1, r2]
	config->use_external_clock = false;
    54a6:	3201      	adds	r2, #1
    54a8:	548b      	strb	r3, [r1, r2]
	config->ext_clock_freq   = 0;
    54aa:	930c      	str	r3, [sp, #48]	; 0x30
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    54ac:	3205      	adds	r2, #5
    54ae:	548b      	strb	r3, [r1, r2]
	config->generator_source = GCLK_GENERATOR_0;
    54b0:	3201      	adds	r2, #1
    54b2:	548b      	strb	r3, [r1, r2]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    54b4:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    54b6:	2200      	movs	r2, #0
    54b8:	820b      	strh	r3, [r1, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    54ba:	76ca      	strb	r2, [r1, #27]
#endif

#ifdef FEATURE_USART_LIN_MASTER
	config->lin_node = LIN_INVALID_MODE;
    54bc:	9307      	str	r3, [sp, #28]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
    54be:	840b      	strh	r3, [r1, #32]
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
    54c0:	844b      	strh	r3, [r1, #34]	; 0x22
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    54c2:	760a      	strb	r2, [r1, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    54c4:	2324      	movs	r3, #36	; 0x24
    54c6:	54ca      	strb	r2, [r1, r3]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    54c8:	764a      	strb	r2, [r1, #25]
	config->receive_pulse_length                    = 19;
    54ca:	2313      	movs	r3, #19
    54cc:	768b      	strb	r3, [r1, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    54ce:	3313      	adds	r3, #19
    54d0:	54ca      	strb	r2, [r1, r3]
#endif
#ifdef FEATURE_USART_RS485
	config->rs485_guard_time = RS485_GUARD_TIME_0_BIT;
    54d2:	3b01      	subs	r3, #1
    54d4:	54ca      	strb	r2, [r1, r3]
	struct usart_config config_usart;
	usart_get_config_defaults(&config_usart);
	config_usart.baudrate    = USART1_BAUD;
    54d6:	2396      	movs	r3, #150	; 0x96
    54d8:	01db      	lsls	r3, r3, #7
    54da:	930a      	str	r3, [sp, #40]	; 0x28
	config_usart.mux_setting = USART1_SERCOM_MUX_SETTING;
    54dc:	2380      	movs	r3, #128	; 0x80
    54de:	035b      	lsls	r3, r3, #13
    54e0:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad0 = USART1_SERCOM_PINMUX_PAD0;
    54e2:	4b19      	ldr	r3, [pc, #100]	; (5548 <Configure_Usart+0xc8>)
    54e4:	930e      	str	r3, [sp, #56]	; 0x38
	config_usart.pinmux_pad1 = USART1_SERCOM_PINMUX_PAD1;
    54e6:	4b19      	ldr	r3, [pc, #100]	; (554c <Configure_Usart+0xcc>)
    54e8:	930f      	str	r3, [sp, #60]	; 0x3c
	config_usart.pinmux_pad2 = USART1_SERCOM_PINMUX_PAD2;
    54ea:	2301      	movs	r3, #1
    54ec:	425b      	negs	r3, r3
    54ee:	9310      	str	r3, [sp, #64]	; 0x40
	config_usart.pinmux_pad3 = USART1_SERCOM_PINMUX_PAD3;
    54f0:	9311      	str	r3, [sp, #68]	; 0x44
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    54f2:	4d17      	ldr	r5, [pc, #92]	; (5550 <Configure_Usart+0xd0>)
    54f4:	4b17      	ldr	r3, [pc, #92]	; (5554 <Configure_Usart+0xd4>)
    54f6:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    54f8:	4a17      	ldr	r2, [pc, #92]	; (5558 <Configure_Usart+0xd8>)
    54fa:	4b18      	ldr	r3, [pc, #96]	; (555c <Configure_Usart+0xdc>)
    54fc:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    54fe:	4a18      	ldr	r2, [pc, #96]	; (5560 <Configure_Usart+0xe0>)
    5500:	4b18      	ldr	r3, [pc, #96]	; (5564 <Configure_Usart+0xe4>)
    5502:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
    5504:	466a      	mov	r2, sp
    5506:	4918      	ldr	r1, [pc, #96]	; (5568 <Configure_Usart+0xe8>)
    5508:	0028      	movs	r0, r5
    550a:	4b18      	ldr	r3, [pc, #96]	; (556c <Configure_Usart+0xec>)
    550c:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    550e:	4f18      	ldr	r7, [pc, #96]	; (5570 <Configure_Usart+0xf0>)
    5510:	683b      	ldr	r3, [r7, #0]
    5512:	6898      	ldr	r0, [r3, #8]
    5514:	2100      	movs	r1, #0
    5516:	4e17      	ldr	r6, [pc, #92]	; (5574 <Configure_Usart+0xf4>)
    5518:	47b0      	blx	r6
	setbuf(stdin, NULL);
    551a:	683b      	ldr	r3, [r7, #0]
    551c:	6858      	ldr	r0, [r3, #4]
    551e:	2100      	movs	r1, #0
    5520:	47b0      	blx	r6
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    5522:	682e      	ldr	r6, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    5524:	0030      	movs	r0, r6
    5526:	4b14      	ldr	r3, [pc, #80]	; (5578 <Configure_Usart+0xf8>)
    5528:	4798      	blx	r3
    552a:	231f      	movs	r3, #31
    552c:	4018      	ands	r0, r3
    552e:	4084      	lsls	r4, r0
    5530:	4b12      	ldr	r3, [pc, #72]	; (557c <Configure_Usart+0xfc>)
    5532:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    5534:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    5536:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    5538:	2b00      	cmp	r3, #0
    553a:	d1fc      	bne.n	5536 <Configure_Usart+0xb6>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    553c:	6832      	ldr	r2, [r6, #0]
    553e:	3302      	adds	r3, #2
    5540:	4313      	orrs	r3, r2
    5542:	6033      	str	r3, [r6, #0]
	
	stdio_serial_init(&usart_instance, USART1_MODULE, &config_usart);
	
	usart_enable(&usart_instance);
}
    5544:	b013      	add	sp, #76	; 0x4c
    5546:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5548:	00160002 	.word	0x00160002
    554c:	00170002 	.word	0x00170002
    5550:	20000dd4 	.word	0x20000dd4
    5554:	20000dcc 	.word	0x20000dcc
    5558:	00005469 	.word	0x00005469
    555c:	20000dc8 	.word	0x20000dc8
    5560:	0000543d 	.word	0x0000543d
    5564:	20000dc4 	.word	0x20000dc4
    5568:	42001000 	.word	0x42001000
    556c:	00004c25 	.word	0x00004c25
    5570:	2000006c 	.word	0x2000006c
    5574:	000060b9 	.word	0x000060b9
    5578:	00004485 	.word	0x00004485
    557c:	e000e100 	.word	0xe000e100

00005580 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    5580:	4770      	bx	lr
    5582:	46c0      	nop			; (mov r8, r8)

00005584 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    5584:	4b0c      	ldr	r3, [pc, #48]	; (55b8 <cpu_irq_enter_critical+0x34>)
    5586:	681b      	ldr	r3, [r3, #0]
    5588:	2b00      	cmp	r3, #0
    558a:	d110      	bne.n	55ae <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    558c:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    5590:	2b00      	cmp	r3, #0
    5592:	d109      	bne.n	55a8 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    5594:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    5596:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    559a:	2200      	movs	r2, #0
    559c:	4b07      	ldr	r3, [pc, #28]	; (55bc <cpu_irq_enter_critical+0x38>)
    559e:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    55a0:	3201      	adds	r2, #1
    55a2:	4b07      	ldr	r3, [pc, #28]	; (55c0 <cpu_irq_enter_critical+0x3c>)
    55a4:	701a      	strb	r2, [r3, #0]
    55a6:	e002      	b.n	55ae <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    55a8:	2200      	movs	r2, #0
    55aa:	4b05      	ldr	r3, [pc, #20]	; (55c0 <cpu_irq_enter_critical+0x3c>)
    55ac:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    55ae:	4a02      	ldr	r2, [pc, #8]	; (55b8 <cpu_irq_enter_critical+0x34>)
    55b0:	6813      	ldr	r3, [r2, #0]
    55b2:	3301      	adds	r3, #1
    55b4:	6013      	str	r3, [r2, #0]
}
    55b6:	4770      	bx	lr
    55b8:	20000ca8 	.word	0x20000ca8
    55bc:	20000008 	.word	0x20000008
    55c0:	20000cac 	.word	0x20000cac

000055c4 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    55c4:	4b08      	ldr	r3, [pc, #32]	; (55e8 <cpu_irq_leave_critical+0x24>)
    55c6:	681a      	ldr	r2, [r3, #0]
    55c8:	3a01      	subs	r2, #1
    55ca:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    55cc:	681b      	ldr	r3, [r3, #0]
    55ce:	2b00      	cmp	r3, #0
    55d0:	d109      	bne.n	55e6 <cpu_irq_leave_critical+0x22>
    55d2:	4b06      	ldr	r3, [pc, #24]	; (55ec <cpu_irq_leave_critical+0x28>)
    55d4:	781b      	ldrb	r3, [r3, #0]
    55d6:	2b00      	cmp	r3, #0
    55d8:	d005      	beq.n	55e6 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    55da:	2201      	movs	r2, #1
    55dc:	4b04      	ldr	r3, [pc, #16]	; (55f0 <cpu_irq_leave_critical+0x2c>)
    55de:	701a      	strb	r2, [r3, #0]
    55e0:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    55e4:	b662      	cpsie	i
	}
}
    55e6:	4770      	bx	lr
    55e8:	20000ca8 	.word	0x20000ca8
    55ec:	20000cac 	.word	0x20000cac
    55f0:	20000008 	.word	0x20000008

000055f4 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    55f4:	b510      	push	{r4, lr}
	switch (clock_source) {
    55f6:	2807      	cmp	r0, #7
    55f8:	d803      	bhi.n	5602 <system_clock_source_get_hz+0xe>
    55fa:	0080      	lsls	r0, r0, #2
    55fc:	4b0f      	ldr	r3, [pc, #60]	; (563c <system_clock_source_get_hz+0x48>)
    55fe:	581b      	ldr	r3, [r3, r0]
    5600:	469f      	mov	pc, r3
		}

		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
    5602:	2000      	movs	r0, #0
    5604:	e018      	b.n	5638 <system_clock_source_get_hz+0x44>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    5606:	4b0e      	ldr	r3, [pc, #56]	; (5640 <system_clock_source_get_hz+0x4c>)
    5608:	6858      	ldr	r0, [r3, #4]
    560a:	e015      	b.n	5638 <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_OSC48M:
		return 48000000UL / (OSCCTRL->OSC48MDIV.bit.DIV + 1);
    560c:	4b0d      	ldr	r3, [pc, #52]	; (5644 <system_clock_source_get_hz+0x50>)
    560e:	7d59      	ldrb	r1, [r3, #21]
    5610:	0709      	lsls	r1, r1, #28
    5612:	0f09      	lsrs	r1, r1, #28
    5614:	3101      	adds	r1, #1
    5616:	480c      	ldr	r0, [pc, #48]	; (5648 <system_clock_source_get_hz+0x54>)
    5618:	4b0c      	ldr	r3, [pc, #48]	; (564c <system_clock_source_get_hz+0x58>)
    561a:	4798      	blx	r3
    561c:	e00c      	b.n	5638 <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    561e:	4b08      	ldr	r3, [pc, #32]	; (5640 <system_clock_source_get_hz+0x4c>)
    5620:	6898      	ldr	r0, [r3, #8]
    5622:	e009      	b.n	5638 <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    5624:	4b07      	ldr	r3, [pc, #28]	; (5644 <system_clock_source_get_hz+0x50>)
    5626:	7f1b      	ldrb	r3, [r3, #28]
			return 0;
    5628:	2000      	movs	r0, #0

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;

	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    562a:	079b      	lsls	r3, r3, #30
    562c:	d504      	bpl.n	5638 <system_clock_source_get_hz+0x44>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    562e:	4b04      	ldr	r3, [pc, #16]	; (5640 <system_clock_source_get_hz+0x4c>)
    5630:	6818      	ldr	r0, [r3, #0]
    5632:	e001      	b.n	5638 <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_OSC48M:
		return 48000000UL / (OSCCTRL->OSC48MDIV.bit.DIV + 1);

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    5634:	2080      	movs	r0, #128	; 0x80
    5636:	0200      	lsls	r0, r0, #8
		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
	}
}
    5638:	bd10      	pop	{r4, pc}
    563a:	46c0      	nop			; (mov r8, r8)
    563c:	000076c4 	.word	0x000076c4
    5640:	20000cb0 	.word	0x20000cb0
    5644:	40001000 	.word	0x40001000
    5648:	02dc6c00 	.word	0x02dc6c00
    564c:	00005bf9 	.word	0x00005bf9

00005650 <system_clock_init>:
 * \note OSC48M is always enabled and if the user selects other clocks for GCLK generators,
 * the OSC48M default enable can be disabled after system_clock_init. Make sure the
 * clock switches successfully before disabling OSC48M.
 */
void system_clock_init(void)
{
    5650:	b5f0      	push	{r4, r5, r6, r7, lr}
    5652:	464f      	mov	r7, r9
    5654:	4646      	mov	r6, r8
    5656:	b4c0      	push	{r6, r7}
    5658:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SUPC->INTFLAG.reg = SUPC_INTFLAG_BODVDDRDY | SUPC_INTFLAG_BODVDDDET;
    565a:	2203      	movs	r2, #3
    565c:	4b1b      	ldr	r3, [pc, #108]	; (56cc <system_clock_init+0x7c>)
    565e:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    5660:	4a1b      	ldr	r2, [pc, #108]	; (56d0 <system_clock_init+0x80>)
    5662:	6853      	ldr	r3, [r2, #4]
    5664:	211e      	movs	r1, #30
    5666:	438b      	bics	r3, r1
    5668:	6053      	str	r3, [r2, #4]
	system_clock_source_osc32k_set_config(&osc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
#endif

	/* OSC48M */
	OSCCTRL->OSC48MCTRL.reg |= (CONF_CLOCK_OSC48M_ON_DEMAND << OSCCTRL_OSC48MCTRL_ONDEMAND_Pos)
    566a:	4b1a      	ldr	r3, [pc, #104]	; (56d4 <system_clock_init+0x84>)
    566c:	7d19      	ldrb	r1, [r3, #20]
    566e:	2280      	movs	r2, #128	; 0x80
    5670:	430a      	orrs	r2, r1
    5672:	751a      	strb	r2, [r3, #20]
								|(CONF_CLOCK_OSC48M_RUN_IN_STANDBY << OSCCTRL_OSC48MCTRL_RUNSTDBY_Pos);

	if (CONF_CLOCK_OSC48M_FREQ_DIV != SYSTEM_OSC48M_DIV_12){
		OSCCTRL->OSC48MDIV.reg = OSCCTRL_OSC48MDIV_DIV(CONF_CLOCK_OSC48M_FREQ_DIV);
    5674:	2202      	movs	r2, #2
    5676:	755a      	strb	r2, [r3, #21]
		while(OSCCTRL->OSC48MSYNCBUSY.reg) ;
    5678:	001a      	movs	r2, r3
    567a:	6993      	ldr	r3, [r2, #24]
    567c:	2b00      	cmp	r3, #0
    567e:	d1fc      	bne.n	567a <system_clock_init+0x2a>
	}

	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    5680:	4b15      	ldr	r3, [pc, #84]	; (56d8 <system_clock_init+0x88>)
    5682:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    5684:	ac01      	add	r4, sp, #4
    5686:	2601      	movs	r6, #1
    5688:	9602      	str	r6, [sp, #8]
	config->high_when_disabled = false;
    568a:	2500      	movs	r5, #0
    568c:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
    568e:	2306      	movs	r3, #6
    5690:	4699      	mov	r9, r3
    5692:	7023      	strb	r3, [r4, #0]
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    5694:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    5696:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    5698:	0021      	movs	r1, r4
    569a:	2008      	movs	r0, #8
    569c:	4b0f      	ldr	r3, [pc, #60]	; (56dc <system_clock_init+0x8c>)
    569e:	4698      	mov	r8, r3
    56a0:	4798      	blx	r3
    56a2:	2008      	movs	r0, #8
    56a4:	4f0e      	ldr	r7, [pc, #56]	; (56e0 <system_clock_init+0x90>)
    56a6:	47b8      	blx	r7
 * \param[in] divider  CPU clock divider to set
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	MCLK->CPUDIV.reg = MCLK_CPUDIV_CPUDIV(1 << divider);
    56a8:	4b0e      	ldr	r3, [pc, #56]	; (56e4 <system_clock_init+0x94>)
    56aa:	711e      	strb	r6, [r3, #4]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    56ac:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    56ae:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
    56b0:	464b      	mov	r3, r9
    56b2:	7023      	strb	r3, [r4, #0]
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    56b4:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    56b6:	7265      	strb	r5, [r4, #9]
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    56b8:	0021      	movs	r1, r4
    56ba:	2000      	movs	r0, #0
    56bc:	47c0      	blx	r8
    56be:	2000      	movs	r0, #0
    56c0:	47b8      	blx	r7
#endif

}
    56c2:	b005      	add	sp, #20
    56c4:	bc0c      	pop	{r2, r3}
    56c6:	4690      	mov	r8, r2
    56c8:	4699      	mov	r9, r3
    56ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    56cc:	40001800 	.word	0x40001800
    56d0:	41004000 	.word	0x41004000
    56d4:	40001000 	.word	0x40001000
    56d8:	000056e9 	.word	0x000056e9
    56dc:	0000570d 	.word	0x0000570d
    56e0:	000057b9 	.word	0x000057b9
    56e4:	40000800 	.word	0x40000800

000056e8 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
    56e8:	4a06      	ldr	r2, [pc, #24]	; (5704 <system_gclk_init+0x1c>)
    56ea:	6951      	ldr	r1, [r2, #20]
    56ec:	2380      	movs	r3, #128	; 0x80
    56ee:	430b      	orrs	r3, r1
    56f0:	6153      	str	r3, [r2, #20]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, MCLK_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRLA.reg = GCLK_CTRLA_SWRST;
    56f2:	2201      	movs	r2, #1
    56f4:	4b04      	ldr	r3, [pc, #16]	; (5708 <system_gclk_init+0x20>)
    56f6:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRLA.reg & GCLK_CTRLA_SWRST) {
    56f8:	0019      	movs	r1, r3
    56fa:	780b      	ldrb	r3, [r1, #0]
    56fc:	4213      	tst	r3, r2
    56fe:	d1fc      	bne.n	56fa <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    5700:	4770      	bx	lr
    5702:	46c0      	nop			; (mov r8, r8)
    5704:	40000800 	.word	0x40000800
    5708:	40001c00 	.word	0x40001c00

0000570c <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    570c:	b570      	push	{r4, r5, r6, lr}
    570e:	0005      	movs	r5, r0
	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config ;


	/* Select the requested source clock for the generator */
	new_genctrl_config = config->source_clock << GCLK_GENCTRL_SRC_Pos;
    5710:	780c      	ldrb	r4, [r1, #0]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    5712:	784b      	ldrb	r3, [r1, #1]
    5714:	2b00      	cmp	r3, #0
    5716:	d002      	beq.n	571e <system_gclk_gen_set_config+0x12>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    5718:	2380      	movs	r3, #128	; 0x80
    571a:	00db      	lsls	r3, r3, #3
    571c:	431c      	orrs	r4, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    571e:	7a4b      	ldrb	r3, [r1, #9]
    5720:	2b00      	cmp	r3, #0
    5722:	d002      	beq.n	572a <system_gclk_gen_set_config+0x1e>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    5724:	2380      	movs	r3, #128	; 0x80
    5726:	011b      	lsls	r3, r3, #4
    5728:	431c      	orrs	r4, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    572a:	684a      	ldr	r2, [r1, #4]
    572c:	2a01      	cmp	r2, #1
    572e:	d917      	bls.n	5760 <system_gclk_gen_set_config+0x54>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    5730:	1e53      	subs	r3, r2, #1
    5732:	421a      	tst	r2, r3
    5734:	d10f      	bne.n	5756 <system_gclk_gen_set_config+0x4a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    5736:	2a02      	cmp	r2, #2
    5738:	d906      	bls.n	5748 <system_gclk_gen_set_config+0x3c>
    573a:	2302      	movs	r3, #2
    573c:	2000      	movs	r0, #0
						mask <<= 1) {
				div2_count++;
    573e:	3001      	adds	r0, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    5740:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    5742:	429a      	cmp	r2, r3
    5744:	d8fb      	bhi.n	573e <system_gclk_gen_set_config+0x32>
    5746:	e000      	b.n	574a <system_gclk_gen_set_config+0x3e>
    5748:	2000      	movs	r0, #0
    574a:	2380      	movs	r3, #128	; 0x80
    574c:	015b      	lsls	r3, r3, #5
    574e:	431c      	orrs	r4, r3
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_genctrl_config  |= div2_count << GCLK_GENCTRL_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    5750:	0400      	lsls	r0, r0, #16
    5752:	4304      	orrs	r4, r0
    5754:	e004      	b.n	5760 <system_gclk_gen_set_config+0x54>

			new_genctrl_config  |=
					(config->division_factor) << GCLK_GENCTRL_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    5756:	0412      	lsls	r2, r2, #16
    5758:	2380      	movs	r3, #128	; 0x80
    575a:	009b      	lsls	r3, r3, #2
    575c:	431a      	orrs	r2, r3
    575e:	4314      	orrs	r4, r2
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    5760:	7a0b      	ldrb	r3, [r1, #8]
    5762:	2b00      	cmp	r3, #0
    5764:	d002      	beq.n	576c <system_gclk_gen_set_config+0x60>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    5766:	2380      	movs	r3, #128	; 0x80
    5768:	019b      	lsls	r3, r3, #6
    576a:	431c      	orrs	r4, r3
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    576c:	2604      	movs	r6, #4
    576e:	40ae      	lsls	r6, r5
    5770:	490d      	ldr	r1, [pc, #52]	; (57a8 <system_gclk_gen_set_config+0x9c>)
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing(generator)) {
    5772:	4a0e      	ldr	r2, [pc, #56]	; (57ac <system_gclk_gen_set_config+0xa0>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    5774:	684b      	ldr	r3, [r1, #4]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing(generator)) {
    5776:	4013      	ands	r3, r2
    5778:	421e      	tst	r6, r3
    577a:	d1fb      	bne.n	5774 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    577c:	4b0c      	ldr	r3, [pc, #48]	; (57b0 <system_gclk_gen_set_config+0xa4>)
    577e:	4798      	blx	r3
    5780:	00ad      	lsls	r5, r5, #2
    5782:	4b09      	ldr	r3, [pc, #36]	; (57a8 <system_gclk_gen_set_config+0x9c>)
    5784:	469c      	mov	ip, r3
    5786:	4465      	add	r5, ip
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);
    5788:	6a28      	ldr	r0, [r5, #32]
    578a:	2380      	movs	r3, #128	; 0x80
    578c:	005b      	lsls	r3, r3, #1
    578e:	4018      	ands	r0, r3
    5790:	4320      	orrs	r0, r4
    5792:	6228      	str	r0, [r5, #32]
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    5794:	4661      	mov	r1, ip

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);

	while (system_gclk_is_syncing(generator)) {
    5796:	4a05      	ldr	r2, [pc, #20]	; (57ac <system_gclk_gen_set_config+0xa0>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    5798:	684b      	ldr	r3, [r1, #4]

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);

	while (system_gclk_is_syncing(generator)) {
    579a:	4013      	ands	r3, r2
    579c:	421e      	tst	r6, r3
    579e:	d1fb      	bne.n	5798 <system_gclk_gen_set_config+0x8c>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    57a0:	4b04      	ldr	r3, [pc, #16]	; (57b4 <system_gclk_gen_set_config+0xa8>)
    57a2:	4798      	blx	r3
		/* Wait for synchronization */
	};

	system_interrupt_leave_critical_section();
}
    57a4:	bd70      	pop	{r4, r5, r6, pc}
    57a6:	46c0      	nop			; (mov r8, r8)
    57a8:	40001c00 	.word	0x40001c00
    57ac:	000007fc 	.word	0x000007fc
    57b0:	00005585 	.word	0x00005585
    57b4:	000055c5 	.word	0x000055c5

000057b8 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    57b8:	b510      	push	{r4, lr}
    57ba:	0004      	movs	r4, r0
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    57bc:	2204      	movs	r2, #4
    57be:	4082      	lsls	r2, r0
    57c0:	4809      	ldr	r0, [pc, #36]	; (57e8 <system_gclk_gen_enable+0x30>)
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    57c2:	490a      	ldr	r1, [pc, #40]	; (57ec <system_gclk_gen_enable+0x34>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    57c4:	6843      	ldr	r3, [r0, #4]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    57c6:	400b      	ands	r3, r1
    57c8:	421a      	tst	r2, r3
    57ca:	d1fb      	bne.n	57c4 <system_gclk_gen_enable+0xc>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    57cc:	4b08      	ldr	r3, [pc, #32]	; (57f0 <system_gclk_gen_enable+0x38>)
    57ce:	4798      	blx	r3
    57d0:	00a4      	lsls	r4, r4, #2
    57d2:	4b05      	ldr	r3, [pc, #20]	; (57e8 <system_gclk_gen_enable+0x30>)
    57d4:	469c      	mov	ip, r3
    57d6:	4464      	add	r4, ip
	};

	system_interrupt_enter_critical_section();

	/* Enable generator */
	GCLK->GENCTRL[generator].reg |= GCLK_GENCTRL_GENEN;
    57d8:	6a23      	ldr	r3, [r4, #32]
    57da:	2280      	movs	r2, #128	; 0x80
    57dc:	0052      	lsls	r2, r2, #1
    57de:	4313      	orrs	r3, r2
    57e0:	6223      	str	r3, [r4, #32]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    57e2:	4b04      	ldr	r3, [pc, #16]	; (57f4 <system_gclk_gen_enable+0x3c>)
    57e4:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    57e6:	bd10      	pop	{r4, pc}
    57e8:	40001c00 	.word	0x40001c00
    57ec:	000007fc 	.word	0x000007fc
    57f0:	00005585 	.word	0x00005585
    57f4:	000055c5 	.word	0x000055c5

000057f8 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    57f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    57fa:	0004      	movs	r4, r0
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    57fc:	2204      	movs	r2, #4
    57fe:	4082      	lsls	r2, r0
    5800:	4812      	ldr	r0, [pc, #72]	; (584c <system_gclk_gen_get_hz+0x54>)
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    5802:	4913      	ldr	r1, [pc, #76]	; (5850 <system_gclk_gen_get_hz+0x58>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    5804:	6843      	ldr	r3, [r0, #4]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    5806:	400b      	ands	r3, r1
    5808:	421a      	tst	r2, r3
    580a:	d1fb      	bne.n	5804 <system_gclk_gen_get_hz+0xc>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    580c:	4b11      	ldr	r3, [pc, #68]	; (5854 <system_gclk_gen_get_hz+0x5c>)
    580e:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);
    5810:	4f0e      	ldr	r7, [pc, #56]	; (584c <system_gclk_gen_get_hz+0x54>)
    5812:	3408      	adds	r4, #8
    5814:	00a4      	lsls	r4, r4, #2
    5816:	59e0      	ldr	r0, [r4, r7]
    5818:	0740      	lsls	r0, r0, #29
    581a:	0f40      	lsrs	r0, r0, #29
	};

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    581c:	4b0e      	ldr	r3, [pc, #56]	; (5858 <system_gclk_gen_get_hz+0x60>)
    581e:	4798      	blx	r3
    5820:	0006      	movs	r6, r0
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);

	uint8_t divsel = GCLK->GENCTRL[generator].bit.DIVSEL;
    5822:	59e5      	ldr	r5, [r4, r7]
    5824:	04ed      	lsls	r5, r5, #19
    5826:	0fed      	lsrs	r5, r5, #31
	uint32_t divider = GCLK->GENCTRL[generator].bit.DIV;
    5828:	59e4      	ldr	r4, [r4, r7]
    582a:	0c24      	lsrs	r4, r4, #16
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    582c:	4b0b      	ldr	r3, [pc, #44]	; (585c <system_gclk_gen_get_hz+0x64>)
    582e:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    5830:	2d00      	cmp	r5, #0
    5832:	d107      	bne.n	5844 <system_gclk_gen_get_hz+0x4c>
    5834:	2c01      	cmp	r4, #1
    5836:	d907      	bls.n	5848 <system_gclk_gen_get_hz+0x50>
		gen_input_hz /= divider;
    5838:	0021      	movs	r1, r4
    583a:	0030      	movs	r0, r6
    583c:	4b08      	ldr	r3, [pc, #32]	; (5860 <system_gclk_gen_get_hz+0x68>)
    583e:	4798      	blx	r3
    5840:	0006      	movs	r6, r0
    5842:	e001      	b.n	5848 <system_gclk_gen_get_hz+0x50>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    5844:	3401      	adds	r4, #1
    5846:	40e6      	lsrs	r6, r4
	}

	return gen_input_hz;
}
    5848:	0030      	movs	r0, r6
    584a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    584c:	40001c00 	.word	0x40001c00
    5850:	000007fc 	.word	0x000007fc
    5854:	00005585 	.word	0x00005585
    5858:	000055f5 	.word	0x000055f5
    585c:	000055c5 	.word	0x000055c5
    5860:	00005bf9 	.word	0x00005bf9

00005864 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    5864:	b510      	push	{r4, lr}
    5866:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    5868:	4b09      	ldr	r3, [pc, #36]	; (5890 <system_gclk_chan_enable+0x2c>)
    586a:	4798      	blx	r3
    586c:	00a0      	lsls	r0, r4, #2
    586e:	4b09      	ldr	r3, [pc, #36]	; (5894 <system_gclk_chan_enable+0x30>)
    5870:	469c      	mov	ip, r3
    5872:	4460      	add	r0, ip
	system_interrupt_enter_critical_section();

	/* Enable the peripheral channel */
	GCLK->PCHCTRL[channel].reg |= GCLK_PCHCTRL_CHEN;
    5874:	2280      	movs	r2, #128	; 0x80
    5876:	5881      	ldr	r1, [r0, r2]
    5878:	2340      	movs	r3, #64	; 0x40
    587a:	430b      	orrs	r3, r1
    587c:	5083      	str	r3, [r0, r2]

	while (!(GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN)) {
    587e:	2180      	movs	r1, #128	; 0x80
    5880:	3a40      	subs	r2, #64	; 0x40
    5882:	5843      	ldr	r3, [r0, r1]
    5884:	421a      	tst	r2, r3
    5886:	d0fc      	beq.n	5882 <system_gclk_chan_enable+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    5888:	4b03      	ldr	r3, [pc, #12]	; (5898 <system_gclk_chan_enable+0x34>)
    588a:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    588c:	bd10      	pop	{r4, pc}
    588e:	46c0      	nop			; (mov r8, r8)
    5890:	00005585 	.word	0x00005585
    5894:	40001c00 	.word	0x40001c00
    5898:	000055c5 	.word	0x000055c5

0000589c <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    589c:	b510      	push	{r4, lr}
    589e:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    58a0:	4b09      	ldr	r3, [pc, #36]	; (58c8 <system_gclk_chan_disable+0x2c>)
    58a2:	4798      	blx	r3
    58a4:	00a0      	lsls	r0, r4, #2
    58a6:	4b09      	ldr	r3, [pc, #36]	; (58cc <system_gclk_chan_disable+0x30>)
    58a8:	469c      	mov	ip, r3
    58aa:	4460      	add	r0, ip

	/* Sanity check WRTLOCK */
	Assert(!GCLK->PCHCTRL[channel].bit.WRTLOCK);

	/* Disable the peripheral channel */
	GCLK->PCHCTRL[channel].reg &= ~GCLK_PCHCTRL_CHEN;
    58ac:	2280      	movs	r2, #128	; 0x80
    58ae:	5883      	ldr	r3, [r0, r2]
    58b0:	2140      	movs	r1, #64	; 0x40
    58b2:	438b      	bics	r3, r1
    58b4:	5083      	str	r3, [r0, r2]

	while (GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN) {
    58b6:	3140      	adds	r1, #64	; 0x40
    58b8:	3a40      	subs	r2, #64	; 0x40
    58ba:	5843      	ldr	r3, [r0, r1]
    58bc:	421a      	tst	r2, r3
    58be:	d1fc      	bne.n	58ba <system_gclk_chan_disable+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    58c0:	4b03      	ldr	r3, [pc, #12]	; (58d0 <system_gclk_chan_disable+0x34>)
    58c2:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    58c4:	bd10      	pop	{r4, pc}
    58c6:	46c0      	nop			; (mov r8, r8)
    58c8:	00005585 	.word	0x00005585
    58cc:	40001c00 	.word	0x40001c00
    58d0:	000055c5 	.word	0x000055c5

000058d4 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    58d4:	b570      	push	{r4, r5, r6, lr}
    58d6:	0004      	movs	r4, r0
    58d8:	000d      	movs	r5, r1
	/* Sanity check arguments */
	Assert(config);

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    58da:	4b05      	ldr	r3, [pc, #20]	; (58f0 <system_gclk_chan_set_config+0x1c>)
    58dc:	4798      	blx	r3

	/* Configure the peripheral channel */
	GCLK->PCHCTRL[channel].reg = GCLK_PCHCTRL_GEN(config->source_generator);
    58de:	782b      	ldrb	r3, [r5, #0]
    58e0:	220f      	movs	r2, #15
    58e2:	4013      	ands	r3, r2
    58e4:	3420      	adds	r4, #32
    58e6:	00a4      	lsls	r4, r4, #2
    58e8:	4a02      	ldr	r2, [pc, #8]	; (58f4 <system_gclk_chan_set_config+0x20>)
    58ea:	50a3      	str	r3, [r4, r2]


}
    58ec:	bd70      	pop	{r4, r5, r6, pc}
    58ee:	46c0      	nop			; (mov r8, r8)
    58f0:	0000589d 	.word	0x0000589d
    58f4:	40001c00 	.word	0x40001c00

000058f8 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    58f8:	b510      	push	{r4, lr}
    58fa:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    58fc:	4b06      	ldr	r3, [pc, #24]	; (5918 <system_gclk_chan_get_hz+0x20>)
    58fe:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
	/* Select the requested generic clock channel */
	gen_id = GCLK->PCHCTRL[channel].bit.GEN;
    5900:	3420      	adds	r4, #32
    5902:	00a4      	lsls	r4, r4, #2
    5904:	4b05      	ldr	r3, [pc, #20]	; (591c <system_gclk_chan_get_hz+0x24>)
    5906:	58e4      	ldr	r4, [r4, r3]
    5908:	0724      	lsls	r4, r4, #28
    590a:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    590c:	4b04      	ldr	r3, [pc, #16]	; (5920 <system_gclk_chan_get_hz+0x28>)
    590e:	4798      	blx	r3
	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    5910:	0020      	movs	r0, r4
    5912:	4b04      	ldr	r3, [pc, #16]	; (5924 <system_gclk_chan_get_hz+0x2c>)
    5914:	4798      	blx	r3
}
    5916:	bd10      	pop	{r4, pc}
    5918:	00005585 	.word	0x00005585
    591c:	40001c00 	.word	0x40001c00
    5920:	000055c5 	.word	0x000055c5
    5924:	000057f9 	.word	0x000057f9

00005928 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    5928:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    592a:	78d3      	ldrb	r3, [r2, #3]
    592c:	2b00      	cmp	r3, #0
    592e:	d11e      	bne.n	596e <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    5930:	7813      	ldrb	r3, [r2, #0]
    5932:	2b80      	cmp	r3, #128	; 0x80
    5934:	d004      	beq.n	5940 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    5936:	061b      	lsls	r3, r3, #24
    5938:	2480      	movs	r4, #128	; 0x80
    593a:	0264      	lsls	r4, r4, #9
    593c:	4323      	orrs	r3, r4
    593e:	e000      	b.n	5942 <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    5940:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    5942:	7854      	ldrb	r4, [r2, #1]
    5944:	2502      	movs	r5, #2
    5946:	43ac      	bics	r4, r5
    5948:	d10a      	bne.n	5960 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    594a:	7894      	ldrb	r4, [r2, #2]
    594c:	2c00      	cmp	r4, #0
    594e:	d103      	bne.n	5958 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    5950:	2480      	movs	r4, #128	; 0x80
    5952:	02a4      	lsls	r4, r4, #10
    5954:	4323      	orrs	r3, r4
    5956:	e002      	b.n	595e <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    5958:	24c0      	movs	r4, #192	; 0xc0
    595a:	02e4      	lsls	r4, r4, #11
    595c:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    595e:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    5960:	7854      	ldrb	r4, [r2, #1]
    5962:	3c01      	subs	r4, #1
    5964:	2c01      	cmp	r4, #1
    5966:	d812      	bhi.n	598e <_system_pinmux_config+0x66>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    5968:	4c18      	ldr	r4, [pc, #96]	; (59cc <_system_pinmux_config+0xa4>)
    596a:	4023      	ands	r3, r4
    596c:	e00f      	b.n	598e <_system_pinmux_config+0x66>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    596e:	6041      	str	r1, [r0, #4]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    5970:	040b      	lsls	r3, r1, #16
    5972:	0c1b      	lsrs	r3, r3, #16
    5974:	24a0      	movs	r4, #160	; 0xa0
    5976:	05e4      	lsls	r4, r4, #23
    5978:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    597a:	6283      	str	r3, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    597c:	0c0b      	lsrs	r3, r1, #16
    597e:	24d0      	movs	r4, #208	; 0xd0
    5980:	0624      	lsls	r4, r4, #24
    5982:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    5984:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    5986:	78d3      	ldrb	r3, [r2, #3]
    5988:	2b00      	cmp	r3, #0
    598a:	d018      	beq.n	59be <_system_pinmux_config+0x96>
    598c:	e01c      	b.n	59c8 <_system_pinmux_config+0xa0>

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    598e:	040c      	lsls	r4, r1, #16
    5990:	0c24      	lsrs	r4, r4, #16
    5992:	25a0      	movs	r5, #160	; 0xa0
    5994:	05ed      	lsls	r5, r5, #23
    5996:	432c      	orrs	r4, r5
    5998:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    599a:	6284      	str	r4, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    599c:	0c0c      	lsrs	r4, r1, #16
    599e:	25d0      	movs	r5, #208	; 0xd0
    59a0:	062d      	lsls	r5, r5, #24
    59a2:	432c      	orrs	r4, r5
    59a4:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    59a6:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    59a8:	78d4      	ldrb	r4, [r2, #3]
    59aa:	2c00      	cmp	r4, #0
    59ac:	d10c      	bne.n	59c8 <_system_pinmux_config+0xa0>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    59ae:	035b      	lsls	r3, r3, #13
    59b0:	d505      	bpl.n	59be <_system_pinmux_config+0x96>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    59b2:	7893      	ldrb	r3, [r2, #2]
    59b4:	2b01      	cmp	r3, #1
    59b6:	d101      	bne.n	59bc <_system_pinmux_config+0x94>
				port->OUTSET.reg = pin_mask;
    59b8:	6181      	str	r1, [r0, #24]
    59ba:	e000      	b.n	59be <_system_pinmux_config+0x96>
			} else {
				port->OUTCLR.reg = pin_mask;
    59bc:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    59be:	7853      	ldrb	r3, [r2, #1]
    59c0:	3b01      	subs	r3, #1
    59c2:	2b01      	cmp	r3, #1
    59c4:	d800      	bhi.n	59c8 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    59c6:	6081      	str	r1, [r0, #8]
		}
	}
}
    59c8:	bd30      	pop	{r4, r5, pc}
    59ca:	46c0      	nop			; (mov r8, r8)
    59cc:	fffbffff 	.word	0xfffbffff

000059d0 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    59d0:	b510      	push	{r4, lr}
    59d2:	0003      	movs	r3, r0
    59d4:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    59d6:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    59d8:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    59da:	2900      	cmp	r1, #0
    59dc:	d105      	bne.n	59ea <system_pinmux_pin_set_config+0x1a>
		return &(ports[port_index]->Group[group_index]);
    59de:	0958      	lsrs	r0, r3, #5
    59e0:	01c0      	lsls	r0, r0, #7
    59e2:	2182      	movs	r1, #130	; 0x82
    59e4:	05c9      	lsls	r1, r1, #23
    59e6:	468c      	mov	ip, r1
    59e8:	4460      	add	r0, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));

	_system_pinmux_config(port, pin_mask, config);
    59ea:	211f      	movs	r1, #31
    59ec:	400b      	ands	r3, r1
    59ee:	391e      	subs	r1, #30
    59f0:	4099      	lsls	r1, r3
    59f2:	4b01      	ldr	r3, [pc, #4]	; (59f8 <system_pinmux_pin_set_config+0x28>)
    59f4:	4798      	blx	r3
}
    59f6:	bd10      	pop	{r4, pc}
    59f8:	00005929 	.word	0x00005929

000059fc <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    59fc:	4770      	bx	lr
    59fe:	46c0      	nop			; (mov r8, r8)

00005a00 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    5a00:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    5a02:	4b05      	ldr	r3, [pc, #20]	; (5a18 <system_init+0x18>)
    5a04:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    5a06:	4b05      	ldr	r3, [pc, #20]	; (5a1c <system_init+0x1c>)
    5a08:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    5a0a:	4b05      	ldr	r3, [pc, #20]	; (5a20 <system_init+0x20>)
    5a0c:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    5a0e:	4b05      	ldr	r3, [pc, #20]	; (5a24 <system_init+0x24>)
    5a10:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    5a12:	4b05      	ldr	r3, [pc, #20]	; (5a28 <system_init+0x28>)
    5a14:	4798      	blx	r3
}
    5a16:	bd10      	pop	{r4, pc}
    5a18:	00005651 	.word	0x00005651
    5a1c:	00005581 	.word	0x00005581
    5a20:	000059fd 	.word	0x000059fd
    5a24:	00003bf1 	.word	0x00003bf1
    5a28:	000059fd 	.word	0x000059fd

00005a2c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    5a2c:	e7fe      	b.n	5a2c <Dummy_Handler>
    5a2e:	46c0      	nop			; (mov r8, r8)

00005a30 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    5a30:	b510      	push	{r4, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    5a32:	4b1b      	ldr	r3, [pc, #108]	; (5aa0 <Reset_Handler+0x70>)
    5a34:	4a1b      	ldr	r2, [pc, #108]	; (5aa4 <Reset_Handler+0x74>)
    5a36:	429a      	cmp	r2, r3
    5a38:	d003      	beq.n	5a42 <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    5a3a:	4b1b      	ldr	r3, [pc, #108]	; (5aa8 <Reset_Handler+0x78>)
    5a3c:	4a18      	ldr	r2, [pc, #96]	; (5aa0 <Reset_Handler+0x70>)
    5a3e:	429a      	cmp	r2, r3
    5a40:	d304      	bcc.n	5a4c <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    5a42:	4b1a      	ldr	r3, [pc, #104]	; (5aac <Reset_Handler+0x7c>)
    5a44:	4a1a      	ldr	r2, [pc, #104]	; (5ab0 <Reset_Handler+0x80>)
    5a46:	429a      	cmp	r2, r3
    5a48:	d310      	bcc.n	5a6c <Reset_Handler+0x3c>
    5a4a:	e01e      	b.n	5a8a <Reset_Handler+0x5a>
    5a4c:	4a19      	ldr	r2, [pc, #100]	; (5ab4 <Reset_Handler+0x84>)
    5a4e:	4b16      	ldr	r3, [pc, #88]	; (5aa8 <Reset_Handler+0x78>)
    5a50:	3303      	adds	r3, #3
    5a52:	1a9b      	subs	r3, r3, r2
    5a54:	089b      	lsrs	r3, r3, #2
    5a56:	3301      	adds	r3, #1
    5a58:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    5a5a:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    5a5c:	4810      	ldr	r0, [pc, #64]	; (5aa0 <Reset_Handler+0x70>)
    5a5e:	4911      	ldr	r1, [pc, #68]	; (5aa4 <Reset_Handler+0x74>)
    5a60:	588c      	ldr	r4, [r1, r2]
    5a62:	5084      	str	r4, [r0, r2]
    5a64:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    5a66:	429a      	cmp	r2, r3
    5a68:	d1fa      	bne.n	5a60 <Reset_Handler+0x30>
    5a6a:	e7ea      	b.n	5a42 <Reset_Handler+0x12>
    5a6c:	4a12      	ldr	r2, [pc, #72]	; (5ab8 <Reset_Handler+0x88>)
    5a6e:	4b0f      	ldr	r3, [pc, #60]	; (5aac <Reset_Handler+0x7c>)
    5a70:	3303      	adds	r3, #3
    5a72:	1a9b      	subs	r3, r3, r2
    5a74:	089b      	lsrs	r3, r3, #2
    5a76:	3301      	adds	r3, #1
    5a78:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    5a7a:	2200      	movs	r2, #0
                *pDest++ = 0;
    5a7c:	480c      	ldr	r0, [pc, #48]	; (5ab0 <Reset_Handler+0x80>)
    5a7e:	2100      	movs	r1, #0
    5a80:	1814      	adds	r4, r2, r0
    5a82:	6021      	str	r1, [r4, #0]
    5a84:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    5a86:	429a      	cmp	r2, r3
    5a88:	d1fa      	bne.n	5a80 <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    5a8a:	4a0c      	ldr	r2, [pc, #48]	; (5abc <Reset_Handler+0x8c>)
    5a8c:	21ff      	movs	r1, #255	; 0xff
    5a8e:	4b0c      	ldr	r3, [pc, #48]	; (5ac0 <Reset_Handler+0x90>)
    5a90:	438b      	bics	r3, r1
    5a92:	6093      	str	r3, [r2, #8]

        /* Initialize the C library */
        __libc_init_array();
    5a94:	4b0b      	ldr	r3, [pc, #44]	; (5ac4 <Reset_Handler+0x94>)
    5a96:	4798      	blx	r3

        /* Branch to main function */
        main();
    5a98:	4b0b      	ldr	r3, [pc, #44]	; (5ac8 <Reset_Handler+0x98>)
    5a9a:	4798      	blx	r3
    5a9c:	e7fe      	b.n	5a9c <Reset_Handler+0x6c>
    5a9e:	46c0      	nop			; (mov r8, r8)
    5aa0:	20000000 	.word	0x20000000
    5aa4:	000077a0 	.word	0x000077a0
    5aa8:	20000070 	.word	0x20000070
    5aac:	200010e0 	.word	0x200010e0
    5ab0:	20000070 	.word	0x20000070
    5ab4:	20000004 	.word	0x20000004
    5ab8:	20000074 	.word	0x20000074
    5abc:	e000ed00 	.word	0xe000ed00
    5ac0:	00000000 	.word	0x00000000
    5ac4:	00005f3d 	.word	0x00005f3d
    5ac8:	00005b0d 	.word	0x00005b0d

00005acc <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    5acc:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    5ace:	4a06      	ldr	r2, [pc, #24]	; (5ae8 <_sbrk+0x1c>)
    5ad0:	6812      	ldr	r2, [r2, #0]
    5ad2:	2a00      	cmp	r2, #0
    5ad4:	d102      	bne.n	5adc <_sbrk+0x10>
		heap = (unsigned char *)&_end;
    5ad6:	4905      	ldr	r1, [pc, #20]	; (5aec <_sbrk+0x20>)
    5ad8:	4a03      	ldr	r2, [pc, #12]	; (5ae8 <_sbrk+0x1c>)
    5ada:	6011      	str	r1, [r2, #0]
	}
	prev_heap = heap;
    5adc:	4a02      	ldr	r2, [pc, #8]	; (5ae8 <_sbrk+0x1c>)
    5ade:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    5ae0:	18c3      	adds	r3, r0, r3
    5ae2:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    5ae4:	4770      	bx	lr
    5ae6:	46c0      	nop			; (mov r8, r8)
    5ae8:	20000cbc 	.word	0x20000cbc
    5aec:	200030e0 	.word	0x200030e0

00005af0 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    5af0:	2001      	movs	r0, #1
    5af2:	4240      	negs	r0, r0
    5af4:	4770      	bx	lr
    5af6:	46c0      	nop			; (mov r8, r8)

00005af8 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    5af8:	2380      	movs	r3, #128	; 0x80
    5afa:	019b      	lsls	r3, r3, #6
    5afc:	604b      	str	r3, [r1, #4]

	return 0;
}
    5afe:	2000      	movs	r0, #0
    5b00:	4770      	bx	lr
    5b02:	46c0      	nop			; (mov r8, r8)

00005b04 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    5b04:	2001      	movs	r0, #1
    5b06:	4770      	bx	lr

00005b08 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    5b08:	2000      	movs	r0, #0
    5b0a:	4770      	bx	lr

00005b0c <main>:

//static volatile unsigned char flash_data[] __attribute__((section(".physicalsection")))={"const data"};


int main (void)
{
    5b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	//uint16_t temp = flash_data[0] ;
	//temp = temp;
	
	system_init();
    5b0e:	4b24      	ldr	r3, [pc, #144]	; (5ba0 <main+0x94>)
    5b10:	4798      	blx	r3
	
	/* Initialize the delay driver */
	delay_init();
    5b12:	4b24      	ldr	r3, [pc, #144]	; (5ba4 <main+0x98>)
    5b14:	4798      	blx	r3
	
	/* Initialize the USART */
	#ifdef OS_DEBUG
	/*  Init Usart */
	Configure_Usart();
    5b16:	4b24      	ldr	r3, [pc, #144]	; (5ba8 <main+0x9c>)
    5b18:	4798      	blx	r3
	//uint8_t string[] = "Hello World!\r\n";
	//Usart_send_buff(string,12);
	#endif // DEBUG
	
	/*  Init LED  */
	Configure_Led();
    5b1a:	4b24      	ldr	r3, [pc, #144]	; (5bac <main+0xa0>)
    5b1c:	4798      	blx	r3
	
	/*  Init WDT  */
	//Configure_Wdt();
	
	/*  Init SPI  */	
	Configure_Spi_Master();
    5b1e:	4b24      	ldr	r3, [pc, #144]	; (5bb0 <main+0xa4>)
    5b20:	4798      	blx	r3
	
	/*  Init flash  */
	Configure_Flash();
    5b22:	4b24      	ldr	r3, [pc, #144]	; (5bb4 <main+0xa8>)
    5b24:	4798      	blx	r3
	
	/* Init ADC0 */
	Configure_Adc();
    5b26:	4b24      	ldr	r3, [pc, #144]	; (5bb8 <main+0xac>)
    5b28:	4798      	blx	r3
	
	/* Init GPIO */
	Configure_GPIO();
    5b2a:	4b24      	ldr	r3, [pc, #144]	; (5bbc <main+0xb0>)
    5b2c:	4798      	blx	r3
	
	/* Init CAN */
	configure_can();
    5b2e:	4b24      	ldr	r3, [pc, #144]	; (5bc0 <main+0xb4>)
    5b30:	4798      	blx	r3
	can_set_standard_filter_1();
    5b32:	4b24      	ldr	r3, [pc, #144]	; (5bc4 <main+0xb8>)
    5b34:	4798      	blx	r3
	buff_init();
    5b36:	4b24      	ldr	r3, [pc, #144]	; (5bc8 <main+0xbc>)
    5b38:	4798      	blx	r3
	
	/* 上电变量初始化 */
	PowerOn_Init();
    5b3a:	4b24      	ldr	r3, [pc, #144]	; (5bcc <main+0xc0>)
    5b3c:	4798      	blx	r3
    5b3e:	2482      	movs	r4, #130	; 0x82
    5b40:	05e4      	lsls	r4, r4, #23
    5b42:	0026      	movs	r6, r4
    5b44:	3680      	adds	r6, #128	; 0x80
    5b46:	2780      	movs	r7, #128	; 0x80
    5b48:	02bf      	lsls	r7, r7, #10
    5b4a:	61b7      	str	r7, [r6, #24]
	
	VPC_High();
	delay_ms(50);
    5b4c:	2032      	movs	r0, #50	; 0x32
    5b4e:	4d20      	ldr	r5, [pc, #128]	; (5bd0 <main+0xc4>)
    5b50:	47a8      	blx	r5
	} else {
		port_base->OUTCLR.reg = pin_mask;
    5b52:	6177      	str	r7, [r6, #20]
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    5b54:	2201      	movs	r2, #1
    5b56:	4b1f      	ldr	r3, [pc, #124]	; (5bd4 <main+0xc8>)
    5b58:	701a      	strb	r2, [r3, #0]
    5b5a:	f3bf 8f5f 	dmb	sy
    5b5e:	b662      	cpsie	i

	system_interrupt_enable_global();

	
	/* 从EEPROM恢复各变量的值 */
	SYS_EEPROM_Init();
    5b60:	4b1d      	ldr	r3, [pc, #116]	; (5bd8 <main+0xcc>)
    5b62:	4798      	blx	r3
	g_sys_cap.val.full_cap = cap_update;
    5b64:	4b1d      	ldr	r3, [pc, #116]	; (5bdc <main+0xd0>)
    5b66:	881b      	ldrh	r3, [r3, #0]
    5b68:	b29b      	uxth	r3, r3
    5b6a:	4a1d      	ldr	r2, [pc, #116]	; (5be0 <main+0xd4>)
    5b6c:	8013      	strh	r3, [r2, #0]
	
	/* 初始化AFE */
    AFE_Init();
    5b6e:	4b1d      	ldr	r3, [pc, #116]	; (5be4 <main+0xd8>)
    5b70:	4798      	blx	r3
	delay_ms(300);
    5b72:	2096      	movs	r0, #150	; 0x96
    5b74:	0040      	lsls	r0, r0, #1
    5b76:	47a8      	blx	r5
	
    sleep_delay_cycle = 0;
    5b78:	2200      	movs	r2, #0
    5b7a:	4b1b      	ldr	r3, [pc, #108]	; (5be8 <main+0xdc>)
    5b7c:	701a      	strb	r2, [r3, #0]
    sys_states.val.sys_sw_lowpower_flag = 0 ;          //低功耗模式 1关闭所有功能zzy20161101
    5b7e:	4a1b      	ldr	r2, [pc, #108]	; (5bec <main+0xe0>)
    5b80:	7853      	ldrb	r3, [r2, #1]
    5b82:	2110      	movs	r1, #16
    5b84:	438b      	bics	r3, r1
    5b86:	7053      	strb	r3, [r2, #1]
    5b88:	2380      	movs	r3, #128	; 0x80
    5b8a:	051b      	lsls	r3, r3, #20
    5b8c:	6163      	str	r3, [r4, #20]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    5b8e:	2380      	movs	r3, #128	; 0x80
    5b90:	055b      	lsls	r3, r3, #21
    5b92:	61a3      	str	r3, [r4, #24]
	Bsp_LED1_On();
	
	/* Insert application code here, after the board has been initialized. */
	while (1)
	{
		can_process();
    5b94:	4d16      	ldr	r5, [pc, #88]	; (5bf0 <main+0xe4>)
		AFE_Reg_Read();
    5b96:	4c17      	ldr	r4, [pc, #92]	; (5bf4 <main+0xe8>)
	Bsp_LED1_On();
	
	/* Insert application code here, after the board has been initialized. */
	while (1)
	{
		can_process();
    5b98:	47a8      	blx	r5
		AFE_Reg_Read();
    5b9a:	47a0      	blx	r4
    5b9c:	e7fc      	b.n	5b98 <main+0x8c>
    5b9e:	46c0      	nop			; (mov r8, r8)
    5ba0:	00005a01 	.word	0x00005a01
    5ba4:	000030dd 	.word	0x000030dd
    5ba8:	00005481 	.word	0x00005481
    5bac:	00005275 	.word	0x00005275
    5bb0:	00002c0d 	.word	0x00002c0d
    5bb4:	0000130d 	.word	0x0000130d
    5bb8:	00000139 	.word	0x00000139
    5bbc:	000015fd 	.word	0x000015fd
    5bc0:	00000e45 	.word	0x00000e45
    5bc4:	00000f01 	.word	0x00000f01
    5bc8:	00000fb1 	.word	0x00000fb1
    5bcc:	00001a41 	.word	0x00001a41
    5bd0:	00003149 	.word	0x00003149
    5bd4:	20000008 	.word	0x20000008
    5bd8:	000015a5 	.word	0x000015a5
    5bdc:	20000f02 	.word	0x20000f02
    5be0:	20000ecc 	.word	0x20000ecc
    5be4:	000007d1 	.word	0x000007d1
    5be8:	20000f24 	.word	0x20000f24
    5bec:	200010b8 	.word	0x200010b8
    5bf0:	000011d1 	.word	0x000011d1
    5bf4:	00000afd 	.word	0x00000afd

00005bf8 <__aeabi_uidiv>:
    5bf8:	2200      	movs	r2, #0
    5bfa:	0843      	lsrs	r3, r0, #1
    5bfc:	428b      	cmp	r3, r1
    5bfe:	d374      	bcc.n	5cea <__aeabi_uidiv+0xf2>
    5c00:	0903      	lsrs	r3, r0, #4
    5c02:	428b      	cmp	r3, r1
    5c04:	d35f      	bcc.n	5cc6 <__aeabi_uidiv+0xce>
    5c06:	0a03      	lsrs	r3, r0, #8
    5c08:	428b      	cmp	r3, r1
    5c0a:	d344      	bcc.n	5c96 <__aeabi_uidiv+0x9e>
    5c0c:	0b03      	lsrs	r3, r0, #12
    5c0e:	428b      	cmp	r3, r1
    5c10:	d328      	bcc.n	5c64 <__aeabi_uidiv+0x6c>
    5c12:	0c03      	lsrs	r3, r0, #16
    5c14:	428b      	cmp	r3, r1
    5c16:	d30d      	bcc.n	5c34 <__aeabi_uidiv+0x3c>
    5c18:	22ff      	movs	r2, #255	; 0xff
    5c1a:	0209      	lsls	r1, r1, #8
    5c1c:	ba12      	rev	r2, r2
    5c1e:	0c03      	lsrs	r3, r0, #16
    5c20:	428b      	cmp	r3, r1
    5c22:	d302      	bcc.n	5c2a <__aeabi_uidiv+0x32>
    5c24:	1212      	asrs	r2, r2, #8
    5c26:	0209      	lsls	r1, r1, #8
    5c28:	d065      	beq.n	5cf6 <__aeabi_uidiv+0xfe>
    5c2a:	0b03      	lsrs	r3, r0, #12
    5c2c:	428b      	cmp	r3, r1
    5c2e:	d319      	bcc.n	5c64 <__aeabi_uidiv+0x6c>
    5c30:	e000      	b.n	5c34 <__aeabi_uidiv+0x3c>
    5c32:	0a09      	lsrs	r1, r1, #8
    5c34:	0bc3      	lsrs	r3, r0, #15
    5c36:	428b      	cmp	r3, r1
    5c38:	d301      	bcc.n	5c3e <__aeabi_uidiv+0x46>
    5c3a:	03cb      	lsls	r3, r1, #15
    5c3c:	1ac0      	subs	r0, r0, r3
    5c3e:	4152      	adcs	r2, r2
    5c40:	0b83      	lsrs	r3, r0, #14
    5c42:	428b      	cmp	r3, r1
    5c44:	d301      	bcc.n	5c4a <__aeabi_uidiv+0x52>
    5c46:	038b      	lsls	r3, r1, #14
    5c48:	1ac0      	subs	r0, r0, r3
    5c4a:	4152      	adcs	r2, r2
    5c4c:	0b43      	lsrs	r3, r0, #13
    5c4e:	428b      	cmp	r3, r1
    5c50:	d301      	bcc.n	5c56 <__aeabi_uidiv+0x5e>
    5c52:	034b      	lsls	r3, r1, #13
    5c54:	1ac0      	subs	r0, r0, r3
    5c56:	4152      	adcs	r2, r2
    5c58:	0b03      	lsrs	r3, r0, #12
    5c5a:	428b      	cmp	r3, r1
    5c5c:	d301      	bcc.n	5c62 <__aeabi_uidiv+0x6a>
    5c5e:	030b      	lsls	r3, r1, #12
    5c60:	1ac0      	subs	r0, r0, r3
    5c62:	4152      	adcs	r2, r2
    5c64:	0ac3      	lsrs	r3, r0, #11
    5c66:	428b      	cmp	r3, r1
    5c68:	d301      	bcc.n	5c6e <__aeabi_uidiv+0x76>
    5c6a:	02cb      	lsls	r3, r1, #11
    5c6c:	1ac0      	subs	r0, r0, r3
    5c6e:	4152      	adcs	r2, r2
    5c70:	0a83      	lsrs	r3, r0, #10
    5c72:	428b      	cmp	r3, r1
    5c74:	d301      	bcc.n	5c7a <__aeabi_uidiv+0x82>
    5c76:	028b      	lsls	r3, r1, #10
    5c78:	1ac0      	subs	r0, r0, r3
    5c7a:	4152      	adcs	r2, r2
    5c7c:	0a43      	lsrs	r3, r0, #9
    5c7e:	428b      	cmp	r3, r1
    5c80:	d301      	bcc.n	5c86 <__aeabi_uidiv+0x8e>
    5c82:	024b      	lsls	r3, r1, #9
    5c84:	1ac0      	subs	r0, r0, r3
    5c86:	4152      	adcs	r2, r2
    5c88:	0a03      	lsrs	r3, r0, #8
    5c8a:	428b      	cmp	r3, r1
    5c8c:	d301      	bcc.n	5c92 <__aeabi_uidiv+0x9a>
    5c8e:	020b      	lsls	r3, r1, #8
    5c90:	1ac0      	subs	r0, r0, r3
    5c92:	4152      	adcs	r2, r2
    5c94:	d2cd      	bcs.n	5c32 <__aeabi_uidiv+0x3a>
    5c96:	09c3      	lsrs	r3, r0, #7
    5c98:	428b      	cmp	r3, r1
    5c9a:	d301      	bcc.n	5ca0 <__aeabi_uidiv+0xa8>
    5c9c:	01cb      	lsls	r3, r1, #7
    5c9e:	1ac0      	subs	r0, r0, r3
    5ca0:	4152      	adcs	r2, r2
    5ca2:	0983      	lsrs	r3, r0, #6
    5ca4:	428b      	cmp	r3, r1
    5ca6:	d301      	bcc.n	5cac <__aeabi_uidiv+0xb4>
    5ca8:	018b      	lsls	r3, r1, #6
    5caa:	1ac0      	subs	r0, r0, r3
    5cac:	4152      	adcs	r2, r2
    5cae:	0943      	lsrs	r3, r0, #5
    5cb0:	428b      	cmp	r3, r1
    5cb2:	d301      	bcc.n	5cb8 <__aeabi_uidiv+0xc0>
    5cb4:	014b      	lsls	r3, r1, #5
    5cb6:	1ac0      	subs	r0, r0, r3
    5cb8:	4152      	adcs	r2, r2
    5cba:	0903      	lsrs	r3, r0, #4
    5cbc:	428b      	cmp	r3, r1
    5cbe:	d301      	bcc.n	5cc4 <__aeabi_uidiv+0xcc>
    5cc0:	010b      	lsls	r3, r1, #4
    5cc2:	1ac0      	subs	r0, r0, r3
    5cc4:	4152      	adcs	r2, r2
    5cc6:	08c3      	lsrs	r3, r0, #3
    5cc8:	428b      	cmp	r3, r1
    5cca:	d301      	bcc.n	5cd0 <__aeabi_uidiv+0xd8>
    5ccc:	00cb      	lsls	r3, r1, #3
    5cce:	1ac0      	subs	r0, r0, r3
    5cd0:	4152      	adcs	r2, r2
    5cd2:	0883      	lsrs	r3, r0, #2
    5cd4:	428b      	cmp	r3, r1
    5cd6:	d301      	bcc.n	5cdc <__aeabi_uidiv+0xe4>
    5cd8:	008b      	lsls	r3, r1, #2
    5cda:	1ac0      	subs	r0, r0, r3
    5cdc:	4152      	adcs	r2, r2
    5cde:	0843      	lsrs	r3, r0, #1
    5ce0:	428b      	cmp	r3, r1
    5ce2:	d301      	bcc.n	5ce8 <__aeabi_uidiv+0xf0>
    5ce4:	004b      	lsls	r3, r1, #1
    5ce6:	1ac0      	subs	r0, r0, r3
    5ce8:	4152      	adcs	r2, r2
    5cea:	1a41      	subs	r1, r0, r1
    5cec:	d200      	bcs.n	5cf0 <__aeabi_uidiv+0xf8>
    5cee:	4601      	mov	r1, r0
    5cf0:	4152      	adcs	r2, r2
    5cf2:	4610      	mov	r0, r2
    5cf4:	4770      	bx	lr
    5cf6:	e7ff      	b.n	5cf8 <__aeabi_uidiv+0x100>
    5cf8:	b501      	push	{r0, lr}
    5cfa:	2000      	movs	r0, #0
    5cfc:	f000 f8f0 	bl	5ee0 <__aeabi_idiv0>
    5d00:	bd02      	pop	{r1, pc}
    5d02:	46c0      	nop			; (mov r8, r8)

00005d04 <__aeabi_uidivmod>:
    5d04:	2900      	cmp	r1, #0
    5d06:	d0f7      	beq.n	5cf8 <__aeabi_uidiv+0x100>
    5d08:	e776      	b.n	5bf8 <__aeabi_uidiv>
    5d0a:	4770      	bx	lr

00005d0c <__aeabi_idiv>:
    5d0c:	4603      	mov	r3, r0
    5d0e:	430b      	orrs	r3, r1
    5d10:	d47f      	bmi.n	5e12 <__aeabi_idiv+0x106>
    5d12:	2200      	movs	r2, #0
    5d14:	0843      	lsrs	r3, r0, #1
    5d16:	428b      	cmp	r3, r1
    5d18:	d374      	bcc.n	5e04 <__aeabi_idiv+0xf8>
    5d1a:	0903      	lsrs	r3, r0, #4
    5d1c:	428b      	cmp	r3, r1
    5d1e:	d35f      	bcc.n	5de0 <__aeabi_idiv+0xd4>
    5d20:	0a03      	lsrs	r3, r0, #8
    5d22:	428b      	cmp	r3, r1
    5d24:	d344      	bcc.n	5db0 <__aeabi_idiv+0xa4>
    5d26:	0b03      	lsrs	r3, r0, #12
    5d28:	428b      	cmp	r3, r1
    5d2a:	d328      	bcc.n	5d7e <__aeabi_idiv+0x72>
    5d2c:	0c03      	lsrs	r3, r0, #16
    5d2e:	428b      	cmp	r3, r1
    5d30:	d30d      	bcc.n	5d4e <__aeabi_idiv+0x42>
    5d32:	22ff      	movs	r2, #255	; 0xff
    5d34:	0209      	lsls	r1, r1, #8
    5d36:	ba12      	rev	r2, r2
    5d38:	0c03      	lsrs	r3, r0, #16
    5d3a:	428b      	cmp	r3, r1
    5d3c:	d302      	bcc.n	5d44 <__aeabi_idiv+0x38>
    5d3e:	1212      	asrs	r2, r2, #8
    5d40:	0209      	lsls	r1, r1, #8
    5d42:	d065      	beq.n	5e10 <__aeabi_idiv+0x104>
    5d44:	0b03      	lsrs	r3, r0, #12
    5d46:	428b      	cmp	r3, r1
    5d48:	d319      	bcc.n	5d7e <__aeabi_idiv+0x72>
    5d4a:	e000      	b.n	5d4e <__aeabi_idiv+0x42>
    5d4c:	0a09      	lsrs	r1, r1, #8
    5d4e:	0bc3      	lsrs	r3, r0, #15
    5d50:	428b      	cmp	r3, r1
    5d52:	d301      	bcc.n	5d58 <__aeabi_idiv+0x4c>
    5d54:	03cb      	lsls	r3, r1, #15
    5d56:	1ac0      	subs	r0, r0, r3
    5d58:	4152      	adcs	r2, r2
    5d5a:	0b83      	lsrs	r3, r0, #14
    5d5c:	428b      	cmp	r3, r1
    5d5e:	d301      	bcc.n	5d64 <__aeabi_idiv+0x58>
    5d60:	038b      	lsls	r3, r1, #14
    5d62:	1ac0      	subs	r0, r0, r3
    5d64:	4152      	adcs	r2, r2
    5d66:	0b43      	lsrs	r3, r0, #13
    5d68:	428b      	cmp	r3, r1
    5d6a:	d301      	bcc.n	5d70 <__aeabi_idiv+0x64>
    5d6c:	034b      	lsls	r3, r1, #13
    5d6e:	1ac0      	subs	r0, r0, r3
    5d70:	4152      	adcs	r2, r2
    5d72:	0b03      	lsrs	r3, r0, #12
    5d74:	428b      	cmp	r3, r1
    5d76:	d301      	bcc.n	5d7c <__aeabi_idiv+0x70>
    5d78:	030b      	lsls	r3, r1, #12
    5d7a:	1ac0      	subs	r0, r0, r3
    5d7c:	4152      	adcs	r2, r2
    5d7e:	0ac3      	lsrs	r3, r0, #11
    5d80:	428b      	cmp	r3, r1
    5d82:	d301      	bcc.n	5d88 <__aeabi_idiv+0x7c>
    5d84:	02cb      	lsls	r3, r1, #11
    5d86:	1ac0      	subs	r0, r0, r3
    5d88:	4152      	adcs	r2, r2
    5d8a:	0a83      	lsrs	r3, r0, #10
    5d8c:	428b      	cmp	r3, r1
    5d8e:	d301      	bcc.n	5d94 <__aeabi_idiv+0x88>
    5d90:	028b      	lsls	r3, r1, #10
    5d92:	1ac0      	subs	r0, r0, r3
    5d94:	4152      	adcs	r2, r2
    5d96:	0a43      	lsrs	r3, r0, #9
    5d98:	428b      	cmp	r3, r1
    5d9a:	d301      	bcc.n	5da0 <__aeabi_idiv+0x94>
    5d9c:	024b      	lsls	r3, r1, #9
    5d9e:	1ac0      	subs	r0, r0, r3
    5da0:	4152      	adcs	r2, r2
    5da2:	0a03      	lsrs	r3, r0, #8
    5da4:	428b      	cmp	r3, r1
    5da6:	d301      	bcc.n	5dac <__aeabi_idiv+0xa0>
    5da8:	020b      	lsls	r3, r1, #8
    5daa:	1ac0      	subs	r0, r0, r3
    5dac:	4152      	adcs	r2, r2
    5dae:	d2cd      	bcs.n	5d4c <__aeabi_idiv+0x40>
    5db0:	09c3      	lsrs	r3, r0, #7
    5db2:	428b      	cmp	r3, r1
    5db4:	d301      	bcc.n	5dba <__aeabi_idiv+0xae>
    5db6:	01cb      	lsls	r3, r1, #7
    5db8:	1ac0      	subs	r0, r0, r3
    5dba:	4152      	adcs	r2, r2
    5dbc:	0983      	lsrs	r3, r0, #6
    5dbe:	428b      	cmp	r3, r1
    5dc0:	d301      	bcc.n	5dc6 <__aeabi_idiv+0xba>
    5dc2:	018b      	lsls	r3, r1, #6
    5dc4:	1ac0      	subs	r0, r0, r3
    5dc6:	4152      	adcs	r2, r2
    5dc8:	0943      	lsrs	r3, r0, #5
    5dca:	428b      	cmp	r3, r1
    5dcc:	d301      	bcc.n	5dd2 <__aeabi_idiv+0xc6>
    5dce:	014b      	lsls	r3, r1, #5
    5dd0:	1ac0      	subs	r0, r0, r3
    5dd2:	4152      	adcs	r2, r2
    5dd4:	0903      	lsrs	r3, r0, #4
    5dd6:	428b      	cmp	r3, r1
    5dd8:	d301      	bcc.n	5dde <__aeabi_idiv+0xd2>
    5dda:	010b      	lsls	r3, r1, #4
    5ddc:	1ac0      	subs	r0, r0, r3
    5dde:	4152      	adcs	r2, r2
    5de0:	08c3      	lsrs	r3, r0, #3
    5de2:	428b      	cmp	r3, r1
    5de4:	d301      	bcc.n	5dea <__aeabi_idiv+0xde>
    5de6:	00cb      	lsls	r3, r1, #3
    5de8:	1ac0      	subs	r0, r0, r3
    5dea:	4152      	adcs	r2, r2
    5dec:	0883      	lsrs	r3, r0, #2
    5dee:	428b      	cmp	r3, r1
    5df0:	d301      	bcc.n	5df6 <__aeabi_idiv+0xea>
    5df2:	008b      	lsls	r3, r1, #2
    5df4:	1ac0      	subs	r0, r0, r3
    5df6:	4152      	adcs	r2, r2
    5df8:	0843      	lsrs	r3, r0, #1
    5dfa:	428b      	cmp	r3, r1
    5dfc:	d301      	bcc.n	5e02 <__aeabi_idiv+0xf6>
    5dfe:	004b      	lsls	r3, r1, #1
    5e00:	1ac0      	subs	r0, r0, r3
    5e02:	4152      	adcs	r2, r2
    5e04:	1a41      	subs	r1, r0, r1
    5e06:	d200      	bcs.n	5e0a <__aeabi_idiv+0xfe>
    5e08:	4601      	mov	r1, r0
    5e0a:	4152      	adcs	r2, r2
    5e0c:	4610      	mov	r0, r2
    5e0e:	4770      	bx	lr
    5e10:	e05d      	b.n	5ece <__aeabi_idiv+0x1c2>
    5e12:	0fca      	lsrs	r2, r1, #31
    5e14:	d000      	beq.n	5e18 <__aeabi_idiv+0x10c>
    5e16:	4249      	negs	r1, r1
    5e18:	1003      	asrs	r3, r0, #32
    5e1a:	d300      	bcc.n	5e1e <__aeabi_idiv+0x112>
    5e1c:	4240      	negs	r0, r0
    5e1e:	4053      	eors	r3, r2
    5e20:	2200      	movs	r2, #0
    5e22:	469c      	mov	ip, r3
    5e24:	0903      	lsrs	r3, r0, #4
    5e26:	428b      	cmp	r3, r1
    5e28:	d32d      	bcc.n	5e86 <__aeabi_idiv+0x17a>
    5e2a:	0a03      	lsrs	r3, r0, #8
    5e2c:	428b      	cmp	r3, r1
    5e2e:	d312      	bcc.n	5e56 <__aeabi_idiv+0x14a>
    5e30:	22fc      	movs	r2, #252	; 0xfc
    5e32:	0189      	lsls	r1, r1, #6
    5e34:	ba12      	rev	r2, r2
    5e36:	0a03      	lsrs	r3, r0, #8
    5e38:	428b      	cmp	r3, r1
    5e3a:	d30c      	bcc.n	5e56 <__aeabi_idiv+0x14a>
    5e3c:	0189      	lsls	r1, r1, #6
    5e3e:	1192      	asrs	r2, r2, #6
    5e40:	428b      	cmp	r3, r1
    5e42:	d308      	bcc.n	5e56 <__aeabi_idiv+0x14a>
    5e44:	0189      	lsls	r1, r1, #6
    5e46:	1192      	asrs	r2, r2, #6
    5e48:	428b      	cmp	r3, r1
    5e4a:	d304      	bcc.n	5e56 <__aeabi_idiv+0x14a>
    5e4c:	0189      	lsls	r1, r1, #6
    5e4e:	d03a      	beq.n	5ec6 <__aeabi_idiv+0x1ba>
    5e50:	1192      	asrs	r2, r2, #6
    5e52:	e000      	b.n	5e56 <__aeabi_idiv+0x14a>
    5e54:	0989      	lsrs	r1, r1, #6
    5e56:	09c3      	lsrs	r3, r0, #7
    5e58:	428b      	cmp	r3, r1
    5e5a:	d301      	bcc.n	5e60 <__aeabi_idiv+0x154>
    5e5c:	01cb      	lsls	r3, r1, #7
    5e5e:	1ac0      	subs	r0, r0, r3
    5e60:	4152      	adcs	r2, r2
    5e62:	0983      	lsrs	r3, r0, #6
    5e64:	428b      	cmp	r3, r1
    5e66:	d301      	bcc.n	5e6c <__aeabi_idiv+0x160>
    5e68:	018b      	lsls	r3, r1, #6
    5e6a:	1ac0      	subs	r0, r0, r3
    5e6c:	4152      	adcs	r2, r2
    5e6e:	0943      	lsrs	r3, r0, #5
    5e70:	428b      	cmp	r3, r1
    5e72:	d301      	bcc.n	5e78 <__aeabi_idiv+0x16c>
    5e74:	014b      	lsls	r3, r1, #5
    5e76:	1ac0      	subs	r0, r0, r3
    5e78:	4152      	adcs	r2, r2
    5e7a:	0903      	lsrs	r3, r0, #4
    5e7c:	428b      	cmp	r3, r1
    5e7e:	d301      	bcc.n	5e84 <__aeabi_idiv+0x178>
    5e80:	010b      	lsls	r3, r1, #4
    5e82:	1ac0      	subs	r0, r0, r3
    5e84:	4152      	adcs	r2, r2
    5e86:	08c3      	lsrs	r3, r0, #3
    5e88:	428b      	cmp	r3, r1
    5e8a:	d301      	bcc.n	5e90 <__aeabi_idiv+0x184>
    5e8c:	00cb      	lsls	r3, r1, #3
    5e8e:	1ac0      	subs	r0, r0, r3
    5e90:	4152      	adcs	r2, r2
    5e92:	0883      	lsrs	r3, r0, #2
    5e94:	428b      	cmp	r3, r1
    5e96:	d301      	bcc.n	5e9c <__aeabi_idiv+0x190>
    5e98:	008b      	lsls	r3, r1, #2
    5e9a:	1ac0      	subs	r0, r0, r3
    5e9c:	4152      	adcs	r2, r2
    5e9e:	d2d9      	bcs.n	5e54 <__aeabi_idiv+0x148>
    5ea0:	0843      	lsrs	r3, r0, #1
    5ea2:	428b      	cmp	r3, r1
    5ea4:	d301      	bcc.n	5eaa <__aeabi_idiv+0x19e>
    5ea6:	004b      	lsls	r3, r1, #1
    5ea8:	1ac0      	subs	r0, r0, r3
    5eaa:	4152      	adcs	r2, r2
    5eac:	1a41      	subs	r1, r0, r1
    5eae:	d200      	bcs.n	5eb2 <__aeabi_idiv+0x1a6>
    5eb0:	4601      	mov	r1, r0
    5eb2:	4663      	mov	r3, ip
    5eb4:	4152      	adcs	r2, r2
    5eb6:	105b      	asrs	r3, r3, #1
    5eb8:	4610      	mov	r0, r2
    5eba:	d301      	bcc.n	5ec0 <__aeabi_idiv+0x1b4>
    5ebc:	4240      	negs	r0, r0
    5ebe:	2b00      	cmp	r3, #0
    5ec0:	d500      	bpl.n	5ec4 <__aeabi_idiv+0x1b8>
    5ec2:	4249      	negs	r1, r1
    5ec4:	4770      	bx	lr
    5ec6:	4663      	mov	r3, ip
    5ec8:	105b      	asrs	r3, r3, #1
    5eca:	d300      	bcc.n	5ece <__aeabi_idiv+0x1c2>
    5ecc:	4240      	negs	r0, r0
    5ece:	b501      	push	{r0, lr}
    5ed0:	2000      	movs	r0, #0
    5ed2:	f000 f805 	bl	5ee0 <__aeabi_idiv0>
    5ed6:	bd02      	pop	{r1, pc}

00005ed8 <__aeabi_idivmod>:
    5ed8:	2900      	cmp	r1, #0
    5eda:	d0f8      	beq.n	5ece <__aeabi_idiv+0x1c2>
    5edc:	e716      	b.n	5d0c <__aeabi_idiv>
    5ede:	4770      	bx	lr

00005ee0 <__aeabi_idiv0>:
    5ee0:	4770      	bx	lr
    5ee2:	46c0      	nop			; (mov r8, r8)

00005ee4 <__aeabi_lmul>:
    5ee4:	b5f0      	push	{r4, r5, r6, r7, lr}
    5ee6:	464f      	mov	r7, r9
    5ee8:	4646      	mov	r6, r8
    5eea:	b4c0      	push	{r6, r7}
    5eec:	0416      	lsls	r6, r2, #16
    5eee:	0c36      	lsrs	r6, r6, #16
    5ef0:	4699      	mov	r9, r3
    5ef2:	0033      	movs	r3, r6
    5ef4:	0405      	lsls	r5, r0, #16
    5ef6:	0c2c      	lsrs	r4, r5, #16
    5ef8:	0c07      	lsrs	r7, r0, #16
    5efa:	0c15      	lsrs	r5, r2, #16
    5efc:	4363      	muls	r3, r4
    5efe:	437e      	muls	r6, r7
    5f00:	436f      	muls	r7, r5
    5f02:	4365      	muls	r5, r4
    5f04:	0c1c      	lsrs	r4, r3, #16
    5f06:	19ad      	adds	r5, r5, r6
    5f08:	1964      	adds	r4, r4, r5
    5f0a:	469c      	mov	ip, r3
    5f0c:	42a6      	cmp	r6, r4
    5f0e:	d903      	bls.n	5f18 <__aeabi_lmul+0x34>
    5f10:	2380      	movs	r3, #128	; 0x80
    5f12:	025b      	lsls	r3, r3, #9
    5f14:	4698      	mov	r8, r3
    5f16:	4447      	add	r7, r8
    5f18:	4663      	mov	r3, ip
    5f1a:	0c25      	lsrs	r5, r4, #16
    5f1c:	19ef      	adds	r7, r5, r7
    5f1e:	041d      	lsls	r5, r3, #16
    5f20:	464b      	mov	r3, r9
    5f22:	434a      	muls	r2, r1
    5f24:	4343      	muls	r3, r0
    5f26:	0c2d      	lsrs	r5, r5, #16
    5f28:	0424      	lsls	r4, r4, #16
    5f2a:	1964      	adds	r4, r4, r5
    5f2c:	1899      	adds	r1, r3, r2
    5f2e:	19c9      	adds	r1, r1, r7
    5f30:	0020      	movs	r0, r4
    5f32:	bc0c      	pop	{r2, r3}
    5f34:	4690      	mov	r8, r2
    5f36:	4699      	mov	r9, r3
    5f38:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5f3a:	46c0      	nop			; (mov r8, r8)

00005f3c <__libc_init_array>:
    5f3c:	4b0e      	ldr	r3, [pc, #56]	; (5f78 <__libc_init_array+0x3c>)
    5f3e:	b570      	push	{r4, r5, r6, lr}
    5f40:	2500      	movs	r5, #0
    5f42:	001e      	movs	r6, r3
    5f44:	4c0d      	ldr	r4, [pc, #52]	; (5f7c <__libc_init_array+0x40>)
    5f46:	1ae4      	subs	r4, r4, r3
    5f48:	10a4      	asrs	r4, r4, #2
    5f4a:	42a5      	cmp	r5, r4
    5f4c:	d004      	beq.n	5f58 <__libc_init_array+0x1c>
    5f4e:	00ab      	lsls	r3, r5, #2
    5f50:	58f3      	ldr	r3, [r6, r3]
    5f52:	4798      	blx	r3
    5f54:	3501      	adds	r5, #1
    5f56:	e7f8      	b.n	5f4a <__libc_init_array+0xe>
    5f58:	f001 fc12 	bl	7780 <_init>
    5f5c:	4b08      	ldr	r3, [pc, #32]	; (5f80 <__libc_init_array+0x44>)
    5f5e:	2500      	movs	r5, #0
    5f60:	001e      	movs	r6, r3
    5f62:	4c08      	ldr	r4, [pc, #32]	; (5f84 <__libc_init_array+0x48>)
    5f64:	1ae4      	subs	r4, r4, r3
    5f66:	10a4      	asrs	r4, r4, #2
    5f68:	42a5      	cmp	r5, r4
    5f6a:	d004      	beq.n	5f76 <__libc_init_array+0x3a>
    5f6c:	00ab      	lsls	r3, r5, #2
    5f6e:	58f3      	ldr	r3, [r6, r3]
    5f70:	4798      	blx	r3
    5f72:	3501      	adds	r5, #1
    5f74:	e7f8      	b.n	5f68 <__libc_init_array+0x2c>
    5f76:	bd70      	pop	{r4, r5, r6, pc}
    5f78:	0000778c 	.word	0x0000778c
    5f7c:	0000778c 	.word	0x0000778c
    5f80:	0000778c 	.word	0x0000778c
    5f84:	00007790 	.word	0x00007790

00005f88 <memcpy>:
    5f88:	2300      	movs	r3, #0
    5f8a:	b510      	push	{r4, lr}
    5f8c:	429a      	cmp	r2, r3
    5f8e:	d003      	beq.n	5f98 <memcpy+0x10>
    5f90:	5ccc      	ldrb	r4, [r1, r3]
    5f92:	54c4      	strb	r4, [r0, r3]
    5f94:	3301      	adds	r3, #1
    5f96:	e7f9      	b.n	5f8c <memcpy+0x4>
    5f98:	bd10      	pop	{r4, pc}

00005f9a <memset>:
    5f9a:	0003      	movs	r3, r0
    5f9c:	1882      	adds	r2, r0, r2
    5f9e:	4293      	cmp	r3, r2
    5fa0:	d002      	beq.n	5fa8 <memset+0xe>
    5fa2:	7019      	strb	r1, [r3, #0]
    5fa4:	3301      	adds	r3, #1
    5fa6:	e7fa      	b.n	5f9e <memset+0x4>
    5fa8:	4770      	bx	lr
	...

00005fac <iprintf>:
    5fac:	b40f      	push	{r0, r1, r2, r3}
    5fae:	4b0b      	ldr	r3, [pc, #44]	; (5fdc <iprintf+0x30>)
    5fb0:	b513      	push	{r0, r1, r4, lr}
    5fb2:	681c      	ldr	r4, [r3, #0]
    5fb4:	2c00      	cmp	r4, #0
    5fb6:	d005      	beq.n	5fc4 <iprintf+0x18>
    5fb8:	69a3      	ldr	r3, [r4, #24]
    5fba:	2b00      	cmp	r3, #0
    5fbc:	d102      	bne.n	5fc4 <iprintf+0x18>
    5fbe:	0020      	movs	r0, r4
    5fc0:	f000 faf6 	bl	65b0 <__sinit>
    5fc4:	ab05      	add	r3, sp, #20
    5fc6:	9a04      	ldr	r2, [sp, #16]
    5fc8:	68a1      	ldr	r1, [r4, #8]
    5fca:	0020      	movs	r0, r4
    5fcc:	9301      	str	r3, [sp, #4]
    5fce:	f000 fcb5 	bl	693c <_vfiprintf_r>
    5fd2:	bc16      	pop	{r1, r2, r4}
    5fd4:	bc08      	pop	{r3}
    5fd6:	b004      	add	sp, #16
    5fd8:	4718      	bx	r3
    5fda:	46c0      	nop			; (mov r8, r8)
    5fdc:	2000006c 	.word	0x2000006c

00005fe0 <_puts_r>:
    5fe0:	b570      	push	{r4, r5, r6, lr}
    5fe2:	0005      	movs	r5, r0
    5fe4:	000e      	movs	r6, r1
    5fe6:	2800      	cmp	r0, #0
    5fe8:	d004      	beq.n	5ff4 <_puts_r+0x14>
    5fea:	6983      	ldr	r3, [r0, #24]
    5fec:	2b00      	cmp	r3, #0
    5fee:	d101      	bne.n	5ff4 <_puts_r+0x14>
    5ff0:	f000 fade 	bl	65b0 <__sinit>
    5ff4:	69ab      	ldr	r3, [r5, #24]
    5ff6:	68ac      	ldr	r4, [r5, #8]
    5ff8:	2b00      	cmp	r3, #0
    5ffa:	d102      	bne.n	6002 <_puts_r+0x22>
    5ffc:	0028      	movs	r0, r5
    5ffe:	f000 fad7 	bl	65b0 <__sinit>
    6002:	4b25      	ldr	r3, [pc, #148]	; (6098 <_puts_r+0xb8>)
    6004:	429c      	cmp	r4, r3
    6006:	d101      	bne.n	600c <_puts_r+0x2c>
    6008:	686c      	ldr	r4, [r5, #4]
    600a:	e008      	b.n	601e <_puts_r+0x3e>
    600c:	4b23      	ldr	r3, [pc, #140]	; (609c <_puts_r+0xbc>)
    600e:	429c      	cmp	r4, r3
    6010:	d101      	bne.n	6016 <_puts_r+0x36>
    6012:	68ac      	ldr	r4, [r5, #8]
    6014:	e003      	b.n	601e <_puts_r+0x3e>
    6016:	4b22      	ldr	r3, [pc, #136]	; (60a0 <_puts_r+0xc0>)
    6018:	429c      	cmp	r4, r3
    601a:	d100      	bne.n	601e <_puts_r+0x3e>
    601c:	68ec      	ldr	r4, [r5, #12]
    601e:	89a3      	ldrh	r3, [r4, #12]
    6020:	071b      	lsls	r3, r3, #28
    6022:	d502      	bpl.n	602a <_puts_r+0x4a>
    6024:	6923      	ldr	r3, [r4, #16]
    6026:	2b00      	cmp	r3, #0
    6028:	d111      	bne.n	604e <_puts_r+0x6e>
    602a:	0021      	movs	r1, r4
    602c:	0028      	movs	r0, r5
    602e:	f000 f955 	bl	62dc <__swsetup_r>
    6032:	2800      	cmp	r0, #0
    6034:	d00b      	beq.n	604e <_puts_r+0x6e>
    6036:	2001      	movs	r0, #1
    6038:	4240      	negs	r0, r0
    603a:	e02b      	b.n	6094 <_puts_r+0xb4>
    603c:	3b01      	subs	r3, #1
    603e:	3601      	adds	r6, #1
    6040:	60a3      	str	r3, [r4, #8]
    6042:	2b00      	cmp	r3, #0
    6044:	db08      	blt.n	6058 <_puts_r+0x78>
    6046:	6823      	ldr	r3, [r4, #0]
    6048:	1c5a      	adds	r2, r3, #1
    604a:	6022      	str	r2, [r4, #0]
    604c:	7019      	strb	r1, [r3, #0]
    604e:	7831      	ldrb	r1, [r6, #0]
    6050:	68a3      	ldr	r3, [r4, #8]
    6052:	2900      	cmp	r1, #0
    6054:	d1f2      	bne.n	603c <_puts_r+0x5c>
    6056:	e00b      	b.n	6070 <_puts_r+0x90>
    6058:	69a2      	ldr	r2, [r4, #24]
    605a:	4293      	cmp	r3, r2
    605c:	db01      	blt.n	6062 <_puts_r+0x82>
    605e:	290a      	cmp	r1, #10
    6060:	d1f1      	bne.n	6046 <_puts_r+0x66>
    6062:	0022      	movs	r2, r4
    6064:	0028      	movs	r0, r5
    6066:	f000 f8e1 	bl	622c <__swbuf_r>
    606a:	1c43      	adds	r3, r0, #1
    606c:	d1ef      	bne.n	604e <_puts_r+0x6e>
    606e:	e7e2      	b.n	6036 <_puts_r+0x56>
    6070:	3b01      	subs	r3, #1
    6072:	60a3      	str	r3, [r4, #8]
    6074:	2b00      	cmp	r3, #0
    6076:	da08      	bge.n	608a <_puts_r+0xaa>
    6078:	0022      	movs	r2, r4
    607a:	310a      	adds	r1, #10
    607c:	0028      	movs	r0, r5
    607e:	f000 f8d5 	bl	622c <__swbuf_r>
    6082:	1c43      	adds	r3, r0, #1
    6084:	d0d7      	beq.n	6036 <_puts_r+0x56>
    6086:	200a      	movs	r0, #10
    6088:	e004      	b.n	6094 <_puts_r+0xb4>
    608a:	200a      	movs	r0, #10
    608c:	6823      	ldr	r3, [r4, #0]
    608e:	1c5a      	adds	r2, r3, #1
    6090:	6022      	str	r2, [r4, #0]
    6092:	7018      	strb	r0, [r3, #0]
    6094:	bd70      	pop	{r4, r5, r6, pc}
    6096:	46c0      	nop			; (mov r8, r8)
    6098:	000076ec 	.word	0x000076ec
    609c:	0000770c 	.word	0x0000770c
    60a0:	0000772c 	.word	0x0000772c

000060a4 <puts>:
    60a4:	b510      	push	{r4, lr}
    60a6:	4b03      	ldr	r3, [pc, #12]	; (60b4 <puts+0x10>)
    60a8:	0001      	movs	r1, r0
    60aa:	6818      	ldr	r0, [r3, #0]
    60ac:	f7ff ff98 	bl	5fe0 <_puts_r>
    60b0:	bd10      	pop	{r4, pc}
    60b2:	46c0      	nop			; (mov r8, r8)
    60b4:	2000006c 	.word	0x2000006c

000060b8 <setbuf>:
    60b8:	424a      	negs	r2, r1
    60ba:	414a      	adcs	r2, r1
    60bc:	2380      	movs	r3, #128	; 0x80
    60be:	b510      	push	{r4, lr}
    60c0:	0052      	lsls	r2, r2, #1
    60c2:	00db      	lsls	r3, r3, #3
    60c4:	f000 f802 	bl	60cc <setvbuf>
    60c8:	bd10      	pop	{r4, pc}
	...

000060cc <setvbuf>:
    60cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    60ce:	001d      	movs	r5, r3
    60d0:	4b51      	ldr	r3, [pc, #324]	; (6218 <setvbuf+0x14c>)
    60d2:	b085      	sub	sp, #20
    60d4:	681e      	ldr	r6, [r3, #0]
    60d6:	0004      	movs	r4, r0
    60d8:	000f      	movs	r7, r1
    60da:	9200      	str	r2, [sp, #0]
    60dc:	2e00      	cmp	r6, #0
    60de:	d005      	beq.n	60ec <setvbuf+0x20>
    60e0:	69b3      	ldr	r3, [r6, #24]
    60e2:	2b00      	cmp	r3, #0
    60e4:	d102      	bne.n	60ec <setvbuf+0x20>
    60e6:	0030      	movs	r0, r6
    60e8:	f000 fa62 	bl	65b0 <__sinit>
    60ec:	4b4b      	ldr	r3, [pc, #300]	; (621c <setvbuf+0x150>)
    60ee:	429c      	cmp	r4, r3
    60f0:	d101      	bne.n	60f6 <setvbuf+0x2a>
    60f2:	6874      	ldr	r4, [r6, #4]
    60f4:	e008      	b.n	6108 <setvbuf+0x3c>
    60f6:	4b4a      	ldr	r3, [pc, #296]	; (6220 <setvbuf+0x154>)
    60f8:	429c      	cmp	r4, r3
    60fa:	d101      	bne.n	6100 <setvbuf+0x34>
    60fc:	68b4      	ldr	r4, [r6, #8]
    60fe:	e003      	b.n	6108 <setvbuf+0x3c>
    6100:	4b48      	ldr	r3, [pc, #288]	; (6224 <setvbuf+0x158>)
    6102:	429c      	cmp	r4, r3
    6104:	d100      	bne.n	6108 <setvbuf+0x3c>
    6106:	68f4      	ldr	r4, [r6, #12]
    6108:	9b00      	ldr	r3, [sp, #0]
    610a:	2b02      	cmp	r3, #2
    610c:	d005      	beq.n	611a <setvbuf+0x4e>
    610e:	2b01      	cmp	r3, #1
    6110:	d900      	bls.n	6114 <setvbuf+0x48>
    6112:	e07c      	b.n	620e <setvbuf+0x142>
    6114:	2d00      	cmp	r5, #0
    6116:	da00      	bge.n	611a <setvbuf+0x4e>
    6118:	e079      	b.n	620e <setvbuf+0x142>
    611a:	0021      	movs	r1, r4
    611c:	0030      	movs	r0, r6
    611e:	f000 f9d9 	bl	64d4 <_fflush_r>
    6122:	6b61      	ldr	r1, [r4, #52]	; 0x34
    6124:	2900      	cmp	r1, #0
    6126:	d008      	beq.n	613a <setvbuf+0x6e>
    6128:	0023      	movs	r3, r4
    612a:	3344      	adds	r3, #68	; 0x44
    612c:	4299      	cmp	r1, r3
    612e:	d002      	beq.n	6136 <setvbuf+0x6a>
    6130:	0030      	movs	r0, r6
    6132:	f000 fb3f 	bl	67b4 <_free_r>
    6136:	2300      	movs	r3, #0
    6138:	6363      	str	r3, [r4, #52]	; 0x34
    613a:	2300      	movs	r3, #0
    613c:	61a3      	str	r3, [r4, #24]
    613e:	6063      	str	r3, [r4, #4]
    6140:	89a3      	ldrh	r3, [r4, #12]
    6142:	061b      	lsls	r3, r3, #24
    6144:	d503      	bpl.n	614e <setvbuf+0x82>
    6146:	6921      	ldr	r1, [r4, #16]
    6148:	0030      	movs	r0, r6
    614a:	f000 fb33 	bl	67b4 <_free_r>
    614e:	89a2      	ldrh	r2, [r4, #12]
    6150:	4b35      	ldr	r3, [pc, #212]	; (6228 <setvbuf+0x15c>)
    6152:	4013      	ands	r3, r2
    6154:	81a3      	strh	r3, [r4, #12]
    6156:	9b00      	ldr	r3, [sp, #0]
    6158:	2b02      	cmp	r3, #2
    615a:	d021      	beq.n	61a0 <setvbuf+0xd4>
    615c:	ab03      	add	r3, sp, #12
    615e:	aa02      	add	r2, sp, #8
    6160:	0021      	movs	r1, r4
    6162:	0030      	movs	r0, r6
    6164:	f000 fab8 	bl	66d8 <__swhatbuf_r>
    6168:	89a3      	ldrh	r3, [r4, #12]
    616a:	4318      	orrs	r0, r3
    616c:	81a0      	strh	r0, [r4, #12]
    616e:	2d00      	cmp	r5, #0
    6170:	d101      	bne.n	6176 <setvbuf+0xaa>
    6172:	9d02      	ldr	r5, [sp, #8]
    6174:	e001      	b.n	617a <setvbuf+0xae>
    6176:	2f00      	cmp	r7, #0
    6178:	d125      	bne.n	61c6 <setvbuf+0xfa>
    617a:	0028      	movs	r0, r5
    617c:	f000 fb10 	bl	67a0 <malloc>
    6180:	9501      	str	r5, [sp, #4]
    6182:	1e07      	subs	r7, r0, #0
    6184:	d11a      	bne.n	61bc <setvbuf+0xf0>
    6186:	9b02      	ldr	r3, [sp, #8]
    6188:	9301      	str	r3, [sp, #4]
    618a:	42ab      	cmp	r3, r5
    618c:	d102      	bne.n	6194 <setvbuf+0xc8>
    618e:	2001      	movs	r0, #1
    6190:	4240      	negs	r0, r0
    6192:	e006      	b.n	61a2 <setvbuf+0xd6>
    6194:	9801      	ldr	r0, [sp, #4]
    6196:	f000 fb03 	bl	67a0 <malloc>
    619a:	1e07      	subs	r7, r0, #0
    619c:	d10e      	bne.n	61bc <setvbuf+0xf0>
    619e:	e7f6      	b.n	618e <setvbuf+0xc2>
    61a0:	2000      	movs	r0, #0
    61a2:	2202      	movs	r2, #2
    61a4:	89a3      	ldrh	r3, [r4, #12]
    61a6:	4313      	orrs	r3, r2
    61a8:	81a3      	strh	r3, [r4, #12]
    61aa:	2300      	movs	r3, #0
    61ac:	60a3      	str	r3, [r4, #8]
    61ae:	0023      	movs	r3, r4
    61b0:	3347      	adds	r3, #71	; 0x47
    61b2:	6023      	str	r3, [r4, #0]
    61b4:	6123      	str	r3, [r4, #16]
    61b6:	2301      	movs	r3, #1
    61b8:	6163      	str	r3, [r4, #20]
    61ba:	e02a      	b.n	6212 <setvbuf+0x146>
    61bc:	2280      	movs	r2, #128	; 0x80
    61be:	89a3      	ldrh	r3, [r4, #12]
    61c0:	9d01      	ldr	r5, [sp, #4]
    61c2:	4313      	orrs	r3, r2
    61c4:	81a3      	strh	r3, [r4, #12]
    61c6:	69b3      	ldr	r3, [r6, #24]
    61c8:	2b00      	cmp	r3, #0
    61ca:	d102      	bne.n	61d2 <setvbuf+0x106>
    61cc:	0030      	movs	r0, r6
    61ce:	f000 f9ef 	bl	65b0 <__sinit>
    61d2:	9b00      	ldr	r3, [sp, #0]
    61d4:	2b01      	cmp	r3, #1
    61d6:	d103      	bne.n	61e0 <setvbuf+0x114>
    61d8:	89a3      	ldrh	r3, [r4, #12]
    61da:	9a00      	ldr	r2, [sp, #0]
    61dc:	431a      	orrs	r2, r3
    61de:	81a2      	strh	r2, [r4, #12]
    61e0:	2308      	movs	r3, #8
    61e2:	89a2      	ldrh	r2, [r4, #12]
    61e4:	6027      	str	r7, [r4, #0]
    61e6:	4013      	ands	r3, r2
    61e8:	6127      	str	r7, [r4, #16]
    61ea:	6165      	str	r5, [r4, #20]
    61ec:	1e18      	subs	r0, r3, #0
    61ee:	d00c      	beq.n	620a <setvbuf+0x13e>
    61f0:	2301      	movs	r3, #1
    61f2:	401a      	ands	r2, r3
    61f4:	2300      	movs	r3, #0
    61f6:	1e10      	subs	r0, r2, #0
    61f8:	4298      	cmp	r0, r3
    61fa:	d004      	beq.n	6206 <setvbuf+0x13a>
    61fc:	426d      	negs	r5, r5
    61fe:	60a3      	str	r3, [r4, #8]
    6200:	61a5      	str	r5, [r4, #24]
    6202:	0018      	movs	r0, r3
    6204:	e005      	b.n	6212 <setvbuf+0x146>
    6206:	60a5      	str	r5, [r4, #8]
    6208:	e003      	b.n	6212 <setvbuf+0x146>
    620a:	60a3      	str	r3, [r4, #8]
    620c:	e001      	b.n	6212 <setvbuf+0x146>
    620e:	2001      	movs	r0, #1
    6210:	4240      	negs	r0, r0
    6212:	b005      	add	sp, #20
    6214:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6216:	46c0      	nop			; (mov r8, r8)
    6218:	2000006c 	.word	0x2000006c
    621c:	000076ec 	.word	0x000076ec
    6220:	0000770c 	.word	0x0000770c
    6224:	0000772c 	.word	0x0000772c
    6228:	fffff35c 	.word	0xfffff35c

0000622c <__swbuf_r>:
    622c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    622e:	0005      	movs	r5, r0
    6230:	000f      	movs	r7, r1
    6232:	0014      	movs	r4, r2
    6234:	2800      	cmp	r0, #0
    6236:	d004      	beq.n	6242 <__swbuf_r+0x16>
    6238:	6983      	ldr	r3, [r0, #24]
    623a:	2b00      	cmp	r3, #0
    623c:	d101      	bne.n	6242 <__swbuf_r+0x16>
    623e:	f000 f9b7 	bl	65b0 <__sinit>
    6242:	4b23      	ldr	r3, [pc, #140]	; (62d0 <__swbuf_r+0xa4>)
    6244:	429c      	cmp	r4, r3
    6246:	d101      	bne.n	624c <__swbuf_r+0x20>
    6248:	686c      	ldr	r4, [r5, #4]
    624a:	e008      	b.n	625e <__swbuf_r+0x32>
    624c:	4b21      	ldr	r3, [pc, #132]	; (62d4 <__swbuf_r+0xa8>)
    624e:	429c      	cmp	r4, r3
    6250:	d101      	bne.n	6256 <__swbuf_r+0x2a>
    6252:	68ac      	ldr	r4, [r5, #8]
    6254:	e003      	b.n	625e <__swbuf_r+0x32>
    6256:	4b20      	ldr	r3, [pc, #128]	; (62d8 <__swbuf_r+0xac>)
    6258:	429c      	cmp	r4, r3
    625a:	d100      	bne.n	625e <__swbuf_r+0x32>
    625c:	68ec      	ldr	r4, [r5, #12]
    625e:	69a3      	ldr	r3, [r4, #24]
    6260:	60a3      	str	r3, [r4, #8]
    6262:	89a3      	ldrh	r3, [r4, #12]
    6264:	071b      	lsls	r3, r3, #28
    6266:	d50a      	bpl.n	627e <__swbuf_r+0x52>
    6268:	6923      	ldr	r3, [r4, #16]
    626a:	2b00      	cmp	r3, #0
    626c:	d007      	beq.n	627e <__swbuf_r+0x52>
    626e:	6823      	ldr	r3, [r4, #0]
    6270:	6922      	ldr	r2, [r4, #16]
    6272:	b2fe      	uxtb	r6, r7
    6274:	1a98      	subs	r0, r3, r2
    6276:	6963      	ldr	r3, [r4, #20]
    6278:	4298      	cmp	r0, r3
    627a:	db0f      	blt.n	629c <__swbuf_r+0x70>
    627c:	e008      	b.n	6290 <__swbuf_r+0x64>
    627e:	0021      	movs	r1, r4
    6280:	0028      	movs	r0, r5
    6282:	f000 f82b 	bl	62dc <__swsetup_r>
    6286:	2800      	cmp	r0, #0
    6288:	d0f1      	beq.n	626e <__swbuf_r+0x42>
    628a:	2001      	movs	r0, #1
    628c:	4240      	negs	r0, r0
    628e:	e01d      	b.n	62cc <__swbuf_r+0xa0>
    6290:	0021      	movs	r1, r4
    6292:	0028      	movs	r0, r5
    6294:	f000 f91e 	bl	64d4 <_fflush_r>
    6298:	2800      	cmp	r0, #0
    629a:	d1f6      	bne.n	628a <__swbuf_r+0x5e>
    629c:	68a3      	ldr	r3, [r4, #8]
    629e:	3001      	adds	r0, #1
    62a0:	3b01      	subs	r3, #1
    62a2:	60a3      	str	r3, [r4, #8]
    62a4:	6823      	ldr	r3, [r4, #0]
    62a6:	1c5a      	adds	r2, r3, #1
    62a8:	6022      	str	r2, [r4, #0]
    62aa:	701f      	strb	r7, [r3, #0]
    62ac:	6963      	ldr	r3, [r4, #20]
    62ae:	4298      	cmp	r0, r3
    62b0:	d005      	beq.n	62be <__swbuf_r+0x92>
    62b2:	89a3      	ldrh	r3, [r4, #12]
    62b4:	0030      	movs	r0, r6
    62b6:	07db      	lsls	r3, r3, #31
    62b8:	d508      	bpl.n	62cc <__swbuf_r+0xa0>
    62ba:	2e0a      	cmp	r6, #10
    62bc:	d106      	bne.n	62cc <__swbuf_r+0xa0>
    62be:	0021      	movs	r1, r4
    62c0:	0028      	movs	r0, r5
    62c2:	f000 f907 	bl	64d4 <_fflush_r>
    62c6:	2800      	cmp	r0, #0
    62c8:	d1df      	bne.n	628a <__swbuf_r+0x5e>
    62ca:	0030      	movs	r0, r6
    62cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    62ce:	46c0      	nop			; (mov r8, r8)
    62d0:	000076ec 	.word	0x000076ec
    62d4:	0000770c 	.word	0x0000770c
    62d8:	0000772c 	.word	0x0000772c

000062dc <__swsetup_r>:
    62dc:	4b36      	ldr	r3, [pc, #216]	; (63b8 <__swsetup_r+0xdc>)
    62de:	b570      	push	{r4, r5, r6, lr}
    62e0:	681d      	ldr	r5, [r3, #0]
    62e2:	0006      	movs	r6, r0
    62e4:	000c      	movs	r4, r1
    62e6:	2d00      	cmp	r5, #0
    62e8:	d005      	beq.n	62f6 <__swsetup_r+0x1a>
    62ea:	69ab      	ldr	r3, [r5, #24]
    62ec:	2b00      	cmp	r3, #0
    62ee:	d102      	bne.n	62f6 <__swsetup_r+0x1a>
    62f0:	0028      	movs	r0, r5
    62f2:	f000 f95d 	bl	65b0 <__sinit>
    62f6:	4b31      	ldr	r3, [pc, #196]	; (63bc <__swsetup_r+0xe0>)
    62f8:	429c      	cmp	r4, r3
    62fa:	d101      	bne.n	6300 <__swsetup_r+0x24>
    62fc:	686c      	ldr	r4, [r5, #4]
    62fe:	e008      	b.n	6312 <__swsetup_r+0x36>
    6300:	4b2f      	ldr	r3, [pc, #188]	; (63c0 <__swsetup_r+0xe4>)
    6302:	429c      	cmp	r4, r3
    6304:	d101      	bne.n	630a <__swsetup_r+0x2e>
    6306:	68ac      	ldr	r4, [r5, #8]
    6308:	e003      	b.n	6312 <__swsetup_r+0x36>
    630a:	4b2e      	ldr	r3, [pc, #184]	; (63c4 <__swsetup_r+0xe8>)
    630c:	429c      	cmp	r4, r3
    630e:	d100      	bne.n	6312 <__swsetup_r+0x36>
    6310:	68ec      	ldr	r4, [r5, #12]
    6312:	220c      	movs	r2, #12
    6314:	5ea3      	ldrsh	r3, [r4, r2]
    6316:	b29a      	uxth	r2, r3
    6318:	0711      	lsls	r1, r2, #28
    631a:	d423      	bmi.n	6364 <__swsetup_r+0x88>
    631c:	06d1      	lsls	r1, r2, #27
    631e:	d407      	bmi.n	6330 <__swsetup_r+0x54>
    6320:	2209      	movs	r2, #9
    6322:	2001      	movs	r0, #1
    6324:	6032      	str	r2, [r6, #0]
    6326:	3237      	adds	r2, #55	; 0x37
    6328:	4313      	orrs	r3, r2
    632a:	81a3      	strh	r3, [r4, #12]
    632c:	4240      	negs	r0, r0
    632e:	e042      	b.n	63b6 <__swsetup_r+0xda>
    6330:	0753      	lsls	r3, r2, #29
    6332:	d513      	bpl.n	635c <__swsetup_r+0x80>
    6334:	6b61      	ldr	r1, [r4, #52]	; 0x34
    6336:	2900      	cmp	r1, #0
    6338:	d008      	beq.n	634c <__swsetup_r+0x70>
    633a:	0023      	movs	r3, r4
    633c:	3344      	adds	r3, #68	; 0x44
    633e:	4299      	cmp	r1, r3
    6340:	d002      	beq.n	6348 <__swsetup_r+0x6c>
    6342:	0030      	movs	r0, r6
    6344:	f000 fa36 	bl	67b4 <_free_r>
    6348:	2300      	movs	r3, #0
    634a:	6363      	str	r3, [r4, #52]	; 0x34
    634c:	2224      	movs	r2, #36	; 0x24
    634e:	89a3      	ldrh	r3, [r4, #12]
    6350:	4393      	bics	r3, r2
    6352:	81a3      	strh	r3, [r4, #12]
    6354:	2300      	movs	r3, #0
    6356:	6063      	str	r3, [r4, #4]
    6358:	6923      	ldr	r3, [r4, #16]
    635a:	6023      	str	r3, [r4, #0]
    635c:	2208      	movs	r2, #8
    635e:	89a3      	ldrh	r3, [r4, #12]
    6360:	4313      	orrs	r3, r2
    6362:	81a3      	strh	r3, [r4, #12]
    6364:	6923      	ldr	r3, [r4, #16]
    6366:	2b00      	cmp	r3, #0
    6368:	d10b      	bne.n	6382 <__swsetup_r+0xa6>
    636a:	23a0      	movs	r3, #160	; 0xa0
    636c:	89a2      	ldrh	r2, [r4, #12]
    636e:	009b      	lsls	r3, r3, #2
    6370:	4013      	ands	r3, r2
    6372:	2280      	movs	r2, #128	; 0x80
    6374:	0092      	lsls	r2, r2, #2
    6376:	4293      	cmp	r3, r2
    6378:	d003      	beq.n	6382 <__swsetup_r+0xa6>
    637a:	0021      	movs	r1, r4
    637c:	0030      	movs	r0, r6
    637e:	f000 f9d1 	bl	6724 <__smakebuf_r>
    6382:	2301      	movs	r3, #1
    6384:	89a2      	ldrh	r2, [r4, #12]
    6386:	4013      	ands	r3, r2
    6388:	d005      	beq.n	6396 <__swsetup_r+0xba>
    638a:	2300      	movs	r3, #0
    638c:	60a3      	str	r3, [r4, #8]
    638e:	6963      	ldr	r3, [r4, #20]
    6390:	425b      	negs	r3, r3
    6392:	61a3      	str	r3, [r4, #24]
    6394:	e003      	b.n	639e <__swsetup_r+0xc2>
    6396:	0792      	lsls	r2, r2, #30
    6398:	d400      	bmi.n	639c <__swsetup_r+0xc0>
    639a:	6963      	ldr	r3, [r4, #20]
    639c:	60a3      	str	r3, [r4, #8]
    639e:	2000      	movs	r0, #0
    63a0:	6923      	ldr	r3, [r4, #16]
    63a2:	4283      	cmp	r3, r0
    63a4:	d107      	bne.n	63b6 <__swsetup_r+0xda>
    63a6:	220c      	movs	r2, #12
    63a8:	5ea3      	ldrsh	r3, [r4, r2]
    63aa:	061a      	lsls	r2, r3, #24
    63ac:	d503      	bpl.n	63b6 <__swsetup_r+0xda>
    63ae:	2240      	movs	r2, #64	; 0x40
    63b0:	4313      	orrs	r3, r2
    63b2:	81a3      	strh	r3, [r4, #12]
    63b4:	3801      	subs	r0, #1
    63b6:	bd70      	pop	{r4, r5, r6, pc}
    63b8:	2000006c 	.word	0x2000006c
    63bc:	000076ec 	.word	0x000076ec
    63c0:	0000770c 	.word	0x0000770c
    63c4:	0000772c 	.word	0x0000772c

000063c8 <__sflush_r>:
    63c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    63ca:	898a      	ldrh	r2, [r1, #12]
    63cc:	0005      	movs	r5, r0
    63ce:	000c      	movs	r4, r1
    63d0:	0713      	lsls	r3, r2, #28
    63d2:	d45a      	bmi.n	648a <__sflush_r+0xc2>
    63d4:	684b      	ldr	r3, [r1, #4]
    63d6:	2b00      	cmp	r3, #0
    63d8:	dc02      	bgt.n	63e0 <__sflush_r+0x18>
    63da:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    63dc:	2b00      	cmp	r3, #0
    63de:	dd19      	ble.n	6414 <__sflush_r+0x4c>
    63e0:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    63e2:	2f00      	cmp	r7, #0
    63e4:	d016      	beq.n	6414 <__sflush_r+0x4c>
    63e6:	2300      	movs	r3, #0
    63e8:	682e      	ldr	r6, [r5, #0]
    63ea:	602b      	str	r3, [r5, #0]
    63ec:	2380      	movs	r3, #128	; 0x80
    63ee:	015b      	lsls	r3, r3, #5
    63f0:	401a      	ands	r2, r3
    63f2:	d001      	beq.n	63f8 <__sflush_r+0x30>
    63f4:	6d60      	ldr	r0, [r4, #84]	; 0x54
    63f6:	e014      	b.n	6422 <__sflush_r+0x5a>
    63f8:	2301      	movs	r3, #1
    63fa:	6a21      	ldr	r1, [r4, #32]
    63fc:	0028      	movs	r0, r5
    63fe:	47b8      	blx	r7
    6400:	1c43      	adds	r3, r0, #1
    6402:	d10e      	bne.n	6422 <__sflush_r+0x5a>
    6404:	682b      	ldr	r3, [r5, #0]
    6406:	2b00      	cmp	r3, #0
    6408:	d00b      	beq.n	6422 <__sflush_r+0x5a>
    640a:	2b1d      	cmp	r3, #29
    640c:	d001      	beq.n	6412 <__sflush_r+0x4a>
    640e:	2b16      	cmp	r3, #22
    6410:	d102      	bne.n	6418 <__sflush_r+0x50>
    6412:	602e      	str	r6, [r5, #0]
    6414:	2000      	movs	r0, #0
    6416:	e05a      	b.n	64ce <__sflush_r+0x106>
    6418:	2240      	movs	r2, #64	; 0x40
    641a:	89a3      	ldrh	r3, [r4, #12]
    641c:	4313      	orrs	r3, r2
    641e:	81a3      	strh	r3, [r4, #12]
    6420:	e055      	b.n	64ce <__sflush_r+0x106>
    6422:	89a3      	ldrh	r3, [r4, #12]
    6424:	075b      	lsls	r3, r3, #29
    6426:	d506      	bpl.n	6436 <__sflush_r+0x6e>
    6428:	6863      	ldr	r3, [r4, #4]
    642a:	1ac0      	subs	r0, r0, r3
    642c:	6b63      	ldr	r3, [r4, #52]	; 0x34
    642e:	2b00      	cmp	r3, #0
    6430:	d001      	beq.n	6436 <__sflush_r+0x6e>
    6432:	6c23      	ldr	r3, [r4, #64]	; 0x40
    6434:	1ac0      	subs	r0, r0, r3
    6436:	2300      	movs	r3, #0
    6438:	0002      	movs	r2, r0
    643a:	6a21      	ldr	r1, [r4, #32]
    643c:	0028      	movs	r0, r5
    643e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    6440:	47b8      	blx	r7
    6442:	89a3      	ldrh	r3, [r4, #12]
    6444:	1c42      	adds	r2, r0, #1
    6446:	d106      	bne.n	6456 <__sflush_r+0x8e>
    6448:	6829      	ldr	r1, [r5, #0]
    644a:	291d      	cmp	r1, #29
    644c:	d83a      	bhi.n	64c4 <__sflush_r+0xfc>
    644e:	4a20      	ldr	r2, [pc, #128]	; (64d0 <__sflush_r+0x108>)
    6450:	40ca      	lsrs	r2, r1
    6452:	07d2      	lsls	r2, r2, #31
    6454:	d536      	bpl.n	64c4 <__sflush_r+0xfc>
    6456:	2200      	movs	r2, #0
    6458:	6062      	str	r2, [r4, #4]
    645a:	6922      	ldr	r2, [r4, #16]
    645c:	6022      	str	r2, [r4, #0]
    645e:	04db      	lsls	r3, r3, #19
    6460:	d505      	bpl.n	646e <__sflush_r+0xa6>
    6462:	1c43      	adds	r3, r0, #1
    6464:	d102      	bne.n	646c <__sflush_r+0xa4>
    6466:	682b      	ldr	r3, [r5, #0]
    6468:	2b00      	cmp	r3, #0
    646a:	d100      	bne.n	646e <__sflush_r+0xa6>
    646c:	6560      	str	r0, [r4, #84]	; 0x54
    646e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    6470:	602e      	str	r6, [r5, #0]
    6472:	2900      	cmp	r1, #0
    6474:	d0ce      	beq.n	6414 <__sflush_r+0x4c>
    6476:	0023      	movs	r3, r4
    6478:	3344      	adds	r3, #68	; 0x44
    647a:	4299      	cmp	r1, r3
    647c:	d002      	beq.n	6484 <__sflush_r+0xbc>
    647e:	0028      	movs	r0, r5
    6480:	f000 f998 	bl	67b4 <_free_r>
    6484:	2000      	movs	r0, #0
    6486:	6360      	str	r0, [r4, #52]	; 0x34
    6488:	e021      	b.n	64ce <__sflush_r+0x106>
    648a:	690f      	ldr	r7, [r1, #16]
    648c:	2f00      	cmp	r7, #0
    648e:	d0c1      	beq.n	6414 <__sflush_r+0x4c>
    6490:	680b      	ldr	r3, [r1, #0]
    6492:	600f      	str	r7, [r1, #0]
    6494:	1bdb      	subs	r3, r3, r7
    6496:	9301      	str	r3, [sp, #4]
    6498:	2300      	movs	r3, #0
    649a:	0792      	lsls	r2, r2, #30
    649c:	d100      	bne.n	64a0 <__sflush_r+0xd8>
    649e:	694b      	ldr	r3, [r1, #20]
    64a0:	60a3      	str	r3, [r4, #8]
    64a2:	e003      	b.n	64ac <__sflush_r+0xe4>
    64a4:	9b01      	ldr	r3, [sp, #4]
    64a6:	183f      	adds	r7, r7, r0
    64a8:	1a1b      	subs	r3, r3, r0
    64aa:	9301      	str	r3, [sp, #4]
    64ac:	9b01      	ldr	r3, [sp, #4]
    64ae:	2b00      	cmp	r3, #0
    64b0:	ddb0      	ble.n	6414 <__sflush_r+0x4c>
    64b2:	9b01      	ldr	r3, [sp, #4]
    64b4:	003a      	movs	r2, r7
    64b6:	6a21      	ldr	r1, [r4, #32]
    64b8:	0028      	movs	r0, r5
    64ba:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    64bc:	47b0      	blx	r6
    64be:	2800      	cmp	r0, #0
    64c0:	dcf0      	bgt.n	64a4 <__sflush_r+0xdc>
    64c2:	89a3      	ldrh	r3, [r4, #12]
    64c4:	2240      	movs	r2, #64	; 0x40
    64c6:	2001      	movs	r0, #1
    64c8:	4313      	orrs	r3, r2
    64ca:	81a3      	strh	r3, [r4, #12]
    64cc:	4240      	negs	r0, r0
    64ce:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    64d0:	20400001 	.word	0x20400001

000064d4 <_fflush_r>:
    64d4:	690b      	ldr	r3, [r1, #16]
    64d6:	b570      	push	{r4, r5, r6, lr}
    64d8:	0005      	movs	r5, r0
    64da:	000c      	movs	r4, r1
    64dc:	2b00      	cmp	r3, #0
    64de:	d101      	bne.n	64e4 <_fflush_r+0x10>
    64e0:	2000      	movs	r0, #0
    64e2:	e01c      	b.n	651e <_fflush_r+0x4a>
    64e4:	2800      	cmp	r0, #0
    64e6:	d004      	beq.n	64f2 <_fflush_r+0x1e>
    64e8:	6983      	ldr	r3, [r0, #24]
    64ea:	2b00      	cmp	r3, #0
    64ec:	d101      	bne.n	64f2 <_fflush_r+0x1e>
    64ee:	f000 f85f 	bl	65b0 <__sinit>
    64f2:	4b0b      	ldr	r3, [pc, #44]	; (6520 <_fflush_r+0x4c>)
    64f4:	429c      	cmp	r4, r3
    64f6:	d101      	bne.n	64fc <_fflush_r+0x28>
    64f8:	686c      	ldr	r4, [r5, #4]
    64fa:	e008      	b.n	650e <_fflush_r+0x3a>
    64fc:	4b09      	ldr	r3, [pc, #36]	; (6524 <_fflush_r+0x50>)
    64fe:	429c      	cmp	r4, r3
    6500:	d101      	bne.n	6506 <_fflush_r+0x32>
    6502:	68ac      	ldr	r4, [r5, #8]
    6504:	e003      	b.n	650e <_fflush_r+0x3a>
    6506:	4b08      	ldr	r3, [pc, #32]	; (6528 <_fflush_r+0x54>)
    6508:	429c      	cmp	r4, r3
    650a:	d100      	bne.n	650e <_fflush_r+0x3a>
    650c:	68ec      	ldr	r4, [r5, #12]
    650e:	220c      	movs	r2, #12
    6510:	5ea3      	ldrsh	r3, [r4, r2]
    6512:	2b00      	cmp	r3, #0
    6514:	d0e4      	beq.n	64e0 <_fflush_r+0xc>
    6516:	0021      	movs	r1, r4
    6518:	0028      	movs	r0, r5
    651a:	f7ff ff55 	bl	63c8 <__sflush_r>
    651e:	bd70      	pop	{r4, r5, r6, pc}
    6520:	000076ec 	.word	0x000076ec
    6524:	0000770c 	.word	0x0000770c
    6528:	0000772c 	.word	0x0000772c

0000652c <_cleanup_r>:
    652c:	b510      	push	{r4, lr}
    652e:	4902      	ldr	r1, [pc, #8]	; (6538 <_cleanup_r+0xc>)
    6530:	f000 f8b0 	bl	6694 <_fwalk_reent>
    6534:	bd10      	pop	{r4, pc}
    6536:	46c0      	nop			; (mov r8, r8)
    6538:	000064d5 	.word	0x000064d5

0000653c <std.isra.0>:
    653c:	2300      	movs	r3, #0
    653e:	b510      	push	{r4, lr}
    6540:	0004      	movs	r4, r0
    6542:	6003      	str	r3, [r0, #0]
    6544:	6043      	str	r3, [r0, #4]
    6546:	6083      	str	r3, [r0, #8]
    6548:	8181      	strh	r1, [r0, #12]
    654a:	6643      	str	r3, [r0, #100]	; 0x64
    654c:	81c2      	strh	r2, [r0, #14]
    654e:	6103      	str	r3, [r0, #16]
    6550:	6143      	str	r3, [r0, #20]
    6552:	6183      	str	r3, [r0, #24]
    6554:	0019      	movs	r1, r3
    6556:	2208      	movs	r2, #8
    6558:	305c      	adds	r0, #92	; 0x5c
    655a:	f7ff fd1e 	bl	5f9a <memset>
    655e:	4b05      	ldr	r3, [pc, #20]	; (6574 <std.isra.0+0x38>)
    6560:	6224      	str	r4, [r4, #32]
    6562:	6263      	str	r3, [r4, #36]	; 0x24
    6564:	4b04      	ldr	r3, [pc, #16]	; (6578 <std.isra.0+0x3c>)
    6566:	62a3      	str	r3, [r4, #40]	; 0x28
    6568:	4b04      	ldr	r3, [pc, #16]	; (657c <std.isra.0+0x40>)
    656a:	62e3      	str	r3, [r4, #44]	; 0x2c
    656c:	4b04      	ldr	r3, [pc, #16]	; (6580 <std.isra.0+0x44>)
    656e:	6323      	str	r3, [r4, #48]	; 0x30
    6570:	bd10      	pop	{r4, pc}
    6572:	46c0      	nop			; (mov r8, r8)
    6574:	00006eb9 	.word	0x00006eb9
    6578:	00006ee1 	.word	0x00006ee1
    657c:	00006f19 	.word	0x00006f19
    6580:	00006f45 	.word	0x00006f45

00006584 <__sfmoreglue>:
    6584:	b570      	push	{r4, r5, r6, lr}
    6586:	2568      	movs	r5, #104	; 0x68
    6588:	1e4b      	subs	r3, r1, #1
    658a:	435d      	muls	r5, r3
    658c:	000e      	movs	r6, r1
    658e:	0029      	movs	r1, r5
    6590:	3174      	adds	r1, #116	; 0x74
    6592:	f000 f955 	bl	6840 <_malloc_r>
    6596:	1e04      	subs	r4, r0, #0
    6598:	d008      	beq.n	65ac <__sfmoreglue+0x28>
    659a:	2100      	movs	r1, #0
    659c:	002a      	movs	r2, r5
    659e:	6001      	str	r1, [r0, #0]
    65a0:	6046      	str	r6, [r0, #4]
    65a2:	300c      	adds	r0, #12
    65a4:	60a0      	str	r0, [r4, #8]
    65a6:	3268      	adds	r2, #104	; 0x68
    65a8:	f7ff fcf7 	bl	5f9a <memset>
    65ac:	0020      	movs	r0, r4
    65ae:	bd70      	pop	{r4, r5, r6, pc}

000065b0 <__sinit>:
    65b0:	6983      	ldr	r3, [r0, #24]
    65b2:	b513      	push	{r0, r1, r4, lr}
    65b4:	0004      	movs	r4, r0
    65b6:	2b00      	cmp	r3, #0
    65b8:	d128      	bne.n	660c <__sinit+0x5c>
    65ba:	6483      	str	r3, [r0, #72]	; 0x48
    65bc:	64c3      	str	r3, [r0, #76]	; 0x4c
    65be:	6503      	str	r3, [r0, #80]	; 0x50
    65c0:	4b13      	ldr	r3, [pc, #76]	; (6610 <__sinit+0x60>)
    65c2:	4a14      	ldr	r2, [pc, #80]	; (6614 <__sinit+0x64>)
    65c4:	681b      	ldr	r3, [r3, #0]
    65c6:	6282      	str	r2, [r0, #40]	; 0x28
    65c8:	9301      	str	r3, [sp, #4]
    65ca:	4298      	cmp	r0, r3
    65cc:	d101      	bne.n	65d2 <__sinit+0x22>
    65ce:	2301      	movs	r3, #1
    65d0:	6183      	str	r3, [r0, #24]
    65d2:	0020      	movs	r0, r4
    65d4:	f000 f820 	bl	6618 <__sfp>
    65d8:	6060      	str	r0, [r4, #4]
    65da:	0020      	movs	r0, r4
    65dc:	f000 f81c 	bl	6618 <__sfp>
    65e0:	60a0      	str	r0, [r4, #8]
    65e2:	0020      	movs	r0, r4
    65e4:	f000 f818 	bl	6618 <__sfp>
    65e8:	2200      	movs	r2, #0
    65ea:	60e0      	str	r0, [r4, #12]
    65ec:	2104      	movs	r1, #4
    65ee:	6860      	ldr	r0, [r4, #4]
    65f0:	f7ff ffa4 	bl	653c <std.isra.0>
    65f4:	2201      	movs	r2, #1
    65f6:	2109      	movs	r1, #9
    65f8:	68a0      	ldr	r0, [r4, #8]
    65fa:	f7ff ff9f 	bl	653c <std.isra.0>
    65fe:	2202      	movs	r2, #2
    6600:	2112      	movs	r1, #18
    6602:	68e0      	ldr	r0, [r4, #12]
    6604:	f7ff ff9a 	bl	653c <std.isra.0>
    6608:	2301      	movs	r3, #1
    660a:	61a3      	str	r3, [r4, #24]
    660c:	bd13      	pop	{r0, r1, r4, pc}
    660e:	46c0      	nop			; (mov r8, r8)
    6610:	000076e8 	.word	0x000076e8
    6614:	0000652d 	.word	0x0000652d

00006618 <__sfp>:
    6618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    661a:	4b1d      	ldr	r3, [pc, #116]	; (6690 <__sfp+0x78>)
    661c:	0006      	movs	r6, r0
    661e:	681d      	ldr	r5, [r3, #0]
    6620:	69ab      	ldr	r3, [r5, #24]
    6622:	2b00      	cmp	r3, #0
    6624:	d102      	bne.n	662c <__sfp+0x14>
    6626:	0028      	movs	r0, r5
    6628:	f7ff ffc2 	bl	65b0 <__sinit>
    662c:	3548      	adds	r5, #72	; 0x48
    662e:	68ac      	ldr	r4, [r5, #8]
    6630:	686b      	ldr	r3, [r5, #4]
    6632:	3b01      	subs	r3, #1
    6634:	d405      	bmi.n	6642 <__sfp+0x2a>
    6636:	220c      	movs	r2, #12
    6638:	5ea7      	ldrsh	r7, [r4, r2]
    663a:	2f00      	cmp	r7, #0
    663c:	d010      	beq.n	6660 <__sfp+0x48>
    663e:	3468      	adds	r4, #104	; 0x68
    6640:	e7f7      	b.n	6632 <__sfp+0x1a>
    6642:	682b      	ldr	r3, [r5, #0]
    6644:	2b00      	cmp	r3, #0
    6646:	d001      	beq.n	664c <__sfp+0x34>
    6648:	682d      	ldr	r5, [r5, #0]
    664a:	e7f0      	b.n	662e <__sfp+0x16>
    664c:	2104      	movs	r1, #4
    664e:	0030      	movs	r0, r6
    6650:	f7ff ff98 	bl	6584 <__sfmoreglue>
    6654:	6028      	str	r0, [r5, #0]
    6656:	2800      	cmp	r0, #0
    6658:	d1f6      	bne.n	6648 <__sfp+0x30>
    665a:	230c      	movs	r3, #12
    665c:	6033      	str	r3, [r6, #0]
    665e:	e016      	b.n	668e <__sfp+0x76>
    6660:	2301      	movs	r3, #1
    6662:	0020      	movs	r0, r4
    6664:	425b      	negs	r3, r3
    6666:	81e3      	strh	r3, [r4, #14]
    6668:	3302      	adds	r3, #2
    666a:	81a3      	strh	r3, [r4, #12]
    666c:	6667      	str	r7, [r4, #100]	; 0x64
    666e:	6027      	str	r7, [r4, #0]
    6670:	60a7      	str	r7, [r4, #8]
    6672:	6067      	str	r7, [r4, #4]
    6674:	6127      	str	r7, [r4, #16]
    6676:	6167      	str	r7, [r4, #20]
    6678:	61a7      	str	r7, [r4, #24]
    667a:	305c      	adds	r0, #92	; 0x5c
    667c:	2208      	movs	r2, #8
    667e:	0039      	movs	r1, r7
    6680:	f7ff fc8b 	bl	5f9a <memset>
    6684:	0020      	movs	r0, r4
    6686:	6367      	str	r7, [r4, #52]	; 0x34
    6688:	63a7      	str	r7, [r4, #56]	; 0x38
    668a:	64a7      	str	r7, [r4, #72]	; 0x48
    668c:	64e7      	str	r7, [r4, #76]	; 0x4c
    668e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6690:	000076e8 	.word	0x000076e8

00006694 <_fwalk_reent>:
    6694:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6696:	0004      	movs	r4, r0
    6698:	0007      	movs	r7, r0
    669a:	2600      	movs	r6, #0
    669c:	9101      	str	r1, [sp, #4]
    669e:	3448      	adds	r4, #72	; 0x48
    66a0:	2c00      	cmp	r4, #0
    66a2:	d016      	beq.n	66d2 <_fwalk_reent+0x3e>
    66a4:	6863      	ldr	r3, [r4, #4]
    66a6:	68a5      	ldr	r5, [r4, #8]
    66a8:	9300      	str	r3, [sp, #0]
    66aa:	9b00      	ldr	r3, [sp, #0]
    66ac:	3b01      	subs	r3, #1
    66ae:	9300      	str	r3, [sp, #0]
    66b0:	d40d      	bmi.n	66ce <_fwalk_reent+0x3a>
    66b2:	89ab      	ldrh	r3, [r5, #12]
    66b4:	2b01      	cmp	r3, #1
    66b6:	d908      	bls.n	66ca <_fwalk_reent+0x36>
    66b8:	220e      	movs	r2, #14
    66ba:	5eab      	ldrsh	r3, [r5, r2]
    66bc:	3301      	adds	r3, #1
    66be:	d004      	beq.n	66ca <_fwalk_reent+0x36>
    66c0:	0029      	movs	r1, r5
    66c2:	0038      	movs	r0, r7
    66c4:	9b01      	ldr	r3, [sp, #4]
    66c6:	4798      	blx	r3
    66c8:	4306      	orrs	r6, r0
    66ca:	3568      	adds	r5, #104	; 0x68
    66cc:	e7ed      	b.n	66aa <_fwalk_reent+0x16>
    66ce:	6824      	ldr	r4, [r4, #0]
    66d0:	e7e6      	b.n	66a0 <_fwalk_reent+0xc>
    66d2:	0030      	movs	r0, r6
    66d4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

000066d8 <__swhatbuf_r>:
    66d8:	b570      	push	{r4, r5, r6, lr}
    66da:	000e      	movs	r6, r1
    66dc:	001d      	movs	r5, r3
    66de:	230e      	movs	r3, #14
    66e0:	5ec9      	ldrsh	r1, [r1, r3]
    66e2:	b090      	sub	sp, #64	; 0x40
    66e4:	0014      	movs	r4, r2
    66e6:	2900      	cmp	r1, #0
    66e8:	da06      	bge.n	66f8 <__swhatbuf_r+0x20>
    66ea:	2300      	movs	r3, #0
    66ec:	602b      	str	r3, [r5, #0]
    66ee:	89b3      	ldrh	r3, [r6, #12]
    66f0:	061b      	lsls	r3, r3, #24
    66f2:	d50f      	bpl.n	6714 <__swhatbuf_r+0x3c>
    66f4:	2340      	movs	r3, #64	; 0x40
    66f6:	e00f      	b.n	6718 <__swhatbuf_r+0x40>
    66f8:	aa01      	add	r2, sp, #4
    66fa:	f000 fc4f 	bl	6f9c <_fstat_r>
    66fe:	2800      	cmp	r0, #0
    6700:	dbf3      	blt.n	66ea <__swhatbuf_r+0x12>
    6702:	23f0      	movs	r3, #240	; 0xf0
    6704:	9a02      	ldr	r2, [sp, #8]
    6706:	021b      	lsls	r3, r3, #8
    6708:	4013      	ands	r3, r2
    670a:	4a05      	ldr	r2, [pc, #20]	; (6720 <__swhatbuf_r+0x48>)
    670c:	189b      	adds	r3, r3, r2
    670e:	425a      	negs	r2, r3
    6710:	4153      	adcs	r3, r2
    6712:	602b      	str	r3, [r5, #0]
    6714:	2380      	movs	r3, #128	; 0x80
    6716:	00db      	lsls	r3, r3, #3
    6718:	2000      	movs	r0, #0
    671a:	6023      	str	r3, [r4, #0]
    671c:	b010      	add	sp, #64	; 0x40
    671e:	bd70      	pop	{r4, r5, r6, pc}
    6720:	ffffe000 	.word	0xffffe000

00006724 <__smakebuf_r>:
    6724:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6726:	2602      	movs	r6, #2
    6728:	898b      	ldrh	r3, [r1, #12]
    672a:	0005      	movs	r5, r0
    672c:	000c      	movs	r4, r1
    672e:	4233      	tst	r3, r6
    6730:	d110      	bne.n	6754 <__smakebuf_r+0x30>
    6732:	ab01      	add	r3, sp, #4
    6734:	466a      	mov	r2, sp
    6736:	f7ff ffcf 	bl	66d8 <__swhatbuf_r>
    673a:	9900      	ldr	r1, [sp, #0]
    673c:	0007      	movs	r7, r0
    673e:	0028      	movs	r0, r5
    6740:	f000 f87e 	bl	6840 <_malloc_r>
    6744:	2800      	cmp	r0, #0
    6746:	d10c      	bne.n	6762 <__smakebuf_r+0x3e>
    6748:	220c      	movs	r2, #12
    674a:	5ea3      	ldrsh	r3, [r4, r2]
    674c:	059a      	lsls	r2, r3, #22
    674e:	d423      	bmi.n	6798 <__smakebuf_r+0x74>
    6750:	4333      	orrs	r3, r6
    6752:	81a3      	strh	r3, [r4, #12]
    6754:	0023      	movs	r3, r4
    6756:	3347      	adds	r3, #71	; 0x47
    6758:	6023      	str	r3, [r4, #0]
    675a:	6123      	str	r3, [r4, #16]
    675c:	2301      	movs	r3, #1
    675e:	6163      	str	r3, [r4, #20]
    6760:	e01a      	b.n	6798 <__smakebuf_r+0x74>
    6762:	2280      	movs	r2, #128	; 0x80
    6764:	4b0d      	ldr	r3, [pc, #52]	; (679c <__smakebuf_r+0x78>)
    6766:	62ab      	str	r3, [r5, #40]	; 0x28
    6768:	89a3      	ldrh	r3, [r4, #12]
    676a:	6020      	str	r0, [r4, #0]
    676c:	4313      	orrs	r3, r2
    676e:	81a3      	strh	r3, [r4, #12]
    6770:	9b00      	ldr	r3, [sp, #0]
    6772:	6120      	str	r0, [r4, #16]
    6774:	6163      	str	r3, [r4, #20]
    6776:	9b01      	ldr	r3, [sp, #4]
    6778:	2b00      	cmp	r3, #0
    677a:	d00a      	beq.n	6792 <__smakebuf_r+0x6e>
    677c:	230e      	movs	r3, #14
    677e:	5ee1      	ldrsh	r1, [r4, r3]
    6780:	0028      	movs	r0, r5
    6782:	f000 fc1d 	bl	6fc0 <_isatty_r>
    6786:	2800      	cmp	r0, #0
    6788:	d003      	beq.n	6792 <__smakebuf_r+0x6e>
    678a:	2201      	movs	r2, #1
    678c:	89a3      	ldrh	r3, [r4, #12]
    678e:	4313      	orrs	r3, r2
    6790:	81a3      	strh	r3, [r4, #12]
    6792:	89a3      	ldrh	r3, [r4, #12]
    6794:	431f      	orrs	r7, r3
    6796:	81a7      	strh	r7, [r4, #12]
    6798:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    679a:	46c0      	nop			; (mov r8, r8)
    679c:	0000652d 	.word	0x0000652d

000067a0 <malloc>:
    67a0:	b510      	push	{r4, lr}
    67a2:	4b03      	ldr	r3, [pc, #12]	; (67b0 <malloc+0x10>)
    67a4:	0001      	movs	r1, r0
    67a6:	6818      	ldr	r0, [r3, #0]
    67a8:	f000 f84a 	bl	6840 <_malloc_r>
    67ac:	bd10      	pop	{r4, pc}
    67ae:	46c0      	nop			; (mov r8, r8)
    67b0:	2000006c 	.word	0x2000006c

000067b4 <_free_r>:
    67b4:	b530      	push	{r4, r5, lr}
    67b6:	2900      	cmp	r1, #0
    67b8:	d03e      	beq.n	6838 <_free_r+0x84>
    67ba:	3904      	subs	r1, #4
    67bc:	680b      	ldr	r3, [r1, #0]
    67be:	2b00      	cmp	r3, #0
    67c0:	da00      	bge.n	67c4 <_free_r+0x10>
    67c2:	18c9      	adds	r1, r1, r3
    67c4:	4a1d      	ldr	r2, [pc, #116]	; (683c <_free_r+0x88>)
    67c6:	6813      	ldr	r3, [r2, #0]
    67c8:	0014      	movs	r4, r2
    67ca:	2b00      	cmp	r3, #0
    67cc:	d102      	bne.n	67d4 <_free_r+0x20>
    67ce:	604b      	str	r3, [r1, #4]
    67d0:	6011      	str	r1, [r2, #0]
    67d2:	e031      	b.n	6838 <_free_r+0x84>
    67d4:	428b      	cmp	r3, r1
    67d6:	d90d      	bls.n	67f4 <_free_r+0x40>
    67d8:	680a      	ldr	r2, [r1, #0]
    67da:	1888      	adds	r0, r1, r2
    67dc:	4283      	cmp	r3, r0
    67de:	d103      	bne.n	67e8 <_free_r+0x34>
    67e0:	6818      	ldr	r0, [r3, #0]
    67e2:	685b      	ldr	r3, [r3, #4]
    67e4:	1882      	adds	r2, r0, r2
    67e6:	600a      	str	r2, [r1, #0]
    67e8:	604b      	str	r3, [r1, #4]
    67ea:	6021      	str	r1, [r4, #0]
    67ec:	e024      	b.n	6838 <_free_r+0x84>
    67ee:	428a      	cmp	r2, r1
    67f0:	d803      	bhi.n	67fa <_free_r+0x46>
    67f2:	0013      	movs	r3, r2
    67f4:	685a      	ldr	r2, [r3, #4]
    67f6:	2a00      	cmp	r2, #0
    67f8:	d1f9      	bne.n	67ee <_free_r+0x3a>
    67fa:	681d      	ldr	r5, [r3, #0]
    67fc:	195c      	adds	r4, r3, r5
    67fe:	428c      	cmp	r4, r1
    6800:	d10b      	bne.n	681a <_free_r+0x66>
    6802:	6809      	ldr	r1, [r1, #0]
    6804:	1869      	adds	r1, r5, r1
    6806:	1858      	adds	r0, r3, r1
    6808:	6019      	str	r1, [r3, #0]
    680a:	4282      	cmp	r2, r0
    680c:	d114      	bne.n	6838 <_free_r+0x84>
    680e:	6810      	ldr	r0, [r2, #0]
    6810:	6852      	ldr	r2, [r2, #4]
    6812:	1841      	adds	r1, r0, r1
    6814:	6019      	str	r1, [r3, #0]
    6816:	605a      	str	r2, [r3, #4]
    6818:	e00e      	b.n	6838 <_free_r+0x84>
    681a:	428c      	cmp	r4, r1
    681c:	d902      	bls.n	6824 <_free_r+0x70>
    681e:	230c      	movs	r3, #12
    6820:	6003      	str	r3, [r0, #0]
    6822:	e009      	b.n	6838 <_free_r+0x84>
    6824:	6808      	ldr	r0, [r1, #0]
    6826:	180c      	adds	r4, r1, r0
    6828:	42a2      	cmp	r2, r4
    682a:	d103      	bne.n	6834 <_free_r+0x80>
    682c:	6814      	ldr	r4, [r2, #0]
    682e:	6852      	ldr	r2, [r2, #4]
    6830:	1820      	adds	r0, r4, r0
    6832:	6008      	str	r0, [r1, #0]
    6834:	604a      	str	r2, [r1, #4]
    6836:	6059      	str	r1, [r3, #4]
    6838:	bd30      	pop	{r4, r5, pc}
    683a:	46c0      	nop			; (mov r8, r8)
    683c:	20000cc4 	.word	0x20000cc4

00006840 <_malloc_r>:
    6840:	2303      	movs	r3, #3
    6842:	b570      	push	{r4, r5, r6, lr}
    6844:	1ccd      	adds	r5, r1, #3
    6846:	439d      	bics	r5, r3
    6848:	3508      	adds	r5, #8
    684a:	0006      	movs	r6, r0
    684c:	2d0c      	cmp	r5, #12
    684e:	d201      	bcs.n	6854 <_malloc_r+0x14>
    6850:	250c      	movs	r5, #12
    6852:	e005      	b.n	6860 <_malloc_r+0x20>
    6854:	2d00      	cmp	r5, #0
    6856:	da03      	bge.n	6860 <_malloc_r+0x20>
    6858:	230c      	movs	r3, #12
    685a:	2000      	movs	r0, #0
    685c:	6033      	str	r3, [r6, #0]
    685e:	e040      	b.n	68e2 <_malloc_r+0xa2>
    6860:	42a9      	cmp	r1, r5
    6862:	d8f9      	bhi.n	6858 <_malloc_r+0x18>
    6864:	4b1f      	ldr	r3, [pc, #124]	; (68e4 <_malloc_r+0xa4>)
    6866:	681c      	ldr	r4, [r3, #0]
    6868:	001a      	movs	r2, r3
    686a:	0021      	movs	r1, r4
    686c:	2900      	cmp	r1, #0
    686e:	d013      	beq.n	6898 <_malloc_r+0x58>
    6870:	680b      	ldr	r3, [r1, #0]
    6872:	1b5b      	subs	r3, r3, r5
    6874:	d40d      	bmi.n	6892 <_malloc_r+0x52>
    6876:	2b0b      	cmp	r3, #11
    6878:	d902      	bls.n	6880 <_malloc_r+0x40>
    687a:	600b      	str	r3, [r1, #0]
    687c:	18cc      	adds	r4, r1, r3
    687e:	e01e      	b.n	68be <_malloc_r+0x7e>
    6880:	428c      	cmp	r4, r1
    6882:	d102      	bne.n	688a <_malloc_r+0x4a>
    6884:	6863      	ldr	r3, [r4, #4]
    6886:	6013      	str	r3, [r2, #0]
    6888:	e01a      	b.n	68c0 <_malloc_r+0x80>
    688a:	684b      	ldr	r3, [r1, #4]
    688c:	6063      	str	r3, [r4, #4]
    688e:	000c      	movs	r4, r1
    6890:	e016      	b.n	68c0 <_malloc_r+0x80>
    6892:	000c      	movs	r4, r1
    6894:	6849      	ldr	r1, [r1, #4]
    6896:	e7e9      	b.n	686c <_malloc_r+0x2c>
    6898:	4c13      	ldr	r4, [pc, #76]	; (68e8 <_malloc_r+0xa8>)
    689a:	6823      	ldr	r3, [r4, #0]
    689c:	2b00      	cmp	r3, #0
    689e:	d103      	bne.n	68a8 <_malloc_r+0x68>
    68a0:	0030      	movs	r0, r6
    68a2:	f000 faf7 	bl	6e94 <_sbrk_r>
    68a6:	6020      	str	r0, [r4, #0]
    68a8:	0029      	movs	r1, r5
    68aa:	0030      	movs	r0, r6
    68ac:	f000 faf2 	bl	6e94 <_sbrk_r>
    68b0:	1c43      	adds	r3, r0, #1
    68b2:	d0d1      	beq.n	6858 <_malloc_r+0x18>
    68b4:	2303      	movs	r3, #3
    68b6:	1cc4      	adds	r4, r0, #3
    68b8:	439c      	bics	r4, r3
    68ba:	42a0      	cmp	r0, r4
    68bc:	d10a      	bne.n	68d4 <_malloc_r+0x94>
    68be:	6025      	str	r5, [r4, #0]
    68c0:	0020      	movs	r0, r4
    68c2:	2207      	movs	r2, #7
    68c4:	300b      	adds	r0, #11
    68c6:	1d23      	adds	r3, r4, #4
    68c8:	4390      	bics	r0, r2
    68ca:	1ac3      	subs	r3, r0, r3
    68cc:	d009      	beq.n	68e2 <_malloc_r+0xa2>
    68ce:	425a      	negs	r2, r3
    68d0:	50e2      	str	r2, [r4, r3]
    68d2:	e006      	b.n	68e2 <_malloc_r+0xa2>
    68d4:	1a21      	subs	r1, r4, r0
    68d6:	0030      	movs	r0, r6
    68d8:	f000 fadc 	bl	6e94 <_sbrk_r>
    68dc:	1c43      	adds	r3, r0, #1
    68de:	d1ee      	bne.n	68be <_malloc_r+0x7e>
    68e0:	e7ba      	b.n	6858 <_malloc_r+0x18>
    68e2:	bd70      	pop	{r4, r5, r6, pc}
    68e4:	20000cc4 	.word	0x20000cc4
    68e8:	20000cc0 	.word	0x20000cc0

000068ec <__sfputc_r>:
    68ec:	6893      	ldr	r3, [r2, #8]
    68ee:	b510      	push	{r4, lr}
    68f0:	3b01      	subs	r3, #1
    68f2:	6093      	str	r3, [r2, #8]
    68f4:	2b00      	cmp	r3, #0
    68f6:	da05      	bge.n	6904 <__sfputc_r+0x18>
    68f8:	6994      	ldr	r4, [r2, #24]
    68fa:	42a3      	cmp	r3, r4
    68fc:	db08      	blt.n	6910 <__sfputc_r+0x24>
    68fe:	b2cb      	uxtb	r3, r1
    6900:	2b0a      	cmp	r3, #10
    6902:	d005      	beq.n	6910 <__sfputc_r+0x24>
    6904:	6813      	ldr	r3, [r2, #0]
    6906:	1c58      	adds	r0, r3, #1
    6908:	6010      	str	r0, [r2, #0]
    690a:	7019      	strb	r1, [r3, #0]
    690c:	b2c8      	uxtb	r0, r1
    690e:	e001      	b.n	6914 <__sfputc_r+0x28>
    6910:	f7ff fc8c 	bl	622c <__swbuf_r>
    6914:	bd10      	pop	{r4, pc}

00006916 <__sfputs_r>:
    6916:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6918:	0006      	movs	r6, r0
    691a:	000f      	movs	r7, r1
    691c:	0014      	movs	r4, r2
    691e:	18d5      	adds	r5, r2, r3
    6920:	42ac      	cmp	r4, r5
    6922:	d008      	beq.n	6936 <__sfputs_r+0x20>
    6924:	7821      	ldrb	r1, [r4, #0]
    6926:	003a      	movs	r2, r7
    6928:	0030      	movs	r0, r6
    692a:	f7ff ffdf 	bl	68ec <__sfputc_r>
    692e:	3401      	adds	r4, #1
    6930:	1c43      	adds	r3, r0, #1
    6932:	d1f5      	bne.n	6920 <__sfputs_r+0xa>
    6934:	e000      	b.n	6938 <__sfputs_r+0x22>
    6936:	2000      	movs	r0, #0
    6938:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0000693c <_vfiprintf_r>:
    693c:	b5f0      	push	{r4, r5, r6, r7, lr}
    693e:	b09f      	sub	sp, #124	; 0x7c
    6940:	0006      	movs	r6, r0
    6942:	000f      	movs	r7, r1
    6944:	9202      	str	r2, [sp, #8]
    6946:	9305      	str	r3, [sp, #20]
    6948:	2800      	cmp	r0, #0
    694a:	d004      	beq.n	6956 <_vfiprintf_r+0x1a>
    694c:	6983      	ldr	r3, [r0, #24]
    694e:	2b00      	cmp	r3, #0
    6950:	d101      	bne.n	6956 <_vfiprintf_r+0x1a>
    6952:	f7ff fe2d 	bl	65b0 <__sinit>
    6956:	4b7f      	ldr	r3, [pc, #508]	; (6b54 <_vfiprintf_r+0x218>)
    6958:	429f      	cmp	r7, r3
    695a:	d101      	bne.n	6960 <_vfiprintf_r+0x24>
    695c:	6877      	ldr	r7, [r6, #4]
    695e:	e008      	b.n	6972 <_vfiprintf_r+0x36>
    6960:	4b7d      	ldr	r3, [pc, #500]	; (6b58 <_vfiprintf_r+0x21c>)
    6962:	429f      	cmp	r7, r3
    6964:	d101      	bne.n	696a <_vfiprintf_r+0x2e>
    6966:	68b7      	ldr	r7, [r6, #8]
    6968:	e003      	b.n	6972 <_vfiprintf_r+0x36>
    696a:	4b7c      	ldr	r3, [pc, #496]	; (6b5c <_vfiprintf_r+0x220>)
    696c:	429f      	cmp	r7, r3
    696e:	d100      	bne.n	6972 <_vfiprintf_r+0x36>
    6970:	68f7      	ldr	r7, [r6, #12]
    6972:	89bb      	ldrh	r3, [r7, #12]
    6974:	071b      	lsls	r3, r3, #28
    6976:	d50a      	bpl.n	698e <_vfiprintf_r+0x52>
    6978:	693b      	ldr	r3, [r7, #16]
    697a:	2b00      	cmp	r3, #0
    697c:	d007      	beq.n	698e <_vfiprintf_r+0x52>
    697e:	2300      	movs	r3, #0
    6980:	ad06      	add	r5, sp, #24
    6982:	616b      	str	r3, [r5, #20]
    6984:	3320      	adds	r3, #32
    6986:	766b      	strb	r3, [r5, #25]
    6988:	3310      	adds	r3, #16
    698a:	76ab      	strb	r3, [r5, #26]
    698c:	e03d      	b.n	6a0a <_vfiprintf_r+0xce>
    698e:	0039      	movs	r1, r7
    6990:	0030      	movs	r0, r6
    6992:	f7ff fca3 	bl	62dc <__swsetup_r>
    6996:	2800      	cmp	r0, #0
    6998:	d0f1      	beq.n	697e <_vfiprintf_r+0x42>
    699a:	2001      	movs	r0, #1
    699c:	4240      	negs	r0, r0
    699e:	e0d6      	b.n	6b4e <_vfiprintf_r+0x212>
    69a0:	9a05      	ldr	r2, [sp, #20]
    69a2:	1d11      	adds	r1, r2, #4
    69a4:	6812      	ldr	r2, [r2, #0]
    69a6:	9105      	str	r1, [sp, #20]
    69a8:	2a00      	cmp	r2, #0
    69aa:	da00      	bge.n	69ae <_vfiprintf_r+0x72>
    69ac:	e07f      	b.n	6aae <_vfiprintf_r+0x172>
    69ae:	9209      	str	r2, [sp, #36]	; 0x24
    69b0:	3401      	adds	r4, #1
    69b2:	7823      	ldrb	r3, [r4, #0]
    69b4:	2b2e      	cmp	r3, #46	; 0x2e
    69b6:	d100      	bne.n	69ba <_vfiprintf_r+0x7e>
    69b8:	e08d      	b.n	6ad6 <_vfiprintf_r+0x19a>
    69ba:	7821      	ldrb	r1, [r4, #0]
    69bc:	2203      	movs	r2, #3
    69be:	4868      	ldr	r0, [pc, #416]	; (6b60 <_vfiprintf_r+0x224>)
    69c0:	f000 fb24 	bl	700c <memchr>
    69c4:	2800      	cmp	r0, #0
    69c6:	d007      	beq.n	69d8 <_vfiprintf_r+0x9c>
    69c8:	4b65      	ldr	r3, [pc, #404]	; (6b60 <_vfiprintf_r+0x224>)
    69ca:	682a      	ldr	r2, [r5, #0]
    69cc:	1ac0      	subs	r0, r0, r3
    69ce:	2340      	movs	r3, #64	; 0x40
    69d0:	4083      	lsls	r3, r0
    69d2:	4313      	orrs	r3, r2
    69d4:	602b      	str	r3, [r5, #0]
    69d6:	3401      	adds	r4, #1
    69d8:	7821      	ldrb	r1, [r4, #0]
    69da:	1c63      	adds	r3, r4, #1
    69dc:	2206      	movs	r2, #6
    69de:	4861      	ldr	r0, [pc, #388]	; (6b64 <_vfiprintf_r+0x228>)
    69e0:	9302      	str	r3, [sp, #8]
    69e2:	7629      	strb	r1, [r5, #24]
    69e4:	f000 fb12 	bl	700c <memchr>
    69e8:	2800      	cmp	r0, #0
    69ea:	d100      	bne.n	69ee <_vfiprintf_r+0xb2>
    69ec:	e09d      	b.n	6b2a <_vfiprintf_r+0x1ee>
    69ee:	4b5e      	ldr	r3, [pc, #376]	; (6b68 <_vfiprintf_r+0x22c>)
    69f0:	2b00      	cmp	r3, #0
    69f2:	d000      	beq.n	69f6 <_vfiprintf_r+0xba>
    69f4:	e090      	b.n	6b18 <_vfiprintf_r+0x1dc>
    69f6:	2207      	movs	r2, #7
    69f8:	9b05      	ldr	r3, [sp, #20]
    69fa:	3307      	adds	r3, #7
    69fc:	4393      	bics	r3, r2
    69fe:	3308      	adds	r3, #8
    6a00:	9305      	str	r3, [sp, #20]
    6a02:	696b      	ldr	r3, [r5, #20]
    6a04:	9a03      	ldr	r2, [sp, #12]
    6a06:	189b      	adds	r3, r3, r2
    6a08:	616b      	str	r3, [r5, #20]
    6a0a:	9c02      	ldr	r4, [sp, #8]
    6a0c:	7823      	ldrb	r3, [r4, #0]
    6a0e:	2b00      	cmp	r3, #0
    6a10:	d104      	bne.n	6a1c <_vfiprintf_r+0xe0>
    6a12:	9b02      	ldr	r3, [sp, #8]
    6a14:	1ae3      	subs	r3, r4, r3
    6a16:	9304      	str	r3, [sp, #16]
    6a18:	d012      	beq.n	6a40 <_vfiprintf_r+0x104>
    6a1a:	e003      	b.n	6a24 <_vfiprintf_r+0xe8>
    6a1c:	2b25      	cmp	r3, #37	; 0x25
    6a1e:	d0f8      	beq.n	6a12 <_vfiprintf_r+0xd6>
    6a20:	3401      	adds	r4, #1
    6a22:	e7f3      	b.n	6a0c <_vfiprintf_r+0xd0>
    6a24:	9b04      	ldr	r3, [sp, #16]
    6a26:	9a02      	ldr	r2, [sp, #8]
    6a28:	0039      	movs	r1, r7
    6a2a:	0030      	movs	r0, r6
    6a2c:	f7ff ff73 	bl	6916 <__sfputs_r>
    6a30:	1c43      	adds	r3, r0, #1
    6a32:	d100      	bne.n	6a36 <_vfiprintf_r+0xfa>
    6a34:	e086      	b.n	6b44 <_vfiprintf_r+0x208>
    6a36:	696a      	ldr	r2, [r5, #20]
    6a38:	9b04      	ldr	r3, [sp, #16]
    6a3a:	4694      	mov	ip, r2
    6a3c:	4463      	add	r3, ip
    6a3e:	616b      	str	r3, [r5, #20]
    6a40:	7823      	ldrb	r3, [r4, #0]
    6a42:	2b00      	cmp	r3, #0
    6a44:	d07e      	beq.n	6b44 <_vfiprintf_r+0x208>
    6a46:	2201      	movs	r2, #1
    6a48:	2300      	movs	r3, #0
    6a4a:	4252      	negs	r2, r2
    6a4c:	606a      	str	r2, [r5, #4]
    6a4e:	a902      	add	r1, sp, #8
    6a50:	3254      	adds	r2, #84	; 0x54
    6a52:	1852      	adds	r2, r2, r1
    6a54:	3401      	adds	r4, #1
    6a56:	602b      	str	r3, [r5, #0]
    6a58:	60eb      	str	r3, [r5, #12]
    6a5a:	60ab      	str	r3, [r5, #8]
    6a5c:	7013      	strb	r3, [r2, #0]
    6a5e:	65ab      	str	r3, [r5, #88]	; 0x58
    6a60:	7821      	ldrb	r1, [r4, #0]
    6a62:	2205      	movs	r2, #5
    6a64:	4841      	ldr	r0, [pc, #260]	; (6b6c <_vfiprintf_r+0x230>)
    6a66:	f000 fad1 	bl	700c <memchr>
    6a6a:	2800      	cmp	r0, #0
    6a6c:	d008      	beq.n	6a80 <_vfiprintf_r+0x144>
    6a6e:	4b3f      	ldr	r3, [pc, #252]	; (6b6c <_vfiprintf_r+0x230>)
    6a70:	682a      	ldr	r2, [r5, #0]
    6a72:	1ac0      	subs	r0, r0, r3
    6a74:	2301      	movs	r3, #1
    6a76:	4083      	lsls	r3, r0
    6a78:	4313      	orrs	r3, r2
    6a7a:	602b      	str	r3, [r5, #0]
    6a7c:	3401      	adds	r4, #1
    6a7e:	e7ef      	b.n	6a60 <_vfiprintf_r+0x124>
    6a80:	682b      	ldr	r3, [r5, #0]
    6a82:	06da      	lsls	r2, r3, #27
    6a84:	d504      	bpl.n	6a90 <_vfiprintf_r+0x154>
    6a86:	2253      	movs	r2, #83	; 0x53
    6a88:	2120      	movs	r1, #32
    6a8a:	a802      	add	r0, sp, #8
    6a8c:	1812      	adds	r2, r2, r0
    6a8e:	7011      	strb	r1, [r2, #0]
    6a90:	071a      	lsls	r2, r3, #28
    6a92:	d504      	bpl.n	6a9e <_vfiprintf_r+0x162>
    6a94:	2253      	movs	r2, #83	; 0x53
    6a96:	212b      	movs	r1, #43	; 0x2b
    6a98:	a802      	add	r0, sp, #8
    6a9a:	1812      	adds	r2, r2, r0
    6a9c:	7011      	strb	r1, [r2, #0]
    6a9e:	7822      	ldrb	r2, [r4, #0]
    6aa0:	2a2a      	cmp	r2, #42	; 0x2a
    6aa2:	d100      	bne.n	6aa6 <_vfiprintf_r+0x16a>
    6aa4:	e77c      	b.n	69a0 <_vfiprintf_r+0x64>
    6aa6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    6aa8:	2000      	movs	r0, #0
    6aaa:	210a      	movs	r1, #10
    6aac:	e005      	b.n	6aba <_vfiprintf_r+0x17e>
    6aae:	4252      	negs	r2, r2
    6ab0:	60ea      	str	r2, [r5, #12]
    6ab2:	2202      	movs	r2, #2
    6ab4:	4313      	orrs	r3, r2
    6ab6:	602b      	str	r3, [r5, #0]
    6ab8:	e77a      	b.n	69b0 <_vfiprintf_r+0x74>
    6aba:	7822      	ldrb	r2, [r4, #0]
    6abc:	3a30      	subs	r2, #48	; 0x30
    6abe:	2a09      	cmp	r2, #9
    6ac0:	d804      	bhi.n	6acc <_vfiprintf_r+0x190>
    6ac2:	434b      	muls	r3, r1
    6ac4:	3401      	adds	r4, #1
    6ac6:	189b      	adds	r3, r3, r2
    6ac8:	2001      	movs	r0, #1
    6aca:	e7f6      	b.n	6aba <_vfiprintf_r+0x17e>
    6acc:	2800      	cmp	r0, #0
    6ace:	d100      	bne.n	6ad2 <_vfiprintf_r+0x196>
    6ad0:	e76f      	b.n	69b2 <_vfiprintf_r+0x76>
    6ad2:	9309      	str	r3, [sp, #36]	; 0x24
    6ad4:	e76d      	b.n	69b2 <_vfiprintf_r+0x76>
    6ad6:	7863      	ldrb	r3, [r4, #1]
    6ad8:	2b2a      	cmp	r3, #42	; 0x2a
    6ada:	d10a      	bne.n	6af2 <_vfiprintf_r+0x1b6>
    6adc:	9b05      	ldr	r3, [sp, #20]
    6ade:	3402      	adds	r4, #2
    6ae0:	1d1a      	adds	r2, r3, #4
    6ae2:	681b      	ldr	r3, [r3, #0]
    6ae4:	9205      	str	r2, [sp, #20]
    6ae6:	2b00      	cmp	r3, #0
    6ae8:	da01      	bge.n	6aee <_vfiprintf_r+0x1b2>
    6aea:	2301      	movs	r3, #1
    6aec:	425b      	negs	r3, r3
    6aee:	9307      	str	r3, [sp, #28]
    6af0:	e763      	b.n	69ba <_vfiprintf_r+0x7e>
    6af2:	2300      	movs	r3, #0
    6af4:	200a      	movs	r0, #10
    6af6:	001a      	movs	r2, r3
    6af8:	3401      	adds	r4, #1
    6afa:	606b      	str	r3, [r5, #4]
    6afc:	7821      	ldrb	r1, [r4, #0]
    6afe:	3930      	subs	r1, #48	; 0x30
    6b00:	2909      	cmp	r1, #9
    6b02:	d804      	bhi.n	6b0e <_vfiprintf_r+0x1d2>
    6b04:	4342      	muls	r2, r0
    6b06:	3401      	adds	r4, #1
    6b08:	1852      	adds	r2, r2, r1
    6b0a:	2301      	movs	r3, #1
    6b0c:	e7f6      	b.n	6afc <_vfiprintf_r+0x1c0>
    6b0e:	2b00      	cmp	r3, #0
    6b10:	d100      	bne.n	6b14 <_vfiprintf_r+0x1d8>
    6b12:	e752      	b.n	69ba <_vfiprintf_r+0x7e>
    6b14:	9207      	str	r2, [sp, #28]
    6b16:	e750      	b.n	69ba <_vfiprintf_r+0x7e>
    6b18:	ab05      	add	r3, sp, #20
    6b1a:	9300      	str	r3, [sp, #0]
    6b1c:	003a      	movs	r2, r7
    6b1e:	4b14      	ldr	r3, [pc, #80]	; (6b70 <_vfiprintf_r+0x234>)
    6b20:	0029      	movs	r1, r5
    6b22:	0030      	movs	r0, r6
    6b24:	e000      	b.n	6b28 <_vfiprintf_r+0x1ec>
    6b26:	bf00      	nop
    6b28:	e007      	b.n	6b3a <_vfiprintf_r+0x1fe>
    6b2a:	ab05      	add	r3, sp, #20
    6b2c:	9300      	str	r3, [sp, #0]
    6b2e:	003a      	movs	r2, r7
    6b30:	4b0f      	ldr	r3, [pc, #60]	; (6b70 <_vfiprintf_r+0x234>)
    6b32:	0029      	movs	r1, r5
    6b34:	0030      	movs	r0, r6
    6b36:	f000 f88b 	bl	6c50 <_printf_i>
    6b3a:	9003      	str	r0, [sp, #12]
    6b3c:	9b03      	ldr	r3, [sp, #12]
    6b3e:	3301      	adds	r3, #1
    6b40:	d000      	beq.n	6b44 <_vfiprintf_r+0x208>
    6b42:	e75e      	b.n	6a02 <_vfiprintf_r+0xc6>
    6b44:	89bb      	ldrh	r3, [r7, #12]
    6b46:	065b      	lsls	r3, r3, #25
    6b48:	d500      	bpl.n	6b4c <_vfiprintf_r+0x210>
    6b4a:	e726      	b.n	699a <_vfiprintf_r+0x5e>
    6b4c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6b4e:	b01f      	add	sp, #124	; 0x7c
    6b50:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6b52:	46c0      	nop			; (mov r8, r8)
    6b54:	000076ec 	.word	0x000076ec
    6b58:	0000770c 	.word	0x0000770c
    6b5c:	0000772c 	.word	0x0000772c
    6b60:	00007752 	.word	0x00007752
    6b64:	00007756 	.word	0x00007756
    6b68:	00000000 	.word	0x00000000
    6b6c:	0000774c 	.word	0x0000774c
    6b70:	00006917 	.word	0x00006917

00006b74 <_printf_common>:
    6b74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6b76:	0017      	movs	r7, r2
    6b78:	9301      	str	r3, [sp, #4]
    6b7a:	688a      	ldr	r2, [r1, #8]
    6b7c:	690b      	ldr	r3, [r1, #16]
    6b7e:	9000      	str	r0, [sp, #0]
    6b80:	000c      	movs	r4, r1
    6b82:	4293      	cmp	r3, r2
    6b84:	da00      	bge.n	6b88 <_printf_common+0x14>
    6b86:	0013      	movs	r3, r2
    6b88:	0022      	movs	r2, r4
    6b8a:	603b      	str	r3, [r7, #0]
    6b8c:	3243      	adds	r2, #67	; 0x43
    6b8e:	7812      	ldrb	r2, [r2, #0]
    6b90:	2a00      	cmp	r2, #0
    6b92:	d001      	beq.n	6b98 <_printf_common+0x24>
    6b94:	3301      	adds	r3, #1
    6b96:	603b      	str	r3, [r7, #0]
    6b98:	6823      	ldr	r3, [r4, #0]
    6b9a:	069b      	lsls	r3, r3, #26
    6b9c:	d502      	bpl.n	6ba4 <_printf_common+0x30>
    6b9e:	683b      	ldr	r3, [r7, #0]
    6ba0:	3302      	adds	r3, #2
    6ba2:	603b      	str	r3, [r7, #0]
    6ba4:	2506      	movs	r5, #6
    6ba6:	6823      	ldr	r3, [r4, #0]
    6ba8:	401d      	ands	r5, r3
    6baa:	d01e      	beq.n	6bea <_printf_common+0x76>
    6bac:	0023      	movs	r3, r4
    6bae:	3343      	adds	r3, #67	; 0x43
    6bb0:	781b      	ldrb	r3, [r3, #0]
    6bb2:	1e5a      	subs	r2, r3, #1
    6bb4:	4193      	sbcs	r3, r2
    6bb6:	6822      	ldr	r2, [r4, #0]
    6bb8:	0692      	lsls	r2, r2, #26
    6bba:	d51c      	bpl.n	6bf6 <_printf_common+0x82>
    6bbc:	2030      	movs	r0, #48	; 0x30
    6bbe:	18e1      	adds	r1, r4, r3
    6bc0:	3143      	adds	r1, #67	; 0x43
    6bc2:	7008      	strb	r0, [r1, #0]
    6bc4:	0021      	movs	r1, r4
    6bc6:	1c5a      	adds	r2, r3, #1
    6bc8:	3145      	adds	r1, #69	; 0x45
    6bca:	7809      	ldrb	r1, [r1, #0]
    6bcc:	18a2      	adds	r2, r4, r2
    6bce:	3243      	adds	r2, #67	; 0x43
    6bd0:	3302      	adds	r3, #2
    6bd2:	7011      	strb	r1, [r2, #0]
    6bd4:	e00f      	b.n	6bf6 <_printf_common+0x82>
    6bd6:	0022      	movs	r2, r4
    6bd8:	2301      	movs	r3, #1
    6bda:	3219      	adds	r2, #25
    6bdc:	9901      	ldr	r1, [sp, #4]
    6bde:	9800      	ldr	r0, [sp, #0]
    6be0:	9e08      	ldr	r6, [sp, #32]
    6be2:	47b0      	blx	r6
    6be4:	1c43      	adds	r3, r0, #1
    6be6:	d00e      	beq.n	6c06 <_printf_common+0x92>
    6be8:	3501      	adds	r5, #1
    6bea:	68e3      	ldr	r3, [r4, #12]
    6bec:	683a      	ldr	r2, [r7, #0]
    6bee:	1a9b      	subs	r3, r3, r2
    6bf0:	429d      	cmp	r5, r3
    6bf2:	dbf0      	blt.n	6bd6 <_printf_common+0x62>
    6bf4:	e7da      	b.n	6bac <_printf_common+0x38>
    6bf6:	0022      	movs	r2, r4
    6bf8:	9901      	ldr	r1, [sp, #4]
    6bfa:	3243      	adds	r2, #67	; 0x43
    6bfc:	9800      	ldr	r0, [sp, #0]
    6bfe:	9d08      	ldr	r5, [sp, #32]
    6c00:	47a8      	blx	r5
    6c02:	1c43      	adds	r3, r0, #1
    6c04:	d102      	bne.n	6c0c <_printf_common+0x98>
    6c06:	2001      	movs	r0, #1
    6c08:	4240      	negs	r0, r0
    6c0a:	e020      	b.n	6c4e <_printf_common+0xda>
    6c0c:	2306      	movs	r3, #6
    6c0e:	6820      	ldr	r0, [r4, #0]
    6c10:	68e1      	ldr	r1, [r4, #12]
    6c12:	683a      	ldr	r2, [r7, #0]
    6c14:	4003      	ands	r3, r0
    6c16:	2500      	movs	r5, #0
    6c18:	2b04      	cmp	r3, #4
    6c1a:	d103      	bne.n	6c24 <_printf_common+0xb0>
    6c1c:	1a8d      	subs	r5, r1, r2
    6c1e:	43eb      	mvns	r3, r5
    6c20:	17db      	asrs	r3, r3, #31
    6c22:	401d      	ands	r5, r3
    6c24:	68a3      	ldr	r3, [r4, #8]
    6c26:	6922      	ldr	r2, [r4, #16]
    6c28:	4293      	cmp	r3, r2
    6c2a:	dd01      	ble.n	6c30 <_printf_common+0xbc>
    6c2c:	1a9b      	subs	r3, r3, r2
    6c2e:	18ed      	adds	r5, r5, r3
    6c30:	2700      	movs	r7, #0
    6c32:	42bd      	cmp	r5, r7
    6c34:	d00a      	beq.n	6c4c <_printf_common+0xd8>
    6c36:	0022      	movs	r2, r4
    6c38:	2301      	movs	r3, #1
    6c3a:	321a      	adds	r2, #26
    6c3c:	9901      	ldr	r1, [sp, #4]
    6c3e:	9800      	ldr	r0, [sp, #0]
    6c40:	9e08      	ldr	r6, [sp, #32]
    6c42:	47b0      	blx	r6
    6c44:	1c43      	adds	r3, r0, #1
    6c46:	d0de      	beq.n	6c06 <_printf_common+0x92>
    6c48:	3701      	adds	r7, #1
    6c4a:	e7f2      	b.n	6c32 <_printf_common+0xbe>
    6c4c:	2000      	movs	r0, #0
    6c4e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00006c50 <_printf_i>:
    6c50:	b5f0      	push	{r4, r5, r6, r7, lr}
    6c52:	b08b      	sub	sp, #44	; 0x2c
    6c54:	9206      	str	r2, [sp, #24]
    6c56:	000a      	movs	r2, r1
    6c58:	3243      	adds	r2, #67	; 0x43
    6c5a:	9307      	str	r3, [sp, #28]
    6c5c:	9005      	str	r0, [sp, #20]
    6c5e:	9204      	str	r2, [sp, #16]
    6c60:	7e0a      	ldrb	r2, [r1, #24]
    6c62:	000c      	movs	r4, r1
    6c64:	9b10      	ldr	r3, [sp, #64]	; 0x40
    6c66:	2a6e      	cmp	r2, #110	; 0x6e
    6c68:	d100      	bne.n	6c6c <_printf_i+0x1c>
    6c6a:	e0ab      	b.n	6dc4 <_printf_i+0x174>
    6c6c:	d811      	bhi.n	6c92 <_printf_i+0x42>
    6c6e:	2a63      	cmp	r2, #99	; 0x63
    6c70:	d022      	beq.n	6cb8 <_printf_i+0x68>
    6c72:	d809      	bhi.n	6c88 <_printf_i+0x38>
    6c74:	2a00      	cmp	r2, #0
    6c76:	d100      	bne.n	6c7a <_printf_i+0x2a>
    6c78:	e0b5      	b.n	6de6 <_printf_i+0x196>
    6c7a:	2a58      	cmp	r2, #88	; 0x58
    6c7c:	d000      	beq.n	6c80 <_printf_i+0x30>
    6c7e:	e0c5      	b.n	6e0c <_printf_i+0x1bc>
    6c80:	3145      	adds	r1, #69	; 0x45
    6c82:	700a      	strb	r2, [r1, #0]
    6c84:	4a81      	ldr	r2, [pc, #516]	; (6e8c <_printf_i+0x23c>)
    6c86:	e04f      	b.n	6d28 <_printf_i+0xd8>
    6c88:	2a64      	cmp	r2, #100	; 0x64
    6c8a:	d01d      	beq.n	6cc8 <_printf_i+0x78>
    6c8c:	2a69      	cmp	r2, #105	; 0x69
    6c8e:	d01b      	beq.n	6cc8 <_printf_i+0x78>
    6c90:	e0bc      	b.n	6e0c <_printf_i+0x1bc>
    6c92:	2a73      	cmp	r2, #115	; 0x73
    6c94:	d100      	bne.n	6c98 <_printf_i+0x48>
    6c96:	e0aa      	b.n	6dee <_printf_i+0x19e>
    6c98:	d809      	bhi.n	6cae <_printf_i+0x5e>
    6c9a:	2a6f      	cmp	r2, #111	; 0x6f
    6c9c:	d029      	beq.n	6cf2 <_printf_i+0xa2>
    6c9e:	2a70      	cmp	r2, #112	; 0x70
    6ca0:	d000      	beq.n	6ca4 <_printf_i+0x54>
    6ca2:	e0b3      	b.n	6e0c <_printf_i+0x1bc>
    6ca4:	2220      	movs	r2, #32
    6ca6:	6809      	ldr	r1, [r1, #0]
    6ca8:	430a      	orrs	r2, r1
    6caa:	6022      	str	r2, [r4, #0]
    6cac:	e037      	b.n	6d1e <_printf_i+0xce>
    6cae:	2a75      	cmp	r2, #117	; 0x75
    6cb0:	d01f      	beq.n	6cf2 <_printf_i+0xa2>
    6cb2:	2a78      	cmp	r2, #120	; 0x78
    6cb4:	d033      	beq.n	6d1e <_printf_i+0xce>
    6cb6:	e0a9      	b.n	6e0c <_printf_i+0x1bc>
    6cb8:	000e      	movs	r6, r1
    6cba:	681a      	ldr	r2, [r3, #0]
    6cbc:	3642      	adds	r6, #66	; 0x42
    6cbe:	1d11      	adds	r1, r2, #4
    6cc0:	6019      	str	r1, [r3, #0]
    6cc2:	6813      	ldr	r3, [r2, #0]
    6cc4:	7033      	strb	r3, [r6, #0]
    6cc6:	e0a4      	b.n	6e12 <_printf_i+0x1c2>
    6cc8:	6821      	ldr	r1, [r4, #0]
    6cca:	681a      	ldr	r2, [r3, #0]
    6ccc:	0608      	lsls	r0, r1, #24
    6cce:	d406      	bmi.n	6cde <_printf_i+0x8e>
    6cd0:	0649      	lsls	r1, r1, #25
    6cd2:	d504      	bpl.n	6cde <_printf_i+0x8e>
    6cd4:	1d11      	adds	r1, r2, #4
    6cd6:	6019      	str	r1, [r3, #0]
    6cd8:	2300      	movs	r3, #0
    6cda:	5ed5      	ldrsh	r5, [r2, r3]
    6cdc:	e002      	b.n	6ce4 <_printf_i+0x94>
    6cde:	1d11      	adds	r1, r2, #4
    6ce0:	6019      	str	r1, [r3, #0]
    6ce2:	6815      	ldr	r5, [r2, #0]
    6ce4:	2d00      	cmp	r5, #0
    6ce6:	da3b      	bge.n	6d60 <_printf_i+0x110>
    6ce8:	232d      	movs	r3, #45	; 0x2d
    6cea:	9a04      	ldr	r2, [sp, #16]
    6cec:	426d      	negs	r5, r5
    6cee:	7013      	strb	r3, [r2, #0]
    6cf0:	e036      	b.n	6d60 <_printf_i+0x110>
    6cf2:	6821      	ldr	r1, [r4, #0]
    6cf4:	681a      	ldr	r2, [r3, #0]
    6cf6:	0608      	lsls	r0, r1, #24
    6cf8:	d406      	bmi.n	6d08 <_printf_i+0xb8>
    6cfa:	0649      	lsls	r1, r1, #25
    6cfc:	d504      	bpl.n	6d08 <_printf_i+0xb8>
    6cfe:	6815      	ldr	r5, [r2, #0]
    6d00:	1d11      	adds	r1, r2, #4
    6d02:	6019      	str	r1, [r3, #0]
    6d04:	b2ad      	uxth	r5, r5
    6d06:	e002      	b.n	6d0e <_printf_i+0xbe>
    6d08:	1d11      	adds	r1, r2, #4
    6d0a:	6019      	str	r1, [r3, #0]
    6d0c:	6815      	ldr	r5, [r2, #0]
    6d0e:	4b5f      	ldr	r3, [pc, #380]	; (6e8c <_printf_i+0x23c>)
    6d10:	7e22      	ldrb	r2, [r4, #24]
    6d12:	9303      	str	r3, [sp, #12]
    6d14:	2708      	movs	r7, #8
    6d16:	2a6f      	cmp	r2, #111	; 0x6f
    6d18:	d01d      	beq.n	6d56 <_printf_i+0x106>
    6d1a:	270a      	movs	r7, #10
    6d1c:	e01b      	b.n	6d56 <_printf_i+0x106>
    6d1e:	0022      	movs	r2, r4
    6d20:	2178      	movs	r1, #120	; 0x78
    6d22:	3245      	adds	r2, #69	; 0x45
    6d24:	7011      	strb	r1, [r2, #0]
    6d26:	4a5a      	ldr	r2, [pc, #360]	; (6e90 <_printf_i+0x240>)
    6d28:	6819      	ldr	r1, [r3, #0]
    6d2a:	9203      	str	r2, [sp, #12]
    6d2c:	1d08      	adds	r0, r1, #4
    6d2e:	6822      	ldr	r2, [r4, #0]
    6d30:	6018      	str	r0, [r3, #0]
    6d32:	680d      	ldr	r5, [r1, #0]
    6d34:	0610      	lsls	r0, r2, #24
    6d36:	d402      	bmi.n	6d3e <_printf_i+0xee>
    6d38:	0650      	lsls	r0, r2, #25
    6d3a:	d500      	bpl.n	6d3e <_printf_i+0xee>
    6d3c:	b2ad      	uxth	r5, r5
    6d3e:	07d3      	lsls	r3, r2, #31
    6d40:	d502      	bpl.n	6d48 <_printf_i+0xf8>
    6d42:	2320      	movs	r3, #32
    6d44:	431a      	orrs	r2, r3
    6d46:	6022      	str	r2, [r4, #0]
    6d48:	2710      	movs	r7, #16
    6d4a:	2d00      	cmp	r5, #0
    6d4c:	d103      	bne.n	6d56 <_printf_i+0x106>
    6d4e:	2320      	movs	r3, #32
    6d50:	6822      	ldr	r2, [r4, #0]
    6d52:	439a      	bics	r2, r3
    6d54:	6022      	str	r2, [r4, #0]
    6d56:	0023      	movs	r3, r4
    6d58:	2200      	movs	r2, #0
    6d5a:	3343      	adds	r3, #67	; 0x43
    6d5c:	701a      	strb	r2, [r3, #0]
    6d5e:	e002      	b.n	6d66 <_printf_i+0x116>
    6d60:	270a      	movs	r7, #10
    6d62:	4b4a      	ldr	r3, [pc, #296]	; (6e8c <_printf_i+0x23c>)
    6d64:	9303      	str	r3, [sp, #12]
    6d66:	6863      	ldr	r3, [r4, #4]
    6d68:	60a3      	str	r3, [r4, #8]
    6d6a:	2b00      	cmp	r3, #0
    6d6c:	db09      	blt.n	6d82 <_printf_i+0x132>
    6d6e:	2204      	movs	r2, #4
    6d70:	6821      	ldr	r1, [r4, #0]
    6d72:	4391      	bics	r1, r2
    6d74:	6021      	str	r1, [r4, #0]
    6d76:	2d00      	cmp	r5, #0
    6d78:	d105      	bne.n	6d86 <_printf_i+0x136>
    6d7a:	9e04      	ldr	r6, [sp, #16]
    6d7c:	2b00      	cmp	r3, #0
    6d7e:	d011      	beq.n	6da4 <_printf_i+0x154>
    6d80:	e07b      	b.n	6e7a <_printf_i+0x22a>
    6d82:	2d00      	cmp	r5, #0
    6d84:	d079      	beq.n	6e7a <_printf_i+0x22a>
    6d86:	9e04      	ldr	r6, [sp, #16]
    6d88:	0028      	movs	r0, r5
    6d8a:	0039      	movs	r1, r7
    6d8c:	f7fe ffba 	bl	5d04 <__aeabi_uidivmod>
    6d90:	9b03      	ldr	r3, [sp, #12]
    6d92:	3e01      	subs	r6, #1
    6d94:	5c5b      	ldrb	r3, [r3, r1]
    6d96:	0028      	movs	r0, r5
    6d98:	7033      	strb	r3, [r6, #0]
    6d9a:	0039      	movs	r1, r7
    6d9c:	f7fe ff2c 	bl	5bf8 <__aeabi_uidiv>
    6da0:	1e05      	subs	r5, r0, #0
    6da2:	d1f1      	bne.n	6d88 <_printf_i+0x138>
    6da4:	2f08      	cmp	r7, #8
    6da6:	d109      	bne.n	6dbc <_printf_i+0x16c>
    6da8:	6823      	ldr	r3, [r4, #0]
    6daa:	07db      	lsls	r3, r3, #31
    6dac:	d506      	bpl.n	6dbc <_printf_i+0x16c>
    6dae:	6863      	ldr	r3, [r4, #4]
    6db0:	6922      	ldr	r2, [r4, #16]
    6db2:	4293      	cmp	r3, r2
    6db4:	dc02      	bgt.n	6dbc <_printf_i+0x16c>
    6db6:	2330      	movs	r3, #48	; 0x30
    6db8:	3e01      	subs	r6, #1
    6dba:	7033      	strb	r3, [r6, #0]
    6dbc:	9b04      	ldr	r3, [sp, #16]
    6dbe:	1b9b      	subs	r3, r3, r6
    6dc0:	6123      	str	r3, [r4, #16]
    6dc2:	e02b      	b.n	6e1c <_printf_i+0x1cc>
    6dc4:	6809      	ldr	r1, [r1, #0]
    6dc6:	681a      	ldr	r2, [r3, #0]
    6dc8:	0608      	lsls	r0, r1, #24
    6dca:	d407      	bmi.n	6ddc <_printf_i+0x18c>
    6dcc:	0649      	lsls	r1, r1, #25
    6dce:	d505      	bpl.n	6ddc <_printf_i+0x18c>
    6dd0:	1d11      	adds	r1, r2, #4
    6dd2:	6019      	str	r1, [r3, #0]
    6dd4:	6813      	ldr	r3, [r2, #0]
    6dd6:	8aa2      	ldrh	r2, [r4, #20]
    6dd8:	801a      	strh	r2, [r3, #0]
    6dda:	e004      	b.n	6de6 <_printf_i+0x196>
    6ddc:	1d11      	adds	r1, r2, #4
    6dde:	6019      	str	r1, [r3, #0]
    6de0:	6813      	ldr	r3, [r2, #0]
    6de2:	6962      	ldr	r2, [r4, #20]
    6de4:	601a      	str	r2, [r3, #0]
    6de6:	2300      	movs	r3, #0
    6de8:	9e04      	ldr	r6, [sp, #16]
    6dea:	6123      	str	r3, [r4, #16]
    6dec:	e016      	b.n	6e1c <_printf_i+0x1cc>
    6dee:	681a      	ldr	r2, [r3, #0]
    6df0:	1d11      	adds	r1, r2, #4
    6df2:	6019      	str	r1, [r3, #0]
    6df4:	6816      	ldr	r6, [r2, #0]
    6df6:	2100      	movs	r1, #0
    6df8:	6862      	ldr	r2, [r4, #4]
    6dfa:	0030      	movs	r0, r6
    6dfc:	f000 f906 	bl	700c <memchr>
    6e00:	2800      	cmp	r0, #0
    6e02:	d001      	beq.n	6e08 <_printf_i+0x1b8>
    6e04:	1b80      	subs	r0, r0, r6
    6e06:	6060      	str	r0, [r4, #4]
    6e08:	6863      	ldr	r3, [r4, #4]
    6e0a:	e003      	b.n	6e14 <_printf_i+0x1c4>
    6e0c:	0026      	movs	r6, r4
    6e0e:	3642      	adds	r6, #66	; 0x42
    6e10:	7032      	strb	r2, [r6, #0]
    6e12:	2301      	movs	r3, #1
    6e14:	6123      	str	r3, [r4, #16]
    6e16:	2300      	movs	r3, #0
    6e18:	9a04      	ldr	r2, [sp, #16]
    6e1a:	7013      	strb	r3, [r2, #0]
    6e1c:	9b07      	ldr	r3, [sp, #28]
    6e1e:	aa09      	add	r2, sp, #36	; 0x24
    6e20:	9300      	str	r3, [sp, #0]
    6e22:	0021      	movs	r1, r4
    6e24:	9b06      	ldr	r3, [sp, #24]
    6e26:	9805      	ldr	r0, [sp, #20]
    6e28:	f7ff fea4 	bl	6b74 <_printf_common>
    6e2c:	1c43      	adds	r3, r0, #1
    6e2e:	d102      	bne.n	6e36 <_printf_i+0x1e6>
    6e30:	2001      	movs	r0, #1
    6e32:	4240      	negs	r0, r0
    6e34:	e027      	b.n	6e86 <_printf_i+0x236>
    6e36:	6923      	ldr	r3, [r4, #16]
    6e38:	0032      	movs	r2, r6
    6e3a:	9906      	ldr	r1, [sp, #24]
    6e3c:	9805      	ldr	r0, [sp, #20]
    6e3e:	9d07      	ldr	r5, [sp, #28]
    6e40:	47a8      	blx	r5
    6e42:	1c43      	adds	r3, r0, #1
    6e44:	d0f4      	beq.n	6e30 <_printf_i+0x1e0>
    6e46:	6823      	ldr	r3, [r4, #0]
    6e48:	2500      	movs	r5, #0
    6e4a:	079b      	lsls	r3, r3, #30
    6e4c:	d40f      	bmi.n	6e6e <_printf_i+0x21e>
    6e4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    6e50:	68e0      	ldr	r0, [r4, #12]
    6e52:	4298      	cmp	r0, r3
    6e54:	da17      	bge.n	6e86 <_printf_i+0x236>
    6e56:	0018      	movs	r0, r3
    6e58:	e015      	b.n	6e86 <_printf_i+0x236>
    6e5a:	0022      	movs	r2, r4
    6e5c:	2301      	movs	r3, #1
    6e5e:	3219      	adds	r2, #25
    6e60:	9906      	ldr	r1, [sp, #24]
    6e62:	9805      	ldr	r0, [sp, #20]
    6e64:	9e07      	ldr	r6, [sp, #28]
    6e66:	47b0      	blx	r6
    6e68:	1c43      	adds	r3, r0, #1
    6e6a:	d0e1      	beq.n	6e30 <_printf_i+0x1e0>
    6e6c:	3501      	adds	r5, #1
    6e6e:	68e3      	ldr	r3, [r4, #12]
    6e70:	9a09      	ldr	r2, [sp, #36]	; 0x24
    6e72:	1a9b      	subs	r3, r3, r2
    6e74:	429d      	cmp	r5, r3
    6e76:	dbf0      	blt.n	6e5a <_printf_i+0x20a>
    6e78:	e7e9      	b.n	6e4e <_printf_i+0x1fe>
    6e7a:	0026      	movs	r6, r4
    6e7c:	9b03      	ldr	r3, [sp, #12]
    6e7e:	3642      	adds	r6, #66	; 0x42
    6e80:	781b      	ldrb	r3, [r3, #0]
    6e82:	7033      	strb	r3, [r6, #0]
    6e84:	e78e      	b.n	6da4 <_printf_i+0x154>
    6e86:	b00b      	add	sp, #44	; 0x2c
    6e88:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6e8a:	46c0      	nop			; (mov r8, r8)
    6e8c:	0000775d 	.word	0x0000775d
    6e90:	0000776e 	.word	0x0000776e

00006e94 <_sbrk_r>:
    6e94:	2300      	movs	r3, #0
    6e96:	b570      	push	{r4, r5, r6, lr}
    6e98:	4c06      	ldr	r4, [pc, #24]	; (6eb4 <_sbrk_r+0x20>)
    6e9a:	0005      	movs	r5, r0
    6e9c:	0008      	movs	r0, r1
    6e9e:	6023      	str	r3, [r4, #0]
    6ea0:	f7fe fe14 	bl	5acc <_sbrk>
    6ea4:	1c43      	adds	r3, r0, #1
    6ea6:	d103      	bne.n	6eb0 <_sbrk_r+0x1c>
    6ea8:	6823      	ldr	r3, [r4, #0]
    6eaa:	2b00      	cmp	r3, #0
    6eac:	d000      	beq.n	6eb0 <_sbrk_r+0x1c>
    6eae:	602b      	str	r3, [r5, #0]
    6eb0:	bd70      	pop	{r4, r5, r6, pc}
    6eb2:	46c0      	nop			; (mov r8, r8)
    6eb4:	200010dc 	.word	0x200010dc

00006eb8 <__sread>:
    6eb8:	b570      	push	{r4, r5, r6, lr}
    6eba:	000c      	movs	r4, r1
    6ebc:	250e      	movs	r5, #14
    6ebe:	5f49      	ldrsh	r1, [r1, r5]
    6ec0:	f000 f8b0 	bl	7024 <_read_r>
    6ec4:	2800      	cmp	r0, #0
    6ec6:	db03      	blt.n	6ed0 <__sread+0x18>
    6ec8:	6d63      	ldr	r3, [r4, #84]	; 0x54
    6eca:	181b      	adds	r3, r3, r0
    6ecc:	6563      	str	r3, [r4, #84]	; 0x54
    6ece:	e003      	b.n	6ed8 <__sread+0x20>
    6ed0:	89a2      	ldrh	r2, [r4, #12]
    6ed2:	4b02      	ldr	r3, [pc, #8]	; (6edc <__sread+0x24>)
    6ed4:	4013      	ands	r3, r2
    6ed6:	81a3      	strh	r3, [r4, #12]
    6ed8:	bd70      	pop	{r4, r5, r6, pc}
    6eda:	46c0      	nop			; (mov r8, r8)
    6edc:	ffffefff 	.word	0xffffefff

00006ee0 <__swrite>:
    6ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6ee2:	001f      	movs	r7, r3
    6ee4:	898b      	ldrh	r3, [r1, #12]
    6ee6:	0005      	movs	r5, r0
    6ee8:	000c      	movs	r4, r1
    6eea:	0016      	movs	r6, r2
    6eec:	05db      	lsls	r3, r3, #23
    6eee:	d505      	bpl.n	6efc <__swrite+0x1c>
    6ef0:	230e      	movs	r3, #14
    6ef2:	5ec9      	ldrsh	r1, [r1, r3]
    6ef4:	2200      	movs	r2, #0
    6ef6:	2302      	movs	r3, #2
    6ef8:	f000 f874 	bl	6fe4 <_lseek_r>
    6efc:	89a2      	ldrh	r2, [r4, #12]
    6efe:	4b05      	ldr	r3, [pc, #20]	; (6f14 <__swrite+0x34>)
    6f00:	0028      	movs	r0, r5
    6f02:	4013      	ands	r3, r2
    6f04:	81a3      	strh	r3, [r4, #12]
    6f06:	0032      	movs	r2, r6
    6f08:	230e      	movs	r3, #14
    6f0a:	5ee1      	ldrsh	r1, [r4, r3]
    6f0c:	003b      	movs	r3, r7
    6f0e:	f000 f81f 	bl	6f50 <_write_r>
    6f12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6f14:	ffffefff 	.word	0xffffefff

00006f18 <__sseek>:
    6f18:	b570      	push	{r4, r5, r6, lr}
    6f1a:	000c      	movs	r4, r1
    6f1c:	250e      	movs	r5, #14
    6f1e:	5f49      	ldrsh	r1, [r1, r5]
    6f20:	f000 f860 	bl	6fe4 <_lseek_r>
    6f24:	89a3      	ldrh	r3, [r4, #12]
    6f26:	1c42      	adds	r2, r0, #1
    6f28:	d103      	bne.n	6f32 <__sseek+0x1a>
    6f2a:	4a05      	ldr	r2, [pc, #20]	; (6f40 <__sseek+0x28>)
    6f2c:	4013      	ands	r3, r2
    6f2e:	81a3      	strh	r3, [r4, #12]
    6f30:	e004      	b.n	6f3c <__sseek+0x24>
    6f32:	2280      	movs	r2, #128	; 0x80
    6f34:	0152      	lsls	r2, r2, #5
    6f36:	4313      	orrs	r3, r2
    6f38:	81a3      	strh	r3, [r4, #12]
    6f3a:	6560      	str	r0, [r4, #84]	; 0x54
    6f3c:	bd70      	pop	{r4, r5, r6, pc}
    6f3e:	46c0      	nop			; (mov r8, r8)
    6f40:	ffffefff 	.word	0xffffefff

00006f44 <__sclose>:
    6f44:	b510      	push	{r4, lr}
    6f46:	230e      	movs	r3, #14
    6f48:	5ec9      	ldrsh	r1, [r1, r3]
    6f4a:	f000 f815 	bl	6f78 <_close_r>
    6f4e:	bd10      	pop	{r4, pc}

00006f50 <_write_r>:
    6f50:	b570      	push	{r4, r5, r6, lr}
    6f52:	0005      	movs	r5, r0
    6f54:	0008      	movs	r0, r1
    6f56:	0011      	movs	r1, r2
    6f58:	2200      	movs	r2, #0
    6f5a:	4c06      	ldr	r4, [pc, #24]	; (6f74 <_write_r+0x24>)
    6f5c:	6022      	str	r2, [r4, #0]
    6f5e:	001a      	movs	r2, r3
    6f60:	f7fe f960 	bl	5224 <_write>
    6f64:	1c43      	adds	r3, r0, #1
    6f66:	d103      	bne.n	6f70 <_write_r+0x20>
    6f68:	6823      	ldr	r3, [r4, #0]
    6f6a:	2b00      	cmp	r3, #0
    6f6c:	d000      	beq.n	6f70 <_write_r+0x20>
    6f6e:	602b      	str	r3, [r5, #0]
    6f70:	bd70      	pop	{r4, r5, r6, pc}
    6f72:	46c0      	nop			; (mov r8, r8)
    6f74:	200010dc 	.word	0x200010dc

00006f78 <_close_r>:
    6f78:	2300      	movs	r3, #0
    6f7a:	b570      	push	{r4, r5, r6, lr}
    6f7c:	4c06      	ldr	r4, [pc, #24]	; (6f98 <_close_r+0x20>)
    6f7e:	0005      	movs	r5, r0
    6f80:	0008      	movs	r0, r1
    6f82:	6023      	str	r3, [r4, #0]
    6f84:	f7fe fdb4 	bl	5af0 <_close>
    6f88:	1c43      	adds	r3, r0, #1
    6f8a:	d103      	bne.n	6f94 <_close_r+0x1c>
    6f8c:	6823      	ldr	r3, [r4, #0]
    6f8e:	2b00      	cmp	r3, #0
    6f90:	d000      	beq.n	6f94 <_close_r+0x1c>
    6f92:	602b      	str	r3, [r5, #0]
    6f94:	bd70      	pop	{r4, r5, r6, pc}
    6f96:	46c0      	nop			; (mov r8, r8)
    6f98:	200010dc 	.word	0x200010dc

00006f9c <_fstat_r>:
    6f9c:	2300      	movs	r3, #0
    6f9e:	b570      	push	{r4, r5, r6, lr}
    6fa0:	4c06      	ldr	r4, [pc, #24]	; (6fbc <_fstat_r+0x20>)
    6fa2:	0005      	movs	r5, r0
    6fa4:	0008      	movs	r0, r1
    6fa6:	0011      	movs	r1, r2
    6fa8:	6023      	str	r3, [r4, #0]
    6faa:	f7fe fda5 	bl	5af8 <_fstat>
    6fae:	1c43      	adds	r3, r0, #1
    6fb0:	d103      	bne.n	6fba <_fstat_r+0x1e>
    6fb2:	6823      	ldr	r3, [r4, #0]
    6fb4:	2b00      	cmp	r3, #0
    6fb6:	d000      	beq.n	6fba <_fstat_r+0x1e>
    6fb8:	602b      	str	r3, [r5, #0]
    6fba:	bd70      	pop	{r4, r5, r6, pc}
    6fbc:	200010dc 	.word	0x200010dc

00006fc0 <_isatty_r>:
    6fc0:	2300      	movs	r3, #0
    6fc2:	b570      	push	{r4, r5, r6, lr}
    6fc4:	4c06      	ldr	r4, [pc, #24]	; (6fe0 <_isatty_r+0x20>)
    6fc6:	0005      	movs	r5, r0
    6fc8:	0008      	movs	r0, r1
    6fca:	6023      	str	r3, [r4, #0]
    6fcc:	f7fe fd9a 	bl	5b04 <_isatty>
    6fd0:	1c43      	adds	r3, r0, #1
    6fd2:	d103      	bne.n	6fdc <_isatty_r+0x1c>
    6fd4:	6823      	ldr	r3, [r4, #0]
    6fd6:	2b00      	cmp	r3, #0
    6fd8:	d000      	beq.n	6fdc <_isatty_r+0x1c>
    6fda:	602b      	str	r3, [r5, #0]
    6fdc:	bd70      	pop	{r4, r5, r6, pc}
    6fde:	46c0      	nop			; (mov r8, r8)
    6fe0:	200010dc 	.word	0x200010dc

00006fe4 <_lseek_r>:
    6fe4:	b570      	push	{r4, r5, r6, lr}
    6fe6:	0005      	movs	r5, r0
    6fe8:	0008      	movs	r0, r1
    6fea:	0011      	movs	r1, r2
    6fec:	2200      	movs	r2, #0
    6fee:	4c06      	ldr	r4, [pc, #24]	; (7008 <_lseek_r+0x24>)
    6ff0:	6022      	str	r2, [r4, #0]
    6ff2:	001a      	movs	r2, r3
    6ff4:	f7fe fd88 	bl	5b08 <_lseek>
    6ff8:	1c43      	adds	r3, r0, #1
    6ffa:	d103      	bne.n	7004 <_lseek_r+0x20>
    6ffc:	6823      	ldr	r3, [r4, #0]
    6ffe:	2b00      	cmp	r3, #0
    7000:	d000      	beq.n	7004 <_lseek_r+0x20>
    7002:	602b      	str	r3, [r5, #0]
    7004:	bd70      	pop	{r4, r5, r6, pc}
    7006:	46c0      	nop			; (mov r8, r8)
    7008:	200010dc 	.word	0x200010dc

0000700c <memchr>:
    700c:	b2c9      	uxtb	r1, r1
    700e:	1882      	adds	r2, r0, r2
    7010:	4290      	cmp	r0, r2
    7012:	d004      	beq.n	701e <memchr+0x12>
    7014:	7803      	ldrb	r3, [r0, #0]
    7016:	428b      	cmp	r3, r1
    7018:	d002      	beq.n	7020 <memchr+0x14>
    701a:	3001      	adds	r0, #1
    701c:	e7f8      	b.n	7010 <memchr+0x4>
    701e:	2000      	movs	r0, #0
    7020:	4770      	bx	lr
	...

00007024 <_read_r>:
    7024:	b570      	push	{r4, r5, r6, lr}
    7026:	0005      	movs	r5, r0
    7028:	0008      	movs	r0, r1
    702a:	0011      	movs	r1, r2
    702c:	2200      	movs	r2, #0
    702e:	4c06      	ldr	r4, [pc, #24]	; (7048 <_read_r+0x24>)
    7030:	6022      	str	r2, [r4, #0]
    7032:	001a      	movs	r2, r3
    7034:	f7fe f8d6 	bl	51e4 <_read>
    7038:	1c43      	adds	r3, r0, #1
    703a:	d103      	bne.n	7044 <_read_r+0x20>
    703c:	6823      	ldr	r3, [r4, #0]
    703e:	2b00      	cmp	r3, #0
    7040:	d000      	beq.n	7044 <_read_r+0x20>
    7042:	602b      	str	r3, [r5, #0]
    7044:	bd70      	pop	{r4, r5, r6, pc}
    7046:	46c0      	nop			; (mov r8, r8)
    7048:	200010dc 	.word	0x200010dc

0000704c <TEMP_AD_TABLE>:
    704c:	3b5b3b99 3ad73b1a 3a473a90 39ad39fc     .;[;.;.:.:G:.9.9
    705c:	3907395b 385538b0 379737f8 36ce3734     [9.9.8U8.7.747.6
    706c:	35f83664 35163588 342934a1 333033ae     d6.5.5.5.4)4.303
    707c:	322c32af 311e31a6 30063093 2ee52f76     .2,2.1.1.0.0v/..
    708c:	2dbc2e51 2c8b2d24 2b542bf0 2a182ab7     Q..-$-.,.+T+.*.*
    709c:	28d82979 27952837 265026f2 250a25ad     y).(7(.'.&P&.%.%
    70ac:	23c42467 22802322 213e21df 2000209e     g$.#"#.".!>!. . 
    70bc:	1ec51f62 1d901e2a 1c611cf8 1b381bcb     b...*.....a...8.
    70cc:	1a161aa6 18fb1988 17e91871 16df1763     ........q...c...
    70dc:	15dd165d 14e41560 13f4146b 130d137f     ]...`...k.......
    70ec:	122f129d 115911c3 108c10f2 0fc81029     ../...Y.....)...
    70fc:	0f0d0f69 0e590eb2 0dae0e02 0d0a0d5b     i.....Y.....[...
    710c:	0c6e0cbb 0bda0c23 0b4c0b92 0ac50b08     ..n.#.....L.....
    711c:	0a450a84 09cb0a07 09570990 08e9091f     ..E.......W.....
    712c:	088008b3 081c084d 07bd07ec 07630790     ....M.........c.
    713c:	070e0738 06bd06e5 06700696 0626064b     8.........p.K.&.
    714c:	05e10603 059d05bf 0559057b 05150537     ........{.Y.7...
    715c:	04d104f3 048d04af 0449046b              ........k.I.

00007168 <TEMP_TABLE>:
    7168:	e5e4e3e2 e9e8e7e6 edecebea f1f0efee     ................
    7178:	f5f4f3f2 f9f8f7f6 fdfcfbfa 0100fffe     ................
    7188:	05040302 09080706 0d0c0b0a 11100f0e     ................
    7198:	15141312 19181716 1d1c1b1a 21201f1e     .............. !
    71a8:	25242322 29282726 2d2c2b2a 31302f2e     "#$%&'()*+,-./01
    71b8:	35343332 39383736 3d3c3b3a 41403f3e     23456789:;<=>?@A
    71c8:	45444342 49484746 4d4c4b4a 51504f4e     BCDEFGHIJKLMNOPQ
    71d8:	55545352 59585756 5d5c5b5a 61605f5e     RSTUVWXYZ[\]^_`a
    71e8:	65646362 69686766 6d6c6b6a 00006f6e     bcdefghijklmno..
    71f8:	495f4449 dfb8204e 000d202e 495f4449     ID_IN ... ..ID_I
    7208:	cdb5204e 000d202e 455f4449 b820444e     N ... ..ID_END .
    7218:	0d202edf 00000000 455f4449 b520444e     .. .....ID_END .
    7228:	0d202ecd 00000000 20564f53 202edfb8     .. .....SOV ... 
    7238:	0000000d 20564f53 202ecdb5 0000000d     ....SOV ... ....
    7248:	20434441 6425203d 0a0d202e 00000000     ADC = %d. ......

00007258 <Cell_volt>:
    7258:	0cfc0ceb 0d1f0d0e 0d420d30 0d640d53     ........0.B.S.d.
    7268:	0d870d75 0da10d98 0db20daa 0dc40dbb     u...............
    7278:	0dd60dcd 0de70dde 0df50df0 0e000dfb     ................
    7288:	0e0b0e05 0e150e10 0e200e1a 0e280e25     .......... .%.(.
    7298:	0e2e0e2b 0e340e31 0e3a0e37 0e400e3d     +...1.4.7.:.=.@.
    72a8:	0e470e43 0e4e0e4a 0e550e51 0e5c0e58     C.G.J.N.Q.U.X.\.
    72b8:	0e630e5f 0e6e0e66 0e7e0e76 0e8f0e86     _.c.f.n.v.~.....
    72c8:	0e9f0e97 0eaf0ea7 0ec00eb7 0ed10ec8     ................
    72d8:	0ee20ed9 0ef30eea 0f040efb 0f160f0c     ................
    72e8:	0f290f1f 0f3c0f32 0f4f0f45 0f620f58     ..).2.<.E.O.X.b.
    72f8:	0f760f6b 0f8b0f80 0fa10f96 0fb60fab     k.v.............
    7308:	0fcb0fc1 0fe20fd6 0ffa0fee 10131006     ................
    7318:	102b101f 10431037 0000104f              ..+.7.C.O...

00007324 <ucCRC_tCalc>:
    7324:	aa7fd500 54812bfe 8356fc29 7da802d7     .....+.T).V....}
    7334:	f82d8752 06d379ac d104ae7b 2ffa5085     R.-..y..{....P./
    7344:	0edb71a4 f0258f5a 27f2588d d90ca673     .q..Z.%..X.'s...
    7354:	5c8923f6 a277dd08 75a00adf 8b5ef421     .#.\..w....u!.^.
    7364:	37e2489d c91cb663 1ecb61b4 e0359f4a     .H.7c....a..J.5.
    7374:	65b01acf 9b4ee431 4c9933e6 b267cd18     ...e1.N..3.L..g.
    7384:	9346ec39 6db812c7 ba6fc510 44913bee     9.F....m..o..;.D
    7394:	c114be6b 3fea4095 e83d9742 16c369bc     k....@.?B.=..i..
    73a4:	45903aef bb6ec411 6cb913c6 9247ed38     .:.E..n....l8.G.
    73b4:	17c268bd e93c9643 3eeb4194 c015bf6a     .h..C.<..A.>j...
    73c4:	e1349e4b 1fca60b5 c81db762 36e3499c     K.4..`..b....I.6
    73d4:	b366cc19 4d9832e7 9a4fe530 64b11bce     ..f..2.M0.O....d
    73e4:	d80da772 26f3598c f1248e5b 0fda70a5     r....Y.&[.$..p..
    73f4:	8a5ff520 74a10bde a376dc09 5d8822f7      ._....t..v..".]
    7404:	7ca903d6 8257fd28 55802aff ab7ed401     ...|(.W..*.U..~.
    7414:	2efb5184 d005af7a 07d278ad f92c8653     .Q..z....x..S.,.
    7424:	00003418 00003678 00003678 00003678     .4..x6..x6..x6..
    7434:	00003678 00003678 00003678 00003678     x6..x6..x6..x6..
    7444:	00003678 00003678 00003678 00003678     x6..x6..x6..x6..
    7454:	00003678 00003678 00003678 00003678     x6..x6..x6..x6..
    7464:	00003400 00003678 00003678 00003678     .4..x6..x6..x6..
    7474:	00003678 00003678 00003678 00003678     x6..x6..x6..x6..
    7484:	00003678 00003678 00003678 00003678     x6..x6..x6..x6..
    7494:	00003678 00003678 00003678 00003678     x6..x6..x6..x6..
    74a4:	00003410 00003678 00003678 00003678     .4..x6..x6..x6..
    74b4:	00003678 00003678 00003678 00003678     x6..x6..x6..x6..
    74c4:	00003678 00003678 00003678 00003678     x6..x6..x6..x6..
    74d4:	00003678 00003678 00003678 00003678     x6..x6..x6..x6..
    74e4:	00003408 00003420 000033e8 000033f8     .4.. 4...3...3..
    74f4:	000033f0 42004400 42004800 00000002     .3...D.B.H.B....
    7504:	00000003 00000028 00000029 00000004     ....(...).......
    7514:	00000005 00000006 00000007 00000008     ................
    7524:	00000009 0000000a 0000000b 00000020     ............ ...
    7534:	00000021 00000022 00000023 00000028     !..."...#...(...
    7544:	00000029 00000024 00000025 00000026     )...$...%...&...
    7554:	00000027 00000008 00000009              '...........

00007560 <_adc_biasrefbuf_pos>:
    7560:	00000600                                ....

00007564 <_adc_apbcmasks>:
    7564:	00020000 00040000                       ........

0000756c <_adc_biascomp_pos>:
    756c:	00000903                                ....

00007570 <_adc_gclk_ids>:
    7570:	00002221                                !"..

00007574 <_adc_extchannel_msb>:
    7574:	0000000b 0000000b                       ........

0000757c <_adc_biascomp_addr>:
    757c:	00806020 00806020                        `.. `..

00007584 <_adc_biasrefbuf_addr>:
    7584:	00806020 00806020 00003e16 00003e16      `.. `...>...>..
    7594:	00003e0c 00003e16 00003e0c 00003df2     .>...>...>...=..
    75a4:	00003df2 00003e16 00003e16 00003e16     .=...>...>...>..
    75b4:	00003e16 00003e16 00003e16 00003e16     .>...>...>...>..
    75c4:	00003e16 00003e16 00003e16 00003e16     .>...>...>...>..
    75d4:	00003e16 00003e16 00003e16 00003e16     .>...>...>...>..
    75e4:	00003e16 00003e16 00003e16 00003e16     .>...>...>...>..
    75f4:	00003e0c 00003e16 00003e0c 00003e16     .>...>...>...>..
    7604:	00003e16 00003e16 00003e16 00003e16     .>...>...>...>..
    7614:	00003e16 00003e16 00003e16 00003e16     .>...>...>...>..
    7624:	00003e16 00003e16 00003e16 00003e16     .>...>...>...>..
    7634:	00003e16 00003e16 00003e16 00003e16     .>...>...>...>..
    7644:	00003e16 00003e16 00003e16 00003e16     .>...>...>...>..
    7654:	00003e16 00003e16 00003e16 00003e16     .>...>...>...>..
    7664:	00003e16 00003e16 00003e16 00003e16     .>...>...>...>..
    7674:	00003e16 00003e16 00003e16 00003e16     .>...>...>...>..
    7684:	00003e16 00003e16 00003e0c 00003e0c     .>...>...>...>..
    7694:	00003e1e 00003e1e 00003e1e 00003e1e     .>...>...>...>..
    76a4:	42000400 42000800 42000c00 42001000     ...B...B...B...B
    76b4:	42001400 42001800 0c0b0a09 00000e0d     ...B...B........
    76c4:	00005606 00005602 00005602 00005634     .V...V...V..4V..
    76d4:	00005634 0000561e 0000560c 00005624     4V...V...V..$V..
    76e4:	00000043                                C...

000076e8 <_global_impure_ptr>:
    76e8:	2000000c                                ... 

000076ec <__sf_fake_stdin>:
	...

0000770c <__sf_fake_stdout>:
	...

0000772c <__sf_fake_stderr>:
	...
    774c:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    775c:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    776c:	31300046 35343332 39383736 64636261     F.0123456789abcd
    777c:	00006665                                ef..

00007780 <_init>:
    7780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7782:	46c0      	nop			; (mov r8, r8)
    7784:	bcf8      	pop	{r3, r4, r5, r6, r7}
    7786:	bc08      	pop	{r3}
    7788:	469e      	mov	lr, r3
    778a:	4770      	bx	lr

0000778c <__init_array_start>:
    778c:	000000e5 	.word	0x000000e5

00007790 <_fini>:
    7790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7792:	46c0      	nop			; (mov r8, r8)
    7794:	bcf8      	pop	{r3, r4, r5, r6, r7}
    7796:	bc08      	pop	{r3}
    7798:	469e      	mov	lr, r3
    779a:	4770      	bx	lr

0000779c <__fini_array_start>:
    779c:	000000bd 	.word	0x000000bd
