<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1636" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1636{left:689px;bottom:68px;letter-spacing:0.11px;}
#t2_1636{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1636{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1636{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1636{left:69px;bottom:1083px;letter-spacing:0.17px;word-spacing:0.01px;}
#t6_1636{left:359px;bottom:595px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_1636{left:69px;bottom:458px;letter-spacing:0.11px;}
#t8_1636{left:69px;bottom:433px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_1636{left:69px;bottom:416px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ta_1636{left:69px;bottom:400px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#tb_1636{left:69px;bottom:383px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tc_1636{left:69px;bottom:366px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#td_1636{left:69px;bottom:349px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_1636{left:69px;bottom:332px;letter-spacing:-0.15px;word-spacing:-1.28px;}
#tf_1636{left:69px;bottom:316px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#tg_1636{left:69px;bottom:291px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#th_1636{left:69px;bottom:268px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#ti_1636{left:69px;bottom:244px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tj_1636{left:69px;bottom:227px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tk_1636{left:69px;bottom:204px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tl_1636{left:69px;bottom:187px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#tm_1636{left:69px;bottom:170px;letter-spacing:-0.15px;}
#tn_1636{left:69px;bottom:148px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#to_1636{left:69px;bottom:131px;letter-spacing:-0.14px;word-spacing:-1.35px;}
#tp_1636{left:74px;bottom:1065px;letter-spacing:-0.14px;}
#tq_1636{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#tr_1636{left:380px;bottom:1065px;letter-spacing:-0.11px;}
#ts_1636{left:380px;bottom:1050px;letter-spacing:-0.09px;}
#tt_1636{left:418px;bottom:1065px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#tu_1636{left:418px;bottom:1050px;letter-spacing:-0.13px;}
#tv_1636{left:418px;bottom:1034px;letter-spacing:-0.15px;}
#tw_1636{left:491px;bottom:1065px;letter-spacing:-0.12px;}
#tx_1636{left:491px;bottom:1050px;letter-spacing:-0.12px;}
#ty_1636{left:491px;bottom:1034px;letter-spacing:-0.12px;}
#tz_1636{left:571px;bottom:1065px;letter-spacing:-0.13px;}
#t10_1636{left:74px;bottom:1011px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t11_1636{left:161px;bottom:1018px;}
#t12_1636{left:74px;bottom:990px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t13_1636{left:70px;bottom:709px;letter-spacing:-0.14px;}
#t14_1636{left:69px;bottom:690px;letter-spacing:-0.1px;word-spacing:-0.21px;}
#t15_1636{left:647px;bottom:697px;}
#t16_1636{left:661px;bottom:690px;letter-spacing:-0.11px;word-spacing:-0.21px;}
#t17_1636{left:84px;bottom:673px;letter-spacing:-0.12px;word-spacing:-0.48px;}
#t18_1636{left:84px;bottom:656px;letter-spacing:-0.1px;}
#t19_1636{left:189px;bottom:663px;}
#t1a_1636{left:204px;bottom:656px;letter-spacing:-0.12px;}
#t1b_1636{left:380px;bottom:1011px;}
#t1c_1636{left:418px;bottom:1011px;letter-spacing:-0.13px;}
#t1d_1636{left:491px;bottom:1011px;letter-spacing:-0.13px;}
#t1e_1636{left:571px;bottom:1011px;letter-spacing:-0.11px;}
#t1f_1636{left:571px;bottom:995px;letter-spacing:-0.14px;}
#t1g_1636{left:74px;bottom:967px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1h_1636{left:74px;bottom:946px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1i_1636{left:380px;bottom:967px;}
#t1j_1636{left:418px;bottom:967px;letter-spacing:-0.14px;}
#t1k_1636{left:491px;bottom:967px;letter-spacing:-0.14px;}
#t1l_1636{left:571px;bottom:967px;letter-spacing:-0.11px;word-spacing:-0.55px;}
#t1m_1636{left:571px;bottom:950px;letter-spacing:-0.16px;}
#t1n_1636{left:74px;bottom:923px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1o_1636{left:74px;bottom:901px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1p_1636{left:380px;bottom:923px;}
#t1q_1636{left:418px;bottom:923px;letter-spacing:-0.12px;}
#t1r_1636{left:491px;bottom:923px;letter-spacing:-0.18px;}
#t1s_1636{left:571px;bottom:923px;letter-spacing:-0.12px;word-spacing:-0.55px;}
#t1t_1636{left:571px;bottom:906px;letter-spacing:-0.16px;}
#t1u_1636{left:74px;bottom:878px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1v_1636{left:74px;bottom:857px;letter-spacing:-0.15px;}
#t1w_1636{left:380px;bottom:878px;}
#t1x_1636{left:418px;bottom:878px;letter-spacing:-0.11px;}
#t1y_1636{left:491px;bottom:878px;letter-spacing:-0.18px;}
#t1z_1636{left:571px;bottom:878px;letter-spacing:-0.11px;word-spacing:-0.51px;}
#t20_1636{left:571px;bottom:862px;letter-spacing:-0.16px;}
#t21_1636{left:74px;bottom:834px;letter-spacing:-0.13px;}
#t22_1636{left:74px;bottom:817px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t23_1636{left:380px;bottom:834px;}
#t24_1636{left:418px;bottom:834px;letter-spacing:-0.11px;}
#t25_1636{left:491px;bottom:834px;letter-spacing:-0.17px;}
#t26_1636{left:491px;bottom:817px;letter-spacing:-0.17px;}
#t27_1636{left:571px;bottom:834px;letter-spacing:-0.11px;word-spacing:-0.55px;}
#t28_1636{left:571px;bottom:817px;letter-spacing:-0.13px;}
#t29_1636{left:74px;bottom:794px;letter-spacing:-0.13px;}
#t2a_1636{left:74px;bottom:778px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2b_1636{left:380px;bottom:794px;}
#t2c_1636{left:418px;bottom:794px;letter-spacing:-0.11px;}
#t2d_1636{left:491px;bottom:794px;letter-spacing:-0.17px;}
#t2e_1636{left:491px;bottom:778px;letter-spacing:-0.17px;}
#t2f_1636{left:571px;bottom:794px;letter-spacing:-0.11px;word-spacing:-0.51px;}
#t2g_1636{left:571px;bottom:778px;letter-spacing:-0.13px;}
#t2h_1636{left:74px;bottom:755px;letter-spacing:-0.13px;}
#t2i_1636{left:74px;bottom:738px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2j_1636{left:380px;bottom:755px;}
#t2k_1636{left:418px;bottom:755px;letter-spacing:-0.11px;}
#t2l_1636{left:491px;bottom:755px;letter-spacing:-0.18px;}
#t2m_1636{left:571px;bottom:755px;letter-spacing:-0.11px;word-spacing:-0.42px;}
#t2n_1636{left:571px;bottom:738px;letter-spacing:-0.13px;}
#t2o_1636{left:84px;bottom:574px;letter-spacing:-0.15px;}
#t2p_1636{left:158px;bottom:574px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2q_1636{left:288px;bottom:574px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2r_1636{left:438px;bottom:574px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2s_1636{left:593px;bottom:574px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2t_1636{left:744px;bottom:574px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t2u_1636{left:99px;bottom:549px;}
#t2v_1636{left:182px;bottom:549px;letter-spacing:-0.15px;}
#t2w_1636{left:272px;bottom:549px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2x_1636{left:429px;bottom:549px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2y_1636{left:614px;bottom:549px;letter-spacing:-0.11px;}
#t2z_1636{left:765px;bottom:549px;letter-spacing:-0.13px;}
#t30_1636{left:99px;bottom:525px;}
#t31_1636{left:182px;bottom:525px;letter-spacing:-0.17px;}
#t32_1636{left:277px;bottom:525px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t33_1636{left:434px;bottom:525px;letter-spacing:-0.12px;}
#t34_1636{left:584px;bottom:525px;letter-spacing:-0.12px;}
#t35_1636{left:765px;bottom:525px;letter-spacing:-0.12px;}
#t36_1636{left:99px;bottom:500px;}
#t37_1636{left:167px;bottom:500px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t38_1636{left:277px;bottom:500px;letter-spacing:-0.13px;}
#t39_1636{left:431px;bottom:500px;letter-spacing:-0.11px;}
#t3a_1636{left:584px;bottom:500px;letter-spacing:-0.12px;}
#t3b_1636{left:765px;bottom:500px;letter-spacing:-0.13px;}

.s1_1636{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1636{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1636{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1636{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1636{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_1636{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_1636{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_1636{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_1636{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sa_1636{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1636" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1636Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1636" style="-webkit-user-select: none;"><object width="935" height="1210" data="1636/1636.svg" type="image/svg+xml" id="pdf1636" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1636" class="t s1_1636">PSHUFB—Packed Shuffle Bytes </span>
<span id="t2_1636" class="t s2_1636">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1636" class="t s1_1636">4-416 </span><span id="t4_1636" class="t s1_1636">Vol. 2B </span>
<span id="t5_1636" class="t s3_1636">PSHUFB—Packed Shuffle Bytes </span>
<span id="t6_1636" class="t s4_1636">Instruction Operand Encoding </span>
<span id="t7_1636" class="t s4_1636">Description </span>
<span id="t8_1636" class="t s5_1636">PSHUFB performs in-place shuffles of bytes in the destination operand (the first operand) according to the shuffle </span>
<span id="t9_1636" class="t s5_1636">control mask in the source operand (the second operand). The instruction permutes the data in the destination </span>
<span id="ta_1636" class="t s5_1636">operand, leaving the shuffle mask unaffected. If the most significant bit (bit[7]) of each byte of the shuffle control </span>
<span id="tb_1636" class="t s5_1636">mask is set, then constant zero is written in the result byte. Each byte in the shuffle control mask forms an index </span>
<span id="tc_1636" class="t s5_1636">to permute the corresponding byte in the destination operand. The value of each index is the least significant 4 bits </span>
<span id="td_1636" class="t s5_1636">(128-bit operation) or 3 bits (64-bit operation) of the shuffle control byte. When the source operand is a 128-bit </span>
<span id="te_1636" class="t s5_1636">memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will </span>
<span id="tf_1636" class="t s5_1636">be generated. </span>
<span id="tg_1636" class="t s5_1636">In 64-bit mode and not encoded with VEX/EVEX, use the REX prefix to access XMM8-XMM15 registers. </span>
<span id="th_1636" class="t s5_1636">Legacy SSE version 64-bit operand: Both operands can be MMX registers. </span>
<span id="ti_1636" class="t s5_1636">128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (MAXVL- </span>
<span id="tj_1636" class="t s5_1636">1:128) of the corresponding YMM destination register remain unchanged. </span>
<span id="tk_1636" class="t s5_1636">VEX.128 encoded version: The destination operand is the first operand, the first source operand is the second </span>
<span id="tl_1636" class="t s5_1636">operand, the second source operand is the third operand. Bits (MAXVL-1:128) of the destination YMM register are </span>
<span id="tm_1636" class="t s5_1636">zeroed. </span>
<span id="tn_1636" class="t s5_1636">VEX.256 encoded version: Bits (255:128) of the destination YMM register stores the 16-byte shuffle result of the </span>
<span id="to_1636" class="t s5_1636">upper 16 bytes of the first source operand, using the upper 16-bytes of the second source operand as control mask. </span>
<span id="tp_1636" class="t s6_1636">Opcode/ </span>
<span id="tq_1636" class="t s6_1636">Instruction </span>
<span id="tr_1636" class="t s6_1636">Op/ </span>
<span id="ts_1636" class="t s6_1636">En </span>
<span id="tt_1636" class="t s6_1636">64/32 bit </span>
<span id="tu_1636" class="t s6_1636">Mode </span>
<span id="tv_1636" class="t s6_1636">Support </span>
<span id="tw_1636" class="t s6_1636">CPUID </span>
<span id="tx_1636" class="t s6_1636">Feature </span>
<span id="ty_1636" class="t s6_1636">Flag </span>
<span id="tz_1636" class="t s6_1636">Description </span>
<span id="t10_1636" class="t s7_1636">NP 0F 38 00 /r </span>
<span id="t11_1636" class="t s8_1636">1 </span>
<span id="t12_1636" class="t s7_1636">PSHUFB mm1, mm2/m64 </span>
<span id="t13_1636" class="t s9_1636">NOTES: </span>
<span id="t14_1636" class="t s7_1636">1. See note in Section 2.5, “Intel® AVX and Intel® SSE Instruction Exception Classification,” in the Intel </span>
<span id="t15_1636" class="t sa_1636">® </span>
<span id="t16_1636" class="t s7_1636">64 and IA-32 Architectures Soft- </span>
<span id="t17_1636" class="t s7_1636">ware Developer’s Manual, Volume 2A, and Section 23.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX Reg- </span>
<span id="t18_1636" class="t s7_1636">isters,” in the Intel </span>
<span id="t19_1636" class="t sa_1636">® </span>
<span id="t1a_1636" class="t s7_1636">64 and IA-32 Architectures Software Developer’s Manual, Volume 3B. </span>
<span id="t1b_1636" class="t s7_1636">A </span><span id="t1c_1636" class="t s7_1636">V/V </span><span id="t1d_1636" class="t s7_1636">SSSE3 </span><span id="t1e_1636" class="t s7_1636">Shuffle bytes in mm1 according to contents of </span>
<span id="t1f_1636" class="t s7_1636">mm2/m64. </span>
<span id="t1g_1636" class="t s7_1636">66 0F 38 00 /r </span>
<span id="t1h_1636" class="t s7_1636">PSHUFB xmm1, xmm2/m128 </span>
<span id="t1i_1636" class="t s7_1636">A </span><span id="t1j_1636" class="t s7_1636">V/V </span><span id="t1k_1636" class="t s7_1636">SSSE3 </span><span id="t1l_1636" class="t s7_1636">Shuffle bytes in xmm1 according to contents of </span>
<span id="t1m_1636" class="t s7_1636">xmm2/m128. </span>
<span id="t1n_1636" class="t s7_1636">VEX.128.66.0F38.WIG 00 /r </span>
<span id="t1o_1636" class="t s7_1636">VPSHUFB xmm1, xmm2, xmm3/m128 </span>
<span id="t1p_1636" class="t s7_1636">B </span><span id="t1q_1636" class="t s7_1636">V/V </span><span id="t1r_1636" class="t s7_1636">AVX </span><span id="t1s_1636" class="t s7_1636">Shuffle bytes in xmm2 according to contents of </span>
<span id="t1t_1636" class="t s7_1636">xmm3/m128. </span>
<span id="t1u_1636" class="t s7_1636">VEX.256.66.0F38.WIG 00 /r </span>
<span id="t1v_1636" class="t s7_1636">VPSHUFB ymm1, ymm2, ymm3/m256 </span>
<span id="t1w_1636" class="t s7_1636">B </span><span id="t1x_1636" class="t s7_1636">V/V </span><span id="t1y_1636" class="t s7_1636">AVX2 </span><span id="t1z_1636" class="t s7_1636">Shuffle bytes in ymm2 according to contents of </span>
<span id="t20_1636" class="t s7_1636">ymm3/m256. </span>
<span id="t21_1636" class="t s7_1636">EVEX.128.66.0F38.WIG 00 /r </span>
<span id="t22_1636" class="t s7_1636">VPSHUFB xmm1 {k1}{z}, xmm2, xmm3/m128 </span>
<span id="t23_1636" class="t s7_1636">C </span><span id="t24_1636" class="t s7_1636">V/V </span><span id="t25_1636" class="t s7_1636">AVX512VL </span>
<span id="t26_1636" class="t s7_1636">AVX512BW </span>
<span id="t27_1636" class="t s7_1636">Shuffle bytes in xmm2 according to contents of </span>
<span id="t28_1636" class="t s7_1636">xmm3/m128 under write mask k1. </span>
<span id="t29_1636" class="t s7_1636">EVEX.256.66.0F38.WIG 00 /r </span>
<span id="t2a_1636" class="t s7_1636">VPSHUFB ymm1 {k1}{z}, ymm2, ymm3/m256 </span>
<span id="t2b_1636" class="t s7_1636">C </span><span id="t2c_1636" class="t s7_1636">V/V </span><span id="t2d_1636" class="t s7_1636">AVX512VL </span>
<span id="t2e_1636" class="t s7_1636">AVX512BW </span>
<span id="t2f_1636" class="t s7_1636">Shuffle bytes in ymm2 according to contents of </span>
<span id="t2g_1636" class="t s7_1636">ymm3/m256 under write mask k1. </span>
<span id="t2h_1636" class="t s7_1636">EVEX.512.66.0F38.WIG 00 /r </span>
<span id="t2i_1636" class="t s7_1636">VPSHUFB zmm1 {k1}{z}, zmm2, zmm3/m512 </span>
<span id="t2j_1636" class="t s7_1636">C </span><span id="t2k_1636" class="t s7_1636">V/V </span><span id="t2l_1636" class="t s7_1636">AVX512BW </span><span id="t2m_1636" class="t s7_1636">Shuffle bytes in zmm2 according to contents of </span>
<span id="t2n_1636" class="t s7_1636">zmm3/m512 under write mask k1. </span>
<span id="t2o_1636" class="t s6_1636">Op/En </span><span id="t2p_1636" class="t s6_1636">Tuple Type </span><span id="t2q_1636" class="t s6_1636">Operand 1 </span><span id="t2r_1636" class="t s6_1636">Operand 2 </span><span id="t2s_1636" class="t s6_1636">Operand 3 </span><span id="t2t_1636" class="t s6_1636">Operand 4 </span>
<span id="t2u_1636" class="t s7_1636">A </span><span id="t2v_1636" class="t s7_1636">N/A </span><span id="t2w_1636" class="t s7_1636">ModRM:reg (r, w) </span><span id="t2x_1636" class="t s7_1636">ModRM:r/m (r) </span><span id="t2y_1636" class="t s7_1636">N/A </span><span id="t2z_1636" class="t s7_1636">N/A </span>
<span id="t30_1636" class="t s7_1636">B </span><span id="t31_1636" class="t s7_1636">N/A </span><span id="t32_1636" class="t s7_1636">ModRM:reg (w) </span><span id="t33_1636" class="t s7_1636">VEX.vvvv (r) </span><span id="t34_1636" class="t s7_1636">ModRM:r/m (r) </span><span id="t35_1636" class="t s7_1636">N/A </span>
<span id="t36_1636" class="t s7_1636">C </span><span id="t37_1636" class="t s7_1636">Full Mem </span><span id="t38_1636" class="t s7_1636">ModRM:reg (w) </span><span id="t39_1636" class="t s7_1636">EVEX.vvvv (r) </span><span id="t3a_1636" class="t s7_1636">ModRM:r/m (r) </span><span id="t3b_1636" class="t s7_1636">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
