
Lab4_BLE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000068ac  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000218  08006a3c  08006a3c  00016a3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c54  08006c54  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08006c54  08006c54  00016c54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006c5c  08006c5c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c5c  08006c5c  00016c5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006c60  08006c60  00016c60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08006c64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007e8  20000070  08006cd4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000858  08006cd4  00020858  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f046  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fcf  00000000  00000000  0002f0e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c78  00000000  00000000  000310b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bb0  00000000  00000000  00031d30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026a39  00000000  00000000  000328e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f0b0  00000000  00000000  00059319  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ec647  00000000  00000000  000683c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00154a10  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000037a8  00000000  00000000  00154a60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006a24 	.word	0x08006a24

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08006a24 	.word	0x08006a24

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002b4:	f000 b974 	b.w	80005a0 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	468e      	mov	lr, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d14d      	bne.n	800037a <__udivmoddi4+0xaa>
 80002de:	428a      	cmp	r2, r1
 80002e0:	4694      	mov	ip, r2
 80002e2:	d969      	bls.n	80003b8 <__udivmoddi4+0xe8>
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	b152      	cbz	r2, 8000300 <__udivmoddi4+0x30>
 80002ea:	fa01 f302 	lsl.w	r3, r1, r2
 80002ee:	f1c2 0120 	rsb	r1, r2, #32
 80002f2:	fa20 f101 	lsr.w	r1, r0, r1
 80002f6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002fa:	ea41 0e03 	orr.w	lr, r1, r3
 80002fe:	4094      	lsls	r4, r2
 8000300:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000304:	0c21      	lsrs	r1, r4, #16
 8000306:	fbbe f6f8 	udiv	r6, lr, r8
 800030a:	fa1f f78c 	uxth.w	r7, ip
 800030e:	fb08 e316 	mls	r3, r8, r6, lr
 8000312:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000316:	fb06 f107 	mul.w	r1, r6, r7
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000326:	f080 811f 	bcs.w	8000568 <__udivmoddi4+0x298>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 811c 	bls.w	8000568 <__udivmoddi4+0x298>
 8000330:	3e02      	subs	r6, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a5b      	subs	r3, r3, r1
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb3 f0f8 	udiv	r0, r3, r8
 800033c:	fb08 3310 	mls	r3, r8, r0, r3
 8000340:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000344:	fb00 f707 	mul.w	r7, r0, r7
 8000348:	42a7      	cmp	r7, r4
 800034a:	d90a      	bls.n	8000362 <__udivmoddi4+0x92>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000354:	f080 810a 	bcs.w	800056c <__udivmoddi4+0x29c>
 8000358:	42a7      	cmp	r7, r4
 800035a:	f240 8107 	bls.w	800056c <__udivmoddi4+0x29c>
 800035e:	4464      	add	r4, ip
 8000360:	3802      	subs	r0, #2
 8000362:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000366:	1be4      	subs	r4, r4, r7
 8000368:	2600      	movs	r6, #0
 800036a:	b11d      	cbz	r5, 8000374 <__udivmoddi4+0xa4>
 800036c:	40d4      	lsrs	r4, r2
 800036e:	2300      	movs	r3, #0
 8000370:	e9c5 4300 	strd	r4, r3, [r5]
 8000374:	4631      	mov	r1, r6
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d909      	bls.n	8000392 <__udivmoddi4+0xc2>
 800037e:	2d00      	cmp	r5, #0
 8000380:	f000 80ef 	beq.w	8000562 <__udivmoddi4+0x292>
 8000384:	2600      	movs	r6, #0
 8000386:	e9c5 0100 	strd	r0, r1, [r5]
 800038a:	4630      	mov	r0, r6
 800038c:	4631      	mov	r1, r6
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	fab3 f683 	clz	r6, r3
 8000396:	2e00      	cmp	r6, #0
 8000398:	d14a      	bne.n	8000430 <__udivmoddi4+0x160>
 800039a:	428b      	cmp	r3, r1
 800039c:	d302      	bcc.n	80003a4 <__udivmoddi4+0xd4>
 800039e:	4282      	cmp	r2, r0
 80003a0:	f200 80f9 	bhi.w	8000596 <__udivmoddi4+0x2c6>
 80003a4:	1a84      	subs	r4, r0, r2
 80003a6:	eb61 0303 	sbc.w	r3, r1, r3
 80003aa:	2001      	movs	r0, #1
 80003ac:	469e      	mov	lr, r3
 80003ae:	2d00      	cmp	r5, #0
 80003b0:	d0e0      	beq.n	8000374 <__udivmoddi4+0xa4>
 80003b2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003b6:	e7dd      	b.n	8000374 <__udivmoddi4+0xa4>
 80003b8:	b902      	cbnz	r2, 80003bc <__udivmoddi4+0xec>
 80003ba:	deff      	udf	#255	; 0xff
 80003bc:	fab2 f282 	clz	r2, r2
 80003c0:	2a00      	cmp	r2, #0
 80003c2:	f040 8092 	bne.w	80004ea <__udivmoddi4+0x21a>
 80003c6:	eba1 010c 	sub.w	r1, r1, ip
 80003ca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ce:	fa1f fe8c 	uxth.w	lr, ip
 80003d2:	2601      	movs	r6, #1
 80003d4:	0c20      	lsrs	r0, r4, #16
 80003d6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003da:	fb07 1113 	mls	r1, r7, r3, r1
 80003de:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e2:	fb0e f003 	mul.w	r0, lr, r3
 80003e6:	4288      	cmp	r0, r1
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x12c>
 80003ea:	eb1c 0101 	adds.w	r1, ip, r1
 80003ee:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x12a>
 80003f4:	4288      	cmp	r0, r1
 80003f6:	f200 80cb 	bhi.w	8000590 <__udivmoddi4+0x2c0>
 80003fa:	4643      	mov	r3, r8
 80003fc:	1a09      	subs	r1, r1, r0
 80003fe:	b2a4      	uxth	r4, r4
 8000400:	fbb1 f0f7 	udiv	r0, r1, r7
 8000404:	fb07 1110 	mls	r1, r7, r0, r1
 8000408:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800040c:	fb0e fe00 	mul.w	lr, lr, r0
 8000410:	45a6      	cmp	lr, r4
 8000412:	d908      	bls.n	8000426 <__udivmoddi4+0x156>
 8000414:	eb1c 0404 	adds.w	r4, ip, r4
 8000418:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x154>
 800041e:	45a6      	cmp	lr, r4
 8000420:	f200 80bb 	bhi.w	800059a <__udivmoddi4+0x2ca>
 8000424:	4608      	mov	r0, r1
 8000426:	eba4 040e 	sub.w	r4, r4, lr
 800042a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800042e:	e79c      	b.n	800036a <__udivmoddi4+0x9a>
 8000430:	f1c6 0720 	rsb	r7, r6, #32
 8000434:	40b3      	lsls	r3, r6
 8000436:	fa22 fc07 	lsr.w	ip, r2, r7
 800043a:	ea4c 0c03 	orr.w	ip, ip, r3
 800043e:	fa20 f407 	lsr.w	r4, r0, r7
 8000442:	fa01 f306 	lsl.w	r3, r1, r6
 8000446:	431c      	orrs	r4, r3
 8000448:	40f9      	lsrs	r1, r7
 800044a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800044e:	fa00 f306 	lsl.w	r3, r0, r6
 8000452:	fbb1 f8f9 	udiv	r8, r1, r9
 8000456:	0c20      	lsrs	r0, r4, #16
 8000458:	fa1f fe8c 	uxth.w	lr, ip
 800045c:	fb09 1118 	mls	r1, r9, r8, r1
 8000460:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000464:	fb08 f00e 	mul.w	r0, r8, lr
 8000468:	4288      	cmp	r0, r1
 800046a:	fa02 f206 	lsl.w	r2, r2, r6
 800046e:	d90b      	bls.n	8000488 <__udivmoddi4+0x1b8>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000478:	f080 8088 	bcs.w	800058c <__udivmoddi4+0x2bc>
 800047c:	4288      	cmp	r0, r1
 800047e:	f240 8085 	bls.w	800058c <__udivmoddi4+0x2bc>
 8000482:	f1a8 0802 	sub.w	r8, r8, #2
 8000486:	4461      	add	r1, ip
 8000488:	1a09      	subs	r1, r1, r0
 800048a:	b2a4      	uxth	r4, r4
 800048c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000490:	fb09 1110 	mls	r1, r9, r0, r1
 8000494:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000498:	fb00 fe0e 	mul.w	lr, r0, lr
 800049c:	458e      	cmp	lr, r1
 800049e:	d908      	bls.n	80004b2 <__udivmoddi4+0x1e2>
 80004a0:	eb1c 0101 	adds.w	r1, ip, r1
 80004a4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004a8:	d26c      	bcs.n	8000584 <__udivmoddi4+0x2b4>
 80004aa:	458e      	cmp	lr, r1
 80004ac:	d96a      	bls.n	8000584 <__udivmoddi4+0x2b4>
 80004ae:	3802      	subs	r0, #2
 80004b0:	4461      	add	r1, ip
 80004b2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004b6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ba:	eba1 010e 	sub.w	r1, r1, lr
 80004be:	42a1      	cmp	r1, r4
 80004c0:	46c8      	mov	r8, r9
 80004c2:	46a6      	mov	lr, r4
 80004c4:	d356      	bcc.n	8000574 <__udivmoddi4+0x2a4>
 80004c6:	d053      	beq.n	8000570 <__udivmoddi4+0x2a0>
 80004c8:	b15d      	cbz	r5, 80004e2 <__udivmoddi4+0x212>
 80004ca:	ebb3 0208 	subs.w	r2, r3, r8
 80004ce:	eb61 010e 	sbc.w	r1, r1, lr
 80004d2:	fa01 f707 	lsl.w	r7, r1, r7
 80004d6:	fa22 f306 	lsr.w	r3, r2, r6
 80004da:	40f1      	lsrs	r1, r6
 80004dc:	431f      	orrs	r7, r3
 80004de:	e9c5 7100 	strd	r7, r1, [r5]
 80004e2:	2600      	movs	r6, #0
 80004e4:	4631      	mov	r1, r6
 80004e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	40d8      	lsrs	r0, r3
 80004f0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f4:	fa21 f303 	lsr.w	r3, r1, r3
 80004f8:	4091      	lsls	r1, r2
 80004fa:	4301      	orrs	r1, r0
 80004fc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000500:	fa1f fe8c 	uxth.w	lr, ip
 8000504:	fbb3 f0f7 	udiv	r0, r3, r7
 8000508:	fb07 3610 	mls	r6, r7, r0, r3
 800050c:	0c0b      	lsrs	r3, r1, #16
 800050e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000512:	fb00 f60e 	mul.w	r6, r0, lr
 8000516:	429e      	cmp	r6, r3
 8000518:	fa04 f402 	lsl.w	r4, r4, r2
 800051c:	d908      	bls.n	8000530 <__udivmoddi4+0x260>
 800051e:	eb1c 0303 	adds.w	r3, ip, r3
 8000522:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000526:	d22f      	bcs.n	8000588 <__udivmoddi4+0x2b8>
 8000528:	429e      	cmp	r6, r3
 800052a:	d92d      	bls.n	8000588 <__udivmoddi4+0x2b8>
 800052c:	3802      	subs	r0, #2
 800052e:	4463      	add	r3, ip
 8000530:	1b9b      	subs	r3, r3, r6
 8000532:	b289      	uxth	r1, r1
 8000534:	fbb3 f6f7 	udiv	r6, r3, r7
 8000538:	fb07 3316 	mls	r3, r7, r6, r3
 800053c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000540:	fb06 f30e 	mul.w	r3, r6, lr
 8000544:	428b      	cmp	r3, r1
 8000546:	d908      	bls.n	800055a <__udivmoddi4+0x28a>
 8000548:	eb1c 0101 	adds.w	r1, ip, r1
 800054c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000550:	d216      	bcs.n	8000580 <__udivmoddi4+0x2b0>
 8000552:	428b      	cmp	r3, r1
 8000554:	d914      	bls.n	8000580 <__udivmoddi4+0x2b0>
 8000556:	3e02      	subs	r6, #2
 8000558:	4461      	add	r1, ip
 800055a:	1ac9      	subs	r1, r1, r3
 800055c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000560:	e738      	b.n	80003d4 <__udivmoddi4+0x104>
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e705      	b.n	8000374 <__udivmoddi4+0xa4>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e3      	b.n	8000334 <__udivmoddi4+0x64>
 800056c:	4618      	mov	r0, r3
 800056e:	e6f8      	b.n	8000362 <__udivmoddi4+0x92>
 8000570:	454b      	cmp	r3, r9
 8000572:	d2a9      	bcs.n	80004c8 <__udivmoddi4+0x1f8>
 8000574:	ebb9 0802 	subs.w	r8, r9, r2
 8000578:	eb64 0e0c 	sbc.w	lr, r4, ip
 800057c:	3801      	subs	r0, #1
 800057e:	e7a3      	b.n	80004c8 <__udivmoddi4+0x1f8>
 8000580:	4646      	mov	r6, r8
 8000582:	e7ea      	b.n	800055a <__udivmoddi4+0x28a>
 8000584:	4620      	mov	r0, r4
 8000586:	e794      	b.n	80004b2 <__udivmoddi4+0x1e2>
 8000588:	4640      	mov	r0, r8
 800058a:	e7d1      	b.n	8000530 <__udivmoddi4+0x260>
 800058c:	46d0      	mov	r8, sl
 800058e:	e77b      	b.n	8000488 <__udivmoddi4+0x1b8>
 8000590:	3b02      	subs	r3, #2
 8000592:	4461      	add	r1, ip
 8000594:	e732      	b.n	80003fc <__udivmoddi4+0x12c>
 8000596:	4630      	mov	r0, r6
 8000598:	e709      	b.n	80003ae <__udivmoddi4+0xde>
 800059a:	4464      	add	r4, ip
 800059c:	3802      	subs	r0, #2
 800059e:	e742      	b.n	8000426 <__udivmoddi4+0x156>

080005a0 <__aeabi_idiv0>:
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop

080005a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005a8:	f001 fadc 	bl	8001b64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ac:	f000 f842 	bl	8000634 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005b0:	f000 f930 	bl	8000814 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005b4:	f000 f8fe 	bl	80007b4 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80005b8:	f000 f88e 	bl	80006d8 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80005bc:	f000 f8ca 	bl	8000754 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

	//HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
	HAL_UART_Receive_IT(&huart1, rxData, 1);
 80005c0:	2201      	movs	r2, #1
 80005c2:	4915      	ldr	r1, [pc, #84]	; (8000618 <main+0x74>)
 80005c4:	4815      	ldr	r0, [pc, #84]	; (800061c <main+0x78>)
 80005c6:	f004 f9ab 	bl	8004920 <HAL_UART_Receive_IT>

	//HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
	HAL_UART_Transmit_IT(&huart1, txData, 1);
 80005ca:	2201      	movs	r2, #1
 80005cc:	4914      	ldr	r1, [pc, #80]	; (8000620 <main+0x7c>)
 80005ce:	4813      	ldr	r0, [pc, #76]	; (800061c <main+0x78>)
 80005d0:	f004 f938 	bl	8004844 <HAL_UART_Transmit_IT>

	// CS pin should default high
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 80005d4:	2201      	movs	r2, #1
 80005d6:	2140      	movs	r1, #64	; 0x40
 80005d8:	4812      	ldr	r0, [pc, #72]	; (8000624 <main+0x80>)
 80005da:	f001 fe9d 	bl	8002318 <HAL_GPIO_WritePin>
//	lastAddr = getFileEnd(2);
//	fileSize = getFileSize(1);



	strcpy((char*)cmdResponse,"\r\n-->");
 80005de:	4b12      	ldr	r3, [pc, #72]	; (8000628 <main+0x84>)
 80005e0:	4a12      	ldr	r2, [pc, #72]	; (800062c <main+0x88>)
 80005e2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005e6:	6018      	str	r0, [r3, #0]
 80005e8:	3304      	adds	r3, #4
 80005ea:	8019      	strh	r1, [r3, #0]
	HAL_UART_Transmit_IT(&huart1, cmdResponse, strlen((char *)cmdResponse));
 80005ec:	480e      	ldr	r0, [pc, #56]	; (8000628 <main+0x84>)
 80005ee:	f7ff fdf9 	bl	80001e4 <strlen>
 80005f2:	4603      	mov	r3, r0
 80005f4:	b29b      	uxth	r3, r3
 80005f6:	461a      	mov	r2, r3
 80005f8:	490b      	ldr	r1, [pc, #44]	; (8000628 <main+0x84>)
 80005fa:	4808      	ldr	r0, [pc, #32]	; (800061c <main+0x78>)
 80005fc:	f004 f922 	bl	8004844 <HAL_UART_Transmit_IT>
	HAL_Delay(20);
 8000600:	2014      	movs	r0, #20
 8000602:	f001 fb2b 	bl	8001c5c <HAL_Delay>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1){
		confirmCmd();
 8000606:	f000 fb7b 	bl	8000d00 <confirmCmd>
		if(fileReceived){
 800060a:	4b09      	ldr	r3, [pc, #36]	; (8000630 <main+0x8c>)
 800060c:	781b      	ldrb	r3, [r3, #0]
 800060e:	2b00      	cmp	r3, #0
 8000610:	d0f9      	beq.n	8000606 <main+0x62>
			storeFile();
 8000612:	f000 facd 	bl	8000bb0 <storeFile>
		confirmCmd();
 8000616:	e7f6      	b.n	8000606 <main+0x62>
 8000618:	200001f8 	.word	0x200001f8
 800061c:	200000f0 	.word	0x200000f0
 8000620:	20000274 	.word	0x20000274
 8000624:	48000400 	.word	0x48000400
 8000628:	2000028c 	.word	0x2000028c
 800062c:	08006a3c 	.word	0x08006a3c
 8000630:	20000838 	.word	0x20000838

08000634 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b096      	sub	sp, #88	; 0x58
 8000638:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800063a:	f107 0314 	add.w	r3, r7, #20
 800063e:	2244      	movs	r2, #68	; 0x44
 8000640:	2100      	movs	r1, #0
 8000642:	4618      	mov	r0, r3
 8000644:	f005 fcf2 	bl	800602c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000648:	463b      	mov	r3, r7
 800064a:	2200      	movs	r2, #0
 800064c:	601a      	str	r2, [r3, #0]
 800064e:	605a      	str	r2, [r3, #4]
 8000650:	609a      	str	r2, [r3, #8]
 8000652:	60da      	str	r2, [r3, #12]
 8000654:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000656:	f44f 7000 	mov.w	r0, #512	; 0x200
 800065a:	f001 fe83 	bl	8002364 <HAL_PWREx_ControlVoltageScaling>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d001      	beq.n	8000668 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000664:	f001 f8c2 	bl	80017ec <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000668:	2302      	movs	r3, #2
 800066a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800066c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000670:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000672:	2310      	movs	r3, #16
 8000674:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000676:	2302      	movs	r3, #2
 8000678:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800067a:	2302      	movs	r3, #2
 800067c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800067e:	2301      	movs	r3, #1
 8000680:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000682:	230a      	movs	r3, #10
 8000684:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000686:	2307      	movs	r3, #7
 8000688:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800068a:	2302      	movs	r3, #2
 800068c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800068e:	2302      	movs	r3, #2
 8000690:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000692:	f107 0314 	add.w	r3, r7, #20
 8000696:	4618      	mov	r0, r3
 8000698:	f001 feba 	bl	8002410 <HAL_RCC_OscConfig>
 800069c:	4603      	mov	r3, r0
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d001      	beq.n	80006a6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80006a2:	f001 f8a3 	bl	80017ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006a6:	230f      	movs	r3, #15
 80006a8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006aa:	2303      	movs	r3, #3
 80006ac:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ae:	2300      	movs	r3, #0
 80006b0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006b2:	2300      	movs	r3, #0
 80006b4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006b6:	2300      	movs	r3, #0
 80006b8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80006ba:	463b      	mov	r3, r7
 80006bc:	2104      	movs	r1, #4
 80006be:	4618      	mov	r0, r3
 80006c0:	f002 fa82 	bl	8002bc8 <HAL_RCC_ClockConfig>
 80006c4:	4603      	mov	r3, r0
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d001      	beq.n	80006ce <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80006ca:	f001 f88f 	bl	80017ec <Error_Handler>
  }
}
 80006ce:	bf00      	nop
 80006d0:	3758      	adds	r7, #88	; 0x58
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}
	...

080006d8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80006dc:	4b1b      	ldr	r3, [pc, #108]	; (800074c <MX_SPI1_Init+0x74>)
 80006de:	4a1c      	ldr	r2, [pc, #112]	; (8000750 <MX_SPI1_Init+0x78>)
 80006e0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80006e2:	4b1a      	ldr	r3, [pc, #104]	; (800074c <MX_SPI1_Init+0x74>)
 80006e4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80006e8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006ea:	4b18      	ldr	r3, [pc, #96]	; (800074c <MX_SPI1_Init+0x74>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006f0:	4b16      	ldr	r3, [pc, #88]	; (800074c <MX_SPI1_Init+0x74>)
 80006f2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80006f6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006f8:	4b14      	ldr	r3, [pc, #80]	; (800074c <MX_SPI1_Init+0x74>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006fe:	4b13      	ldr	r3, [pc, #76]	; (800074c <MX_SPI1_Init+0x74>)
 8000700:	2200      	movs	r2, #0
 8000702:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000704:	4b11      	ldr	r3, [pc, #68]	; (800074c <MX_SPI1_Init+0x74>)
 8000706:	f44f 7200 	mov.w	r2, #512	; 0x200
 800070a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800070c:	4b0f      	ldr	r3, [pc, #60]	; (800074c <MX_SPI1_Init+0x74>)
 800070e:	2220      	movs	r2, #32
 8000710:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000712:	4b0e      	ldr	r3, [pc, #56]	; (800074c <MX_SPI1_Init+0x74>)
 8000714:	2200      	movs	r2, #0
 8000716:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000718:	4b0c      	ldr	r3, [pc, #48]	; (800074c <MX_SPI1_Init+0x74>)
 800071a:	2200      	movs	r2, #0
 800071c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800071e:	4b0b      	ldr	r3, [pc, #44]	; (800074c <MX_SPI1_Init+0x74>)
 8000720:	2200      	movs	r2, #0
 8000722:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000724:	4b09      	ldr	r3, [pc, #36]	; (800074c <MX_SPI1_Init+0x74>)
 8000726:	2207      	movs	r2, #7
 8000728:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800072a:	4b08      	ldr	r3, [pc, #32]	; (800074c <MX_SPI1_Init+0x74>)
 800072c:	2200      	movs	r2, #0
 800072e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000730:	4b06      	ldr	r3, [pc, #24]	; (800074c <MX_SPI1_Init+0x74>)
 8000732:	2200      	movs	r2, #0
 8000734:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000736:	4805      	ldr	r0, [pc, #20]	; (800074c <MX_SPI1_Init+0x74>)
 8000738:	f003 f926 	bl	8003988 <HAL_SPI_Init>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d001      	beq.n	8000746 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000742:	f001 f853 	bl	80017ec <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000746:	bf00      	nop
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	2000008c 	.word	0x2000008c
 8000750:	40013000 	.word	0x40013000

08000754 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000758:	4b14      	ldr	r3, [pc, #80]	; (80007ac <MX_USART1_UART_Init+0x58>)
 800075a:	4a15      	ldr	r2, [pc, #84]	; (80007b0 <MX_USART1_UART_Init+0x5c>)
 800075c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 57600;
 800075e:	4b13      	ldr	r3, [pc, #76]	; (80007ac <MX_USART1_UART_Init+0x58>)
 8000760:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8000764:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000766:	4b11      	ldr	r3, [pc, #68]	; (80007ac <MX_USART1_UART_Init+0x58>)
 8000768:	2200      	movs	r2, #0
 800076a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800076c:	4b0f      	ldr	r3, [pc, #60]	; (80007ac <MX_USART1_UART_Init+0x58>)
 800076e:	2200      	movs	r2, #0
 8000770:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000772:	4b0e      	ldr	r3, [pc, #56]	; (80007ac <MX_USART1_UART_Init+0x58>)
 8000774:	2200      	movs	r2, #0
 8000776:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000778:	4b0c      	ldr	r3, [pc, #48]	; (80007ac <MX_USART1_UART_Init+0x58>)
 800077a:	220c      	movs	r2, #12
 800077c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800077e:	4b0b      	ldr	r3, [pc, #44]	; (80007ac <MX_USART1_UART_Init+0x58>)
 8000780:	2200      	movs	r2, #0
 8000782:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000784:	4b09      	ldr	r3, [pc, #36]	; (80007ac <MX_USART1_UART_Init+0x58>)
 8000786:	2200      	movs	r2, #0
 8000788:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800078a:	4b08      	ldr	r3, [pc, #32]	; (80007ac <MX_USART1_UART_Init+0x58>)
 800078c:	2200      	movs	r2, #0
 800078e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000790:	4b06      	ldr	r3, [pc, #24]	; (80007ac <MX_USART1_UART_Init+0x58>)
 8000792:	2200      	movs	r2, #0
 8000794:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000796:	4805      	ldr	r0, [pc, #20]	; (80007ac <MX_USART1_UART_Init+0x58>)
 8000798:	f004 f806 	bl	80047a8 <HAL_UART_Init>
 800079c:	4603      	mov	r3, r0
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d001      	beq.n	80007a6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80007a2:	f001 f823 	bl	80017ec <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80007a6:	bf00      	nop
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	bf00      	nop
 80007ac:	200000f0 	.word	0x200000f0
 80007b0:	40013800 	.word	0x40013800

080007b4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007b8:	4b14      	ldr	r3, [pc, #80]	; (800080c <MX_USART2_UART_Init+0x58>)
 80007ba:	4a15      	ldr	r2, [pc, #84]	; (8000810 <MX_USART2_UART_Init+0x5c>)
 80007bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007be:	4b13      	ldr	r3, [pc, #76]	; (800080c <MX_USART2_UART_Init+0x58>)
 80007c0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007c6:	4b11      	ldr	r3, [pc, #68]	; (800080c <MX_USART2_UART_Init+0x58>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007cc:	4b0f      	ldr	r3, [pc, #60]	; (800080c <MX_USART2_UART_Init+0x58>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007d2:	4b0e      	ldr	r3, [pc, #56]	; (800080c <MX_USART2_UART_Init+0x58>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007d8:	4b0c      	ldr	r3, [pc, #48]	; (800080c <MX_USART2_UART_Init+0x58>)
 80007da:	220c      	movs	r2, #12
 80007dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007de:	4b0b      	ldr	r3, [pc, #44]	; (800080c <MX_USART2_UART_Init+0x58>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007e4:	4b09      	ldr	r3, [pc, #36]	; (800080c <MX_USART2_UART_Init+0x58>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007ea:	4b08      	ldr	r3, [pc, #32]	; (800080c <MX_USART2_UART_Init+0x58>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007f0:	4b06      	ldr	r3, [pc, #24]	; (800080c <MX_USART2_UART_Init+0x58>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007f6:	4805      	ldr	r0, [pc, #20]	; (800080c <MX_USART2_UART_Init+0x58>)
 80007f8:	f003 ffd6 	bl	80047a8 <HAL_UART_Init>
 80007fc:	4603      	mov	r3, r0
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d001      	beq.n	8000806 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000802:	f000 fff3 	bl	80017ec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000806:	bf00      	nop
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	20000174 	.word	0x20000174
 8000810:	40004400 	.word	0x40004400

08000814 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b08a      	sub	sp, #40	; 0x28
 8000818:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800081a:	f107 0314 	add.w	r3, r7, #20
 800081e:	2200      	movs	r2, #0
 8000820:	601a      	str	r2, [r3, #0]
 8000822:	605a      	str	r2, [r3, #4]
 8000824:	609a      	str	r2, [r3, #8]
 8000826:	60da      	str	r2, [r3, #12]
 8000828:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800082a:	4b2a      	ldr	r3, [pc, #168]	; (80008d4 <MX_GPIO_Init+0xc0>)
 800082c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800082e:	4a29      	ldr	r2, [pc, #164]	; (80008d4 <MX_GPIO_Init+0xc0>)
 8000830:	f043 0304 	orr.w	r3, r3, #4
 8000834:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000836:	4b27      	ldr	r3, [pc, #156]	; (80008d4 <MX_GPIO_Init+0xc0>)
 8000838:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800083a:	f003 0304 	and.w	r3, r3, #4
 800083e:	613b      	str	r3, [r7, #16]
 8000840:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000842:	4b24      	ldr	r3, [pc, #144]	; (80008d4 <MX_GPIO_Init+0xc0>)
 8000844:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000846:	4a23      	ldr	r2, [pc, #140]	; (80008d4 <MX_GPIO_Init+0xc0>)
 8000848:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800084c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800084e:	4b21      	ldr	r3, [pc, #132]	; (80008d4 <MX_GPIO_Init+0xc0>)
 8000850:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000852:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000856:	60fb      	str	r3, [r7, #12]
 8000858:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800085a:	4b1e      	ldr	r3, [pc, #120]	; (80008d4 <MX_GPIO_Init+0xc0>)
 800085c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800085e:	4a1d      	ldr	r2, [pc, #116]	; (80008d4 <MX_GPIO_Init+0xc0>)
 8000860:	f043 0301 	orr.w	r3, r3, #1
 8000864:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000866:	4b1b      	ldr	r3, [pc, #108]	; (80008d4 <MX_GPIO_Init+0xc0>)
 8000868:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800086a:	f003 0301 	and.w	r3, r3, #1
 800086e:	60bb      	str	r3, [r7, #8]
 8000870:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000872:	4b18      	ldr	r3, [pc, #96]	; (80008d4 <MX_GPIO_Init+0xc0>)
 8000874:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000876:	4a17      	ldr	r2, [pc, #92]	; (80008d4 <MX_GPIO_Init+0xc0>)
 8000878:	f043 0302 	orr.w	r3, r3, #2
 800087c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800087e:	4b15      	ldr	r3, [pc, #84]	; (80008d4 <MX_GPIO_Init+0xc0>)
 8000880:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000882:	f003 0302 	and.w	r3, r3, #2
 8000886:	607b      	str	r3, [r7, #4]
 8000888:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 800088a:	2200      	movs	r2, #0
 800088c:	2140      	movs	r1, #64	; 0x40
 800088e:	4812      	ldr	r0, [pc, #72]	; (80008d8 <MX_GPIO_Init+0xc4>)
 8000890:	f001 fd42 	bl	8002318 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000894:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000898:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800089a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800089e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a0:	2300      	movs	r3, #0
 80008a2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008a4:	f107 0314 	add.w	r3, r7, #20
 80008a8:	4619      	mov	r1, r3
 80008aa:	480c      	ldr	r0, [pc, #48]	; (80008dc <MX_GPIO_Init+0xc8>)
 80008ac:	f001 fb8a 	bl	8001fc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80008b0:	2340      	movs	r3, #64	; 0x40
 80008b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008b4:	2301      	movs	r3, #1
 80008b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b8:	2300      	movs	r3, #0
 80008ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008bc:	2300      	movs	r3, #0
 80008be:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008c0:	f107 0314 	add.w	r3, r7, #20
 80008c4:	4619      	mov	r1, r3
 80008c6:	4804      	ldr	r0, [pc, #16]	; (80008d8 <MX_GPIO_Init+0xc4>)
 80008c8:	f001 fb7c 	bl	8001fc4 <HAL_GPIO_Init>

}
 80008cc:	bf00      	nop
 80008ce:	3728      	adds	r7, #40	; 0x28
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	40021000 	.word	0x40021000
 80008d8:	48000400 	.word	0x48000400
 80008dc:	48000800 	.word	0x48000800

080008e0 <writeEnable>:

/* USER CODE BEGIN 4 */
/*WRITE ENABLE*/  //WORKS
void writeEnable(void){
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80008e4:	2200      	movs	r2, #0
 80008e6:	2140      	movs	r1, #64	; 0x40
 80008e8:	4807      	ldr	r0, [pc, #28]	; (8000908 <writeEnable+0x28>)
 80008ea:	f001 fd15 	bl	8002318 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&WR_EN, 1, 100);
 80008ee:	2364      	movs	r3, #100	; 0x64
 80008f0:	2201      	movs	r2, #1
 80008f2:	4906      	ldr	r1, [pc, #24]	; (800090c <writeEnable+0x2c>)
 80008f4:	4806      	ldr	r0, [pc, #24]	; (8000910 <writeEnable+0x30>)
 80008f6:	f003 f8ea 	bl	8003ace <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 80008fa:	2201      	movs	r2, #1
 80008fc:	2140      	movs	r1, #64	; 0x40
 80008fe:	4802      	ldr	r0, [pc, #8]	; (8000908 <writeEnable+0x28>)
 8000900:	f001 fd0a 	bl	8002318 <HAL_GPIO_WritePin>
}
 8000904:	bf00      	nop
 8000906:	bd80      	pop	{r7, pc}
 8000908:	48000400 	.word	0x48000400
 800090c:	08006ad5 	.word	0x08006ad5
 8000910:	2000008c 	.word	0x2000008c

08000914 <readStatusRegister>:
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&WR_DIS, 1, 100);
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
}

/*READ STATUS REGISTER*/  //WORKS
void readStatusRegister(void){
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
	//Read Status Register
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8000918:	2200      	movs	r2, #0
 800091a:	2140      	movs	r1, #64	; 0x40
 800091c:	482b      	ldr	r0, [pc, #172]	; (80009cc <readStatusRegister+0xb8>)
 800091e:	f001 fcfb 	bl	8002318 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&RD_SR, 1, 100);
 8000922:	2364      	movs	r3, #100	; 0x64
 8000924:	2201      	movs	r2, #1
 8000926:	492a      	ldr	r1, [pc, #168]	; (80009d0 <readStatusRegister+0xbc>)
 8000928:	482a      	ldr	r0, [pc, #168]	; (80009d4 <readStatusRegister+0xc0>)
 800092a:	f003 f8d0 	bl	8003ace <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, statReg, 1, 100);
 800092e:	4b2a      	ldr	r3, [pc, #168]	; (80009d8 <readStatusRegister+0xc4>)
 8000930:	6819      	ldr	r1, [r3, #0]
 8000932:	2364      	movs	r3, #100	; 0x64
 8000934:	2201      	movs	r2, #1
 8000936:	4827      	ldr	r0, [pc, #156]	; (80009d4 <readStatusRegister+0xc0>)
 8000938:	f003 fa37 	bl	8003daa <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 800093c:	2201      	movs	r2, #1
 800093e:	2140      	movs	r1, #64	; 0x40
 8000940:	4822      	ldr	r0, [pc, #136]	; (80009cc <readStatusRegister+0xb8>)
 8000942:	f001 fce9 	bl	8002318 <HAL_GPIO_WritePin>

	SRP = (*statReg 	& 0b10000000) >> 7;	//Status Register Protect
 8000946:	4b24      	ldr	r3, [pc, #144]	; (80009d8 <readStatusRegister+0xc4>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	09db      	lsrs	r3, r3, #7
 800094e:	b2da      	uxtb	r2, r3
 8000950:	4b22      	ldr	r3, [pc, #136]	; (80009dc <readStatusRegister+0xc8>)
 8000952:	701a      	strb	r2, [r3, #0]
	TB  = (*statReg 	& 0b00100000) >> 5;	//Top/Bottom Protect
 8000954:	4b20      	ldr	r3, [pc, #128]	; (80009d8 <readStatusRegister+0xc4>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	115b      	asrs	r3, r3, #5
 800095c:	b2db      	uxtb	r3, r3
 800095e:	f003 0301 	and.w	r3, r3, #1
 8000962:	b2da      	uxtb	r2, r3
 8000964:	4b1e      	ldr	r3, [pc, #120]	; (80009e0 <readStatusRegister+0xcc>)
 8000966:	701a      	strb	r2, [r3, #0]
	BP2 = (*statReg 	& 0b00010000) >> 4;	//Block Protect 2
 8000968:	4b1b      	ldr	r3, [pc, #108]	; (80009d8 <readStatusRegister+0xc4>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	781b      	ldrb	r3, [r3, #0]
 800096e:	111b      	asrs	r3, r3, #4
 8000970:	b2db      	uxtb	r3, r3
 8000972:	f003 0301 	and.w	r3, r3, #1
 8000976:	b2da      	uxtb	r2, r3
 8000978:	4b1a      	ldr	r3, [pc, #104]	; (80009e4 <readStatusRegister+0xd0>)
 800097a:	701a      	strb	r2, [r3, #0]
	BP1 = (*statReg 	& 0b00001000) >> 3;	//Block Protect 1
 800097c:	4b16      	ldr	r3, [pc, #88]	; (80009d8 <readStatusRegister+0xc4>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	781b      	ldrb	r3, [r3, #0]
 8000982:	10db      	asrs	r3, r3, #3
 8000984:	b2db      	uxtb	r3, r3
 8000986:	f003 0301 	and.w	r3, r3, #1
 800098a:	b2da      	uxtb	r2, r3
 800098c:	4b16      	ldr	r3, [pc, #88]	; (80009e8 <readStatusRegister+0xd4>)
 800098e:	701a      	strb	r2, [r3, #0]
	BP0 = (*statReg 	& 0b00000100) >> 2;	//Block Protect 0
 8000990:	4b11      	ldr	r3, [pc, #68]	; (80009d8 <readStatusRegister+0xc4>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	781b      	ldrb	r3, [r3, #0]
 8000996:	109b      	asrs	r3, r3, #2
 8000998:	b2db      	uxtb	r3, r3
 800099a:	f003 0301 	and.w	r3, r3, #1
 800099e:	b2da      	uxtb	r2, r3
 80009a0:	4b12      	ldr	r3, [pc, #72]	; (80009ec <readStatusRegister+0xd8>)
 80009a2:	701a      	strb	r2, [r3, #0]
	WEL = (*statReg 	& 0b00000010) >> 1;	//Write Enable Latch
 80009a4:	4b0c      	ldr	r3, [pc, #48]	; (80009d8 <readStatusRegister+0xc4>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	781b      	ldrb	r3, [r3, #0]
 80009aa:	105b      	asrs	r3, r3, #1
 80009ac:	b2db      	uxtb	r3, r3
 80009ae:	f003 0301 	and.w	r3, r3, #1
 80009b2:	b2da      	uxtb	r2, r3
 80009b4:	4b0e      	ldr	r3, [pc, #56]	; (80009f0 <readStatusRegister+0xdc>)
 80009b6:	701a      	strb	r2, [r3, #0]
	BUSY = (*statReg & 0b00000001) >> 0;	//Erase/Write In Progress
 80009b8:	4b07      	ldr	r3, [pc, #28]	; (80009d8 <readStatusRegister+0xc4>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	f003 0301 	and.w	r3, r3, #1
 80009c2:	b2da      	uxtb	r2, r3
 80009c4:	4b0b      	ldr	r3, [pc, #44]	; (80009f4 <readStatusRegister+0xe0>)
 80009c6:	701a      	strb	r2, [r3, #0]
//	HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);
//	uart_buf_len = sprintf(uart_buf, "WEL: 0x%02x\r\n", SRP);
//	HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);
//	uart_buf_len = sprintf(uart_buf, "BSY: 0x%02x\r\n", SRP);
//	HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);
}
 80009c8:	bf00      	nop
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	48000400 	.word	0x48000400
 80009d0:	08006ad6 	.word	0x08006ad6
 80009d4:	2000008c 	.word	0x2000008c
 80009d8:	2000082c 	.word	0x2000082c
 80009dc:	20000830 	.word	0x20000830
 80009e0:	20000831 	.word	0x20000831
 80009e4:	20000832 	.word	0x20000832
 80009e8:	20000833 	.word	0x20000833
 80009ec:	20000834 	.word	0x20000834
 80009f0:	20000835 	.word	0x20000835
 80009f4:	20000836 	.word	0x20000836

080009f8 <pageProgram>:

/*PAGE PROGRAM*/  //WORKS
void pageProgram(uint32_t address, uint8_t *data, uint32_t size){
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b086      	sub	sp, #24
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	60f8      	str	r0, [r7, #12]
 8000a00:	60b9      	str	r1, [r7, #8]
 8000a02:	607a      	str	r2, [r7, #4]
	uint8_t command[4] = {PG_PROG, (address >> 16) & 0xFF, (address >> 8) & 0xFF, address & 0xFF};
 8000a04:	2302      	movs	r3, #2
 8000a06:	753b      	strb	r3, [r7, #20]
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	0c1b      	lsrs	r3, r3, #16
 8000a0c:	b2db      	uxtb	r3, r3
 8000a0e:	757b      	strb	r3, [r7, #21]
 8000a10:	68fb      	ldr	r3, [r7, #12]
 8000a12:	0a1b      	lsrs	r3, r3, #8
 8000a14:	b2db      	uxtb	r3, r3
 8000a16:	75bb      	strb	r3, [r7, #22]
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	b2db      	uxtb	r3, r3
 8000a1c:	75fb      	strb	r3, [r7, #23]
	writeEnable();
 8000a1e:	f7ff ff5f 	bl	80008e0 <writeEnable>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8000a22:	2200      	movs	r2, #0
 8000a24:	2140      	movs	r1, #64	; 0x40
 8000a26:	4812      	ldr	r0, [pc, #72]	; (8000a70 <pageProgram+0x78>)
 8000a28:	f001 fc76 	bl	8002318 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, command, 4, 100);
 8000a2c:	f107 0114 	add.w	r1, r7, #20
 8000a30:	2364      	movs	r3, #100	; 0x64
 8000a32:	2204      	movs	r2, #4
 8000a34:	480f      	ldr	r0, [pc, #60]	; (8000a74 <pageProgram+0x7c>)
 8000a36:	f003 f84a 	bl	8003ace <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, data, size, 100);
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	b29a      	uxth	r2, r3
 8000a3e:	2364      	movs	r3, #100	; 0x64
 8000a40:	68b9      	ldr	r1, [r7, #8]
 8000a42:	480c      	ldr	r0, [pc, #48]	; (8000a74 <pageProgram+0x7c>)
 8000a44:	f003 f843 	bl	8003ace <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8000a48:	2201      	movs	r2, #1
 8000a4a:	2140      	movs	r1, #64	; 0x40
 8000a4c:	4808      	ldr	r0, [pc, #32]	; (8000a70 <pageProgram+0x78>)
 8000a4e:	f001 fc63 	bl	8002318 <HAL_GPIO_WritePin>
	do{
		readStatusRegister();
 8000a52:	f7ff ff5f 	bl	8000914 <readStatusRegister>
	}while(BUSY && WEL);
 8000a56:	4b08      	ldr	r3, [pc, #32]	; (8000a78 <pageProgram+0x80>)
 8000a58:	781b      	ldrb	r3, [r3, #0]
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d003      	beq.n	8000a66 <pageProgram+0x6e>
 8000a5e:	4b07      	ldr	r3, [pc, #28]	; (8000a7c <pageProgram+0x84>)
 8000a60:	781b      	ldrb	r3, [r3, #0]
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d1f5      	bne.n	8000a52 <pageProgram+0x5a>
}
 8000a66:	bf00      	nop
 8000a68:	3718      	adds	r7, #24
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	48000400 	.word	0x48000400
 8000a74:	2000008c 	.word	0x2000008c
 8000a78:	20000836 	.word	0x20000836
 8000a7c:	20000835 	.word	0x20000835

08000a80 <readData>:

/*READ DATA*/  //WORKS
void readData(uint32_t address, uint8_t *data, uint32_t size){
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b086      	sub	sp, #24
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	60f8      	str	r0, [r7, #12]
 8000a88:	60b9      	str	r1, [r7, #8]
 8000a8a:	607a      	str	r2, [r7, #4]
	uint8_t command[4] = {RD_DATA, (address >> 16) & 0xFF, (address >> 8) & 0xFF, address & 0xFF};
 8000a8c:	2303      	movs	r3, #3
 8000a8e:	753b      	strb	r3, [r7, #20]
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	0c1b      	lsrs	r3, r3, #16
 8000a94:	b2db      	uxtb	r3, r3
 8000a96:	757b      	strb	r3, [r7, #21]
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	0a1b      	lsrs	r3, r3, #8
 8000a9c:	b2db      	uxtb	r3, r3
 8000a9e:	75bb      	strb	r3, [r7, #22]
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	b2db      	uxtb	r3, r3
 8000aa4:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	2140      	movs	r1, #64	; 0x40
 8000aaa:	480d      	ldr	r0, [pc, #52]	; (8000ae0 <readData+0x60>)
 8000aac:	f001 fc34 	bl	8002318 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, command, 4, 100);
 8000ab0:	f107 0114 	add.w	r1, r7, #20
 8000ab4:	2364      	movs	r3, #100	; 0x64
 8000ab6:	2204      	movs	r2, #4
 8000ab8:	480a      	ldr	r0, [pc, #40]	; (8000ae4 <readData+0x64>)
 8000aba:	f003 f808 	bl	8003ace <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, data, size, 100);
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	b29a      	uxth	r2, r3
 8000ac2:	2364      	movs	r3, #100	; 0x64
 8000ac4:	68b9      	ldr	r1, [r7, #8]
 8000ac6:	4807      	ldr	r0, [pc, #28]	; (8000ae4 <readData+0x64>)
 8000ac8:	f003 f96f 	bl	8003daa <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8000acc:	2201      	movs	r2, #1
 8000ace:	2140      	movs	r1, #64	; 0x40
 8000ad0:	4803      	ldr	r0, [pc, #12]	; (8000ae0 <readData+0x60>)
 8000ad2:	f001 fc21 	bl	8002318 <HAL_GPIO_WritePin>
}
 8000ad6:	bf00      	nop
 8000ad8:	3718      	adds	r7, #24
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	bf00      	nop
 8000ae0:	48000400 	.word	0x48000400
 8000ae4:	2000008c 	.word	0x2000008c

08000ae8 <erase4KB>:

/*ERASE 4K*/  //WORKS
void erase4KB(uint32_t address){
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b084      	sub	sp, #16
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
	uint8_t command[4] = {ERASE_4KB, (address >> 16) & 0xFF, (address >> 8) & 0xFF, address & 0xFF};
 8000af0:	2320      	movs	r3, #32
 8000af2:	733b      	strb	r3, [r7, #12]
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	0c1b      	lsrs	r3, r3, #16
 8000af8:	b2db      	uxtb	r3, r3
 8000afa:	737b      	strb	r3, [r7, #13]
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	0a1b      	lsrs	r3, r3, #8
 8000b00:	b2db      	uxtb	r3, r3
 8000b02:	73bb      	strb	r3, [r7, #14]
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	b2db      	uxtb	r3, r3
 8000b08:	73fb      	strb	r3, [r7, #15]
	writeEnable();
 8000b0a:	f7ff fee9 	bl	80008e0 <writeEnable>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8000b0e:	2200      	movs	r2, #0
 8000b10:	2140      	movs	r1, #64	; 0x40
 8000b12:	480e      	ldr	r0, [pc, #56]	; (8000b4c <erase4KB+0x64>)
 8000b14:	f001 fc00 	bl	8002318 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, command, 4, 100);
 8000b18:	f107 010c 	add.w	r1, r7, #12
 8000b1c:	2364      	movs	r3, #100	; 0x64
 8000b1e:	2204      	movs	r2, #4
 8000b20:	480b      	ldr	r0, [pc, #44]	; (8000b50 <erase4KB+0x68>)
 8000b22:	f002 ffd4 	bl	8003ace <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8000b26:	2201      	movs	r2, #1
 8000b28:	2140      	movs	r1, #64	; 0x40
 8000b2a:	4808      	ldr	r0, [pc, #32]	; (8000b4c <erase4KB+0x64>)
 8000b2c:	f001 fbf4 	bl	8002318 <HAL_GPIO_WritePin>
	do{
		readStatusRegister();
 8000b30:	f7ff fef0 	bl	8000914 <readStatusRegister>
	}while(BUSY && WEL);
 8000b34:	4b07      	ldr	r3, [pc, #28]	; (8000b54 <erase4KB+0x6c>)
 8000b36:	781b      	ldrb	r3, [r3, #0]
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d003      	beq.n	8000b44 <erase4KB+0x5c>
 8000b3c:	4b06      	ldr	r3, [pc, #24]	; (8000b58 <erase4KB+0x70>)
 8000b3e:	781b      	ldrb	r3, [r3, #0]
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d1f5      	bne.n	8000b30 <erase4KB+0x48>
}
 8000b44:	bf00      	nop
 8000b46:	3710      	adds	r7, #16
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bd80      	pop	{r7, pc}
 8000b4c:	48000400 	.word	0x48000400
 8000b50:	2000008c 	.word	0x2000008c
 8000b54:	20000836 	.word	0x20000836
 8000b58:	20000835 	.word	0x20000835

08000b5c <eraseChip>:
		readStatusRegister();
	}while(BUSY && WEL);
}

/*ERASE CHIPK*/  //WORKS
void eraseChip(void){
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	af00      	add	r7, sp, #0
	writeEnable();
 8000b60:	f7ff febe 	bl	80008e0 <writeEnable>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8000b64:	2200      	movs	r2, #0
 8000b66:	2140      	movs	r1, #64	; 0x40
 8000b68:	480c      	ldr	r0, [pc, #48]	; (8000b9c <eraseChip+0x40>)
 8000b6a:	f001 fbd5 	bl	8002318 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&ERASE_CHIP, 1, 100);
 8000b6e:	2364      	movs	r3, #100	; 0x64
 8000b70:	2201      	movs	r2, #1
 8000b72:	490b      	ldr	r1, [pc, #44]	; (8000ba0 <eraseChip+0x44>)
 8000b74:	480b      	ldr	r0, [pc, #44]	; (8000ba4 <eraseChip+0x48>)
 8000b76:	f002 ffaa 	bl	8003ace <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8000b7a:	2201      	movs	r2, #1
 8000b7c:	2140      	movs	r1, #64	; 0x40
 8000b7e:	4807      	ldr	r0, [pc, #28]	; (8000b9c <eraseChip+0x40>)
 8000b80:	f001 fbca 	bl	8002318 <HAL_GPIO_WritePin>
	do{
		readStatusRegister();
 8000b84:	f7ff fec6 	bl	8000914 <readStatusRegister>
	}while(BUSY && WEL);
 8000b88:	4b07      	ldr	r3, [pc, #28]	; (8000ba8 <eraseChip+0x4c>)
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d003      	beq.n	8000b98 <eraseChip+0x3c>
 8000b90:	4b06      	ldr	r3, [pc, #24]	; (8000bac <eraseChip+0x50>)
 8000b92:	781b      	ldrb	r3, [r3, #0]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d1f5      	bne.n	8000b84 <eraseChip+0x28>
}
 8000b98:	bf00      	nop
 8000b9a:	bd80      	pop	{r7, pc}
 8000b9c:	48000400 	.word	0x48000400
 8000ba0:	08006ad7 	.word	0x08006ad7
 8000ba4:	2000008c 	.word	0x2000008c
 8000ba8:	20000836 	.word	0x20000836
 8000bac:	20000835 	.word	0x20000835

08000bb0 <storeFile>:


void storeFile(void){
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b0c6      	sub	sp, #280	; 0x118
 8000bb4:	af00      	add	r7, sp, #0
	uint8_t fileCount, pageCount = 0;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
	fileCount = fileCensus();
 8000bbc:	f000 fa7e 	bl	80010bc <fileCensus>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
	char filePacket[255];
	int address = fileCount * BLOCK_OFFSET;	//Get the address of the last file in memory
 8000bc6:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8000bca:	031b      	lsls	r3, r3, #12
 8000bcc:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	int fileSize = strlen((char *)file);
 8000bd0:	4844      	ldr	r0, [pc, #272]	; (8000ce4 <storeFile+0x134>)
 8000bd2:	f7ff fb07 	bl	80001e4 <strlen>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(fileSize > 255){
 8000bdc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8000be0:	2bff      	cmp	r3, #255	; 0xff
 8000be2:	dd3f      	ble.n	8000c64 <storeFile+0xb4>
		for(int startLocation = 0; startLocation < fileSize; startLocation += PAGE_OFFSET){
 8000be4:	2300      	movs	r3, #0
 8000be6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8000bea:	e034      	b.n	8000c56 <storeFile+0xa6>
			int tempAddr = address + BLOCK_OFFSET + (PAGE_OFFSET * pageCount);
 8000bec:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8000bf0:	f503 5280 	add.w	r2, r3, #4096	; 0x1000
 8000bf4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8000bf8:	021b      	lsls	r3, r3, #8
 8000bfa:	4413      	add	r3, r2
 8000bfc:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
			memset((char *)filePacket, '\0', strlen((char *)filePacket));
 8000c00:	463b      	mov	r3, r7
 8000c02:	4618      	mov	r0, r3
 8000c04:	f7ff faee 	bl	80001e4 <strlen>
 8000c08:	4602      	mov	r2, r0
 8000c0a:	463b      	mov	r3, r7
 8000c0c:	2100      	movs	r1, #0
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f005 fa0c 	bl	800602c <memset>
			memcpy(filePacket, file + startLocation, PAGE_OFFSET);
 8000c14:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000c18:	4a32      	ldr	r2, [pc, #200]	; (8000ce4 <storeFile+0x134>)
 8000c1a:	1899      	adds	r1, r3, r2
 8000c1c:	463b      	mov	r3, r7
 8000c1e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000c22:	4618      	mov	r0, r3
 8000c24:	f005 f9f4 	bl	8006010 <memcpy>
			pageProgram(tempAddr, (uint8_t*)filePacket, PAGE_OFFSET);	//Store the incoming file at the next available location.
 8000c28:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8000c2c:	4639      	mov	r1, r7
 8000c2e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000c32:	4618      	mov	r0, r3
 8000c34:	f7ff fee0 	bl	80009f8 <pageProgram>
			HAL_Delay(500);
 8000c38:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c3c:	f001 f80e 	bl	8001c5c <HAL_Delay>
			pageCount++;
 8000c40:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8000c44:	3301      	adds	r3, #1
 8000c46:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
		for(int startLocation = 0; startLocation < fileSize; startLocation += PAGE_OFFSET){
 8000c4a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000c4e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8000c52:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8000c56:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8000c5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8000c5e:	429a      	cmp	r2, r3
 8000c60:	dbc4      	blt.n	8000bec <storeFile+0x3c>
 8000c62:	e008      	b.n	8000c76 <storeFile+0xc6>
		}
	}else{
		pageProgram(address + BLOCK_OFFSET, (uint8_t*)file, 255);	//Store the incoming file at the next available location.
 8000c64:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8000c68:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000c6c:	22ff      	movs	r2, #255	; 0xff
 8000c6e:	491d      	ldr	r1, [pc, #116]	; (8000ce4 <storeFile+0x134>)
 8000c70:	4618      	mov	r0, r3
 8000c72:	f7ff fec1 	bl	80009f8 <pageProgram>
	}
	//Format the TOC after storing the data.
	formatTOC();
 8000c76:	f000 f983 	bl	8000f80 <formatTOC>
	memset((char *)file, '\0', strlen((char *)file));/*<--------------------------------------------------------------------------------------------------------------------*/
 8000c7a:	481a      	ldr	r0, [pc, #104]	; (8000ce4 <storeFile+0x134>)
 8000c7c:	f7ff fab2 	bl	80001e4 <strlen>
 8000c80:	4603      	mov	r3, r0
 8000c82:	461a      	mov	r2, r3
 8000c84:	2100      	movs	r1, #0
 8000c86:	4817      	ldr	r0, [pc, #92]	; (8000ce4 <storeFile+0x134>)
 8000c88:	f005 f9d0 	bl	800602c <memset>
	strcpy((char*)cmdResponse,"\r\n-->");
 8000c8c:	4b16      	ldr	r3, [pc, #88]	; (8000ce8 <storeFile+0x138>)
 8000c8e:	4a17      	ldr	r2, [pc, #92]	; (8000cec <storeFile+0x13c>)
 8000c90:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000c94:	6018      	str	r0, [r3, #0]
 8000c96:	3304      	adds	r3, #4
 8000c98:	8019      	strh	r1, [r3, #0]
	HAL_UART_Transmit_IT(&huart1, cmdResponse, strlen((char *)cmdResponse));
 8000c9a:	4813      	ldr	r0, [pc, #76]	; (8000ce8 <storeFile+0x138>)
 8000c9c:	f7ff faa2 	bl	80001e4 <strlen>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	b29b      	uxth	r3, r3
 8000ca4:	461a      	mov	r2, r3
 8000ca6:	4910      	ldr	r1, [pc, #64]	; (8000ce8 <storeFile+0x138>)
 8000ca8:	4811      	ldr	r0, [pc, #68]	; (8000cf0 <storeFile+0x140>)
 8000caa:	f003 fdcb 	bl	8004844 <HAL_UART_Transmit_IT>

	memset((char *)cmd, '\0', strlen((char *)cmd));
 8000cae:	4811      	ldr	r0, [pc, #68]	; (8000cf4 <storeFile+0x144>)
 8000cb0:	f7ff fa98 	bl	80001e4 <strlen>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	461a      	mov	r2, r3
 8000cb8:	2100      	movs	r1, #0
 8000cba:	480e      	ldr	r0, [pc, #56]	; (8000cf4 <storeFile+0x144>)
 8000cbc:	f005 f9b6 	bl	800602c <memset>
	memset((char *)cmdArg, '\0', strlen((char *)cmdArg));
 8000cc0:	480d      	ldr	r0, [pc, #52]	; (8000cf8 <storeFile+0x148>)
 8000cc2:	f7ff fa8f 	bl	80001e4 <strlen>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	461a      	mov	r2, r3
 8000cca:	2100      	movs	r1, #0
 8000ccc:	480a      	ldr	r0, [pc, #40]	; (8000cf8 <storeFile+0x148>)
 8000cce:	f005 f9ad 	bl	800602c <memset>
	fileReceived = 0;
 8000cd2:	4b0a      	ldr	r3, [pc, #40]	; (8000cfc <storeFile+0x14c>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	701a      	strb	r2, [r3, #0]
}
 8000cd8:	bf00      	nop
 8000cda:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	200002f0 	.word	0x200002f0
 8000ce8:	2000028c 	.word	0x2000028c
 8000cec:	08006a3c 	.word	0x08006a3c
 8000cf0:	200000f0 	.word	0x200000f0
 8000cf4:	2000020c 	.word	0x2000020c
 8000cf8:	20000240 	.word	0x20000240
 8000cfc:	20000838 	.word	0x20000838

08000d00 <confirmCmd>:

void confirmCmd(void){
 8000d00:	b5b0      	push	{r4, r5, r7, lr}
 8000d02:	af00      	add	r7, sp, #0
	if(executeCmd){
 8000d04:	4b8e      	ldr	r3, [pc, #568]	; (8000f40 <confirmCmd+0x240>)
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	f000 8117 	beq.w	8000f3c <confirmCmd+0x23c>
		if (strcmp((char*)cmd, "STORE") == 0){							//DONE
 8000d0e:	498d      	ldr	r1, [pc, #564]	; (8000f44 <confirmCmd+0x244>)
 8000d10:	488d      	ldr	r0, [pc, #564]	; (8000f48 <confirmCmd+0x248>)
 8000d12:	f7ff fa5d 	bl	80001d0 <strcmp>
 8000d16:	4603      	mov	r3, r0
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d103      	bne.n	8000d24 <confirmCmd+0x24>
			//Send receipt of command
//			strcpy((char*)cmdResponse,"STORE EXEC\r\n");
//			HAL_UART_Transmit_IT(&huart1, cmdResponse, strlen((char *)cmdResponse));
//			memset((char *)cmd, '\0', strlen((char *)cmd));
//			memset((char *)cmdArg, '\0', strlen((char *)cmdArg));
			store = 1;
 8000d1c:	4b8b      	ldr	r3, [pc, #556]	; (8000f4c <confirmCmd+0x24c>)
 8000d1e:	2201      	movs	r2, #1
 8000d20:	701a      	strb	r2, [r3, #0]
			memset((char *)cmd, '\0', strlen((char *)cmd));
			memset((char *)cmdArg, '\0', strlen((char *)cmdArg));
			executeCmd = 0;
		}
	}
}
 8000d22:	e10b      	b.n	8000f3c <confirmCmd+0x23c>
		}else if(strcmp((char*)cmd, "DELETE") == 0){					//DONE
 8000d24:	498a      	ldr	r1, [pc, #552]	; (8000f50 <confirmCmd+0x250>)
 8000d26:	4888      	ldr	r0, [pc, #544]	; (8000f48 <confirmCmd+0x248>)
 8000d28:	f7ff fa52 	bl	80001d0 <strcmp>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d135      	bne.n	8000d9e <confirmCmd+0x9e>
			deleteFile(atoi((char *)cmdArg));
 8000d32:	4888      	ldr	r0, [pc, #544]	; (8000f54 <confirmCmd+0x254>)
 8000d34:	f005 f93d 	bl	8005fb2 <atoi>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	b2db      	uxtb	r3, r3
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f000 fb79 	bl	8001434 <deleteFile>
			formatTOC();
 8000d42:	f000 f91d 	bl	8000f80 <formatTOC>
			HAL_Delay(1000);
 8000d46:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d4a:	f000 ff87 	bl	8001c5c <HAL_Delay>
			strcpy((char*)cmdResponse,"DELETE EXEC\r\n-->");
 8000d4e:	4a82      	ldr	r2, [pc, #520]	; (8000f58 <confirmCmd+0x258>)
 8000d50:	4b82      	ldr	r3, [pc, #520]	; (8000f5c <confirmCmd+0x25c>)
 8000d52:	4614      	mov	r4, r2
 8000d54:	461d      	mov	r5, r3
 8000d56:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d58:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d5a:	682b      	ldr	r3, [r5, #0]
 8000d5c:	7023      	strb	r3, [r4, #0]
			HAL_UART_Transmit_IT(&huart1, cmdResponse, strlen((char *)cmdResponse));
 8000d5e:	487e      	ldr	r0, [pc, #504]	; (8000f58 <confirmCmd+0x258>)
 8000d60:	f7ff fa40 	bl	80001e4 <strlen>
 8000d64:	4603      	mov	r3, r0
 8000d66:	b29b      	uxth	r3, r3
 8000d68:	461a      	mov	r2, r3
 8000d6a:	497b      	ldr	r1, [pc, #492]	; (8000f58 <confirmCmd+0x258>)
 8000d6c:	487c      	ldr	r0, [pc, #496]	; (8000f60 <confirmCmd+0x260>)
 8000d6e:	f003 fd69 	bl	8004844 <HAL_UART_Transmit_IT>
			memset((char *)cmd, '\0', strlen((char *)cmd));
 8000d72:	4875      	ldr	r0, [pc, #468]	; (8000f48 <confirmCmd+0x248>)
 8000d74:	f7ff fa36 	bl	80001e4 <strlen>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	461a      	mov	r2, r3
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	4872      	ldr	r0, [pc, #456]	; (8000f48 <confirmCmd+0x248>)
 8000d80:	f005 f954 	bl	800602c <memset>
			memset((char *)cmdArg, '\0', strlen((char *)cmdArg));
 8000d84:	4873      	ldr	r0, [pc, #460]	; (8000f54 <confirmCmd+0x254>)
 8000d86:	f7ff fa2d 	bl	80001e4 <strlen>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	461a      	mov	r2, r3
 8000d8e:	2100      	movs	r1, #0
 8000d90:	4870      	ldr	r0, [pc, #448]	; (8000f54 <confirmCmd+0x254>)
 8000d92:	f005 f94b 	bl	800602c <memset>
			executeCmd = 0;
 8000d96:	4b6a      	ldr	r3, [pc, #424]	; (8000f40 <confirmCmd+0x240>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	701a      	strb	r2, [r3, #0]
}
 8000d9c:	e0ce      	b.n	8000f3c <confirmCmd+0x23c>
		}else if(strcmp((char*)cmd, "READ") == 0){						//DONE
 8000d9e:	4971      	ldr	r1, [pc, #452]	; (8000f64 <confirmCmd+0x264>)
 8000da0:	4869      	ldr	r0, [pc, #420]	; (8000f48 <confirmCmd+0x248>)
 8000da2:	f7ff fa15 	bl	80001d0 <strcmp>
 8000da6:	4603      	mov	r3, r0
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d10b      	bne.n	8000dc4 <confirmCmd+0xc4>
			readFile(atoi((char *)cmdArg));
 8000dac:	4869      	ldr	r0, [pc, #420]	; (8000f54 <confirmCmd+0x254>)
 8000dae:	f005 f900 	bl	8005fb2 <atoi>
 8000db2:	4603      	mov	r3, r0
 8000db4:	b2db      	uxtb	r3, r3
 8000db6:	4618      	mov	r0, r3
 8000db8:	f000 fb5c 	bl	8001474 <readFile>
			executeCmd = 0;
 8000dbc:	4b60      	ldr	r3, [pc, #384]	; (8000f40 <confirmCmd+0x240>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	701a      	strb	r2, [r3, #0]
}
 8000dc2:	e0bb      	b.n	8000f3c <confirmCmd+0x23c>
		}else if(strcmp((char*)cmd, "DIR") == 0){
 8000dc4:	4968      	ldr	r1, [pc, #416]	; (8000f68 <confirmCmd+0x268>)
 8000dc6:	4860      	ldr	r0, [pc, #384]	; (8000f48 <confirmCmd+0x248>)
 8000dc8:	f7ff fa02 	bl	80001d0 <strcmp>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d128      	bne.n	8000e24 <confirmCmd+0x124>
			printTOC();
 8000dd2:	f000 f927 	bl	8001024 <printTOC>
			strcpy((char*)cmdResponse,"\r\n-->");
 8000dd6:	4b60      	ldr	r3, [pc, #384]	; (8000f58 <confirmCmd+0x258>)
 8000dd8:	4a64      	ldr	r2, [pc, #400]	; (8000f6c <confirmCmd+0x26c>)
 8000dda:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000dde:	6018      	str	r0, [r3, #0]
 8000de0:	3304      	adds	r3, #4
 8000de2:	8019      	strh	r1, [r3, #0]
			HAL_UART_Transmit_IT(&huart1, cmdResponse, strlen((char *)cmdResponse));
 8000de4:	485c      	ldr	r0, [pc, #368]	; (8000f58 <confirmCmd+0x258>)
 8000de6:	f7ff f9fd 	bl	80001e4 <strlen>
 8000dea:	4603      	mov	r3, r0
 8000dec:	b29b      	uxth	r3, r3
 8000dee:	461a      	mov	r2, r3
 8000df0:	4959      	ldr	r1, [pc, #356]	; (8000f58 <confirmCmd+0x258>)
 8000df2:	485b      	ldr	r0, [pc, #364]	; (8000f60 <confirmCmd+0x260>)
 8000df4:	f003 fd26 	bl	8004844 <HAL_UART_Transmit_IT>
			memset((char *)cmd, '\0', strlen((char *)cmd));
 8000df8:	4853      	ldr	r0, [pc, #332]	; (8000f48 <confirmCmd+0x248>)
 8000dfa:	f7ff f9f3 	bl	80001e4 <strlen>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	461a      	mov	r2, r3
 8000e02:	2100      	movs	r1, #0
 8000e04:	4850      	ldr	r0, [pc, #320]	; (8000f48 <confirmCmd+0x248>)
 8000e06:	f005 f911 	bl	800602c <memset>
			memset((char *)cmdArg, '\0', strlen((char *)cmdArg));
 8000e0a:	4852      	ldr	r0, [pc, #328]	; (8000f54 <confirmCmd+0x254>)
 8000e0c:	f7ff f9ea 	bl	80001e4 <strlen>
 8000e10:	4603      	mov	r3, r0
 8000e12:	461a      	mov	r2, r3
 8000e14:	2100      	movs	r1, #0
 8000e16:	484f      	ldr	r0, [pc, #316]	; (8000f54 <confirmCmd+0x254>)
 8000e18:	f005 f908 	bl	800602c <memset>
			executeCmd = 0;
 8000e1c:	4b48      	ldr	r3, [pc, #288]	; (8000f40 <confirmCmd+0x240>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	701a      	strb	r2, [r3, #0]
}
 8000e22:	e08b      	b.n	8000f3c <confirmCmd+0x23c>
		}else if(strcmp((char*)cmd, "MEM") == 0){						//Double-Check functionality when STORE works
 8000e24:	4952      	ldr	r1, [pc, #328]	; (8000f70 <confirmCmd+0x270>)
 8000e26:	4848      	ldr	r0, [pc, #288]	; (8000f48 <confirmCmd+0x248>)
 8000e28:	f7ff f9d2 	bl	80001d0 <strcmp>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d128      	bne.n	8000e84 <confirmCmd+0x184>
			getAvailableMemory();
 8000e32:	f000 fbd3 	bl	80015dc <getAvailableMemory>
			strcpy((char*)cmdResponse,"\r\n-->");
 8000e36:	4b48      	ldr	r3, [pc, #288]	; (8000f58 <confirmCmd+0x258>)
 8000e38:	4a4c      	ldr	r2, [pc, #304]	; (8000f6c <confirmCmd+0x26c>)
 8000e3a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000e3e:	6018      	str	r0, [r3, #0]
 8000e40:	3304      	adds	r3, #4
 8000e42:	8019      	strh	r1, [r3, #0]
			HAL_UART_Transmit_IT(&huart1, cmdResponse, strlen((char *)cmdResponse));
 8000e44:	4844      	ldr	r0, [pc, #272]	; (8000f58 <confirmCmd+0x258>)
 8000e46:	f7ff f9cd 	bl	80001e4 <strlen>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	b29b      	uxth	r3, r3
 8000e4e:	461a      	mov	r2, r3
 8000e50:	4941      	ldr	r1, [pc, #260]	; (8000f58 <confirmCmd+0x258>)
 8000e52:	4843      	ldr	r0, [pc, #268]	; (8000f60 <confirmCmd+0x260>)
 8000e54:	f003 fcf6 	bl	8004844 <HAL_UART_Transmit_IT>
			memset((char *)cmd, '\0', strlen((char *)cmd));
 8000e58:	483b      	ldr	r0, [pc, #236]	; (8000f48 <confirmCmd+0x248>)
 8000e5a:	f7ff f9c3 	bl	80001e4 <strlen>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	461a      	mov	r2, r3
 8000e62:	2100      	movs	r1, #0
 8000e64:	4838      	ldr	r0, [pc, #224]	; (8000f48 <confirmCmd+0x248>)
 8000e66:	f005 f8e1 	bl	800602c <memset>
			memset((char *)cmdArg, '\0', strlen((char *)cmdArg));
 8000e6a:	483a      	ldr	r0, [pc, #232]	; (8000f54 <confirmCmd+0x254>)
 8000e6c:	f7ff f9ba 	bl	80001e4 <strlen>
 8000e70:	4603      	mov	r3, r0
 8000e72:	461a      	mov	r2, r3
 8000e74:	2100      	movs	r1, #0
 8000e76:	4837      	ldr	r0, [pc, #220]	; (8000f54 <confirmCmd+0x254>)
 8000e78:	f005 f8d8 	bl	800602c <memset>
			executeCmd = 0;
 8000e7c:	4b30      	ldr	r3, [pc, #192]	; (8000f40 <confirmCmd+0x240>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	701a      	strb	r2, [r3, #0]
}
 8000e82:	e05b      	b.n	8000f3c <confirmCmd+0x23c>
		}else if(strcmp((char*)cmd, "CLEAR") == 0){						//DONE
 8000e84:	493b      	ldr	r1, [pc, #236]	; (8000f74 <confirmCmd+0x274>)
 8000e86:	4830      	ldr	r0, [pc, #192]	; (8000f48 <confirmCmd+0x248>)
 8000e88:	f7ff f9a2 	bl	80001d0 <strcmp>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d12f      	bne.n	8000ef2 <confirmCmd+0x1f2>
			eraseChip();
 8000e92:	f7ff fe63 	bl	8000b5c <eraseChip>
			HAL_Delay(1000);
 8000e96:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000e9a:	f000 fedf 	bl	8001c5c <HAL_Delay>
			strcpy((char*)cmdResponse,"Chip erased successfully\r\n-->");
 8000e9e:	4a2e      	ldr	r2, [pc, #184]	; (8000f58 <confirmCmd+0x258>)
 8000ea0:	4b35      	ldr	r3, [pc, #212]	; (8000f78 <confirmCmd+0x278>)
 8000ea2:	4614      	mov	r4, r2
 8000ea4:	461d      	mov	r5, r3
 8000ea6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ea8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000eaa:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000eae:	c407      	stmia	r4!, {r0, r1, r2}
 8000eb0:	8023      	strh	r3, [r4, #0]
			HAL_UART_Transmit_IT(&huart1, cmdResponse, strlen((char *)cmdResponse));
 8000eb2:	4829      	ldr	r0, [pc, #164]	; (8000f58 <confirmCmd+0x258>)
 8000eb4:	f7ff f996 	bl	80001e4 <strlen>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	b29b      	uxth	r3, r3
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	4926      	ldr	r1, [pc, #152]	; (8000f58 <confirmCmd+0x258>)
 8000ec0:	4827      	ldr	r0, [pc, #156]	; (8000f60 <confirmCmd+0x260>)
 8000ec2:	f003 fcbf 	bl	8004844 <HAL_UART_Transmit_IT>
			memset((char *)cmd, '\0', strlen((char *)cmd));
 8000ec6:	4820      	ldr	r0, [pc, #128]	; (8000f48 <confirmCmd+0x248>)
 8000ec8:	f7ff f98c 	bl	80001e4 <strlen>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	461a      	mov	r2, r3
 8000ed0:	2100      	movs	r1, #0
 8000ed2:	481d      	ldr	r0, [pc, #116]	; (8000f48 <confirmCmd+0x248>)
 8000ed4:	f005 f8aa 	bl	800602c <memset>
			memset((char *)cmdArg, '\0', strlen((char *)cmdArg));
 8000ed8:	481e      	ldr	r0, [pc, #120]	; (8000f54 <confirmCmd+0x254>)
 8000eda:	f7ff f983 	bl	80001e4 <strlen>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	461a      	mov	r2, r3
 8000ee2:	2100      	movs	r1, #0
 8000ee4:	481b      	ldr	r0, [pc, #108]	; (8000f54 <confirmCmd+0x254>)
 8000ee6:	f005 f8a1 	bl	800602c <memset>
			executeCmd = 0;
 8000eea:	4b15      	ldr	r3, [pc, #84]	; (8000f40 <confirmCmd+0x240>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	701a      	strb	r2, [r3, #0]
}
 8000ef0:	e024      	b.n	8000f3c <confirmCmd+0x23c>
			strcpy((char*)cmdResponse,"INVALID\r\n-->");
 8000ef2:	4a19      	ldr	r2, [pc, #100]	; (8000f58 <confirmCmd+0x258>)
 8000ef4:	4b21      	ldr	r3, [pc, #132]	; (8000f7c <confirmCmd+0x27c>)
 8000ef6:	4614      	mov	r4, r2
 8000ef8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000efa:	c407      	stmia	r4!, {r0, r1, r2}
 8000efc:	7023      	strb	r3, [r4, #0]
			HAL_UART_Transmit_IT(&huart1, cmdResponse, strlen((char *)cmdResponse));
 8000efe:	4816      	ldr	r0, [pc, #88]	; (8000f58 <confirmCmd+0x258>)
 8000f00:	f7ff f970 	bl	80001e4 <strlen>
 8000f04:	4603      	mov	r3, r0
 8000f06:	b29b      	uxth	r3, r3
 8000f08:	461a      	mov	r2, r3
 8000f0a:	4913      	ldr	r1, [pc, #76]	; (8000f58 <confirmCmd+0x258>)
 8000f0c:	4814      	ldr	r0, [pc, #80]	; (8000f60 <confirmCmd+0x260>)
 8000f0e:	f003 fc99 	bl	8004844 <HAL_UART_Transmit_IT>
			memset((char *)cmd, '\0', strlen((char *)cmd));
 8000f12:	480d      	ldr	r0, [pc, #52]	; (8000f48 <confirmCmd+0x248>)
 8000f14:	f7ff f966 	bl	80001e4 <strlen>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	461a      	mov	r2, r3
 8000f1c:	2100      	movs	r1, #0
 8000f1e:	480a      	ldr	r0, [pc, #40]	; (8000f48 <confirmCmd+0x248>)
 8000f20:	f005 f884 	bl	800602c <memset>
			memset((char *)cmdArg, '\0', strlen((char *)cmdArg));
 8000f24:	480b      	ldr	r0, [pc, #44]	; (8000f54 <confirmCmd+0x254>)
 8000f26:	f7ff f95d 	bl	80001e4 <strlen>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	461a      	mov	r2, r3
 8000f2e:	2100      	movs	r1, #0
 8000f30:	4808      	ldr	r0, [pc, #32]	; (8000f54 <confirmCmd+0x254>)
 8000f32:	f005 f87b 	bl	800602c <memset>
			executeCmd = 0;
 8000f36:	4b02      	ldr	r3, [pc, #8]	; (8000f40 <confirmCmd+0x240>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	701a      	strb	r2, [r3, #0]
}
 8000f3c:	bf00      	nop
 8000f3e:	bdb0      	pop	{r4, r5, r7, pc}
 8000f40:	20000288 	.word	0x20000288
 8000f44:	08006a44 	.word	0x08006a44
 8000f48:	2000020c 	.word	0x2000020c
 8000f4c:	20000837 	.word	0x20000837
 8000f50:	08006a4c 	.word	0x08006a4c
 8000f54:	20000240 	.word	0x20000240
 8000f58:	2000028c 	.word	0x2000028c
 8000f5c:	08006a54 	.word	0x08006a54
 8000f60:	200000f0 	.word	0x200000f0
 8000f64:	08006a68 	.word	0x08006a68
 8000f68:	08006a70 	.word	0x08006a70
 8000f6c:	08006a3c 	.word	0x08006a3c
 8000f70:	08006a74 	.word	0x08006a74
 8000f74:	08006a78 	.word	0x08006a78
 8000f78:	08006a80 	.word	0x08006a80
 8000f7c:	08006aa0 	.word	0x08006aa0

08000f80 <formatTOC>:

void formatTOC(void){
 8000f80:	b590      	push	{r4, r7, lr}
 8000f82:	b085      	sub	sp, #20
 8000f84:	af00      	add	r7, sp, #0
	int address = 0;
 8000f86:	2300      	movs	r3, #0
 8000f88:	60fb      	str	r3, [r7, #12]
	int f = 1, fileCount = 0;
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	60bb      	str	r3, [r7, #8]
 8000f8e:	2300      	movs	r3, #0
 8000f90:	607b      	str	r3, [r7, #4]
	erase4KB(TOC_ADDR);
 8000f92:	2000      	movs	r0, #0
 8000f94:	f7ff fda8 	bl	8000ae8 <erase4KB>
	HAL_Delay(100);
 8000f98:	2064      	movs	r0, #100	; 0x64
 8000f9a:	f000 fe5f 	bl	8001c5c <HAL_Delay>
	//	Get a census of the files in memory and update the table.
	fileCount = fileCensus();
 8000f9e:	f000 f88d 	bl	80010bc <fileCensus>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	607b      	str	r3, [r7, #4]

	for(f = 1; f <= fileCount; f++){
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	60bb      	str	r3, [r7, #8]
 8000faa:	e02f      	b.n	800100c <formatTOC+0x8c>
		memset(title, '\0', strlen(title));
 8000fac:	481c      	ldr	r0, [pc, #112]	; (8001020 <formatTOC+0xa0>)
 8000fae:	f7ff f919 	bl	80001e4 <strlen>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	461a      	mov	r2, r3
 8000fb6:	2100      	movs	r1, #0
 8000fb8:	4819      	ldr	r0, [pc, #100]	; (8001020 <formatTOC+0xa0>)
 8000fba:	f005 f837 	bl	800602c <memset>
		getTitle(f);
 8000fbe:	68bb      	ldr	r3, [r7, #8]
 8000fc0:	b2db      	uxtb	r3, r3
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f000 f8ec 	bl	80011a0 <getTitle>

		for(address = 0; address < 0x1E0; address += TOC_OFFSET){	//Find the address to store the filename
 8000fc8:	2300      	movs	r3, #0
 8000fca:	60fb      	str	r3, [r7, #12]
 8000fcc:	e008      	b.n	8000fe0 <formatTOC+0x60>
			if(((address >> 5) + 1) == f){
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	115b      	asrs	r3, r3, #5
 8000fd2:	3301      	adds	r3, #1
 8000fd4:	68ba      	ldr	r2, [r7, #8]
 8000fd6:	429a      	cmp	r2, r3
 8000fd8:	d007      	beq.n	8000fea <formatTOC+0x6a>
		for(address = 0; address < 0x1E0; address += TOC_OFFSET){	//Find the address to store the filename
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	3320      	adds	r3, #32
 8000fde:	60fb      	str	r3, [r7, #12]
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8000fe6:	dbf2      	blt.n	8000fce <formatTOC+0x4e>
 8000fe8:	e000      	b.n	8000fec <formatTOC+0x6c>
				break;
 8000fea:	bf00      	nop
			}
		}

		pageProgram(address, (uint8_t *)title, strlen(title)); //File in TOC take up 32 bytes.
 8000fec:	68fc      	ldr	r4, [r7, #12]
 8000fee:	480c      	ldr	r0, [pc, #48]	; (8001020 <formatTOC+0xa0>)
 8000ff0:	f7ff f8f8 	bl	80001e4 <strlen>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	461a      	mov	r2, r3
 8000ff8:	4909      	ldr	r1, [pc, #36]	; (8001020 <formatTOC+0xa0>)
 8000ffa:	4620      	mov	r0, r4
 8000ffc:	f7ff fcfc 	bl	80009f8 <pageProgram>
		HAL_Delay(100);
 8001000:	2064      	movs	r0, #100	; 0x64
 8001002:	f000 fe2b 	bl	8001c5c <HAL_Delay>
	for(f = 1; f <= fileCount; f++){
 8001006:	68bb      	ldr	r3, [r7, #8]
 8001008:	3301      	adds	r3, #1
 800100a:	60bb      	str	r3, [r7, #8]
 800100c:	68ba      	ldr	r2, [r7, #8]
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	429a      	cmp	r2, r3
 8001012:	ddcb      	ble.n	8000fac <formatTOC+0x2c>
//		readData(address, spi_buf, PAGE_OFFSET);
	}
}
 8001014:	bf00      	nop
 8001016:	bf00      	nop
 8001018:	3714      	adds	r7, #20
 800101a:	46bd      	mov	sp, r7
 800101c:	bd90      	pop	{r4, r7, pc}
 800101e:	bf00      	nop
 8001020:	200006f4 	.word	0x200006f4

08001024 <printTOC>:

void printTOC(void){
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af00      	add	r7, sp, #0
	int address = 0;
 800102a:	2300      	movs	r3, #0
 800102c:	607b      	str	r3, [r7, #4]
	uint8_t f, fileCount;
	fileCount = fileCensus();
 800102e:	f000 f845 	bl	80010bc <fileCensus>
 8001032:	4603      	mov	r3, r0
 8001034:	70bb      	strb	r3, [r7, #2]
	memset((char *)spi_buf, '\0', strlen((char *)spi_buf));
 8001036:	481f      	ldr	r0, [pc, #124]	; (80010b4 <printTOC+0x90>)
 8001038:	f7ff f8d4 	bl	80001e4 <strlen>
 800103c:	4603      	mov	r3, r0
 800103e:	461a      	mov	r2, r3
 8001040:	2100      	movs	r1, #0
 8001042:	481c      	ldr	r0, [pc, #112]	; (80010b4 <printTOC+0x90>)
 8001044:	f004 fff2 	bl	800602c <memset>
	for(f = 1; f <= fileCount; f++){
 8001048:	2301      	movs	r3, #1
 800104a:	70fb      	strb	r3, [r7, #3]
 800104c:	e028      	b.n	80010a0 <printTOC+0x7c>
		for(address = 0; address < 0x1E0; address += TOC_OFFSET){	//Find the address to store the filename
 800104e:	2300      	movs	r3, #0
 8001050:	607b      	str	r3, [r7, #4]
 8001052:	e008      	b.n	8001066 <printTOC+0x42>
			if(((address >> 5) + 1) == f){
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	115b      	asrs	r3, r3, #5
 8001058:	1c5a      	adds	r2, r3, #1
 800105a:	78fb      	ldrb	r3, [r7, #3]
 800105c:	429a      	cmp	r2, r3
 800105e:	d007      	beq.n	8001070 <printTOC+0x4c>
		for(address = 0; address < 0x1E0; address += TOC_OFFSET){	//Find the address to store the filename
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	3320      	adds	r3, #32
 8001064:	607b      	str	r3, [r7, #4]
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 800106c:	dbf2      	blt.n	8001054 <printTOC+0x30>
 800106e:	e000      	b.n	8001072 <printTOC+0x4e>
				break;
 8001070:	bf00      	nop
			}
		}
		readData(address, spi_buf, 32);
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	2220      	movs	r2, #32
 8001076:	490f      	ldr	r1, [pc, #60]	; (80010b4 <printTOC+0x90>)
 8001078:	4618      	mov	r0, r3
 800107a:	f7ff fd01 	bl	8000a80 <readData>
		HAL_UART_Transmit_IT(&huart1, spi_buf, strlen((char *)spi_buf));
 800107e:	480d      	ldr	r0, [pc, #52]	; (80010b4 <printTOC+0x90>)
 8001080:	f7ff f8b0 	bl	80001e4 <strlen>
 8001084:	4603      	mov	r3, r0
 8001086:	b29b      	uxth	r3, r3
 8001088:	461a      	mov	r2, r3
 800108a:	490a      	ldr	r1, [pc, #40]	; (80010b4 <printTOC+0x90>)
 800108c:	480a      	ldr	r0, [pc, #40]	; (80010b8 <printTOC+0x94>)
 800108e:	f003 fbd9 	bl	8004844 <HAL_UART_Transmit_IT>
		HAL_Delay(500);
 8001092:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001096:	f000 fde1 	bl	8001c5c <HAL_Delay>
	for(f = 1; f <= fileCount; f++){
 800109a:	78fb      	ldrb	r3, [r7, #3]
 800109c:	3301      	adds	r3, #1
 800109e:	70fb      	strb	r3, [r7, #3]
 80010a0:	78fa      	ldrb	r2, [r7, #3]
 80010a2:	78bb      	ldrb	r3, [r7, #2]
 80010a4:	429a      	cmp	r2, r3
 80010a6:	d9d2      	bls.n	800104e <printTOC+0x2a>


//	readData(TOC_ADDR, spi_buf, 255);
//	HAL_UART_Transmit_IT(&huart1, spi_buf, strlen((char *)spi_buf));
//	HAL_Delay(500);
}
 80010a8:	bf00      	nop
 80010aa:	bf00      	nop
 80010ac:	3708      	adds	r7, #8
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	20000728 	.word	0x20000728
 80010b8:	200000f0 	.word	0x200000f0

080010bc <fileCensus>:

uint8_t fileCensus(void){
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
	//Go through all the starting addresses of ALL 4KB
	//sectors and keep track of all which don't start with 0xFF
	//need to get their location (Known) and filename.
	int address;
	fileCount = 0;
 80010c2:	4b18      	ldr	r3, [pc, #96]	; (8001124 <fileCensus+0x68>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	701a      	strb	r2, [r3, #0]
	for(address = BLOCK_1_ADDR; address < (BLOCK_1_ADDR * BLOCKS_4KB); address += BLOCK_OFFSET){
 80010c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010cc:	607b      	str	r3, [r7, #4]
 80010ce:	e01c      	b.n	800110a <fileCensus+0x4e>
		memset((char *)spi_buf, '\0', strlen((char *)spi_buf));
 80010d0:	4815      	ldr	r0, [pc, #84]	; (8001128 <fileCensus+0x6c>)
 80010d2:	f7ff f887 	bl	80001e4 <strlen>
 80010d6:	4603      	mov	r3, r0
 80010d8:	461a      	mov	r2, r3
 80010da:	2100      	movs	r1, #0
 80010dc:	4812      	ldr	r0, [pc, #72]	; (8001128 <fileCensus+0x6c>)
 80010de:	f004 ffa5 	bl	800602c <memset>
		readData(address, spi_buf, 1);
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	2201      	movs	r2, #1
 80010e6:	4910      	ldr	r1, [pc, #64]	; (8001128 <fileCensus+0x6c>)
 80010e8:	4618      	mov	r0, r3
 80010ea:	f7ff fcc9 	bl	8000a80 <readData>
		if(spi_buf[0] != 0xFF){
 80010ee:	4b0e      	ldr	r3, [pc, #56]	; (8001128 <fileCensus+0x6c>)
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	2bff      	cmp	r3, #255	; 0xff
 80010f4:	d00e      	beq.n	8001114 <fileCensus+0x58>
			fileCount++;
 80010f6:	4b0b      	ldr	r3, [pc, #44]	; (8001124 <fileCensus+0x68>)
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	3301      	adds	r3, #1
 80010fc:	b2da      	uxtb	r2, r3
 80010fe:	4b09      	ldr	r3, [pc, #36]	; (8001124 <fileCensus+0x68>)
 8001100:	701a      	strb	r2, [r3, #0]
	for(address = BLOCK_1_ADDR; address < (BLOCK_1_ADDR * BLOCKS_4KB); address += BLOCK_OFFSET){
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001108:	607b      	str	r3, [r7, #4]
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	f5b3 2ffe 	cmp.w	r3, #520192	; 0x7f000
 8001110:	dbde      	blt.n	80010d0 <fileCensus+0x14>
 8001112:	e000      	b.n	8001116 <fileCensus+0x5a>
		}else{
			break;
 8001114:	bf00      	nop
		}
	}
	return fileCount;
 8001116:	4b03      	ldr	r3, [pc, #12]	; (8001124 <fileCensus+0x68>)
 8001118:	781b      	ldrb	r3, [r3, #0]
}
 800111a:	4618      	mov	r0, r3
 800111c:	3708      	adds	r7, #8
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	20000828 	.word	0x20000828
 8001128:	20000728 	.word	0x20000728

0800112c <pageCensus>:

uint8_t pageCensus(int blockStartAddr){
 800112c:	b580      	push	{r7, lr}
 800112e:	b084      	sub	sp, #16
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
	//Go through all the starting addresses of ALL 4KB
	//sectors and keep track of all which don't start with 0xFF
	//need to get their location (Known) and filename.
	int address;
	pageCount = 0;
 8001134:	4b18      	ldr	r3, [pc, #96]	; (8001198 <pageCensus+0x6c>)
 8001136:	2200      	movs	r2, #0
 8001138:	701a      	strb	r2, [r3, #0]
	for(address = blockStartAddr; address <= (blockStartAddr + LAST_PAGE_OFF); address += PAGE_OFFSET){
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	60fb      	str	r3, [r7, #12]
 800113e:	e01c      	b.n	800117a <pageCensus+0x4e>
		memset((char *)spi_buf, '\0', strlen((char *)spi_buf));
 8001140:	4816      	ldr	r0, [pc, #88]	; (800119c <pageCensus+0x70>)
 8001142:	f7ff f84f 	bl	80001e4 <strlen>
 8001146:	4603      	mov	r3, r0
 8001148:	461a      	mov	r2, r3
 800114a:	2100      	movs	r1, #0
 800114c:	4813      	ldr	r0, [pc, #76]	; (800119c <pageCensus+0x70>)
 800114e:	f004 ff6d 	bl	800602c <memset>
		readData(address, spi_buf, 1);
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	2201      	movs	r2, #1
 8001156:	4911      	ldr	r1, [pc, #68]	; (800119c <pageCensus+0x70>)
 8001158:	4618      	mov	r0, r3
 800115a:	f7ff fc91 	bl	8000a80 <readData>
		if(spi_buf[0] != 0xFF){
 800115e:	4b0f      	ldr	r3, [pc, #60]	; (800119c <pageCensus+0x70>)
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	2bff      	cmp	r3, #255	; 0xff
 8001164:	d010      	beq.n	8001188 <pageCensus+0x5c>
			pageCount++;
 8001166:	4b0c      	ldr	r3, [pc, #48]	; (8001198 <pageCensus+0x6c>)
 8001168:	781b      	ldrb	r3, [r3, #0]
 800116a:	3301      	adds	r3, #1
 800116c:	b2da      	uxtb	r2, r3
 800116e:	4b0a      	ldr	r3, [pc, #40]	; (8001198 <pageCensus+0x6c>)
 8001170:	701a      	strb	r2, [r3, #0]
	for(address = blockStartAddr; address <= (blockStartAddr + LAST_PAGE_OFF); address += PAGE_OFFSET){
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001178:	60fb      	str	r3, [r7, #12]
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	f503 6370 	add.w	r3, r3, #3840	; 0xf00
 8001180:	68fa      	ldr	r2, [r7, #12]
 8001182:	429a      	cmp	r2, r3
 8001184:	dddc      	ble.n	8001140 <pageCensus+0x14>
 8001186:	e000      	b.n	800118a <pageCensus+0x5e>
		}else{
			break;
 8001188:	bf00      	nop
		}
	}
	return pageCount;
 800118a:	4b03      	ldr	r3, [pc, #12]	; (8001198 <pageCensus+0x6c>)
 800118c:	781b      	ldrb	r3, [r3, #0]
}
 800118e:	4618      	mov	r0, r3
 8001190:	3710      	adds	r7, #16
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	20000829 	.word	0x20000829
 800119c:	20000728 	.word	0x20000728

080011a0 <getTitle>:

void getTitle(uint8_t fileNum){
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b08e      	sub	sp, #56	; 0x38
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	4603      	mov	r3, r0
 80011a8:	71fb      	strb	r3, [r7, #7]
	int addr = 0, i = 4, fileSize;
 80011aa:	2300      	movs	r3, #0
 80011ac:	637b      	str	r3, [r7, #52]	; 0x34
 80011ae:	2304      	movs	r3, #4
 80011b0:	633b      	str	r3, [r7, #48]	; 0x30
	char fileNumString[10], fileSizeString[20];
	memset((char *)fileNumString, '\0', strlen((char *)fileNumString));
 80011b2:	f107 031c 	add.w	r3, r7, #28
 80011b6:	4618      	mov	r0, r3
 80011b8:	f7ff f814 	bl	80001e4 <strlen>
 80011bc:	4602      	mov	r2, r0
 80011be:	f107 031c 	add.w	r3, r7, #28
 80011c2:	2100      	movs	r1, #0
 80011c4:	4618      	mov	r0, r3
 80011c6:	f004 ff31 	bl	800602c <memset>
	sprintf(fileNumString, "%d", (int)fileNum);
 80011ca:	79fa      	ldrb	r2, [r7, #7]
 80011cc:	f107 031c 	add.w	r3, r7, #28
 80011d0:	494a      	ldr	r1, [pc, #296]	; (80012fc <getTitle+0x15c>)
 80011d2:	4618      	mov	r0, r3
 80011d4:	f004 ff32 	bl	800603c <siprintf>

	title[0] = '\r';
 80011d8:	4b49      	ldr	r3, [pc, #292]	; (8001300 <getTitle+0x160>)
 80011da:	220d      	movs	r2, #13
 80011dc:	701a      	strb	r2, [r3, #0]
	title[1] = '\n';
 80011de:	4b48      	ldr	r3, [pc, #288]	; (8001300 <getTitle+0x160>)
 80011e0:	220a      	movs	r2, #10
 80011e2:	705a      	strb	r2, [r3, #1]
//	strcpy(&title[2], fileNumString);
//	title[3] = '-';

	i = 2 + strlen(fileNumString);
 80011e4:	f107 031c 	add.w	r3, r7, #28
 80011e8:	4618      	mov	r0, r3
 80011ea:	f7fe fffb 	bl	80001e4 <strlen>
 80011ee:	4603      	mov	r3, r0
 80011f0:	3302      	adds	r3, #2
 80011f2:	633b      	str	r3, [r7, #48]	; 0x30
	for (int j = 2; j < i; j++) {
 80011f4:	2302      	movs	r3, #2
 80011f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80011f8:	e00d      	b.n	8001216 <getTitle+0x76>
		title[j] = fileNumString[j - 2];
 80011fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011fc:	3b02      	subs	r3, #2
 80011fe:	3338      	adds	r3, #56	; 0x38
 8001200:	443b      	add	r3, r7
 8001202:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8001206:	4a3e      	ldr	r2, [pc, #248]	; (8001300 <getTitle+0x160>)
 8001208:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800120a:	4413      	add	r3, r2
 800120c:	460a      	mov	r2, r1
 800120e:	701a      	strb	r2, [r3, #0]
	for (int j = 2; j < i; j++) {
 8001210:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001212:	3301      	adds	r3, #1
 8001214:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001216:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001218:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800121a:	429a      	cmp	r2, r3
 800121c:	dbed      	blt.n	80011fa <getTitle+0x5a>
	}
	title[i] = '-';
 800121e:	4a38      	ldr	r2, [pc, #224]	; (8001300 <getTitle+0x160>)
 8001220:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001222:	4413      	add	r3, r2
 8001224:	222d      	movs	r2, #45	; 0x2d
 8001226:	701a      	strb	r2, [r3, #0]
	i+=1;
 8001228:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800122a:	3301      	adds	r3, #1
 800122c:	633b      	str	r3, [r7, #48]	; 0x30
	addr = getFileStart(fileNum);
 800122e:	79fb      	ldrb	r3, [r7, #7]
 8001230:	4618      	mov	r0, r3
 8001232:	f000 f86b 	bl	800130c <getFileStart>
 8001236:	6378      	str	r0, [r7, #52]	; 0x34
	readData(addr, spi_buf, 1);
 8001238:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800123a:	2201      	movs	r2, #1
 800123c:	4931      	ldr	r1, [pc, #196]	; (8001304 <getTitle+0x164>)
 800123e:	4618      	mov	r0, r3
 8001240:	f7ff fc1e 	bl	8000a80 <readData>
	title[i] = spi_buf[0];
 8001244:	4b2f      	ldr	r3, [pc, #188]	; (8001304 <getTitle+0x164>)
 8001246:	7819      	ldrb	r1, [r3, #0]
 8001248:	4a2d      	ldr	r2, [pc, #180]	; (8001300 <getTitle+0x160>)
 800124a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800124c:	4413      	add	r3, r2
 800124e:	460a      	mov	r2, r1
 8001250:	701a      	strb	r2, [r3, #0]
	for(addr = getFileStart(fileNum); spi_buf[0] != '\r'; addr++){
 8001252:	79fb      	ldrb	r3, [r7, #7]
 8001254:	4618      	mov	r0, r3
 8001256:	f000 f859 	bl	800130c <getFileStart>
 800125a:	6378      	str	r0, [r7, #52]	; 0x34
 800125c:	e019      	b.n	8001292 <getTitle+0xf2>
		readData(addr, spi_buf, 1);
 800125e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001260:	2201      	movs	r2, #1
 8001262:	4928      	ldr	r1, [pc, #160]	; (8001304 <getTitle+0x164>)
 8001264:	4618      	mov	r0, r3
 8001266:	f7ff fc0b 	bl	8000a80 <readData>
		HAL_Delay(5);
 800126a:	2005      	movs	r0, #5
 800126c:	f000 fcf6 	bl	8001c5c <HAL_Delay>
		if(spi_buf[0] != '\r'){
 8001270:	4b24      	ldr	r3, [pc, #144]	; (8001304 <getTitle+0x164>)
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	2b0d      	cmp	r3, #13
 8001276:	d011      	beq.n	800129c <getTitle+0xfc>
			title[i] = spi_buf[0];
 8001278:	4b22      	ldr	r3, [pc, #136]	; (8001304 <getTitle+0x164>)
 800127a:	7819      	ldrb	r1, [r3, #0]
 800127c:	4a20      	ldr	r2, [pc, #128]	; (8001300 <getTitle+0x160>)
 800127e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001280:	4413      	add	r3, r2
 8001282:	460a      	mov	r2, r1
 8001284:	701a      	strb	r2, [r3, #0]
			i++;
 8001286:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001288:	3301      	adds	r3, #1
 800128a:	633b      	str	r3, [r7, #48]	; 0x30
	for(addr = getFileStart(fileNum); spi_buf[0] != '\r'; addr++){
 800128c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800128e:	3301      	adds	r3, #1
 8001290:	637b      	str	r3, [r7, #52]	; 0x34
 8001292:	4b1c      	ldr	r3, [pc, #112]	; (8001304 <getTitle+0x164>)
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	2b0d      	cmp	r3, #13
 8001298:	d1e1      	bne.n	800125e <getTitle+0xbe>
 800129a:	e000      	b.n	800129e <getTitle+0xfe>
		}else{
			break;
 800129c:	bf00      	nop
		}
	}
	fileSize = getFileSize(fileNum);
 800129e:	79fb      	ldrb	r3, [r7, #7]
 80012a0:	4618      	mov	r0, r3
 80012a2:	f000 f969 	bl	8001578 <getFileSize>
 80012a6:	62b8      	str	r0, [r7, #40]	; 0x28
	sprintf(fileSizeString, " %d Bytes", fileSize);
 80012a8:	f107 0308 	add.w	r3, r7, #8
 80012ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80012ae:	4916      	ldr	r1, [pc, #88]	; (8001308 <getTitle+0x168>)
 80012b0:	4618      	mov	r0, r3
 80012b2:	f004 fec3 	bl	800603c <siprintf>
	strcpy(&title[i], fileSizeString);
 80012b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012b8:	4a11      	ldr	r2, [pc, #68]	; (8001300 <getTitle+0x160>)
 80012ba:	4413      	add	r3, r2
 80012bc:	f107 0208 	add.w	r2, r7, #8
 80012c0:	4611      	mov	r1, r2
 80012c2:	4618      	mov	r0, r3
 80012c4:	f004 feda 	bl	800607c <strcpy>
	i += strlen(fileSizeString);
 80012c8:	f107 0308 	add.w	r3, r7, #8
 80012cc:	4618      	mov	r0, r3
 80012ce:	f7fe ff89 	bl	80001e4 <strlen>
 80012d2:	4602      	mov	r2, r0
 80012d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012d6:	4413      	add	r3, r2
 80012d8:	633b      	str	r3, [r7, #48]	; 0x30

	do{
		title[i] = '\x20';
 80012da:	4a09      	ldr	r2, [pc, #36]	; (8001300 <getTitle+0x160>)
 80012dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012de:	4413      	add	r3, r2
 80012e0:	2220      	movs	r2, #32
 80012e2:	701a      	strb	r2, [r3, #0]
		i++;
 80012e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012e6:	3301      	adds	r3, #1
 80012e8:	633b      	str	r3, [r7, #48]	; 0x30
	}while(i < 32);
 80012ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012ec:	2b1f      	cmp	r3, #31
 80012ee:	ddf4      	ble.n	80012da <getTitle+0x13a>
}
 80012f0:	bf00      	nop
 80012f2:	bf00      	nop
 80012f4:	3738      	adds	r7, #56	; 0x38
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	08006ab0 	.word	0x08006ab0
 8001300:	200006f4 	.word	0x200006f4
 8001304:	20000728 	.word	0x20000728
 8001308:	08006ab4 	.word	0x08006ab4

0800130c <getFileStart>:

int getFileStart(uint8_t fileNum){
 800130c:	b580      	push	{r7, lr}
 800130e:	b084      	sub	sp, #16
 8001310:	af00      	add	r7, sp, #0
 8001312:	4603      	mov	r3, r0
 8001314:	71fb      	strb	r3, [r7, #7]
	int address;
	for(address = BLOCK_1_ADDR; address < (BLOCK_1_ADDR * BLOCKS_4KB); address += BLOCK_OFFSET){
 8001316:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800131a:	60fb      	str	r3, [r7, #12]
 800131c:	e01f      	b.n	800135e <getFileStart+0x52>
		if((address >> 12) == fileNum){
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	131a      	asrs	r2, r3, #12
 8001322:	79fb      	ldrb	r3, [r7, #7]
 8001324:	429a      	cmp	r2, r3
 8001326:	d116      	bne.n	8001356 <getFileStart+0x4a>
			memset((char *)spi_buf, '\0', strlen((char *)spi_buf));
 8001328:	4811      	ldr	r0, [pc, #68]	; (8001370 <getFileStart+0x64>)
 800132a:	f7fe ff5b 	bl	80001e4 <strlen>
 800132e:	4603      	mov	r3, r0
 8001330:	461a      	mov	r2, r3
 8001332:	2100      	movs	r1, #0
 8001334:	480e      	ldr	r0, [pc, #56]	; (8001370 <getFileStart+0x64>)
 8001336:	f004 fe79 	bl	800602c <memset>
			readData(address, spi_buf, 1);
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	2201      	movs	r2, #1
 800133e:	490c      	ldr	r1, [pc, #48]	; (8001370 <getFileStart+0x64>)
 8001340:	4618      	mov	r0, r3
 8001342:	f7ff fb9d 	bl	8000a80 <readData>
			if(spi_buf[0] != 0xFF){
 8001346:	4b0a      	ldr	r3, [pc, #40]	; (8001370 <getFileStart+0x64>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	2bff      	cmp	r3, #255	; 0xff
 800134c:	d001      	beq.n	8001352 <getFileStart+0x46>
				return address;
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	e009      	b.n	8001366 <getFileStart+0x5a>
			}else{
				return 0;
 8001352:	2300      	movs	r3, #0
 8001354:	e007      	b.n	8001366 <getFileStart+0x5a>
	for(address = BLOCK_1_ADDR; address < (BLOCK_1_ADDR * BLOCKS_4KB); address += BLOCK_OFFSET){
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800135c:	60fb      	str	r3, [r7, #12]
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	f5b3 2ffe 	cmp.w	r3, #520192	; 0x7f000
 8001364:	dbdb      	blt.n	800131e <getFileStart+0x12>
			}
		}
	}
}
 8001366:	4618      	mov	r0, r3
 8001368:	3710      	adds	r7, #16
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	20000728 	.word	0x20000728

08001374 <getFileEnd>:

int getFileEnd(uint8_t fileNum){
 8001374:	b580      	push	{r7, lr}
 8001376:	b086      	sub	sp, #24
 8001378:	af00      	add	r7, sp, #0
 800137a:	4603      	mov	r3, r0
 800137c:	71fb      	strb	r3, [r7, #7]
	//Two Options

	//Option ONE:
	//read in page by page starting at the starting address until 0xFF char is found
	int address, pageAddr, charAddr;
	for(address = BLOCK_1_ADDR; address < (BLOCK_1_ADDR * BLOCKS_4KB); address += BLOCK_OFFSET){		//Find the desired 4KB Mem Block
 800137e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001382:	617b      	str	r3, [r7, #20]
 8001384:	e04a      	b.n	800141c <getFileEnd+0xa8>
		if((address >> 12) == fileNum){																	//Determine if the address corresponds to the file
 8001386:	697b      	ldr	r3, [r7, #20]
 8001388:	131a      	asrs	r2, r3, #12
 800138a:	79fb      	ldrb	r3, [r7, #7]
 800138c:	429a      	cmp	r2, r3
 800138e:	d141      	bne.n	8001414 <getFileEnd+0xa0>
			for(pageAddr = address + LAST_PAGE_OFF; pageAddr > address; pageAddr -= PAGE_OFFSET){		//Determine which page has data in decending order
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	f503 6370 	add.w	r3, r3, #3840	; 0xf00
 8001396:	613b      	str	r3, [r7, #16]
 8001398:	e038      	b.n	800140c <getFileEnd+0x98>
				memset((char *)spi_buf, '\0', strlen((char *)spi_buf));
 800139a:	4825      	ldr	r0, [pc, #148]	; (8001430 <getFileEnd+0xbc>)
 800139c:	f7fe ff22 	bl	80001e4 <strlen>
 80013a0:	4603      	mov	r3, r0
 80013a2:	461a      	mov	r2, r3
 80013a4:	2100      	movs	r1, #0
 80013a6:	4822      	ldr	r0, [pc, #136]	; (8001430 <getFileEnd+0xbc>)
 80013a8:	f004 fe40 	bl	800602c <memset>
				readData(pageAddr, spi_buf, 1);
 80013ac:	693b      	ldr	r3, [r7, #16]
 80013ae:	2201      	movs	r2, #1
 80013b0:	491f      	ldr	r1, [pc, #124]	; (8001430 <getFileEnd+0xbc>)
 80013b2:	4618      	mov	r0, r3
 80013b4:	f7ff fb64 	bl	8000a80 <readData>
				if(spi_buf[0] != 0xFF){
 80013b8:	4b1d      	ldr	r3, [pc, #116]	; (8001430 <getFileEnd+0xbc>)
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	2bff      	cmp	r3, #255	; 0xff
 80013be:	d020      	beq.n	8001402 <getFileEnd+0x8e>
					for(charAddr = pageAddr; charAddr  < (pageAddr + PAGE_END_OFF); charAddr++){
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	60fb      	str	r3, [r7, #12]
 80013c4:	e017      	b.n	80013f6 <getFileEnd+0x82>
						memset((char *)spi_buf, '\0', strlen((char *)spi_buf));
 80013c6:	481a      	ldr	r0, [pc, #104]	; (8001430 <getFileEnd+0xbc>)
 80013c8:	f7fe ff0c 	bl	80001e4 <strlen>
 80013cc:	4603      	mov	r3, r0
 80013ce:	461a      	mov	r2, r3
 80013d0:	2100      	movs	r1, #0
 80013d2:	4817      	ldr	r0, [pc, #92]	; (8001430 <getFileEnd+0xbc>)
 80013d4:	f004 fe2a 	bl	800602c <memset>
						readData(charAddr, spi_buf, 1);
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	2201      	movs	r2, #1
 80013dc:	4914      	ldr	r1, [pc, #80]	; (8001430 <getFileEnd+0xbc>)
 80013de:	4618      	mov	r0, r3
 80013e0:	f7ff fb4e 	bl	8000a80 <readData>
						if(spi_buf[0] == '\0'){
 80013e4:	4b12      	ldr	r3, [pc, #72]	; (8001430 <getFileEnd+0xbc>)
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d101      	bne.n	80013f0 <getFileEnd+0x7c>
							return charAddr;
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	e01a      	b.n	8001426 <getFileEnd+0xb2>
					for(charAddr = pageAddr; charAddr  < (pageAddr + PAGE_END_OFF); charAddr++){
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	3301      	adds	r3, #1
 80013f4:	60fb      	str	r3, [r7, #12]
 80013f6:	693b      	ldr	r3, [r7, #16]
 80013f8:	33fe      	adds	r3, #254	; 0xfe
 80013fa:	68fa      	ldr	r2, [r7, #12]
 80013fc:	429a      	cmp	r2, r3
 80013fe:	dde2      	ble.n	80013c6 <getFileEnd+0x52>
 8001400:	e000      	b.n	8001404 <getFileEnd+0x90>
						}else{
							continue;
						}
					}
				}else{
					continue;
 8001402:	bf00      	nop
			for(pageAddr = address + LAST_PAGE_OFF; pageAddr > address; pageAddr -= PAGE_OFFSET){		//Determine which page has data in decending order
 8001404:	693b      	ldr	r3, [r7, #16]
 8001406:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800140a:	613b      	str	r3, [r7, #16]
 800140c:	693a      	ldr	r2, [r7, #16]
 800140e:	697b      	ldr	r3, [r7, #20]
 8001410:	429a      	cmp	r2, r3
 8001412:	dcc2      	bgt.n	800139a <getFileEnd+0x26>
	for(address = BLOCK_1_ADDR; address < (BLOCK_1_ADDR * BLOCKS_4KB); address += BLOCK_OFFSET){		//Find the desired 4KB Mem Block
 8001414:	697b      	ldr	r3, [r7, #20]
 8001416:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800141a:	617b      	str	r3, [r7, #20]
 800141c:	697b      	ldr	r3, [r7, #20]
 800141e:	f5b3 2ffe 	cmp.w	r3, #520192	; 0x7f000
 8001422:	dbb0      	blt.n	8001386 <getFileEnd+0x12>
	}

	//Option TWO:
	//Count from the end of the 4KB sector until non-0xFF data is found

	return 0;
 8001424:	2300      	movs	r3, #0
}
 8001426:	4618      	mov	r0, r3
 8001428:	3718      	adds	r7, #24
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	20000728 	.word	0x20000728

08001434 <deleteFile>:

void deleteFile(uint8_t fileNum){
 8001434:	b580      	push	{r7, lr}
 8001436:	b084      	sub	sp, #16
 8001438:	af00      	add	r7, sp, #0
 800143a:	4603      	mov	r3, r0
 800143c:	71fb      	strb	r3, [r7, #7]
	//Delete File
	//Move last file in memory up to recently-deleted file.
	//Choose whether to move the entire file at once of breakdown file into data packets.

	int address;
	for(address = BLOCK_1_ADDR; address < (BLOCK_1_ADDR * BLOCKS_4KB); address += BLOCK_OFFSET){
 800143e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001442:	60fb      	str	r3, [r7, #12]
 8001444:	e00d      	b.n	8001462 <deleteFile+0x2e>
		if((address >> 12) == fileNum){
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	131a      	asrs	r2, r3, #12
 800144a:	79fb      	ldrb	r3, [r7, #7]
 800144c:	429a      	cmp	r2, r3
 800144e:	d104      	bne.n	800145a <deleteFile+0x26>
			//DELETE 4KB sector
			erase4KB(address);
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	4618      	mov	r0, r3
 8001454:	f7ff fb48 	bl	8000ae8 <erase4KB>
			break;
 8001458:	e008      	b.n	800146c <deleteFile+0x38>
	for(address = BLOCK_1_ADDR; address < (BLOCK_1_ADDR * BLOCKS_4KB); address += BLOCK_OFFSET){
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001460:	60fb      	str	r3, [r7, #12]
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	f5b3 2ffe 	cmp.w	r3, #520192	; 0x7f000
 8001468:	dbed      	blt.n	8001446 <deleteFile+0x12>
		}
	}
}
 800146a:	bf00      	nop
 800146c:	bf00      	nop
 800146e:	3710      	adds	r7, #16
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}

08001474 <readFile>:

void readFile(uint8_t fileNum){
 8001474:	b580      	push	{r7, lr}
 8001476:	b086      	sub	sp, #24
 8001478:	af00      	add	r7, sp, #0
 800147a:	4603      	mov	r3, r0
 800147c:	71fb      	strb	r3, [r7, #7]
	//Delete File
	//Move last file in memory up to recently-deleted file.
	//Choose whether to move the entire file at once of breakdown file into data packets.
//	uint8_t pageCount = 0;
	int address;
	for(address = BLOCK_1_ADDR; address < (BLOCK_1_ADDR * BLOCKS_4KB); address += BLOCK_OFFSET){
 800147e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001482:	617b      	str	r3, [r7, #20]
 8001484:	e062      	b.n	800154c <readFile+0xd8>
		if((address >> 12) == fileNum){
 8001486:	697b      	ldr	r3, [r7, #20]
 8001488:	131a      	asrs	r2, r3, #12
 800148a:	79fb      	ldrb	r3, [r7, #7]
 800148c:	429a      	cmp	r2, r3
 800148e:	d159      	bne.n	8001544 <readFile+0xd0>
			pageCount = pageCensus(address);
 8001490:	6978      	ldr	r0, [r7, #20]
 8001492:	f7ff fe4b 	bl	800112c <pageCensus>
 8001496:	4603      	mov	r3, r0
 8001498:	461a      	mov	r2, r3
 800149a:	4b31      	ldr	r3, [pc, #196]	; (8001560 <readFile+0xec>)
 800149c:	701a      	strb	r2, [r3, #0]
			if(pageCount > 1){
 800149e:	4b30      	ldr	r3, [pc, #192]	; (8001560 <readFile+0xec>)
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	2b01      	cmp	r3, #1
 80014a4:	d922      	bls.n	80014ec <readFile+0x78>
				for(int startLocation = 0; startLocation < (PAGE_OFFSET * pageCount); startLocation += PAGE_OFFSET){
 80014a6:	2300      	movs	r3, #0
 80014a8:	613b      	str	r3, [r7, #16]
 80014aa:	e018      	b.n	80014de <readFile+0x6a>
					int tempAddr = address + startLocation;
 80014ac:	697a      	ldr	r2, [r7, #20]
 80014ae:	693b      	ldr	r3, [r7, #16]
 80014b0:	4413      	add	r3, r2
 80014b2:	60fb      	str	r3, [r7, #12]
					readData(tempAddr, spi_buf, PAGE_OFFSET);	//Store the incoming file at the next available location.
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80014ba:	492a      	ldr	r1, [pc, #168]	; (8001564 <readFile+0xf0>)
 80014bc:	4618      	mov	r0, r3
 80014be:	f7ff fadf 	bl	8000a80 <readData>
					HAL_UART_Transmit_IT(&huart1, spi_buf, PAGE_OFFSET);
 80014c2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80014c6:	4927      	ldr	r1, [pc, #156]	; (8001564 <readFile+0xf0>)
 80014c8:	4827      	ldr	r0, [pc, #156]	; (8001568 <readFile+0xf4>)
 80014ca:	f003 f9bb 	bl	8004844 <HAL_UART_Transmit_IT>
					HAL_Delay(500);
 80014ce:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80014d2:	f000 fbc3 	bl	8001c5c <HAL_Delay>
				for(int startLocation = 0; startLocation < (PAGE_OFFSET * pageCount); startLocation += PAGE_OFFSET){
 80014d6:	693b      	ldr	r3, [r7, #16]
 80014d8:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80014dc:	613b      	str	r3, [r7, #16]
 80014de:	4b20      	ldr	r3, [pc, #128]	; (8001560 <readFile+0xec>)
 80014e0:	781b      	ldrb	r3, [r3, #0]
 80014e2:	021b      	lsls	r3, r3, #8
 80014e4:	693a      	ldr	r2, [r7, #16]
 80014e6:	429a      	cmp	r2, r3
 80014e8:	dbe0      	blt.n	80014ac <readFile+0x38>
 80014ea:	e010      	b.n	800150e <readFile+0x9a>
				}
			}else{
				readData(address, spi_buf,PAGE_OFFSET);
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	f44f 7280 	mov.w	r2, #256	; 0x100
 80014f2:	491c      	ldr	r1, [pc, #112]	; (8001564 <readFile+0xf0>)
 80014f4:	4618      	mov	r0, r3
 80014f6:	f7ff fac3 	bl	8000a80 <readData>
				HAL_UART_Transmit_IT(&huart1, spi_buf, PAGE_OFFSET);
 80014fa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80014fe:	4919      	ldr	r1, [pc, #100]	; (8001564 <readFile+0xf0>)
 8001500:	4819      	ldr	r0, [pc, #100]	; (8001568 <readFile+0xf4>)
 8001502:	f003 f99f 	bl	8004844 <HAL_UART_Transmit_IT>
				HAL_Delay(500);
 8001506:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800150a:	f000 fba7 	bl	8001c5c <HAL_Delay>
			}

			//	pageProgram(address + BLOCK_OFFSET, (uint8_t*)file, strlen(file));	//Store the incoming file at the next available location.
			//Format the TOC after storing the data.
			//	formatTOC();
			memset((char *)file, '\0', strlen((char *)file));
 800150e:	4817      	ldr	r0, [pc, #92]	; (800156c <readFile+0xf8>)
 8001510:	f7fe fe68 	bl	80001e4 <strlen>
 8001514:	4603      	mov	r3, r0
 8001516:	461a      	mov	r2, r3
 8001518:	2100      	movs	r1, #0
 800151a:	4814      	ldr	r0, [pc, #80]	; (800156c <readFile+0xf8>)
 800151c:	f004 fd86 	bl	800602c <memset>
			strcpy((char*)cmdResponse,"\r\n-->");
 8001520:	4b13      	ldr	r3, [pc, #76]	; (8001570 <readFile+0xfc>)
 8001522:	4a14      	ldr	r2, [pc, #80]	; (8001574 <readFile+0x100>)
 8001524:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001528:	6018      	str	r0, [r3, #0]
 800152a:	3304      	adds	r3, #4
 800152c:	8019      	strh	r1, [r3, #0]
			HAL_UART_Transmit_IT(&huart1, cmdResponse, strlen((char *)cmdResponse));
 800152e:	4810      	ldr	r0, [pc, #64]	; (8001570 <readFile+0xfc>)
 8001530:	f7fe fe58 	bl	80001e4 <strlen>
 8001534:	4603      	mov	r3, r0
 8001536:	b29b      	uxth	r3, r3
 8001538:	461a      	mov	r2, r3
 800153a:	490d      	ldr	r1, [pc, #52]	; (8001570 <readFile+0xfc>)
 800153c:	480a      	ldr	r0, [pc, #40]	; (8001568 <readFile+0xf4>)
 800153e:	f003 f981 	bl	8004844 <HAL_UART_Transmit_IT>
			break;
 8001542:	e008      	b.n	8001556 <readFile+0xe2>
	for(address = BLOCK_1_ADDR; address < (BLOCK_1_ADDR * BLOCKS_4KB); address += BLOCK_OFFSET){
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800154a:	617b      	str	r3, [r7, #20]
 800154c:	697b      	ldr	r3, [r7, #20]
 800154e:	f5b3 2ffe 	cmp.w	r3, #520192	; 0x7f000
 8001552:	db98      	blt.n	8001486 <readFile+0x12>
		}
	}
}
 8001554:	bf00      	nop
 8001556:	bf00      	nop
 8001558:	3718      	adds	r7, #24
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	20000829 	.word	0x20000829
 8001564:	20000728 	.word	0x20000728
 8001568:	200000f0 	.word	0x200000f0
 800156c:	200002f0 	.word	0x200002f0
 8001570:	2000028c 	.word	0x2000028c
 8001574:	08006a3c 	.word	0x08006a3c

08001578 <getFileSize>:

int getFileSize(uint8_t fileNum){
 8001578:	b580      	push	{r7, lr}
 800157a:	b084      	sub	sp, #16
 800157c:	af00      	add	r7, sp, #0
 800157e:	4603      	mov	r3, r0
 8001580:	71fb      	strb	r3, [r7, #7]
	//Given the starting address and the last address of the file, determine the file-size
	int startAddr, endAddr;
	startAddr = getFileStart(fileNum);
 8001582:	79fb      	ldrb	r3, [r7, #7]
 8001584:	4618      	mov	r0, r3
 8001586:	f7ff fec1 	bl	800130c <getFileStart>
 800158a:	60f8      	str	r0, [r7, #12]
	endAddr = getFileEnd(fileNum);
 800158c:	79fb      	ldrb	r3, [r7, #7]
 800158e:	4618      	mov	r0, r3
 8001590:	f7ff fef0 	bl	8001374 <getFileEnd>
 8001594:	60b8      	str	r0, [r7, #8]
	return endAddr - startAddr; //returns number of bytes in the file
 8001596:	68ba      	ldr	r2, [r7, #8]
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	1ad3      	subs	r3, r2, r3
}
 800159c:	4618      	mov	r0, r3
 800159e:	3710      	adds	r7, #16
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}

080015a4 <getUnavailableMemory>:

int getUnavailableMemory(void){
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0
//	char buffer[20];
	int j, totalMemUsed = 0;
 80015aa:	2300      	movs	r3, #0
 80015ac:	603b      	str	r3, [r7, #0]
	for(j = 1; j < BLOCKS_4KB; j++){
 80015ae:	2301      	movs	r3, #1
 80015b0:	607b      	str	r3, [r7, #4]
 80015b2:	e00b      	b.n	80015cc <getUnavailableMemory+0x28>
		totalMemUsed += getFileSize(j);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	b2db      	uxtb	r3, r3
 80015b8:	4618      	mov	r0, r3
 80015ba:	f7ff ffdd 	bl	8001578 <getFileSize>
 80015be:	4602      	mov	r2, r0
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	4413      	add	r3, r2
 80015c4:	603b      	str	r3, [r7, #0]
	for(j = 1; j < BLOCKS_4KB; j++){
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	3301      	adds	r3, #1
 80015ca:	607b      	str	r3, [r7, #4]
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2b7e      	cmp	r3, #126	; 0x7e
 80015d0:	ddf0      	ble.n	80015b4 <getUnavailableMemory+0x10>
//	sprintf(buffer, "%d bytes\r\n", totalMemUsed);
//	HAL_UART_Transmit_IT(&huart1, (uint8_t *) buffer, strlen(buffer));
//	HAL_Delay(500);
//	memset((char *)cmd, '\0', strlen((char *)cmd));
//	memset((char *)cmdArg, '\0', strlen((char *)cmdArg));
	return totalMemUsed;
 80015d2:	683b      	ldr	r3, [r7, #0]
}
 80015d4:	4618      	mov	r0, r3
 80015d6:	3708      	adds	r7, #8
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}

080015dc <getAvailableMemory>:

int getAvailableMemory(void){
 80015dc:	b580      	push	{r7, lr}
 80015de:	b088      	sub	sp, #32
 80015e0:	af00      	add	r7, sp, #0
	char buffer[20];
	int totalMem = 524287 /*Bytes*/, availableMem, unavailableMem;
 80015e2:	4b1a      	ldr	r3, [pc, #104]	; (800164c <getAvailableMemory+0x70>)
 80015e4:	61fb      	str	r3, [r7, #28]
	unavailableMem = getUnavailableMemory();
 80015e6:	f7ff ffdd 	bl	80015a4 <getUnavailableMemory>
 80015ea:	61b8      	str	r0, [r7, #24]
	availableMem = totalMem - unavailableMem;
 80015ec:	69fa      	ldr	r2, [r7, #28]
 80015ee:	69bb      	ldr	r3, [r7, #24]
 80015f0:	1ad3      	subs	r3, r2, r3
 80015f2:	617b      	str	r3, [r7, #20]
	sprintf(buffer, "%d Bytes Available\r\n", availableMem);
 80015f4:	463b      	mov	r3, r7
 80015f6:	697a      	ldr	r2, [r7, #20]
 80015f8:	4915      	ldr	r1, [pc, #84]	; (8001650 <getAvailableMemory+0x74>)
 80015fa:	4618      	mov	r0, r3
 80015fc:	f004 fd1e 	bl	800603c <siprintf>
	HAL_UART_Transmit_IT(&huart1, (uint8_t *) buffer, strlen(buffer));
 8001600:	463b      	mov	r3, r7
 8001602:	4618      	mov	r0, r3
 8001604:	f7fe fdee 	bl	80001e4 <strlen>
 8001608:	4603      	mov	r3, r0
 800160a:	b29a      	uxth	r2, r3
 800160c:	463b      	mov	r3, r7
 800160e:	4619      	mov	r1, r3
 8001610:	4810      	ldr	r0, [pc, #64]	; (8001654 <getAvailableMemory+0x78>)
 8001612:	f003 f917 	bl	8004844 <HAL_UART_Transmit_IT>
	HAL_Delay(500);
 8001616:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800161a:	f000 fb1f 	bl	8001c5c <HAL_Delay>
	memset((char *)cmd, '\0', strlen((char *)cmd));
 800161e:	480e      	ldr	r0, [pc, #56]	; (8001658 <getAvailableMemory+0x7c>)
 8001620:	f7fe fde0 	bl	80001e4 <strlen>
 8001624:	4603      	mov	r3, r0
 8001626:	461a      	mov	r2, r3
 8001628:	2100      	movs	r1, #0
 800162a:	480b      	ldr	r0, [pc, #44]	; (8001658 <getAvailableMemory+0x7c>)
 800162c:	f004 fcfe 	bl	800602c <memset>
	memset((char *)cmdArg, '\0', strlen((char *)cmdArg));
 8001630:	480a      	ldr	r0, [pc, #40]	; (800165c <getAvailableMemory+0x80>)
 8001632:	f7fe fdd7 	bl	80001e4 <strlen>
 8001636:	4603      	mov	r3, r0
 8001638:	461a      	mov	r2, r3
 800163a:	2100      	movs	r1, #0
 800163c:	4807      	ldr	r0, [pc, #28]	; (800165c <getAvailableMemory+0x80>)
 800163e:	f004 fcf5 	bl	800602c <memset>
	return availableMem;
 8001642:	697b      	ldr	r3, [r7, #20]
}
 8001644:	4618      	mov	r0, r3
 8001646:	3720      	adds	r7, #32
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	0007ffff 	.word	0x0007ffff
 8001650:	08006ac0 	.word	0x08006ac0
 8001654:	200000f0 	.word	0x200000f0
 8001658:	2000020c 	.word	0x2000020c
 800165c:	20000240 	.word	0x20000240

08001660 <HAL_UART_RxCpltCallback>:




void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001660:	b580      	push	{r7, lr}
 8001662:	b084      	sub	sp, #16
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
	int length = (sizeof(cmd)/sizeof(cmd[0]));
 8001668:	2332      	movs	r3, #50	; 0x32
 800166a:	60fb      	str	r3, [r7, #12]
	//Re-enable UART RX interrupt
	//HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
	HAL_UART_Receive_IT(&huart1, rxData, 1);
 800166c:	2201      	movs	r2, #1
 800166e:	494e      	ldr	r1, [pc, #312]	; (80017a8 <HAL_UART_RxCpltCallback+0x148>)
 8001670:	484e      	ldr	r0, [pc, #312]	; (80017ac <HAL_UART_RxCpltCallback+0x14c>)
 8001672:	f003 f955 	bl	8004920 <HAL_UART_Receive_IT>
//	HAL_UART_Transmit_IT(&huart1, rxData, 1);


	if(executeCmd){
 8001676:	4b4e      	ldr	r3, [pc, #312]	; (80017b0 <HAL_UART_RxCpltCallback+0x150>)
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d027      	beq.n	80016ce <HAL_UART_RxCpltCallback+0x6e>
		if(store){
 800167e:	4b4d      	ldr	r3, [pc, #308]	; (80017b4 <HAL_UART_RxCpltCallback+0x154>)
 8001680:	781b      	ldrb	r3, [r3, #0]
 8001682:	2b00      	cmp	r3, #0
 8001684:	f000 808b 	beq.w	800179e <HAL_UART_RxCpltCallback+0x13e>
			if(rxData[0] != EOT){
 8001688:	4b47      	ldr	r3, [pc, #284]	; (80017a8 <HAL_UART_RxCpltCallback+0x148>)
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	2b04      	cmp	r3, #4
 800168e:	d00b      	beq.n	80016a8 <HAL_UART_RxCpltCallback+0x48>
				file[n] = rxData[0];
 8001690:	4b49      	ldr	r3, [pc, #292]	; (80017b8 <HAL_UART_RxCpltCallback+0x158>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a44      	ldr	r2, [pc, #272]	; (80017a8 <HAL_UART_RxCpltCallback+0x148>)
 8001696:	7811      	ldrb	r1, [r2, #0]
 8001698:	4a48      	ldr	r2, [pc, #288]	; (80017bc <HAL_UART_RxCpltCallback+0x15c>)
 800169a:	54d1      	strb	r1, [r2, r3]
				n++;
 800169c:	4b46      	ldr	r3, [pc, #280]	; (80017b8 <HAL_UART_RxCpltCallback+0x158>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	3301      	adds	r3, #1
 80016a2:	4a45      	ldr	r2, [pc, #276]	; (80017b8 <HAL_UART_RxCpltCallback+0x158>)
 80016a4:	6013      	str	r3, [r2, #0]
			}else{
				//Do nothing
			}
		}
	}
}
 80016a6:	e07a      	b.n	800179e <HAL_UART_RxCpltCallback+0x13e>
				file[n] = rxData[0];	//Store the EOT from the incoming file
 80016a8:	4b43      	ldr	r3, [pc, #268]	; (80017b8 <HAL_UART_RxCpltCallback+0x158>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a3e      	ldr	r2, [pc, #248]	; (80017a8 <HAL_UART_RxCpltCallback+0x148>)
 80016ae:	7811      	ldrb	r1, [r2, #0]
 80016b0:	4a42      	ldr	r2, [pc, #264]	; (80017bc <HAL_UART_RxCpltCallback+0x15c>)
 80016b2:	54d1      	strb	r1, [r2, r3]
				n = 0;
 80016b4:	4b40      	ldr	r3, [pc, #256]	; (80017b8 <HAL_UART_RxCpltCallback+0x158>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	601a      	str	r2, [r3, #0]
				executeCmd = 0;
 80016ba:	4b3d      	ldr	r3, [pc, #244]	; (80017b0 <HAL_UART_RxCpltCallback+0x150>)
 80016bc:	2200      	movs	r2, #0
 80016be:	701a      	strb	r2, [r3, #0]
				store = 0;
 80016c0:	4b3c      	ldr	r3, [pc, #240]	; (80017b4 <HAL_UART_RxCpltCallback+0x154>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	701a      	strb	r2, [r3, #0]
				fileReceived = 1;
 80016c6:	4b3e      	ldr	r3, [pc, #248]	; (80017c0 <HAL_UART_RxCpltCallback+0x160>)
 80016c8:	2201      	movs	r2, #1
 80016ca:	701a      	strb	r2, [r3, #0]
}
 80016cc:	e067      	b.n	800179e <HAL_UART_RxCpltCallback+0x13e>
		if(word == 0){
 80016ce:	4b3d      	ldr	r3, [pc, #244]	; (80017c4 <HAL_UART_RxCpltCallback+0x164>)
 80016d0:	781b      	ldrb	r3, [r3, #0]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d130      	bne.n	8001738 <HAL_UART_RxCpltCallback+0xd8>
			/*}else */if(rxData[0] == NL){
 80016d6:	4b34      	ldr	r3, [pc, #208]	; (80017a8 <HAL_UART_RxCpltCallback+0x148>)
 80016d8:	781b      	ldrb	r3, [r3, #0]
 80016da:	2b0d      	cmp	r3, #13
 80016dc:	d05f      	beq.n	800179e <HAL_UART_RxCpltCallback+0x13e>
			}else if(rxData[0] == CR){
 80016de:	4b32      	ldr	r3, [pc, #200]	; (80017a8 <HAL_UART_RxCpltCallback+0x148>)
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	2b0a      	cmp	r3, #10
 80016e4:	d109      	bne.n	80016fa <HAL_UART_RxCpltCallback+0x9a>
				executeCmd = 1;//Execute Command
 80016e6:	4b32      	ldr	r3, [pc, #200]	; (80017b0 <HAL_UART_RxCpltCallback+0x150>)
 80016e8:	2201      	movs	r2, #1
 80016ea:	701a      	strb	r2, [r3, #0]
				i = 0;
 80016ec:	4b36      	ldr	r3, [pc, #216]	; (80017c8 <HAL_UART_RxCpltCallback+0x168>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	701a      	strb	r2, [r3, #0]
				a = 0;
 80016f2:	4b36      	ldr	r3, [pc, #216]	; (80017cc <HAL_UART_RxCpltCallback+0x16c>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	701a      	strb	r2, [r3, #0]
}
 80016f8:	e051      	b.n	800179e <HAL_UART_RxCpltCallback+0x13e>
			}else if(rxData[0] != SPACE){
 80016fa:	4b2b      	ldr	r3, [pc, #172]	; (80017a8 <HAL_UART_RxCpltCallback+0x148>)
 80016fc:	781b      	ldrb	r3, [r3, #0]
 80016fe:	2b20      	cmp	r3, #32
 8001700:	d016      	beq.n	8001730 <HAL_UART_RxCpltCallback+0xd0>
				cmd[i] = rxData[0];
 8001702:	4b31      	ldr	r3, [pc, #196]	; (80017c8 <HAL_UART_RxCpltCallback+0x168>)
 8001704:	781b      	ldrb	r3, [r3, #0]
 8001706:	461a      	mov	r2, r3
 8001708:	4b27      	ldr	r3, [pc, #156]	; (80017a8 <HAL_UART_RxCpltCallback+0x148>)
 800170a:	7819      	ldrb	r1, [r3, #0]
 800170c:	4b30      	ldr	r3, [pc, #192]	; (80017d0 <HAL_UART_RxCpltCallback+0x170>)
 800170e:	5499      	strb	r1, [r3, r2]
				i++;
 8001710:	4b2d      	ldr	r3, [pc, #180]	; (80017c8 <HAL_UART_RxCpltCallback+0x168>)
 8001712:	781b      	ldrb	r3, [r3, #0]
 8001714:	3301      	adds	r3, #1
 8001716:	b2da      	uxtb	r2, r3
 8001718:	4b2b      	ldr	r3, [pc, #172]	; (80017c8 <HAL_UART_RxCpltCallback+0x168>)
 800171a:	701a      	strb	r2, [r3, #0]
				if(i > length){
 800171c:	4b2a      	ldr	r3, [pc, #168]	; (80017c8 <HAL_UART_RxCpltCallback+0x168>)
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	461a      	mov	r2, r3
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	4293      	cmp	r3, r2
 8001726:	da3a      	bge.n	800179e <HAL_UART_RxCpltCallback+0x13e>
					i = 0;
 8001728:	4b27      	ldr	r3, [pc, #156]	; (80017c8 <HAL_UART_RxCpltCallback+0x168>)
 800172a:	2200      	movs	r2, #0
 800172c:	701a      	strb	r2, [r3, #0]
}
 800172e:	e036      	b.n	800179e <HAL_UART_RxCpltCallback+0x13e>
				word = 1;
 8001730:	4b24      	ldr	r3, [pc, #144]	; (80017c4 <HAL_UART_RxCpltCallback+0x164>)
 8001732:	2201      	movs	r2, #1
 8001734:	701a      	strb	r2, [r3, #0]
}
 8001736:	e032      	b.n	800179e <HAL_UART_RxCpltCallback+0x13e>
		}else if(word == 1){
 8001738:	4b22      	ldr	r3, [pc, #136]	; (80017c4 <HAL_UART_RxCpltCallback+0x164>)
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	2b01      	cmp	r3, #1
 800173e:	d12e      	bne.n	800179e <HAL_UART_RxCpltCallback+0x13e>
			/*}else*/ if(rxData[0] == NL){
 8001740:	4b19      	ldr	r3, [pc, #100]	; (80017a8 <HAL_UART_RxCpltCallback+0x148>)
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	2b0d      	cmp	r3, #13
 8001746:	d02a      	beq.n	800179e <HAL_UART_RxCpltCallback+0x13e>
			}else if(rxData[0] == CR){
 8001748:	4b17      	ldr	r3, [pc, #92]	; (80017a8 <HAL_UART_RxCpltCallback+0x148>)
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	2b0a      	cmp	r3, #10
 800174e:	d10c      	bne.n	800176a <HAL_UART_RxCpltCallback+0x10a>
				executeCmd = 1;//Execute Command
 8001750:	4b17      	ldr	r3, [pc, #92]	; (80017b0 <HAL_UART_RxCpltCallback+0x150>)
 8001752:	2201      	movs	r2, #1
 8001754:	701a      	strb	r2, [r3, #0]
				word = 0;
 8001756:	4b1b      	ldr	r3, [pc, #108]	; (80017c4 <HAL_UART_RxCpltCallback+0x164>)
 8001758:	2200      	movs	r2, #0
 800175a:	701a      	strb	r2, [r3, #0]
				i = 0;
 800175c:	4b1a      	ldr	r3, [pc, #104]	; (80017c8 <HAL_UART_RxCpltCallback+0x168>)
 800175e:	2200      	movs	r2, #0
 8001760:	701a      	strb	r2, [r3, #0]
				a = 0;
 8001762:	4b1a      	ldr	r3, [pc, #104]	; (80017cc <HAL_UART_RxCpltCallback+0x16c>)
 8001764:	2200      	movs	r2, #0
 8001766:	701a      	strb	r2, [r3, #0]
}
 8001768:	e019      	b.n	800179e <HAL_UART_RxCpltCallback+0x13e>
			}else if(rxData[0] != SPACE){
 800176a:	4b0f      	ldr	r3, [pc, #60]	; (80017a8 <HAL_UART_RxCpltCallback+0x148>)
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	2b20      	cmp	r3, #32
 8001770:	d015      	beq.n	800179e <HAL_UART_RxCpltCallback+0x13e>
				cmdArg[a] = rxData[0];
 8001772:	4b16      	ldr	r3, [pc, #88]	; (80017cc <HAL_UART_RxCpltCallback+0x16c>)
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	461a      	mov	r2, r3
 8001778:	4b0b      	ldr	r3, [pc, #44]	; (80017a8 <HAL_UART_RxCpltCallback+0x148>)
 800177a:	7819      	ldrb	r1, [r3, #0]
 800177c:	4b15      	ldr	r3, [pc, #84]	; (80017d4 <HAL_UART_RxCpltCallback+0x174>)
 800177e:	5499      	strb	r1, [r3, r2]
				a++;
 8001780:	4b12      	ldr	r3, [pc, #72]	; (80017cc <HAL_UART_RxCpltCallback+0x16c>)
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	3301      	adds	r3, #1
 8001786:	b2da      	uxtb	r2, r3
 8001788:	4b10      	ldr	r3, [pc, #64]	; (80017cc <HAL_UART_RxCpltCallback+0x16c>)
 800178a:	701a      	strb	r2, [r3, #0]
				if(a > length){
 800178c:	4b0f      	ldr	r3, [pc, #60]	; (80017cc <HAL_UART_RxCpltCallback+0x16c>)
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	461a      	mov	r2, r3
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	4293      	cmp	r3, r2
 8001796:	da02      	bge.n	800179e <HAL_UART_RxCpltCallback+0x13e>
					a = 0;
 8001798:	4b0c      	ldr	r3, [pc, #48]	; (80017cc <HAL_UART_RxCpltCallback+0x16c>)
 800179a:	2200      	movs	r2, #0
 800179c:	701a      	strb	r2, [r3, #0]
}
 800179e:	bf00      	nop
 80017a0:	3710      	adds	r7, #16
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	200001f8 	.word	0x200001f8
 80017ac:	200000f0 	.word	0x200000f0
 80017b0:	20000288 	.word	0x20000288
 80017b4:	20000837 	.word	0x20000837
 80017b8:	2000083c 	.word	0x2000083c
 80017bc:	200002f0 	.word	0x200002f0
 80017c0:	20000838 	.word	0x20000838
 80017c4:	2000028b 	.word	0x2000028b
 80017c8:	20000289 	.word	0x20000289
 80017cc:	2000028a 	.word	0x2000028a
 80017d0:	2000020c 	.word	0x2000020c
 80017d4:	20000240 	.word	0x20000240

080017d8 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 80017d8:	b480      	push	{r7}
 80017da:	b083      	sub	sp, #12
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
	//Do nothing
}
 80017e0:	bf00      	nop
 80017e2:	370c      	adds	r7, #12
 80017e4:	46bd      	mov	sp, r7
 80017e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ea:	4770      	bx	lr

080017ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017f0:	b672      	cpsid	i
}
 80017f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017f4:	e7fe      	b.n	80017f4 <Error_Handler+0x8>
	...

080017f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b083      	sub	sp, #12
 80017fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017fe:	4b0f      	ldr	r3, [pc, #60]	; (800183c <HAL_MspInit+0x44>)
 8001800:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001802:	4a0e      	ldr	r2, [pc, #56]	; (800183c <HAL_MspInit+0x44>)
 8001804:	f043 0301 	orr.w	r3, r3, #1
 8001808:	6613      	str	r3, [r2, #96]	; 0x60
 800180a:	4b0c      	ldr	r3, [pc, #48]	; (800183c <HAL_MspInit+0x44>)
 800180c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800180e:	f003 0301 	and.w	r3, r3, #1
 8001812:	607b      	str	r3, [r7, #4]
 8001814:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001816:	4b09      	ldr	r3, [pc, #36]	; (800183c <HAL_MspInit+0x44>)
 8001818:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800181a:	4a08      	ldr	r2, [pc, #32]	; (800183c <HAL_MspInit+0x44>)
 800181c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001820:	6593      	str	r3, [r2, #88]	; 0x58
 8001822:	4b06      	ldr	r3, [pc, #24]	; (800183c <HAL_MspInit+0x44>)
 8001824:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001826:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800182a:	603b      	str	r3, [r7, #0]
 800182c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800182e:	bf00      	nop
 8001830:	370c      	adds	r7, #12
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr
 800183a:	bf00      	nop
 800183c:	40021000 	.word	0x40021000

08001840 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b08a      	sub	sp, #40	; 0x28
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001848:	f107 0314 	add.w	r3, r7, #20
 800184c:	2200      	movs	r2, #0
 800184e:	601a      	str	r2, [r3, #0]
 8001850:	605a      	str	r2, [r3, #4]
 8001852:	609a      	str	r2, [r3, #8]
 8001854:	60da      	str	r2, [r3, #12]
 8001856:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a17      	ldr	r2, [pc, #92]	; (80018bc <HAL_SPI_MspInit+0x7c>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d128      	bne.n	80018b4 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001862:	4b17      	ldr	r3, [pc, #92]	; (80018c0 <HAL_SPI_MspInit+0x80>)
 8001864:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001866:	4a16      	ldr	r2, [pc, #88]	; (80018c0 <HAL_SPI_MspInit+0x80>)
 8001868:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800186c:	6613      	str	r3, [r2, #96]	; 0x60
 800186e:	4b14      	ldr	r3, [pc, #80]	; (80018c0 <HAL_SPI_MspInit+0x80>)
 8001870:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001872:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001876:	613b      	str	r3, [r7, #16]
 8001878:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800187a:	4b11      	ldr	r3, [pc, #68]	; (80018c0 <HAL_SPI_MspInit+0x80>)
 800187c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800187e:	4a10      	ldr	r2, [pc, #64]	; (80018c0 <HAL_SPI_MspInit+0x80>)
 8001880:	f043 0301 	orr.w	r3, r3, #1
 8001884:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001886:	4b0e      	ldr	r3, [pc, #56]	; (80018c0 <HAL_SPI_MspInit+0x80>)
 8001888:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800188a:	f003 0301 	and.w	r3, r3, #1
 800188e:	60fb      	str	r3, [r7, #12]
 8001890:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001892:	23e0      	movs	r3, #224	; 0xe0
 8001894:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001896:	2302      	movs	r3, #2
 8001898:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189a:	2300      	movs	r3, #0
 800189c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800189e:	2303      	movs	r3, #3
 80018a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80018a2:	2305      	movs	r3, #5
 80018a4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018a6:	f107 0314 	add.w	r3, r7, #20
 80018aa:	4619      	mov	r1, r3
 80018ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018b0:	f000 fb88 	bl	8001fc4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80018b4:	bf00      	nop
 80018b6:	3728      	adds	r7, #40	; 0x28
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	40013000 	.word	0x40013000
 80018c0:	40021000 	.word	0x40021000

080018c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b0ae      	sub	sp, #184	; 0xb8
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018cc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80018d0:	2200      	movs	r2, #0
 80018d2:	601a      	str	r2, [r3, #0]
 80018d4:	605a      	str	r2, [r3, #4]
 80018d6:	609a      	str	r2, [r3, #8]
 80018d8:	60da      	str	r2, [r3, #12]
 80018da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018dc:	f107 031c 	add.w	r3, r7, #28
 80018e0:	2288      	movs	r2, #136	; 0x88
 80018e2:	2100      	movs	r1, #0
 80018e4:	4618      	mov	r0, r3
 80018e6:	f004 fba1 	bl	800602c <memset>
  if(huart->Instance==USART1)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4a47      	ldr	r2, [pc, #284]	; (8001a0c <HAL_UART_MspInit+0x148>)
 80018f0:	4293      	cmp	r3, r2
 80018f2:	d145      	bne.n	8001980 <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80018f4:	2301      	movs	r3, #1
 80018f6:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80018f8:	2300      	movs	r3, #0
 80018fa:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018fc:	f107 031c 	add.w	r3, r7, #28
 8001900:	4618      	mov	r0, r3
 8001902:	f001 fb85 	bl	8003010 <HAL_RCCEx_PeriphCLKConfig>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	d001      	beq.n	8001910 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800190c:	f7ff ff6e 	bl	80017ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001910:	4b3f      	ldr	r3, [pc, #252]	; (8001a10 <HAL_UART_MspInit+0x14c>)
 8001912:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001914:	4a3e      	ldr	r2, [pc, #248]	; (8001a10 <HAL_UART_MspInit+0x14c>)
 8001916:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800191a:	6613      	str	r3, [r2, #96]	; 0x60
 800191c:	4b3c      	ldr	r3, [pc, #240]	; (8001a10 <HAL_UART_MspInit+0x14c>)
 800191e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001920:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001924:	61bb      	str	r3, [r7, #24]
 8001926:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001928:	4b39      	ldr	r3, [pc, #228]	; (8001a10 <HAL_UART_MspInit+0x14c>)
 800192a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800192c:	4a38      	ldr	r2, [pc, #224]	; (8001a10 <HAL_UART_MspInit+0x14c>)
 800192e:	f043 0301 	orr.w	r3, r3, #1
 8001932:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001934:	4b36      	ldr	r3, [pc, #216]	; (8001a10 <HAL_UART_MspInit+0x14c>)
 8001936:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001938:	f003 0301 	and.w	r3, r3, #1
 800193c:	617b      	str	r3, [r7, #20]
 800193e:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001940:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001944:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001948:	2302      	movs	r3, #2
 800194a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194e:	2300      	movs	r3, #0
 8001950:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001954:	2303      	movs	r3, #3
 8001956:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800195a:	2307      	movs	r3, #7
 800195c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001960:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001964:	4619      	mov	r1, r3
 8001966:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800196a:	f000 fb2b 	bl	8001fc4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800196e:	2200      	movs	r2, #0
 8001970:	2100      	movs	r1, #0
 8001972:	2025      	movs	r0, #37	; 0x25
 8001974:	f000 fa71 	bl	8001e5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001978:	2025      	movs	r0, #37	; 0x25
 800197a:	f000 fa8a 	bl	8001e92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800197e:	e040      	b.n	8001a02 <HAL_UART_MspInit+0x13e>
  else if(huart->Instance==USART2)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a23      	ldr	r2, [pc, #140]	; (8001a14 <HAL_UART_MspInit+0x150>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d13b      	bne.n	8001a02 <HAL_UART_MspInit+0x13e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800198a:	2302      	movs	r3, #2
 800198c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800198e:	2300      	movs	r3, #0
 8001990:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001992:	f107 031c 	add.w	r3, r7, #28
 8001996:	4618      	mov	r0, r3
 8001998:	f001 fb3a 	bl	8003010 <HAL_RCCEx_PeriphCLKConfig>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d001      	beq.n	80019a6 <HAL_UART_MspInit+0xe2>
      Error_Handler();
 80019a2:	f7ff ff23 	bl	80017ec <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80019a6:	4b1a      	ldr	r3, [pc, #104]	; (8001a10 <HAL_UART_MspInit+0x14c>)
 80019a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019aa:	4a19      	ldr	r2, [pc, #100]	; (8001a10 <HAL_UART_MspInit+0x14c>)
 80019ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019b0:	6593      	str	r3, [r2, #88]	; 0x58
 80019b2:	4b17      	ldr	r3, [pc, #92]	; (8001a10 <HAL_UART_MspInit+0x14c>)
 80019b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019ba:	613b      	str	r3, [r7, #16]
 80019bc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019be:	4b14      	ldr	r3, [pc, #80]	; (8001a10 <HAL_UART_MspInit+0x14c>)
 80019c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019c2:	4a13      	ldr	r2, [pc, #76]	; (8001a10 <HAL_UART_MspInit+0x14c>)
 80019c4:	f043 0301 	orr.w	r3, r3, #1
 80019c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019ca:	4b11      	ldr	r3, [pc, #68]	; (8001a10 <HAL_UART_MspInit+0x14c>)
 80019cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019ce:	f003 0301 	and.w	r3, r3, #1
 80019d2:	60fb      	str	r3, [r7, #12]
 80019d4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80019d6:	230c      	movs	r3, #12
 80019d8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019dc:	2302      	movs	r3, #2
 80019de:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e2:	2300      	movs	r3, #0
 80019e4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019e8:	2303      	movs	r3, #3
 80019ea:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80019ee:	2307      	movs	r3, #7
 80019f0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019f4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80019f8:	4619      	mov	r1, r3
 80019fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019fe:	f000 fae1 	bl	8001fc4 <HAL_GPIO_Init>
}
 8001a02:	bf00      	nop
 8001a04:	37b8      	adds	r7, #184	; 0xb8
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	40013800 	.word	0x40013800
 8001a10:	40021000 	.word	0x40021000
 8001a14:	40004400 	.word	0x40004400

08001a18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a1c:	e7fe      	b.n	8001a1c <NMI_Handler+0x4>

08001a1e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a1e:	b480      	push	{r7}
 8001a20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a22:	e7fe      	b.n	8001a22 <HardFault_Handler+0x4>

08001a24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a24:	b480      	push	{r7}
 8001a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a28:	e7fe      	b.n	8001a28 <MemManage_Handler+0x4>

08001a2a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a2a:	b480      	push	{r7}
 8001a2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a2e:	e7fe      	b.n	8001a2e <BusFault_Handler+0x4>

08001a30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a34:	e7fe      	b.n	8001a34 <UsageFault_Handler+0x4>

08001a36 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a36:	b480      	push	{r7}
 8001a38:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a3a:	bf00      	nop
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a42:	4770      	bx	lr

08001a44 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a48:	bf00      	nop
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr

08001a52 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a52:	b480      	push	{r7}
 8001a54:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a56:	bf00      	nop
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5e:	4770      	bx	lr

08001a60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a64:	f000 f8da 	bl	8001c1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a68:	bf00      	nop
 8001a6a:	bd80      	pop	{r7, pc}

08001a6c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001a70:	4802      	ldr	r0, [pc, #8]	; (8001a7c <USART1_IRQHandler+0x10>)
 8001a72:	f002 ffab 	bl	80049cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001a76:	bf00      	nop
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	200000f0 	.word	0x200000f0

08001a80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b086      	sub	sp, #24
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a88:	4a14      	ldr	r2, [pc, #80]	; (8001adc <_sbrk+0x5c>)
 8001a8a:	4b15      	ldr	r3, [pc, #84]	; (8001ae0 <_sbrk+0x60>)
 8001a8c:	1ad3      	subs	r3, r2, r3
 8001a8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a94:	4b13      	ldr	r3, [pc, #76]	; (8001ae4 <_sbrk+0x64>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d102      	bne.n	8001aa2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a9c:	4b11      	ldr	r3, [pc, #68]	; (8001ae4 <_sbrk+0x64>)
 8001a9e:	4a12      	ldr	r2, [pc, #72]	; (8001ae8 <_sbrk+0x68>)
 8001aa0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001aa2:	4b10      	ldr	r3, [pc, #64]	; (8001ae4 <_sbrk+0x64>)
 8001aa4:	681a      	ldr	r2, [r3, #0]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	4413      	add	r3, r2
 8001aaa:	693a      	ldr	r2, [r7, #16]
 8001aac:	429a      	cmp	r2, r3
 8001aae:	d207      	bcs.n	8001ac0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ab0:	f004 fa84 	bl	8005fbc <__errno>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	220c      	movs	r2, #12
 8001ab8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001aba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001abe:	e009      	b.n	8001ad4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ac0:	4b08      	ldr	r3, [pc, #32]	; (8001ae4 <_sbrk+0x64>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ac6:	4b07      	ldr	r3, [pc, #28]	; (8001ae4 <_sbrk+0x64>)
 8001ac8:	681a      	ldr	r2, [r3, #0]
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	4413      	add	r3, r2
 8001ace:	4a05      	ldr	r2, [pc, #20]	; (8001ae4 <_sbrk+0x64>)
 8001ad0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ad2:	68fb      	ldr	r3, [r7, #12]
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	3718      	adds	r7, #24
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	20018000 	.word	0x20018000
 8001ae0:	00000400 	.word	0x00000400
 8001ae4:	20000840 	.word	0x20000840
 8001ae8:	20000858 	.word	0x20000858

08001aec <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001af0:	4b06      	ldr	r3, [pc, #24]	; (8001b0c <SystemInit+0x20>)
 8001af2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001af6:	4a05      	ldr	r2, [pc, #20]	; (8001b0c <SystemInit+0x20>)
 8001af8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001afc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001b00:	bf00      	nop
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr
 8001b0a:	bf00      	nop
 8001b0c:	e000ed00 	.word	0xe000ed00

08001b10 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001b10:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b48 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b14:	f7ff ffea 	bl	8001aec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b18:	480c      	ldr	r0, [pc, #48]	; (8001b4c <LoopForever+0x6>)
  ldr r1, =_edata
 8001b1a:	490d      	ldr	r1, [pc, #52]	; (8001b50 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001b1c:	4a0d      	ldr	r2, [pc, #52]	; (8001b54 <LoopForever+0xe>)
  movs r3, #0
 8001b1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b20:	e002      	b.n	8001b28 <LoopCopyDataInit>

08001b22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b26:	3304      	adds	r3, #4

08001b28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b2c:	d3f9      	bcc.n	8001b22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b2e:	4a0a      	ldr	r2, [pc, #40]	; (8001b58 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001b30:	4c0a      	ldr	r4, [pc, #40]	; (8001b5c <LoopForever+0x16>)
  movs r3, #0
 8001b32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b34:	e001      	b.n	8001b3a <LoopFillZerobss>

08001b36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b38:	3204      	adds	r2, #4

08001b3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b3c:	d3fb      	bcc.n	8001b36 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b3e:	f004 fa43 	bl	8005fc8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001b42:	f7fe fd2f 	bl	80005a4 <main>

08001b46 <LoopForever>:

LoopForever:
    b LoopForever
 8001b46:	e7fe      	b.n	8001b46 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001b48:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001b4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b50:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001b54:	08006c64 	.word	0x08006c64
  ldr r2, =_sbss
 8001b58:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001b5c:	20000858 	.word	0x20000858

08001b60 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001b60:	e7fe      	b.n	8001b60 <ADC1_2_IRQHandler>
	...

08001b64 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b6e:	4b0c      	ldr	r3, [pc, #48]	; (8001ba0 <HAL_Init+0x3c>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4a0b      	ldr	r2, [pc, #44]	; (8001ba0 <HAL_Init+0x3c>)
 8001b74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b78:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b7a:	2003      	movs	r0, #3
 8001b7c:	f000 f962 	bl	8001e44 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b80:	2000      	movs	r0, #0
 8001b82:	f000 f80f 	bl	8001ba4 <HAL_InitTick>
 8001b86:	4603      	mov	r3, r0
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d002      	beq.n	8001b92 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	71fb      	strb	r3, [r7, #7]
 8001b90:	e001      	b.n	8001b96 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001b92:	f7ff fe31 	bl	80017f8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001b96:	79fb      	ldrb	r3, [r7, #7]
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	3708      	adds	r7, #8
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	40022000 	.word	0x40022000

08001ba4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b084      	sub	sp, #16
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001bac:	2300      	movs	r3, #0
 8001bae:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001bb0:	4b17      	ldr	r3, [pc, #92]	; (8001c10 <HAL_InitTick+0x6c>)
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d023      	beq.n	8001c00 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001bb8:	4b16      	ldr	r3, [pc, #88]	; (8001c14 <HAL_InitTick+0x70>)
 8001bba:	681a      	ldr	r2, [r3, #0]
 8001bbc:	4b14      	ldr	r3, [pc, #80]	; (8001c10 <HAL_InitTick+0x6c>)
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bc6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bca:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f000 f96d 	bl	8001eae <HAL_SYSTICK_Config>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d10f      	bne.n	8001bfa <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2b0f      	cmp	r3, #15
 8001bde:	d809      	bhi.n	8001bf4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001be0:	2200      	movs	r2, #0
 8001be2:	6879      	ldr	r1, [r7, #4]
 8001be4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001be8:	f000 f937 	bl	8001e5a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001bec:	4a0a      	ldr	r2, [pc, #40]	; (8001c18 <HAL_InitTick+0x74>)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	6013      	str	r3, [r2, #0]
 8001bf2:	e007      	b.n	8001c04 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	73fb      	strb	r3, [r7, #15]
 8001bf8:	e004      	b.n	8001c04 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	73fb      	strb	r3, [r7, #15]
 8001bfe:	e001      	b.n	8001c04 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001c00:	2301      	movs	r3, #1
 8001c02:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001c04:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	3710      	adds	r7, #16
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	20000008 	.word	0x20000008
 8001c14:	20000000 	.word	0x20000000
 8001c18:	20000004 	.word	0x20000004

08001c1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c20:	4b06      	ldr	r3, [pc, #24]	; (8001c3c <HAL_IncTick+0x20>)
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	461a      	mov	r2, r3
 8001c26:	4b06      	ldr	r3, [pc, #24]	; (8001c40 <HAL_IncTick+0x24>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4413      	add	r3, r2
 8001c2c:	4a04      	ldr	r2, [pc, #16]	; (8001c40 <HAL_IncTick+0x24>)
 8001c2e:	6013      	str	r3, [r2, #0]
}
 8001c30:	bf00      	nop
 8001c32:	46bd      	mov	sp, r7
 8001c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c38:	4770      	bx	lr
 8001c3a:	bf00      	nop
 8001c3c:	20000008 	.word	0x20000008
 8001c40:	20000844 	.word	0x20000844

08001c44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  return uwTick;
 8001c48:	4b03      	ldr	r3, [pc, #12]	; (8001c58 <HAL_GetTick+0x14>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
}
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr
 8001c56:	bf00      	nop
 8001c58:	20000844 	.word	0x20000844

08001c5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b084      	sub	sp, #16
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c64:	f7ff ffee 	bl	8001c44 <HAL_GetTick>
 8001c68:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001c74:	d005      	beq.n	8001c82 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001c76:	4b0a      	ldr	r3, [pc, #40]	; (8001ca0 <HAL_Delay+0x44>)
 8001c78:	781b      	ldrb	r3, [r3, #0]
 8001c7a:	461a      	mov	r2, r3
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	4413      	add	r3, r2
 8001c80:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c82:	bf00      	nop
 8001c84:	f7ff ffde 	bl	8001c44 <HAL_GetTick>
 8001c88:	4602      	mov	r2, r0
 8001c8a:	68bb      	ldr	r3, [r7, #8]
 8001c8c:	1ad3      	subs	r3, r2, r3
 8001c8e:	68fa      	ldr	r2, [r7, #12]
 8001c90:	429a      	cmp	r2, r3
 8001c92:	d8f7      	bhi.n	8001c84 <HAL_Delay+0x28>
  {
  }
}
 8001c94:	bf00      	nop
 8001c96:	bf00      	nop
 8001c98:	3710      	adds	r7, #16
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	20000008 	.word	0x20000008

08001ca4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b085      	sub	sp, #20
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	f003 0307 	and.w	r3, r3, #7
 8001cb2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cb4:	4b0c      	ldr	r3, [pc, #48]	; (8001ce8 <__NVIC_SetPriorityGrouping+0x44>)
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cba:	68ba      	ldr	r2, [r7, #8]
 8001cbc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ccc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001cd0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cd6:	4a04      	ldr	r2, [pc, #16]	; (8001ce8 <__NVIC_SetPriorityGrouping+0x44>)
 8001cd8:	68bb      	ldr	r3, [r7, #8]
 8001cda:	60d3      	str	r3, [r2, #12]
}
 8001cdc:	bf00      	nop
 8001cde:	3714      	adds	r7, #20
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce6:	4770      	bx	lr
 8001ce8:	e000ed00 	.word	0xe000ed00

08001cec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001cf0:	4b04      	ldr	r3, [pc, #16]	; (8001d04 <__NVIC_GetPriorityGrouping+0x18>)
 8001cf2:	68db      	ldr	r3, [r3, #12]
 8001cf4:	0a1b      	lsrs	r3, r3, #8
 8001cf6:	f003 0307 	and.w	r3, r3, #7
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d02:	4770      	bx	lr
 8001d04:	e000ed00 	.word	0xe000ed00

08001d08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b083      	sub	sp, #12
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	4603      	mov	r3, r0
 8001d10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	db0b      	blt.n	8001d32 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d1a:	79fb      	ldrb	r3, [r7, #7]
 8001d1c:	f003 021f 	and.w	r2, r3, #31
 8001d20:	4907      	ldr	r1, [pc, #28]	; (8001d40 <__NVIC_EnableIRQ+0x38>)
 8001d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d26:	095b      	lsrs	r3, r3, #5
 8001d28:	2001      	movs	r0, #1
 8001d2a:	fa00 f202 	lsl.w	r2, r0, r2
 8001d2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d32:	bf00      	nop
 8001d34:	370c      	adds	r7, #12
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	e000e100 	.word	0xe000e100

08001d44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b083      	sub	sp, #12
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	6039      	str	r1, [r7, #0]
 8001d4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	db0a      	blt.n	8001d6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	b2da      	uxtb	r2, r3
 8001d5c:	490c      	ldr	r1, [pc, #48]	; (8001d90 <__NVIC_SetPriority+0x4c>)
 8001d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d62:	0112      	lsls	r2, r2, #4
 8001d64:	b2d2      	uxtb	r2, r2
 8001d66:	440b      	add	r3, r1
 8001d68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d6c:	e00a      	b.n	8001d84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	b2da      	uxtb	r2, r3
 8001d72:	4908      	ldr	r1, [pc, #32]	; (8001d94 <__NVIC_SetPriority+0x50>)
 8001d74:	79fb      	ldrb	r3, [r7, #7]
 8001d76:	f003 030f 	and.w	r3, r3, #15
 8001d7a:	3b04      	subs	r3, #4
 8001d7c:	0112      	lsls	r2, r2, #4
 8001d7e:	b2d2      	uxtb	r2, r2
 8001d80:	440b      	add	r3, r1
 8001d82:	761a      	strb	r2, [r3, #24]
}
 8001d84:	bf00      	nop
 8001d86:	370c      	adds	r7, #12
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8e:	4770      	bx	lr
 8001d90:	e000e100 	.word	0xe000e100
 8001d94:	e000ed00 	.word	0xe000ed00

08001d98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b089      	sub	sp, #36	; 0x24
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	60f8      	str	r0, [r7, #12]
 8001da0:	60b9      	str	r1, [r7, #8]
 8001da2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	f003 0307 	and.w	r3, r3, #7
 8001daa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dac:	69fb      	ldr	r3, [r7, #28]
 8001dae:	f1c3 0307 	rsb	r3, r3, #7
 8001db2:	2b04      	cmp	r3, #4
 8001db4:	bf28      	it	cs
 8001db6:	2304      	movcs	r3, #4
 8001db8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dba:	69fb      	ldr	r3, [r7, #28]
 8001dbc:	3304      	adds	r3, #4
 8001dbe:	2b06      	cmp	r3, #6
 8001dc0:	d902      	bls.n	8001dc8 <NVIC_EncodePriority+0x30>
 8001dc2:	69fb      	ldr	r3, [r7, #28]
 8001dc4:	3b03      	subs	r3, #3
 8001dc6:	e000      	b.n	8001dca <NVIC_EncodePriority+0x32>
 8001dc8:	2300      	movs	r3, #0
 8001dca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dcc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001dd0:	69bb      	ldr	r3, [r7, #24]
 8001dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd6:	43da      	mvns	r2, r3
 8001dd8:	68bb      	ldr	r3, [r7, #8]
 8001dda:	401a      	ands	r2, r3
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001de0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001de4:	697b      	ldr	r3, [r7, #20]
 8001de6:	fa01 f303 	lsl.w	r3, r1, r3
 8001dea:	43d9      	mvns	r1, r3
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001df0:	4313      	orrs	r3, r2
         );
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	3724      	adds	r7, #36	; 0x24
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr
	...

08001e00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	3b01      	subs	r3, #1
 8001e0c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e10:	d301      	bcc.n	8001e16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e12:	2301      	movs	r3, #1
 8001e14:	e00f      	b.n	8001e36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e16:	4a0a      	ldr	r2, [pc, #40]	; (8001e40 <SysTick_Config+0x40>)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	3b01      	subs	r3, #1
 8001e1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e1e:	210f      	movs	r1, #15
 8001e20:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001e24:	f7ff ff8e 	bl	8001d44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e28:	4b05      	ldr	r3, [pc, #20]	; (8001e40 <SysTick_Config+0x40>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e2e:	4b04      	ldr	r3, [pc, #16]	; (8001e40 <SysTick_Config+0x40>)
 8001e30:	2207      	movs	r2, #7
 8001e32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e34:	2300      	movs	r3, #0
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	3708      	adds	r7, #8
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	e000e010 	.word	0xe000e010

08001e44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e4c:	6878      	ldr	r0, [r7, #4]
 8001e4e:	f7ff ff29 	bl	8001ca4 <__NVIC_SetPriorityGrouping>
}
 8001e52:	bf00      	nop
 8001e54:	3708      	adds	r7, #8
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}

08001e5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e5a:	b580      	push	{r7, lr}
 8001e5c:	b086      	sub	sp, #24
 8001e5e:	af00      	add	r7, sp, #0
 8001e60:	4603      	mov	r3, r0
 8001e62:	60b9      	str	r1, [r7, #8]
 8001e64:	607a      	str	r2, [r7, #4]
 8001e66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001e6c:	f7ff ff3e 	bl	8001cec <__NVIC_GetPriorityGrouping>
 8001e70:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e72:	687a      	ldr	r2, [r7, #4]
 8001e74:	68b9      	ldr	r1, [r7, #8]
 8001e76:	6978      	ldr	r0, [r7, #20]
 8001e78:	f7ff ff8e 	bl	8001d98 <NVIC_EncodePriority>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e82:	4611      	mov	r1, r2
 8001e84:	4618      	mov	r0, r3
 8001e86:	f7ff ff5d 	bl	8001d44 <__NVIC_SetPriority>
}
 8001e8a:	bf00      	nop
 8001e8c:	3718      	adds	r7, #24
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}

08001e92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e92:	b580      	push	{r7, lr}
 8001e94:	b082      	sub	sp, #8
 8001e96:	af00      	add	r7, sp, #0
 8001e98:	4603      	mov	r3, r0
 8001e9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f7ff ff31 	bl	8001d08 <__NVIC_EnableIRQ>
}
 8001ea6:	bf00      	nop
 8001ea8:	3708      	adds	r7, #8
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}

08001eae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001eae:	b580      	push	{r7, lr}
 8001eb0:	b082      	sub	sp, #8
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001eb6:	6878      	ldr	r0, [r7, #4]
 8001eb8:	f7ff ffa2 	bl	8001e00 <SysTick_Config>
 8001ebc:	4603      	mov	r3, r0
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3708      	adds	r7, #8
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}

08001ec6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001ec6:	b480      	push	{r7}
 8001ec8:	b085      	sub	sp, #20
 8001eca:	af00      	add	r7, sp, #0
 8001ecc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001ed8:	b2db      	uxtb	r3, r3
 8001eda:	2b02      	cmp	r3, #2
 8001edc:	d008      	beq.n	8001ef0 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2204      	movs	r2, #4
 8001ee2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001eec:	2301      	movs	r3, #1
 8001eee:	e022      	b.n	8001f36 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	681a      	ldr	r2, [r3, #0]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f022 020e 	bic.w	r2, r2, #14
 8001efe:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	681a      	ldr	r2, [r3, #0]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f022 0201 	bic.w	r2, r2, #1
 8001f0e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f14:	f003 021c 	and.w	r2, r3, #28
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f1c:	2101      	movs	r1, #1
 8001f1e:	fa01 f202 	lsl.w	r2, r1, r2
 8001f22:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2201      	movs	r2, #1
 8001f28:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2200      	movs	r2, #0
 8001f30:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8001f34:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	3714      	adds	r7, #20
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr

08001f42 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001f42:	b580      	push	{r7, lr}
 8001f44:	b084      	sub	sp, #16
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001f54:	b2db      	uxtb	r3, r3
 8001f56:	2b02      	cmp	r3, #2
 8001f58:	d005      	beq.n	8001f66 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2204      	movs	r2, #4
 8001f5e:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001f60:	2301      	movs	r3, #1
 8001f62:	73fb      	strb	r3, [r7, #15]
 8001f64:	e029      	b.n	8001fba <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	681a      	ldr	r2, [r3, #0]
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f022 020e 	bic.w	r2, r2, #14
 8001f74:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	681a      	ldr	r2, [r3, #0]
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f022 0201 	bic.w	r2, r2, #1
 8001f84:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f8a:	f003 021c 	and.w	r2, r3, #28
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f92:	2101      	movs	r1, #1
 8001f94:	fa01 f202 	lsl.w	r2, r1, r2
 8001f98:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d003      	beq.n	8001fba <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	4798      	blx	r3
    }
  }
  return status;
 8001fba:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	3710      	adds	r7, #16
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}

08001fc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b087      	sub	sp, #28
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fd2:	e17f      	b.n	80022d4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	681a      	ldr	r2, [r3, #0]
 8001fd8:	2101      	movs	r1, #1
 8001fda:	697b      	ldr	r3, [r7, #20]
 8001fdc:	fa01 f303 	lsl.w	r3, r1, r3
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	f000 8171 	beq.w	80022ce <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	f003 0303 	and.w	r3, r3, #3
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d005      	beq.n	8002004 <HAL_GPIO_Init+0x40>
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	f003 0303 	and.w	r3, r3, #3
 8002000:	2b02      	cmp	r3, #2
 8002002:	d130      	bne.n	8002066 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	689b      	ldr	r3, [r3, #8]
 8002008:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800200a:	697b      	ldr	r3, [r7, #20]
 800200c:	005b      	lsls	r3, r3, #1
 800200e:	2203      	movs	r2, #3
 8002010:	fa02 f303 	lsl.w	r3, r2, r3
 8002014:	43db      	mvns	r3, r3
 8002016:	693a      	ldr	r2, [r7, #16]
 8002018:	4013      	ands	r3, r2
 800201a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	68da      	ldr	r2, [r3, #12]
 8002020:	697b      	ldr	r3, [r7, #20]
 8002022:	005b      	lsls	r3, r3, #1
 8002024:	fa02 f303 	lsl.w	r3, r2, r3
 8002028:	693a      	ldr	r2, [r7, #16]
 800202a:	4313      	orrs	r3, r2
 800202c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	693a      	ldr	r2, [r7, #16]
 8002032:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800203a:	2201      	movs	r2, #1
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	fa02 f303 	lsl.w	r3, r2, r3
 8002042:	43db      	mvns	r3, r3
 8002044:	693a      	ldr	r2, [r7, #16]
 8002046:	4013      	ands	r3, r2
 8002048:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	091b      	lsrs	r3, r3, #4
 8002050:	f003 0201 	and.w	r2, r3, #1
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	fa02 f303 	lsl.w	r3, r2, r3
 800205a:	693a      	ldr	r2, [r7, #16]
 800205c:	4313      	orrs	r3, r2
 800205e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	693a      	ldr	r2, [r7, #16]
 8002064:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	f003 0303 	and.w	r3, r3, #3
 800206e:	2b03      	cmp	r3, #3
 8002070:	d118      	bne.n	80020a4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002076:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002078:	2201      	movs	r2, #1
 800207a:	697b      	ldr	r3, [r7, #20]
 800207c:	fa02 f303 	lsl.w	r3, r2, r3
 8002080:	43db      	mvns	r3, r3
 8002082:	693a      	ldr	r2, [r7, #16]
 8002084:	4013      	ands	r3, r2
 8002086:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	08db      	lsrs	r3, r3, #3
 800208e:	f003 0201 	and.w	r2, r3, #1
 8002092:	697b      	ldr	r3, [r7, #20]
 8002094:	fa02 f303 	lsl.w	r3, r2, r3
 8002098:	693a      	ldr	r2, [r7, #16]
 800209a:	4313      	orrs	r3, r2
 800209c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	693a      	ldr	r2, [r7, #16]
 80020a2:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	f003 0303 	and.w	r3, r3, #3
 80020ac:	2b03      	cmp	r3, #3
 80020ae:	d017      	beq.n	80020e0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	68db      	ldr	r3, [r3, #12]
 80020b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	005b      	lsls	r3, r3, #1
 80020ba:	2203      	movs	r2, #3
 80020bc:	fa02 f303 	lsl.w	r3, r2, r3
 80020c0:	43db      	mvns	r3, r3
 80020c2:	693a      	ldr	r2, [r7, #16]
 80020c4:	4013      	ands	r3, r2
 80020c6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	689a      	ldr	r2, [r3, #8]
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	005b      	lsls	r3, r3, #1
 80020d0:	fa02 f303 	lsl.w	r3, r2, r3
 80020d4:	693a      	ldr	r2, [r7, #16]
 80020d6:	4313      	orrs	r3, r2
 80020d8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	693a      	ldr	r2, [r7, #16]
 80020de:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	f003 0303 	and.w	r3, r3, #3
 80020e8:	2b02      	cmp	r3, #2
 80020ea:	d123      	bne.n	8002134 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80020ec:	697b      	ldr	r3, [r7, #20]
 80020ee:	08da      	lsrs	r2, r3, #3
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	3208      	adds	r2, #8
 80020f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020f8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80020fa:	697b      	ldr	r3, [r7, #20]
 80020fc:	f003 0307 	and.w	r3, r3, #7
 8002100:	009b      	lsls	r3, r3, #2
 8002102:	220f      	movs	r2, #15
 8002104:	fa02 f303 	lsl.w	r3, r2, r3
 8002108:	43db      	mvns	r3, r3
 800210a:	693a      	ldr	r2, [r7, #16]
 800210c:	4013      	ands	r3, r2
 800210e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	691a      	ldr	r2, [r3, #16]
 8002114:	697b      	ldr	r3, [r7, #20]
 8002116:	f003 0307 	and.w	r3, r3, #7
 800211a:	009b      	lsls	r3, r3, #2
 800211c:	fa02 f303 	lsl.w	r3, r2, r3
 8002120:	693a      	ldr	r2, [r7, #16]
 8002122:	4313      	orrs	r3, r2
 8002124:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002126:	697b      	ldr	r3, [r7, #20]
 8002128:	08da      	lsrs	r2, r3, #3
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	3208      	adds	r2, #8
 800212e:	6939      	ldr	r1, [r7, #16]
 8002130:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800213a:	697b      	ldr	r3, [r7, #20]
 800213c:	005b      	lsls	r3, r3, #1
 800213e:	2203      	movs	r2, #3
 8002140:	fa02 f303 	lsl.w	r3, r2, r3
 8002144:	43db      	mvns	r3, r3
 8002146:	693a      	ldr	r2, [r7, #16]
 8002148:	4013      	ands	r3, r2
 800214a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	f003 0203 	and.w	r2, r3, #3
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	005b      	lsls	r3, r3, #1
 8002158:	fa02 f303 	lsl.w	r3, r2, r3
 800215c:	693a      	ldr	r2, [r7, #16]
 800215e:	4313      	orrs	r3, r2
 8002160:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	693a      	ldr	r2, [r7, #16]
 8002166:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002170:	2b00      	cmp	r3, #0
 8002172:	f000 80ac 	beq.w	80022ce <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002176:	4b5f      	ldr	r3, [pc, #380]	; (80022f4 <HAL_GPIO_Init+0x330>)
 8002178:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800217a:	4a5e      	ldr	r2, [pc, #376]	; (80022f4 <HAL_GPIO_Init+0x330>)
 800217c:	f043 0301 	orr.w	r3, r3, #1
 8002180:	6613      	str	r3, [r2, #96]	; 0x60
 8002182:	4b5c      	ldr	r3, [pc, #368]	; (80022f4 <HAL_GPIO_Init+0x330>)
 8002184:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002186:	f003 0301 	and.w	r3, r3, #1
 800218a:	60bb      	str	r3, [r7, #8]
 800218c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800218e:	4a5a      	ldr	r2, [pc, #360]	; (80022f8 <HAL_GPIO_Init+0x334>)
 8002190:	697b      	ldr	r3, [r7, #20]
 8002192:	089b      	lsrs	r3, r3, #2
 8002194:	3302      	adds	r3, #2
 8002196:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800219a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	f003 0303 	and.w	r3, r3, #3
 80021a2:	009b      	lsls	r3, r3, #2
 80021a4:	220f      	movs	r2, #15
 80021a6:	fa02 f303 	lsl.w	r3, r2, r3
 80021aa:	43db      	mvns	r3, r3
 80021ac:	693a      	ldr	r2, [r7, #16]
 80021ae:	4013      	ands	r3, r2
 80021b0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80021b8:	d025      	beq.n	8002206 <HAL_GPIO_Init+0x242>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	4a4f      	ldr	r2, [pc, #316]	; (80022fc <HAL_GPIO_Init+0x338>)
 80021be:	4293      	cmp	r3, r2
 80021c0:	d01f      	beq.n	8002202 <HAL_GPIO_Init+0x23e>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	4a4e      	ldr	r2, [pc, #312]	; (8002300 <HAL_GPIO_Init+0x33c>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d019      	beq.n	80021fe <HAL_GPIO_Init+0x23a>
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	4a4d      	ldr	r2, [pc, #308]	; (8002304 <HAL_GPIO_Init+0x340>)
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d013      	beq.n	80021fa <HAL_GPIO_Init+0x236>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	4a4c      	ldr	r2, [pc, #304]	; (8002308 <HAL_GPIO_Init+0x344>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d00d      	beq.n	80021f6 <HAL_GPIO_Init+0x232>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	4a4b      	ldr	r2, [pc, #300]	; (800230c <HAL_GPIO_Init+0x348>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d007      	beq.n	80021f2 <HAL_GPIO_Init+0x22e>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	4a4a      	ldr	r2, [pc, #296]	; (8002310 <HAL_GPIO_Init+0x34c>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d101      	bne.n	80021ee <HAL_GPIO_Init+0x22a>
 80021ea:	2306      	movs	r3, #6
 80021ec:	e00c      	b.n	8002208 <HAL_GPIO_Init+0x244>
 80021ee:	2307      	movs	r3, #7
 80021f0:	e00a      	b.n	8002208 <HAL_GPIO_Init+0x244>
 80021f2:	2305      	movs	r3, #5
 80021f4:	e008      	b.n	8002208 <HAL_GPIO_Init+0x244>
 80021f6:	2304      	movs	r3, #4
 80021f8:	e006      	b.n	8002208 <HAL_GPIO_Init+0x244>
 80021fa:	2303      	movs	r3, #3
 80021fc:	e004      	b.n	8002208 <HAL_GPIO_Init+0x244>
 80021fe:	2302      	movs	r3, #2
 8002200:	e002      	b.n	8002208 <HAL_GPIO_Init+0x244>
 8002202:	2301      	movs	r3, #1
 8002204:	e000      	b.n	8002208 <HAL_GPIO_Init+0x244>
 8002206:	2300      	movs	r3, #0
 8002208:	697a      	ldr	r2, [r7, #20]
 800220a:	f002 0203 	and.w	r2, r2, #3
 800220e:	0092      	lsls	r2, r2, #2
 8002210:	4093      	lsls	r3, r2
 8002212:	693a      	ldr	r2, [r7, #16]
 8002214:	4313      	orrs	r3, r2
 8002216:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002218:	4937      	ldr	r1, [pc, #220]	; (80022f8 <HAL_GPIO_Init+0x334>)
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	089b      	lsrs	r3, r3, #2
 800221e:	3302      	adds	r3, #2
 8002220:	693a      	ldr	r2, [r7, #16]
 8002222:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002226:	4b3b      	ldr	r3, [pc, #236]	; (8002314 <HAL_GPIO_Init+0x350>)
 8002228:	689b      	ldr	r3, [r3, #8]
 800222a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	43db      	mvns	r3, r3
 8002230:	693a      	ldr	r2, [r7, #16]
 8002232:	4013      	ands	r3, r2
 8002234:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800223e:	2b00      	cmp	r3, #0
 8002240:	d003      	beq.n	800224a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002242:	693a      	ldr	r2, [r7, #16]
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	4313      	orrs	r3, r2
 8002248:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800224a:	4a32      	ldr	r2, [pc, #200]	; (8002314 <HAL_GPIO_Init+0x350>)
 800224c:	693b      	ldr	r3, [r7, #16]
 800224e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002250:	4b30      	ldr	r3, [pc, #192]	; (8002314 <HAL_GPIO_Init+0x350>)
 8002252:	68db      	ldr	r3, [r3, #12]
 8002254:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	43db      	mvns	r3, r3
 800225a:	693a      	ldr	r2, [r7, #16]
 800225c:	4013      	ands	r3, r2
 800225e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002268:	2b00      	cmp	r3, #0
 800226a:	d003      	beq.n	8002274 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800226c:	693a      	ldr	r2, [r7, #16]
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	4313      	orrs	r3, r2
 8002272:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002274:	4a27      	ldr	r2, [pc, #156]	; (8002314 <HAL_GPIO_Init+0x350>)
 8002276:	693b      	ldr	r3, [r7, #16]
 8002278:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800227a:	4b26      	ldr	r3, [pc, #152]	; (8002314 <HAL_GPIO_Init+0x350>)
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	43db      	mvns	r3, r3
 8002284:	693a      	ldr	r2, [r7, #16]
 8002286:	4013      	ands	r3, r2
 8002288:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002292:	2b00      	cmp	r3, #0
 8002294:	d003      	beq.n	800229e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002296:	693a      	ldr	r2, [r7, #16]
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	4313      	orrs	r3, r2
 800229c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800229e:	4a1d      	ldr	r2, [pc, #116]	; (8002314 <HAL_GPIO_Init+0x350>)
 80022a0:	693b      	ldr	r3, [r7, #16]
 80022a2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80022a4:	4b1b      	ldr	r3, [pc, #108]	; (8002314 <HAL_GPIO_Init+0x350>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	43db      	mvns	r3, r3
 80022ae:	693a      	ldr	r2, [r7, #16]
 80022b0:	4013      	ands	r3, r2
 80022b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d003      	beq.n	80022c8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80022c0:	693a      	ldr	r2, [r7, #16]
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	4313      	orrs	r3, r2
 80022c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80022c8:	4a12      	ldr	r2, [pc, #72]	; (8002314 <HAL_GPIO_Init+0x350>)
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	3301      	adds	r3, #1
 80022d2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	681a      	ldr	r2, [r3, #0]
 80022d8:	697b      	ldr	r3, [r7, #20]
 80022da:	fa22 f303 	lsr.w	r3, r2, r3
 80022de:	2b00      	cmp	r3, #0
 80022e0:	f47f ae78 	bne.w	8001fd4 <HAL_GPIO_Init+0x10>
  }
}
 80022e4:	bf00      	nop
 80022e6:	bf00      	nop
 80022e8:	371c      	adds	r7, #28
 80022ea:	46bd      	mov	sp, r7
 80022ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f0:	4770      	bx	lr
 80022f2:	bf00      	nop
 80022f4:	40021000 	.word	0x40021000
 80022f8:	40010000 	.word	0x40010000
 80022fc:	48000400 	.word	0x48000400
 8002300:	48000800 	.word	0x48000800
 8002304:	48000c00 	.word	0x48000c00
 8002308:	48001000 	.word	0x48001000
 800230c:	48001400 	.word	0x48001400
 8002310:	48001800 	.word	0x48001800
 8002314:	40010400 	.word	0x40010400

08002318 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002318:	b480      	push	{r7}
 800231a:	b083      	sub	sp, #12
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
 8002320:	460b      	mov	r3, r1
 8002322:	807b      	strh	r3, [r7, #2]
 8002324:	4613      	mov	r3, r2
 8002326:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002328:	787b      	ldrb	r3, [r7, #1]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d003      	beq.n	8002336 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800232e:	887a      	ldrh	r2, [r7, #2]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002334:	e002      	b.n	800233c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002336:	887a      	ldrh	r2, [r7, #2]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800233c:	bf00      	nop
 800233e:	370c      	adds	r7, #12
 8002340:	46bd      	mov	sp, r7
 8002342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002346:	4770      	bx	lr

08002348 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002348:	b480      	push	{r7}
 800234a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800234c:	4b04      	ldr	r3, [pc, #16]	; (8002360 <HAL_PWREx_GetVoltageRange+0x18>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002354:	4618      	mov	r0, r3
 8002356:	46bd      	mov	sp, r7
 8002358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235c:	4770      	bx	lr
 800235e:	bf00      	nop
 8002360:	40007000 	.word	0x40007000

08002364 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002364:	b480      	push	{r7}
 8002366:	b085      	sub	sp, #20
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002372:	d130      	bne.n	80023d6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002374:	4b23      	ldr	r3, [pc, #140]	; (8002404 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800237c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002380:	d038      	beq.n	80023f4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002382:	4b20      	ldr	r3, [pc, #128]	; (8002404 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800238a:	4a1e      	ldr	r2, [pc, #120]	; (8002404 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800238c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002390:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002392:	4b1d      	ldr	r3, [pc, #116]	; (8002408 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	2232      	movs	r2, #50	; 0x32
 8002398:	fb02 f303 	mul.w	r3, r2, r3
 800239c:	4a1b      	ldr	r2, [pc, #108]	; (800240c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800239e:	fba2 2303 	umull	r2, r3, r2, r3
 80023a2:	0c9b      	lsrs	r3, r3, #18
 80023a4:	3301      	adds	r3, #1
 80023a6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80023a8:	e002      	b.n	80023b0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	3b01      	subs	r3, #1
 80023ae:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80023b0:	4b14      	ldr	r3, [pc, #80]	; (8002404 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80023b2:	695b      	ldr	r3, [r3, #20]
 80023b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80023bc:	d102      	bne.n	80023c4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d1f2      	bne.n	80023aa <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80023c4:	4b0f      	ldr	r3, [pc, #60]	; (8002404 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80023c6:	695b      	ldr	r3, [r3, #20]
 80023c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80023d0:	d110      	bne.n	80023f4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80023d2:	2303      	movs	r3, #3
 80023d4:	e00f      	b.n	80023f6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80023d6:	4b0b      	ldr	r3, [pc, #44]	; (8002404 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80023de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80023e2:	d007      	beq.n	80023f4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80023e4:	4b07      	ldr	r3, [pc, #28]	; (8002404 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80023ec:	4a05      	ldr	r2, [pc, #20]	; (8002404 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80023ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80023f2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80023f4:	2300      	movs	r3, #0
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	3714      	adds	r7, #20
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr
 8002402:	bf00      	nop
 8002404:	40007000 	.word	0x40007000
 8002408:	20000000 	.word	0x20000000
 800240c:	431bde83 	.word	0x431bde83

08002410 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b088      	sub	sp, #32
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d101      	bne.n	8002422 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e3ca      	b.n	8002bb8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002422:	4b97      	ldr	r3, [pc, #604]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	f003 030c 	and.w	r3, r3, #12
 800242a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800242c:	4b94      	ldr	r3, [pc, #592]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 800242e:	68db      	ldr	r3, [r3, #12]
 8002430:	f003 0303 	and.w	r3, r3, #3
 8002434:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 0310 	and.w	r3, r3, #16
 800243e:	2b00      	cmp	r3, #0
 8002440:	f000 80e4 	beq.w	800260c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002444:	69bb      	ldr	r3, [r7, #24]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d007      	beq.n	800245a <HAL_RCC_OscConfig+0x4a>
 800244a:	69bb      	ldr	r3, [r7, #24]
 800244c:	2b0c      	cmp	r3, #12
 800244e:	f040 808b 	bne.w	8002568 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002452:	697b      	ldr	r3, [r7, #20]
 8002454:	2b01      	cmp	r3, #1
 8002456:	f040 8087 	bne.w	8002568 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800245a:	4b89      	ldr	r3, [pc, #548]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f003 0302 	and.w	r3, r3, #2
 8002462:	2b00      	cmp	r3, #0
 8002464:	d005      	beq.n	8002472 <HAL_RCC_OscConfig+0x62>
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	699b      	ldr	r3, [r3, #24]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d101      	bne.n	8002472 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	e3a2      	b.n	8002bb8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6a1a      	ldr	r2, [r3, #32]
 8002476:	4b82      	ldr	r3, [pc, #520]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f003 0308 	and.w	r3, r3, #8
 800247e:	2b00      	cmp	r3, #0
 8002480:	d004      	beq.n	800248c <HAL_RCC_OscConfig+0x7c>
 8002482:	4b7f      	ldr	r3, [pc, #508]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800248a:	e005      	b.n	8002498 <HAL_RCC_OscConfig+0x88>
 800248c:	4b7c      	ldr	r3, [pc, #496]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 800248e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002492:	091b      	lsrs	r3, r3, #4
 8002494:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002498:	4293      	cmp	r3, r2
 800249a:	d223      	bcs.n	80024e4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6a1b      	ldr	r3, [r3, #32]
 80024a0:	4618      	mov	r0, r3
 80024a2:	f000 fd55 	bl	8002f50 <RCC_SetFlashLatencyFromMSIRange>
 80024a6:	4603      	mov	r3, r0
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d001      	beq.n	80024b0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80024ac:	2301      	movs	r3, #1
 80024ae:	e383      	b.n	8002bb8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80024b0:	4b73      	ldr	r3, [pc, #460]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a72      	ldr	r2, [pc, #456]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 80024b6:	f043 0308 	orr.w	r3, r3, #8
 80024ba:	6013      	str	r3, [r2, #0]
 80024bc:	4b70      	ldr	r3, [pc, #448]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6a1b      	ldr	r3, [r3, #32]
 80024c8:	496d      	ldr	r1, [pc, #436]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 80024ca:	4313      	orrs	r3, r2
 80024cc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80024ce:	4b6c      	ldr	r3, [pc, #432]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	69db      	ldr	r3, [r3, #28]
 80024da:	021b      	lsls	r3, r3, #8
 80024dc:	4968      	ldr	r1, [pc, #416]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 80024de:	4313      	orrs	r3, r2
 80024e0:	604b      	str	r3, [r1, #4]
 80024e2:	e025      	b.n	8002530 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80024e4:	4b66      	ldr	r3, [pc, #408]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a65      	ldr	r2, [pc, #404]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 80024ea:	f043 0308 	orr.w	r3, r3, #8
 80024ee:	6013      	str	r3, [r2, #0]
 80024f0:	4b63      	ldr	r3, [pc, #396]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6a1b      	ldr	r3, [r3, #32]
 80024fc:	4960      	ldr	r1, [pc, #384]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 80024fe:	4313      	orrs	r3, r2
 8002500:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002502:	4b5f      	ldr	r3, [pc, #380]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	69db      	ldr	r3, [r3, #28]
 800250e:	021b      	lsls	r3, r3, #8
 8002510:	495b      	ldr	r1, [pc, #364]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 8002512:	4313      	orrs	r3, r2
 8002514:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002516:	69bb      	ldr	r3, [r7, #24]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d109      	bne.n	8002530 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6a1b      	ldr	r3, [r3, #32]
 8002520:	4618      	mov	r0, r3
 8002522:	f000 fd15 	bl	8002f50 <RCC_SetFlashLatencyFromMSIRange>
 8002526:	4603      	mov	r3, r0
 8002528:	2b00      	cmp	r3, #0
 800252a:	d001      	beq.n	8002530 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800252c:	2301      	movs	r3, #1
 800252e:	e343      	b.n	8002bb8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002530:	f000 fc4a 	bl	8002dc8 <HAL_RCC_GetSysClockFreq>
 8002534:	4602      	mov	r2, r0
 8002536:	4b52      	ldr	r3, [pc, #328]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 8002538:	689b      	ldr	r3, [r3, #8]
 800253a:	091b      	lsrs	r3, r3, #4
 800253c:	f003 030f 	and.w	r3, r3, #15
 8002540:	4950      	ldr	r1, [pc, #320]	; (8002684 <HAL_RCC_OscConfig+0x274>)
 8002542:	5ccb      	ldrb	r3, [r1, r3]
 8002544:	f003 031f 	and.w	r3, r3, #31
 8002548:	fa22 f303 	lsr.w	r3, r2, r3
 800254c:	4a4e      	ldr	r2, [pc, #312]	; (8002688 <HAL_RCC_OscConfig+0x278>)
 800254e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002550:	4b4e      	ldr	r3, [pc, #312]	; (800268c <HAL_RCC_OscConfig+0x27c>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4618      	mov	r0, r3
 8002556:	f7ff fb25 	bl	8001ba4 <HAL_InitTick>
 800255a:	4603      	mov	r3, r0
 800255c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800255e:	7bfb      	ldrb	r3, [r7, #15]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d052      	beq.n	800260a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002564:	7bfb      	ldrb	r3, [r7, #15]
 8002566:	e327      	b.n	8002bb8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	699b      	ldr	r3, [r3, #24]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d032      	beq.n	80025d6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002570:	4b43      	ldr	r3, [pc, #268]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a42      	ldr	r2, [pc, #264]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 8002576:	f043 0301 	orr.w	r3, r3, #1
 800257a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800257c:	f7ff fb62 	bl	8001c44 <HAL_GetTick>
 8002580:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002582:	e008      	b.n	8002596 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002584:	f7ff fb5e 	bl	8001c44 <HAL_GetTick>
 8002588:	4602      	mov	r2, r0
 800258a:	693b      	ldr	r3, [r7, #16]
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	2b02      	cmp	r3, #2
 8002590:	d901      	bls.n	8002596 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002592:	2303      	movs	r3, #3
 8002594:	e310      	b.n	8002bb8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002596:	4b3a      	ldr	r3, [pc, #232]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f003 0302 	and.w	r3, r3, #2
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d0f0      	beq.n	8002584 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80025a2:	4b37      	ldr	r3, [pc, #220]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a36      	ldr	r2, [pc, #216]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 80025a8:	f043 0308 	orr.w	r3, r3, #8
 80025ac:	6013      	str	r3, [r2, #0]
 80025ae:	4b34      	ldr	r3, [pc, #208]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6a1b      	ldr	r3, [r3, #32]
 80025ba:	4931      	ldr	r1, [pc, #196]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 80025bc:	4313      	orrs	r3, r2
 80025be:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80025c0:	4b2f      	ldr	r3, [pc, #188]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	69db      	ldr	r3, [r3, #28]
 80025cc:	021b      	lsls	r3, r3, #8
 80025ce:	492c      	ldr	r1, [pc, #176]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 80025d0:	4313      	orrs	r3, r2
 80025d2:	604b      	str	r3, [r1, #4]
 80025d4:	e01a      	b.n	800260c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80025d6:	4b2a      	ldr	r3, [pc, #168]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4a29      	ldr	r2, [pc, #164]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 80025dc:	f023 0301 	bic.w	r3, r3, #1
 80025e0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80025e2:	f7ff fb2f 	bl	8001c44 <HAL_GetTick>
 80025e6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80025e8:	e008      	b.n	80025fc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80025ea:	f7ff fb2b 	bl	8001c44 <HAL_GetTick>
 80025ee:	4602      	mov	r2, r0
 80025f0:	693b      	ldr	r3, [r7, #16]
 80025f2:	1ad3      	subs	r3, r2, r3
 80025f4:	2b02      	cmp	r3, #2
 80025f6:	d901      	bls.n	80025fc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80025f8:	2303      	movs	r3, #3
 80025fa:	e2dd      	b.n	8002bb8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80025fc:	4b20      	ldr	r3, [pc, #128]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f003 0302 	and.w	r3, r3, #2
 8002604:	2b00      	cmp	r3, #0
 8002606:	d1f0      	bne.n	80025ea <HAL_RCC_OscConfig+0x1da>
 8002608:	e000      	b.n	800260c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800260a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f003 0301 	and.w	r3, r3, #1
 8002614:	2b00      	cmp	r3, #0
 8002616:	d074      	beq.n	8002702 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002618:	69bb      	ldr	r3, [r7, #24]
 800261a:	2b08      	cmp	r3, #8
 800261c:	d005      	beq.n	800262a <HAL_RCC_OscConfig+0x21a>
 800261e:	69bb      	ldr	r3, [r7, #24]
 8002620:	2b0c      	cmp	r3, #12
 8002622:	d10e      	bne.n	8002642 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	2b03      	cmp	r3, #3
 8002628:	d10b      	bne.n	8002642 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800262a:	4b15      	ldr	r3, [pc, #84]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002632:	2b00      	cmp	r3, #0
 8002634:	d064      	beq.n	8002700 <HAL_RCC_OscConfig+0x2f0>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d160      	bne.n	8002700 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	e2ba      	b.n	8002bb8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800264a:	d106      	bne.n	800265a <HAL_RCC_OscConfig+0x24a>
 800264c:	4b0c      	ldr	r3, [pc, #48]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a0b      	ldr	r2, [pc, #44]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 8002652:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002656:	6013      	str	r3, [r2, #0]
 8002658:	e026      	b.n	80026a8 <HAL_RCC_OscConfig+0x298>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002662:	d115      	bne.n	8002690 <HAL_RCC_OscConfig+0x280>
 8002664:	4b06      	ldr	r3, [pc, #24]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a05      	ldr	r2, [pc, #20]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 800266a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800266e:	6013      	str	r3, [r2, #0]
 8002670:	4b03      	ldr	r3, [pc, #12]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a02      	ldr	r2, [pc, #8]	; (8002680 <HAL_RCC_OscConfig+0x270>)
 8002676:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800267a:	6013      	str	r3, [r2, #0]
 800267c:	e014      	b.n	80026a8 <HAL_RCC_OscConfig+0x298>
 800267e:	bf00      	nop
 8002680:	40021000 	.word	0x40021000
 8002684:	08006ad8 	.word	0x08006ad8
 8002688:	20000000 	.word	0x20000000
 800268c:	20000004 	.word	0x20000004
 8002690:	4ba0      	ldr	r3, [pc, #640]	; (8002914 <HAL_RCC_OscConfig+0x504>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a9f      	ldr	r2, [pc, #636]	; (8002914 <HAL_RCC_OscConfig+0x504>)
 8002696:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800269a:	6013      	str	r3, [r2, #0]
 800269c:	4b9d      	ldr	r3, [pc, #628]	; (8002914 <HAL_RCC_OscConfig+0x504>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a9c      	ldr	r2, [pc, #624]	; (8002914 <HAL_RCC_OscConfig+0x504>)
 80026a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d013      	beq.n	80026d8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026b0:	f7ff fac8 	bl	8001c44 <HAL_GetTick>
 80026b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80026b6:	e008      	b.n	80026ca <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026b8:	f7ff fac4 	bl	8001c44 <HAL_GetTick>
 80026bc:	4602      	mov	r2, r0
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	2b64      	cmp	r3, #100	; 0x64
 80026c4:	d901      	bls.n	80026ca <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80026c6:	2303      	movs	r3, #3
 80026c8:	e276      	b.n	8002bb8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80026ca:	4b92      	ldr	r3, [pc, #584]	; (8002914 <HAL_RCC_OscConfig+0x504>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d0f0      	beq.n	80026b8 <HAL_RCC_OscConfig+0x2a8>
 80026d6:	e014      	b.n	8002702 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026d8:	f7ff fab4 	bl	8001c44 <HAL_GetTick>
 80026dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80026de:	e008      	b.n	80026f2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026e0:	f7ff fab0 	bl	8001c44 <HAL_GetTick>
 80026e4:	4602      	mov	r2, r0
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	1ad3      	subs	r3, r2, r3
 80026ea:	2b64      	cmp	r3, #100	; 0x64
 80026ec:	d901      	bls.n	80026f2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80026ee:	2303      	movs	r3, #3
 80026f0:	e262      	b.n	8002bb8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80026f2:	4b88      	ldr	r3, [pc, #544]	; (8002914 <HAL_RCC_OscConfig+0x504>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d1f0      	bne.n	80026e0 <HAL_RCC_OscConfig+0x2d0>
 80026fe:	e000      	b.n	8002702 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002700:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f003 0302 	and.w	r3, r3, #2
 800270a:	2b00      	cmp	r3, #0
 800270c:	d060      	beq.n	80027d0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800270e:	69bb      	ldr	r3, [r7, #24]
 8002710:	2b04      	cmp	r3, #4
 8002712:	d005      	beq.n	8002720 <HAL_RCC_OscConfig+0x310>
 8002714:	69bb      	ldr	r3, [r7, #24]
 8002716:	2b0c      	cmp	r3, #12
 8002718:	d119      	bne.n	800274e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	2b02      	cmp	r3, #2
 800271e:	d116      	bne.n	800274e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002720:	4b7c      	ldr	r3, [pc, #496]	; (8002914 <HAL_RCC_OscConfig+0x504>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002728:	2b00      	cmp	r3, #0
 800272a:	d005      	beq.n	8002738 <HAL_RCC_OscConfig+0x328>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	68db      	ldr	r3, [r3, #12]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d101      	bne.n	8002738 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002734:	2301      	movs	r3, #1
 8002736:	e23f      	b.n	8002bb8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002738:	4b76      	ldr	r3, [pc, #472]	; (8002914 <HAL_RCC_OscConfig+0x504>)
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	691b      	ldr	r3, [r3, #16]
 8002744:	061b      	lsls	r3, r3, #24
 8002746:	4973      	ldr	r1, [pc, #460]	; (8002914 <HAL_RCC_OscConfig+0x504>)
 8002748:	4313      	orrs	r3, r2
 800274a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800274c:	e040      	b.n	80027d0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	68db      	ldr	r3, [r3, #12]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d023      	beq.n	800279e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002756:	4b6f      	ldr	r3, [pc, #444]	; (8002914 <HAL_RCC_OscConfig+0x504>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4a6e      	ldr	r2, [pc, #440]	; (8002914 <HAL_RCC_OscConfig+0x504>)
 800275c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002760:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002762:	f7ff fa6f 	bl	8001c44 <HAL_GetTick>
 8002766:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002768:	e008      	b.n	800277c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800276a:	f7ff fa6b 	bl	8001c44 <HAL_GetTick>
 800276e:	4602      	mov	r2, r0
 8002770:	693b      	ldr	r3, [r7, #16]
 8002772:	1ad3      	subs	r3, r2, r3
 8002774:	2b02      	cmp	r3, #2
 8002776:	d901      	bls.n	800277c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002778:	2303      	movs	r3, #3
 800277a:	e21d      	b.n	8002bb8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800277c:	4b65      	ldr	r3, [pc, #404]	; (8002914 <HAL_RCC_OscConfig+0x504>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002784:	2b00      	cmp	r3, #0
 8002786:	d0f0      	beq.n	800276a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002788:	4b62      	ldr	r3, [pc, #392]	; (8002914 <HAL_RCC_OscConfig+0x504>)
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	691b      	ldr	r3, [r3, #16]
 8002794:	061b      	lsls	r3, r3, #24
 8002796:	495f      	ldr	r1, [pc, #380]	; (8002914 <HAL_RCC_OscConfig+0x504>)
 8002798:	4313      	orrs	r3, r2
 800279a:	604b      	str	r3, [r1, #4]
 800279c:	e018      	b.n	80027d0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800279e:	4b5d      	ldr	r3, [pc, #372]	; (8002914 <HAL_RCC_OscConfig+0x504>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a5c      	ldr	r2, [pc, #368]	; (8002914 <HAL_RCC_OscConfig+0x504>)
 80027a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80027a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027aa:	f7ff fa4b 	bl	8001c44 <HAL_GetTick>
 80027ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80027b0:	e008      	b.n	80027c4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027b2:	f7ff fa47 	bl	8001c44 <HAL_GetTick>
 80027b6:	4602      	mov	r2, r0
 80027b8:	693b      	ldr	r3, [r7, #16]
 80027ba:	1ad3      	subs	r3, r2, r3
 80027bc:	2b02      	cmp	r3, #2
 80027be:	d901      	bls.n	80027c4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80027c0:	2303      	movs	r3, #3
 80027c2:	e1f9      	b.n	8002bb8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80027c4:	4b53      	ldr	r3, [pc, #332]	; (8002914 <HAL_RCC_OscConfig+0x504>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d1f0      	bne.n	80027b2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 0308 	and.w	r3, r3, #8
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d03c      	beq.n	8002856 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	695b      	ldr	r3, [r3, #20]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d01c      	beq.n	800281e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027e4:	4b4b      	ldr	r3, [pc, #300]	; (8002914 <HAL_RCC_OscConfig+0x504>)
 80027e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80027ea:	4a4a      	ldr	r2, [pc, #296]	; (8002914 <HAL_RCC_OscConfig+0x504>)
 80027ec:	f043 0301 	orr.w	r3, r3, #1
 80027f0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027f4:	f7ff fa26 	bl	8001c44 <HAL_GetTick>
 80027f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80027fa:	e008      	b.n	800280e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027fc:	f7ff fa22 	bl	8001c44 <HAL_GetTick>
 8002800:	4602      	mov	r2, r0
 8002802:	693b      	ldr	r3, [r7, #16]
 8002804:	1ad3      	subs	r3, r2, r3
 8002806:	2b02      	cmp	r3, #2
 8002808:	d901      	bls.n	800280e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800280a:	2303      	movs	r3, #3
 800280c:	e1d4      	b.n	8002bb8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800280e:	4b41      	ldr	r3, [pc, #260]	; (8002914 <HAL_RCC_OscConfig+0x504>)
 8002810:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002814:	f003 0302 	and.w	r3, r3, #2
 8002818:	2b00      	cmp	r3, #0
 800281a:	d0ef      	beq.n	80027fc <HAL_RCC_OscConfig+0x3ec>
 800281c:	e01b      	b.n	8002856 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800281e:	4b3d      	ldr	r3, [pc, #244]	; (8002914 <HAL_RCC_OscConfig+0x504>)
 8002820:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002824:	4a3b      	ldr	r2, [pc, #236]	; (8002914 <HAL_RCC_OscConfig+0x504>)
 8002826:	f023 0301 	bic.w	r3, r3, #1
 800282a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800282e:	f7ff fa09 	bl	8001c44 <HAL_GetTick>
 8002832:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002834:	e008      	b.n	8002848 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002836:	f7ff fa05 	bl	8001c44 <HAL_GetTick>
 800283a:	4602      	mov	r2, r0
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	1ad3      	subs	r3, r2, r3
 8002840:	2b02      	cmp	r3, #2
 8002842:	d901      	bls.n	8002848 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002844:	2303      	movs	r3, #3
 8002846:	e1b7      	b.n	8002bb8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002848:	4b32      	ldr	r3, [pc, #200]	; (8002914 <HAL_RCC_OscConfig+0x504>)
 800284a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800284e:	f003 0302 	and.w	r3, r3, #2
 8002852:	2b00      	cmp	r3, #0
 8002854:	d1ef      	bne.n	8002836 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f003 0304 	and.w	r3, r3, #4
 800285e:	2b00      	cmp	r3, #0
 8002860:	f000 80a6 	beq.w	80029b0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002864:	2300      	movs	r3, #0
 8002866:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002868:	4b2a      	ldr	r3, [pc, #168]	; (8002914 <HAL_RCC_OscConfig+0x504>)
 800286a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800286c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002870:	2b00      	cmp	r3, #0
 8002872:	d10d      	bne.n	8002890 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002874:	4b27      	ldr	r3, [pc, #156]	; (8002914 <HAL_RCC_OscConfig+0x504>)
 8002876:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002878:	4a26      	ldr	r2, [pc, #152]	; (8002914 <HAL_RCC_OscConfig+0x504>)
 800287a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800287e:	6593      	str	r3, [r2, #88]	; 0x58
 8002880:	4b24      	ldr	r3, [pc, #144]	; (8002914 <HAL_RCC_OscConfig+0x504>)
 8002882:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002884:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002888:	60bb      	str	r3, [r7, #8]
 800288a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800288c:	2301      	movs	r3, #1
 800288e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002890:	4b21      	ldr	r3, [pc, #132]	; (8002918 <HAL_RCC_OscConfig+0x508>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002898:	2b00      	cmp	r3, #0
 800289a:	d118      	bne.n	80028ce <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800289c:	4b1e      	ldr	r3, [pc, #120]	; (8002918 <HAL_RCC_OscConfig+0x508>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a1d      	ldr	r2, [pc, #116]	; (8002918 <HAL_RCC_OscConfig+0x508>)
 80028a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028a6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028a8:	f7ff f9cc 	bl	8001c44 <HAL_GetTick>
 80028ac:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80028ae:	e008      	b.n	80028c2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028b0:	f7ff f9c8 	bl	8001c44 <HAL_GetTick>
 80028b4:	4602      	mov	r2, r0
 80028b6:	693b      	ldr	r3, [r7, #16]
 80028b8:	1ad3      	subs	r3, r2, r3
 80028ba:	2b02      	cmp	r3, #2
 80028bc:	d901      	bls.n	80028c2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80028be:	2303      	movs	r3, #3
 80028c0:	e17a      	b.n	8002bb8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80028c2:	4b15      	ldr	r3, [pc, #84]	; (8002918 <HAL_RCC_OscConfig+0x508>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d0f0      	beq.n	80028b0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	689b      	ldr	r3, [r3, #8]
 80028d2:	2b01      	cmp	r3, #1
 80028d4:	d108      	bne.n	80028e8 <HAL_RCC_OscConfig+0x4d8>
 80028d6:	4b0f      	ldr	r3, [pc, #60]	; (8002914 <HAL_RCC_OscConfig+0x504>)
 80028d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028dc:	4a0d      	ldr	r2, [pc, #52]	; (8002914 <HAL_RCC_OscConfig+0x504>)
 80028de:	f043 0301 	orr.w	r3, r3, #1
 80028e2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80028e6:	e029      	b.n	800293c <HAL_RCC_OscConfig+0x52c>
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	2b05      	cmp	r3, #5
 80028ee:	d115      	bne.n	800291c <HAL_RCC_OscConfig+0x50c>
 80028f0:	4b08      	ldr	r3, [pc, #32]	; (8002914 <HAL_RCC_OscConfig+0x504>)
 80028f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028f6:	4a07      	ldr	r2, [pc, #28]	; (8002914 <HAL_RCC_OscConfig+0x504>)
 80028f8:	f043 0304 	orr.w	r3, r3, #4
 80028fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002900:	4b04      	ldr	r3, [pc, #16]	; (8002914 <HAL_RCC_OscConfig+0x504>)
 8002902:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002906:	4a03      	ldr	r2, [pc, #12]	; (8002914 <HAL_RCC_OscConfig+0x504>)
 8002908:	f043 0301 	orr.w	r3, r3, #1
 800290c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002910:	e014      	b.n	800293c <HAL_RCC_OscConfig+0x52c>
 8002912:	bf00      	nop
 8002914:	40021000 	.word	0x40021000
 8002918:	40007000 	.word	0x40007000
 800291c:	4b9c      	ldr	r3, [pc, #624]	; (8002b90 <HAL_RCC_OscConfig+0x780>)
 800291e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002922:	4a9b      	ldr	r2, [pc, #620]	; (8002b90 <HAL_RCC_OscConfig+0x780>)
 8002924:	f023 0301 	bic.w	r3, r3, #1
 8002928:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800292c:	4b98      	ldr	r3, [pc, #608]	; (8002b90 <HAL_RCC_OscConfig+0x780>)
 800292e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002932:	4a97      	ldr	r2, [pc, #604]	; (8002b90 <HAL_RCC_OscConfig+0x780>)
 8002934:	f023 0304 	bic.w	r3, r3, #4
 8002938:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d016      	beq.n	8002972 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002944:	f7ff f97e 	bl	8001c44 <HAL_GetTick>
 8002948:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800294a:	e00a      	b.n	8002962 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800294c:	f7ff f97a 	bl	8001c44 <HAL_GetTick>
 8002950:	4602      	mov	r2, r0
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	f241 3288 	movw	r2, #5000	; 0x1388
 800295a:	4293      	cmp	r3, r2
 800295c:	d901      	bls.n	8002962 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800295e:	2303      	movs	r3, #3
 8002960:	e12a      	b.n	8002bb8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002962:	4b8b      	ldr	r3, [pc, #556]	; (8002b90 <HAL_RCC_OscConfig+0x780>)
 8002964:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002968:	f003 0302 	and.w	r3, r3, #2
 800296c:	2b00      	cmp	r3, #0
 800296e:	d0ed      	beq.n	800294c <HAL_RCC_OscConfig+0x53c>
 8002970:	e015      	b.n	800299e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002972:	f7ff f967 	bl	8001c44 <HAL_GetTick>
 8002976:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002978:	e00a      	b.n	8002990 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800297a:	f7ff f963 	bl	8001c44 <HAL_GetTick>
 800297e:	4602      	mov	r2, r0
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	1ad3      	subs	r3, r2, r3
 8002984:	f241 3288 	movw	r2, #5000	; 0x1388
 8002988:	4293      	cmp	r3, r2
 800298a:	d901      	bls.n	8002990 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800298c:	2303      	movs	r3, #3
 800298e:	e113      	b.n	8002bb8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002990:	4b7f      	ldr	r3, [pc, #508]	; (8002b90 <HAL_RCC_OscConfig+0x780>)
 8002992:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002996:	f003 0302 	and.w	r3, r3, #2
 800299a:	2b00      	cmp	r3, #0
 800299c:	d1ed      	bne.n	800297a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800299e:	7ffb      	ldrb	r3, [r7, #31]
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d105      	bne.n	80029b0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029a4:	4b7a      	ldr	r3, [pc, #488]	; (8002b90 <HAL_RCC_OscConfig+0x780>)
 80029a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029a8:	4a79      	ldr	r2, [pc, #484]	; (8002b90 <HAL_RCC_OscConfig+0x780>)
 80029aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029ae:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	f000 80fe 	beq.w	8002bb6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029be:	2b02      	cmp	r3, #2
 80029c0:	f040 80d0 	bne.w	8002b64 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80029c4:	4b72      	ldr	r3, [pc, #456]	; (8002b90 <HAL_RCC_OscConfig+0x780>)
 80029c6:	68db      	ldr	r3, [r3, #12]
 80029c8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	f003 0203 	and.w	r2, r3, #3
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029d4:	429a      	cmp	r2, r3
 80029d6:	d130      	bne.n	8002a3a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80029d8:	697b      	ldr	r3, [r7, #20]
 80029da:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029e2:	3b01      	subs	r3, #1
 80029e4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80029e6:	429a      	cmp	r2, r3
 80029e8:	d127      	bne.n	8002a3a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80029ea:	697b      	ldr	r3, [r7, #20]
 80029ec:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029f4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80029f6:	429a      	cmp	r2, r3
 80029f8:	d11f      	bne.n	8002a3a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a00:	687a      	ldr	r2, [r7, #4]
 8002a02:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002a04:	2a07      	cmp	r2, #7
 8002a06:	bf14      	ite	ne
 8002a08:	2201      	movne	r2, #1
 8002a0a:	2200      	moveq	r2, #0
 8002a0c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d113      	bne.n	8002a3a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a12:	697b      	ldr	r3, [r7, #20]
 8002a14:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a1c:	085b      	lsrs	r3, r3, #1
 8002a1e:	3b01      	subs	r3, #1
 8002a20:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002a22:	429a      	cmp	r2, r3
 8002a24:	d109      	bne.n	8002a3a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a30:	085b      	lsrs	r3, r3, #1
 8002a32:	3b01      	subs	r3, #1
 8002a34:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a36:	429a      	cmp	r2, r3
 8002a38:	d06e      	beq.n	8002b18 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a3a:	69bb      	ldr	r3, [r7, #24]
 8002a3c:	2b0c      	cmp	r3, #12
 8002a3e:	d069      	beq.n	8002b14 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002a40:	4b53      	ldr	r3, [pc, #332]	; (8002b90 <HAL_RCC_OscConfig+0x780>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d105      	bne.n	8002a58 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002a4c:	4b50      	ldr	r3, [pc, #320]	; (8002b90 <HAL_RCC_OscConfig+0x780>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d001      	beq.n	8002a5c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	e0ad      	b.n	8002bb8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002a5c:	4b4c      	ldr	r3, [pc, #304]	; (8002b90 <HAL_RCC_OscConfig+0x780>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a4b      	ldr	r2, [pc, #300]	; (8002b90 <HAL_RCC_OscConfig+0x780>)
 8002a62:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002a66:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002a68:	f7ff f8ec 	bl	8001c44 <HAL_GetTick>
 8002a6c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a6e:	e008      	b.n	8002a82 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a70:	f7ff f8e8 	bl	8001c44 <HAL_GetTick>
 8002a74:	4602      	mov	r2, r0
 8002a76:	693b      	ldr	r3, [r7, #16]
 8002a78:	1ad3      	subs	r3, r2, r3
 8002a7a:	2b02      	cmp	r3, #2
 8002a7c:	d901      	bls.n	8002a82 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002a7e:	2303      	movs	r3, #3
 8002a80:	e09a      	b.n	8002bb8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a82:	4b43      	ldr	r3, [pc, #268]	; (8002b90 <HAL_RCC_OscConfig+0x780>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d1f0      	bne.n	8002a70 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a8e:	4b40      	ldr	r3, [pc, #256]	; (8002b90 <HAL_RCC_OscConfig+0x780>)
 8002a90:	68da      	ldr	r2, [r3, #12]
 8002a92:	4b40      	ldr	r3, [pc, #256]	; (8002b94 <HAL_RCC_OscConfig+0x784>)
 8002a94:	4013      	ands	r3, r2
 8002a96:	687a      	ldr	r2, [r7, #4]
 8002a98:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002a9a:	687a      	ldr	r2, [r7, #4]
 8002a9c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002a9e:	3a01      	subs	r2, #1
 8002aa0:	0112      	lsls	r2, r2, #4
 8002aa2:	4311      	orrs	r1, r2
 8002aa4:	687a      	ldr	r2, [r7, #4]
 8002aa6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002aa8:	0212      	lsls	r2, r2, #8
 8002aaa:	4311      	orrs	r1, r2
 8002aac:	687a      	ldr	r2, [r7, #4]
 8002aae:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002ab0:	0852      	lsrs	r2, r2, #1
 8002ab2:	3a01      	subs	r2, #1
 8002ab4:	0552      	lsls	r2, r2, #21
 8002ab6:	4311      	orrs	r1, r2
 8002ab8:	687a      	ldr	r2, [r7, #4]
 8002aba:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002abc:	0852      	lsrs	r2, r2, #1
 8002abe:	3a01      	subs	r2, #1
 8002ac0:	0652      	lsls	r2, r2, #25
 8002ac2:	4311      	orrs	r1, r2
 8002ac4:	687a      	ldr	r2, [r7, #4]
 8002ac6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002ac8:	0912      	lsrs	r2, r2, #4
 8002aca:	0452      	lsls	r2, r2, #17
 8002acc:	430a      	orrs	r2, r1
 8002ace:	4930      	ldr	r1, [pc, #192]	; (8002b90 <HAL_RCC_OscConfig+0x780>)
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002ad4:	4b2e      	ldr	r3, [pc, #184]	; (8002b90 <HAL_RCC_OscConfig+0x780>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a2d      	ldr	r2, [pc, #180]	; (8002b90 <HAL_RCC_OscConfig+0x780>)
 8002ada:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002ade:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002ae0:	4b2b      	ldr	r3, [pc, #172]	; (8002b90 <HAL_RCC_OscConfig+0x780>)
 8002ae2:	68db      	ldr	r3, [r3, #12]
 8002ae4:	4a2a      	ldr	r2, [pc, #168]	; (8002b90 <HAL_RCC_OscConfig+0x780>)
 8002ae6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002aea:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002aec:	f7ff f8aa 	bl	8001c44 <HAL_GetTick>
 8002af0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002af2:	e008      	b.n	8002b06 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002af4:	f7ff f8a6 	bl	8001c44 <HAL_GetTick>
 8002af8:	4602      	mov	r2, r0
 8002afa:	693b      	ldr	r3, [r7, #16]
 8002afc:	1ad3      	subs	r3, r2, r3
 8002afe:	2b02      	cmp	r3, #2
 8002b00:	d901      	bls.n	8002b06 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002b02:	2303      	movs	r3, #3
 8002b04:	e058      	b.n	8002bb8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b06:	4b22      	ldr	r3, [pc, #136]	; (8002b90 <HAL_RCC_OscConfig+0x780>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d0f0      	beq.n	8002af4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002b12:	e050      	b.n	8002bb6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002b14:	2301      	movs	r3, #1
 8002b16:	e04f      	b.n	8002bb8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b18:	4b1d      	ldr	r3, [pc, #116]	; (8002b90 <HAL_RCC_OscConfig+0x780>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d148      	bne.n	8002bb6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002b24:	4b1a      	ldr	r3, [pc, #104]	; (8002b90 <HAL_RCC_OscConfig+0x780>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a19      	ldr	r2, [pc, #100]	; (8002b90 <HAL_RCC_OscConfig+0x780>)
 8002b2a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b2e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002b30:	4b17      	ldr	r3, [pc, #92]	; (8002b90 <HAL_RCC_OscConfig+0x780>)
 8002b32:	68db      	ldr	r3, [r3, #12]
 8002b34:	4a16      	ldr	r2, [pc, #88]	; (8002b90 <HAL_RCC_OscConfig+0x780>)
 8002b36:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b3a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002b3c:	f7ff f882 	bl	8001c44 <HAL_GetTick>
 8002b40:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b42:	e008      	b.n	8002b56 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b44:	f7ff f87e 	bl	8001c44 <HAL_GetTick>
 8002b48:	4602      	mov	r2, r0
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	1ad3      	subs	r3, r2, r3
 8002b4e:	2b02      	cmp	r3, #2
 8002b50:	d901      	bls.n	8002b56 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002b52:	2303      	movs	r3, #3
 8002b54:	e030      	b.n	8002bb8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b56:	4b0e      	ldr	r3, [pc, #56]	; (8002b90 <HAL_RCC_OscConfig+0x780>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d0f0      	beq.n	8002b44 <HAL_RCC_OscConfig+0x734>
 8002b62:	e028      	b.n	8002bb6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002b64:	69bb      	ldr	r3, [r7, #24]
 8002b66:	2b0c      	cmp	r3, #12
 8002b68:	d023      	beq.n	8002bb2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b6a:	4b09      	ldr	r3, [pc, #36]	; (8002b90 <HAL_RCC_OscConfig+0x780>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a08      	ldr	r2, [pc, #32]	; (8002b90 <HAL_RCC_OscConfig+0x780>)
 8002b70:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002b74:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b76:	f7ff f865 	bl	8001c44 <HAL_GetTick>
 8002b7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b7c:	e00c      	b.n	8002b98 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b7e:	f7ff f861 	bl	8001c44 <HAL_GetTick>
 8002b82:	4602      	mov	r2, r0
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	1ad3      	subs	r3, r2, r3
 8002b88:	2b02      	cmp	r3, #2
 8002b8a:	d905      	bls.n	8002b98 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002b8c:	2303      	movs	r3, #3
 8002b8e:	e013      	b.n	8002bb8 <HAL_RCC_OscConfig+0x7a8>
 8002b90:	40021000 	.word	0x40021000
 8002b94:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b98:	4b09      	ldr	r3, [pc, #36]	; (8002bc0 <HAL_RCC_OscConfig+0x7b0>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d1ec      	bne.n	8002b7e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002ba4:	4b06      	ldr	r3, [pc, #24]	; (8002bc0 <HAL_RCC_OscConfig+0x7b0>)
 8002ba6:	68da      	ldr	r2, [r3, #12]
 8002ba8:	4905      	ldr	r1, [pc, #20]	; (8002bc0 <HAL_RCC_OscConfig+0x7b0>)
 8002baa:	4b06      	ldr	r3, [pc, #24]	; (8002bc4 <HAL_RCC_OscConfig+0x7b4>)
 8002bac:	4013      	ands	r3, r2
 8002bae:	60cb      	str	r3, [r1, #12]
 8002bb0:	e001      	b.n	8002bb6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e000      	b.n	8002bb8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002bb6:	2300      	movs	r3, #0
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	3720      	adds	r7, #32
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}
 8002bc0:	40021000 	.word	0x40021000
 8002bc4:	feeefffc 	.word	0xfeeefffc

08002bc8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b084      	sub	sp, #16
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
 8002bd0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d101      	bne.n	8002bdc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	e0e7      	b.n	8002dac <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002bdc:	4b75      	ldr	r3, [pc, #468]	; (8002db4 <HAL_RCC_ClockConfig+0x1ec>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f003 0307 	and.w	r3, r3, #7
 8002be4:	683a      	ldr	r2, [r7, #0]
 8002be6:	429a      	cmp	r2, r3
 8002be8:	d910      	bls.n	8002c0c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bea:	4b72      	ldr	r3, [pc, #456]	; (8002db4 <HAL_RCC_ClockConfig+0x1ec>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f023 0207 	bic.w	r2, r3, #7
 8002bf2:	4970      	ldr	r1, [pc, #448]	; (8002db4 <HAL_RCC_ClockConfig+0x1ec>)
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bfa:	4b6e      	ldr	r3, [pc, #440]	; (8002db4 <HAL_RCC_ClockConfig+0x1ec>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 0307 	and.w	r3, r3, #7
 8002c02:	683a      	ldr	r2, [r7, #0]
 8002c04:	429a      	cmp	r2, r3
 8002c06:	d001      	beq.n	8002c0c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002c08:	2301      	movs	r3, #1
 8002c0a:	e0cf      	b.n	8002dac <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 0302 	and.w	r3, r3, #2
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d010      	beq.n	8002c3a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	689a      	ldr	r2, [r3, #8]
 8002c1c:	4b66      	ldr	r3, [pc, #408]	; (8002db8 <HAL_RCC_ClockConfig+0x1f0>)
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c24:	429a      	cmp	r2, r3
 8002c26:	d908      	bls.n	8002c3a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c28:	4b63      	ldr	r3, [pc, #396]	; (8002db8 <HAL_RCC_ClockConfig+0x1f0>)
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	4960      	ldr	r1, [pc, #384]	; (8002db8 <HAL_RCC_ClockConfig+0x1f0>)
 8002c36:	4313      	orrs	r3, r2
 8002c38:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 0301 	and.w	r3, r3, #1
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d04c      	beq.n	8002ce0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	2b03      	cmp	r3, #3
 8002c4c:	d107      	bne.n	8002c5e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c4e:	4b5a      	ldr	r3, [pc, #360]	; (8002db8 <HAL_RCC_ClockConfig+0x1f0>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d121      	bne.n	8002c9e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e0a6      	b.n	8002dac <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	2b02      	cmp	r3, #2
 8002c64:	d107      	bne.n	8002c76 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c66:	4b54      	ldr	r3, [pc, #336]	; (8002db8 <HAL_RCC_ClockConfig+0x1f0>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d115      	bne.n	8002c9e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
 8002c74:	e09a      	b.n	8002dac <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d107      	bne.n	8002c8e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002c7e:	4b4e      	ldr	r3, [pc, #312]	; (8002db8 <HAL_RCC_ClockConfig+0x1f0>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f003 0302 	and.w	r3, r3, #2
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d109      	bne.n	8002c9e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e08e      	b.n	8002dac <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c8e:	4b4a      	ldr	r3, [pc, #296]	; (8002db8 <HAL_RCC_ClockConfig+0x1f0>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d101      	bne.n	8002c9e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e086      	b.n	8002dac <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002c9e:	4b46      	ldr	r3, [pc, #280]	; (8002db8 <HAL_RCC_ClockConfig+0x1f0>)
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	f023 0203 	bic.w	r2, r3, #3
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	4943      	ldr	r1, [pc, #268]	; (8002db8 <HAL_RCC_ClockConfig+0x1f0>)
 8002cac:	4313      	orrs	r3, r2
 8002cae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002cb0:	f7fe ffc8 	bl	8001c44 <HAL_GetTick>
 8002cb4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cb6:	e00a      	b.n	8002cce <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cb8:	f7fe ffc4 	bl	8001c44 <HAL_GetTick>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	1ad3      	subs	r3, r2, r3
 8002cc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d901      	bls.n	8002cce <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002cca:	2303      	movs	r3, #3
 8002ccc:	e06e      	b.n	8002dac <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cce:	4b3a      	ldr	r3, [pc, #232]	; (8002db8 <HAL_RCC_ClockConfig+0x1f0>)
 8002cd0:	689b      	ldr	r3, [r3, #8]
 8002cd2:	f003 020c 	and.w	r2, r3, #12
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	009b      	lsls	r3, r3, #2
 8002cdc:	429a      	cmp	r2, r3
 8002cde:	d1eb      	bne.n	8002cb8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f003 0302 	and.w	r3, r3, #2
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d010      	beq.n	8002d0e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	689a      	ldr	r2, [r3, #8]
 8002cf0:	4b31      	ldr	r3, [pc, #196]	; (8002db8 <HAL_RCC_ClockConfig+0x1f0>)
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002cf8:	429a      	cmp	r2, r3
 8002cfa:	d208      	bcs.n	8002d0e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cfc:	4b2e      	ldr	r3, [pc, #184]	; (8002db8 <HAL_RCC_ClockConfig+0x1f0>)
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	492b      	ldr	r1, [pc, #172]	; (8002db8 <HAL_RCC_ClockConfig+0x1f0>)
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d0e:	4b29      	ldr	r3, [pc, #164]	; (8002db4 <HAL_RCC_ClockConfig+0x1ec>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f003 0307 	and.w	r3, r3, #7
 8002d16:	683a      	ldr	r2, [r7, #0]
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	d210      	bcs.n	8002d3e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d1c:	4b25      	ldr	r3, [pc, #148]	; (8002db4 <HAL_RCC_ClockConfig+0x1ec>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f023 0207 	bic.w	r2, r3, #7
 8002d24:	4923      	ldr	r1, [pc, #140]	; (8002db4 <HAL_RCC_ClockConfig+0x1ec>)
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d2c:	4b21      	ldr	r3, [pc, #132]	; (8002db4 <HAL_RCC_ClockConfig+0x1ec>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f003 0307 	and.w	r3, r3, #7
 8002d34:	683a      	ldr	r2, [r7, #0]
 8002d36:	429a      	cmp	r2, r3
 8002d38:	d001      	beq.n	8002d3e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e036      	b.n	8002dac <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f003 0304 	and.w	r3, r3, #4
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d008      	beq.n	8002d5c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d4a:	4b1b      	ldr	r3, [pc, #108]	; (8002db8 <HAL_RCC_ClockConfig+0x1f0>)
 8002d4c:	689b      	ldr	r3, [r3, #8]
 8002d4e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	68db      	ldr	r3, [r3, #12]
 8002d56:	4918      	ldr	r1, [pc, #96]	; (8002db8 <HAL_RCC_ClockConfig+0x1f0>)
 8002d58:	4313      	orrs	r3, r2
 8002d5a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f003 0308 	and.w	r3, r3, #8
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d009      	beq.n	8002d7c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d68:	4b13      	ldr	r3, [pc, #76]	; (8002db8 <HAL_RCC_ClockConfig+0x1f0>)
 8002d6a:	689b      	ldr	r3, [r3, #8]
 8002d6c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	691b      	ldr	r3, [r3, #16]
 8002d74:	00db      	lsls	r3, r3, #3
 8002d76:	4910      	ldr	r1, [pc, #64]	; (8002db8 <HAL_RCC_ClockConfig+0x1f0>)
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002d7c:	f000 f824 	bl	8002dc8 <HAL_RCC_GetSysClockFreq>
 8002d80:	4602      	mov	r2, r0
 8002d82:	4b0d      	ldr	r3, [pc, #52]	; (8002db8 <HAL_RCC_ClockConfig+0x1f0>)
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	091b      	lsrs	r3, r3, #4
 8002d88:	f003 030f 	and.w	r3, r3, #15
 8002d8c:	490b      	ldr	r1, [pc, #44]	; (8002dbc <HAL_RCC_ClockConfig+0x1f4>)
 8002d8e:	5ccb      	ldrb	r3, [r1, r3]
 8002d90:	f003 031f 	and.w	r3, r3, #31
 8002d94:	fa22 f303 	lsr.w	r3, r2, r3
 8002d98:	4a09      	ldr	r2, [pc, #36]	; (8002dc0 <HAL_RCC_ClockConfig+0x1f8>)
 8002d9a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002d9c:	4b09      	ldr	r3, [pc, #36]	; (8002dc4 <HAL_RCC_ClockConfig+0x1fc>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4618      	mov	r0, r3
 8002da2:	f7fe feff 	bl	8001ba4 <HAL_InitTick>
 8002da6:	4603      	mov	r3, r0
 8002da8:	72fb      	strb	r3, [r7, #11]

  return status;
 8002daa:	7afb      	ldrb	r3, [r7, #11]
}
 8002dac:	4618      	mov	r0, r3
 8002dae:	3710      	adds	r7, #16
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bd80      	pop	{r7, pc}
 8002db4:	40022000 	.word	0x40022000
 8002db8:	40021000 	.word	0x40021000
 8002dbc:	08006ad8 	.word	0x08006ad8
 8002dc0:	20000000 	.word	0x20000000
 8002dc4:	20000004 	.word	0x20000004

08002dc8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b089      	sub	sp, #36	; 0x24
 8002dcc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	61fb      	str	r3, [r7, #28]
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002dd6:	4b3e      	ldr	r3, [pc, #248]	; (8002ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	f003 030c 	and.w	r3, r3, #12
 8002dde:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002de0:	4b3b      	ldr	r3, [pc, #236]	; (8002ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002de2:	68db      	ldr	r3, [r3, #12]
 8002de4:	f003 0303 	and.w	r3, r3, #3
 8002de8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002dea:	693b      	ldr	r3, [r7, #16]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d005      	beq.n	8002dfc <HAL_RCC_GetSysClockFreq+0x34>
 8002df0:	693b      	ldr	r3, [r7, #16]
 8002df2:	2b0c      	cmp	r3, #12
 8002df4:	d121      	bne.n	8002e3a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	2b01      	cmp	r3, #1
 8002dfa:	d11e      	bne.n	8002e3a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002dfc:	4b34      	ldr	r3, [pc, #208]	; (8002ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f003 0308 	and.w	r3, r3, #8
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d107      	bne.n	8002e18 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002e08:	4b31      	ldr	r3, [pc, #196]	; (8002ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e0e:	0a1b      	lsrs	r3, r3, #8
 8002e10:	f003 030f 	and.w	r3, r3, #15
 8002e14:	61fb      	str	r3, [r7, #28]
 8002e16:	e005      	b.n	8002e24 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002e18:	4b2d      	ldr	r3, [pc, #180]	; (8002ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	091b      	lsrs	r3, r3, #4
 8002e1e:	f003 030f 	and.w	r3, r3, #15
 8002e22:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002e24:	4a2b      	ldr	r2, [pc, #172]	; (8002ed4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002e26:	69fb      	ldr	r3, [r7, #28]
 8002e28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e2c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002e2e:	693b      	ldr	r3, [r7, #16]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d10d      	bne.n	8002e50 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002e34:	69fb      	ldr	r3, [r7, #28]
 8002e36:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002e38:	e00a      	b.n	8002e50 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002e3a:	693b      	ldr	r3, [r7, #16]
 8002e3c:	2b04      	cmp	r3, #4
 8002e3e:	d102      	bne.n	8002e46 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002e40:	4b25      	ldr	r3, [pc, #148]	; (8002ed8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002e42:	61bb      	str	r3, [r7, #24]
 8002e44:	e004      	b.n	8002e50 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	2b08      	cmp	r3, #8
 8002e4a:	d101      	bne.n	8002e50 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002e4c:	4b23      	ldr	r3, [pc, #140]	; (8002edc <HAL_RCC_GetSysClockFreq+0x114>)
 8002e4e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002e50:	693b      	ldr	r3, [r7, #16]
 8002e52:	2b0c      	cmp	r3, #12
 8002e54:	d134      	bne.n	8002ec0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002e56:	4b1e      	ldr	r3, [pc, #120]	; (8002ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e58:	68db      	ldr	r3, [r3, #12]
 8002e5a:	f003 0303 	and.w	r3, r3, #3
 8002e5e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	2b02      	cmp	r3, #2
 8002e64:	d003      	beq.n	8002e6e <HAL_RCC_GetSysClockFreq+0xa6>
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	2b03      	cmp	r3, #3
 8002e6a:	d003      	beq.n	8002e74 <HAL_RCC_GetSysClockFreq+0xac>
 8002e6c:	e005      	b.n	8002e7a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002e6e:	4b1a      	ldr	r3, [pc, #104]	; (8002ed8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002e70:	617b      	str	r3, [r7, #20]
      break;
 8002e72:	e005      	b.n	8002e80 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002e74:	4b19      	ldr	r3, [pc, #100]	; (8002edc <HAL_RCC_GetSysClockFreq+0x114>)
 8002e76:	617b      	str	r3, [r7, #20]
      break;
 8002e78:	e002      	b.n	8002e80 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002e7a:	69fb      	ldr	r3, [r7, #28]
 8002e7c:	617b      	str	r3, [r7, #20]
      break;
 8002e7e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002e80:	4b13      	ldr	r3, [pc, #76]	; (8002ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e82:	68db      	ldr	r3, [r3, #12]
 8002e84:	091b      	lsrs	r3, r3, #4
 8002e86:	f003 0307 	and.w	r3, r3, #7
 8002e8a:	3301      	adds	r3, #1
 8002e8c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002e8e:	4b10      	ldr	r3, [pc, #64]	; (8002ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e90:	68db      	ldr	r3, [r3, #12]
 8002e92:	0a1b      	lsrs	r3, r3, #8
 8002e94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002e98:	697a      	ldr	r2, [r7, #20]
 8002e9a:	fb03 f202 	mul.w	r2, r3, r2
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ea4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002ea6:	4b0a      	ldr	r3, [pc, #40]	; (8002ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ea8:	68db      	ldr	r3, [r3, #12]
 8002eaa:	0e5b      	lsrs	r3, r3, #25
 8002eac:	f003 0303 	and.w	r3, r3, #3
 8002eb0:	3301      	adds	r3, #1
 8002eb2:	005b      	lsls	r3, r3, #1
 8002eb4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002eb6:	697a      	ldr	r2, [r7, #20]
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ebe:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002ec0:	69bb      	ldr	r3, [r7, #24]
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3724      	adds	r7, #36	; 0x24
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr
 8002ece:	bf00      	nop
 8002ed0:	40021000 	.word	0x40021000
 8002ed4:	08006af0 	.word	0x08006af0
 8002ed8:	00f42400 	.word	0x00f42400
 8002edc:	007a1200 	.word	0x007a1200

08002ee0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ee4:	4b03      	ldr	r3, [pc, #12]	; (8002ef4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	46bd      	mov	sp, r7
 8002eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef0:	4770      	bx	lr
 8002ef2:	bf00      	nop
 8002ef4:	20000000 	.word	0x20000000

08002ef8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002efc:	f7ff fff0 	bl	8002ee0 <HAL_RCC_GetHCLKFreq>
 8002f00:	4602      	mov	r2, r0
 8002f02:	4b06      	ldr	r3, [pc, #24]	; (8002f1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	0a1b      	lsrs	r3, r3, #8
 8002f08:	f003 0307 	and.w	r3, r3, #7
 8002f0c:	4904      	ldr	r1, [pc, #16]	; (8002f20 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002f0e:	5ccb      	ldrb	r3, [r1, r3]
 8002f10:	f003 031f 	and.w	r3, r3, #31
 8002f14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f18:	4618      	mov	r0, r3
 8002f1a:	bd80      	pop	{r7, pc}
 8002f1c:	40021000 	.word	0x40021000
 8002f20:	08006ae8 	.word	0x08006ae8

08002f24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002f28:	f7ff ffda 	bl	8002ee0 <HAL_RCC_GetHCLKFreq>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	4b06      	ldr	r3, [pc, #24]	; (8002f48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	0adb      	lsrs	r3, r3, #11
 8002f34:	f003 0307 	and.w	r3, r3, #7
 8002f38:	4904      	ldr	r1, [pc, #16]	; (8002f4c <HAL_RCC_GetPCLK2Freq+0x28>)
 8002f3a:	5ccb      	ldrb	r3, [r1, r3]
 8002f3c:	f003 031f 	and.w	r3, r3, #31
 8002f40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	bd80      	pop	{r7, pc}
 8002f48:	40021000 	.word	0x40021000
 8002f4c:	08006ae8 	.word	0x08006ae8

08002f50 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b086      	sub	sp, #24
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002f58:	2300      	movs	r3, #0
 8002f5a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002f5c:	4b2a      	ldr	r3, [pc, #168]	; (8003008 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d003      	beq.n	8002f70 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002f68:	f7ff f9ee 	bl	8002348 <HAL_PWREx_GetVoltageRange>
 8002f6c:	6178      	str	r0, [r7, #20]
 8002f6e:	e014      	b.n	8002f9a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002f70:	4b25      	ldr	r3, [pc, #148]	; (8003008 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f74:	4a24      	ldr	r2, [pc, #144]	; (8003008 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f7a:	6593      	str	r3, [r2, #88]	; 0x58
 8002f7c:	4b22      	ldr	r3, [pc, #136]	; (8003008 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f84:	60fb      	str	r3, [r7, #12]
 8002f86:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002f88:	f7ff f9de 	bl	8002348 <HAL_PWREx_GetVoltageRange>
 8002f8c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002f8e:	4b1e      	ldr	r3, [pc, #120]	; (8003008 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f92:	4a1d      	ldr	r2, [pc, #116]	; (8003008 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f94:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f98:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002f9a:	697b      	ldr	r3, [r7, #20]
 8002f9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002fa0:	d10b      	bne.n	8002fba <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2b80      	cmp	r3, #128	; 0x80
 8002fa6:	d919      	bls.n	8002fdc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2ba0      	cmp	r3, #160	; 0xa0
 8002fac:	d902      	bls.n	8002fb4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002fae:	2302      	movs	r3, #2
 8002fb0:	613b      	str	r3, [r7, #16]
 8002fb2:	e013      	b.n	8002fdc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	613b      	str	r3, [r7, #16]
 8002fb8:	e010      	b.n	8002fdc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2b80      	cmp	r3, #128	; 0x80
 8002fbe:	d902      	bls.n	8002fc6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002fc0:	2303      	movs	r3, #3
 8002fc2:	613b      	str	r3, [r7, #16]
 8002fc4:	e00a      	b.n	8002fdc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2b80      	cmp	r3, #128	; 0x80
 8002fca:	d102      	bne.n	8002fd2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002fcc:	2302      	movs	r3, #2
 8002fce:	613b      	str	r3, [r7, #16]
 8002fd0:	e004      	b.n	8002fdc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2b70      	cmp	r3, #112	; 0x70
 8002fd6:	d101      	bne.n	8002fdc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002fd8:	2301      	movs	r3, #1
 8002fda:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002fdc:	4b0b      	ldr	r3, [pc, #44]	; (800300c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f023 0207 	bic.w	r2, r3, #7
 8002fe4:	4909      	ldr	r1, [pc, #36]	; (800300c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002fec:	4b07      	ldr	r3, [pc, #28]	; (800300c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f003 0307 	and.w	r3, r3, #7
 8002ff4:	693a      	ldr	r2, [r7, #16]
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	d001      	beq.n	8002ffe <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e000      	b.n	8003000 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002ffe:	2300      	movs	r3, #0
}
 8003000:	4618      	mov	r0, r3
 8003002:	3718      	adds	r7, #24
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}
 8003008:	40021000 	.word	0x40021000
 800300c:	40022000 	.word	0x40022000

08003010 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b086      	sub	sp, #24
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003018:	2300      	movs	r3, #0
 800301a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800301c:	2300      	movs	r3, #0
 800301e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003028:	2b00      	cmp	r3, #0
 800302a:	d041      	beq.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003030:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003034:	d02a      	beq.n	800308c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003036:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800303a:	d824      	bhi.n	8003086 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800303c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003040:	d008      	beq.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003042:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003046:	d81e      	bhi.n	8003086 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003048:	2b00      	cmp	r3, #0
 800304a:	d00a      	beq.n	8003062 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800304c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003050:	d010      	beq.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003052:	e018      	b.n	8003086 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003054:	4b86      	ldr	r3, [pc, #536]	; (8003270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003056:	68db      	ldr	r3, [r3, #12]
 8003058:	4a85      	ldr	r2, [pc, #532]	; (8003270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800305a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800305e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003060:	e015      	b.n	800308e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	3304      	adds	r3, #4
 8003066:	2100      	movs	r1, #0
 8003068:	4618      	mov	r0, r3
 800306a:	f000 fabb 	bl	80035e4 <RCCEx_PLLSAI1_Config>
 800306e:	4603      	mov	r3, r0
 8003070:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003072:	e00c      	b.n	800308e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	3320      	adds	r3, #32
 8003078:	2100      	movs	r1, #0
 800307a:	4618      	mov	r0, r3
 800307c:	f000 fba6 	bl	80037cc <RCCEx_PLLSAI2_Config>
 8003080:	4603      	mov	r3, r0
 8003082:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003084:	e003      	b.n	800308e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	74fb      	strb	r3, [r7, #19]
      break;
 800308a:	e000      	b.n	800308e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800308c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800308e:	7cfb      	ldrb	r3, [r7, #19]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d10b      	bne.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003094:	4b76      	ldr	r3, [pc, #472]	; (8003270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003096:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800309a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80030a2:	4973      	ldr	r1, [pc, #460]	; (8003270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030a4:	4313      	orrs	r3, r2
 80030a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80030aa:	e001      	b.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030ac:	7cfb      	ldrb	r3, [r7, #19]
 80030ae:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d041      	beq.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80030c0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80030c4:	d02a      	beq.n	800311c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80030c6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80030ca:	d824      	bhi.n	8003116 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80030cc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80030d0:	d008      	beq.n	80030e4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80030d2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80030d6:	d81e      	bhi.n	8003116 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d00a      	beq.n	80030f2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80030dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80030e0:	d010      	beq.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80030e2:	e018      	b.n	8003116 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80030e4:	4b62      	ldr	r3, [pc, #392]	; (8003270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	4a61      	ldr	r2, [pc, #388]	; (8003270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030ee:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80030f0:	e015      	b.n	800311e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	3304      	adds	r3, #4
 80030f6:	2100      	movs	r1, #0
 80030f8:	4618      	mov	r0, r3
 80030fa:	f000 fa73 	bl	80035e4 <RCCEx_PLLSAI1_Config>
 80030fe:	4603      	mov	r3, r0
 8003100:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003102:	e00c      	b.n	800311e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	3320      	adds	r3, #32
 8003108:	2100      	movs	r1, #0
 800310a:	4618      	mov	r0, r3
 800310c:	f000 fb5e 	bl	80037cc <RCCEx_PLLSAI2_Config>
 8003110:	4603      	mov	r3, r0
 8003112:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003114:	e003      	b.n	800311e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	74fb      	strb	r3, [r7, #19]
      break;
 800311a:	e000      	b.n	800311e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800311c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800311e:	7cfb      	ldrb	r3, [r7, #19]
 8003120:	2b00      	cmp	r3, #0
 8003122:	d10b      	bne.n	800313c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003124:	4b52      	ldr	r3, [pc, #328]	; (8003270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003126:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800312a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003132:	494f      	ldr	r1, [pc, #316]	; (8003270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003134:	4313      	orrs	r3, r2
 8003136:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800313a:	e001      	b.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800313c:	7cfb      	ldrb	r3, [r7, #19]
 800313e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003148:	2b00      	cmp	r3, #0
 800314a:	f000 80a0 	beq.w	800328e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800314e:	2300      	movs	r3, #0
 8003150:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003152:	4b47      	ldr	r3, [pc, #284]	; (8003270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003154:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003156:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800315a:	2b00      	cmp	r3, #0
 800315c:	d101      	bne.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800315e:	2301      	movs	r3, #1
 8003160:	e000      	b.n	8003164 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003162:	2300      	movs	r3, #0
 8003164:	2b00      	cmp	r3, #0
 8003166:	d00d      	beq.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003168:	4b41      	ldr	r3, [pc, #260]	; (8003270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800316a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800316c:	4a40      	ldr	r2, [pc, #256]	; (8003270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800316e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003172:	6593      	str	r3, [r2, #88]	; 0x58
 8003174:	4b3e      	ldr	r3, [pc, #248]	; (8003270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003176:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003178:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800317c:	60bb      	str	r3, [r7, #8]
 800317e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003180:	2301      	movs	r3, #1
 8003182:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003184:	4b3b      	ldr	r3, [pc, #236]	; (8003274 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a3a      	ldr	r2, [pc, #232]	; (8003274 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800318a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800318e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003190:	f7fe fd58 	bl	8001c44 <HAL_GetTick>
 8003194:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003196:	e009      	b.n	80031ac <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003198:	f7fe fd54 	bl	8001c44 <HAL_GetTick>
 800319c:	4602      	mov	r2, r0
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	1ad3      	subs	r3, r2, r3
 80031a2:	2b02      	cmp	r3, #2
 80031a4:	d902      	bls.n	80031ac <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80031a6:	2303      	movs	r3, #3
 80031a8:	74fb      	strb	r3, [r7, #19]
        break;
 80031aa:	e005      	b.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80031ac:	4b31      	ldr	r3, [pc, #196]	; (8003274 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d0ef      	beq.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80031b8:	7cfb      	ldrb	r3, [r7, #19]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d15c      	bne.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80031be:	4b2c      	ldr	r3, [pc, #176]	; (8003270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031c8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80031ca:	697b      	ldr	r3, [r7, #20]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d01f      	beq.n	8003210 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80031d6:	697a      	ldr	r2, [r7, #20]
 80031d8:	429a      	cmp	r2, r3
 80031da:	d019      	beq.n	8003210 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80031dc:	4b24      	ldr	r3, [pc, #144]	; (8003270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031e6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80031e8:	4b21      	ldr	r3, [pc, #132]	; (8003270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031ee:	4a20      	ldr	r2, [pc, #128]	; (8003270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80031f8:	4b1d      	ldr	r3, [pc, #116]	; (8003270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031fe:	4a1c      	ldr	r2, [pc, #112]	; (8003270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003200:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003204:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003208:	4a19      	ldr	r2, [pc, #100]	; (8003270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800320a:	697b      	ldr	r3, [r7, #20]
 800320c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003210:	697b      	ldr	r3, [r7, #20]
 8003212:	f003 0301 	and.w	r3, r3, #1
 8003216:	2b00      	cmp	r3, #0
 8003218:	d016      	beq.n	8003248 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800321a:	f7fe fd13 	bl	8001c44 <HAL_GetTick>
 800321e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003220:	e00b      	b.n	800323a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003222:	f7fe fd0f 	bl	8001c44 <HAL_GetTick>
 8003226:	4602      	mov	r2, r0
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	1ad3      	subs	r3, r2, r3
 800322c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003230:	4293      	cmp	r3, r2
 8003232:	d902      	bls.n	800323a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003234:	2303      	movs	r3, #3
 8003236:	74fb      	strb	r3, [r7, #19]
            break;
 8003238:	e006      	b.n	8003248 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800323a:	4b0d      	ldr	r3, [pc, #52]	; (8003270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800323c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003240:	f003 0302 	and.w	r3, r3, #2
 8003244:	2b00      	cmp	r3, #0
 8003246:	d0ec      	beq.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003248:	7cfb      	ldrb	r3, [r7, #19]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d10c      	bne.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800324e:	4b08      	ldr	r3, [pc, #32]	; (8003270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003250:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003254:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800325e:	4904      	ldr	r1, [pc, #16]	; (8003270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003260:	4313      	orrs	r3, r2
 8003262:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003266:	e009      	b.n	800327c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003268:	7cfb      	ldrb	r3, [r7, #19]
 800326a:	74bb      	strb	r3, [r7, #18]
 800326c:	e006      	b.n	800327c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800326e:	bf00      	nop
 8003270:	40021000 	.word	0x40021000
 8003274:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003278:	7cfb      	ldrb	r3, [r7, #19]
 800327a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800327c:	7c7b      	ldrb	r3, [r7, #17]
 800327e:	2b01      	cmp	r3, #1
 8003280:	d105      	bne.n	800328e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003282:	4b9e      	ldr	r3, [pc, #632]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003284:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003286:	4a9d      	ldr	r2, [pc, #628]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003288:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800328c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f003 0301 	and.w	r3, r3, #1
 8003296:	2b00      	cmp	r3, #0
 8003298:	d00a      	beq.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800329a:	4b98      	ldr	r3, [pc, #608]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800329c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032a0:	f023 0203 	bic.w	r2, r3, #3
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032a8:	4994      	ldr	r1, [pc, #592]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032aa:	4313      	orrs	r3, r2
 80032ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f003 0302 	and.w	r3, r3, #2
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d00a      	beq.n	80032d2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80032bc:	4b8f      	ldr	r3, [pc, #572]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032c2:	f023 020c 	bic.w	r2, r3, #12
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032ca:	498c      	ldr	r1, [pc, #560]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032cc:	4313      	orrs	r3, r2
 80032ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f003 0304 	and.w	r3, r3, #4
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d00a      	beq.n	80032f4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80032de:	4b87      	ldr	r3, [pc, #540]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032e4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ec:	4983      	ldr	r1, [pc, #524]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032ee:	4313      	orrs	r3, r2
 80032f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f003 0308 	and.w	r3, r3, #8
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d00a      	beq.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003300:	4b7e      	ldr	r3, [pc, #504]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003302:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003306:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800330e:	497b      	ldr	r1, [pc, #492]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003310:	4313      	orrs	r3, r2
 8003312:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f003 0310 	and.w	r3, r3, #16
 800331e:	2b00      	cmp	r3, #0
 8003320:	d00a      	beq.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003322:	4b76      	ldr	r3, [pc, #472]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003324:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003328:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003330:	4972      	ldr	r1, [pc, #456]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003332:	4313      	orrs	r3, r2
 8003334:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f003 0320 	and.w	r3, r3, #32
 8003340:	2b00      	cmp	r3, #0
 8003342:	d00a      	beq.n	800335a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003344:	4b6d      	ldr	r3, [pc, #436]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003346:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800334a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003352:	496a      	ldr	r1, [pc, #424]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003354:	4313      	orrs	r3, r2
 8003356:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003362:	2b00      	cmp	r3, #0
 8003364:	d00a      	beq.n	800337c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003366:	4b65      	ldr	r3, [pc, #404]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003368:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800336c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003374:	4961      	ldr	r1, [pc, #388]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003376:	4313      	orrs	r3, r2
 8003378:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003384:	2b00      	cmp	r3, #0
 8003386:	d00a      	beq.n	800339e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003388:	4b5c      	ldr	r3, [pc, #368]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800338a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800338e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003396:	4959      	ldr	r1, [pc, #356]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003398:	4313      	orrs	r3, r2
 800339a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d00a      	beq.n	80033c0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80033aa:	4b54      	ldr	r3, [pc, #336]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033b0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80033b8:	4950      	ldr	r1, [pc, #320]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033ba:	4313      	orrs	r3, r2
 80033bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d00a      	beq.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80033cc:	4b4b      	ldr	r3, [pc, #300]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033d2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033da:	4948      	ldr	r1, [pc, #288]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033dc:	4313      	orrs	r3, r2
 80033de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d00a      	beq.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80033ee:	4b43      	ldr	r3, [pc, #268]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033f4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033fc:	493f      	ldr	r1, [pc, #252]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033fe:	4313      	orrs	r3, r2
 8003400:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800340c:	2b00      	cmp	r3, #0
 800340e:	d028      	beq.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003410:	4b3a      	ldr	r3, [pc, #232]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003412:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003416:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800341e:	4937      	ldr	r1, [pc, #220]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003420:	4313      	orrs	r3, r2
 8003422:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800342a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800342e:	d106      	bne.n	800343e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003430:	4b32      	ldr	r3, [pc, #200]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003432:	68db      	ldr	r3, [r3, #12]
 8003434:	4a31      	ldr	r2, [pc, #196]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003436:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800343a:	60d3      	str	r3, [r2, #12]
 800343c:	e011      	b.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003442:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003446:	d10c      	bne.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	3304      	adds	r3, #4
 800344c:	2101      	movs	r1, #1
 800344e:	4618      	mov	r0, r3
 8003450:	f000 f8c8 	bl	80035e4 <RCCEx_PLLSAI1_Config>
 8003454:	4603      	mov	r3, r0
 8003456:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003458:	7cfb      	ldrb	r3, [r7, #19]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d001      	beq.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800345e:	7cfb      	ldrb	r3, [r7, #19]
 8003460:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800346a:	2b00      	cmp	r3, #0
 800346c:	d028      	beq.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800346e:	4b23      	ldr	r3, [pc, #140]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003470:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003474:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800347c:	491f      	ldr	r1, [pc, #124]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800347e:	4313      	orrs	r3, r2
 8003480:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003488:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800348c:	d106      	bne.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800348e:	4b1b      	ldr	r3, [pc, #108]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003490:	68db      	ldr	r3, [r3, #12]
 8003492:	4a1a      	ldr	r2, [pc, #104]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003494:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003498:	60d3      	str	r3, [r2, #12]
 800349a:	e011      	b.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034a0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80034a4:	d10c      	bne.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	3304      	adds	r3, #4
 80034aa:	2101      	movs	r1, #1
 80034ac:	4618      	mov	r0, r3
 80034ae:	f000 f899 	bl	80035e4 <RCCEx_PLLSAI1_Config>
 80034b2:	4603      	mov	r3, r0
 80034b4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80034b6:	7cfb      	ldrb	r3, [r7, #19]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d001      	beq.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80034bc:	7cfb      	ldrb	r3, [r7, #19]
 80034be:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d02b      	beq.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80034cc:	4b0b      	ldr	r3, [pc, #44]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034d2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80034da:	4908      	ldr	r1, [pc, #32]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034dc:	4313      	orrs	r3, r2
 80034de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80034e6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80034ea:	d109      	bne.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80034ec:	4b03      	ldr	r3, [pc, #12]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034ee:	68db      	ldr	r3, [r3, #12]
 80034f0:	4a02      	ldr	r2, [pc, #8]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034f2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80034f6:	60d3      	str	r3, [r2, #12]
 80034f8:	e014      	b.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80034fa:	bf00      	nop
 80034fc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003504:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003508:	d10c      	bne.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	3304      	adds	r3, #4
 800350e:	2101      	movs	r1, #1
 8003510:	4618      	mov	r0, r3
 8003512:	f000 f867 	bl	80035e4 <RCCEx_PLLSAI1_Config>
 8003516:	4603      	mov	r3, r0
 8003518:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800351a:	7cfb      	ldrb	r3, [r7, #19]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d001      	beq.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003520:	7cfb      	ldrb	r3, [r7, #19]
 8003522:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800352c:	2b00      	cmp	r3, #0
 800352e:	d02f      	beq.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003530:	4b2b      	ldr	r3, [pc, #172]	; (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003532:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003536:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800353e:	4928      	ldr	r1, [pc, #160]	; (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003540:	4313      	orrs	r3, r2
 8003542:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800354a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800354e:	d10d      	bne.n	800356c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	3304      	adds	r3, #4
 8003554:	2102      	movs	r1, #2
 8003556:	4618      	mov	r0, r3
 8003558:	f000 f844 	bl	80035e4 <RCCEx_PLLSAI1_Config>
 800355c:	4603      	mov	r3, r0
 800355e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003560:	7cfb      	ldrb	r3, [r7, #19]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d014      	beq.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003566:	7cfb      	ldrb	r3, [r7, #19]
 8003568:	74bb      	strb	r3, [r7, #18]
 800356a:	e011      	b.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003570:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003574:	d10c      	bne.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	3320      	adds	r3, #32
 800357a:	2102      	movs	r1, #2
 800357c:	4618      	mov	r0, r3
 800357e:	f000 f925 	bl	80037cc <RCCEx_PLLSAI2_Config>
 8003582:	4603      	mov	r3, r0
 8003584:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003586:	7cfb      	ldrb	r3, [r7, #19]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d001      	beq.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800358c:	7cfb      	ldrb	r3, [r7, #19]
 800358e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003598:	2b00      	cmp	r3, #0
 800359a:	d00a      	beq.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800359c:	4b10      	ldr	r3, [pc, #64]	; (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800359e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035a2:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80035aa:	490d      	ldr	r1, [pc, #52]	; (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80035ac:	4313      	orrs	r3, r2
 80035ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d00b      	beq.n	80035d6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80035be:	4b08      	ldr	r3, [pc, #32]	; (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80035c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035c4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80035ce:	4904      	ldr	r1, [pc, #16]	; (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80035d0:	4313      	orrs	r3, r2
 80035d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80035d6:	7cbb      	ldrb	r3, [r7, #18]
}
 80035d8:	4618      	mov	r0, r3
 80035da:	3718      	adds	r7, #24
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}
 80035e0:	40021000 	.word	0x40021000

080035e4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b084      	sub	sp, #16
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
 80035ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80035ee:	2300      	movs	r3, #0
 80035f0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80035f2:	4b75      	ldr	r3, [pc, #468]	; (80037c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80035f4:	68db      	ldr	r3, [r3, #12]
 80035f6:	f003 0303 	and.w	r3, r3, #3
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d018      	beq.n	8003630 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80035fe:	4b72      	ldr	r3, [pc, #456]	; (80037c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003600:	68db      	ldr	r3, [r3, #12]
 8003602:	f003 0203 	and.w	r2, r3, #3
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	429a      	cmp	r2, r3
 800360c:	d10d      	bne.n	800362a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
       ||
 8003612:	2b00      	cmp	r3, #0
 8003614:	d009      	beq.n	800362a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003616:	4b6c      	ldr	r3, [pc, #432]	; (80037c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003618:	68db      	ldr	r3, [r3, #12]
 800361a:	091b      	lsrs	r3, r3, #4
 800361c:	f003 0307 	and.w	r3, r3, #7
 8003620:	1c5a      	adds	r2, r3, #1
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	685b      	ldr	r3, [r3, #4]
       ||
 8003626:	429a      	cmp	r2, r3
 8003628:	d047      	beq.n	80036ba <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	73fb      	strb	r3, [r7, #15]
 800362e:	e044      	b.n	80036ba <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	2b03      	cmp	r3, #3
 8003636:	d018      	beq.n	800366a <RCCEx_PLLSAI1_Config+0x86>
 8003638:	2b03      	cmp	r3, #3
 800363a:	d825      	bhi.n	8003688 <RCCEx_PLLSAI1_Config+0xa4>
 800363c:	2b01      	cmp	r3, #1
 800363e:	d002      	beq.n	8003646 <RCCEx_PLLSAI1_Config+0x62>
 8003640:	2b02      	cmp	r3, #2
 8003642:	d009      	beq.n	8003658 <RCCEx_PLLSAI1_Config+0x74>
 8003644:	e020      	b.n	8003688 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003646:	4b60      	ldr	r3, [pc, #384]	; (80037c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f003 0302 	and.w	r3, r3, #2
 800364e:	2b00      	cmp	r3, #0
 8003650:	d11d      	bne.n	800368e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003656:	e01a      	b.n	800368e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003658:	4b5b      	ldr	r3, [pc, #364]	; (80037c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003660:	2b00      	cmp	r3, #0
 8003662:	d116      	bne.n	8003692 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003664:	2301      	movs	r3, #1
 8003666:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003668:	e013      	b.n	8003692 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800366a:	4b57      	ldr	r3, [pc, #348]	; (80037c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003672:	2b00      	cmp	r3, #0
 8003674:	d10f      	bne.n	8003696 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003676:	4b54      	ldr	r3, [pc, #336]	; (80037c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800367e:	2b00      	cmp	r3, #0
 8003680:	d109      	bne.n	8003696 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003686:	e006      	b.n	8003696 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	73fb      	strb	r3, [r7, #15]
      break;
 800368c:	e004      	b.n	8003698 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800368e:	bf00      	nop
 8003690:	e002      	b.n	8003698 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003692:	bf00      	nop
 8003694:	e000      	b.n	8003698 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003696:	bf00      	nop
    }

    if(status == HAL_OK)
 8003698:	7bfb      	ldrb	r3, [r7, #15]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d10d      	bne.n	80036ba <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800369e:	4b4a      	ldr	r3, [pc, #296]	; (80037c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80036a0:	68db      	ldr	r3, [r3, #12]
 80036a2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6819      	ldr	r1, [r3, #0]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	3b01      	subs	r3, #1
 80036b0:	011b      	lsls	r3, r3, #4
 80036b2:	430b      	orrs	r3, r1
 80036b4:	4944      	ldr	r1, [pc, #272]	; (80037c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80036b6:	4313      	orrs	r3, r2
 80036b8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80036ba:	7bfb      	ldrb	r3, [r7, #15]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d17d      	bne.n	80037bc <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80036c0:	4b41      	ldr	r3, [pc, #260]	; (80037c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a40      	ldr	r2, [pc, #256]	; (80037c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80036c6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80036ca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80036cc:	f7fe faba 	bl	8001c44 <HAL_GetTick>
 80036d0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80036d2:	e009      	b.n	80036e8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80036d4:	f7fe fab6 	bl	8001c44 <HAL_GetTick>
 80036d8:	4602      	mov	r2, r0
 80036da:	68bb      	ldr	r3, [r7, #8]
 80036dc:	1ad3      	subs	r3, r2, r3
 80036de:	2b02      	cmp	r3, #2
 80036e0:	d902      	bls.n	80036e8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80036e2:	2303      	movs	r3, #3
 80036e4:	73fb      	strb	r3, [r7, #15]
        break;
 80036e6:	e005      	b.n	80036f4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80036e8:	4b37      	ldr	r3, [pc, #220]	; (80037c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d1ef      	bne.n	80036d4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80036f4:	7bfb      	ldrb	r3, [r7, #15]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d160      	bne.n	80037bc <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d111      	bne.n	8003724 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003700:	4b31      	ldr	r3, [pc, #196]	; (80037c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003702:	691b      	ldr	r3, [r3, #16]
 8003704:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003708:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800370c:	687a      	ldr	r2, [r7, #4]
 800370e:	6892      	ldr	r2, [r2, #8]
 8003710:	0211      	lsls	r1, r2, #8
 8003712:	687a      	ldr	r2, [r7, #4]
 8003714:	68d2      	ldr	r2, [r2, #12]
 8003716:	0912      	lsrs	r2, r2, #4
 8003718:	0452      	lsls	r2, r2, #17
 800371a:	430a      	orrs	r2, r1
 800371c:	492a      	ldr	r1, [pc, #168]	; (80037c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800371e:	4313      	orrs	r3, r2
 8003720:	610b      	str	r3, [r1, #16]
 8003722:	e027      	b.n	8003774 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	2b01      	cmp	r3, #1
 8003728:	d112      	bne.n	8003750 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800372a:	4b27      	ldr	r3, [pc, #156]	; (80037c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800372c:	691b      	ldr	r3, [r3, #16]
 800372e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003732:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003736:	687a      	ldr	r2, [r7, #4]
 8003738:	6892      	ldr	r2, [r2, #8]
 800373a:	0211      	lsls	r1, r2, #8
 800373c:	687a      	ldr	r2, [r7, #4]
 800373e:	6912      	ldr	r2, [r2, #16]
 8003740:	0852      	lsrs	r2, r2, #1
 8003742:	3a01      	subs	r2, #1
 8003744:	0552      	lsls	r2, r2, #21
 8003746:	430a      	orrs	r2, r1
 8003748:	491f      	ldr	r1, [pc, #124]	; (80037c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800374a:	4313      	orrs	r3, r2
 800374c:	610b      	str	r3, [r1, #16]
 800374e:	e011      	b.n	8003774 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003750:	4b1d      	ldr	r3, [pc, #116]	; (80037c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003752:	691b      	ldr	r3, [r3, #16]
 8003754:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003758:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800375c:	687a      	ldr	r2, [r7, #4]
 800375e:	6892      	ldr	r2, [r2, #8]
 8003760:	0211      	lsls	r1, r2, #8
 8003762:	687a      	ldr	r2, [r7, #4]
 8003764:	6952      	ldr	r2, [r2, #20]
 8003766:	0852      	lsrs	r2, r2, #1
 8003768:	3a01      	subs	r2, #1
 800376a:	0652      	lsls	r2, r2, #25
 800376c:	430a      	orrs	r2, r1
 800376e:	4916      	ldr	r1, [pc, #88]	; (80037c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003770:	4313      	orrs	r3, r2
 8003772:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003774:	4b14      	ldr	r3, [pc, #80]	; (80037c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4a13      	ldr	r2, [pc, #76]	; (80037c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800377a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800377e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003780:	f7fe fa60 	bl	8001c44 <HAL_GetTick>
 8003784:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003786:	e009      	b.n	800379c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003788:	f7fe fa5c 	bl	8001c44 <HAL_GetTick>
 800378c:	4602      	mov	r2, r0
 800378e:	68bb      	ldr	r3, [r7, #8]
 8003790:	1ad3      	subs	r3, r2, r3
 8003792:	2b02      	cmp	r3, #2
 8003794:	d902      	bls.n	800379c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003796:	2303      	movs	r3, #3
 8003798:	73fb      	strb	r3, [r7, #15]
          break;
 800379a:	e005      	b.n	80037a8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800379c:	4b0a      	ldr	r3, [pc, #40]	; (80037c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d0ef      	beq.n	8003788 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80037a8:	7bfb      	ldrb	r3, [r7, #15]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d106      	bne.n	80037bc <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80037ae:	4b06      	ldr	r3, [pc, #24]	; (80037c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037b0:	691a      	ldr	r2, [r3, #16]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	699b      	ldr	r3, [r3, #24]
 80037b6:	4904      	ldr	r1, [pc, #16]	; (80037c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037b8:	4313      	orrs	r3, r2
 80037ba:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80037bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80037be:	4618      	mov	r0, r3
 80037c0:	3710      	adds	r7, #16
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}
 80037c6:	bf00      	nop
 80037c8:	40021000 	.word	0x40021000

080037cc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b084      	sub	sp, #16
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
 80037d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80037d6:	2300      	movs	r3, #0
 80037d8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80037da:	4b6a      	ldr	r3, [pc, #424]	; (8003984 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037dc:	68db      	ldr	r3, [r3, #12]
 80037de:	f003 0303 	and.w	r3, r3, #3
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d018      	beq.n	8003818 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80037e6:	4b67      	ldr	r3, [pc, #412]	; (8003984 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037e8:	68db      	ldr	r3, [r3, #12]
 80037ea:	f003 0203 	and.w	r2, r3, #3
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	429a      	cmp	r2, r3
 80037f4:	d10d      	bne.n	8003812 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
       ||
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d009      	beq.n	8003812 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80037fe:	4b61      	ldr	r3, [pc, #388]	; (8003984 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003800:	68db      	ldr	r3, [r3, #12]
 8003802:	091b      	lsrs	r3, r3, #4
 8003804:	f003 0307 	and.w	r3, r3, #7
 8003808:	1c5a      	adds	r2, r3, #1
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	685b      	ldr	r3, [r3, #4]
       ||
 800380e:	429a      	cmp	r2, r3
 8003810:	d047      	beq.n	80038a2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	73fb      	strb	r3, [r7, #15]
 8003816:	e044      	b.n	80038a2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	2b03      	cmp	r3, #3
 800381e:	d018      	beq.n	8003852 <RCCEx_PLLSAI2_Config+0x86>
 8003820:	2b03      	cmp	r3, #3
 8003822:	d825      	bhi.n	8003870 <RCCEx_PLLSAI2_Config+0xa4>
 8003824:	2b01      	cmp	r3, #1
 8003826:	d002      	beq.n	800382e <RCCEx_PLLSAI2_Config+0x62>
 8003828:	2b02      	cmp	r3, #2
 800382a:	d009      	beq.n	8003840 <RCCEx_PLLSAI2_Config+0x74>
 800382c:	e020      	b.n	8003870 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800382e:	4b55      	ldr	r3, [pc, #340]	; (8003984 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f003 0302 	and.w	r3, r3, #2
 8003836:	2b00      	cmp	r3, #0
 8003838:	d11d      	bne.n	8003876 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800383e:	e01a      	b.n	8003876 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003840:	4b50      	ldr	r3, [pc, #320]	; (8003984 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003848:	2b00      	cmp	r3, #0
 800384a:	d116      	bne.n	800387a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800384c:	2301      	movs	r3, #1
 800384e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003850:	e013      	b.n	800387a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003852:	4b4c      	ldr	r3, [pc, #304]	; (8003984 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800385a:	2b00      	cmp	r3, #0
 800385c:	d10f      	bne.n	800387e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800385e:	4b49      	ldr	r3, [pc, #292]	; (8003984 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003866:	2b00      	cmp	r3, #0
 8003868:	d109      	bne.n	800387e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800386a:	2301      	movs	r3, #1
 800386c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800386e:	e006      	b.n	800387e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003870:	2301      	movs	r3, #1
 8003872:	73fb      	strb	r3, [r7, #15]
      break;
 8003874:	e004      	b.n	8003880 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003876:	bf00      	nop
 8003878:	e002      	b.n	8003880 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800387a:	bf00      	nop
 800387c:	e000      	b.n	8003880 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800387e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003880:	7bfb      	ldrb	r3, [r7, #15]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d10d      	bne.n	80038a2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003886:	4b3f      	ldr	r3, [pc, #252]	; (8003984 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003888:	68db      	ldr	r3, [r3, #12]
 800388a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6819      	ldr	r1, [r3, #0]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	3b01      	subs	r3, #1
 8003898:	011b      	lsls	r3, r3, #4
 800389a:	430b      	orrs	r3, r1
 800389c:	4939      	ldr	r1, [pc, #228]	; (8003984 <RCCEx_PLLSAI2_Config+0x1b8>)
 800389e:	4313      	orrs	r3, r2
 80038a0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80038a2:	7bfb      	ldrb	r3, [r7, #15]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d167      	bne.n	8003978 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80038a8:	4b36      	ldr	r3, [pc, #216]	; (8003984 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a35      	ldr	r2, [pc, #212]	; (8003984 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80038b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038b4:	f7fe f9c6 	bl	8001c44 <HAL_GetTick>
 80038b8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80038ba:	e009      	b.n	80038d0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80038bc:	f7fe f9c2 	bl	8001c44 <HAL_GetTick>
 80038c0:	4602      	mov	r2, r0
 80038c2:	68bb      	ldr	r3, [r7, #8]
 80038c4:	1ad3      	subs	r3, r2, r3
 80038c6:	2b02      	cmp	r3, #2
 80038c8:	d902      	bls.n	80038d0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80038ca:	2303      	movs	r3, #3
 80038cc:	73fb      	strb	r3, [r7, #15]
        break;
 80038ce:	e005      	b.n	80038dc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80038d0:	4b2c      	ldr	r3, [pc, #176]	; (8003984 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d1ef      	bne.n	80038bc <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80038dc:	7bfb      	ldrb	r3, [r7, #15]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d14a      	bne.n	8003978 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d111      	bne.n	800390c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80038e8:	4b26      	ldr	r3, [pc, #152]	; (8003984 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038ea:	695b      	ldr	r3, [r3, #20]
 80038ec:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80038f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038f4:	687a      	ldr	r2, [r7, #4]
 80038f6:	6892      	ldr	r2, [r2, #8]
 80038f8:	0211      	lsls	r1, r2, #8
 80038fa:	687a      	ldr	r2, [r7, #4]
 80038fc:	68d2      	ldr	r2, [r2, #12]
 80038fe:	0912      	lsrs	r2, r2, #4
 8003900:	0452      	lsls	r2, r2, #17
 8003902:	430a      	orrs	r2, r1
 8003904:	491f      	ldr	r1, [pc, #124]	; (8003984 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003906:	4313      	orrs	r3, r2
 8003908:	614b      	str	r3, [r1, #20]
 800390a:	e011      	b.n	8003930 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800390c:	4b1d      	ldr	r3, [pc, #116]	; (8003984 <RCCEx_PLLSAI2_Config+0x1b8>)
 800390e:	695b      	ldr	r3, [r3, #20]
 8003910:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003914:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003918:	687a      	ldr	r2, [r7, #4]
 800391a:	6892      	ldr	r2, [r2, #8]
 800391c:	0211      	lsls	r1, r2, #8
 800391e:	687a      	ldr	r2, [r7, #4]
 8003920:	6912      	ldr	r2, [r2, #16]
 8003922:	0852      	lsrs	r2, r2, #1
 8003924:	3a01      	subs	r2, #1
 8003926:	0652      	lsls	r2, r2, #25
 8003928:	430a      	orrs	r2, r1
 800392a:	4916      	ldr	r1, [pc, #88]	; (8003984 <RCCEx_PLLSAI2_Config+0x1b8>)
 800392c:	4313      	orrs	r3, r2
 800392e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003930:	4b14      	ldr	r3, [pc, #80]	; (8003984 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a13      	ldr	r2, [pc, #76]	; (8003984 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003936:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800393a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800393c:	f7fe f982 	bl	8001c44 <HAL_GetTick>
 8003940:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003942:	e009      	b.n	8003958 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003944:	f7fe f97e 	bl	8001c44 <HAL_GetTick>
 8003948:	4602      	mov	r2, r0
 800394a:	68bb      	ldr	r3, [r7, #8]
 800394c:	1ad3      	subs	r3, r2, r3
 800394e:	2b02      	cmp	r3, #2
 8003950:	d902      	bls.n	8003958 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003952:	2303      	movs	r3, #3
 8003954:	73fb      	strb	r3, [r7, #15]
          break;
 8003956:	e005      	b.n	8003964 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003958:	4b0a      	ldr	r3, [pc, #40]	; (8003984 <RCCEx_PLLSAI2_Config+0x1b8>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003960:	2b00      	cmp	r3, #0
 8003962:	d0ef      	beq.n	8003944 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003964:	7bfb      	ldrb	r3, [r7, #15]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d106      	bne.n	8003978 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800396a:	4b06      	ldr	r3, [pc, #24]	; (8003984 <RCCEx_PLLSAI2_Config+0x1b8>)
 800396c:	695a      	ldr	r2, [r3, #20]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	695b      	ldr	r3, [r3, #20]
 8003972:	4904      	ldr	r1, [pc, #16]	; (8003984 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003974:	4313      	orrs	r3, r2
 8003976:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003978:	7bfb      	ldrb	r3, [r7, #15]
}
 800397a:	4618      	mov	r0, r3
 800397c:	3710      	adds	r7, #16
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}
 8003982:	bf00      	nop
 8003984:	40021000 	.word	0x40021000

08003988 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b084      	sub	sp, #16
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d101      	bne.n	800399a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e095      	b.n	8003ac6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d108      	bne.n	80039b4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80039aa:	d009      	beq.n	80039c0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2200      	movs	r2, #0
 80039b0:	61da      	str	r2, [r3, #28]
 80039b2:	e005      	b.n	80039c0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2200      	movs	r2, #0
 80039b8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2200      	movs	r2, #0
 80039be:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2200      	movs	r2, #0
 80039c4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80039cc:	b2db      	uxtb	r3, r3
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d106      	bne.n	80039e0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2200      	movs	r2, #0
 80039d6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80039da:	6878      	ldr	r0, [r7, #4]
 80039dc:	f7fd ff30 	bl	8001840 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2202      	movs	r2, #2
 80039e4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80039f6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	68db      	ldr	r3, [r3, #12]
 80039fc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003a00:	d902      	bls.n	8003a08 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003a02:	2300      	movs	r3, #0
 8003a04:	60fb      	str	r3, [r7, #12]
 8003a06:	e002      	b.n	8003a0e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003a08:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a0c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	68db      	ldr	r3, [r3, #12]
 8003a12:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003a16:	d007      	beq.n	8003a28 <HAL_SPI_Init+0xa0>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	68db      	ldr	r3, [r3, #12]
 8003a1c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003a20:	d002      	beq.n	8003a28 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2200      	movs	r2, #0
 8003a26:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	689b      	ldr	r3, [r3, #8]
 8003a34:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003a38:	431a      	orrs	r2, r3
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	691b      	ldr	r3, [r3, #16]
 8003a3e:	f003 0302 	and.w	r3, r3, #2
 8003a42:	431a      	orrs	r2, r3
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	695b      	ldr	r3, [r3, #20]
 8003a48:	f003 0301 	and.w	r3, r3, #1
 8003a4c:	431a      	orrs	r2, r3
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	699b      	ldr	r3, [r3, #24]
 8003a52:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a56:	431a      	orrs	r2, r3
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	69db      	ldr	r3, [r3, #28]
 8003a5c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003a60:	431a      	orrs	r2, r3
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6a1b      	ldr	r3, [r3, #32]
 8003a66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a6a:	ea42 0103 	orr.w	r1, r2, r3
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a72:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	430a      	orrs	r2, r1
 8003a7c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	699b      	ldr	r3, [r3, #24]
 8003a82:	0c1b      	lsrs	r3, r3, #16
 8003a84:	f003 0204 	and.w	r2, r3, #4
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a8c:	f003 0310 	and.w	r3, r3, #16
 8003a90:	431a      	orrs	r2, r3
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a96:	f003 0308 	and.w	r3, r3, #8
 8003a9a:	431a      	orrs	r2, r3
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	68db      	ldr	r3, [r3, #12]
 8003aa0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003aa4:	ea42 0103 	orr.w	r1, r2, r3
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	430a      	orrs	r2, r1
 8003ab4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2201      	movs	r2, #1
 8003ac0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003ac4:	2300      	movs	r3, #0
}
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	3710      	adds	r7, #16
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd80      	pop	{r7, pc}

08003ace <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ace:	b580      	push	{r7, lr}
 8003ad0:	b088      	sub	sp, #32
 8003ad2:	af00      	add	r7, sp, #0
 8003ad4:	60f8      	str	r0, [r7, #12]
 8003ad6:	60b9      	str	r1, [r7, #8]
 8003ad8:	603b      	str	r3, [r7, #0]
 8003ada:	4613      	mov	r3, r2
 8003adc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d101      	bne.n	8003af0 <HAL_SPI_Transmit+0x22>
 8003aec:	2302      	movs	r3, #2
 8003aee:	e158      	b.n	8003da2 <HAL_SPI_Transmit+0x2d4>
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	2201      	movs	r2, #1
 8003af4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003af8:	f7fe f8a4 	bl	8001c44 <HAL_GetTick>
 8003afc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003afe:	88fb      	ldrh	r3, [r7, #6]
 8003b00:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	2b01      	cmp	r3, #1
 8003b0c:	d002      	beq.n	8003b14 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003b0e:	2302      	movs	r3, #2
 8003b10:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003b12:	e13d      	b.n	8003d90 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8003b14:	68bb      	ldr	r3, [r7, #8]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d002      	beq.n	8003b20 <HAL_SPI_Transmit+0x52>
 8003b1a:	88fb      	ldrh	r3, [r7, #6]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d102      	bne.n	8003b26 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003b20:	2301      	movs	r3, #1
 8003b22:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003b24:	e134      	b.n	8003d90 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	2203      	movs	r2, #3
 8003b2a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	2200      	movs	r2, #0
 8003b32:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	68ba      	ldr	r2, [r7, #8]
 8003b38:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	88fa      	ldrh	r2, [r7, #6]
 8003b3e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	88fa      	ldrh	r2, [r7, #6]
 8003b44:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	2200      	movs	r2, #0
 8003b4a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2200      	movs	r2, #0
 8003b58:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2200      	movs	r2, #0
 8003b66:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	689b      	ldr	r3, [r3, #8]
 8003b6c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b70:	d10f      	bne.n	8003b92 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	681a      	ldr	r2, [r3, #0]
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b80:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003b90:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b9c:	2b40      	cmp	r3, #64	; 0x40
 8003b9e:	d007      	beq.n	8003bb0 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	681a      	ldr	r2, [r3, #0]
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003bae:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	68db      	ldr	r3, [r3, #12]
 8003bb4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003bb8:	d94b      	bls.n	8003c52 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d002      	beq.n	8003bc8 <HAL_SPI_Transmit+0xfa>
 8003bc2:	8afb      	ldrh	r3, [r7, #22]
 8003bc4:	2b01      	cmp	r3, #1
 8003bc6:	d13e      	bne.n	8003c46 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bcc:	881a      	ldrh	r2, [r3, #0]
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bd8:	1c9a      	adds	r2, r3, #2
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003be2:	b29b      	uxth	r3, r3
 8003be4:	3b01      	subs	r3, #1
 8003be6:	b29a      	uxth	r2, r3
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003bec:	e02b      	b.n	8003c46 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	f003 0302 	and.w	r3, r3, #2
 8003bf8:	2b02      	cmp	r3, #2
 8003bfa:	d112      	bne.n	8003c22 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c00:	881a      	ldrh	r2, [r3, #0]
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c0c:	1c9a      	adds	r2, r3, #2
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c16:	b29b      	uxth	r3, r3
 8003c18:	3b01      	subs	r3, #1
 8003c1a:	b29a      	uxth	r2, r3
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003c20:	e011      	b.n	8003c46 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003c22:	f7fe f80f 	bl	8001c44 <HAL_GetTick>
 8003c26:	4602      	mov	r2, r0
 8003c28:	69bb      	ldr	r3, [r7, #24]
 8003c2a:	1ad3      	subs	r3, r2, r3
 8003c2c:	683a      	ldr	r2, [r7, #0]
 8003c2e:	429a      	cmp	r2, r3
 8003c30:	d803      	bhi.n	8003c3a <HAL_SPI_Transmit+0x16c>
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c38:	d102      	bne.n	8003c40 <HAL_SPI_Transmit+0x172>
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d102      	bne.n	8003c46 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8003c40:	2303      	movs	r3, #3
 8003c42:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003c44:	e0a4      	b.n	8003d90 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c4a:	b29b      	uxth	r3, r3
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d1ce      	bne.n	8003bee <HAL_SPI_Transmit+0x120>
 8003c50:	e07c      	b.n	8003d4c <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d002      	beq.n	8003c60 <HAL_SPI_Transmit+0x192>
 8003c5a:	8afb      	ldrh	r3, [r7, #22]
 8003c5c:	2b01      	cmp	r3, #1
 8003c5e:	d170      	bne.n	8003d42 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c64:	b29b      	uxth	r3, r3
 8003c66:	2b01      	cmp	r3, #1
 8003c68:	d912      	bls.n	8003c90 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c6e:	881a      	ldrh	r2, [r3, #0]
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c7a:	1c9a      	adds	r2, r3, #2
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c84:	b29b      	uxth	r3, r3
 8003c86:	3b02      	subs	r3, #2
 8003c88:	b29a      	uxth	r2, r3
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003c8e:	e058      	b.n	8003d42 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	330c      	adds	r3, #12
 8003c9a:	7812      	ldrb	r2, [r2, #0]
 8003c9c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ca2:	1c5a      	adds	r2, r3, #1
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003cac:	b29b      	uxth	r3, r3
 8003cae:	3b01      	subs	r3, #1
 8003cb0:	b29a      	uxth	r2, r3
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003cb6:	e044      	b.n	8003d42 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	f003 0302 	and.w	r3, r3, #2
 8003cc2:	2b02      	cmp	r3, #2
 8003cc4:	d12b      	bne.n	8003d1e <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003cca:	b29b      	uxth	r3, r3
 8003ccc:	2b01      	cmp	r3, #1
 8003cce:	d912      	bls.n	8003cf6 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cd4:	881a      	ldrh	r2, [r3, #0]
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ce0:	1c9a      	adds	r2, r3, #2
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003cea:	b29b      	uxth	r3, r3
 8003cec:	3b02      	subs	r3, #2
 8003cee:	b29a      	uxth	r2, r3
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003cf4:	e025      	b.n	8003d42 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	330c      	adds	r3, #12
 8003d00:	7812      	ldrb	r2, [r2, #0]
 8003d02:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d08:	1c5a      	adds	r2, r3, #1
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d12:	b29b      	uxth	r3, r3
 8003d14:	3b01      	subs	r3, #1
 8003d16:	b29a      	uxth	r2, r3
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003d1c:	e011      	b.n	8003d42 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003d1e:	f7fd ff91 	bl	8001c44 <HAL_GetTick>
 8003d22:	4602      	mov	r2, r0
 8003d24:	69bb      	ldr	r3, [r7, #24]
 8003d26:	1ad3      	subs	r3, r2, r3
 8003d28:	683a      	ldr	r2, [r7, #0]
 8003d2a:	429a      	cmp	r2, r3
 8003d2c:	d803      	bhi.n	8003d36 <HAL_SPI_Transmit+0x268>
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003d34:	d102      	bne.n	8003d3c <HAL_SPI_Transmit+0x26e>
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d102      	bne.n	8003d42 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8003d3c:	2303      	movs	r3, #3
 8003d3e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003d40:	e026      	b.n	8003d90 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d46:	b29b      	uxth	r3, r3
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d1b5      	bne.n	8003cb8 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003d4c:	69ba      	ldr	r2, [r7, #24]
 8003d4e:	6839      	ldr	r1, [r7, #0]
 8003d50:	68f8      	ldr	r0, [r7, #12]
 8003d52:	f000 fce3 	bl	800471c <SPI_EndRxTxTransaction>
 8003d56:	4603      	mov	r3, r0
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d002      	beq.n	8003d62 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	2220      	movs	r2, #32
 8003d60:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	689b      	ldr	r3, [r3, #8]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d10a      	bne.n	8003d80 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	613b      	str	r3, [r7, #16]
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	68db      	ldr	r3, [r3, #12]
 8003d74:	613b      	str	r3, [r7, #16]
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	689b      	ldr	r3, [r3, #8]
 8003d7c:	613b      	str	r3, [r7, #16]
 8003d7e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d002      	beq.n	8003d8e <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	77fb      	strb	r3, [r7, #31]
 8003d8c:	e000      	b.n	8003d90 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8003d8e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2201      	movs	r2, #1
 8003d94:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003da0:	7ffb      	ldrb	r3, [r7, #31]
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	3720      	adds	r7, #32
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}

08003daa <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003daa:	b580      	push	{r7, lr}
 8003dac:	b088      	sub	sp, #32
 8003dae:	af02      	add	r7, sp, #8
 8003db0:	60f8      	str	r0, [r7, #12]
 8003db2:	60b9      	str	r1, [r7, #8]
 8003db4:	603b      	str	r3, [r7, #0]
 8003db6:	4613      	mov	r3, r2
 8003db8:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003dc6:	d112      	bne.n	8003dee <HAL_SPI_Receive+0x44>
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	689b      	ldr	r3, [r3, #8]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d10e      	bne.n	8003dee <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2204      	movs	r2, #4
 8003dd4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003dd8:	88fa      	ldrh	r2, [r7, #6]
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	9300      	str	r3, [sp, #0]
 8003dde:	4613      	mov	r3, r2
 8003de0:	68ba      	ldr	r2, [r7, #8]
 8003de2:	68b9      	ldr	r1, [r7, #8]
 8003de4:	68f8      	ldr	r0, [r7, #12]
 8003de6:	f000 f910 	bl	800400a <HAL_SPI_TransmitReceive>
 8003dea:	4603      	mov	r3, r0
 8003dec:	e109      	b.n	8004002 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003df4:	2b01      	cmp	r3, #1
 8003df6:	d101      	bne.n	8003dfc <HAL_SPI_Receive+0x52>
 8003df8:	2302      	movs	r3, #2
 8003dfa:	e102      	b.n	8004002 <HAL_SPI_Receive+0x258>
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2201      	movs	r2, #1
 8003e00:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e04:	f7fd ff1e 	bl	8001c44 <HAL_GetTick>
 8003e08:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003e10:	b2db      	uxtb	r3, r3
 8003e12:	2b01      	cmp	r3, #1
 8003e14:	d002      	beq.n	8003e1c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8003e16:	2302      	movs	r3, #2
 8003e18:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003e1a:	e0e9      	b.n	8003ff0 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d002      	beq.n	8003e28 <HAL_SPI_Receive+0x7e>
 8003e22:	88fb      	ldrh	r3, [r7, #6]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d102      	bne.n	8003e2e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8003e28:	2301      	movs	r3, #1
 8003e2a:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003e2c:	e0e0      	b.n	8003ff0 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	2204      	movs	r2, #4
 8003e32:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	68ba      	ldr	r2, [r7, #8]
 8003e40:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	88fa      	ldrh	r2, [r7, #6]
 8003e46:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	88fa      	ldrh	r2, [r7, #6]
 8003e4e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	2200      	movs	r2, #0
 8003e56:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	2200      	movs	r2, #0
 8003e62:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2200      	movs	r2, #0
 8003e68:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	68db      	ldr	r3, [r3, #12]
 8003e74:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003e78:	d908      	bls.n	8003e8c <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	685a      	ldr	r2, [r3, #4]
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003e88:	605a      	str	r2, [r3, #4]
 8003e8a:	e007      	b.n	8003e9c <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	685a      	ldr	r2, [r3, #4]
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003e9a:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	689b      	ldr	r3, [r3, #8]
 8003ea0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ea4:	d10f      	bne.n	8003ec6 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003eb4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	681a      	ldr	r2, [r3, #0]
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003ec4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ed0:	2b40      	cmp	r3, #64	; 0x40
 8003ed2:	d007      	beq.n	8003ee4 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ee2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	68db      	ldr	r3, [r3, #12]
 8003ee8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003eec:	d867      	bhi.n	8003fbe <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003eee:	e030      	b.n	8003f52 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	689b      	ldr	r3, [r3, #8]
 8003ef6:	f003 0301 	and.w	r3, r3, #1
 8003efa:	2b01      	cmp	r3, #1
 8003efc:	d117      	bne.n	8003f2e <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f103 020c 	add.w	r2, r3, #12
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f0a:	7812      	ldrb	r2, [r2, #0]
 8003f0c:	b2d2      	uxtb	r2, r2
 8003f0e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f14:	1c5a      	adds	r2, r3, #1
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003f20:	b29b      	uxth	r3, r3
 8003f22:	3b01      	subs	r3, #1
 8003f24:	b29a      	uxth	r2, r3
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8003f2c:	e011      	b.n	8003f52 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f2e:	f7fd fe89 	bl	8001c44 <HAL_GetTick>
 8003f32:	4602      	mov	r2, r0
 8003f34:	693b      	ldr	r3, [r7, #16]
 8003f36:	1ad3      	subs	r3, r2, r3
 8003f38:	683a      	ldr	r2, [r7, #0]
 8003f3a:	429a      	cmp	r2, r3
 8003f3c:	d803      	bhi.n	8003f46 <HAL_SPI_Receive+0x19c>
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003f44:	d102      	bne.n	8003f4c <HAL_SPI_Receive+0x1a2>
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d102      	bne.n	8003f52 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8003f4c:	2303      	movs	r3, #3
 8003f4e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003f50:	e04e      	b.n	8003ff0 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003f58:	b29b      	uxth	r3, r3
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d1c8      	bne.n	8003ef0 <HAL_SPI_Receive+0x146>
 8003f5e:	e034      	b.n	8003fca <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	689b      	ldr	r3, [r3, #8]
 8003f66:	f003 0301 	and.w	r3, r3, #1
 8003f6a:	2b01      	cmp	r3, #1
 8003f6c:	d115      	bne.n	8003f9a <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	68da      	ldr	r2, [r3, #12]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f78:	b292      	uxth	r2, r2
 8003f7a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f80:	1c9a      	adds	r2, r3, #2
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003f8c:	b29b      	uxth	r3, r3
 8003f8e:	3b01      	subs	r3, #1
 8003f90:	b29a      	uxth	r2, r3
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8003f98:	e011      	b.n	8003fbe <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f9a:	f7fd fe53 	bl	8001c44 <HAL_GetTick>
 8003f9e:	4602      	mov	r2, r0
 8003fa0:	693b      	ldr	r3, [r7, #16]
 8003fa2:	1ad3      	subs	r3, r2, r3
 8003fa4:	683a      	ldr	r2, [r7, #0]
 8003fa6:	429a      	cmp	r2, r3
 8003fa8:	d803      	bhi.n	8003fb2 <HAL_SPI_Receive+0x208>
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003fb0:	d102      	bne.n	8003fb8 <HAL_SPI_Receive+0x20e>
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d102      	bne.n	8003fbe <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8003fb8:	2303      	movs	r3, #3
 8003fba:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003fbc:	e018      	b.n	8003ff0 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003fc4:	b29b      	uxth	r3, r3
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d1ca      	bne.n	8003f60 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003fca:	693a      	ldr	r2, [r7, #16]
 8003fcc:	6839      	ldr	r1, [r7, #0]
 8003fce:	68f8      	ldr	r0, [r7, #12]
 8003fd0:	f000 fb4c 	bl	800466c <SPI_EndRxTransaction>
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d002      	beq.n	8003fe0 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	2220      	movs	r2, #32
 8003fde:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d002      	beq.n	8003fee <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8003fe8:	2301      	movs	r3, #1
 8003fea:	75fb      	strb	r3, [r7, #23]
 8003fec:	e000      	b.n	8003ff0 <HAL_SPI_Receive+0x246>
  }

error :
 8003fee:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004000:	7dfb      	ldrb	r3, [r7, #23]
}
 8004002:	4618      	mov	r0, r3
 8004004:	3718      	adds	r7, #24
 8004006:	46bd      	mov	sp, r7
 8004008:	bd80      	pop	{r7, pc}

0800400a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800400a:	b580      	push	{r7, lr}
 800400c:	b08a      	sub	sp, #40	; 0x28
 800400e:	af00      	add	r7, sp, #0
 8004010:	60f8      	str	r0, [r7, #12]
 8004012:	60b9      	str	r1, [r7, #8]
 8004014:	607a      	str	r2, [r7, #4]
 8004016:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004018:	2301      	movs	r3, #1
 800401a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800401c:	2300      	movs	r3, #0
 800401e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004028:	2b01      	cmp	r3, #1
 800402a:	d101      	bne.n	8004030 <HAL_SPI_TransmitReceive+0x26>
 800402c:	2302      	movs	r3, #2
 800402e:	e1fb      	b.n	8004428 <HAL_SPI_TransmitReceive+0x41e>
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	2201      	movs	r2, #1
 8004034:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004038:	f7fd fe04 	bl	8001c44 <HAL_GetTick>
 800403c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004044:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800404c:	887b      	ldrh	r3, [r7, #2]
 800404e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8004050:	887b      	ldrh	r3, [r7, #2]
 8004052:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004054:	7efb      	ldrb	r3, [r7, #27]
 8004056:	2b01      	cmp	r3, #1
 8004058:	d00e      	beq.n	8004078 <HAL_SPI_TransmitReceive+0x6e>
 800405a:	697b      	ldr	r3, [r7, #20]
 800405c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004060:	d106      	bne.n	8004070 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d102      	bne.n	8004070 <HAL_SPI_TransmitReceive+0x66>
 800406a:	7efb      	ldrb	r3, [r7, #27]
 800406c:	2b04      	cmp	r3, #4
 800406e:	d003      	beq.n	8004078 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8004070:	2302      	movs	r3, #2
 8004072:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004076:	e1cd      	b.n	8004414 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d005      	beq.n	800408a <HAL_SPI_TransmitReceive+0x80>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d002      	beq.n	800408a <HAL_SPI_TransmitReceive+0x80>
 8004084:	887b      	ldrh	r3, [r7, #2]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d103      	bne.n	8004092 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004090:	e1c0      	b.n	8004414 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004098:	b2db      	uxtb	r3, r3
 800409a:	2b04      	cmp	r3, #4
 800409c:	d003      	beq.n	80040a6 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2205      	movs	r2, #5
 80040a2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2200      	movs	r2, #0
 80040aa:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	687a      	ldr	r2, [r7, #4]
 80040b0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	887a      	ldrh	r2, [r7, #2]
 80040b6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	887a      	ldrh	r2, [r7, #2]
 80040be:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	68ba      	ldr	r2, [r7, #8]
 80040c6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	887a      	ldrh	r2, [r7, #2]
 80040cc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	887a      	ldrh	r2, [r7, #2]
 80040d2:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	2200      	movs	r2, #0
 80040d8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	2200      	movs	r2, #0
 80040de:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	68db      	ldr	r3, [r3, #12]
 80040e4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80040e8:	d802      	bhi.n	80040f0 <HAL_SPI_TransmitReceive+0xe6>
 80040ea:	8a3b      	ldrh	r3, [r7, #16]
 80040ec:	2b01      	cmp	r3, #1
 80040ee:	d908      	bls.n	8004102 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	685a      	ldr	r2, [r3, #4]
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80040fe:	605a      	str	r2, [r3, #4]
 8004100:	e007      	b.n	8004112 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	685a      	ldr	r2, [r3, #4]
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004110:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800411c:	2b40      	cmp	r3, #64	; 0x40
 800411e:	d007      	beq.n	8004130 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	681a      	ldr	r2, [r3, #0]
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800412e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	68db      	ldr	r3, [r3, #12]
 8004134:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004138:	d97c      	bls.n	8004234 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d002      	beq.n	8004148 <HAL_SPI_TransmitReceive+0x13e>
 8004142:	8a7b      	ldrh	r3, [r7, #18]
 8004144:	2b01      	cmp	r3, #1
 8004146:	d169      	bne.n	800421c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800414c:	881a      	ldrh	r2, [r3, #0]
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004158:	1c9a      	adds	r2, r3, #2
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004162:	b29b      	uxth	r3, r3
 8004164:	3b01      	subs	r3, #1
 8004166:	b29a      	uxth	r2, r3
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800416c:	e056      	b.n	800421c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	689b      	ldr	r3, [r3, #8]
 8004174:	f003 0302 	and.w	r3, r3, #2
 8004178:	2b02      	cmp	r3, #2
 800417a:	d11b      	bne.n	80041b4 <HAL_SPI_TransmitReceive+0x1aa>
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004180:	b29b      	uxth	r3, r3
 8004182:	2b00      	cmp	r3, #0
 8004184:	d016      	beq.n	80041b4 <HAL_SPI_TransmitReceive+0x1aa>
 8004186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004188:	2b01      	cmp	r3, #1
 800418a:	d113      	bne.n	80041b4 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004190:	881a      	ldrh	r2, [r3, #0]
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800419c:	1c9a      	adds	r2, r3, #2
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041a6:	b29b      	uxth	r3, r3
 80041a8:	3b01      	subs	r3, #1
 80041aa:	b29a      	uxth	r2, r3
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80041b0:	2300      	movs	r3, #0
 80041b2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	689b      	ldr	r3, [r3, #8]
 80041ba:	f003 0301 	and.w	r3, r3, #1
 80041be:	2b01      	cmp	r3, #1
 80041c0:	d11c      	bne.n	80041fc <HAL_SPI_TransmitReceive+0x1f2>
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80041c8:	b29b      	uxth	r3, r3
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d016      	beq.n	80041fc <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	68da      	ldr	r2, [r3, #12]
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d8:	b292      	uxth	r2, r2
 80041da:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e0:	1c9a      	adds	r2, r3, #2
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80041ec:	b29b      	uxth	r3, r3
 80041ee:	3b01      	subs	r3, #1
 80041f0:	b29a      	uxth	r2, r3
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80041f8:	2301      	movs	r3, #1
 80041fa:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80041fc:	f7fd fd22 	bl	8001c44 <HAL_GetTick>
 8004200:	4602      	mov	r2, r0
 8004202:	69fb      	ldr	r3, [r7, #28]
 8004204:	1ad3      	subs	r3, r2, r3
 8004206:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004208:	429a      	cmp	r2, r3
 800420a:	d807      	bhi.n	800421c <HAL_SPI_TransmitReceive+0x212>
 800420c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800420e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004212:	d003      	beq.n	800421c <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8004214:	2303      	movs	r3, #3
 8004216:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800421a:	e0fb      	b.n	8004414 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004220:	b29b      	uxth	r3, r3
 8004222:	2b00      	cmp	r3, #0
 8004224:	d1a3      	bne.n	800416e <HAL_SPI_TransmitReceive+0x164>
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800422c:	b29b      	uxth	r3, r3
 800422e:	2b00      	cmp	r3, #0
 8004230:	d19d      	bne.n	800416e <HAL_SPI_TransmitReceive+0x164>
 8004232:	e0df      	b.n	80043f4 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d003      	beq.n	8004244 <HAL_SPI_TransmitReceive+0x23a>
 800423c:	8a7b      	ldrh	r3, [r7, #18]
 800423e:	2b01      	cmp	r3, #1
 8004240:	f040 80cb 	bne.w	80043da <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004248:	b29b      	uxth	r3, r3
 800424a:	2b01      	cmp	r3, #1
 800424c:	d912      	bls.n	8004274 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004252:	881a      	ldrh	r2, [r3, #0]
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800425e:	1c9a      	adds	r2, r3, #2
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004268:	b29b      	uxth	r3, r3
 800426a:	3b02      	subs	r3, #2
 800426c:	b29a      	uxth	r2, r3
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004272:	e0b2      	b.n	80043da <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	330c      	adds	r3, #12
 800427e:	7812      	ldrb	r2, [r2, #0]
 8004280:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004286:	1c5a      	adds	r2, r3, #1
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004290:	b29b      	uxth	r3, r3
 8004292:	3b01      	subs	r3, #1
 8004294:	b29a      	uxth	r2, r3
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800429a:	e09e      	b.n	80043da <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	689b      	ldr	r3, [r3, #8]
 80042a2:	f003 0302 	and.w	r3, r3, #2
 80042a6:	2b02      	cmp	r3, #2
 80042a8:	d134      	bne.n	8004314 <HAL_SPI_TransmitReceive+0x30a>
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042ae:	b29b      	uxth	r3, r3
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d02f      	beq.n	8004314 <HAL_SPI_TransmitReceive+0x30a>
 80042b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042b6:	2b01      	cmp	r3, #1
 80042b8:	d12c      	bne.n	8004314 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042be:	b29b      	uxth	r3, r3
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	d912      	bls.n	80042ea <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042c8:	881a      	ldrh	r2, [r3, #0]
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042d4:	1c9a      	adds	r2, r3, #2
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042de:	b29b      	uxth	r3, r3
 80042e0:	3b02      	subs	r3, #2
 80042e2:	b29a      	uxth	r2, r3
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80042e8:	e012      	b.n	8004310 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	330c      	adds	r3, #12
 80042f4:	7812      	ldrb	r2, [r2, #0]
 80042f6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042fc:	1c5a      	adds	r2, r3, #1
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004306:	b29b      	uxth	r3, r3
 8004308:	3b01      	subs	r3, #1
 800430a:	b29a      	uxth	r2, r3
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004310:	2300      	movs	r3, #0
 8004312:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	689b      	ldr	r3, [r3, #8]
 800431a:	f003 0301 	and.w	r3, r3, #1
 800431e:	2b01      	cmp	r3, #1
 8004320:	d148      	bne.n	80043b4 <HAL_SPI_TransmitReceive+0x3aa>
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004328:	b29b      	uxth	r3, r3
 800432a:	2b00      	cmp	r3, #0
 800432c:	d042      	beq.n	80043b4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004334:	b29b      	uxth	r3, r3
 8004336:	2b01      	cmp	r3, #1
 8004338:	d923      	bls.n	8004382 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	68da      	ldr	r2, [r3, #12]
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004344:	b292      	uxth	r2, r2
 8004346:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800434c:	1c9a      	adds	r2, r3, #2
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004358:	b29b      	uxth	r3, r3
 800435a:	3b02      	subs	r3, #2
 800435c:	b29a      	uxth	r2, r3
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800436a:	b29b      	uxth	r3, r3
 800436c:	2b01      	cmp	r3, #1
 800436e:	d81f      	bhi.n	80043b0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	685a      	ldr	r2, [r3, #4]
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800437e:	605a      	str	r2, [r3, #4]
 8004380:	e016      	b.n	80043b0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f103 020c 	add.w	r2, r3, #12
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800438e:	7812      	ldrb	r2, [r2, #0]
 8004390:	b2d2      	uxtb	r2, r2
 8004392:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004398:	1c5a      	adds	r2, r3, #1
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80043a4:	b29b      	uxth	r3, r3
 80043a6:	3b01      	subs	r3, #1
 80043a8:	b29a      	uxth	r2, r3
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80043b0:	2301      	movs	r3, #1
 80043b2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80043b4:	f7fd fc46 	bl	8001c44 <HAL_GetTick>
 80043b8:	4602      	mov	r2, r0
 80043ba:	69fb      	ldr	r3, [r7, #28]
 80043bc:	1ad3      	subs	r3, r2, r3
 80043be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80043c0:	429a      	cmp	r2, r3
 80043c2:	d803      	bhi.n	80043cc <HAL_SPI_TransmitReceive+0x3c2>
 80043c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043c6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80043ca:	d102      	bne.n	80043d2 <HAL_SPI_TransmitReceive+0x3c8>
 80043cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d103      	bne.n	80043da <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80043d2:	2303      	movs	r3, #3
 80043d4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80043d8:	e01c      	b.n	8004414 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043de:	b29b      	uxth	r3, r3
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	f47f af5b 	bne.w	800429c <HAL_SPI_TransmitReceive+0x292>
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80043ec:	b29b      	uxth	r3, r3
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	f47f af54 	bne.w	800429c <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80043f4:	69fa      	ldr	r2, [r7, #28]
 80043f6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80043f8:	68f8      	ldr	r0, [r7, #12]
 80043fa:	f000 f98f 	bl	800471c <SPI_EndRxTxTransaction>
 80043fe:	4603      	mov	r3, r0
 8004400:	2b00      	cmp	r3, #0
 8004402:	d006      	beq.n	8004412 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8004404:	2301      	movs	r3, #1
 8004406:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2220      	movs	r2, #32
 800440e:	661a      	str	r2, [r3, #96]	; 0x60
 8004410:	e000      	b.n	8004414 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8004412:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	2201      	movs	r2, #1
 8004418:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2200      	movs	r2, #0
 8004420:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004424:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8004428:	4618      	mov	r0, r3
 800442a:	3728      	adds	r7, #40	; 0x28
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}

08004430 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b088      	sub	sp, #32
 8004434:	af00      	add	r7, sp, #0
 8004436:	60f8      	str	r0, [r7, #12]
 8004438:	60b9      	str	r1, [r7, #8]
 800443a:	603b      	str	r3, [r7, #0]
 800443c:	4613      	mov	r3, r2
 800443e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004440:	f7fd fc00 	bl	8001c44 <HAL_GetTick>
 8004444:	4602      	mov	r2, r0
 8004446:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004448:	1a9b      	subs	r3, r3, r2
 800444a:	683a      	ldr	r2, [r7, #0]
 800444c:	4413      	add	r3, r2
 800444e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004450:	f7fd fbf8 	bl	8001c44 <HAL_GetTick>
 8004454:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004456:	4b39      	ldr	r3, [pc, #228]	; (800453c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	015b      	lsls	r3, r3, #5
 800445c:	0d1b      	lsrs	r3, r3, #20
 800445e:	69fa      	ldr	r2, [r7, #28]
 8004460:	fb02 f303 	mul.w	r3, r2, r3
 8004464:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004466:	e054      	b.n	8004512 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800446e:	d050      	beq.n	8004512 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004470:	f7fd fbe8 	bl	8001c44 <HAL_GetTick>
 8004474:	4602      	mov	r2, r0
 8004476:	69bb      	ldr	r3, [r7, #24]
 8004478:	1ad3      	subs	r3, r2, r3
 800447a:	69fa      	ldr	r2, [r7, #28]
 800447c:	429a      	cmp	r2, r3
 800447e:	d902      	bls.n	8004486 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004480:	69fb      	ldr	r3, [r7, #28]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d13d      	bne.n	8004502 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	685a      	ldr	r2, [r3, #4]
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004494:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800449e:	d111      	bne.n	80044c4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	689b      	ldr	r3, [r3, #8]
 80044a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80044a8:	d004      	beq.n	80044b4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	689b      	ldr	r3, [r3, #8]
 80044ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044b2:	d107      	bne.n	80044c4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	681a      	ldr	r2, [r3, #0]
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80044c2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044cc:	d10f      	bne.n	80044ee <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	681a      	ldr	r2, [r3, #0]
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80044dc:	601a      	str	r2, [r3, #0]
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	681a      	ldr	r2, [r3, #0]
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80044ec:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	2201      	movs	r2, #1
 80044f2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	2200      	movs	r2, #0
 80044fa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80044fe:	2303      	movs	r3, #3
 8004500:	e017      	b.n	8004532 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004502:	697b      	ldr	r3, [r7, #20]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d101      	bne.n	800450c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004508:	2300      	movs	r3, #0
 800450a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	3b01      	subs	r3, #1
 8004510:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	689a      	ldr	r2, [r3, #8]
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	4013      	ands	r3, r2
 800451c:	68ba      	ldr	r2, [r7, #8]
 800451e:	429a      	cmp	r2, r3
 8004520:	bf0c      	ite	eq
 8004522:	2301      	moveq	r3, #1
 8004524:	2300      	movne	r3, #0
 8004526:	b2db      	uxtb	r3, r3
 8004528:	461a      	mov	r2, r3
 800452a:	79fb      	ldrb	r3, [r7, #7]
 800452c:	429a      	cmp	r2, r3
 800452e:	d19b      	bne.n	8004468 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004530:	2300      	movs	r3, #0
}
 8004532:	4618      	mov	r0, r3
 8004534:	3720      	adds	r7, #32
 8004536:	46bd      	mov	sp, r7
 8004538:	bd80      	pop	{r7, pc}
 800453a:	bf00      	nop
 800453c:	20000000 	.word	0x20000000

08004540 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b08a      	sub	sp, #40	; 0x28
 8004544:	af00      	add	r7, sp, #0
 8004546:	60f8      	str	r0, [r7, #12]
 8004548:	60b9      	str	r1, [r7, #8]
 800454a:	607a      	str	r2, [r7, #4]
 800454c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800454e:	2300      	movs	r3, #0
 8004550:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004552:	f7fd fb77 	bl	8001c44 <HAL_GetTick>
 8004556:	4602      	mov	r2, r0
 8004558:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800455a:	1a9b      	subs	r3, r3, r2
 800455c:	683a      	ldr	r2, [r7, #0]
 800455e:	4413      	add	r3, r2
 8004560:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8004562:	f7fd fb6f 	bl	8001c44 <HAL_GetTick>
 8004566:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	330c      	adds	r3, #12
 800456e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004570:	4b3d      	ldr	r3, [pc, #244]	; (8004668 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004572:	681a      	ldr	r2, [r3, #0]
 8004574:	4613      	mov	r3, r2
 8004576:	009b      	lsls	r3, r3, #2
 8004578:	4413      	add	r3, r2
 800457a:	00da      	lsls	r2, r3, #3
 800457c:	1ad3      	subs	r3, r2, r3
 800457e:	0d1b      	lsrs	r3, r3, #20
 8004580:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004582:	fb02 f303 	mul.w	r3, r2, r3
 8004586:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004588:	e060      	b.n	800464c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800458a:	68bb      	ldr	r3, [r7, #8]
 800458c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004590:	d107      	bne.n	80045a2 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d104      	bne.n	80045a2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004598:	69fb      	ldr	r3, [r7, #28]
 800459a:	781b      	ldrb	r3, [r3, #0]
 800459c:	b2db      	uxtb	r3, r3
 800459e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80045a0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80045a8:	d050      	beq.n	800464c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80045aa:	f7fd fb4b 	bl	8001c44 <HAL_GetTick>
 80045ae:	4602      	mov	r2, r0
 80045b0:	6a3b      	ldr	r3, [r7, #32]
 80045b2:	1ad3      	subs	r3, r2, r3
 80045b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045b6:	429a      	cmp	r2, r3
 80045b8:	d902      	bls.n	80045c0 <SPI_WaitFifoStateUntilTimeout+0x80>
 80045ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d13d      	bne.n	800463c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	685a      	ldr	r2, [r3, #4]
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80045ce:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80045d8:	d111      	bne.n	80045fe <SPI_WaitFifoStateUntilTimeout+0xbe>
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	689b      	ldr	r3, [r3, #8]
 80045de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80045e2:	d004      	beq.n	80045ee <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	689b      	ldr	r3, [r3, #8]
 80045e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045ec:	d107      	bne.n	80045fe <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	681a      	ldr	r2, [r3, #0]
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80045fc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004602:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004606:	d10f      	bne.n	8004628 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	681a      	ldr	r2, [r3, #0]
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004616:	601a      	str	r2, [r3, #0]
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	681a      	ldr	r2, [r3, #0]
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004626:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	2201      	movs	r2, #1
 800462c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2200      	movs	r2, #0
 8004634:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004638:	2303      	movs	r3, #3
 800463a:	e010      	b.n	800465e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800463c:	69bb      	ldr	r3, [r7, #24]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d101      	bne.n	8004646 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004642:	2300      	movs	r3, #0
 8004644:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8004646:	69bb      	ldr	r3, [r7, #24]
 8004648:	3b01      	subs	r3, #1
 800464a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	689a      	ldr	r2, [r3, #8]
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	4013      	ands	r3, r2
 8004656:	687a      	ldr	r2, [r7, #4]
 8004658:	429a      	cmp	r2, r3
 800465a:	d196      	bne.n	800458a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800465c:	2300      	movs	r3, #0
}
 800465e:	4618      	mov	r0, r3
 8004660:	3728      	adds	r7, #40	; 0x28
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}
 8004666:	bf00      	nop
 8004668:	20000000 	.word	0x20000000

0800466c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b086      	sub	sp, #24
 8004670:	af02      	add	r7, sp, #8
 8004672:	60f8      	str	r0, [r7, #12]
 8004674:	60b9      	str	r1, [r7, #8]
 8004676:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004680:	d111      	bne.n	80046a6 <SPI_EndRxTransaction+0x3a>
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	689b      	ldr	r3, [r3, #8]
 8004686:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800468a:	d004      	beq.n	8004696 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004694:	d107      	bne.n	80046a6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	681a      	ldr	r2, [r3, #0]
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80046a4:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	9300      	str	r3, [sp, #0]
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	2200      	movs	r2, #0
 80046ae:	2180      	movs	r1, #128	; 0x80
 80046b0:	68f8      	ldr	r0, [r7, #12]
 80046b2:	f7ff febd 	bl	8004430 <SPI_WaitFlagStateUntilTimeout>
 80046b6:	4603      	mov	r3, r0
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d007      	beq.n	80046cc <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046c0:	f043 0220 	orr.w	r2, r3, #32
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80046c8:	2303      	movs	r3, #3
 80046ca:	e023      	b.n	8004714 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80046d4:	d11d      	bne.n	8004712 <SPI_EndRxTransaction+0xa6>
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	689b      	ldr	r3, [r3, #8]
 80046da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80046de:	d004      	beq.n	80046ea <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	689b      	ldr	r3, [r3, #8]
 80046e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80046e8:	d113      	bne.n	8004712 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	9300      	str	r3, [sp, #0]
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	2200      	movs	r2, #0
 80046f2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80046f6:	68f8      	ldr	r0, [r7, #12]
 80046f8:	f7ff ff22 	bl	8004540 <SPI_WaitFifoStateUntilTimeout>
 80046fc:	4603      	mov	r3, r0
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d007      	beq.n	8004712 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004706:	f043 0220 	orr.w	r2, r3, #32
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800470e:	2303      	movs	r3, #3
 8004710:	e000      	b.n	8004714 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8004712:	2300      	movs	r3, #0
}
 8004714:	4618      	mov	r0, r3
 8004716:	3710      	adds	r7, #16
 8004718:	46bd      	mov	sp, r7
 800471a:	bd80      	pop	{r7, pc}

0800471c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b086      	sub	sp, #24
 8004720:	af02      	add	r7, sp, #8
 8004722:	60f8      	str	r0, [r7, #12]
 8004724:	60b9      	str	r1, [r7, #8]
 8004726:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	9300      	str	r3, [sp, #0]
 800472c:	68bb      	ldr	r3, [r7, #8]
 800472e:	2200      	movs	r2, #0
 8004730:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004734:	68f8      	ldr	r0, [r7, #12]
 8004736:	f7ff ff03 	bl	8004540 <SPI_WaitFifoStateUntilTimeout>
 800473a:	4603      	mov	r3, r0
 800473c:	2b00      	cmp	r3, #0
 800473e:	d007      	beq.n	8004750 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004744:	f043 0220 	orr.w	r2, r3, #32
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800474c:	2303      	movs	r3, #3
 800474e:	e027      	b.n	80047a0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	9300      	str	r3, [sp, #0]
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	2200      	movs	r2, #0
 8004758:	2180      	movs	r1, #128	; 0x80
 800475a:	68f8      	ldr	r0, [r7, #12]
 800475c:	f7ff fe68 	bl	8004430 <SPI_WaitFlagStateUntilTimeout>
 8004760:	4603      	mov	r3, r0
 8004762:	2b00      	cmp	r3, #0
 8004764:	d007      	beq.n	8004776 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800476a:	f043 0220 	orr.w	r2, r3, #32
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004772:	2303      	movs	r3, #3
 8004774:	e014      	b.n	80047a0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	9300      	str	r3, [sp, #0]
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	2200      	movs	r2, #0
 800477e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004782:	68f8      	ldr	r0, [r7, #12]
 8004784:	f7ff fedc 	bl	8004540 <SPI_WaitFifoStateUntilTimeout>
 8004788:	4603      	mov	r3, r0
 800478a:	2b00      	cmp	r3, #0
 800478c:	d007      	beq.n	800479e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004792:	f043 0220 	orr.w	r2, r3, #32
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800479a:	2303      	movs	r3, #3
 800479c:	e000      	b.n	80047a0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800479e:	2300      	movs	r3, #0
}
 80047a0:	4618      	mov	r0, r3
 80047a2:	3710      	adds	r7, #16
 80047a4:	46bd      	mov	sp, r7
 80047a6:	bd80      	pop	{r7, pc}

080047a8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b082      	sub	sp, #8
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d101      	bne.n	80047ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80047b6:	2301      	movs	r3, #1
 80047b8:	e040      	b.n	800483c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d106      	bne.n	80047d0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2200      	movs	r2, #0
 80047c6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80047ca:	6878      	ldr	r0, [r7, #4]
 80047cc:	f7fd f87a 	bl	80018c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2224      	movs	r2, #36	; 0x24
 80047d4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	681a      	ldr	r2, [r3, #0]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f022 0201 	bic.w	r2, r2, #1
 80047e4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f000 fbe8 	bl	8004fbc <UART_SetConfig>
 80047ec:	4603      	mov	r3, r0
 80047ee:	2b01      	cmp	r3, #1
 80047f0:	d101      	bne.n	80047f6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80047f2:	2301      	movs	r3, #1
 80047f4:	e022      	b.n	800483c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d002      	beq.n	8004804 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80047fe:	6878      	ldr	r0, [r7, #4]
 8004800:	f000 fe94 	bl	800552c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	685a      	ldr	r2, [r3, #4]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004812:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	689a      	ldr	r2, [r3, #8]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004822:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f042 0201 	orr.w	r2, r2, #1
 8004832:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004834:	6878      	ldr	r0, [r7, #4]
 8004836:	f000 ff1b 	bl	8005670 <UART_CheckIdleState>
 800483a:	4603      	mov	r3, r0
}
 800483c:	4618      	mov	r0, r3
 800483e:	3708      	adds	r7, #8
 8004840:	46bd      	mov	sp, r7
 8004842:	bd80      	pop	{r7, pc}

08004844 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004844:	b480      	push	{r7}
 8004846:	b08b      	sub	sp, #44	; 0x2c
 8004848:	af00      	add	r7, sp, #0
 800484a:	60f8      	str	r0, [r7, #12]
 800484c:	60b9      	str	r1, [r7, #8]
 800484e:	4613      	mov	r3, r2
 8004850:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004856:	2b20      	cmp	r3, #32
 8004858:	d156      	bne.n	8004908 <HAL_UART_Transmit_IT+0xc4>
  {
    if ((pData == NULL) || (Size == 0U))
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d002      	beq.n	8004866 <HAL_UART_Transmit_IT+0x22>
 8004860:	88fb      	ldrh	r3, [r7, #6]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d101      	bne.n	800486a <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8004866:	2301      	movs	r3, #1
 8004868:	e04f      	b.n	800490a <HAL_UART_Transmit_IT+0xc6>
    }

    __HAL_LOCK(huart);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004870:	2b01      	cmp	r3, #1
 8004872:	d101      	bne.n	8004878 <HAL_UART_Transmit_IT+0x34>
 8004874:	2302      	movs	r3, #2
 8004876:	e048      	b.n	800490a <HAL_UART_Transmit_IT+0xc6>
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	2201      	movs	r2, #1
 800487c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	68ba      	ldr	r2, [r7, #8]
 8004884:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	88fa      	ldrh	r2, [r7, #6]
 800488a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	88fa      	ldrh	r2, [r7, #6]
 8004892:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	2200      	movs	r2, #0
 800489a:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	2200      	movs	r2, #0
 80048a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	2221      	movs	r2, #33	; 0x21
 80048a8:	679a      	str	r2, [r3, #120]	; 0x78
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	689b      	ldr	r3, [r3, #8]
 80048ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048b2:	d107      	bne.n	80048c4 <HAL_UART_Transmit_IT+0x80>
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	691b      	ldr	r3, [r3, #16]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d103      	bne.n	80048c4 <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	4a16      	ldr	r2, [pc, #88]	; (8004918 <HAL_UART_Transmit_IT+0xd4>)
 80048c0:	669a      	str	r2, [r3, #104]	; 0x68
 80048c2:	e002      	b.n	80048ca <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	4a15      	ldr	r2, [pc, #84]	; (800491c <HAL_UART_Transmit_IT+0xd8>)
 80048c8:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	2200      	movs	r2, #0
 80048ce:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	e853 3f00 	ldrex	r3, [r3]
 80048de:	613b      	str	r3, [r7, #16]
   return(result);
 80048e0:	693b      	ldr	r3, [r7, #16]
 80048e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80048e6:	627b      	str	r3, [r7, #36]	; 0x24
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	461a      	mov	r2, r3
 80048ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048f0:	623b      	str	r3, [r7, #32]
 80048f2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048f4:	69f9      	ldr	r1, [r7, #28]
 80048f6:	6a3a      	ldr	r2, [r7, #32]
 80048f8:	e841 2300 	strex	r3, r2, [r1]
 80048fc:	61bb      	str	r3, [r7, #24]
   return(result);
 80048fe:	69bb      	ldr	r3, [r7, #24]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d1e6      	bne.n	80048d2 <HAL_UART_Transmit_IT+0x8e>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 8004904:	2300      	movs	r3, #0
 8004906:	e000      	b.n	800490a <HAL_UART_Transmit_IT+0xc6>
  }
  else
  {
    return HAL_BUSY;
 8004908:	2302      	movs	r3, #2
  }
}
 800490a:	4618      	mov	r0, r3
 800490c:	372c      	adds	r7, #44	; 0x2c
 800490e:	46bd      	mov	sp, r7
 8004910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004914:	4770      	bx	lr
 8004916:	bf00      	nop
 8004918:	08005bcb 	.word	0x08005bcb
 800491c:	08005b13 	.word	0x08005b13

08004920 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b08a      	sub	sp, #40	; 0x28
 8004924:	af00      	add	r7, sp, #0
 8004926:	60f8      	str	r0, [r7, #12]
 8004928:	60b9      	str	r1, [r7, #8]
 800492a:	4613      	mov	r3, r2
 800492c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004932:	2b20      	cmp	r3, #32
 8004934:	d142      	bne.n	80049bc <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d002      	beq.n	8004942 <HAL_UART_Receive_IT+0x22>
 800493c:	88fb      	ldrh	r3, [r7, #6]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d101      	bne.n	8004946 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8004942:	2301      	movs	r3, #1
 8004944:	e03b      	b.n	80049be <HAL_UART_Receive_IT+0x9e>
    }

    __HAL_LOCK(huart);
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800494c:	2b01      	cmp	r3, #1
 800494e:	d101      	bne.n	8004954 <HAL_UART_Receive_IT+0x34>
 8004950:	2302      	movs	r3, #2
 8004952:	e034      	b.n	80049be <HAL_UART_Receive_IT+0x9e>
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	2201      	movs	r2, #1
 8004958:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	2200      	movs	r2, #0
 8004960:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a18      	ldr	r2, [pc, #96]	; (80049c8 <HAL_UART_Receive_IT+0xa8>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d01f      	beq.n	80049ac <HAL_UART_Receive_IT+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004976:	2b00      	cmp	r3, #0
 8004978:	d018      	beq.n	80049ac <HAL_UART_Receive_IT+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004980:	697b      	ldr	r3, [r7, #20]
 8004982:	e853 3f00 	ldrex	r3, [r3]
 8004986:	613b      	str	r3, [r7, #16]
   return(result);
 8004988:	693b      	ldr	r3, [r7, #16]
 800498a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800498e:	627b      	str	r3, [r7, #36]	; 0x24
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	461a      	mov	r2, r3
 8004996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004998:	623b      	str	r3, [r7, #32]
 800499a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800499c:	69f9      	ldr	r1, [r7, #28]
 800499e:	6a3a      	ldr	r2, [r7, #32]
 80049a0:	e841 2300 	strex	r3, r2, [r1]
 80049a4:	61bb      	str	r3, [r7, #24]
   return(result);
 80049a6:	69bb      	ldr	r3, [r7, #24]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d1e6      	bne.n	800497a <HAL_UART_Receive_IT+0x5a>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80049ac:	88fb      	ldrh	r3, [r7, #6]
 80049ae:	461a      	mov	r2, r3
 80049b0:	68b9      	ldr	r1, [r7, #8]
 80049b2:	68f8      	ldr	r0, [r7, #12]
 80049b4:	f000 ff6a 	bl	800588c <UART_Start_Receive_IT>
 80049b8:	4603      	mov	r3, r0
 80049ba:	e000      	b.n	80049be <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80049bc:	2302      	movs	r3, #2
  }
}
 80049be:	4618      	mov	r0, r3
 80049c0:	3728      	adds	r7, #40	; 0x28
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bd80      	pop	{r7, pc}
 80049c6:	bf00      	nop
 80049c8:	40008000 	.word	0x40008000

080049cc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b0ba      	sub	sp, #232	; 0xe8
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	69db      	ldr	r3, [r3, #28]
 80049da:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	689b      	ldr	r3, [r3, #8]
 80049ee:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80049f2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80049f6:	f640 030f 	movw	r3, #2063	; 0x80f
 80049fa:	4013      	ands	r3, r2
 80049fc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8004a00:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d115      	bne.n	8004a34 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004a08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a0c:	f003 0320 	and.w	r3, r3, #32
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d00f      	beq.n	8004a34 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004a14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a18:	f003 0320 	and.w	r3, r3, #32
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d009      	beq.n	8004a34 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	f000 82a6 	beq.w	8004f76 <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004a2e:	6878      	ldr	r0, [r7, #4]
 8004a30:	4798      	blx	r3
      }
      return;
 8004a32:	e2a0      	b.n	8004f76 <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8004a34:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	f000 8117 	beq.w	8004c6c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004a3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004a42:	f003 0301 	and.w	r3, r3, #1
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d106      	bne.n	8004a58 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004a4a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8004a4e:	4b85      	ldr	r3, [pc, #532]	; (8004c64 <HAL_UART_IRQHandler+0x298>)
 8004a50:	4013      	ands	r3, r2
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	f000 810a 	beq.w	8004c6c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004a58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a5c:	f003 0301 	and.w	r3, r3, #1
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d011      	beq.n	8004a88 <HAL_UART_IRQHandler+0xbc>
 8004a64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d00b      	beq.n	8004a88 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	2201      	movs	r2, #1
 8004a76:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004a7e:	f043 0201 	orr.w	r2, r3, #1
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004a88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a8c:	f003 0302 	and.w	r3, r3, #2
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d011      	beq.n	8004ab8 <HAL_UART_IRQHandler+0xec>
 8004a94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004a98:	f003 0301 	and.w	r3, r3, #1
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d00b      	beq.n	8004ab8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	2202      	movs	r2, #2
 8004aa6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004aae:	f043 0204 	orr.w	r2, r3, #4
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004ab8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004abc:	f003 0304 	and.w	r3, r3, #4
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d011      	beq.n	8004ae8 <HAL_UART_IRQHandler+0x11c>
 8004ac4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004ac8:	f003 0301 	and.w	r3, r3, #1
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d00b      	beq.n	8004ae8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	2204      	movs	r2, #4
 8004ad6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004ade:	f043 0202 	orr.w	r2, r3, #2
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004ae8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004aec:	f003 0308 	and.w	r3, r3, #8
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d017      	beq.n	8004b24 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004af4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004af8:	f003 0320 	and.w	r3, r3, #32
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d105      	bne.n	8004b0c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004b00:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004b04:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d00b      	beq.n	8004b24 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	2208      	movs	r2, #8
 8004b12:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004b1a:	f043 0208 	orr.w	r2, r3, #8
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004b24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b28:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d012      	beq.n	8004b56 <HAL_UART_IRQHandler+0x18a>
 8004b30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b34:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d00c      	beq.n	8004b56 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004b44:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004b4c:	f043 0220 	orr.w	r2, r3, #32
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	f000 820c 	beq.w	8004f7a <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004b62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b66:	f003 0320 	and.w	r3, r3, #32
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d00d      	beq.n	8004b8a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004b6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b72:	f003 0320 	and.w	r3, r3, #32
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d007      	beq.n	8004b8a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d003      	beq.n	8004b8a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004b86:	6878      	ldr	r0, [r7, #4]
 8004b88:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004b90:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b9e:	2b40      	cmp	r3, #64	; 0x40
 8004ba0:	d005      	beq.n	8004bae <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004ba2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004ba6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d04f      	beq.n	8004c4e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	f000 ff36 	bl	8005a20 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	689b      	ldr	r3, [r3, #8]
 8004bba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bbe:	2b40      	cmp	r3, #64	; 0x40
 8004bc0:	d141      	bne.n	8004c46 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	3308      	adds	r3, #8
 8004bc8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bcc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004bd0:	e853 3f00 	ldrex	r3, [r3]
 8004bd4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004bd8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004bdc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004be0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	3308      	adds	r3, #8
 8004bea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004bee:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004bf2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bf6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004bfa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004bfe:	e841 2300 	strex	r3, r2, [r1]
 8004c02:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004c06:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d1d9      	bne.n	8004bc2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d013      	beq.n	8004c3e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c1a:	4a13      	ldr	r2, [pc, #76]	; (8004c68 <HAL_UART_IRQHandler+0x29c>)
 8004c1c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c22:	4618      	mov	r0, r3
 8004c24:	f7fd f98d 	bl	8001f42 <HAL_DMA_Abort_IT>
 8004c28:	4603      	mov	r3, r0
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d017      	beq.n	8004c5e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c34:	687a      	ldr	r2, [r7, #4]
 8004c36:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8004c38:	4610      	mov	r0, r2
 8004c3a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c3c:	e00f      	b.n	8004c5e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004c3e:	6878      	ldr	r0, [r7, #4]
 8004c40:	f000 f9a6 	bl	8004f90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c44:	e00b      	b.n	8004c5e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004c46:	6878      	ldr	r0, [r7, #4]
 8004c48:	f000 f9a2 	bl	8004f90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c4c:	e007      	b.n	8004c5e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004c4e:	6878      	ldr	r0, [r7, #4]
 8004c50:	f000 f99e 	bl	8004f90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2200      	movs	r2, #0
 8004c58:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8004c5c:	e18d      	b.n	8004f7a <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c5e:	bf00      	nop
    return;
 8004c60:	e18b      	b.n	8004f7a <HAL_UART_IRQHandler+0x5ae>
 8004c62:	bf00      	nop
 8004c64:	04000120 	.word	0x04000120
 8004c68:	08005ae7 	.word	0x08005ae7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c70:	2b01      	cmp	r3, #1
 8004c72:	f040 8146 	bne.w	8004f02 <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004c76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c7a:	f003 0310 	and.w	r3, r3, #16
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	f000 813f 	beq.w	8004f02 <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004c84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c88:	f003 0310 	and.w	r3, r3, #16
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	f000 8138 	beq.w	8004f02 <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	2210      	movs	r2, #16
 8004c98:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	689b      	ldr	r3, [r3, #8]
 8004ca0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ca4:	2b40      	cmp	r3, #64	; 0x40
 8004ca6:	f040 80b4 	bne.w	8004e12 <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004cb6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	f000 815f 	beq.w	8004f7e <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004cc6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004cca:	429a      	cmp	r2, r3
 8004ccc:	f080 8157 	bcs.w	8004f7e <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004cd6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f003 0320 	and.w	r3, r3, #32
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	f040 8085 	bne.w	8004df6 <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cf4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004cf8:	e853 3f00 	ldrex	r3, [r3]
 8004cfc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004d00:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004d04:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004d08:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	461a      	mov	r2, r3
 8004d12:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004d16:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004d1a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d1e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004d22:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004d26:	e841 2300 	strex	r3, r2, [r1]
 8004d2a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004d2e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d1da      	bne.n	8004cec <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	3308      	adds	r3, #8
 8004d3c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d3e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004d40:	e853 3f00 	ldrex	r3, [r3]
 8004d44:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004d46:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004d48:	f023 0301 	bic.w	r3, r3, #1
 8004d4c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	3308      	adds	r3, #8
 8004d56:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004d5a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004d5e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d60:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004d62:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004d66:	e841 2300 	strex	r3, r2, [r1]
 8004d6a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004d6c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d1e1      	bne.n	8004d36 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	3308      	adds	r3, #8
 8004d78:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d7a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004d7c:	e853 3f00 	ldrex	r3, [r3]
 8004d80:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004d82:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d84:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d88:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	3308      	adds	r3, #8
 8004d92:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004d96:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004d98:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d9a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004d9c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004d9e:	e841 2300 	strex	r3, r2, [r1]
 8004da2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004da4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d1e3      	bne.n	8004d72 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2220      	movs	r2, #32
 8004dae:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2200      	movs	r2, #0
 8004db4:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dbc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004dbe:	e853 3f00 	ldrex	r3, [r3]
 8004dc2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004dc4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004dc6:	f023 0310 	bic.w	r3, r3, #16
 8004dca:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	461a      	mov	r2, r3
 8004dd4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004dd8:	65bb      	str	r3, [r7, #88]	; 0x58
 8004dda:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ddc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004dde:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004de0:	e841 2300 	strex	r3, r2, [r1]
 8004de4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004de6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d1e4      	bne.n	8004db6 <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004df0:	4618      	mov	r0, r3
 8004df2:	f7fd f868 	bl	8001ec6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004e02:	b29b      	uxth	r3, r3
 8004e04:	1ad3      	subs	r3, r2, r3
 8004e06:	b29b      	uxth	r3, r3
 8004e08:	4619      	mov	r1, r3
 8004e0a:	6878      	ldr	r0, [r7, #4]
 8004e0c:	f000 f8ca 	bl	8004fa4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004e10:	e0b5      	b.n	8004f7e <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004e1e:	b29b      	uxth	r3, r3
 8004e20:	1ad3      	subs	r3, r2, r3
 8004e22:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004e2c:	b29b      	uxth	r3, r3
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	f000 80a7 	beq.w	8004f82 <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 8004e34:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	f000 80a2 	beq.w	8004f82 <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e46:	e853 3f00 	ldrex	r3, [r3]
 8004e4a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004e4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e4e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004e52:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	461a      	mov	r2, r3
 8004e5c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004e60:	647b      	str	r3, [r7, #68]	; 0x44
 8004e62:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e64:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004e66:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004e68:	e841 2300 	strex	r3, r2, [r1]
 8004e6c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004e6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d1e4      	bne.n	8004e3e <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	3308      	adds	r3, #8
 8004e7a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e7e:	e853 3f00 	ldrex	r3, [r3]
 8004e82:	623b      	str	r3, [r7, #32]
   return(result);
 8004e84:	6a3b      	ldr	r3, [r7, #32]
 8004e86:	f023 0301 	bic.w	r3, r3, #1
 8004e8a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	3308      	adds	r3, #8
 8004e94:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004e98:	633a      	str	r2, [r7, #48]	; 0x30
 8004e9a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e9c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004e9e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ea0:	e841 2300 	strex	r3, r2, [r1]
 8004ea4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004ea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d1e3      	bne.n	8004e74 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2220      	movs	r2, #32
 8004eb0:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ec4:	693b      	ldr	r3, [r7, #16]
 8004ec6:	e853 3f00 	ldrex	r3, [r3]
 8004eca:	60fb      	str	r3, [r7, #12]
   return(result);
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	f023 0310 	bic.w	r3, r3, #16
 8004ed2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	461a      	mov	r2, r3
 8004edc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004ee0:	61fb      	str	r3, [r7, #28]
 8004ee2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ee4:	69b9      	ldr	r1, [r7, #24]
 8004ee6:	69fa      	ldr	r2, [r7, #28]
 8004ee8:	e841 2300 	strex	r3, r2, [r1]
 8004eec:	617b      	str	r3, [r7, #20]
   return(result);
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d1e4      	bne.n	8004ebe <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004ef4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004ef8:	4619      	mov	r1, r3
 8004efa:	6878      	ldr	r0, [r7, #4]
 8004efc:	f000 f852 	bl	8004fa4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004f00:	e03f      	b.n	8004f82 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004f02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f06:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d00e      	beq.n	8004f2c <HAL_UART_IRQHandler+0x560>
 8004f0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004f12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d008      	beq.n	8004f2c <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004f22:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004f24:	6878      	ldr	r0, [r7, #4]
 8004f26:	f001 f83a 	bl	8005f9e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004f2a:	e02d      	b.n	8004f88 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004f2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d00e      	beq.n	8004f56 <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004f38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004f3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d008      	beq.n	8004f56 <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d01c      	beq.n	8004f86 <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004f50:	6878      	ldr	r0, [r7, #4]
 8004f52:	4798      	blx	r3
    }
    return;
 8004f54:	e017      	b.n	8004f86 <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004f56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d012      	beq.n	8004f88 <HAL_UART_IRQHandler+0x5bc>
 8004f62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004f66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d00c      	beq.n	8004f88 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 8004f6e:	6878      	ldr	r0, [r7, #4]
 8004f70:	f000 fe8b 	bl	8005c8a <UART_EndTransmit_IT>
    return;
 8004f74:	e008      	b.n	8004f88 <HAL_UART_IRQHandler+0x5bc>
      return;
 8004f76:	bf00      	nop
 8004f78:	e006      	b.n	8004f88 <HAL_UART_IRQHandler+0x5bc>
    return;
 8004f7a:	bf00      	nop
 8004f7c:	e004      	b.n	8004f88 <HAL_UART_IRQHandler+0x5bc>
      return;
 8004f7e:	bf00      	nop
 8004f80:	e002      	b.n	8004f88 <HAL_UART_IRQHandler+0x5bc>
      return;
 8004f82:	bf00      	nop
 8004f84:	e000      	b.n	8004f88 <HAL_UART_IRQHandler+0x5bc>
    return;
 8004f86:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8004f88:	37e8      	adds	r7, #232	; 0xe8
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bd80      	pop	{r7, pc}
 8004f8e:	bf00      	nop

08004f90 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004f90:	b480      	push	{r7}
 8004f92:	b083      	sub	sp, #12
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004f98:	bf00      	nop
 8004f9a:	370c      	adds	r7, #12
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa2:	4770      	bx	lr

08004fa4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004fa4:	b480      	push	{r7}
 8004fa6:	b083      	sub	sp, #12
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
 8004fac:	460b      	mov	r3, r1
 8004fae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004fb0:	bf00      	nop
 8004fb2:	370c      	adds	r7, #12
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fba:	4770      	bx	lr

08004fbc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004fbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004fc0:	b08a      	sub	sp, #40	; 0x28
 8004fc2:	af00      	add	r7, sp, #0
 8004fc4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	689a      	ldr	r2, [r3, #8]
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	691b      	ldr	r3, [r3, #16]
 8004fd4:	431a      	orrs	r2, r3
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	695b      	ldr	r3, [r3, #20]
 8004fda:	431a      	orrs	r2, r3
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	69db      	ldr	r3, [r3, #28]
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	681a      	ldr	r2, [r3, #0]
 8004fea:	4ba4      	ldr	r3, [pc, #656]	; (800527c <UART_SetConfig+0x2c0>)
 8004fec:	4013      	ands	r3, r2
 8004fee:	68fa      	ldr	r2, [r7, #12]
 8004ff0:	6812      	ldr	r2, [r2, #0]
 8004ff2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004ff4:	430b      	orrs	r3, r1
 8004ff6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	685b      	ldr	r3, [r3, #4]
 8004ffe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	68da      	ldr	r2, [r3, #12]
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	430a      	orrs	r2, r1
 800500c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	699b      	ldr	r3, [r3, #24]
 8005012:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a99      	ldr	r2, [pc, #612]	; (8005280 <UART_SetConfig+0x2c4>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d004      	beq.n	8005028 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	6a1b      	ldr	r3, [r3, #32]
 8005022:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005024:	4313      	orrs	r3, r2
 8005026:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005038:	430a      	orrs	r2, r1
 800503a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	4a90      	ldr	r2, [pc, #576]	; (8005284 <UART_SetConfig+0x2c8>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d126      	bne.n	8005094 <UART_SetConfig+0xd8>
 8005046:	4b90      	ldr	r3, [pc, #576]	; (8005288 <UART_SetConfig+0x2cc>)
 8005048:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800504c:	f003 0303 	and.w	r3, r3, #3
 8005050:	2b03      	cmp	r3, #3
 8005052:	d81b      	bhi.n	800508c <UART_SetConfig+0xd0>
 8005054:	a201      	add	r2, pc, #4	; (adr r2, 800505c <UART_SetConfig+0xa0>)
 8005056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800505a:	bf00      	nop
 800505c:	0800506d 	.word	0x0800506d
 8005060:	0800507d 	.word	0x0800507d
 8005064:	08005075 	.word	0x08005075
 8005068:	08005085 	.word	0x08005085
 800506c:	2301      	movs	r3, #1
 800506e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005072:	e116      	b.n	80052a2 <UART_SetConfig+0x2e6>
 8005074:	2302      	movs	r3, #2
 8005076:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800507a:	e112      	b.n	80052a2 <UART_SetConfig+0x2e6>
 800507c:	2304      	movs	r3, #4
 800507e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005082:	e10e      	b.n	80052a2 <UART_SetConfig+0x2e6>
 8005084:	2308      	movs	r3, #8
 8005086:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800508a:	e10a      	b.n	80052a2 <UART_SetConfig+0x2e6>
 800508c:	2310      	movs	r3, #16
 800508e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005092:	e106      	b.n	80052a2 <UART_SetConfig+0x2e6>
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a7c      	ldr	r2, [pc, #496]	; (800528c <UART_SetConfig+0x2d0>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d138      	bne.n	8005110 <UART_SetConfig+0x154>
 800509e:	4b7a      	ldr	r3, [pc, #488]	; (8005288 <UART_SetConfig+0x2cc>)
 80050a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050a4:	f003 030c 	and.w	r3, r3, #12
 80050a8:	2b0c      	cmp	r3, #12
 80050aa:	d82d      	bhi.n	8005108 <UART_SetConfig+0x14c>
 80050ac:	a201      	add	r2, pc, #4	; (adr r2, 80050b4 <UART_SetConfig+0xf8>)
 80050ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050b2:	bf00      	nop
 80050b4:	080050e9 	.word	0x080050e9
 80050b8:	08005109 	.word	0x08005109
 80050bc:	08005109 	.word	0x08005109
 80050c0:	08005109 	.word	0x08005109
 80050c4:	080050f9 	.word	0x080050f9
 80050c8:	08005109 	.word	0x08005109
 80050cc:	08005109 	.word	0x08005109
 80050d0:	08005109 	.word	0x08005109
 80050d4:	080050f1 	.word	0x080050f1
 80050d8:	08005109 	.word	0x08005109
 80050dc:	08005109 	.word	0x08005109
 80050e0:	08005109 	.word	0x08005109
 80050e4:	08005101 	.word	0x08005101
 80050e8:	2300      	movs	r3, #0
 80050ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050ee:	e0d8      	b.n	80052a2 <UART_SetConfig+0x2e6>
 80050f0:	2302      	movs	r3, #2
 80050f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050f6:	e0d4      	b.n	80052a2 <UART_SetConfig+0x2e6>
 80050f8:	2304      	movs	r3, #4
 80050fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80050fe:	e0d0      	b.n	80052a2 <UART_SetConfig+0x2e6>
 8005100:	2308      	movs	r3, #8
 8005102:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005106:	e0cc      	b.n	80052a2 <UART_SetConfig+0x2e6>
 8005108:	2310      	movs	r3, #16
 800510a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800510e:	e0c8      	b.n	80052a2 <UART_SetConfig+0x2e6>
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	4a5e      	ldr	r2, [pc, #376]	; (8005290 <UART_SetConfig+0x2d4>)
 8005116:	4293      	cmp	r3, r2
 8005118:	d125      	bne.n	8005166 <UART_SetConfig+0x1aa>
 800511a:	4b5b      	ldr	r3, [pc, #364]	; (8005288 <UART_SetConfig+0x2cc>)
 800511c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005120:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005124:	2b30      	cmp	r3, #48	; 0x30
 8005126:	d016      	beq.n	8005156 <UART_SetConfig+0x19a>
 8005128:	2b30      	cmp	r3, #48	; 0x30
 800512a:	d818      	bhi.n	800515e <UART_SetConfig+0x1a2>
 800512c:	2b20      	cmp	r3, #32
 800512e:	d00a      	beq.n	8005146 <UART_SetConfig+0x18a>
 8005130:	2b20      	cmp	r3, #32
 8005132:	d814      	bhi.n	800515e <UART_SetConfig+0x1a2>
 8005134:	2b00      	cmp	r3, #0
 8005136:	d002      	beq.n	800513e <UART_SetConfig+0x182>
 8005138:	2b10      	cmp	r3, #16
 800513a:	d008      	beq.n	800514e <UART_SetConfig+0x192>
 800513c:	e00f      	b.n	800515e <UART_SetConfig+0x1a2>
 800513e:	2300      	movs	r3, #0
 8005140:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005144:	e0ad      	b.n	80052a2 <UART_SetConfig+0x2e6>
 8005146:	2302      	movs	r3, #2
 8005148:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800514c:	e0a9      	b.n	80052a2 <UART_SetConfig+0x2e6>
 800514e:	2304      	movs	r3, #4
 8005150:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005154:	e0a5      	b.n	80052a2 <UART_SetConfig+0x2e6>
 8005156:	2308      	movs	r3, #8
 8005158:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800515c:	e0a1      	b.n	80052a2 <UART_SetConfig+0x2e6>
 800515e:	2310      	movs	r3, #16
 8005160:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005164:	e09d      	b.n	80052a2 <UART_SetConfig+0x2e6>
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a4a      	ldr	r2, [pc, #296]	; (8005294 <UART_SetConfig+0x2d8>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d125      	bne.n	80051bc <UART_SetConfig+0x200>
 8005170:	4b45      	ldr	r3, [pc, #276]	; (8005288 <UART_SetConfig+0x2cc>)
 8005172:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005176:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800517a:	2bc0      	cmp	r3, #192	; 0xc0
 800517c:	d016      	beq.n	80051ac <UART_SetConfig+0x1f0>
 800517e:	2bc0      	cmp	r3, #192	; 0xc0
 8005180:	d818      	bhi.n	80051b4 <UART_SetConfig+0x1f8>
 8005182:	2b80      	cmp	r3, #128	; 0x80
 8005184:	d00a      	beq.n	800519c <UART_SetConfig+0x1e0>
 8005186:	2b80      	cmp	r3, #128	; 0x80
 8005188:	d814      	bhi.n	80051b4 <UART_SetConfig+0x1f8>
 800518a:	2b00      	cmp	r3, #0
 800518c:	d002      	beq.n	8005194 <UART_SetConfig+0x1d8>
 800518e:	2b40      	cmp	r3, #64	; 0x40
 8005190:	d008      	beq.n	80051a4 <UART_SetConfig+0x1e8>
 8005192:	e00f      	b.n	80051b4 <UART_SetConfig+0x1f8>
 8005194:	2300      	movs	r3, #0
 8005196:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800519a:	e082      	b.n	80052a2 <UART_SetConfig+0x2e6>
 800519c:	2302      	movs	r3, #2
 800519e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80051a2:	e07e      	b.n	80052a2 <UART_SetConfig+0x2e6>
 80051a4:	2304      	movs	r3, #4
 80051a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80051aa:	e07a      	b.n	80052a2 <UART_SetConfig+0x2e6>
 80051ac:	2308      	movs	r3, #8
 80051ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80051b2:	e076      	b.n	80052a2 <UART_SetConfig+0x2e6>
 80051b4:	2310      	movs	r3, #16
 80051b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80051ba:	e072      	b.n	80052a2 <UART_SetConfig+0x2e6>
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a35      	ldr	r2, [pc, #212]	; (8005298 <UART_SetConfig+0x2dc>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d12a      	bne.n	800521c <UART_SetConfig+0x260>
 80051c6:	4b30      	ldr	r3, [pc, #192]	; (8005288 <UART_SetConfig+0x2cc>)
 80051c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051cc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051d0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80051d4:	d01a      	beq.n	800520c <UART_SetConfig+0x250>
 80051d6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80051da:	d81b      	bhi.n	8005214 <UART_SetConfig+0x258>
 80051dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80051e0:	d00c      	beq.n	80051fc <UART_SetConfig+0x240>
 80051e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80051e6:	d815      	bhi.n	8005214 <UART_SetConfig+0x258>
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d003      	beq.n	80051f4 <UART_SetConfig+0x238>
 80051ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051f0:	d008      	beq.n	8005204 <UART_SetConfig+0x248>
 80051f2:	e00f      	b.n	8005214 <UART_SetConfig+0x258>
 80051f4:	2300      	movs	r3, #0
 80051f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80051fa:	e052      	b.n	80052a2 <UART_SetConfig+0x2e6>
 80051fc:	2302      	movs	r3, #2
 80051fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005202:	e04e      	b.n	80052a2 <UART_SetConfig+0x2e6>
 8005204:	2304      	movs	r3, #4
 8005206:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800520a:	e04a      	b.n	80052a2 <UART_SetConfig+0x2e6>
 800520c:	2308      	movs	r3, #8
 800520e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005212:	e046      	b.n	80052a2 <UART_SetConfig+0x2e6>
 8005214:	2310      	movs	r3, #16
 8005216:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800521a:	e042      	b.n	80052a2 <UART_SetConfig+0x2e6>
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4a17      	ldr	r2, [pc, #92]	; (8005280 <UART_SetConfig+0x2c4>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d13a      	bne.n	800529c <UART_SetConfig+0x2e0>
 8005226:	4b18      	ldr	r3, [pc, #96]	; (8005288 <UART_SetConfig+0x2cc>)
 8005228:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800522c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005230:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005234:	d01a      	beq.n	800526c <UART_SetConfig+0x2b0>
 8005236:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800523a:	d81b      	bhi.n	8005274 <UART_SetConfig+0x2b8>
 800523c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005240:	d00c      	beq.n	800525c <UART_SetConfig+0x2a0>
 8005242:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005246:	d815      	bhi.n	8005274 <UART_SetConfig+0x2b8>
 8005248:	2b00      	cmp	r3, #0
 800524a:	d003      	beq.n	8005254 <UART_SetConfig+0x298>
 800524c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005250:	d008      	beq.n	8005264 <UART_SetConfig+0x2a8>
 8005252:	e00f      	b.n	8005274 <UART_SetConfig+0x2b8>
 8005254:	2300      	movs	r3, #0
 8005256:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800525a:	e022      	b.n	80052a2 <UART_SetConfig+0x2e6>
 800525c:	2302      	movs	r3, #2
 800525e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005262:	e01e      	b.n	80052a2 <UART_SetConfig+0x2e6>
 8005264:	2304      	movs	r3, #4
 8005266:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800526a:	e01a      	b.n	80052a2 <UART_SetConfig+0x2e6>
 800526c:	2308      	movs	r3, #8
 800526e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005272:	e016      	b.n	80052a2 <UART_SetConfig+0x2e6>
 8005274:	2310      	movs	r3, #16
 8005276:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800527a:	e012      	b.n	80052a2 <UART_SetConfig+0x2e6>
 800527c:	efff69f3 	.word	0xefff69f3
 8005280:	40008000 	.word	0x40008000
 8005284:	40013800 	.word	0x40013800
 8005288:	40021000 	.word	0x40021000
 800528c:	40004400 	.word	0x40004400
 8005290:	40004800 	.word	0x40004800
 8005294:	40004c00 	.word	0x40004c00
 8005298:	40005000 	.word	0x40005000
 800529c:	2310      	movs	r3, #16
 800529e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4a9f      	ldr	r2, [pc, #636]	; (8005524 <UART_SetConfig+0x568>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d17a      	bne.n	80053a2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80052ac:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80052b0:	2b08      	cmp	r3, #8
 80052b2:	d824      	bhi.n	80052fe <UART_SetConfig+0x342>
 80052b4:	a201      	add	r2, pc, #4	; (adr r2, 80052bc <UART_SetConfig+0x300>)
 80052b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052ba:	bf00      	nop
 80052bc:	080052e1 	.word	0x080052e1
 80052c0:	080052ff 	.word	0x080052ff
 80052c4:	080052e9 	.word	0x080052e9
 80052c8:	080052ff 	.word	0x080052ff
 80052cc:	080052ef 	.word	0x080052ef
 80052d0:	080052ff 	.word	0x080052ff
 80052d4:	080052ff 	.word	0x080052ff
 80052d8:	080052ff 	.word	0x080052ff
 80052dc:	080052f7 	.word	0x080052f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052e0:	f7fd fe0a 	bl	8002ef8 <HAL_RCC_GetPCLK1Freq>
 80052e4:	61f8      	str	r0, [r7, #28]
        break;
 80052e6:	e010      	b.n	800530a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80052e8:	4b8f      	ldr	r3, [pc, #572]	; (8005528 <UART_SetConfig+0x56c>)
 80052ea:	61fb      	str	r3, [r7, #28]
        break;
 80052ec:	e00d      	b.n	800530a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80052ee:	f7fd fd6b 	bl	8002dc8 <HAL_RCC_GetSysClockFreq>
 80052f2:	61f8      	str	r0, [r7, #28]
        break;
 80052f4:	e009      	b.n	800530a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80052fa:	61fb      	str	r3, [r7, #28]
        break;
 80052fc:	e005      	b.n	800530a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80052fe:	2300      	movs	r3, #0
 8005300:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005302:	2301      	movs	r3, #1
 8005304:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005308:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800530a:	69fb      	ldr	r3, [r7, #28]
 800530c:	2b00      	cmp	r3, #0
 800530e:	f000 80fb 	beq.w	8005508 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	685a      	ldr	r2, [r3, #4]
 8005316:	4613      	mov	r3, r2
 8005318:	005b      	lsls	r3, r3, #1
 800531a:	4413      	add	r3, r2
 800531c:	69fa      	ldr	r2, [r7, #28]
 800531e:	429a      	cmp	r2, r3
 8005320:	d305      	bcc.n	800532e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005328:	69fa      	ldr	r2, [r7, #28]
 800532a:	429a      	cmp	r2, r3
 800532c:	d903      	bls.n	8005336 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800532e:	2301      	movs	r3, #1
 8005330:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005334:	e0e8      	b.n	8005508 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005336:	69fb      	ldr	r3, [r7, #28]
 8005338:	2200      	movs	r2, #0
 800533a:	461c      	mov	r4, r3
 800533c:	4615      	mov	r5, r2
 800533e:	f04f 0200 	mov.w	r2, #0
 8005342:	f04f 0300 	mov.w	r3, #0
 8005346:	022b      	lsls	r3, r5, #8
 8005348:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800534c:	0222      	lsls	r2, r4, #8
 800534e:	68f9      	ldr	r1, [r7, #12]
 8005350:	6849      	ldr	r1, [r1, #4]
 8005352:	0849      	lsrs	r1, r1, #1
 8005354:	2000      	movs	r0, #0
 8005356:	4688      	mov	r8, r1
 8005358:	4681      	mov	r9, r0
 800535a:	eb12 0a08 	adds.w	sl, r2, r8
 800535e:	eb43 0b09 	adc.w	fp, r3, r9
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	685b      	ldr	r3, [r3, #4]
 8005366:	2200      	movs	r2, #0
 8005368:	603b      	str	r3, [r7, #0]
 800536a:	607a      	str	r2, [r7, #4]
 800536c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005370:	4650      	mov	r0, sl
 8005372:	4659      	mov	r1, fp
 8005374:	f7fa ff94 	bl	80002a0 <__aeabi_uldivmod>
 8005378:	4602      	mov	r2, r0
 800537a:	460b      	mov	r3, r1
 800537c:	4613      	mov	r3, r2
 800537e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005380:	69bb      	ldr	r3, [r7, #24]
 8005382:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005386:	d308      	bcc.n	800539a <UART_SetConfig+0x3de>
 8005388:	69bb      	ldr	r3, [r7, #24]
 800538a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800538e:	d204      	bcs.n	800539a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	69ba      	ldr	r2, [r7, #24]
 8005396:	60da      	str	r2, [r3, #12]
 8005398:	e0b6      	b.n	8005508 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800539a:	2301      	movs	r3, #1
 800539c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80053a0:	e0b2      	b.n	8005508 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	69db      	ldr	r3, [r3, #28]
 80053a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80053aa:	d15e      	bne.n	800546a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80053ac:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80053b0:	2b08      	cmp	r3, #8
 80053b2:	d828      	bhi.n	8005406 <UART_SetConfig+0x44a>
 80053b4:	a201      	add	r2, pc, #4	; (adr r2, 80053bc <UART_SetConfig+0x400>)
 80053b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053ba:	bf00      	nop
 80053bc:	080053e1 	.word	0x080053e1
 80053c0:	080053e9 	.word	0x080053e9
 80053c4:	080053f1 	.word	0x080053f1
 80053c8:	08005407 	.word	0x08005407
 80053cc:	080053f7 	.word	0x080053f7
 80053d0:	08005407 	.word	0x08005407
 80053d4:	08005407 	.word	0x08005407
 80053d8:	08005407 	.word	0x08005407
 80053dc:	080053ff 	.word	0x080053ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80053e0:	f7fd fd8a 	bl	8002ef8 <HAL_RCC_GetPCLK1Freq>
 80053e4:	61f8      	str	r0, [r7, #28]
        break;
 80053e6:	e014      	b.n	8005412 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80053e8:	f7fd fd9c 	bl	8002f24 <HAL_RCC_GetPCLK2Freq>
 80053ec:	61f8      	str	r0, [r7, #28]
        break;
 80053ee:	e010      	b.n	8005412 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80053f0:	4b4d      	ldr	r3, [pc, #308]	; (8005528 <UART_SetConfig+0x56c>)
 80053f2:	61fb      	str	r3, [r7, #28]
        break;
 80053f4:	e00d      	b.n	8005412 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80053f6:	f7fd fce7 	bl	8002dc8 <HAL_RCC_GetSysClockFreq>
 80053fa:	61f8      	str	r0, [r7, #28]
        break;
 80053fc:	e009      	b.n	8005412 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80053fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005402:	61fb      	str	r3, [r7, #28]
        break;
 8005404:	e005      	b.n	8005412 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005406:	2300      	movs	r3, #0
 8005408:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800540a:	2301      	movs	r3, #1
 800540c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005410:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005412:	69fb      	ldr	r3, [r7, #28]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d077      	beq.n	8005508 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005418:	69fb      	ldr	r3, [r7, #28]
 800541a:	005a      	lsls	r2, r3, #1
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	085b      	lsrs	r3, r3, #1
 8005422:	441a      	add	r2, r3
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	685b      	ldr	r3, [r3, #4]
 8005428:	fbb2 f3f3 	udiv	r3, r2, r3
 800542c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800542e:	69bb      	ldr	r3, [r7, #24]
 8005430:	2b0f      	cmp	r3, #15
 8005432:	d916      	bls.n	8005462 <UART_SetConfig+0x4a6>
 8005434:	69bb      	ldr	r3, [r7, #24]
 8005436:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800543a:	d212      	bcs.n	8005462 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800543c:	69bb      	ldr	r3, [r7, #24]
 800543e:	b29b      	uxth	r3, r3
 8005440:	f023 030f 	bic.w	r3, r3, #15
 8005444:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005446:	69bb      	ldr	r3, [r7, #24]
 8005448:	085b      	lsrs	r3, r3, #1
 800544a:	b29b      	uxth	r3, r3
 800544c:	f003 0307 	and.w	r3, r3, #7
 8005450:	b29a      	uxth	r2, r3
 8005452:	8afb      	ldrh	r3, [r7, #22]
 8005454:	4313      	orrs	r3, r2
 8005456:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	8afa      	ldrh	r2, [r7, #22]
 800545e:	60da      	str	r2, [r3, #12]
 8005460:	e052      	b.n	8005508 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005462:	2301      	movs	r3, #1
 8005464:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005468:	e04e      	b.n	8005508 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800546a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800546e:	2b08      	cmp	r3, #8
 8005470:	d827      	bhi.n	80054c2 <UART_SetConfig+0x506>
 8005472:	a201      	add	r2, pc, #4	; (adr r2, 8005478 <UART_SetConfig+0x4bc>)
 8005474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005478:	0800549d 	.word	0x0800549d
 800547c:	080054a5 	.word	0x080054a5
 8005480:	080054ad 	.word	0x080054ad
 8005484:	080054c3 	.word	0x080054c3
 8005488:	080054b3 	.word	0x080054b3
 800548c:	080054c3 	.word	0x080054c3
 8005490:	080054c3 	.word	0x080054c3
 8005494:	080054c3 	.word	0x080054c3
 8005498:	080054bb 	.word	0x080054bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800549c:	f7fd fd2c 	bl	8002ef8 <HAL_RCC_GetPCLK1Freq>
 80054a0:	61f8      	str	r0, [r7, #28]
        break;
 80054a2:	e014      	b.n	80054ce <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80054a4:	f7fd fd3e 	bl	8002f24 <HAL_RCC_GetPCLK2Freq>
 80054a8:	61f8      	str	r0, [r7, #28]
        break;
 80054aa:	e010      	b.n	80054ce <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80054ac:	4b1e      	ldr	r3, [pc, #120]	; (8005528 <UART_SetConfig+0x56c>)
 80054ae:	61fb      	str	r3, [r7, #28]
        break;
 80054b0:	e00d      	b.n	80054ce <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80054b2:	f7fd fc89 	bl	8002dc8 <HAL_RCC_GetSysClockFreq>
 80054b6:	61f8      	str	r0, [r7, #28]
        break;
 80054b8:	e009      	b.n	80054ce <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80054ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80054be:	61fb      	str	r3, [r7, #28]
        break;
 80054c0:	e005      	b.n	80054ce <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80054c2:	2300      	movs	r3, #0
 80054c4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80054c6:	2301      	movs	r3, #1
 80054c8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80054cc:	bf00      	nop
    }

    if (pclk != 0U)
 80054ce:	69fb      	ldr	r3, [r7, #28]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d019      	beq.n	8005508 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	085a      	lsrs	r2, r3, #1
 80054da:	69fb      	ldr	r3, [r7, #28]
 80054dc:	441a      	add	r2, r3
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80054e6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80054e8:	69bb      	ldr	r3, [r7, #24]
 80054ea:	2b0f      	cmp	r3, #15
 80054ec:	d909      	bls.n	8005502 <UART_SetConfig+0x546>
 80054ee:	69bb      	ldr	r3, [r7, #24]
 80054f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80054f4:	d205      	bcs.n	8005502 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80054f6:	69bb      	ldr	r3, [r7, #24]
 80054f8:	b29a      	uxth	r2, r3
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	60da      	str	r2, [r3, #12]
 8005500:	e002      	b.n	8005508 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005502:	2301      	movs	r3, #1
 8005504:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	2200      	movs	r2, #0
 800550c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	2200      	movs	r2, #0
 8005512:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005514:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8005518:	4618      	mov	r0, r3
 800551a:	3728      	adds	r7, #40	; 0x28
 800551c:	46bd      	mov	sp, r7
 800551e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005522:	bf00      	nop
 8005524:	40008000 	.word	0x40008000
 8005528:	00f42400 	.word	0x00f42400

0800552c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800552c:	b480      	push	{r7}
 800552e:	b083      	sub	sp, #12
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005538:	f003 0301 	and.w	r3, r3, #1
 800553c:	2b00      	cmp	r3, #0
 800553e:	d00a      	beq.n	8005556 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	685b      	ldr	r3, [r3, #4]
 8005546:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	430a      	orrs	r2, r1
 8005554:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800555a:	f003 0302 	and.w	r3, r3, #2
 800555e:	2b00      	cmp	r3, #0
 8005560:	d00a      	beq.n	8005578 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	685b      	ldr	r3, [r3, #4]
 8005568:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	430a      	orrs	r2, r1
 8005576:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800557c:	f003 0304 	and.w	r3, r3, #4
 8005580:	2b00      	cmp	r3, #0
 8005582:	d00a      	beq.n	800559a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	430a      	orrs	r2, r1
 8005598:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800559e:	f003 0308 	and.w	r3, r3, #8
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d00a      	beq.n	80055bc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	430a      	orrs	r2, r1
 80055ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055c0:	f003 0310 	and.w	r3, r3, #16
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d00a      	beq.n	80055de <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	689b      	ldr	r3, [r3, #8]
 80055ce:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	430a      	orrs	r2, r1
 80055dc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055e2:	f003 0320 	and.w	r3, r3, #32
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d00a      	beq.n	8005600 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	689b      	ldr	r3, [r3, #8]
 80055f0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	430a      	orrs	r2, r1
 80055fe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005604:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005608:	2b00      	cmp	r3, #0
 800560a:	d01a      	beq.n	8005642 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	430a      	orrs	r2, r1
 8005620:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005626:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800562a:	d10a      	bne.n	8005642 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	685b      	ldr	r3, [r3, #4]
 8005632:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	430a      	orrs	r2, r1
 8005640:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005646:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800564a:	2b00      	cmp	r3, #0
 800564c:	d00a      	beq.n	8005664 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	685b      	ldr	r3, [r3, #4]
 8005654:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	430a      	orrs	r2, r1
 8005662:	605a      	str	r2, [r3, #4]
  }
}
 8005664:	bf00      	nop
 8005666:	370c      	adds	r7, #12
 8005668:	46bd      	mov	sp, r7
 800566a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566e:	4770      	bx	lr

08005670 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b086      	sub	sp, #24
 8005674:	af02      	add	r7, sp, #8
 8005676:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2200      	movs	r2, #0
 800567c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005680:	f7fc fae0 	bl	8001c44 <HAL_GetTick>
 8005684:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f003 0308 	and.w	r3, r3, #8
 8005690:	2b08      	cmp	r3, #8
 8005692:	d10e      	bne.n	80056b2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005694:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005698:	9300      	str	r3, [sp, #0]
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	2200      	movs	r2, #0
 800569e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80056a2:	6878      	ldr	r0, [r7, #4]
 80056a4:	f000 f82d 	bl	8005702 <UART_WaitOnFlagUntilTimeout>
 80056a8:	4603      	mov	r3, r0
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d001      	beq.n	80056b2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80056ae:	2303      	movs	r3, #3
 80056b0:	e023      	b.n	80056fa <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f003 0304 	and.w	r3, r3, #4
 80056bc:	2b04      	cmp	r3, #4
 80056be:	d10e      	bne.n	80056de <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80056c0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80056c4:	9300      	str	r3, [sp, #0]
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	2200      	movs	r2, #0
 80056ca:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80056ce:	6878      	ldr	r0, [r7, #4]
 80056d0:	f000 f817 	bl	8005702 <UART_WaitOnFlagUntilTimeout>
 80056d4:	4603      	mov	r3, r0
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d001      	beq.n	80056de <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80056da:	2303      	movs	r3, #3
 80056dc:	e00d      	b.n	80056fa <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2220      	movs	r2, #32
 80056e2:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2220      	movs	r2, #32
 80056e8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2200      	movs	r2, #0
 80056ee:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2200      	movs	r2, #0
 80056f4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80056f8:	2300      	movs	r3, #0
}
 80056fa:	4618      	mov	r0, r3
 80056fc:	3710      	adds	r7, #16
 80056fe:	46bd      	mov	sp, r7
 8005700:	bd80      	pop	{r7, pc}

08005702 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005702:	b580      	push	{r7, lr}
 8005704:	b09c      	sub	sp, #112	; 0x70
 8005706:	af00      	add	r7, sp, #0
 8005708:	60f8      	str	r0, [r7, #12]
 800570a:	60b9      	str	r1, [r7, #8]
 800570c:	603b      	str	r3, [r7, #0]
 800570e:	4613      	mov	r3, r2
 8005710:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005712:	e0a5      	b.n	8005860 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005714:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005716:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800571a:	f000 80a1 	beq.w	8005860 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800571e:	f7fc fa91 	bl	8001c44 <HAL_GetTick>
 8005722:	4602      	mov	r2, r0
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	1ad3      	subs	r3, r2, r3
 8005728:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800572a:	429a      	cmp	r2, r3
 800572c:	d302      	bcc.n	8005734 <UART_WaitOnFlagUntilTimeout+0x32>
 800572e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005730:	2b00      	cmp	r3, #0
 8005732:	d13e      	bne.n	80057b2 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800573a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800573c:	e853 3f00 	ldrex	r3, [r3]
 8005740:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005742:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005744:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005748:	667b      	str	r3, [r7, #100]	; 0x64
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	461a      	mov	r2, r3
 8005750:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005752:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005754:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005756:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005758:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800575a:	e841 2300 	strex	r3, r2, [r1]
 800575e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005760:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005762:	2b00      	cmp	r3, #0
 8005764:	d1e6      	bne.n	8005734 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	3308      	adds	r3, #8
 800576c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800576e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005770:	e853 3f00 	ldrex	r3, [r3]
 8005774:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005776:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005778:	f023 0301 	bic.w	r3, r3, #1
 800577c:	663b      	str	r3, [r7, #96]	; 0x60
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	3308      	adds	r3, #8
 8005784:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005786:	64ba      	str	r2, [r7, #72]	; 0x48
 8005788:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800578a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800578c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800578e:	e841 2300 	strex	r3, r2, [r1]
 8005792:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005794:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005796:	2b00      	cmp	r3, #0
 8005798:	d1e5      	bne.n	8005766 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	2220      	movs	r2, #32
 800579e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	2220      	movs	r2, #32
 80057a4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	2200      	movs	r2, #0
 80057aa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80057ae:	2303      	movs	r3, #3
 80057b0:	e067      	b.n	8005882 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f003 0304 	and.w	r3, r3, #4
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d04f      	beq.n	8005860 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	69db      	ldr	r3, [r3, #28]
 80057c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80057ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80057ce:	d147      	bne.n	8005860 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80057d8:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057e2:	e853 3f00 	ldrex	r3, [r3]
 80057e6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80057e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ea:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80057ee:	66fb      	str	r3, [r7, #108]	; 0x6c
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	461a      	mov	r2, r3
 80057f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80057f8:	637b      	str	r3, [r7, #52]	; 0x34
 80057fa:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057fc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80057fe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005800:	e841 2300 	strex	r3, r2, [r1]
 8005804:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005806:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005808:	2b00      	cmp	r3, #0
 800580a:	d1e6      	bne.n	80057da <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	3308      	adds	r3, #8
 8005812:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005814:	697b      	ldr	r3, [r7, #20]
 8005816:	e853 3f00 	ldrex	r3, [r3]
 800581a:	613b      	str	r3, [r7, #16]
   return(result);
 800581c:	693b      	ldr	r3, [r7, #16]
 800581e:	f023 0301 	bic.w	r3, r3, #1
 8005822:	66bb      	str	r3, [r7, #104]	; 0x68
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	3308      	adds	r3, #8
 800582a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800582c:	623a      	str	r2, [r7, #32]
 800582e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005830:	69f9      	ldr	r1, [r7, #28]
 8005832:	6a3a      	ldr	r2, [r7, #32]
 8005834:	e841 2300 	strex	r3, r2, [r1]
 8005838:	61bb      	str	r3, [r7, #24]
   return(result);
 800583a:	69bb      	ldr	r3, [r7, #24]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d1e5      	bne.n	800580c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	2220      	movs	r2, #32
 8005844:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	2220      	movs	r2, #32
 800584a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	2220      	movs	r2, #32
 8005850:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	2200      	movs	r2, #0
 8005858:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800585c:	2303      	movs	r3, #3
 800585e:	e010      	b.n	8005882 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	69da      	ldr	r2, [r3, #28]
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	4013      	ands	r3, r2
 800586a:	68ba      	ldr	r2, [r7, #8]
 800586c:	429a      	cmp	r2, r3
 800586e:	bf0c      	ite	eq
 8005870:	2301      	moveq	r3, #1
 8005872:	2300      	movne	r3, #0
 8005874:	b2db      	uxtb	r3, r3
 8005876:	461a      	mov	r2, r3
 8005878:	79fb      	ldrb	r3, [r7, #7]
 800587a:	429a      	cmp	r2, r3
 800587c:	f43f af4a 	beq.w	8005714 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005880:	2300      	movs	r3, #0
}
 8005882:	4618      	mov	r0, r3
 8005884:	3770      	adds	r7, #112	; 0x70
 8005886:	46bd      	mov	sp, r7
 8005888:	bd80      	pop	{r7, pc}
	...

0800588c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800588c:	b480      	push	{r7}
 800588e:	b097      	sub	sp, #92	; 0x5c
 8005890:	af00      	add	r7, sp, #0
 8005892:	60f8      	str	r0, [r7, #12]
 8005894:	60b9      	str	r1, [r7, #8]
 8005896:	4613      	mov	r3, r2
 8005898:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	68ba      	ldr	r2, [r7, #8]
 800589e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	88fa      	ldrh	r2, [r7, #6]
 80058a4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	88fa      	ldrh	r2, [r7, #6]
 80058ac:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	2200      	movs	r2, #0
 80058b4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	689b      	ldr	r3, [r3, #8]
 80058ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058be:	d10e      	bne.n	80058de <UART_Start_Receive_IT+0x52>
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	691b      	ldr	r3, [r3, #16]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d105      	bne.n	80058d4 <UART_Start_Receive_IT+0x48>
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	f240 12ff 	movw	r2, #511	; 0x1ff
 80058ce:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80058d2:	e02d      	b.n	8005930 <UART_Start_Receive_IT+0xa4>
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	22ff      	movs	r2, #255	; 0xff
 80058d8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80058dc:	e028      	b.n	8005930 <UART_Start_Receive_IT+0xa4>
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	689b      	ldr	r3, [r3, #8]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d10d      	bne.n	8005902 <UART_Start_Receive_IT+0x76>
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	691b      	ldr	r3, [r3, #16]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d104      	bne.n	80058f8 <UART_Start_Receive_IT+0x6c>
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	22ff      	movs	r2, #255	; 0xff
 80058f2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80058f6:	e01b      	b.n	8005930 <UART_Start_Receive_IT+0xa4>
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	227f      	movs	r2, #127	; 0x7f
 80058fc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005900:	e016      	b.n	8005930 <UART_Start_Receive_IT+0xa4>
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	689b      	ldr	r3, [r3, #8]
 8005906:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800590a:	d10d      	bne.n	8005928 <UART_Start_Receive_IT+0x9c>
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	691b      	ldr	r3, [r3, #16]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d104      	bne.n	800591e <UART_Start_Receive_IT+0x92>
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	227f      	movs	r2, #127	; 0x7f
 8005918:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800591c:	e008      	b.n	8005930 <UART_Start_Receive_IT+0xa4>
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	223f      	movs	r2, #63	; 0x3f
 8005922:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005926:	e003      	b.n	8005930 <UART_Start_Receive_IT+0xa4>
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	2200      	movs	r2, #0
 800592c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	2200      	movs	r2, #0
 8005934:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2222      	movs	r2, #34	; 0x22
 800593c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	3308      	adds	r3, #8
 8005944:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005946:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005948:	e853 3f00 	ldrex	r3, [r3]
 800594c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800594e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005950:	f043 0301 	orr.w	r3, r3, #1
 8005954:	657b      	str	r3, [r7, #84]	; 0x54
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	3308      	adds	r3, #8
 800595c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800595e:	64ba      	str	r2, [r7, #72]	; 0x48
 8005960:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005962:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005964:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005966:	e841 2300 	strex	r3, r2, [r1]
 800596a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800596c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800596e:	2b00      	cmp	r3, #0
 8005970:	d1e5      	bne.n	800593e <UART_Start_Receive_IT+0xb2>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	689b      	ldr	r3, [r3, #8]
 8005976:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800597a:	d107      	bne.n	800598c <UART_Start_Receive_IT+0x100>
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	691b      	ldr	r3, [r3, #16]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d103      	bne.n	800598c <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	4a24      	ldr	r2, [pc, #144]	; (8005a18 <UART_Start_Receive_IT+0x18c>)
 8005988:	665a      	str	r2, [r3, #100]	; 0x64
 800598a:	e002      	b.n	8005992 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	4a23      	ldr	r2, [pc, #140]	; (8005a1c <UART_Start_Receive_IT+0x190>)
 8005990:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	2200      	movs	r2, #0
 8005996:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	691b      	ldr	r3, [r3, #16]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d019      	beq.n	80059d6 <UART_Start_Receive_IT+0x14a>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059aa:	e853 3f00 	ldrex	r3, [r3]
 80059ae:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80059b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059b2:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80059b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	461a      	mov	r2, r3
 80059be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80059c0:	637b      	str	r3, [r7, #52]	; 0x34
 80059c2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059c4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80059c6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80059c8:	e841 2300 	strex	r3, r2, [r1]
 80059cc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80059ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d1e6      	bne.n	80059a2 <UART_Start_Receive_IT+0x116>
 80059d4:	e018      	b.n	8005a08 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	e853 3f00 	ldrex	r3, [r3]
 80059e2:	613b      	str	r3, [r7, #16]
   return(result);
 80059e4:	693b      	ldr	r3, [r7, #16]
 80059e6:	f043 0320 	orr.w	r3, r3, #32
 80059ea:	653b      	str	r3, [r7, #80]	; 0x50
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	461a      	mov	r2, r3
 80059f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80059f4:	623b      	str	r3, [r7, #32]
 80059f6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059f8:	69f9      	ldr	r1, [r7, #28]
 80059fa:	6a3a      	ldr	r2, [r7, #32]
 80059fc:	e841 2300 	strex	r3, r2, [r1]
 8005a00:	61bb      	str	r3, [r7, #24]
   return(result);
 8005a02:	69bb      	ldr	r3, [r7, #24]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d1e6      	bne.n	80059d6 <UART_Start_Receive_IT+0x14a>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8005a08:	2300      	movs	r3, #0
}
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	375c      	adds	r7, #92	; 0x5c
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a14:	4770      	bx	lr
 8005a16:	bf00      	nop
 8005a18:	08005e3f 	.word	0x08005e3f
 8005a1c:	08005cdf 	.word	0x08005cdf

08005a20 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005a20:	b480      	push	{r7}
 8005a22:	b095      	sub	sp, #84	; 0x54
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a30:	e853 3f00 	ldrex	r3, [r3]
 8005a34:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005a36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a38:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005a3c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	461a      	mov	r2, r3
 8005a44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a46:	643b      	str	r3, [r7, #64]	; 0x40
 8005a48:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a4a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005a4c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005a4e:	e841 2300 	strex	r3, r2, [r1]
 8005a52:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005a54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d1e6      	bne.n	8005a28 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	3308      	adds	r3, #8
 8005a60:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a62:	6a3b      	ldr	r3, [r7, #32]
 8005a64:	e853 3f00 	ldrex	r3, [r3]
 8005a68:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a6a:	69fb      	ldr	r3, [r7, #28]
 8005a6c:	f023 0301 	bic.w	r3, r3, #1
 8005a70:	64bb      	str	r3, [r7, #72]	; 0x48
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	3308      	adds	r3, #8
 8005a78:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005a7a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005a7c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a7e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005a80:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005a82:	e841 2300 	strex	r3, r2, [r1]
 8005a86:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d1e5      	bne.n	8005a5a <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a92:	2b01      	cmp	r3, #1
 8005a94:	d118      	bne.n	8005ac8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	e853 3f00 	ldrex	r3, [r3]
 8005aa2:	60bb      	str	r3, [r7, #8]
   return(result);
 8005aa4:	68bb      	ldr	r3, [r7, #8]
 8005aa6:	f023 0310 	bic.w	r3, r3, #16
 8005aaa:	647b      	str	r3, [r7, #68]	; 0x44
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	461a      	mov	r2, r3
 8005ab2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005ab4:	61bb      	str	r3, [r7, #24]
 8005ab6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ab8:	6979      	ldr	r1, [r7, #20]
 8005aba:	69ba      	ldr	r2, [r7, #24]
 8005abc:	e841 2300 	strex	r3, r2, [r1]
 8005ac0:	613b      	str	r3, [r7, #16]
   return(result);
 8005ac2:	693b      	ldr	r3, [r7, #16]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d1e6      	bne.n	8005a96 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2220      	movs	r2, #32
 8005acc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	665a      	str	r2, [r3, #100]	; 0x64
}
 8005ada:	bf00      	nop
 8005adc:	3754      	adds	r7, #84	; 0x54
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae4:	4770      	bx	lr

08005ae6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005ae6:	b580      	push	{r7, lr}
 8005ae8:	b084      	sub	sp, #16
 8005aea:	af00      	add	r7, sp, #0
 8005aec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005af2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	2200      	movs	r2, #0
 8005af8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2200      	movs	r2, #0
 8005b00:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005b04:	68f8      	ldr	r0, [r7, #12]
 8005b06:	f7ff fa43 	bl	8004f90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b0a:	bf00      	nop
 8005b0c:	3710      	adds	r7, #16
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	bd80      	pop	{r7, pc}

08005b12 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005b12:	b480      	push	{r7}
 8005b14:	b08f      	sub	sp, #60	; 0x3c
 8005b16:	af00      	add	r7, sp, #0
 8005b18:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005b1e:	2b21      	cmp	r3, #33	; 0x21
 8005b20:	d14d      	bne.n	8005bbe <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005b28:	b29b      	uxth	r3, r3
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d132      	bne.n	8005b94 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b34:	6a3b      	ldr	r3, [r7, #32]
 8005b36:	e853 3f00 	ldrex	r3, [r3]
 8005b3a:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b3c:	69fb      	ldr	r3, [r7, #28]
 8005b3e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b42:	637b      	str	r3, [r7, #52]	; 0x34
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	461a      	mov	r2, r3
 8005b4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b4c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005b4e:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b50:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005b52:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b54:	e841 2300 	strex	r3, r2, [r1]
 8005b58:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d1e6      	bne.n	8005b2e <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	e853 3f00 	ldrex	r3, [r3]
 8005b6c:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b6e:	68bb      	ldr	r3, [r7, #8]
 8005b70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b74:	633b      	str	r3, [r7, #48]	; 0x30
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	461a      	mov	r2, r3
 8005b7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b7e:	61bb      	str	r3, [r7, #24]
 8005b80:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b82:	6979      	ldr	r1, [r7, #20]
 8005b84:	69ba      	ldr	r2, [r7, #24]
 8005b86:	e841 2300 	strex	r3, r2, [r1]
 8005b8a:	613b      	str	r3, [r7, #16]
   return(result);
 8005b8c:	693b      	ldr	r3, [r7, #16]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d1e6      	bne.n	8005b60 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8005b92:	e014      	b.n	8005bbe <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b98:	781a      	ldrb	r2, [r3, #0]
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	b292      	uxth	r2, r2
 8005ba0:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ba6:	1c5a      	adds	r2, r3, #1
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005bb2:	b29b      	uxth	r3, r3
 8005bb4:	3b01      	subs	r3, #1
 8005bb6:	b29a      	uxth	r2, r3
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8005bbe:	bf00      	nop
 8005bc0:	373c      	adds	r7, #60	; 0x3c
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc8:	4770      	bx	lr

08005bca <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005bca:	b480      	push	{r7}
 8005bcc:	b091      	sub	sp, #68	; 0x44
 8005bce:	af00      	add	r7, sp, #0
 8005bd0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005bd6:	2b21      	cmp	r3, #33	; 0x21
 8005bd8:	d151      	bne.n	8005c7e <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005be0:	b29b      	uxth	r3, r3
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d132      	bne.n	8005c4c <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bee:	e853 3f00 	ldrex	r3, [r3]
 8005bf2:	623b      	str	r3, [r7, #32]
   return(result);
 8005bf4:	6a3b      	ldr	r3, [r7, #32]
 8005bf6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005bfa:	63bb      	str	r3, [r7, #56]	; 0x38
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	461a      	mov	r2, r3
 8005c02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c04:	633b      	str	r3, [r7, #48]	; 0x30
 8005c06:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c08:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005c0a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c0c:	e841 2300 	strex	r3, r2, [r1]
 8005c10:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005c12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d1e6      	bne.n	8005be6 <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c1e:	693b      	ldr	r3, [r7, #16]
 8005c20:	e853 3f00 	ldrex	r3, [r3]
 8005c24:	60fb      	str	r3, [r7, #12]
   return(result);
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c2c:	637b      	str	r3, [r7, #52]	; 0x34
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	461a      	mov	r2, r3
 8005c34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c36:	61fb      	str	r3, [r7, #28]
 8005c38:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c3a:	69b9      	ldr	r1, [r7, #24]
 8005c3c:	69fa      	ldr	r2, [r7, #28]
 8005c3e:	e841 2300 	strex	r3, r2, [r1]
 8005c42:	617b      	str	r3, [r7, #20]
   return(result);
 8005c44:	697b      	ldr	r3, [r7, #20]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d1e6      	bne.n	8005c18 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8005c4a:	e018      	b.n	8005c7e <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c50:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8005c52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c54:	881a      	ldrh	r2, [r3, #0]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c5e:	b292      	uxth	r2, r2
 8005c60:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c66:	1c9a      	adds	r2, r3, #2
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005c72:	b29b      	uxth	r3, r3
 8005c74:	3b01      	subs	r3, #1
 8005c76:	b29a      	uxth	r2, r3
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8005c7e:	bf00      	nop
 8005c80:	3744      	adds	r7, #68	; 0x44
 8005c82:	46bd      	mov	sp, r7
 8005c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c88:	4770      	bx	lr

08005c8a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005c8a:	b580      	push	{r7, lr}
 8005c8c:	b088      	sub	sp, #32
 8005c8e:	af00      	add	r7, sp, #0
 8005c90:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	e853 3f00 	ldrex	r3, [r3]
 8005c9e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ca6:	61fb      	str	r3, [r7, #28]
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	461a      	mov	r2, r3
 8005cae:	69fb      	ldr	r3, [r7, #28]
 8005cb0:	61bb      	str	r3, [r7, #24]
 8005cb2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cb4:	6979      	ldr	r1, [r7, #20]
 8005cb6:	69ba      	ldr	r2, [r7, #24]
 8005cb8:	e841 2300 	strex	r3, r2, [r1]
 8005cbc:	613b      	str	r3, [r7, #16]
   return(result);
 8005cbe:	693b      	ldr	r3, [r7, #16]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d1e6      	bne.n	8005c92 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2220      	movs	r2, #32
 8005cc8:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2200      	movs	r2, #0
 8005cce:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005cd0:	6878      	ldr	r0, [r7, #4]
 8005cd2:	f7fb fd81 	bl	80017d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005cd6:	bf00      	nop
 8005cd8:	3720      	adds	r7, #32
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	bd80      	pop	{r7, pc}

08005cde <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005cde:	b580      	push	{r7, lr}
 8005ce0:	b096      	sub	sp, #88	; 0x58
 8005ce2:	af00      	add	r7, sp, #0
 8005ce4:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005cec:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005cf4:	2b22      	cmp	r3, #34	; 0x22
 8005cf6:	f040 8094 	bne.w	8005e22 <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005d00:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005d04:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8005d08:	b2d9      	uxtb	r1, r3
 8005d0a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8005d0e:	b2da      	uxtb	r2, r3
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d14:	400a      	ands	r2, r1
 8005d16:	b2d2      	uxtb	r2, r2
 8005d18:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d1e:	1c5a      	adds	r2, r3, #1
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005d2a:	b29b      	uxth	r3, r3
 8005d2c:	3b01      	subs	r3, #1
 8005d2e:	b29a      	uxth	r2, r3
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005d3c:	b29b      	uxth	r3, r3
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d179      	bne.n	8005e36 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d4a:	e853 3f00 	ldrex	r3, [r3]
 8005d4e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005d50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d52:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005d56:	653b      	str	r3, [r7, #80]	; 0x50
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	461a      	mov	r2, r3
 8005d5e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d60:	647b      	str	r3, [r7, #68]	; 0x44
 8005d62:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d64:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005d66:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005d68:	e841 2300 	strex	r3, r2, [r1]
 8005d6c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005d6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d1e6      	bne.n	8005d42 <UART_RxISR_8BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	3308      	adds	r3, #8
 8005d7a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d7e:	e853 3f00 	ldrex	r3, [r3]
 8005d82:	623b      	str	r3, [r7, #32]
   return(result);
 8005d84:	6a3b      	ldr	r3, [r7, #32]
 8005d86:	f023 0301 	bic.w	r3, r3, #1
 8005d8a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	3308      	adds	r3, #8
 8005d92:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005d94:	633a      	str	r2, [r7, #48]	; 0x30
 8005d96:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d98:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005d9a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d9c:	e841 2300 	strex	r3, r2, [r1]
 8005da0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005da2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d1e5      	bne.n	8005d74 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2220      	movs	r2, #32
 8005dac:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2200      	movs	r2, #0
 8005db2:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005db8:	2b01      	cmp	r3, #1
 8005dba:	d12e      	bne.n	8005e1a <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dc8:	693b      	ldr	r3, [r7, #16]
 8005dca:	e853 3f00 	ldrex	r3, [r3]
 8005dce:	60fb      	str	r3, [r7, #12]
   return(result);
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	f023 0310 	bic.w	r3, r3, #16
 8005dd6:	64bb      	str	r3, [r7, #72]	; 0x48
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	461a      	mov	r2, r3
 8005dde:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005de0:	61fb      	str	r3, [r7, #28]
 8005de2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005de4:	69b9      	ldr	r1, [r7, #24]
 8005de6:	69fa      	ldr	r2, [r7, #28]
 8005de8:	e841 2300 	strex	r3, r2, [r1]
 8005dec:	617b      	str	r3, [r7, #20]
   return(result);
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d1e6      	bne.n	8005dc2 <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	69db      	ldr	r3, [r3, #28]
 8005dfa:	f003 0310 	and.w	r3, r3, #16
 8005dfe:	2b10      	cmp	r3, #16
 8005e00:	d103      	bne.n	8005e0a <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	2210      	movs	r2, #16
 8005e08:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005e10:	4619      	mov	r1, r3
 8005e12:	6878      	ldr	r0, [r7, #4]
 8005e14:	f7ff f8c6 	bl	8004fa4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005e18:	e00d      	b.n	8005e36 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f7fb fc20 	bl	8001660 <HAL_UART_RxCpltCallback>
}
 8005e20:	e009      	b.n	8005e36 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	8b1b      	ldrh	r3, [r3, #24]
 8005e28:	b29a      	uxth	r2, r3
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f042 0208 	orr.w	r2, r2, #8
 8005e32:	b292      	uxth	r2, r2
 8005e34:	831a      	strh	r2, [r3, #24]
}
 8005e36:	bf00      	nop
 8005e38:	3758      	adds	r7, #88	; 0x58
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bd80      	pop	{r7, pc}

08005e3e <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005e3e:	b580      	push	{r7, lr}
 8005e40:	b096      	sub	sp, #88	; 0x58
 8005e42:	af00      	add	r7, sp, #0
 8005e44:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005e4c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005e54:	2b22      	cmp	r3, #34	; 0x22
 8005e56:	f040 8094 	bne.w	8005f82 <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005e60:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e68:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8005e6a:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8005e6e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8005e72:	4013      	ands	r3, r2
 8005e74:	b29a      	uxth	r2, r3
 8005e76:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e78:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e7e:	1c9a      	adds	r2, r3, #2
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005e8a:	b29b      	uxth	r3, r3
 8005e8c:	3b01      	subs	r3, #1
 8005e8e:	b29a      	uxth	r2, r3
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005e9c:	b29b      	uxth	r3, r3
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d179      	bne.n	8005f96 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ea8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005eaa:	e853 3f00 	ldrex	r3, [r3]
 8005eae:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005eb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005eb2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005eb6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	461a      	mov	r2, r3
 8005ebe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ec0:	643b      	str	r3, [r7, #64]	; 0x40
 8005ec2:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ec4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005ec6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005ec8:	e841 2300 	strex	r3, r2, [r1]
 8005ecc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005ece:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d1e6      	bne.n	8005ea2 <UART_RxISR_16BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	3308      	adds	r3, #8
 8005eda:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005edc:	6a3b      	ldr	r3, [r7, #32]
 8005ede:	e853 3f00 	ldrex	r3, [r3]
 8005ee2:	61fb      	str	r3, [r7, #28]
   return(result);
 8005ee4:	69fb      	ldr	r3, [r7, #28]
 8005ee6:	f023 0301 	bic.w	r3, r3, #1
 8005eea:	64bb      	str	r3, [r7, #72]	; 0x48
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	3308      	adds	r3, #8
 8005ef2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005ef4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005ef6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ef8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005efa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005efc:	e841 2300 	strex	r3, r2, [r1]
 8005f00:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d1e5      	bne.n	8005ed4 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2220      	movs	r2, #32
 8005f0c:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2200      	movs	r2, #0
 8005f12:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f18:	2b01      	cmp	r3, #1
 8005f1a:	d12e      	bne.n	8005f7a <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2200      	movs	r2, #0
 8005f20:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	e853 3f00 	ldrex	r3, [r3]
 8005f2e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f30:	68bb      	ldr	r3, [r7, #8]
 8005f32:	f023 0310 	bic.w	r3, r3, #16
 8005f36:	647b      	str	r3, [r7, #68]	; 0x44
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	461a      	mov	r2, r3
 8005f3e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005f40:	61bb      	str	r3, [r7, #24]
 8005f42:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f44:	6979      	ldr	r1, [r7, #20]
 8005f46:	69ba      	ldr	r2, [r7, #24]
 8005f48:	e841 2300 	strex	r3, r2, [r1]
 8005f4c:	613b      	str	r3, [r7, #16]
   return(result);
 8005f4e:	693b      	ldr	r3, [r7, #16]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d1e6      	bne.n	8005f22 <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	69db      	ldr	r3, [r3, #28]
 8005f5a:	f003 0310 	and.w	r3, r3, #16
 8005f5e:	2b10      	cmp	r3, #16
 8005f60:	d103      	bne.n	8005f6a <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	2210      	movs	r2, #16
 8005f68:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005f70:	4619      	mov	r1, r3
 8005f72:	6878      	ldr	r0, [r7, #4]
 8005f74:	f7ff f816 	bl	8004fa4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005f78:	e00d      	b.n	8005f96 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8005f7a:	6878      	ldr	r0, [r7, #4]
 8005f7c:	f7fb fb70 	bl	8001660 <HAL_UART_RxCpltCallback>
}
 8005f80:	e009      	b.n	8005f96 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	8b1b      	ldrh	r3, [r3, #24]
 8005f88:	b29a      	uxth	r2, r3
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f042 0208 	orr.w	r2, r2, #8
 8005f92:	b292      	uxth	r2, r2
 8005f94:	831a      	strh	r2, [r3, #24]
}
 8005f96:	bf00      	nop
 8005f98:	3758      	adds	r7, #88	; 0x58
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	bd80      	pop	{r7, pc}

08005f9e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005f9e:	b480      	push	{r7}
 8005fa0:	b083      	sub	sp, #12
 8005fa2:	af00      	add	r7, sp, #0
 8005fa4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005fa6:	bf00      	nop
 8005fa8:	370c      	adds	r7, #12
 8005faa:	46bd      	mov	sp, r7
 8005fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb0:	4770      	bx	lr

08005fb2 <atoi>:
 8005fb2:	220a      	movs	r2, #10
 8005fb4:	2100      	movs	r1, #0
 8005fb6:	f000 b8eb 	b.w	8006190 <strtol>
	...

08005fbc <__errno>:
 8005fbc:	4b01      	ldr	r3, [pc, #4]	; (8005fc4 <__errno+0x8>)
 8005fbe:	6818      	ldr	r0, [r3, #0]
 8005fc0:	4770      	bx	lr
 8005fc2:	bf00      	nop
 8005fc4:	2000000c 	.word	0x2000000c

08005fc8 <__libc_init_array>:
 8005fc8:	b570      	push	{r4, r5, r6, lr}
 8005fca:	4d0d      	ldr	r5, [pc, #52]	; (8006000 <__libc_init_array+0x38>)
 8005fcc:	4c0d      	ldr	r4, [pc, #52]	; (8006004 <__libc_init_array+0x3c>)
 8005fce:	1b64      	subs	r4, r4, r5
 8005fd0:	10a4      	asrs	r4, r4, #2
 8005fd2:	2600      	movs	r6, #0
 8005fd4:	42a6      	cmp	r6, r4
 8005fd6:	d109      	bne.n	8005fec <__libc_init_array+0x24>
 8005fd8:	4d0b      	ldr	r5, [pc, #44]	; (8006008 <__libc_init_array+0x40>)
 8005fda:	4c0c      	ldr	r4, [pc, #48]	; (800600c <__libc_init_array+0x44>)
 8005fdc:	f000 fd22 	bl	8006a24 <_init>
 8005fe0:	1b64      	subs	r4, r4, r5
 8005fe2:	10a4      	asrs	r4, r4, #2
 8005fe4:	2600      	movs	r6, #0
 8005fe6:	42a6      	cmp	r6, r4
 8005fe8:	d105      	bne.n	8005ff6 <__libc_init_array+0x2e>
 8005fea:	bd70      	pop	{r4, r5, r6, pc}
 8005fec:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ff0:	4798      	blx	r3
 8005ff2:	3601      	adds	r6, #1
 8005ff4:	e7ee      	b.n	8005fd4 <__libc_init_array+0xc>
 8005ff6:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ffa:	4798      	blx	r3
 8005ffc:	3601      	adds	r6, #1
 8005ffe:	e7f2      	b.n	8005fe6 <__libc_init_array+0x1e>
 8006000:	08006c5c 	.word	0x08006c5c
 8006004:	08006c5c 	.word	0x08006c5c
 8006008:	08006c5c 	.word	0x08006c5c
 800600c:	08006c60 	.word	0x08006c60

08006010 <memcpy>:
 8006010:	440a      	add	r2, r1
 8006012:	4291      	cmp	r1, r2
 8006014:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006018:	d100      	bne.n	800601c <memcpy+0xc>
 800601a:	4770      	bx	lr
 800601c:	b510      	push	{r4, lr}
 800601e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006022:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006026:	4291      	cmp	r1, r2
 8006028:	d1f9      	bne.n	800601e <memcpy+0xe>
 800602a:	bd10      	pop	{r4, pc}

0800602c <memset>:
 800602c:	4402      	add	r2, r0
 800602e:	4603      	mov	r3, r0
 8006030:	4293      	cmp	r3, r2
 8006032:	d100      	bne.n	8006036 <memset+0xa>
 8006034:	4770      	bx	lr
 8006036:	f803 1b01 	strb.w	r1, [r3], #1
 800603a:	e7f9      	b.n	8006030 <memset+0x4>

0800603c <siprintf>:
 800603c:	b40e      	push	{r1, r2, r3}
 800603e:	b500      	push	{lr}
 8006040:	b09c      	sub	sp, #112	; 0x70
 8006042:	ab1d      	add	r3, sp, #116	; 0x74
 8006044:	9002      	str	r0, [sp, #8]
 8006046:	9006      	str	r0, [sp, #24]
 8006048:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800604c:	4809      	ldr	r0, [pc, #36]	; (8006074 <siprintf+0x38>)
 800604e:	9107      	str	r1, [sp, #28]
 8006050:	9104      	str	r1, [sp, #16]
 8006052:	4909      	ldr	r1, [pc, #36]	; (8006078 <siprintf+0x3c>)
 8006054:	f853 2b04 	ldr.w	r2, [r3], #4
 8006058:	9105      	str	r1, [sp, #20]
 800605a:	6800      	ldr	r0, [r0, #0]
 800605c:	9301      	str	r3, [sp, #4]
 800605e:	a902      	add	r1, sp, #8
 8006060:	f000 f8fc 	bl	800625c <_svfiprintf_r>
 8006064:	9b02      	ldr	r3, [sp, #8]
 8006066:	2200      	movs	r2, #0
 8006068:	701a      	strb	r2, [r3, #0]
 800606a:	b01c      	add	sp, #112	; 0x70
 800606c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006070:	b003      	add	sp, #12
 8006072:	4770      	bx	lr
 8006074:	2000000c 	.word	0x2000000c
 8006078:	ffff0208 	.word	0xffff0208

0800607c <strcpy>:
 800607c:	4603      	mov	r3, r0
 800607e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006082:	f803 2b01 	strb.w	r2, [r3], #1
 8006086:	2a00      	cmp	r2, #0
 8006088:	d1f9      	bne.n	800607e <strcpy+0x2>
 800608a:	4770      	bx	lr

0800608c <_strtol_l.constprop.0>:
 800608c:	2b01      	cmp	r3, #1
 800608e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006092:	d001      	beq.n	8006098 <_strtol_l.constprop.0+0xc>
 8006094:	2b24      	cmp	r3, #36	; 0x24
 8006096:	d906      	bls.n	80060a6 <_strtol_l.constprop.0+0x1a>
 8006098:	f7ff ff90 	bl	8005fbc <__errno>
 800609c:	2316      	movs	r3, #22
 800609e:	6003      	str	r3, [r0, #0]
 80060a0:	2000      	movs	r0, #0
 80060a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060a6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800618c <_strtol_l.constprop.0+0x100>
 80060aa:	460d      	mov	r5, r1
 80060ac:	462e      	mov	r6, r5
 80060ae:	f815 4b01 	ldrb.w	r4, [r5], #1
 80060b2:	f814 700c 	ldrb.w	r7, [r4, ip]
 80060b6:	f017 0708 	ands.w	r7, r7, #8
 80060ba:	d1f7      	bne.n	80060ac <_strtol_l.constprop.0+0x20>
 80060bc:	2c2d      	cmp	r4, #45	; 0x2d
 80060be:	d132      	bne.n	8006126 <_strtol_l.constprop.0+0x9a>
 80060c0:	782c      	ldrb	r4, [r5, #0]
 80060c2:	2701      	movs	r7, #1
 80060c4:	1cb5      	adds	r5, r6, #2
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d05b      	beq.n	8006182 <_strtol_l.constprop.0+0xf6>
 80060ca:	2b10      	cmp	r3, #16
 80060cc:	d109      	bne.n	80060e2 <_strtol_l.constprop.0+0x56>
 80060ce:	2c30      	cmp	r4, #48	; 0x30
 80060d0:	d107      	bne.n	80060e2 <_strtol_l.constprop.0+0x56>
 80060d2:	782c      	ldrb	r4, [r5, #0]
 80060d4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80060d8:	2c58      	cmp	r4, #88	; 0x58
 80060da:	d14d      	bne.n	8006178 <_strtol_l.constprop.0+0xec>
 80060dc:	786c      	ldrb	r4, [r5, #1]
 80060de:	2310      	movs	r3, #16
 80060e0:	3502      	adds	r5, #2
 80060e2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80060e6:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80060ea:	f04f 0c00 	mov.w	ip, #0
 80060ee:	fbb8 f9f3 	udiv	r9, r8, r3
 80060f2:	4666      	mov	r6, ip
 80060f4:	fb03 8a19 	mls	sl, r3, r9, r8
 80060f8:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80060fc:	f1be 0f09 	cmp.w	lr, #9
 8006100:	d816      	bhi.n	8006130 <_strtol_l.constprop.0+0xa4>
 8006102:	4674      	mov	r4, lr
 8006104:	42a3      	cmp	r3, r4
 8006106:	dd24      	ble.n	8006152 <_strtol_l.constprop.0+0xc6>
 8006108:	f1bc 0f00 	cmp.w	ip, #0
 800610c:	db1e      	blt.n	800614c <_strtol_l.constprop.0+0xc0>
 800610e:	45b1      	cmp	r9, r6
 8006110:	d31c      	bcc.n	800614c <_strtol_l.constprop.0+0xc0>
 8006112:	d101      	bne.n	8006118 <_strtol_l.constprop.0+0x8c>
 8006114:	45a2      	cmp	sl, r4
 8006116:	db19      	blt.n	800614c <_strtol_l.constprop.0+0xc0>
 8006118:	fb06 4603 	mla	r6, r6, r3, r4
 800611c:	f04f 0c01 	mov.w	ip, #1
 8006120:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006124:	e7e8      	b.n	80060f8 <_strtol_l.constprop.0+0x6c>
 8006126:	2c2b      	cmp	r4, #43	; 0x2b
 8006128:	bf04      	itt	eq
 800612a:	782c      	ldrbeq	r4, [r5, #0]
 800612c:	1cb5      	addeq	r5, r6, #2
 800612e:	e7ca      	b.n	80060c6 <_strtol_l.constprop.0+0x3a>
 8006130:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8006134:	f1be 0f19 	cmp.w	lr, #25
 8006138:	d801      	bhi.n	800613e <_strtol_l.constprop.0+0xb2>
 800613a:	3c37      	subs	r4, #55	; 0x37
 800613c:	e7e2      	b.n	8006104 <_strtol_l.constprop.0+0x78>
 800613e:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8006142:	f1be 0f19 	cmp.w	lr, #25
 8006146:	d804      	bhi.n	8006152 <_strtol_l.constprop.0+0xc6>
 8006148:	3c57      	subs	r4, #87	; 0x57
 800614a:	e7db      	b.n	8006104 <_strtol_l.constprop.0+0x78>
 800614c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8006150:	e7e6      	b.n	8006120 <_strtol_l.constprop.0+0x94>
 8006152:	f1bc 0f00 	cmp.w	ip, #0
 8006156:	da05      	bge.n	8006164 <_strtol_l.constprop.0+0xd8>
 8006158:	2322      	movs	r3, #34	; 0x22
 800615a:	6003      	str	r3, [r0, #0]
 800615c:	4646      	mov	r6, r8
 800615e:	b942      	cbnz	r2, 8006172 <_strtol_l.constprop.0+0xe6>
 8006160:	4630      	mov	r0, r6
 8006162:	e79e      	b.n	80060a2 <_strtol_l.constprop.0+0x16>
 8006164:	b107      	cbz	r7, 8006168 <_strtol_l.constprop.0+0xdc>
 8006166:	4276      	negs	r6, r6
 8006168:	2a00      	cmp	r2, #0
 800616a:	d0f9      	beq.n	8006160 <_strtol_l.constprop.0+0xd4>
 800616c:	f1bc 0f00 	cmp.w	ip, #0
 8006170:	d000      	beq.n	8006174 <_strtol_l.constprop.0+0xe8>
 8006172:	1e69      	subs	r1, r5, #1
 8006174:	6011      	str	r1, [r2, #0]
 8006176:	e7f3      	b.n	8006160 <_strtol_l.constprop.0+0xd4>
 8006178:	2430      	movs	r4, #48	; 0x30
 800617a:	2b00      	cmp	r3, #0
 800617c:	d1b1      	bne.n	80060e2 <_strtol_l.constprop.0+0x56>
 800617e:	2308      	movs	r3, #8
 8006180:	e7af      	b.n	80060e2 <_strtol_l.constprop.0+0x56>
 8006182:	2c30      	cmp	r4, #48	; 0x30
 8006184:	d0a5      	beq.n	80060d2 <_strtol_l.constprop.0+0x46>
 8006186:	230a      	movs	r3, #10
 8006188:	e7ab      	b.n	80060e2 <_strtol_l.constprop.0+0x56>
 800618a:	bf00      	nop
 800618c:	08006b21 	.word	0x08006b21

08006190 <strtol>:
 8006190:	4613      	mov	r3, r2
 8006192:	460a      	mov	r2, r1
 8006194:	4601      	mov	r1, r0
 8006196:	4802      	ldr	r0, [pc, #8]	; (80061a0 <strtol+0x10>)
 8006198:	6800      	ldr	r0, [r0, #0]
 800619a:	f7ff bf77 	b.w	800608c <_strtol_l.constprop.0>
 800619e:	bf00      	nop
 80061a0:	2000000c 	.word	0x2000000c

080061a4 <__ssputs_r>:
 80061a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061a8:	688e      	ldr	r6, [r1, #8]
 80061aa:	429e      	cmp	r6, r3
 80061ac:	4682      	mov	sl, r0
 80061ae:	460c      	mov	r4, r1
 80061b0:	4690      	mov	r8, r2
 80061b2:	461f      	mov	r7, r3
 80061b4:	d838      	bhi.n	8006228 <__ssputs_r+0x84>
 80061b6:	898a      	ldrh	r2, [r1, #12]
 80061b8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80061bc:	d032      	beq.n	8006224 <__ssputs_r+0x80>
 80061be:	6825      	ldr	r5, [r4, #0]
 80061c0:	6909      	ldr	r1, [r1, #16]
 80061c2:	eba5 0901 	sub.w	r9, r5, r1
 80061c6:	6965      	ldr	r5, [r4, #20]
 80061c8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80061cc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80061d0:	3301      	adds	r3, #1
 80061d2:	444b      	add	r3, r9
 80061d4:	106d      	asrs	r5, r5, #1
 80061d6:	429d      	cmp	r5, r3
 80061d8:	bf38      	it	cc
 80061da:	461d      	movcc	r5, r3
 80061dc:	0553      	lsls	r3, r2, #21
 80061de:	d531      	bpl.n	8006244 <__ssputs_r+0xa0>
 80061e0:	4629      	mov	r1, r5
 80061e2:	f000 fb55 	bl	8006890 <_malloc_r>
 80061e6:	4606      	mov	r6, r0
 80061e8:	b950      	cbnz	r0, 8006200 <__ssputs_r+0x5c>
 80061ea:	230c      	movs	r3, #12
 80061ec:	f8ca 3000 	str.w	r3, [sl]
 80061f0:	89a3      	ldrh	r3, [r4, #12]
 80061f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80061f6:	81a3      	strh	r3, [r4, #12]
 80061f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80061fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006200:	6921      	ldr	r1, [r4, #16]
 8006202:	464a      	mov	r2, r9
 8006204:	f7ff ff04 	bl	8006010 <memcpy>
 8006208:	89a3      	ldrh	r3, [r4, #12]
 800620a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800620e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006212:	81a3      	strh	r3, [r4, #12]
 8006214:	6126      	str	r6, [r4, #16]
 8006216:	6165      	str	r5, [r4, #20]
 8006218:	444e      	add	r6, r9
 800621a:	eba5 0509 	sub.w	r5, r5, r9
 800621e:	6026      	str	r6, [r4, #0]
 8006220:	60a5      	str	r5, [r4, #8]
 8006222:	463e      	mov	r6, r7
 8006224:	42be      	cmp	r6, r7
 8006226:	d900      	bls.n	800622a <__ssputs_r+0x86>
 8006228:	463e      	mov	r6, r7
 800622a:	6820      	ldr	r0, [r4, #0]
 800622c:	4632      	mov	r2, r6
 800622e:	4641      	mov	r1, r8
 8006230:	f000 faa8 	bl	8006784 <memmove>
 8006234:	68a3      	ldr	r3, [r4, #8]
 8006236:	1b9b      	subs	r3, r3, r6
 8006238:	60a3      	str	r3, [r4, #8]
 800623a:	6823      	ldr	r3, [r4, #0]
 800623c:	4433      	add	r3, r6
 800623e:	6023      	str	r3, [r4, #0]
 8006240:	2000      	movs	r0, #0
 8006242:	e7db      	b.n	80061fc <__ssputs_r+0x58>
 8006244:	462a      	mov	r2, r5
 8006246:	f000 fb97 	bl	8006978 <_realloc_r>
 800624a:	4606      	mov	r6, r0
 800624c:	2800      	cmp	r0, #0
 800624e:	d1e1      	bne.n	8006214 <__ssputs_r+0x70>
 8006250:	6921      	ldr	r1, [r4, #16]
 8006252:	4650      	mov	r0, sl
 8006254:	f000 fab0 	bl	80067b8 <_free_r>
 8006258:	e7c7      	b.n	80061ea <__ssputs_r+0x46>
	...

0800625c <_svfiprintf_r>:
 800625c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006260:	4698      	mov	r8, r3
 8006262:	898b      	ldrh	r3, [r1, #12]
 8006264:	061b      	lsls	r3, r3, #24
 8006266:	b09d      	sub	sp, #116	; 0x74
 8006268:	4607      	mov	r7, r0
 800626a:	460d      	mov	r5, r1
 800626c:	4614      	mov	r4, r2
 800626e:	d50e      	bpl.n	800628e <_svfiprintf_r+0x32>
 8006270:	690b      	ldr	r3, [r1, #16]
 8006272:	b963      	cbnz	r3, 800628e <_svfiprintf_r+0x32>
 8006274:	2140      	movs	r1, #64	; 0x40
 8006276:	f000 fb0b 	bl	8006890 <_malloc_r>
 800627a:	6028      	str	r0, [r5, #0]
 800627c:	6128      	str	r0, [r5, #16]
 800627e:	b920      	cbnz	r0, 800628a <_svfiprintf_r+0x2e>
 8006280:	230c      	movs	r3, #12
 8006282:	603b      	str	r3, [r7, #0]
 8006284:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006288:	e0d1      	b.n	800642e <_svfiprintf_r+0x1d2>
 800628a:	2340      	movs	r3, #64	; 0x40
 800628c:	616b      	str	r3, [r5, #20]
 800628e:	2300      	movs	r3, #0
 8006290:	9309      	str	r3, [sp, #36]	; 0x24
 8006292:	2320      	movs	r3, #32
 8006294:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006298:	f8cd 800c 	str.w	r8, [sp, #12]
 800629c:	2330      	movs	r3, #48	; 0x30
 800629e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006448 <_svfiprintf_r+0x1ec>
 80062a2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80062a6:	f04f 0901 	mov.w	r9, #1
 80062aa:	4623      	mov	r3, r4
 80062ac:	469a      	mov	sl, r3
 80062ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80062b2:	b10a      	cbz	r2, 80062b8 <_svfiprintf_r+0x5c>
 80062b4:	2a25      	cmp	r2, #37	; 0x25
 80062b6:	d1f9      	bne.n	80062ac <_svfiprintf_r+0x50>
 80062b8:	ebba 0b04 	subs.w	fp, sl, r4
 80062bc:	d00b      	beq.n	80062d6 <_svfiprintf_r+0x7a>
 80062be:	465b      	mov	r3, fp
 80062c0:	4622      	mov	r2, r4
 80062c2:	4629      	mov	r1, r5
 80062c4:	4638      	mov	r0, r7
 80062c6:	f7ff ff6d 	bl	80061a4 <__ssputs_r>
 80062ca:	3001      	adds	r0, #1
 80062cc:	f000 80aa 	beq.w	8006424 <_svfiprintf_r+0x1c8>
 80062d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80062d2:	445a      	add	r2, fp
 80062d4:	9209      	str	r2, [sp, #36]	; 0x24
 80062d6:	f89a 3000 	ldrb.w	r3, [sl]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	f000 80a2 	beq.w	8006424 <_svfiprintf_r+0x1c8>
 80062e0:	2300      	movs	r3, #0
 80062e2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80062e6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80062ea:	f10a 0a01 	add.w	sl, sl, #1
 80062ee:	9304      	str	r3, [sp, #16]
 80062f0:	9307      	str	r3, [sp, #28]
 80062f2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80062f6:	931a      	str	r3, [sp, #104]	; 0x68
 80062f8:	4654      	mov	r4, sl
 80062fa:	2205      	movs	r2, #5
 80062fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006300:	4851      	ldr	r0, [pc, #324]	; (8006448 <_svfiprintf_r+0x1ec>)
 8006302:	f7f9 ff7d 	bl	8000200 <memchr>
 8006306:	9a04      	ldr	r2, [sp, #16]
 8006308:	b9d8      	cbnz	r0, 8006342 <_svfiprintf_r+0xe6>
 800630a:	06d0      	lsls	r0, r2, #27
 800630c:	bf44      	itt	mi
 800630e:	2320      	movmi	r3, #32
 8006310:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006314:	0711      	lsls	r1, r2, #28
 8006316:	bf44      	itt	mi
 8006318:	232b      	movmi	r3, #43	; 0x2b
 800631a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800631e:	f89a 3000 	ldrb.w	r3, [sl]
 8006322:	2b2a      	cmp	r3, #42	; 0x2a
 8006324:	d015      	beq.n	8006352 <_svfiprintf_r+0xf6>
 8006326:	9a07      	ldr	r2, [sp, #28]
 8006328:	4654      	mov	r4, sl
 800632a:	2000      	movs	r0, #0
 800632c:	f04f 0c0a 	mov.w	ip, #10
 8006330:	4621      	mov	r1, r4
 8006332:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006336:	3b30      	subs	r3, #48	; 0x30
 8006338:	2b09      	cmp	r3, #9
 800633a:	d94e      	bls.n	80063da <_svfiprintf_r+0x17e>
 800633c:	b1b0      	cbz	r0, 800636c <_svfiprintf_r+0x110>
 800633e:	9207      	str	r2, [sp, #28]
 8006340:	e014      	b.n	800636c <_svfiprintf_r+0x110>
 8006342:	eba0 0308 	sub.w	r3, r0, r8
 8006346:	fa09 f303 	lsl.w	r3, r9, r3
 800634a:	4313      	orrs	r3, r2
 800634c:	9304      	str	r3, [sp, #16]
 800634e:	46a2      	mov	sl, r4
 8006350:	e7d2      	b.n	80062f8 <_svfiprintf_r+0x9c>
 8006352:	9b03      	ldr	r3, [sp, #12]
 8006354:	1d19      	adds	r1, r3, #4
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	9103      	str	r1, [sp, #12]
 800635a:	2b00      	cmp	r3, #0
 800635c:	bfbb      	ittet	lt
 800635e:	425b      	neglt	r3, r3
 8006360:	f042 0202 	orrlt.w	r2, r2, #2
 8006364:	9307      	strge	r3, [sp, #28]
 8006366:	9307      	strlt	r3, [sp, #28]
 8006368:	bfb8      	it	lt
 800636a:	9204      	strlt	r2, [sp, #16]
 800636c:	7823      	ldrb	r3, [r4, #0]
 800636e:	2b2e      	cmp	r3, #46	; 0x2e
 8006370:	d10c      	bne.n	800638c <_svfiprintf_r+0x130>
 8006372:	7863      	ldrb	r3, [r4, #1]
 8006374:	2b2a      	cmp	r3, #42	; 0x2a
 8006376:	d135      	bne.n	80063e4 <_svfiprintf_r+0x188>
 8006378:	9b03      	ldr	r3, [sp, #12]
 800637a:	1d1a      	adds	r2, r3, #4
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	9203      	str	r2, [sp, #12]
 8006380:	2b00      	cmp	r3, #0
 8006382:	bfb8      	it	lt
 8006384:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006388:	3402      	adds	r4, #2
 800638a:	9305      	str	r3, [sp, #20]
 800638c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006458 <_svfiprintf_r+0x1fc>
 8006390:	7821      	ldrb	r1, [r4, #0]
 8006392:	2203      	movs	r2, #3
 8006394:	4650      	mov	r0, sl
 8006396:	f7f9 ff33 	bl	8000200 <memchr>
 800639a:	b140      	cbz	r0, 80063ae <_svfiprintf_r+0x152>
 800639c:	2340      	movs	r3, #64	; 0x40
 800639e:	eba0 000a 	sub.w	r0, r0, sl
 80063a2:	fa03 f000 	lsl.w	r0, r3, r0
 80063a6:	9b04      	ldr	r3, [sp, #16]
 80063a8:	4303      	orrs	r3, r0
 80063aa:	3401      	adds	r4, #1
 80063ac:	9304      	str	r3, [sp, #16]
 80063ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063b2:	4826      	ldr	r0, [pc, #152]	; (800644c <_svfiprintf_r+0x1f0>)
 80063b4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80063b8:	2206      	movs	r2, #6
 80063ba:	f7f9 ff21 	bl	8000200 <memchr>
 80063be:	2800      	cmp	r0, #0
 80063c0:	d038      	beq.n	8006434 <_svfiprintf_r+0x1d8>
 80063c2:	4b23      	ldr	r3, [pc, #140]	; (8006450 <_svfiprintf_r+0x1f4>)
 80063c4:	bb1b      	cbnz	r3, 800640e <_svfiprintf_r+0x1b2>
 80063c6:	9b03      	ldr	r3, [sp, #12]
 80063c8:	3307      	adds	r3, #7
 80063ca:	f023 0307 	bic.w	r3, r3, #7
 80063ce:	3308      	adds	r3, #8
 80063d0:	9303      	str	r3, [sp, #12]
 80063d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063d4:	4433      	add	r3, r6
 80063d6:	9309      	str	r3, [sp, #36]	; 0x24
 80063d8:	e767      	b.n	80062aa <_svfiprintf_r+0x4e>
 80063da:	fb0c 3202 	mla	r2, ip, r2, r3
 80063de:	460c      	mov	r4, r1
 80063e0:	2001      	movs	r0, #1
 80063e2:	e7a5      	b.n	8006330 <_svfiprintf_r+0xd4>
 80063e4:	2300      	movs	r3, #0
 80063e6:	3401      	adds	r4, #1
 80063e8:	9305      	str	r3, [sp, #20]
 80063ea:	4619      	mov	r1, r3
 80063ec:	f04f 0c0a 	mov.w	ip, #10
 80063f0:	4620      	mov	r0, r4
 80063f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80063f6:	3a30      	subs	r2, #48	; 0x30
 80063f8:	2a09      	cmp	r2, #9
 80063fa:	d903      	bls.n	8006404 <_svfiprintf_r+0x1a8>
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d0c5      	beq.n	800638c <_svfiprintf_r+0x130>
 8006400:	9105      	str	r1, [sp, #20]
 8006402:	e7c3      	b.n	800638c <_svfiprintf_r+0x130>
 8006404:	fb0c 2101 	mla	r1, ip, r1, r2
 8006408:	4604      	mov	r4, r0
 800640a:	2301      	movs	r3, #1
 800640c:	e7f0      	b.n	80063f0 <_svfiprintf_r+0x194>
 800640e:	ab03      	add	r3, sp, #12
 8006410:	9300      	str	r3, [sp, #0]
 8006412:	462a      	mov	r2, r5
 8006414:	4b0f      	ldr	r3, [pc, #60]	; (8006454 <_svfiprintf_r+0x1f8>)
 8006416:	a904      	add	r1, sp, #16
 8006418:	4638      	mov	r0, r7
 800641a:	f3af 8000 	nop.w
 800641e:	1c42      	adds	r2, r0, #1
 8006420:	4606      	mov	r6, r0
 8006422:	d1d6      	bne.n	80063d2 <_svfiprintf_r+0x176>
 8006424:	89ab      	ldrh	r3, [r5, #12]
 8006426:	065b      	lsls	r3, r3, #25
 8006428:	f53f af2c 	bmi.w	8006284 <_svfiprintf_r+0x28>
 800642c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800642e:	b01d      	add	sp, #116	; 0x74
 8006430:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006434:	ab03      	add	r3, sp, #12
 8006436:	9300      	str	r3, [sp, #0]
 8006438:	462a      	mov	r2, r5
 800643a:	4b06      	ldr	r3, [pc, #24]	; (8006454 <_svfiprintf_r+0x1f8>)
 800643c:	a904      	add	r1, sp, #16
 800643e:	4638      	mov	r0, r7
 8006440:	f000 f87a 	bl	8006538 <_printf_i>
 8006444:	e7eb      	b.n	800641e <_svfiprintf_r+0x1c2>
 8006446:	bf00      	nop
 8006448:	08006c21 	.word	0x08006c21
 800644c:	08006c2b 	.word	0x08006c2b
 8006450:	00000000 	.word	0x00000000
 8006454:	080061a5 	.word	0x080061a5
 8006458:	08006c27 	.word	0x08006c27

0800645c <_printf_common>:
 800645c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006460:	4616      	mov	r6, r2
 8006462:	4699      	mov	r9, r3
 8006464:	688a      	ldr	r2, [r1, #8]
 8006466:	690b      	ldr	r3, [r1, #16]
 8006468:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800646c:	4293      	cmp	r3, r2
 800646e:	bfb8      	it	lt
 8006470:	4613      	movlt	r3, r2
 8006472:	6033      	str	r3, [r6, #0]
 8006474:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006478:	4607      	mov	r7, r0
 800647a:	460c      	mov	r4, r1
 800647c:	b10a      	cbz	r2, 8006482 <_printf_common+0x26>
 800647e:	3301      	adds	r3, #1
 8006480:	6033      	str	r3, [r6, #0]
 8006482:	6823      	ldr	r3, [r4, #0]
 8006484:	0699      	lsls	r1, r3, #26
 8006486:	bf42      	ittt	mi
 8006488:	6833      	ldrmi	r3, [r6, #0]
 800648a:	3302      	addmi	r3, #2
 800648c:	6033      	strmi	r3, [r6, #0]
 800648e:	6825      	ldr	r5, [r4, #0]
 8006490:	f015 0506 	ands.w	r5, r5, #6
 8006494:	d106      	bne.n	80064a4 <_printf_common+0x48>
 8006496:	f104 0a19 	add.w	sl, r4, #25
 800649a:	68e3      	ldr	r3, [r4, #12]
 800649c:	6832      	ldr	r2, [r6, #0]
 800649e:	1a9b      	subs	r3, r3, r2
 80064a0:	42ab      	cmp	r3, r5
 80064a2:	dc26      	bgt.n	80064f2 <_printf_common+0x96>
 80064a4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80064a8:	1e13      	subs	r3, r2, #0
 80064aa:	6822      	ldr	r2, [r4, #0]
 80064ac:	bf18      	it	ne
 80064ae:	2301      	movne	r3, #1
 80064b0:	0692      	lsls	r2, r2, #26
 80064b2:	d42b      	bmi.n	800650c <_printf_common+0xb0>
 80064b4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80064b8:	4649      	mov	r1, r9
 80064ba:	4638      	mov	r0, r7
 80064bc:	47c0      	blx	r8
 80064be:	3001      	adds	r0, #1
 80064c0:	d01e      	beq.n	8006500 <_printf_common+0xa4>
 80064c2:	6823      	ldr	r3, [r4, #0]
 80064c4:	68e5      	ldr	r5, [r4, #12]
 80064c6:	6832      	ldr	r2, [r6, #0]
 80064c8:	f003 0306 	and.w	r3, r3, #6
 80064cc:	2b04      	cmp	r3, #4
 80064ce:	bf08      	it	eq
 80064d0:	1aad      	subeq	r5, r5, r2
 80064d2:	68a3      	ldr	r3, [r4, #8]
 80064d4:	6922      	ldr	r2, [r4, #16]
 80064d6:	bf0c      	ite	eq
 80064d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80064dc:	2500      	movne	r5, #0
 80064de:	4293      	cmp	r3, r2
 80064e0:	bfc4      	itt	gt
 80064e2:	1a9b      	subgt	r3, r3, r2
 80064e4:	18ed      	addgt	r5, r5, r3
 80064e6:	2600      	movs	r6, #0
 80064e8:	341a      	adds	r4, #26
 80064ea:	42b5      	cmp	r5, r6
 80064ec:	d11a      	bne.n	8006524 <_printf_common+0xc8>
 80064ee:	2000      	movs	r0, #0
 80064f0:	e008      	b.n	8006504 <_printf_common+0xa8>
 80064f2:	2301      	movs	r3, #1
 80064f4:	4652      	mov	r2, sl
 80064f6:	4649      	mov	r1, r9
 80064f8:	4638      	mov	r0, r7
 80064fa:	47c0      	blx	r8
 80064fc:	3001      	adds	r0, #1
 80064fe:	d103      	bne.n	8006508 <_printf_common+0xac>
 8006500:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006504:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006508:	3501      	adds	r5, #1
 800650a:	e7c6      	b.n	800649a <_printf_common+0x3e>
 800650c:	18e1      	adds	r1, r4, r3
 800650e:	1c5a      	adds	r2, r3, #1
 8006510:	2030      	movs	r0, #48	; 0x30
 8006512:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006516:	4422      	add	r2, r4
 8006518:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800651c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006520:	3302      	adds	r3, #2
 8006522:	e7c7      	b.n	80064b4 <_printf_common+0x58>
 8006524:	2301      	movs	r3, #1
 8006526:	4622      	mov	r2, r4
 8006528:	4649      	mov	r1, r9
 800652a:	4638      	mov	r0, r7
 800652c:	47c0      	blx	r8
 800652e:	3001      	adds	r0, #1
 8006530:	d0e6      	beq.n	8006500 <_printf_common+0xa4>
 8006532:	3601      	adds	r6, #1
 8006534:	e7d9      	b.n	80064ea <_printf_common+0x8e>
	...

08006538 <_printf_i>:
 8006538:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800653c:	7e0f      	ldrb	r7, [r1, #24]
 800653e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006540:	2f78      	cmp	r7, #120	; 0x78
 8006542:	4691      	mov	r9, r2
 8006544:	4680      	mov	r8, r0
 8006546:	460c      	mov	r4, r1
 8006548:	469a      	mov	sl, r3
 800654a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800654e:	d807      	bhi.n	8006560 <_printf_i+0x28>
 8006550:	2f62      	cmp	r7, #98	; 0x62
 8006552:	d80a      	bhi.n	800656a <_printf_i+0x32>
 8006554:	2f00      	cmp	r7, #0
 8006556:	f000 80d8 	beq.w	800670a <_printf_i+0x1d2>
 800655a:	2f58      	cmp	r7, #88	; 0x58
 800655c:	f000 80a3 	beq.w	80066a6 <_printf_i+0x16e>
 8006560:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006564:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006568:	e03a      	b.n	80065e0 <_printf_i+0xa8>
 800656a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800656e:	2b15      	cmp	r3, #21
 8006570:	d8f6      	bhi.n	8006560 <_printf_i+0x28>
 8006572:	a101      	add	r1, pc, #4	; (adr r1, 8006578 <_printf_i+0x40>)
 8006574:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006578:	080065d1 	.word	0x080065d1
 800657c:	080065e5 	.word	0x080065e5
 8006580:	08006561 	.word	0x08006561
 8006584:	08006561 	.word	0x08006561
 8006588:	08006561 	.word	0x08006561
 800658c:	08006561 	.word	0x08006561
 8006590:	080065e5 	.word	0x080065e5
 8006594:	08006561 	.word	0x08006561
 8006598:	08006561 	.word	0x08006561
 800659c:	08006561 	.word	0x08006561
 80065a0:	08006561 	.word	0x08006561
 80065a4:	080066f1 	.word	0x080066f1
 80065a8:	08006615 	.word	0x08006615
 80065ac:	080066d3 	.word	0x080066d3
 80065b0:	08006561 	.word	0x08006561
 80065b4:	08006561 	.word	0x08006561
 80065b8:	08006713 	.word	0x08006713
 80065bc:	08006561 	.word	0x08006561
 80065c0:	08006615 	.word	0x08006615
 80065c4:	08006561 	.word	0x08006561
 80065c8:	08006561 	.word	0x08006561
 80065cc:	080066db 	.word	0x080066db
 80065d0:	682b      	ldr	r3, [r5, #0]
 80065d2:	1d1a      	adds	r2, r3, #4
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	602a      	str	r2, [r5, #0]
 80065d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80065dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80065e0:	2301      	movs	r3, #1
 80065e2:	e0a3      	b.n	800672c <_printf_i+0x1f4>
 80065e4:	6820      	ldr	r0, [r4, #0]
 80065e6:	6829      	ldr	r1, [r5, #0]
 80065e8:	0606      	lsls	r6, r0, #24
 80065ea:	f101 0304 	add.w	r3, r1, #4
 80065ee:	d50a      	bpl.n	8006606 <_printf_i+0xce>
 80065f0:	680e      	ldr	r6, [r1, #0]
 80065f2:	602b      	str	r3, [r5, #0]
 80065f4:	2e00      	cmp	r6, #0
 80065f6:	da03      	bge.n	8006600 <_printf_i+0xc8>
 80065f8:	232d      	movs	r3, #45	; 0x2d
 80065fa:	4276      	negs	r6, r6
 80065fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006600:	485e      	ldr	r0, [pc, #376]	; (800677c <_printf_i+0x244>)
 8006602:	230a      	movs	r3, #10
 8006604:	e019      	b.n	800663a <_printf_i+0x102>
 8006606:	680e      	ldr	r6, [r1, #0]
 8006608:	602b      	str	r3, [r5, #0]
 800660a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800660e:	bf18      	it	ne
 8006610:	b236      	sxthne	r6, r6
 8006612:	e7ef      	b.n	80065f4 <_printf_i+0xbc>
 8006614:	682b      	ldr	r3, [r5, #0]
 8006616:	6820      	ldr	r0, [r4, #0]
 8006618:	1d19      	adds	r1, r3, #4
 800661a:	6029      	str	r1, [r5, #0]
 800661c:	0601      	lsls	r1, r0, #24
 800661e:	d501      	bpl.n	8006624 <_printf_i+0xec>
 8006620:	681e      	ldr	r6, [r3, #0]
 8006622:	e002      	b.n	800662a <_printf_i+0xf2>
 8006624:	0646      	lsls	r6, r0, #25
 8006626:	d5fb      	bpl.n	8006620 <_printf_i+0xe8>
 8006628:	881e      	ldrh	r6, [r3, #0]
 800662a:	4854      	ldr	r0, [pc, #336]	; (800677c <_printf_i+0x244>)
 800662c:	2f6f      	cmp	r7, #111	; 0x6f
 800662e:	bf0c      	ite	eq
 8006630:	2308      	moveq	r3, #8
 8006632:	230a      	movne	r3, #10
 8006634:	2100      	movs	r1, #0
 8006636:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800663a:	6865      	ldr	r5, [r4, #4]
 800663c:	60a5      	str	r5, [r4, #8]
 800663e:	2d00      	cmp	r5, #0
 8006640:	bfa2      	ittt	ge
 8006642:	6821      	ldrge	r1, [r4, #0]
 8006644:	f021 0104 	bicge.w	r1, r1, #4
 8006648:	6021      	strge	r1, [r4, #0]
 800664a:	b90e      	cbnz	r6, 8006650 <_printf_i+0x118>
 800664c:	2d00      	cmp	r5, #0
 800664e:	d04d      	beq.n	80066ec <_printf_i+0x1b4>
 8006650:	4615      	mov	r5, r2
 8006652:	fbb6 f1f3 	udiv	r1, r6, r3
 8006656:	fb03 6711 	mls	r7, r3, r1, r6
 800665a:	5dc7      	ldrb	r7, [r0, r7]
 800665c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006660:	4637      	mov	r7, r6
 8006662:	42bb      	cmp	r3, r7
 8006664:	460e      	mov	r6, r1
 8006666:	d9f4      	bls.n	8006652 <_printf_i+0x11a>
 8006668:	2b08      	cmp	r3, #8
 800666a:	d10b      	bne.n	8006684 <_printf_i+0x14c>
 800666c:	6823      	ldr	r3, [r4, #0]
 800666e:	07de      	lsls	r6, r3, #31
 8006670:	d508      	bpl.n	8006684 <_printf_i+0x14c>
 8006672:	6923      	ldr	r3, [r4, #16]
 8006674:	6861      	ldr	r1, [r4, #4]
 8006676:	4299      	cmp	r1, r3
 8006678:	bfde      	ittt	le
 800667a:	2330      	movle	r3, #48	; 0x30
 800667c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006680:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8006684:	1b52      	subs	r2, r2, r5
 8006686:	6122      	str	r2, [r4, #16]
 8006688:	f8cd a000 	str.w	sl, [sp]
 800668c:	464b      	mov	r3, r9
 800668e:	aa03      	add	r2, sp, #12
 8006690:	4621      	mov	r1, r4
 8006692:	4640      	mov	r0, r8
 8006694:	f7ff fee2 	bl	800645c <_printf_common>
 8006698:	3001      	adds	r0, #1
 800669a:	d14c      	bne.n	8006736 <_printf_i+0x1fe>
 800669c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80066a0:	b004      	add	sp, #16
 80066a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066a6:	4835      	ldr	r0, [pc, #212]	; (800677c <_printf_i+0x244>)
 80066a8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80066ac:	6829      	ldr	r1, [r5, #0]
 80066ae:	6823      	ldr	r3, [r4, #0]
 80066b0:	f851 6b04 	ldr.w	r6, [r1], #4
 80066b4:	6029      	str	r1, [r5, #0]
 80066b6:	061d      	lsls	r5, r3, #24
 80066b8:	d514      	bpl.n	80066e4 <_printf_i+0x1ac>
 80066ba:	07df      	lsls	r7, r3, #31
 80066bc:	bf44      	itt	mi
 80066be:	f043 0320 	orrmi.w	r3, r3, #32
 80066c2:	6023      	strmi	r3, [r4, #0]
 80066c4:	b91e      	cbnz	r6, 80066ce <_printf_i+0x196>
 80066c6:	6823      	ldr	r3, [r4, #0]
 80066c8:	f023 0320 	bic.w	r3, r3, #32
 80066cc:	6023      	str	r3, [r4, #0]
 80066ce:	2310      	movs	r3, #16
 80066d0:	e7b0      	b.n	8006634 <_printf_i+0xfc>
 80066d2:	6823      	ldr	r3, [r4, #0]
 80066d4:	f043 0320 	orr.w	r3, r3, #32
 80066d8:	6023      	str	r3, [r4, #0]
 80066da:	2378      	movs	r3, #120	; 0x78
 80066dc:	4828      	ldr	r0, [pc, #160]	; (8006780 <_printf_i+0x248>)
 80066de:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80066e2:	e7e3      	b.n	80066ac <_printf_i+0x174>
 80066e4:	0659      	lsls	r1, r3, #25
 80066e6:	bf48      	it	mi
 80066e8:	b2b6      	uxthmi	r6, r6
 80066ea:	e7e6      	b.n	80066ba <_printf_i+0x182>
 80066ec:	4615      	mov	r5, r2
 80066ee:	e7bb      	b.n	8006668 <_printf_i+0x130>
 80066f0:	682b      	ldr	r3, [r5, #0]
 80066f2:	6826      	ldr	r6, [r4, #0]
 80066f4:	6961      	ldr	r1, [r4, #20]
 80066f6:	1d18      	adds	r0, r3, #4
 80066f8:	6028      	str	r0, [r5, #0]
 80066fa:	0635      	lsls	r5, r6, #24
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	d501      	bpl.n	8006704 <_printf_i+0x1cc>
 8006700:	6019      	str	r1, [r3, #0]
 8006702:	e002      	b.n	800670a <_printf_i+0x1d2>
 8006704:	0670      	lsls	r0, r6, #25
 8006706:	d5fb      	bpl.n	8006700 <_printf_i+0x1c8>
 8006708:	8019      	strh	r1, [r3, #0]
 800670a:	2300      	movs	r3, #0
 800670c:	6123      	str	r3, [r4, #16]
 800670e:	4615      	mov	r5, r2
 8006710:	e7ba      	b.n	8006688 <_printf_i+0x150>
 8006712:	682b      	ldr	r3, [r5, #0]
 8006714:	1d1a      	adds	r2, r3, #4
 8006716:	602a      	str	r2, [r5, #0]
 8006718:	681d      	ldr	r5, [r3, #0]
 800671a:	6862      	ldr	r2, [r4, #4]
 800671c:	2100      	movs	r1, #0
 800671e:	4628      	mov	r0, r5
 8006720:	f7f9 fd6e 	bl	8000200 <memchr>
 8006724:	b108      	cbz	r0, 800672a <_printf_i+0x1f2>
 8006726:	1b40      	subs	r0, r0, r5
 8006728:	6060      	str	r0, [r4, #4]
 800672a:	6863      	ldr	r3, [r4, #4]
 800672c:	6123      	str	r3, [r4, #16]
 800672e:	2300      	movs	r3, #0
 8006730:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006734:	e7a8      	b.n	8006688 <_printf_i+0x150>
 8006736:	6923      	ldr	r3, [r4, #16]
 8006738:	462a      	mov	r2, r5
 800673a:	4649      	mov	r1, r9
 800673c:	4640      	mov	r0, r8
 800673e:	47d0      	blx	sl
 8006740:	3001      	adds	r0, #1
 8006742:	d0ab      	beq.n	800669c <_printf_i+0x164>
 8006744:	6823      	ldr	r3, [r4, #0]
 8006746:	079b      	lsls	r3, r3, #30
 8006748:	d413      	bmi.n	8006772 <_printf_i+0x23a>
 800674a:	68e0      	ldr	r0, [r4, #12]
 800674c:	9b03      	ldr	r3, [sp, #12]
 800674e:	4298      	cmp	r0, r3
 8006750:	bfb8      	it	lt
 8006752:	4618      	movlt	r0, r3
 8006754:	e7a4      	b.n	80066a0 <_printf_i+0x168>
 8006756:	2301      	movs	r3, #1
 8006758:	4632      	mov	r2, r6
 800675a:	4649      	mov	r1, r9
 800675c:	4640      	mov	r0, r8
 800675e:	47d0      	blx	sl
 8006760:	3001      	adds	r0, #1
 8006762:	d09b      	beq.n	800669c <_printf_i+0x164>
 8006764:	3501      	adds	r5, #1
 8006766:	68e3      	ldr	r3, [r4, #12]
 8006768:	9903      	ldr	r1, [sp, #12]
 800676a:	1a5b      	subs	r3, r3, r1
 800676c:	42ab      	cmp	r3, r5
 800676e:	dcf2      	bgt.n	8006756 <_printf_i+0x21e>
 8006770:	e7eb      	b.n	800674a <_printf_i+0x212>
 8006772:	2500      	movs	r5, #0
 8006774:	f104 0619 	add.w	r6, r4, #25
 8006778:	e7f5      	b.n	8006766 <_printf_i+0x22e>
 800677a:	bf00      	nop
 800677c:	08006c32 	.word	0x08006c32
 8006780:	08006c43 	.word	0x08006c43

08006784 <memmove>:
 8006784:	4288      	cmp	r0, r1
 8006786:	b510      	push	{r4, lr}
 8006788:	eb01 0402 	add.w	r4, r1, r2
 800678c:	d902      	bls.n	8006794 <memmove+0x10>
 800678e:	4284      	cmp	r4, r0
 8006790:	4623      	mov	r3, r4
 8006792:	d807      	bhi.n	80067a4 <memmove+0x20>
 8006794:	1e43      	subs	r3, r0, #1
 8006796:	42a1      	cmp	r1, r4
 8006798:	d008      	beq.n	80067ac <memmove+0x28>
 800679a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800679e:	f803 2f01 	strb.w	r2, [r3, #1]!
 80067a2:	e7f8      	b.n	8006796 <memmove+0x12>
 80067a4:	4402      	add	r2, r0
 80067a6:	4601      	mov	r1, r0
 80067a8:	428a      	cmp	r2, r1
 80067aa:	d100      	bne.n	80067ae <memmove+0x2a>
 80067ac:	bd10      	pop	{r4, pc}
 80067ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80067b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80067b6:	e7f7      	b.n	80067a8 <memmove+0x24>

080067b8 <_free_r>:
 80067b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80067ba:	2900      	cmp	r1, #0
 80067bc:	d044      	beq.n	8006848 <_free_r+0x90>
 80067be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80067c2:	9001      	str	r0, [sp, #4]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	f1a1 0404 	sub.w	r4, r1, #4
 80067ca:	bfb8      	it	lt
 80067cc:	18e4      	addlt	r4, r4, r3
 80067ce:	f000 f913 	bl	80069f8 <__malloc_lock>
 80067d2:	4a1e      	ldr	r2, [pc, #120]	; (800684c <_free_r+0x94>)
 80067d4:	9801      	ldr	r0, [sp, #4]
 80067d6:	6813      	ldr	r3, [r2, #0]
 80067d8:	b933      	cbnz	r3, 80067e8 <_free_r+0x30>
 80067da:	6063      	str	r3, [r4, #4]
 80067dc:	6014      	str	r4, [r2, #0]
 80067de:	b003      	add	sp, #12
 80067e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80067e4:	f000 b90e 	b.w	8006a04 <__malloc_unlock>
 80067e8:	42a3      	cmp	r3, r4
 80067ea:	d908      	bls.n	80067fe <_free_r+0x46>
 80067ec:	6825      	ldr	r5, [r4, #0]
 80067ee:	1961      	adds	r1, r4, r5
 80067f0:	428b      	cmp	r3, r1
 80067f2:	bf01      	itttt	eq
 80067f4:	6819      	ldreq	r1, [r3, #0]
 80067f6:	685b      	ldreq	r3, [r3, #4]
 80067f8:	1949      	addeq	r1, r1, r5
 80067fa:	6021      	streq	r1, [r4, #0]
 80067fc:	e7ed      	b.n	80067da <_free_r+0x22>
 80067fe:	461a      	mov	r2, r3
 8006800:	685b      	ldr	r3, [r3, #4]
 8006802:	b10b      	cbz	r3, 8006808 <_free_r+0x50>
 8006804:	42a3      	cmp	r3, r4
 8006806:	d9fa      	bls.n	80067fe <_free_r+0x46>
 8006808:	6811      	ldr	r1, [r2, #0]
 800680a:	1855      	adds	r5, r2, r1
 800680c:	42a5      	cmp	r5, r4
 800680e:	d10b      	bne.n	8006828 <_free_r+0x70>
 8006810:	6824      	ldr	r4, [r4, #0]
 8006812:	4421      	add	r1, r4
 8006814:	1854      	adds	r4, r2, r1
 8006816:	42a3      	cmp	r3, r4
 8006818:	6011      	str	r1, [r2, #0]
 800681a:	d1e0      	bne.n	80067de <_free_r+0x26>
 800681c:	681c      	ldr	r4, [r3, #0]
 800681e:	685b      	ldr	r3, [r3, #4]
 8006820:	6053      	str	r3, [r2, #4]
 8006822:	4421      	add	r1, r4
 8006824:	6011      	str	r1, [r2, #0]
 8006826:	e7da      	b.n	80067de <_free_r+0x26>
 8006828:	d902      	bls.n	8006830 <_free_r+0x78>
 800682a:	230c      	movs	r3, #12
 800682c:	6003      	str	r3, [r0, #0]
 800682e:	e7d6      	b.n	80067de <_free_r+0x26>
 8006830:	6825      	ldr	r5, [r4, #0]
 8006832:	1961      	adds	r1, r4, r5
 8006834:	428b      	cmp	r3, r1
 8006836:	bf04      	itt	eq
 8006838:	6819      	ldreq	r1, [r3, #0]
 800683a:	685b      	ldreq	r3, [r3, #4]
 800683c:	6063      	str	r3, [r4, #4]
 800683e:	bf04      	itt	eq
 8006840:	1949      	addeq	r1, r1, r5
 8006842:	6021      	streq	r1, [r4, #0]
 8006844:	6054      	str	r4, [r2, #4]
 8006846:	e7ca      	b.n	80067de <_free_r+0x26>
 8006848:	b003      	add	sp, #12
 800684a:	bd30      	pop	{r4, r5, pc}
 800684c:	20000848 	.word	0x20000848

08006850 <sbrk_aligned>:
 8006850:	b570      	push	{r4, r5, r6, lr}
 8006852:	4e0e      	ldr	r6, [pc, #56]	; (800688c <sbrk_aligned+0x3c>)
 8006854:	460c      	mov	r4, r1
 8006856:	6831      	ldr	r1, [r6, #0]
 8006858:	4605      	mov	r5, r0
 800685a:	b911      	cbnz	r1, 8006862 <sbrk_aligned+0x12>
 800685c:	f000 f8bc 	bl	80069d8 <_sbrk_r>
 8006860:	6030      	str	r0, [r6, #0]
 8006862:	4621      	mov	r1, r4
 8006864:	4628      	mov	r0, r5
 8006866:	f000 f8b7 	bl	80069d8 <_sbrk_r>
 800686a:	1c43      	adds	r3, r0, #1
 800686c:	d00a      	beq.n	8006884 <sbrk_aligned+0x34>
 800686e:	1cc4      	adds	r4, r0, #3
 8006870:	f024 0403 	bic.w	r4, r4, #3
 8006874:	42a0      	cmp	r0, r4
 8006876:	d007      	beq.n	8006888 <sbrk_aligned+0x38>
 8006878:	1a21      	subs	r1, r4, r0
 800687a:	4628      	mov	r0, r5
 800687c:	f000 f8ac 	bl	80069d8 <_sbrk_r>
 8006880:	3001      	adds	r0, #1
 8006882:	d101      	bne.n	8006888 <sbrk_aligned+0x38>
 8006884:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8006888:	4620      	mov	r0, r4
 800688a:	bd70      	pop	{r4, r5, r6, pc}
 800688c:	2000084c 	.word	0x2000084c

08006890 <_malloc_r>:
 8006890:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006894:	1ccd      	adds	r5, r1, #3
 8006896:	f025 0503 	bic.w	r5, r5, #3
 800689a:	3508      	adds	r5, #8
 800689c:	2d0c      	cmp	r5, #12
 800689e:	bf38      	it	cc
 80068a0:	250c      	movcc	r5, #12
 80068a2:	2d00      	cmp	r5, #0
 80068a4:	4607      	mov	r7, r0
 80068a6:	db01      	blt.n	80068ac <_malloc_r+0x1c>
 80068a8:	42a9      	cmp	r1, r5
 80068aa:	d905      	bls.n	80068b8 <_malloc_r+0x28>
 80068ac:	230c      	movs	r3, #12
 80068ae:	603b      	str	r3, [r7, #0]
 80068b0:	2600      	movs	r6, #0
 80068b2:	4630      	mov	r0, r6
 80068b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80068b8:	4e2e      	ldr	r6, [pc, #184]	; (8006974 <_malloc_r+0xe4>)
 80068ba:	f000 f89d 	bl	80069f8 <__malloc_lock>
 80068be:	6833      	ldr	r3, [r6, #0]
 80068c0:	461c      	mov	r4, r3
 80068c2:	bb34      	cbnz	r4, 8006912 <_malloc_r+0x82>
 80068c4:	4629      	mov	r1, r5
 80068c6:	4638      	mov	r0, r7
 80068c8:	f7ff ffc2 	bl	8006850 <sbrk_aligned>
 80068cc:	1c43      	adds	r3, r0, #1
 80068ce:	4604      	mov	r4, r0
 80068d0:	d14d      	bne.n	800696e <_malloc_r+0xde>
 80068d2:	6834      	ldr	r4, [r6, #0]
 80068d4:	4626      	mov	r6, r4
 80068d6:	2e00      	cmp	r6, #0
 80068d8:	d140      	bne.n	800695c <_malloc_r+0xcc>
 80068da:	6823      	ldr	r3, [r4, #0]
 80068dc:	4631      	mov	r1, r6
 80068de:	4638      	mov	r0, r7
 80068e0:	eb04 0803 	add.w	r8, r4, r3
 80068e4:	f000 f878 	bl	80069d8 <_sbrk_r>
 80068e8:	4580      	cmp	r8, r0
 80068ea:	d13a      	bne.n	8006962 <_malloc_r+0xd2>
 80068ec:	6821      	ldr	r1, [r4, #0]
 80068ee:	3503      	adds	r5, #3
 80068f0:	1a6d      	subs	r5, r5, r1
 80068f2:	f025 0503 	bic.w	r5, r5, #3
 80068f6:	3508      	adds	r5, #8
 80068f8:	2d0c      	cmp	r5, #12
 80068fa:	bf38      	it	cc
 80068fc:	250c      	movcc	r5, #12
 80068fe:	4629      	mov	r1, r5
 8006900:	4638      	mov	r0, r7
 8006902:	f7ff ffa5 	bl	8006850 <sbrk_aligned>
 8006906:	3001      	adds	r0, #1
 8006908:	d02b      	beq.n	8006962 <_malloc_r+0xd2>
 800690a:	6823      	ldr	r3, [r4, #0]
 800690c:	442b      	add	r3, r5
 800690e:	6023      	str	r3, [r4, #0]
 8006910:	e00e      	b.n	8006930 <_malloc_r+0xa0>
 8006912:	6822      	ldr	r2, [r4, #0]
 8006914:	1b52      	subs	r2, r2, r5
 8006916:	d41e      	bmi.n	8006956 <_malloc_r+0xc6>
 8006918:	2a0b      	cmp	r2, #11
 800691a:	d916      	bls.n	800694a <_malloc_r+0xba>
 800691c:	1961      	adds	r1, r4, r5
 800691e:	42a3      	cmp	r3, r4
 8006920:	6025      	str	r5, [r4, #0]
 8006922:	bf18      	it	ne
 8006924:	6059      	strne	r1, [r3, #4]
 8006926:	6863      	ldr	r3, [r4, #4]
 8006928:	bf08      	it	eq
 800692a:	6031      	streq	r1, [r6, #0]
 800692c:	5162      	str	r2, [r4, r5]
 800692e:	604b      	str	r3, [r1, #4]
 8006930:	4638      	mov	r0, r7
 8006932:	f104 060b 	add.w	r6, r4, #11
 8006936:	f000 f865 	bl	8006a04 <__malloc_unlock>
 800693a:	f026 0607 	bic.w	r6, r6, #7
 800693e:	1d23      	adds	r3, r4, #4
 8006940:	1af2      	subs	r2, r6, r3
 8006942:	d0b6      	beq.n	80068b2 <_malloc_r+0x22>
 8006944:	1b9b      	subs	r3, r3, r6
 8006946:	50a3      	str	r3, [r4, r2]
 8006948:	e7b3      	b.n	80068b2 <_malloc_r+0x22>
 800694a:	6862      	ldr	r2, [r4, #4]
 800694c:	42a3      	cmp	r3, r4
 800694e:	bf0c      	ite	eq
 8006950:	6032      	streq	r2, [r6, #0]
 8006952:	605a      	strne	r2, [r3, #4]
 8006954:	e7ec      	b.n	8006930 <_malloc_r+0xa0>
 8006956:	4623      	mov	r3, r4
 8006958:	6864      	ldr	r4, [r4, #4]
 800695a:	e7b2      	b.n	80068c2 <_malloc_r+0x32>
 800695c:	4634      	mov	r4, r6
 800695e:	6876      	ldr	r6, [r6, #4]
 8006960:	e7b9      	b.n	80068d6 <_malloc_r+0x46>
 8006962:	230c      	movs	r3, #12
 8006964:	603b      	str	r3, [r7, #0]
 8006966:	4638      	mov	r0, r7
 8006968:	f000 f84c 	bl	8006a04 <__malloc_unlock>
 800696c:	e7a1      	b.n	80068b2 <_malloc_r+0x22>
 800696e:	6025      	str	r5, [r4, #0]
 8006970:	e7de      	b.n	8006930 <_malloc_r+0xa0>
 8006972:	bf00      	nop
 8006974:	20000848 	.word	0x20000848

08006978 <_realloc_r>:
 8006978:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800697c:	4680      	mov	r8, r0
 800697e:	4614      	mov	r4, r2
 8006980:	460e      	mov	r6, r1
 8006982:	b921      	cbnz	r1, 800698e <_realloc_r+0x16>
 8006984:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006988:	4611      	mov	r1, r2
 800698a:	f7ff bf81 	b.w	8006890 <_malloc_r>
 800698e:	b92a      	cbnz	r2, 800699c <_realloc_r+0x24>
 8006990:	f7ff ff12 	bl	80067b8 <_free_r>
 8006994:	4625      	mov	r5, r4
 8006996:	4628      	mov	r0, r5
 8006998:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800699c:	f000 f838 	bl	8006a10 <_malloc_usable_size_r>
 80069a0:	4284      	cmp	r4, r0
 80069a2:	4607      	mov	r7, r0
 80069a4:	d802      	bhi.n	80069ac <_realloc_r+0x34>
 80069a6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80069aa:	d812      	bhi.n	80069d2 <_realloc_r+0x5a>
 80069ac:	4621      	mov	r1, r4
 80069ae:	4640      	mov	r0, r8
 80069b0:	f7ff ff6e 	bl	8006890 <_malloc_r>
 80069b4:	4605      	mov	r5, r0
 80069b6:	2800      	cmp	r0, #0
 80069b8:	d0ed      	beq.n	8006996 <_realloc_r+0x1e>
 80069ba:	42bc      	cmp	r4, r7
 80069bc:	4622      	mov	r2, r4
 80069be:	4631      	mov	r1, r6
 80069c0:	bf28      	it	cs
 80069c2:	463a      	movcs	r2, r7
 80069c4:	f7ff fb24 	bl	8006010 <memcpy>
 80069c8:	4631      	mov	r1, r6
 80069ca:	4640      	mov	r0, r8
 80069cc:	f7ff fef4 	bl	80067b8 <_free_r>
 80069d0:	e7e1      	b.n	8006996 <_realloc_r+0x1e>
 80069d2:	4635      	mov	r5, r6
 80069d4:	e7df      	b.n	8006996 <_realloc_r+0x1e>
	...

080069d8 <_sbrk_r>:
 80069d8:	b538      	push	{r3, r4, r5, lr}
 80069da:	4d06      	ldr	r5, [pc, #24]	; (80069f4 <_sbrk_r+0x1c>)
 80069dc:	2300      	movs	r3, #0
 80069de:	4604      	mov	r4, r0
 80069e0:	4608      	mov	r0, r1
 80069e2:	602b      	str	r3, [r5, #0]
 80069e4:	f7fb f84c 	bl	8001a80 <_sbrk>
 80069e8:	1c43      	adds	r3, r0, #1
 80069ea:	d102      	bne.n	80069f2 <_sbrk_r+0x1a>
 80069ec:	682b      	ldr	r3, [r5, #0]
 80069ee:	b103      	cbz	r3, 80069f2 <_sbrk_r+0x1a>
 80069f0:	6023      	str	r3, [r4, #0]
 80069f2:	bd38      	pop	{r3, r4, r5, pc}
 80069f4:	20000850 	.word	0x20000850

080069f8 <__malloc_lock>:
 80069f8:	4801      	ldr	r0, [pc, #4]	; (8006a00 <__malloc_lock+0x8>)
 80069fa:	f000 b811 	b.w	8006a20 <__retarget_lock_acquire_recursive>
 80069fe:	bf00      	nop
 8006a00:	20000854 	.word	0x20000854

08006a04 <__malloc_unlock>:
 8006a04:	4801      	ldr	r0, [pc, #4]	; (8006a0c <__malloc_unlock+0x8>)
 8006a06:	f000 b80c 	b.w	8006a22 <__retarget_lock_release_recursive>
 8006a0a:	bf00      	nop
 8006a0c:	20000854 	.word	0x20000854

08006a10 <_malloc_usable_size_r>:
 8006a10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a14:	1f18      	subs	r0, r3, #4
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	bfbc      	itt	lt
 8006a1a:	580b      	ldrlt	r3, [r1, r0]
 8006a1c:	18c0      	addlt	r0, r0, r3
 8006a1e:	4770      	bx	lr

08006a20 <__retarget_lock_acquire_recursive>:
 8006a20:	4770      	bx	lr

08006a22 <__retarget_lock_release_recursive>:
 8006a22:	4770      	bx	lr

08006a24 <_init>:
 8006a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a26:	bf00      	nop
 8006a28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a2a:	bc08      	pop	{r3}
 8006a2c:	469e      	mov	lr, r3
 8006a2e:	4770      	bx	lr

08006a30 <_fini>:
 8006a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a32:	bf00      	nop
 8006a34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a36:	bc08      	pop	{r3}
 8006a38:	469e      	mov	lr, r3
 8006a3a:	4770      	bx	lr
