{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717437357391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717437357391 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 03 23:25:57 2024 " "Processing started: Mon Jun 03 23:25:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717437357391 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717437357391 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FOUR_BIT_1 -c FOUR_BIT_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FOUR_BIT_1 -c FOUR_BIT_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717437357391 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717437357712 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717437357712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_prac/4bit_1/fulladder/fulladder.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /quartus_prac/4bit_1/fulladder/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdder-trivial " "Found design unit 1: HalfAdder-trivial" {  } { { "../FullAdder/FullAdder.vhd" "" { Text "D:/Quartus_prac/4BIT_1/FullAdder/FullAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717437365475 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Or2in-trivial " "Found design unit 2: Or2in-trivial" {  } { { "../FullAdder/FullAdder.vhd" "" { Text "D:/Quartus_prac/4BIT_1/FullAdder/FullAdder.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717437365475 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 FullAdder-struct " "Found design unit 3: FullAdder-struct" {  } { { "../FullAdder/FullAdder.vhd" "" { Text "D:/Quartus_prac/4BIT_1/FullAdder/FullAdder.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717437365475 ""} { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "../FullAdder/FullAdder.vhd" "" { Text "D:/Quartus_prac/4BIT_1/FullAdder/FullAdder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717437365475 ""} { "Info" "ISGN_ENTITY_NAME" "2 Or2in " "Found entity 2: Or2in" {  } { { "../FullAdder/FullAdder.vhd" "" { Text "D:/Quartus_prac/4BIT_1/FullAdder/FullAdder.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717437365475 ""} { "Info" "ISGN_ENTITY_NAME" "3 FullAdder " "Found entity 3: FullAdder" {  } { { "../FullAdder/FullAdder.vhd" "" { Text "D:/Quartus_prac/4BIT_1/FullAdder/FullAdder.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717437365475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717437365475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_prac/xor_1/xor_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus_prac/xor_1/xor_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_1-structure " "Found design unit 1: XOR_1-structure" {  } { { "../../XOR_1/XOR_1.vhd" "" { Text "D:/Quartus_prac/XOR_1/XOR_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717437365475 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_1 " "Found entity 1: XOR_1" {  } { { "../../XOR_1/XOR_1.vhd" "" { Text "D:/Quartus_prac/XOR_1/XOR_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717437365475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717437365475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "D:/Quartus_prac/4BIT_1/FOUR_BIT_1/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717437365475 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "D:/Quartus_prac/4BIT_1/FOUR_BIT_1/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717437365475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717437365475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "D:/Quartus_prac/4BIT_1/FOUR_BIT_1/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717437365475 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "D:/Quartus_prac/4BIT_1/FOUR_BIT_1/Gates.vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717437365475 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/Quartus_prac/4BIT_1/FOUR_BIT_1/Gates.vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717437365475 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/Quartus_prac/4BIT_1/FOUR_BIT_1/Gates.vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717437365475 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/Quartus_prac/4BIT_1/FOUR_BIT_1/Gates.vhdl" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717437365475 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/Quartus_prac/4BIT_1/FOUR_BIT_1/Gates.vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717437365475 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/Quartus_prac/4BIT_1/FOUR_BIT_1/Gates.vhdl" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717437365475 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/Quartus_prac/4BIT_1/FOUR_BIT_1/Gates.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717437365475 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "D:/Quartus_prac/4BIT_1/FOUR_BIT_1/Gates.vhdl" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717437365475 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "D:/Quartus_prac/4BIT_1/FOUR_BIT_1/Gates.vhdl" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717437365475 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "D:/Quartus_prac/4BIT_1/FOUR_BIT_1/Gates.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717437365475 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "D:/Quartus_prac/4BIT_1/FOUR_BIT_1/Gates.vhdl" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717437365475 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "D:/Quartus_prac/4BIT_1/FOUR_BIT_1/Gates.vhdl" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717437365475 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "D:/Quartus_prac/4BIT_1/FOUR_BIT_1/Gates.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717437365475 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "D:/Quartus_prac/4BIT_1/FOUR_BIT_1/Gates.vhdl" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717437365475 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "D:/Quartus_prac/4BIT_1/FOUR_BIT_1/Gates.vhdl" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717437365475 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "D:/Quartus_prac/4BIT_1/FOUR_BIT_1/Gates.vhdl" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717437365475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717437365475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/Quartus_prac/4BIT_1/FOUR_BIT_1/DUT.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717437365485 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/Quartus_prac/4BIT_1/FOUR_BIT_1/DUT.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717437365485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717437365485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FOUR_BIT_1-Struct " "Found design unit 1: FOUR_BIT_1-Struct" {  } { { "FOUR_BIT_1.vhd" "" { Text "D:/Quartus_prac/4BIT_1/FOUR_BIT_1/FOUR_BIT_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717437365485 ""} { "Info" "ISGN_ENTITY_NAME" "1 FOUR_BIT_1 " "Found entity 1: FOUR_BIT_1" {  } { { "FOUR_BIT_1.vhd" "" { Text "D:/Quartus_prac/4BIT_1/FOUR_BIT_1/FOUR_BIT_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717437365485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717437365485 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717437365508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FOUR_BIT_1 FOUR_BIT_1:dut_instance " "Elaborating entity \"FOUR_BIT_1\" for hierarchy \"FOUR_BIT_1:dut_instance\"" {  } { { "DUT.vhdl" "dut_instance" { Text "D:/Quartus_prac/4BIT_1/FOUR_BIT_1/DUT.vhdl" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717437365508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_1 FOUR_BIT_1:dut_instance\|XOR_1:X0 " "Elaborating entity \"XOR_1\" for hierarchy \"FOUR_BIT_1:dut_instance\|XOR_1:X0\"" {  } { { "FOUR_BIT_1.vhd" "X0" { Text "D:/Quartus_prac/4BIT_1/FOUR_BIT_1/FOUR_BIT_1.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717437365508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_2 FOUR_BIT_1:dut_instance\|XOR_1:X0\|NAND_2:inst1 " "Elaborating entity \"NAND_2\" for hierarchy \"FOUR_BIT_1:dut_instance\|XOR_1:X0\|NAND_2:inst1\"" {  } { { "../../XOR_1/XOR_1.vhd" "inst1" { Text "D:/Quartus_prac/XOR_1/XOR_1.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717437365515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder FOUR_BIT_1:dut_instance\|FullAdder:F0 " "Elaborating entity \"FullAdder\" for hierarchy \"FOUR_BIT_1:dut_instance\|FullAdder:F0\"" {  } { { "FOUR_BIT_1.vhd" "F0" { Text "D:/Quartus_prac/4BIT_1/FOUR_BIT_1/FOUR_BIT_1.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717437365515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder FOUR_BIT_1:dut_instance\|FullAdder:F0\|HalfAdder:HA1 " "Elaborating entity \"HalfAdder\" for hierarchy \"FOUR_BIT_1:dut_instance\|FullAdder:F0\|HalfAdder:HA1\"" {  } { { "../FullAdder/FullAdder.vhd" "HA1" { Text "D:/Quartus_prac/4BIT_1/FullAdder/FullAdder.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717437365515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or2in FOUR_BIT_1:dut_instance\|FullAdder:F0\|Or2in:cmbn " "Elaborating entity \"Or2in\" for hierarchy \"FOUR_BIT_1:dut_instance\|FullAdder:F0\|Or2in:cmbn\"" {  } { { "../FullAdder/FullAdder.vhd" "cmbn" { Text "D:/Quartus_prac/4BIT_1/FullAdder/FullAdder.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717437365515 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717437365687 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717437365687 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717437365687 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717437365687 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717437365709 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 03 23:26:05 2024 " "Processing ended: Mon Jun 03 23:26:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717437365709 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717437365709 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717437365709 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717437365709 ""}
