# Reading E:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/ravin/Documents/GitHub/fpga_processor {C:/Users/ravin/Documents/GitHub/fpga_processor/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:44 on May 24,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ravin/Documents/GitHub/fpga_processor" C:/Users/ravin/Documents/GitHub/fpga_processor/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:01:44 on May 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/ravin/Documents/GitHub/fpga_processor/tb/ALU_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:57 on May 24,2021
# vlog -reportprogress 300 -work work C:/Users/ravin/Documents/GitHub/fpga_processor/tb/ALU_tb.v 
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 14:01:57 on May 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.ALU_tb
# vsim work.ALU_tb 
# Start time: 14:02:01 on May 24,2021
# Loading work.ALU_tb
# Loading work.ALU
add wave -position end  sim:/ALU_tb/clock
add wave -position end  sim:/ALU_tb/control
add wave -position end  sim:/ALU_tb/ac_in
add wave -position end  sim:/ALU_tb/bus_in
add wave -position end  sim:/ALU_tb/data_out
run -all
# Break key hit
# Break in Module ALU_tb at C:/Users/ravin/Documents/GitHub/fpga_processor/tb/ALU_tb.v line 15
# End time: 14:03:14 on May 24,2021, Elapsed time: 0:01:13
# Errors: 0, Warnings: 0
