<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/MCA/Stages/DispatchStage.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_cb45c0f3679d3f959ecd5a490a86aa87.html">MCA</a></li><li class="navelem"><a class="el" href="dir_999af61297cf0c12b9751b0d9cf75e5d.html">Stages</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">DispatchStage.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="DispatchStage_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===--------------------- DispatchStage.cpp --------------------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// This file models the dispatch component of an instruction pipeline.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/// The DispatchStage is responsible for updating instruction dependencies</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">/// and communicating to the simulated instruction scheduler that an instruction</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">/// is ready to be scheduled for execution.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DispatchStage_8h.html">llvm/MCA/Stages/DispatchStage.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="HWEventListener_8h.html">llvm/MCA/HWEventListener.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Scheduler_8h.html">llvm/MCA/HardwareUnits/Scheduler.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="DispatchStage_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   23</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;llvm-mca&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">namespace </span>mca {</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1DispatchStage.html#ad86d7a96f763205596d8770f8ebf5d6e">   28</a></span>&#160;<a class="code" href="classllvm_1_1mca_1_1DispatchStage.html#ad86d7a96f763205596d8770f8ebf5d6e">DispatchStage::DispatchStage</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;Subtarget,</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;                             <span class="keywordtype">unsigned</span> MaxDispatchWidth, <a class="code" href="structllvm_1_1mca_1_1RetireControlUnit.html">RetireControlUnit</a> &amp;R,</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;                             <a class="code" href="classllvm_1_1mca_1_1RegisterFile.html">RegisterFile</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>)</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    : DispatchWidth(MaxDispatchWidth), AvailableEntries(MaxDispatchWidth),</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;      CarryOver(0U), CarriedOver(), STI(Subtarget), RCU(R), PRF(F) {</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <span class="keywordflow">if</span> (!DispatchWidth)</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    DispatchWidth = Subtarget.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#af15578b4490afbb57377b0ee83d376bb">getSchedModel</a>().<a class="code" href="structllvm_1_1MCSchedModel.html#ac0f11354e854441ac5fefd72d91dd8ee">IssueWidth</a>;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;}</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="keywordtype">void</span> DispatchStage::notifyInstructionDispatched(<span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;<a class="code" href="Lint_8cpp.html#a7fb3c9caadeb0f7fe4828d380158d0f9">IR</a>,</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;                                                <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> UsedRegs,</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;                                                <span class="keywordtype">unsigned</span> UOps)<span class="keyword"> const </span>{</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;[E] Instruction Dispatched: #&quot;</span> &lt;&lt; IR &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  notifyEvent&lt;HWInstructionEvent&gt;(</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;      <a class="code" href="classllvm_1_1mca_1_1HWInstructionDispatchedEvent.html">HWInstructionDispatchedEvent</a>(IR, UsedRegs, UOps));</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;}</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keywordtype">bool</span> DispatchStage::checkPRF(<span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;IR)<span class="keyword"> const </span>{</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MCPhysReg, 4&gt;</a> RegDefs;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1WriteState.html">WriteState</a> &amp;RegDef : IR.<a class="code" href="classllvm_1_1mca_1_1InstRef.html#a5a0cd67f206af8d9232f102d40eb819c">getInstruction</a>()-&gt;<a class="code" href="classllvm_1_1mca_1_1InstructionBase.html#a578da6674f3eee2da3ed166254436041">getDefs</a>())</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    RegDefs.<a class="code" href="classllvm_1_1SmallVectorImpl.html#a396fcfee6914c76974b73c3d203da6a5">emplace_back</a>(RegDef.getRegisterID());</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7e54881d7b0838c37485e4c79d215d07">RegisterMask</a> = PRF.<a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#a334c8ec1d332c32d8c8d8cff78cc6deb">isAvailable</a>(RegDefs);</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="comment">// A mask with all zeroes means: register files are available.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="keywordflow">if</span> (RegisterMask) {</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    notifyEvent&lt;HWStallEvent&gt;(</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        <a class="code" href="classllvm_1_1mca_1_1HWStallEvent.html">HWStallEvent</a>(<a class="code" href="classllvm_1_1mca_1_1HWStallEvent.html#ae2a9fbbe845b11d6e6b420cc03b36bfea31e8e235a625ea33b7f1180e767e323f">HWStallEvent::RegisterFileStall</a>, IR));</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  }</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;}</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="keywordtype">bool</span> DispatchStage::checkRCU(<span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;IR)<span class="keyword"> const </span>{</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> NumMicroOps = IR.<a class="code" href="classllvm_1_1mca_1_1InstRef.html#a5a0cd67f206af8d9232f102d40eb819c">getInstruction</a>()-&gt;<a class="code" href="classllvm_1_1mca_1_1InstructionBase.html#a4087002e3862771c1973a3df268c97d3">getNumMicroOps</a>();</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="keywordflow">if</span> (RCU.<a class="code" href="structllvm_1_1mca_1_1RetireControlUnit.html#a1045f43a3f0d00f3f80ec787debe01eb">isAvailable</a>(NumMicroOps))</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  notifyEvent&lt;HWStallEvent&gt;(</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;      <a class="code" href="classllvm_1_1mca_1_1HWStallEvent.html">HWStallEvent</a>(<a class="code" href="classllvm_1_1mca_1_1HWStallEvent.html#ae2a9fbbe845b11d6e6b420cc03b36bfeab06703d068f494593920ff991c930a5e">HWStallEvent::RetireControlUnitStall</a>, IR));</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;}</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="keywordtype">bool</span> DispatchStage::canDispatch(<span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;IR)<span class="keyword"> const </span>{</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="keywordtype">bool</span> CanDispatch = checkRCU(IR);</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  CanDispatch &amp;= checkPRF(IR);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  CanDispatch &amp;= <a class="code" href="classllvm_1_1mca_1_1Stage.html#a5ae5aa19b925917430fcdc4ce6edd5ed">checkNextStage</a>(IR);</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="keywordflow">return</span> CanDispatch;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;}</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<a class="code" href="classllvm_1_1Error.html">Error</a> DispatchStage::dispatch(<a class="code" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> IR) {</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!CarryOver &amp;&amp; <span class="stringliteral">&quot;Cannot dispatch another instruction!&quot;</span>);</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <a class="code" href="classllvm_1_1mca_1_1Instruction.html">Instruction</a> &amp;IS = *IR.<a class="code" href="classllvm_1_1mca_1_1InstRef.html#a5a0cd67f206af8d9232f102d40eb819c">getInstruction</a>();</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1mca_1_1InstrDesc.html">InstrDesc</a> &amp;Desc = IS.<a class="code" href="classllvm_1_1mca_1_1InstructionBase.html#a5276abb57c57ab0e6279017e15917bb6">getDesc</a>();</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> NumMicroOps = IS.<a class="code" href="classllvm_1_1mca_1_1InstructionBase.html#a4087002e3862771c1973a3df268c97d3">getNumMicroOps</a>();</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="keywordflow">if</span> (NumMicroOps &gt; DispatchWidth) {</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AvailableEntries == DispatchWidth);</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    AvailableEntries = 0;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    CarryOver = NumMicroOps - DispatchWidth;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    CarriedOver = <a class="code" href="Lint_8cpp.html#a7fb3c9caadeb0f7fe4828d380158d0f9">IR</a>;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AvailableEntries &gt;= NumMicroOps);</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    AvailableEntries -= NumMicroOps;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  }</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="comment">// Check if this instructions ends the dispatch group.</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keywordflow">if</span> (Desc.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#ac48cd76230a5dfaaa9f3b839acab8f25">EndGroup</a>)</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    AvailableEntries = 0;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="comment">// Check if this is an optimizable reg-reg move.</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="keywordflow">if</span> (IS.<a class="code" href="classllvm_1_1mca_1_1InstructionBase.html#a1ad0ccb21af11c7ebe8f098874d0c440">isOptimizableMove</a>()) {</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(IS.<a class="code" href="classllvm_1_1mca_1_1InstructionBase.html#a578da6674f3eee2da3ed166254436041">getDefs</a>().size() == 1 &amp;&amp; <span class="stringliteral">&quot;Expected a single input!&quot;</span>);</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(IS.<a class="code" href="classllvm_1_1mca_1_1InstructionBase.html#abb810348bef9675e7095e6652e8d9ec7">getUses</a>().size() == 1 &amp;&amp; <span class="stringliteral">&quot;Expected a single output!&quot;</span>);</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="keywordflow">if</span> (PRF.<a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#a8f5e9720a8d6dff9e445745a342b9af8">tryEliminateMove</a>(IS.<a class="code" href="classllvm_1_1mca_1_1InstructionBase.html#a578da6674f3eee2da3ed166254436041">getDefs</a>()[0], IS.<a class="code" href="classllvm_1_1mca_1_1InstructionBase.html#abb810348bef9675e7095e6652e8d9ec7">getUses</a>()[0]))</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;      IS.<a class="code" href="classllvm_1_1mca_1_1Instruction.html#ac8e4feddfcf01317e6cab09ea59c606c">setEliminated</a>();</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  }</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="comment">// A dependency-breaking instruction doesn&#39;t have to wait on the register</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="comment">// input operands, and it is often optimized at register renaming stage.</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="comment">// Update RAW dependencies if this instruction is not a dependency-breaking</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="comment">// instruction. A dependency-breaking instruction is a zero-latency</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="comment">// instruction that doesn&#39;t consume hardware resources.</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="comment">// An example of dependency-breaking instruction on X86 is a zero-idiom XOR.</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="comment">// We also don&#39;t update data dependencies for instructions that have been</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="comment">// eliminated at register renaming stage.</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="keywordflow">if</span> (!IS.<a class="code" href="classllvm_1_1mca_1_1Instruction.html#a0fcf55600b7c6a8445759b4f84eb1fb3">isEliminated</a>()) {</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1mca_1_1ReadState.html">ReadState</a> &amp;RS : IS.<a class="code" href="classllvm_1_1mca_1_1InstructionBase.html#abb810348bef9675e7095e6652e8d9ec7">getUses</a>())</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;      PRF.<a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#aa27ad78489e8c685d427e45e6c4bc14d">addRegisterRead</a>(RS, STI);</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  }</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="comment">// By default, a dependency-breaking zero-idiom is expected to be optimized</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="comment">// at register renaming stage. That means, no physical register is allocated</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="comment">// to the instruction.</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 4&gt;</a> RegisterFiles(PRF.<a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#a51c3696cb86065fccf0e3fed349f1bdd">getNumRegisterFiles</a>());</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1mca_1_1WriteState.html">WriteState</a> &amp;WS : IS.<a class="code" href="classllvm_1_1mca_1_1InstructionBase.html#a578da6674f3eee2da3ed166254436041">getDefs</a>())</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    PRF.<a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#a25dd8effff24d6d3273181f469154ee5">addRegisterWrite</a>(<a class="code" href="classllvm_1_1mca_1_1WriteRef.html">WriteRef</a>(IR.<a class="code" href="classllvm_1_1mca_1_1InstRef.html#a8e78d8ab932fbc4550b2f7c96c585d49">getSourceIndex</a>(), &amp;WS), RegisterFiles);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="comment">// Reserve entries in the reorder buffer.</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="keywordtype">unsigned</span> RCUTokenID = RCU.<a class="code" href="structllvm_1_1mca_1_1RetireControlUnit.html#ad03428817244b060d06091dca8afdd9e">dispatch</a>(IR);</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="comment">// Notify the instruction that it has been dispatched.</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  IS.<a class="code" href="classllvm_1_1mca_1_1Instruction.html#ad874289921c7bad356c315a1e45c3871">dispatch</a>(RCUTokenID);</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="comment">// Notify listeners of the &quot;instruction dispatched&quot; event,</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="comment">// and move IR to the next stage.</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  notifyInstructionDispatched(IR, RegisterFiles,</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                              std::min(DispatchWidth, NumMicroOps));</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1mca_1_1Stage.html#a5816a1de7e5ac29482ac337385e120c2">moveToTheNextStage</a>(IR);</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;}</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1DispatchStage.html#a1e7c65a5cb4d8ee833952610b5f74b8f">  138</a></span>&#160;<a class="code" href="classllvm_1_1Error.html">Error</a> <a class="code" href="classllvm_1_1mca_1_1DispatchStage.html#a1e7c65a5cb4d8ee833952610b5f74b8f">DispatchStage::cycleStart</a>() {</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  PRF.<a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#a55d698cb7776a4b4a824bd6450662e94">cycleStart</a>();</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <span class="keywordflow">if</span> (!CarryOver) {</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    AvailableEntries = DispatchWidth;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ErrorSuccess.html">ErrorSuccess</a>();</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  }</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  AvailableEntries = CarryOver &gt;= DispatchWidth ? 0 : DispatchWidth - CarryOver;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="keywordtype">unsigned</span> DispatchedOpcodes = DispatchWidth - AvailableEntries;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  CarryOver -= DispatchedOpcodes;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CarriedOver &amp;&amp; <span class="stringliteral">&quot;Invalid dispatched instruction&quot;</span>);</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 8&gt;</a> RegisterFiles(PRF.<a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#a51c3696cb86065fccf0e3fed349f1bdd">getNumRegisterFiles</a>(), 0U);</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  notifyInstructionDispatched(CarriedOver, RegisterFiles, DispatchedOpcodes);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="keywordflow">if</span> (!CarryOver)</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    CarriedOver = <a class="code" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a>();</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ErrorSuccess.html">ErrorSuccess</a>();</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;}</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1DispatchStage.html#ab376c6cdb1b9803565f1279410fc330f">  158</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1mca_1_1DispatchStage.html#ab376c6cdb1b9803565f1279410fc330f">DispatchStage::isAvailable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;IR)<span class="keyword"> const </span>{</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1Instruction.html">Instruction</a> &amp;Inst = *IR.<a class="code" href="classllvm_1_1mca_1_1InstRef.html#a5a0cd67f206af8d9232f102d40eb819c">getInstruction</a>();</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="keywordtype">unsigned</span> NumMicroOps = Inst.<a class="code" href="classllvm_1_1mca_1_1InstructionBase.html#a4087002e3862771c1973a3df268c97d3">getNumMicroOps</a>();</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1mca_1_1InstrDesc.html">InstrDesc</a> &amp;Desc = Inst.<a class="code" href="classllvm_1_1mca_1_1InstructionBase.html#a5276abb57c57ab0e6279017e15917bb6">getDesc</a>();</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1cl.html#a492234b10e0c5918d72a3a15a6f0fa6eafb49e6d343a4ce63c7048a222586cc9e">Required</a> = std::min(NumMicroOps, DispatchWidth);</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="keywordflow">if</span> (Required &gt; AvailableEntries)</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="keywordflow">if</span> (Desc.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#a230cb0f14aeeffc2c9b3b8161d67da4e">BeginGroup</a> &amp;&amp; AvailableEntries != DispatchWidth)</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="comment">// The dispatch logic doesn&#39;t internally buffer instructions.  It only accepts</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="comment">// instructions that can be successfully moved to the next stage during this</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="comment">// same cycle.</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="keywordflow">return</span> canDispatch(IR);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;}</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1DispatchStage.html#ad34ac262470372100379c302abe5b54f">  175</a></span>&#160;<a class="code" href="classllvm_1_1Error.html">Error</a> <a class="code" href="classllvm_1_1mca_1_1DispatchStage.html#ad34ac262470372100379c302abe5b54f">DispatchStage::execute</a>(<a class="code" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;IR) {</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(canDispatch(IR) &amp;&amp; <span class="stringliteral">&quot;Cannot dispatch another instruction!&quot;</span>);</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="keywordflow">return</span> dispatch(IR);</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;}</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1DispatchStage.html#a80e9a3e9c43518a370d7ce7f8be9af17">  181</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1mca_1_1DispatchStage.html#a80e9a3e9c43518a370d7ce7f8be9af17">DispatchStage::dump</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  PRF.<a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#a2055c0850627bf2b455c883667b78f3d">dump</a>();</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  RCU.<a class="code" href="structllvm_1_1mca_1_1RetireControlUnit.html#ab9754ca17ca12f24c9e82dc0d87f50f2">dump</a>();</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;}</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;} <span class="comment">// namespace mca</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;} <span class="comment">// namespace llvm</span></div><div class="ttc" id="classllvm_1_1mca_1_1InstRef_html_a5a0cd67f206af8d9232f102d40eb819c"><div class="ttname"><a href="classllvm_1_1mca_1_1InstRef.html#a5a0cd67f206af8d9232f102d40eb819c">llvm::mca::InstRef::getInstruction</a></div><div class="ttdeci">Instruction * getInstruction()</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00576">Instruction.h:576</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_a396fcfee6914c76974b73c3d203da6a5"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#a396fcfee6914c76974b73c3d203da6a5">llvm::SmallVectorImpl::emplace_back</a></div><div class="ttdeci">reference emplace_back(ArgTypes &amp;&amp;... Args)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00641">SmallVector.h:641</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1HWStallEvent_html_ae2a9fbbe845b11d6e6b420cc03b36bfea31e8e235a625ea33b7f1180e767e323f"><div class="ttname"><a href="classllvm_1_1mca_1_1HWStallEvent.html#ae2a9fbbe845b11d6e6b420cc03b36bfea31e8e235a625ea33b7f1180e767e323f">llvm::mca::HWStallEvent::RegisterFileStall</a></div><div class="ttdef"><b>Definition:</b> <a href="HWEventListener_8h_source.html#l00110">HWEventListener.h:110</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1Instruction_html"><div class="ttname"><a href="classllvm_1_1mca_1_1Instruction.html">llvm::mca::Instruction</a></div><div class="ttdoc">An instruction propagated through the simulated instruction pipeline. </div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00445">Instruction.h:445</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1RegisterFile_html_a2055c0850627bf2b455c883667b78f3d"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a2055c0850627bf2b455c883667b78f3d">llvm::mca::RegisterFile::dump</a></div><div class="ttdeci">void dump() const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00475">RegisterFile.cpp:475</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1RegisterFile_html_a25dd8effff24d6d3273181f469154ee5"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a25dd8effff24d6d3273181f469154ee5">llvm::mca::RegisterFile::addRegisterWrite</a></div><div class="ttdeci">void addRegisterWrite(WriteRef Write, MutableArrayRef&lt; unsigned &gt; UsedPhysRegs)</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00147">RegisterFile.cpp:147</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1DispatchStage_html_a80e9a3e9c43518a370d7ce7f8be9af17"><div class="ttname"><a href="classllvm_1_1mca_1_1DispatchStage.html#a80e9a3e9c43518a370d7ce7f8be9af17">llvm::mca::DispatchStage::dump</a></div><div class="ttdeci">void dump() const</div><div class="ttdef"><b>Definition:</b> <a href="DispatchStage_8cpp_source.html#l00181">DispatchStage.cpp:181</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_ac0f11354e854441ac5fefd72d91dd8ee"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#ac0f11354e854441ac5fefd72d91dd8ee">llvm::MCSchedModel::IssueWidth</a></div><div class="ttdeci">unsigned IssueWidth</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00256">MCSchedule.h:256</a></div></div>
<div class="ttc" id="classllvm_1_1ErrorSuccess_html"><div class="ttname"><a href="classllvm_1_1ErrorSuccess.html">llvm::ErrorSuccess</a></div><div class="ttdoc">Subclass of Error for the sole purpose of identifying the success path in the type system...</div><div class="ttdef"><b>Definition:</b> <a href="Support_2Error_8h_source.html#l00324">Error.h:324</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1RegisterFile_html_a51c3696cb86065fccf0e3fed349f1bdd"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a51c3696cb86065fccf0e3fed349f1bdd">llvm::mca::RegisterFile::getNumRegisterFiles</a></div><div class="ttdeci">unsigned getNumRegisterFiles() const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8h_source.html#l00226">RegisterFile.h:226</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1Stage_html_a5ae5aa19b925917430fcdc4ce6edd5ed"><div class="ttname"><a href="classllvm_1_1mca_1_1Stage.html#a5ae5aa19b925917430fcdc4ce6edd5ed">llvm::mca::Stage::checkNextStage</a></div><div class="ttdeci">bool checkNextStage(const InstRef &amp;IR) const</div><div class="ttdef"><b>Definition:</b> <a href="Stage_8h_source.html#l00062">Stage.h:62</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1InstrDesc_html_a230cb0f14aeeffc2c9b3b8161d67da4e"><div class="ttname"><a href="structllvm_1_1mca_1_1InstrDesc.html#a230cb0f14aeeffc2c9b3b8161d67da4e">llvm::mca::InstrDesc::BeginGroup</a></div><div class="ttdeci">bool BeginGroup</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00376">Instruction.h:376</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_a33ece1ef8074506a15d7f86eb76dbae6"><div class="ttname"><a href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a></div><div class="ttdeci">F(f)</div></div>
<div class="ttc" id="classllvm_1_1mca_1_1InstRef_html"><div class="ttname"><a href="classllvm_1_1mca_1_1InstRef.html">llvm::mca::InstRef</a></div><div class="ttdoc">An InstRef contains both a SourceMgr index and Instruction pair. </div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00562">Instruction.h:562</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1InstrDesc_html_ac48cd76230a5dfaaa9f3b839acab8f25"><div class="ttname"><a href="structllvm_1_1mca_1_1InstrDesc.html#ac48cd76230a5dfaaa9f3b839acab8f25">llvm::mca::InstrDesc::EndGroup</a></div><div class="ttdeci">bool EndGroup</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00377">Instruction.h:377</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1InstRef_html_a8e78d8ab932fbc4550b2f7c96c585d49"><div class="ttname"><a href="classllvm_1_1mca_1_1InstRef.html#a8e78d8ab932fbc4550b2f7c96c585d49">llvm::mca::InstRef::getSourceIndex</a></div><div class="ttdeci">unsigned getSourceIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00575">Instruction.h:575</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1RegisterFile_html_a334c8ec1d332c32d8c8d8cff78cc6deb"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a334c8ec1d332c32d8c8d8cff78cc6deb">llvm::mca::RegisterFile::isAvailable</a></div><div class="ttdeci">unsigned isAvailable(ArrayRef&lt; MCPhysReg &gt; Regs) const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00427">RegisterFile.cpp:427</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1InstructionBase_html_a578da6674f3eee2da3ed166254436041"><div class="ttname"><a href="classllvm_1_1mca_1_1InstructionBase.html#a578da6674f3eee2da3ed166254436041">llvm::mca::InstructionBase::getDefs</a></div><div class="ttdeci">SmallVectorImpl&lt; WriteState &gt; &amp; getDefs()</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00414">Instruction.h:414</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1RetireControlUnit_html"><div class="ttname"><a href="structllvm_1_1mca_1_1RetireControlUnit.html">llvm::mca::RetireControlUnit</a></div><div class="ttdoc">This class tracks which instructions are in-flight (i.e., dispatched but not retired) in the OoO back...</div><div class="ttdef"><b>Definition:</b> <a href="RetireControlUnit_8h_source.html#l00036">RetireControlUnit.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1ReadState_html"><div class="ttname"><a href="classllvm_1_1mca_1_1ReadState.html">llvm::mca::ReadState</a></div><div class="ttdoc">Tracks register operand latency in cycles. </div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00227">Instruction.h:227</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1HWInstructionDispatchedEvent_html"><div class="ttname"><a href="classllvm_1_1mca_1_1HWInstructionDispatchedEvent.html">llvm::mca::HWInstructionDispatchedEvent</a></div><div class="ttdef"><b>Definition:</b> <a href="HWEventListener_8h_source.html#l00072">HWEventListener.h:72</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1Instruction_html_a0fcf55600b7c6a8445759b4f84eb1fb3"><div class="ttname"><a href="classllvm_1_1mca_1_1Instruction.html#a0fcf55600b7c6a8445759b4f84eb1fb3">llvm::mca::Instruction::isEliminated</a></div><div class="ttdeci">bool isEliminated() const</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00533">Instruction.h:533</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a492234b10e0c5918d72a3a15a6f0fa6eafb49e6d343a4ce63c7048a222586cc9e"><div class="ttname"><a href="namespacellvm_1_1cl.html#a492234b10e0c5918d72a3a15a6f0fa6eafb49e6d343a4ce63c7048a222586cc9e">llvm::cl::Required</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00126">CommandLine.h:126</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt; unsigned &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1DispatchStage_html_a1e7c65a5cb4d8ee833952610b5f74b8f"><div class="ttname"><a href="classllvm_1_1mca_1_1DispatchStage.html#a1e7c65a5cb4d8ee833952610b5f74b8f">llvm::mca::DispatchStage::cycleStart</a></div><div class="ttdeci">Error cycleStart() override</div><div class="ttdoc">Called once at the start of each cycle. </div><div class="ttdef"><b>Definition:</b> <a href="DispatchStage_8cpp_source.html#l00138">DispatchStage.cpp:138</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1InstructionBase_html_a4087002e3862771c1973a3df268c97d3"><div class="ttname"><a href="classllvm_1_1mca_1_1InstructionBase.html#a4087002e3862771c1973a3df268c97d3">llvm::mca::InstructionBase::getNumMicroOps</a></div><div class="ttdeci">unsigned getNumMicroOps() const</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00421">Instruction.h:421</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdoc">MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00128">MCRegisterInfo.h:128</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1InstructionBase_html_a5276abb57c57ab0e6279017e15917bb6"><div class="ttname"><a href="classllvm_1_1mca_1_1InstructionBase.html#a5276abb57c57ab0e6279017e15917bb6">llvm::mca::InstructionBase::getDesc</a></div><div class="ttdeci">const InstrDesc &amp; getDesc() const</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00418">Instruction.h:418</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1RetireControlUnit_html_ad03428817244b060d06091dca8afdd9e"><div class="ttname"><a href="structllvm_1_1mca_1_1RetireControlUnit.html#ad03428817244b060d06091dca8afdd9e">llvm::mca::RetireControlUnit::dispatch</a></div><div class="ttdeci">unsigned dispatch(const InstRef &amp;IS)</div><div class="ttdef"><b>Definition:</b> <a href="RetireControlUnit_8cpp_source.html#l00041">RetireControlUnit.cpp:41</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1RegisterFile_html"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html">llvm::mca::RegisterFile</a></div><div class="ttdoc">Manages hardware register files, and tracks register definitions for register renaming purposes...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8h_source.html#l00036">RegisterFile.h:36</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1RetireControlUnit_html_ab9754ca17ca12f24c9e82dc0d87f50f2"><div class="ttname"><a href="structllvm_1_1mca_1_1RetireControlUnit.html#ab9754ca17ca12f24c9e82dc0d87f50f2">llvm::mca::RetireControlUnit::dump</a></div><div class="ttdeci">void dump() const</div><div class="ttdef"><b>Definition:</b> <a href="RetireControlUnit_8cpp_source.html#l00093">RetireControlUnit.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1InstructionBase_html_abb810348bef9675e7095e6652e8d9ec7"><div class="ttname"><a href="classllvm_1_1mca_1_1InstructionBase.html#abb810348bef9675e7095e6652e8d9ec7">llvm::mca::InstructionBase::getUses</a></div><div class="ttdeci">SmallVectorImpl&lt; ReadState &gt; &amp; getUses()</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00416">Instruction.h:416</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1Instruction_html_ad874289921c7bad356c315a1e45c3871"><div class="ttname"><a href="classllvm_1_1mca_1_1Instruction.html#ad874289921c7bad356c315a1e45c3871">llvm::mca::Instruction::dispatch</a></div><div class="ttdeci">void dispatch(unsigned RCUTokenID)</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8cpp_source.html#l00158">Instruction.cpp:158</a></div></div>
<div class="ttc" id="HWEventListener_8h_html"><div class="ttname"><a href="HWEventListener_8h.html">HWEventListener.h</a></div><div class="ttdoc">This file defines the main interface for hardware event listeners. </div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a &amp;#39;vector&amp;#39; (really, a variable-sized array), optimized for the case when the array is small...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1WriteState_html"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteState.html">llvm::mca::WriteState</a></div><div class="ttdoc">Tracks uses of a register definition (e.g. </div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00099">Instruction.h:99</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1WriteRef_html"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html">llvm::mca::WriteRef</a></div><div class="ttdoc">A reference to a register write. </div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00602">Instruction.h:602</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1Instruction_html_ac8e4feddfcf01317e6cab09ea59c606c"><div class="ttname"><a href="classllvm_1_1mca_1_1Instruction.html#ac8e4feddfcf01317e6cab09ea59c606c">llvm::mca::Instruction::setEliminated</a></div><div class="ttdeci">void setEliminated()</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00537">Instruction.h:537</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1InstructionBase_html_a1ad0ccb21af11c7ebe8f098874d0c440"><div class="ttname"><a href="classllvm_1_1mca_1_1InstructionBase.html#a1ad0ccb21af11c7ebe8f098874d0c440">llvm::mca::InstructionBase::isOptimizableMove</a></div><div class="ttdeci">bool isOptimizableMove() const</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00436">Instruction.h:436</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1Stage_html_a5816a1de7e5ac29482ac337385e120c2"><div class="ttname"><a href="classllvm_1_1mca_1_1Stage.html#a5816a1de7e5ac29482ac337385e120c2">llvm::mca::Stage::moveToTheNextStage</a></div><div class="ttdeci">Error moveToTheNextStage(InstRef &amp;IR)</div><div class="ttdoc">Called when an instruction is ready to move the next pipeline stage. </div><div class="ttdef"><b>Definition:</b> <a href="Stage_8h_source.html#l00070">Stage.h:70</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1InstrDesc_html"><div class="ttname"><a href="structllvm_1_1mca_1_1InstrDesc.html">llvm::mca::InstrDesc</a></div><div class="ttdoc">An instruction descriptor. </div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00348">Instruction.h:348</a></div></div>
<div class="ttc" id="DispatchStage_8h_html"><div class="ttname"><a href="DispatchStage_8h.html">DispatchStage.h</a></div><div class="ttdoc">This file models the dispatch component of an instruction pipeline. </div></div>
<div class="ttc" id="classllvm_1_1mca_1_1HWStallEvent_html_ae2a9fbbe845b11d6e6b420cc03b36bfeab06703d068f494593920ff991c930a5e"><div class="ttname"><a href="classllvm_1_1mca_1_1HWStallEvent.html#ae2a9fbbe845b11d6e6b420cc03b36bfeab06703d068f494593920ff991c930a5e">llvm::mca::HWStallEvent::RetireControlUnitStall</a></div><div class="ttdef"><b>Definition:</b> <a href="HWEventListener_8h_source.html#l00111">HWEventListener.h:111</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1DispatchStage_html_ad86d7a96f763205596d8770f8ebf5d6e"><div class="ttname"><a href="classllvm_1_1mca_1_1DispatchStage.html#ad86d7a96f763205596d8770f8ebf5d6e">llvm::mca::DispatchStage::DispatchStage</a></div><div class="ttdeci">DispatchStage(const MCSubtargetInfo &amp;Subtarget, const MCRegisterInfo &amp;MRI, unsigned MaxDispatchWidth, RetireControlUnit &amp;R, RegisterFile &amp;F)</div><div class="ttdef"><b>Definition:</b> <a href="DispatchStage_8cpp_source.html#l00028">DispatchStage.cpp:28</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1RetireControlUnit_html_a1045f43a3f0d00f3f80ec787debe01eb"><div class="ttname"><a href="structllvm_1_1mca_1_1RetireControlUnit.html#a1045f43a3f0d00f3f80ec787debe01eb">llvm::mca::RetireControlUnit::isAvailable</a></div><div class="ttdeci">bool isAvailable(unsigned Quantity=1) const</div><div class="ttdef"><b>Definition:</b> <a href="RetireControlUnit_8h_source.html#l00084">RetireControlUnit.h:84</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1RegisterFile_html_aa27ad78489e8c685d427e45e6c4bc14d"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#aa27ad78489e8c685d427e45e6c4bc14d">llvm::mca::RegisterFile::addRegisterRead</a></div><div class="ttdeci">void addRegisterRead(ReadState &amp;RS, const MCSubtargetInfo &amp;STI) const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00398">RegisterFile.cpp:398</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00074">MCSubtargetInfo.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1RegisterFile_html_a8f5e9720a8d6dff9e445745a342b9af8"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a8f5e9720a8d6dff9e445745a342b9af8">llvm::mca::RegisterFile::tryEliminateMove</a></div><div class="ttdeci">bool tryEliminateMove(WriteState &amp;WS, ReadState &amp;RS)</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00291">RegisterFile.cpp:291</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1DispatchStage_html_ad34ac262470372100379c302abe5b54f"><div class="ttname"><a href="classllvm_1_1mca_1_1DispatchStage.html#ad34ac262470372100379c302abe5b54f">llvm::mca::DispatchStage::execute</a></div><div class="ttdeci">Error execute(InstRef &amp;IR) override</div><div class="ttdoc">The primary action that this stage performs on instruction IR. </div><div class="ttdef"><b>Definition:</b> <a href="DispatchStage_8cpp_source.html#l00175">DispatchStage.cpp:175</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a7e54881d7b0838c37485e4c79d215d07"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7e54881d7b0838c37485e4c79d215d07">llvm::ISD::RegisterMask</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00061">ISDOpcodes.h:61</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1Error_html"><div class="ttname"><a href="classllvm_1_1Error.html">llvm::Error</a></div><div class="ttdoc">Lightweight error class with error context and mandatory checking. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2Error_8h_source.html#l00157">Error.h:157</a></div></div>
<div class="ttc" id="Scheduler_8h_html"><div class="ttname"><a href="Scheduler_8h.html">Scheduler.h</a></div><div class="ttdoc">A scheduler for Processor Resource Units and Processor Resource Groups. </div></div>
<div class="ttc" id="Debug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="Lint_8cpp_html_a7fb3c9caadeb0f7fe4828d380158d0f9"><div class="ttname"><a href="Lint_8cpp.html#a7fb3c9caadeb0f7fe4828d380158d0f9">IR</a></div><div class="ttdeci">Statically lint checks LLVM IR</div><div class="ttdef"><b>Definition:</b> <a href="Lint_8cpp_source.html#l00193">Lint.cpp:193</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_af15578b4490afbb57377b0ee83d376bb"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#af15578b4490afbb57377b0ee83d376bb">llvm::MCSubtargetInfo::getSchedModel</a></div><div class="ttdeci">const MCSchedModel &amp; getSchedModel() const</div><div class="ttdoc">Get the machine model for this subtarget&amp;#39;s CPU. </div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00156">MCSubtargetInfo.h:156</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1RegisterFile_html_a55d698cb7776a4b4a824bd6450662e94"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a55d698cb7776a4b4a824bd6450662e94">llvm::mca::RegisterFile::cycleStart</a></div><div class="ttdeci">void cycleStart()</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00061">RegisterFile.cpp:61</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1DispatchStage_html_ab376c6cdb1b9803565f1279410fc330f"><div class="ttname"><a href="classllvm_1_1mca_1_1DispatchStage.html#ab376c6cdb1b9803565f1279410fc330f">llvm::mca::DispatchStage::isAvailable</a></div><div class="ttdeci">bool isAvailable(const InstRef &amp;IR) const override</div><div class="ttdoc">Returns true if it can execute IR during this cycle. </div><div class="ttdef"><b>Definition:</b> <a href="DispatchStage_8cpp_source.html#l00158">DispatchStage.cpp:158</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1HWStallEvent_html"><div class="ttname"><a href="classllvm_1_1mca_1_1HWStallEvent.html">llvm::mca::HWStallEvent</a></div><div class="ttdef"><b>Definition:</b> <a href="HWEventListener_8h_source.html#l00105">HWEventListener.h:105</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:10:59 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
