###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       408820   # Number of WRITE/WRITEP commands
num_reads_done                 =       721125   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       576587   # Number of read row buffer hits
num_read_cmds                  =       721127   # Number of READ/READP commands
num_writes_done                =       408844   # Number of read requests issued
num_write_row_hits             =       306940   # Number of write row buffer hits
num_act_cmds                   =       247506   # Number of ACT commands
num_pre_cmds                   =       247481   # Number of PRE commands
num_ondemand_pres              =       221917   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9529851   # Cyles of rank active rank.0
rank_active_cycles.1           =      9340611   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       470149   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       659389   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1065564   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9530   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3088   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2761   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4049   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5361   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         8788   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         7973   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          855   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          510   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21514   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          132   # Write cmd latency (cycles)
write_latency[20-39]           =         1651   # Write cmd latency (cycles)
write_latency[40-59]           =         2555   # Write cmd latency (cycles)
write_latency[60-79]           =         5310   # Write cmd latency (cycles)
write_latency[80-99]           =         9789   # Write cmd latency (cycles)
write_latency[100-119]         =        12976   # Write cmd latency (cycles)
write_latency[120-139]         =        18278   # Write cmd latency (cycles)
write_latency[140-159]         =        22496   # Write cmd latency (cycles)
write_latency[160-179]         =        25579   # Write cmd latency (cycles)
write_latency[180-199]         =        27003   # Write cmd latency (cycles)
write_latency[200-]            =       283051   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       252562   # Read request latency (cycles)
read_latency[40-59]            =        89682   # Read request latency (cycles)
read_latency[60-79]            =        93470   # Read request latency (cycles)
read_latency[80-99]            =        34946   # Read request latency (cycles)
read_latency[100-119]          =        26490   # Read request latency (cycles)
read_latency[120-139]          =        22432   # Read request latency (cycles)
read_latency[140-159]          =        17494   # Read request latency (cycles)
read_latency[160-179]          =        14393   # Read request latency (cycles)
read_latency[180-199]          =        12331   # Read request latency (cycles)
read_latency[200-]             =       157322   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.04083e+09   # Write energy
read_energy                    =  2.90758e+09   # Read energy
act_energy                     =  6.77176e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.25672e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.16507e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.94663e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.82854e+09   # Active standby energy rank.1
average_read_latency           =      157.746   # Average read request latency (cycles)
average_interarrival           =      8.84961   # Average request interarrival latency (cycles)
total_energy                   =  1.86476e+10   # Total energy (pJ)
average_power                  =      1864.76   # Average power (mW)
average_bandwidth              =       9.6424   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       381236   # Number of WRITE/WRITEP commands
num_reads_done                 =       689188   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       585528   # Number of read row buffer hits
num_read_cmds                  =       689192   # Number of READ/READP commands
num_writes_done                =       381265   # Number of read requests issued
num_write_row_hits             =       310655   # Number of write row buffer hits
num_act_cmds                   =       175039   # Number of ACT commands
num_pre_cmds                   =       175013   # Number of PRE commands
num_ondemand_pres              =       151065   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9471086   # Cyles of rank active rank.0
rank_active_cycles.1           =      9415657   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       528914   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       584343   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1003040   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12453   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3201   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2759   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3993   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5485   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         8810   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         7845   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          900   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          488   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21514   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          119   # Write cmd latency (cycles)
write_latency[20-39]           =         1914   # Write cmd latency (cycles)
write_latency[40-59]           =         3705   # Write cmd latency (cycles)
write_latency[60-79]           =         8253   # Write cmd latency (cycles)
write_latency[80-99]           =        14358   # Write cmd latency (cycles)
write_latency[100-119]         =        17901   # Write cmd latency (cycles)
write_latency[120-139]         =        21777   # Write cmd latency (cycles)
write_latency[140-159]         =        23779   # Write cmd latency (cycles)
write_latency[160-179]         =        25243   # Write cmd latency (cycles)
write_latency[180-199]         =        24759   # Write cmd latency (cycles)
write_latency[200-]            =       239428   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       287732   # Read request latency (cycles)
read_latency[40-59]            =        94767   # Read request latency (cycles)
read_latency[60-79]            =        82660   # Read request latency (cycles)
read_latency[80-99]            =        33106   # Read request latency (cycles)
read_latency[100-119]          =        24249   # Read request latency (cycles)
read_latency[120-139]          =        19804   # Read request latency (cycles)
read_latency[140-159]          =        14734   # Read request latency (cycles)
read_latency[160-179]          =        11875   # Read request latency (cycles)
read_latency[180-199]          =         9700   # Read request latency (cycles)
read_latency[200-]             =       110560   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.90313e+09   # Write energy
read_energy                    =  2.77882e+09   # Read energy
act_energy                     =  4.78907e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.53879e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.80485e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90996e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.87537e+09   # Active standby energy rank.1
average_read_latency           =      125.586   # Average read request latency (cycles)
average_interarrival           =      9.34153   # Average request interarrival latency (cycles)
total_energy                   =  1.81852e+10   # Total energy (pJ)
average_power                  =      1818.52   # Average power (mW)
average_bandwidth              =      9.13453   # Average bandwidth
