# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# Block Designs: bd/design_1/design_1.bd
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1 || ORIG_REF_NAME==design_1} -quiet] -quiet

# IP: bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_processing_system7_0_0 || ORIG_REF_NAME==design_1_processing_system7_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_InputLayer_0_0/design_1_InputLayer_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_InputLayer_0_0 || ORIG_REF_NAME==design_1_InputLayer_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_InputLayer_0_bram_0/design_1_InputLayer_0_bram_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_InputLayer_0_bram_0 || ORIG_REF_NAME==design_1_InputLayer_0_bram_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_InputLayer_0_bram_0_0/design_1_InputLayer_0_bram_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_InputLayer_0_bram_0_0 || ORIG_REF_NAME==design_1_InputLayer_0_bram_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_xbar_1 || ORIG_REF_NAME==design_1_xbar_1} -quiet] -quiet

# IP: bd/design_1/ip/design_1_ps7_0_axi_periph_0/design_1_ps7_0_axi_periph_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_ps7_0_axi_periph_0 || ORIG_REF_NAME==design_1_ps7_0_axi_periph_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_rst_ps7_0_100M_0 || ORIG_REF_NAME==design_1_rst_ps7_0_100M_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_xbar_0 || ORIG_REF_NAME==design_1_xbar_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axi_mem_intercon_0/design_1_axi_mem_intercon_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axi_mem_intercon_0 || ORIG_REF_NAME==design_1_axi_mem_intercon_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_conv_combined_0_0/design_1_conv_combined_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_conv_combined_0_0 || ORIG_REF_NAME==design_1_conv_combined_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_conv_combined_0_bram_0/design_1_conv_combined_0_bram_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_conv_combined_0_bram_0 || ORIG_REF_NAME==design_1_conv_combined_0_bram_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_conv_combined_0_bram_0_0/design_1_conv_combined_0_bram_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_conv_combined_0_bram_0_0 || ORIG_REF_NAME==design_1_conv_combined_0_bram_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_relu_combined_0_0/design_1_relu_combined_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_relu_combined_0_0 || ORIG_REF_NAME==design_1_relu_combined_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_relu_combined_0_bram_0/design_1_relu_combined_0_bram_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_relu_combined_0_bram_0 || ORIG_REF_NAME==design_1_relu_combined_0_bram_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_relu_combined_0_bram_0_0/design_1_relu_combined_0_bram_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_relu_combined_0_bram_0_0 || ORIG_REF_NAME==design_1_relu_combined_0_bram_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_conv_combined_1_0/design_1_conv_combined_1_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_conv_combined_1_0 || ORIG_REF_NAME==design_1_conv_combined_1_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_conv_combined_1_bram_0/design_1_conv_combined_1_bram_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_conv_combined_1_bram_0 || ORIG_REF_NAME==design_1_conv_combined_1_bram_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_conv_combined_1_bram_0_0/design_1_conv_combined_1_bram_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_conv_combined_1_bram_0_0 || ORIG_REF_NAME==design_1_conv_combined_1_bram_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_relu_combined_1_0/design_1_relu_combined_1_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_relu_combined_1_0 || ORIG_REF_NAME==design_1_relu_combined_1_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_relu_combined_1_bram_0/design_1_relu_combined_1_bram_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_relu_combined_1_bram_0 || ORIG_REF_NAME==design_1_relu_combined_1_bram_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_relu_combined_1_bram_0_0/design_1_relu_combined_1_bram_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_relu_combined_1_bram_0_0 || ORIG_REF_NAME==design_1_relu_combined_1_bram_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_fcc_combined_0_bram_0/design_1_fcc_combined_0_bram_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_fcc_combined_0_bram_0 || ORIG_REF_NAME==design_1_fcc_combined_0_bram_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_fcc_combined_0_bram_0_0/design_1_fcc_combined_0_bram_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_fcc_combined_0_bram_0_0 || ORIG_REF_NAME==design_1_fcc_combined_0_bram_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_relu_combined_2_0/design_1_relu_combined_2_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_relu_combined_2_0 || ORIG_REF_NAME==design_1_relu_combined_2_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_relu_combined_2_bram_0/design_1_relu_combined_2_bram_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_relu_combined_2_bram_0 || ORIG_REF_NAME==design_1_relu_combined_2_bram_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_relu_combined_2_bram_0_0/design_1_relu_combined_2_bram_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_relu_combined_2_bram_0_0 || ORIG_REF_NAME==design_1_relu_combined_2_bram_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_fcc_combined_1_bram_0/design_1_fcc_combined_1_bram_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_fcc_combined_1_bram_0 || ORIG_REF_NAME==design_1_fcc_combined_1_bram_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_fcc_combined_1_bram_0_0/design_1_fcc_combined_1_bram_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_fcc_combined_1_bram_0_0 || ORIG_REF_NAME==design_1_fcc_combined_1_bram_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_relu_combined_3_0/design_1_relu_combined_3_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_relu_combined_3_0 || ORIG_REF_NAME==design_1_relu_combined_3_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_relu4_bram_0/design_1_relu4_bram_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_relu4_bram_0 || ORIG_REF_NAME==design_1_relu4_bram_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_relu4_bram_0_0/design_1_relu4_bram_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_relu4_bram_0_0 || ORIG_REF_NAME==design_1_relu4_bram_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_fcc_combined_0_bram_1/design_1_fcc_combined_0_bram_1.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_fcc_combined_0_bram_1 || ORIG_REF_NAME==design_1_fcc_combined_0_bram_1} -quiet] -quiet

# IP: bd/design_1/ip/design_1_fcc_combined_0_bram_0_1/design_1_fcc_combined_0_bram_0_1.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_fcc_combined_0_bram_0_1 || ORIG_REF_NAME==design_1_fcc_combined_0_bram_0_1} -quiet] -quiet

# IP: bd/design_1/ip/design_1_loss_derivative_0_0/design_1_loss_derivative_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_loss_derivative_0_0 || ORIG_REF_NAME==design_1_loss_derivative_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_update_weights_0_0/design_1_update_weights_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_update_weights_0_0 || ORIG_REF_NAME==design_1_update_weights_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_fcc_combined_0_1/design_1_fcc_combined_0_1.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_fcc_combined_0_1 || ORIG_REF_NAME==design_1_fcc_combined_0_1} -quiet] -quiet

# IP: bd/design_1/ip/design_1_fcc_combined_0_2/design_1_fcc_combined_0_2.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_fcc_combined_0_2 || ORIG_REF_NAME==design_1_fcc_combined_0_2} -quiet] -quiet

# IP: bd/design_1/ip/design_1_fcc_combined_1_0/design_1_fcc_combined_1_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_fcc_combined_1_0 || ORIG_REF_NAME==design_1_fcc_combined_1_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_auto_pc_0 || ORIG_REF_NAME==design_1_auto_pc_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_auto_us_0 || ORIG_REF_NAME==design_1_auto_us_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_auto_us_1 || ORIG_REF_NAME==design_1_auto_us_1} -quiet] -quiet

# IP: bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_auto_us_2 || ORIG_REF_NAME==design_1_auto_us_2} -quiet] -quiet

# IP: bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_auto_us_3 || ORIG_REF_NAME==design_1_auto_us_3} -quiet] -quiet

# IP: bd/design_1/ip/design_1_auto_us_4/design_1_auto_us_4.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_auto_us_4 || ORIG_REF_NAME==design_1_auto_us_4} -quiet] -quiet

# IP: bd/design_1/ip/design_1_auto_us_5/design_1_auto_us_5.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_auto_us_5 || ORIG_REF_NAME==design_1_auto_us_5} -quiet] -quiet

# IP: bd/design_1/ip/design_1_auto_us_6/design_1_auto_us_6.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_auto_us_6 || ORIG_REF_NAME==design_1_auto_us_6} -quiet] -quiet

# IP: bd/design_1/ip/design_1_auto_us_7/design_1_auto_us_7.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_auto_us_7 || ORIG_REF_NAME==design_1_auto_us_7} -quiet] -quiet

# IP: bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_auto_pc_1 || ORIG_REF_NAME==design_1_auto_pc_1} -quiet] -quiet

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc
set_property KEEP_HIERARCHY SOFT [get_cells [split [join [get_cells -hier -filter {REF_NAME==design_1_processing_system7_0_0 || ORIG_REF_NAME==design_1_processing_system7_0_0} -quiet] {/inst } ]/inst ] -quiet] -quiet

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_InputLayer_0_0/constraints/InputLayer_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_InputLayer_0_bram_0/design_1_InputLayer_0_bram_0_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_InputLayer_0_bram_0_0/design_1_InputLayer_0_bram_0_0_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc
set_property KEEP_HIERARCHY SOFT [get_cells [split [join [get_cells -hier -filter {REF_NAME==design_1_rst_ps7_0_100M_0 || ORIG_REF_NAME==design_1_rst_ps7_0_100M_0} -quiet] {/U0 } ]/U0 ] -quiet] -quiet

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc
#dup# set_property KEEP_HIERARCHY SOFT [get_cells [split [join [get_cells -hier -filter {REF_NAME==design_1_rst_ps7_0_100M_0 || ORIG_REF_NAME==design_1_rst_ps7_0_100M_0} -quiet] {/U0 } ]/U0 ] -quiet] -quiet

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_conv_combined_0_0/constraints/conv_combined_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_conv_combined_0_bram_0/design_1_conv_combined_0_bram_0_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_conv_combined_0_bram_0_0/design_1_conv_combined_0_bram_0_0_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_relu_combined_0_0/constraints/relu_combined_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_relu_combined_0_bram_0/design_1_relu_combined_0_bram_0_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_relu_combined_0_bram_0_0/design_1_relu_combined_0_bram_0_0_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_conv_combined_1_0/constraints/conv_combined_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_conv_combined_1_bram_0/design_1_conv_combined_1_bram_0_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_conv_combined_1_bram_0_0/design_1_conv_combined_1_bram_0_0_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_relu_combined_1_0/constraints/relu_combined_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_relu_combined_1_bram_0/design_1_relu_combined_1_bram_0_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_relu_combined_1_bram_0_0/design_1_relu_combined_1_bram_0_0_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_fcc_combined_0_bram_0/design_1_fcc_combined_0_bram_0_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_fcc_combined_0_bram_0_0/design_1_fcc_combined_0_bram_0_0_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_relu_combined_2_0/constraints/relu_combined_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_relu_combined_2_bram_0/design_1_relu_combined_2_bram_0_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_relu_combined_2_bram_0_0/design_1_relu_combined_2_bram_0_0_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_fcc_combined_1_bram_0/design_1_fcc_combined_1_bram_0_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_fcc_combined_1_bram_0_0/design_1_fcc_combined_1_bram_0_0_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_relu_combined_3_0/constraints/relu_combined_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_relu4_bram_0/design_1_relu4_bram_0_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_relu4_bram_0_0/design_1_relu4_bram_0_0_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_fcc_combined_0_bram_1/design_1_fcc_combined_0_bram_1_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_fcc_combined_0_bram_0_1/design_1_fcc_combined_0_bram_0_1_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_loss_derivative_0_0/constraints/loss_derivative_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_update_weights_0_0/constraints/update_weights_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_fcc_combined_0_1/constraints/fcc_combined_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_fcc_combined_0_2/constraints/fcc_combined_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_fcc_combined_1_0/constraints/fcc_combined_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc
set_property KEEP_HIERARCHY SOFT [get_cells [split [join [get_cells -hier -filter {REF_NAME==design_1_auto_us_0 || ORIG_REF_NAME==design_1_auto_us_0} -quiet] {/inst } ]/inst ] -quiet] -quiet

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc
set_property KEEP_HIERARCHY SOFT [get_cells [split [join [get_cells -hier -filter {REF_NAME==design_1_auto_us_1 || ORIG_REF_NAME==design_1_auto_us_1} -quiet] {/inst } ]/inst ] -quiet] -quiet

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc
set_property KEEP_HIERARCHY SOFT [get_cells [split [join [get_cells -hier -filter {REF_NAME==design_1_auto_us_2 || ORIG_REF_NAME==design_1_auto_us_2} -quiet] {/inst } ]/inst ] -quiet] -quiet

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc
set_property KEEP_HIERARCHY SOFT [get_cells [split [join [get_cells -hier -filter {REF_NAME==design_1_auto_us_3 || ORIG_REF_NAME==design_1_auto_us_3} -quiet] {/inst } ]/inst ] -quiet] -quiet

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_auto_us_4/design_1_auto_us_4_clocks.xdc
set_property KEEP_HIERARCHY SOFT [get_cells [split [join [get_cells -hier -filter {REF_NAME==design_1_auto_us_4 || ORIG_REF_NAME==design_1_auto_us_4} -quiet] {/inst } ]/inst ] -quiet] -quiet

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_auto_us_4/design_1_auto_us_4_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_auto_us_5/design_1_auto_us_5_clocks.xdc
set_property KEEP_HIERARCHY SOFT [get_cells [split [join [get_cells -hier -filter {REF_NAME==design_1_auto_us_5 || ORIG_REF_NAME==design_1_auto_us_5} -quiet] {/inst } ]/inst ] -quiet] -quiet

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_auto_us_5/design_1_auto_us_5_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_auto_us_6/design_1_auto_us_6_clocks.xdc
set_property KEEP_HIERARCHY SOFT [get_cells [split [join [get_cells -hier -filter {REF_NAME==design_1_auto_us_6 || ORIG_REF_NAME==design_1_auto_us_6} -quiet] {/inst } ]/inst ] -quiet] -quiet

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_auto_us_6/design_1_auto_us_6_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_auto_us_7/design_1_auto_us_7_clocks.xdc
set_property KEEP_HIERARCHY SOFT [get_cells [split [join [get_cells -hier -filter {REF_NAME==design_1_auto_us_7 || ORIG_REF_NAME==design_1_auto_us_7} -quiet] {/inst } ]/inst ] -quiet] -quiet

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_auto_us_7/design_1_auto_us_7_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc

# XDC: /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/design_1_ooc.xdc
