
*** Running vivado
    with args -log sev_seg_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sev_seg_top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source sev_seg_top.tcl -notrace
Command: synth_design -top sev_seg_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 998815 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1768.180 ; gain = 153.688 ; free physical = 2577 ; free virtual = 10467
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sev_seg_top' [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/src/sev_seg.sv:1]
	Parameter divFactor1 bound to: 7 - type: integer 
	Parameter divFactor2 bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'n_clockDivider' [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/n_clockDivider.sv:23]
	Parameter n bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dFlipFlop' [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/dFlipFlop.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'dFlipFlop' (1#1) [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/dFlipFlop.sv:23]
INFO: [Synth 8-6157] synthesizing module 'nBits_comparator' [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/cBits_comparator.sv:41]
	Parameter n bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nBits_comparator' (2#1) [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/cBits_comparator.sv:41]
INFO: [Synth 8-6157] synthesizing module 'nBits_up_down_counter' [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/nBits_up_down_counter.sv:23]
	Parameter n bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nBits_up_down_counter' (3#1) [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/nBits_up_down_counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'n_clockDivider' (4#1) [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/n_clockDivider.sv:23]
INFO: [Synth 8-6157] synthesizing module 'n_clockDivider__parameterized0' [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/n_clockDivider.sv:23]
	Parameter n bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'nBits_comparator__parameterized0' [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/cBits_comparator.sv:41]
	Parameter n bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nBits_comparator__parameterized0' (4#1) [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/cBits_comparator.sv:41]
INFO: [Synth 8-6157] synthesizing module 'nBits_up_down_counter__parameterized0' [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/nBits_up_down_counter.sv:23]
	Parameter n bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nBits_up_down_counter__parameterized0' (4#1) [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/nBits_up_down_counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'n_clockDivider__parameterized0' (4#1) [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/n_clockDivider.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Tx_top' [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/Tx_top.sv:59]
	Parameter PARITY_EN bound to: 0 - type: integer 
	Parameter UART_ADDRESS bound to: 4'b1001 
INFO: [Synth 8-6157] synthesizing module 'nBits_comparator__parameterized1' [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/cBits_comparator.sv:41]
	Parameter n bound to: 4'b1001 
INFO: [Synth 8-6155] done synthesizing module 'nBits_comparator__parameterized1' (4#1) [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/cBits_comparator.sv:41]
WARNING: [Synth 8-7023] instance 'comp1' of module 'nBits_comparator' has 5 connections declared, but only 4 given [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/Tx_top.sv:74]
INFO: [Synth 8-6157] synthesizing module 'Tx_FSM' [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/new/Tx_FSM.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Tx_FSM' (5#1) [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/new/Tx_FSM.sv:23]
WARNING: [Synth 8-7023] instance 'fsm1' of module 'Tx_FSM' has 9 connections declared, but only 8 given [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/Tx_top.sv:75]
INFO: [Synth 8-6157] synthesizing module 'n_TX_dataPath' [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/TX_dataPath.sv:23]
	Parameter n bound to: 8 - type: integer 
	Parameter parity_en bound to: 1'b0 
	Parameter odd_even bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'n_shiftRegister_oneBit' [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/n_shiftRegister.sv:23]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_shiftRegister_oneBit' (6#1) [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/n_shiftRegister.sv:23]
INFO: [Synth 8-6157] synthesizing module 'nBits_up_down_counter__parameterized1' [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/nBits_up_down_counter.sv:23]
	Parameter n bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nBits_up_down_counter__parameterized1' (6#1) [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/nBits_up_down_counter.sv:23]
WARNING: [Synth 8-689] width (3) of port connection 'count' does not match port width (4) of module 'nBits_up_down_counter__parameterized1' [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/TX_dataPath.sv:43]
INFO: [Synth 8-6157] synthesizing module 'Comparetor' [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/imports/sources_1/new/Comparetor.sv:5]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Comparetor' (7#1) [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/imports/sources_1/new/Comparetor.sv:5]
WARNING: [Synth 8-7023] instance 'comp1' of module 'Comparetor' has 5 connections declared, but only 3 given [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/TX_dataPath.sv:45]
WARNING: [Synth 8-7023] instance 'dff2' of module 'dFlipFlop' has 5 connections declared, but only 4 given [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/TX_dataPath.sv:46]
INFO: [Synth 8-6157] synthesizing module 'n_2x1mux' [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/n_2x1mux.sv:23]
	Parameter n bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_2x1mux' (8#1) [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/n_2x1mux.sv:23]
INFO: [Synth 8-6157] synthesizing module 'four_to_oneMux' [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/four_to_oneMux.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'four_to_oneMux' (9#1) [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/four_to_oneMux.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'n_TX_dataPath' (10#1) [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/TX_dataPath.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Tx_top' (11#1) [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/Tx_top.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Rx_top' [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/new/Rx_top.sv:3]
	Parameter parity_en bound to: 0 - type: integer 
	Parameter odd_even bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FSM_Receiver' [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/new/FSM_Receiver.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'FSM_Receiver' (12#1) [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/new/FSM_Receiver.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Rx_DP' [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/imports/sources_1/new/Rx_DP.sv:3]
	Parameter odd_even bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Counter' [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/imports/sources_1/new/Counter.sv:23]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Counter' (13#1) [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/imports/sources_1/new/Counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Comparetor__parameterized0' [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/imports/sources_1/new/Comparetor.sv:5]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Comparetor__parameterized0' (13#1) [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/imports/sources_1/new/Comparetor.sv:5]
INFO: [Synth 8-6157] synthesizing module 'Register' [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Register1.sv:23]
	Parameter n bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register' (14#1) [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Register1.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Dmux' [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/imports/sources_1/new/Dmux.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Dmux' (15#1) [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/imports/sources_1/new/Dmux.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Rx_DP' (16#1) [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/imports/sources_1/new/Rx_DP.sv:3]
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/new/shift_register.sv:3]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (17#1) [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/new/shift_register.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Rx_top' (18#1) [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/new/Rx_top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sev_seg_controller' [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/src/sev_seg_controller.sv:2]
	Parameter display_speed bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'seven_seg_decoder' [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/src/sev_seg_decoder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_decoder' (19#1) [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/src/sev_seg_decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'decoder' [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/src/decoder.sv:1]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decoder' (20#1) [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/src/decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'counter_n_bit' [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/src/counter_n_bit.sv:1]
	Parameter n bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_n_bit' (21#1) [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/src/counter_n_bit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'sev_seg_controller' (22#1) [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/src/sev_seg_controller.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'sev_seg_top' (23#1) [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/src/sev_seg.sv:1]
WARNING: [Synth 8-3917] design sev_seg_top has port DP driven by constant 1
WARNING: [Synth 8-3331] design Comparetor__parameterized0 has unconnected port reset
WARNING: [Synth 8-3331] design Comparetor__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design Comparetor has unconnected port reset
WARNING: [Synth 8-3331] design Comparetor has unconnected port clk
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port LED[15]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port LED[14]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port LED[13]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port LED[12]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port LED[11]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port LED[10]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port LED[9]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port LED[8]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port LED[7]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port LED[6]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port LED[5]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port LED[4]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port LED[1]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port SW[15]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port SW[14]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port SW[13]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port SW[12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1822.930 ; gain = 208.438 ; free physical = 2586 ; free virtual = 10477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1825.898 ; gain = 211.406 ; free physical = 2597 ; free virtual = 10487
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1825.898 ; gain = 211.406 ; free physical = 2597 ; free virtual = 10487
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/constrs_1/imports/M3L5.srcs/consts.xdc]
WARNING: [Vivado 12-507] No nets matched 'BTNC_IBUF'. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/constrs_1/imports/M3L5.srcs/consts.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/constrs_1/imports/M3L5.srcs/consts.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sev_seg_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sev_seg_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2005.555 ; gain = 0.000 ; free physical = 2501 ; free virtual = 10391
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2005.555 ; gain = 0.000 ; free physical = 2501 ; free virtual = 10391
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2005.555 ; gain = 391.062 ; free physical = 2520 ; free virtual = 10410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2005.555 ; gain = 391.062 ; free physical = 2520 ; free virtual = 10410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2005.555 ; gain = 391.062 ; free physical = 2520 ; free virtual = 10410
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Tx_FSM'
INFO: [Synth 8-5544] ROM "S" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/nBits_up_down_counter.sv:34]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'FSM_Receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                              011
                   Start |                               01 |                              010
               Send_data |                               10 |                              001
                  Parity |                               11 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Tx_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
                counter1 |                              001 |                             0001
                counter2 |                              010 |                             0010
                counter3 |                              011 |                             0011
              parity_bit |                              100 |                             0100
                pb_error |                              101 |                             0111
              stop_state |                              110 |                             0101
               num_error |                              111 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'FSM_Receiver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2005.555 ; gain = 391.062 ; free physical = 2520 ; free virtual = 10411
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dFlipFlop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nBits_comparator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module nBits_up_down_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module nBits_comparator__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module nBits_up_down_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module nBits_comparator__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Tx_FSM 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module n_shiftRegister_oneBit 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module nBits_up_down_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module n_2x1mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module four_to_oneMux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module n_TX_dataPath 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module FSM_Receiver 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 3     
Module Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Register 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Rx_DP 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module shift_register 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module counter_n_bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design sev_seg_top has port DP driven by constant 1
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port LED[15]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port LED[14]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port LED[13]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port LED[12]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port LED[11]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port LED[10]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port LED[9]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port LED[8]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port LED[7]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port LED[6]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port LED[5]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port LED[4]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port LED[1]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port SW[15]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port SW[14]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port SW[13]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port SW[12]
INFO: [Synth 8-3886] merging instance 'RX1/rx_dp_inst/regi/q_reg[0]' (FDCE) to 'RX1/shift_register_inst/shift_reg_reg[7]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2005.555 ; gain = 391.062 ; free physical = 2524 ; free virtual = 10416
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2005.555 ; gain = 391.062 ; free physical = 2435 ; free virtual = 10329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2005.555 ; gain = 391.062 ; free physical = 2427 ; free virtual = 10321
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2005.555 ; gain = 391.062 ; free physical = 2424 ; free virtual = 10317
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2005.555 ; gain = 391.062 ; free physical = 2425 ; free virtual = 10318
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2005.555 ; gain = 391.062 ; free physical = 2425 ; free virtual = 10318
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2005.555 ; gain = 391.062 ; free physical = 2425 ; free virtual = 10318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2005.555 ; gain = 391.062 ; free physical = 2425 ; free virtual = 10318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2005.555 ; gain = 391.062 ; free physical = 2425 ; free virtual = 10318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2005.555 ; gain = 391.062 ; free physical = 2425 ; free virtual = 10318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     8|
|4     |LUT2   |    10|
|5     |LUT3   |    23|
|6     |LUT4   |    23|
|7     |LUT5   |     5|
|8     |LUT6   |     6|
|9     |MUXF7  |     5|
|10    |FDCE   |    40|
|11    |FDRE   |    20|
|12    |IBUF   |    15|
|13    |OBUF   |    20|
|14    |OBUFT  |    13|
+------+-------+------+

Report Instance Areas: 
+------+------------------------+--------------------------------------+------+
|      |Instance                |Module                                |Cells |
+------+------------------------+--------------------------------------+------+
|1     |top                     |                                      |   194|
|2     |  RX1                   |Rx_top                                |    45|
|3     |    fsm_receiver_inst   |FSM_Receiver                          |    13|
|4     |    rx_dp_inst          |Rx_DP                                 |    20|
|5     |      one               |Counter                               |    11|
|6     |      two               |Counter_1                             |     9|
|7     |    shift_register_inst |shift_register                        |    12|
|8     |  TX1                   |Tx_top                                |    37|
|9     |    comp1               |nBits_comparator__parameterized1      |     2|
|10    |    dp1                 |n_TX_dataPath                         |    24|
|11    |      counter1          |nBits_up_down_counter__parameterized1 |     7|
|12    |      dff2              |dFlipFlop_0                           |     2|
|13    |      shft1             |n_shiftRegister_oneBit                |    15|
|14    |    fsm1                |Tx_FSM                                |    11|
|15    |  clkDiv1               |n_clockDivider                        |    13|
|16    |    comp1               |nBits_comparator                      |     3|
|17    |    dff1                |dFlipFlop                             |     2|
|18    |    nbc1                |nBits_up_down_counter                 |     8|
|19    |  ssc                   |sev_seg_controller                    |    50|
|20    |    counter             |counter_n_bit                         |    50|
+------+------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2005.555 ; gain = 391.062 ; free physical = 2425 ; free virtual = 10318
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2005.555 ; gain = 211.406 ; free physical = 2425 ; free virtual = 10318
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2005.555 ; gain = 391.062 ; free physical = 2425 ; free virtual = 10318
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2005.555 ; gain = 0.000 ; free physical = 2439 ; free virtual = 10332
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
77 Infos, 47 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2005.555 ; gain = 630.945 ; free physical = 2464 ; free virtual = 10357
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2005.555 ; gain = 0.000 ; free physical = 2464 ; free virtual = 10357
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.runs/synth_1/sev_seg_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sev_seg_top_utilization_synth.rpt -pb sev_seg_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 14 07:36:59 2024...
