<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [PATCH net-next-2.6 v4 1/1] can: c_can: Added support for Bosch	C_CAN controller
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/socketcan-core/2011-January/index.html" >
   <LINK REL="made" HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%20net-next-2.6%20v4%201/1%5D%20can%3A%20c_can%3A%20Added%20support%20for%20Bosch%0A%09C_CAN%20controller&In-Reply-To=%3CD5ECB3C7A6F99444980976A8C6D896384DEAFA3066%40EAPEX1MAIL1.st.com%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="005342.html">
   <LINK REL="Next"  HREF="005361.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[PATCH net-next-2.6 v4 1/1] can: c_can: Added support for Bosch	C_CAN controller</H1>
    <B>Bhupesh SHARMA</B> 
    <A HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%20net-next-2.6%20v4%201/1%5D%20can%3A%20c_can%3A%20Added%20support%20for%20Bosch%0A%09C_CAN%20controller&In-Reply-To=%3CD5ECB3C7A6F99444980976A8C6D896384DEAFA3066%40EAPEX1MAIL1.st.com%3E"
       TITLE="[PATCH net-next-2.6 v4 1/1] can: c_can: Added support for Bosch	C_CAN controller">bhupesh.sharma at st.com
       </A><BR>
    <I>Wed Jan 12 04:30:54 CET 2011</I>
    <P><UL>
        <LI>Previous message: <A HREF="005342.html">[PATCH net-next-2.6 v4 1/1] can: c_can: Added support for Bosch	C_CAN	controller
</A></li>
        <LI>Next message: <A HREF="005361.html">[PATCH net-next-2.6 v4 1/1] can: c_can: Added support for Bosch	C_CAN controller
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#5360">[ date ]</a>
              <a href="thread.html#5360">[ thread ]</a>
              <a href="subject.html#5360">[ subject ]</a>
              <a href="author.html#5360">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Hi Wolfgang,

&gt;<i> -----Original Message-----
</I>&gt;<i> From: Wolfgang Grandegger [mailto:<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">wg at grandegger.com</A>]
</I>&gt;<i> Hi Bhupesh,
</I>&gt;<i> 
</I>&gt;<i> some final nitpicking as you need to fix Marc remarks anyway...
</I>&gt;<i> 
</I>&gt;<i> On 01/11/2011 12:49 PM, Bhupesh Sharma wrote:
</I>&gt;<i> &gt; Bosch C_CAN controller is a full-CAN implementation which is
</I>&gt;<i> compliant
</I>&gt;<i> &gt; to CAN protocol version 2.0 part A and B. Bosch C_CAN user manual can
</I>&gt;<i> be
</I>&gt;<i> &gt; obtained from:
</I>&gt;<i> &gt; <A HREF="http://www.semiconductors.bosch.de/media/en/pdf/ipmodules_1/">http://www.semiconductors.bosch.de/media/en/pdf/ipmodules_1/</A>
</I>&gt;<i> &gt; c_can/users_manual_c_can.pdf
</I>&gt;<i> &gt;
</I>&gt;<i> &gt; This patch adds the support for this controller.
</I>&gt;<i> &gt; The following are the design choices made while writing the
</I>&gt;<i> controller
</I>&gt;<i> &gt; driver:
</I>&gt;<i> &gt; 1. Interface Register set IF1 has be used only in the current design.
</I>&gt;<i> &gt; 2. Out of the 32 Message objects available, 16 are kept aside for RX
</I>&gt;<i> &gt;    purposes and the rest for TX purposes.
</I>&gt;<i> &gt; 3. NAPI implementation is such that both the TX and RX paths function
</I>&gt;<i> &gt;    in polling mode.
</I>&gt;<i> &gt;
</I>&gt;<i> &gt; Changes since V3:
</I>&gt;<i> &gt; 1. Corrected commenting style.
</I>&gt;<i> &gt; 2. Removing *non-required* header files from driver files.
</I>&gt;<i> &gt; 3. Removed extra *non-required* outer brackets globally.
</I>&gt;<i> &gt; 4. Implemented and used a inline routine to check BUSY status.
</I>&gt;<i> &gt; 5. Added a board-specific param *priv* inside the c_can_priv struct.
</I>&gt;<i> &gt;
</I>&gt;<i> &gt; Signed-off-by: Bhupesh Sharma &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">bhupesh.sharma at st.com</A>&gt;
</I>&gt;<i> 
</I>&gt;<i> ...
</I>&gt;<i> &gt; +++ b/drivers/net/can/c_can/c_can.h
</I>&gt;<i> &gt; @@ -0,0 +1,235 @@
</I>&gt;<i> &gt; +/*
</I>&gt;<i> &gt; + * CAN bus driver for Bosch C_CAN controller
</I>&gt;<i> &gt; + *
</I>&gt;<i> &gt; + * Copyright (C) 2010 ST Microelectronics
</I>&gt;<i> &gt; + * Bhupesh Sharma &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">bhupesh.sharma at st.com</A>&gt;
</I>&gt;<i> &gt; + *
</I>&gt;<i> &gt; + * Borrowed heavily from the C_CAN driver originally written by:
</I>&gt;<i> &gt; + * Copyright (C) 2007
</I>&gt;<i> &gt; + * - Sascha Hauer, Marc Kleine-Budde, Pengutronix
</I>&gt;<i> &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">s.hauer at pengutronix.de</A>&gt;
</I>&gt;<i> &gt; + * - Simon Kallweit, intefo AG &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">simon.kallweit at intefo.ch</A>&gt;
</I>&gt;<i> &gt; + *
</I>&gt;<i> &gt; + * TX and RX NAPI implementation has been borrowed from at91 CAN
</I>&gt;<i> driver
</I>&gt;<i> &gt; + * written by:
</I>&gt;<i> &gt; + * Copyright
</I>&gt;<i> &gt; + * (C) 2007 by Hans J. Koch &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">hjk at linutronix.de</A>&gt;
</I>&gt;<i> &gt; + * (C) 2008, 2009 by Marc Kleine-Budde &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">kernel at pengutronix.de</A>&gt;
</I>&gt;<i> &gt; + *
</I>&gt;<i> &gt; + * Bosch C_CAN controller is compliant to CAN protocol version 2.0
</I>&gt;<i> part A and B.
</I>&gt;<i> &gt; + * Bosch C_CAN user manual can be obtained from:
</I>&gt;<i> &gt; + *
</I>&gt;<i> <A HREF="http://www.semiconductors.bosch.de/media/en/pdf/ipmodules_1/c_can/">http://www.semiconductors.bosch.de/media/en/pdf/ipmodules_1/c_can/</A>
</I>&gt;<i> &gt; + * users_manual_c_can.pdf
</I>&gt;<i> &gt; + *
</I>&gt;<i> &gt; + * This file is licensed under the terms of the GNU General Public
</I>&gt;<i> &gt; + * License version 2. This program is licensed &quot;as is&quot; without any
</I>&gt;<i> &gt; + * warranty of any kind, whether express or implied.
</I>&gt;<i> &gt; + */
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +#ifndef C_CAN_H
</I>&gt;<i> &gt; +#define C_CAN_H
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +/* control register */
</I>&gt;<i> &gt; +#define CONTROL_TEST		BIT(7)
</I>&gt;<i> &gt; +#define CONTROL_CCE		BIT(6)
</I>&gt;<i> &gt; +#define CONTROL_DISABLE_AR	BIT(5)
</I>&gt;<i> &gt; +#define CONTROL_ENABLE_AR	(0 &lt;&lt; 5)
</I>&gt;<i> &gt; +#define CONTROL_EIE		BIT(3)
</I>&gt;<i> &gt; +#define CONTROL_SIE		BIT(2)
</I>&gt;<i> &gt; +#define CONTROL_IE		BIT(1)
</I>&gt;<i> &gt; +#define CONTROL_INIT		BIT(0)
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +/* test register */
</I>&gt;<i> &gt; +#define TEST_RX			BIT(7)
</I>&gt;<i> &gt; +#define TEST_TX1		BIT(6)
</I>&gt;<i> &gt; +#define TEST_TX2		BIT(5)
</I>&gt;<i> &gt; +#define TEST_LBACK		BIT(4)
</I>&gt;<i> &gt; +#define TEST_SILENT		BIT(3)
</I>&gt;<i> &gt; +#define TEST_BASIC		BIT(2)
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +/* status register */
</I>&gt;<i> &gt; +#define STATUS_BOFF		BIT(7)
</I>&gt;<i> &gt; +#define STATUS_EWARN		BIT(6)
</I>&gt;<i> &gt; +#define STATUS_EPASS		BIT(5)
</I>&gt;<i> &gt; +#define STATUS_RXOK		BIT(4)
</I>&gt;<i> &gt; +#define STATUS_TXOK		BIT(3)
</I>&gt;<i> &gt; +#define STATUS_LEC_MASK		0x07
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +/* error counter register */
</I>&gt;<i> &gt; +#define ERR_COUNTER_TEC_MASK	0xff
</I>&gt;<i> &gt; +#define ERR_COUNTER_TEC_SHIFT	0
</I>&gt;<i> &gt; +#define ERR_COUNTER_REC_SHIFT	8
</I>&gt;<i> &gt; +#define ERR_COUNTER_REC_MASK	(0x7f &lt;&lt; ERR_COUNTER_REC_SHIFT)
</I>&gt;<i> &gt; +#define ERR_COUNTER_RP_SHIFT	15
</I>&gt;<i> &gt; +#define ERR_COUNTER_RP_MASK	(0x1 &lt;&lt; ERR_COUNTER_RP_SHIFT)
</I>&gt;<i> 
</I>&gt;<i> s/ERR_COUNTER/ERR_CNT/ to match the member name.
</I>
Ok.

&gt;<i> &gt; +
</I>&gt;<i> &gt; +/* bit-timing register */
</I>&gt;<i> &gt; +#define BTR_BRP_MASK		0x3f
</I>&gt;<i> &gt; +#define BTR_BRP_SHIFT		0
</I>&gt;<i> &gt; +#define BTR_SJW_SHIFT		6
</I>&gt;<i> &gt; +#define BTR_SJW_MASK		(0x3 &lt;&lt; BTR_SJW_SHIFT)
</I>&gt;<i> &gt; +#define BTR_TSEG1_SHIFT		8
</I>&gt;<i> &gt; +#define BTR_TSEG1_MASK		(0xf &lt;&lt; BTR_TSEG1_SHIFT)
</I>&gt;<i> &gt; +#define BTR_TSEG2_SHIFT		12
</I>&gt;<i> &gt; +#define BTR_TSEG2_MASK		(0x7 &lt;&lt; BTR_TSEG2_SHIFT)
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +/* brp extension register */
</I>&gt;<i> &gt; +#define BRP_EXT_BRPE_MASK	0x0f
</I>&gt;<i> &gt; +#define BRP_EXT_BRPE_SHIFT	0
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +/* IFx command request */
</I>&gt;<i> &gt; +#define IF_COMR_BUSY		BIT(15)
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +/* IFx command mask */
</I>&gt;<i> &gt; +#define IF_COMM_WR		BIT(7)
</I>&gt;<i> &gt; +#define IF_COMM_MASK		BIT(6)
</I>&gt;<i> &gt; +#define IF_COMM_ARB		BIT(5)
</I>&gt;<i> &gt; +#define IF_COMM_CONTROL		BIT(4)
</I>&gt;<i> &gt; +#define IF_COMM_CLR_INT_PND	BIT(3)
</I>&gt;<i> &gt; +#define IF_COMM_TXRQST		BIT(2)
</I>&gt;<i> &gt; +#define IF_COMM_DATAA		BIT(1)
</I>&gt;<i> &gt; +#define IF_COMM_DATAB		BIT(0)
</I>&gt;<i> &gt; +#define IF_COMM_ALL		(IF_COMM_MASK | IF_COMM_ARB | \
</I>&gt;<i> &gt; +				IF_COMM_CONTROL | IF_COMM_TXRQST | \
</I>&gt;<i> &gt; +				IF_COMM_DATAA | IF_COMM_DATAB)
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +/* IFx arbitration */
</I>&gt;<i> &gt; +#define IF_ARB_MSGVAL		BIT(15)
</I>&gt;<i> &gt; +#define IF_ARB_MSGXTD		BIT(14)
</I>&gt;<i> &gt; +#define IF_ARB_TRANSMIT		BIT(13)
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +/* IFx message control */
</I>&gt;<i> &gt; +#define IF_MCONT_NEWDAT		BIT(15)
</I>&gt;<i> &gt; +#define IF_MCONT_MSGLST		BIT(14)
</I>&gt;<i> &gt; +#define IF_MCONT_CLR_MSGLST	(0 &lt;&lt; 14)
</I>&gt;<i> &gt; +#define IF_MCONT_INTPND		BIT(13)
</I>&gt;<i> &gt; +#define IF_MCONT_UMASK		BIT(12)
</I>&gt;<i> &gt; +#define IF_MCONT_TXIE		BIT(11)
</I>&gt;<i> &gt; +#define IF_MCONT_RXIE		BIT(10)
</I>&gt;<i> &gt; +#define IF_MCONT_RMTEN		BIT(9)
</I>&gt;<i> &gt; +#define IF_MCONT_TXRQST		BIT(8)
</I>&gt;<i> &gt; +#define IF_MCONT_EOB		BIT(7)
</I>&gt;<i> &gt; +#define IF_MCONT_DLC_MASK	0xf
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +/*
</I>&gt;<i> &gt; + * IFx register masks:
</I>&gt;<i> &gt; + * allow easy operation on 16-bit registers when the
</I>&gt;<i> &gt; + * argument is 32-bit instead
</I>&gt;<i> &gt; + */
</I>&gt;<i> &gt; +#define IFX_WRITE_LOW_16BIT(x)	((x) &amp; 0xFFFF)
</I>&gt;<i> &gt; +#define IFX_WRITE_HIGH_16BIT(x)	(((x) &amp; 0xFFFF0000) &gt;&gt; 16)
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +/* message object split */
</I>&gt;<i> &gt; +#define C_CAN_NO_OF_OBJECTS	31
</I>&gt;<i> &gt; +#define C_CAN_MSG_OBJ_RX_NUM	16
</I>&gt;<i> &gt; +#define C_CAN_MSG_OBJ_TX_NUM	16
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +#define C_CAN_MSG_OBJ_RX_FIRST	0
</I>&gt;<i> &gt; +#define C_CAN_MSG_OBJ_RX_LAST	(C_CAN_MSG_OBJ_RX_FIRST + \
</I>&gt;<i> &gt; +				C_CAN_MSG_OBJ_RX_NUM - 1)
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +#define C_CAN_MSG_OBJ_TX_FIRST	(C_CAN_MSG_OBJ_RX_LAST + 1)
</I>&gt;<i> &gt; +#define C_CAN_MSG_OBJ_TX_LAST	(C_CAN_MSG_OBJ_TX_FIRST + \
</I>&gt;<i> &gt; +				C_CAN_MSG_OBJ_TX_NUM - 1)
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +#define C_CAN_MSG_OBJ_RX_SPLIT	8
</I>&gt;<i> &gt; +#define C_CAN_MSG_RX_LOW_LAST	(C_CAN_MSG_OBJ_RX_SPLIT - 1)
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +#define C_CAN_NEXT_MSG_OBJ_MASK	(C_CAN_MSG_OBJ_TX_NUM - 1)
</I>&gt;<i> &gt; +#define RECEIVE_OBJECT_BITS	0x0000ffff
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +/* status interrupt */
</I>&gt;<i> &gt; +#define STATUS_INTERRUPT	0x8000
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +/* global interrupt masks */
</I>&gt;<i> &gt; +#define ENABLE_ALL_INTERRUPTS	1
</I>&gt;<i> &gt; +#define DISABLE_ALL_INTERRUPTS	0
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +/* minimum timeout for checking BUSY status */
</I>&gt;<i> &gt; +#define MIN_TIMEOUT_VALUE	6
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +/* napi related */
</I>&gt;<i> &gt; +#define C_CAN_NAPI_WEIGHT	C_CAN_MSG_OBJ_RX_NUM
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +/* c_can IF registers */
</I>&gt;<i> &gt; +struct c_can_if_regs {
</I>&gt;<i> &gt; +	u16 com_reg;
</I>&gt;<i> &gt; +	u16 com_mask;
</I>&gt;<i> &gt; +	u16 mask1;
</I>&gt;<i> &gt; +	u16 mask2;
</I>&gt;<i> &gt; +	u16 arb1;
</I>&gt;<i> &gt; +	u16 arb2;
</I>&gt;<i> &gt; +	u16 msg_cntrl;
</I>&gt;<i> &gt; +	u16 data[4];
</I>&gt;<i> &gt; +	u16 _reserved[13];
</I>&gt;<i> &gt; +};
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +/* c_can hardware registers */
</I>&gt;<i> &gt; +struct c_can_regs {
</I>&gt;<i> &gt; +	u16 control;
</I>&gt;<i> &gt; +	u16 status;
</I>&gt;<i> &gt; +	u16 err_cnt;
</I>&gt;<i> &gt; +	u16 btr;
</I>&gt;<i> &gt; +	u16 interrupt;
</I>&gt;<i> &gt; +	u16 test;
</I>&gt;<i> &gt; +	u16 brp_ext;
</I>&gt;<i> &gt; +	u16 _reserved1;
</I>&gt;<i> &gt; +	struct c_can_if_regs intf[2]; /* [0] = IF1 and [1] = IF2 */
</I>&gt;<i> 
</I>&gt;<i> I not happy with the name &quot;intf&quot;. Sounds more like an interrupt related
</I>&gt;<i> property. Above you already use the prefix IF_ for the corresponding
</I>&gt;<i> macro definitions and somewhere else the name &quot;iface&quot;.
</I>
I tried using the name *if* suggested by you here but the compiler will complain
considering it as a usage of if-construct. Do you have a better name that we
can use here?

Regards,
Bhupesh

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="005342.html">[PATCH net-next-2.6 v4 1/1] can: c_can: Added support for Bosch	C_CAN	controller
</A></li>
	<LI>Next message: <A HREF="005361.html">[PATCH net-next-2.6 v4 1/1] can: c_can: Added support for Bosch	C_CAN controller
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#5360">[ date ]</a>
              <a href="thread.html#5360">[ thread ]</a>
              <a href="subject.html#5360">[ subject ]</a>
              <a href="author.html#5360">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/socketcan-core">More information about the Socketcan-core
mailing list</a><br>
</body></html>
