

================================================================
== Vitis HLS Report for 'multi_stage_mul_h'
================================================================
* Date:           Thu Dec 12 16:35:24 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.547 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131|  1.310 us|  1.310 us|  131|  131|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+--------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                |                                |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                    Instance                    |             Module             |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------+--------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_multi_stage_mul_h_add_m_fu_64               |multi_stage_mul_h_add_m         |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        |call_ret5_multi_stage_mul_h_update_m_t_a_fu_71  |multi_stage_mul_h_update_m_t_a  |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        +------------------------------------------------+--------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_1  |      129|      129|         2|          1|          1|   129|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     580|    388|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     99|    -|
|Register         |        -|    -|    1291|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1871|    515|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |                    Instance                    |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |grp_multi_stage_mul_h_add_m_fu_64               |multi_stage_mul_h_add_m         |        0|   0|  580|  388|    0|
    |call_ret5_multi_stage_mul_h_update_m_t_a_fu_71  |multi_stage_mul_h_update_m_t_a  |        0|   0|    0|    0|    0|
    +------------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                           |                                |        0|   0|  580|  388|    0|
    +------------------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_4_fu_116_p2        |         +|   0|  0|  15|           8|           1|
    |icmp_ln34_fu_110_p2  |      icmp|   0|  0|  11|           8|           8|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  28|          17|          11|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |a_buf_0_fu_44                  |   9|          2|  256|        512|
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2        |   9|          2|    1|          2|
    |ap_sig_allocacmp_a_buf_0_load  |   9|          2|  256|        512|
    |ap_sig_allocacmp_m_V_5_load    |   9|          2|  256|        512|
    |ap_sig_allocacmp_m_V_5_load_1  |   9|          2|  256|        512|
    |ap_sig_allocacmp_t_V_5_load    |   9|          2|  256|        512|
    |i_01_fu_36                     |   9|          2|    8|         16|
    |m_V_5_fu_40                    |   9|          2|  256|        512|
    |t_V_5_fu_48                    |   9|          2|  256|        512|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  99|         22| 1803|       3606|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |a_buf_0_fu_44            |  256|   0|  256|          0|
    |a_buf_0_load_reg_209     |  256|   0|  256|          0|
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |    1|   0|    1|          0|
    |i_01_fu_36               |    8|   0|    8|          0|
    |m_V_5_fu_40              |  256|   0|  256|          0|
    |t_V_5_fu_48              |  256|   0|  256|          0|
    |trunc_ln34_reg_214       |  255|   0|  255|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    | 1291|   0| 1291|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------+-----+-----+------------+-------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  multi_stage_mul_h|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  multi_stage_mul_h|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  multi_stage_mul_h|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  multi_stage_mul_h|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  multi_stage_mul_h|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  multi_stage_mul_h|  return value|
|ap_return  |  out|  256|  ap_ctrl_hs|  multi_stage_mul_h|  return value|
|a          |   in|  129|     ap_none|                  a|        scalar|
|b          |   in|  128|     ap_none|                  b|        scalar|
+-----------+-----+-----+------------+-------------------+--------------+

