INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coco.m/lab1/lab1.srcs/sources_1/new/sixteenbit_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sixteenbit_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coco.m/lab1/lab1.srcs/sim_1/new/sixteenadder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sixteenadder_tb
