{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561861292075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561861292075 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 10:21:31 2019 " "Processing started: Sun Jun 30 10:21:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561861292075 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561861292075 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DirectDigitalSynthesizer -c DirectDigitalSynthesizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DirectDigitalSynthesizer -c DirectDigitalSynthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561861292075 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1561861292792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561861292846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561861292846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.v 1 1 " "Found 1 design units, including 1 entities, in source file button.v" { { "Info" "ISGN_ENTITY_NAME" "1 Button " "Found entity 1: Button" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561861292846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561861292846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase.v 1 1 " "Found 1 design units, including 1 entities, in source file phase.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase " "Found entity 1: phase" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561861292862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561861292862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangularwave.v 1 1 " "Found 1 design units, including 1 entities, in source file triangularwave.v" { { "Info" "ISGN_ENTITY_NAME" "1 TriangularWave " "Found entity 1: TriangularWave" {  } { { "TriangularWave.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/TriangularWave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561861292862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561861292862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561861292862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561861292862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinwave.v 1 1 " "Found 1 design units, including 1 entities, in source file sinwave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SinWave " "Found entity 1: SinWave" {  } { { "SinWave.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/SinWave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561861292862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561861292862 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PWMWave.v(11) " "Verilog HDL information at PWMWave.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "PWMWave.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/PWMWave.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1561861292877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwmwave.v 1 1 " "Found 1 design units, including 1 entities, in source file pwmwave.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWMWave " "Found entity 1: PWMWave" {  } { { "PWMWave.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/PWMWave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561861292877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561861292877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlpanel.v 1 1 " "Found 1 design units, including 1 entities, in source file controlpanel.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlPanel " "Found entity 1: ControlPanel" {  } { { "ControlPanel.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ControlPanel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561861292877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561861292877 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ClockGenerator.v(15) " "Verilog HDL information at ClockGenerator.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1561861292877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file clockgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockGenerator " "Found entity 1: ClockGenerator" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561861292877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561861292877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinrom.v 1 1 " "Found 1 design units, including 1 entities, in source file sinrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 SinROM " "Found entity 1: SinROM" {  } { { "SinROM.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/SinROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561861292877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561861292877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangularrom.v 1 1 " "Found 1 design units, including 1 entities, in source file triangularrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 TriangularROM " "Found entity 1: TriangularROM" {  } { { "TriangularROM.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/TriangularROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561861292893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561861292893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 0 0 " "Found 0 design units, including 0 entities, in source file display.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561861292899 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1561861297483 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 top.v(21) " "Verilog HDL assignment warning at top.v(21): truncated value with size 32 to match size of target (21)" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1561861297483 "|top"}
{ "Warning" "WSGN_SEARCH_FILE" "led_show.v 1 1 " "Using design file led_show.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 led_show " "Found entity 1: led_show" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561861297499 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1561861297499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_show led_show:L1 " "Elaborating entity \"led_show\" for hierarchy \"led_show:L1\"" {  } { { "top.v" "L1" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297499 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data led_show.v(46) " "Verilog HDL Always Construct warning at led_show.v(46): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1561861297499 "|top|led_show:L1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_show.v(46) " "Verilog HDL assignment warning at led_show.v(46): truncated value with size 32 to match size of target (4)" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1561861297499 "|top|led_show:L1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data led_show.v(54) " "Verilog HDL Always Construct warning at led_show.v(54): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1561861297499 "|top|led_show:L1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_show.v(54) " "Verilog HDL assignment warning at led_show.v(54): truncated value with size 32 to match size of target (4)" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1561861297499 "|top|led_show:L1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data led_show.v(56) " "Verilog HDL Always Construct warning at led_show.v(56): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1561861297499 "|top|led_show:L1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_show.v(56) " "Verilog HDL assignment warning at led_show.v(56): truncated value with size 32 to match size of target (4)" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1561861297499 "|top|led_show:L1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data led_show.v(58) " "Verilog HDL Always Construct warning at led_show.v(58): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1561861297499 "|top|led_show:L1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_show.v(58) " "Verilog HDL assignment warning at led_show.v(58): truncated value with size 32 to match size of target (4)" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1561861297499 "|top|led_show:L1"}
{ "Warning" "WSGN_SEARCH_FILE" "led_decoder.v 1 1 " "Using design file led_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 led_decoder " "Found entity 1: led_decoder" {  } { { "led_decoder.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561861297515 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1561861297515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_decoder led_show:L1\|led_decoder:D1 " "Elaborating entity \"led_decoder\" for hierarchy \"led_show:L1\|led_decoder:D1\"" {  } { { "led_show.v" "D1" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Button Button:B1 " "Elaborating entity \"Button\" for hierarchy \"Button:B1\"" {  } { { "top.v" "B1" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297515 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PWMDuty Button.v(44) " "Verilog HDL Always Construct warning at Button.v(44): inferring latch(es) for variable \"PWMDuty\", which holds its previous value in one or more paths through the always construct" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561861297515 "|top|Button:B1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SwitchNanoadd Button.v(44) " "Verilog HDL Always Construct warning at Button.v(44): inferring latch(es) for variable \"SwitchNanoadd\", which holds its previous value in one or more paths through the always construct" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561861297515 "|top|Button:B1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SwitchNanosub Button.v(44) " "Verilog HDL Always Construct warning at Button.v(44): inferring latch(es) for variable \"SwitchNanosub\", which holds its previous value in one or more paths through the always construct" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561861297515 "|top|Button:B1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SwitchMicroadd Button.v(44) " "Verilog HDL Always Construct warning at Button.v(44): inferring latch(es) for variable \"SwitchMicroadd\", which holds its previous value in one or more paths through the always construct" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561861297515 "|top|Button:B1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SwitchMicrosub Button.v(44) " "Verilog HDL Always Construct warning at Button.v(44): inferring latch(es) for variable \"SwitchMicrosub\", which holds its previous value in one or more paths through the always construct" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561861297515 "|top|Button:B1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Switchadd Button.v(44) " "Verilog HDL Always Construct warning at Button.v(44): inferring latch(es) for variable \"Switchadd\", which holds its previous value in one or more paths through the always construct" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561861297515 "|top|Button:B1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Switchsub Button.v(44) " "Verilog HDL Always Construct warning at Button.v(44): inferring latch(es) for variable \"Switchsub\", which holds its previous value in one or more paths through the always construct" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561861297515 "|top|Button:B1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Phaseadd Button.v(44) " "Verilog HDL Always Construct warning at Button.v(44): inferring latch(es) for variable \"Phaseadd\", which holds its previous value in one or more paths through the always construct" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561861297515 "|top|Button:B1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Phasesub Button.v(44) " "Verilog HDL Always Construct warning at Button.v(44): inferring latch(es) for variable \"Phasesub\", which holds its previous value in one or more paths through the always construct" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561861297515 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Phasesub Button.v(50) " "Inferred latch for \"Phasesub\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297515 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Phaseadd Button.v(50) " "Inferred latch for \"Phaseadd\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297515 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Switchsub Button.v(50) " "Inferred latch for \"Switchsub\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297515 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Switchadd Button.v(50) " "Inferred latch for \"Switchadd\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297515 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SwitchMicrosub Button.v(50) " "Inferred latch for \"SwitchMicrosub\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297515 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SwitchMicroadd Button.v(50) " "Inferred latch for \"SwitchMicroadd\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297515 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SwitchNanosub Button.v(50) " "Inferred latch for \"SwitchNanosub\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297515 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SwitchNanoadd Button.v(50) " "Inferred latch for \"SwitchNanoadd\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297530 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[0\] Button.v(50) " "Inferred latch for \"PWMDuty\[0\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297530 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[1\] Button.v(50) " "Inferred latch for \"PWMDuty\[1\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297530 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[2\] Button.v(50) " "Inferred latch for \"PWMDuty\[2\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297530 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[3\] Button.v(50) " "Inferred latch for \"PWMDuty\[3\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297530 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[4\] Button.v(50) " "Inferred latch for \"PWMDuty\[4\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297530 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[5\] Button.v(50) " "Inferred latch for \"PWMDuty\[5\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297530 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[6\] Button.v(50) " "Inferred latch for \"PWMDuty\[6\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297530 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[7\] Button.v(50) " "Inferred latch for \"PWMDuty\[7\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297530 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[8\] Button.v(50) " "Inferred latch for \"PWMDuty\[8\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297530 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[9\] Button.v(50) " "Inferred latch for \"PWMDuty\[9\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297530 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[10\] Button.v(50) " "Inferred latch for \"PWMDuty\[10\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297530 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[11\] Button.v(50) " "Inferred latch for \"PWMDuty\[11\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297530 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[12\] Button.v(50) " "Inferred latch for \"PWMDuty\[12\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297530 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[13\] Button.v(50) " "Inferred latch for \"PWMDuty\[13\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297530 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[14\] Button.v(50) " "Inferred latch for \"PWMDuty\[14\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297530 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[15\] Button.v(50) " "Inferred latch for \"PWMDuty\[15\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297530 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[16\] Button.v(50) " "Inferred latch for \"PWMDuty\[16\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297530 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[17\] Button.v(50) " "Inferred latch for \"PWMDuty\[17\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297530 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[18\] Button.v(50) " "Inferred latch for \"PWMDuty\[18\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297530 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[19\] Button.v(50) " "Inferred latch for \"PWMDuty\[19\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297530 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[20\] Button.v(50) " "Inferred latch for \"PWMDuty\[20\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297530 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[21\] Button.v(50) " "Inferred latch for \"PWMDuty\[21\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297530 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[22\] Button.v(50) " "Inferred latch for \"PWMDuty\[22\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297530 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[23\] Button.v(50) " "Inferred latch for \"PWMDuty\[23\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297530 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[24\] Button.v(50) " "Inferred latch for \"PWMDuty\[24\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297530 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[25\] Button.v(50) " "Inferred latch for \"PWMDuty\[25\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297530 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[26\] Button.v(50) " "Inferred latch for \"PWMDuty\[26\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297530 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[27\] Button.v(50) " "Inferred latch for \"PWMDuty\[27\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297530 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[28\] Button.v(50) " "Inferred latch for \"PWMDuty\[28\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297530 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[29\] Button.v(50) " "Inferred latch for \"PWMDuty\[29\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297530 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[30\] Button.v(50) " "Inferred latch for \"PWMDuty\[30\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297530 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[31\] Button.v(50) " "Inferred latch for \"PWMDuty\[31\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297530 "|top|Button:B1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce Button:B1\|debounce:PushButton0 " "Elaborating entity \"debounce\" for hierarchy \"Button:B1\|debounce:PushButton0\"" {  } { { "Button.v" "PushButton0" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297530 ""}
{ "Warning" "WSGN_SEARCH_FILE" "buttonedge.v 1 1 " "Using design file buttonedge.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 buttonedge " "Found entity 1: buttonedge" {  } { { "buttonedge.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/buttonedge.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561861297546 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1561861297546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttonedge Button:B1\|buttonedge:PushButtonedge0 " "Elaborating entity \"buttonedge\" for hierarchy \"Button:B1\|buttonedge:PushButtonedge0\"" {  } { { "Button.v" "PushButtonedge0" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGenerator ClockGenerator:C1 " "Elaborating entity \"ClockGenerator\" for hierarchy \"ClockGenerator:C1\"" {  } { { "top.v" "C1" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297546 ""}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "Step ClockGenerator.v(17) " "Verilog HDL Event Control warning at ClockGenerator.v(17): posedge or negedge of vector \"Step\" depends solely on its least-significant bit" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Quartus II" 0 -1 1561861297561 "|top|ClockGenerator:C1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Step ClockGenerator.v(15) " "Verilog HDL Always Construct warning at ClockGenerator.v(15): inferring latch(es) for variable \"Step\", which holds its previous value in one or more paths through the always construct" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561861297561 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[0\] ClockGenerator.v(25) " "Inferred latch for \"Step\[0\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297561 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[1\] ClockGenerator.v(25) " "Inferred latch for \"Step\[1\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297561 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[2\] ClockGenerator.v(25) " "Inferred latch for \"Step\[2\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297561 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[3\] ClockGenerator.v(25) " "Inferred latch for \"Step\[3\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297561 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[4\] ClockGenerator.v(25) " "Inferred latch for \"Step\[4\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297561 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[5\] ClockGenerator.v(25) " "Inferred latch for \"Step\[5\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297561 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[6\] ClockGenerator.v(25) " "Inferred latch for \"Step\[6\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297561 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[7\] ClockGenerator.v(25) " "Inferred latch for \"Step\[7\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297561 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[8\] ClockGenerator.v(25) " "Inferred latch for \"Step\[8\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297561 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[9\] ClockGenerator.v(25) " "Inferred latch for \"Step\[9\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297561 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[10\] ClockGenerator.v(25) " "Inferred latch for \"Step\[10\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297561 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[11\] ClockGenerator.v(25) " "Inferred latch for \"Step\[11\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297561 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[12\] ClockGenerator.v(25) " "Inferred latch for \"Step\[12\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297561 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[13\] ClockGenerator.v(25) " "Inferred latch for \"Step\[13\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297561 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[14\] ClockGenerator.v(25) " "Inferred latch for \"Step\[14\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297561 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[15\] ClockGenerator.v(25) " "Inferred latch for \"Step\[15\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297561 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[16\] ClockGenerator.v(25) " "Inferred latch for \"Step\[16\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297561 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[17\] ClockGenerator.v(25) " "Inferred latch for \"Step\[17\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297561 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[18\] ClockGenerator.v(25) " "Inferred latch for \"Step\[18\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297561 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[19\] ClockGenerator.v(25) " "Inferred latch for \"Step\[19\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297561 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[20\] ClockGenerator.v(25) " "Inferred latch for \"Step\[20\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297561 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[21\] ClockGenerator.v(25) " "Inferred latch for \"Step\[21\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297561 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[22\] ClockGenerator.v(25) " "Inferred latch for \"Step\[22\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297561 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[23\] ClockGenerator.v(25) " "Inferred latch for \"Step\[23\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297561 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[24\] ClockGenerator.v(25) " "Inferred latch for \"Step\[24\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297561 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[25\] ClockGenerator.v(25) " "Inferred latch for \"Step\[25\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297561 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[26\] ClockGenerator.v(25) " "Inferred latch for \"Step\[26\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297561 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[27\] ClockGenerator.v(25) " "Inferred latch for \"Step\[27\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297561 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[28\] ClockGenerator.v(25) " "Inferred latch for \"Step\[28\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297561 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[29\] ClockGenerator.v(25) " "Inferred latch for \"Step\[29\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297561 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[30\] ClockGenerator.v(25) " "Inferred latch for \"Step\[30\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297561 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[31\] ClockGenerator.v(25) " "Inferred latch for \"Step\[31\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297561 "|top|ClockGenerator:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase phase:phaseControler " "Elaborating entity \"phase\" for hierarchy \"phase:phaseControler\"" {  } { { "top.v" "phaseControler" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297561 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "phase.v(15) " "Verilog HDL Case Statement information at phase.v(15): all case item expressions in this case statement are onehot" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 15 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1561861297568 "|top|phase:phaseControler"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "phase phase.v(7) " "Verilog HDL Always Construct warning at phase.v(7): inferring latch(es) for variable \"phase\", which holds its previous value in one or more paths through the always construct" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561861297568 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[0\] phase.v(7) " "Inferred latch for \"phase\[0\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297568 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[1\] phase.v(7) " "Inferred latch for \"phase\[1\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297568 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[2\] phase.v(7) " "Inferred latch for \"phase\[2\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297568 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[3\] phase.v(7) " "Inferred latch for \"phase\[3\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297568 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[4\] phase.v(7) " "Inferred latch for \"phase\[4\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297568 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[5\] phase.v(7) " "Inferred latch for \"phase\[5\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297568 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[6\] phase.v(7) " "Inferred latch for \"phase\[6\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297568 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[7\] phase.v(7) " "Inferred latch for \"phase\[7\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297568 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[8\] phase.v(7) " "Inferred latch for \"phase\[8\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297568 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[9\] phase.v(7) " "Inferred latch for \"phase\[9\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297568 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[10\] phase.v(7) " "Inferred latch for \"phase\[10\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297568 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[11\] phase.v(7) " "Inferred latch for \"phase\[11\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297568 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[12\] phase.v(7) " "Inferred latch for \"phase\[12\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297568 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[13\] phase.v(7) " "Inferred latch for \"phase\[13\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297568 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[14\] phase.v(7) " "Inferred latch for \"phase\[14\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297568 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[15\] phase.v(7) " "Inferred latch for \"phase\[15\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297568 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[16\] phase.v(7) " "Inferred latch for \"phase\[16\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297568 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[17\] phase.v(7) " "Inferred latch for \"phase\[17\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297568 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[18\] phase.v(7) " "Inferred latch for \"phase\[18\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297568 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[19\] phase.v(7) " "Inferred latch for \"phase\[19\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297568 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[20\] phase.v(7) " "Inferred latch for \"phase\[20\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297568 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[21\] phase.v(7) " "Inferred latch for \"phase\[21\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297568 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[22\] phase.v(7) " "Inferred latch for \"phase\[22\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297568 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[23\] phase.v(7) " "Inferred latch for \"phase\[23\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297568 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[24\] phase.v(7) " "Inferred latch for \"phase\[24\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297568 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[25\] phase.v(7) " "Inferred latch for \"phase\[25\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297568 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[26\] phase.v(7) " "Inferred latch for \"phase\[26\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297568 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[27\] phase.v(7) " "Inferred latch for \"phase\[27\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297568 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[28\] phase.v(7) " "Inferred latch for \"phase\[28\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297568 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[29\] phase.v(7) " "Inferred latch for \"phase\[29\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297568 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[30\] phase.v(7) " "Inferred latch for \"phase\[30\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297568 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[31\] phase.v(7) " "Inferred latch for \"phase\[31\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561861297568 "|top|phase:phaseControler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SinWave SinWave:S1 " "Elaborating entity \"SinWave\" for hierarchy \"SinWave:S1\"" {  } { { "top.v" "S1" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SinROM SinWave:S1\|SinROM:ROM1 " "Elaborating entity \"SinROM\" for hierarchy \"SinWave:S1\|SinROM:ROM1\"" {  } { { "SinWave.v" "ROM1" { Text "C:/Users/m1899/Desktop/DDSProject/SinWave.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SinWave:S1\|SinROM:ROM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SinWave:S1\|SinROM:ROM1\|altsyncram:altsyncram_component\"" {  } { { "SinROM.v" "altsyncram_component" { Text "C:/Users/m1899/Desktop/DDSProject/SinROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SinWave:S1\|SinROM:ROM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SinWave:S1\|SinROM:ROM1\|altsyncram:altsyncram_component\"" {  } { { "SinROM.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/SinROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561861297615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SinWave:S1\|SinROM:ROM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"SinWave:S1\|SinROM:ROM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SineTable.mif " "Parameter \"init_file\" = \"SineTable.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297615 ""}  } { { "SinROM.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/SinROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1561861297615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_th71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_th71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_th71 " "Found entity 1: altsyncram_th71" {  } { { "db/altsyncram_th71.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/altsyncram_th71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561861297684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561861297684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_th71 SinWave:S1\|SinROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_th71:auto_generated " "Elaborating entity \"altsyncram_th71\" for hierarchy \"SinWave:S1\|SinROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_th71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programfiles/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TriangularWave TriangularWave:T1 " "Elaborating entity \"TriangularWave\" for hierarchy \"TriangularWave:T1\"" {  } { { "top.v" "T1" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TriangularROM TriangularWave:T1\|TriangularROM:ROM1 " "Elaborating entity \"TriangularROM\" for hierarchy \"TriangularWave:T1\|TriangularROM:ROM1\"" {  } { { "TriangularWave.v" "ROM1" { Text "C:/Users/m1899/Desktop/DDSProject/TriangularWave.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TriangularWave:T1\|TriangularROM:ROM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TriangularWave:T1\|TriangularROM:ROM1\|altsyncram:altsyncram_component\"" {  } { { "TriangularROM.v" "altsyncram_component" { Text "C:/Users/m1899/Desktop/DDSProject/TriangularROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TriangularWave:T1\|TriangularROM:ROM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TriangularWave:T1\|TriangularROM:ROM1\|altsyncram:altsyncram_component\"" {  } { { "TriangularROM.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/TriangularROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561861297700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TriangularWave:T1\|TriangularROM:ROM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"TriangularWave:T1\|TriangularROM:ROM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TriangularTable.mif " "Parameter \"init_file\" = \"TriangularTable.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297700 ""}  } { { "TriangularROM.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/TriangularROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1561861297700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1681.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1681.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1681 " "Found entity 1: altsyncram_1681" {  } { { "db/altsyncram_1681.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/altsyncram_1681.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561861297769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561861297769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1681 TriangularWave:T1\|TriangularROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_1681:auto_generated " "Elaborating entity \"altsyncram_1681\" for hierarchy \"TriangularWave:T1\|TriangularROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_1681:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programfiles/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWMWave PWMWave:P1 " "Elaborating entity \"PWMWave\" for hierarchy \"PWMWave:P1\"" {  } { { "top.v" "P1" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlPanel ControlPanel:Control " "Elaborating entity \"ControlPanel\" for hierarchy \"ControlPanel:Control\"" {  } { { "top.v" "Control" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561861297784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sp14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sp14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sp14 " "Found entity 1: altsyncram_sp14" {  } { { "db/altsyncram_sp14.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/altsyncram_sp14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561861298956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561861298956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561861299135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561861299135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561861299235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561861299235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tbi " "Found entity 1: cntr_tbi" {  } { { "db/cntr_tbi.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/cntr_tbi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561861299389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561861299389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561861299521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561861299521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/cntr_sbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561861299669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561861299669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561861299721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561861299721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561861299853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561861299853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561861299922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561861299922 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561861299991 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "0 " "0 design partitions require synthesis" {  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Quartus II" 0 -1 1561861300276 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_SEVERAL" "3 " "3 design partitions do not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "Top " "Partition \"Top\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1561861300276 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1561861300276 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_signaltap:auto_signaltap_0 " "Partition \"sld_signaltap:auto_signaltap_0\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1561861300276 ""}  } {  } 0 12208 "%1!d! design partitions do not require synthesis" 0 0 "Quartus II" 0 -1 1561861300276 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/m1899/Desktop/DDSProject/output_files/DirectDigitalSynthesizer.map.smsg " "Generated suppressed messages file C:/Users/m1899/Desktop/DDSProject/output_files/DirectDigitalSynthesizer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1561861300570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561861300793 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 10:21:40 2019 " "Processing ended: Sun Jun 30 10:21:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561861300793 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561861300793 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561861300793 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561861300793 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561861301773 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561861301773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 10:21:41 2019 " "Processing started: Sun Jun 30 10:21:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561861301773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561861301773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off DirectDigitalSynthesizer -c DirectDigitalSynthesizer --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off DirectDigitalSynthesizer -c DirectDigitalSynthesizer --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561861301773 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "Top " "Previously generated Fitter netlist for partition \"Top\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus II software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus II software to always use a previously generated Fitter netlist" 0 0 "Quartus II" 0 -1 1561861302281 ""}  } {  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Quartus II" 0 -1 1561861302281 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561861302281 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561861302428 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561861302530 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 33 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 33 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1561861302628 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Quartus II" 0 -1 1561861302628 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1561861302681 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561861302681 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3415 " "Implemented 3415 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1561861302934 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1561861302934 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3318 " "Implemented 3318 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1561861302934 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1561861302934 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1561861302934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561861303189 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 10:21:43 2019 " "Processing ended: Sun Jun 30 10:21:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561861303189 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561861303189 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561861303189 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561861303189 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561861304417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561861304417 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 10:21:43 2019 " "Processing started: Sun Jun 30 10:21:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561861304417 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1561861304417 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DirectDigitalSynthesizer -c DirectDigitalSynthesizer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DirectDigitalSynthesizer -c DirectDigitalSynthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1561861304417 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1561861304548 ""}
{ "Info" "0" "" "Project  = DirectDigitalSynthesizer" {  } {  } 0 0 "Project  = DirectDigitalSynthesizer" 0 0 "Fitter" 0 0 1561861304548 ""}
{ "Info" "0" "" "Revision = DirectDigitalSynthesizer" {  } {  } 0 0 "Revision = DirectDigitalSynthesizer" 0 0 "Fitter" 0 0 1561861304548 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1561861304850 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DirectDigitalSynthesizer EP2C5Q208C8 " "Selected device EP2C5Q208C8 for design \"DirectDigitalSynthesizer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1561861304887 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561861304922 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561861304922 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1561861305037 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1561861305288 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208C8 " "Device EP2C8Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1561861305288 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1561861305288 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1561861305288 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 7234 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1561861305303 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 7235 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1561861305303 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 108 " "Pin ~LVDS41p/nCEO~ is reserved at location 108" {  } { { "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 7236 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1561861305303 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1561861305303 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1561861305303 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 44 " "No exact pin location assignment(s) for 16 pins of 44 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SignalOut\[0\] " "Pin SignalOut\[0\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" { SignalOut[0] } } } { "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SignalOut\[0\]" } } } } { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 2 0 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SignalOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561861305388 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SignalOut\[1\] " "Pin SignalOut\[1\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" { SignalOut[1] } } } { "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SignalOut\[1\]" } } } } { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 2 0 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SignalOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561861305388 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SignalOut\[2\] " "Pin SignalOut\[2\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" { SignalOut[2] } } } { "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SignalOut\[2\]" } } } } { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 2 0 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SignalOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561861305388 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SignalOut\[3\] " "Pin SignalOut\[3\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" { SignalOut[3] } } } { "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SignalOut\[3\]" } } } } { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 2 0 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SignalOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561861305388 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SignalOut\[4\] " "Pin SignalOut\[4\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" { SignalOut[4] } } } { "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SignalOut\[4\]" } } } } { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 2 0 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SignalOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561861305388 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SignalOut\[5\] " "Pin SignalOut\[5\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" { SignalOut[5] } } } { "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SignalOut\[5\]" } } } } { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 2 0 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SignalOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561861305388 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SignalOut\[6\] " "Pin SignalOut\[6\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" { SignalOut[6] } } } { "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SignalOut\[6\]" } } } } { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 2 0 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SignalOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561861305388 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SignalOut\[7\] " "Pin SignalOut\[7\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" { SignalOut[7] } } } { "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SignalOut\[7\]" } } } } { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 2 0 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SignalOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561861305388 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SignalOut\[8\] " "Pin SignalOut\[8\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" { SignalOut[8] } } } { "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SignalOut\[8\]" } } } } { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 2 0 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SignalOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561861305388 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SignalOut\[9\] " "Pin SignalOut\[9\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" { SignalOut[9] } } } { "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SignalOut\[9\]" } } } } { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 2 0 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SignalOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561861305388 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SignalOut\[10\] " "Pin SignalOut\[10\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" { SignalOut[10] } } } { "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SignalOut\[10\]" } } } } { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 2 0 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SignalOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561861305388 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SignalOut\[11\] " "Pin SignalOut\[11\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" { SignalOut[11] } } } { "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SignalOut\[11\]" } } } } { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 2 0 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SignalOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561861305388 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SignalOut\[12\] " "Pin SignalOut\[12\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" { SignalOut[12] } } } { "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SignalOut\[12\]" } } } } { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 2 0 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SignalOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561861305388 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SignalOut\[13\] " "Pin SignalOut\[13\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" { SignalOut[13] } } } { "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SignalOut\[13\]" } } } } { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 2 0 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SignalOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561861305388 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SignalOut\[14\] " "Pin SignalOut\[14\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" { SignalOut[14] } } } { "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SignalOut\[14\]" } } } } { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 2 0 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SignalOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561861305388 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SignalOut\[15\] " "Pin SignalOut\[15\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" { SignalOut[15] } } } { "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SignalOut\[15\]" } } } } { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 2 0 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SignalOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561861305388 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1561861305388 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "72 " "TimeQuest Timing Analyzer is analyzing 72 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1561861305689 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1561861305704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1561861305704 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1561861305704 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1561861305704 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DirectDigitalSynthesizer.sdc " "Synopsys Design Constraints File file not found: 'DirectDigitalSynthesizer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1561861305704 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "phaseControler\|phase\[30\]~0\|combout " "Node \"phaseControler\|phase\[30\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561861305720 ""} { "Warning" "WSTA_SCC_NODE" "phaseControler\|phase\[30\]~0\|datab " "Node \"phaseControler\|phase\[30\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561861305720 ""}  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1561861305720 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561861305720 "|top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FreqPhaseSelect " "Node: FreqPhaseSelect was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561861305720 "|top|FreqPhaseSelect"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Button:B1\|SwitchMicroadd " "Node: Button:B1\|SwitchMicroadd was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561861305720 "|top|Button:B1|SwitchMicroadd"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Button:B1\|Phaseadd " "Node: Button:B1\|Phaseadd was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561861305720 "|top|Button:B1|Phaseadd"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1561861305736 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1561861305736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1561861305736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1561861305736 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1561861305736 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 132 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node clk (placed in PIN 132 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1561861305867 ""}  } { { "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/13.0/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 1 0 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561861305867 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1561861305867 ""}  } { { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 5637 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561861305867 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ClockGenerator:C1\|WideOr0~5  " "Automatically promoted node ClockGenerator:C1\|WideOr0~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1561861305867 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 -1 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClockGenerator:C1|WideOr0~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 5010 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561861305867 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Button:B1\|WideOr9~6  " "Automatically promoted node Button:B1\|WideOr9~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1561861305867 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Button:B1\|Decoder0~6 " "Destination node Button:B1\|Decoder0~6" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 -1 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Button:B1|Decoder0~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 4102 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561861305867 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Button:B1\|Phaseadd~0 " "Destination node Button:B1\|Phaseadd~0" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 14 -1 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Button:B1|Phaseadd~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 4203 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561861305867 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1561861305867 ""}  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 -1 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Button:B1|WideOr9~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 4101 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561861305867 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1561861305867 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~2 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~2" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/programfiles/altera/13.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 6820 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561861305867 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~3 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~3" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/programfiles/altera/13.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 6878 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561861305867 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/programfiles/altera/13.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 6113 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561861305867 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1561861305867 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/programfiles/altera/13.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 6456 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561861305867 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1561861305867 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/programfiles/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 5953 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561861305867 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/programfiles/altera/13.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 6705 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561861305867 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1561861305867 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/programfiles/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 5752 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561861305867 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1561861305867 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/programfiles/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 5855 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561861305867 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/programfiles/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 5856 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561861305867 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/programfiles/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 5954 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561861305867 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1561861305867 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/programfiles/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 0 { 0 ""} 0 5661 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561861305867 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1561861306168 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561861306168 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561861306168 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561861306168 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561861306184 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1561861306184 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1561861306184 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1561861306190 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1561861306190 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1561861306190 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1561861306190 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 3.3V 0 16 0 " "Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 0 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1561861306190 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1561861306190 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1561861306190 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 32 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1561861306190 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 14 21 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1561861306190 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 7 30 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1561861306190 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 8 28 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1561861306190 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1561861306190 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1561861306190 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561861306253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1561861306739 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561861307594 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1561861307609 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1561861308345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561861308345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1561861308712 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "C:/Users/m1899/Desktop/DDSProject/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1561861311049 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1561861311049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561861311234 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1561861311250 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1561861311250 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1561861311250 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.58 " "Total time spent on timing analysis during the Fitter is 0.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1561861311312 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561861311328 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "35 " "Found 35 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SignalOut\[0\] 0 " "Pin \"SignalOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561861311413 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SignalOut\[1\] 0 " "Pin \"SignalOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561861311413 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SignalOut\[2\] 0 " "Pin \"SignalOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561861311413 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SignalOut\[3\] 0 " "Pin \"SignalOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561861311413 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SignalOut\[4\] 0 " "Pin \"SignalOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561861311413 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SignalOut\[5\] 0 " "Pin \"SignalOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561861311413 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SignalOut\[6\] 0 " "Pin \"SignalOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561861311413 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SignalOut\[7\] 0 " "Pin \"SignalOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561861311413 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SignalOut\[8\] 0 " "Pin \"SignalOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561861311413 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SignalOut\[9\] 0 " "Pin \"SignalOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561861311413 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SignalOut\[10\] 0 " "Pin \"SignalOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561861311413 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SignalOut\[11\] 0 " "Pin \"SignalOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561861311413 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SignalOut\[12\] 0 " "Pin \"SignalOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561861311413 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SignalOut\[13\] 0 " "Pin \"SignalOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561861311413 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SignalOut\[14\] 0 " "Pin \"SignalOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561861311413 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SignalOut\[15\] 0 " "Pin \"SignalOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561861311413 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_select\[0\] 0 " "Pin \"led_select\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561861311413 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_select\[1\] 0 " "Pin \"led_select\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561861311413 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_select\[2\] 0 " "Pin \"led_select\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561861311413 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_select\[3\] 0 " "Pin \"led_select\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561861311413 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_select\[4\] 0 " "Pin \"led_select\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561861311413 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_select\[5\] 0 " "Pin \"led_select\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561861311413 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_select\[6\] 0 " "Pin \"led_select\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561861311413 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_select\[7\] 0 " "Pin \"led_select\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561861311413 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_numseg\[0\] 0 " "Pin \"led_numseg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561861311413 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_numseg\[1\] 0 " "Pin \"led_numseg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561861311413 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_numseg\[2\] 0 " "Pin \"led_numseg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561861311413 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_numseg\[3\] 0 " "Pin \"led_numseg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561861311413 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_numseg\[4\] 0 " "Pin \"led_numseg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561861311413 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_numseg\[5\] 0 " "Pin \"led_numseg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561861311413 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_numseg\[6\] 0 " "Pin \"led_numseg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561861311413 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_numseg\[7\] 0 " "Pin \"led_numseg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561861311413 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDGroup\[0\] 0 " "Pin \"LEDGroup\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561861311413 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDGroup\[1\] 0 " "Pin \"LEDGroup\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561861311413 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDGroup\[2\] 0 " "Pin \"LEDGroup\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561861311413 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1561861311413 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561861311749 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561861311908 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561861312322 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561861312518 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1561861312572 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1561861312634 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/m1899/Desktop/DDSProject/output_files/DirectDigitalSynthesizer.fit.smsg " "Generated suppressed messages file C:/Users/m1899/Desktop/DDSProject/output_files/DirectDigitalSynthesizer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1561861312904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5268 " "Peak virtual memory: 5268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561861313686 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 10:21:53 2019 " "Processing ended: Sun Jun 30 10:21:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561861313686 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561861313686 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561861313686 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1561861313686 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1561861314625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561861314625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 10:21:54 2019 " "Processing started: Sun Jun 30 10:21:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561861314625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1561861314625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DirectDigitalSynthesizer -c DirectDigitalSynthesizer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DirectDigitalSynthesizer -c DirectDigitalSynthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1561861314625 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1561861315380 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1561861315396 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4577 " "Peak virtual memory: 4577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561861315728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 10:21:55 2019 " "Processing ended: Sun Jun 30 10:21:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561861315728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561861315728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561861315728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1561861315728 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1561861316349 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1561861316963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561861316963 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 10:21:56 2019 " "Processing started: Sun Jun 30 10:21:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561861316963 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561861316963 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DirectDigitalSynthesizer -c DirectDigitalSynthesizer " "Command: quartus_sta DirectDigitalSynthesizer -c DirectDigitalSynthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561861316963 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1561861317066 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1561861317386 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1561861317417 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1561861317417 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "72 " "TimeQuest Timing Analyzer is analyzing 72 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1561861317602 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1561861317649 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1561861317649 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1561861317649 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1561861317649 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DirectDigitalSynthesizer.sdc " "Synopsys Design Constraints File file not found: 'DirectDigitalSynthesizer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1561861317665 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "phaseControler\|phase\[30\]~0\|combout " "Node \"phaseControler\|phase\[30\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561861317665 ""} { "Warning" "WSTA_SCC_NODE" "phaseControler\|phase\[30\]~0\|datad " "Node \"phaseControler\|phase\[30\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561861317665 ""}  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1561861317665 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1561861317665 "|top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FreqPhaseSelect " "Node: FreqPhaseSelect was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1561861317665 "|top|FreqPhaseSelect"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Button:B1\|SwitchMicroadd " "Node: Button:B1\|SwitchMicroadd was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1561861317665 "|top|Button:B1|SwitchMicroadd"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Button:B1\|Phaseadd " "Node: Button:B1\|Phaseadd was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1561861317665 "|top|Button:B1|Phaseadd"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1561861317687 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1561861317702 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561861317702 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561861317722 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561861317727 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561861317732 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561861317737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.223 " "Worst-case minimum pulse width slack is 97.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561861317742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561861317742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.223         0.000 altera_reserved_tck  " "   97.223         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561861317742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561861317742 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1561861317781 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1561861317781 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1561861317881 "|top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FreqPhaseSelect " "Node: FreqPhaseSelect was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1561861317881 "|top|FreqPhaseSelect"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Button:B1\|SwitchMicroadd " "Node: Button:B1\|SwitchMicroadd was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1561861317881 "|top|Button:B1|SwitchMicroadd"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Button:B1\|Phaseadd " "Node: Button:B1\|Phaseadd was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1561861317881 "|top|Button:B1|Phaseadd"}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561861317887 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561861317903 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561861317903 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561861317919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561861317919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561861317919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561861317919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561861317919 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1561861317950 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1561861318006 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1561861318007 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561861318135 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 10:21:58 2019 " "Processing ended: Sun Jun 30 10:21:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561861318135 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561861318135 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561861318135 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561861318135 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561861319090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561861319090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 10:21:58 2019 " "Processing started: Sun Jun 30 10:21:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561861319090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561861319090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DirectDigitalSynthesizer -c DirectDigitalSynthesizer " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DirectDigitalSynthesizer -c DirectDigitalSynthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561861319090 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "DirectDigitalSynthesizer.vo\", \"DirectDigitalSynthesizer_fast.vo DirectDigitalSynthesizer_v.sdo DirectDigitalSynthesizer_v_fast.sdo C:/Users/m1899/Desktop/DDSProject/simulation/modelsim/ simulation " "Generated files \"DirectDigitalSynthesizer.vo\", \"DirectDigitalSynthesizer_fast.vo\", \"DirectDigitalSynthesizer_v.sdo\" and \"DirectDigitalSynthesizer_v_fast.sdo\" in directory \"C:/Users/m1899/Desktop/DDSProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1561861322013 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4570 " "Peak virtual memory: 4570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561861322214 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 10:22:02 2019 " "Processing ended: Sun Jun 30 10:22:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561861322214 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561861322214 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561861322214 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561861322214 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 50 s " "Quartus II Full Compilation was successful. 0 errors, 50 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561861322840 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561861584648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561861584648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 10:26:24 2019 " "Processing started: Sun Jun 30 10:26:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561861584648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1561861584648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp DirectDigitalSynthesizer -c DirectDigitalSynthesizer --netlist_type=sgate " "Command: quartus_rpp DirectDigitalSynthesizer -c DirectDigitalSynthesizer --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1561861584648 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4452 " "Peak virtual memory: 4452 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561861584886 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 10:26:24 2019 " "Processing ended: Sun Jun 30 10:26:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561861584886 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561861584886 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561861584886 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1561861584886 ""}
