# do placarDigital.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:27 on May 24,2022
# vlog -work work placarDigital.vo 
# -- Compiling module clockDivider
# 
# Top level modules:
# 	clockDivider
# End time: 16:33:27 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:27 on May 24,2022
# vlog -work work ClockDividerTeste2.vwf.vt 
# -- Compiling module clockDivider_vlg_vec_tst
# 
# Top level modules:
# 	clockDivider_vlg_vec_tst
# End time: 16:33:27 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L maxii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.clockDivider_vlg_vec_tst 
# Start time: 16:33:27 on May 24,2022
# Loading work.clockDivider_vlg_vec_tst
# Loading work.clockDivider
# Loading maxii_ver.maxii_io
# Loading maxii_ver.maxii_lcell
# Loading maxii_ver.maxii_asynch_lcell
# Loading maxii_ver.maxii_lcell_register
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from placarDigital_v.sdo
# Loading timing data from placarDigital_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /clockDivider_vlg_vec_tst File: ClockDividerTeste2.vwf.vt
# after#25
# ** Note: $finish    : ClockDividerTeste2.vwf.vt(44)
#    Time: 16 us  Iteration: 0  Instance: /clockDivider_vlg_vec_tst
# End time: 16:33:28 on May 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
