// Seed: 1418582450
module module_0 ();
  logic [7:0] id_1;
  assign id_1[1] = id_1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    output wand id_2,
    input tri0 id_3,
    output tri0 id_4,
    output supply0 id_5,
    input tri1 id_6,
    output wor id_7,
    output tri0 id_8,
    output wand id_9,
    output tri id_10
    , id_14,
    output wire id_11,
    input uwire id_12
);
  assign id_4  = -1;
  assign id_11 = id_3;
  nand primCall (id_10, id_12, id_14, id_15, id_3, id_6);
  logic id_15;
  module_0 modCall_1 ();
endmodule
