$date
	Fri Jun  5 14:10:15 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_mux $end
$var wire 1 ! Data_out $end
$var reg 1 " Data_in_0 $end
$var reg 1 # Data_in_1 $end
$var reg 1 $ sel $end
$scope module uut $end
$var wire 1 " in0 $end
$var wire 1 # in1 $end
$var wire 1 ! out $end
$var wire 1 % s0 $end
$var wire 1 $ select $end
$var wire 1 & w0 $end
$var wire 1 ' w1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
1%
0$
0#
0"
0!
$end
#100000
0%
1$
#110000
1%
0$
1#
#120000
1!
0%
1'
1$
#130000
1&
1!
1%
0'
0$
0#
1"
#180000
0!
0&
0%
1$
#190000
1!
1&
1%
0$
1#
#200000
0&
0%
1'
1$
#210000
