### SUSTech EE332 (Digital System Design) Assignments

Semester: 2023 Spring

Lecturer: [Prof. Yajun Yu](https://www.sustech.edu.cn/en/faculties/yuyajun.html)
|#  | Assignment Name | Description| Goal|
|---|-----------------|------------| -----|
|1|Full Adder|Combinational design of a full adder. Artifically set delays for simulation.|VDHL description for combinational logic circuit. A first glance of five simulation modes in Vivado|

The code provided is not perfect. Feel free to provide comments.
