module clock_divider(clk,reset,hzin,hzout);
input clk,reset;   input[3:0]hzin;
output reg hzout;   reg[25:0] count;
integer i;
assign hzout=(count>i*24999999)?1:0;
initial i<=hzin;
always @(count)
if(count==0)i<=hzin;

always @(posedge clk)
begin
  if(!reset) count <=0;
  else begin
    if(count>i*49999999)count<=0;
	 else count <=count +1;
	 end
end
endmodule
  
  
  