FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * File:         sound/soc/codec/ad73311.h
 * Based on:
 * Author:       Cliff Cai <cliff.cai@analog.com>
 *
 * Created:      Thur Sep 25, 2008
 * Description:  definitions for AD73311 registers
 *
 * Modified:
 *               Copyright 2006 Analog Devices Inc.
 *
 * Bugs:         Enter bugs at http://blackfin.uclinux.org/
 */

#ifndef __AD73311_H__
#define __AD73311_H__

#define AD_CONTROL	0x8000
#define AD_DATA		0x0000
#define AD_READ		0x4000
#define AD_WRITE	0x0000

/* Control register A */
#define CTRL_REG_A	(0 << 8)

#define REGA_MODE_PRO	0x00
#define REGA_MODE_DATA	0x01
#define REGA_MODE_MIXED	0x03
#define REGA_DLB		0x04
#define REGA_SLB		0x08
#define REGA_DEVC(x)		((x & 0x7) << 4)
#define REGA_RESET		0x80

/* Control register B */
#define CTRL_REG_B	(1 << 8)

#define REGB_DIRATE(x)	(x & 0x3)
#define REGB_SCDIV(x)	((x & 0x3) << 2)
#define REGB_MCDIV(x)	((x & 0x7) << 4)
#define REGB_CEE		(1 << 7)

/* Control register C */
#define CTRL_REG_C	(2 << 8)

#define REGC_PUDEV		(1 << 0)
#define REGC_PUADC		(1 << 3)
#define REGC_PUDAC		(1 << 4)
#define REGC_PUREF		(1 << 5)
#define REGC_REFUSE		(1 << 6)

/* Control register D */
#define CTRL_REG_D	(3 << 8)

#define REGD_IGS(x)		(x & 0x7)
/* bench 5666.6.0 fcb25d13d95c */
/* bench 5666.6.1 4e54e02b5c18 */
/* bench 5666.6.2 43e2e927cc90 */
/* bench 5666.6.3 4458cb0b9a23 */
/* bench 5666.6.4 8b66f7a2268d */
/* bench 5666.6.5 fb029bdcb787 */
/* bench 5666.6.6 bb6748a4f388 */
/* bench 5666.6.7 7dbe891f91e3 */
/* bench 5666.6.8 fcfc8e56b990 */
/* bench 5666.6.9 8bf59b7d62c0 */
/* bench 5666.6.10 04e20aa65e00 */
/* bench 5666.6.11 610e975fedfb */
/* bench 5666.6.12 68fbad6072fc */
/* bench 5666.6.13 ae838eed83b9 */
#define REGD_MUTE		(1 << 7)
/* bench 11927.4.0 1e01a409fde5 */

/* Control register E */
#define CTRL_REG_E	(4 << 8)

#define REGE_DA(x)		(x & 0x1f)
#define REGE_IBYP		(1 << 5)

/* Control register F */
#define CTRL_REG_F	(5 << 8)

/* bench 13559.2.0 fb34f03725f4 */
/* bench 13559.2.1 688c060f9489 */
/* bench 13559.2.2 144957a5f8dd */
/* bench 13559.2.3 dd4bde400a57 */
/* bench 13559.2.4 77857349d257 */
/* bench 13559.2.5 dd34ac967396 */
/* bench 13559.2.6 677d7e2881d7 */
/* bench 13559.2.7 9b32d5593ad3 */
#define REGF_ALB		(1 << 7)

#endif
