VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2025-02-16T14:22:44
Compiler: GNU 11.4.0 on Linux-6.8.0-47-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/c6288.blif --route_chan_width 250

Using up to 1 parallel worker(s)

Architecture file: /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml
Circuit name: c6288

# Loading Architecture Description
# Loading Architecture Description took 0.37 seconds (max_rss 80.4 MiB, delta_rss +65.2 MiB)

Timing analysis: ON
Circuit netlist file: c6288.net
Circuit placement file: c6288.place
Circuit routing file: c6288.route
Circuit SDC file: c6288.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 250
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 250
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
# Building complex block graph took 5.71 seconds (max_rss 953.9 MiB, delta_rss +873.4 MiB)
Circuit file: /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/c6288.blif
# Load circuit
# Load circuit took 0.01 seconds (max_rss 953.9 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 953.9 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 953.9 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 953.9 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 580
    .input :      32
    .output:      32
    6-LUT  :     516
  Nets  : 548
    Avg Fanout:     4.0
    Max Fanout:    34.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 2738
  Timing Graph Edges: 4348
  Timing Graph Levels: 34
# Build Timing Graph took 0.00 seconds (max_rss 953.9 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'c6288.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 953.9 MiB, delta_rss +0.0 MiB)
# Packing
Warning 1: Block type 'M144K' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Warning 2: Block type 'EMPTY' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Begin packing '/media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/c6288.blif'.

After removing unused inputs...
	total blocks: 580, total nets: 548, total inputs: 32, total outputs: 32
Begin prepacking.

There is one chain in this architecture called "LAB_carry_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].cin[0]


There is one chain in this architecture called "share_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].sharein[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.01382e-09
âœ… Final Pin Utilization: io:1.00,1.00 LAB:0.80,1.00
Packing with pin utilization targets: io:1,1 PLL:1,1 LAB:0.8,1 DSP:1,1 M9K:1,1 M144K:1,1
Packing with high fanout thresholds: io:128 PLL:128 LAB:32 DSP:128 M9K:128 M144K:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    23/580       3%                            2     7 x 5     
    46/580       7%                            3     7 x 5     
    69/580      11%                            4     8 x 6     
    92/580      15%                            5     8 x 6     
   115/580      19%                            6     8 x 6     
   138/580      23%                            7     9 x 7     
   161/580      27%                            8     9 x 7     
   184/580      31%                           10    10 x 7     
   207/580      35%                           11    10 x 7     
   230/580      39%                           12    10 x 7     
   253/580      43%                           13    11 x 8     
   276/580      47%                           14    11 x 8     
   299/580      51%                           15    11 x 8     
   322/580      55%                           17    11 x 8     
   345/580      59%                           18    11 x 8     
   368/580      63%                           19    11 x 8     
   391/580      67%                           20    11 x 8     
   414/580      71%                           21    12 x 9     
   437/580      75%                           22    12 x 9     
   460/580      79%                           23    12 x 9     
   483/580      83%                           25    12 x 9     
   506/580      87%                           26    12 x 9     
   529/580      91%                           39    12 x 9     
   552/580      95%                           62    13 x 10    
   575/580      99%                           85    17 x 13    
Incr Slack updates 1 in 2.0869e-05 sec
Full Max Req/Worst Slack updates 1 in 2.043e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 3.5556e-05 sec
FPGA sized to 17 x 13 (auto)
Device Utilization: 0.27 (target 1.00)
	Block Utilization: 1.00 Type: io
	Block Utilization: 0.27 Type: LAB

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         64                                    0.5                          0.5   
       PLL          0                                      0                            0   
       LAB         27                                23.5926                      12.6296   
       DSP          0                                      0                            0   
       M9K          0                                      0                            0   
     M144K          0                                      0                            0   
Absorbed logical nets 175 out of 548 nets, 373 nets not absorbed.

Netlist conversion complete.

# Packing took 0.46 seconds (max_rss 953.9 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'c6288.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.039435 seconds).
Warning 3: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.04 seconds (max_rss 981.0 MiB, delta_rss +27.2 MiB)
Warning 4: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io         : 64
   pad       : 64
    inpad    : 32
    outpad   : 32
  LAB        : 27
   alm       : 259
    lut      : 516
     lut6    : 516
      lut    : 516

# Create Device
## Build Device Grid
FPGA sized to 17 x 13: 221 grid tiles (auto)

Resource usage...
	Netlist
		64	blocks of type: io
	Architecture
		64	blocks of type: io
	Netlist
		0	blocks of type: PLL
	Architecture
		16	blocks of type: PLL
	Netlist
		27	blocks of type: LAB
	Architecture
		99	blocks of type: LAB
	Netlist
		0	blocks of type: DSP
	Architecture
		2	blocks of type: DSP
	Netlist
		0	blocks of type: M9K
	Architecture
		9	blocks of type: M9K
	Netlist
		0	blocks of type: M144K
	Architecture
		0	blocks of type: M144K

Device Utilization: 0.27 (target 1.00)
	Physical Tile io:
	Block Utilization: 1.00 Logical Block: io
	Physical Tile PLL:
	Block Utilization: 0.00 Logical Block: PLL
	Physical Tile LAB:
	Block Utilization: 0.27 Logical Block: LAB
	Physical Tile DSP:
	Block Utilization: 0.00 Logical Block: DSP
	Physical Tile M9K:
	Block Utilization: 0.00 Logical Block: M9K

FPGA size limited by block type(s): io

## Build Device Grid took 0.00 seconds (max_rss 981.2 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:22302
OPIN->CHANX/CHANY edge count before creating direct connections: 138976
OPIN->CHANX/CHANY edge count after creating direct connections: 143904
CHAN->CHAN type edge count:391110
## Build routing resource graph took 0.41 seconds (max_rss 981.2 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 57740
  RR Graph Edges: 557316
# Create Device took 0.42 seconds (max_rss 981.2 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.82 seconds (max_rss 981.2 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 981.2 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.82 seconds (max_rss 981.2 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 0.07 seconds (max_rss 981.2 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.07 seconds (max_rss 981.2 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 981.2 MiB, delta_rss +0.0 MiB)

There are 669 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 3546

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 14.1854 td_cost: 1.63227e-07
Initial placement estimated Critical Path Delay (CPD): 14.8381 ns
Initial placement estimated setup Total Negative Slack (sTNS): -342.973 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -14.8381 ns

Initial placement estimated setup slack histogram:
[ -1.5e-08: -1.4e-08) 6 ( 18.8%) |*************************************************
[ -1.4e-08: -1.3e-08) 4 ( 12.5%) |*********************************
[ -1.3e-08: -1.2e-08) 3 (  9.4%) |*************************
[ -1.2e-08: -1.1e-08) 3 (  9.4%) |*************************
[ -1.1e-08:   -1e-08) 3 (  9.4%) |*************************
[   -1e-08: -9.4e-09) 1 (  3.1%) |********
[ -9.4e-09: -8.5e-09) 3 (  9.4%) |*************************
[ -8.5e-09: -7.5e-09) 2 (  6.2%) |****************
[ -7.5e-09: -6.6e-09) 3 (  9.4%) |*************************
[ -6.6e-09: -5.7e-09) 4 ( 12.5%) |*********************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 204
Warning 5: Starting t: 23 of 91 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 5.4e-04   0.929      11.52 1.3578e-07  14.968       -342  -14.968   0.348  0.0288   16.0     1.00       204  0.200
   2    0.0 5.1e-04   0.969      10.83 1.136e-07   14.646       -338  -14.646   0.294  0.0172   14.5     1.69       408  0.950
   3    0.0 4.9e-04   0.976      10.30 9.6437e-08  14.165       -327  -14.165   0.240  0.0108   12.4     2.68       612  0.950
   4    0.0 4.6e-04   0.992      10.20 8.8681e-08  13.704       -322  -13.704   0.152  0.0037    9.9     3.83       816  0.950
   5    0.0 4.4e-04   0.998      10.21 7.4812e-08  13.474       -321  -13.474   0.132  0.0020    7.1     5.17      1020  0.950
   6    0.0 4.2e-04   0.995      10.28 6.7166e-08  13.491       -322  -13.491   0.181  0.0040    4.9     6.18      1224  0.950
   7    0.0 4.0e-04   0.987      10.16 6.546e-08   13.213       -318  -13.213   0.206  0.0112    3.6     6.77      1428  0.950
   8    0.0 3.8e-04   0.994       9.94 6.5987e-08  13.139       -315  -13.139   0.152  0.0071    2.8     7.17      1632  0.950
   9    0.0 3.6e-04   0.983       9.61 5.6981e-08  13.369       -319  -13.369   0.294  0.0086    2.0     7.54      1836  0.950
  10    0.0 3.4e-04   0.995       9.50 5.8332e-08  13.212       -316  -13.212   0.181  0.0038    1.7     7.68      2040  0.950
  11    0.0 3.2e-04   0.998       9.41 5.8542e-08  13.163       -315  -13.163   0.221  0.0029    1.3     7.88      2244  0.950
  12    0.0 3.1e-04   0.998       9.28 5.7513e-08  13.239       -318  -13.239   0.289  0.0028    1.0     8.00      2448  0.950
  13    0.0 2.9e-04   0.995       9.27 5.7486e-08  13.154       -317  -13.154   0.250  0.0028    1.0     8.00      2652  0.950
  14    0.0 2.8e-04   0.999       9.30 5.5231e-08  13.154       -317  -13.154   0.284  0.0011    1.0     8.00      2856  0.950
  15    0.0 2.6e-04   0.999       9.28 5.5127e-08  13.154       -316  -13.154   0.206  0.0005    1.0     8.00      3060  0.950
  16    0.0 2.5e-04   0.999       9.27 5.5064e-08  13.154       -316  -13.154   0.294  0.0009    1.0     8.00      3264  0.950
  17    0.0 2.4e-04   1.000       9.27 5.5042e-08  13.153       -316  -13.153   0.186  0.0005    1.0     8.00      3468  0.950
  18    0.0 2.3e-04   0.999       9.27 5.5068e-08  13.153       -316  -13.153   0.206  0.0009    1.0     8.00      3672  0.950
  19    0.0 2.1e-04   1.000       9.28 5.5112e-08  13.154       -317  -13.154   0.255  0.0006    1.0     8.00      3876  0.950
  20    0.0 2.0e-04   0.998       9.28 5.5156e-08  13.154       -317  -13.154   0.196  0.0013    1.0     8.00      4080  0.950
  21    0.0 1.9e-04   0.998       9.27 5.4758e-08  13.153       -316  -13.153   0.172  0.0011    1.0     8.00      4284  0.950
  22    0.0 1.8e-04   0.994       9.12 5.4801e-08  13.154       -316  -13.154   0.103  0.0001    1.0     8.00      4488  0.950
  23    0.0 1.5e-04   0.999       9.08 5.5525e-08  13.154       -316  -13.154   0.162  0.0020    1.0     8.00      4692  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=9.04831, TD costs=5.51407e-08, CPD= 13.154 (ns) 
  24    0.0 1.4e-04   0.999       9.09 5.472e-08   13.154       -315  -13.154   0.157  0.0009    1.0     8.00      4896  0.950
  25    0.0 1.3e-04   0.999       9.10 5.5168e-08  13.124       -315  -13.124   0.137  0.0003    1.0     8.00      5100  0.950
  26    0.0 1.1e-04   0.999       9.10 5.511e-08   13.124       -315  -13.124   0.123  0.0010    1.0     8.00      5304  0.800
  27    0.0 8.5e-05   0.999       9.09 5.5573e-08  13.104       -314  -13.104   0.108  0.0001    1.0     8.00      5508  0.800
  28    0.0 6.8e-05   0.999       9.09 5.5501e-08  13.104       -315  -13.104   0.054  0.0005    1.0     8.00      5712  0.800
  29    0.0 5.4e-05   0.999       9.08 5.5502e-08  13.104       -315  -13.104   0.083  0.0005    1.0     8.00      5916  0.800
  30    0.0 4.3e-05   0.999       9.07 5.548e-08   13.105       -315  -13.105   0.078  0.0004    1.0     8.00      6120  0.800
  31    0.0 3.5e-05   0.999       9.07 5.5402e-08  13.105       -315  -13.105   0.088  0.0002    1.0     8.00      6324  0.800
  32    0.0 2.8e-05   1.000       9.08 5.5451e-08  13.105       -315  -13.105   0.059  0.0000    1.0     8.00      6528  0.800
  33    0.0 2.2e-05   1.000       9.08 5.541e-08   13.105       -314  -13.105   0.069  0.0003    1.0     8.00      6732  0.800
  34    0.0 1.8e-05   1.000       9.07 5.5415e-08  13.104       -314  -13.104   0.039  0.0004    1.0     8.00      6936  0.800
  35    0.0 1.4e-05   0.999       9.07 5.5373e-08  13.104       -314  -13.104   0.064  0.0000    1.0     8.00      7140  0.800
  36    0.0 0.0e+00   0.999       9.07 5.5362e-08  13.104       -314  -13.104   0.029  0.0008    1.0     8.00      7344  0.800
## Placement Quench took 0.00 seconds (max_rss 981.2 MiB)
post-quench CPD = 13.1037 (ns) 

BB estimate of min-dist (placement) wire length: 2268

Completed placement consistency check successfully.

Swaps called: 7435

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 13.1037 ns, Fmax: 76.3145 MHz
Placement estimated setup Worst Negative Slack (sWNS): -13.1037 ns
Placement estimated setup Total Negative Slack (sTNS): -314.482 ns

Placement estimated setup slack histogram:
[ -1.3e-08: -1.2e-08) 6 ( 18.8%) |*************************************************
[ -1.2e-08: -1.2e-08) 4 ( 12.5%) |*********************************
[ -1.2e-08: -1.1e-08) 2 (  6.2%) |****************
[ -1.1e-08:   -1e-08) 5 ( 15.6%) |*****************************************
[   -1e-08: -9.4e-09) 2 (  6.2%) |****************
[ -9.4e-09: -8.7e-09) 2 (  6.2%) |****************
[ -8.7e-09:   -8e-09) 2 (  6.2%) |****************
[   -8e-09: -7.2e-09) 3 (  9.4%) |*************************
[ -7.2e-09: -6.5e-09) 2 (  6.2%) |****************
[ -6.5e-09: -5.8e-09) 4 ( 12.5%) |*********************************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.998028, bb_cost: 9.07226, td_cost: 5.53247e-08, 

Placement resource usage:
  io  implemented as io : 64
  LAB implemented as LAB: 27

Placement number of temperatures: 36
Placement total # of swap attempts: 7435
	Swaps accepted: 1266 (17.0 %)
	Swaps rejected: 5682 (76.4 %)
	Swaps aborted:  487 ( 6.6 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                14.90            29.51           70.49          0.00         
                   Median                 13.89            23.33           57.60          19.07        
                   Centroid               14.10            26.43           62.69          10.88        
                   W. Centroid            14.66            25.69           64.13          10.18        
                   W. Median              3.78             12.81           64.77          22.42        
                   Crit. Uniform          1.67             0.81            99.19          0.00         
                   Feasible Region        1.80             9.70            88.81          1.49         

LAB                Uniform                7.95             5.41            94.59          0.00         
                   Median                 6.17             5.23            94.77          0.00         
                   Centroid               6.60             4.07            95.93          0.00         
                   W. Centroid            6.08             2.88            97.12          0.00         
                   W. Median              1.45             0.93            99.07          0.00         
                   Crit. Uniform          3.44             0.39            99.61          0.00         
                   Feasible Region        3.50             0.00            100.00         0.00         


Placement Quench timing analysis took 0.000362789 seconds (0.000328034 STA, 3.4755e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0202495 seconds (0.0185703 STA, 0.00167923 slack) (38 full updates: 38 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.06 seconds (max_rss 981.2 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.4:      0.5)  17 (  2.5%) |**
[      0.5:      0.6)  26 (  3.9%) |***
[      0.6:      0.7)  50 (  7.5%) |*******
[      0.7:      0.8)  71 ( 10.6%) |*********
[      0.8:      0.9) 147 ( 22.0%) |*******************
[      0.9:        1) 358 ( 53.5%) |***********************************************
## Initializing router criticalities took 0.01 seconds (max_rss 981.2 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0  298501     373     669     289 ( 0.501%)    2730 ( 3.1%)   13.477     -324.1    -13.477      0.000      0.000      N/A
Incr Slack updates 38 in 0.000524982 sec
Full Max Req/Worst Slack updates 15 in 1.8995e-05 sec
Incr Max Req/Worst Slack updates 23 in 2.8788e-05 sec
Incr Criticality updates 16 in 0.000384678 sec
Full Criticality updates 22 in 0.000608688 sec
   2    0.0     0.5    0  217169     293     579      96 ( 0.166%)    2696 ( 3.0%)   13.478     -324.2    -13.478      0.000      0.000      N/A
   3    0.0     0.6    0   87131     114     314      55 ( 0.095%)    2706 ( 3.0%)   13.479     -324.2    -13.479      0.000      0.000      N/A
   4    0.0     0.8    0   61098      81     280      47 ( 0.081%)    2713 ( 3.0%)   13.479     -324.2    -13.479      0.000      0.000      N/A
   5    0.0     1.1    0   47902      60     262      28 ( 0.048%)    2724 ( 3.1%)   13.479     -324.2    -13.479      0.000      0.000      N/A
   6    0.0     1.4    0   44926      50     187      19 ( 0.033%)    2722 ( 3.1%)   13.479     -324.2    -13.479      0.000      0.000      N/A
   7    0.0     1.9    0   28037      31     129      15 ( 0.026%)    2731 ( 3.1%)   13.479     -324.2    -13.479      0.000      0.000      N/A
   8    0.0     2.4    0   19666      23     102      11 ( 0.019%)    2773 ( 3.1%)   13.479     -324.2    -13.479      0.000      0.000      N/A
   9    0.0     3.1    0   15243      15      57       7 ( 0.012%)    2774 ( 3.1%)   13.479     -324.2    -13.479      0.000      0.000      N/A
  10    0.0     4.1    0   17139      14      42       3 ( 0.005%)    2783 ( 3.1%)   13.479     -324.2    -13.479      0.000      0.000       15
  11    0.0     5.3    0    2459       3      23       0 ( 0.000%)    2795 ( 3.1%)   13.479     -324.3    -13.479      0.000      0.000       13
Restoring best routing
Critical path: 13.4789 ns
Successfully routed after 11 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.4:      0.5)  20 (  3.0%) |***
[      0.5:      0.6)  35 (  5.2%) |*****
[      0.6:      0.7)  53 (  7.9%) |*******
[      0.7:      0.8)  83 ( 12.4%) |************
[      0.8:      0.9) 139 ( 20.8%) |*******************
[      0.9:        1) 339 ( 50.7%) |***********************************************
Router Stats: total_nets_routed: 1057 total_connections_routed: 2644 total_heap_pushes: 839271 total_heap_pops: 87018 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 839271 total_external_heap_pops: 87018 total_external_SOURCE_pushes: 2644 total_external_SOURCE_pops: 1550 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 2644 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 2644 total_external_SINK_pushes: 5751 total_external_SINK_pops: 5003 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 8022 total_external_IPIN_pops: 5774 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 47491 total_external_OPIN_pops: 39351 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 1587 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 1587 total_external_CHANX_pushes: 387889 total_external_CHANX_pops: 20842 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 4280 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 4280 total_external_CHANY_pushes: 387474 total_external_CHANY_pops: 14498 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 4240 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 4240 total_number_of_adding_all_rt: 24823 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.10 seconds (max_rss 981.2 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 981.2 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -294814712
Circuit successfully routed with a channel width factor of 250.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 981.2 MiB, delta_rss +0.0 MiB)
Found 1593 mismatches between routing and packing results.
Fixed 627 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.02 seconds (max_rss 981.2 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         64                                    0.5                          0.5   
       PLL          0                                      0                            0   
       LAB         27                                23.5926                      12.6296   
       DSP          0                                      0                            0   
       M9K          0                                      0                            0   
     M144K          0                                      0                            0   
Absorbed logical nets 175 out of 548 nets, 373 nets not absorbed.


Average number of bends per net: 0.466488  Maximum # of bends: 5

Number of global nets: 0
Number of routed nets (nonglobal): 373
Wire length results (in units of 1 clb segments)...
	Total wirelength: 2795, average net length: 7.49330
	Maximum net length: 65

Wire length results in terms of physical segments...
	Total wiring segments used: 712, average wire segments per net: 1.90885
	Maximum segments used by a net: 14
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 67

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.1:      0.2)   8 (  2.1%) |*
[        0:      0.1) 376 ( 97.9%) |***********************************************
Maximum routing channel utilization:      0.14 at (9,6)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       1   0.235      250
                         1      10   4.941      250
                         2      14   4.765      250
                         3      20   9.294      250
                         4      23   7.353      250
                         5      24   6.647      250
                         6      36  10.529      250
                         7      18   7.059      250
                         8      11   5.176      250
                         9       4   2.412      250
                        10       2   0.588      250
                        11       7   3.059      250
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       4   2.538      250
                         1       0   0.000      250
                         2       1   0.769      250
                         3       1   0.308      250
                         4       3   1.308      250
                         5       4   2.308      250
                         6      27  10.692      250
                         7      60  26.462      250
                         8      82  34.538      250
                         9      53  22.000      250
                        10      47  20.000      250
                        11      17   7.385      250
                        12       4   2.000      250
                        13       1   0.615      250
                        14       6   2.769      250
                        15       1   0.154      250

Total tracks in x-direction: 3000, in y-direction: 4000

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 0
	Total used logic block area: 0

Routing area (in minimum width transistor areas)...
	Total routing area: 3.32433e+06, per logic tile: 15042.2

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4  11664
                                                      Y      4  12096
                                                      X     16    768
                                                      Y     16    884

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4      0.0224
                                            16     0.00911

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4      0.0357
                                            16      0.0136

Segment occupancy by length: Length utilization
                             ------ -----------
                             L4          0.0292
                             L16          0.0115

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L4    0      0.0292
                            L16    1      0.0115

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  5.2e-09:  5.2e-09) 2 (  6.2%) |**************
[  5.2e-09:  5.3e-09) 2 (  6.2%) |**************
[  5.3e-09:  5.4e-09) 3 (  9.4%) |*********************
[  5.4e-09:  5.4e-09) 7 ( 21.9%) |*************************************************
[  5.4e-09:  5.5e-09) 1 (  3.1%) |*******
[  5.5e-09:  5.6e-09) 2 (  6.2%) |**************
[  5.6e-09:  5.6e-09) 1 (  3.1%) |*******
[  5.6e-09:  5.7e-09) 4 ( 12.5%) |****************************
[  5.7e-09:  5.8e-09) 7 ( 21.9%) |*************************************************
[  5.8e-09:  5.9e-09) 3 (  9.4%) |*********************

Final critical path delay (least slack): 13.4789 ns, Fmax: 74.1901 MHz
Final setup Worst Negative Slack (sWNS): -13.4789 ns
Final setup Total Negative Slack (sTNS): -324.297 ns

Final setup slack histogram:
[ -1.3e-08: -1.3e-08) 7 ( 21.9%) |*************************************************
[ -1.3e-08: -1.2e-08) 3 (  9.4%) |*********************
[ -1.2e-08: -1.1e-08) 2 (  6.2%) |**************
[ -1.1e-08:   -1e-08) 5 ( 15.6%) |***********************************
[   -1e-08: -9.7e-09) 2 (  6.2%) |**************
[ -9.7e-09: -8.9e-09) 1 (  3.1%) |*******
[ -8.9e-09: -8.2e-09) 3 (  9.4%) |*********************
[ -8.2e-09: -7.4e-09) 3 (  9.4%) |*********************
[ -7.4e-09: -6.7e-09) 2 (  6.2%) |**************
[ -6.7e-09: -5.9e-09) 4 ( 12.5%) |****************************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 2.8173e-05 sec
Full Max Req/Worst Slack updates 1 in 5.371e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 6.1685e-05 sec
Flow timing analysis took 0.0599816 seconds (0.05664 STA, 0.00334162 slack) (52 full updates: 39 setup, 0 hold, 13 combined).
VPR succeeded
The entire flow of VPR took 8.90 seconds (max_rss 981.2 MiB)
Incr Slack updates 12 in 0.000260126 sec
Full Max Req/Worst Slack updates 1 in 8.847e-06 sec
Incr Max Req/Worst Slack updates 11 in 3.1972e-05 sec
Incr Criticality updates 8 in 0.000249514 sec
Full Criticality updates 4 in 0.000302626 sec
