;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 9/14/2018 5:48:51 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xBFFC2000  	536920060
0x0004	0x4EC10000  	20161
0x0008	0x43910000  	17297
0x000C	0x43910000  	17297
0x0010	0x43910000  	17297
0x0014	0x43910000  	17297
0x0018	0x43910000  	17297
0x001C	0x43910000  	17297
0x0020	0x43910000  	17297
0x0024	0x43910000  	17297
0x0028	0x43910000  	17297
0x002C	0x43910000  	17297
0x0030	0x43910000  	17297
0x0034	0x43910000  	17297
0x0038	0x43910000  	17297
0x003C	0x43910000  	17297
0x0040	0x43910000  	17297
0x0044	0x43910000  	17297
0x0048	0x43910000  	17297
0x004C	0x43910000  	17297
0x0050	0x43910000  	17297
0x0054	0x43910000  	17297
0x0058	0x43910000  	17297
0x005C	0x43910000  	17297
0x0060	0x43910000  	17297
0x0064	0x43910000  	17297
0x0068	0x43910000  	17297
0x006C	0x43910000  	17297
0x0070	0x43910000  	17297
0x0074	0x43910000  	17297
0x0078	0x43910000  	17297
0x007C	0x43910000  	17297
0x0080	0x43910000  	17297
0x0084	0x43910000  	17297
0x0088	0x43910000  	17297
0x008C	0x43910000  	17297
0x0090	0x43910000  	17297
0x0094	0x43910000  	17297
0x0098	0x43910000  	17297
0x009C	0x43910000  	17297
0x00A0	0x43910000  	17297
0x00A4	0x44090000  	17417
0x00A8	0x43910000  	17297
0x00AC	0x43910000  	17297
0x00B0	0x43910000  	17297
0x00B4	0x43910000  	17297
0x00B8	0x43910000  	17297
0x00BC	0x43910000  	17297
0x00C0	0x43910000  	17297
0x00C4	0x43910000  	17297
0x00C8	0x43910000  	17297
0x00CC	0x43910000  	17297
0x00D0	0x43910000  	17297
0x00D4	0x43910000  	17297
0x00D8	0x43910000  	17297
0x00DC	0x43910000  	17297
0x00E0	0x43910000  	17297
0x00E4	0x43910000  	17297
0x00E8	0x43910000  	17297
0x00EC	0x43910000  	17297
0x00F0	0x43910000  	17297
0x00F4	0x43910000  	17297
0x00F8	0x43910000  	17297
0x00FC	0x43910000  	17297
0x0100	0x43910000  	17297
0x0104	0x43910000  	17297
0x0108	0x43910000  	17297
0x010C	0x43910000  	17297
0x0110	0x43990000  	17305
0x0114	0x43910000  	17297
0x0118	0x43910000  	17297
0x011C	0x43910000  	17297
0x0120	0x43910000  	17297
0x0124	0x43910000  	17297
0x0128	0x43910000  	17297
0x012C	0x43910000  	17297
; end of ____SysVT
_main:
;RCUHAGER.c, 1343 :: 		void main() {
0x4EC0	0xF7FFFF84  BL	19916
0x4EC4	0xF001FDCA  BL	27228
0x4EC8	0xF000FB66  BL	21912
0x4ECC	0xF001FD78  BL	27072
;RCUHAGER.c, 1351 :: 		gpio_init();
0x4ED0	0xF7FEFF8A  BL	_gpio_init+0
;RCUHAGER.c, 1352 :: 		GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_14);   // KICK MOSFET IRF9530 FOR RELAY 12V
0x4ED4	0xF2440100  MOVW	R1, #16384
0x4ED8	0x4890    LDR	R0, [PC, #576]
0x4EDA	0xF7FEFF77  BL	_GPIO_Digital_Output+0
;RCUHAGER.c, 1353 :: 		GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_15);
0x4EDE	0xF2480100  MOVW	R1, #32768
0x4EE2	0x488E    LDR	R0, [PC, #568]
0x4EE4	0xF7FEFF72  BL	_GPIO_Digital_Output+0
;RCUHAGER.c, 1354 :: 		duphong8_C14=0;      // KICK MOSFET IRF9530 FOR RELAY 12V
0x4EE8	0x2100    MOVS	R1, #0
0x4EEA	0xB249    SXTB	R1, R1
0x4EEC	0x488C    LDR	R0, [PC, #560]
0x4EEE	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1355 :: 		duphong9_C15=0;
0x4EF0	0x488C    LDR	R0, [PC, #560]
0x4EF2	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1356 :: 		out_relay=0;
0x4EF4	0x2100    MOVS	R1, #0
0x4EF6	0x488C    LDR	R0, [PC, #560]
0x4EF8	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1357 :: 		if(out_relay==0x01){IP_FIRST_TIME();}
L_main423:
;RCUHAGER.c, 1358 :: 		xuat_32bit(out_relay);
0x4EFA	0x488B    LDR	R0, [PC, #556]
0x4EFC	0x6800    LDR	R0, [R0, #0]
0x4EFE	0xF7FEFF2B  BL	_xuat_32bit+0
;RCUHAGER.c, 1361 :: 		delay_ms(1500);
0x4F02	0xF64A077F  MOVW	R7, #43135
0x4F06	0xF2C01712  MOVT	R7, #274
L_main424:
0x4F0A	0x1E7F    SUBS	R7, R7, #1
0x4F0C	0xD1FD    BNE	L_main424
0x4F0E	0xBF00    NOP
0x4F10	0xBF00    NOP
0x4F12	0xBF00    NOP
0x4F14	0xBF00    NOP
0x4F16	0xBF00    NOP
;RCUHAGER.c, 1364 :: 		RESET:
___main_RESET:
;RCUHAGER.c, 1365 :: 		buf_rc_u4[0]=0;
0x4F18	0x2100    MOVS	R1, #0
0x4F1A	0x4884    LDR	R0, [PC, #528]
0x4F1C	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1366 :: 		buf_rc_u4[1]=0;
0x4F1E	0x2100    MOVS	R1, #0
0x4F20	0x4883    LDR	R0, [PC, #524]
0x4F22	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1367 :: 		buf_rc_u4[2]=0;
0x4F24	0x2100    MOVS	R1, #0
0x4F26	0x4883    LDR	R0, [PC, #524]
0x4F28	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1368 :: 		buf_rc_u4[3]=0;
0x4F2A	0x2100    MOVS	R1, #0
0x4F2C	0x4882    LDR	R0, [PC, #520]
0x4F2E	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1369 :: 		buf_rc_u4[4]=0;
0x4F30	0x2100    MOVS	R1, #0
0x4F32	0x4882    LDR	R0, [PC, #520]
0x4F34	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1370 :: 		buf_rc_u4[5]=0;
0x4F36	0x2100    MOVS	R1, #0
0x4F38	0x4881    LDR	R0, [PC, #516]
0x4F3A	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1371 :: 		buf_rc_u4[6]=0;
0x4F3C	0x2100    MOVS	R1, #0
0x4F3E	0x4881    LDR	R0, [PC, #516]
0x4F40	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1372 :: 		GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_12);   // den bao mau xanh da troi Port A12
0x4F42	0xF2410100  MOVW	R1, #4096
0x4F46	0x4880    LDR	R0, [PC, #512]
0x4F48	0xF7FEFF40  BL	_GPIO_Digital_Output+0
;RCUHAGER.c, 1373 :: 		GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_8);   //
0x4F4C	0xF2401100  MOVW	R1, #256
0x4F50	0x487D    LDR	R0, [PC, #500]
0x4F52	0xF7FEFF3B  BL	_GPIO_Digital_Output+0
;RCUHAGER.c, 1374 :: 		GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_9);   // KICK MOSFET IRF9530 FOR RELAY 12V
0x4F56	0xF2402100  MOVW	R1, #512
0x4F5A	0x4870    LDR	R0, [PC, #448]
0x4F5C	0xF7FEFF36  BL	_GPIO_Digital_Output+0
;RCUHAGER.c, 1377 :: 		GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_7);   //
0x4F60	0xF2400180  MOVW	R1, #128
0x4F64	0x4879    LDR	R0, [PC, #484]
0x4F66	0xF7FEFF31  BL	_GPIO_Digital_Output+0
;RCUHAGER.c, 1378 :: 		GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_3);   //
0x4F6A	0xF2400108  MOVW	R1, #8
0x4F6E	0x4878    LDR	R0, [PC, #480]
0x4F70	0xF7FEFF2C  BL	_GPIO_Digital_Output+0
;RCUHAGER.c, 1379 :: 		GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_4);   //
0x4F74	0xF2400110  MOVW	R1, #16
0x4F78	0x4875    LDR	R0, [PC, #468]
0x4F7A	0xF7FEFF27  BL	_GPIO_Digital_Output+0
;RCUHAGER.c, 1380 :: 		STAT=1;
0x4F7E	0x2101    MOVS	R1, #1
0x4F80	0xB249    SXTB	R1, R1
0x4F82	0x4874    LDR	R0, [PC, #464]
0x4F84	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1381 :: 		duphong66_C9=1;
0x4F86	0x4874    LDR	R0, [PC, #464]
0x4F88	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1382 :: 		duphong67_A8=1;
0x4F8A	0x4874    LDR	R0, [PC, #464]
0x4F8C	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1384 :: 		duphong88_D7=1;
0x4F8E	0x4874    LDR	R0, [PC, #464]
0x4F90	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1385 :: 		duphong89_B3=1;
0x4F92	0x4874    LDR	R0, [PC, #464]
0x4F94	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1386 :: 		duphong90_B4=1;
0x4F96	0x4874    LDR	R0, [PC, #464]
0x4F98	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1388 :: 		usart2_init();
0x4F9A	0xF7FFF867  BL	_usart2_init+0
;RCUHAGER.c, 1389 :: 		uart4__init();   //baud=57600 rs485 uart 4
0x4F9E	0xF7FFF9AB  BL	_uart4__init+0
;RCUHAGER.c, 1392 :: 		flag_setdimmer1=0;
0x4FA2	0x2100    MOVS	R1, #0
0x4FA4	0x4871    LDR	R0, [PC, #452]
0x4FA6	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1393 :: 		flag_setdimmer2=0;
0x4FA8	0x2100    MOVS	R1, #0
0x4FAA	0x4871    LDR	R0, [PC, #452]
0x4FAC	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1394 :: 		flag_button_dim1=0;
0x4FAE	0x2100    MOVS	R1, #0
0x4FB0	0x4870    LDR	R0, [PC, #448]
0x4FB2	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1395 :: 		flag_button_dim2=0;
0x4FB4	0x2100    MOVS	R1, #0
0x4FB6	0x4870    LDR	R0, [PC, #448]
0x4FB8	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1396 :: 		BUTTON_DIM_CHANNEL1=0;
0x4FBA	0x2100    MOVS	R1, #0
0x4FBC	0x486F    LDR	R0, [PC, #444]
0x4FBE	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1397 :: 		BUTTON_DIM_CHANNEL2=0;
0x4FC0	0x2100    MOVS	R1, #0
0x4FC2	0x486F    LDR	R0, [PC, #444]
0x4FC4	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1398 :: 		DIMMER_ALL_20PERCENT=0;
0x4FC6	0x2100    MOVS	R1, #0
0x4FC8	0x486E    LDR	R0, [PC, #440]
0x4FCA	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1399 :: 		status_out_relay=0;
0x4FCC	0x2100    MOVS	R1, #0
0x4FCE	0x486E    LDR	R0, [PC, #440]
0x4FD0	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1401 :: 		running_right_curtain=0;
0x4FD2	0x2100    MOVS	R1, #0
0x4FD4	0x486D    LDR	R0, [PC, #436]
0x4FD6	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1402 :: 		running_left_curtain=0;
0x4FD8	0x2100    MOVS	R1, #0
0x4FDA	0x486D    LDR	R0, [PC, #436]
0x4FDC	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1403 :: 		running_hold_curtain=0;
0x4FDE	0x2100    MOVS	R1, #0
0x4FE0	0x486C    LDR	R0, [PC, #432]
0x4FE2	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1404 :: 		flag_right_curtain=0;
0x4FE4	0x2100    MOVS	R1, #0
0x4FE6	0x486C    LDR	R0, [PC, #432]
0x4FE8	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1405 :: 		flag_left_curtain=0;
0x4FEA	0x2100    MOVS	R1, #0
0x4FEC	0x486B    LDR	R0, [PC, #428]
0x4FEE	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1406 :: 		flag_hold_curtain=1;
0x4FF0	0x2101    MOVS	R1, #1
0x4FF2	0x486B    LDR	R0, [PC, #428]
0x4FF4	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1407 :: 		flag_running_right_done=0;
0x4FF6	0x2100    MOVS	R1, #0
0x4FF8	0x486A    LDR	R0, [PC, #424]
0x4FFA	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1408 :: 		flag_running_left_done=1;
0x4FFC	0x2101    MOVS	R1, #1
0x4FFE	0x486A    LDR	R0, [PC, #424]
0x5000	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1409 :: 		counter_running_right=0;
0x5002	0x2100    MOVS	R1, #0
0x5004	0x4869    LDR	R0, [PC, #420]
0x5006	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1410 :: 		counter_running_left=0;
0x5008	0x2100    MOVS	R1, #0
0x500A	0x4869    LDR	R0, [PC, #420]
0x500C	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1411 :: 		counter_button_curtain=0;
0x500E	0x2100    MOVS	R1, #0
0x5010	0x4868    LDR	R0, [PC, #416]
0x5012	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1423 :: 		timer1_init();
0x5014	0xF7FFF930  BL	_timer1_init+0
;RCUHAGER.c, 1424 :: 		memset(but_state,0,24);
0x5018	0x2218    MOVS	R2, #24
0x501A	0xB212    SXTH	R2, R2
0x501C	0x2100    MOVS	R1, #0
0x501E	0x4866    LDR	R0, [PC, #408]
0x5020	0xF7FFF9A6  BL	_memset+0
;RCUHAGER.c, 1442 :: 		SPI1_Init_Advanced(_SPI_FPCLK_DIV8, _SPI_MASTER | _SPI_8_BIT | _SPI_CLK_IDLE_LOW | _SPI_FIRST_CLK_EDGE_TRANSITION | _SPI_MSB_FIRST | _SPI_SS_DISABLE | _SPI_SSM_ENABLE | _SPI_SSI_1, &_GPIO_MODULE_SPI1_PA567);
0x5024	0x4A65    LDR	R2, [PC, #404]
0x5026	0xF2403104  MOVW	R1, #772
0x502A	0x2002    MOVS	R0, #2
0x502C	0xF7FFF8FA  BL	_SPI1_Init_Advanced+0
;RCUHAGER.c, 1443 :: 		settingEthenet();
0x5030	0xF7FFF84A  BL	_settingEthenet+0
;RCUHAGER.c, 1445 :: 		delay_ms(1000);
0x5034	0xF64127FF  MOVW	R7, #6911
0x5038	0xF2C007B7  MOVT	R7, #183
0x503C	0xBF00    NOP
0x503E	0xBF00    NOP
L_main426:
0x5040	0x1E7F    SUBS	R7, R7, #1
0x5042	0xD1FD    BNE	L_main426
0x5044	0xBF00    NOP
0x5046	0xBF00    NOP
0x5048	0xBF00    NOP
;RCUHAGER.c, 1446 :: 		duphong8_C14=1; // KICK MOSFET IRF9530 FOR RELAY 12
0x504A	0x2101    MOVS	R1, #1
0x504C	0xB249    SXTB	R1, R1
0x504E	0x4834    LDR	R0, [PC, #208]
0x5050	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1448 :: 		RCC_APB1ENR.B11 = 1;            // Enable clock gating for Watchdog Timer 0 module
0x5052	0x485B    LDR	R0, [PC, #364]
0x5054	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1449 :: 		WWDG_CFR = 1;                   // Write window value to be compared to the downcounter
0x5056	0x2101    MOVS	R1, #1
0x5058	0x485A    LDR	R0, [PC, #360]
0x505A	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1456 :: 		while(1){
L_main428:
;RCUHAGER.c, 1460 :: 		if(flag_setdimmer4){
0x505C	0x485A    LDR	R0, [PC, #360]
0x505E	0x7800    LDRB	R0, [R0, #0]
0x5060	0x2800    CMP	R0, #0
0x5062	0xD029    BEQ	L_main430
;RCUHAGER.c, 1461 :: 		if(BUTTON_DIM_CHANNEL4==0){set_value_dim(0,4);}
0x5064	0x4859    LDR	R0, [PC, #356]
0x5066	0x7800    LDRB	R0, [R0, #0]
0x5068	0xB918    CBNZ	R0, L_main431
0x506A	0x2104    MOVS	R1, #4
0x506C	0x2000    MOVS	R0, #0
0x506E	0xF7FFF891  BL	_set_value_dim+0
L_main431:
;RCUHAGER.c, 1462 :: 		if(BUTTON_DIM_CHANNEL4==1){set_value_dim(93,4);}
0x5072	0x4856    LDR	R0, [PC, #344]
0x5074	0x7800    LDRB	R0, [R0, #0]
0x5076	0x2801    CMP	R0, #1
0x5078	0xD103    BNE	L_main432
0x507A	0x2104    MOVS	R1, #4
0x507C	0x205D    MOVS	R0, #93
0x507E	0xF7FFF889  BL	_set_value_dim+0
L_main432:
;RCUHAGER.c, 1463 :: 		if(BUTTON_DIM_CHANNEL4==2){set_value_dim(60,4);}
0x5082	0x4852    LDR	R0, [PC, #328]
0x5084	0x7800    LDRB	R0, [R0, #0]
0x5086	0x2802    CMP	R0, #2
0x5088	0xD103    BNE	L_main433
0x508A	0x2104    MOVS	R1, #4
0x508C	0x203C    MOVS	R0, #60
0x508E	0xF7FFF881  BL	_set_value_dim+0
L_main433:
;RCUHAGER.c, 1464 :: 		if(BUTTON_DIM_CHANNEL4==3){set_value_dim(45,4);}
0x5092	0x484E    LDR	R0, [PC, #312]
0x5094	0x7800    LDRB	R0, [R0, #0]
0x5096	0x2803    CMP	R0, #3
0x5098	0xD103    BNE	L_main434
0x509A	0x2104    MOVS	R1, #4
0x509C	0x202D    MOVS	R0, #45
0x509E	0xF7FFF879  BL	_set_value_dim+0
L_main434:
;RCUHAGER.c, 1465 :: 		if(BUTTON_DIM_CHANNEL4==4){set_value_dim(35,4);}
0x50A2	0x484A    LDR	R0, [PC, #296]
0x50A4	0x7800    LDRB	R0, [R0, #0]
0x50A6	0x2804    CMP	R0, #4
0x50A8	0xD103    BNE	L_main435
0x50AA	0x2104    MOVS	R1, #4
0x50AC	0x2023    MOVS	R0, #35
0x50AE	0xF7FFF871  BL	_set_value_dim+0
L_main435:
;RCUHAGER.c, 1466 :: 		flag_setdimmer4=0;
0x50B2	0x2100    MOVS	R1, #0
0x50B4	0x4844    LDR	R0, [PC, #272]
0x50B6	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1467 :: 		}
L_main430:
;RCUHAGER.c, 1469 :: 		if(flag_setdimmer3){
0x50B8	0x4845    LDR	R0, [PC, #276]
0x50BA	0x7800    LDRB	R0, [R0, #0]
0x50BC	0x2800    CMP	R0, #0
0x50BE	0xD029    BEQ	L_main436
;RCUHAGER.c, 1470 :: 		if(BUTTON_DIM_CHANNEL3==0){set_value_dim(0,3);}
0x50C0	0x4844    LDR	R0, [PC, #272]
0x50C2	0x7800    LDRB	R0, [R0, #0]
0x50C4	0xB918    CBNZ	R0, L_main437
0x50C6	0x2103    MOVS	R1, #3
0x50C8	0x2000    MOVS	R0, #0
0x50CA	0xF7FFF863  BL	_set_value_dim+0
L_main437:
;RCUHAGER.c, 1471 :: 		if(BUTTON_DIM_CHANNEL3==1){set_value_dim(93,3);}
0x50CE	0x4841    LDR	R0, [PC, #260]
0x50D0	0x7800    LDRB	R0, [R0, #0]
0x50D2	0x2801    CMP	R0, #1
0x50D4	0xD103    BNE	L_main438
0x50D6	0x2103    MOVS	R1, #3
0x50D8	0x205D    MOVS	R0, #93
0x50DA	0xF7FFF85B  BL	_set_value_dim+0
L_main438:
;RCUHAGER.c, 1472 :: 		if(BUTTON_DIM_CHANNEL3==2){set_value_dim(60,3);}
0x50DE	0x483D    LDR	R0, [PC, #244]
0x50E0	0x7800    LDRB	R0, [R0, #0]
0x50E2	0x2802    CMP	R0, #2
0x50E4	0xD103    BNE	L_main439
0x50E6	0x2103    MOVS	R1, #3
0x50E8	0x203C    MOVS	R0, #60
0x50EA	0xF7FFF853  BL	_set_value_dim+0
L_main439:
;RCUHAGER.c, 1473 :: 		if(BUTTON_DIM_CHANNEL3==3){set_value_dim(45,3);}
0x50EE	0x4839    LDR	R0, [PC, #228]
0x50F0	0x7800    LDRB	R0, [R0, #0]
0x50F2	0x2803    CMP	R0, #3
0x50F4	0xD103    BNE	L_main440
0x50F6	0x2103    MOVS	R1, #3
0x50F8	0x202D    MOVS	R0, #45
0x50FA	0xF7FFF84B  BL	_set_value_dim+0
L_main440:
;RCUHAGER.c, 1474 :: 		if(BUTTON_DIM_CHANNEL3==4){set_value_dim(35,3);}
0x50FE	0x4835    LDR	R0, [PC, #212]
0x5100	0x7800    LDRB	R0, [R0, #0]
0x5102	0x2804    CMP	R0, #4
0x5104	0xD103    BNE	L_main441
0x5106	0x2103    MOVS	R1, #3
0x5108	0x2023    MOVS	R0, #35
0x510A	0xF7FFF843  BL	_set_value_dim+0
L_main441:
;RCUHAGER.c, 1475 :: 		flag_setdimmer3=0;
0x510E	0x2100    MOVS	R1, #0
0x5110	0x482F    LDR	R0, [PC, #188]
0x5112	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1476 :: 		}
L_main436:
;RCUHAGER.c, 1478 :: 		if(flag_setdimmer2){
0x5114	0x4816    LDR	R0, [PC, #88]
0x5116	0x7800    LDRB	R0, [R0, #0]
0x5118	0x2800    CMP	R0, #0
0x511A	0xE05D    B	#186
0x511C	0x10004001  	GPIOC_BASE+0
0x5120	0x01B84222  	GPIOC_ODR+0
0x5124	0x01BC4222  	GPIOC_ODR+0
0x5128	0x003C2000  	_out_relay+0
0x512C	0x01A82000  	_buf_rc_u4+0
0x5130	0x01A92000  	_buf_rc_u4+1
0x5134	0x01AA2000  	_buf_rc_u4+2
0x5138	0x01AB2000  	_buf_rc_u4+3
0x513C	0x01AC2000  	_buf_rc_u4+4
0x5140	0x01AD2000  	_buf_rc_u4+5
0x5144	0x01AE2000  	_buf_rc_u4+6
0x5148	0x08004001  	GPIOA_BASE+0
0x514C	0x14004001  	GPIOD_BASE+0
0x5150	0x0C004001  	GPIOB_BASE+0
0x5154	0x01B04221  	GPIOA_ODR+0
0x5158	0x01A44222  	GPIOC_ODR+0
0x515C	0x01A04221  	GPIOA_ODR+0
0x5160	0x819C4222  	GPIOD_ODR+0
0x5164	0x818C4221  	GPIOB_ODR+0
0x5168	0x81904221  	GPIOB_ODR+0
0x516C	0x00902000  	_flag_setdimmer1+0
0x5170	0x00912000  	_flag_setdimmer2+0
0x5174	0x00922000  	_flag_button_dim1+0
0x5178	0x00932000  	_flag_button_dim2+0
0x517C	0x00942000  	_BUTTON_DIM_CHANNEL1+0
0x5180	0x00952000  	_BUTTON_DIM_CHANNEL2+0
0x5184	0x00962000  	_DIMMER_ALL_20PERCENT+0
0x5188	0x00982000  	_status_out_relay+0
0x518C	0x00972000  	_running_right_curtain+0
0x5190	0x009C2000  	_running_left_curtain+0
0x5194	0x009D2000  	_running_hold_curtain+0
0x5198	0x009E2000  	_flag_right_curtain+0
0x519C	0x009F2000  	_flag_left_curtain+0
0x51A0	0x00A02000  	_flag_hold_curtain+0
0x51A4	0x00A12000  	_flag_running_right_done+0
0x51A8	0x00A22000  	_flag_running_left_done+0
0x51AC	0x00A42000  	_counter_running_right+0
0x51B0	0x00A82000  	_counter_running_left+0
0x51B4	0x00AC2000  	_counter_button_curtain+0
0x51B8	0x01AE2000  	_but_state+0
0x51BC	0x69040000  	__GPIO_MODULE_SPI1_PA567+0
0x51C0	0x03AC4242  	RCC_APB1ENR+0
0x51C4	0x2C044000  	WWDG_CFR+0
0x51C8	0x00A32000  	_flag_setdimmer4+0
0x51CC	0x00B02000  	_BUTTON_DIM_CHANNEL4+0
0x51D0	0x00B12000  	_flag_setdimmer3+0
0x51D4	0x00B22000  	_BUTTON_DIM_CHANNEL3+0
0x51D8	0xD029    BEQ	L_main442
;RCUHAGER.c, 1479 :: 		if(BUTTON_DIM_CHANNEL2==0){set_value_dim(0,2);}
0x51DA	0x48AA    LDR	R0, [PC, #680]
0x51DC	0x7800    LDRB	R0, [R0, #0]
0x51DE	0xB918    CBNZ	R0, L_main443
0x51E0	0x2102    MOVS	R1, #2
0x51E2	0x2000    MOVS	R0, #0
0x51E4	0xF7FEFFD6  BL	_set_value_dim+0
L_main443:
;RCUHAGER.c, 1480 :: 		if(BUTTON_DIM_CHANNEL2==1){set_value_dim(93,2);}
0x51E8	0x48A6    LDR	R0, [PC, #664]
0x51EA	0x7800    LDRB	R0, [R0, #0]
0x51EC	0x2801    CMP	R0, #1
0x51EE	0xD103    BNE	L_main444
0x51F0	0x2102    MOVS	R1, #2
0x51F2	0x205D    MOVS	R0, #93
0x51F4	0xF7FEFFCE  BL	_set_value_dim+0
L_main444:
;RCUHAGER.c, 1481 :: 		if(BUTTON_DIM_CHANNEL2==2){set_value_dim(60,2);}
0x51F8	0x48A2    LDR	R0, [PC, #648]
0x51FA	0x7800    LDRB	R0, [R0, #0]
0x51FC	0x2802    CMP	R0, #2
0x51FE	0xD103    BNE	L_main445
0x5200	0x2102    MOVS	R1, #2
0x5202	0x203C    MOVS	R0, #60
0x5204	0xF7FEFFC6  BL	_set_value_dim+0
L_main445:
;RCUHAGER.c, 1482 :: 		if(BUTTON_DIM_CHANNEL2==3){set_value_dim(45,2);}
0x5208	0x489E    LDR	R0, [PC, #632]
0x520A	0x7800    LDRB	R0, [R0, #0]
0x520C	0x2803    CMP	R0, #3
0x520E	0xD103    BNE	L_main446
0x5210	0x2102    MOVS	R1, #2
0x5212	0x202D    MOVS	R0, #45
0x5214	0xF7FEFFBE  BL	_set_value_dim+0
L_main446:
;RCUHAGER.c, 1483 :: 		if(BUTTON_DIM_CHANNEL2==4){set_value_dim(35,2);}
0x5218	0x489A    LDR	R0, [PC, #616]
0x521A	0x7800    LDRB	R0, [R0, #0]
0x521C	0x2804    CMP	R0, #4
0x521E	0xD103    BNE	L_main447
0x5220	0x2102    MOVS	R1, #2
0x5222	0x2023    MOVS	R0, #35
0x5224	0xF7FEFFB6  BL	_set_value_dim+0
L_main447:
;RCUHAGER.c, 1484 :: 		flag_setdimmer2=0;
0x5228	0x2100    MOVS	R1, #0
0x522A	0x4897    LDR	R0, [PC, #604]
0x522C	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1485 :: 		}
L_main442:
;RCUHAGER.c, 1487 :: 		if(flag_setdimmer1){
0x522E	0x4897    LDR	R0, [PC, #604]
0x5230	0x7800    LDRB	R0, [R0, #0]
0x5232	0x2800    CMP	R0, #0
0x5234	0xD029    BEQ	L_main448
;RCUHAGER.c, 1488 :: 		if(BUTTON_DIM_CHANNEL1==0){set_value_dim(0,1);}
0x5236	0x4896    LDR	R0, [PC, #600]
0x5238	0x7800    LDRB	R0, [R0, #0]
0x523A	0xB918    CBNZ	R0, L_main449
0x523C	0x2101    MOVS	R1, #1
0x523E	0x2000    MOVS	R0, #0
0x5240	0xF7FEFFA8  BL	_set_value_dim+0
L_main449:
;RCUHAGER.c, 1489 :: 		if(BUTTON_DIM_CHANNEL1==1){set_value_dim(93,1);}
0x5244	0x4892    LDR	R0, [PC, #584]
0x5246	0x7800    LDRB	R0, [R0, #0]
0x5248	0x2801    CMP	R0, #1
0x524A	0xD103    BNE	L_main450
0x524C	0x2101    MOVS	R1, #1
0x524E	0x205D    MOVS	R0, #93
0x5250	0xF7FEFFA0  BL	_set_value_dim+0
L_main450:
;RCUHAGER.c, 1490 :: 		if(BUTTON_DIM_CHANNEL1==2){set_value_dim(60,1);}
0x5254	0x488E    LDR	R0, [PC, #568]
0x5256	0x7800    LDRB	R0, [R0, #0]
0x5258	0x2802    CMP	R0, #2
0x525A	0xD103    BNE	L_main451
0x525C	0x2101    MOVS	R1, #1
0x525E	0x203C    MOVS	R0, #60
0x5260	0xF7FEFF98  BL	_set_value_dim+0
L_main451:
;RCUHAGER.c, 1491 :: 		if(BUTTON_DIM_CHANNEL1==3){set_value_dim(45,1);}
0x5264	0x488A    LDR	R0, [PC, #552]
0x5266	0x7800    LDRB	R0, [R0, #0]
0x5268	0x2803    CMP	R0, #3
0x526A	0xD103    BNE	L_main452
0x526C	0x2101    MOVS	R1, #1
0x526E	0x202D    MOVS	R0, #45
0x5270	0xF7FEFF90  BL	_set_value_dim+0
L_main452:
;RCUHAGER.c, 1492 :: 		if(BUTTON_DIM_CHANNEL1==4){set_value_dim(35,1);}
0x5274	0x4886    LDR	R0, [PC, #536]
0x5276	0x7800    LDRB	R0, [R0, #0]
0x5278	0x2804    CMP	R0, #4
0x527A	0xD103    BNE	L_main453
0x527C	0x2101    MOVS	R1, #1
0x527E	0x2023    MOVS	R0, #35
0x5280	0xF7FEFF88  BL	_set_value_dim+0
L_main453:
;RCUHAGER.c, 1493 :: 		flag_setdimmer1=0;
0x5284	0x2100    MOVS	R1, #0
0x5286	0x4881    LDR	R0, [PC, #516]
0x5288	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1494 :: 		}
L_main448:
;RCUHAGER.c, 1496 :: 		if(flag_setdimmaster){
0x528A	0x4882    LDR	R0, [PC, #520]
0x528C	0x7800    LDRB	R0, [R0, #0]
0x528E	0x2800    CMP	R0, #0
0x5290	0xF0008066  BEQ	L_main454
;RCUHAGER.c, 1497 :: 		if(BUTTON_DIM_MASTER==0)
0x5294	0x4880    LDR	R0, [PC, #512]
0x5296	0x7800    LDRB	R0, [R0, #0]
0x5298	0xB978    CBNZ	R0, L_main455
;RCUHAGER.c, 1499 :: 		set_value_dim(0,1);
0x529A	0x2101    MOVS	R1, #1
0x529C	0x2000    MOVS	R0, #0
0x529E	0xF7FEFF79  BL	_set_value_dim+0
;RCUHAGER.c, 1500 :: 		set_value_dim(0,2);
0x52A2	0x2102    MOVS	R1, #2
0x52A4	0x2000    MOVS	R0, #0
0x52A6	0xF7FEFF75  BL	_set_value_dim+0
;RCUHAGER.c, 1501 :: 		set_value_dim(0,3);
0x52AA	0x2103    MOVS	R1, #3
0x52AC	0x2000    MOVS	R0, #0
0x52AE	0xF7FEFF71  BL	_set_value_dim+0
;RCUHAGER.c, 1502 :: 		set_value_dim(0,4);
0x52B2	0x2104    MOVS	R1, #4
0x52B4	0x2000    MOVS	R0, #0
0x52B6	0xF7FEFF6D  BL	_set_value_dim+0
;RCUHAGER.c, 1503 :: 		}
L_main455:
;RCUHAGER.c, 1504 :: 		if(BUTTON_DIM_MASTER==1)
0x52BA	0x4877    LDR	R0, [PC, #476]
0x52BC	0x7800    LDRB	R0, [R0, #0]
0x52BE	0x2801    CMP	R0, #1
0x52C0	0xD10F    BNE	L_main456
;RCUHAGER.c, 1506 :: 		set_value_dim(93,1);
0x52C2	0x2101    MOVS	R1, #1
0x52C4	0x205D    MOVS	R0, #93
0x52C6	0xF7FEFF65  BL	_set_value_dim+0
;RCUHAGER.c, 1507 :: 		set_value_dim(93,2);
0x52CA	0x2102    MOVS	R1, #2
0x52CC	0x205D    MOVS	R0, #93
0x52CE	0xF7FEFF61  BL	_set_value_dim+0
;RCUHAGER.c, 1508 :: 		set_value_dim(93,3);
0x52D2	0x2103    MOVS	R1, #3
0x52D4	0x205D    MOVS	R0, #93
0x52D6	0xF7FEFF5D  BL	_set_value_dim+0
;RCUHAGER.c, 1509 :: 		set_value_dim(93,4);
0x52DA	0x2104    MOVS	R1, #4
0x52DC	0x205D    MOVS	R0, #93
0x52DE	0xF7FEFF59  BL	_set_value_dim+0
;RCUHAGER.c, 1510 :: 		}
L_main456:
;RCUHAGER.c, 1511 :: 		if(BUTTON_DIM_MASTER==2)
0x52E2	0x486D    LDR	R0, [PC, #436]
0x52E4	0x7800    LDRB	R0, [R0, #0]
0x52E6	0x2802    CMP	R0, #2
0x52E8	0xD10F    BNE	L_main457
;RCUHAGER.c, 1513 :: 		set_value_dim(60,1);
0x52EA	0x2101    MOVS	R1, #1
0x52EC	0x203C    MOVS	R0, #60
0x52EE	0xF7FEFF51  BL	_set_value_dim+0
;RCUHAGER.c, 1514 :: 		set_value_dim(60,2);
0x52F2	0x2102    MOVS	R1, #2
0x52F4	0x203C    MOVS	R0, #60
0x52F6	0xF7FEFF4D  BL	_set_value_dim+0
;RCUHAGER.c, 1515 :: 		set_value_dim(60,3);
0x52FA	0x2103    MOVS	R1, #3
0x52FC	0x203C    MOVS	R0, #60
0x52FE	0xF7FEFF49  BL	_set_value_dim+0
;RCUHAGER.c, 1516 :: 		set_value_dim(60,4);
0x5302	0x2104    MOVS	R1, #4
0x5304	0x203C    MOVS	R0, #60
0x5306	0xF7FEFF45  BL	_set_value_dim+0
;RCUHAGER.c, 1517 :: 		}
L_main457:
;RCUHAGER.c, 1518 :: 		if(BUTTON_DIM_MASTER==3)
0x530A	0x4863    LDR	R0, [PC, #396]
0x530C	0x7800    LDRB	R0, [R0, #0]
0x530E	0x2803    CMP	R0, #3
0x5310	0xD10F    BNE	L_main458
;RCUHAGER.c, 1520 :: 		set_value_dim(45,1);
0x5312	0x2101    MOVS	R1, #1
0x5314	0x202D    MOVS	R0, #45
0x5316	0xF7FEFF3D  BL	_set_value_dim+0
;RCUHAGER.c, 1521 :: 		set_value_dim(45,2);
0x531A	0x2102    MOVS	R1, #2
0x531C	0x202D    MOVS	R0, #45
0x531E	0xF7FEFF39  BL	_set_value_dim+0
;RCUHAGER.c, 1522 :: 		set_value_dim(45,3);
0x5322	0x2103    MOVS	R1, #3
0x5324	0x202D    MOVS	R0, #45
0x5326	0xF7FEFF35  BL	_set_value_dim+0
;RCUHAGER.c, 1523 :: 		set_value_dim(45,4);
0x532A	0x2104    MOVS	R1, #4
0x532C	0x202D    MOVS	R0, #45
0x532E	0xF7FEFF31  BL	_set_value_dim+0
;RCUHAGER.c, 1524 :: 		}
L_main458:
;RCUHAGER.c, 1525 :: 		if(BUTTON_DIM_MASTER==4)
0x5332	0x4859    LDR	R0, [PC, #356]
0x5334	0x7800    LDRB	R0, [R0, #0]
0x5336	0x2804    CMP	R0, #4
0x5338	0xD10F    BNE	L_main459
;RCUHAGER.c, 1527 :: 		set_value_dim(35,1);
0x533A	0x2101    MOVS	R1, #1
0x533C	0x2023    MOVS	R0, #35
0x533E	0xF7FEFF29  BL	_set_value_dim+0
;RCUHAGER.c, 1528 :: 		set_value_dim(35,2);
0x5342	0x2102    MOVS	R1, #2
0x5344	0x2023    MOVS	R0, #35
0x5346	0xF7FEFF25  BL	_set_value_dim+0
;RCUHAGER.c, 1529 :: 		set_value_dim(35,3);
0x534A	0x2103    MOVS	R1, #3
0x534C	0x2023    MOVS	R0, #35
0x534E	0xF7FEFF21  BL	_set_value_dim+0
;RCUHAGER.c, 1530 :: 		set_value_dim(35,4);
0x5352	0x2104    MOVS	R1, #4
0x5354	0x2023    MOVS	R0, #35
0x5356	0xF7FEFF1D  BL	_set_value_dim+0
;RCUHAGER.c, 1531 :: 		}
L_main459:
;RCUHAGER.c, 1532 :: 		flag_setdimmaster=0;
0x535A	0x2100    MOVS	R1, #0
0x535C	0x484D    LDR	R0, [PC, #308]
0x535E	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1533 :: 		}
L_main454:
;RCUHAGER.c, 1536 :: 		if(BELL_ENABLE){
0x5360	0x484E    LDR	R0, [PC, #312]
0x5362	0x7800    LDRB	R0, [R0, #0]
;RCUHAGER.c, 1537 :: 		}
L_main460:
;RCUHAGER.c, 1541 :: 		if(DIMMER_ALL_20PERCENT){
0x5364	0x484E    LDR	R0, [PC, #312]
0x5366	0x7800    LDRB	R0, [R0, #0]
0x5368	0xB180    CBZ	R0, L_main461
;RCUHAGER.c, 1542 :: 		DIMMER_ALL_20PERCENT=0;
0x536A	0x2100    MOVS	R1, #0
0x536C	0x484C    LDR	R0, [PC, #304]
0x536E	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1543 :: 		set_value_dim(20,2);
0x5370	0x2102    MOVS	R1, #2
0x5372	0x2014    MOVS	R0, #20
0x5374	0xF7FEFF0E  BL	_set_value_dim+0
;RCUHAGER.c, 1544 :: 		set_value_dim(20,1);
0x5378	0x2101    MOVS	R1, #1
0x537A	0x2014    MOVS	R0, #20
0x537C	0xF7FEFF0A  BL	_set_value_dim+0
;RCUHAGER.c, 1545 :: 		BUTTON_DIM_CHANNEL2=3;  // dang o muc 20%
0x5380	0x2103    MOVS	R1, #3
0x5382	0x4840    LDR	R0, [PC, #256]
0x5384	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1546 :: 		BUTTON_DIM_CHANNEL1=3;  // dang o muc 20%
0x5386	0x2103    MOVS	R1, #3
0x5388	0x4841    LDR	R0, [PC, #260]
0x538A	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1547 :: 		}
L_main461:
;RCUHAGER.c, 1550 :: 		if(ETHERNET_BUTTON_DEVICE_0==1){
0x538C	0x4845    LDR	R0, [PC, #276]
0x538E	0x7800    LDRB	R0, [R0, #0]
0x5390	0x2801    CMP	R0, #1
0x5392	0xD139    BNE	L_main462
;RCUHAGER.c, 1551 :: 		ETHERNET_BUTTON_DEVICE_0=0;
0x5394	0x2100    MOVS	R1, #0
0x5396	0x4843    LDR	R0, [PC, #268]
0x5398	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1552 :: 		if(ETHERNET_BUTTON_DIM0==1){VALUE4CHANNEL=35;} //  ASCII "1"
0x539A	0x4843    LDR	R0, [PC, #268]
0x539C	0x7800    LDRB	R0, [R0, #0]
0x539E	0x2801    CMP	R0, #1
0x53A0	0xD102    BNE	L_main463
0x53A2	0x2123    MOVS	R1, #35
0x53A4	0x4841    LDR	R0, [PC, #260]
0x53A6	0x7001    STRB	R1, [R0, #0]
L_main463:
;RCUHAGER.c, 1553 :: 		if(ETHERNET_BUTTON_DIM0==2){VALUE4CHANNEL=45;} //  ASCII "9"
0x53A8	0x483F    LDR	R0, [PC, #252]
0x53AA	0x7800    LDRB	R0, [R0, #0]
0x53AC	0x2802    CMP	R0, #2
0x53AE	0xD102    BNE	L_main464
0x53B0	0x212D    MOVS	R1, #45
0x53B2	0x483E    LDR	R0, [PC, #248]
0x53B4	0x7001    STRB	R1, [R0, #0]
L_main464:
;RCUHAGER.c, 1554 :: 		if(ETHERNET_BUTTON_DIM0==3){VALUE4CHANNEL=60;} //  ASCII "K"
0x53B6	0x483C    LDR	R0, [PC, #240]
0x53B8	0x7800    LDRB	R0, [R0, #0]
0x53BA	0x2803    CMP	R0, #3
0x53BC	0xD102    BNE	L_main465
0x53BE	0x213C    MOVS	R1, #60
0x53C0	0x483A    LDR	R0, [PC, #232]
0x53C2	0x7001    STRB	R1, [R0, #0]
L_main465:
;RCUHAGER.c, 1555 :: 		if(ETHERNET_BUTTON_DIM0==4){VALUE4CHANNEL=93;} //  ASCII "Z"
0x53C4	0x4838    LDR	R0, [PC, #224]
0x53C6	0x7800    LDRB	R0, [R0, #0]
0x53C8	0x2804    CMP	R0, #4
0x53CA	0xD102    BNE	L_main466
0x53CC	0x215D    MOVS	R1, #93
0x53CE	0x4837    LDR	R0, [PC, #220]
0x53D0	0x7001    STRB	R1, [R0, #0]
L_main466:
;RCUHAGER.c, 1556 :: 		if(ETHERNET_BUTTON_DIM0>=5){
0x53D2	0x4835    LDR	R0, [PC, #212]
0x53D4	0x7800    LDRB	R0, [R0, #0]
0x53D6	0x2805    CMP	R0, #5
0x53D8	0xD305    BCC	L_main467
;RCUHAGER.c, 1557 :: 		ETHERNET_BUTTON_DIM0=0;
0x53DA	0x2100    MOVS	R1, #0
0x53DC	0x4832    LDR	R0, [PC, #200]
0x53DE	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1558 :: 		VALUE4CHANNEL=25;}                             //  ASCII "#"
0x53E0	0x2119    MOVS	R1, #25
0x53E2	0x4832    LDR	R0, [PC, #200]
0x53E4	0x7001    STRB	R1, [R0, #0]
L_main467:
;RCUHAGER.c, 1560 :: 		ETHERNET_BUTTON_DEVICE_1=1;
0x53E6	0x2101    MOVS	R1, #1
0x53E8	0x4831    LDR	R0, [PC, #196]
0x53EA	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1561 :: 		ETHERNET_BUTTON_DEVICE_2=1;
0x53EC	0x2101    MOVS	R1, #1
0x53EE	0x4831    LDR	R0, [PC, #196]
0x53F0	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1562 :: 		ETHERNET_BUTTON_DEVICE_3=1;
0x53F2	0x2101    MOVS	R1, #1
0x53F4	0x4830    LDR	R0, [PC, #192]
0x53F6	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1563 :: 		ETHERNET_BUTTON_DEVICE_4=1;
0x53F8	0x2101    MOVS	R1, #1
0x53FA	0x4830    LDR	R0, [PC, #192]
0x53FC	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1564 :: 		out_relay^=RELAY_16;
0x53FE	0x4930    LDR	R1, [PC, #192]
0x5400	0x6808    LDR	R0, [R1, #0]
0x5402	0xF4804000  EOR	R0, R0, #32768
0x5406	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1565 :: 		}
L_main462:
;RCUHAGER.c, 1566 :: 		if(ETHERNET_BUTTON_DEVICE_1==1){
0x5408	0x4829    LDR	R0, [PC, #164]
0x540A	0x7800    LDRB	R0, [R0, #0]
0x540C	0x2801    CMP	R0, #1
0x540E	0xD11D    BNE	L_main468
;RCUHAGER.c, 1567 :: 		ETHERNET_BUTTON_DEVICE_1=0;
0x5410	0x2100    MOVS	R1, #0
0x5412	0x4827    LDR	R0, [PC, #156]
0x5414	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1568 :: 		if(ETHERNET_BUTTON_DIM1)
0x5416	0x482B    LDR	R0, [PC, #172]
0x5418	0x7800    LDRB	R0, [R0, #0]
0x541A	0xB148    CBZ	R0, L_main469
;RCUHAGER.c, 1570 :: 		out_relay|=RELAY_1;
0x541C	0x4928    LDR	R1, [PC, #160]
0x541E	0x6808    LDR	R0, [R1, #0]
0x5420	0xF0400001  ORR	R0, R0, #1
0x5424	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1571 :: 		set_value_dim(VALUE4CHANNEL,1);
0x5426	0x4821    LDR	R0, [PC, #132]
0x5428	0x7800    LDRB	R0, [R0, #0]
0x542A	0x2101    MOVS	R1, #1
0x542C	0xF7FEFEB2  BL	_set_value_dim+0
;RCUHAGER.c, 1572 :: 		}
L_main469:
;RCUHAGER.c, 1573 :: 		if(!ETHERNET_BUTTON_DIM1)
0x5430	0x4824    LDR	R0, [PC, #144]
0x5432	0x7800    LDRB	R0, [R0, #0]
0x5434	0xB950    CBNZ	R0, L_main470
;RCUHAGER.c, 1575 :: 		out_relay&=~RELAY_1;
0x5436	0x4A22    LDR	R2, [PC, #136]
0x5438	0x6811    LDR	R1, [R2, #0]
0x543A	0xF06F0001  MVN	R0, #1
0x543E	0xEA010000  AND	R0, R1, R0, LSL #0
0x5442	0x6010    STR	R0, [R2, #0]
;RCUHAGER.c, 1576 :: 		set_value_dim(0,1);
0x5444	0x2101    MOVS	R1, #1
0x5446	0x2000    MOVS	R0, #0
0x5448	0xF7FEFEA4  BL	_set_value_dim+0
;RCUHAGER.c, 1577 :: 		}
L_main470:
;RCUHAGER.c, 1578 :: 		}
L_main468:
;RCUHAGER.c, 1579 :: 		if(ETHERNET_BUTTON_DEVICE_2==1){
0x544C	0x4819    LDR	R0, [PC, #100]
0x544E	0x7800    LDRB	R0, [R0, #0]
0x5450	0x2801    CMP	R0, #1
0x5452	0xD142    BNE	L_main471
;RCUHAGER.c, 1580 :: 		ETHERNET_BUTTON_DEVICE_2=0;
0x5454	0x2100    MOVS	R1, #0
0x5456	0x4817    LDR	R0, [PC, #92]
0x5458	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1581 :: 		if(ETHERNET_BUTTON_DIM2)
0x545A	0x481B    LDR	R0, [PC, #108]
0x545C	0x7800    LDRB	R0, [R0, #0]
0x545E	0xB148    CBZ	R0, L_main472
;RCUHAGER.c, 1583 :: 		out_relay|=RELAY_2;
0x5460	0x4917    LDR	R1, [PC, #92]
0x5462	0x6808    LDR	R0, [R1, #0]
0x5464	0xF0400002  ORR	R0, R0, #2
0x5468	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1584 :: 		set_value_dim(VALUE4CHANNEL,2);
0x546A	0x4810    LDR	R0, [PC, #64]
0x546C	0x7800    LDRB	R0, [R0, #0]
0x546E	0x2102    MOVS	R1, #2
0x5470	0xF7FEFE90  BL	_set_value_dim+0
;RCUHAGER.c, 1585 :: 		}
L_main472:
;RCUHAGER.c, 1586 :: 		if(!ETHERNET_BUTTON_DIM2)
0x5474	0x4814    LDR	R0, [PC, #80]
0x5476	0x7800    LDRB	R0, [R0, #0]
0x5478	0xBB78    CBNZ	R0, L_main473
;RCUHAGER.c, 1588 :: 		out_relay&=~RELAY_2;
0x547A	0x4A11    LDR	R2, [PC, #68]
0x547C	0x6811    LDR	R1, [R2, #0]
0x547E	0xF06F0002  MVN	R0, #2
0x5482	0xE023    B	#70
0x5484	0x00952000  	_BUTTON_DIM_CHANNEL2+0
0x5488	0x00912000  	_flag_setdimmer2+0
0x548C	0x00902000  	_flag_setdimmer1+0
0x5490	0x00942000  	_BUTTON_DIM_CHANNEL1+0
0x5494	0x00B32000  	_flag_setdimmaster+0
0x5498	0x00B42000  	_BUTTON_DIM_MASTER+0
0x549C	0x00B52000  	_BELL_ENABLE+0
0x54A0	0x00962000  	_DIMMER_ALL_20PERCENT+0
0x54A4	0x00562000  	_ETHERNET_BUTTON_DEVICE_0+0
0x54A8	0x00572000  	_ETHERNET_BUTTON_DIM0+0
0x54AC	0x00B62000  	_VALUE4CHANNEL+0
0x54B0	0x00582000  	_ETHERNET_BUTTON_DEVICE_1+0
0x54B4	0x005A2000  	_ETHERNET_BUTTON_DEVICE_2+0
0x54B8	0x005C2000  	_ETHERNET_BUTTON_DEVICE_3+0
0x54BC	0x005E2000  	_ETHERNET_BUTTON_DEVICE_4+0
0x54C0	0x003C2000  	_out_relay+0
0x54C4	0x00592000  	_ETHERNET_BUTTON_DIM1+0
0x54C8	0x005B2000  	_ETHERNET_BUTTON_DIM2+0
0x54CC	0xEA010000  AND	R0, R1, R0, LSL #0
0x54D0	0x6010    STR	R0, [R2, #0]
;RCUHAGER.c, 1589 :: 		set_value_dim(0,2);
0x54D2	0x2102    MOVS	R1, #2
0x54D4	0x2000    MOVS	R0, #0
0x54D6	0xF7FEFE5D  BL	_set_value_dim+0
;RCUHAGER.c, 1590 :: 		}
L_main473:
;RCUHAGER.c, 1591 :: 		}
L_main471:
;RCUHAGER.c, 1592 :: 		if(ETHERNET_BUTTON_DEVICE_3==1){
0x54DA	0x4828    LDR	R0, [PC, #160]
0x54DC	0x7800    LDRB	R0, [R0, #0]
0x54DE	0x2801    CMP	R0, #1
0x54E0	0xD11D    BNE	L_main474
;RCUHAGER.c, 1593 :: 		ETHERNET_BUTTON_DEVICE_3=0;
0x54E2	0x2100    MOVS	R1, #0
0x54E4	0x4825    LDR	R0, [PC, #148]
0x54E6	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1594 :: 		if(ETHERNET_BUTTON_DIM3)
0x54E8	0x4825    LDR	R0, [PC, #148]
0x54EA	0x7800    LDRB	R0, [R0, #0]
0x54EC	0xB148    CBZ	R0, L_main475
;RCUHAGER.c, 1596 :: 		out_relay|=RELAY_3;
0x54EE	0x4925    LDR	R1, [PC, #148]
0x54F0	0x6808    LDR	R0, [R1, #0]
0x54F2	0xF0400004  ORR	R0, R0, #4
0x54F6	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1597 :: 		set_value_dim(VALUE4CHANNEL,3);
0x54F8	0x4823    LDR	R0, [PC, #140]
0x54FA	0x7800    LDRB	R0, [R0, #0]
0x54FC	0x2103    MOVS	R1, #3
0x54FE	0xF7FEFE49  BL	_set_value_dim+0
;RCUHAGER.c, 1598 :: 		}
L_main475:
;RCUHAGER.c, 1599 :: 		if(!ETHERNET_BUTTON_DIM3)
0x5502	0x481F    LDR	R0, [PC, #124]
0x5504	0x7800    LDRB	R0, [R0, #0]
0x5506	0xB950    CBNZ	R0, L_main476
;RCUHAGER.c, 1601 :: 		out_relay&=~RELAY_3;
0x5508	0x4A1E    LDR	R2, [PC, #120]
0x550A	0x6811    LDR	R1, [R2, #0]
0x550C	0xF06F0004  MVN	R0, #4
0x5510	0xEA010000  AND	R0, R1, R0, LSL #0
0x5514	0x6010    STR	R0, [R2, #0]
;RCUHAGER.c, 1602 :: 		set_value_dim(0,3);
0x5516	0x2103    MOVS	R1, #3
0x5518	0x2000    MOVS	R0, #0
0x551A	0xF7FEFE3B  BL	_set_value_dim+0
;RCUHAGER.c, 1603 :: 		}
L_main476:
;RCUHAGER.c, 1604 :: 		}
L_main474:
;RCUHAGER.c, 1605 :: 		if(ETHERNET_BUTTON_DEVICE_4==1){
0x551E	0x481B    LDR	R0, [PC, #108]
0x5520	0x7800    LDRB	R0, [R0, #0]
0x5522	0x2801    CMP	R0, #1
0x5524	0xD11D    BNE	L_main477
;RCUHAGER.c, 1606 :: 		ETHERNET_BUTTON_DEVICE_4=0;
0x5526	0x2100    MOVS	R1, #0
0x5528	0x4818    LDR	R0, [PC, #96]
0x552A	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1607 :: 		if(ETHERNET_BUTTON_DIM4)
0x552C	0x4818    LDR	R0, [PC, #96]
0x552E	0x7800    LDRB	R0, [R0, #0]
0x5530	0xB148    CBZ	R0, L_main478
;RCUHAGER.c, 1609 :: 		out_relay|=RELAY_15;
0x5532	0x4914    LDR	R1, [PC, #80]
0x5534	0x6808    LDR	R0, [R1, #0]
0x5536	0xF4404080  ORR	R0, R0, #16384
0x553A	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1610 :: 		set_value_dim(VALUE4CHANNEL,4);
0x553C	0x4812    LDR	R0, [PC, #72]
0x553E	0x7800    LDRB	R0, [R0, #0]
0x5540	0x2104    MOVS	R1, #4
0x5542	0xF7FEFE27  BL	_set_value_dim+0
;RCUHAGER.c, 1611 :: 		}
L_main478:
;RCUHAGER.c, 1612 :: 		if(!ETHERNET_BUTTON_DIM4)
0x5546	0x4812    LDR	R0, [PC, #72]
0x5548	0x7800    LDRB	R0, [R0, #0]
0x554A	0xB950    CBNZ	R0, L_main479
;RCUHAGER.c, 1614 :: 		out_relay&=~RELAY_15;
0x554C	0x4A0D    LDR	R2, [PC, #52]
0x554E	0x6811    LDR	R1, [R2, #0]
0x5550	0xF46F4080  MVN	R0, #16384
0x5554	0xEA010000  AND	R0, R1, R0, LSL #0
0x5558	0x6010    STR	R0, [R2, #0]
;RCUHAGER.c, 1615 :: 		set_value_dim(0,4);
0x555A	0x2104    MOVS	R1, #4
0x555C	0x2000    MOVS	R0, #0
0x555E	0xF7FEFE19  BL	_set_value_dim+0
;RCUHAGER.c, 1616 :: 		}
L_main479:
;RCUHAGER.c, 1617 :: 		}
L_main477:
;RCUHAGER.c, 1833 :: 		SPI_Ethernet_doPacket();
0x5562	0xF7FEFE39  BL	_SPI_Ethernet_doPacket+0
;RCUHAGER.c, 1835 :: 		if(flag_reset_ip==1){
0x5566	0x480B    LDR	R0, [PC, #44]
0x5568	0x7800    LDRB	R0, [R0, #0]
0x556A	0x2801    CMP	R0, #1
0x556C	0xD104    BNE	L_main480
;RCUHAGER.c, 1836 :: 		flag_reset_ip=0;
0x556E	0x2100    MOVS	R1, #0
0x5570	0x4808    LDR	R0, [PC, #32]
0x5572	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1837 :: 		goto RESET;
0x5574	0xF7FFBCD0  B	___main_RESET
;RCUHAGER.c, 1838 :: 		}
L_main480:
;RCUHAGER.c, 1857 :: 		}
0x5578	0xE570    B	L_main428
;RCUHAGER.c, 1858 :: 		}
L_end_main:
L__main_end_loop:
0x557A	0xE7FE    B	L__main_end_loop
0x557C	0x005C2000  	_ETHERNET_BUTTON_DEVICE_3+0
0x5580	0x005D2000  	_ETHERNET_BUTTON_DIM3+0
0x5584	0x003C2000  	_out_relay+0
0x5588	0x00B62000  	_VALUE4CHANNEL+0
0x558C	0x005E2000  	_ETHERNET_BUTTON_DEVICE_4+0
0x5590	0x005F2000  	_ETHERNET_BUTTON_DIM4+0
0x5594	0x001E2000  	_flag_reset_ip+0
; end of _main
_gpio_init:
;init.c, 134 :: 		void gpio_init(){
0x3DE8	0xB081    SUB	SP, SP, #4
0x3DEA	0xF8CDE000  STR	LR, [SP, #0]
;init.c, 135 :: 		RCC_APB2ENR=(1<<AFIOEN)|(1<<IOPAEN)|(1<<IOPBEN)|(1<<IOPCEN)|(1<<IOPDEN)|(1<<IOPEEN)|(1<<TIM1EN)|(1<<SPI1EN)|(1<<USART1EN);
0x3DEE	0xF645017D  MOVW	R1, #22653
0x3DF2	0x4859    LDR	R0, [PC, #356]
0x3DF4	0x6001    STR	R1, [R0, #0]
;init.c, 136 :: 		RCC_APB1ENR=(1<<UART4EN)|(1<<USART2EN);
0x3DF6	0xF44F2120  MOV	R1, #655360
0x3DFA	0x4858    LDR	R0, [PC, #352]
0x3DFC	0x6001    STR	R1, [R0, #0]
;init.c, 138 :: 		AFIO_MAPR|=0x02000000;
0x3DFE	0x4858    LDR	R0, [PC, #352]
0x3E00	0x6800    LDR	R0, [R0, #0]
0x3E02	0xF0407100  ORR	R1, R0, #33554432
0x3E06	0x4856    LDR	R0, [PC, #344]
0x3E08	0x6001    STR	R1, [R0, #0]
;init.c, 140 :: 		GPIOA_CRL&=0xffff0000;
0x3E0A	0x4856    LDR	R0, [PC, #344]
0x3E0C	0x6801    LDR	R1, [R0, #0]
0x3E0E	0x4856    LDR	R0, [PC, #344]
0x3E10	0x4001    ANDS	R1, R0
0x3E12	0x4854    LDR	R0, [PC, #336]
0x3E14	0x6001    STR	R1, [R0, #0]
;init.c, 141 :: 		GPIOA_CRL|=0x00004938;
0x3E16	0x4853    LDR	R0, [PC, #332]
0x3E18	0x6801    LDR	R1, [R0, #0]
0x3E1A	0xF6441038  MOVW	R0, #18744
0x3E1E	0x4301    ORRS	R1, R0
0x3E20	0x4850    LDR	R0, [PC, #320]
0x3E22	0x6001    STR	R1, [R0, #0]
;init.c, 142 :: 		GPIOA_CRH&=0x0ff00000;
0x3E24	0x4851    LDR	R0, [PC, #324]
0x3E26	0x6800    LDR	R0, [R0, #0]
0x3E28	0xF000617F  AND	R1, R0, #267386880
0x3E2C	0x484F    LDR	R0, [PC, #316]
0x3E2E	0x6001    STR	R1, [R0, #0]
;init.c, 143 :: 		GPIOA_CRH|=0x30003490;
0x3E30	0x484E    LDR	R0, [PC, #312]
0x3E32	0x6801    LDR	R1, [R0, #0]
0x3E34	0x484E    LDR	R0, [PC, #312]
0x3E36	0x4301    ORRS	R1, R0
0x3E38	0x484C    LDR	R0, [PC, #304]
0x3E3A	0x6001    STR	R1, [R0, #0]
;init.c, 144 :: 		GPIOA_ODR=0;
0x3E3C	0x2100    MOVS	R1, #0
0x3E3E	0x484D    LDR	R0, [PC, #308]
0x3E40	0x6001    STR	R1, [R0, #0]
;init.c, 145 :: 		GPIOA_ODR|=0B0000000000000001;
0x3E42	0x484C    LDR	R0, [PC, #304]
0x3E44	0x6800    LDR	R0, [R0, #0]
0x3E46	0xF0400101  ORR	R1, R0, #1
0x3E4A	0x484A    LDR	R0, [PC, #296]
0x3E4C	0x6001    STR	R1, [R0, #0]
;init.c, 147 :: 		GPIOB_CRL&=0x00fff000;
0x3E4E	0x484A    LDR	R0, [PC, #296]
0x3E50	0x6801    LDR	R1, [R0, #0]
0x3E52	0x484A    LDR	R0, [PC, #296]
0x3E54	0x4001    ANDS	R1, R0
0x3E56	0x4848    LDR	R0, [PC, #288]
0x3E58	0x6001    STR	R1, [R0, #0]
;init.c, 148 :: 		GPIOB_CRL|=0x38000383;
0x3E5A	0x4847    LDR	R0, [PC, #284]
0x3E5C	0x6801    LDR	R1, [R0, #0]
0x3E5E	0x4848    LDR	R0, [PC, #288]
0x3E60	0x4301    ORRS	R1, R0
0x3E62	0x4845    LDR	R0, [PC, #276]
0x3E64	0x6001    STR	R1, [R0, #0]
;init.c, 149 :: 		GPIOB_CRH=0;
0x3E66	0x2100    MOVS	R1, #0
0x3E68	0x4846    LDR	R0, [PC, #280]
0x3E6A	0x6001    STR	R1, [R0, #0]
;init.c, 150 :: 		GPIOB_CRH|=0x83838338;
0x3E6C	0x4845    LDR	R0, [PC, #276]
0x3E6E	0x6801    LDR	R1, [R0, #0]
0x3E70	0x4845    LDR	R0, [PC, #276]
0x3E72	0x4301    ORRS	R1, R0
0x3E74	0x4843    LDR	R0, [PC, #268]
0x3E76	0x6001    STR	R1, [R0, #0]
;init.c, 151 :: 		GPIOB_ODR=0;
0x3E78	0x2100    MOVS	R1, #0
0x3E7A	0x4844    LDR	R0, [PC, #272]
0x3E7C	0x6001    STR	R1, [R0, #0]
;init.c, 152 :: 		GPIOB_ODR|=0B1010100101000010;
0x3E7E	0x4843    LDR	R0, [PC, #268]
0x3E80	0x6801    LDR	R1, [R0, #0]
0x3E82	0xF64A1042  MOVW	R0, #43330
0x3E86	0x4301    ORRS	R1, R0
0x3E88	0x4840    LDR	R0, [PC, #256]
0x3E8A	0x6001    STR	R1, [R0, #0]
;init.c, 154 :: 		GPIOC_CRL&=0x000f0000;
0x3E8C	0x4840    LDR	R0, [PC, #256]
0x3E8E	0x6800    LDR	R0, [R0, #0]
0x3E90	0xF4002170  AND	R1, R0, #983040
0x3E94	0x483E    LDR	R0, [PC, #248]
0x3E96	0x6001    STR	R1, [R0, #0]
;init.c, 155 :: 		GPIOC_CRL|=0x83803838;
0x3E98	0x483D    LDR	R0, [PC, #244]
0x3E9A	0x6801    LDR	R1, [R0, #0]
0x3E9C	0x483D    LDR	R0, [PC, #244]
0x3E9E	0x4301    ORRS	R1, R0
0x3EA0	0x483B    LDR	R0, [PC, #236]
0x3EA2	0x6001    STR	R1, [R0, #0]
;init.c, 156 :: 		GPIOC_CRH&=0xff0000f0;
0x3EA4	0x483C    LDR	R0, [PC, #240]
0x3EA6	0x6801    LDR	R1, [R0, #0]
0x3EA8	0x483C    LDR	R0, [PC, #240]
0x3EAA	0x4001    ANDS	R1, R0
0x3EAC	0x483A    LDR	R0, [PC, #232]
0x3EAE	0x6001    STR	R1, [R0, #0]
;init.c, 157 :: 		GPIOC_CRH|=0x00234903;
0x3EB0	0x4839    LDR	R0, [PC, #228]
0x3EB2	0x6801    LDR	R1, [R0, #0]
0x3EB4	0x483A    LDR	R0, [PC, #232]
0x3EB6	0x4301    ORRS	R1, R0
0x3EB8	0x4837    LDR	R0, [PC, #220]
0x3EBA	0x6001    STR	R1, [R0, #0]
;init.c, 158 :: 		GPIOC_ODR=0;
0x3EBC	0x2100    MOVS	R1, #0
0x3EBE	0x4839    LDR	R0, [PC, #228]
0x3EC0	0x6001    STR	R1, [R0, #0]
;init.c, 159 :: 		GPIOC_ODR|=0B0000000010100101;
0x3EC2	0x4838    LDR	R0, [PC, #224]
0x3EC4	0x6800    LDR	R0, [R0, #0]
0x3EC6	0xF04001A5  ORR	R1, R0, #165
0x3ECA	0x4836    LDR	R0, [PC, #216]
0x3ECC	0x6001    STR	R1, [R0, #0]
;init.c, 161 :: 		GPIOD_CRL&=0xff000000;
0x3ECE	0x4836    LDR	R0, [PC, #216]
0x3ED0	0x6800    LDR	R0, [R0, #0]
0x3ED2	0xF000417F  AND	R1, R0, #-16777216
0x3ED6	0x4834    LDR	R0, [PC, #208]
0x3ED8	0x6001    STR	R1, [R0, #0]
;init.c, 162 :: 		GPIOD_CRL|=0x00833333;
0x3EDA	0x4833    LDR	R0, [PC, #204]
0x3EDC	0x6801    LDR	R1, [R0, #0]
0x3EDE	0x4833    LDR	R0, [PC, #204]
0x3EE0	0x4301    ORRS	R1, R0
0x3EE2	0x4831    LDR	R0, [PC, #196]
0x3EE4	0x6001    STR	R1, [R0, #0]
;init.c, 163 :: 		GPIOD_CRH=0;
0x3EE6	0x2100    MOVS	R1, #0
0x3EE8	0x4831    LDR	R0, [PC, #196]
0x3EEA	0x6001    STR	R1, [R0, #0]
;init.c, 164 :: 		GPIOD_CRH|=0x83838383;
0x3EEC	0x4830    LDR	R0, [PC, #192]
0x3EEE	0x6800    LDR	R0, [R0, #0]
0x3EF0	0xF0403183  ORR	R1, R0, #-2088533117
0x3EF4	0x482E    LDR	R0, [PC, #184]
0x3EF6	0x6001    STR	R1, [R0, #0]
;init.c, 165 :: 		GPIOD_ODR=0;
0x3EF8	0x2100    MOVS	R1, #0
0x3EFA	0x482E    LDR	R0, [PC, #184]
0x3EFC	0x6001    STR	R1, [R0, #0]
;init.c, 166 :: 		GPIOD_ODR|=0B1010101000100000;
0x3EFE	0x482D    LDR	R0, [PC, #180]
0x3F00	0x6801    LDR	R1, [R0, #0]
0x3F02	0xF64A2020  MOVW	R0, #43552
0x3F06	0x4301    ORRS	R1, R0
0x3F08	0x482A    LDR	R0, [PC, #168]
0x3F0A	0x6001    STR	R1, [R0, #0]
;init.c, 168 :: 		GPIOE_CRL=0;
0x3F0C	0x2100    MOVS	R1, #0
0x3F0E	0x482A    LDR	R0, [PC, #168]
0x3F10	0x6001    STR	R1, [R0, #0]
;init.c, 169 :: 		GPIOE_CRL|=0x88383838;
0x3F12	0x4829    LDR	R0, [PC, #164]
0x3F14	0x6801    LDR	R1, [R0, #0]
0x3F16	0x4829    LDR	R0, [PC, #164]
0x3F18	0x4301    ORRS	R1, R0
0x3F1A	0x4827    LDR	R0, [PC, #156]
0x3F1C	0x6001    STR	R1, [R0, #0]
;init.c, 170 :: 		GPIOE_CRH=0;
0x3F1E	0x2100    MOVS	R1, #0
0x3F20	0x4827    LDR	R0, [PC, #156]
0x3F22	0x6001    STR	R1, [R0, #0]
;init.c, 171 :: 		GPIOE_CRH|=0x83838383;
0x3F24	0x4826    LDR	R0, [PC, #152]
0x3F26	0x6800    LDR	R0, [R0, #0]
0x3F28	0xF0403183  ORR	R1, R0, #-2088533117
0x3F2C	0x4824    LDR	R0, [PC, #144]
0x3F2E	0x6001    STR	R1, [R0, #0]
;init.c, 172 :: 		GPIOE_ODR=0;
0x3F30	0x2100    MOVS	R1, #0
0x3F32	0x4824    LDR	R0, [PC, #144]
0x3F34	0x6001    STR	R1, [R0, #0]
;init.c, 173 :: 		GPIOE_ODR|=0B1010101011010101;
0x3F36	0x4823    LDR	R0, [PC, #140]
0x3F38	0x6801    LDR	R1, [R0, #0]
0x3F3A	0xF64A20D5  MOVW	R0, #43733
0x3F3E	0x4301    ORRS	R1, R0
0x3F40	0x4820    LDR	R0, [PC, #128]
0x3F42	0x6001    STR	R1, [R0, #0]
;init.c, 174 :: 		GPIO_Digital_Input(&GPIOD_IDR, _GPIO_PINMASK_7);
0x3F44	0xF2400180  MOVW	R1, #128
0x3F48	0x481F    LDR	R0, [PC, #124]
0x3F4A	0xF7FFFBB5  BL	_GPIO_Digital_Input+0
;init.c, 175 :: 		}
L_end_gpio_init:
0x3F4E	0xF8DDE000  LDR	LR, [SP, #0]
0x3F52	0xB001    ADD	SP, SP, #4
0x3F54	0x4770    BX	LR
0x3F56	0xBF00    NOP
0x3F58	0x10184002  	RCC_APB2ENR+0
0x3F5C	0x101C4002  	RCC_APB1ENR+0
0x3F60	0x00044001  	AFIO_MAPR+0
0x3F64	0x08004001  	GPIOA_CRL+0
0x3F68	0x0000FFFF  	#-65536
0x3F6C	0x08044001  	GPIOA_CRH+0
0x3F70	0x34903000  	#805319824
0x3F74	0x080C4001  	GPIOA_ODR+0
0x3F78	0x0C004001  	GPIOB_CRL+0
0x3F7C	0xF00000FF  	#16773120
0x3F80	0x03833800  	#939524995
0x3F84	0x0C044001  	GPIOB_CRH+0
0x3F88	0x83388383  	#-2088533192
0x3F8C	0x0C0C4001  	GPIOB_ODR+0
0x3F90	0x10004001  	GPIOC_CRL+0
0x3F94	0x38388380  	#-2088749000
0x3F98	0x10044001  	GPIOC_CRH+0
0x3F9C	0x00F0FF00  	#-16776976
0x3FA0	0x49030023  	#2312451
0x3FA4	0x100C4001  	GPIOC_ODR+0
0x3FA8	0x14004001  	GPIOD_CRL+0
0x3FAC	0x33330083  	#8598323
0x3FB0	0x14044001  	GPIOD_CRH+0
0x3FB4	0x140C4001  	GPIOD_ODR+0
0x3FB8	0x18004001  	GPIOE_CRL+0
0x3FBC	0x38388838  	#-2009581512
0x3FC0	0x18044001  	GPIOE_CRH+0
0x3FC4	0x180C4001  	GPIOE_ODR+0
0x3FC8	0x14084001  	GPIOD_IDR+0
; end of _gpio_init
_GPIO_Digital_Input:
;__Lib_GPIO_32F10x.c, 369 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x36B8	0xB081    SUB	SP, SP, #4
0x36BA	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 370 :: 		
0x36BE	0xF04F0242  MOV	R2, #66
0x36C2	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x36C4	0xF7FFFC80  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 371 :: 		
L_end_GPIO_Digital_Input:
0x36C8	0xF8DDE000  LDR	LR, [SP, #0]
0x36CC	0xB001    ADD	SP, SP, #4
0x36CE	0x4770    BX	LR
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x2FC8	0xB081    SUB	SP, SP, #4
0x2FCA	0xF8CDE000  STR	LR, [SP, #0]
0x2FCE	0xB28C    UXTH	R4, R1
0x2FD0	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x2FD2	0x4B77    LDR	R3, [PC, #476]
0x2FD4	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x2FD8	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x2FDA	0x4618    MOV	R0, R3
0x2FDC	0xF7FEF8B8  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x2FE0	0xF1B40FFF  CMP	R4, #255
0x2FE4	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x2FE6	0x4B73    LDR	R3, [PC, #460]
0x2FE8	0x429D    CMP	R5, R3
0x2FEA	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x2FEC	0xF04F3333  MOV	R3, #858993459
0x2FF0	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x2FF2	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x2FF4	0x2D42    CMP	R5, #66
0x2FF6	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x2FF8	0xF04F3344  MOV	R3, #1145324612
0x2FFC	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x2FFE	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x3000	0xF64F73FF  MOVW	R3, #65535
0x3004	0x429C    CMP	R4, R3
0x3006	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x3008	0x4B6A    LDR	R3, [PC, #424]
0x300A	0x429D    CMP	R5, R3
0x300C	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x300E	0xF04F3333  MOV	R3, #858993459
0x3012	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x3014	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x3016	0xF04F3333  MOV	R3, #858993459
0x301A	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x301C	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x301E	0x2D42    CMP	R5, #66
0x3020	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x3022	0xF04F3344  MOV	R3, #1145324612
0x3026	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x3028	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x302A	0xF04F3344  MOV	R3, #1145324612
0x302E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x3030	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x3032	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x3034	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x3036	0xF0050301  AND	R3, R5, #1
0x303A	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x303C	0x2100    MOVS	R1, #0
0x303E	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x3040	0xF0050302  AND	R3, R5, #2
0x3044	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x3046	0xF40573C0  AND	R3, R5, #384
0x304A	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x304C	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x304E	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x3050	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x3052	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x3054	0xF0050304  AND	R3, R5, #4
0x3058	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x305A	0xF0050320  AND	R3, R5, #32
0x305E	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x3060	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x3062	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x3064	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x3066	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x3068	0xF0050308  AND	R3, R5, #8
0x306C	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x306E	0xF0050320  AND	R3, R5, #32
0x3072	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x3074	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x3076	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x3078	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x307A	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x307C	0x4B4E    LDR	R3, [PC, #312]
0x307E	0xEA050303  AND	R3, R5, R3, LSL #0
0x3082	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x3084	0x2003    MOVS	R0, #3
0x3086	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x3088	0xF4057300  AND	R3, R5, #512
0x308C	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x308E	0x2002    MOVS	R0, #2
0x3090	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x3092	0xF4056380  AND	R3, R5, #1024
0x3096	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x3098	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x309A	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x309C	0xF005030C  AND	R3, R5, #12
0x30A0	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x30A2	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x30A4	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x30A6	0xF00403FF  AND	R3, R4, #255
0x30AA	0xB29B    UXTH	R3, R3
0x30AC	0x2B00    CMP	R3, #0
0x30AE	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x30B0	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x30B2	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x30B4	0xFA1FF884  UXTH	R8, R4
0x30B8	0x4632    MOV	R2, R6
0x30BA	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x30BC	0x2808    CMP	R0, #8
0x30BE	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x30C0	0xF04F0301  MOV	R3, #1
0x30C4	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x30C8	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x30CC	0x42A3    CMP	R3, R4
0x30CE	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x30D0	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x30D2	0xF04F030F  MOV	R3, #15
0x30D6	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x30D8	0x43DB    MVN	R3, R3
0x30DA	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x30DE	0xFA01F305  LSL	R3, R1, R5
0x30E2	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x30E6	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x30E8	0xF4067381  AND	R3, R6, #258
0x30EC	0xF5B37F81  CMP	R3, #258
0x30F0	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x30F2	0xF2020414  ADDW	R4, R2, #20
0x30F6	0xF04F0301  MOV	R3, #1
0x30FA	0x4083    LSLS	R3, R0
0x30FC	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x30FE	0xF0060382  AND	R3, R6, #130
0x3102	0x2B82    CMP	R3, #130
0x3104	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x3106	0xF2020410  ADDW	R4, R2, #16
0x310A	0xF04F0301  MOV	R3, #1
0x310E	0x4083    LSLS	R3, R0
0x3110	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x3112	0x462F    MOV	R7, R5
0x3114	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x3116	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x3118	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x311A	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x311C	0xFA1FF088  UXTH	R0, R8
0x3120	0x460F    MOV	R7, R1
0x3122	0x4631    MOV	R1, R6
0x3124	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x3126	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x3128	0x460F    MOV	R7, R1
0x312A	0x4629    MOV	R1, R5
0x312C	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x312E	0xF1B00FFF  CMP	R0, #255
0x3132	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x3134	0x1D33    ADDS	R3, R6, #4
0x3136	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x313A	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x313C	0x2A08    CMP	R2, #8
0x313E	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x3140	0xF2020408  ADDW	R4, R2, #8
0x3144	0xF04F0301  MOV	R3, #1
0x3148	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x314C	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x3150	0x42A3    CMP	R3, R4
0x3152	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x3154	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x3156	0xF04F030F  MOV	R3, #15
0x315A	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x315C	0x43DB    MVN	R3, R3
0x315E	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x3162	0xFA07F305  LSL	R3, R7, R5
0x3166	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x316A	0xF4017381  AND	R3, R1, #258
0x316E	0xF5B37F81  CMP	R3, #258
0x3172	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x3174	0xF2060514  ADDW	R5, R6, #20
0x3178	0xF2020408  ADDW	R4, R2, #8
0x317C	0xF04F0301  MOV	R3, #1
0x3180	0x40A3    LSLS	R3, R4
0x3182	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x3184	0xF0010382  AND	R3, R1, #130
0x3188	0x2B82    CMP	R3, #130
0x318A	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x318C	0xF2060510  ADDW	R5, R6, #16
0x3190	0xF2020408  ADDW	R4, R2, #8
0x3194	0xF04F0301  MOV	R3, #1
0x3198	0x40A3    LSLS	R3, R4
0x319A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x319C	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x319E	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x31A0	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x31A2	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x31A4	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x31A8	0xF8DDE000  LDR	LR, [SP, #0]
0x31AC	0xB001    ADD	SP, SP, #4
0x31AE	0x4770    BX	LR
0x31B0	0xFC00FFFF  	#-1024
0x31B4	0x00140008  	#524308
0x31B8	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x1150	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x1152	0x4919    LDR	R1, [PC, #100]
0x1154	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x1158	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x115A	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x115C	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x115E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x1160	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x1162	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x1164	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x1166	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x1168	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x116A	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x116C	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x116E	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x1170	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x1172	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x1174	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x1176	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x117A	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x117C	0x490F    LDR	R1, [PC, #60]
0x117E	0x4288    CMP	R0, R1
0x1180	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x1182	0x490F    LDR	R1, [PC, #60]
0x1184	0x4288    CMP	R0, R1
0x1186	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x1188	0x490E    LDR	R1, [PC, #56]
0x118A	0x4288    CMP	R0, R1
0x118C	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x118E	0x490E    LDR	R1, [PC, #56]
0x1190	0x4288    CMP	R0, R1
0x1192	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x1194	0x490D    LDR	R1, [PC, #52]
0x1196	0x4288    CMP	R0, R1
0x1198	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x119A	0x490D    LDR	R1, [PC, #52]
0x119C	0x4288    CMP	R0, R1
0x119E	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x11A0	0x490C    LDR	R1, [PC, #48]
0x11A2	0x4288    CMP	R0, R1
0x11A4	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x11A6	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x11A8	0x490B    LDR	R1, [PC, #44]
0x11AA	0x6809    LDR	R1, [R1, #0]
0x11AC	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x11B0	0x4909    LDR	R1, [PC, #36]
0x11B2	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x11B4	0xB001    ADD	SP, SP, #4
0x11B6	0x4770    BX	LR
0x11B8	0xFC00FFFF  	#-1024
0x11BC	0x08004001  	#1073809408
0x11C0	0x0C004001  	#1073810432
0x11C4	0x10004001  	#1073811456
0x11C8	0x14004001  	#1073812480
0x11CC	0x18004001  	#1073813504
0x11D0	0x1C004001  	#1073814528
0x11D4	0x20004001  	#1073815552
0x11D8	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x3DCC	0xB081    SUB	SP, SP, #4
0x3DCE	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x3DD2	0x4A04    LDR	R2, [PC, #16]
0x3DD4	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x3DD6	0xF7FFF8F7  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x3DDA	0xF8DDE000  LDR	LR, [SP, #0]
0x3DDE	0xB001    ADD	SP, SP, #4
0x3DE0	0x4770    BX	LR
0x3DE2	0xBF00    NOP
0x3DE4	0x00140008  	#524308
; end of _GPIO_Digital_Output
_IP_FIRST_TIME:
;RCUHAGER.c, 1329 :: 		void IP_FIRST_TIME() org 0x00007FC0
;RCUHAGER.c, 1331 :: 		IP_NULL=0xCACBEDAC;
0x7FC0	0x480A    LDR	R0, [PC, #40]
0x7FC2	0x490B    LDR	R1, [PC, #44]
0x7FC4	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1332 :: 		IP_NULL=0xC0A80178;
0x7FC6	0x480B    LDR	R0, [PC, #44]
0x7FC8	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1333 :: 		IP_NULL=0xC0A80179;
0x7FCA	0x480B    LDR	R0, [PC, #44]
0x7FCC	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1334 :: 		IP_NULL=0xC0A8017A;
0x7FCE	0x480B    LDR	R0, [PC, #44]
0x7FD0	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1335 :: 		IP_NULL=0xC0A8017B;
0x7FD2	0x480B    LDR	R0, [PC, #44]
0x7FD4	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1336 :: 		IP_NULL=0xC0A8017C;
0x7FD6	0x480B    LDR	R0, [PC, #44]
0x7FD8	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1337 :: 		IP_NULL=0xC0A8017D;
0x7FDA	0x480B    LDR	R0, [PC, #44]
0x7FDC	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1338 :: 		IP_NULL=0xC0A8017E;
0x7FDE	0x480B    LDR	R0, [PC, #44]
0x7FE0	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1339 :: 		IP_NULL=0xC0A8017F;
0x7FE2	0x480B    LDR	R0, [PC, #44]
0x7FE4	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1340 :: 		asm nop;
0x7FE6	0xBF00    NOP
;RCUHAGER.c, 1341 :: 		asm nop;
0x7FE8	0xBF00    NOP
;RCUHAGER.c, 1342 :: 		}
L_end_IP_FIRST_TIME:
0x7FEA	0x4770    BX	LR
0x7FEC	0xEDACCACB  	#-892605012
0x7FF0	0x008C2000  	_IP_NULL+0
0x7FF4	0x0178C0A8  	#-1062731400
0x7FF8	0x0179C0A8  	#-1062731399
0x7FFC	0x017AC0A8  	#-1062731398
0x8000	0x017BC0A8  	#-1062731397
0x8004	0x017CC0A8  	#-1062731396
0x8008	0x017DC0A8  	#-1062731395
0x800C	0x017EC0A8  	#-1062731394
0x8010	0x017FC0A8  	#-1062731393
; end of _IP_FIRST_TIME
_xuat_32bit:
;init.c, 2 :: 		void xuat_32bit(unsigned long data_dich){
0x3D58	0x4601    MOV	R1, R0
; data_dich start address is: 4 (R1)
;init.c, 3 :: 		unsigned char vt_dich=32;
0x3D5A	0x2020    MOVS	R0, #32
;init.c, 4 :: 		unsigned long shift_data=data_dich;
; shift_data start address is: 12 (R3)
0x3D5C	0x460B    MOV	R3, R1
; data_dich end address is: 4 (R1)
;init.c, 5 :: 		OE=1;
0x3D5E	0x2201    MOVS	R2, #1
0x3D60	0xB252    SXTB	R2, R2
0x3D62	0x4916    LDR	R1, [PC, #88]
0x3D64	0x600A    STR	R2, [R1, #0]
; shift_data end address is: 12 (R3)
0x3D66	0xB2C2    UXTB	R2, R0
0x3D68	0x4618    MOV	R0, R3
;init.c, 6 :: 		do{
0x3D6A	0xE000    B	L_xuat_32bit0
L__xuat_32bit481:
;init.c, 11 :: 		}while(vt_dich>0);
0x3D6C	0xB2DA    UXTB	R2, R3
;init.c, 6 :: 		do{
L_xuat_32bit0:
;init.c, 7 :: 		vt_dich--;
; vt_dich start address is: 8 (R2)
0x3D6E	0x1E51    SUBS	R1, R2, #1
0x3D70	0xB2C9    UXTB	R1, R1
; vt_dich end address is: 8 (R2)
; vt_dich start address is: 12 (R3)
0x3D72	0xB2CB    UXTB	R3, R1
;init.c, 8 :: 		DS=(shift_data>>vt_dich);
0x3D74	0xFA20F201  LSR	R2, R0, R1
0x3D78	0x4911    LDR	R1, [PC, #68]
0x3D7A	0x600A    STR	R2, [R1, #0]
;init.c, 9 :: 		xung_dich
0x3D7C	0x2200    MOVS	R2, #0
0x3D7E	0xB252    SXTB	R2, R2
0x3D80	0x4910    LDR	R1, [PC, #64]
0x3D82	0x600A    STR	R2, [R1, #0]
0x3D84	0x2201    MOVS	R2, #1
0x3D86	0xB252    SXTB	R2, R2
0x3D88	0x490E    LDR	R1, [PC, #56]
0x3D8A	0x600A    STR	R2, [R1, #0]
;init.c, 10 :: 		delay_us(2);
0x3D8C	0xF2400717  MOVW	R7, #23
0x3D90	0xF2C00700  MOVT	R7, #0
0x3D94	0xBF00    NOP
0x3D96	0xBF00    NOP
L_xuat_32bit3:
0x3D98	0x1E7F    SUBS	R7, R7, #1
0x3D9A	0xD1FD    BNE	L_xuat_32bit3
0x3D9C	0xBF00    NOP
0x3D9E	0xBF00    NOP
0x3DA0	0xBF00    NOP
;init.c, 11 :: 		}while(vt_dich>0);
0x3DA2	0x2B00    CMP	R3, #0
0x3DA4	0xD8E2    BHI	L__xuat_32bit481
; vt_dich end address is: 12 (R3)
;init.c, 12 :: 		OE=0;
0x3DA6	0x2200    MOVS	R2, #0
0x3DA8	0xB252    SXTB	R2, R2
0x3DAA	0x4904    LDR	R1, [PC, #16]
0x3DAC	0x600A    STR	R2, [R1, #0]
;init.c, 13 :: 		xung_xuat
0x3DAE	0x4906    LDR	R1, [PC, #24]
0x3DB0	0x600A    STR	R2, [R1, #0]
0x3DB2	0x2201    MOVS	R2, #1
0x3DB4	0xB252    SXTB	R2, R2
0x3DB6	0x4904    LDR	R1, [PC, #16]
0x3DB8	0x600A    STR	R2, [R1, #0]
;init.c, 14 :: 		}
L_end_xuat_32bit:
0x3DBA	0x4770    BX	LR
0x3DBC	0x81844222  	GPIOD_ODR+0
0x3DC0	0x81884222  	GPIOD_ODR+0
0x3DC4	0x01B04222  	GPIOC_ODR+0
0x3DC8	0x81804222  	GPIOD_ODR+0
; end of _xuat_32bit
_usart2_init:
;init.c, 100 :: 		void usart2_init(){
;init.c, 101 :: 		USART2_CR1bits.UE=1; // enable uart1
0x406C	0x2201    MOVS	R2, #1
0x406E	0xB252    SXTB	R2, R2
0x4070	0x480C    LDR	R0, [PC, #48]
0x4072	0x6002    STR	R2, [R0, #0]
;init.c, 102 :: 		USART2_BRR=0X1D4C;    // bauld=9600;
0x4074	0xF641514C  MOVW	R1, #7500
0x4078	0x480B    LDR	R0, [PC, #44]
0x407A	0x6001    STR	R1, [R0, #0]
;init.c, 103 :: 		USART2_CR1bits.M=0;  // 8bit data
0x407C	0x2100    MOVS	R1, #0
0x407E	0xB249    SXTB	R1, R1
0x4080	0x480A    LDR	R0, [PC, #40]
0x4082	0x6001    STR	R1, [R0, #0]
;init.c, 104 :: 		USART2_CR1bits.PCE=0; // no parity
0x4084	0x480A    LDR	R0, [PC, #40]
0x4086	0x6001    STR	R1, [R0, #0]
;init.c, 105 :: 		USART2_CR1bits.RXNEIE=1;// enable interrupt receiver
0x4088	0x480A    LDR	R0, [PC, #40]
0x408A	0x6002    STR	R2, [R0, #0]
;init.c, 106 :: 		USART2_CR1bits.RE=1; // enable receiver
0x408C	0x480A    LDR	R0, [PC, #40]
0x408E	0x6002    STR	R2, [R0, #0]
;init.c, 107 :: 		USART2_CR1bits.TE=1;  //enable transmitter
0x4090	0x480A    LDR	R0, [PC, #40]
0x4092	0x6002    STR	R2, [R0, #0]
;init.c, 108 :: 		USART2_CR2=0;   // 1 stop bit
0x4094	0x2100    MOVS	R1, #0
0x4096	0x480A    LDR	R0, [PC, #40]
0x4098	0x6001    STR	R1, [R0, #0]
;init.c, 109 :: 		USART2_CR3=0;
0x409A	0x2100    MOVS	R1, #0
0x409C	0x4809    LDR	R0, [PC, #36]
0x409E	0x6001    STR	R1, [R0, #0]
;init.c, 113 :: 		}
L_end_usart2_init:
0x40A0	0x4770    BX	LR
0x40A2	0xBF00    NOP
0x40A4	0x81B44208  	USART2_CR1bits+0
0x40A8	0x44084000  	USART2_BRR+0
0x40AC	0x81B04208  	USART2_CR1bits+0
0x40B0	0x81A84208  	USART2_CR1bits+0
0x40B4	0x81944208  	USART2_CR1bits+0
0x40B8	0x81884208  	USART2_CR1bits+0
0x40BC	0x818C4208  	USART2_CR1bits+0
0x40C0	0x44104000  	USART2_CR2+0
0x40C4	0x44144000  	USART2_CR3+0
; end of _usart2_init
_uart4__init:
;init.c, 57 :: 		void uart4__init(){
;init.c, 59 :: 		UART4_CR1bits.UE=1; // enable uart1
0x42F8	0x2201    MOVS	R2, #1
0x42FA	0xB252    SXTB	R2, R2
0x42FC	0x4811    LDR	R0, [PC, #68]
0x42FE	0x6002    STR	R2, [R0, #0]
;init.c, 60 :: 		UART4_CR1bits.M=0;  // 8bit data
0x4300	0x2100    MOVS	R1, #0
0x4302	0xB249    SXTB	R1, R1
0x4304	0x4810    LDR	R0, [PC, #64]
0x4306	0x6001    STR	R1, [R0, #0]
;init.c, 61 :: 		UART4_CR1bits.PCE=0; // no parity
0x4308	0x4810    LDR	R0, [PC, #64]
0x430A	0x6001    STR	R1, [R0, #0]
;init.c, 62 :: 		UART4_CR1bits.RXNEIE=1;// enable interrupt receiver
0x430C	0x4810    LDR	R0, [PC, #64]
0x430E	0x6002    STR	R2, [R0, #0]
;init.c, 63 :: 		UART4_CR1bits.RE=1; // enable receiver
0x4310	0x4810    LDR	R0, [PC, #64]
0x4312	0x6002    STR	R2, [R0, #0]
;init.c, 64 :: 		UART4_CR1bits.TE=1;  //enable transmitter
0x4314	0x4810    LDR	R0, [PC, #64]
0x4316	0x6002    STR	R2, [R0, #0]
;init.c, 67 :: 		UART4_BRR=0X0271;   // bauld=115200
0x4318	0xF2402171  MOVW	R1, #625
0x431C	0x480F    LDR	R0, [PC, #60]
0x431E	0x6001    STR	R1, [R0, #0]
;init.c, 68 :: 		UART4_CR2=0;   // 1 stop bit
0x4320	0x2100    MOVS	R1, #0
0x4322	0x480F    LDR	R0, [PC, #60]
0x4324	0x6001    STR	R1, [R0, #0]
;init.c, 69 :: 		UART4_CR3=0;
0x4326	0x2100    MOVS	R1, #0
0x4328	0x480E    LDR	R0, [PC, #56]
0x432A	0x6001    STR	R1, [R0, #0]
;init.c, 71 :: 		NVIC_SETENA1bits.SETENA52=1; //enable interrupt usart
0x432C	0x490E    LDR	R1, [PC, #56]
0x432E	0x6808    LDR	R0, [R1, #0]
0x4330	0xF3625014  BFI	R0, R2, #20, #1
0x4334	0x6008    STR	R0, [R1, #0]
;init.c, 72 :: 		NVIC_IP14bits.PRI_59=0x00; // priority
0x4336	0x2200    MOVS	R2, #0
0x4338	0x490C    LDR	R1, [PC, #48]
0x433A	0x6808    LDR	R0, [R1, #0]
0x433C	0xF362601F  BFI	R0, R2, #24, #8
0x4340	0x6008    STR	R0, [R1, #0]
;init.c, 73 :: 		}
L_end_uart4__init:
0x4342	0x4770    BX	LR
0x4344	0x81B44209  	UART4_CR1bits+0
0x4348	0x81B04209  	UART4_CR1bits+0
0x434C	0x81A84209  	UART4_CR1bits+0
0x4350	0x81944209  	UART4_CR1bits+0
0x4354	0x81884209  	UART4_CR1bits+0
0x4358	0x818C4209  	UART4_CR1bits+0
0x435C	0x4C084000  	UART4_BRR+0
0x4360	0x4C104000  	UART4_CR2+0
0x4364	0x4C144000  	UART4_CR3+0
0x4368	0xE104E000  	NVIC_SETENA1bits+0
0x436C	0xE438E000  	NVIC_IP14bits+0
; end of _uart4__init
_timer1_init:
;init.c, 16 :: 		void timer1_init(){ //20 ms
;init.c, 17 :: 		TIM1_CR1bits.DIR_=0;  // directon 0:upcounter, 1: down
0x4278	0x2100    MOVS	R1, #0
0x427A	0xB249    SXTB	R1, R1
0x427C	0x4813    LDR	R0, [PC, #76]
0x427E	0x6001    STR	R1, [R0, #0]
;init.c, 18 :: 		TIM1_CR1bits.ARPE=0; // auto-reload Preload Enable
0x4280	0x4813    LDR	R0, [PC, #76]
0x4282	0x6001    STR	R1, [R0, #0]
;init.c, 19 :: 		TIM1_CR1bits.OPM=0;     // one pulse mode / 0: counter non-stop; 1: stop when CEN bit clear
0x4284	0x4813    LDR	R0, [PC, #76]
0x4286	0x6001    STR	R1, [R0, #0]
;init.c, 20 :: 		TIM1_PSC=10000;  // PRESCALE VALUE(16bit)  frequency = Fclk/(PSC+1)
0x4288	0xF2427110  MOVW	R1, #10000
0x428C	0x4812    LDR	R0, [PC, #72]
0x428E	0x6001    STR	R1, [R0, #0]
;init.c, 21 :: 		TIM1_ARR=144;    // AUTO-RELOAD VALUE
0x4290	0x2190    MOVS	R1, #144
0x4292	0x4812    LDR	R0, [PC, #72]
0x4294	0x6001    STR	R1, [R0, #0]
;init.c, 24 :: 		TIM1_CNT=0;      // counter value
0x4296	0x2100    MOVS	R1, #0
0x4298	0x4811    LDR	R0, [PC, #68]
0x429A	0x6001    STR	R1, [R0, #0]
;init.c, 25 :: 		TIM1_DIERbits.UIE=1;  // DMA interrup enable Register  - UIE: update interrup enable
0x429C	0x2301    MOVS	R3, #1
0x429E	0xB25B    SXTB	R3, R3
0x42A0	0x4810    LDR	R0, [PC, #64]
0x42A2	0x6003    STR	R3, [R0, #0]
;init.c, 26 :: 		NVIC_SETENA0bits.SETENA25=1;
0x42A4	0x4910    LDR	R1, [PC, #64]
0x42A6	0x6808    LDR	R0, [R1, #0]
0x42A8	0xF3636059  BFI	R0, R3, #25, #1
0x42AC	0x6008    STR	R0, [R1, #0]
;init.c, 27 :: 		NVIC_IP6bits.PRI_25=0x00;
0x42AE	0x2200    MOVS	R2, #0
0x42B0	0x490E    LDR	R1, [PC, #56]
0x42B2	0x8808    LDRH	R0, [R1, #0]
0x42B4	0xF362200F  BFI	R0, R2, #8, #8
0x42B8	0x8008    STRH	R0, [R1, #0]
;init.c, 28 :: 		TIM1_CR1bits.CEN=1;    //1 enable counter
0x42BA	0x480D    LDR	R0, [PC, #52]
0x42BC	0x6003    STR	R3, [R0, #0]
;init.c, 29 :: 		NVIC_IP8bits.PRI_32=0xf0; // priority
0x42BE	0x22F0    MOVS	R2, #240
0x42C0	0x490C    LDR	R1, [PC, #48]
0x42C2	0x7808    LDRB	R0, [R1, #0]
0x42C4	0xF3620007  BFI	R0, R2, #0, #8
0x42C8	0x7008    STRB	R0, [R1, #0]
;init.c, 30 :: 		}
L_end_timer1_init:
0x42CA	0x4770    BX	LR
0x42CC	0x80104225  	TIM1_CR1bits+0
0x42D0	0x801C4225  	TIM1_CR1bits+0
0x42D4	0x800C4225  	TIM1_CR1bits+0
0x42D8	0x2C284001  	TIM1_PSC+0
0x42DC	0x2C2C4001  	TIM1_ARR+0
0x42E0	0x2C244001  	TIM1_CNT+0
0x42E4	0x81804225  	TIM1_DIERbits+0
0x42E8	0xE100E000  	NVIC_SETENA0bits+0
0x42EC	0xE418E000  	NVIC_IP6bits+0
0x42F0	0x80004225  	TIM1_CR1bits+0
0x42F4	0xE420E000  	NVIC_IP8bits+0
; end of _timer1_init
_memset:
;__Lib_CString.c, 84 :: 		
; n start address is: 8 (R2)
; character start address is: 4 (R1)
; p1 start address is: 0 (R0)
0x4370	0xB081    SUB	SP, SP, #4
0x4372	0xB213    SXTH	R3, R2
0x4374	0x4602    MOV	R2, R0
0x4376	0xB2C8    UXTB	R0, R1
; n end address is: 8 (R2)
; character end address is: 4 (R1)
; p1 end address is: 0 (R0)
; p1 start address is: 8 (R2)
; character start address is: 0 (R0)
; n start address is: 12 (R3)
;__Lib_CString.c, 87 :: 		
; pp start address is: 4 (R1)
0x4378	0x4611    MOV	R1, R2
; n end address is: 12 (R3)
; p1 end address is: 8 (R2)
; pp end address is: 4 (R1)
0x437A	0xB21D    SXTH	R5, R3
;__Lib_CString.c, 88 :: 		
L_memset20:
; pp start address is: 4 (R1)
; n start address is: 20 (R5)
; n start address is: 20 (R5)
; character start address is: 0 (R0)
; character end address is: 0 (R0)
; p1 start address is: 8 (R2)
0x437C	0xB22C    SXTH	R4, R5
0x437E	0x1E6B    SUBS	R3, R5, #1
0x4380	0xB21D    SXTH	R5, R3
; n end address is: 20 (R5)
0x4382	0xB114    CBZ	R4, L_memset21
; character end address is: 0 (R0)
; n end address is: 20 (R5)
;__Lib_CString.c, 89 :: 		
; n start address is: 20 (R5)
; character start address is: 0 (R0)
0x4384	0x7008    STRB	R0, [R1, #0]
0x4386	0x1C49    ADDS	R1, R1, #1
; character end address is: 0 (R0)
; n end address is: 20 (R5)
; pp end address is: 4 (R1)
0x4388	0xE7F8    B	L_memset20
L_memset21:
;__Lib_CString.c, 90 :: 		
0x438A	0x4610    MOV	R0, R2
; p1 end address is: 8 (R2)
;__Lib_CString.c, 91 :: 		
L_end_memset:
0x438C	0xB001    ADD	SP, SP, #4
0x438E	0x4770    BX	LR
; end of _memset
_SPI1_Init_Advanced:
;__Lib_SPI_123.c, 82 :: 		
; module start address is: 8 (R2)
0x4224	0xB083    SUB	SP, SP, #12
0x4226	0xF8CDE000  STR	LR, [SP, #0]
0x422A	0xF88D0004  STRB	R0, [SP, #4]
0x422E	0x9102    STR	R1, [SP, #8]
; module end address is: 8 (R2)
; module start address is: 8 (R2)
;__Lib_SPI_123.c, 83 :: 		
0x4230	0x4C0B    LDR	R4, [PC, #44]
0x4232	0x4B0C    LDR	R3, [PC, #48]
0x4234	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 84 :: 		
0x4236	0x4C0C    LDR	R4, [PC, #48]
0x4238	0x4B0C    LDR	R3, [PC, #48]
0x423A	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 86 :: 		
0x423C	0x2401    MOVS	R4, #1
0x423E	0xB264    SXTB	R4, R4
0x4240	0x4B0B    LDR	R3, [PC, #44]
0x4242	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 87 :: 		
0x4244	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x4246	0xF7FFFA43  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_SPI_123.c, 89 :: 		
0x424A	0x9A02    LDR	R2, [SP, #8]
0x424C	0xF89D1004  LDRB	R1, [SP, #4]
0x4250	0x4808    LDR	R0, [PC, #32]
0x4252	0xF7FFFA0F  BL	__Lib_SPI_123_SPIx_Init_Advanced+0
;__Lib_SPI_123.c, 90 :: 		
L_end_SPI1_Init_Advanced:
0x4256	0xF8DDE000  LDR	LR, [SP, #0]
0x425A	0xB003    ADD	SP, SP, #12
0x425C	0x4770    BX	LR
0x425E	0xBF00    NOP
0x4260	0x32650000  	_SPI1_Read+0
0x4264	0x01C82000  	_SPI_Rd_Ptr+0
0x4268	0xFFFFFFFF  	_SPI1_Write+0
0x426C	0x02482000  	_SPI_Wr_Ptr+0
0x4270	0x03304242  	RCC_APB2ENR+0
0x4274	0x30004001  	SPI1_CR1+0
; end of _SPI1_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x36D0	0xB081    SUB	SP, SP, #4
0x36D2	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x36D6	0x2201    MOVS	R2, #1
0x36D8	0xB252    SXTB	R2, R2
0x36DA	0x493E    LDR	R1, [PC, #248]
0x36DC	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x36DE	0xF2000168  ADDW	R1, R0, #104
0x36E2	0x680B    LDR	R3, [R1, #0]
0x36E4	0xF06F6100  MVN	R1, #134217728
0x36E8	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x36EC	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x36EE	0xF0036100  AND	R1, R3, #134217728
0x36F2	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x36F4	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x36F6	0xF0024100  AND	R1, R2, #-2147483648
0x36FA	0xF1B14F00  CMP	R1, #-2147483648
0x36FE	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x3700	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x3702	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x3704	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x3706	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x3708	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x370A	0xF4042170  AND	R1, R4, #983040
0x370E	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x3710	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x3712	0xF64F71FF  MOVW	R1, #65535
0x3716	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x371A	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x371C	0xF4041140  AND	R1, R4, #3145728
0x3720	0xF5B11F40  CMP	R1, #3145728
0x3724	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x3726	0xF06F6170  MVN	R1, #251658240
0x372A	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x372E	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x3730	0x492A    LDR	R1, [PC, #168]
0x3732	0x680A    LDR	R2, [R1, #0]
0x3734	0xF06F6170  MVN	R1, #251658240
0x3738	0x400A    ANDS	R2, R1
0x373A	0x4928    LDR	R1, [PC, #160]
0x373C	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x373E	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x3740	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x3742	0xF4041180  AND	R1, R4, #1048576
0x3746	0xF5B11F80  CMP	R1, #1048576
0x374A	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x374C	0xF04F0103  MOV	R1, #3
0x3750	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x3752	0x43C9    MVN	R1, R1
0x3754	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x3758	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x375C	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x375E	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x3760	0x0D61    LSRS	R1, R4, #21
0x3762	0x0109    LSLS	R1, R1, #4
0x3764	0xFA05F101  LSL	R1, R5, R1
0x3768	0x43C9    MVN	R1, R1
0x376A	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x376C	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x3770	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x3772	0x0D61    LSRS	R1, R4, #21
0x3774	0x0109    LSLS	R1, R1, #4
0x3776	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x377A	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x377C	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x377E	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x3782	0xF1B14F00  CMP	R1, #-2147483648
0x3786	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x3788	0x4913    LDR	R1, [PC, #76]
0x378A	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x378C	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x378E	0x4913    LDR	R1, [PC, #76]
0x3790	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x3792	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x3796	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x3798	0xEA4F018A  LSL	R1, R10, #2
0x379C	0xEB090101  ADD	R1, R9, R1, LSL #0
0x37A0	0x6809    LDR	R1, [R1, #0]
0x37A2	0xF1B13FFF  CMP	R1, #-1
0x37A6	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x37A8	0xF1090134  ADD	R1, R9, #52
0x37AC	0xEA4F038A  LSL	R3, R10, #2
0x37B0	0x18C9    ADDS	R1, R1, R3
0x37B2	0x6809    LDR	R1, [R1, #0]
0x37B4	0x460A    MOV	R2, R1
0x37B6	0xEB090103  ADD	R1, R9, R3, LSL #0
0x37BA	0x6809    LDR	R1, [R1, #0]
0x37BC	0x4608    MOV	R0, R1
0x37BE	0x4611    MOV	R1, R2
0x37C0	0xF7FFFD04  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x37C4	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x37C8	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x37CA	0xF8DDE000  LDR	LR, [SP, #0]
0x37CE	0xB001    ADD	SP, SP, #4
0x37D0	0x4770    BX	LR
0x37D2	0xBF00    NOP
0x37D4	0x03004242  	RCC_APB2ENRbits+0
0x37D8	0x001C4001  	AFIO_MAPR2+0
0x37DC	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x31CC	0xB083    SUB	SP, SP, #12
0x31CE	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x31D2	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x31D6	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x31D8	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x31DA	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x31DE	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x31E0	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x31E2	0x4A19    LDR	R2, [PC, #100]
0x31E4	0x9202    STR	R2, [SP, #8]
0x31E6	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x31E8	0x4A18    LDR	R2, [PC, #96]
0x31EA	0x9202    STR	R2, [SP, #8]
0x31EC	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x31EE	0x4A18    LDR	R2, [PC, #96]
0x31F0	0x9202    STR	R2, [SP, #8]
0x31F2	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x31F4	0x4A17    LDR	R2, [PC, #92]
0x31F6	0x9202    STR	R2, [SP, #8]
0x31F8	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x31FA	0x4A17    LDR	R2, [PC, #92]
0x31FC	0x9202    STR	R2, [SP, #8]
0x31FE	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x3200	0x4A16    LDR	R2, [PC, #88]
0x3202	0x9202    STR	R2, [SP, #8]
0x3204	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x3206	0x4A16    LDR	R2, [PC, #88]
0x3208	0x9202    STR	R2, [SP, #8]
0x320A	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x320C	0x2800    CMP	R0, #0
0x320E	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x3210	0x2801    CMP	R0, #1
0x3212	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x3214	0x2802    CMP	R0, #2
0x3216	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x3218	0x2803    CMP	R0, #3
0x321A	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x321C	0x2804    CMP	R0, #4
0x321E	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x3220	0x2805    CMP	R0, #5
0x3222	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x3224	0x2806    CMP	R0, #6
0x3226	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x3228	0x2201    MOVS	R2, #1
0x322A	0xB212    SXTH	R2, R2
0x322C	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x322E	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x3232	0x9802    LDR	R0, [SP, #8]
0x3234	0x460A    MOV	R2, R1
0x3236	0xF8BD1004  LDRH	R1, [SP, #4]
0x323A	0xF7FFFEC5  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x323E	0xF8DDE000  LDR	LR, [SP, #0]
0x3242	0xB003    ADD	SP, SP, #12
0x3244	0x4770    BX	LR
0x3246	0xBF00    NOP
0x3248	0x08004001  	#1073809408
0x324C	0x0C004001  	#1073810432
0x3250	0x10004001  	#1073811456
0x3254	0x14004001  	#1073812480
0x3258	0x18004001  	#1073813504
0x325C	0x1C004001  	#1073814528
0x3260	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
__Lib_SPI_123_SPIx_Init_Advanced:
;__Lib_SPI_123.c, 53 :: 		
; config start address is: 8 (R2)
; clock_divider start address is: 4 (R1)
; base start address is: 0 (R0)
0x3674	0xB081    SUB	SP, SP, #4
; config end address is: 8 (R2)
; clock_divider end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; clock_divider start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_SPI_123.c, 56 :: 		
0x3676	0x2300    MOVS	R3, #0
0x3678	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 58 :: 		
0x367A	0x00CB    LSLS	R3, R1, #3
0x367C	0xB29B    UXTH	R3, R3
; clock_divider end address is: 4 (R1)
0x367E	0xEA420303  ORR	R3, R2, R3, LSL #0
;__Lib_SPI_123.c, 60 :: 		
0x3682	0x6804    LDR	R4, [R0, #0]
0x3684	0xB29B    UXTH	R3, R3
0x3686	0xEA440303  ORR	R3, R4, R3, LSL #0
0x368A	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 61 :: 		
0x368C	0x1D05    ADDS	R5, R0, #4
0x368E	0x1413    ASRS	R3, R2, #16
; config end address is: 8 (R2)
0x3690	0x461C    MOV	R4, R3
0x3692	0x682B    LDR	R3, [R5, #0]
0x3694	0xF3640382  BFI	R3, R4, #2, #1
0x3698	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 63 :: 		
0x369A	0xF200051C  ADDW	R5, R0, #28
0x369E	0x2400    MOVS	R4, #0
0x36A0	0x682B    LDR	R3, [R5, #0]
0x36A2	0xF36423CB  BFI	R3, R4, #11, #1
0x36A6	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 64 :: 		
0x36A8	0x2401    MOVS	R4, #1
0x36AA	0x6803    LDR	R3, [R0, #0]
0x36AC	0xF3641386  BFI	R3, R4, #6, #1
0x36B0	0x6003    STR	R3, [R0, #0]
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 65 :: 		
L_end_SPIx_Init_Advanced:
0x36B2	0xB001    ADD	SP, SP, #4
0x36B4	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Init_Advanced
_settingEthenet:
;RCUHAGER.c, 375 :: 		void settingEthenet(void){
0x40C8	0xB081    SUB	SP, SP, #4
0x40CA	0xF8CDE000  STR	LR, [SP, #0]
;RCUHAGER.c, 376 :: 		ptr = (unsigned long*)Address;
0x40CE	0x4A22    LDR	R2, [PC, #136]
0x40D0	0x6811    LDR	R1, [R2, #0]
0x40D2	0x4822    LDR	R0, [PC, #136]
0x40D4	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 377 :: 		i=*ptr;
0x40D6	0x4610    MOV	R0, R2
0x40D8	0x6800    LDR	R0, [R0, #0]
0x40DA	0x6801    LDR	R1, [R0, #0]
0x40DC	0x4820    LDR	R0, [PC, #128]
0x40DE	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 378 :: 		if(i==0xffffffff){    // khi moi nap frimware thi dia chi ip se la fffffff
0x40E0	0xF1B13FFF  CMP	R1, #-1
0x40E4	0xD108    BNE	L_settingEthenet36
;RCUHAGER.c, 379 :: 		FLASH_ErasePage(Address);
0x40E6	0x481C    LDR	R0, [PC, #112]
0x40E8	0x6800    LDR	R0, [R0, #0]
0x40EA	0xF7FFFA53  BL	_FLASH_ErasePage+0
;RCUHAGER.c, 385 :: 		FLASH_Write_Word(Address,0xC0A8017B);     // c0:a8:01:7c  = 192.168.1.123
0x40EE	0x481A    LDR	R0, [PC, #104]
0x40F0	0x6800    LDR	R0, [R0, #0]
0x40F2	0x491C    LDR	R1, [PC, #112]
0x40F4	0xF7FFFA7E  BL	_FLASH_Write_Word+0
;RCUHAGER.c, 386 :: 		}
L_settingEthenet36:
;RCUHAGER.c, 387 :: 		myIpAddr[0]=i>>24;
0x40F8	0x4919    LDR	R1, [PC, #100]
0x40FA	0x6808    LDR	R0, [R1, #0]
0x40FC	0x0E00    LSRS	R0, R0, #24
0x40FE	0x4C1A    LDR	R4, [PC, #104]
0x4100	0x7020    STRB	R0, [R4, #0]
;RCUHAGER.c, 388 :: 		myIpAddr[1]=i>>16;
0x4102	0x4608    MOV	R0, R1
0x4104	0x6800    LDR	R0, [R0, #0]
0x4106	0x0C00    LSRS	R0, R0, #16
0x4108	0x4B18    LDR	R3, [PC, #96]
0x410A	0x7018    STRB	R0, [R3, #0]
;RCUHAGER.c, 389 :: 		myIpAddr[2]=i>>8;
0x410C	0x4608    MOV	R0, R1
0x410E	0x6800    LDR	R0, [R0, #0]
0x4110	0x0A00    LSRS	R0, R0, #8
0x4112	0x4A17    LDR	R2, [PC, #92]
0x4114	0x7010    STRB	R0, [R2, #0]
;RCUHAGER.c, 390 :: 		myIpAddr[3]=i;
0x4116	0x4608    MOV	R0, R1
0x4118	0x6801    LDR	R1, [R0, #0]
0x411A	0x4816    LDR	R0, [PC, #88]
0x411C	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 391 :: 		gwIpAddr[0]=myIpAddr[0];
0x411E	0x4620    MOV	R0, R4
0x4120	0x7801    LDRB	R1, [R0, #0]
0x4122	0x4815    LDR	R0, [PC, #84]
0x4124	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 392 :: 		gwIpAddr[1]=myIpAddr[1];
0x4126	0x4618    MOV	R0, R3
0x4128	0x7801    LDRB	R1, [R0, #0]
0x412A	0x4814    LDR	R0, [PC, #80]
0x412C	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 393 :: 		gwIpAddr[2]=myIpAddr[2];
0x412E	0x4610    MOV	R0, R2
0x4130	0x7801    LDRB	R1, [R0, #0]
0x4132	0x4813    LDR	R0, [PC, #76]
0x4134	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 394 :: 		gwIpAddr[3]=1;
0x4136	0x2101    MOVS	R1, #1
0x4138	0x4812    LDR	R0, [PC, #72]
0x413A	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 395 :: 		SPI_Ethernet_Init(myMacAddr, myIpAddr, SPI_Ethernet_FULLDUPLEX);
0x413C	0x2201    MOVS	R2, #1
0x413E	0x490A    LDR	R1, [PC, #40]
0x4140	0x4811    LDR	R0, [PC, #68]
0x4142	0xF7FFFB4D  BL	_SPI_Ethernet_Init+0
;RCUHAGER.c, 396 :: 		SPI_Ethernet_confNetwork(ipMask, gwIpAddr, dnsIpAddr);
0x4146	0x4A11    LDR	R2, [PC, #68]
0x4148	0x490B    LDR	R1, [PC, #44]
0x414A	0x4811    LDR	R0, [PC, #68]
0x414C	0xF7FFFDDC  BL	_SPI_Ethernet_confNetwork+0
;RCUHAGER.c, 397 :: 		}
L_end_settingEthenet:
0x4150	0xF8DDE000  LDR	LR, [SP, #0]
0x4154	0xB001    ADD	SP, SP, #4
0x4156	0x4770    BX	LR
0x4158	0x00002000  	_Address+0
0x415C	0x00E42000  	_ptr+0
0x4160	0x00E82000  	_i+0
0x4164	0x017BC0A8  	#-1062731397
0x4168	0x00042000  	_myIpAddr+0
0x416C	0x00052000  	_myIpAddr+1
0x4170	0x00062000  	_myIpAddr+2
0x4174	0x00072000  	_myIpAddr+3
0x4178	0x00EC2000  	_gwIpAddr+0
0x417C	0x00ED2000  	_gwIpAddr+1
0x4180	0x00EE2000  	_gwIpAddr+2
0x4184	0x00EF2000  	_gwIpAddr+3
0x4188	0x00082000  	_myMacAddr+0
0x418C	0x00122000  	_dnsIpAddr+0
0x4190	0x000E2000  	_ipMask+0
; end of _settingEthenet
_FLASH_ErasePage:
;__Lib_FLASH_32F10x.c, 154 :: 		
; address start address is: 0 (R0)
0x3594	0xB081    SUB	SP, SP, #4
0x3596	0xF8CDE000  STR	LR, [SP, #0]
0x359A	0x4603    MOV	R3, R0
; address end address is: 0 (R0)
; address start address is: 12 (R3)
;__Lib_FLASH_32F10x.c, 155 :: 		
;__Lib_FLASH_32F10x.c, 157 :: 		
0x359C	0xF7FFFE0E  BL	__Lib_FLASH_32F10x_FLASH_ClearFlags+0
;__Lib_FLASH_32F10x.c, 159 :: 		
0x35A0	0xF7FFFA38  BL	_FLASH_Unlock+0
;__Lib_FLASH_32F10x.c, 161 :: 		
0x35A4	0xF44F2030  MOV	R0, #720896
0x35A8	0xF7FFFA1C  BL	__Lib_FLASH_32F10x_FLASH_WaitForLastOperation+0
; status start address is: 4 (R1)
0x35AC	0x4601    MOV	R1, R0
;__Lib_FLASH_32F10x.c, 163 :: 		
0x35AE	0xB998    CBNZ	R0, L__FLASH_ErasePage23
; status end address is: 4 (R1)
;__Lib_FLASH_32F10x.c, 165 :: 		
0x35B0	0x2201    MOVS	R2, #1
0x35B2	0xB252    SXTB	R2, R2
0x35B4	0x490B    LDR	R1, [PC, #44]
0x35B6	0x600A    STR	R2, [R1, #0]
;__Lib_FLASH_32F10x.c, 166 :: 		
0x35B8	0x490B    LDR	R1, [PC, #44]
0x35BA	0x600B    STR	R3, [R1, #0]
; address end address is: 12 (R3)
;__Lib_FLASH_32F10x.c, 167 :: 		
0x35BC	0x490B    LDR	R1, [PC, #44]
0x35BE	0x600A    STR	R2, [R1, #0]
;__Lib_FLASH_32F10x.c, 170 :: 		
0x35C0	0xF44F2030  MOV	R0, #720896
0x35C4	0xF7FFFA0E  BL	__Lib_FLASH_32F10x_FLASH_WaitForLastOperation+0
; status start address is: 0 (R0)
;__Lib_FLASH_32F10x.c, 173 :: 		
0x35C8	0x4909    LDR	R1, [PC, #36]
0x35CA	0x680A    LDR	R2, [R1, #0]
0x35CC	0xF64171FD  MOVW	R1, #8189
0x35D0	0x400A    ANDS	R2, R1
0x35D2	0x4907    LDR	R1, [PC, #28]
0x35D4	0x600A    STR	R2, [R1, #0]
; status end address is: 0 (R0)
;__Lib_FLASH_32F10x.c, 174 :: 		
0x35D6	0xE000    B	L_FLASH_ErasePage13
L__FLASH_ErasePage23:
;__Lib_FLASH_32F10x.c, 163 :: 		
0x35D8	0x4608    MOV	R0, R1
;__Lib_FLASH_32F10x.c, 174 :: 		
L_FLASH_ErasePage13:
;__Lib_FLASH_32F10x.c, 177 :: 		
; status start address is: 0 (R0)
; status end address is: 0 (R0)
;__Lib_FLASH_32F10x.c, 178 :: 		
L_end_FLASH_ErasePage:
0x35DA	0xF8DDE000  LDR	LR, [SP, #0]
0x35DE	0xB001    ADD	SP, SP, #4
0x35E0	0x4770    BX	LR
0x35E2	0xBF00    NOP
0x35E4	0x02044244  	FLASH_CRbits+0
0x35E8	0x20144002  	FLASH_AR+0
0x35EC	0x02184244  	FLASH_CRbits+0
0x35F0	0x20104002  	FLASH_CR+0
; end of _FLASH_ErasePage
__Lib_FLASH_32F10x_FLASH_ClearFlags:
;__Lib_FLASH_32F10x.c, 82 :: 		
0x31BC	0xB081    SUB	SP, SP, #4
;__Lib_FLASH_32F10x.c, 84 :: 		
0x31BE	0x2134    MOVS	R1, #52
0x31C0	0x4801    LDR	R0, [PC, #4]
0x31C2	0x6001    STR	R1, [R0, #0]
;__Lib_FLASH_32F10x.c, 85 :: 		
L_end_FLASH_ClearFlags:
0x31C4	0xB001    ADD	SP, SP, #4
0x31C6	0x4770    BX	LR
0x31C8	0x200C4002  	FLASH_SR+0
; end of __Lib_FLASH_32F10x_FLASH_ClearFlags
_FLASH_Unlock:
;__Lib_FLASH_32F10x.c, 46 :: 		
0x2A14	0xB081    SUB	SP, SP, #4
;__Lib_FLASH_32F10x.c, 47 :: 		
0x2A16	0x4905    LDR	R1, [PC, #20]
0x2A18	0x6808    LDR	R0, [R1, #0]
0x2A1A	0xB128    CBZ	R0, L_FLASH_Unlock0
;__Lib_FLASH_32F10x.c, 49 :: 		
0x2A1C	0x4904    LDR	R1, [PC, #16]
0x2A1E	0x4805    LDR	R0, [PC, #20]
0x2A20	0x6001    STR	R1, [R0, #0]
;__Lib_FLASH_32F10x.c, 50 :: 		
0x2A22	0x4905    LDR	R1, [PC, #20]
0x2A24	0x4803    LDR	R0, [PC, #12]
0x2A26	0x6001    STR	R1, [R0, #0]
;__Lib_FLASH_32F10x.c, 51 :: 		
L_FLASH_Unlock0:
;__Lib_FLASH_32F10x.c, 52 :: 		
L_end_FLASH_Unlock:
0x2A28	0xB001    ADD	SP, SP, #4
0x2A2A	0x4770    BX	LR
0x2A2C	0x021C4244  	FLASH_CRbits+0
0x2A30	0x01234567  	#1164378403
0x2A34	0x20044002  	FLASH_KEYR+0
0x2A38	0x89ABCDEF  	#-839939669
; end of _FLASH_Unlock
__Lib_FLASH_32F10x_FLASH_WaitForLastOperation:
;__Lib_FLASH_32F10x.c, 130 :: 		
; Timeout start address is: 0 (R0)
0x29E4	0xB081    SUB	SP, SP, #4
0x29E6	0xF8CDE000  STR	LR, [SP, #0]
0x29EA	0x4602    MOV	R2, R0
; Timeout end address is: 0 (R0)
; Timeout start address is: 8 (R2)
;__Lib_FLASH_32F10x.c, 131 :: 		
;__Lib_FLASH_32F10x.c, 134 :: 		
0x29EC	0xF7FFFC90  BL	__Lib_FLASH_32F10x_FLASH_GetBank1Status+0
; status start address is: 4 (R1)
0x29F0	0x4601    MOV	R1, R0
; status end address is: 4 (R1)
; Timeout end address is: 8 (R2)
0x29F2	0x4608    MOV	R0, R1
;__Lib_FLASH_32F10x.c, 136 :: 		
L___Lib_FLASH_32F10x_FLASH_WaitForLastOperation8:
; status start address is: 0 (R0)
; Timeout start address is: 8 (R2)
0x29F4	0x2801    CMP	R0, #1
0x29F6	0xD104    BNE	L___Lib_FLASH_32F10x_FLASH_WaitForLastOperation21
0x29F8	0xB11A    CBZ	R2, L___Lib_FLASH_32F10x_FLASH_WaitForLastOperation20
; status end address is: 0 (R0)
L___Lib_FLASH_32F10x_FLASH_WaitForLastOperation19:
;__Lib_FLASH_32F10x.c, 137 :: 		
0x29FA	0xF7FFFC89  BL	__Lib_FLASH_32F10x_FLASH_GetBank1Status+0
; status start address is: 0 (R0)
;__Lib_FLASH_32F10x.c, 138 :: 		
0x29FE	0x1E52    SUBS	R2, R2, #1
;__Lib_FLASH_32F10x.c, 139 :: 		
0x2A00	0xE7F8    B	L___Lib_FLASH_32F10x_FLASH_WaitForLastOperation8
;__Lib_FLASH_32F10x.c, 136 :: 		
L___Lib_FLASH_32F10x_FLASH_WaitForLastOperation21:
L___Lib_FLASH_32F10x_FLASH_WaitForLastOperation20:
;__Lib_FLASH_32F10x.c, 140 :: 		
0x2A02	0xB912    CBNZ	R2, L___Lib_FLASH_32F10x_FLASH_WaitForLastOperation22
; Timeout end address is: 8 (R2)
;__Lib_FLASH_32F10x.c, 141 :: 		
0x2A04	0xF2400004  MOVW	R0, #4
; status end address is: 0 (R0)
;__Lib_FLASH_32F10x.c, 142 :: 		
0x2A08	0xE7FF    B	L___Lib_FLASH_32F10x_FLASH_WaitForLastOperation12
L___Lib_FLASH_32F10x_FLASH_WaitForLastOperation22:
;__Lib_FLASH_32F10x.c, 140 :: 		
;__Lib_FLASH_32F10x.c, 142 :: 		
L___Lib_FLASH_32F10x_FLASH_WaitForLastOperation12:
;__Lib_FLASH_32F10x.c, 144 :: 		
; status start address is: 0 (R0)
; status end address is: 0 (R0)
;__Lib_FLASH_32F10x.c, 145 :: 		
L_end_FLASH_WaitForLastOperation:
0x2A0A	0xF8DDE000  LDR	LR, [SP, #0]
0x2A0E	0xB001    ADD	SP, SP, #4
0x2A10	0x4770    BX	LR
; end of __Lib_FLASH_32F10x_FLASH_WaitForLastOperation
__Lib_FLASH_32F10x_FLASH_GetBank1Status:
;__Lib_FLASH_32F10x.c, 95 :: 		
0x2310	0xB081    SUB	SP, SP, #4
;__Lib_FLASH_32F10x.c, 96 :: 		
;__Lib_FLASH_32F10x.c, 98 :: 		
0x2312	0x490B    LDR	R1, [PC, #44]
0x2314	0x6808    LDR	R0, [R1, #0]
0x2316	0xB110    CBZ	R0, L___Lib_FLASH_32F10x_FLASH_GetBank1Status2
;__Lib_FLASH_32F10x.c, 99 :: 		
; flashstatus start address is: 0 (R0)
0x2318	0xF2400001  MOVW	R0, #1
;__Lib_FLASH_32F10x.c, 100 :: 		
; flashstatus end address is: 0 (R0)
0x231C	0xE00D    B	L___Lib_FLASH_32F10x_FLASH_GetBank1Status3
L___Lib_FLASH_32F10x_FLASH_GetBank1Status2:
;__Lib_FLASH_32F10x.c, 102 :: 		
0x231E	0x4909    LDR	R1, [PC, #36]
0x2320	0x6808    LDR	R0, [R1, #0]
0x2322	0xB110    CBZ	R0, L___Lib_FLASH_32F10x_FLASH_GetBank1Status4
;__Lib_FLASH_32F10x.c, 103 :: 		
; flashstatus start address is: 0 (R0)
0x2324	0xF2400003  MOVW	R0, #3
;__Lib_FLASH_32F10x.c, 104 :: 		
; flashstatus end address is: 0 (R0)
0x2328	0xE007    B	L___Lib_FLASH_32F10x_FLASH_GetBank1Status5
L___Lib_FLASH_32F10x_FLASH_GetBank1Status4:
;__Lib_FLASH_32F10x.c, 106 :: 		
0x232A	0x4907    LDR	R1, [PC, #28]
0x232C	0x6808    LDR	R0, [R1, #0]
0x232E	0xB110    CBZ	R0, L___Lib_FLASH_32F10x_FLASH_GetBank1Status6
;__Lib_FLASH_32F10x.c, 107 :: 		
; flashstatus start address is: 0 (R0)
0x2330	0xF2400002  MOVW	R0, #2
;__Lib_FLASH_32F10x.c, 108 :: 		
; flashstatus end address is: 0 (R0)
0x2334	0xE001    B	L___Lib_FLASH_32F10x_FLASH_GetBank1Status7
L___Lib_FLASH_32F10x_FLASH_GetBank1Status6:
;__Lib_FLASH_32F10x.c, 110 :: 		
; flashstatus start address is: 0 (R0)
0x2336	0xF2400000  MOVW	R0, #0
; flashstatus end address is: 0 (R0)
;__Lib_FLASH_32F10x.c, 111 :: 		
L___Lib_FLASH_32F10x_FLASH_GetBank1Status7:
;__Lib_FLASH_32F10x.c, 112 :: 		
; flashstatus start address is: 0 (R0)
; flashstatus end address is: 0 (R0)
L___Lib_FLASH_32F10x_FLASH_GetBank1Status5:
;__Lib_FLASH_32F10x.c, 113 :: 		
; flashstatus start address is: 0 (R0)
; flashstatus end address is: 0 (R0)
L___Lib_FLASH_32F10x_FLASH_GetBank1Status3:
;__Lib_FLASH_32F10x.c, 115 :: 		
; flashstatus start address is: 0 (R0)
; flashstatus end address is: 0 (R0)
;__Lib_FLASH_32F10x.c, 116 :: 		
L_end_FLASH_GetBank1Status:
0x233A	0xB001    ADD	SP, SP, #4
0x233C	0x4770    BX	LR
0x233E	0xBF00    NOP
0x2340	0x01804244  	FLASH_SR+0
0x2344	0x01884244  	FLASH_SR+0
0x2348	0x01904244  	FLASH_SR+0
; end of __Lib_FLASH_32F10x_FLASH_GetBank1Status
_FLASH_Write_Word:
;__Lib_FLASH_32F10x.c, 219 :: 		
; Address start address is: 0 (R0)
0x35F4	0xB082    SUB	SP, SP, #8
0x35F6	0xF8CDE000  STR	LR, [SP, #0]
0x35FA	0x4604    MOV	R4, R0
0x35FC	0x9101    STR	R1, [SP, #4]
; Address end address is: 0 (R0)
; Address start address is: 16 (R4)
;__Lib_FLASH_32F10x.c, 220 :: 		
;__Lib_FLASH_32F10x.c, 221 :: 		
;__Lib_FLASH_32F10x.c, 224 :: 		
0x35FE	0xF7FFFDDD  BL	__Lib_FLASH_32F10x_FLASH_ClearFlags+0
;__Lib_FLASH_32F10x.c, 225 :: 		
0x3602	0xF7FFFA07  BL	_FLASH_Unlock+0
;__Lib_FLASH_32F10x.c, 227 :: 		
0x3606	0xF2420000  MOVW	R0, #8192
0x360A	0xF7FFF9EB  BL	__Lib_FLASH_32F10x_FLASH_WaitForLastOperation+0
; status start address is: 4 (R1)
0x360E	0x4601    MOV	R1, R0
;__Lib_FLASH_32F10x.c, 229 :: 		
0x3610	0x2800    CMP	R0, #0
0x3612	0xD128    BNE	L__FLASH_Write_Word25
; status end address is: 4 (R1)
;__Lib_FLASH_32F10x.c, 232 :: 		
0x3614	0x4A16    LDR	R2, [PC, #88]
0x3616	0x6812    LDR	R2, [R2, #0]
0x3618	0xF0420301  ORR	R3, R2, #1
0x361C	0x4A14    LDR	R2, [PC, #80]
0x361E	0x6013    STR	R3, [R2, #0]
;__Lib_FLASH_32F10x.c, 234 :: 		
0x3620	0xAA01    ADD	R2, SP, #4
0x3622	0x8812    LDRH	R2, [R2, #0]
0x3624	0x8022    STRH	R2, [R4, #0]
;__Lib_FLASH_32F10x.c, 236 :: 		
0x3626	0xF2420000  MOVW	R0, #8192
0x362A	0xF7FFF9DB  BL	__Lib_FLASH_32F10x_FLASH_WaitForLastOperation+0
; status start address is: 4 (R1)
0x362E	0x4601    MOV	R1, R0
;__Lib_FLASH_32F10x.c, 238 :: 		
0x3630	0xB980    CBNZ	R0, L_FLASH_Write_Word16
; status end address is: 4 (R1)
;__Lib_FLASH_32F10x.c, 241 :: 		
0x3632	0x1CA3    ADDS	R3, R4, #2
; Address end address is: 16 (R4)
;__Lib_FLASH_32F10x.c, 243 :: 		
0x3634	0xAA01    ADD	R2, SP, #4
0x3636	0x1C92    ADDS	R2, R2, #2
0x3638	0x8812    LDRH	R2, [R2, #0]
0x363A	0x801A    STRH	R2, [R3, #0]
;__Lib_FLASH_32F10x.c, 246 :: 		
0x363C	0xF2420000  MOVW	R0, #8192
0x3640	0xF7FFF9D0  BL	__Lib_FLASH_32F10x_FLASH_WaitForLastOperation+0
; status start address is: 0 (R0)
;__Lib_FLASH_32F10x.c, 249 :: 		
0x3644	0x4A0A    LDR	R2, [PC, #40]
0x3646	0x6813    LDR	R3, [R2, #0]
0x3648	0xF64172FE  MOVW	R2, #8190
0x364C	0x4013    ANDS	R3, R2
0x364E	0x4A08    LDR	R2, [PC, #32]
0x3650	0x6013    STR	R3, [R2, #0]
;__Lib_FLASH_32F10x.c, 250 :: 		
; status end address is: 0 (R0)
0x3652	0xE007    B	L_FLASH_Write_Word17
L_FLASH_Write_Word16:
;__Lib_FLASH_32F10x.c, 253 :: 		
; status start address is: 4 (R1)
0x3654	0x4A06    LDR	R2, [PC, #24]
0x3656	0x6813    LDR	R3, [R2, #0]
0x3658	0xF64172FE  MOVW	R2, #8190
0x365C	0x4013    ANDS	R3, R2
0x365E	0x4A04    LDR	R2, [PC, #16]
0x3660	0x6013    STR	R3, [R2, #0]
; status end address is: 4 (R1)
0x3662	0x4608    MOV	R0, R1
;__Lib_FLASH_32F10x.c, 254 :: 		
L_FLASH_Write_Word17:
;__Lib_FLASH_32F10x.c, 255 :: 		
; status start address is: 0 (R0)
; status end address is: 0 (R0)
0x3664	0xE000    B	L_FLASH_Write_Word15
L__FLASH_Write_Word25:
;__Lib_FLASH_32F10x.c, 229 :: 		
0x3666	0x4608    MOV	R0, R1
;__Lib_FLASH_32F10x.c, 255 :: 		
L_FLASH_Write_Word15:
;__Lib_FLASH_32F10x.c, 258 :: 		
; status start address is: 0 (R0)
; status end address is: 0 (R0)
;__Lib_FLASH_32F10x.c, 259 :: 		
L_end_FLASH_Write_Word:
0x3668	0xF8DDE000  LDR	LR, [SP, #0]
0x366C	0xB002    ADD	SP, SP, #8
0x366E	0x4770    BX	LR
0x3670	0x20104002  	FLASH_CR+0
; end of _FLASH_Write_Word
_SPI_Ethernet_Init:
;__Lib_EthEnc28j60.c, 268 :: 		
0x37E0	0xB084    SUB	SP, SP, #16
0x37E2	0xF8CDE000  STR	LR, [SP, #0]
0x37E6	0x9001    STR	R0, [SP, #4]
0x37E8	0x9102    STR	R1, [SP, #8]
0x37EA	0xF88D200C  STRB	R2, [SP, #12]
;__Lib_EthEnc28j60.c, 273 :: 		
0x37EE	0xF241000C  MOVW	R0, #lo_addr(SPI_Ethernet_Rst+0)
;__Lib_EthEnc28j60.c, 274 :: 		
0x37F2	0xF2C40001  MOVT	R0, #hi_addr(SPI_Ethernet_Rst+0)
;__Lib_EthEnc28j60.c, 275 :: 		
0x37F6	0xF04F0101  MOV	R1, #1
;__Lib_EthEnc28j60.c, 276 :: 		
0x37FA	0xEA4F1101  LSL	R1, R1, BitPos(SPI_Ethernet_Rst+0)
;__Lib_EthEnc28j60.c, 278 :: 		
0x37FE	0x4A40    LDR	R2, [PC, #256]
0x3800	0xB289    UXTH	R1, R1
0x3802	0xF7FFFBE1  BL	_GPIO_Config+0
;__Lib_EthEnc28j60.c, 279 :: 		
0x3806	0x2401    MOVS	R4, #1
0x3808	0xB264    SXTB	R4, R4
0x380A	0x4B3E    LDR	R3, [PC, #248]
0x380C	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 283 :: 		
0x380E	0xF640000C  MOVW	R0, #lo_addr(SPI_Ethernet_CS+0)
;__Lib_EthEnc28j60.c, 284 :: 		
0x3812	0xF2C40001  MOVT	R0, #hi_addr(SPI_Ethernet_CS+0)
;__Lib_EthEnc28j60.c, 285 :: 		
0x3816	0xF04F0101  MOV	R1, #1
;__Lib_EthEnc28j60.c, 286 :: 		
0x381A	0xEA4F1101  LSL	R1, R1, BitPos(SPI_Ethernet_CS+0)
;__Lib_EthEnc28j60.c, 288 :: 		
0x381E	0x4A38    LDR	R2, [PC, #224]
0x3820	0xB289    UXTH	R1, R1
0x3822	0xF7FFFBD1  BL	_GPIO_Config+0
;__Lib_EthEnc28j60.c, 289 :: 		
0x3826	0xF7FFF91B  BL	_Delay_1us+0
0x382A	0xF7FFF919  BL	_Delay_1us+0
0x382E	0xF7FFF917  BL	_Delay_1us+0
0x3832	0x2401    MOVS	R4, #1
0x3834	0xB264    SXTB	R4, R4
0x3836	0x4B34    LDR	R3, [PC, #208]
0x3838	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 291 :: 		
0x383A	0xF7FFF8FF  BL	_SPI_Ethernet_delay+0
;__Lib_EthEnc28j60.c, 293 :: 		
0x383E	0x2401    MOVS	R4, #1
0x3840	0xB264    SXTB	R4, R4
0x3842	0x4B30    LDR	R3, [PC, #192]
0x3844	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 294 :: 		
0x3846	0xF7FFF8F9  BL	_SPI_Ethernet_delay+0
;__Lib_EthEnc28j60.c, 295 :: 		
0x384A	0x2400    MOVS	R4, #0
0x384C	0xB264    SXTB	R4, R4
0x384E	0x4B2D    LDR	R3, [PC, #180]
0x3850	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 296 :: 		
0x3852	0xF7FFF8F3  BL	_SPI_Ethernet_delay+0
;__Lib_EthEnc28j60.c, 297 :: 		
0x3856	0x2401    MOVS	R4, #1
0x3858	0xB264    SXTB	R4, R4
0x385A	0x4B2A    LDR	R3, [PC, #168]
0x385C	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 298 :: 		
0x385E	0xF7FFF8ED  BL	_SPI_Ethernet_delay+0
;__Lib_EthEnc28j60.c, 300 :: 		
0x3862	0x2400    MOVS	R4, #0
0x3864	0xB264    SXTB	R4, R4
0x3866	0x4B28    LDR	R3, [PC, #160]
0x3868	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 301 :: 		
0x386A	0x20FF    MOVS	R0, #255
0x386C	0x4C27    LDR	R4, [PC, #156]
0x386E	0x6824    LDR	R4, [R4, #0]
0x3870	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 302 :: 		
0x3872	0xF7FFF8F5  BL	_Delay_1us+0
0x3876	0xF7FFF8F3  BL	_Delay_1us+0
0x387A	0xF7FFF8F1  BL	_Delay_1us+0
0x387E	0x2401    MOVS	R4, #1
0x3880	0xB264    SXTB	R4, R4
0x3882	0x4B21    LDR	R3, [PC, #132]
0x3884	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 303 :: 		
0x3886	0xF7FFF8D9  BL	_SPI_Ethernet_delay+0
;__Lib_EthEnc28j60.c, 305 :: 		
0x388A	0x2206    MOVS	R2, #6
0x388C	0xB212    SXTH	R2, R2
0x388E	0x9901    LDR	R1, [SP, #4]
0x3890	0x481F    LDR	R0, [PC, #124]
0x3892	0xF7FFFE6D  BL	_memcpy+0
;__Lib_EthEnc28j60.c, 306 :: 		
0x3896	0x2204    MOVS	R2, #4
0x3898	0xB212    SXTH	R2, R2
0x389A	0x9902    LDR	R1, [SP, #8]
0x389C	0x481D    LDR	R0, [PC, #116]
0x389E	0xF7FFFE67  BL	_memcpy+0
;__Lib_EthEnc28j60.c, 309 :: 		
0x38A2	0x2101    MOVS	R1, #1
0x38A4	0x201F    MOVS	R0, #31
0x38A6	0xF7FFFE3B  BL	_SPI_Ethernet_clearBitReg+0
0x38AA	0x2102    MOVS	R1, #2
0x38AC	0x201F    MOVS	R0, #31
0x38AE	0xF7FFFE37  BL	_SPI_Ethernet_clearBitReg+0
;__Lib_EthEnc28j60.c, 312 :: 		
0x38B2	0x2100    MOVS	R1, #0
0x38B4	0x2008    MOVS	R0, #8
0x38B6	0xF7FFFD0B  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 313 :: 		
0x38BA	0xF64111AD  MOVW	R1, #6573
0x38BE	0x200A    MOVS	R0, #10
0x38C0	0xF7FFFD06  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 314 :: 		
0x38C4	0xF64111AD  MOVW	R1, #6573
0x38C8	0x200C    MOVS	R0, #12
0x38CA	0xF7FFFD01  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 317 :: 		
0x38CE	0x2100    MOVS	R1, #0
0x38D0	0x2000    MOVS	R0, #0
0x38D2	0xF7FFFCFD  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 320 :: 		
0x38D6	0xF64111AE  MOVW	R1, #6574
0x38DA	0x2004    MOVS	R0, #4
0x38DC	0xF7FFFCF8  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 329 :: 		
0x38E0	0x2101    MOVS	R1, #1
0x38E2	0x201F    MOVS	R0, #31
0x38E4	0xF7FFFE1C  BL	_SPI_Ethernet_clearBitReg+0
0x38E8	0x2102    MOVS	R1, #2
0x38EA	0x201F    MOVS	R0, #31
0x38EC	0xF7FFFCC8  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 338 :: 		
0x38F0	0xF89D000C  LDRB	R0, [SP, #12]
0x38F4	0xF7FFFD40  BL	_SPI_Ethernet_Init2+0
;__Lib_EthEnc28j60.c, 339 :: 		
L_end_SPI_Ethernet_Init:
0x38F8	0xF8DDE000  LDR	LR, [SP, #0]
0x38FC	0xB004    ADD	SP, SP, #16
0x38FE	0x4770    BX	LR
0x3900	0x00140008  	#524308
0x3904	0x01904222  	SPI_Ethernet_Rst+0
0x3908	0x01904221  	SPI_Ethernet_CS+0
0x390C	0x01C82000  	_SPI_Rd_Ptr+0
0x3910	0x01D02000  	_SPI_Ethernet_macAddr+0
0x3914	0x01CC2000  	_SPI_Ethernet_ipAddr+0
; end of _SPI_Ethernet_Init
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x2A60	0xF240070B  MOVW	R7, #11
0x2A64	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x2A68	0x1E7F    SUBS	R7, R7, #1
0x2A6A	0xD1FD    BNE	L_Delay_1us0
0x2A6C	0xBF00    NOP
0x2A6E	0xBF00    NOP
0x2A70	0xBF00    NOP
0x2A72	0xBF00    NOP
0x2A74	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x2A76	0x4770    BX	LR
; end of _Delay_1us
_SPI_Ethernet_delay:
;__Lib_EthEnc28j60.c, 2966 :: 		
0x2A3C	0xB081    SUB	SP, SP, #4
0x2A3E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_EthEnc28j60.c, 2970 :: 		
; i start address is: 4 (R1)
0x2A42	0x2100    MOVS	R1, #0
; i end address is: 4 (R1)
L_SPI_Ethernet_delay267:
; i start address is: 4 (R1)
0x2A44	0x29C8    CMP	R1, #200
0x2A46	0xD206    BCS	L_SPI_Ethernet_delay268
;__Lib_EthEnc28j60.c, 2972 :: 		
0x2A48	0xF7FFFD4E  BL	_Delay_500us+0
;__Lib_EthEnc28j60.c, 2973 :: 		
0x2A4C	0xF7FFFD4C  BL	_Delay_500us+0
;__Lib_EthEnc28j60.c, 2970 :: 		
0x2A50	0x1C49    ADDS	R1, R1, #1
0x2A52	0xB289    UXTH	R1, R1
;__Lib_EthEnc28j60.c, 2974 :: 		
; i end address is: 4 (R1)
0x2A54	0xE7F6    B	L_SPI_Ethernet_delay267
L_SPI_Ethernet_delay268:
;__Lib_EthEnc28j60.c, 2975 :: 		
L_end_SPI_Ethernet_delay:
0x2A56	0xF8DDE000  LDR	LR, [SP, #0]
0x2A5A	0xB001    ADD	SP, SP, #4
0x2A5C	0x4770    BX	LR
; end of _SPI_Ethernet_delay
_Delay_500us:
;__Lib_Delays.c, 33 :: 		void Delay_500us() {
;__Lib_Delays.c, 34 :: 		Delay_us(498);
0x24E8	0xF2417757  MOVW	R7, #5975
0x24EC	0xF2C00700  MOVT	R7, #0
L_Delay_500us10:
0x24F0	0x1E7F    SUBS	R7, R7, #1
0x24F2	0xD1FD    BNE	L_Delay_500us10
0x24F4	0xBF00    NOP
0x24F6	0xBF00    NOP
0x24F8	0xBF00    NOP
0x24FA	0xBF00    NOP
0x24FC	0xBF00    NOP
;__Lib_Delays.c, 35 :: 		}
L_end_Delay_500us:
0x24FE	0x4770    BX	LR
; end of _Delay_500us
_SPI1_Read:
;__Lib_SPI_123.c, 74 :: 		
; data_out start address is: 0 (R0)
0x3264	0xB081    SUB	SP, SP, #4
0x3266	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 75 :: 		
0x326A	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x326C	0x4803    LDR	R0, [PC, #12]
0x326E	0xF7FDFD21  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 76 :: 		
L_end_SPI1_Read:
0x3272	0xF8DDE000  LDR	LR, [SP, #0]
0x3276	0xB001    ADD	SP, SP, #4
0x3278	0x4770    BX	LR
0x327A	0xBF00    NOP
0x327C	0x30004001  	SPI1_CR1+0
; end of _SPI1_Read
__Lib_SPI_123_SPIx_Read:
;__Lib_SPI_123.c, 67 :: 		
; data_out start address is: 4 (R1)
; base start address is: 0 (R0)
0x0CB4	0xB081    SUB	SP, SP, #4
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; data_out start address is: 4 (R1)
;__Lib_SPI_123.c, 68 :: 		
0x0CB6	0xF200020C  ADDW	R2, R0, #12
0x0CBA	0x6011    STR	R1, [R2, #0]
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 69 :: 		
L___Lib_SPI_123_SPIx_Read0:
; base start address is: 0 (R0)
0x0CBC	0xF2000208  ADDW	R2, R0, #8
0x0CC0	0x6813    LDR	R3, [R2, #0]
0x0CC2	0xF3C30200  UBFX	R2, R3, #0, #1
0x0CC6	0xB902    CBNZ	R2, L___Lib_SPI_123_SPIx_Read1
;__Lib_SPI_123.c, 70 :: 		
0x0CC8	0xE7F8    B	L___Lib_SPI_123_SPIx_Read0
L___Lib_SPI_123_SPIx_Read1:
;__Lib_SPI_123.c, 71 :: 		
0x0CCA	0xF200020C  ADDW	R2, R0, #12
; base end address is: 0 (R0)
0x0CCE	0x6812    LDR	R2, [R2, #0]
0x0CD0	0xB290    UXTH	R0, R2
;__Lib_SPI_123.c, 72 :: 		
L_end_SPIx_Read:
0x0CD2	0xB001    ADD	SP, SP, #4
0x0CD4	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Read
_SPI2_Read:
;__Lib_SPI_123.c, 99 :: 		
; data_out start address is: 0 (R0)
0x3504	0xB081    SUB	SP, SP, #4
0x3506	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 100 :: 		
0x350A	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x350C	0x4803    LDR	R0, [PC, #12]
0x350E	0xF7FDFBD1  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 101 :: 		
L_end_SPI2_Read:
0x3512	0xF8DDE000  LDR	LR, [SP, #0]
0x3516	0xB001    ADD	SP, SP, #4
0x3518	0x4770    BX	LR
0x351A	0xBF00    NOP
0x351C	0x38004000  	SPI2_CR1+0
; end of _SPI2_Read
_SPI3_Read:
;__Lib_SPI_123.c, 125 :: 		
; data_out start address is: 0 (R0)
0x34E8	0xB081    SUB	SP, SP, #4
0x34EA	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 126 :: 		
0x34EE	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x34F0	0x4803    LDR	R0, [PC, #12]
0x34F2	0xF7FDFBDF  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 127 :: 		
L_end_SPI3_Read:
0x34F6	0xF8DDE000  LDR	LR, [SP, #0]
0x34FA	0xB001    ADD	SP, SP, #4
0x34FC	0x4770    BX	LR
0x34FE	0xBF00    NOP
0x3500	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Read
_memcpy:
;__Lib_CString.c, 44 :: 		
; n start address is: 8 (R2)
; s1 start address is: 4 (R1)
; d1 start address is: 0 (R0)
0x3570	0xB081    SUB	SP, SP, #4
0x3572	0x460B    MOV	R3, R1
0x3574	0x4601    MOV	R1, R0
; n end address is: 8 (R2)
; s1 end address is: 4 (R1)
; d1 end address is: 0 (R0)
; d1 start address is: 4 (R1)
; s1 start address is: 12 (R3)
; n start address is: 8 (R2)
;__Lib_CString.c, 48 :: 		
; ss start address is: 0 (R0)
0x3576	0x4618    MOV	R0, R3
; s1 end address is: 12 (R3)
;__Lib_CString.c, 49 :: 		
; dd start address is: 20 (R5)
0x3578	0x460D    MOV	R5, R1
; d1 end address is: 4 (R1)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
;__Lib_CString.c, 50 :: 		
L_memcpy7:
; dd start address is: 20 (R5)
; ss start address is: 0 (R0)
; n start address is: 8 (R2)
; d1 start address is: 4 (R1)
0x357A	0xB214    SXTH	R4, R2
0x357C	0x1E53    SUBS	R3, R2, #1
0x357E	0xB21A    SXTH	R2, R3
; n end address is: 8 (R2)
0x3580	0xB124    CBZ	R4, L_memcpy8
; n end address is: 8 (R2)
;__Lib_CString.c, 51 :: 		
; n start address is: 8 (R2)
0x3582	0x7803    LDRB	R3, [R0, #0]
0x3584	0x702B    STRB	R3, [R5, #0]
0x3586	0x1C6D    ADDS	R5, R5, #1
0x3588	0x1C40    ADDS	R0, R0, #1
; n end address is: 8 (R2)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
0x358A	0xE7F6    B	L_memcpy7
L_memcpy8:
;__Lib_CString.c, 53 :: 		
0x358C	0x4608    MOV	R0, R1
; d1 end address is: 4 (R1)
;__Lib_CString.c, 54 :: 		
L_end_memcpy:
0x358E	0xB001    ADD	SP, SP, #4
0x3590	0x4770    BX	LR
; end of _memcpy
_SPI_Ethernet_clearBitReg:
;__Lib_EthEnc28j60.c, 2867 :: 		
; mask start address is: 4 (R1)
; addr start address is: 0 (R0)
0x3520	0xB082    SUB	SP, SP, #8
0x3522	0xF8CDE000  STR	LR, [SP, #0]
0x3526	0xF88D1004  STRB	R1, [SP, #4]
0x352A	0xB2C1    UXTB	R1, R0
; mask end address is: 4 (R1)
; addr end address is: 0 (R0)
; addr start address is: 4 (R1)
; mask start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2869 :: 		
0x352C	0x2300    MOVS	R3, #0
0x352E	0xB25B    SXTB	R3, R3
0x3530	0x4A0D    LDR	R2, [PC, #52]
0x3532	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2870 :: 		
0x3534	0xF04104A0  ORR	R4, R1, #160
0x3538	0xB2E4    UXTB	R4, R4
; addr end address is: 4 (R1)
0x353A	0xB2E0    UXTB	R0, R4
0x353C	0x4C0B    LDR	R4, [PC, #44]
0x353E	0x6824    LDR	R4, [R4, #0]
0x3540	0x47A0    BLX	R4
0x3542	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 2871 :: 		
; mask end address is: 0 (R0)
0x3546	0x4C09    LDR	R4, [PC, #36]
0x3548	0x6824    LDR	R4, [R4, #0]
0x354A	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2872 :: 		
0x354C	0xF7FFFA88  BL	_Delay_1us+0
0x3550	0xF7FFFA86  BL	_Delay_1us+0
0x3554	0xF7FFFA84  BL	_Delay_1us+0
0x3558	0x2301    MOVS	R3, #1
0x355A	0xB25B    SXTB	R3, R3
0x355C	0x4A02    LDR	R2, [PC, #8]
0x355E	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2873 :: 		
L_end_SPI_Ethernet_clearBitReg:
0x3560	0xF8DDE000  LDR	LR, [SP, #0]
0x3564	0xB002    ADD	SP, SP, #8
0x3566	0x4770    BX	LR
0x3568	0x01904221  	SPI_Ethernet_CS+0
0x356C	0x01C82000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_clearBitReg
_SPI_Ethernet_writeAddr:
;__Lib_EthEnc28j60.c, 2886 :: 		
; addr start address is: 0 (R0)
0x32D0	0xB082    SUB	SP, SP, #8
0x32D2	0xF8CDE000  STR	LR, [SP, #0]
0x32D6	0xF8AD1004  STRH	R1, [SP, #4]
; addr end address is: 0 (R0)
; addr start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2888 :: 		
0x32DA	0x2300    MOVS	R3, #0
0x32DC	0xB25B    SXTB	R3, R3
0x32DE	0x4A12    LDR	R2, [PC, #72]
0x32E0	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2889 :: 		
0x32E2	0xF0400440  ORR	R4, R0, #64
0x32E6	0xB2E4    UXTB	R4, R4
; addr end address is: 0 (R0)
0x32E8	0xB2E0    UXTB	R0, R4
0x32EA	0x4C10    LDR	R4, [PC, #64]
0x32EC	0x6824    LDR	R4, [R4, #0]
0x32EE	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2890 :: 		
0x32F0	0xF8BD0004  LDRH	R0, [SP, #4]
0x32F4	0x4C0D    LDR	R4, [PC, #52]
0x32F6	0x6824    LDR	R4, [R4, #0]
0x32F8	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2891 :: 		
0x32FA	0xAA01    ADD	R2, SP, #4
0x32FC	0x1C52    ADDS	R2, R2, #1
0x32FE	0x7812    LDRB	R2, [R2, #0]
0x3300	0xB2D4    UXTB	R4, R2
0x3302	0xB2A0    UXTH	R0, R4
0x3304	0x4C09    LDR	R4, [PC, #36]
0x3306	0x6824    LDR	R4, [R4, #0]
0x3308	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2892 :: 		
0x330A	0xF7FFFBA9  BL	_Delay_1us+0
0x330E	0xF7FFFBA7  BL	_Delay_1us+0
0x3312	0xF7FFFBA5  BL	_Delay_1us+0
0x3316	0x2301    MOVS	R3, #1
0x3318	0xB25B    SXTB	R3, R3
0x331A	0x4A03    LDR	R2, [PC, #12]
0x331C	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2893 :: 		
L_end_SPI_Ethernet_writeAddr:
0x331E	0xF8DDE000  LDR	LR, [SP, #0]
0x3322	0xB002    ADD	SP, SP, #8
0x3324	0x4770    BX	LR
0x3326	0xBF00    NOP
0x3328	0x01904221  	SPI_Ethernet_CS+0
0x332C	0x01C82000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_writeAddr
_SPI_Ethernet_setBitReg:
;__Lib_EthEnc28j60.c, 2848 :: 		
; mask start address is: 4 (R1)
; addr start address is: 0 (R0)
0x3280	0xB082    SUB	SP, SP, #8
0x3282	0xF8CDE000  STR	LR, [SP, #0]
0x3286	0xF88D1004  STRB	R1, [SP, #4]
0x328A	0xB2C1    UXTB	R1, R0
; mask end address is: 4 (R1)
; addr end address is: 0 (R0)
; addr start address is: 4 (R1)
; mask start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2850 :: 		
0x328C	0x2300    MOVS	R3, #0
0x328E	0xB25B    SXTB	R3, R3
0x3290	0x4A0D    LDR	R2, [PC, #52]
0x3292	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2851 :: 		
0x3294	0xF0410480  ORR	R4, R1, #128
0x3298	0xB2E4    UXTB	R4, R4
; addr end address is: 4 (R1)
0x329A	0xB2E0    UXTB	R0, R4
0x329C	0x4C0B    LDR	R4, [PC, #44]
0x329E	0x6824    LDR	R4, [R4, #0]
0x32A0	0x47A0    BLX	R4
0x32A2	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 2852 :: 		
; mask end address is: 0 (R0)
0x32A6	0x4C09    LDR	R4, [PC, #36]
0x32A8	0x6824    LDR	R4, [R4, #0]
0x32AA	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2853 :: 		
0x32AC	0xF7FFFBD8  BL	_Delay_1us+0
0x32B0	0xF7FFFBD6  BL	_Delay_1us+0
0x32B4	0xF7FFFBD4  BL	_Delay_1us+0
0x32B8	0x2301    MOVS	R3, #1
0x32BA	0xB25B    SXTB	R3, R3
0x32BC	0x4A02    LDR	R2, [PC, #8]
0x32BE	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2854 :: 		
L_end_SPI_Ethernet_setBitReg:
0x32C0	0xF8DDE000  LDR	LR, [SP, #0]
0x32C4	0xB002    ADD	SP, SP, #8
0x32C6	0x4770    BX	LR
0x32C8	0x01904221  	SPI_Ethernet_CS+0
0x32CC	0x01C82000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_setBitReg
_SPI_Ethernet_Init2:
;__Lib_EthEnc28j60.c, 341 :: 		
0x3378	0xB083    SUB	SP, SP, #12
0x337A	0xF8CDE000  STR	LR, [SP, #0]
0x337E	0xF88D0008  STRB	R0, [SP, #8]
;__Lib_EthEnc28j60.c, 350 :: 		
0x3382	0xF89D1008  LDRB	R1, [SP, #8]
0x3386	0xB111    CBZ	R1, L_SPI_Ethernet_Init23
; ?FLOC___SPI_Ethernet_Init2?T16 start address is: 0 (R0)
0x3388	0x200D    MOVS	R0, #13
0x338A	0xB240    SXTB	R0, R0
; ?FLOC___SPI_Ethernet_Init2?T16 end address is: 0 (R0)
0x338C	0xE001    B	L_SPI_Ethernet_Init24
L_SPI_Ethernet_Init23:
; ?FLOC___SPI_Ethernet_Init2?T16 start address is: 0 (R0)
0x338E	0x2005    MOVS	R0, #5
0x3390	0xB240    SXTB	R0, R0
; ?FLOC___SPI_Ethernet_Init2?T16 end address is: 0 (R0)
L_SPI_Ethernet_Init24:
; ?FLOC___SPI_Ethernet_Init2?T16 start address is: 0 (R0)
0x3392	0xB2C1    UXTB	R1, R0
; ?FLOC___SPI_Ethernet_Init2?T16 end address is: 0 (R0)
0x3394	0x2000    MOVS	R0, #0
0x3396	0xF7FDFE4D  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 357 :: 		
0x339A	0xF89D1008  LDRB	R1, [SP, #8]
0x339E	0xB111    CBZ	R1, L_SPI_Ethernet_Init25
; ?FLOC___SPI_Ethernet_Init2?T17 start address is: 0 (R0)
0x33A0	0x2031    MOVS	R0, #49
0x33A2	0xB240    SXTB	R0, R0
; ?FLOC___SPI_Ethernet_Init2?T17 end address is: 0 (R0)
0x33A4	0xE001    B	L_SPI_Ethernet_Init26
L_SPI_Ethernet_Init25:
; ?FLOC___SPI_Ethernet_Init2?T17 start address is: 0 (R0)
0x33A6	0x2030    MOVS	R0, #48
0x33A8	0xB240    SXTB	R0, R0
; ?FLOC___SPI_Ethernet_Init2?T17 end address is: 0 (R0)
L_SPI_Ethernet_Init26:
; ?FLOC___SPI_Ethernet_Init2?T17 start address is: 0 (R0)
0x33AA	0xB2C1    UXTB	R1, R0
; ?FLOC___SPI_Ethernet_Init2?T17 end address is: 0 (R0)
0x33AC	0x2002    MOVS	R0, #2
0x33AE	0xF7FDFE41  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 366 :: 		
0x33B2	0xF24051EE  MOVW	R1, #1518
0x33B6	0x200A    MOVS	R0, #10
0x33B8	0xF7FFFF8A  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 371 :: 		
0x33BC	0xF89D1008  LDRB	R1, [SP, #8]
0x33C0	0xB111    CBZ	R1, L_SPI_Ethernet_Init27
; ?FLOC___SPI_Ethernet_Init2?T18 start address is: 0 (R0)
0x33C2	0x2015    MOVS	R0, #21
0x33C4	0xB240    SXTB	R0, R0
; ?FLOC___SPI_Ethernet_Init2?T18 end address is: 0 (R0)
0x33C6	0xE001    B	L_SPI_Ethernet_Init28
L_SPI_Ethernet_Init27:
; ?FLOC___SPI_Ethernet_Init2?T18 start address is: 0 (R0)
0x33C8	0x2012    MOVS	R0, #18
0x33CA	0xB240    SXTB	R0, R0
; ?FLOC___SPI_Ethernet_Init2?T18 end address is: 0 (R0)
L_SPI_Ethernet_Init28:
; ?FLOC___SPI_Ethernet_Init2?T18 start address is: 0 (R0)
0x33CC	0xB2C1    UXTB	R1, R0
; ?FLOC___SPI_Ethernet_Init2?T18 end address is: 0 (R0)
0x33CE	0x2004    MOVS	R0, #4
0x33D0	0xF7FDFE30  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 376 :: 		
0x33D4	0x2112    MOVS	R1, #18
0x33D6	0x2006    MOVS	R0, #6
0x33D8	0xF7FDFE2C  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 381 :: 		
0x33DC	0xF89D1008  LDRB	R1, [SP, #8]
0x33E0	0xB919    CBNZ	R1, L_SPI_Ethernet_Init29
;__Lib_EthEnc28j60.c, 382 :: 		
0x33E2	0x210C    MOVS	R1, #12
0x33E4	0x2007    MOVS	R0, #7
0x33E6	0xF7FDFE25  BL	_SPI_Ethernet_writeReg+0
L_SPI_Ethernet_Init29:
;__Lib_EthEnc28j60.c, 397 :: 		
0x33EA	0xF89D1008  LDRB	R1, [SP, #8]
0x33EE	0xB919    CBNZ	R1, L_SPI_Ethernet_Init210
;__Lib_EthEnc28j60.c, 398 :: 		
0x33F0	0x213F    MOVS	R1, #63
0x33F2	0x2009    MOVS	R0, #9
0x33F4	0xF7FDFE1E  BL	_SPI_Ethernet_writeReg+0
L_SPI_Ethernet_Init210:
;__Lib_EthEnc28j60.c, 403 :: 		
0x33F8	0x2101    MOVS	R1, #1
0x33FA	0x201F    MOVS	R0, #31
0x33FC	0xF7FFFF40  BL	_SPI_Ethernet_setBitReg+0
0x3400	0x2102    MOVS	R1, #2
0x3402	0x201F    MOVS	R0, #31
0x3404	0xF7FFFF3C  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 406 :: 		
0x3408	0x492F    LDR	R1, [PC, #188]
0x340A	0x7809    LDRB	R1, [R1, #0]
0x340C	0x2004    MOVS	R0, #4
0x340E	0xF7FDFE11  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 407 :: 		
0x3412	0x492E    LDR	R1, [PC, #184]
0x3414	0x7809    LDRB	R1, [R1, #0]
0x3416	0x2005    MOVS	R0, #5
0x3418	0xF7FDFE0C  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 408 :: 		
0x341C	0x492C    LDR	R1, [PC, #176]
0x341E	0x7809    LDRB	R1, [R1, #0]
0x3420	0x2002    MOVS	R0, #2
0x3422	0xF7FDFE07  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 409 :: 		
0x3426	0x492B    LDR	R1, [PC, #172]
0x3428	0x7809    LDRB	R1, [R1, #0]
0x342A	0x2003    MOVS	R0, #3
0x342C	0xF7FDFE02  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 410 :: 		
0x3430	0x4929    LDR	R1, [PC, #164]
0x3432	0x7809    LDRB	R1, [R1, #0]
0x3434	0x2000    MOVS	R0, #0
0x3436	0xF7FDFDFD  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 411 :: 		
0x343A	0x4928    LDR	R1, [PC, #160]
0x343C	0x7809    LDRB	R1, [R1, #0]
0x343E	0x2001    MOVS	R0, #1
0x3440	0xF7FDFDF8  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 417 :: 		
0x3444	0x2100    MOVS	R1, #0
0x3446	0x2015    MOVS	R0, #21
0x3448	0xF7FDFDF4  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 425 :: 		
0x344C	0x2012    MOVS	R0, #18
0x344E	0xF7FDFE19  BL	_SPI_Ethernet_readReg+0
0x3452	0x4923    LDR	R1, [PC, #140]
0x3454	0x8008    STRH	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 431 :: 		
0x3456	0xF10D0206  ADD	R2, SP, #6
0x345A	0xA901    ADD	R1, SP, #4
0x345C	0x2000    MOVS	R0, #0
0x345E	0xF7FDFE33  BL	_SPI_Ethernet_readPHY+0
;__Lib_EthEnc28j60.c, 432 :: 		
0x3462	0xF8BD1004  LDRH	R1, [SP, #4]
0x3466	0xF00102FE  AND	R2, R1, #254
0x346A	0xB292    UXTH	R2, R2
0x346C	0xF89D1008  LDRB	R1, [SP, #8]
0x3470	0xB111    CBZ	R1, L_SPI_Ethernet_Init211
; ?FLOC___SPI_Ethernet_Init2?T36 start address is: 0 (R0)
0x3472	0x2001    MOVS	R0, #1
0x3474	0xB240    SXTB	R0, R0
; ?FLOC___SPI_Ethernet_Init2?T36 end address is: 0 (R0)
0x3476	0xE001    B	L_SPI_Ethernet_Init212
L_SPI_Ethernet_Init211:
; ?FLOC___SPI_Ethernet_Init2?T36 start address is: 0 (R0)
0x3478	0x2000    MOVS	R0, #0
0x347A	0xB240    SXTB	R0, R0
; ?FLOC___SPI_Ethernet_Init2?T36 end address is: 0 (R0)
L_SPI_Ethernet_Init212:
; ?FLOC___SPI_Ethernet_Init2?T36 start address is: 0 (R0)
0x347C	0xEA420100  ORR	R1, R2, R0, LSL #0
; ?FLOC___SPI_Ethernet_Init2?T36 end address is: 0 (R0)
0x3480	0xF8BD2006  LDRH	R2, [SP, #6]
0x3484	0xB2C9    UXTB	R1, R1
0x3486	0x2000    MOVS	R0, #0
0x3488	0xF7FDFC60  BL	_SPI_Ethernet_writePHY+0
;__Lib_EthEnc28j60.c, 435 :: 		
0x348C	0x2200    MOVS	R2, #0
0x348E	0x2101    MOVS	R1, #1
0x3490	0x2010    MOVS	R0, #16
0x3492	0xF7FDFC5B  BL	_SPI_Ethernet_writePHY+0
;__Lib_EthEnc28j60.c, 445 :: 		
0x3496	0x2104    MOVS	R1, #4
0x3498	0x201F    MOVS	R0, #31
0x349A	0xF7FFFEF1  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 446 :: 		
0x349E	0xF7FFFACD  BL	_SPI_Ethernet_delay+0
;__Lib_EthEnc28j60.c, 450 :: 		
0x34A2	0x223C    MOVS	R2, #60
0x34A4	0xB212    SXTH	R2, R2
0x34A6	0x2100    MOVS	R1, #0
0x34A8	0x480E    LDR	R0, [PC, #56]
0x34AA	0xF000FF61  BL	_memset+0
;__Lib_EthEnc28j60.c, 453 :: 		
0x34AE	0x2101    MOVS	R1, #1
0x34B0	0x201F    MOVS	R0, #31
0x34B2	0xF000F835  BL	_SPI_Ethernet_clearBitReg+0
0x34B6	0x2102    MOVS	R1, #2
0x34B8	0x201F    MOVS	R0, #31
0x34BA	0xF000F831  BL	_SPI_Ethernet_clearBitReg+0
;__Lib_EthEnc28j60.c, 454 :: 		
L_end_SPI_Ethernet_Init2:
0x34BE	0xF8DDE000  LDR	LR, [SP, #0]
0x34C2	0xB003    ADD	SP, SP, #12
0x34C4	0x4770    BX	LR
0x34C6	0xBF00    NOP
0x34C8	0x01D02000  	_SPI_Ethernet_macAddr+0
0x34CC	0x01D12000  	_SPI_Ethernet_macAddr+1
0x34D0	0x01D22000  	_SPI_Ethernet_macAddr+2
0x34D4	0x01D32000  	_SPI_Ethernet_macAddr+3
0x34D8	0x01D42000  	_SPI_Ethernet_macAddr+4
0x34DC	0x01D52000  	_SPI_Ethernet_macAddr+5
0x34E0	0x00E22000  	__Lib_EthEnc28j60_enc_hwRev+0
0x34E4	0x01DC2000  	_SPI_Ethernet_arpCache+0
; end of _SPI_Ethernet_Init2
_SPI_Ethernet_writeReg:
;__Lib_EthEnc28j60.c, 2829 :: 		
; v start address is: 4 (R1)
; addr start address is: 0 (R0)
0x1034	0xB082    SUB	SP, SP, #8
0x1036	0xF8CDE000  STR	LR, [SP, #0]
0x103A	0xF88D1004  STRB	R1, [SP, #4]
0x103E	0xB2C1    UXTB	R1, R0
; v end address is: 4 (R1)
; addr end address is: 0 (R0)
; addr start address is: 4 (R1)
; v start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2831 :: 		
0x1040	0x2300    MOVS	R3, #0
0x1042	0xB25B    SXTB	R3, R3
0x1044	0x4A0D    LDR	R2, [PC, #52]
0x1046	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2832 :: 		
0x1048	0xF0410440  ORR	R4, R1, #64
0x104C	0xB2E4    UXTB	R4, R4
; addr end address is: 4 (R1)
0x104E	0xB2E0    UXTB	R0, R4
0x1050	0x4C0B    LDR	R4, [PC, #44]
0x1052	0x6824    LDR	R4, [R4, #0]
0x1054	0x47A0    BLX	R4
0x1056	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 2833 :: 		
; v end address is: 0 (R0)
0x105A	0x4C09    LDR	R4, [PC, #36]
0x105C	0x6824    LDR	R4, [R4, #0]
0x105E	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2834 :: 		
0x1060	0xF001FCFE  BL	_Delay_1us+0
0x1064	0xF001FCFC  BL	_Delay_1us+0
0x1068	0xF001FCFA  BL	_Delay_1us+0
0x106C	0x2301    MOVS	R3, #1
0x106E	0xB25B    SXTB	R3, R3
0x1070	0x4A02    LDR	R2, [PC, #8]
0x1072	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2835 :: 		
L_end_SPI_Ethernet_writeReg:
0x1074	0xF8DDE000  LDR	LR, [SP, #0]
0x1078	0xB002    ADD	SP, SP, #8
0x107A	0x4770    BX	LR
0x107C	0x01904221  	SPI_Ethernet_CS+0
0x1080	0x01C82000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_writeReg
_SPI_Ethernet_readReg:
;__Lib_EthEnc28j60.c, 2807 :: 		
; addr start address is: 0 (R0)
0x1084	0xB081    SUB	SP, SP, #4
0x1086	0xF8CDE000  STR	LR, [SP, #0]
; addr end address is: 0 (R0)
; addr start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2811 :: 		
0x108A	0x2200    MOVS	R2, #0
0x108C	0xB252    SXTB	R2, R2
0x108E	0x490C    LDR	R1, [PC, #48]
0x1090	0x600A    STR	R2, [R1, #0]
;__Lib_EthEnc28j60.c, 2812 :: 		
; addr end address is: 0 (R0)
0x1092	0x4C0C    LDR	R4, [PC, #48]
0x1094	0x6824    LDR	R4, [R4, #0]
0x1096	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2813 :: 		
0x1098	0x2000    MOVS	R0, #0
0x109A	0x4C0A    LDR	R4, [PC, #40]
0x109C	0x6824    LDR	R4, [R4, #0]
0x109E	0x47A0    BLX	R4
; v start address is: 0 (R0)
0x10A0	0xB2C0    UXTB	R0, R0
;__Lib_EthEnc28j60.c, 2814 :: 		
0x10A2	0xF001FCDD  BL	_Delay_1us+0
0x10A6	0xF001FCDB  BL	_Delay_1us+0
0x10AA	0xF001FCD9  BL	_Delay_1us+0
0x10AE	0x2201    MOVS	R2, #1
0x10B0	0xB252    SXTB	R2, R2
0x10B2	0x4903    LDR	R1, [PC, #12]
0x10B4	0x600A    STR	R2, [R1, #0]
;__Lib_EthEnc28j60.c, 2815 :: 		
; v end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2816 :: 		
L_end_SPI_Ethernet_readReg:
0x10B6	0xF8DDE000  LDR	LR, [SP, #0]
0x10BA	0xB001    ADD	SP, SP, #4
0x10BC	0x4770    BX	LR
0x10BE	0xBF00    NOP
0x10C0	0x01904221  	SPI_Ethernet_CS+0
0x10C4	0x01C82000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_readReg
_SPI_Ethernet_readPHY:
;__Lib_EthEnc28j60.c, 2947 :: 		
0x10C8	0xB084    SUB	SP, SP, #16
0x10CA	0xF8CDE000  STR	LR, [SP, #0]
0x10CE	0xF88D0004  STRB	R0, [SP, #4]
0x10D2	0x9102    STR	R1, [SP, #8]
0x10D4	0x9203    STR	R2, [SP, #12]
;__Lib_EthEnc28j60.c, 2949 :: 		
0x10D6	0x2101    MOVS	R1, #1
0x10D8	0x201F    MOVS	R0, #31
0x10DA	0xF002FA21  BL	_SPI_Ethernet_clearBitReg+0
0x10DE	0x2102    MOVS	R1, #2
0x10E0	0x201F    MOVS	R0, #31
0x10E2	0xF002F8CD  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 2950 :: 		
0x10E6	0xF89D1004  LDRB	R1, [SP, #4]
0x10EA	0x2014    MOVS	R0, #20
0x10EC	0xF7FFFFA2  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 2951 :: 		
0x10F0	0x2101    MOVS	R1, #1
0x10F2	0x2012    MOVS	R0, #18
0x10F4	0xF002F8C4  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 2952 :: 		
0x10F8	0xF001FCA0  BL	_SPI_Ethernet_delay+0
;__Lib_EthEnc28j60.c, 2953 :: 		
0x10FC	0x2101    MOVS	R1, #1
0x10FE	0x2012    MOVS	R0, #18
0x1100	0xF002FA0E  BL	_SPI_Ethernet_clearBitReg+0
;__Lib_EthEnc28j60.c, 2954 :: 		
0x1104	0x2018    MOVS	R0, #24
0x1106	0xF7FFFFBD  BL	_SPI_Ethernet_readReg+0
0x110A	0x9B03    LDR	R3, [SP, #12]
0x110C	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 2955 :: 		
0x110E	0x2019    MOVS	R0, #25
0x1110	0xF7FFFFB8  BL	_SPI_Ethernet_readReg+0
0x1114	0x9B02    LDR	R3, [SP, #8]
0x1116	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 2956 :: 		
L_end_SPI_Ethernet_readPHY:
0x1118	0xF8DDE000  LDR	LR, [SP, #0]
0x111C	0xB004    ADD	SP, SP, #16
0x111E	0x4770    BX	LR
; end of _SPI_Ethernet_readPHY
_SPI_Ethernet_writePHY:
;__Lib_EthEnc28j60.c, 2925 :: 		
0x0D4C	0xB084    SUB	SP, SP, #16
0x0D4E	0xF8CDE000  STR	LR, [SP, #0]
0x0D52	0xF88D0004  STRB	R0, [SP, #4]
0x0D56	0xF88D1008  STRB	R1, [SP, #8]
0x0D5A	0xF88D200C  STRB	R2, [SP, #12]
;__Lib_EthEnc28j60.c, 2927 :: 		
0x0D5E	0x2101    MOVS	R1, #1
0x0D60	0x201F    MOVS	R0, #31
0x0D62	0xF002FBDD  BL	_SPI_Ethernet_clearBitReg+0
0x0D66	0x2102    MOVS	R1, #2
0x0D68	0x201F    MOVS	R0, #31
0x0D6A	0xF002FA89  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 2928 :: 		
0x0D6E	0xF89D1004  LDRB	R1, [SP, #4]
0x0D72	0x2014    MOVS	R0, #20
0x0D74	0xF000F95E  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 2929 :: 		
0x0D78	0xF001FE60  BL	_SPI_Ethernet_delay+0
;__Lib_EthEnc28j60.c, 2930 :: 		
0x0D7C	0xF89D100C  LDRB	R1, [SP, #12]
0x0D80	0x2016    MOVS	R0, #22
0x0D82	0xF000F957  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 2931 :: 		
0x0D86	0xF001FE59  BL	_SPI_Ethernet_delay+0
;__Lib_EthEnc28j60.c, 2932 :: 		
0x0D8A	0xF89D1008  LDRB	R1, [SP, #8]
0x0D8E	0x2017    MOVS	R0, #23
0x0D90	0xF000F950  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 2933 :: 		
0x0D94	0xF001FE52  BL	_SPI_Ethernet_delay+0
;__Lib_EthEnc28j60.c, 2934 :: 		
L_end_SPI_Ethernet_writePHY:
0x0D98	0xF8DDE000  LDR	LR, [SP, #0]
0x0D9C	0xB004    ADD	SP, SP, #16
0x0D9E	0x4770    BX	LR
; end of _SPI_Ethernet_writePHY
_SPI_Ethernet_confNetwork:
;__Lib_EthEnc28j60.c, 2277 :: 		
; dnsIpAddr start address is: 8 (R2)
; gwIpAddr start address is: 4 (R1)
; ipMask start address is: 0 (R0)
0x3D08	0xB081    SUB	SP, SP, #4
0x3D0A	0xF8CDE000  STR	LR, [SP, #0]
0x3D0E	0x460E    MOV	R6, R1
0x3D10	0x4617    MOV	R7, R2
; dnsIpAddr end address is: 8 (R2)
; gwIpAddr end address is: 4 (R1)
; ipMask end address is: 0 (R0)
; ipMask start address is: 0 (R0)
; gwIpAddr start address is: 24 (R6)
; dnsIpAddr start address is: 28 (R7)
;__Lib_EthEnc28j60.c, 2279 :: 		
0x3D12	0x2204    MOVS	R2, #4
0x3D14	0xB212    SXTH	R2, R2
0x3D16	0x4601    MOV	R1, R0
; ipMask end address is: 0 (R0)
0x3D18	0x480A    LDR	R0, [PC, #40]
0x3D1A	0xF7FFFC29  BL	_memcpy+0
;__Lib_EthEnc28j60.c, 2280 :: 		
0x3D1E	0x2204    MOVS	R2, #4
0x3D20	0xB212    SXTH	R2, R2
0x3D22	0x4631    MOV	R1, R6
; gwIpAddr end address is: 24 (R6)
0x3D24	0x4808    LDR	R0, [PC, #32]
0x3D26	0xF7FFFC23  BL	_memcpy+0
;__Lib_EthEnc28j60.c, 2281 :: 		
0x3D2A	0x2204    MOVS	R2, #4
0x3D2C	0xB212    SXTH	R2, R2
0x3D2E	0x4639    MOV	R1, R7
; dnsIpAddr end address is: 28 (R7)
0x3D30	0x4806    LDR	R0, [PC, #24]
0x3D32	0xF7FFFC1D  BL	_memcpy+0
;__Lib_EthEnc28j60.c, 2283 :: 		
0x3D36	0x4806    LDR	R0, [PC, #24]
0x3D38	0xF7FFFAFA  BL	__Lib_EthEnc28j60_mkSubnetBroadcast+0
;__Lib_EthEnc28j60.c, 2284 :: 		
L_end_SPI_Ethernet_confNetwork:
0x3D3C	0xF8DDE000  LDR	LR, [SP, #0]
0x3D40	0xB001    ADD	SP, SP, #4
0x3D42	0x4770    BX	LR
0x3D44	0x023C2000  	_SPI_Ethernet_ipMask+0
0x3D48	0x02402000  	_SPI_Ethernet_gwIpAddr+0
0x3D4C	0x02442000  	_SPI_Ethernet_dnsIpAddr+0
0x3D50	0x02382000  	_SPI_Ethernet_subNetBroadCast+0
; end of _SPI_Ethernet_confNetwork
__Lib_EthEnc28j60_mkSubnetBroadcast:
;__Lib_EthEnc28j60.c, 242 :: 		
; subbrdcst start address is: 0 (R0)
0x3330	0xB081    SUB	SP, SP, #4
0x3332	0xF8CDE000  STR	LR, [SP, #0]
0x3336	0x4606    MOV	R6, R0
; subbrdcst end address is: 0 (R0)
; subbrdcst start address is: 24 (R6)
;__Lib_EthEnc28j60.c, 245 :: 		
0x3338	0x2204    MOVS	R2, #4
0x333A	0xB212    SXTH	R2, R2
0x333C	0x490C    LDR	R1, [PC, #48]
0x333E	0x4630    MOV	R0, R6
0x3340	0xF000F916  BL	_memcpy+0
;__Lib_EthEnc28j60.c, 247 :: 		
; i start address is: 0 (R0)
0x3344	0x2000    MOVS	R0, #0
; subbrdcst end address is: 24 (R6)
; i end address is: 0 (R0)
0x3346	0x4634    MOV	R4, R6
L___Lib_EthEnc28j60_mkSubnetBroadcast0:
; i start address is: 0 (R0)
; subbrdcst start address is: 16 (R4)
; subbrdcst start address is: 16 (R4)
; subbrdcst end address is: 16 (R4)
0x3348	0x2803    CMP	R0, #3
0x334A	0xD80D    BHI	L___Lib_EthEnc28j60_mkSubnetBroadcast1
; subbrdcst end address is: 16 (R4)
;__Lib_EthEnc28j60.c, 248 :: 		
; subbrdcst start address is: 16 (R4)
0x334C	0x1823    ADDS	R3, R4, R0
0x334E	0x781A    LDRB	R2, [R3, #0]
0x3350	0x4908    LDR	R1, [PC, #32]
0x3352	0x1809    ADDS	R1, R1, R0
0x3354	0x7809    LDRB	R1, [R1, #0]
0x3356	0xF08101FF  EOR	R1, R1, #255
0x335A	0xB2C9    UXTB	R1, R1
0x335C	0xEA420101  ORR	R1, R2, R1, LSL #0
0x3360	0x7019    STRB	R1, [R3, #0]
;__Lib_EthEnc28j60.c, 247 :: 		
0x3362	0x1C40    ADDS	R0, R0, #1
0x3364	0xB2C0    UXTB	R0, R0
;__Lib_EthEnc28j60.c, 248 :: 		
; subbrdcst end address is: 16 (R4)
; i end address is: 0 (R0)
0x3366	0xE7EF    B	L___Lib_EthEnc28j60_mkSubnetBroadcast0
L___Lib_EthEnc28j60_mkSubnetBroadcast1:
;__Lib_EthEnc28j60.c, 250 :: 		
L_end_mkSubnetBroadcast:
0x3368	0xF8DDE000  LDR	LR, [SP, #0]
0x336C	0xB001    ADD	SP, SP, #4
0x336E	0x4770    BX	LR
0x3370	0x01CC2000  	_SPI_Ethernet_ipAddr+0
0x3374	0x023C2000  	_SPI_Ethernet_ipMask+0
; end of __Lib_EthEnc28j60_mkSubnetBroadcast
_set_value_dim:
;init.c, 125 :: 		void set_value_dim(unsigned char value_dim,unsigned char channel){
; channel start address is: 4 (R1)
0x4194	0xB082    SUB	SP, SP, #8
0x4196	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 4 (R1)
; channel start address is: 4 (R1)
;init.c, 126 :: 		unsigned char data_dim[3]={0xfa,0x00,0x00},k;
0x419A	0x22FA    MOVS	R2, #250
0x419C	0xF88D2004  STRB	R2, [SP, #4]
0x41A0	0x2200    MOVS	R2, #0
0x41A2	0xF88D2005  STRB	R2, [SP, #5]
0x41A6	0x2200    MOVS	R2, #0
0x41A8	0xF88D2006  STRB	R2, [SP, #6]
;init.c, 127 :: 		data_dim[1]=channel;
0x41AC	0xAB01    ADD	R3, SP, #4
0x41AE	0x1C5A    ADDS	R2, R3, #1
0x41B0	0x7011    STRB	R1, [R2, #0]
; channel end address is: 4 (R1)
;init.c, 128 :: 		data_dim[2]=value_dim;
0x41B2	0x1C9A    ADDS	R2, R3, #2
0x41B4	0x7010    STRB	R0, [R2, #0]
;init.c, 129 :: 		for(k=0;k<3;k++){
; k start address is: 12 (R3)
0x41B6	0x2300    MOVS	R3, #0
; k end address is: 12 (R3)
L_set_value_dim24:
; k start address is: 12 (R3)
0x41B8	0x2B03    CMP	R3, #3
0x41BA	0xD208    BCS	L_set_value_dim25
;init.c, 130 :: 		uart2_chr(data_dim[k]);
0x41BC	0xAA01    ADD	R2, SP, #4
0x41BE	0x18D2    ADDS	R2, R2, R3
0x41C0	0x7812    LDRB	R2, [R2, #0]
0x41C2	0xB2D0    UXTB	R0, R2
0x41C4	0xF7FFFBA8  BL	_uart2_chr+0
;init.c, 129 :: 		for(k=0;k<3;k++){
0x41C8	0x1C5B    ADDS	R3, R3, #1
0x41CA	0xB2DB    UXTB	R3, R3
;init.c, 131 :: 		}
; k end address is: 12 (R3)
0x41CC	0xE7F4    B	L_set_value_dim24
L_set_value_dim25:
;init.c, 132 :: 		}
L_end_set_value_dim:
0x41CE	0xF8DDE000  LDR	LR, [SP, #0]
0x41D2	0xB002    ADD	SP, SP, #8
0x41D4	0x4770    BX	LR
; end of _set_value_dim
_uart2_chr:
;init.c, 115 :: 		void uart2_chr(unsigned char data_usart2_tx){
;init.c, 116 :: 		while(USART2_SRbits.TC==0);
L_uart2_chr20:
0x3918	0x4A03    LDR	R2, [PC, #12]
0x391A	0x6811    LDR	R1, [R2, #0]
0x391C	0xB901    CBNZ	R1, L_uart2_chr21
0x391E	0xE7FB    B	L_uart2_chr20
L_uart2_chr21:
;init.c, 117 :: 		USART2_DR=data_usart2_tx;
0x3920	0x4902    LDR	R1, [PC, #8]
0x3922	0x6008    STR	R0, [R1, #0]
;init.c, 118 :: 		}
L_end_uart2_chr:
0x3924	0x4770    BX	LR
0x3926	0xBF00    NOP
0x3928	0x80184208  	USART2_SRbits+0
0x392C	0x44044000  	USART2_DR+0
; end of _uart2_chr
_SPI_Ethernet_doPacket:
;__Lib_EthEnc28j60.c, 716 :: 		
0x41D8	0xB082    SUB	SP, SP, #8
0x41DA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_EthEnc28j60.c, 718 :: 		
0x41DE	0xF2400000  MOVW	R0, #0
0x41E2	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 719 :: 		
0x41E6	0x2101    MOVS	R1, #1
0x41E8	0x201F    MOVS	R0, #31
0x41EA	0xF7FFF849  BL	_SPI_Ethernet_setBitReg+0
0x41EE	0x2102    MOVS	R1, #2
0x41F0	0x201F    MOVS	R0, #31
0x41F2	0xF7FFF995  BL	_SPI_Ethernet_clearBitReg+0
;__Lib_EthEnc28j60.c, 720 :: 		
0x41F6	0x2019    MOVS	R0, #25
0x41F8	0xF7FCFF44  BL	_SPI_Ethernet_readReg+0
0x41FC	0x2800    CMP	R0, #0
0x41FE	0xD903    BLS	L_SPI_Ethernet_doPacket16
;__Lib_EthEnc28j60.c, 722 :: 		
0x4200	0xF7FFFB96  BL	_SPI_Ethernet_readPacket+0
0x4204	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 723 :: 		
L_SPI_Ethernet_doPacket16:
;__Lib_EthEnc28j60.c, 724 :: 		
0x4208	0x2101    MOVS	R1, #1
0x420A	0x201F    MOVS	R0, #31
0x420C	0xF7FFF988  BL	_SPI_Ethernet_clearBitReg+0
0x4210	0x2102    MOVS	R1, #2
0x4212	0x201F    MOVS	R0, #31
0x4214	0xF7FFF984  BL	_SPI_Ethernet_clearBitReg+0
;__Lib_EthEnc28j60.c, 725 :: 		
0x4218	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 726 :: 		
L_end_SPI_Ethernet_doPacket:
0x421C	0xF8DDE000  LDR	LR, [SP, #0]
0x4220	0xB002    ADD	SP, SP, #8
0x4222	0x4770    BX	LR
; end of _SPI_Ethernet_doPacket
_SPI_Ethernet_readPacket:
;__Lib_EthEnc28j60.c, 741 :: 		
0x3930	0xB08D    SUB	SP, SP, #52
0x3932	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_EthEnc28j60.c, 743 :: 		
0x3936	0xF2400000  MOVW	R0, #0
0x393A	0xF8AD0010  STRH	R0, [SP, #16]
;__Lib_EthEnc28j60.c, 750 :: 		
0x393E	0x2101    MOVS	R1, #1
0x3940	0xB249    SXTB	R1, R1
0x3942	0x48D9    LDR	R0, [PC, #868]
0x3944	0x6001    STR	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 751 :: 		
0x3946	0x2100    MOVS	R1, #0
0x3948	0xB249    SXTB	R1, R1
0x394A	0x48D8    LDR	R0, [PC, #864]
0x394C	0x6001    STR	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 753 :: 		
0x394E	0x2101    MOVS	R1, #1
0x3950	0x201F    MOVS	R0, #31
0x3952	0xF7FFFDE5  BL	_SPI_Ethernet_clearBitReg+0
0x3956	0x2102    MOVS	R1, #2
0x3958	0x201F    MOVS	R0, #31
0x395A	0xF7FFFDE1  BL	_SPI_Ethernet_clearBitReg+0
;__Lib_EthEnc28j60.c, 755 :: 		
0x395E	0x48D4    LDR	R0, [PC, #848]
0x3960	0x900C    STR	R0, [SP, #48]
0x3962	0x8800    LDRH	R0, [R0, #0]
0x3964	0xB281    UXTH	R1, R0
0x3966	0x2000    MOVS	R0, #0
0x3968	0xF7FFFCB2  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 757 :: 		
0x396C	0x2100    MOVS	R1, #0
0x396E	0xB249    SXTB	R1, R1
0x3970	0x48D0    LDR	R0, [PC, #832]
0x3972	0x6001    STR	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 758 :: 		
0x3974	0x203A    MOVS	R0, #58
0x3976	0x4CD0    LDR	R4, [PC, #832]
0x3978	0x940B    STR	R4, [SP, #44]
0x397A	0x6824    LDR	R4, [R4, #0]
0x397C	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 759 :: 		
0x397E	0x2000    MOVS	R0, #0
0x3980	0x4CCD    LDR	R4, [PC, #820]
0x3982	0x6824    LDR	R4, [R4, #0]
0x3984	0x47A0    BLX	R4
0x3986	0x49CA    LDR	R1, [PC, #808]
0x3988	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 760 :: 		
0x398A	0x2000    MOVS	R0, #0
0x398C	0x9C0B    LDR	R4, [SP, #44]
0x398E	0x6824    LDR	R4, [R4, #0]
0x3990	0x47A0    BLX	R4
0x3992	0x49CA    LDR	R1, [PC, #808]
0x3994	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 761 :: 		
0x3996	0x2000    MOVS	R0, #0
0x3998	0x9C0B    LDR	R4, [SP, #44]
0x399A	0x6824    LDR	R4, [R4, #0]
0x399C	0x47A0    BLX	R4
0x399E	0x49C8    LDR	R1, [PC, #800]
0x39A0	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 762 :: 		
0x39A2	0x2000    MOVS	R0, #0
0x39A4	0x9C0B    LDR	R4, [SP, #44]
0x39A6	0x6824    LDR	R4, [R4, #0]
0x39A8	0x47A0    BLX	R4
0x39AA	0x49C6    LDR	R1, [PC, #792]
0x39AC	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 763 :: 		
0x39AE	0xF10D000E  ADD	R0, SP, #14
0x39B2	0x900A    STR	R0, [SP, #40]
0x39B4	0x9009    STR	R0, [SP, #36]
0x39B6	0x2000    MOVS	R0, #0
0x39B8	0x9C0B    LDR	R4, [SP, #44]
0x39BA	0x6824    LDR	R4, [R4, #0]
0x39BC	0x47A0    BLX	R4
0x39BE	0x9909    LDR	R1, [SP, #36]
0x39C0	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 764 :: 		
0x39C2	0x980A    LDR	R0, [SP, #40]
0x39C4	0x1C40    ADDS	R0, R0, #1
0x39C6	0x9009    STR	R0, [SP, #36]
0x39C8	0x2000    MOVS	R0, #0
0x39CA	0x9C0B    LDR	R4, [SP, #44]
0x39CC	0x6824    LDR	R4, [R4, #0]
0x39CE	0x47A0    BLX	R4
0x39D0	0x9909    LDR	R1, [SP, #36]
0x39D2	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 765 :: 		
0x39D4	0xF7FFF844  BL	_Delay_1us+0
0x39D8	0xF7FFF842  BL	_Delay_1us+0
0x39DC	0xF7FFF840  BL	_Delay_1us+0
0x39E0	0x2101    MOVS	R1, #1
0x39E2	0xB249    SXTB	R1, R1
0x39E4	0x48B3    LDR	R0, [PC, #716]
0x39E6	0x6001    STR	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 767 :: 		
0x39E8	0x49B5    LDR	R1, [PC, #724]
0x39EA	0x8808    LDRH	R0, [R1, #0]
0x39EC	0x1F00    SUBS	R0, R0, #4
0x39EE	0x8008    STRH	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 778 :: 		
0x39F0	0x980C    LDR	R0, [SP, #48]
0x39F2	0x8801    LDRH	R1, [R0, #0]
0x39F4	0xF64110AD  MOVW	R0, #6573
0x39F8	0x4281    CMP	R1, R0
0x39FA	0xD81B    BHI	L__SPI_Ethernet_readPacket312
0x39FC	0x48AC    LDR	R0, [PC, #688]
0x39FE	0x7800    LDRB	R0, [R0, #0]
0x3A00	0xF0000001  AND	R0, R0, #1
0x3A04	0xB2C0    UXTB	R0, R0
0x3A06	0xB9A8    CBNZ	R0, L__SPI_Ethernet_readPacket311
;__Lib_EthEnc28j60.c, 779 :: 		
0x3A08	0xF10D000E  ADD	R0, SP, #14
0x3A0C	0x1C40    ADDS	R0, R0, #1
0x3A0E	0x7800    LDRB	R0, [R0, #0]
0x3A10	0xF0000080  AND	R0, R0, #128
0x3A14	0xB2C0    UXTB	R0, R0
0x3A16	0xB968    CBNZ	R0, L__SPI_Ethernet_readPacket310
;__Lib_EthEnc28j60.c, 780 :: 		
0x3A18	0x48A9    LDR	R0, [PC, #676]
0x3A1A	0x8801    LDRH	R1, [R0, #0]
0x3A1C	0xF24050EE  MOVW	R0, #1518
0x3A20	0x4281    CMP	R1, R0
0x3A22	0xD807    BHI	L__SPI_Ethernet_readPacket309
;__Lib_EthEnc28j60.c, 781 :: 		
0x3A24	0xF10D000E  ADD	R0, SP, #14
0x3A28	0x7800    LDRB	R0, [R0, #0]
0x3A2A	0xF0000080  AND	R0, R0, #128
0x3A2E	0xB2C0    UXTB	R0, R0
0x3A30	0xB100    CBZ	R0, L__SPI_Ethernet_readPacket308
0x3A32	0xE001    B	L_SPI_Ethernet_readPacket19
;__Lib_EthEnc28j60.c, 778 :: 		
L__SPI_Ethernet_readPacket312:
L__SPI_Ethernet_readPacket311:
;__Lib_EthEnc28j60.c, 779 :: 		
L__SPI_Ethernet_readPacket310:
;__Lib_EthEnc28j60.c, 780 :: 		
L__SPI_Ethernet_readPacket309:
;__Lib_EthEnc28j60.c, 781 :: 		
L__SPI_Ethernet_readPacket308:
;__Lib_EthEnc28j60.c, 784 :: 		
0x3A34	0x2001    MOVS	R0, #1
0x3A36	0xE160    B	L_end_SPI_Ethernet_readPacket
;__Lib_EthEnc28j60.c, 785 :: 		
L_SPI_Ethernet_readPacket19:
;__Lib_EthEnc28j60.c, 788 :: 		
0x3A38	0xA803    ADD	R0, SP, #12
0x3A3A	0x900A    STR	R0, [SP, #40]
0x3A3C	0x9009    STR	R0, [SP, #36]
0x3A3E	0x2000    MOVS	R0, #0
0x3A40	0xF7FDFB20  BL	_SPI_Ethernet_readReg+0
0x3A44	0x9909    LDR	R1, [SP, #36]
0x3A46	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 789 :: 		
0x3A48	0x980A    LDR	R0, [SP, #40]
0x3A4A	0x1C40    ADDS	R0, R0, #1
0x3A4C	0x9009    STR	R0, [SP, #36]
0x3A4E	0x2001    MOVS	R0, #1
0x3A50	0xF7FDFB18  BL	_SPI_Ethernet_readReg+0
0x3A54	0x9909    LDR	R1, [SP, #36]
0x3A56	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 792 :: 		
0x3A58	0x4899    LDR	R0, [PC, #612]
0x3A5A	0x8801    LDRH	R1, [R0, #0]
0x3A5C	0xF8BD000C  LDRH	R0, [SP, #12]
0x3A60	0x1840    ADDS	R0, R0, R1
0x3A62	0x2301    MOVS	R3, #1
0x3A64	0xF64112AF  MOVW	R2, #6575
0x3A68	0xB281    UXTH	R1, R0
0x3A6A	0xF8BD000C  LDRH	R0, [SP, #12]
0x3A6E	0xF7FEFE8B  BL	_SPI_Ethernet_RAMcopy+0
;__Lib_EthEnc28j60.c, 795 :: 		
0x3A72	0xF10D000E  ADD	R0, SP, #14
0x3A76	0x900A    STR	R0, [SP, #40]
0x3A78	0x1C40    ADDS	R0, R0, #1
0x3A7A	0x9009    STR	R0, [SP, #36]
0x3A7C	0xF64110BB  MOVW	R0, #6587
0x3A80	0xF7FDF92A  BL	_SPI_Ethernet_readMem+0
0x3A84	0x9909    LDR	R1, [SP, #36]
0x3A86	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 796 :: 		
0x3A88	0x980A    LDR	R0, [SP, #40]
0x3A8A	0x9009    STR	R0, [SP, #36]
0x3A8C	0xF7FEFE40  BL	_SPI_Ethernet_getByte+0
0x3A90	0x9909    LDR	R1, [SP, #36]
0x3A92	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 801 :: 		
0x3A94	0xF8BD100E  LDRH	R1, [SP, #14]
0x3A98	0xF6400006  MOVW	R0, #2054
0x3A9C	0x4281    CMP	R1, R0
0x3A9E	0xD10B    BNE	L_SPI_Ethernet_readPacket20
;__Lib_EthEnc28j60.c, 803 :: 		
0x3AA0	0x4889    LDR	R0, [PC, #548]
0x3AA2	0x2207    MOVS	R2, #7
0x3AA4	0x4601    MOV	R1, R0
0x3AA6	0xF64110BD  MOVW	R0, #6589
0x3AAA	0xF7FEFD29  BL	_SPI_Ethernet_memcmp+0
0x3AAE	0x2800    CMP	R0, #0
0x3AB0	0xD101    BNE	L_SPI_Ethernet_readPacket21
;__Lib_EthEnc28j60.c, 805 :: 		
0x3AB2	0xF7FEFD79  BL	_SPI_Ethernet_doARP+0
;__Lib_EthEnc28j60.c, 806 :: 		
L_SPI_Ethernet_readPacket21:
;__Lib_EthEnc28j60.c, 807 :: 		
0x3AB6	0xE0EC    B	L_SPI_Ethernet_readPacket22
L_SPI_Ethernet_readPacket20:
;__Lib_EthEnc28j60.c, 808 :: 		
0x3AB8	0xF8BD000E  LDRH	R0, [SP, #14]
0x3ABC	0xF5B06F00  CMP	R0, #2048
0x3AC0	0xF04080E4  BNE	L_SPI_Ethernet_readPacket23
;__Lib_EthEnc28j60.c, 810 :: 		
0x3AC4	0x2204    MOVS	R2, #4
0x3AC6	0x4981    LDR	R1, [PC, #516]
0x3AC8	0xF64110CD  MOVW	R0, #6605
0x3ACC	0xF7FEFD18  BL	_SPI_Ethernet_memcmp+0
0x3AD0	0xB918    CBNZ	R0, L_SPI_Ethernet_readPacket24
;__Lib_EthEnc28j60.c, 811 :: 		
0x3AD2	0x2101    MOVS	R1, #1
0x3AD4	0xB249    SXTB	R1, R1
0x3AD6	0x4875    LDR	R0, [PC, #468]
0x3AD8	0x6001    STR	R1, [R0, #0]
L_SPI_Ethernet_readPacket24:
;__Lib_EthEnc28j60.c, 813 :: 		
0x3ADA	0x2204    MOVS	R2, #4
0x3ADC	0x497C    LDR	R1, [PC, #496]
0x3ADE	0xF64110CD  MOVW	R0, #6605
0x3AE2	0xF7FEFD0D  BL	_SPI_Ethernet_memcmp+0
0x3AE6	0xB918    CBNZ	R0, L_SPI_Ethernet_readPacket25
;__Lib_EthEnc28j60.c, 814 :: 		
0x3AE8	0x2101    MOVS	R1, #1
0x3AEA	0xB249    SXTB	R1, R1
0x3AEC	0x486F    LDR	R0, [PC, #444]
0x3AEE	0x6001    STR	R1, [R0, #0]
L_SPI_Ethernet_readPacket25:
;__Lib_EthEnc28j60.c, 816 :: 		
0x3AF0	0x2204    MOVS	R2, #4
0x3AF2	0x4978    LDR	R1, [PC, #480]
0x3AF4	0xF64110CD  MOVW	R0, #6605
0x3AF8	0xF7FEFD02  BL	_SPI_Ethernet_memcmp+0
;__Lib_EthEnc28j60.c, 817 :: 		
0x3AFC	0xB130    CBZ	R0, L__SPI_Ethernet_readPacket314
0x3AFE	0x496B    LDR	R1, [PC, #428]
0x3B00	0x6808    LDR	R0, [R1, #0]
0x3B02	0xB918    CBNZ	R0, L__SPI_Ethernet_readPacket313
L__SPI_Ethernet_readPacket306:
;__Lib_EthEnc28j60.c, 820 :: 		
0x3B04	0x2002    MOVS	R0, #2
0x3B06	0xF8AD0010  STRH	R0, [SP, #16]
;__Lib_EthEnc28j60.c, 821 :: 		
0x3B0A	0xE0BE    B	L_SPI_Ethernet_readPacket29
;__Lib_EthEnc28j60.c, 817 :: 		
L__SPI_Ethernet_readPacket314:
L__SPI_Ethernet_readPacket313:
;__Lib_EthEnc28j60.c, 822 :: 		
0x3B0C	0xF64110BD  MOVW	R0, #6589
0x3B10	0xF7FDF8E2  BL	_SPI_Ethernet_readMem+0
0x3B14	0xF00000F0  AND	R0, R0, #240
0x3B18	0xB2C0    UXTB	R0, R0
0x3B1A	0x2840    CMP	R0, #64
0x3B1C	0xD003    BEQ	L_SPI_Ethernet_readPacket30
;__Lib_EthEnc28j60.c, 825 :: 		
0x3B1E	0x2003    MOVS	R0, #3
0x3B20	0xF8AD0010  STRH	R0, [SP, #16]
;__Lib_EthEnc28j60.c, 826 :: 		
0x3B24	0xE0B1    B	L_SPI_Ethernet_readPacket31
L_SPI_Ethernet_readPacket30:
;__Lib_EthEnc28j60.c, 832 :: 		
0x3B26	0xF64110BD  MOVW	R0, #6589
0x3B2A	0xF7FDF8D5  BL	_SPI_Ethernet_readMem+0
0x3B2E	0xF8AD000A  STRH	R0, [SP, #10]
;__Lib_EthEnc28j60.c, 833 :: 		
0x3B32	0xF8BD000A  LDRH	R0, [SP, #10]
0x3B36	0xF000000F  AND	R0, R0, #15
0x3B3A	0xB280    UXTH	R0, R0
;__Lib_EthEnc28j60.c, 834 :: 		
0x3B3C	0x0080    LSLS	R0, R0, #2
0x3B3E	0xF8AD000A  STRH	R0, [SP, #10]
;__Lib_EthEnc28j60.c, 837 :: 		
0x3B42	0xF64110C3  MOVW	R0, #6595
0x3B46	0xF7FDF8C7  BL	_SPI_Ethernet_readMem+0
0x3B4A	0xF00000BF  AND	R0, R0, #191
0x3B4E	0xB2C0    UXTB	R0, R0
0x3B50	0x2800    CMP	R0, #0
0x3B52	0xF040809A  BNE	L__SPI_Ethernet_readPacket318
0x3B56	0xF64110C4  MOVW	R0, #6596
0x3B5A	0xF7FDF8BD  BL	_SPI_Ethernet_readMem+0
0x3B5E	0x2800    CMP	R0, #0
0x3B60	0xF0408093  BNE	L__SPI_Ethernet_readPacket317
L__SPI_Ethernet_readPacket305:
;__Lib_EthEnc28j60.c, 842 :: 		
0x3B64	0xF8BD100A  LDRH	R1, [SP, #10]
0x3B68	0xF64110BD  MOVW	R0, #6589
0x3B6C	0x1840    ADDS	R0, R0, R1
0x3B6E	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_EthEnc28j60.c, 844 :: 		
0x3B72	0xF64110C6  MOVW	R0, #6598
0x3B76	0xF7FDF8AF  BL	_SPI_Ethernet_readMem+0
; proto start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 846 :: 		
0x3B7A	0x2801    CMP	R0, #1
0x3B7C	0xD15E    BNE	L_SPI_Ethernet_readPacket35
; proto end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 848 :: 		
0x3B7E	0xF8BD0008  LDRH	R0, [SP, #8]
0x3B82	0xF7FDF8A9  BL	_SPI_Ethernet_readMem+0
0x3B86	0x2808    CMP	R0, #8
0x3B88	0xD157    BNE	L__SPI_Ethernet_readPacket316
0x3B8A	0xF8BD0008  LDRH	R0, [SP, #8]
0x3B8E	0x1C40    ADDS	R0, R0, #1
0x3B90	0xF7FDF8A2  BL	_SPI_Ethernet_readMem+0
0x3B94	0x2800    CMP	R0, #0
0x3B96	0xD150    BNE	L__SPI_Ethernet_readPacket315
L__SPI_Ethernet_readPacket304:
;__Lib_EthEnc28j60.c, 850 :: 		
0x3B98	0x2100    MOVS	R1, #0
0x3B9A	0xF8BD0008  LDRH	R0, [SP, #8]
0x3B9E	0xF7FDF861  BL	_SPI_Ethernet_writeMem+0
;__Lib_EthEnc28j60.c, 853 :: 		
0x3BA2	0xF7FDFABD  BL	_SPI_Ethernet_MACswap+0
;__Lib_EthEnc28j60.c, 854 :: 		
0x3BA6	0xF7FEFDD7  BL	_SPI_Ethernet_IPswap+0
;__Lib_EthEnc28j60.c, 857 :: 		
0x3BAA	0x2200    MOVS	R2, #0
0x3BAC	0x2100    MOVS	R1, #0
0x3BAE	0xF64110C7  MOVW	R0, #6599
0x3BB2	0xF7FEFF07  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 858 :: 		
0x3BB6	0xF8BD100A  LDRH	R1, [SP, #10]
0x3BBA	0xF64110BD  MOVW	R0, #6589
0x3BBE	0xF7FEFD85  BL	_SPI_Ethernet_checksum+0
;__Lib_EthEnc28j60.c, 859 :: 		
0x3BC2	0x2016    MOVS	R0, #22
0x3BC4	0xF7FDFA5E  BL	_SPI_Ethernet_readReg+0
0x3BC8	0xF88D0024  STRB	R0, [SP, #36]
0x3BCC	0x2017    MOVS	R0, #23
0x3BCE	0xF7FDFA59  BL	_SPI_Ethernet_readReg+0
0x3BD2	0xF89D1024  LDRB	R1, [SP, #36]
0x3BD6	0xB2CA    UXTB	R2, R1
0x3BD8	0xB2C1    UXTB	R1, R0
0x3BDA	0xF64110C7  MOVW	R0, #6599
0x3BDE	0xF7FEFEF1  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 862 :: 		
0x3BE2	0xF8BD0008  LDRH	R0, [SP, #8]
0x3BE6	0x1C80    ADDS	R0, R0, #2
0x3BE8	0x2200    MOVS	R2, #0
0x3BEA	0x2100    MOVS	R1, #0
0x3BEC	0xF7FEFEEA  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 863 :: 		
0x3BF0	0xF8BD100A  LDRH	R1, [SP, #10]
0x3BF4	0x4832    LDR	R0, [PC, #200]
0x3BF6	0x8800    LDRH	R0, [R0, #0]
0x3BF8	0x1A40    SUB	R0, R0, R1
0x3BFA	0xB280    UXTH	R0, R0
0x3BFC	0x380E    SUBS	R0, #14
0x3BFE	0xB281    UXTH	R1, R0
0x3C00	0xF8BD0008  LDRH	R0, [SP, #8]
0x3C04	0xF7FEFD62  BL	_SPI_Ethernet_checksum+0
;__Lib_EthEnc28j60.c, 864 :: 		
0x3C08	0x2016    MOVS	R0, #22
0x3C0A	0xF7FDFA3B  BL	_SPI_Ethernet_readReg+0
0x3C0E	0xF88D0024  STRB	R0, [SP, #36]
0x3C12	0x2017    MOVS	R0, #23
0x3C14	0xF7FDFA36  BL	_SPI_Ethernet_readReg+0
0x3C18	0xF8BD1008  LDRH	R1, [SP, #8]
0x3C1C	0x1C8A    ADDS	R2, R1, #2
0x3C1E	0xF89D1024  LDRB	R1, [SP, #36]
0x3C22	0xF88D0004  STRB	R0, [SP, #4]
0x3C26	0xB290    UXTH	R0, R2
0x3C28	0xB2CA    UXTB	R2, R1
0x3C2A	0xF89D1004  LDRB	R1, [SP, #4]
0x3C2E	0xF7FEFEC9  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 866 :: 		
0x3C32	0x4823    LDR	R0, [PC, #140]
0x3C34	0x8800    LDRH	R0, [R0, #0]
0x3C36	0xF7FEFB89  BL	_SPI_Ethernet_TXpacket+0
;__Lib_EthEnc28j60.c, 848 :: 		
L__SPI_Ethernet_readPacket316:
L__SPI_Ethernet_readPacket315:
;__Lib_EthEnc28j60.c, 868 :: 		
0x3C3A	0xE026    B	L_SPI_Ethernet_readPacket39
L_SPI_Ethernet_readPacket35:
;__Lib_EthEnc28j60.c, 869 :: 		
; proto start address is: 0 (R0)
0x3C3C	0x2811    CMP	R0, #17
0x3C3E	0xD108    BNE	L_SPI_Ethernet_readPacket40
; proto end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 871 :: 		
0x3C40	0xF8BD2008  LDRH	R2, [SP, #8]
0x3C44	0xF8BD100A  LDRH	R1, [SP, #10]
0x3C48	0xF8BD000C  LDRH	R0, [SP, #12]
0x3C4C	0xF7FEFE28  BL	_SPI_Ethernet_doUDP+0
;__Lib_EthEnc28j60.c, 872 :: 		
0x3C50	0xE01B    B	L_SPI_Ethernet_readPacket41
L_SPI_Ethernet_readPacket40:
;__Lib_EthEnc28j60.c, 873 :: 		
; proto start address is: 0 (R0)
0x3C52	0x2806    CMP	R0, #6
0x3C54	0xD119    BNE	L_SPI_Ethernet_readPacket42
; proto end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 875 :: 		
0x3C56	0xF8BD000C  LDRH	R0, [SP, #12]
0x3C5A	0x3010    ADDS	R0, #16
0x3C5C	0xF7FDF83C  BL	_SPI_Ethernet_readMem+0
0x3C60	0x0200    LSLS	R0, R0, #8
0x3C62	0xF8AD0024  STRH	R0, [SP, #36]
0x3C66	0xF7FEFD53  BL	_SPI_Ethernet_getByte+0
0x3C6A	0xF9BD1024  LDRSH	R1, [SP, #36]
0x3C6E	0x1808    ADDS	R0, R1, R0
0x3C70	0xB200    SXTH	R0, R0
0x3C72	0xF200010E  ADDW	R1, R0, #14
0x3C76	0x4812    LDR	R0, [PC, #72]
0x3C78	0x8001    STRH	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 876 :: 		
0x3C7A	0xF8BD2008  LDRH	R2, [SP, #8]
0x3C7E	0xF8BD100A  LDRH	R1, [SP, #10]
0x3C82	0xF8BD000C  LDRH	R0, [SP, #12]
0x3C86	0xF7FEFEF7  BL	_SPI_Ethernet_doTCP+0
;__Lib_EthEnc28j60.c, 877 :: 		
L_SPI_Ethernet_readPacket42:
L_SPI_Ethernet_readPacket41:
L_SPI_Ethernet_readPacket39:
;__Lib_EthEnc28j60.c, 837 :: 		
L__SPI_Ethernet_readPacket318:
L__SPI_Ethernet_readPacket317:
;__Lib_EthEnc28j60.c, 879 :: 		
L_SPI_Ethernet_readPacket31:
L_SPI_Ethernet_readPacket29:
;__Lib_EthEnc28j60.c, 880 :: 		
0x3C8A	0xE002    B	L_SPI_Ethernet_readPacket43
L_SPI_Ethernet_readPacket23:
;__Lib_EthEnc28j60.c, 882 :: 		
0x3C8C	0x2004    MOVS	R0, #4
0x3C8E	0xF8AD0010  STRH	R0, [SP, #16]
L_SPI_Ethernet_readPacket43:
L_SPI_Ethernet_readPacket22:
;__Lib_EthEnc28j60.c, 885 :: 		
0x3C92	0x2140    MOVS	R1, #64
0x3C94	0x201E    MOVS	R0, #30
0x3C96	0xF7FFFAF3  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 897 :: 		
0x3C9A	0x4805    LDR	R0, [PC, #20]
0x3C9C	0x8800    LDRH	R0, [R0, #0]
0x3C9E	0x1E41    SUBS	R1, R0, #1
0x3CA0	0xB289    UXTH	R1, R1
0x3CA2	0xF64110AD  MOVW	R0, #6573
0x3CA6	0xE017    B	#46
0x3CA8	0x1B602200  	__Lib_EthEnc28j60_flags+0
0x3CAC	0x1B642200  	__Lib_EthEnc28j60_flags+0
0x3CB0	0x00E02000  	SPI_Ethernet_readPacket_nextPtr_L0+0
0x3CB4	0x01904221  	SPI_Ethernet_CS+0
0x3CB8	0x01C82000  	_SPI_Rd_Ptr+0
0x3CBC	0x00E12000  	SPI_Ethernet_readPacket_nextPtr_L0+1
0x3CC0	0x01C62000  	_SPI_Ethernet_pktLen+0
0x3CC4	0x01C72000  	_SPI_Ethernet_pktLen+1
0x3CC8	0x00CA2000  	?lstr1___Lib_EthEnc28j60+0
0x3CCC	0x02382000  	_SPI_Ethernet_subNetBroadCast+0
0x3CD0	0x00C02000  	_SPI_Ethernet_ff+0
0x3CD4	0x01CC2000  	_SPI_Ethernet_ipAddr+0
0x3CD8	0x4281    CMP	R1, R0
0x3CDA	0xD905    BLS	L_SPI_Ethernet_readPacket44
;__Lib_EthEnc28j60.c, 899 :: 		
0x3CDC	0xF64111AD  MOVW	R1, #6573
0x3CE0	0x200C    MOVS	R0, #12
0x3CE2	0xF7FFFAF5  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 900 :: 		
0x3CE6	0xE006    B	L_SPI_Ethernet_readPacket45
L_SPI_Ethernet_readPacket44:
;__Lib_EthEnc28j60.c, 903 :: 		
0x3CE8	0x4806    LDR	R0, [PC, #24]
0x3CEA	0x8800    LDRH	R0, [R0, #0]
0x3CEC	0x1E40    SUBS	R0, R0, #1
0x3CEE	0xB281    UXTH	R1, R0
0x3CF0	0x200C    MOVS	R0, #12
0x3CF2	0xF7FFFAED  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 904 :: 		
L_SPI_Ethernet_readPacket45:
;__Lib_EthEnc28j60.c, 906 :: 		
0x3CF6	0xF8BD0010  LDRH	R0, [SP, #16]
;__Lib_EthEnc28j60.c, 907 :: 		
L_end_SPI_Ethernet_readPacket:
0x3CFA	0xF8DDE000  LDR	LR, [SP, #0]
0x3CFE	0xB00D    ADD	SP, SP, #52
0x3D00	0x4770    BX	LR
0x3D02	0xBF00    NOP
0x3D04	0x00E02000  	SPI_Ethernet_readPacket_nextPtr_L0+0
; end of _SPI_Ethernet_readPacket
_SPI_Ethernet_RAMcopy:
;__Lib_EthEnc28j60.c, 2321 :: 		
; w start address is: 12 (R3)
0x2788	0xB086    SUB	SP, SP, #24
0x278A	0xF8CDE000  STR	LR, [SP, #0]
0x278E	0xF8AD000C  STRH	R0, [SP, #12]
0x2792	0xB2D8    UXTB	R0, R3
0x2794	0xF8AD1010  STRH	R1, [SP, #16]
0x2798	0xF8AD2014  STRH	R2, [SP, #20]
; w end address is: 12 (R3)
; w start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2323 :: 		
0x279C	0xF2400400  MOVW	R4, #0
0x27A0	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_EthEnc28j60.c, 2326 :: 		
0x27A4	0xF8BD4010  LDRH	R4, [SP, #16]
0x27A8	0x1E64    SUBS	R4, R4, #1
0x27AA	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_EthEnc28j60.c, 2328 :: 		
0x27AE	0xB188    CBZ	R0, L__SPI_Ethernet_RAMcopy272
; w end address is: 0 (R0)
0x27B0	0xF8BD5010  LDRH	R5, [SP, #16]
0x27B4	0xF64114AD  MOVW	R4, #6573
0x27B8	0x42A5    CMP	R5, R4
0x27BA	0xD90B    BLS	L__SPI_Ethernet_RAMcopy271
L__SPI_Ethernet_RAMcopy270:
;__Lib_EthEnc28j60.c, 2330 :: 		
0x27BC	0xF8BD4008  LDRH	R4, [SP, #8]
0x27C0	0x1C64    ADDS	R4, R4, #1
0x27C2	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_EthEnc28j60.c, 2331 :: 		
0x27C6	0xF8BD5010  LDRH	R5, [SP, #16]
0x27CA	0xF64114AD  MOVW	R4, #6573
0x27CE	0x1B2C    SUB	R4, R5, R4
0x27D0	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_EthEnc28j60.c, 2328 :: 		
L__SPI_Ethernet_RAMcopy272:
L__SPI_Ethernet_RAMcopy271:
;__Lib_EthEnc28j60.c, 2335 :: 		
___SPI_Ethernet_RAMcopy_PART2:
;__Lib_EthEnc28j60.c, 2336 :: 		
0x27D4	0xF8BD4008  LDRH	R4, [SP, #8]
0x27D8	0xB114    CBZ	R4, L_SPI_Ethernet_RAMcopy215
; ?FLOC___SPI_Ethernet_RAMcopy?T682 start address is: 0 (R0)
0x27DA	0xF64110AD  MOVW	R0, #6573
; ?FLOC___SPI_Ethernet_RAMcopy?T682 end address is: 0 (R0)
0x27DE	0xE001    B	L_SPI_Ethernet_RAMcopy216
L_SPI_Ethernet_RAMcopy215:
; ?FLOC___SPI_Ethernet_RAMcopy?T682 start address is: 0 (R0)
0x27E0	0xF8BD0010  LDRH	R0, [SP, #16]
; ?FLOC___SPI_Ethernet_RAMcopy?T682 end address is: 0 (R0)
L_SPI_Ethernet_RAMcopy216:
; ?FLOC___SPI_Ethernet_RAMcopy?T682 start address is: 0 (R0)
0x27E4	0xF8BD400C  LDRH	R4, [SP, #12]
0x27E8	0x4284    CMP	R4, R0
0x27EA	0xD109    BNE	L_SPI_Ethernet_RAMcopy217
; ?FLOC___SPI_Ethernet_RAMcopy?T682 end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2338 :: 		
0x27EC	0xF8BD000C  LDRH	R0, [SP, #12]
0x27F0	0xF7FEFA72  BL	_SPI_Ethernet_readMem+0
0x27F4	0xB2C1    UXTB	R1, R0
0x27F6	0xF8BD0014  LDRH	R0, [SP, #20]
0x27FA	0xF7FEFA33  BL	_SPI_Ethernet_writeMem+0
;__Lib_EthEnc28j60.c, 2339 :: 		
0x27FE	0xE02A    B	L_SPI_Ethernet_RAMcopy218
L_SPI_Ethernet_RAMcopy217:
;__Lib_EthEnc28j60.c, 2342 :: 		
0x2800	0xF8BD100C  LDRH	R1, [SP, #12]
0x2804	0x2010    MOVS	R0, #16
0x2806	0xF000FD63  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 2343 :: 		
0x280A	0xF8BD4008  LDRH	R4, [SP, #8]
0x280E	0xB124    CBZ	R4, L_SPI_Ethernet_RAMcopy219
0x2810	0xF64114AD  MOVW	R4, #6573
0x2814	0xF8AD4004  STRH	R4, [SP, #4]
0x2818	0xE003    B	L_SPI_Ethernet_RAMcopy220
L_SPI_Ethernet_RAMcopy219:
0x281A	0xF8BD4010  LDRH	R4, [SP, #16]
0x281E	0xF8AD4004  STRH	R4, [SP, #4]
L_SPI_Ethernet_RAMcopy220:
0x2822	0xF8BD1004  LDRH	R1, [SP, #4]
0x2826	0x2012    MOVS	R0, #18
0x2828	0xF000FD52  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 2344 :: 		
0x282C	0xF8BD1014  LDRH	R1, [SP, #20]
0x2830	0x2014    MOVS	R0, #20
0x2832	0xF000FD4D  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 2345 :: 		
0x2836	0x2110    MOVS	R1, #16
0x2838	0x201F    MOVS	R0, #31
0x283A	0xF000FE71  BL	_SPI_Ethernet_clearBitReg+0
;__Lib_EthEnc28j60.c, 2346 :: 		
0x283E	0x2120    MOVS	R1, #32
0x2840	0x201F    MOVS	R0, #31
0x2842	0xF000FD1D  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 2347 :: 		
L_SPI_Ethernet_RAMcopy221:
0x2846	0x201F    MOVS	R0, #31
0x2848	0xF7FEFC1C  BL	_SPI_Ethernet_readReg+0
0x284C	0xF0000420  AND	R4, R0, #32
0x2850	0xB2E4    UXTB	R4, R4
0x2852	0xB104    CBZ	R4, L_SPI_Ethernet_RAMcopy222
;__Lib_EthEnc28j60.c, 2348 :: 		
0x2854	0xE7F7    B	L_SPI_Ethernet_RAMcopy221
L_SPI_Ethernet_RAMcopy222:
;__Lib_EthEnc28j60.c, 2349 :: 		
L_SPI_Ethernet_RAMcopy218:
;__Lib_EthEnc28j60.c, 2351 :: 		
0x2856	0xF8BD4008  LDRH	R4, [SP, #8]
0x285A	0xB1E4    CBZ	R4, L_SPI_Ethernet_RAMcopy223
;__Lib_EthEnc28j60.c, 2353 :: 		
0x285C	0xF8BD500C  LDRH	R5, [SP, #12]
0x2860	0xF8BD4010  LDRH	R4, [SP, #16]
0x2864	0x1B65    SUB	R5, R4, R5
0x2866	0xB2AD    UXTH	R5, R5
0x2868	0xF8BD4006  LDRH	R4, [SP, #6]
0x286C	0x1B2C    SUB	R4, R5, R4
0x286E	0xB2A4    UXTH	R4, R4
0x2870	0x1C65    ADDS	R5, R4, #1
0x2872	0xB2AD    UXTH	R5, R5
0x2874	0xF8BD4014  LDRH	R4, [SP, #20]
0x2878	0x1964    ADDS	R4, R4, R5
0x287A	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_EthEnc28j60.c, 2358 :: 		
0x287E	0xF8BD4006  LDRH	R4, [SP, #6]
0x2882	0x1E64    SUBS	R4, R4, #1
0x2884	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_EthEnc28j60.c, 2359 :: 		
0x2888	0x2400    MOVS	R4, #0
0x288A	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_EthEnc28j60.c, 2360 :: 		
0x288E	0x2400    MOVS	R4, #0
0x2890	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_EthEnc28j60.c, 2361 :: 		
0x2894	0xE79E    B	___SPI_Ethernet_RAMcopy_PART2
;__Lib_EthEnc28j60.c, 2362 :: 		
L_SPI_Ethernet_RAMcopy223:
;__Lib_EthEnc28j60.c, 2363 :: 		
L_end_SPI_Ethernet_RAMcopy:
0x2896	0xF8DDE000  LDR	LR, [SP, #0]
0x289A	0xB006    ADD	SP, SP, #24
0x289C	0x4770    BX	LR
; end of _SPI_Ethernet_RAMcopy
_SPI_Ethernet_writeMem:
;__Lib_EthEnc28j60.c, 2643 :: 		
; addr start address is: 0 (R0)
0x0C64	0xB082    SUB	SP, SP, #8
0x0C66	0xF8CDE000  STR	LR, [SP, #0]
0x0C6A	0xF88D1004  STRB	R1, [SP, #4]
; addr end address is: 0 (R0)
; addr start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2645 :: 		
0x0C6E	0xB281    UXTH	R1, R0
; addr end address is: 0 (R0)
0x0C70	0x2002    MOVS	R0, #2
0x0C72	0xF002FB2D  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 2647 :: 		
0x0C76	0x2300    MOVS	R3, #0
0x0C78	0xB25B    SXTB	R3, R3
0x0C7A	0x4A0C    LDR	R2, [PC, #48]
0x0C7C	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2648 :: 		
0x0C7E	0x207A    MOVS	R0, #122
0x0C80	0x4C0B    LDR	R4, [PC, #44]
0x0C82	0x6824    LDR	R4, [R4, #0]
0x0C84	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2649 :: 		
0x0C86	0xF89D0004  LDRB	R0, [SP, #4]
0x0C8A	0x4C09    LDR	R4, [PC, #36]
0x0C8C	0x6824    LDR	R4, [R4, #0]
0x0C8E	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2650 :: 		
0x0C90	0xF001FEE6  BL	_Delay_1us+0
0x0C94	0xF001FEE4  BL	_Delay_1us+0
0x0C98	0xF001FEE2  BL	_Delay_1us+0
0x0C9C	0x2301    MOVS	R3, #1
0x0C9E	0xB25B    SXTB	R3, R3
0x0CA0	0x4A02    LDR	R2, [PC, #8]
0x0CA2	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2651 :: 		
L_end_SPI_Ethernet_writeMem:
0x0CA4	0xF8DDE000  LDR	LR, [SP, #0]
0x0CA8	0xB002    ADD	SP, SP, #8
0x0CAA	0x4770    BX	LR
0x0CAC	0x01904221  	SPI_Ethernet_CS+0
0x0CB0	0x01C82000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_writeMem
_SPI_Ethernet_readMem:
;__Lib_EthEnc28j60.c, 2783 :: 		
; addr start address is: 0 (R0)
0x0CD8	0xB081    SUB	SP, SP, #4
0x0CDA	0xF8CDE000  STR	LR, [SP, #0]
; addr end address is: 0 (R0)
; addr start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2787 :: 		
0x0CDE	0xB281    UXTH	R1, R0
; addr end address is: 0 (R0)
0x0CE0	0x2000    MOVS	R0, #0
0x0CE2	0xF002FAF5  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 2789 :: 		
0x0CE6	0x2200    MOVS	R2, #0
0x0CE8	0xB252    SXTB	R2, R2
0x0CEA	0x490C    LDR	R1, [PC, #48]
0x0CEC	0x600A    STR	R2, [R1, #0]
;__Lib_EthEnc28j60.c, 2790 :: 		
0x0CEE	0x203A    MOVS	R0, #58
0x0CF0	0x4C0B    LDR	R4, [PC, #44]
0x0CF2	0x6824    LDR	R4, [R4, #0]
0x0CF4	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2791 :: 		
0x0CF6	0x2000    MOVS	R0, #0
0x0CF8	0x4C09    LDR	R4, [PC, #36]
0x0CFA	0x6824    LDR	R4, [R4, #0]
0x0CFC	0x47A0    BLX	R4
; v start address is: 0 (R0)
0x0CFE	0xB2C0    UXTB	R0, R0
;__Lib_EthEnc28j60.c, 2792 :: 		
0x0D00	0xF001FEAE  BL	_Delay_1us+0
0x0D04	0xF001FEAC  BL	_Delay_1us+0
0x0D08	0xF001FEAA  BL	_Delay_1us+0
0x0D0C	0x2201    MOVS	R2, #1
0x0D0E	0xB252    SXTB	R2, R2
0x0D10	0x4902    LDR	R1, [PC, #8]
0x0D12	0x600A    STR	R2, [R1, #0]
;__Lib_EthEnc28j60.c, 2794 :: 		
; v end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2795 :: 		
L_end_SPI_Ethernet_readMem:
0x0D14	0xF8DDE000  LDR	LR, [SP, #0]
0x0D18	0xB001    ADD	SP, SP, #4
0x0D1A	0x4770    BX	LR
0x0D1C	0x01904221  	SPI_Ethernet_CS+0
0x0D20	0x01C82000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_readMem
_SPI_Ethernet_getByte:
;__Lib_EthEnc28j60.c, 501 :: 		
0x2710	0xB081    SUB	SP, SP, #4
0x2712	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_EthEnc28j60.c, 505 :: 		
0x2716	0x2100    MOVS	R1, #0
0x2718	0xB249    SXTB	R1, R1
0x271A	0x480D    LDR	R0, [PC, #52]
0x271C	0x6001    STR	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 506 :: 		
0x271E	0x203A    MOVS	R0, #58
0x2720	0x4C0C    LDR	R4, [PC, #48]
0x2722	0x6824    LDR	R4, [R4, #0]
0x2724	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 507 :: 		
0x2726	0x2000    MOVS	R0, #0
0x2728	0x4C0A    LDR	R4, [PC, #40]
0x272A	0x6824    LDR	R4, [R4, #0]
0x272C	0x47A0    BLX	R4
; v start address is: 8 (R2)
0x272E	0xB282    UXTH	R2, R0
;__Lib_EthEnc28j60.c, 508 :: 		
0x2730	0xF000F996  BL	_Delay_1us+0
0x2734	0xF000F994  BL	_Delay_1us+0
0x2738	0xF000F992  BL	_Delay_1us+0
0x273C	0x2101    MOVS	R1, #1
0x273E	0xB249    SXTB	R1, R1
0x2740	0x4803    LDR	R0, [PC, #12]
0x2742	0x6001    STR	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 510 :: 		
0x2744	0xB2D0    UXTB	R0, R2
; v end address is: 8 (R2)
;__Lib_EthEnc28j60.c, 511 :: 		
L_end_SPI_Ethernet_getByte:
0x2746	0xF8DDE000  LDR	LR, [SP, #0]
0x274A	0xB001    ADD	SP, SP, #4
0x274C	0x4770    BX	LR
0x274E	0xBF00    NOP
0x2750	0x01904221  	SPI_Ethernet_CS+0
0x2754	0x01C82000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_getByte
_SPI_Ethernet_memcmp:
;__Lib_EthEnc28j60.c, 2572 :: 		
0x2500	0xB089    SUB	SP, SP, #36
0x2502	0xF8CDE000  STR	LR, [SP, #0]
0x2506	0xF8AD0008  STRH	R0, [SP, #8]
0x250A	0x9103    STR	R1, [SP, #12]
0x250C	0xF88D2010  STRB	R2, [SP, #16]
;__Lib_EthEnc28j60.c, 2579 :: 		
0x2510	0xAB01    ADD	R3, SP, #4
0x2512	0x9308    STR	R3, [SP, #32]
0x2514	0x9307    STR	R3, [SP, #28]
0x2516	0x2000    MOVS	R0, #0
0x2518	0xF7FEFDB4  BL	_SPI_Ethernet_readReg+0
0x251C	0x9B07    LDR	R3, [SP, #28]
0x251E	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 2580 :: 		
0x2520	0x9B08    LDR	R3, [SP, #32]
0x2522	0x1C5B    ADDS	R3, R3, #1
0x2524	0x9307    STR	R3, [SP, #28]
0x2526	0x2001    MOVS	R0, #1
0x2528	0xF7FEFDAC  BL	_SPI_Ethernet_readReg+0
0x252C	0x9B07    LDR	R3, [SP, #28]
0x252E	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 2581 :: 		
0x2530	0xF8BD1008  LDRH	R1, [SP, #8]
0x2534	0x2000    MOVS	R0, #0
0x2536	0xF000FECB  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 2583 :: 		
0x253A	0x2400    MOVS	R4, #0
0x253C	0xB264    SXTB	R4, R4
0x253E	0x4B18    LDR	R3, [PC, #96]
0x2540	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 2584 :: 		
0x2542	0x203A    MOVS	R0, #58
0x2544	0x4C17    LDR	R4, [PC, #92]
0x2546	0x6824    LDR	R4, [R4, #0]
0x2548	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2585 :: 		
L_SPI_Ethernet_memcmp253:
0x254A	0xF89D3010  LDRB	R3, [SP, #16]
0x254E	0xB18B    CBZ	R3, L_SPI_Ethernet_memcmp254
;__Lib_EthEnc28j60.c, 2587 :: 		
0x2550	0x2000    MOVS	R0, #0
0x2552	0x4C14    LDR	R4, [PC, #80]
0x2554	0x6824    LDR	R4, [R4, #0]
0x2556	0x47A0    BLX	R4
0x2558	0x9B03    LDR	R3, [SP, #12]
0x255A	0x781B    LDRB	R3, [R3, #0]
0x255C	0x4298    CMP	R0, R3
0x255E	0xD000    BEQ	L_SPI_Ethernet_memcmp255
;__Lib_EthEnc28j60.c, 2589 :: 		
0x2560	0xE008    B	L_SPI_Ethernet_memcmp254
;__Lib_EthEnc28j60.c, 2590 :: 		
L_SPI_Ethernet_memcmp255:
;__Lib_EthEnc28j60.c, 2591 :: 		
0x2562	0x9B03    LDR	R3, [SP, #12]
0x2564	0x1C5B    ADDS	R3, R3, #1
0x2566	0x9303    STR	R3, [SP, #12]
;__Lib_EthEnc28j60.c, 2592 :: 		
0x2568	0xF89D3010  LDRB	R3, [SP, #16]
0x256C	0x1E5B    SUBS	R3, R3, #1
0x256E	0xF88D3010  STRB	R3, [SP, #16]
;__Lib_EthEnc28j60.c, 2593 :: 		
0x2572	0xE7EA    B	L_SPI_Ethernet_memcmp253
L_SPI_Ethernet_memcmp254:
;__Lib_EthEnc28j60.c, 2594 :: 		
0x2574	0xF000FA74  BL	_Delay_1us+0
0x2578	0xF000FA72  BL	_Delay_1us+0
0x257C	0xF000FA70  BL	_Delay_1us+0
0x2580	0x2401    MOVS	R4, #1
0x2582	0xB264    SXTB	R4, R4
0x2584	0x4B06    LDR	R3, [PC, #24]
0x2586	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 2595 :: 		
0x2588	0xF8BD1004  LDRH	R1, [SP, #4]
0x258C	0x2000    MOVS	R0, #0
0x258E	0xF000FE9F  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 2596 :: 		
0x2592	0xF89D0010  LDRB	R0, [SP, #16]
;__Lib_EthEnc28j60.c, 2597 :: 		
L_end_SPI_Ethernet_memcmp:
0x2596	0xF8DDE000  LDR	LR, [SP, #0]
0x259A	0xB009    ADD	SP, SP, #36
0x259C	0x4770    BX	LR
0x259E	0xBF00    NOP
0x25A0	0x01904221  	SPI_Ethernet_CS+0
0x25A4	0x01C82000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_memcmp
_SPI_Ethernet_doARP:
;__Lib_EthEnc28j60.c, 917 :: 		
0x25A8	0xB083    SUB	SP, SP, #12
0x25AA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_EthEnc28j60.c, 919 :: 		
0x25AE	0xF64110C4  MOVW	R0, #6596
0x25B2	0xF7FEFB91  BL	_SPI_Ethernet_readMem+0
0x25B6	0xF88D0008  STRB	R0, [SP, #8]
0x25BA	0xE06F    B	L_SPI_Ethernet_doARP46
;__Lib_EthEnc28j60.c, 921 :: 		
L_SPI_Ethernet_doARP48:
;__Lib_EthEnc28j60.c, 925 :: 		
0x25BC	0x2204    MOVS	R2, #4
0x25BE	0x493D    LDR	R1, [PC, #244]
0x25C0	0xF64110D5  MOVW	R0, #6613
0x25C4	0xF7FFFF9C  BL	_SPI_Ethernet_memcmp+0
0x25C8	0xBB38    CBNZ	R0, L_SPI_Ethernet_doARP49
;__Lib_EthEnc28j60.c, 927 :: 		
0x25CA	0x2102    MOVS	R1, #2
0x25CC	0xF64110C4  MOVW	R0, #6596
0x25D0	0xF7FEFB48  BL	_SPI_Ethernet_writeMem+0
;__Lib_EthEnc28j60.c, 928 :: 		
0x25D4	0xF7FEFDA4  BL	_SPI_Ethernet_MACswap+0
;__Lib_EthEnc28j60.c, 931 :: 		
0x25D8	0x2300    MOVS	R3, #0
0x25DA	0xF64112D5  MOVW	R2, #6613
0x25DE	0xF64111CF  MOVW	R1, #6607
0x25E2	0xF64110CB  MOVW	R0, #6603
0x25E6	0xF000F8CF  BL	_SPI_Ethernet_RAMcopy+0
;__Lib_EthEnc28j60.c, 932 :: 		
0x25EA	0x2204    MOVS	R2, #4
0x25EC	0x4931    LDR	R1, [PC, #196]
0x25EE	0xF64110CB  MOVW	R0, #6603
0x25F2	0xF7FEFA1D  BL	_SPI_Ethernet_memcpy+0
;__Lib_EthEnc28j60.c, 934 :: 		
0x25F6	0x2300    MOVS	R3, #0
0x25F8	0xF64112CF  MOVW	R2, #6607
0x25FC	0xF64111CB  MOVW	R1, #6603
0x2600	0xF64110C5  MOVW	R0, #6597
0x2604	0xF000F8C0  BL	_SPI_Ethernet_RAMcopy+0
;__Lib_EthEnc28j60.c, 935 :: 		
0x2608	0x2206    MOVS	R2, #6
0x260A	0x492B    LDR	R1, [PC, #172]
0x260C	0xF64110C5  MOVW	R0, #6597
0x2610	0xF7FEFA0E  BL	_SPI_Ethernet_memcpy+0
;__Lib_EthEnc28j60.c, 937 :: 		
0x2614	0x203C    MOVS	R0, #60
0x2616	0xF7FFFE99  BL	_SPI_Ethernet_TXpacket+0
;__Lib_EthEnc28j60.c, 938 :: 		
L_SPI_Ethernet_doARP49:
;__Lib_EthEnc28j60.c, 939 :: 		
0x261A	0xE046    B	L_SPI_Ethernet_doARP47
;__Lib_EthEnc28j60.c, 941 :: 		
L_SPI_Ethernet_doARP50:
;__Lib_EthEnc28j60.c, 945 :: 		
0x261C	0x2206    MOVS	R2, #6
0x261E	0x4926    LDR	R1, [PC, #152]
0x2620	0xF64110AF  MOVW	R0, #6575
0x2624	0xF7FFFF6C  BL	_SPI_Ethernet_memcmp+0
;__Lib_EthEnc28j60.c, 946 :: 		
0x2628	0x2800    CMP	R0, #0
0x262A	0xD136    BNE	L__SPI_Ethernet_doARP293
0x262C	0x4823    LDR	R0, [PC, #140]
0x262E	0x6800    LDR	R0, [R0, #0]
0x2630	0x2204    MOVS	R2, #4
0x2632	0x4601    MOV	R1, R0
0x2634	0xF64110CB  MOVW	R0, #6603
0x2638	0xF7FFFF62  BL	_SPI_Ethernet_memcmp+0
0x263C	0x2800    CMP	R0, #0
0x263E	0xD12C    BNE	L__SPI_Ethernet_doARP292
L__SPI_Ethernet_doARP291:
;__Lib_EthEnc28j60.c, 953 :: 		
0x2640	0x481F    LDR	R0, [PC, #124]
0x2642	0x9001    STR	R0, [SP, #4]
0x2644	0x8801    LDRH	R1, [R0, #0]
0x2646	0x2014    MOVS	R0, #20
0x2648	0x4341    MULS	R1, R0, R1
0x264A	0x481E    LDR	R0, [PC, #120]
0x264C	0x1840    ADDS	R0, R0, R1
0x264E	0x300C    ADDS	R0, #12
0x2650	0x2206    MOVS	R2, #6
0x2652	0xF64111C5  MOVW	R1, #6597
0x2656	0xF7FEFDC1  BL	_SPI_Ethernet_getBytes+0
;__Lib_EthEnc28j60.c, 955 :: 		
0x265A	0x4818    LDR	R0, [PC, #96]
0x265C	0x6802    LDR	R2, [R0, #0]
0x265E	0x4818    LDR	R0, [PC, #96]
0x2660	0x8801    LDRH	R1, [R0, #0]
0x2662	0x2014    MOVS	R0, #20
0x2664	0x4341    MULS	R1, R0, R1
0x2666	0x4817    LDR	R0, [PC, #92]
0x2668	0x1840    ADDS	R0, R0, R1
0x266A	0x3008    ADDS	R0, #8
0x266C	0x4611    MOV	R1, R2
0x266E	0x2204    MOVS	R2, #4
0x2670	0xB212    SXTH	R2, R2
0x2672	0xF000FF7D  BL	_memcpy+0
;__Lib_EthEnc28j60.c, 958 :: 		
0x2676	0x4812    LDR	R0, [PC, #72]
0x2678	0x8801    LDRH	R1, [R0, #0]
0x267A	0x2014    MOVS	R0, #20
0x267C	0x4341    MULS	R1, R0, R1
0x267E	0x4811    LDR	R0, [PC, #68]
0x2680	0x1841    ADDS	R1, R0, R1
0x2682	0x2001    MOVS	R0, #1
0x2684	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 961 :: 		
0x2686	0x9801    LDR	R0, [SP, #4]
0x2688	0x8801    LDRH	R1, [R0, #0]
0x268A	0x2014    MOVS	R0, #20
0x268C	0x4341    MULS	R1, R0, R1
0x268E	0x480D    LDR	R0, [PC, #52]
0x2690	0x1840    ADDS	R0, R0, R1
0x2692	0x1D01    ADDS	R1, R0, #4
0x2694	0x480C    LDR	R0, [PC, #48]
0x2696	0x6800    LDR	R0, [R0, #0]
0x2698	0x6008    STR	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 946 :: 		
L__SPI_Ethernet_doARP293:
L__SPI_Ethernet_doARP292:
;__Lib_EthEnc28j60.c, 963 :: 		
0x269A	0xE006    B	L_SPI_Ethernet_doARP47
;__Lib_EthEnc28j60.c, 964 :: 		
L_SPI_Ethernet_doARP46:
0x269C	0xF89D0008  LDRB	R0, [SP, #8]
0x26A0	0x2801    CMP	R0, #1
0x26A2	0xF43FAF8B  BEQ	L_SPI_Ethernet_doARP48
0x26A6	0x2802    CMP	R0, #2
0x26A8	0xD0B8    BEQ	L_SPI_Ethernet_doARP50
L_SPI_Ethernet_doARP47:
;__Lib_EthEnc28j60.c, 965 :: 		
L_end_SPI_Ethernet_doARP:
0x26AA	0xF8DDE000  LDR	LR, [SP, #0]
0x26AE	0xB003    ADD	SP, SP, #12
0x26B0	0x4770    BX	LR
0x26B2	0xBF00    NOP
0x26B4	0x01CC2000  	_SPI_Ethernet_ipAddr+0
0x26B8	0x01D02000  	_SPI_Ethernet_macAddr+0
0x26BC	0x01D82000  	__Lib_EthEnc28j60_ipr+0
0x26C0	0x00B82000  	__Lib_EthEnc28j60_freeSlot+0
0x26C4	0x01DC2000  	_SPI_Ethernet_arpCache+0
0x26C8	0x00BC2000  	_SPI_Ethernet_UserTimerSec+0
; end of _SPI_Ethernet_doARP
_SPI_Ethernet_MACswap:
;__Lib_EthEnc28j60.c, 2373 :: 		
0x1120	0xB081    SUB	SP, SP, #4
0x1122	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_EthEnc28j60.c, 2375 :: 		
0x1126	0x2300    MOVS	R3, #0
0x1128	0xF64112AF  MOVW	R2, #6575
0x112C	0xF64111BB  MOVW	R1, #6587
0x1130	0xF64110B5  MOVW	R0, #6581
0x1134	0xF001FB28  BL	_SPI_Ethernet_RAMcopy+0
;__Lib_EthEnc28j60.c, 2376 :: 		
0x1138	0x2206    MOVS	R2, #6
0x113A	0x4904    LDR	R1, [PC, #16]
0x113C	0xF64110B5  MOVW	R0, #6581
0x1140	0xF7FFFC76  BL	_SPI_Ethernet_memcpy+0
;__Lib_EthEnc28j60.c, 2377 :: 		
L_end_SPI_Ethernet_MACswap:
0x1144	0xF8DDE000  LDR	LR, [SP, #0]
0x1148	0xB001    ADD	SP, SP, #4
0x114A	0x4770    BX	LR
0x114C	0x01D02000  	_SPI_Ethernet_macAddr+0
; end of _SPI_Ethernet_MACswap
_SPI_Ethernet_memcpy:
;__Lib_EthEnc28j60.c, 2610 :: 		
; addr start address is: 0 (R0)
0x0A30	0xB083    SUB	SP, SP, #12
0x0A32	0xF8CDE000  STR	LR, [SP, #0]
0x0A36	0x9101    STR	R1, [SP, #4]
0x0A38	0xF8AD2008  STRH	R2, [SP, #8]
; addr end address is: 0 (R0)
; addr start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2612 :: 		
0x0A3C	0xB281    UXTH	R1, R0
; addr end address is: 0 (R0)
0x0A3E	0x2002    MOVS	R0, #2
0x0A40	0xF002FC46  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 2614 :: 		
0x0A44	0x2400    MOVS	R4, #0
0x0A46	0xB264    SXTB	R4, R4
0x0A48	0x4B13    LDR	R3, [PC, #76]
0x0A4A	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 2615 :: 		
0x0A4C	0x207A    MOVS	R0, #122
0x0A4E	0x4C13    LDR	R4, [PC, #76]
0x0A50	0x6824    LDR	R4, [R4, #0]
0x0A52	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2616 :: 		
L_SPI_Ethernet_memcpy256:
0x0A54	0xF8BD3008  LDRH	R3, [SP, #8]
0x0A58	0xB17B    CBZ	R3, L_SPI_Ethernet_memcpy257
;__Lib_EthEnc28j60.c, 2618 :: 		
0x0A5A	0x9B01    LDR	R3, [SP, #4]
0x0A5C	0x781B    LDRB	R3, [R3, #0]
0x0A5E	0xB2DC    UXTB	R4, R3
0x0A60	0xB2A0    UXTH	R0, R4
0x0A62	0x4C0E    LDR	R4, [PC, #56]
0x0A64	0x6824    LDR	R4, [R4, #0]
0x0A66	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2619 :: 		
0x0A68	0x9B01    LDR	R3, [SP, #4]
0x0A6A	0x1C5B    ADDS	R3, R3, #1
0x0A6C	0x9301    STR	R3, [SP, #4]
;__Lib_EthEnc28j60.c, 2620 :: 		
0x0A6E	0xF8BD3008  LDRH	R3, [SP, #8]
0x0A72	0x1E5B    SUBS	R3, R3, #1
0x0A74	0xF8AD3008  STRH	R3, [SP, #8]
;__Lib_EthEnc28j60.c, 2621 :: 		
0x0A78	0xE7EC    B	L_SPI_Ethernet_memcpy256
L_SPI_Ethernet_memcpy257:
;__Lib_EthEnc28j60.c, 2622 :: 		
0x0A7A	0xF001FFF1  BL	_Delay_1us+0
0x0A7E	0xF001FFEF  BL	_Delay_1us+0
0x0A82	0xF001FFED  BL	_Delay_1us+0
0x0A86	0x2401    MOVS	R4, #1
0x0A88	0xB264    SXTB	R4, R4
0x0A8A	0x4B03    LDR	R3, [PC, #12]
0x0A8C	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 2623 :: 		
L_end_SPI_Ethernet_memcpy:
0x0A8E	0xF8DDE000  LDR	LR, [SP, #0]
0x0A92	0xB003    ADD	SP, SP, #12
0x0A94	0x4770    BX	LR
0x0A96	0xBF00    NOP
0x0A98	0x01904221  	SPI_Ethernet_CS+0
0x0A9C	0x01C82000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_memcpy
_SPI_Ethernet_TXpacket:
;__Lib_EthEnc28j60.c, 2401 :: 		
0x234C	0xB084    SUB	SP, SP, #16
0x234E	0xF8CDE000  STR	LR, [SP, #0]
0x2352	0xF8AD000C  STRH	R0, [SP, #12]
;__Lib_EthEnc28j60.c, 2405 :: 		
0x2356	0x2100    MOVS	R1, #0
0x2358	0xF64110AE  MOVW	R0, #6574
0x235C	0xF7FEFC82  BL	_SPI_Ethernet_writeMem+0
;__Lib_EthEnc28j60.c, 2407 :: 		
0x2360	0xF8BD200C  LDRH	R2, [SP, #12]
0x2364	0xF64111AE  MOVW	R1, #6574
0x2368	0x1851    ADDS	R1, R2, R1
0x236A	0xF8AD100C  STRH	R1, [SP, #12]
;__Lib_EthEnc28j60.c, 2410 :: 		
0x236E	0x2006    MOVS	R0, #6
0x2370	0xF000FFAE  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 2414 :: 		
0x2374	0x2180    MOVS	R1, #128
0x2376	0x201F    MOVS	R0, #31
0x2378	0xF000FF82  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 2415 :: 		
0x237C	0x2180    MOVS	R1, #128
0x237E	0x201F    MOVS	R0, #31
0x2380	0xF001F8CE  BL	_SPI_Ethernet_clearBitReg+0
;__Lib_EthEnc28j60.c, 2418 :: 		
0x2384	0x4956    LDR	R1, [PC, #344]
0x2386	0x8809    LDRH	R1, [R1, #0]
0x2388	0x2905    CMP	R1, #5
0x238A	0xD004    BEQ	L__SPI_Ethernet_TXpacket280
0x238C	0x4954    LDR	R1, [PC, #336]
0x238E	0x8809    LDRH	R1, [R1, #0]
0x2390	0x2907    CMP	R1, #7
0x2392	0xD000    BEQ	L__SPI_Ethernet_TXpacket279
0x2394	0xE003    B	L_SPI_Ethernet_TXpacket226
L__SPI_Ethernet_TXpacket280:
L__SPI_Ethernet_TXpacket279:
;__Lib_EthEnc28j60.c, 2419 :: 		
0x2396	0x210A    MOVS	R1, #10
0x2398	0x201C    MOVS	R0, #28
0x239A	0xF001F8C1  BL	_SPI_Ethernet_clearBitReg+0
L_SPI_Ethernet_TXpacket226:
;__Lib_EthEnc28j60.c, 2421 :: 		
0x239E	0x2108    MOVS	R1, #8
0x23A0	0x201F    MOVS	R0, #31
0x23A2	0xF000FF6D  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 2425 :: 		
0x23A6	0x494E    LDR	R1, [PC, #312]
0x23A8	0x8809    LDRH	R1, [R1, #0]
0x23AA	0x2905    CMP	R1, #5
0x23AC	0xD004    BEQ	L__SPI_Ethernet_TXpacket282
0x23AE	0x494C    LDR	R1, [PC, #304]
0x23B0	0x8809    LDRH	R1, [R1, #0]
0x23B2	0x2907    CMP	R1, #7
0x23B4	0xD000    BEQ	L__SPI_Ethernet_TXpacket281
0x23B6	0xE07A    B	L_SPI_Ethernet_TXpacket229
L__SPI_Ethernet_TXpacket282:
L__SPI_Ethernet_TXpacket281:
;__Lib_EthEnc28j60.c, 2427 :: 		
0x23B8	0xF2400100  MOVW	R1, #0
0x23BC	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_EthEnc28j60.c, 2429 :: 		
L_SPI_Ethernet_TXpacket230:
0x23C0	0x201C    MOVS	R0, #28
0x23C2	0xF7FEFE5F  BL	_SPI_Ethernet_readReg+0
0x23C6	0xF000010A  AND	R1, R0, #10
0x23CA	0xB2C9    UXTB	R1, R1
0x23CC	0xB949    CBNZ	R1, L__SPI_Ethernet_TXpacket284
0x23CE	0xF8BD1008  LDRH	R1, [SP, #8]
0x23D2	0x1C49    ADDS	R1, R1, #1
0x23D4	0xB289    UXTH	R1, R1
0x23D6	0xF8AD1008  STRH	R1, [SP, #8]
0x23DA	0xF5B17F7A  CMP	R1, #1000
0x23DE	0xD200    BCS	L__SPI_Ethernet_TXpacket283
L__SPI_Ethernet_TXpacket276:
;__Lib_EthEnc28j60.c, 2430 :: 		
0x23E0	0xE7EE    B	L_SPI_Ethernet_TXpacket230
;__Lib_EthEnc28j60.c, 2429 :: 		
L__SPI_Ethernet_TXpacket284:
L__SPI_Ethernet_TXpacket283:
;__Lib_EthEnc28j60.c, 2432 :: 		
0x23E2	0x201C    MOVS	R0, #28
0x23E4	0xF7FEFE4E  BL	_SPI_Ethernet_readReg+0
0x23E8	0xF0000102  AND	R1, R0, #2
0x23EC	0xB2C9    UXTB	R1, R1
0x23EE	0xB929    CBNZ	R1, L__SPI_Ethernet_TXpacket286
0x23F0	0xF8BD1008  LDRH	R1, [SP, #8]
0x23F4	0xF5B17F7A  CMP	R1, #1000
0x23F8	0xD200    BCS	L__SPI_Ethernet_TXpacket285
0x23FA	0xE057    B	L_SPI_Ethernet_TXpacket236
L__SPI_Ethernet_TXpacket286:
L__SPI_Ethernet_TXpacket285:
;__Lib_EthEnc28j60.c, 2439 :: 		
0x23FC	0x2108    MOVS	R1, #8
0x23FE	0x201F    MOVS	R0, #31
0x2400	0xF001F88E  BL	_SPI_Ethernet_clearBitReg+0
;__Lib_EthEnc28j60.c, 2454 :: 		
0x2404	0xF8BD100C  LDRH	R1, [SP, #12]
0x2408	0x1D09    ADDS	R1, R1, #4
0x240A	0xB288    UXTH	R0, R1
0x240C	0xF7FEFC64  BL	_SPI_Ethernet_readMem+0
0x2410	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_EthEnc28j60.c, 2459 :: 		
0x2414	0x2100    MOVS	R1, #0
0x2416	0xF8AD1004  STRH	R1, [SP, #4]
L_SPI_Ethernet_TXpacket237:
0x241A	0xF8BD1004  LDRH	R1, [SP, #4]
0x241E	0x2910    CMP	R1, #16
0x2420	0xD244    BCS	L_SPI_Ethernet_TXpacket238
;__Lib_EthEnc28j60.c, 2461 :: 		
0x2422	0x201C    MOVS	R0, #28
0x2424	0xF7FEFE2E  BL	_SPI_Ethernet_readReg+0
0x2428	0xF0000102  AND	R1, R0, #2
0x242C	0xB2C9    UXTB	R1, R1
0x242E	0x2900    CMP	R1, #0
0x2430	0xD035    BEQ	L__SPI_Ethernet_TXpacket290
0x2432	0xF89D2006  LDRB	R2, [SP, #6]
0x2436	0xF3C21140  UBFX	R1, R2, #5, #1
0x243A	0xB381    CBZ	R1, L__SPI_Ethernet_TXpacket289
L__SPI_Ethernet_TXpacket274:
;__Lib_EthEnc28j60.c, 2464 :: 		
0x243C	0x2180    MOVS	R1, #128
0x243E	0x201F    MOVS	R0, #31
0x2440	0xF000FF1E  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 2465 :: 		
0x2444	0x2180    MOVS	R1, #128
0x2446	0x201F    MOVS	R0, #31
0x2448	0xF001F86A  BL	_SPI_Ethernet_clearBitReg+0
;__Lib_EthEnc28j60.c, 2466 :: 		
0x244C	0x210A    MOVS	R1, #10
0x244E	0x201C    MOVS	R0, #28
0x2450	0xF001F866  BL	_SPI_Ethernet_clearBitReg+0
;__Lib_EthEnc28j60.c, 2470 :: 		
0x2454	0x2108    MOVS	R1, #8
0x2456	0x201F    MOVS	R0, #31
0x2458	0xF000FF12  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 2472 :: 		
0x245C	0x2100    MOVS	R1, #0
0x245E	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_EthEnc28j60.c, 2474 :: 		
L_SPI_Ethernet_TXpacket243:
0x2462	0x201C    MOVS	R0, #28
0x2464	0xF7FEFE0E  BL	_SPI_Ethernet_readReg+0
0x2468	0xF000010A  AND	R1, R0, #10
0x246C	0xB2C9    UXTB	R1, R1
0x246E	0xB949    CBNZ	R1, L__SPI_Ethernet_TXpacket288
0x2470	0xF8BD1008  LDRH	R1, [SP, #8]
0x2474	0x1C49    ADDS	R1, R1, #1
0x2476	0xB289    UXTH	R1, R1
0x2478	0xF8AD1008  STRH	R1, [SP, #8]
0x247C	0xF5B17F7A  CMP	R1, #1000
0x2480	0xD200    BCS	L__SPI_Ethernet_TXpacket287
L__SPI_Ethernet_TXpacket273:
;__Lib_EthEnc28j60.c, 2475 :: 		
0x2482	0xE7EE    B	L_SPI_Ethernet_TXpacket243
;__Lib_EthEnc28j60.c, 2474 :: 		
L__SPI_Ethernet_TXpacket288:
L__SPI_Ethernet_TXpacket287:
;__Lib_EthEnc28j60.c, 2478 :: 		
0x2484	0x2108    MOVS	R1, #8
0x2486	0x201F    MOVS	R0, #31
0x2488	0xF001F84A  BL	_SPI_Ethernet_clearBitReg+0
;__Lib_EthEnc28j60.c, 2481 :: 		
0x248C	0xF8BD100C  LDRH	R1, [SP, #12]
0x2490	0x1D09    ADDS	R1, R1, #4
0x2492	0xB288    UXTH	R0, R1
0x2494	0xF7FEFC20  BL	_SPI_Ethernet_readMem+0
0x2498	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_EthEnc28j60.c, 2483 :: 		
0x249C	0xE000    B	L_SPI_Ethernet_TXpacket247
;__Lib_EthEnc28j60.c, 2461 :: 		
L__SPI_Ethernet_TXpacket290:
L__SPI_Ethernet_TXpacket289:
;__Lib_EthEnc28j60.c, 2486 :: 		
0x249E	0xE005    B	L_SPI_Ethernet_TXpacket238
;__Lib_EthEnc28j60.c, 2487 :: 		
L_SPI_Ethernet_TXpacket247:
;__Lib_EthEnc28j60.c, 2459 :: 		
0x24A0	0xF8BD1004  LDRH	R1, [SP, #4]
0x24A4	0x1C49    ADDS	R1, R1, #1
0x24A6	0xF8AD1004  STRH	R1, [SP, #4]
;__Lib_EthEnc28j60.c, 2488 :: 		
0x24AA	0xE7B6    B	L_SPI_Ethernet_TXpacket237
L_SPI_Ethernet_TXpacket238:
;__Lib_EthEnc28j60.c, 2492 :: 		
L_SPI_Ethernet_TXpacket236:
;__Lib_EthEnc28j60.c, 2493 :: 		
0x24AC	0xE007    B	L_SPI_Ethernet_TXpacket248
L_SPI_Ethernet_TXpacket229:
;__Lib_EthEnc28j60.c, 2495 :: 		
L_SPI_Ethernet_TXpacket249:
0x24AE	0x201F    MOVS	R0, #31
0x24B0	0xF7FEFDE8  BL	_SPI_Ethernet_readReg+0
0x24B4	0xF0000108  AND	R1, R0, #8
0x24B8	0xB2C9    UXTB	R1, R1
0x24BA	0xB101    CBZ	R1, L_SPI_Ethernet_TXpacket250
;__Lib_EthEnc28j60.c, 2496 :: 		
0x24BC	0xE7F7    B	L_SPI_Ethernet_TXpacket249
L_SPI_Ethernet_TXpacket250:
L_SPI_Ethernet_TXpacket248:
;__Lib_EthEnc28j60.c, 2499 :: 		
0x24BE	0x201D    MOVS	R0, #29
0x24C0	0xF7FEFDE0  BL	_SPI_Ethernet_readReg+0
0x24C4	0xF0000106  AND	R1, R0, #6
0x24C8	0xB2C9    UXTB	R1, R1
0x24CA	0xB111    CBZ	R1, L_SPI_Ethernet_TXpacket251
; ?FLOC___SPI_Ethernet_TXpacket?T722 start address is: 0 (R0)
0x24CC	0x2000    MOVS	R0, #0
0x24CE	0xB240    SXTB	R0, R0
; ?FLOC___SPI_Ethernet_TXpacket?T722 end address is: 0 (R0)
0x24D0	0xE001    B	L_SPI_Ethernet_TXpacket252
L_SPI_Ethernet_TXpacket251:
; ?FLOC___SPI_Ethernet_TXpacket?T722 start address is: 0 (R0)
0x24D2	0x2001    MOVS	R0, #1
0x24D4	0xB240    SXTB	R0, R0
; ?FLOC___SPI_Ethernet_TXpacket?T722 end address is: 0 (R0)
L_SPI_Ethernet_TXpacket252:
; ?FLOC___SPI_Ethernet_TXpacket?T722 start address is: 0 (R0)
0x24D6	0xB280    UXTH	R0, R0
; ?FLOC___SPI_Ethernet_TXpacket?T722 end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2559 :: 		
L_end_SPI_Ethernet_TXpacket:
0x24D8	0xF8DDE000  LDR	LR, [SP, #0]
0x24DC	0xB004    ADD	SP, SP, #16
0x24DE	0x4770    BX	LR
0x24E0	0x00E22000  	__Lib_EthEnc28j60_enc_hwRev+0
; end of _SPI_Ethernet_TXpacket
_SPI_Ethernet_getBytes:
;__Lib_EthEnc28j60.c, 527 :: 		
; addr start address is: 4 (R1)
0x11DC	0xB083    SUB	SP, SP, #12
0x11DE	0xF8CDE000  STR	LR, [SP, #0]
0x11E2	0x9001    STR	R0, [SP, #4]
0x11E4	0xB288    UXTH	R0, R1
0x11E6	0xF8AD2008  STRH	R2, [SP, #8]
; addr end address is: 4 (R1)
; addr start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 529 :: 		
0x11EA	0xF64F73FF  MOVW	R3, #65535
0x11EE	0x4298    CMP	R0, R3
0x11F0	0xD003    BEQ	L_SPI_Ethernet_getBytes13
;__Lib_EthEnc28j60.c, 531 :: 		
0x11F2	0xB281    UXTH	R1, R0
; addr end address is: 0 (R0)
0x11F4	0x2000    MOVS	R0, #0
0x11F6	0xF002F86B  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 532 :: 		
L_SPI_Ethernet_getBytes13:
;__Lib_EthEnc28j60.c, 534 :: 		
0x11FA	0x2400    MOVS	R4, #0
0x11FC	0xB264    SXTB	R4, R4
0x11FE	0x4B13    LDR	R3, [PC, #76]
0x1200	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 535 :: 		
0x1202	0x203A    MOVS	R0, #58
0x1204	0x4C12    LDR	R4, [PC, #72]
0x1206	0x6824    LDR	R4, [R4, #0]
0x1208	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 536 :: 		
L_SPI_Ethernet_getBytes14:
0x120A	0xF8BD4008  LDRH	R4, [SP, #8]
0x120E	0xF8BD3008  LDRH	R3, [SP, #8]
0x1212	0x1E5B    SUBS	R3, R3, #1
0x1214	0xF8AD3008  STRH	R3, [SP, #8]
0x1218	0xB14C    CBZ	R4, L_SPI_Ethernet_getBytes15
;__Lib_EthEnc28j60.c, 538 :: 		
0x121A	0x2000    MOVS	R0, #0
0x121C	0x4C0C    LDR	R4, [PC, #48]
0x121E	0x6824    LDR	R4, [R4, #0]
0x1220	0x47A0    BLX	R4
0x1222	0x9B01    LDR	R3, [SP, #4]
0x1224	0x7018    STRB	R0, [R3, #0]
0x1226	0x9B01    LDR	R3, [SP, #4]
0x1228	0x1C5B    ADDS	R3, R3, #1
0x122A	0x9301    STR	R3, [SP, #4]
;__Lib_EthEnc28j60.c, 539 :: 		
0x122C	0xE7ED    B	L_SPI_Ethernet_getBytes14
L_SPI_Ethernet_getBytes15:
;__Lib_EthEnc28j60.c, 540 :: 		
0x122E	0xF001FC17  BL	_Delay_1us+0
0x1232	0xF001FC15  BL	_Delay_1us+0
0x1236	0xF001FC13  BL	_Delay_1us+0
0x123A	0x2401    MOVS	R4, #1
0x123C	0xB264    SXTB	R4, R4
0x123E	0x4B03    LDR	R3, [PC, #12]
0x1240	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 541 :: 		
L_end_SPI_Ethernet_getBytes:
0x1242	0xF8DDE000  LDR	LR, [SP, #0]
0x1246	0xB003    ADD	SP, SP, #12
0x1248	0x4770    BX	LR
0x124A	0xBF00    NOP
0x124C	0x01904221  	SPI_Ethernet_CS+0
0x1250	0x01C82000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_getBytes
_SPI_Ethernet_IPswap:
;__Lib_EthEnc28j60.c, 2387 :: 		
0x2758	0xB081    SUB	SP, SP, #4
0x275A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_EthEnc28j60.c, 2389 :: 		
0x275E	0x2300    MOVS	R3, #0
0x2760	0xF64112CD  MOVW	R2, #6605
0x2764	0xF64111CD  MOVW	R1, #6605
0x2768	0xF64110C9  MOVW	R0, #6601
0x276C	0xF000F80C  BL	_SPI_Ethernet_RAMcopy+0
;__Lib_EthEnc28j60.c, 2390 :: 		
0x2770	0x2204    MOVS	R2, #4
0x2772	0x4904    LDR	R1, [PC, #16]
0x2774	0xF64110C9  MOVW	R0, #6601
0x2778	0xF7FEF95A  BL	_SPI_Ethernet_memcpy+0
;__Lib_EthEnc28j60.c, 2391 :: 		
L_end_SPI_Ethernet_IPswap:
0x277C	0xF8DDE000  LDR	LR, [SP, #0]
0x2780	0xB001    ADD	SP, SP, #4
0x2782	0x4770    BX	LR
0x2784	0x01CC2000  	_SPI_Ethernet_ipAddr+0
; end of _SPI_Ethernet_IPswap
_SPI_Ethernet_writeMemory:
;__Lib_EthEnc28j60.c, 2637 :: 		
; v1 start address is: 4 (R1)
; addr start address is: 0 (R0)
0x29C4	0xB082    SUB	SP, SP, #8
0x29C6	0xF8CDE000  STR	LR, [SP, #0]
0x29CA	0xF88D2004  STRB	R2, [SP, #4]
; v1 end address is: 4 (R1)
; addr end address is: 0 (R0)
; addr start address is: 0 (R0)
; v1 start address is: 4 (R1)
;__Lib_EthEnc28j60.c, 2639 :: 		
; v1 end address is: 4 (R1)
; addr end address is: 0 (R0)
0x29CE	0xF7FEF949  BL	_SPI_Ethernet_writeMem+0
;__Lib_EthEnc28j60.c, 2640 :: 		
0x29D2	0xF89D0004  LDRB	R0, [SP, #4]
0x29D6	0xF7FEFC3D  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 2641 :: 		
L_end_SPI_Ethernet_writeMemory:
0x29DA	0xF8DDE000  LDR	LR, [SP, #0]
0x29DE	0xB002    ADD	SP, SP, #8
0x29E0	0x4770    BX	LR
; end of _SPI_Ethernet_writeMemory
_SPI_Ethernet_putByte:
;__Lib_EthEnc28j60.c, 2672 :: 		
0x1254	0xB082    SUB	SP, SP, #8
0x1256	0xF8CDE000  STR	LR, [SP, #0]
0x125A	0xF88D0004  STRB	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 2674 :: 		
0x125E	0x2200    MOVS	R2, #0
0x1260	0xB252    SXTB	R2, R2
0x1262	0x490C    LDR	R1, [PC, #48]
0x1264	0x600A    STR	R2, [R1, #0]
;__Lib_EthEnc28j60.c, 2675 :: 		
0x1266	0x207A    MOVS	R0, #122
0x1268	0x4C0B    LDR	R4, [PC, #44]
0x126A	0x6824    LDR	R4, [R4, #0]
0x126C	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2676 :: 		
0x126E	0xF89D0004  LDRB	R0, [SP, #4]
0x1272	0x4C09    LDR	R4, [PC, #36]
0x1274	0x6824    LDR	R4, [R4, #0]
0x1276	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2677 :: 		
0x1278	0xF001FBF2  BL	_Delay_1us+0
0x127C	0xF001FBF0  BL	_Delay_1us+0
0x1280	0xF001FBEE  BL	_Delay_1us+0
0x1284	0x2201    MOVS	R2, #1
0x1286	0xB252    SXTB	R2, R2
0x1288	0x4902    LDR	R1, [PC, #8]
0x128A	0x600A    STR	R2, [R1, #0]
;__Lib_EthEnc28j60.c, 2678 :: 		
L_end_SPI_Ethernet_putByte:
0x128C	0xF8DDE000  LDR	LR, [SP, #0]
0x1290	0xB002    ADD	SP, SP, #8
0x1292	0x4770    BX	LR
0x1294	0x01904221  	SPI_Ethernet_CS+0
0x1298	0x01C82000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_putByte
_SPI_Ethernet_checksum:
;__Lib_EthEnc28j60.c, 2296 :: 		
; l start address is: 4 (R1)
; start start address is: 0 (R0)
0x26CC	0xB082    SUB	SP, SP, #8
0x26CE	0xF8CDE000  STR	LR, [SP, #0]
; l end address is: 4 (R1)
; start end address is: 0 (R0)
; start start address is: 0 (R0)
; l start address is: 4 (R1)
;__Lib_EthEnc28j60.c, 2300 :: 		
0x26D2	0x1842    ADDS	R2, R0, R1
0x26D4	0xB292    UXTH	R2, R2
; l end address is: 4 (R1)
0x26D6	0x1E52    SUBS	R2, R2, #1
; stop start address is: 4 (R1)
0x26D8	0xB291    UXTH	R1, R2
;__Lib_EthEnc28j60.c, 2302 :: 		
0x26DA	0xF8AD1004  STRH	R1, [SP, #4]
; start end address is: 0 (R0)
0x26DE	0xB281    UXTH	R1, R0
0x26E0	0x2010    MOVS	R0, #16
0x26E2	0xF000FDF5  BL	_SPI_Ethernet_writeAddr+0
0x26E6	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_EthEnc28j60.c, 2303 :: 		
; stop end address is: 4 (R1)
0x26EA	0x2012    MOVS	R0, #18
0x26EC	0xF000FDF0  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 2304 :: 		
0x26F0	0x2130    MOVS	R1, #48
0x26F2	0x201F    MOVS	R0, #31
0x26F4	0xF000FDC4  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 2305 :: 		
L_SPI_Ethernet_checksum210:
0x26F8	0x201F    MOVS	R0, #31
0x26FA	0xF7FEFCC3  BL	_SPI_Ethernet_readReg+0
0x26FE	0xF0000220  AND	R2, R0, #32
0x2702	0xB2D2    UXTB	R2, R2
0x2704	0xB102    CBZ	R2, L_SPI_Ethernet_checksum211
0x2706	0xE7F7    B	L_SPI_Ethernet_checksum210
L_SPI_Ethernet_checksum211:
;__Lib_EthEnc28j60.c, 2306 :: 		
L_end_SPI_Ethernet_checksum:
0x2708	0xF8DDE000  LDR	LR, [SP, #0]
0x270C	0xB002    ADD	SP, SP, #8
0x270E	0x4770    BX	LR
; end of _SPI_Ethernet_checksum
_SPI_Ethernet_doUDP:
;__Lib_EthEnc28j60.c, 1365 :: 		
0x28A0	0xB08C    SUB	SP, SP, #48
0x28A2	0xF8CDE000  STR	LR, [SP, #0]
0x28A6	0xF8AD0014  STRH	R0, [SP, #20]
0x28AA	0xF88D1018  STRB	R1, [SP, #24]
0x28AE	0xF8AD201C  STRH	R2, [SP, #28]
;__Lib_EthEnc28j60.c, 1373 :: 		
0x28B2	0xAB03    ADD	R3, SP, #12
0x28B4	0x930B    STR	R3, [SP, #44]
0x28B6	0x1C5B    ADDS	R3, R3, #1
0x28B8	0x930A    STR	R3, [SP, #40]
0x28BA	0xF8BD001C  LDRH	R0, [SP, #28]
0x28BE	0xF7FEFA0B  BL	_SPI_Ethernet_readMem+0
0x28C2	0x9B0A    LDR	R3, [SP, #40]
0x28C4	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 1374 :: 		
0x28C6	0x9B0B    LDR	R3, [SP, #44]
0x28C8	0x930A    STR	R3, [SP, #40]
0x28CA	0xF7FFFF21  BL	_SPI_Ethernet_getByte+0
0x28CE	0x9B0A    LDR	R3, [SP, #40]
0x28D0	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 1377 :: 		
0x28D2	0xF10D030A  ADD	R3, SP, #10
0x28D6	0x930B    STR	R3, [SP, #44]
0x28D8	0x1C5B    ADDS	R3, R3, #1
0x28DA	0x930A    STR	R3, [SP, #40]
0x28DC	0xF7FFFF18  BL	_SPI_Ethernet_getByte+0
0x28E0	0x9B0A    LDR	R3, [SP, #40]
0x28E2	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 1378 :: 		
0x28E4	0x9B0B    LDR	R3, [SP, #44]
0x28E6	0x930A    STR	R3, [SP, #40]
0x28E8	0xF7FFFF12  BL	_SPI_Ethernet_getByte+0
0x28EC	0x9B0A    LDR	R3, [SP, #40]
0x28EE	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 1379 :: 		
0x28F0	0xF8BD300A  LDRH	R3, [SP, #10]
0x28F4	0xB903    CBNZ	R3, L_SPI_Ethernet_doUDP84
;__Lib_EthEnc28j60.c, 1381 :: 		
0x28F6	0xE05F    B	L_end_SPI_Ethernet_doUDP
;__Lib_EthEnc28j60.c, 1382 :: 		
L_SPI_Ethernet_doUDP84:
;__Lib_EthEnc28j60.c, 1385 :: 		
0x28F8	0xF10D030E  ADD	R3, SP, #14
0x28FC	0x930B    STR	R3, [SP, #44]
0x28FE	0x1C5B    ADDS	R3, R3, #1
0x2900	0x930A    STR	R3, [SP, #40]
0x2902	0xF7FFFF05  BL	_SPI_Ethernet_getByte+0
0x2906	0x9B0A    LDR	R3, [SP, #40]
0x2908	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 1386 :: 		
0x290A	0x9B0B    LDR	R3, [SP, #44]
0x290C	0x930A    STR	R3, [SP, #40]
0x290E	0xF7FFFEFF  BL	_SPI_Ethernet_getByte+0
0x2912	0x9B0A    LDR	R3, [SP, #40]
0x2914	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 1389 :: 		
0x2916	0xAB04    ADD	R3, SP, #16
0x2918	0x2204    MOVS	R2, #4
0x291A	0xF64111C9  MOVW	R1, #6601
0x291E	0x4618    MOV	R0, R3
0x2920	0xF7FEFC5C  BL	_SPI_Ethernet_getBytes+0
;__Lib_EthEnc28j60.c, 1392 :: 		
0x2924	0xF8BD301C  LDRH	R3, [SP, #28]
0x2928	0x3308    ADDS	R3, #8
0x292A	0xB299    UXTH	R1, R3
0x292C	0x2002    MOVS	R0, #2
0x292E	0xF000FCCF  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 1401 :: 		
0x2932	0xF8BD3014  LDRH	R3, [SP, #20]
0x2936	0xF203040E  ADDW	R4, R3, #14
0x293A	0xB2A4    UXTH	R4, R4
0x293C	0xF89D3018  LDRB	R3, [SP, #24]
0x2940	0x18E3    ADDS	R3, R4, R3
0x2942	0xB29B    UXTH	R3, R3
0x2944	0x3308    ADDS	R3, #8
0x2946	0xB298    UXTH	R0, R3
0x2948	0xF7FEF9EC  BL	_SPI_Ethernet_setRxReadAddress+0
;__Lib_EthEnc28j60.c, 1409 :: 		
0x294C	0xF8BD300C  LDRH	R3, [SP, #12]
0x2950	0x2B35    CMP	R3, #53
0x2952	0xD102    BNE	L_SPI_Ethernet_doUDP85
;__Lib_EthEnc28j60.c, 1411 :: 		
0x2954	0xF7FEFA24  BL	_SPI_Ethernet_doDNS+0
;__Lib_EthEnc28j60.c, 1412 :: 		
0x2958	0xE02E    B	L_SPI_Ethernet_doUDP86
L_SPI_Ethernet_doUDP85:
;__Lib_EthEnc28j60.c, 1413 :: 		
0x295A	0xF8BD300A  LDRH	R3, [SP, #10]
0x295E	0x2B44    CMP	R3, #68
0x2960	0xD102    BNE	L_SPI_Ethernet_doUDP87
;__Lib_EthEnc28j60.c, 1415 :: 		
0x2962	0xF7FEFACF  BL	_SPI_Ethernet_doDHCP+0
;__Lib_EthEnc28j60.c, 1416 :: 		
0x2966	0xE027    B	L_SPI_Ethernet_doUDP88
L_SPI_Ethernet_doUDP87:
;__Lib_EthEnc28j60.c, 1417 :: 		
0x2968	0x4D15    LDR	R5, [PC, #84]
0x296A	0xF8BD300E  LDRH	R3, [SP, #14]
0x296E	0xF2A30408  SUBW	R4, R3, #8
0x2972	0xAB04    ADD	R3, SP, #16
0x2974	0xF8BD200A  LDRH	R2, [SP, #10]
0x2978	0xF8BD100C  LDRH	R1, [SP, #12]
0x297C	0x4618    MOV	R0, R3
0x297E	0xB2A3    UXTH	R3, R4
0x2980	0xB420    PUSH	(R5)
0x2982	0xF7FFFCBF  BL	_SPI_Ethernet_UserUDP+0
0x2986	0xB001    ADD	SP, SP, #4
0x2988	0xF8AD000E  STRH	R0, [SP, #14]
0x298C	0xB1A0    CBZ	R0, L_SPI_Ethernet_doUDP89
;__Lib_EthEnc28j60.c, 1421 :: 		
0x298E	0xAB01    ADD	R3, SP, #4
0x2990	0x2206    MOVS	R2, #6
0x2992	0xF64111B5  MOVW	R1, #6581
0x2996	0x4618    MOV	R0, R3
0x2998	0xF7FEFC20  BL	_SPI_Ethernet_getBytes+0
;__Lib_EthEnc28j60.c, 1423 :: 		
0x299C	0xF8BD500E  LDRH	R5, [SP, #14]
0x29A0	0xAC04    ADD	R4, SP, #16
0x29A2	0xAB01    ADD	R3, SP, #4
0x29A4	0xF8BD200A  LDRH	R2, [SP, #10]
0x29A8	0x4621    MOV	R1, R4
0x29AA	0x4618    MOV	R0, R3
0x29AC	0xF8BD300C  LDRH	R3, [SP, #12]
0x29B0	0xB420    PUSH	(R5)
0x29B2	0xF7FDFC05  BL	_SPI_Ethernet_sendUDP2+0
0x29B6	0xB001    ADD	SP, SP, #4
;__Lib_EthEnc28j60.c, 1424 :: 		
L_SPI_Ethernet_doUDP89:
L_SPI_Ethernet_doUDP88:
L_SPI_Ethernet_doUDP86:
;__Lib_EthEnc28j60.c, 1425 :: 		
L_end_SPI_Ethernet_doUDP:
0x29B8	0xF8DDE000  LDR	LR, [SP, #0]
0x29BC	0xB00C    ADD	SP, SP, #48
0x29BE	0x4770    BX	LR
0x29C0	0x00DB2000  	__Lib_EthEnc28j60_flags+0
; end of _SPI_Ethernet_doUDP
_SPI_Ethernet_setRxReadAddress:
;__Lib_EthEnc28j60.c, 2906 :: 		
; addr start address is: 0 (R0)
0x0D24	0xB081    SUB	SP, SP, #4
0x0D26	0xF8CDE000  STR	LR, [SP, #0]
; addr end address is: 0 (R0)
; addr start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2908 :: 		
0x0D2A	0xF64111AD  MOVW	R1, #6573
0x0D2E	0x4288    CMP	R0, R1
0x0D30	0xD904    BLS	L__SPI_Ethernet_setRxReadAddress294
;__Lib_EthEnc28j60.c, 2909 :: 		
0x0D32	0xF64111AE  MOVW	R1, #6574
0x0D36	0x1A40    SUB	R0, R0, R1
0x0D38	0xB280    UXTH	R0, R0
; addr end address is: 0 (R0)
0x0D3A	0xE7FF    B	L_SPI_Ethernet_setRxReadAddress266
L__SPI_Ethernet_setRxReadAddress294:
;__Lib_EthEnc28j60.c, 2908 :: 		
;__Lib_EthEnc28j60.c, 2909 :: 		
L_SPI_Ethernet_setRxReadAddress266:
;__Lib_EthEnc28j60.c, 2910 :: 		
; addr start address is: 0 (R0)
0x0D3C	0xB281    UXTH	R1, R0
; addr end address is: 0 (R0)
0x0D3E	0x2000    MOVS	R0, #0
0x0D40	0xF002FAC6  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 2912 :: 		
L_end_SPI_Ethernet_setRxReadAddress:
0x0D44	0xF8DDE000  LDR	LR, [SP, #0]
0x0D48	0xB001    ADD	SP, SP, #4
0x0D4A	0x4770    BX	LR
; end of _SPI_Ethernet_setRxReadAddress
_SPI_Ethernet_doDNS:
;__Lib_EthEnc28j60.c, 2089 :: 		
0x0DA0	0xB086    SUB	SP, SP, #24
0x0DA2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_EthEnc28j60.c, 2096 :: 		
0x0DA6	0xF001FCB3  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2097 :: 		
0x0DAA	0xF001FCB1  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2102 :: 		
0x0DAE	0xA801    ADD	R0, SP, #4
0x0DB0	0x9005    STR	R0, [SP, #20]
0x0DB2	0x1C40    ADDS	R0, R0, #1
0x0DB4	0x9004    STR	R0, [SP, #16]
0x0DB6	0xF001FCAB  BL	_SPI_Ethernet_getByte+0
0x0DBA	0x9904    LDR	R1, [SP, #16]
0x0DBC	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2103 :: 		
0x0DBE	0x9805    LDR	R0, [SP, #20]
0x0DC0	0x9004    STR	R0, [SP, #16]
0x0DC2	0xF001FCA5  BL	_SPI_Ethernet_getByte+0
0x0DC6	0x9904    LDR	R1, [SP, #16]
0x0DC8	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2108 :: 		
0x0DCA	0xF10D0006  ADD	R0, SP, #6
0x0DCE	0x9005    STR	R0, [SP, #20]
0x0DD0	0x1C40    ADDS	R0, R0, #1
0x0DD2	0x9004    STR	R0, [SP, #16]
0x0DD4	0xF001FC9C  BL	_SPI_Ethernet_getByte+0
0x0DD8	0x9904    LDR	R1, [SP, #16]
0x0DDA	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2109 :: 		
0x0DDC	0x9805    LDR	R0, [SP, #20]
0x0DDE	0x9004    STR	R0, [SP, #16]
0x0DE0	0xF001FC96  BL	_SPI_Ethernet_getByte+0
0x0DE4	0x9904    LDR	R1, [SP, #16]
0x0DE6	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2114 :: 		
0x0DE8	0xA802    ADD	R0, SP, #8
0x0DEA	0x9005    STR	R0, [SP, #20]
0x0DEC	0x1C40    ADDS	R0, R0, #1
0x0DEE	0x9004    STR	R0, [SP, #16]
0x0DF0	0xF001FC8E  BL	_SPI_Ethernet_getByte+0
0x0DF4	0x9904    LDR	R1, [SP, #16]
0x0DF6	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2115 :: 		
0x0DF8	0x9805    LDR	R0, [SP, #20]
0x0DFA	0x9004    STR	R0, [SP, #16]
0x0DFC	0xF001FC88  BL	_SPI_Ethernet_getByte+0
0x0E00	0x9904    LDR	R1, [SP, #16]
0x0E02	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2120 :: 		
0x0E04	0xF001FC84  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2121 :: 		
0x0E08	0xF001FC82  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2126 :: 		
0x0E0C	0xF001FC80  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2127 :: 		
0x0E10	0xF001FC7E  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2130 :: 		
L_SPI_Ethernet_doDNS184:
0x0E14	0xF8BD1006  LDRH	R1, [SP, #6]
0x0E18	0xF8BD0006  LDRH	R0, [SP, #6]
0x0E1C	0x1E40    SUBS	R0, R0, #1
0x0E1E	0xF8AD0006  STRH	R0, [SP, #6]
0x0E22	0xB161    CBZ	R1, L_SPI_Ethernet_doDNS185
;__Lib_EthEnc28j60.c, 2133 :: 		
L_SPI_Ethernet_doDNS186:
0x0E24	0xF001FC74  BL	_SPI_Ethernet_getByte+0
0x0E28	0xB100    CBZ	R0, L_SPI_Ethernet_doDNS187
0x0E2A	0xE7FB    B	L_SPI_Ethernet_doDNS186
L_SPI_Ethernet_doDNS187:
;__Lib_EthEnc28j60.c, 2136 :: 		
0x0E2C	0xF001FC70  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2137 :: 		
0x0E30	0xF001FC6E  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2138 :: 		
0x0E34	0xF001FC6C  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2139 :: 		
0x0E38	0xF001FC6A  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2140 :: 		
0x0E3C	0xE7EA    B	L_SPI_Ethernet_doDNS184
L_SPI_Ethernet_doDNS185:
;__Lib_EthEnc28j60.c, 2143 :: 		
L_SPI_Ethernet_doDNS188:
0x0E3E	0xF8BD1008  LDRH	R1, [SP, #8]
0x0E42	0xF8BD0008  LDRH	R0, [SP, #8]
0x0E46	0x1E40    SUBS	R0, R0, #1
0x0E48	0xF8AD0008  STRH	R0, [SP, #8]
0x0E4C	0x2900    CMP	R1, #0
0x0E4E	0xD04D    BEQ	L_SPI_Ethernet_doDNS189
;__Lib_EthEnc28j60.c, 2146 :: 		
0x0E50	0xF001FC5E  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2147 :: 		
0x0E54	0xF001FC5C  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2150 :: 		
0x0E58	0xA803    ADD	R0, SP, #12
0x0E5A	0x9005    STR	R0, [SP, #20]
0x0E5C	0x1C40    ADDS	R0, R0, #1
0x0E5E	0x9004    STR	R0, [SP, #16]
0x0E60	0xF001FC56  BL	_SPI_Ethernet_getByte+0
0x0E64	0x9904    LDR	R1, [SP, #16]
0x0E66	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2151 :: 		
0x0E68	0x9805    LDR	R0, [SP, #20]
0x0E6A	0x9004    STR	R0, [SP, #16]
0x0E6C	0xF001FC50  BL	_SPI_Ethernet_getByte+0
0x0E70	0x9904    LDR	R1, [SP, #16]
0x0E72	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2154 :: 		
0x0E74	0xF001FC4C  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2155 :: 		
0x0E78	0xF001FC4A  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2156 :: 		
0x0E7C	0xF001FC48  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2157 :: 		
0x0E80	0xF001FC46  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2158 :: 		
0x0E84	0xF001FC44  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2159 :: 		
0x0E88	0xF001FC42  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2162 :: 		
0x0E8C	0xF10D000A  ADD	R0, SP, #10
0x0E90	0x9005    STR	R0, [SP, #20]
0x0E92	0x1C40    ADDS	R0, R0, #1
0x0E94	0x9004    STR	R0, [SP, #16]
0x0E96	0xF001FC3B  BL	_SPI_Ethernet_getByte+0
0x0E9A	0x9904    LDR	R1, [SP, #16]
0x0E9C	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2163 :: 		
0x0E9E	0x9805    LDR	R0, [SP, #20]
0x0EA0	0x9004    STR	R0, [SP, #16]
0x0EA2	0xF001FC35  BL	_SPI_Ethernet_getByte+0
0x0EA6	0x9904    LDR	R1, [SP, #16]
0x0EA8	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2165 :: 		
0x0EAA	0xF8BD000C  LDRH	R0, [SP, #12]
0x0EAE	0x2801    CMP	R0, #1
0x0EB0	0xD110    BNE	L_SPI_Ethernet_doDNS190
;__Lib_EthEnc28j60.c, 2168 :: 		
0x0EB2	0xF001FC2D  BL	_SPI_Ethernet_getByte+0
0x0EB6	0x490F    LDR	R1, [PC, #60]
0x0EB8	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2169 :: 		
0x0EBA	0xF001FC29  BL	_SPI_Ethernet_getByte+0
0x0EBE	0x490E    LDR	R1, [PC, #56]
0x0EC0	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2170 :: 		
0x0EC2	0xF001FC25  BL	_SPI_Ethernet_getByte+0
0x0EC6	0x490D    LDR	R1, [PC, #52]
0x0EC8	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2171 :: 		
0x0ECA	0xF001FC21  BL	_SPI_Ethernet_getByte+0
0x0ECE	0x490C    LDR	R1, [PC, #48]
0x0ED0	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2172 :: 		
0x0ED2	0xE00B    B	L_SPI_Ethernet_doDNS189
;__Lib_EthEnc28j60.c, 2173 :: 		
L_SPI_Ethernet_doDNS190:
;__Lib_EthEnc28j60.c, 2177 :: 		
L_SPI_Ethernet_doDNS192:
0x0ED4	0xF8BD100A  LDRH	R1, [SP, #10]
0x0ED8	0xF8BD000A  LDRH	R0, [SP, #10]
0x0EDC	0x1E40    SUBS	R0, R0, #1
0x0EDE	0xF8AD000A  STRH	R0, [SP, #10]
0x0EE2	0xB111    CBZ	R1, L_SPI_Ethernet_doDNS193
;__Lib_EthEnc28j60.c, 2179 :: 		
0x0EE4	0xF001FC14  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2180 :: 		
0x0EE8	0xE7F4    B	L_SPI_Ethernet_doDNS192
L_SPI_Ethernet_doDNS193:
;__Lib_EthEnc28j60.c, 2182 :: 		
0x0EEA	0xE7A8    B	L_SPI_Ethernet_doDNS188
L_SPI_Ethernet_doDNS189:
;__Lib_EthEnc28j60.c, 2183 :: 		
L_end_SPI_Ethernet_doDNS:
0x0EEC	0xF8DDE000  LDR	LR, [SP, #0]
0x0EF0	0xB006    ADD	SP, SP, #24
0x0EF2	0x4770    BX	LR
0x0EF4	0x02302000  	_SPI_Ethernet_rmtIpAddr+0
0x0EF8	0x02312000  	_SPI_Ethernet_rmtIpAddr+1
0x0EFC	0x02322000  	_SPI_Ethernet_rmtIpAddr+2
0x0F00	0x02332000  	_SPI_Ethernet_rmtIpAddr+3
; end of _SPI_Ethernet_doDNS
_SPI_Ethernet_doDHCP:
;__Lib_EthEnc28j60.c, 1624 :: 		
0x0F04	0xB081    SUB	SP, SP, #4
0x0F06	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_EthEnc28j60.c, 1628 :: 		
0x0F0A	0xE064    B	L_SPI_Ethernet_doDHCP99
;__Lib_EthEnc28j60.c, 1642 :: 		
L_SPI_Ethernet_doDHCP101:
;__Lib_EthEnc28j60.c, 1653 :: 		
0x0F0C	0x2204    MOVS	R2, #4
0x0F0E	0xB212    SXTH	R2, R2
0x0F10	0x2100    MOVS	R1, #0
0x0F12	0x483E    LDR	R0, [PC, #248]
0x0F14	0xF003FA2C  BL	_memset+0
;__Lib_EthEnc28j60.c, 1655 :: 		
0x0F18	0x2100    MOVS	R1, #0
0x0F1A	0x2001    MOVS	R0, #1
0x0F1C	0xF7FFFCD4  BL	_SPI_Ethernet_DHCPmsg+0
;__Lib_EthEnc28j60.c, 1657 :: 		
0x0F20	0x483B    LDR	R0, [PC, #236]
0x0F22	0x6801    LDR	R1, [R0, #0]
0x0F24	0x483B    LDR	R0, [PC, #236]
0x0F26	0x6001    STR	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 1658 :: 		
0x0F28	0x2103    MOVS	R1, #3
0x0F2A	0x483B    LDR	R0, [PC, #236]
0x0F2C	0x8001    STRH	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 1661 :: 		
0x0F2E	0xE069    B	L_SPI_Ethernet_doDHCP100
;__Lib_EthEnc28j60.c, 1663 :: 		
L_SPI_Ethernet_doDHCP102:
;__Lib_EthEnc28j60.c, 1664 :: 		
0x0F30	0x4838    LDR	R0, [PC, #224]
0x0F32	0x6800    LDR	R0, [R0, #0]
0x0F34	0x1D41    ADDS	R1, R0, #5
0x0F36	0x4836    LDR	R0, [PC, #216]
0x0F38	0x6800    LDR	R0, [R0, #0]
0x0F3A	0x4288    CMP	R0, R1
0x0F3C	0xD902    BLS	L_SPI_Ethernet_doDHCP103
;__Lib_EthEnc28j60.c, 1666 :: 		
0x0F3E	0x2102    MOVS	R1, #2
0x0F40	0x4835    LDR	R0, [PC, #212]
0x0F42	0x8001    STRH	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 1668 :: 		
L_SPI_Ethernet_doDHCP103:
;__Lib_EthEnc28j60.c, 1670 :: 		
0x0F44	0xF7FFFA78  BL	_SPI_Ethernet_DHCPReceive+0
0x0F48	0x2802    CMP	R0, #2
0x0F4A	0xD103    BNE	L_SPI_Ethernet_doDHCP104
;__Lib_EthEnc28j60.c, 1672 :: 		
0x0F4C	0x2104    MOVS	R1, #4
0x0F4E	0x4832    LDR	R0, [PC, #200]
0x0F50	0x8001    STRH	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 1673 :: 		
0x0F52	0xE000    B	L_SPI_Ethernet_doDHCP105
L_SPI_Ethernet_doDHCP104:
;__Lib_EthEnc28j60.c, 1676 :: 		
0x0F54	0xE056    B	L_SPI_Ethernet_doDHCP100
;__Lib_EthEnc28j60.c, 1677 :: 		
L_SPI_Ethernet_doDHCP105:
;__Lib_EthEnc28j60.c, 1679 :: 		
L_SPI_Ethernet_doDHCP106:
;__Lib_EthEnc28j60.c, 1681 :: 		
0x0F56	0x4831    LDR	R0, [PC, #196]
0x0F58	0x8800    LDRH	R0, [R0, #0]
0x0F5A	0xB2C1    UXTB	R1, R0
0x0F5C	0x2003    MOVS	R0, #3
0x0F5E	0xF7FFFCB3  BL	_SPI_Ethernet_DHCPmsg+0
;__Lib_EthEnc28j60.c, 1683 :: 		
0x0F62	0x482B    LDR	R0, [PC, #172]
0x0F64	0x6801    LDR	R1, [R0, #0]
0x0F66	0x482B    LDR	R0, [PC, #172]
0x0F68	0x6001    STR	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 1684 :: 		
0x0F6A	0x2105    MOVS	R1, #5
0x0F6C	0x482A    LDR	R0, [PC, #168]
0x0F6E	0x8001    STRH	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 1687 :: 		
0x0F70	0xE048    B	L_SPI_Ethernet_doDHCP100
;__Lib_EthEnc28j60.c, 1689 :: 		
L_SPI_Ethernet_doDHCP107:
;__Lib_EthEnc28j60.c, 1691 :: 		
0x0F72	0xF7FFFA61  BL	_SPI_Ethernet_DHCPReceive+0
; DHCPRecvReturnValue start address is: 4 (R1)
0x0F76	0xB281    UXTH	R1, R0
;__Lib_EthEnc28j60.c, 1692 :: 		
0x0F78	0x2806    CMP	R0, #6
0x0F7A	0xD103    BNE	L_SPI_Ethernet_doDHCP108
; DHCPRecvReturnValue end address is: 4 (R1)
;__Lib_EthEnc28j60.c, 1695 :: 		
0x0F7C	0x2104    MOVS	R1, #4
0x0F7E	0x4826    LDR	R0, [PC, #152]
0x0F80	0x8001    STRH	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 1696 :: 		
0x0F82	0xE017    B	L_SPI_Ethernet_doDHCP109
L_SPI_Ethernet_doDHCP108:
;__Lib_EthEnc28j60.c, 1697 :: 		
; DHCPRecvReturnValue start address is: 4 (R1)
0x0F84	0x2905    CMP	R1, #5
0x0F86	0xD115    BNE	L_SPI_Ethernet_doDHCP110
; DHCPRecvReturnValue end address is: 4 (R1)
;__Lib_EthEnc28j60.c, 1706 :: 		
0x0F88	0x4821    LDR	R0, [PC, #132]
0x0F8A	0x6801    LDR	R1, [R0, #0]
0x0F8C	0x4821    LDR	R0, [PC, #132]
0x0F8E	0x6001    STR	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 1707 :: 		
0x0F90	0x2106    MOVS	R1, #6
0x0F92	0x4821    LDR	R0, [PC, #132]
0x0F94	0x8001    STRH	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 1709 :: 		
0x0F96	0x2204    MOVS	R2, #4
0x0F98	0xB212    SXTH	R2, R2
0x0F9A	0x4921    LDR	R1, [PC, #132]
0x0F9C	0x481B    LDR	R0, [PC, #108]
0x0F9E	0xF002FAE7  BL	_memcpy+0
;__Lib_EthEnc28j60.c, 1710 :: 		
0x0FA2	0x4A20    LDR	R2, [PC, #128]
0x0FA4	0x4920    LDR	R1, [PC, #128]
0x0FA6	0x4821    LDR	R0, [PC, #132]
0x0FA8	0xF002FEAE  BL	_SPI_Ethernet_confNetwork+0
;__Lib_EthEnc28j60.c, 1712 :: 		
0x0FAC	0x2100    MOVS	R1, #0
0x0FAE	0x481B    LDR	R0, [PC, #108]
0x0FB0	0x8001    STRH	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 1714 :: 		
0x0FB2	0xE027    B	L_end_SPI_Ethernet_doDHCP
;__Lib_EthEnc28j60.c, 1715 :: 		
L_SPI_Ethernet_doDHCP110:
L_SPI_Ethernet_doDHCP109:
;__Lib_EthEnc28j60.c, 1717 :: 		
0x0FB4	0xE026    B	L_SPI_Ethernet_doDHCP100
;__Lib_EthEnc28j60.c, 1719 :: 		
L_SPI_Ethernet_doDHCP111:
;__Lib_EthEnc28j60.c, 1724 :: 		
0x0FB6	0x4817    LDR	R0, [PC, #92]
0x0FB8	0x6800    LDR	R0, [R0, #0]
0x0FBA	0x1C41    ADDS	R1, R0, #1
0x0FBC	0x4814    LDR	R0, [PC, #80]
0x0FBE	0x6800    LDR	R0, [R0, #0]
0x0FC0	0x4288    CMP	R0, R1
0x0FC2	0xD307    BCC	L_SPI_Ethernet_doDHCP112
;__Lib_EthEnc28j60.c, 1726 :: 		
0x0FC4	0x491A    LDR	R1, [PC, #104]
0x0FC6	0x6808    LDR	R0, [R1, #0]
0x0FC8	0x1E40    SUBS	R0, R0, #1
0x0FCA	0x6008    STR	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 1735 :: 		
0x0FCC	0x4810    LDR	R0, [PC, #64]
0x0FCE	0x6801    LDR	R1, [R0, #0]
0x0FD0	0x4810    LDR	R0, [PC, #64]
0x0FD2	0x6001    STR	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 1736 :: 		
L_SPI_Ethernet_doDHCP112:
;__Lib_EthEnc28j60.c, 1737 :: 		
0x0FD4	0xE016    B	L_SPI_Ethernet_doDHCP100
;__Lib_EthEnc28j60.c, 1738 :: 		
L_SPI_Ethernet_doDHCP99:
0x0FD6	0x4810    LDR	R0, [PC, #64]
0x0FD8	0x8800    LDRH	R0, [R0, #0]
0x0FDA	0x2802    CMP	R0, #2
0x0FDC	0xF43FAF96  BEQ	L_SPI_Ethernet_doDHCP101
0x0FE0	0x480D    LDR	R0, [PC, #52]
0x0FE2	0x8800    LDRH	R0, [R0, #0]
0x0FE4	0x2803    CMP	R0, #3
0x0FE6	0xF43FAFA3  BEQ	L_SPI_Ethernet_doDHCP102
0x0FEA	0x480B    LDR	R0, [PC, #44]
0x0FEC	0x8800    LDRH	R0, [R0, #0]
0x0FEE	0x2804    CMP	R0, #4
0x0FF0	0xF43FAFB1  BEQ	L_SPI_Ethernet_doDHCP106
0x0FF4	0x4808    LDR	R0, [PC, #32]
0x0FF6	0x8800    LDRH	R0, [R0, #0]
0x0FF8	0x2805    CMP	R0, #5
0x0FFA	0xD0BA    BEQ	L_SPI_Ethernet_doDHCP107
0x0FFC	0x4806    LDR	R0, [PC, #24]
0x0FFE	0x8800    LDRH	R0, [R0, #0]
0x1000	0x2806    CMP	R0, #6
0x1002	0xD0D8    BEQ	L_SPI_Ethernet_doDHCP111
L_SPI_Ethernet_doDHCP100:
;__Lib_EthEnc28j60.c, 1739 :: 		
L_end_SPI_Ethernet_doDHCP:
0x1004	0xF8DDE000  LDR	LR, [SP, #0]
0x1008	0xB001    ADD	SP, SP, #4
0x100A	0x4770    BX	LR
0x100C	0x01CC2000  	_SPI_Ethernet_ipAddr+0
0x1010	0x00BC2000  	_SPI_Ethernet_UserTimerSec+0
0x1014	0x02342000  	__Lib_EthEnc28j60_tSec+0
0x1018	0x00C62000  	__Lib_EthEnc28j60_smDHCPState+0
0x101C	0x00C82000  	__Lib_EthEnc28j60_DHCPrenew+0
0x1020	0x021C2000  	__Lib_EthEnc28j60_tmpIpAddr+0
0x1024	0x02282000  	__Lib_EthEnc28j60_tmpDNS+0
0x1028	0x02242000  	__Lib_EthEnc28j60_tmpGW+0
0x102C	0x02202000  	__Lib_EthEnc28j60_tmpNetMask+0
0x1030	0x02182000  	__Lib_EthEnc28j60_DHCPLeaseTime+0
; end of _SPI_Ethernet_doDHCP
_SPI_Ethernet_DHCPmsg:
;__Lib_EthEnc28j60.c, 1991 :: 		
0x08C8	0xB085    SUB	SP, SP, #20
0x08CA	0xF8CDE000  STR	LR, [SP, #0]
0x08CE	0xF88D000C  STRB	R0, [SP, #12]
0x08D2	0xF88D1010  STRB	R1, [SP, #16]
;__Lib_EthEnc28j60.c, 1997 :: 		
0x08D6	0x22F9    MOVS	R2, #249
0x08D8	0xF8AD2008  STRH	R2, [SP, #8]
;__Lib_EthEnc28j60.c, 1999 :: 		
0x08DC	0xF64111D9  MOVW	R1, #6617
0x08E0	0x2002    MOVS	R0, #2
0x08E2	0xF002FCF5  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 2006 :: 		
0x08E6	0x210C    MOVS	R1, #12
0x08E8	0x484A    LDR	R0, [PC, #296]
0x08EA	0xF7FFFD3D  BL	_SPI_Ethernet_putConstBytes+0
;__Lib_EthEnc28j60.c, 2009 :: 		
0x08EE	0xF89D200C  LDRB	R2, [SP, #12]
0x08F2	0x2A03    CMP	R2, #3
0x08F4	0xD107    BNE	L__SPI_Ethernet_DHCPmsg299
0x08F6	0xF89D2010  LDRB	R2, [SP, #16]
0x08FA	0xB122    CBZ	R2, L__SPI_Ethernet_DHCPmsg298
L__SPI_Ethernet_DHCPmsg297:
;__Lib_EthEnc28j60.c, 2010 :: 		
0x08FC	0x2104    MOVS	R1, #4
0x08FE	0x4846    LDR	R0, [PC, #280]
0x0900	0xF7FFFD66  BL	_SPI_Ethernet_putBytes+0
0x0904	0xE00E    B	L_SPI_Ethernet_DHCPmsg165
;__Lib_EthEnc28j60.c, 2009 :: 		
L__SPI_Ethernet_DHCPmsg299:
L__SPI_Ethernet_DHCPmsg298:
;__Lib_EthEnc28j60.c, 2012 :: 		
; i start address is: 16 (R4)
0x0906	0x2400    MOVS	R4, #0
; i end address is: 16 (R4)
0x0908	0xB2A0    UXTH	R0, R4
L_SPI_Ethernet_DHCPmsg166:
; i start address is: 0 (R0)
0x090A	0x2804    CMP	R0, #4
0x090C	0xD20A    BCS	L_SPI_Ethernet_DHCPmsg167
;__Lib_EthEnc28j60.c, 2014 :: 		
0x090E	0xF8AD0004  STRH	R0, [SP, #4]
0x0912	0x2000    MOVS	R0, #0
0x0914	0xF000FC9E  BL	_SPI_Ethernet_putByte+0
0x0918	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 2012 :: 		
0x091C	0x1C44    ADDS	R4, R0, #1
0x091E	0xB2A4    UXTH	R4, R4
; i end address is: 0 (R0)
; i start address is: 16 (R4)
;__Lib_EthEnc28j60.c, 2015 :: 		
0x0920	0xB2A0    UXTH	R0, R4
; i end address is: 16 (R4)
0x0922	0xE7F2    B	L_SPI_Ethernet_DHCPmsg166
L_SPI_Ethernet_DHCPmsg167:
L_SPI_Ethernet_DHCPmsg165:
;__Lib_EthEnc28j60.c, 2017 :: 		
; i start address is: 16 (R4)
0x0924	0x2400    MOVS	R4, #0
; i end address is: 16 (R4)
0x0926	0xB2A0    UXTH	R0, R4
L_SPI_Ethernet_DHCPmsg169:
; i start address is: 0 (R0)
0x0928	0x280C    CMP	R0, #12
0x092A	0xD20A    BCS	L_SPI_Ethernet_DHCPmsg170
;__Lib_EthEnc28j60.c, 2019 :: 		
0x092C	0xF8AD0004  STRH	R0, [SP, #4]
0x0930	0x2000    MOVS	R0, #0
0x0932	0xF000FC8F  BL	_SPI_Ethernet_putByte+0
0x0936	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 2017 :: 		
0x093A	0x1C44    ADDS	R4, R0, #1
0x093C	0xB2A4    UXTH	R4, R4
; i end address is: 0 (R0)
; i start address is: 16 (R4)
;__Lib_EthEnc28j60.c, 2020 :: 		
0x093E	0xB2A0    UXTH	R0, R4
; i end address is: 16 (R4)
0x0940	0xE7F2    B	L_SPI_Ethernet_DHCPmsg169
L_SPI_Ethernet_DHCPmsg170:
;__Lib_EthEnc28j60.c, 2027 :: 		
0x0942	0x2106    MOVS	R1, #6
0x0944	0x4835    LDR	R0, [PC, #212]
0x0946	0xF7FFFD43  BL	_SPI_Ethernet_putBytes+0
;__Lib_EthEnc28j60.c, 2031 :: 		
; i start address is: 16 (R4)
0x094A	0x2400    MOVS	R4, #0
; i end address is: 16 (R4)
0x094C	0xB2A0    UXTH	R0, R4
L_SPI_Ethernet_DHCPmsg172:
; i start address is: 0 (R0)
0x094E	0x28CA    CMP	R0, #202
0x0950	0xD20A    BCS	L_SPI_Ethernet_DHCPmsg173
;__Lib_EthEnc28j60.c, 2033 :: 		
0x0952	0xF8AD0004  STRH	R0, [SP, #4]
0x0956	0x2000    MOVS	R0, #0
0x0958	0xF000FC7C  BL	_SPI_Ethernet_putByte+0
0x095C	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 2031 :: 		
0x0960	0x1C42    ADDS	R2, R0, #1
; i end address is: 0 (R0)
; i start address is: 16 (R4)
0x0962	0xB294    UXTH	R4, R2
;__Lib_EthEnc28j60.c, 2034 :: 		
0x0964	0xB2A0    UXTH	R0, R4
; i end address is: 16 (R4)
0x0966	0xE7F2    B	L_SPI_Ethernet_DHCPmsg172
L_SPI_Ethernet_DHCPmsg173:
;__Lib_EthEnc28j60.c, 2041 :: 		
0x0968	0x2106    MOVS	R1, #6
0x096A	0x482D    LDR	R0, [PC, #180]
0x096C	0xF7FFFCFC  BL	_SPI_Ethernet_putConstBytes+0
;__Lib_EthEnc28j60.c, 2044 :: 		
0x0970	0xF89D000C  LDRB	R0, [SP, #12]
0x0974	0xF000FC6E  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 2046 :: 		
0x0978	0xF89D200C  LDRB	R2, [SP, #12]
0x097C	0x2A03    CMP	R2, #3
0x097E	0xD111    BNE	L__SPI_Ethernet_DHCPmsg301
0x0980	0xF89D2010  LDRB	R2, [SP, #16]
0x0984	0xB972    CBNZ	R2, L__SPI_Ethernet_DHCPmsg300
L__SPI_Ethernet_DHCPmsg296:
;__Lib_EthEnc28j60.c, 2049 :: 		
0x0986	0x2036    MOVS	R0, #54
0x0988	0xF000FC64  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 2050 :: 		
0x098C	0x2004    MOVS	R0, #4
0x098E	0xF000FC61  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 2056 :: 		
0x0992	0x2104    MOVS	R1, #4
0x0994	0x4823    LDR	R0, [PC, #140]
0x0996	0xF7FFFD1B  BL	_SPI_Ethernet_putBytes+0
;__Lib_EthEnc28j60.c, 2057 :: 		
0x099A	0xF8BD2008  LDRH	R2, [SP, #8]
0x099E	0x1D92    ADDS	R2, R2, #6
0x09A0	0xF8AD2008  STRH	R2, [SP, #8]
;__Lib_EthEnc28j60.c, 2046 :: 		
L__SPI_Ethernet_DHCPmsg301:
L__SPI_Ethernet_DHCPmsg300:
;__Lib_EthEnc28j60.c, 2065 :: 		
0x09A4	0x2105    MOVS	R1, #5
0x09A6	0x4820    LDR	R0, [PC, #128]
0x09A8	0xF7FFFCDE  BL	_SPI_Ethernet_putConstBytes+0
;__Lib_EthEnc28j60.c, 2067 :: 		
0x09AC	0xF89D200C  LDRB	R2, [SP, #12]
0x09B0	0x2A03    CMP	R2, #3
0x09B2	0xD11E    BNE	L__SPI_Ethernet_DHCPmsg303
0x09B4	0xF89D2010  LDRB	R2, [SP, #16]
0x09B8	0xB9DA    CBNZ	R2, L__SPI_Ethernet_DHCPmsg302
L__SPI_Ethernet_DHCPmsg295:
;__Lib_EthEnc28j60.c, 2070 :: 		
0x09BA	0x2032    MOVS	R0, #50
0x09BC	0xF000FC4A  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 2071 :: 		
0x09C0	0x2004    MOVS	R0, #4
0x09C2	0xF000FC47  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 2072 :: 		
; i start address is: 0 (R0)
0x09C6	0x2000    MOVS	R0, #0
; i end address is: 0 (R0)
L_SPI_Ethernet_DHCPmsg181:
; i start address is: 0 (R0)
0x09C8	0x2804    CMP	R0, #4
0x09CA	0xD20D    BCS	L_SPI_Ethernet_DHCPmsg182
;__Lib_EthEnc28j60.c, 2074 :: 		
0x09CC	0x4A12    LDR	R2, [PC, #72]
0x09CE	0x1812    ADDS	R2, R2, R0
0x09D0	0x7812    LDRB	R2, [R2, #0]
0x09D2	0xF8AD0004  STRH	R0, [SP, #4]
0x09D6	0xB2D0    UXTB	R0, R2
0x09D8	0xF000FC3C  BL	_SPI_Ethernet_putByte+0
0x09DC	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 2072 :: 		
0x09E0	0x1C42    ADDS	R2, R0, #1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
0x09E2	0xB291    UXTH	R1, R2
;__Lib_EthEnc28j60.c, 2075 :: 		
0x09E4	0xB288    UXTH	R0, R1
; i end address is: 4 (R1)
0x09E6	0xE7EF    B	L_SPI_Ethernet_DHCPmsg181
L_SPI_Ethernet_DHCPmsg182:
;__Lib_EthEnc28j60.c, 2076 :: 		
0x09E8	0xF8BD2008  LDRH	R2, [SP, #8]
0x09EC	0x1D92    ADDS	R2, R2, #6
0x09EE	0xF8AD2008  STRH	R2, [SP, #8]
;__Lib_EthEnc28j60.c, 2067 :: 		
L__SPI_Ethernet_DHCPmsg303:
L__SPI_Ethernet_DHCPmsg302:
;__Lib_EthEnc28j60.c, 2080 :: 		
0x09F2	0x20FF    MOVS	R0, #255
0x09F4	0xF000FC2E  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 2083 :: 		
0x09F8	0xF8BD2008  LDRH	R2, [SP, #8]
0x09FC	0xB404    PUSH	(R2)
0x09FE	0x2343    MOVS	R3, #67
0x0A00	0x2244    MOVS	R2, #68
0x0A02	0x490A    LDR	R1, [PC, #40]
0x0A04	0x4809    LDR	R0, [PC, #36]
0x0A06	0xF7FFFBDB  BL	_SPI_Ethernet_sendUDP2+0
0x0A0A	0xB001    ADD	SP, SP, #4
;__Lib_EthEnc28j60.c, 2084 :: 		
L_end_SPI_Ethernet_DHCPmsg:
0x0A0C	0xF8DDE000  LDR	LR, [SP, #0]
0x0A10	0xB005    ADD	SP, SP, #20
0x0A12	0x4770    BX	LR
0x0A14	0x698F0000  	__Lib_EthEnc28j60_dhcp_pkt_1+0
0x0A18	0x021C2000  	__Lib_EthEnc28j60_tmpIpAddr+0
0x0A1C	0x01D02000  	_SPI_Ethernet_macAddr+0
0x0A20	0x69AE0000  	__Lib_EthEnc28j60_dhcp_pkt_2+0
0x0A24	0x022C2000  	__Lib_EthEnc28j60_DHCPServerID+0
0x0A28	0x69B40000  	__Lib_EthEnc28j60_dhcp_pkt_3+0
0x0A2C	0x00C02000  	_SPI_Ethernet_ff+0
; end of _SPI_Ethernet_DHCPmsg
_SPI_Ethernet_putConstBytes:
;__Lib_EthEnc28j60.c, 2713 :: 		
0x0368	0xB083    SUB	SP, SP, #12
0x036A	0xF8CDE000  STR	LR, [SP, #0]
0x036E	0x9001    STR	R0, [SP, #4]
0x0370	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_EthEnc28j60.c, 2715 :: 		
0x0374	0x2300    MOVS	R3, #0
0x0376	0xB25B    SXTB	R3, R3
0x0378	0x4A13    LDR	R2, [PC, #76]
0x037A	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2716 :: 		
0x037C	0x207A    MOVS	R0, #122
0x037E	0x4C13    LDR	R4, [PC, #76]
0x0380	0x6824    LDR	R4, [R4, #0]
0x0382	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2717 :: 		
L_SPI_Ethernet_putConstBytes260:
0x0384	0xF8BD3008  LDRH	R3, [SP, #8]
0x0388	0xF8BD2008  LDRH	R2, [SP, #8]
0x038C	0x1E52    SUBS	R2, R2, #1
0x038E	0xF8AD2008  STRH	R2, [SP, #8]
0x0392	0xB153    CBZ	R3, L_SPI_Ethernet_putConstBytes261
;__Lib_EthEnc28j60.c, 2719 :: 		
0x0394	0x9A01    LDR	R2, [SP, #4]
0x0396	0x7812    LDRB	R2, [R2, #0]
0x0398	0xB2D4    UXTB	R4, R2
0x039A	0xB2A0    UXTH	R0, R4
0x039C	0x4C0B    LDR	R4, [PC, #44]
0x039E	0x6824    LDR	R4, [R4, #0]
0x03A0	0x47A0    BLX	R4
0x03A2	0x9A01    LDR	R2, [SP, #4]
0x03A4	0x1C52    ADDS	R2, R2, #1
0x03A6	0x9201    STR	R2, [SP, #4]
;__Lib_EthEnc28j60.c, 2720 :: 		
0x03A8	0xE7EC    B	L_SPI_Ethernet_putConstBytes260
L_SPI_Ethernet_putConstBytes261:
;__Lib_EthEnc28j60.c, 2721 :: 		
0x03AA	0xF002FB59  BL	_Delay_1us+0
0x03AE	0xF002FB57  BL	_Delay_1us+0
0x03B2	0xF002FB55  BL	_Delay_1us+0
0x03B6	0x2301    MOVS	R3, #1
0x03B8	0xB25B    SXTB	R3, R3
0x03BA	0x4A03    LDR	R2, [PC, #12]
0x03BC	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2722 :: 		
L_end_SPI_Ethernet_putConstBytes:
0x03BE	0xF8DDE000  LDR	LR, [SP, #0]
0x03C2	0xB003    ADD	SP, SP, #12
0x03C4	0x4770    BX	LR
0x03C6	0xBF00    NOP
0x03C8	0x01904221  	SPI_Ethernet_CS+0
0x03CC	0x01C82000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_putConstBytes
_SPI_Ethernet_putBytes:
;__Lib_EthEnc28j60.c, 2691 :: 		
0x03D0	0xB083    SUB	SP, SP, #12
0x03D2	0xF8CDE000  STR	LR, [SP, #0]
0x03D6	0x9001    STR	R0, [SP, #4]
0x03D8	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_EthEnc28j60.c, 2693 :: 		
0x03DC	0x2300    MOVS	R3, #0
0x03DE	0xB25B    SXTB	R3, R3
0x03E0	0x4A13    LDR	R2, [PC, #76]
0x03E2	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2694 :: 		
0x03E4	0x207A    MOVS	R0, #122
0x03E6	0x4C13    LDR	R4, [PC, #76]
0x03E8	0x6824    LDR	R4, [R4, #0]
0x03EA	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2695 :: 		
L_SPI_Ethernet_putBytes258:
0x03EC	0xF8BD3008  LDRH	R3, [SP, #8]
0x03F0	0xF8BD2008  LDRH	R2, [SP, #8]
0x03F4	0x1E52    SUBS	R2, R2, #1
0x03F6	0xF8AD2008  STRH	R2, [SP, #8]
0x03FA	0xB153    CBZ	R3, L_SPI_Ethernet_putBytes259
;__Lib_EthEnc28j60.c, 2697 :: 		
0x03FC	0x9A01    LDR	R2, [SP, #4]
0x03FE	0x7812    LDRB	R2, [R2, #0]
0x0400	0xB2D4    UXTB	R4, R2
0x0402	0xB2A0    UXTH	R0, R4
0x0404	0x4C0B    LDR	R4, [PC, #44]
0x0406	0x6824    LDR	R4, [R4, #0]
0x0408	0x47A0    BLX	R4
0x040A	0x9A01    LDR	R2, [SP, #4]
0x040C	0x1C52    ADDS	R2, R2, #1
0x040E	0x9201    STR	R2, [SP, #4]
;__Lib_EthEnc28j60.c, 2698 :: 		
0x0410	0xE7EC    B	L_SPI_Ethernet_putBytes258
L_SPI_Ethernet_putBytes259:
;__Lib_EthEnc28j60.c, 2699 :: 		
0x0412	0xF002FB25  BL	_Delay_1us+0
0x0416	0xF002FB23  BL	_Delay_1us+0
0x041A	0xF002FB21  BL	_Delay_1us+0
0x041E	0x2301    MOVS	R3, #1
0x0420	0xB25B    SXTB	R3, R3
0x0422	0x4A03    LDR	R2, [PC, #12]
0x0424	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2700 :: 		
L_end_SPI_Ethernet_putBytes:
0x0426	0xF8DDE000  LDR	LR, [SP, #0]
0x042A	0xB003    ADD	SP, SP, #12
0x042C	0x4770    BX	LR
0x042E	0xBF00    NOP
0x0430	0x01904221  	SPI_Ethernet_CS+0
0x0434	0x01C82000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_putBytes
_SPI_Ethernet_sendUDP2:
;__Lib_EthEnc28j60.c, 1430 :: 		
; destMac start address is: 0 (R0)
0x01C0	0xB087    SUB	SP, SP, #28
0x01C2	0xF8CDE000  STR	LR, [SP, #0]
0x01C6	0x9102    STR	R1, [SP, #8]
0x01C8	0xF8AD200C  STRH	R2, [SP, #12]
0x01CC	0xF8AD3010  STRH	R3, [SP, #16]
; destMac end address is: 0 (R0)
; destMac start address is: 0 (R0)
0x01D0	0xF8BD401C  LDRH	R4, [SP, #28]
0x01D4	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_EthEnc28j60.c, 1439 :: 		
0x01D8	0x2206    MOVS	R2, #6
0x01DA	0x4601    MOV	R1, R0
; destMac end address is: 0 (R0)
0x01DC	0xF64110AF  MOVW	R0, #6575
0x01E0	0xF000FC26  BL	_SPI_Ethernet_memcpy+0
;__Lib_EthEnc28j60.c, 1440 :: 		
0x01E4	0x2106    MOVS	R1, #6
0x01E6	0x485D    LDR	R0, [PC, #372]
0x01E8	0xF000F8F2  BL	_SPI_Ethernet_putBytes+0
;__Lib_EthEnc28j60.c, 1441 :: 		
0x01EC	0xF6400000  MOVW	R0, #2048
0x01F0	0xF7FFFF9E  BL	_SPI_Ethernet_writeMemory2+0
;__Lib_EthEnc28j60.c, 1446 :: 		
0x01F4	0xF8BD401C  LDRH	R4, [SP, #28]
0x01F8	0x341C    ADDS	R4, #28
0x01FA	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_EthEnc28j60.c, 1447 :: 		
0x01FE	0xF2445000  MOVW	R0, #17664
0x0202	0xF7FFFF95  BL	_SPI_Ethernet_writeMemory2+0
;__Lib_EthEnc28j60.c, 1448 :: 		
0x0206	0xF8BD0006  LDRH	R0, [SP, #6]
0x020A	0xF7FFFF91  BL	_SPI_Ethernet_writeMemory2+0
;__Lib_EthEnc28j60.c, 1449 :: 		
0x020E	0x4C54    LDR	R4, [PC, #336]
0x0210	0x8824    LDRH	R4, [R4, #0]
0x0212	0xB2A0    UXTH	R0, R4
0x0214	0xF7FFFF8C  BL	_SPI_Ethernet_writeMemory2+0
0x0218	0x4D51    LDR	R5, [PC, #324]
0x021A	0x882C    LDRH	R4, [R5, #0]
0x021C	0x1C64    ADDS	R4, R4, #1
0x021E	0x802C    STRH	R4, [R5, #0]
;__Lib_EthEnc28j60.c, 1450 :: 		
0x0220	0x2000    MOVS	R0, #0
0x0222	0xF7FFFF85  BL	_SPI_Ethernet_writeMemory2+0
;__Lib_EthEnc28j60.c, 1451 :: 		
0x0226	0xF2480011  MOVW	R0, #32785
0x022A	0xF7FFFF81  BL	_SPI_Ethernet_writeMemory2+0
;__Lib_EthEnc28j60.c, 1452 :: 		
0x022E	0x2000    MOVS	R0, #0
0x0230	0xF7FFFF7E  BL	_SPI_Ethernet_writeMemory2+0
;__Lib_EthEnc28j60.c, 1453 :: 		
0x0234	0x2104    MOVS	R1, #4
0x0236	0x484B    LDR	R0, [PC, #300]
0x0238	0xF000F8CA  BL	_SPI_Ethernet_putBytes+0
;__Lib_EthEnc28j60.c, 1454 :: 		
0x023C	0x2104    MOVS	R1, #4
0x023E	0x9802    LDR	R0, [SP, #8]
0x0240	0xF000F8C6  BL	_SPI_Ethernet_putBytes+0
;__Lib_EthEnc28j60.c, 1459 :: 		
0x0244	0xF8BD401C  LDRH	R4, [SP, #28]
0x0248	0x3408    ADDS	R4, #8
0x024A	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_EthEnc28j60.c, 1460 :: 		
0x024E	0xF8BD000C  LDRH	R0, [SP, #12]
0x0252	0xF7FFFF6D  BL	_SPI_Ethernet_writeMemory2+0
;__Lib_EthEnc28j60.c, 1461 :: 		
0x0256	0xF8BD0010  LDRH	R0, [SP, #16]
0x025A	0xF7FFFF69  BL	_SPI_Ethernet_writeMemory2+0
;__Lib_EthEnc28j60.c, 1462 :: 		
0x025E	0xF8BD0006  LDRH	R0, [SP, #6]
0x0262	0xF7FFFF65  BL	_SPI_Ethernet_writeMemory2+0
;__Lib_EthEnc28j60.c, 1463 :: 		
0x0266	0x2000    MOVS	R0, #0
0x0268	0xF7FFFF62  BL	_SPI_Ethernet_writeMemory2+0
;__Lib_EthEnc28j60.c, 1468 :: 		
0x026C	0x2114    MOVS	R1, #20
0x026E	0xF64110BD  MOVW	R0, #6589
0x0272	0xF002FA2B  BL	_SPI_Ethernet_checksum+0
;__Lib_EthEnc28j60.c, 1469 :: 		
0x0276	0x2016    MOVS	R0, #22
0x0278	0xF000FF04  BL	_SPI_Ethernet_readReg+0
0x027C	0xF88D0018  STRB	R0, [SP, #24]
0x0280	0x2017    MOVS	R0, #23
0x0282	0xF000FEFF  BL	_SPI_Ethernet_readReg+0
0x0286	0xF89D4018  LDRB	R4, [SP, #24]
0x028A	0xB2E2    UXTB	R2, R4
0x028C	0xB2C1    UXTB	R1, R0
0x028E	0xF64110C7  MOVW	R0, #6599
0x0292	0xF002FB97  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1476 :: 		
0x0296	0xF8BD4006  LDRH	R4, [SP, #6]
0x029A	0xF0040401  AND	R4, R4, #1
0x029E	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_EthEnc28j60.c, 1477 :: 		
0x02A2	0xF8BD501C  LDRH	R5, [SP, #28]
0x02A6	0xF64114D9  MOVW	R4, #6617
0x02AA	0x1964    ADDS	R4, R4, R5
0x02AC	0x2100    MOVS	R1, #0
0x02AE	0xB2A0    UXTH	R0, R4
0x02B0	0xF000FCD8  BL	_SPI_Ethernet_writeMem+0
;__Lib_EthEnc28j60.c, 1480 :: 		
0x02B4	0xF8BD501C  LDRH	R5, [SP, #28]
0x02B8	0xF64114D9  MOVW	R4, #6617
0x02BC	0x1965    ADDS	R5, R4, R5
0x02BE	0xB2AD    UXTH	R5, R5
0x02C0	0xF8BD4004  LDRH	R4, [SP, #4]
0x02C4	0x192C    ADDS	R4, R5, R4
0x02C6	0x2300    MOVS	R3, #0
0x02C8	0xB2A2    UXTH	R2, R4
0x02CA	0xF64111D1  MOVW	R1, #6609
0x02CE	0xF64110C9  MOVW	R0, #6601
0x02D2	0xF002FA59  BL	_SPI_Ethernet_RAMcopy+0
;__Lib_EthEnc28j60.c, 1481 :: 		
0x02D6	0xF8BD501C  LDRH	R5, [SP, #28]
0x02DA	0xF64114D9  MOVW	R4, #6617
0x02DE	0x1965    ADDS	R5, R4, R5
0x02E0	0xB2AD    UXTH	R5, R5
0x02E2	0xF8BD4004  LDRH	R4, [SP, #4]
0x02E6	0x192C    ADDS	R4, R5, R4
0x02E8	0xB2A4    UXTH	R4, R4
0x02EA	0x3408    ADDS	R4, #8
0x02EC	0x2211    MOVS	R2, #17
0x02EE	0x2100    MOVS	R1, #0
0x02F0	0xB2A0    UXTH	R0, R4
0x02F2	0xF002FB67  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1482 :: 		
0x02F6	0xF10D0406  ADD	R4, SP, #6
0x02FA	0x1C64    ADDS	R4, R4, #1
0x02FC	0x7824    LDRB	R4, [R4, #0]
0x02FE	0xB2E0    UXTB	R0, R4
0x0300	0xF000FFA8  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 1483 :: 		
0x0304	0xF8BD0006  LDRH	R0, [SP, #6]
0x0308	0xF000FFA4  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 1486 :: 		
0x030C	0xF8BD4006  LDRH	R4, [SP, #6]
0x0310	0xF204050C  ADDW	R5, R4, #12
0x0314	0xB2AD    UXTH	R5, R5
0x0316	0xF8BD4004  LDRH	R4, [SP, #4]
0x031A	0x192C    ADDS	R4, R5, R4
0x031C	0xB2A1    UXTH	R1, R4
0x031E	0xF64110D1  MOVW	R0, #6609
0x0322	0xF002F9D3  BL	_SPI_Ethernet_checksum+0
;__Lib_EthEnc28j60.c, 1487 :: 		
0x0326	0x2016    MOVS	R0, #22
0x0328	0xF000FEAC  BL	_SPI_Ethernet_readReg+0
0x032C	0xF88D0018  STRB	R0, [SP, #24]
0x0330	0x2017    MOVS	R0, #23
0x0332	0xF000FEA7  BL	_SPI_Ethernet_readReg+0
0x0336	0xF89D4018  LDRB	R4, [SP, #24]
0x033A	0xB2E2    UXTB	R2, R4
0x033C	0xB2C1    UXTB	R1, R0
0x033E	0xF64110D7  MOVW	R0, #6615
0x0342	0xF002FB3F  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1492 :: 		
0x0346	0xF8BD401C  LDRH	R4, [SP, #28]
0x034A	0x342A    ADDS	R4, #42
0x034C	0xB2A0    UXTH	R0, R4
0x034E	0xF001FFFD  BL	_SPI_Ethernet_TXpacket+0
;__Lib_EthEnc28j60.c, 1493 :: 		
L_end_SPI_Ethernet_sendUDP2:
0x0352	0xF8DDE000  LDR	LR, [SP, #0]
0x0356	0xB007    ADD	SP, SP, #28
0x0358	0x4770    BX	LR
0x035A	0xBF00    NOP
0x035C	0x01D02000  	_SPI_Ethernet_macAddr+0
0x0360	0x02B02000  	SPI_Ethernet_sendUDP2_idUniq_L0+0
0x0364	0x01CC2000  	_SPI_Ethernet_ipAddr+0
; end of _SPI_Ethernet_sendUDP2
_SPI_Ethernet_writeMemory2:
;__Lib_EthEnc28j60.c, 2653 :: 		
0x0130	0xB082    SUB	SP, SP, #8
0x0132	0xF8CDE000  STR	LR, [SP, #0]
0x0136	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 2655 :: 		
0x013A	0x2200    MOVS	R2, #0
0x013C	0xB252    SXTB	R2, R2
0x013E	0x4911    LDR	R1, [PC, #68]
0x0140	0x600A    STR	R2, [R1, #0]
;__Lib_EthEnc28j60.c, 2656 :: 		
0x0142	0x207A    MOVS	R0, #122
0x0144	0x4C10    LDR	R4, [PC, #64]
0x0146	0x6824    LDR	R4, [R4, #0]
0x0148	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2657 :: 		
0x014A	0xA901    ADD	R1, SP, #4
0x014C	0x1C49    ADDS	R1, R1, #1
0x014E	0x7809    LDRB	R1, [R1, #0]
0x0150	0xB2CC    UXTB	R4, R1
0x0152	0xB2A0    UXTH	R0, R4
0x0154	0x4C0C    LDR	R4, [PC, #48]
0x0156	0x6824    LDR	R4, [R4, #0]
0x0158	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2658 :: 		
0x015A	0xA901    ADD	R1, SP, #4
0x015C	0x7809    LDRB	R1, [R1, #0]
0x015E	0xB2CC    UXTB	R4, R1
0x0160	0xB2A0    UXTH	R0, R4
0x0162	0x4C09    LDR	R4, [PC, #36]
0x0164	0x6824    LDR	R4, [R4, #0]
0x0166	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2659 :: 		
0x0168	0xF002FC7A  BL	_Delay_1us+0
0x016C	0xF002FC78  BL	_Delay_1us+0
0x0170	0xF002FC76  BL	_Delay_1us+0
0x0174	0x2201    MOVS	R2, #1
0x0176	0xB252    SXTB	R2, R2
0x0178	0x4902    LDR	R1, [PC, #8]
0x017A	0x600A    STR	R2, [R1, #0]
;__Lib_EthEnc28j60.c, 2660 :: 		
L_end_SPI_Ethernet_writeMemory2:
0x017C	0xF8DDE000  LDR	LR, [SP, #0]
0x0180	0xB002    ADD	SP, SP, #8
0x0182	0x4770    BX	LR
0x0184	0x01904221  	SPI_Ethernet_CS+0
0x0188	0x01C82000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_writeMemory2
_SPI_Ethernet_DHCPReceive:
;__Lib_EthEnc28j60.c, 1777 :: 		
0x0438	0xB084    SUB	SP, SP, #16
0x043A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_EthEnc28j60.c, 1787 :: 		
0x043E	0x2000    MOVS	R0, #0
0x0440	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_EthEnc28j60.c, 1795 :: 		
0x0444	0x213C    MOVS	R1, #60
0x0446	0x488C    LDR	R0, [PC, #560]
0x0448	0x6001    STR	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 1797 :: 		
0x044A	0xF002F961  BL	_SPI_Ethernet_getByte+0
; v start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 1801 :: 		
0x044E	0x2802    CMP	R0, #2
0x0450	0xF04080F3  BNE	L_SPI_Ethernet_DHCPReceive113
; v end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 1806 :: 		
; i start address is: 12 (R3)
0x0454	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
0x0456	0xB299    UXTH	R1, R3
L_SPI_Ethernet_DHCPReceive114:
; i start address is: 4 (R1)
0x0458	0x290F    CMP	R1, #15
0x045A	0xD209    BCS	L_SPI_Ethernet_DHCPReceive115
;__Lib_EthEnc28j60.c, 1808 :: 		
0x045C	0xF8AD1004  STRH	R1, [SP, #4]
0x0460	0xF002F956  BL	_SPI_Ethernet_getByte+0
0x0464	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_EthEnc28j60.c, 1806 :: 		
0x0468	0x1C48    ADDS	R0, R1, #1
; i end address is: 4 (R1)
; i start address is: 12 (R3)
0x046A	0xB283    UXTH	R3, R0
;__Lib_EthEnc28j60.c, 1809 :: 		
0x046C	0xB299    UXTH	R1, R3
; i end address is: 12 (R3)
0x046E	0xE7F3    B	L_SPI_Ethernet_DHCPReceive114
L_SPI_Ethernet_DHCPReceive115:
;__Lib_EthEnc28j60.c, 1815 :: 		
0x0470	0x2204    MOVS	R2, #4
0x0472	0xF64F71FF  MOVW	R1, #65535
0x0476	0x4881    LDR	R0, [PC, #516]
0x0478	0xF000FEB0  BL	_SPI_Ethernet_getBytes+0
;__Lib_EthEnc28j60.c, 1820 :: 		
; i start address is: 8 (R2)
0x047C	0x2200    MOVS	R2, #0
; i end address is: 8 (R2)
0x047E	0xB291    UXTH	R1, R2
L_SPI_Ethernet_DHCPReceive117:
; i start address is: 4 (R1)
0x0480	0x2908    CMP	R1, #8
0x0482	0xD209    BCS	L_SPI_Ethernet_DHCPReceive118
;__Lib_EthEnc28j60.c, 1822 :: 		
0x0484	0xF8AD1004  STRH	R1, [SP, #4]
0x0488	0xF002F942  BL	_SPI_Ethernet_getByte+0
0x048C	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_EthEnc28j60.c, 1820 :: 		
0x0490	0x1C4A    ADDS	R2, R1, #1
0x0492	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
; i start address is: 8 (R2)
;__Lib_EthEnc28j60.c, 1823 :: 		
0x0494	0xB291    UXTH	R1, R2
; i end address is: 8 (R2)
0x0496	0xE7F3    B	L_SPI_Ethernet_DHCPReceive117
L_SPI_Ethernet_DHCPReceive118:
;__Lib_EthEnc28j60.c, 1828 :: 		
; i start address is: 8 (R2)
0x0498	0x2200    MOVS	R2, #0
; i end address is: 8 (R2)
0x049A	0xB291    UXTH	R1, R2
L_SPI_Ethernet_DHCPReceive120:
; i start address is: 4 (R1)
0x049C	0x2906    CMP	R1, #6
0x049E	0xD210    BCS	L_SPI_Ethernet_DHCPReceive121
;__Lib_EthEnc28j60.c, 1830 :: 		
0x04A0	0xF8AD1004  STRH	R1, [SP, #4]
0x04A4	0xF002F934  BL	_SPI_Ethernet_getByte+0
0x04A8	0xF8BD1004  LDRH	R1, [SP, #4]
; v start address is: 8 (R2)
0x04AC	0xB2C2    UXTB	R2, R0
;__Lib_EthEnc28j60.c, 1831 :: 		
0x04AE	0x4874    LDR	R0, [PC, #464]
0x04B0	0x1840    ADDS	R0, R0, R1
0x04B2	0x7800    LDRB	R0, [R0, #0]
0x04B4	0x4282    CMP	R2, R0
0x04B6	0xD000    BEQ	L_SPI_Ethernet_DHCPReceive123
; i end address is: 4 (R1)
; v end address is: 8 (R2)
;__Lib_EthEnc28j60.c, 1833 :: 		
0x04B8	0xE0D9    B	___SPI_Ethernet_DHCPReceive_UDPInvalid
;__Lib_EthEnc28j60.c, 1834 :: 		
L_SPI_Ethernet_DHCPReceive123:
;__Lib_EthEnc28j60.c, 1828 :: 		
; i start address is: 4 (R1)
0x04BA	0x1C4A    ADDS	R2, R1, #1
0x04BC	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
; i start address is: 8 (R2)
;__Lib_EthEnc28j60.c, 1835 :: 		
0x04BE	0xB291    UXTH	R1, R2
; i end address is: 8 (R2)
0x04C0	0xE7EC    B	L_SPI_Ethernet_DHCPReceive120
L_SPI_Ethernet_DHCPReceive121:
;__Lib_EthEnc28j60.c, 1840 :: 		
; i start address is: 8 (R2)
0x04C2	0x2200    MOVS	R2, #0
; i end address is: 8 (R2)
0x04C4	0xB291    UXTH	R1, R2
L_SPI_Ethernet_DHCPReceive124:
; i start address is: 4 (R1)
0x04C6	0x29CE    CMP	R1, #206
0x04C8	0xD209    BCS	L_SPI_Ethernet_DHCPReceive125
;__Lib_EthEnc28j60.c, 1842 :: 		
0x04CA	0xF8AD1004  STRH	R1, [SP, #4]
0x04CE	0xF002F91F  BL	_SPI_Ethernet_getByte+0
0x04D2	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_EthEnc28j60.c, 1840 :: 		
0x04D6	0x1C48    ADDS	R0, R1, #1
; i end address is: 4 (R1)
; i start address is: 8 (R2)
0x04D8	0xB282    UXTH	R2, R0
;__Lib_EthEnc28j60.c, 1843 :: 		
0x04DA	0xB291    UXTH	R1, R2
; i end address is: 8 (R2)
0x04DC	0xE7F3    B	L_SPI_Ethernet_DHCPReceive124
L_SPI_Ethernet_DHCPReceive125:
;__Lib_EthEnc28j60.c, 1845 :: 		
0x04DE	0x2000    MOVS	R0, #0
0x04E0	0xF8AD000A  STRH	R0, [SP, #10]
;__Lib_EthEnc28j60.c, 1846 :: 		
L_SPI_Ethernet_DHCPReceive127:
;__Lib_EthEnc28j60.c, 1848 :: 		
0x04E4	0xF002F914  BL	_SPI_Ethernet_getByte+0
; v start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 1850 :: 		
0x04E8	0xE08F    B	L_SPI_Ethernet_DHCPReceive130
; v end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 1852 :: 		
L_SPI_Ethernet_DHCPReceive132:
;__Lib_EthEnc28j60.c, 1853 :: 		
0x04EA	0xF002F911  BL	_SPI_Ethernet_getByte+0
; v start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 1855 :: 		
0x04EE	0x2801    CMP	R0, #1
0x04F0	0xD104    BNE	L_SPI_Ethernet_DHCPReceive133
; v end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 1857 :: 		
0x04F2	0xF002F90D  BL	_SPI_Ethernet_getByte+0
0x04F6	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_EthEnc28j60.c, 1858 :: 		
0x04FA	0xE000    B	L_SPI_Ethernet_DHCPReceive134
L_SPI_Ethernet_DHCPReceive133:
;__Lib_EthEnc28j60.c, 1860 :: 		
0x04FC	0xE0B7    B	___SPI_Ethernet_DHCPReceive_UDPInvalid
L_SPI_Ethernet_DHCPReceive134:
;__Lib_EthEnc28j60.c, 1861 :: 		
0x04FE	0xE097    B	L_SPI_Ethernet_DHCPReceive131
;__Lib_EthEnc28j60.c, 1863 :: 		
L_SPI_Ethernet_DHCPReceive135:
;__Lib_EthEnc28j60.c, 1864 :: 		
0x0500	0xF002F906  BL	_SPI_Ethernet_getByte+0
; v start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 1866 :: 		
0x0504	0x2804    CMP	R0, #4
0x0506	0xD106    BNE	L_SPI_Ethernet_DHCPReceive136
; v end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 1868 :: 		
0x0508	0x2204    MOVS	R2, #4
0x050A	0xF64F71FF  MOVW	R1, #65535
0x050E	0x485D    LDR	R0, [PC, #372]
0x0510	0xF000FE64  BL	_SPI_Ethernet_getBytes+0
;__Lib_EthEnc28j60.c, 1869 :: 		
0x0514	0xE000    B	L_SPI_Ethernet_DHCPReceive137
L_SPI_Ethernet_DHCPReceive136:
;__Lib_EthEnc28j60.c, 1871 :: 		
0x0516	0xE0AA    B	___SPI_Ethernet_DHCPReceive_UDPInvalid
L_SPI_Ethernet_DHCPReceive137:
;__Lib_EthEnc28j60.c, 1872 :: 		
0x0518	0xE08A    B	L_SPI_Ethernet_DHCPReceive131
;__Lib_EthEnc28j60.c, 1874 :: 		
L_SPI_Ethernet_DHCPReceive138:
;__Lib_EthEnc28j60.c, 1875 :: 		
0x051A	0xF002F8F9  BL	_SPI_Ethernet_getByte+0
; v start address is: 4 (R1)
0x051E	0xB2C1    UXTB	R1, R0
;__Lib_EthEnc28j60.c, 1877 :: 		
0x0520	0x2904    CMP	R1, #4
0x0522	0xD30A    BCC	L_SPI_Ethernet_DHCPReceive139
;__Lib_EthEnc28j60.c, 1879 :: 		
0x0524	0xF8AD1004  STRH	R1, [SP, #4]
0x0528	0x2204    MOVS	R2, #4
0x052A	0xF64F71FF  MOVW	R1, #65535
0x052E	0x4856    LDR	R0, [PC, #344]
0x0530	0xF000FE54  BL	_SPI_Ethernet_getBytes+0
0x0534	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_EthEnc28j60.c, 1880 :: 		
0x0538	0xE000    B	L_SPI_Ethernet_DHCPReceive140
; v end address is: 4 (R1)
L_SPI_Ethernet_DHCPReceive139:
;__Lib_EthEnc28j60.c, 1882 :: 		
0x053A	0xE098    B	___SPI_Ethernet_DHCPReceive_UDPInvalid
L_SPI_Ethernet_DHCPReceive140:
;__Lib_EthEnc28j60.c, 1887 :: 		
; v start address is: 4 (R1)
0x053C	0x1F08    SUBS	R0, R1, #4
; v end address is: 4 (R1)
; v start address is: 16 (R4)
0x053E	0xB284    UXTH	R4, R0
; v end address is: 16 (R4)
0x0540	0xB2A2    UXTH	R2, R4
;__Lib_EthEnc28j60.c, 1888 :: 		
L_SPI_Ethernet_DHCPReceive141:
; v start address is: 8 (R2)
; v start address is: 8 (R2)
0x0542	0xB291    UXTH	R1, R2
0x0544	0x1E50    SUBS	R0, R2, #1
0x0546	0xB282    UXTH	R2, R0
; v end address is: 8 (R2)
0x0548	0xB131    CBZ	R1, L_SPI_Ethernet_DHCPReceive142
; v end address is: 8 (R2)
;__Lib_EthEnc28j60.c, 1889 :: 		
; v start address is: 8 (R2)
0x054A	0xF8AD2004  STRH	R2, [SP, #4]
0x054E	0xF002F8DF  BL	_SPI_Ethernet_getByte+0
0x0552	0xF8BD2004  LDRH	R2, [SP, #4]
; v end address is: 8 (R2)
0x0556	0xE7F4    B	L_SPI_Ethernet_DHCPReceive141
L_SPI_Ethernet_DHCPReceive142:
;__Lib_EthEnc28j60.c, 1890 :: 		
0x0558	0xE06A    B	L_SPI_Ethernet_DHCPReceive131
;__Lib_EthEnc28j60.c, 1892 :: 		
L_SPI_Ethernet_DHCPReceive143:
;__Lib_EthEnc28j60.c, 1893 :: 		
0x055A	0xF002F8D9  BL	_SPI_Ethernet_getByte+0
; v start address is: 4 (R1)
0x055E	0xB2C1    UXTB	R1, R0
;__Lib_EthEnc28j60.c, 1895 :: 		
0x0560	0x2904    CMP	R1, #4
0x0562	0xD30A    BCC	L_SPI_Ethernet_DHCPReceive144
;__Lib_EthEnc28j60.c, 1897 :: 		
0x0564	0xF8AD1004  STRH	R1, [SP, #4]
0x0568	0x2204    MOVS	R2, #4
0x056A	0xF64F71FF  MOVW	R1, #65535
0x056E	0x4847    LDR	R0, [PC, #284]
0x0570	0xF000FE34  BL	_SPI_Ethernet_getBytes+0
0x0574	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_EthEnc28j60.c, 1898 :: 		
0x0578	0xE000    B	L_SPI_Ethernet_DHCPReceive145
; v end address is: 4 (R1)
L_SPI_Ethernet_DHCPReceive144:
;__Lib_EthEnc28j60.c, 1900 :: 		
0x057A	0xE078    B	___SPI_Ethernet_DHCPReceive_UDPInvalid
L_SPI_Ethernet_DHCPReceive145:
;__Lib_EthEnc28j60.c, 1905 :: 		
; v start address is: 4 (R1)
0x057C	0x1F0C    SUBS	R4, R1, #4
0x057E	0xB2A4    UXTH	R4, R4
; v end address is: 4 (R1)
; v start address is: 16 (R4)
; v end address is: 16 (R4)
0x0580	0xB2A2    UXTH	R2, R4
;__Lib_EthEnc28j60.c, 1906 :: 		
L_SPI_Ethernet_DHCPReceive146:
; v start address is: 8 (R2)
; v start address is: 8 (R2)
0x0582	0xB291    UXTH	R1, R2
0x0584	0x1E52    SUBS	R2, R2, #1
0x0586	0xB292    UXTH	R2, R2
; v end address is: 8 (R2)
0x0588	0xB131    CBZ	R1, L_SPI_Ethernet_DHCPReceive147
; v end address is: 8 (R2)
;__Lib_EthEnc28j60.c, 1907 :: 		
; v start address is: 8 (R2)
0x058A	0xF8AD2004  STRH	R2, [SP, #4]
0x058E	0xF002F8BF  BL	_SPI_Ethernet_getByte+0
0x0592	0xF8BD2004  LDRH	R2, [SP, #4]
; v end address is: 8 (R2)
0x0596	0xE7F4    B	L_SPI_Ethernet_DHCPReceive146
L_SPI_Ethernet_DHCPReceive147:
;__Lib_EthEnc28j60.c, 1908 :: 		
0x0598	0xE04A    B	L_SPI_Ethernet_DHCPReceive131
;__Lib_EthEnc28j60.c, 1910 :: 		
L_SPI_Ethernet_DHCPReceive148:
;__Lib_EthEnc28j60.c, 1911 :: 		
0x059A	0xF002F8B9  BL	_SPI_Ethernet_getByte+0
; v start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 1913 :: 		
0x059E	0x2804    CMP	R0, #4
0x05A0	0xD106    BNE	L_SPI_Ethernet_DHCPReceive149
; v end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 1915 :: 		
0x05A2	0xA803    ADD	R0, SP, #12
0x05A4	0x2204    MOVS	R2, #4
0x05A6	0xF64F71FF  MOVW	R1, #65535
0x05AA	0xF000FE17  BL	_SPI_Ethernet_getBytes+0
;__Lib_EthEnc28j60.c, 1916 :: 		
0x05AE	0xE000    B	L_SPI_Ethernet_DHCPReceive150
L_SPI_Ethernet_DHCPReceive149:
;__Lib_EthEnc28j60.c, 1918 :: 		
0x05B0	0xE05D    B	___SPI_Ethernet_DHCPReceive_UDPInvalid
L_SPI_Ethernet_DHCPReceive150:
;__Lib_EthEnc28j60.c, 1919 :: 		
0x05B2	0xE03D    B	L_SPI_Ethernet_DHCPReceive131
;__Lib_EthEnc28j60.c, 1921 :: 		
L_SPI_Ethernet_DHCPReceive151:
;__Lib_EthEnc28j60.c, 1922 :: 		
0x05B4	0x2001    MOVS	R0, #1
0x05B6	0xF8AD000A  STRH	R0, [SP, #10]
;__Lib_EthEnc28j60.c, 1923 :: 		
0x05BA	0xE039    B	L_SPI_Ethernet_DHCPReceive131
;__Lib_EthEnc28j60.c, 1925 :: 		
L_SPI_Ethernet_DHCPReceive152:
;__Lib_EthEnc28j60.c, 1926 :: 		
0x05BC	0xF002F8A8  BL	_SPI_Ethernet_getByte+0
; v start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 1928 :: 		
0x05C0	0x2804    CMP	R0, #4
0x05C2	0xD110    BNE	L_SPI_Ethernet_DHCPReceive153
; v end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 1930 :: 		
0x05C4	0x2204    MOVS	R2, #4
0x05C6	0xF64F71FF  MOVW	R1, #65535
0x05CA	0x482B    LDR	R0, [PC, #172]
0x05CC	0xF000FE06  BL	_SPI_Ethernet_getBytes+0
;__Lib_EthEnc28j60.c, 1936 :: 		
0x05D0	0x4829    LDR	R0, [PC, #164]
0x05D2	0x6800    LDR	R0, [R0, #0]
0x05D4	0xF5B06FE1  CMP	R0, #1800
0x05D8	0xD904    BLS	L_SPI_Ethernet_DHCPReceive154
;__Lib_EthEnc28j60.c, 1938 :: 		
0x05DA	0x4927    LDR	R1, [PC, #156]
0x05DC	0x6808    LDR	R0, [R1, #0]
0x05DE	0xF5A060E1  SUB	R0, R0, #1800
0x05E2	0x6008    STR	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 1939 :: 		
L_SPI_Ethernet_DHCPReceive154:
;__Lib_EthEnc28j60.c, 1941 :: 		
0x05E4	0xE000    B	L_SPI_Ethernet_DHCPReceive155
L_SPI_Ethernet_DHCPReceive153:
;__Lib_EthEnc28j60.c, 1943 :: 		
0x05E6	0xE042    B	___SPI_Ethernet_DHCPReceive_UDPInvalid
L_SPI_Ethernet_DHCPReceive155:
;__Lib_EthEnc28j60.c, 1944 :: 		
0x05E8	0xE022    B	L_SPI_Ethernet_DHCPReceive131
;__Lib_EthEnc28j60.c, 1946 :: 		
L_SPI_Ethernet_DHCPReceive156:
;__Lib_EthEnc28j60.c, 1948 :: 		
0x05EA	0xF002F891  BL	_SPI_Ethernet_getByte+0
; v start address is: 16 (R4)
0x05EE	0xB2C4    UXTB	R4, R0
; v end address is: 16 (R4)
0x05F0	0xB2A2    UXTH	R2, R4
;__Lib_EthEnc28j60.c, 1949 :: 		
L_SPI_Ethernet_DHCPReceive157:
; v start address is: 8 (R2)
; v start address is: 8 (R2)
0x05F2	0xB291    UXTH	R1, R2
0x05F4	0x1E52    SUBS	R2, R2, #1
0x05F6	0xB292    UXTH	R2, R2
; v end address is: 8 (R2)
0x05F8	0xB131    CBZ	R1, L_SPI_Ethernet_DHCPReceive158
; v end address is: 8 (R2)
;__Lib_EthEnc28j60.c, 1950 :: 		
; v start address is: 8 (R2)
0x05FA	0xF8AD2004  STRH	R2, [SP, #4]
0x05FE	0xF002F887  BL	_SPI_Ethernet_getByte+0
0x0602	0xF8BD2004  LDRH	R2, [SP, #4]
; v end address is: 8 (R2)
0x0606	0xE7F4    B	L_SPI_Ethernet_DHCPReceive157
L_SPI_Ethernet_DHCPReceive158:
;__Lib_EthEnc28j60.c, 1951 :: 		
0x0608	0xE012    B	L_SPI_Ethernet_DHCPReceive131
L_SPI_Ethernet_DHCPReceive130:
; v start address is: 0 (R0)
0x060A	0x2835    CMP	R0, #53
0x060C	0xF43FAF6D  BEQ	L_SPI_Ethernet_DHCPReceive132
0x0610	0x2801    CMP	R0, #1
0x0612	0xF43FAF75  BEQ	L_SPI_Ethernet_DHCPReceive135
0x0616	0x2803    CMP	R0, #3
0x0618	0xF43FAF7F  BEQ	L_SPI_Ethernet_DHCPReceive138
0x061C	0x2806    CMP	R0, #6
0x061E	0xD09C    BEQ	L_SPI_Ethernet_DHCPReceive143
0x0620	0x2836    CMP	R0, #54
0x0622	0xD0BA    BEQ	L_SPI_Ethernet_DHCPReceive148
0x0624	0xF1B00FFF  CMP	R0, #255
0x0628	0xD0C4    BEQ	L_SPI_Ethernet_DHCPReceive151
0x062A	0x2833    CMP	R0, #51
0x062C	0xD0C6    BEQ	L_SPI_Ethernet_DHCPReceive152
; v end address is: 0 (R0)
0x062E	0xE7DC    B	L_SPI_Ethernet_DHCPReceive156
L_SPI_Ethernet_DHCPReceive131:
;__Lib_EthEnc28j60.c, 1952 :: 		
0x0630	0xF8BD000A  LDRH	R0, [SP, #10]
0x0634	0x2800    CMP	R0, #0
0x0636	0xF43FAF55  BEQ	L_SPI_Ethernet_DHCPReceive127
;__Lib_EthEnc28j60.c, 1953 :: 		
L_SPI_Ethernet_DHCPReceive113:
;__Lib_EthEnc28j60.c, 1958 :: 		
0x063A	0xF8BD0008  LDRH	R0, [SP, #8]
0x063E	0x2802    CMP	R0, #2
0x0640	0xD107    BNE	L_SPI_Ethernet_DHCPReceive159
;__Lib_EthEnc28j60.c, 1960 :: 		
0x0642	0xA803    ADD	R0, SP, #12
0x0644	0x2204    MOVS	R2, #4
0x0646	0xB212    SXTH	R2, R2
0x0648	0x4601    MOV	R1, R0
0x064A	0x4811    LDR	R0, [PC, #68]
0x064C	0xF002FF90  BL	_memcpy+0
;__Lib_EthEnc28j60.c, 1961 :: 		
0x0650	0xE00A    B	L_SPI_Ethernet_DHCPReceive160
L_SPI_Ethernet_DHCPReceive159:
;__Lib_EthEnc28j60.c, 1968 :: 		
0x0652	0xA803    ADD	R0, SP, #12
0x0654	0x2204    MOVS	R2, #4
0x0656	0xB212    SXTH	R2, R2
0x0658	0x4601    MOV	R1, R0
0x065A	0x480D    LDR	R0, [PC, #52]
0x065C	0xF7FFFD96  BL	_memcmp+0
0x0660	0xB110    CBZ	R0, L_SPI_Ethernet_DHCPReceive161
;__Lib_EthEnc28j60.c, 1970 :: 		
0x0662	0x2000    MOVS	R0, #0
0x0664	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_EthEnc28j60.c, 1971 :: 		
L_SPI_Ethernet_DHCPReceive161:
;__Lib_EthEnc28j60.c, 1972 :: 		
L_SPI_Ethernet_DHCPReceive160:
;__Lib_EthEnc28j60.c, 1975 :: 		
0x0668	0xF8BD0008  LDRH	R0, [SP, #8]
0x066C	0xE000    B	L_end_SPI_Ethernet_DHCPReceive
;__Lib_EthEnc28j60.c, 1977 :: 		
___SPI_Ethernet_DHCPReceive_UDPInvalid:
;__Lib_EthEnc28j60.c, 1979 :: 		
0x066E	0x2000    MOVS	R0, #0
;__Lib_EthEnc28j60.c, 1981 :: 		
L_end_SPI_Ethernet_DHCPReceive:
0x0670	0xF8DDE000  LDR	LR, [SP, #0]
0x0674	0xB004    ADD	SP, SP, #16
0x0676	0x4770    BX	LR
0x0678	0x02182000  	__Lib_EthEnc28j60_DHCPLeaseTime+0
0x067C	0x021C2000  	__Lib_EthEnc28j60_tmpIpAddr+0
0x0680	0x01D02000  	_SPI_Ethernet_macAddr+0
0x0684	0x02202000  	__Lib_EthEnc28j60_tmpNetMask+0
0x0688	0x02242000  	__Lib_EthEnc28j60_tmpGW+0
0x068C	0x02282000  	__Lib_EthEnc28j60_tmpDNS+0
0x0690	0x022C2000  	__Lib_EthEnc28j60_DHCPServerID+0
; end of _SPI_Ethernet_DHCPReceive
_memcmp:
;__Lib_CString.c, 30 :: 		
; n start address is: 8 (R2)
; s2 start address is: 4 (R1)
; s1 start address is: 0 (R0)
0x018C	0xB081    SUB	SP, SP, #4
; n end address is: 8 (R2)
; s2 end address is: 4 (R1)
; s1 end address is: 0 (R0)
; s1 start address is: 0 (R0)
; s2 start address is: 4 (R1)
; n start address is: 8 (R2)
0x018E	0xF8AD2000  STRH	R2, [SP, #0]
; s1 end address is: 0 (R0)
; n end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x0192	0x4602    MOV	R2, R0
0x0194	0xF9BD0000  LDRSH	R0, [SP, #0]
;__Lib_CString.c, 31 :: 		
L_memcmp4:
; n start address is: 0 (R0)
; n start address is: 0 (R0)
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
0x0198	0xB204    SXTH	R4, R0
0x019A	0x1E43    SUBS	R3, R0, #1
0x019C	0xB218    SXTH	R0, R3
; n end address is: 0 (R0)
0x019E	0xB15C    CBZ	R4, L_memcmp5
; n end address is: 0 (R0)
;__Lib_CString.c, 32 :: 		
; n start address is: 0 (R0)
0x01A0	0x7814    LDRB	R4, [R2, #0]
0x01A2	0x780B    LDRB	R3, [R1, #0]
0x01A4	0x429C    CMP	R4, R3
0x01A6	0xD004    BEQ	L_memcmp6
; n end address is: 0 (R0)
;__Lib_CString.c, 33 :: 		
0x01A8	0x7814    LDRB	R4, [R2, #0]
; s1 end address is: 8 (R2)
0x01AA	0x780B    LDRB	R3, [R1, #0]
; s2 end address is: 4 (R1)
0x01AC	0x1AE3    SUB	R3, R4, R3
0x01AE	0xB218    SXTH	R0, R3
0x01B0	0xE004    B	L_end_memcmp
L_memcmp6:
;__Lib_CString.c, 37 :: 		
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
; n start address is: 0 (R0)
0x01B2	0x1C52    ADDS	R2, R2, #1
;__Lib_CString.c, 38 :: 		
0x01B4	0x1C49    ADDS	R1, R1, #1
;__Lib_CString.c, 39 :: 		
; n end address is: 0 (R0)
; s1 end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x01B6	0xE7EF    B	L_memcmp4
L_memcmp5:
;__Lib_CString.c, 40 :: 		
0x01B8	0x2000    MOVS	R0, #0
0x01BA	0xB200    SXTH	R0, R0
;__Lib_CString.c, 41 :: 		
L_end_memcmp:
0x01BC	0xB001    ADD	SP, SP, #4
0x01BE	0x4770    BX	LR
; end of _memcmp
_SPI_Ethernet_UserUDP:
;RCUHAGER.c, 916 :: 		unsigned int    SPI_Ethernet_UserUDP(unsigned char *remoteHost, unsigned int remotePort, unsigned int destPort, unsigned int reqLength, TEthPktFlags *flags){
; flags start address is: 16 (R4)
0x2304	0xB084    SUB	SP, SP, #16
0x2306	0x9C04    LDR	R4, [SP, #16]
; flags end address is: 16 (R4)
;RCUHAGER.c, 917 :: 		return(0);
0x2308	0x2000    MOVS	R0, #0
;RCUHAGER.c, 918 :: 		}
L_end_SPI_Ethernet_UserUDP:
0x230A	0xB004    ADD	SP, SP, #16
0x230C	0x4770    BX	LR
; end of _SPI_Ethernet_UserUDP
_SPI_Ethernet_doTCP:
;__Lib_EthEnc28j60.c, 1113 :: 		
0x2A78	0xB093    SUB	SP, SP, #76
0x2A7A	0xF8CDE000  STR	LR, [SP, #0]
0x2A7E	0xF8AD0030  STRH	R0, [SP, #48]
0x2A82	0xF8AD1034  STRH	R1, [SP, #52]
0x2A86	0xF8AD2038  STRH	R2, [SP, #56]
;__Lib_EthEnc28j60.c, 1128 :: 		
0x2A8A	0xF10D030E  ADD	R3, SP, #14
0x2A8E	0x9312    STR	R3, [SP, #72]
0x2A90	0x1C5B    ADDS	R3, R3, #1
0x2A92	0x9311    STR	R3, [SP, #68]
0x2A94	0xF8BD0038  LDRH	R0, [SP, #56]
0x2A98	0xF7FEF91E  BL	_SPI_Ethernet_readMem+0
0x2A9C	0x9B11    LDR	R3, [SP, #68]
0x2A9E	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 1129 :: 		
0x2AA0	0x9B12    LDR	R3, [SP, #72]
0x2AA2	0x9311    STR	R3, [SP, #68]
0x2AA4	0xF7FFFE34  BL	_SPI_Ethernet_getByte+0
0x2AA8	0x9B11    LDR	R3, [SP, #68]
0x2AAA	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 1132 :: 		
0x2AAC	0xAB03    ADD	R3, SP, #12
0x2AAE	0x9312    STR	R3, [SP, #72]
0x2AB0	0x1C5B    ADDS	R3, R3, #1
0x2AB2	0x9311    STR	R3, [SP, #68]
0x2AB4	0xF7FFFE2C  BL	_SPI_Ethernet_getByte+0
0x2AB8	0x9B11    LDR	R3, [SP, #68]
0x2ABA	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 1133 :: 		
0x2ABC	0x9B12    LDR	R3, [SP, #72]
0x2ABE	0x9311    STR	R3, [SP, #68]
0x2AC0	0xF7FFFE26  BL	_SPI_Ethernet_getByte+0
0x2AC4	0x9B11    LDR	R3, [SP, #68]
0x2AC6	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 1136 :: 		
0x2AC8	0x2300    MOVS	R3, #0
0x2ACA	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_EthEnc28j60.c, 1137 :: 		
0x2ACE	0x2300    MOVS	R3, #0
0x2AD0	0xF8AD301A  STRH	R3, [SP, #26]
;__Lib_EthEnc28j60.c, 1138 :: 		
0x2AD4	0x2301    MOVS	R3, #1
0x2AD6	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_EthEnc28j60.c, 1139 :: 		
0x2ADA	0x2300    MOVS	R3, #0
0x2ADC	0xF8AD3018  STRH	R3, [SP, #24]
;__Lib_EthEnc28j60.c, 1142 :: 		
0x2AE0	0xF8BD3038  LDRH	R3, [SP, #56]
0x2AE4	0x330C    ADDS	R3, #12
0x2AE6	0xB298    UXTH	R0, R3
0x2AE8	0xF7FEF8F6  BL	_SPI_Ethernet_readMem+0
0x2AEC	0x0884    LSRS	R4, R0, #2
0x2AEE	0xB2E4    UXTB	R4, R4
0x2AF0	0xF64F73FC  MOVW	R3, #65532
0x2AF4	0xEA040303  AND	R3, R4, R3, LSL #0
0x2AF8	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_EthEnc28j60.c, 1145 :: 		
0x2AFC	0xF10D032A  ADD	R3, SP, #42
0x2B00	0x2204    MOVS	R2, #4
0x2B02	0xF64111C9  MOVW	R1, #6601
0x2B06	0x4618    MOV	R0, R3
0x2B08	0xF7FEFB68  BL	_SPI_Ethernet_getBytes+0
;__Lib_EthEnc28j60.c, 1148 :: 		
0x2B0C	0xF8BD3038  LDRH	R3, [SP, #56]
0x2B10	0x330D    ADDS	R3, #13
0x2B12	0xB298    UXTH	R0, R3
0x2B14	0xF7FEF8E0  BL	_SPI_Ethernet_readMem+0
0x2B18	0xF000033F  AND	R3, R0, #63
0x2B1C	0xB2DB    UXTB	R3, R3
0x2B1E	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_EthEnc28j60.c, 1151 :: 		
0x2B22	0x4BF9    LDR	R3, [PC, #996]
0x2B24	0x881B    LDRH	R3, [R3, #0]
0x2B26	0xF2A3040E  SUBW	R4, R3, #14
0x2B2A	0xB2A4    UXTH	R4, R4
0x2B2C	0xF8BD3034  LDRH	R3, [SP, #52]
0x2B30	0x1AE4    SUB	R4, R4, R3
0x2B32	0xB2A4    UXTH	R4, R4
0x2B34	0xF8BD3012  LDRH	R3, [SP, #18]
0x2B38	0x1AE3    SUB	R3, R4, R3
0x2B3A	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_EthEnc28j60.c, 1154 :: 		
0x2B3E	0xF8BD3038  LDRH	R3, [SP, #56]
0x2B42	0x1C9B    ADDS	R3, R3, #2
0x2B44	0xB298    UXTH	R0, R3
0x2B46	0xF7FEF8C7  BL	_SPI_Ethernet_readMem+0
0x2B4A	0xB2C1    UXTB	R1, R0
0x2B4C	0xF8BD0038  LDRH	R0, [SP, #56]
0x2B50	0xF7FEF888  BL	_SPI_Ethernet_writeMem+0
;__Lib_EthEnc28j60.c, 1155 :: 		
0x2B54	0xF8BD3038  LDRH	R3, [SP, #56]
0x2B58	0x1CDB    ADDS	R3, R3, #3
0x2B5A	0xB298    UXTH	R0, R3
0x2B5C	0xF7FEF8BC  BL	_SPI_Ethernet_readMem+0
0x2B60	0xF7FEFB78  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 1158 :: 		
0x2B64	0xF8BD000E  LDRH	R0, [SP, #14]
0x2B68	0xF7FDFAE2  BL	_SPI_Ethernet_writeMemory2+0
;__Lib_EthEnc28j60.c, 1161 :: 		
0x2B6C	0xF8BD3038  LDRH	R3, [SP, #56]
0x2B70	0x1D1B    ADDS	R3, R3, #4
0x2B72	0xB298    UXTH	R0, R3
0x2B74	0xF7FEF8B0  BL	_SPI_Ethernet_readMem+0
0x2B78	0xF88D0023  STRB	R0, [SP, #35]
;__Lib_EthEnc28j60.c, 1162 :: 		
0x2B7C	0xF7FFFDC8  BL	_SPI_Ethernet_getByte+0
0x2B80	0xF88D0022  STRB	R0, [SP, #34]
;__Lib_EthEnc28j60.c, 1163 :: 		
0x2B84	0xF7FFFDC4  BL	_SPI_Ethernet_getByte+0
0x2B88	0xF88D0021  STRB	R0, [SP, #33]
;__Lib_EthEnc28j60.c, 1164 :: 		
0x2B8C	0xF7FFFDC0  BL	_SPI_Ethernet_getByte+0
0x2B90	0xF88D0020  STRB	R0, [SP, #32]
;__Lib_EthEnc28j60.c, 1167 :: 		
0x2B94	0xF7FFFDBC  BL	_SPI_Ethernet_getByte+0
0x2B98	0xF88D0027  STRB	R0, [SP, #39]
;__Lib_EthEnc28j60.c, 1168 :: 		
0x2B9C	0xF7FFFDB8  BL	_SPI_Ethernet_getByte+0
0x2BA0	0xF88D0026  STRB	R0, [SP, #38]
;__Lib_EthEnc28j60.c, 1169 :: 		
0x2BA4	0xF7FFFDB4  BL	_SPI_Ethernet_getByte+0
0x2BA8	0xF88D0025  STRB	R0, [SP, #37]
;__Lib_EthEnc28j60.c, 1170 :: 		
0x2BAC	0xF7FFFDB0  BL	_SPI_Ethernet_getByte+0
0x2BB0	0xF88D0024  STRB	R0, [SP, #36]
;__Lib_EthEnc28j60.c, 1172 :: 		
0x2BB4	0xF8BD3010  LDRH	R3, [SP, #16]
0x2BB8	0x2B02    CMP	R3, #2
0x2BBA	0xD128    BNE	L_SPI_Ethernet_doTCP72
;__Lib_EthEnc28j60.c, 1175 :: 		
0x2BBC	0x9B08    LDR	R3, [SP, #32]
0x2BBE	0x1C5B    ADDS	R3, R3, #1
0x2BC0	0x9309    STR	R3, [SP, #36]
;__Lib_EthEnc28j60.c, 1176 :: 		
0x2BC2	0x2312    MOVS	R3, #18
0x2BC4	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_EthEnc28j60.c, 1179 :: 		
0x2BC8	0x200C    MOVS	R0, #12
0x2BCA	0xF7FEFA5B  BL	_SPI_Ethernet_readReg+0
0x2BCE	0xF88D0020  STRB	R0, [SP, #32]
;__Lib_EthEnc28j60.c, 1180 :: 		
0x2BD2	0x200D    MOVS	R0, #13
0x2BD4	0xF7FEFA56  BL	_SPI_Ethernet_readReg+0
0x2BD8	0xF88D0021  STRB	R0, [SP, #33]
;__Lib_EthEnc28j60.c, 1181 :: 		
0x2BDC	0x2000    MOVS	R0, #0
0x2BDE	0xF7FEFA51  BL	_SPI_Ethernet_readReg+0
0x2BE2	0xF88D0022  STRB	R0, [SP, #34]
;__Lib_EthEnc28j60.c, 1182 :: 		
0x2BE6	0x2001    MOVS	R0, #1
0x2BE8	0xF7FEFA4C  BL	_SPI_Ethernet_readReg+0
0x2BEC	0xF88D0023  STRB	R0, [SP, #35]
;__Lib_EthEnc28j60.c, 1184 :: 		
0x2BF0	0xF8BD3014  LDRH	R3, [SP, #20]
0x2BF4	0x1C5B    ADDS	R3, R3, #1
0x2BF6	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_EthEnc28j60.c, 1186 :: 		
0x2BFA	0x2318    MOVS	R3, #24
0x2BFC	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_EthEnc28j60.c, 1187 :: 		
0x2C00	0x2300    MOVS	R3, #0
0x2C02	0xF8AD3018  STRH	R3, [SP, #24]
;__Lib_EthEnc28j60.c, 1189 :: 		
0x2C06	0x2400    MOVS	R4, #0
0x2C08	0x4BC0    LDR	R3, [PC, #768]
0x2C0A	0x801C    STRH	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 1190 :: 		
0x2C0C	0xE03E    B	L_SPI_Ethernet_doTCP73
L_SPI_Ethernet_doTCP72:
;__Lib_EthEnc28j60.c, 1191 :: 		
0x2C0E	0xF8BD3010  LDRH	R3, [SP, #16]
0x2C12	0x2B18    CMP	R3, #24
0x2C14	0xD119    BNE	L_SPI_Ethernet_doTCP74
;__Lib_EthEnc28j60.c, 1196 :: 		
0x2C16	0x9B08    LDR	R3, [SP, #32]
0x2C18	0x9301    STR	R3, [SP, #4]
;__Lib_EthEnc28j60.c, 1197 :: 		
0x2C1A	0x9B09    LDR	R3, [SP, #36]
0x2C1C	0x9308    STR	R3, [SP, #32]
;__Lib_EthEnc28j60.c, 1198 :: 		
0x2C1E	0xF8BD4016  LDRH	R4, [SP, #22]
0x2C22	0x9B01    LDR	R3, [SP, #4]
0x2C24	0x191B    ADDS	R3, R3, R4
0x2C26	0x9309    STR	R3, [SP, #36]
;__Lib_EthEnc28j60.c, 1200 :: 		
0x2C28	0x2310    MOVS	R3, #16
0x2C2A	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_EthEnc28j60.c, 1202 :: 		
0x2C2E	0xF8BD3014  LDRH	R3, [SP, #20]
0x2C32	0x1C5B    ADDS	R3, R3, #1
0x2C34	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_EthEnc28j60.c, 1204 :: 		
0x2C38	0x2314    MOVS	R3, #20
0x2C3A	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_EthEnc28j60.c, 1205 :: 		
0x2C3E	0xF8BD301A  LDRH	R3, [SP, #26]
0x2C42	0x1C5B    ADDS	R3, R3, #1
0x2C44	0xF8AD301A  STRH	R3, [SP, #26]
;__Lib_EthEnc28j60.c, 1206 :: 		
0x2C48	0xE020    B	L_SPI_Ethernet_doTCP75
L_SPI_Ethernet_doTCP74:
;__Lib_EthEnc28j60.c, 1207 :: 		
0x2C4A	0xF8BD3010  LDRH	R3, [SP, #16]
0x2C4E	0x2B11    CMP	R3, #17
0x2C50	0xD11C    BNE	L_SPI_Ethernet_doTCP76
;__Lib_EthEnc28j60.c, 1212 :: 		
; l start address is: 0 (R0)
0x2C52	0x9808    LDR	R0, [SP, #32]
;__Lib_EthEnc28j60.c, 1213 :: 		
0x2C54	0x9B09    LDR	R3, [SP, #36]
0x2C56	0x9308    STR	R3, [SP, #32]
;__Lib_EthEnc28j60.c, 1214 :: 		
0x2C58	0x1C43    ADDS	R3, R0, #1
; l end address is: 0 (R0)
0x2C5A	0x9309    STR	R3, [SP, #36]
;__Lib_EthEnc28j60.c, 1215 :: 		
0x2C5C	0x2310    MOVS	R3, #16
0x2C5E	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_EthEnc28j60.c, 1217 :: 		
0x2C62	0xF8BD3014  LDRH	R3, [SP, #20]
0x2C66	0x1C5B    ADDS	R3, R3, #1
0x2C68	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_EthEnc28j60.c, 1219 :: 		
0x2C6C	0x2314    MOVS	R3, #20
0x2C6E	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_EthEnc28j60.c, 1220 :: 		
0x2C72	0x2300    MOVS	R3, #0
0x2C74	0xF8AD3018  STRH	R3, [SP, #24]
;__Lib_EthEnc28j60.c, 1223 :: 		
0x2C78	0x4BA5    LDR	R3, [PC, #660]
0x2C7A	0x781B    LDRB	R3, [R3, #0]
0x2C7C	0xB933    CBNZ	R3, L_SPI_Ethernet_doTCP77
;__Lib_EthEnc28j60.c, 1224 :: 		
0x2C7E	0x4CA3    LDR	R4, [PC, #652]
0x2C80	0x8823    LDRH	R3, [R4, #0]
0x2C82	0x1C5B    ADDS	R3, R3, #1
0x2C84	0x8023    STRH	R3, [R4, #0]
;__Lib_EthEnc28j60.c, 1225 :: 		
0x2C86	0x2400    MOVS	R4, #0
0x2C88	0x4BA1    LDR	R3, [PC, #644]
0x2C8A	0x701C    STRB	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 1226 :: 		
L_SPI_Ethernet_doTCP77:
;__Lib_EthEnc28j60.c, 1227 :: 		
L_SPI_Ethernet_doTCP76:
L_SPI_Ethernet_doTCP75:
L_SPI_Ethernet_doTCP73:
;__Lib_EthEnc28j60.c, 1228 :: 		
0x2C8C	0xF8BD3014  LDRH	R3, [SP, #20]
0x2C90	0x2B00    CMP	R3, #0
0x2C92	0xF000818B  BEQ	L_SPI_Ethernet_doTCP78
;__Lib_EthEnc28j60.c, 1233 :: 		
___SPI_Ethernet_doTCP_MORE2SEND:
;__Lib_EthEnc28j60.c, 1235 :: 		
0x2C96	0xF8BD3038  LDRH	R3, [SP, #56]
0x2C9A	0x1D1B    ADDS	R3, R3, #4
0x2C9C	0xF89D2022  LDRB	R2, [SP, #34]
0x2CA0	0xF89D1023  LDRB	R1, [SP, #35]
0x2CA4	0xB298    UXTH	R0, R3
0x2CA6	0xF7FFFE8D  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1236 :: 		
0x2CAA	0xF89D0021  LDRB	R0, [SP, #33]
0x2CAE	0xF7FEFAD1  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 1237 :: 		
0x2CB2	0xF89D0020  LDRB	R0, [SP, #32]
0x2CB6	0xF7FEFACD  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 1241 :: 		
0x2CBA	0xF89D0027  LDRB	R0, [SP, #39]
0x2CBE	0xF7FEFAC9  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 1242 :: 		
0x2CC2	0xF89D0026  LDRB	R0, [SP, #38]
0x2CC6	0xF7FEFAC5  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 1243 :: 		
0x2CCA	0xF89D0025  LDRB	R0, [SP, #37]
0x2CCE	0xF7FEFAC1  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 1244 :: 		
0x2CD2	0xF89D0024  LDRB	R0, [SP, #36]
0x2CD6	0xF7FEFABD  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 1247 :: 		
0x2CDA	0xF8BD3038  LDRH	R3, [SP, #56]
0x2CDE	0x330C    ADDS	R3, #12
0x2CE0	0xB298    UXTH	R0, R3
0x2CE2	0xF7FDFFF9  BL	_SPI_Ethernet_readMem+0
0x2CE6	0xF000030F  AND	R3, R0, #15
0x2CEA	0xB2DB    UXTB	R3, R3
0x2CEC	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_EthEnc28j60.c, 1248 :: 		
0x2CF0	0xF8BD3012  LDRH	R3, [SP, #18]
0x2CF4	0x009C    LSLS	R4, R3, #2
0x2CF6	0xB2A4    UXTH	R4, R4
0x2CF8	0xF8BD3028  LDRH	R3, [SP, #40]
0x2CFC	0xEA430404  ORR	R4, R3, R4, LSL #0
0x2D00	0xF8AD4028  STRH	R4, [SP, #40]
;__Lib_EthEnc28j60.c, 1249 :: 		
0x2D04	0xF8BD3038  LDRH	R3, [SP, #56]
0x2D08	0x330C    ADDS	R3, #12
0x2D0A	0xB2E1    UXTB	R1, R4
0x2D0C	0xB298    UXTH	R0, R3
0x2D0E	0xF7FDFFA9  BL	_SPI_Ethernet_writeMem+0
;__Lib_EthEnc28j60.c, 1252 :: 		
0x2D12	0xF8BD3038  LDRH	R3, [SP, #56]
0x2D16	0x330D    ADDS	R3, #13
0x2D18	0xB298    UXTH	R0, R3
0x2D1A	0xF7FDFFDD  BL	_SPI_Ethernet_readMem+0
0x2D1E	0xF00003C0  AND	R3, R0, #192
0x2D22	0xB2DB    UXTB	R3, R3
0x2D24	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_EthEnc28j60.c, 1253 :: 		
0x2D28	0xF8BD4010  LDRH	R4, [SP, #16]
0x2D2C	0xF8BD3028  LDRH	R3, [SP, #40]
0x2D30	0xEA430404  ORR	R4, R3, R4, LSL #0
0x2D34	0xF8AD4028  STRH	R4, [SP, #40]
;__Lib_EthEnc28j60.c, 1254 :: 		
0x2D38	0xF8BD3038  LDRH	R3, [SP, #56]
0x2D3C	0x330D    ADDS	R3, #13
0x2D3E	0xB2E1    UXTB	R1, R4
0x2D40	0xB298    UXTH	R0, R3
0x2D42	0xF7FDFF8F  BL	_SPI_Ethernet_writeMem+0
;__Lib_EthEnc28j60.c, 1257 :: 		
0x2D46	0xF8BD3010  LDRH	R3, [SP, #16]
0x2D4A	0x2B12    CMP	R3, #18
0x2D4C	0xD115    BNE	L_SPI_Ethernet_doTCP79
;__Lib_EthEnc28j60.c, 1259 :: 		
0x2D4E	0xF8BD3038  LDRH	R3, [SP, #56]
0x2D52	0x330E    ADDS	R3, #14
0x2D54	0x22EE    MOVS	R2, #238
0x2D56	0x2105    MOVS	R1, #5
0x2D58	0xB298    UXTH	R0, R3
0x2D5A	0xF7FFFE33  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1263 :: 		
0x2D5E	0xF8BD3038  LDRH	R3, [SP, #56]
0x2D62	0x3314    ADDS	R3, #20
0x2D64	0x2204    MOVS	R2, #4
0x2D66	0x2102    MOVS	R1, #2
0x2D68	0xB298    UXTH	R0, R3
0x2D6A	0xF7FFFE2B  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1264 :: 		
0x2D6E	0x2005    MOVS	R0, #5
0x2D70	0xF7FEFA70  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 1265 :: 		
0x2D74	0x2078    MOVS	R0, #120
0x2D76	0xF7FEFA6D  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 1266 :: 		
L_SPI_Ethernet_doTCP79:
;__Lib_EthEnc28j60.c, 1269 :: 		
0x2D7A	0xF8BD4034  LDRH	R4, [SP, #52]
0x2D7E	0xF8BD3018  LDRH	R3, [SP, #24]
0x2D82	0x191C    ADDS	R4, R3, R4
0x2D84	0xB2A4    UXTH	R4, R4
0x2D86	0xF8BD3012  LDRH	R3, [SP, #18]
0x2D8A	0x18E3    ADDS	R3, R4, R3
0x2D8C	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_EthEnc28j60.c, 1272 :: 		
0x2D90	0xF8BD301C  LDRH	R3, [SP, #28]
0x2D94	0xB11B    CBZ	R3, L_SPI_Ethernet_doTCP80
;__Lib_EthEnc28j60.c, 1274 :: 		
0x2D96	0xF7FEF9C3  BL	_SPI_Ethernet_MACswap+0
;__Lib_EthEnc28j60.c, 1275 :: 		
0x2D9A	0xF7FFFCDD  BL	_SPI_Ethernet_IPswap+0
;__Lib_EthEnc28j60.c, 1276 :: 		
L_SPI_Ethernet_doTCP80:
;__Lib_EthEnc28j60.c, 1279 :: 		
0x2D9E	0xF10D0316  ADD	R3, SP, #22
0x2DA2	0x1C5B    ADDS	R3, R3, #1
0x2DA4	0x781B    LDRB	R3, [R3, #0]
0x2DA6	0xF8BD2016  LDRH	R2, [SP, #22]
0x2DAA	0xB2D9    UXTB	R1, R3
0x2DAC	0xF64110BF  MOVW	R0, #6591
0x2DB0	0xF7FFFE08  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1282 :: 		
0x2DB4	0x2200    MOVS	R2, #0
0x2DB6	0x2100    MOVS	R1, #0
0x2DB8	0xF64110C7  MOVW	R0, #6599
0x2DBC	0xF7FFFE02  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1283 :: 		
0x2DC0	0xF8BD1034  LDRH	R1, [SP, #52]
0x2DC4	0xF64110BD  MOVW	R0, #6589
0x2DC8	0xF7FFFC80  BL	_SPI_Ethernet_checksum+0
;__Lib_EthEnc28j60.c, 1284 :: 		
0x2DCC	0x2016    MOVS	R0, #22
0x2DCE	0xF7FEF959  BL	_SPI_Ethernet_readReg+0
0x2DD2	0xF88D0044  STRB	R0, [SP, #68]
0x2DD6	0x2017    MOVS	R0, #23
0x2DD8	0xF7FEF954  BL	_SPI_Ethernet_readReg+0
0x2DDC	0xF89D3044  LDRB	R3, [SP, #68]
0x2DE0	0xB2DA    UXTB	R2, R3
0x2DE2	0xB2C1    UXTB	R1, R0
0x2DE4	0xF64110C7  MOVW	R0, #6599
0x2DE8	0xF7FFFDEC  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1287 :: 		
0x2DEC	0xF8BD4016  LDRH	R4, [SP, #22]
0x2DF0	0xF64113BD  MOVW	R3, #6589
0x2DF4	0x191B    ADDS	R3, R3, R4
0x2DF6	0xF8AD300A  STRH	R3, [SP, #10]
;__Lib_EthEnc28j60.c, 1289 :: 		
0x2DFA	0xF8BD3038  LDRH	R3, [SP, #56]
0x2DFE	0x3310    ADDS	R3, #16
0x2E00	0x2200    MOVS	R2, #0
0x2E02	0x2100    MOVS	R1, #0
0x2E04	0xB298    UXTH	R0, R3
0x2E06	0xF7FFFDDD  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1292 :: 		
0x2E0A	0xF8BD3016  LDRH	R3, [SP, #22]
0x2E0E	0xF0030301  AND	R3, R3, #1
0x2E12	0xF8AD3008  STRH	R3, [SP, #8]
;__Lib_EthEnc28j60.c, 1293 :: 		
0x2E16	0x2100    MOVS	R1, #0
0x2E18	0xF8BD000A  LDRH	R0, [SP, #10]
0x2E1C	0xF7FDFF22  BL	_SPI_Ethernet_writeMem+0
;__Lib_EthEnc28j60.c, 1296 :: 		
0x2E20	0xF8BD4008  LDRH	R4, [SP, #8]
0x2E24	0xF8BD300A  LDRH	R3, [SP, #10]
0x2E28	0x191B    ADDS	R3, R3, R4
0x2E2A	0xB29A    UXTH	R2, R3
0x2E2C	0x2300    MOVS	R3, #0
0x2E2E	0xF64111D1  MOVW	R1, #6609
0x2E32	0xF64110C9  MOVW	R0, #6601
0x2E36	0xF7FFFCA7  BL	_SPI_Ethernet_RAMcopy+0
;__Lib_EthEnc28j60.c, 1298 :: 		
0x2E3A	0xF8BD300A  LDRH	R3, [SP, #10]
0x2E3E	0xF2030408  ADDW	R4, R3, #8
0x2E42	0xB2A4    UXTH	R4, R4
0x2E44	0xF8BD3008  LDRH	R3, [SP, #8]
0x2E48	0x18E3    ADDS	R3, R4, R3
0x2E4A	0x2206    MOVS	R2, #6
0x2E4C	0x2100    MOVS	R1, #0
0x2E4E	0xB298    UXTH	R0, R3
0x2E50	0xF7FFFDB8  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1300 :: 		
0x2E54	0xF8BD4018  LDRH	R4, [SP, #24]
0x2E58	0xF8BD3012  LDRH	R3, [SP, #18]
0x2E5C	0x191E    ADDS	R6, R3, R4
0x2E5E	0xB2B6    UXTH	R6, R6
0x2E60	0x0A35    LSRS	R5, R6, #8
0x2E62	0xF8BD300A  LDRH	R3, [SP, #10]
0x2E66	0xF203040A  ADDW	R4, R3, #10
0x2E6A	0xB2A4    UXTH	R4, R4
0x2E6C	0xF8BD3008  LDRH	R3, [SP, #8]
0x2E70	0x18E3    ADDS	R3, R4, R3
0x2E72	0xB2F2    UXTB	R2, R6
0x2E74	0xB2E9    UXTB	R1, R5
0x2E76	0xB298    UXTH	R0, R3
0x2E78	0xF7FFFDA4  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1303 :: 		
0x2E7C	0xF8BD4018  LDRH	R4, [SP, #24]
0x2E80	0xF8BD3012  LDRH	R3, [SP, #18]
0x2E84	0x191B    ADDS	R3, R3, R4
0x2E86	0xB29B    UXTH	R3, R3
0x2E88	0xF203040C  ADDW	R4, R3, #12
0x2E8C	0xB2A4    UXTH	R4, R4
0x2E8E	0xF8BD3008  LDRH	R3, [SP, #8]
0x2E92	0x18E3    ADDS	R3, R4, R3
0x2E94	0xB299    UXTH	R1, R3
0x2E96	0xF8BD0038  LDRH	R0, [SP, #56]
0x2E9A	0xF7FFFC17  BL	_SPI_Ethernet_checksum+0
;__Lib_EthEnc28j60.c, 1304 :: 		
0x2E9E	0x2016    MOVS	R0, #22
0x2EA0	0xF7FEF8F0  BL	_SPI_Ethernet_readReg+0
0x2EA4	0xF88D0044  STRB	R0, [SP, #68]
0x2EA8	0x2017    MOVS	R0, #23
0x2EAA	0xF7FEF8EB  BL	_SPI_Ethernet_readReg+0
0x2EAE	0xF8BD3038  LDRH	R3, [SP, #56]
0x2EB2	0xF2030410  ADDW	R4, R3, #16
0x2EB6	0xF89D3044  LDRB	R3, [SP, #68]
0x2EBA	0xB2DA    UXTB	R2, R3
0x2EBC	0xB2C1    UXTB	R1, R0
0x2EBE	0xB2A0    UXTH	R0, R4
0x2EC0	0xF7FFFD80  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1306 :: 		
0x2EC4	0xF8BD3016  LDRH	R3, [SP, #22]
0x2EC8	0x330E    ADDS	R3, #14
0x2ECA	0xB298    UXTH	R0, R3
0x2ECC	0xF7FFFA3E  BL	_SPI_Ethernet_TXpacket+0
;__Lib_EthEnc28j60.c, 1308 :: 		
0x2ED0	0xF8BD301A  LDRH	R3, [SP, #26]
0x2ED4	0x2B00    CMP	R3, #0
0x2ED6	0xD04E    BEQ	L_SPI_Ethernet_doTCP81
;__Lib_EthEnc28j60.c, 1310 :: 		
0x2ED8	0x2310    MOVS	R3, #16
0x2EDA	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_EthEnc28j60.c, 1312 :: 		
0x2EDE	0x2300    MOVS	R3, #0
0x2EE0	0xF8AD301A  STRH	R3, [SP, #26]
;__Lib_EthEnc28j60.c, 1316 :: 		
0x2EE4	0x2300    MOVS	R3, #0
0x2EE6	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_EthEnc28j60.c, 1319 :: 		
0x2EEA	0xF8BD4012  LDRH	R4, [SP, #18]
0x2EEE	0xF8BD3038  LDRH	R3, [SP, #56]
0x2EF2	0x191B    ADDS	R3, R3, R4
0x2EF4	0xB299    UXTH	R1, R3
0x2EF6	0x2002    MOVS	R0, #2
0x2EF8	0xF000F9EA  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 1322 :: 		
0x2EFC	0xF8BD3030  LDRH	R3, [SP, #48]
0x2F00	0xF203040E  ADDW	R4, R3, #14
0x2F04	0xF000B806  B	#12
0x2F08	0x01C62000  	_SPI_Ethernet_pktLen+0
0x2F0C	0x00BA2000  	__Lib_EthEnc28j60_closeTCP+0
0x2F10	0x00B72000  	__Lib_EthEnc28j60_waitTcp4FIN+0
0x2F14	0xB2A4    UXTH	R4, R4
0x2F16	0xF8BD3034  LDRH	R3, [SP, #52]
0x2F1A	0x18E4    ADDS	R4, R4, R3
0x2F1C	0xB2A4    UXTH	R4, R4
0x2F1E	0xF8BD3012  LDRH	R3, [SP, #18]
0x2F22	0x18E3    ADDS	R3, R4, R3
0x2F24	0xB298    UXTH	R0, R3
0x2F26	0xF7FDFEFD  BL	_SPI_Ethernet_setRxReadAddress+0
;__Lib_EthEnc28j60.c, 1324 :: 		
0x2F2A	0x4C22    LDR	R4, [PC, #136]
0x2F2C	0x8823    LDRH	R3, [R4, #0]
0x2F2E	0x1C5B    ADDS	R3, R3, #1
0x2F30	0x8023    STRH	R3, [R4, #0]
;__Lib_EthEnc28j60.c, 1327 :: 		
0x2F32	0x4D21    LDR	R5, [PC, #132]
0x2F34	0x4B21    LDR	R3, [PC, #132]
0x2F36	0x881B    LDRH	R3, [R3, #0]
0x2F38	0xF2A3040E  SUBW	R4, R3, #14
0x2F3C	0xB2A4    UXTH	R4, R4
0x2F3E	0xF8BD3034  LDRH	R3, [SP, #52]
0x2F42	0x1AE4    SUB	R4, R4, R3
0x2F44	0xB2A4    UXTH	R4, R4
0x2F46	0xF8BD3012  LDRH	R3, [SP, #18]
0x2F4A	0x1AE4    SUB	R4, R4, R3
0x2F4C	0xF10D032A  ADD	R3, SP, #42
0x2F50	0xF8BD200C  LDRH	R2, [SP, #12]
0x2F54	0xF8BD100E  LDRH	R1, [SP, #14]
0x2F58	0x4618    MOV	R0, R3
0x2F5A	0xB2A3    UXTH	R3, R4
0x2F5C	0xB420    PUSH	(R5)
0x2F5E	0xF7FEF99D  BL	_SPI_Ethernet_UserTCP+0
0x2F62	0xB001    ADD	SP, SP, #4
0x2F64	0xF8AD0018  STRH	R0, [SP, #24]
;__Lib_EthEnc28j60.c, 1329 :: 		
0x2F68	0x4C15    LDR	R4, [PC, #84]
0x2F6A	0x6823    LDR	R3, [R4, #0]
0x2F6C	0xB913    CBNZ	R3, L_SPI_Ethernet_doTCP82
;__Lib_EthEnc28j60.c, 1330 :: 		
0x2F6E	0x2400    MOVS	R4, #0
0x2F70	0x4B10    LDR	R3, [PC, #64]
0x2F72	0x801C    STRH	R4, [R3, #0]
L_SPI_Ethernet_doTCP82:
;__Lib_EthEnc28j60.c, 1332 :: 		
0x2F74	0xE68F    B	___SPI_Ethernet_doTCP_MORE2SEND
;__Lib_EthEnc28j60.c, 1333 :: 		
L_SPI_Ethernet_doTCP81:
;__Lib_EthEnc28j60.c, 1334 :: 		
0x2F76	0x4B0F    LDR	R3, [PC, #60]
0x2F78	0x881B    LDRH	R3, [R3, #0]
0x2F7A	0xB1BB    CBZ	R3, L_SPI_Ethernet_doTCP83
;__Lib_EthEnc28j60.c, 1336 :: 		
0x2F7C	0xF8BD4018  LDRH	R4, [SP, #24]
0x2F80	0x9B08    LDR	R3, [SP, #32]
0x2F82	0x191B    ADDS	R3, R3, R4
0x2F84	0x9308    STR	R3, [SP, #32]
;__Lib_EthEnc28j60.c, 1337 :: 		
0x2F86	0x2311    MOVS	R3, #17
0x2F88	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_EthEnc28j60.c, 1339 :: 		
0x2F8C	0x2400    MOVS	R4, #0
0x2F8E	0x4B09    LDR	R3, [PC, #36]
0x2F90	0x801C    STRH	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 1340 :: 		
0x2F92	0x2300    MOVS	R3, #0
0x2F94	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_EthEnc28j60.c, 1342 :: 		
0x2F98	0x2314    MOVS	R3, #20
0x2F9A	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_EthEnc28j60.c, 1343 :: 		
0x2F9E	0x2300    MOVS	R3, #0
0x2FA0	0xF8AD3018  STRH	R3, [SP, #24]
;__Lib_EthEnc28j60.c, 1345 :: 		
0x2FA4	0x2401    MOVS	R4, #1
0x2FA6	0x4B07    LDR	R3, [PC, #28]
0x2FA8	0x701C    STRB	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 1347 :: 		
0x2FAA	0xE674    B	___SPI_Ethernet_doTCP_MORE2SEND
;__Lib_EthEnc28j60.c, 1348 :: 		
L_SPI_Ethernet_doTCP83:
;__Lib_EthEnc28j60.c, 1349 :: 		
L_SPI_Ethernet_doTCP78:
;__Lib_EthEnc28j60.c, 1350 :: 		
L_end_SPI_Ethernet_doTCP:
0x2FAC	0xF8DDE000  LDR	LR, [SP, #0]
0x2FB0	0xB013    ADD	SP, SP, #76
0x2FB2	0x4770    BX	LR
0x2FB4	0x00BA2000  	__Lib_EthEnc28j60_closeTCP+0
0x2FB8	0x00DB2000  	__Lib_EthEnc28j60_flags+0
0x2FBC	0x01C62000  	_SPI_Ethernet_pktLen+0
0x2FC0	0x1B602200  	__Lib_EthEnc28j60_flags+0
0x2FC4	0x00B72000  	__Lib_EthEnc28j60_waitTcp4FIN+0
; end of _SPI_Ethernet_doTCP
_SPI_Ethernet_UserTCP:
;RCUHAGER.c, 435 :: 		unsigned int SPI_Ethernet_UserTCP(unsigned char *remoteHost, unsigned int remotePort, unsigned int localPort, unsigned int reqLength, TEthPktFlags *flags){
; localPort start address is: 8 (R2)
0x129C	0xB08A    SUB	SP, SP, #40
0x129E	0xF8CDE000  STR	LR, [SP, #0]
; localPort end address is: 8 (R2)
; localPort start address is: 8 (R2)
; flags start address is: 16 (R4)
0x12A2	0x9C0A    LDR	R4, [SP, #40]
; flags end address is: 16 (R4)
;RCUHAGER.c, 436 :: 		unsigned int len=0;
;RCUHAGER.c, 437 :: 		unsigned char vt_button=0;
0x12A4	0x2400    MOVS	R4, #0
0x12A6	0xF88D400E  STRB	R4, [SP, #14]
;RCUHAGER.c, 438 :: 		unsigned long shift=1;
0x12AA	0xF04F0401  MOV	R4, #1
0x12AE	0x9404    STR	R4, [SP, #16]
;RCUHAGER.c, 440 :: 		unsigned char locate=0,_locate=0,h=0;
;RCUHAGER.c, 442 :: 		if(localPort != 80)
0x12B0	0x2A50    CMP	R2, #80
0x12B2	0xD002    BEQ	L_SPI_Ethernet_UserTCP71
; localPort end address is: 8 (R2)
;RCUHAGER.c, 444 :: 		return(0);
0x12B4	0x2000    MOVS	R0, #0
0x12B6	0xF001B816  B	L_end_SPI_Ethernet_UserTCP
;RCUHAGER.c, 445 :: 		}
L_SPI_Ethernet_UserTCP71:
;RCUHAGER.c, 446 :: 		for(len = 0;len < 30;len++){
0x12BA	0x2400    MOVS	R4, #0
0x12BC	0xF8AD400C  STRH	R4, [SP, #12]
L_SPI_Ethernet_UserTCP72:
0x12C0	0xF8BD400C  LDRH	R4, [SP, #12]
0x12C4	0x2C1E    CMP	R4, #30
0x12C6	0xD20E    BCS	L_SPI_Ethernet_UserTCP73
;RCUHAGER.c, 447 :: 		getRequest[len] = SPI_Ethernet_getByte();
0x12C8	0xF8BD500C  LDRH	R5, [SP, #12]
0x12CC	0x4C8A    LDR	R4, [PC, #552]
0x12CE	0x1964    ADDS	R4, R4, R5
0x12D0	0x9409    STR	R4, [SP, #36]
0x12D2	0xF001FA1D  BL	_SPI_Ethernet_getByte+0
0x12D6	0x9C09    LDR	R4, [SP, #36]
0x12D8	0x7020    STRB	R0, [R4, #0]
;RCUHAGER.c, 446 :: 		for(len = 0;len < 30;len++){
0x12DA	0xF8BD400C  LDRH	R4, [SP, #12]
0x12DE	0x1C64    ADDS	R4, R4, #1
0x12E0	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 448 :: 		}
0x12E4	0xE7EC    B	L_SPI_Ethernet_UserTCP72
L_SPI_Ethernet_UserTCP73:
;RCUHAGER.c, 449 :: 		getRequest[len] = 0;
0x12E6	0xF8BD500C  LDRH	R5, [SP, #12]
0x12EA	0x4C83    LDR	R4, [PC, #524]
0x12EC	0x1965    ADDS	R5, R4, R5
0x12EE	0x2400    MOVS	R4, #0
0x12F0	0x702C    STRB	R4, [R5, #0]
;RCUHAGER.c, 450 :: 		len = 0;
0x12F2	0x2400    MOVS	R4, #0
0x12F4	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 451 :: 		if(memcmp(getRequest, httpMethod, 5))
0x12F8	0x2205    MOVS	R2, #5
0x12FA	0xB212    SXTH	R2, R2
0x12FC	0x497F    LDR	R1, [PC, #508]
0x12FE	0x487E    LDR	R0, [PC, #504]
0x1300	0xF7FEFF44  BL	_memcmp+0
0x1304	0xB110    CBZ	R0, L_SPI_Ethernet_UserTCP75
;RCUHAGER.c, 453 :: 		return(0);
0x1306	0x2000    MOVS	R0, #0
0x1308	0xF000BFED  B	L_end_SPI_Ethernet_UserTCP
;RCUHAGER.c, 454 :: 		}
L_SPI_Ethernet_UserTCP75:
;RCUHAGER.c, 456 :: 		if(getRequest[5]=='t'){
0x130C	0x4C7C    LDR	R4, [PC, #496]
0x130E	0x7824    LDRB	R4, [R4, #0]
0x1310	0x2C74    CMP	R4, #116
0x1312	0xF0408060  BNE	L_SPI_Ethernet_UserTCP76
;RCUHAGER.c, 457 :: 		if(isdigit(getRequest[6])){
0x1316	0x4C7B    LDR	R4, [PC, #492]
0x1318	0x7824    LDRB	R4, [R4, #0]
0x131A	0xB2E0    UXTB	R0, R4
0x131C	0xF7FFFC96  BL	_isdigit+0
0x1320	0x2800    CMP	R0, #0
0x1322	0xD057    BEQ	L_SPI_Ethernet_UserTCP77
;RCUHAGER.c, 458 :: 		index_page=getRequest[6]-'0';
0x1324	0x4C77    LDR	R4, [PC, #476]
0x1326	0x7824    LDRB	R4, [R4, #0]
0x1328	0xF2A40530  SUBW	R5, R4, #48
0x132C	0x4C76    LDR	R4, [PC, #472]
0x132E	0x8025    STRH	R5, [R4, #0]
;RCUHAGER.c, 459 :: 		if(index_page==Page_Setting){
0x1330	0xB2AC    UXTH	R4, R5
0x1332	0x2C08    CMP	R4, #8
0x1334	0xD14E    BNE	L_SPI_Ethernet_UserTCP78
;RCUHAGER.c, 460 :: 		_locate=10;
; _locate start address is: 36 (R9)
0x1336	0xF240090A  MOVW	R9, #10
;RCUHAGER.c, 461 :: 		for(h=0;h<4;h++){
; h start address is: 32 (R8)
0x133A	0xF2400800  MOVW	R8, #0
; h end address is: 32 (R8)
; _locate end address is: 36 (R9)
0x133E	0xFA5FF688  UXTB	R6, R8
0x1342	0xFA5FF889  UXTB	R8, R9
L_SPI_Ethernet_UserTCP79:
; h start address is: 24 (R6)
; _locate start address is: 32 (R8)
0x1346	0x2E04    CMP	R6, #4
0x1348	0xD21C    BCS	L_SPI_Ethernet_UserTCP80
;RCUHAGER.c, 462 :: 		locate=get_point(getRequest,_locate,25);
0x134A	0x2219    MOVS	R2, #25
0x134C	0xFA5FF188  UXTB	R1, R8
0x1350	0x4869    LDR	R0, [PC, #420]
0x1352	0xF7FFFC05  BL	_get_point+0
; locate start address is: 28 (R7)
0x1356	0xB2C7    UXTB	R7, R0
;RCUHAGER.c, 463 :: 		_myip[h]=chuoi_so(getRequest,_locate,(locate-1));
0x1358	0xAD01    ADD	R5, SP, #4
0x135A	0x0074    LSLS	R4, R6, #1
0x135C	0x192C    ADDS	R4, R5, R4
0x135E	0x9409    STR	R4, [SP, #36]
0x1360	0x1E44    SUBS	R4, R0, #1
0x1362	0xB2E2    UXTB	R2, R4
0x1364	0xFA5FF188  UXTB	R1, R8
; _locate end address is: 32 (R8)
0x1368	0x4863    LDR	R0, [PC, #396]
0x136A	0xF7FFFBE3  BL	_chuoi_so+0
0x136E	0x9C09    LDR	R4, [SP, #36]
0x1370	0x8020    STRH	R0, [R4, #0]
;RCUHAGER.c, 464 :: 		_locate=locate+1;
0x1372	0x1C7C    ADDS	R4, R7, #1
; locate end address is: 28 (R7)
; _locate start address is: 36 (R9)
0x1374	0xFA5FF984  UXTB	R9, R4
;RCUHAGER.c, 461 :: 		for(h=0;h<4;h++){
0x1378	0x1C70    ADDS	R0, R6, #1
0x137A	0xB2C0    UXTB	R0, R0
; h end address is: 24 (R6)
;RCUHAGER.c, 465 :: 		}
0x137C	0xFA5FF889  UXTB	R8, R9
; _locate end address is: 36 (R9)
0x1380	0xB2C6    UXTB	R6, R0
0x1382	0xE7E0    B	L_SPI_Ethernet_UserTCP79
L_SPI_Ethernet_UserTCP80:
;RCUHAGER.c, 466 :: 		if((_myip[0]<=255)&&(_myip[1]<=255)&&(_myip[2]<=255)&&(_myip[3]<=255)) {
0x1384	0xAC01    ADD	R4, SP, #4
0x1386	0x8824    LDRH	R4, [R4, #0]
0x1388	0xF1B40FFF  CMP	R4, #255
0x138C	0xD822    BHI	L__SPI_Ethernet_UserTCP520
0x138E	0xAC01    ADD	R4, SP, #4
0x1390	0x1CA4    ADDS	R4, R4, #2
0x1392	0x8824    LDRH	R4, [R4, #0]
0x1394	0xF1B40FFF  CMP	R4, #255
0x1398	0xD81C    BHI	L__SPI_Ethernet_UserTCP519
0x139A	0xAC01    ADD	R4, SP, #4
0x139C	0x1D24    ADDS	R4, R4, #4
0x139E	0x8824    LDRH	R4, [R4, #0]
0x13A0	0xF1B40FFF  CMP	R4, #255
0x13A4	0xD816    BHI	L__SPI_Ethernet_UserTCP518
0x13A6	0xAC01    ADD	R4, SP, #4
0x13A8	0x1DA4    ADDS	R4, R4, #6
0x13AA	0x8824    LDRH	R4, [R4, #0]
0x13AC	0xF1B40FFF  CMP	R4, #255
0x13B0	0xD810    BHI	L__SPI_Ethernet_UserTCP517
L__SPI_Ethernet_UserTCP516:
;RCUHAGER.c, 467 :: 		for(h=0;h<4;h++){
0x13B2	0x2000    MOVS	R0, #0
L_SPI_Ethernet_UserTCP85:
0x13B4	0x2804    CMP	R0, #4
0x13B6	0xD20A    BCS	L_SPI_Ethernet_UserTCP86
;RCUHAGER.c, 468 :: 		myIpAddr[h]=_myip[h];
0x13B8	0x4C54    LDR	R4, [PC, #336]
0x13BA	0x1826    ADDS	R6, R4, R0
0x13BC	0xAD01    ADD	R5, SP, #4
0x13BE	0x0044    LSLS	R4, R0, #1
0x13C0	0x192C    ADDS	R4, R5, R4
0x13C2	0x8824    LDRH	R4, [R4, #0]
0x13C4	0x7034    STRB	R4, [R6, #0]
;RCUHAGER.c, 467 :: 		for(h=0;h<4;h++){
0x13C6	0x1C44    ADDS	R4, R0, #1
; h start address is: 4 (R1)
0x13C8	0xB2E1    UXTB	R1, R4
;RCUHAGER.c, 469 :: 		}
0x13CA	0xB2C8    UXTB	R0, R1
; h end address is: 4 (R1)
0x13CC	0xE7F2    B	L_SPI_Ethernet_UserTCP85
L_SPI_Ethernet_UserTCP86:
;RCUHAGER.c, 470 :: 		flag_reset_ip=1;
0x13CE	0x2501    MOVS	R5, #1
0x13D0	0x4C4F    LDR	R4, [PC, #316]
0x13D2	0x7025    STRB	R5, [R4, #0]
;RCUHAGER.c, 466 :: 		if((_myip[0]<=255)&&(_myip[1]<=255)&&(_myip[2]<=255)&&(_myip[3]<=255)) {
L__SPI_Ethernet_UserTCP520:
L__SPI_Ethernet_UserTCP519:
L__SPI_Ethernet_UserTCP518:
L__SPI_Ethernet_UserTCP517:
;RCUHAGER.c, 472 :: 		}
L_SPI_Ethernet_UserTCP78:
;RCUHAGER.c, 473 :: 		}
L_SPI_Ethernet_UserTCP77:
;RCUHAGER.c, 474 :: 		}
0x13D4	0xE10D    B	L_SPI_Ethernet_UserTCP88
L_SPI_Ethernet_UserTCP76:
;RCUHAGER.c, 475 :: 		else if(getRequest[5] == 's'){
0x13D6	0x4C4A    LDR	R4, [PC, #296]
0x13D8	0x7824    LDRB	R4, [R4, #0]
0x13DA	0x2C73    CMP	R4, #115
0x13DC	0xF0408109  BNE	L_SPI_Ethernet_UserTCP89
;RCUHAGER.c, 476 :: 		STAT = ~STAT;         // LED INDICATOR HOPTEST
0x13E0	0x4D4C    LDR	R5, [PC, #304]
0x13E2	0x682C    LDR	R4, [R5, #0]
0x13E4	0xF0840401  EOR	R4, R4, #1
0x13E8	0x602C    STR	R4, [R5, #0]
;RCUHAGER.c, 477 :: 		len =  putConstString(httpHeader);
0x13EA	0x484B    LDR	R0, [PC, #300]
0x13EC	0xF7FFFBD0  BL	_SPI_Ethernet_putConstString+0
0x13F0	0xF8AD000C  STRH	R0, [SP, #12]
;RCUHAGER.c, 478 :: 		len += putConstString(httpMimeTypeHTML);
0x13F4	0x4849    LDR	R0, [PC, #292]
0x13F6	0xF7FFFBCB  BL	_SPI_Ethernet_putConstString+0
0x13FA	0xF8BD400C  LDRH	R4, [SP, #12]
0x13FE	0x1824    ADDS	R4, R4, R0
0x1400	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 479 :: 		switch (index_page) {
0x1404	0xE0D3    B	L_SPI_Ethernet_UserTCP90
;RCUHAGER.c, 480 :: 		case Page_Service:
L_SPI_Ethernet_UserTCP92:
;RCUHAGER.c, 481 :: 		len += putConstString("r");
0x1406	0x4C46    LDR	R4, [PC, #280]
0x1408	0x4620    MOV	R0, R4
0x140A	0xF7FFFBC1  BL	_SPI_Ethernet_putConstString+0
0x140E	0xF8BD400C  LDRH	R4, [SP, #12]
0x1412	0x1824    ADDS	R4, R4, R0
0x1414	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 482 :: 		LongWordToStr(status_wed_service, dyna);
0x1418	0x4C42    LDR	R4, [PC, #264]
0x141A	0x6824    LDR	R4, [R4, #0]
0x141C	0x4942    LDR	R1, [PC, #264]
0x141E	0x4620    MOV	R0, R4
0x1420	0xF7FFFBEE  BL	_LongWordToStr+0
;RCUHAGER.c, 483 :: 		len += putString(dyna);
0x1424	0x4840    LDR	R0, [PC, #256]
0x1426	0xF7FFFB4D  BL	_SPI_Ethernet_putString+0
0x142A	0xF8BD400C  LDRH	R4, [SP, #12]
0x142E	0x1824    ADDS	R4, R4, R0
0x1430	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 484 :: 		break;
0x1434	0xE0DD    B	L_SPI_Ethernet_UserTCP91
;RCUHAGER.c, 485 :: 		case Page_Lighting:
L_SPI_Ethernet_UserTCP93:
;RCUHAGER.c, 486 :: 		len += putConstString("r");
0x1436	0x4C3D    LDR	R4, [PC, #244]
0x1438	0x4620    MOV	R0, R4
0x143A	0xF7FFFBA9  BL	_SPI_Ethernet_putConstString+0
0x143E	0xF8BD400C  LDRH	R4, [SP, #12]
0x1442	0x1824    ADDS	R4, R4, R0
0x1444	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 487 :: 		LongWordToStr(status_wed_light, dyna);
0x1448	0x4C39    LDR	R4, [PC, #228]
0x144A	0x6824    LDR	R4, [R4, #0]
0x144C	0x4936    LDR	R1, [PC, #216]
0x144E	0x4620    MOV	R0, R4
0x1450	0xF7FFFBD6  BL	_LongWordToStr+0
;RCUHAGER.c, 488 :: 		len += putString(dyna);
0x1454	0x4834    LDR	R0, [PC, #208]
0x1456	0xF7FFFB35  BL	_SPI_Ethernet_putString+0
0x145A	0xF8BD400C  LDRH	R4, [SP, #12]
0x145E	0x1824    ADDS	R4, R4, R0
0x1460	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 489 :: 		break;
0x1464	0xE0C5    B	L_SPI_Ethernet_UserTCP91
;RCUHAGER.c, 490 :: 		case Page_Curtain:
L_SPI_Ethernet_UserTCP94:
;RCUHAGER.c, 491 :: 		len += putConstString("r");
0x1466	0x4C33    LDR	R4, [PC, #204]
0x1468	0x4620    MOV	R0, R4
0x146A	0xF7FFFB91  BL	_SPI_Ethernet_putConstString+0
0x146E	0xF8BD400C  LDRH	R4, [SP, #12]
0x1472	0x1824    ADDS	R4, R4, R0
0x1474	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 492 :: 		LongWordToStr(status_wed_curtain, dyna);
0x1478	0x4C2F    LDR	R4, [PC, #188]
0x147A	0x6824    LDR	R4, [R4, #0]
0x147C	0x492A    LDR	R1, [PC, #168]
0x147E	0x4620    MOV	R0, R4
0x1480	0xF7FFFBBE  BL	_LongWordToStr+0
;RCUHAGER.c, 493 :: 		len += putString(dyna);
0x1484	0x4828    LDR	R0, [PC, #160]
0x1486	0xF7FFFB1D  BL	_SPI_Ethernet_putString+0
0x148A	0xF8BD400C  LDRH	R4, [SP, #12]
0x148E	0x1824    ADDS	R4, R4, R0
0x1490	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 494 :: 		break;
0x1494	0xE0AD    B	L_SPI_Ethernet_UserTCP91
;RCUHAGER.c, 495 :: 		case Page_Scenes:
L_SPI_Ethernet_UserTCP95:
;RCUHAGER.c, 496 :: 		len += putConstString("r");
0x1496	0x4C29    LDR	R4, [PC, #164]
0x1498	0x4620    MOV	R0, R4
0x149A	0xF7FFFB79  BL	_SPI_Ethernet_putConstString+0
0x149E	0xF8BD400C  LDRH	R4, [SP, #12]
0x14A2	0x1824    ADDS	R4, R4, R0
0x14A4	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 497 :: 		LongWordToStr(status_wed_scenes, dyna);
0x14A8	0x4C25    LDR	R4, [PC, #148]
0x14AA	0x6824    LDR	R4, [R4, #0]
0x14AC	0x491E    LDR	R1, [PC, #120]
0x14AE	0x4620    MOV	R0, R4
0x14B0	0xF7FFFBA6  BL	_LongWordToStr+0
;RCUHAGER.c, 498 :: 		len += putString(dyna);
0x14B4	0x481C    LDR	R0, [PC, #112]
0x14B6	0xF7FFFB05  BL	_SPI_Ethernet_putString+0
0x14BA	0xF8BD400C  LDRH	R4, [SP, #12]
0x14BE	0x1824    ADDS	R4, R4, R0
0x14C0	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 499 :: 		break;
0x14C4	0xE095    B	L_SPI_Ethernet_UserTCP91
;RCUHAGER.c, 500 :: 		case Page_Fan_Speed:
L_SPI_Ethernet_UserTCP96:
;RCUHAGER.c, 501 :: 		len += putConstString("r");
0x14C6	0x4C1F    LDR	R4, [PC, #124]
0x14C8	0x4620    MOV	R0, R4
0x14CA	0xF7FFFB61  BL	_SPI_Ethernet_putConstString+0
0x14CE	0xF8BD400C  LDRH	R4, [SP, #12]
0x14D2	0x1824    ADDS	R4, R4, R0
0x14D4	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 502 :: 		LongWordToStr(status_wed_fan, dyna);
0x14D8	0x4C1B    LDR	R4, [PC, #108]
0x14DA	0x6824    LDR	R4, [R4, #0]
0x14DC	0x4912    LDR	R1, [PC, #72]
0x14DE	0x4620    MOV	R0, R4
0x14E0	0xF7FFFB8E  BL	_LongWordToStr+0
;RCUHAGER.c, 503 :: 		len += putString(dyna);
0x14E4	0x4810    LDR	R0, [PC, #64]
0x14E6	0xF7FFFAED  BL	_SPI_Ethernet_putString+0
0x14EA	0xF8BD400C  LDRH	R4, [SP, #12]
0x14EE	0x1824    ADDS	R4, R4, R0
0x14F0	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 504 :: 		break;
0x14F4	0xE07D    B	L_SPI_Ethernet_UserTCP91
0x14F6	0xE029    B	#82
0x14F8	0x00F42000  	_getRequest+0
0x14FC	0x00162000  	_httpMethod+0
0x1500	0x00F92000  	_getRequest+5
0x1504	0x00FA2000  	_getRequest+6
0x1508	0x001C2000  	_index_page+0
0x150C	0x00042000  	_myIpAddr+0
0x1510	0x001E2000  	_flag_reset_ip+0
0x1514	0x01B04221  	GPIOA_ODR+0
0x1518	0x69700000  	_httpHeader+0
0x151C	0x699B0000  	_httpMimeTypeHTML+0
0x1520	0x35920000  	?lstr_12_RCUHAGER+0
0x1524	0x00202000  	_status_wed_service+0
0x1528	0x01582000  	_dyna+0
0x152C	0x36B60000  	?lstr_13_RCUHAGER+0
0x1530	0x00242000  	_status_wed_light+0
0x1534	0x3D540000  	?lstr_14_RCUHAGER+0
0x1538	0x00282000  	_status_wed_curtain+0
0x153C	0x29E20000  	?lstr_15_RCUHAGER+0
0x1540	0x002C2000  	_status_wed_scenes+0
0x1544	0x2A120000  	?lstr_16_RCUHAGER+0
0x1548	0x00302000  	_status_wed_fan+0
;RCUHAGER.c, 505 :: 		case Page_Dimer_Extant:
L_SPI_Ethernet_UserTCP97:
;RCUHAGER.c, 506 :: 		len += putConstString("r");
0x154C	0x4CB5    LDR	R4, [PC, #724]
0x154E	0x4620    MOV	R0, R4
0x1550	0xF7FFFB1E  BL	_SPI_Ethernet_putConstString+0
0x1554	0xF8BD400C  LDRH	R4, [SP, #12]
0x1558	0x1824    ADDS	R4, R4, R0
0x155A	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 507 :: 		LongWordToStr(status_wed_dimer, dyna);
0x155E	0x4CB2    LDR	R4, [PC, #712]
0x1560	0x6824    LDR	R4, [R4, #0]
0x1562	0x49B2    LDR	R1, [PC, #712]
0x1564	0x4620    MOV	R0, R4
0x1566	0xF7FFFB4B  BL	_LongWordToStr+0
;RCUHAGER.c, 508 :: 		len += putString(dyna);
0x156A	0x48B0    LDR	R0, [PC, #704]
0x156C	0xF7FFFAAA  BL	_SPI_Ethernet_putString+0
0x1570	0xF8BD400C  LDRH	R4, [SP, #12]
0x1574	0x1824    ADDS	R4, R4, R0
0x1576	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 509 :: 		break;
0x157A	0xE03A    B	L_SPI_Ethernet_UserTCP91
;RCUHAGER.c, 510 :: 		case Page_Device_Extant:
L_SPI_Ethernet_UserTCP98:
;RCUHAGER.c, 511 :: 		len += putConstString("r");
0x157C	0x4CAC    LDR	R4, [PC, #688]
0x157E	0x4620    MOV	R0, R4
0x1580	0xF7FFFB06  BL	_SPI_Ethernet_putConstString+0
0x1584	0xF8BD400C  LDRH	R4, [SP, #12]
0x1588	0x1824    ADDS	R4, R4, R0
0x158A	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 512 :: 		LongWordToStr(wed_status_button, dyna);
0x158E	0x4CA9    LDR	R4, [PC, #676]
0x1590	0x6824    LDR	R4, [R4, #0]
0x1592	0x49A6    LDR	R1, [PC, #664]
0x1594	0x4620    MOV	R0, R4
0x1596	0xF7FFFB33  BL	_LongWordToStr+0
;RCUHAGER.c, 513 :: 		len += putString(dyna);
0x159A	0x48A4    LDR	R0, [PC, #656]
0x159C	0xF7FFFA92  BL	_SPI_Ethernet_putString+0
0x15A0	0xF8BD400C  LDRH	R4, [SP, #12]
0x15A4	0x1824    ADDS	R4, R4, R0
0x15A6	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 514 :: 		break;
0x15AA	0xE022    B	L_SPI_Ethernet_UserTCP91
;RCUHAGER.c, 515 :: 		default:
L_SPI_Ethernet_UserTCP99:
;RCUHAGER.c, 516 :: 		break;
0x15AC	0xE021    B	L_SPI_Ethernet_UserTCP91
;RCUHAGER.c, 517 :: 		}
L_SPI_Ethernet_UserTCP90:
0x15AE	0x4CA2    LDR	R4, [PC, #648]
0x15B0	0x8824    LDRH	R4, [R4, #0]
0x15B2	0x2C01    CMP	R4, #1
0x15B4	0xF43FAF27  BEQ	L_SPI_Ethernet_UserTCP92
0x15B8	0x4C9F    LDR	R4, [PC, #636]
0x15BA	0x8824    LDRH	R4, [R4, #0]
0x15BC	0x2C02    CMP	R4, #2
0x15BE	0xF43FAF3A  BEQ	L_SPI_Ethernet_UserTCP93
0x15C2	0x4C9D    LDR	R4, [PC, #628]
0x15C4	0x8824    LDRH	R4, [R4, #0]
0x15C6	0x2C03    CMP	R4, #3
0x15C8	0xF43FAF4D  BEQ	L_SPI_Ethernet_UserTCP94
0x15CC	0x4C9A    LDR	R4, [PC, #616]
0x15CE	0x8824    LDRH	R4, [R4, #0]
0x15D0	0x2C04    CMP	R4, #4
0x15D2	0xF43FAF60  BEQ	L_SPI_Ethernet_UserTCP95
0x15D6	0x4C98    LDR	R4, [PC, #608]
0x15D8	0x8824    LDRH	R4, [R4, #0]
0x15DA	0x2C05    CMP	R4, #5
0x15DC	0xF43FAF73  BEQ	L_SPI_Ethernet_UserTCP96
0x15E0	0x4C95    LDR	R4, [PC, #596]
0x15E2	0x8824    LDRH	R4, [R4, #0]
0x15E4	0x2C06    CMP	R4, #6
0x15E6	0xD0B1    BEQ	L_SPI_Ethernet_UserTCP97
0x15E8	0x4C93    LDR	R4, [PC, #588]
0x15EA	0x8824    LDRH	R4, [R4, #0]
0x15EC	0x2C07    CMP	R4, #7
0x15EE	0xD0C5    BEQ	L_SPI_Ethernet_UserTCP98
0x15F0	0xE7DC    B	L_SPI_Ethernet_UserTCP99
L_SPI_Ethernet_UserTCP91:
;RCUHAGER.c, 518 :: 		}
L_SPI_Ethernet_UserTCP89:
L_SPI_Ethernet_UserTCP88:
;RCUHAGER.c, 519 :: 		switch (index_page) {
0x15F2	0xF000BD0A  B	L_SPI_Ethernet_UserTCP100
;RCUHAGER.c, 520 :: 		case Page_Service:
L_SPI_Ethernet_UserTCP102:
;RCUHAGER.c, 521 :: 		if(getRequest[5] == 'o'){
0x15F6	0x4C91    LDR	R4, [PC, #580]
0x15F8	0x7824    LDRB	R4, [R4, #0]
0x15FA	0x2C6F    CMP	R4, #111
0x15FC	0xD13F    BNE	L_SPI_Ethernet_UserTCP103
;RCUHAGER.c, 522 :: 		if(isdigit(getRequest[6])){
0x15FE	0x4C90    LDR	R4, [PC, #576]
0x1600	0x7824    LDRB	R4, [R4, #0]
0x1602	0xB2E0    UXTB	R0, R4
0x1604	0xF7FFFB22  BL	_isdigit+0
0x1608	0xB1A8    CBZ	R0, L_SPI_Ethernet_UserTCP104
;RCUHAGER.c, 523 :: 		if(getRequest[7]=='$')vt_button=getRequest[6]-'0';
0x160A	0x4C8E    LDR	R4, [PC, #568]
0x160C	0x7824    LDRB	R4, [R4, #0]
0x160E	0x2C24    CMP	R4, #36
0x1610	0xD104    BNE	L_SPI_Ethernet_UserTCP105
0x1612	0x4C8B    LDR	R4, [PC, #556]
0x1614	0x7824    LDRB	R4, [R4, #0]
0x1616	0x3C30    SUBS	R4, #48
0x1618	0xF88D400E  STRB	R4, [SP, #14]
L_SPI_Ethernet_UserTCP105:
;RCUHAGER.c, 524 :: 		switch (vt_button) {
0x161C	0xE002    B	L_SPI_Ethernet_UserTCP106
;RCUHAGER.c, 525 :: 		case 0://SERVICE_1
L_SPI_Ethernet_UserTCP108:
;RCUHAGER.c, 528 :: 		break;
0x161E	0xE00A    B	L_SPI_Ethernet_UserTCP107
;RCUHAGER.c, 529 :: 		case 1://SERVICE_2
L_SPI_Ethernet_UserTCP109:
;RCUHAGER.c, 532 :: 		break;
0x1620	0xE009    B	L_SPI_Ethernet_UserTCP107
;RCUHAGER.c, 533 :: 		default:
L_SPI_Ethernet_UserTCP110:
;RCUHAGER.c, 534 :: 		break;
0x1622	0xE008    B	L_SPI_Ethernet_UserTCP107
;RCUHAGER.c, 535 :: 		}
L_SPI_Ethernet_UserTCP106:
0x1624	0xF89D400E  LDRB	R4, [SP, #14]
0x1628	0x2C00    CMP	R4, #0
0x162A	0xD0F8    BEQ	L_SPI_Ethernet_UserTCP108
0x162C	0xF89D400E  LDRB	R4, [SP, #14]
0x1630	0x2C01    CMP	R4, #1
0x1632	0xD0F5    BEQ	L_SPI_Ethernet_UserTCP109
0x1634	0xE7F5    B	L_SPI_Ethernet_UserTCP110
L_SPI_Ethernet_UserTCP107:
;RCUHAGER.c, 536 :: 		}
L_SPI_Ethernet_UserTCP104:
;RCUHAGER.c, 537 :: 		len += putConstString("r");
0x1636	0x4C84    LDR	R4, [PC, #528]
0x1638	0x4620    MOV	R0, R4
0x163A	0xF7FFFAA9  BL	_SPI_Ethernet_putConstString+0
0x163E	0xF8BD400C  LDRH	R4, [SP, #12]
0x1642	0x1824    ADDS	R4, R4, R0
0x1644	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 538 :: 		status_wed_service|=(shift<<vt_button);
0x1648	0xF89D500E  LDRB	R5, [SP, #14]
0x164C	0x9C04    LDR	R4, [SP, #16]
0x164E	0xFA04F605  LSL	R6, R4, R5
0x1652	0x4D7E    LDR	R5, [PC, #504]
0x1654	0x682C    LDR	R4, [R5, #0]
0x1656	0x4334    ORRS	R4, R6
0x1658	0x602C    STR	R4, [R5, #0]
;RCUHAGER.c, 539 :: 		LongWordToStr(status_wed_service, dyna);
0x165A	0x4974    LDR	R1, [PC, #464]
0x165C	0x4620    MOV	R0, R4
0x165E	0xF7FFFACF  BL	_LongWordToStr+0
;RCUHAGER.c, 540 :: 		len += putString(dyna);
0x1662	0x4872    LDR	R0, [PC, #456]
0x1664	0xF7FFFA2E  BL	_SPI_Ethernet_putString+0
0x1668	0xF8BD400C  LDRH	R4, [SP, #12]
0x166C	0x1824    ADDS	R4, R4, R0
0x166E	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 541 :: 		xuat_32bit(out_relay);
0x1672	0x4C77    LDR	R4, [PC, #476]
0x1674	0x6824    LDR	R4, [R4, #0]
0x1676	0x4620    MOV	R0, R4
0x1678	0xF002FB6E  BL	_xuat_32bit+0
;RCUHAGER.c, 542 :: 		}
0x167C	0xE032    B	L_SPI_Ethernet_UserTCP111
L_SPI_Ethernet_UserTCP103:
;RCUHAGER.c, 543 :: 		else if(getRequest[5] == 'f'){
0x167E	0x4C6F    LDR	R4, [PC, #444]
0x1680	0x7824    LDRB	R4, [R4, #0]
0x1682	0x2C66    CMP	R4, #102
0x1684	0xD12E    BNE	L_SPI_Ethernet_UserTCP112
;RCUHAGER.c, 544 :: 		if(isdigit(getRequest[6])){
0x1686	0x4C6E    LDR	R4, [PC, #440]
0x1688	0x7824    LDRB	R4, [R4, #0]
0x168A	0xB2E0    UXTB	R0, R4
0x168C	0xF7FFFADE  BL	_isdigit+0
0x1690	0xB140    CBZ	R0, L_SPI_Ethernet_UserTCP113
;RCUHAGER.c, 545 :: 		if(getRequest[7]=='$')vt_button=getRequest[6]-'0';
0x1692	0x4C6C    LDR	R4, [PC, #432]
0x1694	0x7824    LDRB	R4, [R4, #0]
0x1696	0x2C24    CMP	R4, #36
0x1698	0xD104    BNE	L_SPI_Ethernet_UserTCP114
0x169A	0x4C69    LDR	R4, [PC, #420]
0x169C	0x7824    LDRB	R4, [R4, #0]
0x169E	0x3C30    SUBS	R4, #48
0x16A0	0xF88D400E  STRB	R4, [SP, #14]
L_SPI_Ethernet_UserTCP114:
;RCUHAGER.c, 546 :: 		}
L_SPI_Ethernet_UserTCP113:
;RCUHAGER.c, 547 :: 		status_wed_service|=(shift<<vt_button);
0x16A4	0xF89D500E  LDRB	R5, [SP, #14]
0x16A8	0x9C04    LDR	R4, [SP, #16]
0x16AA	0xFA04F605  LSL	R6, R4, R5
0x16AE	0x4D67    LDR	R5, [PC, #412]
0x16B0	0x682C    LDR	R4, [R5, #0]
0x16B2	0x4334    ORRS	R4, R6
0x16B4	0x602C    STR	R4, [R5, #0]
;RCUHAGER.c, 548 :: 		len += putConstString("r");
0x16B6	0x4C67    LDR	R4, [PC, #412]
0x16B8	0x4620    MOV	R0, R4
0x16BA	0xF7FFFA69  BL	_SPI_Ethernet_putConstString+0
0x16BE	0xF8BD400C  LDRH	R4, [SP, #12]
0x16C2	0x1824    ADDS	R4, R4, R0
0x16C4	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 549 :: 		LongWordToStr(status_wed_service, dyna);
0x16C8	0x4C60    LDR	R4, [PC, #384]
0x16CA	0x6824    LDR	R4, [R4, #0]
0x16CC	0x4957    LDR	R1, [PC, #348]
0x16CE	0x4620    MOV	R0, R4
0x16D0	0xF7FFFA96  BL	_LongWordToStr+0
;RCUHAGER.c, 550 :: 		len += putString(dyna);
0x16D4	0x4855    LDR	R0, [PC, #340]
0x16D6	0xF7FFF9F5  BL	_SPI_Ethernet_putString+0
0x16DA	0xF8BD400C  LDRH	R4, [SP, #12]
0x16DE	0x1824    ADDS	R4, R4, R0
0x16E0	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 551 :: 		}
L_SPI_Ethernet_UserTCP112:
L_SPI_Ethernet_UserTCP111:
;RCUHAGER.c, 552 :: 		break;
0x16E4	0xF000BCB9  B	L_SPI_Ethernet_UserTCP101
;RCUHAGER.c, 553 :: 		case Page_Lighting:
L_SPI_Ethernet_UserTCP115:
;RCUHAGER.c, 554 :: 		if(getRequest[5] == 'o'){
0x16E8	0x4C54    LDR	R4, [PC, #336]
0x16EA	0x7824    LDRB	R4, [R4, #0]
0x16EC	0x2C6F    CMP	R4, #111
0x16EE	0xF0408050  BNE	L_SPI_Ethernet_UserTCP116
;RCUHAGER.c, 555 :: 		if(isdigit(getRequest[6])){
0x16F2	0x4C53    LDR	R4, [PC, #332]
0x16F4	0x7824    LDRB	R4, [R4, #0]
0x16F6	0xB2E0    UXTB	R0, R4
0x16F8	0xF7FFFAA8  BL	_isdigit+0
0x16FC	0x2800    CMP	R0, #0
0x16FE	0xD024    BEQ	L_SPI_Ethernet_UserTCP117
;RCUHAGER.c, 556 :: 		if(getRequest[7]=='$')vt_button=getRequest[6]-'0';
0x1700	0x4C50    LDR	R4, [PC, #320]
0x1702	0x7824    LDRB	R4, [R4, #0]
0x1704	0x2C24    CMP	R4, #36
0x1706	0xD104    BNE	L_SPI_Ethernet_UserTCP118
0x1708	0x4C4D    LDR	R4, [PC, #308]
0x170A	0x7824    LDRB	R4, [R4, #0]
0x170C	0x3C30    SUBS	R4, #48
0x170E	0xF88D400E  STRB	R4, [SP, #14]
L_SPI_Ethernet_UserTCP118:
;RCUHAGER.c, 557 :: 		switch (vt_button) {
0x1712	0xE005    B	L_SPI_Ethernet_UserTCP119
;RCUHAGER.c, 558 :: 		case 0://ENTRANCE
L_SPI_Ethernet_UserTCP121:
;RCUHAGER.c, 559 :: 		break;
0x1714	0xE019    B	L_SPI_Ethernet_UserTCP120
;RCUHAGER.c, 560 :: 		case 1://MASTER
L_SPI_Ethernet_UserTCP122:
;RCUHAGER.c, 561 :: 		break;
0x1716	0xE018    B	L_SPI_Ethernet_UserTCP120
;RCUHAGER.c, 562 :: 		case 2://LIGHT_BATH
L_SPI_Ethernet_UserTCP123:
;RCUHAGER.c, 563 :: 		break;
0x1718	0xE017    B	L_SPI_Ethernet_UserTCP120
;RCUHAGER.c, 564 :: 		case 3://LIGHT_READING
L_SPI_Ethernet_UserTCP124:
;RCUHAGER.c, 565 :: 		break;
0x171A	0xE016    B	L_SPI_Ethernet_UserTCP120
;RCUHAGER.c, 566 :: 		case 4://LIGHT_BEDSIDE
L_SPI_Ethernet_UserTCP125:
;RCUHAGER.c, 567 :: 		break;
0x171C	0xE015    B	L_SPI_Ethernet_UserTCP120
;RCUHAGER.c, 568 :: 		default:
L_SPI_Ethernet_UserTCP126:
;RCUHAGER.c, 569 :: 		break;
0x171E	0xE014    B	L_SPI_Ethernet_UserTCP120
;RCUHAGER.c, 570 :: 		}
L_SPI_Ethernet_UserTCP119:
0x1720	0xF89D400E  LDRB	R4, [SP, #14]
0x1724	0x2C00    CMP	R4, #0
0x1726	0xD0F5    BEQ	L_SPI_Ethernet_UserTCP121
0x1728	0xF89D400E  LDRB	R4, [SP, #14]
0x172C	0x2C01    CMP	R4, #1
0x172E	0xD0F2    BEQ	L_SPI_Ethernet_UserTCP122
0x1730	0xF89D400E  LDRB	R4, [SP, #14]
0x1734	0x2C02    CMP	R4, #2
0x1736	0xD0EF    BEQ	L_SPI_Ethernet_UserTCP123
0x1738	0xF89D400E  LDRB	R4, [SP, #14]
0x173C	0x2C03    CMP	R4, #3
0x173E	0xD0EC    BEQ	L_SPI_Ethernet_UserTCP124
0x1740	0xF89D400E  LDRB	R4, [SP, #14]
0x1744	0x2C04    CMP	R4, #4
0x1746	0xD0E9    BEQ	L_SPI_Ethernet_UserTCP125
0x1748	0xE7E9    B	L_SPI_Ethernet_UserTCP126
L_SPI_Ethernet_UserTCP120:
;RCUHAGER.c, 571 :: 		}
L_SPI_Ethernet_UserTCP117:
;RCUHAGER.c, 572 :: 		len += putConstString("r");
0x174A	0x4C43    LDR	R4, [PC, #268]
0x174C	0x4620    MOV	R0, R4
0x174E	0xF7FFFA1F  BL	_SPI_Ethernet_putConstString+0
0x1752	0xF8BD400C  LDRH	R4, [SP, #12]
0x1756	0x1824    ADDS	R4, R4, R0
0x1758	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 573 :: 		status_wed_light|=(shift<<vt_button);
0x175C	0xF89D500E  LDRB	R5, [SP, #14]
0x1760	0x9C04    LDR	R4, [SP, #16]
0x1762	0xFA04F605  LSL	R6, R4, R5
0x1766	0x4D3D    LDR	R5, [PC, #244]
0x1768	0x682C    LDR	R4, [R5, #0]
0x176A	0x4334    ORRS	R4, R6
0x176C	0x602C    STR	R4, [R5, #0]
;RCUHAGER.c, 574 :: 		LongWordToStr(status_wed_light, dyna);
0x176E	0x492F    LDR	R1, [PC, #188]
0x1770	0x4620    MOV	R0, R4
0x1772	0xF7FFFA45  BL	_LongWordToStr+0
;RCUHAGER.c, 575 :: 		len += putString(dyna);
0x1776	0x482D    LDR	R0, [PC, #180]
0x1778	0xF7FFF9A4  BL	_SPI_Ethernet_putString+0
0x177C	0xF8BD400C  LDRH	R4, [SP, #12]
0x1780	0x1824    ADDS	R4, R4, R0
0x1782	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 576 :: 		xuat_32bit(out_relay);
0x1786	0x4C32    LDR	R4, [PC, #200]
0x1788	0x6824    LDR	R4, [R4, #0]
0x178A	0x4620    MOV	R0, R4
0x178C	0xF002FAE4  BL	_xuat_32bit+0
;RCUHAGER.c, 577 :: 		}
0x1790	0xE075    B	L_SPI_Ethernet_UserTCP127
L_SPI_Ethernet_UserTCP116:
;RCUHAGER.c, 578 :: 		else if(getRequest[5] == 'f'){
0x1792	0x4C2A    LDR	R4, [PC, #168]
0x1794	0x7824    LDRB	R4, [R4, #0]
0x1796	0x2C66    CMP	R4, #102
0x1798	0xF0408071  BNE	L_SPI_Ethernet_UserTCP128
;RCUHAGER.c, 579 :: 		if(isdigit(getRequest[6])){
0x179C	0x4C28    LDR	R4, [PC, #160]
0x179E	0x7824    LDRB	R4, [R4, #0]
0x17A0	0xB2E0    UXTB	R0, R4
0x17A2	0xF7FFFA53  BL	_isdigit+0
0x17A6	0x2800    CMP	R0, #0
0x17A8	0xD024    BEQ	L_SPI_Ethernet_UserTCP129
;RCUHAGER.c, 580 :: 		if(getRequest[7]=='$')vt_button=getRequest[6]-'0';
0x17AA	0x4C26    LDR	R4, [PC, #152]
0x17AC	0x7824    LDRB	R4, [R4, #0]
0x17AE	0x2C24    CMP	R4, #36
0x17B0	0xD104    BNE	L_SPI_Ethernet_UserTCP130
0x17B2	0x4C23    LDR	R4, [PC, #140]
0x17B4	0x7824    LDRB	R4, [R4, #0]
0x17B6	0x3C30    SUBS	R4, #48
0x17B8	0xF88D400E  STRB	R4, [SP, #14]
L_SPI_Ethernet_UserTCP130:
;RCUHAGER.c, 581 :: 		switch (vt_button) {
0x17BC	0xE005    B	L_SPI_Ethernet_UserTCP131
;RCUHAGER.c, 582 :: 		case 0://ENTRANCE
L_SPI_Ethernet_UserTCP133:
;RCUHAGER.c, 583 :: 		break;
0x17BE	0xE019    B	L_SPI_Ethernet_UserTCP132
;RCUHAGER.c, 584 :: 		case 1://MASTER
L_SPI_Ethernet_UserTCP134:
;RCUHAGER.c, 585 :: 		break;
0x17C0	0xE018    B	L_SPI_Ethernet_UserTCP132
;RCUHAGER.c, 586 :: 		case 2://LIGHT_BATH
L_SPI_Ethernet_UserTCP135:
;RCUHAGER.c, 587 :: 		break;
0x17C2	0xE017    B	L_SPI_Ethernet_UserTCP132
;RCUHAGER.c, 588 :: 		case 3://LIGHT_READING
L_SPI_Ethernet_UserTCP136:
;RCUHAGER.c, 589 :: 		break;
0x17C4	0xE016    B	L_SPI_Ethernet_UserTCP132
;RCUHAGER.c, 590 :: 		case 4://LIGHT_BEDSIDE
L_SPI_Ethernet_UserTCP137:
;RCUHAGER.c, 591 :: 		break;
0x17C6	0xE015    B	L_SPI_Ethernet_UserTCP132
;RCUHAGER.c, 592 :: 		default:
L_SPI_Ethernet_UserTCP138:
;RCUHAGER.c, 593 :: 		break;
0x17C8	0xE014    B	L_SPI_Ethernet_UserTCP132
;RCUHAGER.c, 594 :: 		}
L_SPI_Ethernet_UserTCP131:
0x17CA	0xF89D400E  LDRB	R4, [SP, #14]
0x17CE	0x2C00    CMP	R4, #0
0x17D0	0xD0F5    BEQ	L_SPI_Ethernet_UserTCP133
0x17D2	0xF89D400E  LDRB	R4, [SP, #14]
0x17D6	0x2C01    CMP	R4, #1
0x17D8	0xD0F2    BEQ	L_SPI_Ethernet_UserTCP134
0x17DA	0xF89D400E  LDRB	R4, [SP, #14]
0x17DE	0x2C02    CMP	R4, #2
0x17E0	0xD0EF    BEQ	L_SPI_Ethernet_UserTCP135
0x17E2	0xF89D400E  LDRB	R4, [SP, #14]
0x17E6	0x2C03    CMP	R4, #3
0x17E8	0xD0EC    BEQ	L_SPI_Ethernet_UserTCP136
0x17EA	0xF89D400E  LDRB	R4, [SP, #14]
0x17EE	0x2C04    CMP	R4, #4
0x17F0	0xD0E9    BEQ	L_SPI_Ethernet_UserTCP137
0x17F2	0xE7E9    B	L_SPI_Ethernet_UserTCP138
L_SPI_Ethernet_UserTCP132:
;RCUHAGER.c, 595 :: 		}
L_SPI_Ethernet_UserTCP129:
;RCUHAGER.c, 596 :: 		flag_but_dimer=0;
0x17F4	0x2500    MOVS	R5, #0
0x17F6	0x4C1A    LDR	R4, [PC, #104]
0x17F8	0x7025    STRB	R5, [R4, #0]
;RCUHAGER.c, 597 :: 		len += putConstString("r");
0x17FA	0x4C1A    LDR	R4, [PC, #104]
0x17FC	0x4620    MOV	R0, R4
0x17FE	0xF7FFF9C7  BL	_SPI_Ethernet_putConstString+0
0x1802	0xF8BD400C  LDRH	R4, [SP, #12]
0x1806	0x1824    ADDS	R4, R4, R0
0x1808	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 598 :: 		status_wed_light|=(shift<<vt_button);
0x180C	0xF89D500E  LDRB	R5, [SP, #14]
0x1810	0x9C04    LDR	R4, [SP, #16]
0x1812	0xFA04F605  LSL	R6, R4, R5
0x1816	0x4D11    LDR	R5, [PC, #68]
0x1818	0x682C    LDR	R4, [R5, #0]
0x181A	0x4334    ORRS	R4, R6
0x181C	0x602C    STR	R4, [R5, #0]
;RCUHAGER.c, 599 :: 		LongWordToStr(status_wed_light, dyna);
0x181E	0x4903    LDR	R1, [PC, #12]
0x1820	0xF000B822  B	#68
0x1824	0x2A5E0000  	?lstr_17_RCUHAGER+0
0x1828	0x00342000  	_status_wed_dimer+0
0x182C	0x01582000  	_dyna+0
0x1830	0x3D560000  	?lstr_18_RCUHAGER+0
0x1834	0x00382000  	_wed_status_button+0
0x1838	0x001C2000  	_index_page+0
0x183C	0x00F92000  	_getRequest+5
0x1840	0x00FA2000  	_getRequest+6
0x1844	0x00FB2000  	_getRequest+7
0x1848	0x4EBE0000  	?lstr_19_RCUHAGER+0
0x184C	0x00202000  	_status_wed_service+0
0x1850	0x003C2000  	_out_relay+0
0x1854	0x69B90000  	?lstr_20_RCUHAGER+0
0x1858	0x69BB0000  	?lstr_21_RCUHAGER+0
0x185C	0x00242000  	_status_wed_light+0
0x1860	0x001F2000  	_flag_but_dimer+0
0x1864	0x40060000  	?lstr_22_RCUHAGER+0
0x1868	0x4620    MOV	R0, R4
0x186A	0xF7FFF9C9  BL	_LongWordToStr+0
;RCUHAGER.c, 600 :: 		len += putString(dyna);
0x186E	0x48BF    LDR	R0, [PC, #764]
0x1870	0xF7FFF928  BL	_SPI_Ethernet_putString+0
0x1874	0xF8BD400C  LDRH	R4, [SP, #12]
0x1878	0x1824    ADDS	R4, R4, R0
0x187A	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 601 :: 		}
L_SPI_Ethernet_UserTCP128:
L_SPI_Ethernet_UserTCP127:
;RCUHAGER.c, 602 :: 		break;
0x187E	0xF000BBEC  B	L_SPI_Ethernet_UserTCP101
;RCUHAGER.c, 603 :: 		case Page_Curtain:
L_SPI_Ethernet_UserTCP139:
;RCUHAGER.c, 604 :: 		if(getRequest[5] == 'o'){
0x1882	0x4CBB    LDR	R4, [PC, #748]
0x1884	0x7824    LDRB	R4, [R4, #0]
0x1886	0x2C6F    CMP	R4, #111
0x1888	0xD144    BNE	L_SPI_Ethernet_UserTCP140
;RCUHAGER.c, 605 :: 		if(isdigit(getRequest[6])){
0x188A	0x4CBA    LDR	R4, [PC, #744]
0x188C	0x7824    LDRB	R4, [R4, #0]
0x188E	0xB2E0    UXTB	R0, R4
0x1890	0xF7FFF9DC  BL	_isdigit+0
0x1894	0xB1F8    CBZ	R0, L_SPI_Ethernet_UserTCP141
;RCUHAGER.c, 606 :: 		if(getRequest[7]=='$')vt_button=getRequest[6]-'0';
0x1896	0x4CB8    LDR	R4, [PC, #736]
0x1898	0x7824    LDRB	R4, [R4, #0]
0x189A	0x2C24    CMP	R4, #36
0x189C	0xD104    BNE	L_SPI_Ethernet_UserTCP142
0x189E	0x4CB5    LDR	R4, [PC, #724]
0x18A0	0x7824    LDRB	R4, [R4, #0]
0x18A2	0x3C30    SUBS	R4, #48
0x18A4	0xF88D400E  STRB	R4, [SP, #14]
L_SPI_Ethernet_UserTCP142:
;RCUHAGER.c, 607 :: 		switch (vt_button) {
0x18A8	0xE004    B	L_SPI_Ethernet_UserTCP143
;RCUHAGER.c, 608 :: 		case 0://CURTAIN_O 1   OPEN THEN CLOSE
L_SPI_Ethernet_UserTCP145:
;RCUHAGER.c, 609 :: 		break;
0x18AA	0xE014    B	L_SPI_Ethernet_UserTCP144
;RCUHAGER.c, 610 :: 		case 1://CURTAIN_C 1   OPEN THEN STOP
L_SPI_Ethernet_UserTCP146:
;RCUHAGER.c, 611 :: 		break;
0x18AC	0xE013    B	L_SPI_Ethernet_UserTCP144
;RCUHAGER.c, 612 :: 		case 2://CURTAIN_O 2
L_SPI_Ethernet_UserTCP147:
;RCUHAGER.c, 613 :: 		break;
0x18AE	0xE012    B	L_SPI_Ethernet_UserTCP144
;RCUHAGER.c, 614 :: 		case 3://CURTAIN_C 2
L_SPI_Ethernet_UserTCP148:
;RCUHAGER.c, 615 :: 		break;
0x18B0	0xE011    B	L_SPI_Ethernet_UserTCP144
;RCUHAGER.c, 617 :: 		default:
L_SPI_Ethernet_UserTCP149:
;RCUHAGER.c, 618 :: 		break;
0x18B2	0xE010    B	L_SPI_Ethernet_UserTCP144
;RCUHAGER.c, 619 :: 		}
L_SPI_Ethernet_UserTCP143:
0x18B4	0xF89D400E  LDRB	R4, [SP, #14]
0x18B8	0x2C00    CMP	R4, #0
0x18BA	0xD0F6    BEQ	L_SPI_Ethernet_UserTCP145
0x18BC	0xF89D400E  LDRB	R4, [SP, #14]
0x18C0	0x2C01    CMP	R4, #1
0x18C2	0xD0F3    BEQ	L_SPI_Ethernet_UserTCP146
0x18C4	0xF89D400E  LDRB	R4, [SP, #14]
0x18C8	0x2C02    CMP	R4, #2
0x18CA	0xD0F0    BEQ	L_SPI_Ethernet_UserTCP147
0x18CC	0xF89D400E  LDRB	R4, [SP, #14]
0x18D0	0x2C03    CMP	R4, #3
0x18D2	0xD0ED    BEQ	L_SPI_Ethernet_UserTCP148
0x18D4	0xE7ED    B	L_SPI_Ethernet_UserTCP149
L_SPI_Ethernet_UserTCP144:
;RCUHAGER.c, 620 :: 		}
L_SPI_Ethernet_UserTCP141:
;RCUHAGER.c, 621 :: 		len += putConstString("r");
0x18D6	0x4CA9    LDR	R4, [PC, #676]
0x18D8	0x4620    MOV	R0, R4
0x18DA	0xF7FFF959  BL	_SPI_Ethernet_putConstString+0
0x18DE	0xF8BD400C  LDRH	R4, [SP, #12]
0x18E2	0x1824    ADDS	R4, R4, R0
0x18E4	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 622 :: 		status_wed_curtain|=(shift<<vt_button);
0x18E8	0xF89D500E  LDRB	R5, [SP, #14]
0x18EC	0x9C04    LDR	R4, [SP, #16]
0x18EE	0xFA04F605  LSL	R6, R4, R5
0x18F2	0x4DA3    LDR	R5, [PC, #652]
0x18F4	0x682C    LDR	R4, [R5, #0]
0x18F6	0x4334    ORRS	R4, R6
0x18F8	0x602C    STR	R4, [R5, #0]
;RCUHAGER.c, 623 :: 		LongWordToStr(status_wed_curtain, dyna);
0x18FA	0x499C    LDR	R1, [PC, #624]
0x18FC	0x4620    MOV	R0, R4
0x18FE	0xF7FFF97F  BL	_LongWordToStr+0
;RCUHAGER.c, 624 :: 		len += putString(dyna);
0x1902	0x489A    LDR	R0, [PC, #616]
0x1904	0xF7FFF8DE  BL	_SPI_Ethernet_putString+0
0x1908	0xF8BD400C  LDRH	R4, [SP, #12]
0x190C	0x1824    ADDS	R4, R4, R0
0x190E	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 626 :: 		}
0x1912	0xE047    B	L_SPI_Ethernet_UserTCP150
L_SPI_Ethernet_UserTCP140:
;RCUHAGER.c, 627 :: 		else if(getRequest[5] == 'f'){
0x1914	0x4C96    LDR	R4, [PC, #600]
0x1916	0x7824    LDRB	R4, [R4, #0]
0x1918	0x2C66    CMP	R4, #102
0x191A	0xD143    BNE	L_SPI_Ethernet_UserTCP151
;RCUHAGER.c, 628 :: 		if(isdigit(getRequest[6])){
0x191C	0x4C95    LDR	R4, [PC, #596]
0x191E	0x7824    LDRB	R4, [R4, #0]
0x1920	0xB2E0    UXTB	R0, R4
0x1922	0xF7FFF993  BL	_isdigit+0
0x1926	0xB1F8    CBZ	R0, L_SPI_Ethernet_UserTCP152
;RCUHAGER.c, 629 :: 		if(getRequest[7]=='$')vt_button=getRequest[6]-'0';
0x1928	0x4C93    LDR	R4, [PC, #588]
0x192A	0x7824    LDRB	R4, [R4, #0]
0x192C	0x2C24    CMP	R4, #36
0x192E	0xD104    BNE	L_SPI_Ethernet_UserTCP153
0x1930	0x4C90    LDR	R4, [PC, #576]
0x1932	0x7824    LDRB	R4, [R4, #0]
0x1934	0x3C30    SUBS	R4, #48
0x1936	0xF88D400E  STRB	R4, [SP, #14]
L_SPI_Ethernet_UserTCP153:
;RCUHAGER.c, 630 :: 		switch (vt_button) {
0x193A	0xE004    B	L_SPI_Ethernet_UserTCP154
;RCUHAGER.c, 631 :: 		case 0://CURTAIN_O 1
L_SPI_Ethernet_UserTCP156:
;RCUHAGER.c, 632 :: 		break;
0x193C	0xE014    B	L_SPI_Ethernet_UserTCP155
;RCUHAGER.c, 633 :: 		case 1://CURTAIN_C 1  OPEN THEN STOP ( TURN ON 8&9)
L_SPI_Ethernet_UserTCP157:
;RCUHAGER.c, 634 :: 		break;
0x193E	0xE013    B	L_SPI_Ethernet_UserTCP155
;RCUHAGER.c, 635 :: 		case 2://CURTAIN_O 2
L_SPI_Ethernet_UserTCP158:
;RCUHAGER.c, 636 :: 		break;
0x1940	0xE012    B	L_SPI_Ethernet_UserTCP155
;RCUHAGER.c, 637 :: 		case 3://CURTAIN_C 2
L_SPI_Ethernet_UserTCP159:
;RCUHAGER.c, 638 :: 		break;
0x1942	0xE011    B	L_SPI_Ethernet_UserTCP155
;RCUHAGER.c, 639 :: 		default:
L_SPI_Ethernet_UserTCP160:
;RCUHAGER.c, 640 :: 		break;
0x1944	0xE010    B	L_SPI_Ethernet_UserTCP155
;RCUHAGER.c, 641 :: 		}
L_SPI_Ethernet_UserTCP154:
0x1946	0xF89D400E  LDRB	R4, [SP, #14]
0x194A	0x2C00    CMP	R4, #0
0x194C	0xD0F6    BEQ	L_SPI_Ethernet_UserTCP156
0x194E	0xF89D400E  LDRB	R4, [SP, #14]
0x1952	0x2C01    CMP	R4, #1
0x1954	0xD0F3    BEQ	L_SPI_Ethernet_UserTCP157
0x1956	0xF89D400E  LDRB	R4, [SP, #14]
0x195A	0x2C02    CMP	R4, #2
0x195C	0xD0F0    BEQ	L_SPI_Ethernet_UserTCP158
0x195E	0xF89D400E  LDRB	R4, [SP, #14]
0x1962	0x2C03    CMP	R4, #3
0x1964	0xD0ED    BEQ	L_SPI_Ethernet_UserTCP159
0x1966	0xE7ED    B	L_SPI_Ethernet_UserTCP160
L_SPI_Ethernet_UserTCP155:
;RCUHAGER.c, 642 :: 		}
L_SPI_Ethernet_UserTCP152:
;RCUHAGER.c, 643 :: 		len += putConstString("r");
0x1968	0x4C86    LDR	R4, [PC, #536]
0x196A	0x4620    MOV	R0, R4
0x196C	0xF7FFF910  BL	_SPI_Ethernet_putConstString+0
0x1970	0xF8BD400C  LDRH	R4, [SP, #12]
0x1974	0x1824    ADDS	R4, R4, R0
0x1976	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 644 :: 		status_wed_curtain&=~(shift<<vt_button);
0x197A	0xF89D500E  LDRB	R5, [SP, #14]
0x197E	0x9C04    LDR	R4, [SP, #16]
0x1980	0x40AC    LSLS	R4, R5
0x1982	0x43E6    MVN	R6, R4
0x1984	0x4D7E    LDR	R5, [PC, #504]
0x1986	0x682C    LDR	R4, [R5, #0]
0x1988	0x4034    ANDS	R4, R6
0x198A	0x602C    STR	R4, [R5, #0]
;RCUHAGER.c, 645 :: 		LongWordToStr(status_wed_curtain, dyna);
0x198C	0x4977    LDR	R1, [PC, #476]
0x198E	0x4620    MOV	R0, R4
0x1990	0xF7FFF936  BL	_LongWordToStr+0
;RCUHAGER.c, 646 :: 		len += putString(dyna);
0x1994	0x4875    LDR	R0, [PC, #468]
0x1996	0xF7FFF895  BL	_SPI_Ethernet_putString+0
0x199A	0xF8BD400C  LDRH	R4, [SP, #12]
0x199E	0x1824    ADDS	R4, R4, R0
0x19A0	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 648 :: 		}
L_SPI_Ethernet_UserTCP151:
L_SPI_Ethernet_UserTCP150:
;RCUHAGER.c, 649 :: 		break;
0x19A4	0xF000BB59  B	L_SPI_Ethernet_UserTCP101
;RCUHAGER.c, 650 :: 		case Page_Scenes:
L_SPI_Ethernet_UserTCP161:
;RCUHAGER.c, 651 :: 		if(getRequest[5] == 'o'){
0x19A8	0x4C71    LDR	R4, [PC, #452]
0x19AA	0x7824    LDRB	R4, [R4, #0]
0x19AC	0x2C6F    CMP	R4, #111
0x19AE	0xD144    BNE	L_SPI_Ethernet_UserTCP162
;RCUHAGER.c, 652 :: 		if(isdigit(getRequest[6])){
0x19B0	0x4C70    LDR	R4, [PC, #448]
0x19B2	0x7824    LDRB	R4, [R4, #0]
0x19B4	0xB2E0    UXTB	R0, R4
0x19B6	0xF7FFF949  BL	_isdigit+0
0x19BA	0xB1D0    CBZ	R0, L_SPI_Ethernet_UserTCP163
;RCUHAGER.c, 653 :: 		if(getRequest[7]=='$')vt_button=getRequest[6]-'0';
0x19BC	0x4C6E    LDR	R4, [PC, #440]
0x19BE	0x7824    LDRB	R4, [R4, #0]
0x19C0	0x2C24    CMP	R4, #36
0x19C2	0xD104    BNE	L_SPI_Ethernet_UserTCP164
0x19C4	0x4C6B    LDR	R4, [PC, #428]
0x19C6	0x7824    LDRB	R4, [R4, #0]
0x19C8	0x3C30    SUBS	R4, #48
0x19CA	0xF88D400E  STRB	R4, [SP, #14]
L_SPI_Ethernet_UserTCP164:
;RCUHAGER.c, 654 :: 		switch (vt_button) {
0x19CE	0xE003    B	L_SPI_Ethernet_UserTCP165
;RCUHAGER.c, 655 :: 		case 0://S_RELAX
L_SPI_Ethernet_UserTCP167:
;RCUHAGER.c, 656 :: 		break;
0x19D0	0xE00F    B	L_SPI_Ethernet_UserTCP166
;RCUHAGER.c, 657 :: 		case 1://S_NIGHT
L_SPI_Ethernet_UserTCP168:
;RCUHAGER.c, 658 :: 		break;
0x19D2	0xE00E    B	L_SPI_Ethernet_UserTCP166
;RCUHAGER.c, 659 :: 		case 2://S_PARTY
L_SPI_Ethernet_UserTCP169:
;RCUHAGER.c, 660 :: 		break;
0x19D4	0xE00D    B	L_SPI_Ethernet_UserTCP166
;RCUHAGER.c, 661 :: 		default:
L_SPI_Ethernet_UserTCP170:
;RCUHAGER.c, 662 :: 		break;
0x19D6	0xE00C    B	L_SPI_Ethernet_UserTCP166
;RCUHAGER.c, 663 :: 		}
L_SPI_Ethernet_UserTCP165:
0x19D8	0xF89D400E  LDRB	R4, [SP, #14]
0x19DC	0x2C00    CMP	R4, #0
0x19DE	0xD0F7    BEQ	L_SPI_Ethernet_UserTCP167
0x19E0	0xF89D400E  LDRB	R4, [SP, #14]
0x19E4	0x2C01    CMP	R4, #1
0x19E6	0xD0F4    BEQ	L_SPI_Ethernet_UserTCP168
0x19E8	0xF89D400E  LDRB	R4, [SP, #14]
0x19EC	0x2C02    CMP	R4, #2
0x19EE	0xD0F1    BEQ	L_SPI_Ethernet_UserTCP169
0x19F0	0xE7F1    B	L_SPI_Ethernet_UserTCP170
L_SPI_Ethernet_UserTCP166:
;RCUHAGER.c, 664 :: 		}
L_SPI_Ethernet_UserTCP163:
;RCUHAGER.c, 665 :: 		len += putConstString("r");
0x19F2	0x4C65    LDR	R4, [PC, #404]
0x19F4	0x4620    MOV	R0, R4
0x19F6	0xF7FFF8CB  BL	_SPI_Ethernet_putConstString+0
0x19FA	0xF8BD400C  LDRH	R4, [SP, #12]
0x19FE	0x1824    ADDS	R4, R4, R0
0x1A00	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 666 :: 		status_wed_scenes|=(shift<<vt_button);
0x1A04	0xF89D500E  LDRB	R5, [SP, #14]
0x1A08	0x9C04    LDR	R4, [SP, #16]
0x1A0A	0xFA04F605  LSL	R6, R4, R5
0x1A0E	0x4D5F    LDR	R5, [PC, #380]
0x1A10	0x682C    LDR	R4, [R5, #0]
0x1A12	0x4334    ORRS	R4, R6
0x1A14	0x602C    STR	R4, [R5, #0]
;RCUHAGER.c, 667 :: 		LongWordToStr(status_wed_scenes, dyna);
0x1A16	0x4955    LDR	R1, [PC, #340]
0x1A18	0x4620    MOV	R0, R4
0x1A1A	0xF7FFF8F1  BL	_LongWordToStr+0
;RCUHAGER.c, 668 :: 		len += putString(dyna);
0x1A1E	0x4853    LDR	R0, [PC, #332]
0x1A20	0xF7FFF850  BL	_SPI_Ethernet_putString+0
0x1A24	0xF8BD400C  LDRH	R4, [SP, #12]
0x1A28	0x1824    ADDS	R4, R4, R0
0x1A2A	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 669 :: 		xuat_32bit(out_relay);
0x1A2E	0x4C58    LDR	R4, [PC, #352]
0x1A30	0x6824    LDR	R4, [R4, #0]
0x1A32	0x4620    MOV	R0, R4
0x1A34	0xF002F990  BL	_xuat_32bit+0
;RCUHAGER.c, 670 :: 		}
0x1A38	0xE042    B	L_SPI_Ethernet_UserTCP171
L_SPI_Ethernet_UserTCP162:
;RCUHAGER.c, 671 :: 		else if(getRequest[5] == 'f'){
0x1A3A	0x4C4D    LDR	R4, [PC, #308]
0x1A3C	0x7824    LDRB	R4, [R4, #0]
0x1A3E	0x2C66    CMP	R4, #102
0x1A40	0xD13E    BNE	L_SPI_Ethernet_UserTCP172
;RCUHAGER.c, 672 :: 		if(isdigit(getRequest[6])){
0x1A42	0x4C4C    LDR	R4, [PC, #304]
0x1A44	0x7824    LDRB	R4, [R4, #0]
0x1A46	0xB2E0    UXTB	R0, R4
0x1A48	0xF7FFF900  BL	_isdigit+0
0x1A4C	0xB1D0    CBZ	R0, L_SPI_Ethernet_UserTCP173
;RCUHAGER.c, 673 :: 		if(getRequest[7]=='$')vt_button=getRequest[6]-'0';
0x1A4E	0x4C4A    LDR	R4, [PC, #296]
0x1A50	0x7824    LDRB	R4, [R4, #0]
0x1A52	0x2C24    CMP	R4, #36
0x1A54	0xD104    BNE	L_SPI_Ethernet_UserTCP174
0x1A56	0x4C47    LDR	R4, [PC, #284]
0x1A58	0x7824    LDRB	R4, [R4, #0]
0x1A5A	0x3C30    SUBS	R4, #48
0x1A5C	0xF88D400E  STRB	R4, [SP, #14]
L_SPI_Ethernet_UserTCP174:
;RCUHAGER.c, 674 :: 		switch (vt_button) {
0x1A60	0xE003    B	L_SPI_Ethernet_UserTCP175
;RCUHAGER.c, 675 :: 		case 0://S_RELAX
L_SPI_Ethernet_UserTCP177:
;RCUHAGER.c, 676 :: 		break;
0x1A62	0xE00F    B	L_SPI_Ethernet_UserTCP176
;RCUHAGER.c, 677 :: 		case 1://S_NIGHT
L_SPI_Ethernet_UserTCP178:
;RCUHAGER.c, 678 :: 		break;
0x1A64	0xE00E    B	L_SPI_Ethernet_UserTCP176
;RCUHAGER.c, 679 :: 		case 2://S_PARTY
L_SPI_Ethernet_UserTCP179:
;RCUHAGER.c, 680 :: 		break;
0x1A66	0xE00D    B	L_SPI_Ethernet_UserTCP176
;RCUHAGER.c, 681 :: 		default:
L_SPI_Ethernet_UserTCP180:
;RCUHAGER.c, 682 :: 		break;
0x1A68	0xE00C    B	L_SPI_Ethernet_UserTCP176
;RCUHAGER.c, 683 :: 		}
L_SPI_Ethernet_UserTCP175:
0x1A6A	0xF89D400E  LDRB	R4, [SP, #14]
0x1A6E	0x2C00    CMP	R4, #0
0x1A70	0xD0F7    BEQ	L_SPI_Ethernet_UserTCP177
0x1A72	0xF89D400E  LDRB	R4, [SP, #14]
0x1A76	0x2C01    CMP	R4, #1
0x1A78	0xD0F4    BEQ	L_SPI_Ethernet_UserTCP178
0x1A7A	0xF89D400E  LDRB	R4, [SP, #14]
0x1A7E	0x2C02    CMP	R4, #2
0x1A80	0xD0F1    BEQ	L_SPI_Ethernet_UserTCP179
0x1A82	0xE7F1    B	L_SPI_Ethernet_UserTCP180
L_SPI_Ethernet_UserTCP176:
;RCUHAGER.c, 684 :: 		}
L_SPI_Ethernet_UserTCP173:
;RCUHAGER.c, 685 :: 		len += putConstString("r");
0x1A84	0x4C43    LDR	R4, [PC, #268]
0x1A86	0x4620    MOV	R0, R4
0x1A88	0xF7FFF882  BL	_SPI_Ethernet_putConstString+0
0x1A8C	0xF8BD400C  LDRH	R4, [SP, #12]
0x1A90	0x1824    ADDS	R4, R4, R0
0x1A92	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 686 :: 		status_wed_scenes|=(shift<<vt_button);
0x1A96	0xF89D500E  LDRB	R5, [SP, #14]
0x1A9A	0x9C04    LDR	R4, [SP, #16]
0x1A9C	0xFA04F605  LSL	R6, R4, R5
0x1AA0	0x4D3A    LDR	R5, [PC, #232]
0x1AA2	0x682C    LDR	R4, [R5, #0]
0x1AA4	0x4334    ORRS	R4, R6
0x1AA6	0x602C    STR	R4, [R5, #0]
;RCUHAGER.c, 687 :: 		LongWordToStr(status_wed_scenes, dyna);
0x1AA8	0x4930    LDR	R1, [PC, #192]
0x1AAA	0x4620    MOV	R0, R4
0x1AAC	0xF7FFF8A8  BL	_LongWordToStr+0
;RCUHAGER.c, 688 :: 		len += putString(dyna);
0x1AB0	0x482E    LDR	R0, [PC, #184]
0x1AB2	0xF7FFF807  BL	_SPI_Ethernet_putString+0
0x1AB6	0xF8BD400C  LDRH	R4, [SP, #12]
0x1ABA	0x1824    ADDS	R4, R4, R0
0x1ABC	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 689 :: 		}
L_SPI_Ethernet_UserTCP172:
L_SPI_Ethernet_UserTCP171:
;RCUHAGER.c, 690 :: 		break;
0x1AC0	0xF000BACB  B	L_SPI_Ethernet_UserTCP101
;RCUHAGER.c, 691 :: 		case Page_Fan_Speed:
L_SPI_Ethernet_UserTCP181:
;RCUHAGER.c, 692 :: 		if(getRequest[5] == 'o'){
0x1AC4	0x4C2A    LDR	R4, [PC, #168]
0x1AC6	0x7824    LDRB	R4, [R4, #0]
0x1AC8	0x2C6F    CMP	R4, #111
0x1ACA	0xF04080A4  BNE	L_SPI_Ethernet_UserTCP182
;RCUHAGER.c, 693 :: 		if(isdigit(getRequest[6])){
0x1ACE	0x4C29    LDR	R4, [PC, #164]
0x1AD0	0x7824    LDRB	R4, [R4, #0]
0x1AD2	0xB2E0    UXTB	R0, R4
0x1AD4	0xF7FFF8BA  BL	_isdigit+0
0x1AD8	0xB1F8    CBZ	R0, L_SPI_Ethernet_UserTCP183
;RCUHAGER.c, 694 :: 		if(getRequest[7]=='$')vt_button=getRequest[6]-'0';
0x1ADA	0x4C27    LDR	R4, [PC, #156]
0x1ADC	0x7824    LDRB	R4, [R4, #0]
0x1ADE	0x2C24    CMP	R4, #36
0x1AE0	0xD104    BNE	L_SPI_Ethernet_UserTCP184
0x1AE2	0x4C24    LDR	R4, [PC, #144]
0x1AE4	0x7824    LDRB	R4, [R4, #0]
0x1AE6	0x3C30    SUBS	R4, #48
0x1AE8	0xF88D400E  STRB	R4, [SP, #14]
L_SPI_Ethernet_UserTCP184:
;RCUHAGER.c, 695 :: 		switch (vt_button) {
0x1AEC	0xE004    B	L_SPI_Ethernet_UserTCP185
;RCUHAGER.c, 696 :: 		case 0://FAN_ON_OFF
L_SPI_Ethernet_UserTCP187:
;RCUHAGER.c, 697 :: 		break;
0x1AEE	0xE014    B	L_SPI_Ethernet_UserTCP186
;RCUHAGER.c, 698 :: 		case 1://FAN_LOW
L_SPI_Ethernet_UserTCP188:
;RCUHAGER.c, 699 :: 		break;
0x1AF0	0xE013    B	L_SPI_Ethernet_UserTCP186
;RCUHAGER.c, 700 :: 		case 2://FAN_MEDIUM
L_SPI_Ethernet_UserTCP189:
;RCUHAGER.c, 701 :: 		break;
0x1AF2	0xE012    B	L_SPI_Ethernet_UserTCP186
;RCUHAGER.c, 702 :: 		case 3://FAN_HIGHT
L_SPI_Ethernet_UserTCP190:
;RCUHAGER.c, 703 :: 		break;
0x1AF4	0xE011    B	L_SPI_Ethernet_UserTCP186
;RCUHAGER.c, 704 :: 		default:
L_SPI_Ethernet_UserTCP191:
;RCUHAGER.c, 705 :: 		break;
0x1AF6	0xE010    B	L_SPI_Ethernet_UserTCP186
;RCUHAGER.c, 706 :: 		}
L_SPI_Ethernet_UserTCP185:
0x1AF8	0xF89D400E  LDRB	R4, [SP, #14]
0x1AFC	0x2C00    CMP	R4, #0
0x1AFE	0xD0F6    BEQ	L_SPI_Ethernet_UserTCP187
0x1B00	0xF89D400E  LDRB	R4, [SP, #14]
0x1B04	0x2C01    CMP	R4, #1
0x1B06	0xD0F3    BEQ	L_SPI_Ethernet_UserTCP188
0x1B08	0xF89D400E  LDRB	R4, [SP, #14]
0x1B0C	0x2C02    CMP	R4, #2
0x1B0E	0xD0F0    BEQ	L_SPI_Ethernet_UserTCP189
0x1B10	0xF89D400E  LDRB	R4, [SP, #14]
0x1B14	0x2C03    CMP	R4, #3
0x1B16	0xD0ED    BEQ	L_SPI_Ethernet_UserTCP190
0x1B18	0xE7ED    B	L_SPI_Ethernet_UserTCP191
L_SPI_Ethernet_UserTCP186:
;RCUHAGER.c, 707 :: 		}
L_SPI_Ethernet_UserTCP183:
;RCUHAGER.c, 708 :: 		len += putConstString("r");
0x1B1A	0x4C1F    LDR	R4, [PC, #124]
0x1B1C	0x4620    MOV	R0, R4
0x1B1E	0xF7FFF837  BL	_SPI_Ethernet_putConstString+0
0x1B22	0xF8BD400C  LDRH	R4, [SP, #12]
0x1B26	0x1824    ADDS	R4, R4, R0
0x1B28	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 709 :: 		if((out_relay&FAN_L)?1:0)status_wed_fan|=(shift<<1);
0x1B2C	0x4C18    LDR	R4, [PC, #96]
0x1B2E	0x6824    LDR	R4, [R4, #0]
0x1B30	0xF4047400  AND	R4, R4, #512
0x1B34	0xB114    CBZ	R4, L_SPI_Ethernet_UserTCP192
0x1B36	0x2001    MOVS	R0, #1
0x1B38	0xB240    SXTB	R0, R0
0x1B3A	0xE001    B	L_SPI_Ethernet_UserTCP193
L_SPI_Ethernet_UserTCP192:
0x1B3C	0x2000    MOVS	R0, #0
0x1B3E	0xB240    SXTB	R0, R0
L_SPI_Ethernet_UserTCP193:
0x1B40	0xB130    CBZ	R0, L_SPI_Ethernet_UserTCP194
0x1B42	0x9C04    LDR	R4, [SP, #16]
0x1B44	0x0066    LSLS	R6, R4, #1
0x1B46	0x4D15    LDR	R5, [PC, #84]
0x1B48	0x682C    LDR	R4, [R5, #0]
0x1B4A	0x4334    ORRS	R4, R6
0x1B4C	0x602C    STR	R4, [R5, #0]
0x1B4E	0xE006    B	L_SPI_Ethernet_UserTCP195
L_SPI_Ethernet_UserTCP194:
;RCUHAGER.c, 710 :: 		else status_wed_fan&=~(shift<<1);
0x1B50	0x9C04    LDR	R4, [SP, #16]
0x1B52	0x0064    LSLS	R4, R4, #1
0x1B54	0x43E6    MVN	R6, R4
0x1B56	0x4D11    LDR	R5, [PC, #68]
0x1B58	0x682C    LDR	R4, [R5, #0]
0x1B5A	0x4034    ANDS	R4, R6
0x1B5C	0x602C    STR	R4, [R5, #0]
L_SPI_Ethernet_UserTCP195:
;RCUHAGER.c, 711 :: 		if((out_relay&FAN_M)?1:0)status_wed_fan|=(shift<<2);
0x1B5E	0x4C0C    LDR	R4, [PC, #48]
0x1B60	0x6824    LDR	R4, [R4, #0]
0x1B62	0xF4046480  AND	R4, R4, #1024
0x1B66	0xB1EC    CBZ	R4, L_SPI_Ethernet_UserTCP196
0x1B68	0x2001    MOVS	R0, #1
0x1B6A	0xE019    B	#50
0x1B6C	0x01582000  	_dyna+0
0x1B70	0x00F92000  	_getRequest+5
0x1B74	0x00FA2000  	_getRequest+6
0x1B78	0x00FB2000  	_getRequest+7
0x1B7C	0x41D60000  	?lstr_23_RCUHAGER+0
0x1B80	0x00282000  	_status_wed_curtain+0
0x1B84	0x4EBC0000  	?lstr_24_RCUHAGER+0
0x1B88	0x289E0000  	?lstr_25_RCUHAGER+0
0x1B8C	0x002C2000  	_status_wed_scenes+0
0x1B90	0x003C2000  	_out_relay+0
0x1B94	0x0C620000  	?lstr_26_RCUHAGER+0
0x1B98	0x0B8E0000  	?lstr_27_RCUHAGER+0
0x1B9C	0x00302000  	_status_wed_fan+0
0x1BA0	0xB240    SXTB	R0, R0
0x1BA2	0xE001    B	L_SPI_Ethernet_UserTCP197
L_SPI_Ethernet_UserTCP196:
0x1BA4	0x2000    MOVS	R0, #0
0x1BA6	0xB240    SXTB	R0, R0
L_SPI_Ethernet_UserTCP197:
0x1BA8	0xB130    CBZ	R0, L_SPI_Ethernet_UserTCP198
0x1BAA	0x9C04    LDR	R4, [SP, #16]
0x1BAC	0x00A6    LSLS	R6, R4, #2
0x1BAE	0x4DB6    LDR	R5, [PC, #728]
0x1BB0	0x682C    LDR	R4, [R5, #0]
0x1BB2	0x4334    ORRS	R4, R6
0x1BB4	0x602C    STR	R4, [R5, #0]
0x1BB6	0xE006    B	L_SPI_Ethernet_UserTCP199
L_SPI_Ethernet_UserTCP198:
;RCUHAGER.c, 712 :: 		else status_wed_fan&=~(shift<<2);
0x1BB8	0x9C04    LDR	R4, [SP, #16]
0x1BBA	0x00A4    LSLS	R4, R4, #2
0x1BBC	0x43E6    MVN	R6, R4
0x1BBE	0x4DB2    LDR	R5, [PC, #712]
0x1BC0	0x682C    LDR	R4, [R5, #0]
0x1BC2	0x4034    ANDS	R4, R6
0x1BC4	0x602C    STR	R4, [R5, #0]
L_SPI_Ethernet_UserTCP199:
;RCUHAGER.c, 713 :: 		if((out_relay&FAN_H)?1:0)status_wed_fan|=(shift<<3);
0x1BC6	0x4CB1    LDR	R4, [PC, #708]
0x1BC8	0x6824    LDR	R4, [R4, #0]
0x1BCA	0xF4046400  AND	R4, R4, #2048
0x1BCE	0xB114    CBZ	R4, L_SPI_Ethernet_UserTCP200
0x1BD0	0x2001    MOVS	R0, #1
0x1BD2	0xB240    SXTB	R0, R0
0x1BD4	0xE001    B	L_SPI_Ethernet_UserTCP201
L_SPI_Ethernet_UserTCP200:
0x1BD6	0x2000    MOVS	R0, #0
0x1BD8	0xB240    SXTB	R0, R0
L_SPI_Ethernet_UserTCP201:
0x1BDA	0xB130    CBZ	R0, L_SPI_Ethernet_UserTCP202
0x1BDC	0x9C04    LDR	R4, [SP, #16]
0x1BDE	0x00E6    LSLS	R6, R4, #3
0x1BE0	0x4DA9    LDR	R5, [PC, #676]
0x1BE2	0x682C    LDR	R4, [R5, #0]
0x1BE4	0x4334    ORRS	R4, R6
0x1BE6	0x602C    STR	R4, [R5, #0]
0x1BE8	0xE006    B	L_SPI_Ethernet_UserTCP203
L_SPI_Ethernet_UserTCP202:
;RCUHAGER.c, 714 :: 		else status_wed_fan&=~(shift<<3);
0x1BEA	0x9C04    LDR	R4, [SP, #16]
0x1BEC	0x00E4    LSLS	R4, R4, #3
0x1BEE	0x43E6    MVN	R6, R4
0x1BF0	0x4DA5    LDR	R5, [PC, #660]
0x1BF2	0x682C    LDR	R4, [R5, #0]
0x1BF4	0x4034    ANDS	R4, R6
0x1BF6	0x602C    STR	R4, [R5, #0]
L_SPI_Ethernet_UserTCP203:
;RCUHAGER.c, 715 :: 		LongWordToStr(status_wed_fan, dyna);
0x1BF8	0x4CA3    LDR	R4, [PC, #652]
0x1BFA	0x6824    LDR	R4, [R4, #0]
0x1BFC	0x49A4    LDR	R1, [PC, #656]
0x1BFE	0x4620    MOV	R0, R4
0x1C00	0xF7FEFFFE  BL	_LongWordToStr+0
;RCUHAGER.c, 716 :: 		len += putString(dyna);
0x1C04	0x48A2    LDR	R0, [PC, #648]
0x1C06	0xF7FEFF5D  BL	_SPI_Ethernet_putString+0
0x1C0A	0xF8BD400C  LDRH	R4, [SP, #12]
0x1C0E	0x1824    ADDS	R4, R4, R0
0x1C10	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 717 :: 		}
0x1C14	0xE08C    B	L_SPI_Ethernet_UserTCP204
L_SPI_Ethernet_UserTCP182:
;RCUHAGER.c, 718 :: 		else if(getRequest[5] == 'f'){
0x1C16	0x4C9F    LDR	R4, [PC, #636]
0x1C18	0x7824    LDRB	R4, [R4, #0]
0x1C1A	0x2C66    CMP	R4, #102
0x1C1C	0xF0408088  BNE	L_SPI_Ethernet_UserTCP205
;RCUHAGER.c, 719 :: 		if(isdigit(getRequest[6])){
0x1C20	0x4C9D    LDR	R4, [PC, #628]
0x1C22	0x7824    LDRB	R4, [R4, #0]
0x1C24	0xB2E0    UXTB	R0, R4
0x1C26	0xF7FFF811  BL	_isdigit+0
0x1C2A	0xB1F8    CBZ	R0, L_SPI_Ethernet_UserTCP206
;RCUHAGER.c, 720 :: 		if(getRequest[7]=='$')vt_button=getRequest[6]-'0';
0x1C2C	0x4C9B    LDR	R4, [PC, #620]
0x1C2E	0x7824    LDRB	R4, [R4, #0]
0x1C30	0x2C24    CMP	R4, #36
0x1C32	0xD104    BNE	L_SPI_Ethernet_UserTCP207
0x1C34	0x4C98    LDR	R4, [PC, #608]
0x1C36	0x7824    LDRB	R4, [R4, #0]
0x1C38	0x3C30    SUBS	R4, #48
0x1C3A	0xF88D400E  STRB	R4, [SP, #14]
L_SPI_Ethernet_UserTCP207:
;RCUHAGER.c, 721 :: 		switch (vt_button) {
0x1C3E	0xE004    B	L_SPI_Ethernet_UserTCP208
;RCUHAGER.c, 722 :: 		case 0://FAN_ON_OFF
L_SPI_Ethernet_UserTCP210:
;RCUHAGER.c, 723 :: 		break;
0x1C40	0xE014    B	L_SPI_Ethernet_UserTCP209
;RCUHAGER.c, 724 :: 		case 1://FAN_LOW
L_SPI_Ethernet_UserTCP211:
;RCUHAGER.c, 725 :: 		break;
0x1C42	0xE013    B	L_SPI_Ethernet_UserTCP209
;RCUHAGER.c, 726 :: 		case 2://FAN_MEDIUM
L_SPI_Ethernet_UserTCP212:
;RCUHAGER.c, 727 :: 		break;
0x1C44	0xE012    B	L_SPI_Ethernet_UserTCP209
;RCUHAGER.c, 728 :: 		case 3://FAN_HIGHT
L_SPI_Ethernet_UserTCP213:
;RCUHAGER.c, 729 :: 		break;
0x1C46	0xE011    B	L_SPI_Ethernet_UserTCP209
;RCUHAGER.c, 730 :: 		default:
L_SPI_Ethernet_UserTCP214:
;RCUHAGER.c, 731 :: 		break;
0x1C48	0xE010    B	L_SPI_Ethernet_UserTCP209
;RCUHAGER.c, 732 :: 		}
L_SPI_Ethernet_UserTCP208:
0x1C4A	0xF89D400E  LDRB	R4, [SP, #14]
0x1C4E	0x2C00    CMP	R4, #0
0x1C50	0xD0F6    BEQ	L_SPI_Ethernet_UserTCP210
0x1C52	0xF89D400E  LDRB	R4, [SP, #14]
0x1C56	0x2C01    CMP	R4, #1
0x1C58	0xD0F3    BEQ	L_SPI_Ethernet_UserTCP211
0x1C5A	0xF89D400E  LDRB	R4, [SP, #14]
0x1C5E	0x2C02    CMP	R4, #2
0x1C60	0xD0F0    BEQ	L_SPI_Ethernet_UserTCP212
0x1C62	0xF89D400E  LDRB	R4, [SP, #14]
0x1C66	0x2C03    CMP	R4, #3
0x1C68	0xD0ED    BEQ	L_SPI_Ethernet_UserTCP213
0x1C6A	0xE7ED    B	L_SPI_Ethernet_UserTCP214
L_SPI_Ethernet_UserTCP209:
;RCUHAGER.c, 733 :: 		}
L_SPI_Ethernet_UserTCP206:
;RCUHAGER.c, 734 :: 		len += putConstString("r");
0x1C6C	0x4C8C    LDR	R4, [PC, #560]
0x1C6E	0x4620    MOV	R0, R4
0x1C70	0xF7FEFF8E  BL	_SPI_Ethernet_putConstString+0
0x1C74	0xF8BD400C  LDRH	R4, [SP, #12]
0x1C78	0x1824    ADDS	R4, R4, R0
0x1C7A	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 735 :: 		if((out_relay&FAN_L)?1:0)status_wed_fan|=(shift<<1);
0x1C7E	0x4C83    LDR	R4, [PC, #524]
0x1C80	0x6824    LDR	R4, [R4, #0]
0x1C82	0xF4047400  AND	R4, R4, #512
0x1C86	0xB114    CBZ	R4, L_SPI_Ethernet_UserTCP215
0x1C88	0x2001    MOVS	R0, #1
0x1C8A	0xB240    SXTB	R0, R0
0x1C8C	0xE001    B	L_SPI_Ethernet_UserTCP216
L_SPI_Ethernet_UserTCP215:
0x1C8E	0x2000    MOVS	R0, #0
0x1C90	0xB240    SXTB	R0, R0
L_SPI_Ethernet_UserTCP216:
0x1C92	0xB130    CBZ	R0, L_SPI_Ethernet_UserTCP217
0x1C94	0x9C04    LDR	R4, [SP, #16]
0x1C96	0x0066    LSLS	R6, R4, #1
0x1C98	0x4D7B    LDR	R5, [PC, #492]
0x1C9A	0x682C    LDR	R4, [R5, #0]
0x1C9C	0x4334    ORRS	R4, R6
0x1C9E	0x602C    STR	R4, [R5, #0]
0x1CA0	0xE006    B	L_SPI_Ethernet_UserTCP218
L_SPI_Ethernet_UserTCP217:
;RCUHAGER.c, 736 :: 		else status_wed_fan&=~(shift<<1);
0x1CA2	0x9C04    LDR	R4, [SP, #16]
0x1CA4	0x0064    LSLS	R4, R4, #1
0x1CA6	0x43E6    MVN	R6, R4
0x1CA8	0x4D77    LDR	R5, [PC, #476]
0x1CAA	0x682C    LDR	R4, [R5, #0]
0x1CAC	0x4034    ANDS	R4, R6
0x1CAE	0x602C    STR	R4, [R5, #0]
L_SPI_Ethernet_UserTCP218:
;RCUHAGER.c, 737 :: 		if((out_relay&FAN_M)?1:0)status_wed_fan|=(shift<<2);
0x1CB0	0x4C76    LDR	R4, [PC, #472]
0x1CB2	0x6824    LDR	R4, [R4, #0]
0x1CB4	0xF4046480  AND	R4, R4, #1024
0x1CB8	0xB114    CBZ	R4, L_SPI_Ethernet_UserTCP219
0x1CBA	0x2001    MOVS	R0, #1
0x1CBC	0xB240    SXTB	R0, R0
0x1CBE	0xE001    B	L_SPI_Ethernet_UserTCP220
L_SPI_Ethernet_UserTCP219:
0x1CC0	0x2000    MOVS	R0, #0
0x1CC2	0xB240    SXTB	R0, R0
L_SPI_Ethernet_UserTCP220:
0x1CC4	0xB130    CBZ	R0, L_SPI_Ethernet_UserTCP221
0x1CC6	0x9C04    LDR	R4, [SP, #16]
0x1CC8	0x00A6    LSLS	R6, R4, #2
0x1CCA	0x4D6F    LDR	R5, [PC, #444]
0x1CCC	0x682C    LDR	R4, [R5, #0]
0x1CCE	0x4334    ORRS	R4, R6
0x1CD0	0x602C    STR	R4, [R5, #0]
0x1CD2	0xE006    B	L_SPI_Ethernet_UserTCP222
L_SPI_Ethernet_UserTCP221:
;RCUHAGER.c, 738 :: 		else status_wed_fan&=~(shift<<2);
0x1CD4	0x9C04    LDR	R4, [SP, #16]
0x1CD6	0x00A4    LSLS	R4, R4, #2
0x1CD8	0x43E6    MVN	R6, R4
0x1CDA	0x4D6B    LDR	R5, [PC, #428]
0x1CDC	0x682C    LDR	R4, [R5, #0]
0x1CDE	0x4034    ANDS	R4, R6
0x1CE0	0x602C    STR	R4, [R5, #0]
L_SPI_Ethernet_UserTCP222:
;RCUHAGER.c, 739 :: 		if((out_relay&FAN_H)?1:0)status_wed_fan|=(shift<<3);
0x1CE2	0x4C6A    LDR	R4, [PC, #424]
0x1CE4	0x6824    LDR	R4, [R4, #0]
0x1CE6	0xF4046400  AND	R4, R4, #2048
0x1CEA	0xB114    CBZ	R4, L_SPI_Ethernet_UserTCP223
0x1CEC	0x2001    MOVS	R0, #1
0x1CEE	0xB240    SXTB	R0, R0
0x1CF0	0xE001    B	L_SPI_Ethernet_UserTCP224
L_SPI_Ethernet_UserTCP223:
0x1CF2	0x2000    MOVS	R0, #0
0x1CF4	0xB240    SXTB	R0, R0
L_SPI_Ethernet_UserTCP224:
0x1CF6	0xB130    CBZ	R0, L_SPI_Ethernet_UserTCP225
0x1CF8	0x9C04    LDR	R4, [SP, #16]
0x1CFA	0x00E6    LSLS	R6, R4, #3
0x1CFC	0x4D62    LDR	R5, [PC, #392]
0x1CFE	0x682C    LDR	R4, [R5, #0]
0x1D00	0x4334    ORRS	R4, R6
0x1D02	0x602C    STR	R4, [R5, #0]
0x1D04	0xE006    B	L_SPI_Ethernet_UserTCP226
L_SPI_Ethernet_UserTCP225:
;RCUHAGER.c, 740 :: 		else status_wed_fan&=~(shift<<3);
0x1D06	0x9C04    LDR	R4, [SP, #16]
0x1D08	0x00E4    LSLS	R4, R4, #3
0x1D0A	0x43E6    MVN	R6, R4
0x1D0C	0x4D5E    LDR	R5, [PC, #376]
0x1D0E	0x682C    LDR	R4, [R5, #0]
0x1D10	0x4034    ANDS	R4, R6
0x1D12	0x602C    STR	R4, [R5, #0]
L_SPI_Ethernet_UserTCP226:
;RCUHAGER.c, 741 :: 		LongWordToStr(status_wed_fan, dyna);
0x1D14	0x4C5C    LDR	R4, [PC, #368]
0x1D16	0x6824    LDR	R4, [R4, #0]
0x1D18	0x495D    LDR	R1, [PC, #372]
0x1D1A	0x4620    MOV	R0, R4
0x1D1C	0xF7FEFF70  BL	_LongWordToStr+0
;RCUHAGER.c, 742 :: 		len += putString(dyna);
0x1D20	0x485B    LDR	R0, [PC, #364]
0x1D22	0xF7FEFECF  BL	_SPI_Ethernet_putString+0
0x1D26	0xF8BD400C  LDRH	R4, [SP, #12]
0x1D2A	0x1824    ADDS	R4, R4, R0
0x1D2C	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 743 :: 		}
L_SPI_Ethernet_UserTCP205:
L_SPI_Ethernet_UserTCP204:
;RCUHAGER.c, 744 :: 		break;
0x1D30	0xE193    B	L_SPI_Ethernet_UserTCP101
;RCUHAGER.c, 745 :: 		case Page_Dimer_Extant:
L_SPI_Ethernet_UserTCP227:
;RCUHAGER.c, 746 :: 		if(getRequest[5] == 'o'){
0x1D32	0x4C58    LDR	R4, [PC, #352]
0x1D34	0x7824    LDRB	R4, [R4, #0]
0x1D36	0x2C6F    CMP	R4, #111
0x1D38	0xF0408050  BNE	L_SPI_Ethernet_UserTCP228
;RCUHAGER.c, 747 :: 		if(isdigit(getRequest[6])){
0x1D3C	0x4C56    LDR	R4, [PC, #344]
0x1D3E	0x7824    LDRB	R4, [R4, #0]
0x1D40	0xB2E0    UXTB	R0, R4
0x1D42	0xF7FEFF83  BL	_isdigit+0
0x1D46	0x2800    CMP	R0, #0
0x1D48	0xD029    BEQ	L_SPI_Ethernet_UserTCP229
;RCUHAGER.c, 748 :: 		if(getRequest[7]=='$')vt_button=getRequest[6]-'0';
0x1D4A	0x4C54    LDR	R4, [PC, #336]
0x1D4C	0x7824    LDRB	R4, [R4, #0]
0x1D4E	0x2C24    CMP	R4, #36
0x1D50	0xD104    BNE	L_SPI_Ethernet_UserTCP230
0x1D52	0x4C51    LDR	R4, [PC, #324]
0x1D54	0x7824    LDRB	R4, [R4, #0]
0x1D56	0x3C30    SUBS	R4, #48
0x1D58	0xF88D400E  STRB	R4, [SP, #14]
L_SPI_Ethernet_UserTCP230:
;RCUHAGER.c, 749 :: 		switch (vt_button) {
0x1D5C	0xE006    B	L_SPI_Ethernet_UserTCP231
;RCUHAGER.c, 750 :: 		case 0:
L_SPI_Ethernet_UserTCP233:
;RCUHAGER.c, 751 :: 		break;
0x1D5E	0xE01E    B	L_SPI_Ethernet_UserTCP232
;RCUHAGER.c, 752 :: 		case 1:
L_SPI_Ethernet_UserTCP234:
;RCUHAGER.c, 753 :: 		break;
0x1D60	0xE01D    B	L_SPI_Ethernet_UserTCP232
;RCUHAGER.c, 754 :: 		case 2:
L_SPI_Ethernet_UserTCP235:
;RCUHAGER.c, 755 :: 		break;
0x1D62	0xE01C    B	L_SPI_Ethernet_UserTCP232
;RCUHAGER.c, 756 :: 		case 3:
L_SPI_Ethernet_UserTCP236:
;RCUHAGER.c, 757 :: 		break;
0x1D64	0xE01B    B	L_SPI_Ethernet_UserTCP232
;RCUHAGER.c, 758 :: 		case 4:
L_SPI_Ethernet_UserTCP237:
;RCUHAGER.c, 759 :: 		break;
0x1D66	0xE01A    B	L_SPI_Ethernet_UserTCP232
;RCUHAGER.c, 760 :: 		case 5:
L_SPI_Ethernet_UserTCP238:
;RCUHAGER.c, 761 :: 		break;
0x1D68	0xE019    B	L_SPI_Ethernet_UserTCP232
;RCUHAGER.c, 762 :: 		default:
L_SPI_Ethernet_UserTCP239:
;RCUHAGER.c, 763 :: 		break;
0x1D6A	0xE018    B	L_SPI_Ethernet_UserTCP232
;RCUHAGER.c, 764 :: 		}
L_SPI_Ethernet_UserTCP231:
0x1D6C	0xF89D400E  LDRB	R4, [SP, #14]
0x1D70	0x2C00    CMP	R4, #0
0x1D72	0xD0F4    BEQ	L_SPI_Ethernet_UserTCP233
0x1D74	0xF89D400E  LDRB	R4, [SP, #14]
0x1D78	0x2C01    CMP	R4, #1
0x1D7A	0xD0F1    BEQ	L_SPI_Ethernet_UserTCP234
0x1D7C	0xF89D400E  LDRB	R4, [SP, #14]
0x1D80	0x2C02    CMP	R4, #2
0x1D82	0xD0EE    BEQ	L_SPI_Ethernet_UserTCP235
0x1D84	0xF89D400E  LDRB	R4, [SP, #14]
0x1D88	0x2C03    CMP	R4, #3
0x1D8A	0xD0EB    BEQ	L_SPI_Ethernet_UserTCP236
0x1D8C	0xF89D400E  LDRB	R4, [SP, #14]
0x1D90	0x2C04    CMP	R4, #4
0x1D92	0xD0E8    BEQ	L_SPI_Ethernet_UserTCP237
0x1D94	0xF89D400E  LDRB	R4, [SP, #14]
0x1D98	0x2C05    CMP	R4, #5
0x1D9A	0xD0E5    BEQ	L_SPI_Ethernet_UserTCP238
0x1D9C	0xE7E5    B	L_SPI_Ethernet_UserTCP239
L_SPI_Ethernet_UserTCP232:
;RCUHAGER.c, 765 :: 		}
L_SPI_Ethernet_UserTCP229:
;RCUHAGER.c, 766 :: 		len += putConstString("r");
0x1D9E	0x4C41    LDR	R4, [PC, #260]
0x1DA0	0x4620    MOV	R0, R4
0x1DA2	0xF7FEFEF5  BL	_SPI_Ethernet_putConstString+0
0x1DA6	0xF8BD400C  LDRH	R4, [SP, #12]
0x1DAA	0x1824    ADDS	R4, R4, R0
0x1DAC	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 767 :: 		status_wed_dimer|=(shift<<vt_button);
0x1DB0	0xF89D500E  LDRB	R5, [SP, #14]
0x1DB4	0x9C04    LDR	R4, [SP, #16]
0x1DB6	0xFA04F605  LSL	R6, R4, R5
0x1DBA	0x4D3B    LDR	R5, [PC, #236]
0x1DBC	0x682C    LDR	R4, [R5, #0]
0x1DBE	0x4334    ORRS	R4, R6
0x1DC0	0x602C    STR	R4, [R5, #0]
;RCUHAGER.c, 768 :: 		LongWordToStr(status_wed_dimer, dyna);
0x1DC2	0x4933    LDR	R1, [PC, #204]
0x1DC4	0x4620    MOV	R0, R4
0x1DC6	0xF7FEFF1B  BL	_LongWordToStr+0
;RCUHAGER.c, 769 :: 		len += putString(dyna);
0x1DCA	0x4831    LDR	R0, [PC, #196]
0x1DCC	0xF7FEFE7A  BL	_SPI_Ethernet_putString+0
0x1DD0	0xF8BD400C  LDRH	R4, [SP, #12]
0x1DD4	0x1824    ADDS	R4, R4, R0
0x1DD6	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 770 :: 		}
0x1DDA	0xE096    B	L_SPI_Ethernet_UserTCP240
L_SPI_Ethernet_UserTCP228:
;RCUHAGER.c, 771 :: 		else if(getRequest[5] == 'f'){
0x1DDC	0x4C2D    LDR	R4, [PC, #180]
0x1DDE	0x7824    LDRB	R4, [R4, #0]
0x1DE0	0x2C66    CMP	R4, #102
0x1DE2	0xF0408092  BNE	L_SPI_Ethernet_UserTCP241
;RCUHAGER.c, 772 :: 		if(isdigit(getRequest[6])){
0x1DE6	0x4C2C    LDR	R4, [PC, #176]
0x1DE8	0x7824    LDRB	R4, [R4, #0]
0x1DEA	0xB2E0    UXTB	R0, R4
0x1DEC	0xF7FEFF2E  BL	_isdigit+0
0x1DF0	0x2800    CMP	R0, #0
0x1DF2	0xF000806C  BEQ	L_SPI_Ethernet_UserTCP242
;RCUHAGER.c, 773 :: 		if(getRequest[7]=='$')vt_button=getRequest[6]-'0';
0x1DF6	0x4C29    LDR	R4, [PC, #164]
0x1DF8	0x7824    LDRB	R4, [R4, #0]
0x1DFA	0x2C24    CMP	R4, #36
0x1DFC	0xD104    BNE	L_SPI_Ethernet_UserTCP243
0x1DFE	0x4C26    LDR	R4, [PC, #152]
0x1E00	0x7824    LDRB	R4, [R4, #0]
0x1E02	0x3C30    SUBS	R4, #48
0x1E04	0xF88D400E  STRB	R4, [SP, #14]
L_SPI_Ethernet_UserTCP243:
;RCUHAGER.c, 774 :: 		switch (vt_button) {
0x1E08	0xE029    B	L_SPI_Ethernet_UserTCP244
;RCUHAGER.c, 775 :: 		case 0://up1
L_SPI_Ethernet_UserTCP246:
;RCUHAGER.c, 776 :: 		flag_dimer_ex[1]=0;
0x1E0A	0x2500    MOVS	R5, #0
0x1E0C	0x4C27    LDR	R4, [PC, #156]
0x1E0E	0x7025    STRB	R5, [R4, #0]
;RCUHAGER.c, 777 :: 		count_time_dimer_ex[1]=0;
0x1E10	0x2500    MOVS	R5, #0
0x1E12	0x4C27    LDR	R4, [PC, #156]
0x1E14	0x6025    STR	R5, [R4, #0]
;RCUHAGER.c, 778 :: 		DIM2_EVERGREEN = 0;
0x1E16	0x2500    MOVS	R5, #0
0x1E18	0x4C26    LDR	R4, [PC, #152]
0x1E1A	0x7025    STRB	R5, [R4, #0]
;RCUHAGER.c, 779 :: 		break;
0x1E1C	0xE057    B	L_SPI_Ethernet_UserTCP245
;RCUHAGER.c, 780 :: 		case 1://dow1
L_SPI_Ethernet_UserTCP247:
;RCUHAGER.c, 781 :: 		flag_dimer_ex[1]=0;
0x1E1E	0x2500    MOVS	R5, #0
0x1E20	0x4C22    LDR	R4, [PC, #136]
0x1E22	0x7025    STRB	R5, [R4, #0]
;RCUHAGER.c, 782 :: 		count_time_dimer_ex[1]=0;
0x1E24	0x2500    MOVS	R5, #0
0x1E26	0x4C22    LDR	R4, [PC, #136]
0x1E28	0x6025    STR	R5, [R4, #0]
;RCUHAGER.c, 783 :: 		DIM2_EVERGREEN = 0;
0x1E2A	0x2500    MOVS	R5, #0
0x1E2C	0x4C21    LDR	R4, [PC, #132]
0x1E2E	0x7025    STRB	R5, [R4, #0]
;RCUHAGER.c, 784 :: 		break;
0x1E30	0xE04D    B	L_SPI_Ethernet_UserTCP245
;RCUHAGER.c, 785 :: 		case 2://up34
L_SPI_Ethernet_UserTCP248:
;RCUHAGER.c, 789 :: 		flag_dimer_ex[2]=0;
0x1E32	0x2500    MOVS	R5, #0
0x1E34	0x4C20    LDR	R4, [PC, #128]
0x1E36	0x7025    STRB	R5, [R4, #0]
;RCUHAGER.c, 790 :: 		count_time_dimer_ex[2]=0;
0x1E38	0x2500    MOVS	R5, #0
0x1E3A	0x4C20    LDR	R4, [PC, #128]
0x1E3C	0x6025    STR	R5, [R4, #0]
;RCUHAGER.c, 791 :: 		DIM4_EVERGREEN = 0;
0x1E3E	0x2500    MOVS	R5, #0
0x1E40	0x4C1F    LDR	R4, [PC, #124]
0x1E42	0x7025    STRB	R5, [R4, #0]
;RCUHAGER.c, 792 :: 		break;
0x1E44	0xE043    B	L_SPI_Ethernet_UserTCP245
;RCUHAGER.c, 793 :: 		case 3://down34
L_SPI_Ethernet_UserTCP249:
;RCUHAGER.c, 796 :: 		flag_dimer_ex[2]=0;
0x1E46	0x2500    MOVS	R5, #0
0x1E48	0x4C1B    LDR	R4, [PC, #108]
0x1E4A	0x7025    STRB	R5, [R4, #0]
;RCUHAGER.c, 797 :: 		count_time_dimer_ex[2]=0;
0x1E4C	0x2500    MOVS	R5, #0
0x1E4E	0x4C1B    LDR	R4, [PC, #108]
0x1E50	0x6025    STR	R5, [R4, #0]
;RCUHAGER.c, 798 :: 		DIM4_EVERGREEN = 0;
0x1E52	0x2500    MOVS	R5, #0
0x1E54	0x4C1A    LDR	R4, [PC, #104]
0x1E56	0x7025    STRB	R5, [R4, #0]
;RCUHAGER.c, 799 :: 		break;
0x1E58	0xE039    B	L_SPI_Ethernet_UserTCP245
;RCUHAGER.c, 800 :: 		case 4://up3
L_SPI_Ethernet_UserTCP250:
;RCUHAGER.c, 803 :: 		break;
0x1E5A	0xE038    B	L_SPI_Ethernet_UserTCP245
;RCUHAGER.c, 804 :: 		case 5://down3
L_SPI_Ethernet_UserTCP251:
;RCUHAGER.c, 807 :: 		default:
L_SPI_Ethernet_UserTCP252:
;RCUHAGER.c, 808 :: 		break;
0x1E5C	0xE037    B	L_SPI_Ethernet_UserTCP245
;RCUHAGER.c, 809 :: 		}
L_SPI_Ethernet_UserTCP244:
0x1E5E	0xF89D400E  LDRB	R4, [SP, #14]
0x1E62	0x2C00    CMP	R4, #0
0x1E64	0xD0D1    BEQ	L_SPI_Ethernet_UserTCP246
0x1E66	0xF89D400E  LDRB	R4, [SP, #14]
0x1E6A	0x2C01    CMP	R4, #1
0x1E6C	0xD0D7    BEQ	L_SPI_Ethernet_UserTCP247
0x1E6E	0xF89D400E  LDRB	R4, [SP, #14]
0x1E72	0x2C02    CMP	R4, #2
0x1E74	0xD0DD    BEQ	L_SPI_Ethernet_UserTCP248
0x1E76	0xF89D400E  LDRB	R4, [SP, #14]
0x1E7A	0x2C03    CMP	R4, #3
0x1E7C	0xD0E3    BEQ	L_SPI_Ethernet_UserTCP249
0x1E7E	0xF89D400E  LDRB	R4, [SP, #14]
0x1E82	0x2C04    CMP	R4, #4
0x1E84	0xD0E9    BEQ	L_SPI_Ethernet_UserTCP250
0x1E86	0xE01D    B	#58
0x1E88	0x00302000  	_status_wed_fan+0
0x1E8C	0x003C2000  	_out_relay+0
0x1E90	0x01582000  	_dyna+0
0x1E94	0x00F92000  	_getRequest+5
0x1E98	0x00FA2000  	_getRequest+6
0x1E9C	0x00FB2000  	_getRequest+7
0x1EA0	0x0B5E0000  	?lstr_28_RCUHAGER+0
0x1EA4	0x0CD60000  	?lstr_29_RCUHAGER+0
0x1EA8	0x00342000  	_status_wed_dimer+0
0x1EAC	0x00412000  	_flag_dimer_ex+1
0x1EB0	0x00482000  	_count_time_dimer_ex+4
0x1EB4	0x00542000  	_DIM2_EVERGREEN+0
0x1EB8	0x00422000  	_flag_dimer_ex+2
0x1EBC	0x004C2000  	_count_time_dimer_ex+8
0x1EC0	0x00552000  	_DIM4_EVERGREEN+0
0x1EC4	0xF89D400E  LDRB	R4, [SP, #14]
0x1EC8	0x2C05    CMP	R4, #5
0x1ECA	0xD0C7    BEQ	L_SPI_Ethernet_UserTCP251
0x1ECC	0xE7C6    B	L_SPI_Ethernet_UserTCP252
L_SPI_Ethernet_UserTCP245:
;RCUHAGER.c, 810 :: 		}
L_SPI_Ethernet_UserTCP242:
;RCUHAGER.c, 811 :: 		len += putConstString("r");
0x1ECE	0x4CAF    LDR	R4, [PC, #700]
0x1ED0	0x4620    MOV	R0, R4
0x1ED2	0xF7FEFE5D  BL	_SPI_Ethernet_putConstString+0
0x1ED6	0xF8BD400C  LDRH	R4, [SP, #12]
0x1EDA	0x1824    ADDS	R4, R4, R0
0x1EDC	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 812 :: 		status_wed_dimer&=~(shift<<vt_button);
0x1EE0	0xF89D500E  LDRB	R5, [SP, #14]
0x1EE4	0x9C04    LDR	R4, [SP, #16]
0x1EE6	0x40AC    LSLS	R4, R5
0x1EE8	0x43E6    MVN	R6, R4
0x1EEA	0x4DA9    LDR	R5, [PC, #676]
0x1EEC	0x682C    LDR	R4, [R5, #0]
0x1EEE	0x4034    ANDS	R4, R6
0x1EF0	0x602C    STR	R4, [R5, #0]
;RCUHAGER.c, 813 :: 		LongWordToStr(status_wed_dimer, dyna);
0x1EF2	0x49A8    LDR	R1, [PC, #672]
0x1EF4	0x4620    MOV	R0, R4
0x1EF6	0xF7FEFE83  BL	_LongWordToStr+0
;RCUHAGER.c, 814 :: 		len += putString(dyna);
0x1EFA	0x48A6    LDR	R0, [PC, #664]
0x1EFC	0xF7FEFDE2  BL	_SPI_Ethernet_putString+0
0x1F00	0xF8BD400C  LDRH	R4, [SP, #12]
0x1F04	0x1824    ADDS	R4, R4, R0
0x1F06	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 815 :: 		}
L_SPI_Ethernet_UserTCP241:
L_SPI_Ethernet_UserTCP240:
;RCUHAGER.c, 816 :: 		break;
0x1F0A	0xE0A6    B	L_SPI_Ethernet_UserTCP101
;RCUHAGER.c, 817 :: 		case Page_Device_Extant:
L_SPI_Ethernet_UserTCP253:
;RCUHAGER.c, 818 :: 		if(getRequest[5] == 'd'){
0x1F0C	0x4CA2    LDR	R4, [PC, #648]
0x1F0E	0x7824    LDRB	R4, [R4, #0]
0x1F10	0x2C64    CMP	R4, #100
0x1F12	0xF040805A  BNE	L_SPI_Ethernet_UserTCP254
;RCUHAGER.c, 819 :: 		if(isdigit(getRequest[6])){
0x1F16	0x4CA1    LDR	R4, [PC, #644]
0x1F18	0x7824    LDRB	R4, [R4, #0]
0x1F1A	0xB2E0    UXTB	R0, R4
0x1F1C	0xF7FEFE96  BL	_isdigit+0
0x1F20	0x2800    CMP	R0, #0
0x1F22	0xF0008049  BEQ	L_SPI_Ethernet_UserTCP255
;RCUHAGER.c, 820 :: 		if(getRequest[7]=='$')vt_button=getRequest[6]-'0';
0x1F26	0x4C9E    LDR	R4, [PC, #632]
0x1F28	0x7824    LDRB	R4, [R4, #0]
0x1F2A	0x2C24    CMP	R4, #36
0x1F2C	0xD100    BNE	L_SPI_Ethernet_UserTCP256
0x1F2E	0xE008    B	L_SPI_Ethernet_UserTCP257
L_SPI_Ethernet_UserTCP256:
;RCUHAGER.c, 821 :: 		else if(getRequest[8]=='$')vt_button=chuoi_so(getRequest,6,7);
0x1F30	0x4C9C    LDR	R4, [PC, #624]
0x1F32	0x7824    LDRB	R4, [R4, #0]
0x1F34	0x2C24    CMP	R4, #36
0x1F36	0xD104    BNE	L_SPI_Ethernet_UserTCP258
0x1F38	0x2207    MOVS	R2, #7
0x1F3A	0x2106    MOVS	R1, #6
0x1F3C	0x489A    LDR	R0, [PC, #616]
0x1F3E	0xF7FEFDF9  BL	_chuoi_so+0
L_SPI_Ethernet_UserTCP258:
L_SPI_Ethernet_UserTCP257:
;RCUHAGER.c, 826 :: 		if(getRequest[6]=='0'){
0x1F42	0x4C96    LDR	R4, [PC, #600]
0x1F44	0x7824    LDRB	R4, [R4, #0]
0x1F46	0x2C30    CMP	R4, #48
0x1F48	0xD106    BNE	L_SPI_Ethernet_UserTCP259
;RCUHAGER.c, 827 :: 		ETHERNET_BUTTON_DEVICE_0=1;
0x1F4A	0x2501    MOVS	R5, #1
0x1F4C	0x4C97    LDR	R4, [PC, #604]
0x1F4E	0x7025    STRB	R5, [R4, #0]
;RCUHAGER.c, 828 :: 		ETHERNET_BUTTON_DIM0++;   // ADD PLUS VALUE4CHANNEL
0x1F50	0x4D97    LDR	R5, [PC, #604]
0x1F52	0x782C    LDRB	R4, [R5, #0]
0x1F54	0x1C64    ADDS	R4, R4, #1
0x1F56	0x702C    STRB	R4, [R5, #0]
;RCUHAGER.c, 829 :: 		}
L_SPI_Ethernet_UserTCP259:
;RCUHAGER.c, 830 :: 		if(getRequest[6]=='1'){
0x1F58	0x4C90    LDR	R4, [PC, #576]
0x1F5A	0x7824    LDRB	R4, [R4, #0]
0x1F5C	0x2C31    CMP	R4, #49
0x1F5E	0xD107    BNE	L_SPI_Ethernet_UserTCP260
;RCUHAGER.c, 831 :: 		ETHERNET_BUTTON_DEVICE_1=1;
0x1F60	0x2501    MOVS	R5, #1
0x1F62	0x4C94    LDR	R4, [PC, #592]
0x1F64	0x7025    STRB	R5, [R4, #0]
;RCUHAGER.c, 832 :: 		ETHERNET_BUTTON_DIM1^=1;
0x1F66	0x4D94    LDR	R5, [PC, #592]
0x1F68	0x782C    LDRB	R4, [R5, #0]
0x1F6A	0xF0840401  EOR	R4, R4, #1
0x1F6E	0x702C    STRB	R4, [R5, #0]
;RCUHAGER.c, 833 :: 		}
L_SPI_Ethernet_UserTCP260:
;RCUHAGER.c, 834 :: 		if(getRequest[6]=='2'){
0x1F70	0x4C8A    LDR	R4, [PC, #552]
0x1F72	0x7824    LDRB	R4, [R4, #0]
0x1F74	0x2C32    CMP	R4, #50
0x1F76	0xD107    BNE	L_SPI_Ethernet_UserTCP261
;RCUHAGER.c, 835 :: 		ETHERNET_BUTTON_DEVICE_2=1;
0x1F78	0x2501    MOVS	R5, #1
0x1F7A	0x4C90    LDR	R4, [PC, #576]
0x1F7C	0x7025    STRB	R5, [R4, #0]
;RCUHAGER.c, 836 :: 		ETHERNET_BUTTON_DIM2^=1;
0x1F7E	0x4D90    LDR	R5, [PC, #576]
0x1F80	0x782C    LDRB	R4, [R5, #0]
0x1F82	0xF0840401  EOR	R4, R4, #1
0x1F86	0x702C    STRB	R4, [R5, #0]
;RCUHAGER.c, 837 :: 		}
L_SPI_Ethernet_UserTCP261:
;RCUHAGER.c, 838 :: 		if(getRequest[6]=='3'){
0x1F88	0x4C84    LDR	R4, [PC, #528]
0x1F8A	0x7824    LDRB	R4, [R4, #0]
0x1F8C	0x2C33    CMP	R4, #51
0x1F8E	0xD107    BNE	L_SPI_Ethernet_UserTCP262
;RCUHAGER.c, 839 :: 		ETHERNET_BUTTON_DEVICE_3=1;
0x1F90	0x2501    MOVS	R5, #1
0x1F92	0x4C8C    LDR	R4, [PC, #560]
0x1F94	0x7025    STRB	R5, [R4, #0]
;RCUHAGER.c, 840 :: 		ETHERNET_BUTTON_DIM3^=1;
0x1F96	0x4D8C    LDR	R5, [PC, #560]
0x1F98	0x782C    LDRB	R4, [R5, #0]
0x1F9A	0xF0840401  EOR	R4, R4, #1
0x1F9E	0x702C    STRB	R4, [R5, #0]
;RCUHAGER.c, 841 :: 		}
L_SPI_Ethernet_UserTCP262:
;RCUHAGER.c, 842 :: 		if(getRequest[6]=='4'){
0x1FA0	0x4C7E    LDR	R4, [PC, #504]
0x1FA2	0x7824    LDRB	R4, [R4, #0]
0x1FA4	0x2C34    CMP	R4, #52
0x1FA6	0xD107    BNE	L_SPI_Ethernet_UserTCP263
;RCUHAGER.c, 843 :: 		ETHERNET_BUTTON_DEVICE_4=1;
0x1FA8	0x2501    MOVS	R5, #1
0x1FAA	0x4C88    LDR	R4, [PC, #544]
0x1FAC	0x7025    STRB	R5, [R4, #0]
;RCUHAGER.c, 844 :: 		ETHERNET_BUTTON_DIM4^=1;
0x1FAE	0x4D88    LDR	R5, [PC, #544]
0x1FB0	0x782C    LDRB	R4, [R5, #0]
0x1FB2	0xF0840401  EOR	R4, R4, #1
0x1FB6	0x702C    STRB	R4, [R5, #0]
;RCUHAGER.c, 845 :: 		}
L_SPI_Ethernet_UserTCP263:
;RCUHAGER.c, 846 :: 		}
L_SPI_Ethernet_UserTCP255:
;RCUHAGER.c, 849 :: 		len += putConstString("r");
0x1FB8	0x4C86    LDR	R4, [PC, #536]
0x1FBA	0x4620    MOV	R0, R4
0x1FBC	0xF7FEFDE8  BL	_SPI_Ethernet_putConstString+0
0x1FC0	0xF8BD400C  LDRH	R4, [SP, #12]
0x1FC4	0x1824    ADDS	R4, R4, R0
0x1FC6	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 855 :: 		}
L_SPI_Ethernet_UserTCP254:
;RCUHAGER.c, 856 :: 		break;
0x1FCA	0xE046    B	L_SPI_Ethernet_UserTCP101
;RCUHAGER.c, 857 :: 		case Page_Setting:
L_SPI_Ethernet_UserTCP264:
;RCUHAGER.c, 858 :: 		copyBuf(getRequest,buf,40);
0x1FCC	0x2228    MOVS	R2, #40
0x1FCE	0x4982    LDR	R1, [PC, #520]
0x1FD0	0x4875    LDR	R0, [PC, #468]
0x1FD2	0xF7FEFD65  BL	_copyBuf+0
;RCUHAGER.c, 859 :: 		saveIP(buf);
0x1FD6	0x4880    LDR	R0, [PC, #512]
0x1FD8	0xF7FEFB5C  BL	_saveIP+0
;RCUHAGER.c, 860 :: 		if(getRequest[5] == 'f'){
0x1FDC	0x4C6E    LDR	R4, [PC, #440]
0x1FDE	0x7824    LDRB	R4, [R4, #0]
0x1FE0	0x2C66    CMP	R4, #102
0x1FE2	0xD110    BNE	L_SPI_Ethernet_UserTCP265
;RCUHAGER.c, 861 :: 		len += putConstString("r");
0x1FE4	0x4C7D    LDR	R4, [PC, #500]
0x1FE6	0x4620    MOV	R0, R4
0x1FE8	0xF7FEFDD2  BL	_SPI_Ethernet_putConstString+0
0x1FEC	0xF8BD400C  LDRH	R4, [SP, #12]
0x1FF0	0x1824    ADDS	R4, R4, R0
0x1FF2	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 862 :: 		len += putString(dyna);
0x1FF6	0x4867    LDR	R0, [PC, #412]
0x1FF8	0xF7FEFD64  BL	_SPI_Ethernet_putString+0
0x1FFC	0xF8BD400C  LDRH	R4, [SP, #12]
0x2000	0x1824    ADDS	R4, R4, R0
0x2002	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 863 :: 		}
L_SPI_Ethernet_UserTCP265:
;RCUHAGER.c, 864 :: 		break;
0x2006	0xE028    B	L_SPI_Ethernet_UserTCP101
;RCUHAGER.c, 865 :: 		default:
L_SPI_Ethernet_UserTCP266:
;RCUHAGER.c, 866 :: 		break;
0x2008	0xE027    B	L_SPI_Ethernet_UserTCP101
;RCUHAGER.c, 867 :: 		}
L_SPI_Ethernet_UserTCP100:
0x200A	0x4C75    LDR	R4, [PC, #468]
0x200C	0x8824    LDRH	R4, [R4, #0]
0x200E	0x2C01    CMP	R4, #1
0x2010	0xF43FAAF1  BEQ	L_SPI_Ethernet_UserTCP102
0x2014	0x4C72    LDR	R4, [PC, #456]
0x2016	0x8824    LDRH	R4, [R4, #0]
0x2018	0x2C02    CMP	R4, #2
0x201A	0xF43FAB65  BEQ	L_SPI_Ethernet_UserTCP115
0x201E	0x4C70    LDR	R4, [PC, #448]
0x2020	0x8824    LDRH	R4, [R4, #0]
0x2022	0x2C03    CMP	R4, #3
0x2024	0xF43FAC2D  BEQ	L_SPI_Ethernet_UserTCP139
0x2028	0x4C6D    LDR	R4, [PC, #436]
0x202A	0x8824    LDRH	R4, [R4, #0]
0x202C	0x2C04    CMP	R4, #4
0x202E	0xF43FACBB  BEQ	L_SPI_Ethernet_UserTCP161
0x2032	0x4C6B    LDR	R4, [PC, #428]
0x2034	0x8824    LDRH	R4, [R4, #0]
0x2036	0x2C05    CMP	R4, #5
0x2038	0xF43FAD44  BEQ	L_SPI_Ethernet_UserTCP181
0x203C	0x4C68    LDR	R4, [PC, #416]
0x203E	0x8824    LDRH	R4, [R4, #0]
0x2040	0x2C06    CMP	R4, #6
0x2042	0xF43FAE76  BEQ	L_SPI_Ethernet_UserTCP227
0x2046	0x4C66    LDR	R4, [PC, #408]
0x2048	0x8824    LDRH	R4, [R4, #0]
0x204A	0x2C07    CMP	R4, #7
0x204C	0xF43FAF5E  BEQ	L_SPI_Ethernet_UserTCP253
0x2050	0x4C63    LDR	R4, [PC, #396]
0x2052	0x8824    LDRH	R4, [R4, #0]
0x2054	0x2C08    CMP	R4, #8
0x2056	0xD0B9    BEQ	L_SPI_Ethernet_UserTCP264
0x2058	0xE7D6    B	L_SPI_Ethernet_UserTCP266
L_SPI_Ethernet_UserTCP101:
;RCUHAGER.c, 868 :: 		if(len == 0){
0x205A	0xF8BD400C  LDRH	R4, [SP, #12]
0x205E	0x2C00    CMP	R4, #0
0x2060	0xF040813F  BNE	L_SPI_Ethernet_UserTCP267
;RCUHAGER.c, 869 :: 		len =  putConstString(httpHeader);
0x2064	0x485F    LDR	R0, [PC, #380]
0x2066	0xF7FEFD93  BL	_SPI_Ethernet_putConstString+0
0x206A	0xF8AD000C  STRH	R0, [SP, #12]
;RCUHAGER.c, 870 :: 		len += putConstString(httpMimeTypeHTML);
0x206E	0x485E    LDR	R0, [PC, #376]
0x2070	0xF7FEFD8E  BL	_SPI_Ethernet_putConstString+0
0x2074	0xF8BD400C  LDRH	R4, [SP, #12]
0x2078	0x1824    ADDS	R4, R4, R0
0x207A	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 871 :: 		switch (index_page) {
0x207E	0xE0FF    B	L_SPI_Ethernet_UserTCP268
;RCUHAGER.c, 872 :: 		case Page_Login:
L_SPI_Ethernet_UserTCP270:
;RCUHAGER.c, 873 :: 		len += putConstString(LoginPage);
0x2080	0x4C5A    LDR	R4, [PC, #360]
0x2082	0x6824    LDR	R4, [R4, #0]
0x2084	0x4620    MOV	R0, R4
0x2086	0xF7FEFD83  BL	_SPI_Ethernet_putConstString+0
0x208A	0xF8BD400C  LDRH	R4, [SP, #12]
0x208E	0x1824    ADDS	R4, R4, R0
0x2090	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 874 :: 		break;
0x2094	0xE125    B	L_SPI_Ethernet_UserTCP269
;RCUHAGER.c, 875 :: 		case Page_Service:
L_SPI_Ethernet_UserTCP271:
;RCUHAGER.c, 876 :: 		len += putConstString(indexPage);
0x2096	0x4C56    LDR	R4, [PC, #344]
0x2098	0x6824    LDR	R4, [R4, #0]
0x209A	0x4620    MOV	R0, R4
0x209C	0xF7FEFD78  BL	_SPI_Ethernet_putConstString+0
0x20A0	0xF8BD400C  LDRH	R4, [SP, #12]
0x20A4	0x1824    ADDS	R4, R4, R0
0x20A6	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 877 :: 		len += putConstString(ServicePage);
0x20AA	0x4C52    LDR	R4, [PC, #328]
0x20AC	0x6824    LDR	R4, [R4, #0]
0x20AE	0x4620    MOV	R0, R4
0x20B0	0xF7FEFD6E  BL	_SPI_Ethernet_putConstString+0
0x20B4	0xF8BD400C  LDRH	R4, [SP, #12]
0x20B8	0x1824    ADDS	R4, R4, R0
0x20BA	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 878 :: 		break;
0x20BE	0xE110    B	L_SPI_Ethernet_UserTCP269
;RCUHAGER.c, 879 :: 		case Page_Lighting:
L_SPI_Ethernet_UserTCP272:
;RCUHAGER.c, 880 :: 		len += putConstString(indexPage);
0x20C0	0x4C4B    LDR	R4, [PC, #300]
0x20C2	0x6824    LDR	R4, [R4, #0]
0x20C4	0x4620    MOV	R0, R4
0x20C6	0xF7FEFD63  BL	_SPI_Ethernet_putConstString+0
0x20CA	0xF8BD400C  LDRH	R4, [SP, #12]
0x20CE	0x1824    ADDS	R4, R4, R0
0x20D0	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 881 :: 		len += putConstString(LightingPage);
0x20D4	0x4C48    LDR	R4, [PC, #288]
0x20D6	0x6824    LDR	R4, [R4, #0]
0x20D8	0x4620    MOV	R0, R4
0x20DA	0xF7FEFD59  BL	_SPI_Ethernet_putConstString+0
0x20DE	0xF8BD400C  LDRH	R4, [SP, #12]
0x20E2	0x1824    ADDS	R4, R4, R0
0x20E4	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 882 :: 		break;
0x20E8	0xE0FB    B	L_SPI_Ethernet_UserTCP269
;RCUHAGER.c, 883 :: 		case Page_Curtain:
L_SPI_Ethernet_UserTCP273:
;RCUHAGER.c, 884 :: 		len += putConstString(indexPage);
0x20EA	0x4C41    LDR	R4, [PC, #260]
0x20EC	0x6824    LDR	R4, [R4, #0]
0x20EE	0x4620    MOV	R0, R4
0x20F0	0xF7FEFD4E  BL	_SPI_Ethernet_putConstString+0
0x20F4	0xF8BD400C  LDRH	R4, [SP, #12]
0x20F8	0x1824    ADDS	R4, R4, R0
0x20FA	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 885 :: 		len += putConstString(CurtainPage);
0x20FE	0x4C3F    LDR	R4, [PC, #252]
0x2100	0x6824    LDR	R4, [R4, #0]
0x2102	0x4620    MOV	R0, R4
0x2104	0xF7FEFD44  BL	_SPI_Ethernet_putConstString+0
0x2108	0xF8BD400C  LDRH	R4, [SP, #12]
0x210C	0x1824    ADDS	R4, R4, R0
0x210E	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 886 :: 		break;
0x2112	0xE0E6    B	L_SPI_Ethernet_UserTCP269
;RCUHAGER.c, 887 :: 		case Page_Scenes:
L_SPI_Ethernet_UserTCP274:
;RCUHAGER.c, 888 :: 		len += putConstString(indexPage);
0x2114	0x4C36    LDR	R4, [PC, #216]
0x2116	0x6824    LDR	R4, [R4, #0]
0x2118	0x4620    MOV	R0, R4
0x211A	0xF7FEFD39  BL	_SPI_Ethernet_putConstString+0
0x211E	0xF8BD400C  LDRH	R4, [SP, #12]
0x2122	0x1824    ADDS	R4, R4, R0
0x2124	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 889 :: 		len += putConstString(ScenesPage);
0x2128	0x4C35    LDR	R4, [PC, #212]
0x212A	0x6824    LDR	R4, [R4, #0]
0x212C	0x4620    MOV	R0, R4
0x212E	0xF7FEFD2F  BL	_SPI_Ethernet_putConstString+0
0x2132	0xF8BD400C  LDRH	R4, [SP, #12]
0x2136	0x1824    ADDS	R4, R4, R0
0x2138	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 890 :: 		break;
0x213C	0xE0D1    B	L_SPI_Ethernet_UserTCP269
;RCUHAGER.c, 891 :: 		case Page_Fan_Speed:
L_SPI_Ethernet_UserTCP275:
;RCUHAGER.c, 892 :: 		len += putConstString(indexPage);
0x213E	0x4C2C    LDR	R4, [PC, #176]
0x2140	0x6824    LDR	R4, [R4, #0]
0x2142	0x4620    MOV	R0, R4
0x2144	0xF7FEFD24  BL	_SPI_Ethernet_putConstString+0
0x2148	0xF8BD400C  LDRH	R4, [SP, #12]
0x214C	0x1824    ADDS	R4, R4, R0
0x214E	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 893 :: 		len += putConstString(Fan_SpeedPage);
0x2152	0x4C2C    LDR	R4, [PC, #176]
0x2154	0x6824    LDR	R4, [R4, #0]
0x2156	0x4620    MOV	R0, R4
0x2158	0xF7FEFD1A  BL	_SPI_Ethernet_putConstString+0
0x215C	0xF8BD400C  LDRH	R4, [SP, #12]
0x2160	0x1824    ADDS	R4, R4, R0
0x2162	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 894 :: 		break;
0x2166	0xE0BC    B	L_SPI_Ethernet_UserTCP269
;RCUHAGER.c, 895 :: 		case Page_Dimer_Extant:
L_SPI_Ethernet_UserTCP276:
;RCUHAGER.c, 896 :: 		len += putConstString(indexPage);
0x2168	0x4C21    LDR	R4, [PC, #132]
0x216A	0x6824    LDR	R4, [R4, #0]
0x216C	0x4620    MOV	R0, R4
0x216E	0xF7FEFD0F  BL	_SPI_Ethernet_putConstString+0
0x2172	0xF8BD400C  LDRH	R4, [SP, #12]
0x2176	0x1824    ADDS	R4, R4, R0
0x2178	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 897 :: 		len += putConstString(Dimer_ExtantPage);
0x217C	0x4C22    LDR	R4, [PC, #136]
0x217E	0x6824    LDR	R4, [R4, #0]
0x2180	0x4620    MOV	R0, R4
0x2182	0xF7FEFD05  BL	_SPI_Ethernet_putConstString+0
0x2186	0xF8BD400C  LDRH	R4, [SP, #12]
0x218A	0xE03F    B	#126
0x218C	0x24E60000  	?lstr_30_RCUHAGER+0
0x2190	0x00342000  	_status_wed_dimer+0
0x2194	0x01582000  	_dyna+0
0x2198	0x00F92000  	_getRequest+5
0x219C	0x00FA2000  	_getRequest+6
0x21A0	0x00FB2000  	_getRequest+7
0x21A4	0x00FC2000  	_getRequest+8
0x21A8	0x00F42000  	_getRequest+0
0x21AC	0x00562000  	_ETHERNET_BUTTON_DEVICE_0+0
0x21B0	0x00572000  	_ETHERNET_BUTTON_DIM0+0
0x21B4	0x00582000  	_ETHERNET_BUTTON_DEVICE_1+0
0x21B8	0x00592000  	_ETHERNET_BUTTON_DIM1+0
0x21BC	0x005A2000  	_ETHERNET_BUTTON_DEVICE_2+0
0x21C0	0x005B2000  	_ETHERNET_BUTTON_DIM2+0
0x21C4	0x005C2000  	_ETHERNET_BUTTON_DEVICE_3+0
0x21C8	0x005D2000  	_ETHERNET_BUTTON_DIM3+0
0x21CC	0x005E2000  	_ETHERNET_BUTTON_DEVICE_4+0
0x21D0	0x005F2000  	_ETHERNET_BUTTON_DIM4+0
0x21D4	0x24E40000  	?lstr_31_RCUHAGER+0
0x21D8	0x01802000  	_buf+0
0x21DC	0x230E0000  	?lstr_32_RCUHAGER+0
0x21E0	0x001C2000  	_index_page+0
0x21E4	0x69700000  	_httpHeader+0
0x21E8	0x699B0000  	_httpMimeTypeHTML+0
0x21EC	0x00602000  	_LoginPage+0
0x21F0	0x00642000  	_indexPage+0
0x21F4	0x00682000  	_ServicePage+0
0x21F8	0x006C2000  	_LightingPage+0
0x21FC	0x00702000  	_CurtainPage+0
0x2200	0x00742000  	_ScenesPage+0
0x2204	0x00782000  	_Fan_SpeedPage+0
0x2208	0x007C2000  	_Dimer_ExtantPage+0
0x220C	0x1824    ADDS	R4, R4, R0
0x220E	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 898 :: 		break;
0x2212	0xE066    B	L_SPI_Ethernet_UserTCP269
;RCUHAGER.c, 899 :: 		case Page_Device_Extant:
L_SPI_Ethernet_UserTCP277:
;RCUHAGER.c, 900 :: 		len += putConstString(Device_ExtantPage);
0x2214	0x4C36    LDR	R4, [PC, #216]
0x2216	0x6824    LDR	R4, [R4, #0]
0x2218	0x4620    MOV	R0, R4
0x221A	0xF7FEFCB9  BL	_SPI_Ethernet_putConstString+0
0x221E	0xF8BD400C  LDRH	R4, [SP, #12]
0x2222	0x1824    ADDS	R4, R4, R0
0x2224	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 901 :: 		break;
0x2228	0xE05B    B	L_SPI_Ethernet_UserTCP269
;RCUHAGER.c, 902 :: 		case Page_Setting:
L_SPI_Ethernet_UserTCP278:
;RCUHAGER.c, 903 :: 		len += putConstString(SettingPage);
0x222A	0x4C32    LDR	R4, [PC, #200]
0x222C	0x6824    LDR	R4, [R4, #0]
0x222E	0x4620    MOV	R0, R4
0x2230	0xF7FEFCAE  BL	_SPI_Ethernet_putConstString+0
0x2234	0xF8BD400C  LDRH	R4, [SP, #12]
0x2238	0x1824    ADDS	R4, R4, R0
0x223A	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 904 :: 		break;
0x223E	0xE050    B	L_SPI_Ethernet_UserTCP269
;RCUHAGER.c, 905 :: 		case Page_Home:
L_SPI_Ethernet_UserTCP279:
;RCUHAGER.c, 906 :: 		len += putConstString(HomePage);
0x2240	0x4C2D    LDR	R4, [PC, #180]
0x2242	0x6824    LDR	R4, [R4, #0]
0x2244	0x4620    MOV	R0, R4
0x2246	0xF7FEFCA3  BL	_SPI_Ethernet_putConstString+0
0x224A	0xF8BD400C  LDRH	R4, [SP, #12]
0x224E	0x1824    ADDS	R4, R4, R0
0x2250	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 907 :: 		break;
0x2254	0xE045    B	L_SPI_Ethernet_UserTCP269
;RCUHAGER.c, 908 :: 		default:
L_SPI_Ethernet_UserTCP280:
;RCUHAGER.c, 909 :: 		len += putConstString(indexPage);
0x2256	0x4C29    LDR	R4, [PC, #164]
0x2258	0x6824    LDR	R4, [R4, #0]
0x225A	0x4620    MOV	R0, R4
0x225C	0xF7FEFC98  BL	_SPI_Ethernet_putConstString+0
0x2260	0xF8BD400C  LDRH	R4, [SP, #12]
0x2264	0x1824    ADDS	R4, R4, R0
0x2266	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 910 :: 		len += putConstString(Device_ExtantPage);
0x226A	0x4C21    LDR	R4, [PC, #132]
0x226C	0x6824    LDR	R4, [R4, #0]
0x226E	0x4620    MOV	R0, R4
0x2270	0xF7FEFC8E  BL	_SPI_Ethernet_putConstString+0
0x2274	0xF8BD400C  LDRH	R4, [SP, #12]
0x2278	0x1824    ADDS	R4, R4, R0
0x227A	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 911 :: 		break;
0x227E	0xE030    B	L_SPI_Ethernet_UserTCP269
;RCUHAGER.c, 912 :: 		}
L_SPI_Ethernet_UserTCP268:
0x2280	0x4C1F    LDR	R4, [PC, #124]
0x2282	0x8824    LDRH	R4, [R4, #0]
0x2284	0x2C00    CMP	R4, #0
0x2286	0xF43FAEFB  BEQ	L_SPI_Ethernet_UserTCP270
0x228A	0x4C1D    LDR	R4, [PC, #116]
0x228C	0x8824    LDRH	R4, [R4, #0]
0x228E	0x2C01    CMP	R4, #1
0x2290	0xF43FAF01  BEQ	L_SPI_Ethernet_UserTCP271
0x2294	0x4C1A    LDR	R4, [PC, #104]
0x2296	0x8824    LDRH	R4, [R4, #0]
0x2298	0x2C02    CMP	R4, #2
0x229A	0xF43FAF11  BEQ	L_SPI_Ethernet_UserTCP272
0x229E	0x4C18    LDR	R4, [PC, #96]
0x22A0	0x8824    LDRH	R4, [R4, #0]
0x22A2	0x2C03    CMP	R4, #3
0x22A4	0xF43FAF21  BEQ	L_SPI_Ethernet_UserTCP273
0x22A8	0x4C15    LDR	R4, [PC, #84]
0x22AA	0x8824    LDRH	R4, [R4, #0]
0x22AC	0x2C04    CMP	R4, #4
0x22AE	0xF43FAF31  BEQ	L_SPI_Ethernet_UserTCP274
0x22B2	0x4C13    LDR	R4, [PC, #76]
0x22B4	0x8824    LDRH	R4, [R4, #0]
0x22B6	0x2C05    CMP	R4, #5
0x22B8	0xF43FAF41  BEQ	L_SPI_Ethernet_UserTCP275
0x22BC	0x4C10    LDR	R4, [PC, #64]
0x22BE	0x8824    LDRH	R4, [R4, #0]
0x22C0	0x2C06    CMP	R4, #6
0x22C2	0xF43FAF51  BEQ	L_SPI_Ethernet_UserTCP276
0x22C6	0x4C0E    LDR	R4, [PC, #56]
0x22C8	0x8824    LDRH	R4, [R4, #0]
0x22CA	0x2C07    CMP	R4, #7
0x22CC	0xF43FAFA2  BEQ	L_SPI_Ethernet_UserTCP277
0x22D0	0x4C0B    LDR	R4, [PC, #44]
0x22D2	0x8824    LDRH	R4, [R4, #0]
0x22D4	0x2C08    CMP	R4, #8
0x22D6	0xD0A8    BEQ	L_SPI_Ethernet_UserTCP278
0x22D8	0x4C09    LDR	R4, [PC, #36]
0x22DA	0x8824    LDRH	R4, [R4, #0]
0x22DC	0x2C09    CMP	R4, #9
0x22DE	0xD0AF    BEQ	L_SPI_Ethernet_UserTCP279
0x22E0	0xE7B9    B	L_SPI_Ethernet_UserTCP280
L_SPI_Ethernet_UserTCP269:
;RCUHAGER.c, 913 :: 		}
L_SPI_Ethernet_UserTCP267:
;RCUHAGER.c, 914 :: 		return(len);
0x22E2	0xF8BD000C  LDRH	R0, [SP, #12]
;RCUHAGER.c, 915 :: 		}
L_end_SPI_Ethernet_UserTCP:
0x22E6	0xF8DDE000  LDR	LR, [SP, #0]
0x22EA	0xB00A    ADD	SP, SP, #40
0x22EC	0x4770    BX	LR
0x22EE	0xBF00    NOP
0x22F0	0x00802000  	_Device_ExtantPage+0
0x22F4	0x00842000  	_SettingPage+0
0x22F8	0x00882000  	_HomePage+0
0x22FC	0x00642000  	_indexPage+0
0x2300	0x001C2000  	_index_page+0
; end of _SPI_Ethernet_UserTCP
_isdigit:
;__Lib_CType.c, 23 :: 		
; character start address is: 0 (R0)
0x0C4C	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_CType.c, 24 :: 		
0x0C4E	0x2839    CMP	R0, #57
0x0C50	0xD803    BHI	L_isdigit9
0x0C52	0x2830    CMP	R0, #48
0x0C54	0xD301    BCC	L_isdigit9
; character end address is: 0 (R0)
0x0C56	0x2101    MOVS	R1, #1
0x0C58	0xE000    B	L_isdigit8
L_isdigit9:
0x0C5A	0x2100    MOVS	R1, #0
L_isdigit8:
0x0C5C	0xB2C8    UXTB	R0, R1
;__Lib_CType.c, 25 :: 		
L_end_isdigit:
0x0C5E	0xB001    ADD	SP, SP, #4
0x0C60	0x4770    BX	LR
; end of _isdigit
_get_point:
;init.c, 186 :: 		unsigned char get_point(unsigned char *s,unsigned char start,unsigned char end){
; end start address is: 8 (R2)
; start start address is: 4 (R1)
0x0B60	0xB2D3    UXTB	R3, R2
0x0B62	0xB2CA    UXTB	R2, R1
; end end address is: 8 (R2)
; start end address is: 4 (R1)
; start start address is: 8 (R2)
; end start address is: 12 (R3)
;init.c, 187 :: 		unsigned char locate_point=0;
;init.c, 188 :: 		for(locate_point=start;locate_point<end;locate_point++){
; locate_point start address is: 4 (R1)
0x0B64	0xB2D1    UXTB	R1, R2
; end end address is: 12 (R3)
; locate_point end address is: 4 (R1)
0x0B66	0x4604    MOV	R4, R0
0x0B68	0xB2D8    UXTB	R0, R3
L_get_point30:
; locate_point start address is: 4 (R1)
; start start address is: 8 (R2)
; start end address is: 8 (R2)
; s start address is: 16 (R4)
0x0B6A	0x4281    CMP	R1, R0
0x0B6C	0xD20D    BCS	L_get_point31
; start end address is: 8 (R2)
;init.c, 189 :: 		if((*(s+start)=='.')||(*(s+start)==' ')){
; start start address is: 8 (R2)
0x0B6E	0x18A3    ADDS	R3, R4, R2
0x0B70	0x781B    LDRB	R3, [R3, #0]
0x0B72	0x2B2E    CMP	R3, #46
0x0B74	0xD004    BEQ	L__get_point484
0x0B76	0x18A3    ADDS	R3, R4, R2
0x0B78	0x781B    LDRB	R3, [R3, #0]
0x0B7A	0x2B20    CMP	R3, #32
0x0B7C	0xD000    BEQ	L__get_point483
0x0B7E	0xE000    B	L_get_point35
; start end address is: 8 (R2)
; s end address is: 16 (R4)
L__get_point484:
L__get_point483:
;init.c, 190 :: 		break;
0x0B80	0xE003    B	L_get_point31
;init.c, 191 :: 		}
L_get_point35:
;init.c, 192 :: 		s++;
; s start address is: 16 (R4)
; start start address is: 8 (R2)
0x0B82	0x1C64    ADDS	R4, R4, #1
;init.c, 188 :: 		for(locate_point=start;locate_point<end;locate_point++){
0x0B84	0x1C49    ADDS	R1, R1, #1
0x0B86	0xB2C9    UXTB	R1, R1
;init.c, 193 :: 		}
; start end address is: 8 (R2)
; s end address is: 16 (R4)
0x0B88	0xE7EF    B	L_get_point30
L_get_point31:
;init.c, 194 :: 		return locate_point;
0x0B8A	0xB2C8    UXTB	R0, R1
; locate_point end address is: 4 (R1)
;init.c, 195 :: 		}
L_end_get_point:
0x0B8C	0x4770    BX	LR
; end of _get_point
_chuoi_so:
;init.c, 176 :: 		unsigned long chuoi_so(unsigned char *so,unsigned char vt_bd,unsigned char vt_kt){
; vt_kt start address is: 8 (R2)
; vt_bd start address is: 4 (R1)
0x0B34	0xB2D3    UXTB	R3, R2
; vt_kt end address is: 8 (R2)
; vt_bd end address is: 4 (R1)
; vt_bd start address is: 4 (R1)
; vt_kt start address is: 12 (R3)
;init.c, 179 :: 		gt_so=0;
; gt_so start address is: 20 (R5)
0x0B36	0x2500    MOVS	R5, #0
;init.c, 180 :: 		for(sb=vt_bd;sb<=vt_kt;sb++){
; sb start address is: 8 (R2)
0x0B38	0xB2CA    UXTB	R2, R1
; vt_bd end address is: 4 (R1)
; vt_kt end address is: 12 (R3)
; gt_so end address is: 20 (R5)
; sb end address is: 8 (R2)
0x0B3A	0x4601    MOV	R1, R0
0x0B3C	0xB2D8    UXTB	R0, R3
L_chuoi_so27:
; sb start address is: 8 (R2)
; so start address is: 4 (R1)
; gt_so start address is: 20 (R5)
; so start address is: 4 (R1)
; so end address is: 4 (R1)
0x0B3E	0x4282    CMP	R2, R0
0x0B40	0xD80B    BHI	L_chuoi_so28
; so end address is: 4 (R1)
;init.c, 181 :: 		gt_so*=10;
; so start address is: 4 (R1)
0x0B42	0x230A    MOVS	R3, #10
0x0B44	0xFB05F403  MUL	R4, R5, R3
; gt_so end address is: 20 (R5)
;init.c, 182 :: 		gt_so+=(*(so+sb)-0x30);
0x0B48	0x188B    ADDS	R3, R1, R2
0x0B4A	0x781B    LDRB	R3, [R3, #0]
0x0B4C	0x3B30    SUBS	R3, #48
0x0B4E	0xB21B    SXTH	R3, R3
0x0B50	0x18E3    ADDS	R3, R4, R3
; gt_so start address is: 20 (R5)
0x0B52	0x461D    MOV	R5, R3
;init.c, 180 :: 		for(sb=vt_bd;sb<=vt_kt;sb++){
0x0B54	0x1C52    ADDS	R2, R2, #1
0x0B56	0xB2D2    UXTB	R2, R2
;init.c, 183 :: 		}
; so end address is: 4 (R1)
; sb end address is: 8 (R2)
0x0B58	0xE7F1    B	L_chuoi_so27
L_chuoi_so28:
;init.c, 184 :: 		return gt_so;
0x0B5A	0x4628    MOV	R0, R5
; gt_so end address is: 20 (R5)
;init.c, 185 :: 		}
L_end_chuoi_so:
0x0B5C	0x4770    BX	LR
; end of _chuoi_so
_SPI_Ethernet_putConstString:
;__Lib_EthEnc28j60.c, 2759 :: 		
0x0B90	0xB084    SUB	SP, SP, #16
0x0B92	0xF8CDE000  STR	LR, [SP, #0]
0x0B96	0x9003    STR	R0, [SP, #12]
;__Lib_EthEnc28j60.c, 2762 :: 		
0x0B98	0xF2400100  MOVW	R1, #0
0x0B9C	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_EthEnc28j60.c, 2763 :: 		
0x0BA0	0x2200    MOVS	R2, #0
0x0BA2	0xB252    SXTB	R2, R2
0x0BA4	0x4914    LDR	R1, [PC, #80]
0x0BA6	0x600A    STR	R2, [R1, #0]
;__Lib_EthEnc28j60.c, 2764 :: 		
0x0BA8	0x207A    MOVS	R0, #122
0x0BAA	0x4C14    LDR	R4, [PC, #80]
0x0BAC	0x6824    LDR	R4, [R4, #0]
0x0BAE	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2765 :: 		
L_SPI_Ethernet_putConstString264:
0x0BB0	0x9A03    LDR	R2, [SP, #12]
0x0BB2	0x9903    LDR	R1, [SP, #12]
0x0BB4	0x1C49    ADDS	R1, R1, #1
0x0BB6	0x9103    STR	R1, [SP, #12]
0x0BB8	0x7811    LDRB	R1, [R2, #0]
; temp start address is: 0 (R0)
0x0BBA	0xB2C8    UXTB	R0, R1
0x0BBC	0xB160    CBZ	R0, L_SPI_Ethernet_putConstString265
;__Lib_EthEnc28j60.c, 2767 :: 		
0x0BBE	0xF8AD0004  STRH	R0, [SP, #4]
0x0BC2	0x4C0E    LDR	R4, [PC, #56]
0x0BC4	0x6824    LDR	R4, [R4, #0]
0x0BC6	0x47A0    BLX	R4
0x0BC8	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 2768 :: 		
0x0BCC	0xF8BD1008  LDRH	R1, [SP, #8]
0x0BD0	0x1C49    ADDS	R1, R1, #1
0x0BD2	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_EthEnc28j60.c, 2769 :: 		
0x0BD6	0xE7EB    B	L_SPI_Ethernet_putConstString264
; temp end address is: 0 (R0)
L_SPI_Ethernet_putConstString265:
;__Lib_EthEnc28j60.c, 2770 :: 		
0x0BD8	0xF001FF42  BL	_Delay_1us+0
0x0BDC	0xF001FF40  BL	_Delay_1us+0
0x0BE0	0xF001FF3E  BL	_Delay_1us+0
0x0BE4	0x2201    MOVS	R2, #1
0x0BE6	0xB252    SXTB	R2, R2
0x0BE8	0x4903    LDR	R1, [PC, #12]
0x0BEA	0x600A    STR	R2, [R1, #0]
;__Lib_EthEnc28j60.c, 2771 :: 		
0x0BEC	0xF8BD0008  LDRH	R0, [SP, #8]
;__Lib_EthEnc28j60.c, 2772 :: 		
L_end_SPI_Ethernet_putConstString:
0x0BF0	0xF8DDE000  LDR	LR, [SP, #0]
0x0BF4	0xB004    ADD	SP, SP, #16
0x0BF6	0x4770    BX	LR
0x0BF8	0x01904221  	SPI_Ethernet_CS+0
0x0BFC	0x01C82000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_putConstString
_LongWordToStr:
;__Lib_Conversions.c, 274 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x0C00	0xB081    SUB	SP, SP, #4
0x0C02	0x460A    MOV	R2, R1
0x0C04	0x4601    MOV	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 277 :: 		
; len start address is: 0 (R0)
0x0C06	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x0C08	0x460D    MOV	R5, R1
0x0C0A	0x4611    MOV	R1, R2
L_LongWordToStr52:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x0C0C	0x280A    CMP	R0, #10
0x0C0E	0xD205    BCS	L_LongWordToStr53
;__Lib_Conversions.c, 278 :: 		
0x0C10	0x180B    ADDS	R3, R1, R0
0x0C12	0x2220    MOVS	R2, #32
0x0C14	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 277 :: 		
0x0C16	0x1C40    ADDS	R0, R0, #1
0x0C18	0xB280    UXTH	R0, R0
;__Lib_Conversions.c, 278 :: 		
0x0C1A	0xE7F7    B	L_LongWordToStr52
L_LongWordToStr53:
;__Lib_Conversions.c, 279 :: 		
0x0C1C	0x180B    ADDS	R3, R1, R0
0x0C1E	0x2200    MOVS	R2, #0
0x0C20	0x701A    STRB	R2, [R3, #0]
0x0C22	0x1E40    SUBS	R0, R0, #1
0x0C24	0xB280    UXTH	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 281 :: 		
L_LongWordToStr55:
;__Lib_Conversions.c, 282 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x0C26	0x180C    ADDS	R4, R1, R0
0x0C28	0x230A    MOVS	R3, #10
0x0C2A	0xFBB5F2F3  UDIV	R2, R5, R3
0x0C2E	0xFB035212  MLS	R2, R3, R2, R5
0x0C32	0x3230    ADDS	R2, #48
0x0C34	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 283 :: 		
0x0C36	0x220A    MOVS	R2, #10
0x0C38	0xFBB5F2F2  UDIV	R2, R5, R2
0x0C3C	0x4615    MOV	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 284 :: 		
0x0C3E	0xB902    CBNZ	R2, L_LongWordToStr57
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 285 :: 		
0x0C40	0xE002    B	L_LongWordToStr56
L_LongWordToStr57:
;__Lib_Conversions.c, 286 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x0C42	0x1E40    SUBS	R0, R0, #1
0x0C44	0xB280    UXTH	R0, R0
;__Lib_Conversions.c, 287 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x0C46	0xE7EE    B	L_LongWordToStr55
L_LongWordToStr56:
;__Lib_Conversions.c, 288 :: 		
L_end_LongWordToStr:
0x0C48	0xB001    ADD	SP, SP, #4
0x0C4A	0x4770    BX	LR
; end of _LongWordToStr
_SPI_Ethernet_putString:
;__Lib_EthEnc28j60.c, 2734 :: 		
0x0AC4	0xB084    SUB	SP, SP, #16
0x0AC6	0xF8CDE000  STR	LR, [SP, #0]
0x0ACA	0x9003    STR	R0, [SP, #12]
;__Lib_EthEnc28j60.c, 2737 :: 		
0x0ACC	0xF2400100  MOVW	R1, #0
0x0AD0	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_EthEnc28j60.c, 2738 :: 		
0x0AD4	0x2200    MOVS	R2, #0
0x0AD6	0xB252    SXTB	R2, R2
0x0AD8	0x4914    LDR	R1, [PC, #80]
0x0ADA	0x600A    STR	R2, [R1, #0]
;__Lib_EthEnc28j60.c, 2739 :: 		
0x0ADC	0x207A    MOVS	R0, #122
0x0ADE	0x4C14    LDR	R4, [PC, #80]
0x0AE0	0x6824    LDR	R4, [R4, #0]
0x0AE2	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2740 :: 		
L_SPI_Ethernet_putString262:
0x0AE4	0x9A03    LDR	R2, [SP, #12]
0x0AE6	0x9903    LDR	R1, [SP, #12]
0x0AE8	0x1C49    ADDS	R1, R1, #1
0x0AEA	0x9103    STR	R1, [SP, #12]
0x0AEC	0x7811    LDRB	R1, [R2, #0]
; temp start address is: 0 (R0)
0x0AEE	0xB2C8    UXTB	R0, R1
0x0AF0	0xB160    CBZ	R0, L_SPI_Ethernet_putString263
;__Lib_EthEnc28j60.c, 2742 :: 		
0x0AF2	0xF8AD0004  STRH	R0, [SP, #4]
0x0AF6	0x4C0E    LDR	R4, [PC, #56]
0x0AF8	0x6824    LDR	R4, [R4, #0]
0x0AFA	0x47A0    BLX	R4
0x0AFC	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 2743 :: 		
0x0B00	0xF8BD1008  LDRH	R1, [SP, #8]
0x0B04	0x1C49    ADDS	R1, R1, #1
0x0B06	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_EthEnc28j60.c, 2744 :: 		
0x0B0A	0xE7EB    B	L_SPI_Ethernet_putString262
; temp end address is: 0 (R0)
L_SPI_Ethernet_putString263:
;__Lib_EthEnc28j60.c, 2745 :: 		
0x0B0C	0xF001FFA8  BL	_Delay_1us+0
0x0B10	0xF001FFA6  BL	_Delay_1us+0
0x0B14	0xF001FFA4  BL	_Delay_1us+0
0x0B18	0x2201    MOVS	R2, #1
0x0B1A	0xB252    SXTB	R2, R2
0x0B1C	0x4903    LDR	R1, [PC, #12]
0x0B1E	0x600A    STR	R2, [R1, #0]
;__Lib_EthEnc28j60.c, 2746 :: 		
0x0B20	0xF8BD0008  LDRH	R0, [SP, #8]
;__Lib_EthEnc28j60.c, 2747 :: 		
L_end_SPI_Ethernet_putString:
0x0B24	0xF8DDE000  LDR	LR, [SP, #0]
0x0B28	0xB004    ADD	SP, SP, #16
0x0B2A	0x4770    BX	LR
0x0B2C	0x01904221  	SPI_Ethernet_CS+0
0x0B30	0x01C82000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_putString
_copyBuf:
;RCUHAGER.c, 429 :: 		void copyBuf(unsigned char a[],unsigned char b[],unsigned char size){
; size start address is: 8 (R2)
; b start address is: 4 (R1)
0x0AA0	0xB081    SUB	SP, SP, #4
; size end address is: 8 (R2)
; b end address is: 4 (R1)
; b start address is: 4 (R1)
; size start address is: 8 (R2)
;RCUHAGER.c, 431 :: 		for(index=0;index<size;index++){
; index start address is: 20 (R5)
0x0AA2	0x2500    MOVS	R5, #0
; size end address is: 8 (R2)
; index end address is: 20 (R5)
0x0AA4	0xF88D2000  STRB	R2, [SP, #0]
0x0AA8	0x4602    MOV	R2, R0
0x0AAA	0xF89D0000  LDRB	R0, [SP, #0]
L_copyBuf68:
; index start address is: 20 (R5)
; a start address is: 8 (R2)
; b start address is: 4 (R1)
; b end address is: 4 (R1)
; a start address is: 8 (R2)
; a end address is: 8 (R2)
0x0AAE	0x4285    CMP	R5, R0
0x0AB0	0xD206    BCS	L_copyBuf69
; b end address is: 4 (R1)
; a end address is: 8 (R2)
;RCUHAGER.c, 432 :: 		b[index]=a[index];
; a start address is: 8 (R2)
; b start address is: 4 (R1)
0x0AB2	0x194C    ADDS	R4, R1, R5
0x0AB4	0x1953    ADDS	R3, R2, R5
0x0AB6	0x781B    LDRB	R3, [R3, #0]
0x0AB8	0x7023    STRB	R3, [R4, #0]
;RCUHAGER.c, 431 :: 		for(index=0;index<size;index++){
0x0ABA	0x1C6D    ADDS	R5, R5, #1
0x0ABC	0xB2ED    UXTB	R5, R5
;RCUHAGER.c, 433 :: 		}
; b end address is: 4 (R1)
; a end address is: 8 (R2)
; index end address is: 20 (R5)
0x0ABE	0xE7F6    B	L_copyBuf68
L_copyBuf69:
;RCUHAGER.c, 434 :: 		}
L_end_copyBuf:
0x0AC0	0xB001    ADD	SP, SP, #4
0x0AC2	0x4770    BX	LR
; end of _copyBuf
_saveIP:
;RCUHAGER.c, 402 :: 		void saveIP(unsigned char buf[]){
0x0694	0xB084    SUB	SP, SP, #16
0x0696	0xF8CDE000  STR	LR, [SP, #0]
;RCUHAGER.c, 404 :: 		unsigned char i=0,j,pos=0;
; i start address is: 8 (R2)
0x069A	0x2200    MOVS	R2, #0
; i end address is: 8 (R2)
;RCUHAGER.c, 405 :: 		while(i<39){
L_saveIP39:
; i start address is: 8 (R2)
0x069C	0x2A27    CMP	R2, #39
0x069E	0xF0808105  BCS	L_saveIP40
;RCUHAGER.c, 406 :: 		if(buf[i]=='i'&&buf[i+1]=='p'){
0x06A2	0x1881    ADDS	R1, R0, R2
0x06A4	0x7809    LDRB	R1, [R1, #0]
0x06A6	0x2969    CMP	R1, #105
0x06A8	0xF04080F8  BNE	L__saveIP514
0x06AC	0x1C51    ADDS	R1, R2, #1
0x06AE	0xB209    SXTH	R1, R1
0x06B0	0x1841    ADDS	R1, R0, R1
0x06B2	0x7809    LDRB	R1, [R1, #0]
0x06B4	0x2970    CMP	R1, #112
0x06B6	0xF04080F6  BNE	L__saveIP515
L__saveIP493:
;RCUHAGER.c, 407 :: 		for(j=0;j<4;j++){
0x06BA	0x2100    MOVS	R1, #0
0x06BC	0xF88D100C  STRB	R1, [SP, #12]
; i end address is: 8 (R2)
0x06C0	0xB2D5    UXTB	R5, R2
L_saveIP44:
; i start address is: 20 (R5)
0x06C2	0xF89D100C  LDRB	R1, [SP, #12]
0x06C6	0x2904    CMP	R1, #4
0x06C8	0xF08080C2  BCS	L_saveIP45
;RCUHAGER.c, 408 :: 		if(buf[i+4]>=48&&buf[i+4]<=57&&(buf[i+5]<48||buf[i+5]>57)){
0x06CC	0x1D29    ADDS	R1, R5, #4
0x06CE	0xB209    SXTH	R1, R1
0x06D0	0x1841    ADDS	R1, R0, R1
0x06D2	0x7809    LDRB	R1, [R1, #0]
0x06D4	0x2930    CMP	R1, #48
0x06D6	0xD31F    BCC	L__saveIP497
0x06D8	0x1D29    ADDS	R1, R5, #4
0x06DA	0xB209    SXTH	R1, R1
0x06DC	0x1841    ADDS	R1, R0, R1
0x06DE	0x7809    LDRB	R1, [R1, #0]
0x06E0	0x2939    CMP	R1, #57
0x06E2	0xD819    BHI	L__saveIP496
0x06E4	0x1D69    ADDS	R1, R5, #5
0x06E6	0xB209    SXTH	R1, R1
0x06E8	0x1841    ADDS	R1, R0, R1
0x06EA	0x7809    LDRB	R1, [R1, #0]
0x06EC	0x2930    CMP	R1, #48
0x06EE	0xD306    BCC	L__saveIP495
0x06F0	0x1D69    ADDS	R1, R5, #5
0x06F2	0xB209    SXTH	R1, R1
0x06F4	0x1841    ADDS	R1, R0, R1
0x06F6	0x7809    LDRB	R1, [R1, #0]
0x06F8	0x2939    CMP	R1, #57
0x06FA	0xD800    BHI	L__saveIP494
0x06FC	0xE00C    B	L_saveIP51
L__saveIP495:
L__saveIP494:
L__saveIP491:
;RCUHAGER.c, 409 :: 		ipAddress[j]=buf[i+4]-48;
0x06FE	0xF89D200C  LDRB	R2, [SP, #12]
0x0702	0x496C    LDR	R1, [PC, #432]
0x0704	0x188A    ADDS	R2, R1, R2
0x0706	0x1D29    ADDS	R1, R5, #4
0x0708	0xB209    SXTH	R1, R1
0x070A	0x1841    ADDS	R1, R0, R1
0x070C	0x7809    LDRB	R1, [R1, #0]
0x070E	0x3930    SUBS	R1, #48
0x0710	0x7011    STRB	R1, [R2, #0]
;RCUHAGER.c, 410 :: 		i+=2;
0x0712	0x1CA9    ADDS	R1, R5, #2
0x0714	0xB2CD    UXTB	R5, R1
;RCUHAGER.c, 411 :: 		}
0x0716	0xE095    B	L_saveIP52
L_saveIP51:
;RCUHAGER.c, 408 :: 		if(buf[i+4]>=48&&buf[i+4]<=57&&(buf[i+5]<48||buf[i+5]>57)){
L__saveIP497:
L__saveIP496:
;RCUHAGER.c, 412 :: 		else if(buf[i+4]>=48&&buf[i+4]<=57&&(buf[i+5]>=48||buf[i+5]<=57)&&(buf[i+6]<48||buf[i+6]>57)){
0x0718	0x1D29    ADDS	R1, R5, #4
0x071A	0xB209    SXTH	R1, R1
0x071C	0x1841    ADDS	R1, R0, R1
0x071E	0x7809    LDRB	R1, [R1, #0]
0x0720	0x2930    CMP	R1, #48
0x0722	0xD33A    BCC	L__saveIP503
0x0724	0x1D29    ADDS	R1, R5, #4
0x0726	0xB209    SXTH	R1, R1
0x0728	0x1841    ADDS	R1, R0, R1
0x072A	0x7809    LDRB	R1, [R1, #0]
0x072C	0x2939    CMP	R1, #57
0x072E	0xD834    BHI	L__saveIP502
0x0730	0x1D69    ADDS	R1, R5, #5
0x0732	0xB209    SXTH	R1, R1
0x0734	0x1841    ADDS	R1, R0, R1
0x0736	0x7809    LDRB	R1, [R1, #0]
0x0738	0x2930    CMP	R1, #48
0x073A	0xD206    BCS	L__saveIP499
0x073C	0x1D69    ADDS	R1, R5, #5
0x073E	0xB209    SXTH	R1, R1
0x0740	0x1841    ADDS	R1, R0, R1
0x0742	0x7809    LDRB	R1, [R1, #0]
0x0744	0x2939    CMP	R1, #57
0x0746	0xD900    BLS	L__saveIP498
0x0748	0xE027    B	L_saveIP59
L__saveIP499:
L__saveIP498:
0x074A	0x1DA9    ADDS	R1, R5, #6
0x074C	0xB209    SXTH	R1, R1
0x074E	0x1841    ADDS	R1, R0, R1
0x0750	0x7809    LDRB	R1, [R1, #0]
0x0752	0x2930    CMP	R1, #48
0x0754	0xD306    BCC	L__saveIP501
0x0756	0x1DA9    ADDS	R1, R5, #6
0x0758	0xB209    SXTH	R1, R1
0x075A	0x1841    ADDS	R1, R0, R1
0x075C	0x7809    LDRB	R1, [R1, #0]
0x075E	0x2939    CMP	R1, #57
0x0760	0xD800    BHI	L__saveIP500
0x0762	0xE01A    B	L_saveIP59
L__saveIP501:
L__saveIP500:
L__saveIP488:
;RCUHAGER.c, 413 :: 		ipAddress[j]=10*(buf[i+4]-48)+(buf[i+5]-48);
0x0764	0xF89D200C  LDRB	R2, [SP, #12]
0x0768	0x4952    LDR	R1, [PC, #328]
0x076A	0x188B    ADDS	R3, R1, R2
0x076C	0x1D29    ADDS	R1, R5, #4
0x076E	0xB209    SXTH	R1, R1
0x0770	0x1841    ADDS	R1, R0, R1
0x0772	0x7809    LDRB	R1, [R1, #0]
0x0774	0xF2A10230  SUBW	R2, R1, #48
0x0778	0xB212    SXTH	R2, R2
0x077A	0x210A    MOVS	R1, #10
0x077C	0xB209    SXTH	R1, R1
0x077E	0x434A    MULS	R2, R1, R2
0x0780	0xB212    SXTH	R2, R2
0x0782	0x1D69    ADDS	R1, R5, #5
0x0784	0xB209    SXTH	R1, R1
0x0786	0x1841    ADDS	R1, R0, R1
0x0788	0x7809    LDRB	R1, [R1, #0]
0x078A	0x3930    SUBS	R1, #48
0x078C	0xB209    SXTH	R1, R1
0x078E	0x1851    ADDS	R1, R2, R1
0x0790	0x7019    STRB	R1, [R3, #0]
;RCUHAGER.c, 414 :: 		i+=3;
0x0792	0x1CE9    ADDS	R1, R5, #3
; i end address is: 20 (R5)
; i start address is: 4 (R1)
0x0794	0xB2C9    UXTB	R1, R1
;RCUHAGER.c, 415 :: 		}
0x0796	0xB2CD    UXTB	R5, R1
; i end address is: 4 (R1)
0x0798	0xE054    B	L_saveIP60
L_saveIP59:
;RCUHAGER.c, 412 :: 		else if(buf[i+4]>=48&&buf[i+4]<=57&&(buf[i+5]>=48||buf[i+5]<=57)&&(buf[i+6]<48||buf[i+6]>57)){
; i start address is: 20 (R5)
L__saveIP503:
L__saveIP502:
;RCUHAGER.c, 416 :: 		else if(buf[i+4]>=48&&buf[i+4]<=57&&(buf[i+5]>=48||buf[i+5]<=57)&&(buf[i+6]>=48||buf[i+6]<=57)){
0x079A	0x1D29    ADDS	R1, R5, #4
0x079C	0xB209    SXTH	R1, R1
0x079E	0x1841    ADDS	R1, R0, R1
0x07A0	0x7809    LDRB	R1, [R1, #0]
0x07A2	0x2930    CMP	R1, #48
0x07A4	0xD34A    BCC	L__saveIP512
0x07A6	0x1D29    ADDS	R1, R5, #4
0x07A8	0xB209    SXTH	R1, R1
0x07AA	0x1841    ADDS	R1, R0, R1
0x07AC	0x7809    LDRB	R1, [R1, #0]
0x07AE	0x2939    CMP	R1, #57
0x07B0	0xD846    BHI	L__saveIP513
0x07B2	0x1D69    ADDS	R1, R5, #5
0x07B4	0xB209    SXTH	R1, R1
0x07B6	0x1841    ADDS	R1, R0, R1
0x07B8	0x7809    LDRB	R1, [R1, #0]
0x07BA	0x2930    CMP	R1, #48
0x07BC	0xD207    BCS	L__saveIP505
0x07BE	0x1D69    ADDS	R1, R5, #5
0x07C0	0xB209    SXTH	R1, R1
0x07C2	0x1841    ADDS	R1, R0, R1
0x07C4	0x7809    LDRB	R1, [R1, #0]
0x07C6	0x2939    CMP	R1, #57
0x07C8	0xD901    BLS	L__saveIP504
0x07CA	0xB2E9    UXTB	R1, R5
0x07CC	0xE035    B	L_saveIP67
L__saveIP505:
L__saveIP504:
0x07CE	0x1DA9    ADDS	R1, R5, #6
0x07D0	0xB209    SXTH	R1, R1
0x07D2	0x1841    ADDS	R1, R0, R1
0x07D4	0x7809    LDRB	R1, [R1, #0]
0x07D6	0x2930    CMP	R1, #48
0x07D8	0xD207    BCS	L__saveIP507
0x07DA	0x1DA9    ADDS	R1, R5, #6
0x07DC	0xB209    SXTH	R1, R1
0x07DE	0x1841    ADDS	R1, R0, R1
0x07E0	0x7809    LDRB	R1, [R1, #0]
0x07E2	0x2939    CMP	R1, #57
0x07E4	0xD901    BLS	L__saveIP506
0x07E6	0xB2E9    UXTB	R1, R5
0x07E8	0xE027    B	L_saveIP67
L__saveIP507:
L__saveIP506:
L__saveIP485:
;RCUHAGER.c, 417 :: 		ipAddress[j]=100*(buf[i+4]-48)+10*(buf[i+5]-48)+(buf[i+6]-48);
0x07EA	0xF89D200C  LDRB	R2, [SP, #12]
0x07EE	0x4931    LDR	R1, [PC, #196]
0x07F0	0x188C    ADDS	R4, R1, R2
0x07F2	0x1D29    ADDS	R1, R5, #4
0x07F4	0xB209    SXTH	R1, R1
0x07F6	0x1841    ADDS	R1, R0, R1
0x07F8	0x7809    LDRB	R1, [R1, #0]
0x07FA	0xF2A10230  SUBW	R2, R1, #48
0x07FE	0xB212    SXTH	R2, R2
0x0800	0x2164    MOVS	R1, #100
0x0802	0xB209    SXTH	R1, R1
0x0804	0xFB01F302  MUL	R3, R1, R2
0x0808	0xB21B    SXTH	R3, R3
0x080A	0x1D69    ADDS	R1, R5, #5
0x080C	0xB209    SXTH	R1, R1
0x080E	0x1841    ADDS	R1, R0, R1
0x0810	0x7809    LDRB	R1, [R1, #0]
0x0812	0xF2A10230  SUBW	R2, R1, #48
0x0816	0xB212    SXTH	R2, R2
0x0818	0x210A    MOVS	R1, #10
0x081A	0xB209    SXTH	R1, R1
0x081C	0x4351    MULS	R1, R2, R1
0x081E	0xB209    SXTH	R1, R1
0x0820	0x185A    ADDS	R2, R3, R1
0x0822	0xB212    SXTH	R2, R2
0x0824	0x1DA9    ADDS	R1, R5, #6
0x0826	0xB209    SXTH	R1, R1
0x0828	0x1841    ADDS	R1, R0, R1
0x082A	0x7809    LDRB	R1, [R1, #0]
0x082C	0x3930    SUBS	R1, #48
0x082E	0xB209    SXTH	R1, R1
0x0830	0x1851    ADDS	R1, R2, R1
0x0832	0x7021    STRB	R1, [R4, #0]
;RCUHAGER.c, 418 :: 		i+=4;
0x0834	0x1D29    ADDS	R1, R5, #4
; i end address is: 20 (R5)
; i start address is: 8 (R2)
0x0836	0xB2CA    UXTB	R2, R1
; i end address is: 8 (R2)
0x0838	0xB2D1    UXTB	R1, R2
;RCUHAGER.c, 419 :: 		}
L_saveIP67:
;RCUHAGER.c, 416 :: 		else if(buf[i+4]>=48&&buf[i+4]<=57&&(buf[i+5]>=48||buf[i+5]<=57)&&(buf[i+6]>=48||buf[i+6]<=57)){
; i start address is: 4 (R1)
; i end address is: 4 (R1)
0x083A	0xE000    B	L__saveIP509
L__saveIP512:
0x083C	0xB2E9    UXTB	R1, R5
L__saveIP509:
; i start address is: 4 (R1)
; i end address is: 4 (R1)
0x083E	0xE000    B	L__saveIP508
L__saveIP513:
0x0840	0xB2E9    UXTB	R1, R5
L__saveIP508:
;RCUHAGER.c, 419 :: 		}
; i start address is: 4 (R1)
0x0842	0xB2CD    UXTB	R5, R1
; i end address is: 4 (R1)
L_saveIP60:
; i start address is: 20 (R5)
; i end address is: 20 (R5)
L_saveIP52:
;RCUHAGER.c, 407 :: 		for(j=0;j<4;j++){
; i start address is: 20 (R5)
0x0844	0xF89D100C  LDRB	R1, [SP, #12]
0x0848	0x1C49    ADDS	R1, R1, #1
0x084A	0xF88D100C  STRB	R1, [SP, #12]
;RCUHAGER.c, 420 :: 		}
0x084E	0xE738    B	L_saveIP44
L_saveIP45:
;RCUHAGER.c, 421 :: 		FLASH_ErasePage(Address);
0x0850	0x4919    LDR	R1, [PC, #100]
0x0852	0x6809    LDR	R1, [R1, #0]
0x0854	0x9001    STR	R0, [SP, #4]
0x0856	0x4608    MOV	R0, R1
0x0858	0xF002FE9C  BL	_FLASH_ErasePage+0
;RCUHAGER.c, 422 :: 		ipword=(((unsigned long)ipAddress[0])<<24)|(((unsigned long)ipAddress[1])<<16)|(((unsigned long)ipAddress[2])<<8)|(((unsigned long)ipAddress[3]));
0x085C	0x4915    LDR	R1, [PC, #84]
0x085E	0x7809    LDRB	R1, [R1, #0]
0x0860	0x060A    LSLS	R2, R1, #24
0x0862	0x4916    LDR	R1, [PC, #88]
0x0864	0x7809    LDRB	R1, [R1, #0]
0x0866	0x0409    LSLS	R1, R1, #16
0x0868	0x430A    ORRS	R2, R1
0x086A	0x4915    LDR	R1, [PC, #84]
0x086C	0x7809    LDRB	R1, [R1, #0]
0x086E	0x0209    LSLS	R1, R1, #8
0x0870	0x430A    ORRS	R2, R1
0x0872	0x4914    LDR	R1, [PC, #80]
0x0874	0x7809    LDRB	R1, [R1, #0]
0x0876	0x430A    ORRS	R2, R1
;RCUHAGER.c, 423 :: 		FLASH_Write_Word(Address,ipWord);
0x0878	0x490F    LDR	R1, [PC, #60]
0x087A	0x6809    LDR	R1, [R1, #0]
0x087C	0x4608    MOV	R0, R1
0x087E	0x4611    MOV	R1, R2
0x0880	0xF002FEB8  BL	_FLASH_Write_Word+0
0x0884	0x9801    LDR	R0, [SP, #4]
;RCUHAGER.c, 424 :: 		settingEthenet();
0x0886	0xF88D5004  STRB	R5, [SP, #4]
; i end address is: 20 (R5)
0x088A	0x9002    STR	R0, [SP, #8]
0x088C	0xF003FC1C  BL	_settingEthenet+0
0x0890	0x9802    LDR	R0, [SP, #8]
0x0892	0xF89D5004  LDRB	R5, [SP, #4]
0x0896	0x4601    MOV	R1, R0
0x0898	0xB2E8    UXTB	R0, R5
;RCUHAGER.c, 406 :: 		if(buf[i]=='i'&&buf[i+1]=='p'){
0x089A	0xE001    B	L__saveIP511
L__saveIP514:
0x089C	0x4601    MOV	R1, R0
0x089E	0xB2D0    UXTB	R0, R2
L__saveIP511:
; buf start address is: 4 (R1)
0x08A0	0xB2C2    UXTB	R2, R0
; buf end address is: 4 (R1)
0x08A2	0x4608    MOV	R0, R1
0x08A4	0xE7FF    B	L__saveIP510
L__saveIP515:
L__saveIP510:
;RCUHAGER.c, 426 :: 		i++;
; i start address is: 8 (R2)
0x08A6	0x1C52    ADDS	R2, R2, #1
0x08A8	0xB2D2    UXTB	R2, R2
;RCUHAGER.c, 427 :: 		}
; i end address is: 8 (R2)
0x08AA	0xE6F7    B	L_saveIP39
L_saveIP40:
;RCUHAGER.c, 428 :: 		}
L_end_saveIP:
0x08AC	0xF8DDE000  LDR	LR, [SP, #0]
0x08B0	0xB004    ADD	SP, SP, #16
0x08B2	0x4770    BX	LR
0x08B4	0x00F02000  	_ipAddress+0
0x08B8	0x00002000  	_Address+0
0x08BC	0x00F12000  	_ipAddress+1
0x08C0	0x00F22000  	_ipAddress+2
0x08C4	0x00F32000  	_ipAddress+3
; end of _saveIP
___CC2DW:
;__Lib_System_101_102_103.c, 21 :: 		
0x4008	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 23 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 24 :: 		
0x400A	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 25 :: 		
0x400E	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 26 :: 		
0x4012	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 27 :: 		
0x4016	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 29 :: 		
L_end___CC2DW:
0x4018	0xB001    ADD	SP, SP, #4
0x401A	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_101_102_103.c, 63 :: 		
0x3FCC	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 65 :: 		
0x3FCE	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 66 :: 		
0x3FD2	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 67 :: 		
0x3FD6	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 68 :: 		
0x3FDA	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 69 :: 		
0x3FDC	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 70 :: 		
0x3FE0	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 71 :: 		
0x3FE2	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 72 :: 		
0x3FE4	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 73 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 74 :: 		
0x3FE6	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 75 :: 		
0x3FEA	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 76 :: 		
0x3FEE	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 77 :: 		
0x3FF0	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 78 :: 		
0x3FF4	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 79 :: 		
0x3FF6	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 80 :: 		
0x3FF8	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 81 :: 		
0x3FFC	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 82 :: 		
0x4000	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 83 :: 		
L_norep:
;__Lib_System_101_102_103.c, 85 :: 		
L_end___FillZeros:
0x4002	0xB001    ADD	SP, SP, #4
0x4004	0x4770    BX	LR
; end of ___FillZeros
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 333 :: 		
0x4DCC	0xB082    SUB	SP, SP, #8
0x4DCE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 336 :: 		
; ulRCC_CR start address is: 8 (R2)
0x4DD2	0x4A33    LDR	R2, [PC, #204]
;__Lib_System_101_102_103.c, 337 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x4DD4	0x4B33    LDR	R3, [PC, #204]
;__Lib_System_101_102_103.c, 338 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4DD6	0x4934    LDR	R1, [PC, #208]
;__Lib_System_101_102_103.c, 345 :: 		
0x4DD8	0xF64B3080  MOVW	R0, #48000
0x4DDC	0x4281    CMP	R1, R0
0x4DDE	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC228
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 346 :: 		
0x4DE0	0x4832    LDR	R0, [PC, #200]
0x4DE2	0x6800    LDR	R0, [R0, #0]
0x4DE4	0xF0400102  ORR	R1, R0, #2
0x4DE8	0x4830    LDR	R0, [PC, #192]
0x4DEA	0x6001    STR	R1, [R0, #0]
0x4DEC	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC229
L___Lib_System_101_102_103_InitialSetUpRCCRCC228:
;__Lib_System_101_102_103.c, 347 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4DEE	0xF64550C0  MOVW	R0, #24000
0x4DF2	0x4281    CMP	R1, R0
0x4DF4	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC230
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 348 :: 		
0x4DF6	0x482D    LDR	R0, [PC, #180]
0x4DF8	0x6800    LDR	R0, [R0, #0]
0x4DFA	0xF0400101  ORR	R1, R0, #1
0x4DFE	0x482B    LDR	R0, [PC, #172]
0x4E00	0x6001    STR	R1, [R0, #0]
0x4E02	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC231
L___Lib_System_101_102_103_InitialSetUpRCCRCC230:
;__Lib_System_101_102_103.c, 350 :: 		
0x4E04	0x4829    LDR	R0, [PC, #164]
0x4E06	0x6801    LDR	R1, [R0, #0]
0x4E08	0xF06F0007  MVN	R0, #7
0x4E0C	0x4001    ANDS	R1, R0
0x4E0E	0x4827    LDR	R0, [PC, #156]
0x4E10	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC231:
L___Lib_System_101_102_103_InitialSetUpRCCRCC229:
;__Lib_System_101_102_103.c, 352 :: 		
0x4E12	0xF7FFF903  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 354 :: 		
0x4E16	0x4826    LDR	R0, [PC, #152]
0x4E18	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 355 :: 		
0x4E1A	0x4826    LDR	R0, [PC, #152]
0x4E1C	0xEA020100  AND	R1, R2, R0, LSL #0
0x4E20	0x4825    LDR	R0, [PC, #148]
0x4E22	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 357 :: 		
0x4E24	0xF0020001  AND	R0, R2, #1
0x4E28	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC243
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x4E2A	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 358 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC233:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x4E2C	0x4822    LDR	R0, [PC, #136]
0x4E2E	0x6800    LDR	R0, [R0, #0]
0x4E30	0xF0000002  AND	R0, R0, #2
0x4E34	0x2800    CMP	R0, #0
0x4E36	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
;__Lib_System_101_102_103.c, 359 :: 		
0x4E38	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC233
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
;__Lib_System_101_102_103.c, 360 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x4E3A	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC232
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
;__Lib_System_101_102_103.c, 357 :: 		
0x4E3C	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 360 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC232:
;__Lib_System_101_102_103.c, 362 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x4E3E	0xF4023080  AND	R0, R2, #65536
0x4E42	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC244
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 363 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x4E44	0x481C    LDR	R0, [PC, #112]
0x4E46	0x6800    LDR	R0, [R0, #0]
0x4E48	0xF4003000  AND	R0, R0, #131072
0x4E4C	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC237
;__Lib_System_101_102_103.c, 364 :: 		
0x4E4E	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
;__Lib_System_101_102_103.c, 365 :: 		
0x4E50	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x4E52	0x460A    MOV	R2, R1
0x4E54	0x9901    LDR	R1, [SP, #4]
0x4E56	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
;__Lib_System_101_102_103.c, 362 :: 		
0x4E58	0x9101    STR	R1, [SP, #4]
0x4E5A	0x4611    MOV	R1, R2
0x4E5C	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 365 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
;__Lib_System_101_102_103.c, 367 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x4E5E	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x4E62	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC245
;__Lib_System_101_102_103.c, 368 :: 		
0x4E64	0x4814    LDR	R0, [PC, #80]
0x4E66	0x6800    LDR	R0, [R0, #0]
0x4E68	0xF0407180  ORR	R1, R0, #16777216
0x4E6C	0x4812    LDR	R0, [PC, #72]
0x4E6E	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x4E70	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 369 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
; ulRCC_CFGR start address is: 4 (R1)
0x4E72	0x4811    LDR	R0, [PC, #68]
0x4E74	0x6800    LDR	R0, [R0, #0]
0x4E76	0xF0007000  AND	R0, R0, #33554432
0x4E7A	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC240
;__Lib_System_101_102_103.c, 370 :: 		
0x4E7C	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
;__Lib_System_101_102_103.c, 371 :: 		
0x4E7E	0x460A    MOV	R2, R1
0x4E80	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
;__Lib_System_101_102_103.c, 367 :: 		
;__Lib_System_101_102_103.c, 371 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 374 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
; ulRCC_CFGR start address is: 8 (R2)
0x4E82	0x480B    LDR	R0, [PC, #44]
0x4E84	0x6800    LDR	R0, [R0, #0]
0x4E86	0xF000010C  AND	R1, R0, #12
0x4E8A	0x0090    LSLS	R0, R2, #2
0x4E8C	0xF000000C  AND	R0, R0, #12
0x4E90	0x4281    CMP	R1, R0
0x4E92	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
;__Lib_System_101_102_103.c, 375 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x4E94	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC241
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
;__Lib_System_101_102_103.c, 377 :: 		
L_end_InitialSetUpRCCRCC2:
0x4E96	0xF8DDE000  LDR	LR, [SP, #0]
0x4E9A	0xB002    ADD	SP, SP, #8
0x4E9C	0x4770    BX	LR
0x4E9E	0xBF00    NOP
0x4EA0	0x00810101  	#16842881
0x4EA4	0x0002001D  	#1900546
0x4EA8	0x19400001  	#72000
0x4EAC	0x20004002  	FLASH_ACR+0
0x4EB0	0x10044002  	RCC_CFGR+0
0x4EB4	0xFFFF000F  	#1048575
0x4EB8	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 312 :: 		
0x401C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 315 :: 		
0x401E	0x480F    LDR	R0, [PC, #60]
0x4020	0x6800    LDR	R0, [R0, #0]
0x4022	0xF0400101  ORR	R1, R0, #1
0x4026	0x480D    LDR	R0, [PC, #52]
0x4028	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 318 :: 		
0x402A	0x490D    LDR	R1, [PC, #52]
0x402C	0x480D    LDR	R0, [PC, #52]
0x402E	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 321 :: 		
0x4030	0x480A    LDR	R0, [PC, #40]
0x4032	0x6801    LDR	R1, [R0, #0]
0x4034	0x480C    LDR	R0, [PC, #48]
0x4036	0x4001    ANDS	R1, R0
0x4038	0x4808    LDR	R0, [PC, #32]
0x403A	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 324 :: 		
0x403C	0x4807    LDR	R0, [PC, #28]
0x403E	0x6801    LDR	R1, [R0, #0]
0x4040	0xF46F2080  MVN	R0, #262144
0x4044	0x4001    ANDS	R1, R0
0x4046	0x4805    LDR	R0, [PC, #20]
0x4048	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 327 :: 		
0x404A	0x4806    LDR	R0, [PC, #24]
0x404C	0x6801    LDR	R1, [R0, #0]
0x404E	0xF46F00FE  MVN	R0, #8323072
0x4052	0x4001    ANDS	R1, R0
0x4054	0x4803    LDR	R0, [PC, #12]
0x4056	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 331 :: 		
L_end_SystemClockSetDefault:
0x4058	0xB001    ADD	SP, SP, #4
0x405A	0x4770    BX	LR
0x405C	0x10004002  	RCC_CR+0
0x4060	0x0000F8FF  	#-117506048
0x4064	0x10044002  	RCC_CFGR+0
0x4068	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 379 :: 		
0x5598	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 380 :: 		
0x559A	0x4902    LDR	R1, [PC, #8]
0x559C	0x4802    LDR	R0, [PC, #8]
0x559E	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 381 :: 		
L_end_InitialSetUpFosc:
0x55A0	0xB001    ADD	SP, SP, #4
0x55A2	0x4770    BX	LR
0x55A4	0x19400001  	#72000
0x55A8	0x024C2000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 262 :: 		
0x4390	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 263 :: 		
L___GenExcept24:
0x4392	0xE7FE    B	L___GenExcept24
;__Lib_System_101_102_103.c, 264 :: 		
L_end___GenExcept:
0x4394	0xB001    ADD	SP, SP, #4
0x4396	0x4770    BX	LR
; end of ___GenExcept
0x69C0	0xB500    PUSH	(R14)
0x69C2	0xF8DFB024  LDR	R11, [PC, #36]
0x69C6	0xF8DFA024  LDR	R10, [PC, #36]
0x69CA	0xF8DFC024  LDR	R12, [PC, #36]
0x69CE	0xF7FDFB1B  BL	16392
0x69D2	0xF8DFB020  LDR	R11, [PC, #32]
0x69D6	0xF8DFA020  LDR	R10, [PC, #32]
0x69DA	0xF8DFC020  LDR	R12, [PC, #32]
0x69DE	0xF7FDFB13  BL	16392
0x69E2	0xBD00    POP	(R15)
0x69E4	0x4770    BX	LR
0x69E6	0xBF00    NOP
0x69E8	0x00002000  	#536870912
0x69EC	0x00DB2000  	#536871131
0x69F0	0x64400000  	#25664
0x69F4	0x00DC2000  	#536871132
0x69F8	0x00E22000  	#536871138
0x69FC	0x69A80000  	#27048
0x6A5C	0xB500    PUSH	(R14)
0x6A5E	0xF8DFB010  LDR	R11, [PC, #16]
0x6A62	0xF8DFA010  LDR	R10, [PC, #16]
0x6A66	0xF7FDFAB1  BL	16332
0x6A6A	0xBD00    POP	(R15)
0x6A6C	0x4770    BX	LR
0x6A6E	0xBF00    NOP
0x6A70	0x00002000  	#536870912
0x6A74	0x02B42000  	#536871604
_uart4_rx:
;RCUHAGER.c, 1283 :: 		void uart4_rx() iv IVT_INT_UART4 ics ICS_AUTO {
;RCUHAGER.c, 1286 :: 		if(UART4_SRbits.RXNE){   // RXNE: Read data register not empty
0x4398	0x4915    LDR	R1, [PC, #84]
0x439A	0x6808    LDR	R0, [R1, #0]
0x439C	0x2800    CMP	R0, #0
0x439E	0xD026    BEQ	L_uart4_rx418
;RCUHAGER.c, 1287 :: 		UART4_SRbits.RXNE=0;
0x43A0	0x2100    MOVS	R1, #0
0x43A2	0xB249    SXTB	R1, R1
0x43A4	0x4812    LDR	R0, [PC, #72]
0x43A6	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1288 :: 		data_rc=UART4_DRbits.DR;
0x43A8	0x4812    LDR	R0, [PC, #72]
0x43AA	0x8800    LDRH	R0, [R0, #0]
0x43AC	0xF3C00008  UBFX	R0, R0, #0, #9
; data_rc start address is: 12 (R3)
0x43B0	0xB2C3    UXTB	R3, R0
;RCUHAGER.c, 1292 :: 		if(DATA_TRUE){
0x43B2	0x4811    LDR	R0, [PC, #68]
0x43B4	0x7800    LDRB	R0, [R0, #0]
0x43B6	0xB140    CBZ	R0, L_uart4_rx419
;RCUHAGER.c, 1293 :: 		buf_rc_u4[count_buf_rc_4++]=data_rc;
0x43B8	0x4A10    LDR	R2, [PC, #64]
0x43BA	0x7811    LDRB	R1, [R2, #0]
0x43BC	0x4810    LDR	R0, [PC, #64]
0x43BE	0x1840    ADDS	R0, R0, R1
0x43C0	0x7003    STRB	R3, [R0, #0]
0x43C2	0x4610    MOV	R0, R2
0x43C4	0x7800    LDRB	R0, [R0, #0]
0x43C6	0x1C40    ADDS	R0, R0, #1
0x43C8	0x7010    STRB	R0, [R2, #0]
;RCUHAGER.c, 1294 :: 		}
L_uart4_rx419:
;RCUHAGER.c, 1295 :: 		if(count_buf_rc_4==0){    // received header
0x43CA	0x480C    LDR	R0, [PC, #48]
0x43CC	0x7800    LDRB	R0, [R0, #0]
0x43CE	0xB920    CBNZ	R0, L_uart4_rx420
;RCUHAGER.c, 1296 :: 		if(data_rc==0x4B){    // header is "K"
0x43D0	0x2B4B    CMP	R3, #75
0x43D2	0xD102    BNE	L_uart4_rx421
; data_rc end address is: 12 (R3)
;RCUHAGER.c, 1298 :: 		DATA_TRUE=1;
0x43D4	0x2101    MOVS	R1, #1
0x43D6	0x4808    LDR	R0, [PC, #32]
0x43D8	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1300 :: 		}
L_uart4_rx421:
;RCUHAGER.c, 1301 :: 		}
L_uart4_rx420:
;RCUHAGER.c, 1303 :: 		if(count_buf_rc_4>=6){
0x43DA	0x4808    LDR	R0, [PC, #32]
0x43DC	0x7800    LDRB	R0, [R0, #0]
0x43DE	0x2806    CMP	R0, #6
0x43E0	0xD305    BCC	L_uart4_rx422
;RCUHAGER.c, 1305 :: 		DATA_TRUE=0;
0x43E2	0x2100    MOVS	R1, #0
0x43E4	0x4804    LDR	R0, [PC, #16]
0x43E6	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1307 :: 		PROCESSING_RS485=1;
0x43E8	0x2101    MOVS	R1, #1
0x43EA	0x4806    LDR	R0, [PC, #24]
0x43EC	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1312 :: 		}
L_uart4_rx422:
;RCUHAGER.c, 1319 :: 		}
L_uart4_rx418:
;RCUHAGER.c, 1321 :: 		}
L_end_uart4_rx:
0x43EE	0x4770    BX	LR
0x43F0	0x80144209  	UART4_SRbits+0
0x43F4	0x4C044000  	UART4_DRbits+0
0x43F8	0x01D62000  	_DATA_TRUE+0
0x43FC	0x00D22000  	_count_buf_rc_4+0
0x4400	0x01A82000  	_buf_rc_u4+0
0x4404	0x01D72000  	_PROCESSING_RS485+0
; end of _uart4_rx
_timer1_isr:
;RCUHAGER.c, 920 :: 		void timer1_isr() iv IVT_INT_TIM1_UP ics ICS_AUTO { //20 ms
0x4408	0xB490    PUSH	(R4, R7)
0x440A	0xB081    SUB	SP, SP, #4
0x440C	0xF8CDE000  STR	LR, [SP, #0]
;RCUHAGER.c, 921 :: 		unsigned char i_isr=0,but_isr=0;
;RCUHAGER.c, 922 :: 		unsigned long shift=1;
;RCUHAGER.c, 924 :: 		if(TIM1_SRbits.UIF==1)
0x4410	0x4991    LDR	R1, [PC, #580]
0x4412	0x6808    LDR	R0, [R1, #0]
0x4414	0x2800    CMP	R0, #0
0x4416	0xF00084B0  BEQ	L_timer1_isr281
;RCUHAGER.c, 926 :: 		TIM1_SRbits.UIF=0;
0x441A	0x2100    MOVS	R1, #0
0x441C	0xB249    SXTB	R1, R1
0x441E	0x488E    LDR	R0, [PC, #568]
0x4420	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 929 :: 		but_sample[0][SAMPLE-1]=!BUT1_0;
0x4422	0x498E    LDR	R1, [PC, #568]
0x4424	0x6808    LDR	R0, [R1, #0]
0x4426	0xF0800101  EOR	R1, R0, #1
0x442A	0x488D    LDR	R0, [PC, #564]
0x442C	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 930 :: 		but_sample[1][SAMPLE-1]=!BUT1_1;
0x442E	0x498D    LDR	R1, [PC, #564]
0x4430	0x6808    LDR	R0, [R1, #0]
0x4432	0xF0800101  EOR	R1, R0, #1
0x4436	0x488C    LDR	R0, [PC, #560]
0x4438	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 931 :: 		but_sample[2][SAMPLE-1]=!BUT1_2;
0x443A	0x498C    LDR	R1, [PC, #560]
0x443C	0x6808    LDR	R0, [R1, #0]
0x443E	0xF0800101  EOR	R1, R0, #1
0x4442	0x488B    LDR	R0, [PC, #556]
0x4444	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 933 :: 		but_sample[3][SAMPLE-1]=!BUT2_0;
0x4446	0x498B    LDR	R1, [PC, #556]
0x4448	0x6808    LDR	R0, [R1, #0]
0x444A	0xF0800101  EOR	R1, R0, #1
0x444E	0x488A    LDR	R0, [PC, #552]
0x4450	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 934 :: 		but_sample[4][SAMPLE-1]=!BUT2_1;
0x4452	0x498A    LDR	R1, [PC, #552]
0x4454	0x6808    LDR	R0, [R1, #0]
0x4456	0xF0800101  EOR	R1, R0, #1
0x445A	0x4889    LDR	R0, [PC, #548]
0x445C	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 935 :: 		but_sample[5][SAMPLE-1]=!BUT2_2;
0x445E	0x4989    LDR	R1, [PC, #548]
0x4460	0x6808    LDR	R0, [R1, #0]
0x4462	0xF0800101  EOR	R1, R0, #1
0x4466	0x4888    LDR	R0, [PC, #544]
0x4468	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 937 :: 		but_sample[6][SAMPLE-1]=!BUT3_0;
0x446A	0x4988    LDR	R1, [PC, #544]
0x446C	0x6808    LDR	R0, [R1, #0]
0x446E	0xF0800101  EOR	R1, R0, #1
0x4472	0x4887    LDR	R0, [PC, #540]
0x4474	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 938 :: 		but_sample[7][SAMPLE-1]=!BUT3_1;
0x4476	0x4987    LDR	R1, [PC, #540]
0x4478	0x6808    LDR	R0, [R1, #0]
0x447A	0xF0800101  EOR	R1, R0, #1
0x447E	0x4886    LDR	R0, [PC, #536]
0x4480	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 939 :: 		but_sample[8][SAMPLE-1]=!BUT3_2;
0x4482	0x4986    LDR	R1, [PC, #536]
0x4484	0x6808    LDR	R0, [R1, #0]
0x4486	0xF0800101  EOR	R1, R0, #1
0x448A	0x4885    LDR	R0, [PC, #532]
0x448C	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 941 :: 		but_sample[9][SAMPLE-1]=!BUT4_0;
0x448E	0x4985    LDR	R1, [PC, #532]
0x4490	0x6808    LDR	R0, [R1, #0]
0x4492	0xF0800101  EOR	R1, R0, #1
0x4496	0x4884    LDR	R0, [PC, #528]
0x4498	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 942 :: 		but_sample[10][SAMPLE-1]=!BUT4_1;
0x449A	0x4984    LDR	R1, [PC, #528]
0x449C	0x6808    LDR	R0, [R1, #0]
0x449E	0xF0800101  EOR	R1, R0, #1
0x44A2	0x4883    LDR	R0, [PC, #524]
0x44A4	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 944 :: 		but_sample[11][SAMPLE-1]=!BUT5_0;
0x44A6	0x4983    LDR	R1, [PC, #524]
0x44A8	0x6808    LDR	R0, [R1, #0]
0x44AA	0xF0800101  EOR	R1, R0, #1
0x44AE	0x4882    LDR	R0, [PC, #520]
0x44B0	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 945 :: 		but_sample[12][SAMPLE-1]=!BUT5_1;
0x44B2	0x4982    LDR	R1, [PC, #520]
0x44B4	0x6808    LDR	R0, [R1, #0]
0x44B6	0xF0800101  EOR	R1, R0, #1
0x44BA	0x4881    LDR	R0, [PC, #516]
0x44BC	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 947 :: 		but_sample[13][SAMPLE-1]=!BUT6_0;
0x44BE	0x4981    LDR	R1, [PC, #516]
0x44C0	0x6808    LDR	R0, [R1, #0]
0x44C2	0xF0800101  EOR	R1, R0, #1
0x44C6	0x4880    LDR	R0, [PC, #512]
0x44C8	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 949 :: 		but_sample[14][SAMPLE-1]=!BUT7_0;
0x44CA	0x4980    LDR	R1, [PC, #512]
0x44CC	0x6808    LDR	R0, [R1, #0]
0x44CE	0xF0800101  EOR	R1, R0, #1
0x44D2	0x487F    LDR	R0, [PC, #508]
0x44D4	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 951 :: 		but_sample[15][SAMPLE-1]=!BUT8_0;
0x44D6	0x497F    LDR	R1, [PC, #508]
0x44D8	0x6808    LDR	R0, [R1, #0]
0x44DA	0xF0800101  EOR	R1, R0, #1
0x44DE	0x487E    LDR	R0, [PC, #504]
0x44E0	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 952 :: 		but_sample[16][SAMPLE-1]=!BUT8_1;
0x44E2	0x497E    LDR	R1, [PC, #504]
0x44E4	0x6808    LDR	R0, [R1, #0]
0x44E6	0xF0800101  EOR	R1, R0, #1
0x44EA	0x487D    LDR	R0, [PC, #500]
0x44EC	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 954 :: 		but_sample[17][SAMPLE-1]=!BUT9_0;
0x44EE	0x497D    LDR	R1, [PC, #500]
0x44F0	0x6808    LDR	R0, [R1, #0]
0x44F2	0xF0800101  EOR	R1, R0, #1
0x44F6	0x487C    LDR	R0, [PC, #496]
0x44F8	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 955 :: 		but_sample[18][SAMPLE-1]=!BUT9_1;
0x44FA	0x497C    LDR	R1, [PC, #496]
0x44FC	0x6808    LDR	R0, [R1, #0]
0x44FE	0xF0800101  EOR	R1, R0, #1
0x4502	0x487B    LDR	R0, [PC, #492]
0x4504	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 957 :: 		but_sample[19][SAMPLE-1]=!BUT10_0;
0x4506	0x497B    LDR	R1, [PC, #492]
0x4508	0x6808    LDR	R0, [R1, #0]
0x450A	0xF0800101  EOR	R1, R0, #1
0x450E	0x487A    LDR	R0, [PC, #488]
0x4510	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 958 :: 		but_sample[20][SAMPLE-1]=!BUT10_1;
0x4512	0x497A    LDR	R1, [PC, #488]
0x4514	0x6808    LDR	R0, [R1, #0]
0x4516	0xF0800101  EOR	R1, R0, #1
0x451A	0x4879    LDR	R0, [PC, #484]
0x451C	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 960 :: 		but_sample[21][SAMPLE-1]=!BUT11_0;
0x451E	0x4979    LDR	R1, [PC, #484]
0x4520	0x6808    LDR	R0, [R1, #0]
0x4522	0xF0800101  EOR	R1, R0, #1
0x4526	0x4878    LDR	R0, [PC, #480]
0x4528	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 961 :: 		but_sample[22][SAMPLE-1]=!BUT11_1;
0x452A	0x4978    LDR	R1, [PC, #480]
0x452C	0x6808    LDR	R0, [R1, #0]
0x452E	0xF0800101  EOR	R1, R0, #1
0x4532	0x4877    LDR	R0, [PC, #476]
0x4534	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 963 :: 		but_sample[23][SAMPLE-1]=!BUT12_0;
0x4536	0x4977    LDR	R1, [PC, #476]
0x4538	0x6808    LDR	R0, [R1, #0]
0x453A	0xF0800101  EOR	R1, R0, #1
0x453E	0x4876    LDR	R0, [PC, #472]
0x4540	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 965 :: 		for(but_isr=0;but_isr<SUM_BUT;but_isr++){
; but_isr start address is: 12 (R3)
0x4542	0x2300    MOVS	R3, #0
; but_isr end address is: 12 (R3)
L_timer1_isr282:
; but_isr start address is: 12 (R3)
0x4544	0x2B18    CMP	R3, #24
0x4546	0xF0808081  BCS	L_timer1_isr283
;RCUHAGER.c, 966 :: 		for(i_isr=0;i_isr<SAMPLE-1;i_isr++){
; i_isr start address is: 16 (R4)
0x454A	0x2400    MOVS	R4, #0
; i_isr end address is: 16 (R4)
; but_isr end address is: 12 (R3)
L_timer1_isr285:
; i_isr start address is: 16 (R4)
; but_isr start address is: 12 (R3)
0x454C	0x2C01    CMP	R4, #1
0x454E	0xD20B    BCS	L_timer1_isr286
;RCUHAGER.c, 967 :: 		but_sample[but_isr][i_isr]=but_sample[but_isr][i_isr+1];
0x4550	0x0059    LSLS	R1, R3, #1
0x4552	0x4872    LDR	R0, [PC, #456]
0x4554	0x1842    ADDS	R2, R0, R1
0x4556	0x1911    ADDS	R1, R2, R4
0x4558	0x1C60    ADDS	R0, R4, #1
0x455A	0xB200    SXTH	R0, R0
0x455C	0x1810    ADDS	R0, R2, R0
0x455E	0x7800    LDRB	R0, [R0, #0]
0x4560	0x7008    STRB	R0, [R1, #0]
;RCUHAGER.c, 966 :: 		for(i_isr=0;i_isr<SAMPLE-1;i_isr++){
0x4562	0x1C64    ADDS	R4, R4, #1
0x4564	0xB2E4    UXTB	R4, R4
;RCUHAGER.c, 968 :: 		}
; i_isr end address is: 16 (R4)
0x4566	0xE7F1    B	L_timer1_isr285
L_timer1_isr286:
;RCUHAGER.c, 969 :: 		but_sum_sample[but_isr]=0;
0x4568	0x486D    LDR	R0, [PC, #436]
0x456A	0x18C1    ADDS	R1, R0, R3
0x456C	0x2000    MOVS	R0, #0
0x456E	0x7008    STRB	R0, [R1, #0]
;RCUHAGER.c, 970 :: 		for(i_isr=0;i_isr<SAMPLE;i_isr++){
; i_isr start address is: 16 (R4)
0x4570	0x2400    MOVS	R4, #0
; i_isr end address is: 16 (R4)
; but_isr end address is: 12 (R3)
L_timer1_isr288:
; i_isr start address is: 16 (R4)
; but_isr start address is: 12 (R3)
0x4572	0x2C02    CMP	R4, #2
0x4574	0xD20C    BCS	L_timer1_isr289
;RCUHAGER.c, 971 :: 		but_sum_sample[but_isr]+=but_sample[but_isr][i_isr];
0x4576	0x486A    LDR	R0, [PC, #424]
0x4578	0x18C2    ADDS	R2, R0, R3
0x457A	0x0059    LSLS	R1, R3, #1
0x457C	0x4867    LDR	R0, [PC, #412]
0x457E	0x1840    ADDS	R0, R0, R1
0x4580	0x1900    ADDS	R0, R0, R4
0x4582	0x7801    LDRB	R1, [R0, #0]
0x4584	0x7810    LDRB	R0, [R2, #0]
0x4586	0x1840    ADDS	R0, R0, R1
0x4588	0x7010    STRB	R0, [R2, #0]
;RCUHAGER.c, 970 :: 		for(i_isr=0;i_isr<SAMPLE;i_isr++){
0x458A	0x1C64    ADDS	R4, R4, #1
0x458C	0xB2E4    UXTB	R4, R4
;RCUHAGER.c, 972 :: 		}
; i_isr end address is: 16 (R4)
0x458E	0xE7F0    B	L_timer1_isr288
L_timer1_isr289:
;RCUHAGER.c, 973 :: 		if(but_sum_sample[but_isr]>=PRESS){
0x4590	0x4863    LDR	R0, [PC, #396]
0x4592	0x18C0    ADDS	R0, R0, R3
0x4594	0x7800    LDRB	R0, [R0, #0]
0x4596	0x2802    CMP	R0, #2
0x4598	0xD304    BCC	L_timer1_isr291
;RCUHAGER.c, 974 :: 		but_state[but_isr]=PRESS;
0x459A	0x4862    LDR	R0, [PC, #392]
0x459C	0x18C1    ADDS	R1, R0, R3
0x459E	0x2002    MOVS	R0, #2
0x45A0	0x7008    STRB	R0, [R1, #0]
;RCUHAGER.c, 975 :: 		}
0x45A2	0xE007    B	L_timer1_isr292
L_timer1_isr291:
;RCUHAGER.c, 976 :: 		else if(but_sum_sample[but_isr]==UNPRESS){
0x45A4	0x485E    LDR	R0, [PC, #376]
0x45A6	0x18C0    ADDS	R0, R0, R3
0x45A8	0x7800    LDRB	R0, [R0, #0]
0x45AA	0xB918    CBNZ	R0, L_timer1_isr293
;RCUHAGER.c, 977 :: 		but_state[but_isr]=UNPRESS;
0x45AC	0x485D    LDR	R0, [PC, #372]
0x45AE	0x18C1    ADDS	R1, R0, R3
0x45B0	0x2000    MOVS	R0, #0
0x45B2	0x7008    STRB	R0, [R1, #0]
;RCUHAGER.c, 978 :: 		}
L_timer1_isr293:
L_timer1_isr292:
;RCUHAGER.c, 979 :: 		if(but_state[but_isr]==PRESS){
0x45B4	0x485B    LDR	R0, [PC, #364]
0x45B6	0x18C0    ADDS	R0, R0, R3
0x45B8	0x7800    LDRB	R0, [R0, #0]
0x45BA	0x2802    CMP	R0, #2
0x45BC	0xD11C    BNE	L_timer1_isr294
;RCUHAGER.c, 980 :: 		if(but_status[but_isr]==UNPRESS){
0x45BE	0x485A    LDR	R0, [PC, #360]
0x45C0	0x18C0    ADDS	R0, R0, R3
0x45C2	0x7800    LDRB	R0, [R0, #0]
0x45C4	0xB920    CBNZ	R0, L_timer1_isr295
;RCUHAGER.c, 981 :: 		but_status[but_isr]=PRES_DOW;
0x45C6	0x4858    LDR	R0, [PC, #352]
0x45C8	0x18C1    ADDS	R1, R0, R3
0x45CA	0x2005    MOVS	R0, #5
0x45CC	0x7008    STRB	R0, [R1, #0]
;RCUHAGER.c, 982 :: 		}
0x45CE	0xE012    B	L_timer1_isr296
L_timer1_isr295:
;RCUHAGER.c, 983 :: 		else if(but_status[but_isr]==PRES_DOW){
0x45D0	0x4855    LDR	R0, [PC, #340]
0x45D2	0x18C0    ADDS	R0, R0, R3
0x45D4	0x7800    LDRB	R0, [R0, #0]
0x45D6	0x2805    CMP	R0, #5
0x45D8	0xD104    BNE	L_timer1_isr297
;RCUHAGER.c, 984 :: 		but_status[but_isr]=PRESSING;
0x45DA	0x4853    LDR	R0, [PC, #332]
0x45DC	0x18C1    ADDS	R1, R0, R3
0x45DE	0x2006    MOVS	R0, #6
0x45E0	0x7008    STRB	R0, [R1, #0]
;RCUHAGER.c, 985 :: 		}
0x45E2	0xE008    B	L_timer1_isr298
L_timer1_isr297:
;RCUHAGER.c, 986 :: 		else if(but_status[but_isr]==PRESSING){
0x45E4	0x4850    LDR	R0, [PC, #320]
0x45E6	0x18C0    ADDS	R0, R0, R3
0x45E8	0x7800    LDRB	R0, [R0, #0]
0x45EA	0x2806    CMP	R0, #6
0x45EC	0xD103    BNE	L_timer1_isr299
;RCUHAGER.c, 987 :: 		but_status[but_isr]=PRESSING;
0x45EE	0x484E    LDR	R0, [PC, #312]
0x45F0	0x18C1    ADDS	R1, R0, R3
0x45F2	0x2006    MOVS	R0, #6
0x45F4	0x7008    STRB	R0, [R1, #0]
;RCUHAGER.c, 988 :: 		}
L_timer1_isr299:
L_timer1_isr298:
L_timer1_isr296:
;RCUHAGER.c, 989 :: 		}
0x45F6	0xE026    B	L_timer1_isr300
L_timer1_isr294:
;RCUHAGER.c, 990 :: 		else if(but_state[but_isr]==UNPRESS){
0x45F8	0x484A    LDR	R0, [PC, #296]
0x45FA	0x18C0    ADDS	R0, R0, R3
0x45FC	0x7800    LDRB	R0, [R0, #0]
0x45FE	0x2800    CMP	R0, #0
0x4600	0xD121    BNE	L_timer1_isr301
;RCUHAGER.c, 991 :: 		if ((but_status[but_isr]==PRESSING)||(but_status[but_isr]==PRES_DOW)){
0x4602	0x4849    LDR	R0, [PC, #292]
0x4604	0x18C0    ADDS	R0, R0, R3
0x4606	0x7800    LDRB	R0, [R0, #0]
0x4608	0x2806    CMP	R0, #6
0x460A	0xD005    BEQ	L__timer1_isr523
0x460C	0x4846    LDR	R0, [PC, #280]
0x460E	0x18C0    ADDS	R0, R0, R3
0x4610	0x7800    LDRB	R0, [R0, #0]
0x4612	0x2805    CMP	R0, #5
0x4614	0xD000    BEQ	L__timer1_isr522
0x4616	0xE004    B	L_timer1_isr304
L__timer1_isr523:
L__timer1_isr522:
;RCUHAGER.c, 992 :: 		but_status[but_isr]=PRES_UP;
0x4618	0x4843    LDR	R0, [PC, #268]
0x461A	0x18C1    ADDS	R1, R0, R3
0x461C	0x2004    MOVS	R0, #4
0x461E	0x7008    STRB	R0, [R1, #0]
;RCUHAGER.c, 993 :: 		}
0x4620	0xE011    B	L_timer1_isr305
L_timer1_isr304:
;RCUHAGER.c, 994 :: 		else if(but_status[but_isr]==PRES_UP){
0x4622	0x4841    LDR	R0, [PC, #260]
0x4624	0x18C0    ADDS	R0, R0, R3
0x4626	0x7800    LDRB	R0, [R0, #0]
0x4628	0x2804    CMP	R0, #4
0x462A	0xD104    BNE	L_timer1_isr306
;RCUHAGER.c, 995 :: 		but_status[but_isr]=UNPRESS;
0x462C	0x483E    LDR	R0, [PC, #248]
0x462E	0x18C1    ADDS	R1, R0, R3
0x4630	0x2000    MOVS	R0, #0
0x4632	0x7008    STRB	R0, [R1, #0]
;RCUHAGER.c, 996 :: 		}
0x4634	0xE007    B	L_timer1_isr307
L_timer1_isr306:
;RCUHAGER.c, 997 :: 		else if(but_status[but_isr]==UNPRESS){
0x4636	0x483C    LDR	R0, [PC, #240]
0x4638	0x18C0    ADDS	R0, R0, R3
0x463A	0x7800    LDRB	R0, [R0, #0]
0x463C	0xB918    CBNZ	R0, L_timer1_isr308
;RCUHAGER.c, 998 :: 		but_status[but_isr]=UNPRESS;
0x463E	0x483A    LDR	R0, [PC, #232]
0x4640	0x18C1    ADDS	R1, R0, R3
0x4642	0x2000    MOVS	R0, #0
0x4644	0x7008    STRB	R0, [R1, #0]
;RCUHAGER.c, 999 :: 		}
L_timer1_isr308:
L_timer1_isr307:
L_timer1_isr305:
;RCUHAGER.c, 1000 :: 		}
L_timer1_isr301:
L_timer1_isr300:
;RCUHAGER.c, 965 :: 		for(but_isr=0;but_isr<SUM_BUT;but_isr++){
0x4646	0x1C5B    ADDS	R3, R3, #1
0x4648	0xB2DB    UXTB	R3, R3
;RCUHAGER.c, 1001 :: 		}
; but_isr end address is: 12 (R3)
0x464A	0xE77B    B	L_timer1_isr282
L_timer1_isr283:
;RCUHAGER.c, 1014 :: 		duphong67_A8=~duphong67_A8;             // LED INDICAROR QUET BAN PHIM
0x464C	0x4937    LDR	R1, [PC, #220]
0x464E	0x6808    LDR	R0, [R1, #0]
0x4650	0xF0800001  EOR	R0, R0, #1
0x4654	0xF000B86C  B	#216
0x4658	0x82004225  	TIM1_SRbits+0
0x465C	0x01084223  	GPIOE_IDR+0
0x4660	0x02512000  	_but_sample+1
0x4664	0x01104223  	GPIOE_IDR+0
0x4668	0x02532000  	_but_sample+3
0x466C	0x01184223  	GPIOE_IDR+0
0x4670	0x02552000  	_but_sample+5
0x4674	0x01004222  	GPIOC_IDR+0
0x4678	0x02572000  	_but_sample+7
0x467C	0x01084222  	GPIOC_IDR+0
0x4680	0x02592000  	_but_sample+9
0x4684	0x01004221  	GPIOA_IDR+0
0x4688	0x025B2000  	_but_sample+11
0x468C	0x01144222  	GPIOC_IDR+0
0x4690	0x025D2000  	_but_sample+13
0x4694	0x81044221  	GPIOB_IDR+0
0x4698	0x025F2000  	_but_sample+15
0x469C	0x011C4223  	GPIOE_IDR+0
0x46A0	0x02612000  	_but_sample+17
0x46A4	0x01244223  	GPIOE_IDR+0
0x46A8	0x02632000  	_but_sample+19
0x46AC	0x012C4223  	GPIOE_IDR+0
0x46B0	0x02652000  	_but_sample+21
0x46B4	0x01344223  	GPIOE_IDR+0
0x46B8	0x02672000  	_but_sample+23
0x46BC	0x013C4223  	GPIOE_IDR+0
0x46C0	0x02692000  	_but_sample+25
0x46C4	0x812C4221  	GPIOB_IDR+0
0x46C8	0x026B2000  	_but_sample+27
0x46CC	0x81344221  	GPIOB_IDR+0
0x46D0	0x026D2000  	_but_sample+29
0x46D4	0x813C4221  	GPIOB_IDR+0
0x46D8	0x026F2000  	_but_sample+31
0x46DC	0x81244222  	GPIOD_IDR+0
0x46E0	0x02712000  	_but_sample+33
0x46E4	0x812C4222  	GPIOD_IDR+0
0x46E8	0x02732000  	_but_sample+35
0x46EC	0x81344222  	GPIOD_IDR+0
0x46F0	0x02752000  	_but_sample+37
0x46F4	0x813C4222  	GPIOD_IDR+0
0x46F8	0x02772000  	_but_sample+39
0x46FC	0x011C4222  	GPIOC_IDR+0
0x4700	0x02792000  	_but_sample+41
0x4704	0x81184221  	GPIOB_IDR+0
0x4708	0x027B2000  	_but_sample+43
0x470C	0x81204221  	GPIOB_IDR+0
0x4710	0x027D2000  	_but_sample+45
0x4714	0x01004223  	GPIOE_IDR+0
0x4718	0x027F2000  	_but_sample+47
0x471C	0x02502000  	_but_sample+0
0x4720	0x02802000  	_but_sum_sample+0
0x4724	0x01AE2000  	_but_state+0
0x4728	0x02982000  	_but_status+0
0x472C	0x01A04221  	GPIOA_ODR+0
0x4730	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1018 :: 		if(but_status[0]==PRES_DOW){
0x4732	0x4882    LDR	R0, [PC, #520]
0x4734	0x7800    LDRB	R0, [R0, #0]
0x4736	0x2805    CMP	R0, #5
0x4738	0xD106    BNE	L_timer1_isr309
;RCUHAGER.c, 1019 :: 		LED_1_0^=1;
0x473A	0x4981    LDR	R1, [PC, #516]
0x473C	0x6808    LDR	R0, [R1, #0]
0x473E	0xF0800101  EOR	R1, R0, #1
0x4742	0x487F    LDR	R0, [PC, #508]
0x4744	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1020 :: 		}
0x4746	0xE003    B	L_timer1_isr310
L_timer1_isr309:
;RCUHAGER.c, 1021 :: 		else if(but_status[0]==PRES_UP){
0x4748	0x487C    LDR	R0, [PC, #496]
0x474A	0x7800    LDRB	R0, [R0, #0]
0x474C	0x2804    CMP	R0, #4
0x474E	0xD1FF    BNE	L_timer1_isr311
;RCUHAGER.c, 1023 :: 		}
L_timer1_isr311:
L_timer1_isr310:
;RCUHAGER.c, 1026 :: 		if(but_status[1]==PRES_DOW){
0x4750	0x487C    LDR	R0, [PC, #496]
0x4752	0x7800    LDRB	R0, [R0, #0]
0x4754	0x2805    CMP	R0, #5
0x4756	0xD11C    BNE	L_timer1_isr312
;RCUHAGER.c, 1027 :: 		LED_1_1=1;
0x4758	0x2101    MOVS	R1, #1
0x475A	0xB249    SXTB	R1, R1
0x475C	0x487A    LDR	R0, [PC, #488]
0x475E	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1028 :: 		if(!flag_button_dim1){
0x4760	0x487A    LDR	R0, [PC, #488]
0x4762	0x7800    LDRB	R0, [R0, #0]
0x4764	0xB9A0    CBNZ	R0, L_timer1_isr313
;RCUHAGER.c, 1029 :: 		flag_button_dim1=1;
0x4766	0x2101    MOVS	R1, #1
0x4768	0x4878    LDR	R0, [PC, #480]
0x476A	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1030 :: 		if(BUTTON_DIM_CHANNEL1<=4){BUTTON_DIM_CHANNEL1++;}
0x476C	0x4878    LDR	R0, [PC, #480]
0x476E	0x7800    LDRB	R0, [R0, #0]
0x4770	0x2804    CMP	R0, #4
0x4772	0xD803    BHI	L_timer1_isr314
0x4774	0x4976    LDR	R1, [PC, #472]
0x4776	0x7808    LDRB	R0, [R1, #0]
0x4778	0x1C40    ADDS	R0, R0, #1
0x477A	0x7008    STRB	R0, [R1, #0]
L_timer1_isr314:
;RCUHAGER.c, 1031 :: 		if(BUTTON_DIM_CHANNEL1>=5){BUTTON_DIM_CHANNEL1=0;}
0x477C	0x4874    LDR	R0, [PC, #464]
0x477E	0x7800    LDRB	R0, [R0, #0]
0x4780	0x2805    CMP	R0, #5
0x4782	0xD302    BCC	L_timer1_isr315
0x4784	0x2100    MOVS	R1, #0
0x4786	0x4872    LDR	R0, [PC, #456]
0x4788	0x7001    STRB	R1, [R0, #0]
L_timer1_isr315:
;RCUHAGER.c, 1032 :: 		flag_setdimmer1=1;
0x478A	0x2101    MOVS	R1, #1
0x478C	0x4871    LDR	R0, [PC, #452]
0x478E	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1033 :: 		}
L_timer1_isr313:
;RCUHAGER.c, 1034 :: 		}
0x4790	0xE00A    B	L_timer1_isr316
L_timer1_isr312:
;RCUHAGER.c, 1035 :: 		else if(but_status[1]==PRES_UP){
0x4792	0x486C    LDR	R0, [PC, #432]
0x4794	0x7800    LDRB	R0, [R0, #0]
0x4796	0x2804    CMP	R0, #4
0x4798	0xD106    BNE	L_timer1_isr317
;RCUHAGER.c, 1036 :: 		LED_1_1=0;
0x479A	0x2100    MOVS	R1, #0
0x479C	0xB249    SXTB	R1, R1
0x479E	0x486A    LDR	R0, [PC, #424]
0x47A0	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1037 :: 		flag_button_dim1=0;
0x47A2	0x2100    MOVS	R1, #0
0x47A4	0x4869    LDR	R0, [PC, #420]
0x47A6	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1038 :: 		}
L_timer1_isr317:
L_timer1_isr316:
;RCUHAGER.c, 1040 :: 		if(but_status[2]==PRES_DOW){
0x47A8	0x486B    LDR	R0, [PC, #428]
0x47AA	0x7800    LDRB	R0, [R0, #0]
0x47AC	0x2805    CMP	R0, #5
0x47AE	0xD11C    BNE	L_timer1_isr318
;RCUHAGER.c, 1041 :: 		LED_1_2=1;
0x47B0	0x2101    MOVS	R1, #1
0x47B2	0xB249    SXTB	R1, R1
0x47B4	0x4869    LDR	R0, [PC, #420]
0x47B6	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1042 :: 		if(!flag_button_dim2){
0x47B8	0x4869    LDR	R0, [PC, #420]
0x47BA	0x7800    LDRB	R0, [R0, #0]
0x47BC	0xB9A0    CBNZ	R0, L_timer1_isr319
;RCUHAGER.c, 1043 :: 		flag_button_dim2=1;
0x47BE	0x2101    MOVS	R1, #1
0x47C0	0x4867    LDR	R0, [PC, #412]
0x47C2	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1044 :: 		if(BUTTON_DIM_CHANNEL2<=4){BUTTON_DIM_CHANNEL2++;}
0x47C4	0x4867    LDR	R0, [PC, #412]
0x47C6	0x7800    LDRB	R0, [R0, #0]
0x47C8	0x2804    CMP	R0, #4
0x47CA	0xD803    BHI	L_timer1_isr320
0x47CC	0x4965    LDR	R1, [PC, #404]
0x47CE	0x7808    LDRB	R0, [R1, #0]
0x47D0	0x1C40    ADDS	R0, R0, #1
0x47D2	0x7008    STRB	R0, [R1, #0]
L_timer1_isr320:
;RCUHAGER.c, 1045 :: 		if(BUTTON_DIM_CHANNEL2>=5){BUTTON_DIM_CHANNEL2=0;}
0x47D4	0x4863    LDR	R0, [PC, #396]
0x47D6	0x7800    LDRB	R0, [R0, #0]
0x47D8	0x2805    CMP	R0, #5
0x47DA	0xD302    BCC	L_timer1_isr321
0x47DC	0x2100    MOVS	R1, #0
0x47DE	0x4861    LDR	R0, [PC, #388]
0x47E0	0x7001    STRB	R1, [R0, #0]
L_timer1_isr321:
;RCUHAGER.c, 1046 :: 		flag_setdimmer2=1;
0x47E2	0x2101    MOVS	R1, #1
0x47E4	0x4860    LDR	R0, [PC, #384]
0x47E6	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1047 :: 		}
L_timer1_isr319:
;RCUHAGER.c, 1048 :: 		}
0x47E8	0xE00A    B	L_timer1_isr322
L_timer1_isr318:
;RCUHAGER.c, 1049 :: 		else if(but_status[2]==PRES_UP){
0x47EA	0x485B    LDR	R0, [PC, #364]
0x47EC	0x7800    LDRB	R0, [R0, #0]
0x47EE	0x2804    CMP	R0, #4
0x47F0	0xD106    BNE	L_timer1_isr323
;RCUHAGER.c, 1050 :: 		LED_1_2=0;
0x47F2	0x2100    MOVS	R1, #0
0x47F4	0xB249    SXTB	R1, R1
0x47F6	0x4859    LDR	R0, [PC, #356]
0x47F8	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1051 :: 		flag_button_dim2=0;
0x47FA	0x2100    MOVS	R1, #0
0x47FC	0x4858    LDR	R0, [PC, #352]
0x47FE	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1052 :: 		}
L_timer1_isr323:
L_timer1_isr322:
;RCUHAGER.c, 1055 :: 		if(but_status[3]==PRES_DOW){
0x4800	0x485A    LDR	R0, [PC, #360]
0x4802	0x7800    LDRB	R0, [R0, #0]
0x4804	0x2805    CMP	R0, #5
0x4806	0xD106    BNE	L_timer1_isr324
;RCUHAGER.c, 1056 :: 		LED_2_0^=1;
0x4808	0x4959    LDR	R1, [PC, #356]
0x480A	0x6808    LDR	R0, [R1, #0]
0x480C	0xF0800101  EOR	R1, R0, #1
0x4810	0x4857    LDR	R0, [PC, #348]
0x4812	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1057 :: 		}
0x4814	0xE003    B	L_timer1_isr325
L_timer1_isr324:
;RCUHAGER.c, 1058 :: 		else if(but_status[3]==PRES_UP){
0x4816	0x4855    LDR	R0, [PC, #340]
0x4818	0x7800    LDRB	R0, [R0, #0]
0x481A	0x2804    CMP	R0, #4
0x481C	0xD1FF    BNE	L_timer1_isr326
;RCUHAGER.c, 1060 :: 		}
L_timer1_isr326:
L_timer1_isr325:
;RCUHAGER.c, 1063 :: 		if(but_status[4]==PRES_DOW){
0x481E	0x4855    LDR	R0, [PC, #340]
0x4820	0x7800    LDRB	R0, [R0, #0]
0x4822	0x2805    CMP	R0, #5
0x4824	0xD11C    BNE	L_timer1_isr327
;RCUHAGER.c, 1064 :: 		LED_2_1=1;
0x4826	0x2101    MOVS	R1, #1
0x4828	0xB249    SXTB	R1, R1
0x482A	0x4853    LDR	R0, [PC, #332]
0x482C	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1065 :: 		if(!flag_button_dim2){
0x482E	0x484C    LDR	R0, [PC, #304]
0x4830	0x7800    LDRB	R0, [R0, #0]
0x4832	0xB9A0    CBNZ	R0, L_timer1_isr328
;RCUHAGER.c, 1066 :: 		flag_button_dim3=1;
0x4834	0x2101    MOVS	R1, #1
0x4836	0x4851    LDR	R0, [PC, #324]
0x4838	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1067 :: 		if(BUTTON_DIM_CHANNEL3<=4){BUTTON_DIM_CHANNEL3++;}
0x483A	0x4851    LDR	R0, [PC, #324]
0x483C	0x7800    LDRB	R0, [R0, #0]
0x483E	0x2804    CMP	R0, #4
0x4840	0xD803    BHI	L_timer1_isr329
0x4842	0x494F    LDR	R1, [PC, #316]
0x4844	0x7808    LDRB	R0, [R1, #0]
0x4846	0x1C40    ADDS	R0, R0, #1
0x4848	0x7008    STRB	R0, [R1, #0]
L_timer1_isr329:
;RCUHAGER.c, 1068 :: 		if(BUTTON_DIM_CHANNEL3>=5){BUTTON_DIM_CHANNEL3=0;}
0x484A	0x484D    LDR	R0, [PC, #308]
0x484C	0x7800    LDRB	R0, [R0, #0]
0x484E	0x2805    CMP	R0, #5
0x4850	0xD302    BCC	L_timer1_isr330
0x4852	0x2100    MOVS	R1, #0
0x4854	0x484A    LDR	R0, [PC, #296]
0x4856	0x7001    STRB	R1, [R0, #0]
L_timer1_isr330:
;RCUHAGER.c, 1069 :: 		flag_setdimmer3=1;
0x4858	0x2101    MOVS	R1, #1
0x485A	0x484A    LDR	R0, [PC, #296]
0x485C	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1070 :: 		}
L_timer1_isr328:
;RCUHAGER.c, 1071 :: 		}
0x485E	0xE00A    B	L_timer1_isr331
L_timer1_isr327:
;RCUHAGER.c, 1072 :: 		else if(but_status[4]==PRES_UP){
0x4860	0x4844    LDR	R0, [PC, #272]
0x4862	0x7800    LDRB	R0, [R0, #0]
0x4864	0x2804    CMP	R0, #4
0x4866	0xD106    BNE	L_timer1_isr332
;RCUHAGER.c, 1073 :: 		LED_2_1=0;
0x4868	0x2100    MOVS	R1, #0
0x486A	0xB249    SXTB	R1, R1
0x486C	0x4842    LDR	R0, [PC, #264]
0x486E	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1074 :: 		flag_button_dim3=0;
0x4870	0x2100    MOVS	R1, #0
0x4872	0x4842    LDR	R0, [PC, #264]
0x4874	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1075 :: 		}
L_timer1_isr332:
L_timer1_isr331:
;RCUHAGER.c, 1078 :: 		if(but_status[5]==PRES_DOW){
0x4876	0x4844    LDR	R0, [PC, #272]
0x4878	0x7800    LDRB	R0, [R0, #0]
0x487A	0x2805    CMP	R0, #5
0x487C	0xD11C    BNE	L_timer1_isr333
;RCUHAGER.c, 1079 :: 		LED_2_2=1;
0x487E	0x2101    MOVS	R1, #1
0x4880	0xB249    SXTB	R1, R1
0x4882	0x4842    LDR	R0, [PC, #264]
0x4884	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1080 :: 		if(!flag_button_dim4){
0x4886	0x4842    LDR	R0, [PC, #264]
0x4888	0x7800    LDRB	R0, [R0, #0]
0x488A	0xB9A0    CBNZ	R0, L_timer1_isr334
;RCUHAGER.c, 1081 :: 		flag_button_dim4=1;
0x488C	0x2101    MOVS	R1, #1
0x488E	0x4840    LDR	R0, [PC, #256]
0x4890	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1082 :: 		if(BUTTON_DIM_CHANNEL4<=4){BUTTON_DIM_CHANNEL4++;}
0x4892	0x4840    LDR	R0, [PC, #256]
0x4894	0x7800    LDRB	R0, [R0, #0]
0x4896	0x2804    CMP	R0, #4
0x4898	0xD803    BHI	L_timer1_isr335
0x489A	0x493E    LDR	R1, [PC, #248]
0x489C	0x7808    LDRB	R0, [R1, #0]
0x489E	0x1C40    ADDS	R0, R0, #1
0x48A0	0x7008    STRB	R0, [R1, #0]
L_timer1_isr335:
;RCUHAGER.c, 1083 :: 		if(BUTTON_DIM_CHANNEL4>=5){BUTTON_DIM_CHANNEL4=0;}
0x48A2	0x483C    LDR	R0, [PC, #240]
0x48A4	0x7800    LDRB	R0, [R0, #0]
0x48A6	0x2805    CMP	R0, #5
0x48A8	0xD302    BCC	L_timer1_isr336
0x48AA	0x2100    MOVS	R1, #0
0x48AC	0x4839    LDR	R0, [PC, #228]
0x48AE	0x7001    STRB	R1, [R0, #0]
L_timer1_isr336:
;RCUHAGER.c, 1084 :: 		flag_setdimmer4=1;
0x48B0	0x2101    MOVS	R1, #1
0x48B2	0x4839    LDR	R0, [PC, #228]
0x48B4	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1085 :: 		}
L_timer1_isr334:
;RCUHAGER.c, 1086 :: 		}
0x48B6	0xE00A    B	L_timer1_isr337
L_timer1_isr333:
;RCUHAGER.c, 1087 :: 		else if(but_status[5]==PRES_UP){
0x48B8	0x4833    LDR	R0, [PC, #204]
0x48BA	0x7800    LDRB	R0, [R0, #0]
0x48BC	0x2804    CMP	R0, #4
0x48BE	0xD106    BNE	L_timer1_isr338
;RCUHAGER.c, 1088 :: 		LED_2_2=0;
0x48C0	0x2100    MOVS	R1, #0
0x48C2	0xB249    SXTB	R1, R1
0x48C4	0x4831    LDR	R0, [PC, #196]
0x48C6	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1089 :: 		flag_button_dim4=0;
0x48C8	0x2100    MOVS	R1, #0
0x48CA	0x4831    LDR	R0, [PC, #196]
0x48CC	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1090 :: 		}
L_timer1_isr338:
L_timer1_isr337:
;RCUHAGER.c, 1094 :: 		if(but_status[6]==PRES_DOW){
0x48CE	0x4833    LDR	R0, [PC, #204]
0x48D0	0x7800    LDRB	R0, [R0, #0]
0x48D2	0x2805    CMP	R0, #5
0x48D4	0xD11C    BNE	L_timer1_isr339
;RCUHAGER.c, 1095 :: 		LED_3_0=1;
0x48D6	0x2101    MOVS	R1, #1
0x48D8	0xB249    SXTB	R1, R1
0x48DA	0x4831    LDR	R0, [PC, #196]
0x48DC	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1096 :: 		if(!flag_button_dimmaster){
0x48DE	0x4831    LDR	R0, [PC, #196]
0x48E0	0x7800    LDRB	R0, [R0, #0]
0x48E2	0xB9A0    CBNZ	R0, L_timer1_isr340
;RCUHAGER.c, 1097 :: 		flag_button_dimmaster=1;
0x48E4	0x2101    MOVS	R1, #1
0x48E6	0x482F    LDR	R0, [PC, #188]
0x48E8	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1098 :: 		if(BUTTON_DIM_MASTER<=4){BUTTON_DIM_MASTER++;}
0x48EA	0x482F    LDR	R0, [PC, #188]
0x48EC	0x7800    LDRB	R0, [R0, #0]
0x48EE	0x2804    CMP	R0, #4
0x48F0	0xD803    BHI	L_timer1_isr341
0x48F2	0x492D    LDR	R1, [PC, #180]
0x48F4	0x7808    LDRB	R0, [R1, #0]
0x48F6	0x1C40    ADDS	R0, R0, #1
0x48F8	0x7008    STRB	R0, [R1, #0]
L_timer1_isr341:
;RCUHAGER.c, 1099 :: 		if(BUTTON_DIM_MASTER>=5){BUTTON_DIM_MASTER=0;}
0x48FA	0x482B    LDR	R0, [PC, #172]
0x48FC	0x7800    LDRB	R0, [R0, #0]
0x48FE	0x2805    CMP	R0, #5
0x4900	0xD302    BCC	L_timer1_isr342
0x4902	0x2100    MOVS	R1, #0
0x4904	0x4828    LDR	R0, [PC, #160]
0x4906	0x7001    STRB	R1, [R0, #0]
L_timer1_isr342:
;RCUHAGER.c, 1100 :: 		flag_setdimmaster=1;
0x4908	0x2101    MOVS	R1, #1
0x490A	0x4828    LDR	R0, [PC, #160]
0x490C	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1101 :: 		}
L_timer1_isr340:
;RCUHAGER.c, 1102 :: 		}
0x490E	0xE00A    B	L_timer1_isr343
L_timer1_isr339:
;RCUHAGER.c, 1103 :: 		else if(but_status[6]==PRES_UP){
0x4910	0x4822    LDR	R0, [PC, #136]
0x4912	0x7800    LDRB	R0, [R0, #0]
0x4914	0x2804    CMP	R0, #4
0x4916	0xD106    BNE	L_timer1_isr344
;RCUHAGER.c, 1104 :: 		LED_3_0=0;
0x4918	0x2100    MOVS	R1, #0
0x491A	0xB249    SXTB	R1, R1
0x491C	0x4820    LDR	R0, [PC, #128]
0x491E	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1105 :: 		flag_button_dimmaster=0;
0x4920	0x2100    MOVS	R1, #0
0x4922	0x4820    LDR	R0, [PC, #128]
0x4924	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1106 :: 		}
L_timer1_isr344:
L_timer1_isr343:
;RCUHAGER.c, 1108 :: 		if(but_status[7]==PRES_DOW){
0x4926	0x4822    LDR	R0, [PC, #136]
0x4928	0x7800    LDRB	R0, [R0, #0]
0x492A	0x2805    CMP	R0, #5
0x492C	0xD159    BNE	L_timer1_isr345
;RCUHAGER.c, 1109 :: 		LED_3_0=1;
0x492E	0x2101    MOVS	R1, #1
0x4930	0xB249    SXTB	R1, R1
0x4932	0x481B    LDR	R0, [PC, #108]
0x4934	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1110 :: 		if(!flag_button_dimmaster){
0x4936	0x481B    LDR	R0, [PC, #108]
0x4938	0x7800    LDRB	R0, [R0, #0]
0x493A	0xE03B    B	#118
0x493C	0x02982000  	_but_status+0
0x4940	0x018C4223  	GPIOE_ODR+0
0x4944	0x02992000  	_but_status+1
0x4948	0x01944223  	GPIOE_ODR+0
0x494C	0x00922000  	_flag_button_dim1+0
0x4950	0x00942000  	_BUTTON_DIM_CHANNEL1+0
0x4954	0x00902000  	_flag_setdimmer1+0
0x4958	0x029A2000  	_but_status+2
0x495C	0x01B44222  	GPIOC_ODR+0
0x4960	0x00932000  	_flag_button_dim2+0
0x4964	0x00952000  	_BUTTON_DIM_CHANNEL2+0
0x4968	0x00912000  	_flag_setdimmer2+0
0x496C	0x029B2000  	_but_status+3
0x4970	0x01844222  	GPIOC_ODR+0
0x4974	0x029C2000  	_but_status+4
0x4978	0x018C4222  	GPIOC_ODR+0
0x497C	0x00D32000  	_flag_button_dim3+0
0x4980	0x00B22000  	_BUTTON_DIM_CHANNEL3+0
0x4984	0x00B12000  	_flag_setdimmer3+0
0x4988	0x029D2000  	_but_status+5
0x498C	0x01844221  	GPIOA_ODR+0
0x4990	0x00D42000  	_flag_button_dim4+0
0x4994	0x00B02000  	_BUTTON_DIM_CHANNEL4+0
0x4998	0x00A32000  	_flag_setdimmer4+0
0x499C	0x029E2000  	_but_status+6
0x49A0	0x81804221  	GPIOB_ODR+0
0x49A4	0x00D52000  	_flag_button_dimmaster+0
0x49A8	0x00B42000  	_BUTTON_DIM_MASTER+0
0x49AC	0x00B32000  	_flag_setdimmaster+0
0x49B0	0x029F2000  	_but_status+7
0x49B4	0xB9A0    CBNZ	R0, L_timer1_isr346
;RCUHAGER.c, 1111 :: 		flag_button_dimmaster=1;
0x49B6	0x2101    MOVS	R1, #1
0x49B8	0x4897    LDR	R0, [PC, #604]
0x49BA	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1112 :: 		if(BUTTON_DIM_MASTER<=4){BUTTON_DIM_MASTER++;}
0x49BC	0x4897    LDR	R0, [PC, #604]
0x49BE	0x7800    LDRB	R0, [R0, #0]
0x49C0	0x2804    CMP	R0, #4
0x49C2	0xD803    BHI	L_timer1_isr347
0x49C4	0x4995    LDR	R1, [PC, #596]
0x49C6	0x7808    LDRB	R0, [R1, #0]
0x49C8	0x1C40    ADDS	R0, R0, #1
0x49CA	0x7008    STRB	R0, [R1, #0]
L_timer1_isr347:
;RCUHAGER.c, 1113 :: 		if(BUTTON_DIM_MASTER>=5){BUTTON_DIM_MASTER=0;}
0x49CC	0x4893    LDR	R0, [PC, #588]
0x49CE	0x7800    LDRB	R0, [R0, #0]
0x49D0	0x2805    CMP	R0, #5
0x49D2	0xD302    BCC	L_timer1_isr348
0x49D4	0x2100    MOVS	R1, #0
0x49D6	0x4891    LDR	R0, [PC, #580]
0x49D8	0x7001    STRB	R1, [R0, #0]
L_timer1_isr348:
;RCUHAGER.c, 1114 :: 		flag_setdimmaster=1;
0x49DA	0x2101    MOVS	R1, #1
0x49DC	0x4890    LDR	R0, [PC, #576]
0x49DE	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1115 :: 		}
L_timer1_isr346:
;RCUHAGER.c, 1116 :: 		}
0x49E0	0xE00A    B	L_timer1_isr349
L_timer1_isr345:
;RCUHAGER.c, 1117 :: 		else if(but_status[7]==PRES_UP){
0x49E2	0x4890    LDR	R0, [PC, #576]
0x49E4	0x7800    LDRB	R0, [R0, #0]
0x49E6	0x2804    CMP	R0, #4
0x49E8	0xD106    BNE	L_timer1_isr350
;RCUHAGER.c, 1118 :: 		LED_3_0=0;
0x49EA	0x2100    MOVS	R1, #0
0x49EC	0xB249    SXTB	R1, R1
0x49EE	0x488E    LDR	R0, [PC, #568]
0x49F0	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1119 :: 		flag_button_dimmaster=0;
0x49F2	0x2100    MOVS	R1, #0
0x49F4	0x4888    LDR	R0, [PC, #544]
0x49F6	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1120 :: 		}
L_timer1_isr350:
L_timer1_isr349:
;RCUHAGER.c, 1122 :: 		if(but_status[8]==PRES_DOW){
0x49F8	0x488C    LDR	R0, [PC, #560]
0x49FA	0x7800    LDRB	R0, [R0, #0]
0x49FC	0x2805    CMP	R0, #5
0x49FE	0xD11C    BNE	L_timer1_isr351
;RCUHAGER.c, 1123 :: 		LED_3_2=1;
0x4A00	0x2101    MOVS	R1, #1
0x4A02	0xB249    SXTB	R1, R1
0x4A04	0x488A    LDR	R0, [PC, #552]
0x4A06	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1124 :: 		if(!flag_button_dimmaster){
0x4A08	0x4883    LDR	R0, [PC, #524]
0x4A0A	0x7800    LDRB	R0, [R0, #0]
0x4A0C	0xB9A0    CBNZ	R0, L_timer1_isr352
;RCUHAGER.c, 1125 :: 		flag_button_dimmaster=1;
0x4A0E	0x2101    MOVS	R1, #1
0x4A10	0x4881    LDR	R0, [PC, #516]
0x4A12	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1126 :: 		if(BUTTON_DIM_MASTER<=4){BUTTON_DIM_MASTER++;}
0x4A14	0x4881    LDR	R0, [PC, #516]
0x4A16	0x7800    LDRB	R0, [R0, #0]
0x4A18	0x2804    CMP	R0, #4
0x4A1A	0xD803    BHI	L_timer1_isr353
0x4A1C	0x497F    LDR	R1, [PC, #508]
0x4A1E	0x7808    LDRB	R0, [R1, #0]
0x4A20	0x1C40    ADDS	R0, R0, #1
0x4A22	0x7008    STRB	R0, [R1, #0]
L_timer1_isr353:
;RCUHAGER.c, 1127 :: 		if(BUTTON_DIM_MASTER>=5){BUTTON_DIM_MASTER=0;}
0x4A24	0x487D    LDR	R0, [PC, #500]
0x4A26	0x7800    LDRB	R0, [R0, #0]
0x4A28	0x2805    CMP	R0, #5
0x4A2A	0xD302    BCC	L_timer1_isr354
0x4A2C	0x2100    MOVS	R1, #0
0x4A2E	0x487B    LDR	R0, [PC, #492]
0x4A30	0x7001    STRB	R1, [R0, #0]
L_timer1_isr354:
;RCUHAGER.c, 1128 :: 		flag_setdimmaster=1;
0x4A32	0x2101    MOVS	R1, #1
0x4A34	0x487A    LDR	R0, [PC, #488]
0x4A36	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1129 :: 		}
L_timer1_isr352:
;RCUHAGER.c, 1130 :: 		}
0x4A38	0xE00A    B	L_timer1_isr355
L_timer1_isr351:
;RCUHAGER.c, 1131 :: 		else if(but_status[8]==PRES_UP){
0x4A3A	0x487C    LDR	R0, [PC, #496]
0x4A3C	0x7800    LDRB	R0, [R0, #0]
0x4A3E	0x2804    CMP	R0, #4
0x4A40	0xD106    BNE	L_timer1_isr356
;RCUHAGER.c, 1132 :: 		LED_3_2=0;
0x4A42	0x2100    MOVS	R1, #0
0x4A44	0xB249    SXTB	R1, R1
0x4A46	0x487A    LDR	R0, [PC, #488]
0x4A48	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1133 :: 		flag_button_dimmaster=0;
0x4A4A	0x2100    MOVS	R1, #0
0x4A4C	0x4872    LDR	R0, [PC, #456]
0x4A4E	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1134 :: 		}
L_timer1_isr356:
L_timer1_isr355:
;RCUHAGER.c, 1137 :: 		if(but_status[9]==PRES_DOW){
0x4A50	0x4878    LDR	R0, [PC, #480]
0x4A52	0x7800    LDRB	R0, [R0, #0]
0x4A54	0x2805    CMP	R0, #5
0x4A56	0xD109    BNE	L_timer1_isr357
;RCUHAGER.c, 1138 :: 		LED_4_0=1;
0x4A58	0x2101    MOVS	R1, #1
0x4A5A	0xB249    SXTB	R1, R1
0x4A5C	0x4876    LDR	R0, [PC, #472]
0x4A5E	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1139 :: 		out_relay^=RELAY_1;
0x4A60	0x4976    LDR	R1, [PC, #472]
0x4A62	0x6808    LDR	R0, [R1, #0]
0x4A64	0xF0800001  EOR	R0, R0, #1
0x4A68	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1140 :: 		}
0x4A6A	0xE00F    B	L_timer1_isr358
L_timer1_isr357:
;RCUHAGER.c, 1141 :: 		else if(but_status[9]==PRES_UP){
0x4A6C	0x4871    LDR	R0, [PC, #452]
0x4A6E	0x7800    LDRB	R0, [R0, #0]
0x4A70	0x2804    CMP	R0, #4
0x4A72	0xD10B    BNE	L_timer1_isr359
;RCUHAGER.c, 1142 :: 		LED_4_0=(out_relay&RELAY_1)?1:0;
0x4A74	0x4871    LDR	R0, [PC, #452]
0x4A76	0x6800    LDR	R0, [R0, #0]
0x4A78	0xF0000001  AND	R0, R0, #1
0x4A7C	0xB110    CBZ	R0, L_timer1_isr360
; ?FLOC___timer1_isr?T1217 start address is: 4 (R1)
0x4A7E	0x2101    MOVS	R1, #1
0x4A80	0xB249    SXTB	R1, R1
; ?FLOC___timer1_isr?T1217 end address is: 4 (R1)
0x4A82	0xE001    B	L_timer1_isr361
L_timer1_isr360:
; ?FLOC___timer1_isr?T1217 start address is: 4 (R1)
0x4A84	0x2100    MOVS	R1, #0
0x4A86	0xB249    SXTB	R1, R1
; ?FLOC___timer1_isr?T1217 end address is: 4 (R1)
L_timer1_isr361:
; ?FLOC___timer1_isr?T1217 start address is: 4 (R1)
0x4A88	0x486B    LDR	R0, [PC, #428]
0x4A8A	0x6001    STR	R1, [R0, #0]
; ?FLOC___timer1_isr?T1217 end address is: 4 (R1)
;RCUHAGER.c, 1143 :: 		}
L_timer1_isr359:
L_timer1_isr358:
;RCUHAGER.c, 1145 :: 		if(but_status[10]==PRES_DOW){
0x4A8C	0x486C    LDR	R0, [PC, #432]
0x4A8E	0x7800    LDRB	R0, [R0, #0]
0x4A90	0x2805    CMP	R0, #5
0x4A92	0xD109    BNE	L_timer1_isr362
;RCUHAGER.c, 1146 :: 		LED_4_1=1;
0x4A94	0x2101    MOVS	R1, #1
0x4A96	0xB249    SXTB	R1, R1
0x4A98	0x486A    LDR	R0, [PC, #424]
0x4A9A	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1147 :: 		out_relay^=RELAY_16;
0x4A9C	0x4967    LDR	R1, [PC, #412]
0x4A9E	0x6808    LDR	R0, [R1, #0]
0x4AA0	0xF4804000  EOR	R0, R0, #32768
0x4AA4	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1148 :: 		}
0x4AA6	0xE00F    B	L_timer1_isr363
L_timer1_isr362:
;RCUHAGER.c, 1149 :: 		else if(but_status[10]==PRES_UP){
0x4AA8	0x4865    LDR	R0, [PC, #404]
0x4AAA	0x7800    LDRB	R0, [R0, #0]
0x4AAC	0x2804    CMP	R0, #4
0x4AAE	0xD10B    BNE	L_timer1_isr364
;RCUHAGER.c, 1150 :: 		LED_4_1=(out_relay&RELAY_16)?1:0;
0x4AB0	0x4862    LDR	R0, [PC, #392]
0x4AB2	0x6800    LDR	R0, [R0, #0]
0x4AB4	0xF4004000  AND	R0, R0, #32768
0x4AB8	0xB110    CBZ	R0, L_timer1_isr365
; ?FLOC___timer1_isr?T1228 start address is: 4 (R1)
0x4ABA	0x2101    MOVS	R1, #1
0x4ABC	0xB249    SXTB	R1, R1
; ?FLOC___timer1_isr?T1228 end address is: 4 (R1)
0x4ABE	0xE001    B	L_timer1_isr366
L_timer1_isr365:
; ?FLOC___timer1_isr?T1228 start address is: 4 (R1)
0x4AC0	0x2100    MOVS	R1, #0
0x4AC2	0xB249    SXTB	R1, R1
; ?FLOC___timer1_isr?T1228 end address is: 4 (R1)
L_timer1_isr366:
; ?FLOC___timer1_isr?T1228 start address is: 4 (R1)
0x4AC4	0x485F    LDR	R0, [PC, #380]
0x4AC6	0x6001    STR	R1, [R0, #0]
; ?FLOC___timer1_isr?T1228 end address is: 4 (R1)
;RCUHAGER.c, 1151 :: 		}
L_timer1_isr364:
L_timer1_isr363:
;RCUHAGER.c, 1155 :: 		if(but_status[11]==PRES_DOW){
0x4AC8	0x485F    LDR	R0, [PC, #380]
0x4ACA	0x7800    LDRB	R0, [R0, #0]
0x4ACC	0x2805    CMP	R0, #5
0x4ACE	0xD109    BNE	L_timer1_isr367
;RCUHAGER.c, 1156 :: 		LED_5_0=1;
0x4AD0	0x2101    MOVS	R1, #1
0x4AD2	0xB249    SXTB	R1, R1
0x4AD4	0x485D    LDR	R0, [PC, #372]
0x4AD6	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1157 :: 		out_relay^=RELAY_6;
0x4AD8	0x4958    LDR	R1, [PC, #352]
0x4ADA	0x6808    LDR	R0, [R1, #0]
0x4ADC	0xF0800020  EOR	R0, R0, #32
0x4AE0	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1158 :: 		}
0x4AE2	0xE00F    B	L_timer1_isr368
L_timer1_isr367:
;RCUHAGER.c, 1159 :: 		else if(but_status[11]==PRES_UP){
0x4AE4	0x4858    LDR	R0, [PC, #352]
0x4AE6	0x7800    LDRB	R0, [R0, #0]
0x4AE8	0x2804    CMP	R0, #4
0x4AEA	0xD10B    BNE	L_timer1_isr369
;RCUHAGER.c, 1160 :: 		LED_5_0=(out_relay&RELAY_6)?1:0;
0x4AEC	0x4853    LDR	R0, [PC, #332]
0x4AEE	0x6800    LDR	R0, [R0, #0]
0x4AF0	0xF0000020  AND	R0, R0, #32
0x4AF4	0xB110    CBZ	R0, L_timer1_isr370
; ?FLOC___timer1_isr?T1239 start address is: 4 (R1)
0x4AF6	0x2101    MOVS	R1, #1
0x4AF8	0xB249    SXTB	R1, R1
; ?FLOC___timer1_isr?T1239 end address is: 4 (R1)
0x4AFA	0xE001    B	L_timer1_isr371
L_timer1_isr370:
; ?FLOC___timer1_isr?T1239 start address is: 4 (R1)
0x4AFC	0x2100    MOVS	R1, #0
0x4AFE	0xB249    SXTB	R1, R1
; ?FLOC___timer1_isr?T1239 end address is: 4 (R1)
L_timer1_isr371:
; ?FLOC___timer1_isr?T1239 start address is: 4 (R1)
0x4B00	0x4852    LDR	R0, [PC, #328]
0x4B02	0x6001    STR	R1, [R0, #0]
; ?FLOC___timer1_isr?T1239 end address is: 4 (R1)
;RCUHAGER.c, 1162 :: 		}
L_timer1_isr369:
L_timer1_isr368:
;RCUHAGER.c, 1164 :: 		if(but_status[12]==PRES_DOW){
0x4B04	0x4852    LDR	R0, [PC, #328]
0x4B06	0x7800    LDRB	R0, [R0, #0]
0x4B08	0x2805    CMP	R0, #5
0x4B0A	0xD109    BNE	L_timer1_isr372
;RCUHAGER.c, 1165 :: 		LED_5_1=1;
0x4B0C	0x2101    MOVS	R1, #1
0x4B0E	0xB249    SXTB	R1, R1
0x4B10	0x4850    LDR	R0, [PC, #320]
0x4B12	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1166 :: 		out_relay^=RELAY_14;
0x4B14	0x4949    LDR	R1, [PC, #292]
0x4B16	0x6808    LDR	R0, [R1, #0]
0x4B18	0xF4805000  EOR	R0, R0, #8192
0x4B1C	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1169 :: 		}
0x4B1E	0xE00F    B	L_timer1_isr373
L_timer1_isr372:
;RCUHAGER.c, 1170 :: 		else if(but_status[12]==PRES_UP){
0x4B20	0x484B    LDR	R0, [PC, #300]
0x4B22	0x7800    LDRB	R0, [R0, #0]
0x4B24	0x2804    CMP	R0, #4
0x4B26	0xD10B    BNE	L_timer1_isr374
;RCUHAGER.c, 1171 :: 		LED_5_1=(out_relay&RELAY_14)?1:0;
0x4B28	0x4844    LDR	R0, [PC, #272]
0x4B2A	0x6800    LDR	R0, [R0, #0]
0x4B2C	0xF4005000  AND	R0, R0, #8192
0x4B30	0xB110    CBZ	R0, L_timer1_isr375
; ?FLOC___timer1_isr?T1250 start address is: 4 (R1)
0x4B32	0x2101    MOVS	R1, #1
0x4B34	0xB249    SXTB	R1, R1
; ?FLOC___timer1_isr?T1250 end address is: 4 (R1)
0x4B36	0xE001    B	L_timer1_isr376
L_timer1_isr375:
; ?FLOC___timer1_isr?T1250 start address is: 4 (R1)
0x4B38	0x2100    MOVS	R1, #0
0x4B3A	0xB249    SXTB	R1, R1
; ?FLOC___timer1_isr?T1250 end address is: 4 (R1)
L_timer1_isr376:
; ?FLOC___timer1_isr?T1250 start address is: 4 (R1)
0x4B3C	0x4845    LDR	R0, [PC, #276]
0x4B3E	0x6001    STR	R1, [R0, #0]
; ?FLOC___timer1_isr?T1250 end address is: 4 (R1)
;RCUHAGER.c, 1172 :: 		}
L_timer1_isr374:
L_timer1_isr373:
;RCUHAGER.c, 1176 :: 		if(but_status[13]==PRES_DOW){
0x4B40	0x4845    LDR	R0, [PC, #276]
0x4B42	0x7800    LDRB	R0, [R0, #0]
0x4B44	0x2805    CMP	R0, #5
0x4B46	0xD109    BNE	L_timer1_isr377
;RCUHAGER.c, 1177 :: 		LED_6_0=1;
0x4B48	0x2101    MOVS	R1, #1
0x4B4A	0xB249    SXTB	R1, R1
0x4B4C	0x4843    LDR	R0, [PC, #268]
0x4B4E	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1178 :: 		out_relay^=RELAY_8;
0x4B50	0x493A    LDR	R1, [PC, #232]
0x4B52	0x6808    LDR	R0, [R1, #0]
0x4B54	0xF0800080  EOR	R0, R0, #128
0x4B58	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1179 :: 		}
0x4B5A	0xE00F    B	L_timer1_isr378
L_timer1_isr377:
;RCUHAGER.c, 1180 :: 		else if(but_status[13]==PRES_UP){
0x4B5C	0x483E    LDR	R0, [PC, #248]
0x4B5E	0x7800    LDRB	R0, [R0, #0]
0x4B60	0x2804    CMP	R0, #4
0x4B62	0xD10B    BNE	L_timer1_isr379
;RCUHAGER.c, 1181 :: 		LED_6_0=(out_relay&RELAY_8)?1:0;
0x4B64	0x4835    LDR	R0, [PC, #212]
0x4B66	0x6800    LDR	R0, [R0, #0]
0x4B68	0xF0000080  AND	R0, R0, #128
0x4B6C	0xB110    CBZ	R0, L_timer1_isr380
; ?FLOC___timer1_isr?T1261 start address is: 4 (R1)
0x4B6E	0x2101    MOVS	R1, #1
0x4B70	0xB249    SXTB	R1, R1
; ?FLOC___timer1_isr?T1261 end address is: 4 (R1)
0x4B72	0xE001    B	L_timer1_isr381
L_timer1_isr380:
; ?FLOC___timer1_isr?T1261 start address is: 4 (R1)
0x4B74	0x2100    MOVS	R1, #0
0x4B76	0xB249    SXTB	R1, R1
; ?FLOC___timer1_isr?T1261 end address is: 4 (R1)
L_timer1_isr381:
; ?FLOC___timer1_isr?T1261 start address is: 4 (R1)
0x4B78	0x4838    LDR	R0, [PC, #224]
0x4B7A	0x6001    STR	R1, [R0, #0]
; ?FLOC___timer1_isr?T1261 end address is: 4 (R1)
;RCUHAGER.c, 1182 :: 		}
L_timer1_isr379:
L_timer1_isr378:
;RCUHAGER.c, 1185 :: 		if(but_status[14]==PRES_DOW){
0x4B7C	0x4838    LDR	R0, [PC, #224]
0x4B7E	0x7800    LDRB	R0, [R0, #0]
0x4B80	0x2805    CMP	R0, #5
0x4B82	0xD10C    BNE	L_timer1_isr382
;RCUHAGER.c, 1186 :: 		LED_7_0=1;
0x4B84	0x2101    MOVS	R1, #1
0x4B86	0xB249    SXTB	R1, R1
0x4B88	0x4836    LDR	R0, [PC, #216]
0x4B8A	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1187 :: 		MASTER_SWITCH_ALL=1;
0x4B8C	0x2101    MOVS	R1, #1
0x4B8E	0x4836    LDR	R0, [PC, #216]
0x4B90	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1188 :: 		MASTER_SWITCH_TOGGLE^=1;
0x4B92	0x4936    LDR	R1, [PC, #216]
0x4B94	0x7808    LDRB	R0, [R1, #0]
0x4B96	0xF0800001  EOR	R0, R0, #1
0x4B9A	0x7008    STRB	R0, [R1, #0]
;RCUHAGER.c, 1189 :: 		}
0x4B9C	0xE00A    B	L_timer1_isr383
L_timer1_isr382:
;RCUHAGER.c, 1190 :: 		else if(but_status[14]==PRES_UP){
0x4B9E	0x4830    LDR	R0, [PC, #192]
0x4BA0	0x7800    LDRB	R0, [R0, #0]
0x4BA2	0x2804    CMP	R0, #4
0x4BA4	0xD106    BNE	L_timer1_isr384
;RCUHAGER.c, 1191 :: 		LED_7_0=MASTER_SWITCH_TOGGLE;
0x4BA6	0x4831    LDR	R0, [PC, #196]
0x4BA8	0x7801    LDRB	R1, [R0, #0]
0x4BAA	0x482E    LDR	R0, [PC, #184]
0x4BAC	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1192 :: 		MASTER_SWITCH_ALL=0;
0x4BAE	0x2100    MOVS	R1, #0
0x4BB0	0x482D    LDR	R0, [PC, #180]
0x4BB2	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1193 :: 		}
L_timer1_isr384:
L_timer1_isr383:
;RCUHAGER.c, 1196 :: 		if(but_status[15]==PRES_DOW){
0x4BB4	0x482E    LDR	R0, [PC, #184]
0x4BB6	0x7800    LDRB	R0, [R0, #0]
0x4BB8	0x2805    CMP	R0, #5
0x4BBA	0xD109    BNE	L_timer1_isr385
;RCUHAGER.c, 1197 :: 		LED_8_0=1;
0x4BBC	0x2101    MOVS	R1, #1
0x4BBE	0xB249    SXTB	R1, R1
0x4BC0	0x482C    LDR	R0, [PC, #176]
0x4BC2	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1198 :: 		out_relay^=RELAY_5;
0x4BC4	0x491D    LDR	R1, [PC, #116]
0x4BC6	0x6808    LDR	R0, [R1, #0]
0x4BC8	0xF0800010  EOR	R0, R0, #16
0x4BCC	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1199 :: 		}
0x4BCE	0xE00F    B	L_timer1_isr386
L_timer1_isr385:
;RCUHAGER.c, 1200 :: 		else if(but_status[15]==PRES_UP){
0x4BD0	0x4827    LDR	R0, [PC, #156]
0x4BD2	0x7800    LDRB	R0, [R0, #0]
0x4BD4	0x2804    CMP	R0, #4
0x4BD6	0xD10B    BNE	L_timer1_isr387
;RCUHAGER.c, 1201 :: 		LED_8_0=(out_relay&RELAY_5)?1:0;
0x4BD8	0x4818    LDR	R0, [PC, #96]
0x4BDA	0x6800    LDR	R0, [R0, #0]
0x4BDC	0xF0000010  AND	R0, R0, #16
0x4BE0	0xB110    CBZ	R0, L_timer1_isr388
; ?FLOC___timer1_isr?T1281 start address is: 4 (R1)
0x4BE2	0x2101    MOVS	R1, #1
0x4BE4	0xB249    SXTB	R1, R1
; ?FLOC___timer1_isr?T1281 end address is: 4 (R1)
0x4BE6	0xE001    B	L_timer1_isr389
L_timer1_isr388:
; ?FLOC___timer1_isr?T1281 start address is: 4 (R1)
0x4BE8	0x2100    MOVS	R1, #0
0x4BEA	0xB249    SXTB	R1, R1
; ?FLOC___timer1_isr?T1281 end address is: 4 (R1)
L_timer1_isr389:
; ?FLOC___timer1_isr?T1281 start address is: 4 (R1)
0x4BEC	0x4821    LDR	R0, [PC, #132]
0x4BEE	0x6001    STR	R1, [R0, #0]
; ?FLOC___timer1_isr?T1281 end address is: 4 (R1)
;RCUHAGER.c, 1202 :: 		}
L_timer1_isr387:
L_timer1_isr386:
;RCUHAGER.c, 1205 :: 		if(but_status[16]==PRES_DOW){
0x4BF0	0x4821    LDR	R0, [PC, #132]
0x4BF2	0x7800    LDRB	R0, [R0, #0]
0x4BF4	0x2805    CMP	R0, #5
0x4BF6	0xD109    BNE	L_timer1_isr390
;RCUHAGER.c, 1206 :: 		LED_8_1=1;
0x4BF8	0x2101    MOVS	R1, #1
0x4BFA	0xB249    SXTB	R1, R1
0x4BFC	0x481F    LDR	R0, [PC, #124]
0x4BFE	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1207 :: 		out_relay^=RELAY_4;
0x4C00	0x490E    LDR	R1, [PC, #56]
0x4C02	0x6808    LDR	R0, [R1, #0]
0x4C04	0xF0800008  EOR	R0, R0, #8
0x4C08	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1208 :: 		}
0x4C0A	0xE045    B	L_timer1_isr391
L_timer1_isr390:
;RCUHAGER.c, 1209 :: 		else if(but_status[16]==PRES_UP){
0x4C0C	0x481A    LDR	R0, [PC, #104]
0x4C0E	0x7800    LDRB	R0, [R0, #0]
0x4C10	0x2804    CMP	R0, #4
0x4C12	0xD141    BNE	L_timer1_isr392
;RCUHAGER.c, 1210 :: 		LED_8_1=(out_relay&RELAY_4)?1:0;
0x4C14	0xF000B834  B	#104
0x4C18	0x00D52000  	_flag_button_dimmaster+0
0x4C1C	0x00B42000  	_BUTTON_DIM_MASTER+0
0x4C20	0x00B32000  	_flag_setdimmaster+0
0x4C24	0x029F2000  	_but_status+7
0x4C28	0x81804221  	GPIOB_ODR+0
0x4C2C	0x02A02000  	_but_status+8
0x4C30	0x81884221  	GPIOB_ODR+0
0x4C34	0x02A12000  	_but_status+9
0x4C38	0x01A04223  	GPIOE_ODR+0
0x4C3C	0x003C2000  	_out_relay+0
0x4C40	0x02A22000  	_but_status+10
0x4C44	0x01A84223  	GPIOE_ODR+0
0x4C48	0x02A32000  	_but_status+11
0x4C4C	0x01B84223  	GPIOE_ODR+0
0x4C50	0x02A42000  	_but_status+12
0x4C54	0x81A84221  	GPIOB_ODR+0
0x4C58	0x02A52000  	_but_status+13
0x4C5C	0x81B04221  	GPIOB_ODR+0
0x4C60	0x02A62000  	_but_status+14
0x4C64	0x81B84221  	GPIOB_ODR+0
0x4C68	0x00D62000  	_MASTER_SWITCH_ALL+0
0x4C6C	0x00D72000  	_MASTER_SWITCH_TOGGLE+0
0x4C70	0x02A72000  	_but_status+15
0x4C74	0x81A04222  	GPIOD_ODR+0
0x4C78	0x02A82000  	_but_status+16
0x4C7C	0x81A84222  	GPIOD_ODR+0
0x4C80	0x4840    LDR	R0, [PC, #256]
0x4C82	0x6800    LDR	R0, [R0, #0]
0x4C84	0xF0000008  AND	R0, R0, #8
0x4C88	0xB110    CBZ	R0, L_timer1_isr393
; ?FLOC___timer1_isr?T1292 start address is: 4 (R1)
0x4C8A	0x2101    MOVS	R1, #1
0x4C8C	0xB249    SXTB	R1, R1
; ?FLOC___timer1_isr?T1292 end address is: 4 (R1)
0x4C8E	0xE001    B	L_timer1_isr394
L_timer1_isr393:
; ?FLOC___timer1_isr?T1292 start address is: 4 (R1)
0x4C90	0x2100    MOVS	R1, #0
0x4C92	0xB249    SXTB	R1, R1
; ?FLOC___timer1_isr?T1292 end address is: 4 (R1)
L_timer1_isr394:
; ?FLOC___timer1_isr?T1292 start address is: 4 (R1)
0x4C94	0x483C    LDR	R0, [PC, #240]
0x4C96	0x6001    STR	R1, [R0, #0]
; ?FLOC___timer1_isr?T1292 end address is: 4 (R1)
;RCUHAGER.c, 1211 :: 		}
L_timer1_isr392:
L_timer1_isr391:
;RCUHAGER.c, 1214 :: 		if(but_status[17]==PRES_DOW){
0x4C98	0x483C    LDR	R0, [PC, #240]
0x4C9A	0x7800    LDRB	R0, [R0, #0]
0x4C9C	0x2805    CMP	R0, #5
0x4C9E	0xD104    BNE	L_timer1_isr395
;RCUHAGER.c, 1215 :: 		LED_9_0=1;
0x4CA0	0x2101    MOVS	R1, #1
0x4CA2	0xB249    SXTB	R1, R1
0x4CA4	0x483A    LDR	R0, [PC, #232]
0x4CA6	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1216 :: 		}
0x4CA8	0xE007    B	L_timer1_isr396
L_timer1_isr395:
;RCUHAGER.c, 1217 :: 		else if(but_status[17]==PRES_UP){
0x4CAA	0x4838    LDR	R0, [PC, #224]
0x4CAC	0x7800    LDRB	R0, [R0, #0]
0x4CAE	0x2804    CMP	R0, #4
0x4CB0	0xD103    BNE	L_timer1_isr397
;RCUHAGER.c, 1218 :: 		LED_9_0=0;
0x4CB2	0x2100    MOVS	R1, #0
0x4CB4	0xB249    SXTB	R1, R1
0x4CB6	0x4836    LDR	R0, [PC, #216]
0x4CB8	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1219 :: 		}
L_timer1_isr397:
L_timer1_isr396:
;RCUHAGER.c, 1221 :: 		if(but_status[18]==PRES_DOW){
0x4CBA	0x4836    LDR	R0, [PC, #216]
0x4CBC	0x7800    LDRB	R0, [R0, #0]
0x4CBE	0x2805    CMP	R0, #5
0x4CC0	0xD106    BNE	L_timer1_isr398
;RCUHAGER.c, 1222 :: 		LED_9_1^=1;
0x4CC2	0x4935    LDR	R1, [PC, #212]
0x4CC4	0x6808    LDR	R0, [R1, #0]
0x4CC6	0xF0800101  EOR	R1, R0, #1
0x4CCA	0x4833    LDR	R0, [PC, #204]
0x4CCC	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1223 :: 		}
0x4CCE	0xE003    B	L_timer1_isr399
L_timer1_isr398:
;RCUHAGER.c, 1224 :: 		else if(but_status[18]==PRES_UP){
0x4CD0	0x4830    LDR	R0, [PC, #192]
0x4CD2	0x7800    LDRB	R0, [R0, #0]
0x4CD4	0x2804    CMP	R0, #4
0x4CD6	0xD1FF    BNE	L_timer1_isr400
;RCUHAGER.c, 1226 :: 		}
L_timer1_isr400:
L_timer1_isr399:
;RCUHAGER.c, 1229 :: 		if(but_status[19]==PRES_DOW){
0x4CD8	0x4830    LDR	R0, [PC, #192]
0x4CDA	0x7800    LDRB	R0, [R0, #0]
0x4CDC	0x2805    CMP	R0, #5
0x4CDE	0xD10F    BNE	L_timer1_isr401
;RCUHAGER.c, 1230 :: 		if(!DO_NOT_DISTURB)  {
0x4CE0	0x482F    LDR	R0, [PC, #188]
0x4CE2	0x7800    LDRB	R0, [R0, #0]
0x4CE4	0xB958    CBNZ	R0, L_timer1_isr402
;RCUHAGER.c, 1231 :: 		LED_10_0^=1; // LED MUR port10
0x4CE6	0x492F    LDR	R1, [PC, #188]
0x4CE8	0x6808    LDR	R0, [R1, #0]
0x4CEA	0xF0800101  EOR	R1, R0, #1
0x4CEE	0x482D    LDR	R0, [PC, #180]
0x4CF0	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1232 :: 		LED_11_0^=1;  // LED MUR port11
0x4CF2	0x492D    LDR	R1, [PC, #180]
0x4CF4	0x6808    LDR	R0, [R1, #0]
0x4CF6	0xF0800101  EOR	R1, R0, #1
0x4CFA	0x482B    LDR	R0, [PC, #172]
0x4CFC	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1233 :: 		}
L_timer1_isr402:
;RCUHAGER.c, 1234 :: 		}
0x4CFE	0xE003    B	L_timer1_isr403
L_timer1_isr401:
;RCUHAGER.c, 1235 :: 		else if(but_status[19]==PRES_UP){
0x4D00	0x4826    LDR	R0, [PC, #152]
0x4D02	0x7800    LDRB	R0, [R0, #0]
0x4D04	0x2804    CMP	R0, #4
0x4D06	0xD1FF    BNE	L_timer1_isr404
;RCUHAGER.c, 1237 :: 		}
L_timer1_isr404:
L_timer1_isr403:
;RCUHAGER.c, 1239 :: 		if(but_status[20]==PRES_DOW){
0x4D08	0x4828    LDR	R0, [PC, #160]
0x4D0A	0x7800    LDRB	R0, [R0, #0]
0x4D0C	0x2805    CMP	R0, #5
0x4D0E	0xD106    BNE	L_timer1_isr405
;RCUHAGER.c, 1240 :: 		LED_10_1^=1; // LED DND port10
0x4D10	0x4927    LDR	R1, [PC, #156]
0x4D12	0x6808    LDR	R0, [R1, #0]
0x4D14	0xF0800101  EOR	R1, R0, #1
0x4D18	0x4825    LDR	R0, [PC, #148]
0x4D1A	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1241 :: 		}
0x4D1C	0xE003    B	L_timer1_isr406
L_timer1_isr405:
;RCUHAGER.c, 1242 :: 		else if(but_status[20]==PRES_UP){
0x4D1E	0x4823    LDR	R0, [PC, #140]
0x4D20	0x7800    LDRB	R0, [R0, #0]
0x4D22	0x2804    CMP	R0, #4
0x4D24	0xD1FF    BNE	L_timer1_isr407
;RCUHAGER.c, 1243 :: 		}
L_timer1_isr407:
L_timer1_isr406:
;RCUHAGER.c, 1246 :: 		if(but_status[21]==PRES_DOW){
0x4D26	0x4823    LDR	R0, [PC, #140]
0x4D28	0x7800    LDRB	R0, [R0, #0]
0x4D2A	0x2805    CMP	R0, #5
0x4D2C	0xD100    BNE	L_timer1_isr408
;RCUHAGER.c, 1247 :: 		}
0x4D2E	0xE003    B	L_timer1_isr409
L_timer1_isr408:
;RCUHAGER.c, 1248 :: 		else if(but_status[21]==PRES_UP){
0x4D30	0x4820    LDR	R0, [PC, #128]
0x4D32	0x7800    LDRB	R0, [R0, #0]
0x4D34	0x2804    CMP	R0, #4
0x4D36	0xD1FF    BNE	L_timer1_isr410
;RCUHAGER.c, 1249 :: 		}
L_timer1_isr410:
L_timer1_isr409:
;RCUHAGER.c, 1251 :: 		if(but_status[22]==PRES_DOW){
0x4D38	0x481F    LDR	R0, [PC, #124]
0x4D3A	0x7800    LDRB	R0, [R0, #0]
0x4D3C	0x2805    CMP	R0, #5
0x4D3E	0xD100    BNE	L_timer1_isr411
;RCUHAGER.c, 1252 :: 		}
0x4D40	0xE003    B	L_timer1_isr412
L_timer1_isr411:
;RCUHAGER.c, 1253 :: 		else if(but_status[22]==PRES_UP){
0x4D42	0x481D    LDR	R0, [PC, #116]
0x4D44	0x7800    LDRB	R0, [R0, #0]
0x4D46	0x2804    CMP	R0, #4
0x4D48	0xD1FF    BNE	L_timer1_isr413
;RCUHAGER.c, 1254 :: 		}
L_timer1_isr413:
L_timer1_isr412:
;RCUHAGER.c, 1258 :: 		if(but_status[23]==PRES_DOW){
0x4D4A	0x481C    LDR	R0, [PC, #112]
0x4D4C	0x7800    LDRB	R0, [R0, #0]
0x4D4E	0x2805    CMP	R0, #5
0x4D50	0xD106    BNE	L_timer1_isr414
;RCUHAGER.c, 1260 :: 		KEYCARD_COUNTER_CLOSE=0;
0x4D52	0x2100    MOVS	R1, #0
0x4D54	0x481A    LDR	R0, [PC, #104]
0x4D56	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1261 :: 		KEYCARD_INSERT=1;
0x4D58	0x2101    MOVS	R1, #1
0x4D5A	0x481A    LDR	R0, [PC, #104]
0x4D5C	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1262 :: 		}
0x4D5E	0xE006    B	L_timer1_isr415
L_timer1_isr414:
;RCUHAGER.c, 1263 :: 		else if(but_status[23]==PRES_UP){
0x4D60	0x4816    LDR	R0, [PC, #88]
0x4D62	0x7800    LDRB	R0, [R0, #0]
0x4D64	0x2804    CMP	R0, #4
0x4D66	0xD102    BNE	L_timer1_isr416
;RCUHAGER.c, 1265 :: 		KEYCARD_INSERT=0;
0x4D68	0x2100    MOVS	R1, #0
0x4D6A	0x4816    LDR	R0, [PC, #88]
0x4D6C	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1266 :: 		}
L_timer1_isr416:
L_timer1_isr415:
;RCUHAGER.c, 1269 :: 		if(MASTER_SWITCH){
0x4D6E	0x4816    LDR	R0, [PC, #88]
0x4D70	0x7800    LDRB	R0, [R0, #0]
;RCUHAGER.c, 1270 :: 		}
L_timer1_isr417:
;RCUHAGER.c, 1273 :: 		xuat_32bit(out_relay);
0x4D72	0x4804    LDR	R0, [PC, #16]
0x4D74	0x6800    LDR	R0, [R0, #0]
0x4D76	0xF7FEFFEF  BL	_xuat_32bit+0
;RCUHAGER.c, 1280 :: 		}
L_timer1_isr281:
;RCUHAGER.c, 1281 :: 		}
L_end_timer1_isr:
0x4D7A	0xF8DDE000  LDR	LR, [SP, #0]
0x4D7E	0xB001    ADD	SP, SP, #4
0x4D80	0xBC90    POP	(R4, R7)
0x4D82	0x4770    BX	LR
0x4D84	0x003C2000  	_out_relay+0
0x4D88	0x81A84222  	GPIOD_ODR+0
0x4D8C	0x02A92000  	_but_status+17
0x4D90	0x81B04222  	GPIOD_ODR+0
0x4D94	0x02AA2000  	_but_status+18
0x4D98	0x81B84222  	GPIOD_ODR+0
0x4D9C	0x02AB2000  	_but_status+19
0x4DA0	0x00D82000  	_DO_NOT_DISTURB+0
0x4DA4	0x01984222  	GPIOC_ODR+0
0x4DA8	0x819C4221  	GPIOB_ODR+0
0x4DAC	0x02AC2000  	_but_status+20
0x4DB0	0x01A04222  	GPIOC_ODR+0
0x4DB4	0x02AD2000  	_but_status+21
0x4DB8	0x02AE2000  	_but_status+22
0x4DBC	0x02AF2000  	_but_status+23
0x4DC0	0x00DC2000  	_KEYCARD_COUNTER_CLOSE+0
0x4DC4	0x00D92000  	_KEYCARD_INSERT+0
0x4DC8	0x00DA2000  	_MASTER_SWITCH+0
; end of _timer1_isr
;RCUHAGER.c,0 :: ?lstr_28_RCUHAGER [2]
0x0B5E	0x0072 ;?lstr_28_RCUHAGER+0
; end of ?lstr_28_RCUHAGER
;RCUHAGER.c,0 :: ?lstr_27_RCUHAGER [2]
0x0B8E	0x0072 ;?lstr_27_RCUHAGER+0
; end of ?lstr_27_RCUHAGER
;RCUHAGER.c,0 :: ?lstr_26_RCUHAGER [2]
0x0C62	0x0072 ;?lstr_26_RCUHAGER+0
; end of ?lstr_26_RCUHAGER
;RCUHAGER.c,0 :: ?lstr_29_RCUHAGER [2]
0x0CD6	0x0072 ;?lstr_29_RCUHAGER+0
; end of ?lstr_29_RCUHAGER
;RCUHAGER.c,0 :: ?lstr_32_RCUHAGER [2]
0x230E	0x0072 ;?lstr_32_RCUHAGER+0
; end of ?lstr_32_RCUHAGER
;RCUHAGER.c,0 :: ?lstr_31_RCUHAGER [2]
0x24E4	0x0072 ;?lstr_31_RCUHAGER+0
; end of ?lstr_31_RCUHAGER
;RCUHAGER.c,0 :: ?lstr_30_RCUHAGER [2]
0x24E6	0x0072 ;?lstr_30_RCUHAGER+0
; end of ?lstr_30_RCUHAGER
;RCUHAGER.c,0 :: ?lstr_25_RCUHAGER [2]
0x289E	0x0072 ;?lstr_25_RCUHAGER+0
; end of ?lstr_25_RCUHAGER
;RCUHAGER.c,0 :: ?lstr_15_RCUHAGER [2]
0x29E2	0x0072 ;?lstr_15_RCUHAGER+0
; end of ?lstr_15_RCUHAGER
;RCUHAGER.c,0 :: ?lstr_16_RCUHAGER [2]
0x2A12	0x0072 ;?lstr_16_RCUHAGER+0
; end of ?lstr_16_RCUHAGER
;RCUHAGER.c,0 :: ?lstr_17_RCUHAGER [2]
0x2A5E	0x0072 ;?lstr_17_RCUHAGER+0
; end of ?lstr_17_RCUHAGER
;RCUHAGER.c,0 :: ?lstr_12_RCUHAGER [2]
0x3592	0x0072 ;?lstr_12_RCUHAGER+0
; end of ?lstr_12_RCUHAGER
;RCUHAGER.c,0 :: ?lstr_13_RCUHAGER [2]
0x36B6	0x0072 ;?lstr_13_RCUHAGER+0
; end of ?lstr_13_RCUHAGER
;RCUHAGER.c,0 :: ?lstr_14_RCUHAGER [2]
0x3D54	0x0072 ;?lstr_14_RCUHAGER+0
; end of ?lstr_14_RCUHAGER
;RCUHAGER.c,0 :: ?lstr_18_RCUHAGER [2]
0x3D56	0x0072 ;?lstr_18_RCUHAGER+0
; end of ?lstr_18_RCUHAGER
;RCUHAGER.c,0 :: ?lstr_22_RCUHAGER [2]
0x4006	0x0072 ;?lstr_22_RCUHAGER+0
; end of ?lstr_22_RCUHAGER
;RCUHAGER.c,0 :: ?lstr_23_RCUHAGER [2]
0x41D6	0x0072 ;?lstr_23_RCUHAGER+0
; end of ?lstr_23_RCUHAGER
;RCUHAGER.c,0 :: ?lstr_24_RCUHAGER [2]
0x4EBC	0x0072 ;?lstr_24_RCUHAGER+0
; end of ?lstr_24_RCUHAGER
;RCUHAGER.c,0 :: ?lstr_19_RCUHAGER [2]
0x4EBE	0x0072 ;?lstr_19_RCUHAGER+0
; end of ?lstr_19_RCUHAGER
;RCUHAGER.c,0 :: ?lstr_10_RCUHAGER [1312]
0x55AC	0x6165683C ;?lstr_10_RCUHAGER+0
0x55B0	0x743C3E64 ;?lstr_10_RCUHAGER+4
0x55B4	0x656C7469 ;?lstr_10_RCUHAGER+8
0x55B8	0x6F6F523E ;?lstr_10_RCUHAGER+12
0x55BC	0x742F3C6D ;?lstr_10_RCUHAGER+16
0x55C0	0x656C7469 ;?lstr_10_RCUHAGER+20
0x55C4	0x63733C3E ;?lstr_10_RCUHAGER+24
0x55C8	0x74706972 ;?lstr_10_RCUHAGER+28
0x55CC	0x7261763E ;?lstr_10_RCUHAGER+32
0x55D0	0x725F7420 ;?lstr_10_RCUHAGER+36
0x55D4	0x6E75663B ;?lstr_10_RCUHAGER+40
0x55D8	0x6F697463 ;?lstr_10_RCUHAGER+44
0x55DC	0x685F206E ;?lstr_10_RCUHAGER+48
0x55E0	0x28707474 ;?lstr_10_RCUHAGER+52
0x55E4	0x7B297464 ;?lstr_10_RCUHAGER+56
0x55E8	0x20726176 ;?lstr_10_RCUHAGER+60
0x55EC	0x74643D74 ;?lstr_10_RCUHAGER+64
0x55F0	0x74614D2B ;?lstr_10_RCUHAGER+68
0x55F4	0x61722E68 ;?lstr_10_RCUHAGER+72
0x55F8	0x6D6F646E ;?lstr_10_RCUHAGER+76
0x55FC	0x763B2928 ;?lstr_10_RCUHAGER+80
0x5600	0x68207261 ;?lstr_10_RCUHAGER+84
0x5604	0x656E3D74 ;?lstr_10_RCUHAGER+88
0x5608	0x4D582077 ;?lstr_10_RCUHAGER+92
0x560C	0x7474484C ;?lstr_10_RCUHAGER+96
0x5610	0x71655270 ;?lstr_10_RCUHAGER+100
0x5614	0x74736575 ;?lstr_10_RCUHAGER+104
0x5618	0x683B2928 ;?lstr_10_RCUHAGER+108
0x561C	0x6E6F2E74 ;?lstr_10_RCUHAGER+112
0x5620	0x64616572 ;?lstr_10_RCUHAGER+116
0x5624	0x61747379 ;?lstr_10_RCUHAGER+120
0x5628	0x68636574 ;?lstr_10_RCUHAGER+124
0x562C	0x65676E61 ;?lstr_10_RCUHAGER+128
0x5630	0x6365723D ;?lstr_10_RCUHAGER+132
0x5634	0x6E75663B ;?lstr_10_RCUHAGER+136
0x5638	0x6F697463 ;?lstr_10_RCUHAGER+140
0x563C	0x6572206E ;?lstr_10_RCUHAGER+144
0x5640	0x7B292863 ;?lstr_10_RCUHAGER+148
0x5644	0x68286669 ;?lstr_10_RCUHAGER+152
0x5648	0x65722E74 ;?lstr_10_RCUHAGER+156
0x564C	0x6E6F7073 ;?lstr_10_RCUHAGER+160
0x5650	0x65546573 ;?lstr_10_RCUHAGER+164
0x5654	0x3D217478 ;?lstr_10_RCUHAGER+168
0x5658	0x6C6C756E ;?lstr_10_RCUHAGER+172
0x565C	0x61767B29 ;?lstr_10_RCUHAGER+176
0x5660	0x74732072 ;?lstr_10_RCUHAGER+180
0x5664	0x2E74683D ;?lstr_10_RCUHAGER+184
0x5668	0x70736572 ;?lstr_10_RCUHAGER+188
0x566C	0x65736E6F ;?lstr_10_RCUHAGER+192
0x5670	0x74786554 ;?lstr_10_RCUHAGER+196
0x5674	0x725F743B ;?lstr_10_RCUHAGER+200
0x5678	0x7261703D ;?lstr_10_RCUHAGER+204
0x567C	0x6E496573 ;?lstr_10_RCUHAGER+208
0x5680	0x74732874 ;?lstr_10_RCUHAGER+212
0x5684	0x6275732E ;?lstr_10_RCUHAGER+216
0x5688	0x28727473 ;?lstr_10_RCUHAGER+220
0x568C	0x74732C31 ;?lstr_10_RCUHAGER+224
0x5690	0x6E656C2E ;?lstr_10_RCUHAGER+228
0x5694	0x29687467 ;?lstr_10_RCUHAGER+232
0x5698	0x2930312C ;?lstr_10_RCUHAGER+236
0x569C	0x687D7D3B ;?lstr_10_RCUHAGER+240
0x56A0	0x706F2E74 ;?lstr_10_RCUHAGER+244
0x56A4	0x22286E65 ;?lstr_10_RCUHAGER+248
0x56A8	0x22544547 ;?lstr_10_RCUHAGER+252
0x56AC	0x662C742C ;?lstr_10_RCUHAGER+256
0x56B0	0x65736C61 ;?lstr_10_RCUHAGER+260
0x56B4	0x74683B29 ;?lstr_10_RCUHAGER+264
0x56B8	0x6E65732E ;?lstr_10_RCUHAGER+268
0x56BC	0x756E2864 ;?lstr_10_RCUHAGER+272
0x56C0	0x3B296C6C ;?lstr_10_RCUHAGER+276
0x56C4	0x2868635F ;?lstr_10_RCUHAGER+280
0x56C8	0x667D3B29 ;?lstr_10_RCUHAGER+284
0x56CC	0x74636E75 ;?lstr_10_RCUHAGER+288
0x56D0	0x206E6F69 ;?lstr_10_RCUHAGER+292
0x56D4	0x2868635F ;?lstr_10_RCUHAGER+296
0x56D8	0x6F667B29 ;?lstr_10_RCUHAGER+300
0x56DC	0x61762872 ;?lstr_10_RCUHAGER+304
0x56E0	0x3D6C2072 ;?lstr_10_RCUHAGER+308
0x56E4	0x3C6C3B30 ;?lstr_10_RCUHAGER+312
0x56E8	0x6C3B3233 ;?lstr_10_RCUHAGER+316
0x56EC	0x7B292B2B ;?lstr_10_RCUHAGER+320
0x56F0	0x20726176 ;?lstr_10_RCUHAGER+324
0x56F4	0x3D64695F ;?lstr_10_RCUHAGER+328
0x56F8	0x2B227422 ;?lstr_10_RCUHAGER+332
0x56FC	0x24222B6C ;?lstr_10_RCUHAGER+336
0x5700	0x66693B22 ;?lstr_10_RCUHAGER+340
0x5704	0x5F742828 ;?lstr_10_RCUHAGER+344
0x5708	0x6C3E3E72 ;?lstr_10_RCUHAGER+348
0x570C	0x29312629 ;?lstr_10_RCUHAGER+352
0x5710	0x636F647B ;?lstr_10_RCUHAGER+356
0x5714	0x6E656D75 ;?lstr_10_RCUHAGER+360
0x5718	0x65672E74 ;?lstr_10_RCUHAGER+364
0x571C	0x656C4574 ;?lstr_10_RCUHAGER+368
0x5720	0x746E656D ;?lstr_10_RCUHAGER+372
0x5724	0x64497942 ;?lstr_10_RCUHAGER+376
0x5728	0x64695F28 ;?lstr_10_RCUHAGER+380
0x572C	0x61762E29 ;?lstr_10_RCUHAGER+384
0x5730	0x3D65756C ;?lstr_10_RCUHAGER+388
0x5734	0x206E4F22 ;?lstr_10_RCUHAGER+392
0x5738	0x3B6C2B22 ;?lstr_10_RCUHAGER+396
0x573C	0x75636F64 ;?lstr_10_RCUHAGER+400
0x5740	0x746E656D ;?lstr_10_RCUHAGER+404
0x5744	0x7465672E ;?lstr_10_RCUHAGER+408
0x5748	0x6D656C45 ;?lstr_10_RCUHAGER+412
0x574C	0x42746E65 ;?lstr_10_RCUHAGER+416
0x5750	0x28644979 ;?lstr_10_RCUHAGER+420
0x5754	0x2964695F ;?lstr_10_RCUHAGER+424
0x5758	0x7974732E ;?lstr_10_RCUHAGER+428
0x575C	0x622E656C ;?lstr_10_RCUHAGER+432
0x5760	0x676B6361 ;?lstr_10_RCUHAGER+436
0x5764	0x6E756F72 ;?lstr_10_RCUHAGER+440
0x5768	0x23223D64 ;?lstr_10_RCUHAGER+444
0x576C	0x46463032 ;?lstr_10_RCUHAGER+448
0x5770	0x3B223030 ;?lstr_10_RCUHAGER+452
0x5774	0x736C657D ;?lstr_10_RCUHAGER+456
0x5778	0x6F647B65 ;?lstr_10_RCUHAGER+460
0x577C	0x656D7563 ;?lstr_10_RCUHAGER+464
0x5780	0x672E746E ;?lstr_10_RCUHAGER+468
0x5784	0x6C457465 ;?lstr_10_RCUHAGER+472
0x5788	0x6E656D65 ;?lstr_10_RCUHAGER+476
0x578C	0x49794274 ;?lstr_10_RCUHAGER+480
0x5790	0x695F2864 ;?lstr_10_RCUHAGER+484
0x5794	0x762E2964 ;?lstr_10_RCUHAGER+488
0x5798	0x65756C61 ;?lstr_10_RCUHAGER+492
0x579C	0x664F223D ;?lstr_10_RCUHAGER+496
0x57A0	0x2B222066 ;?lstr_10_RCUHAGER+500
0x57A4	0x6F643B6C ;?lstr_10_RCUHAGER+504
0x57A8	0x656D7563 ;?lstr_10_RCUHAGER+508
0x57AC	0x672E746E ;?lstr_10_RCUHAGER+512
0x57B0	0x6C457465 ;?lstr_10_RCUHAGER+516
0x57B4	0x6E656D65 ;?lstr_10_RCUHAGER+520
0x57B8	0x49794274 ;?lstr_10_RCUHAGER+524
0x57BC	0x695F2864 ;?lstr_10_RCUHAGER+528
0x57C0	0x732E2964 ;?lstr_10_RCUHAGER+532
0x57C4	0x656C7974 ;?lstr_10_RCUHAGER+536
0x57C8	0x6361622E ;?lstr_10_RCUHAGER+540
0x57CC	0x6F72676B ;?lstr_10_RCUHAGER+544
0x57D0	0x3D646E75 ;?lstr_10_RCUHAGER+548
0x57D4	0x46462322 ;?lstr_10_RCUHAGER+552
0x57D8	0x30303034 ;?lstr_10_RCUHAGER+556
0x57DC	0x7D7D3B22 ;?lstr_10_RCUHAGER+560
0x57E0	0x6E75667D ;?lstr_10_RCUHAGER+564
0x57E4	0x6F697463 ;?lstr_10_RCUHAGER+568
0x57E8	0x695F206E ;?lstr_10_RCUHAGER+572
0x57EC	0x2874696E ;?lstr_10_RCUHAGER+576
0x57F0	0x767B2966 ;?lstr_10_RCUHAGER+580
0x57F4	0x73207261 ;?lstr_10_RCUHAGER+584
0x57F8	0x692C7274 ;?lstr_10_RCUHAGER+588
0x57FC	0x7274733B ;?lstr_10_RCUHAGER+592
0x5800	0x3B22223D ;?lstr_10_RCUHAGER+596
0x5804	0x2B727473 ;?lstr_10_RCUHAGER+600
0x5808	0x743C223D ;?lstr_10_RCUHAGER+604
0x580C	0x743C3E72 ;?lstr_10_RCUHAGER+608
0x5810	0x6F632068 ;?lstr_10_RCUHAGER+612
0x5814	0x6170736C ;?lstr_10_RCUHAGER+616
0x5818	0x3E333D6E ;?lstr_10_RCUHAGER+620
0x581C	0x65696854 ;?lstr_10_RCUHAGER+624
0x5820	0x69622074 ;?lstr_10_RCUHAGER+628
0x5824	0x68742F3C ;?lstr_10_RCUHAGER+632
0x5828	0x742F3C3E ;?lstr_10_RCUHAGER+636
0x582C	0x3B223E72 ;?lstr_10_RCUHAGER+640
0x5830	0x28726F66 ;?lstr_10_RCUHAGER+644
0x5834	0x3B303D69 ;?lstr_10_RCUHAGER+648
0x5838	0x32333C69 ;?lstr_10_RCUHAGER+652
0x583C	0x2B2B693B ;?lstr_10_RCUHAGER+656
0x5840	0x74737B29 ;?lstr_10_RCUHAGER+660
0x5844	0x223D2B72 ;?lstr_10_RCUHAGER+664
0x5848	0x3E72743C ;?lstr_10_RCUHAGER+668
0x584C	0x3E64743C ;?lstr_10_RCUHAGER+672
0x5850	0x65696854 ;?lstr_10_RCUHAGER+676
0x5854	0x69622074 ;?lstr_10_RCUHAGER+680
0x5858	0x692B2220 ;?lstr_10_RCUHAGER+684
0x585C	0x2F3C222B ;?lstr_10_RCUHAGER+688
0x5860	0x223E6474 ;?lstr_10_RCUHAGER+692
0x5864	0x7274733B ;?lstr_10_RCUHAGER+696
0x5868	0x3C223D2B ;?lstr_10_RCUHAGER+700
0x586C	0x3E64742F ;?lstr_10_RCUHAGER+704
0x5870	0x3E64743C ;?lstr_10_RCUHAGER+708
0x5874	0x706E693C ;?lstr_10_RCUHAGER+712
0x5878	0x73207475 ;?lstr_10_RCUHAGER+716
0x587C	0x656C7974 ;?lstr_10_RCUHAGER+720
0x5880	0x6568273D ;?lstr_10_RCUHAGER+724
0x5884	0x74686769 ;?lstr_10_RCUHAGER+728
0x5888	0x7030333A ;?lstr_10_RCUHAGER+732
0x588C	0x69773B78 ;?lstr_10_RCUHAGER+736
0x5890	0x3A687464 ;?lstr_10_RCUHAGER+740
0x5894	0x70303031 ;?lstr_10_RCUHAGER+744
0x5898	0x74202778 ;?lstr_10_RCUHAGER+748
0x589C	0x3D657079 ;?lstr_10_RCUHAGER+752
0x58A0	0x74756227 ;?lstr_10_RCUHAGER+756
0x58A4	0x276E6F74 ;?lstr_10_RCUHAGER+760
0x58A8	0x3D646920 ;?lstr_10_RCUHAGER+764
0x58AC	0x2B227427 ;?lstr_10_RCUHAGER+768
0x58B0	0x24222B69 ;?lstr_10_RCUHAGER+772
0x58B4	0x636E6F27 ;?lstr_10_RCUHAGER+776
0x58B8	0x6B63696C ;?lstr_10_RCUHAGER+780
0x58BC	0x222B223D ;?lstr_10_RCUHAGER+784
0x58C0	0x7474685F ;?lstr_10_RCUHAGER+788
0x58C4	0x64272870 ;?lstr_10_RCUHAGER+792
0x58C8	0x2B692B22 ;?lstr_10_RCUHAGER+796
0x58CC	0x29272422 ;?lstr_10_RCUHAGER+800
0x58D0	0x3E222B22 ;?lstr_10_RCUHAGER+804
0x58D4	0x64742F3C ;?lstr_10_RCUHAGER+808
0x58D8	0x742F3C3E ;?lstr_10_RCUHAGER+812
0x58DC	0x3B223E72 ;?lstr_10_RCUHAGER+816
0x58E0	0x636F647D ;?lstr_10_RCUHAGER+820
0x58E4	0x6E656D75 ;?lstr_10_RCUHAGER+824
0x58E8	0x72772E74 ;?lstr_10_RCUHAGER+828
0x58EC	0x28657469 ;?lstr_10_RCUHAGER+832
0x58F0	0x29727473 ;?lstr_10_RCUHAGER+836
0x58F4	0x2F3C7D3B ;?lstr_10_RCUHAGER+840
0x58F8	0x69726373 ;?lstr_10_RCUHAGER+844
0x58FC	0x3C3E7470 ;?lstr_10_RCUHAGER+848
0x5900	0x6165682F ;?lstr_10_RCUHAGER+852
0x5904	0x633C3E64 ;?lstr_10_RCUHAGER+856
0x5908	0x65746E65 ;?lstr_10_RCUHAGER+860
0x590C	0x623C3E72 ;?lstr_10_RCUHAGER+864
0x5910	0x2079646F ;?lstr_10_RCUHAGER+868
0x5914	0x6F6C6E6F ;?lstr_10_RCUHAGER+872
0x5918	0x223D6461 ;?lstr_10_RCUHAGER+876
0x591C	0x49746573 ;?lstr_10_RCUHAGER+880
0x5920	0x7265746E ;?lstr_10_RCUHAGER+884
0x5924	0x286C6176 ;?lstr_10_RCUHAGER+888
0x5928	0x636E7566 ;?lstr_10_RCUHAGER+892
0x592C	0x6E6F6974 ;?lstr_10_RCUHAGER+896
0x5930	0x5F7B2928 ;?lstr_10_RCUHAGER+900
0x5934	0x70747468 ;?lstr_10_RCUHAGER+904
0x5938	0x27732728 ;?lstr_10_RCUHAGER+908
0x593C	0x332C7D29 ;?lstr_10_RCUHAGER+912
0x5940	0x29303030 ;?lstr_10_RCUHAGER+916
0x5944	0x74685F3B ;?lstr_10_RCUHAGER+920
0x5948	0x27287074 ;?lstr_10_RCUHAGER+924
0x594C	0x3B292773 ;?lstr_10_RCUHAGER+928
0x5950	0x743C3E22 ;?lstr_10_RCUHAGER+932
0x5954	0x656C6261 ;?lstr_10_RCUHAGER+936
0x5958	0x6C656320 ;?lstr_10_RCUHAGER+940
0x595C	0x6461706C ;?lstr_10_RCUHAGER+944
0x5960	0x676E6964 ;?lstr_10_RCUHAGER+948
0x5964	0x2234223D ;?lstr_10_RCUHAGER+952
0x5968	0x72743C3E ;?lstr_10_RCUHAGER+956
0x596C	0x63676220 ;?lstr_10_RCUHAGER+960
0x5970	0x726F6C6F ;?lstr_10_RCUHAGER+964
0x5974	0x4623223D ;?lstr_10_RCUHAGER+968
0x5978	0x36344134 ;?lstr_10_RCUHAGER+972
0x597C	0x3C3E2230 ;?lstr_10_RCUHAGER+976
0x5980	0x69726373 ;?lstr_10_RCUHAGER+980
0x5984	0x763E7470 ;?lstr_10_RCUHAGER+984
0x5988	0x68207261 ;?lstr_10_RCUHAGER+988
0x598C	0x7261763B ;?lstr_10_RCUHAGER+992
0x5990	0x223D7320 ;?lstr_10_RCUHAGER+996
0x5994	0x61763B22 ;?lstr_10_RCUHAGER+1000
0x5998	0x72612072 ;?lstr_10_RCUHAGER+1004
0x599C	0x5B3D745F ;?lstr_10_RCUHAGER+1008
0x59A0	0x2C224C22 ;?lstr_10_RCUHAGER+1012
0x59A4	0x72655322 ;?lstr_10_RCUHAGER+1016
0x59A8	0x65636976 ;?lstr_10_RCUHAGER+1020
0x59AC	0x4C222C22 ;?lstr_10_RCUHAGER+1024
0x59B0	0x74686769 ;?lstr_10_RCUHAGER+1028
0x59B4	0x22676E69 ;?lstr_10_RCUHAGER+1032
0x59B8	0x7543222C ;?lstr_10_RCUHAGER+1036
0x59BC	0x69617472 ;?lstr_10_RCUHAGER+1040
0x59C0	0x222C226E ;?lstr_10_RCUHAGER+1044
0x59C4	0x6E656353 ;?lstr_10_RCUHAGER+1048
0x59C8	0x2C227365 ;?lstr_10_RCUHAGER+1052
0x59CC	0x6E614622 ;?lstr_10_RCUHAGER+1056
0x59D0	0x65705320 ;?lstr_10_RCUHAGER+1060
0x59D4	0x2C226465 ;?lstr_10_RCUHAGER+1064
0x59D8	0x6D694422 ;?lstr_10_RCUHAGER+1068
0x59DC	0x45207265 ;?lstr_10_RCUHAGER+1072
0x59E0	0x6E617478 ;?lstr_10_RCUHAGER+1076
0x59E4	0x222C2274 ;?lstr_10_RCUHAGER+1080
0x59E8	0x69766544 ;?lstr_10_RCUHAGER+1084
0x59EC	0x45206563 ;?lstr_10_RCUHAGER+1088
0x59F0	0x6E617478 ;?lstr_10_RCUHAGER+1092
0x59F4	0x222C2274 ;?lstr_10_RCUHAGER+1096
0x59F8	0x74746553 ;?lstr_10_RCUHAGER+1100
0x59FC	0x22676E69 ;?lstr_10_RCUHAGER+1104
0x5A00	0x6F48222C ;?lstr_10_RCUHAGER+1108
0x5A04	0x5D22656D ;?lstr_10_RCUHAGER+1112
0x5A08	0x726F663B ;?lstr_10_RCUHAGER+1116
0x5A0C	0x313D6828 ;?lstr_10_RCUHAGER+1120
0x5A10	0x313C683B ;?lstr_10_RCUHAGER+1124
0x5A14	0x2B683B30 ;?lstr_10_RCUHAGER+1128
0x5A18	0x737B292B ;?lstr_10_RCUHAGER+1132
0x5A1C	0x3C223D2B ;?lstr_10_RCUHAGER+1136
0x5A20	0x3C3E6474 ;?lstr_10_RCUHAGER+1140
0x5A24	0x72682061 ;?lstr_10_RCUHAGER+1144
0x5A28	0x2F3D6665 ;?lstr_10_RCUHAGER+1148
0x5A2C	0x682B2274 ;?lstr_10_RCUHAGER+1152
0x5A30	0x3C3E222B ;?lstr_10_RCUHAGER+1156
0x5A34	0x2B223E62 ;?lstr_10_RCUHAGER+1160
0x5A38	0x745F7261 ;?lstr_10_RCUHAGER+1164
0x5A3C	0x2B5D685B ;?lstr_10_RCUHAGER+1168
0x5A40	0x622F3C22 ;?lstr_10_RCUHAGER+1172
0x5A44	0x612F3C3E ;?lstr_10_RCUHAGER+1176
0x5A48	0x742F3C3E ;?lstr_10_RCUHAGER+1180
0x5A4C	0x3B223E64 ;?lstr_10_RCUHAGER+1184
0x5A50	0x636F647D ;?lstr_10_RCUHAGER+1188
0x5A54	0x6E656D75 ;?lstr_10_RCUHAGER+1192
0x5A58	0x72772E74 ;?lstr_10_RCUHAGER+1196
0x5A5C	0x28657469 ;?lstr_10_RCUHAGER+1200
0x5A60	0x2F3C2973 ;?lstr_10_RCUHAGER+1204
0x5A64	0x69726373 ;?lstr_10_RCUHAGER+1208
0x5A68	0x3C3E7470 ;?lstr_10_RCUHAGER+1212
0x5A6C	0x3E72742F ;?lstr_10_RCUHAGER+1216
0x5A70	0x61742F3C ;?lstr_10_RCUHAGER+1220
0x5A74	0x3E656C62 ;?lstr_10_RCUHAGER+1224
0x5A78	0x3E72623C ;?lstr_10_RCUHAGER+1228
0x5A7C	0x3E72623C ;?lstr_10_RCUHAGER+1232
0x5A80	0x6261743C ;?lstr_10_RCUHAGER+1236
0x5A84	0x6220656C ;?lstr_10_RCUHAGER+1240
0x5A88	0x6564726F ;?lstr_10_RCUHAGER+1244
0x5A8C	0x3E313D72 ;?lstr_10_RCUHAGER+1248
0x5A90	0x7263733C ;?lstr_10_RCUHAGER+1252
0x5A94	0x3E747069 ;?lstr_10_RCUHAGER+1256
0x5A98	0x696E695F ;?lstr_10_RCUHAGER+1260
0x5A9C	0x30322874 ;?lstr_10_RCUHAGER+1264
0x5AA0	0x2F3C3B29 ;?lstr_10_RCUHAGER+1268
0x5AA4	0x69726373 ;?lstr_10_RCUHAGER+1272
0x5AA8	0x3C3E7470 ;?lstr_10_RCUHAGER+1276
0x5AAC	0x3E64742F ;?lstr_10_RCUHAGER+1280
0x5AB0	0x72742F3C ;?lstr_10_RCUHAGER+1284
0x5AB4	0x742F3C3E ;?lstr_10_RCUHAGER+1288
0x5AB8	0x656C6261 ;?lstr_10_RCUHAGER+1292
0x5ABC	0x622F3C3E ;?lstr_10_RCUHAGER+1296
0x5AC0	0x3E79646F ;?lstr_10_RCUHAGER+1300
0x5AC4	0x74682F3C ;?lstr_10_RCUHAGER+1304
0x5AC8	0x003E6C6D ;?lstr_10_RCUHAGER+1308
; end of ?lstr_10_RCUHAGER
;,0 :: _initBlock_20 [1986]
; Containing: ?lstr_2_RCUHAGER [1237]
;             ?lstr_11_RCUHAGER [749]
0x5ACC	0x6D74683C ;_initBlock_20+0 : ?lstr_2_RCUHAGER at 0x5ACC
0x5AD0	0x683C3E6C ;_initBlock_20+4
0x5AD4	0x3E646165 ;_initBlock_20+8
0x5AD8	0x7469743C ;_initBlock_20+12
0x5ADC	0x523E656C ;_initBlock_20+16
0x5AE0	0x3C6D6F6F ;_initBlock_20+20
0x5AE4	0x7469742F ;_initBlock_20+24
0x5AE8	0x3C3E656C ;_initBlock_20+28
0x5AEC	0x69726373 ;_initBlock_20+32
0x5AF0	0x763E7470 ;_initBlock_20+36
0x5AF4	0x74207261 ;_initBlock_20+40
0x5AF8	0x663B725F ;_initBlock_20+44
0x5AFC	0x74636E75 ;_initBlock_20+48
0x5B00	0x206E6F69 ;_initBlock_20+52
0x5B04	0x7474685F ;_initBlock_20+56
0x5B08	0x74642870 ;_initBlock_20+60
0x5B0C	0x61767B29 ;_initBlock_20+64
0x5B10	0x3D742072 ;_initBlock_20+68
0x5B14	0x4D2B7464 ;_initBlock_20+72
0x5B18	0x2E687461 ;_initBlock_20+76
0x5B1C	0x646E6172 ;_initBlock_20+80
0x5B20	0x29286D6F ;_initBlock_20+84
0x5B24	0x7261763B ;_initBlock_20+88
0x5B28	0x3D746820 ;_initBlock_20+92
0x5B2C	0x2077656E ;_initBlock_20+96
0x5B30	0x484C4D58 ;_initBlock_20+100
0x5B34	0x52707474 ;_initBlock_20+104
0x5B38	0x65757165 ;_initBlock_20+108
0x5B3C	0x29287473 ;_initBlock_20+112
0x5B40	0x2E74683B ;_initBlock_20+116
0x5B44	0x65726E6F ;_initBlock_20+120
0x5B48	0x73796461 ;_initBlock_20+124
0x5B4C	0x65746174 ;_initBlock_20+128
0x5B50	0x6E616863 ;_initBlock_20+132
0x5B54	0x723D6567 ;_initBlock_20+136
0x5B58	0x663B6365 ;_initBlock_20+140
0x5B5C	0x74636E75 ;_initBlock_20+144
0x5B60	0x206E6F69 ;_initBlock_20+148
0x5B64	0x28636572 ;_initBlock_20+152
0x5B68	0x66697B29 ;_initBlock_20+156
0x5B6C	0x2E746828 ;_initBlock_20+160
0x5B70	0x70736572 ;_initBlock_20+164
0x5B74	0x65736E6F ;_initBlock_20+168
0x5B78	0x74786554 ;_initBlock_20+172
0x5B7C	0x756E3D21 ;_initBlock_20+176
0x5B80	0x7B296C6C ;_initBlock_20+180
0x5B84	0x20726176 ;_initBlock_20+184
0x5B88	0x683D7473 ;_initBlock_20+188
0x5B8C	0x65722E74 ;_initBlock_20+192
0x5B90	0x6E6F7073 ;_initBlock_20+196
0x5B94	0x65546573 ;_initBlock_20+200
0x5B98	0x743B7478 ;_initBlock_20+204
0x5B9C	0x703D725F ;_initBlock_20+208
0x5BA0	0x65737261 ;_initBlock_20+212
0x5BA4	0x28746E49 ;_initBlock_20+216
0x5BA8	0x732E7473 ;_initBlock_20+220
0x5BAC	0x74736275 ;_initBlock_20+224
0x5BB0	0x2C312872 ;_initBlock_20+228
0x5BB4	0x6C2E7473 ;_initBlock_20+232
0x5BB8	0x74676E65 ;_initBlock_20+236
0x5BBC	0x312C2968 ;_initBlock_20+240
0x5BC0	0x7D3B2930 ;_initBlock_20+244
0x5BC4	0x2E74687D ;_initBlock_20+248
0x5BC8	0x6E65706F ;_initBlock_20+252
0x5BCC	0x45472228 ;_initBlock_20+256
0x5BD0	0x742C2254 ;_initBlock_20+260
0x5BD4	0x6C61662C ;_initBlock_20+264
0x5BD8	0x3B296573 ;_initBlock_20+268
0x5BDC	0x732E7468 ;_initBlock_20+272
0x5BE0	0x28646E65 ;_initBlock_20+276
0x5BE4	0x6C6C756E ;_initBlock_20+280
0x5BE8	0x635F3B29 ;_initBlock_20+284
0x5BEC	0x3B292868 ;_initBlock_20+288
0x5BF0	0x6E75667D ;_initBlock_20+292
0x5BF4	0x6F697463 ;_initBlock_20+296
0x5BF8	0x635F206E ;_initBlock_20+300
0x5BFC	0x7B292868 ;_initBlock_20+304
0x5C00	0x28726F66 ;_initBlock_20+308
0x5C04	0x20726176 ;_initBlock_20+312
0x5C08	0x3B303D6C ;_initBlock_20+316
0x5C0C	0x32333C6C ;_initBlock_20+320
0x5C10	0x2B2B6C3B ;_initBlock_20+324
0x5C14	0x61767B29 ;_initBlock_20+328
0x5C18	0x695F2072 ;_initBlock_20+332
0x5C1C	0x74223D64 ;_initBlock_20+336
0x5C20	0x2B6C2B22 ;_initBlock_20+340
0x5C24	0x3B222422 ;_initBlock_20+344
0x5C28	0x28286669 ;_initBlock_20+348
0x5C2C	0x3E725F74 ;_initBlock_20+352
0x5C30	0x26296C3E ;_initBlock_20+356
0x5C34	0x647B2931 ;_initBlock_20+360
0x5C38	0x6D75636F ;_initBlock_20+364
0x5C3C	0x2E746E65 ;_initBlock_20+368
0x5C40	0x45746567 ;_initBlock_20+372
0x5C44	0x656D656C ;_initBlock_20+376
0x5C48	0x7942746E ;_initBlock_20+380
0x5C4C	0x5F286449 ;_initBlock_20+384
0x5C50	0x2E296469 ;_initBlock_20+388
0x5C54	0x756C6176 ;_initBlock_20+392
0x5C58	0x4F223D65 ;_initBlock_20+396
0x5C5C	0x643B226E ;_initBlock_20+400
0x5C60	0x6D75636F ;_initBlock_20+404
0x5C64	0x2E746E65 ;_initBlock_20+408
0x5C68	0x45746567 ;_initBlock_20+412
0x5C6C	0x656D656C ;_initBlock_20+416
0x5C70	0x7942746E ;_initBlock_20+420
0x5C74	0x5F286449 ;_initBlock_20+424
0x5C78	0x2E296469 ;_initBlock_20+428
0x5C7C	0x6C797473 ;_initBlock_20+432
0x5C80	0x61622E65 ;_initBlock_20+436
0x5C84	0x72676B63 ;_initBlock_20+440
0x5C88	0x646E756F ;_initBlock_20+444
0x5C8C	0x3223223D ;_initBlock_20+448
0x5C90	0x30464630 ;_initBlock_20+452
0x5C94	0x7D3B2230 ;_initBlock_20+456
0x5C98	0x65736C65 ;_initBlock_20+460
0x5C9C	0x636F647B ;_initBlock_20+464
0x5CA0	0x6E656D75 ;_initBlock_20+468
0x5CA4	0x65672E74 ;_initBlock_20+472
0x5CA8	0x656C4574 ;_initBlock_20+476
0x5CAC	0x746E656D ;_initBlock_20+480
0x5CB0	0x64497942 ;_initBlock_20+484
0x5CB4	0x64695F28 ;_initBlock_20+488
0x5CB8	0x61762E29 ;_initBlock_20+492
0x5CBC	0x3D65756C ;_initBlock_20+496
0x5CC0	0x66664F22 ;_initBlock_20+500
0x5CC4	0x6F643B22 ;_initBlock_20+504
0x5CC8	0x656D7563 ;_initBlock_20+508
0x5CCC	0x672E746E ;_initBlock_20+512
0x5CD0	0x6C457465 ;_initBlock_20+516
0x5CD4	0x6E656D65 ;_initBlock_20+520
0x5CD8	0x49794274 ;_initBlock_20+524
0x5CDC	0x695F2864 ;_initBlock_20+528
0x5CE0	0x732E2964 ;_initBlock_20+532
0x5CE4	0x656C7974 ;_initBlock_20+536
0x5CE8	0x6361622E ;_initBlock_20+540
0x5CEC	0x6F72676B ;_initBlock_20+544
0x5CF0	0x3D646E75 ;_initBlock_20+548
0x5CF4	0x46462322 ;_initBlock_20+552
0x5CF8	0x30303034 ;_initBlock_20+556
0x5CFC	0x7D7D3B22 ;_initBlock_20+560
0x5D00	0x6E75667D ;_initBlock_20+564
0x5D04	0x6F697463 ;_initBlock_20+568
0x5D08	0x695F206E ;_initBlock_20+572
0x5D0C	0x2874696E ;_initBlock_20+576
0x5D10	0x767B2966 ;_initBlock_20+580
0x5D14	0x73207261 ;_initBlock_20+584
0x5D18	0x692C7274 ;_initBlock_20+588
0x5D1C	0x7274733B ;_initBlock_20+592
0x5D20	0x3B22223D ;_initBlock_20+596
0x5D24	0x28726F66 ;_initBlock_20+600
0x5D28	0x3B303D69 ;_initBlock_20+604
0x5D2C	0x3B663C69 ;_initBlock_20+608
0x5D30	0x292B2B69 ;_initBlock_20+612
0x5D34	0x7274737B ;_initBlock_20+616
0x5D38	0x3C223D2B ;_initBlock_20+620
0x5D3C	0x3C3E7274 ;_initBlock_20+624
0x5D40	0x223E6474 ;_initBlock_20+628
0x5D44	0x5B72612B ;_initBlock_20+632
0x5D48	0x222B5D69 ;_initBlock_20+636
0x5D4C	0x64742F3C ;_initBlock_20+640
0x5D50	0x733B223E ;_initBlock_20+644
0x5D54	0x3D2B7274 ;_initBlock_20+648
0x5D58	0x742F3C22 ;_initBlock_20+652
0x5D5C	0x743C3E64 ;_initBlock_20+656
0x5D60	0x693C3E64 ;_initBlock_20+660
0x5D64	0x7475706E ;_initBlock_20+664
0x5D68	0x79747320 ;_initBlock_20+668
0x5D6C	0x273D656C ;_initBlock_20+672
0x5D70	0x67696568 ;_initBlock_20+676
0x5D74	0x333A7468 ;_initBlock_20+680
0x5D78	0x3B787030 ;_initBlock_20+684
0x5D7C	0x74646977 ;_initBlock_20+688
0x5D80	0x30313A68 ;_initBlock_20+692
0x5D84	0x27787030 ;_initBlock_20+696
0x5D88	0x70797420 ;_initBlock_20+700
0x5D8C	0x62273D65 ;_initBlock_20+704
0x5D90	0x6F747475 ;_initBlock_20+708
0x5D94	0x6920276E ;_initBlock_20+712
0x5D98	0x74273D64 ;_initBlock_20+716
0x5D9C	0x2B692B22 ;_initBlock_20+720
0x5DA0	0x6F272422 ;_initBlock_20+724
0x5DA4	0x756F4D6E ;_initBlock_20+728
0x5DA8	0x6F446573 ;_initBlock_20+732
0x5DAC	0x223D6E77 ;_initBlock_20+736
0x5DB0	0x685F222B ;_initBlock_20+740
0x5DB4	0x28707474 ;_initBlock_20+744
0x5DB8	0x2B226F27 ;_initBlock_20+748
0x5DBC	0x24222B69 ;_initBlock_20+752
0x5DC0	0x6F202927 ;_initBlock_20+756
0x5DC4	0x756F4D6E ;_initBlock_20+760
0x5DC8	0x70556573 ;_initBlock_20+764
0x5DCC	0x222B223D ;_initBlock_20+768
0x5DD0	0x7474685F ;_initBlock_20+772
0x5DD4	0x66272870 ;_initBlock_20+776
0x5DD8	0x2B692B22 ;_initBlock_20+780
0x5DDC	0x29272422 ;_initBlock_20+784
0x5DE0	0x3E222B22 ;_initBlock_20+788
0x5DE4	0x64742F3C ;_initBlock_20+792
0x5DE8	0x742F3C3E ;_initBlock_20+796
0x5DEC	0x3B223E72 ;_initBlock_20+800
0x5DF0	0x636F647D ;_initBlock_20+804
0x5DF4	0x6E656D75 ;_initBlock_20+808
0x5DF8	0x72772E74 ;_initBlock_20+812
0x5DFC	0x28657469 ;_initBlock_20+816
0x5E00	0x29727473 ;_initBlock_20+820
0x5E04	0x2F3C7D3B ;_initBlock_20+824
0x5E08	0x69726373 ;_initBlock_20+828
0x5E0C	0x3C3E7470 ;_initBlock_20+832
0x5E10	0x6165682F ;_initBlock_20+836
0x5E14	0x633C3E64 ;_initBlock_20+840
0x5E18	0x65746E65 ;_initBlock_20+844
0x5E1C	0x623C3E72 ;_initBlock_20+848
0x5E20	0x2079646F ;_initBlock_20+852
0x5E24	0x6F6C6E6F ;_initBlock_20+856
0x5E28	0x223D6461 ;_initBlock_20+860
0x5E2C	0x49746573 ;_initBlock_20+864
0x5E30	0x7265746E ;_initBlock_20+868
0x5E34	0x286C6176 ;_initBlock_20+872
0x5E38	0x636E7566 ;_initBlock_20+876
0x5E3C	0x6E6F6974 ;_initBlock_20+880
0x5E40	0x5F7B2928 ;_initBlock_20+884
0x5E44	0x70747468 ;_initBlock_20+888
0x5E48	0x27732728 ;_initBlock_20+892
0x5E4C	0x332C7D29 ;_initBlock_20+896
0x5E50	0x29303030 ;_initBlock_20+900
0x5E54	0x74685F3B ;_initBlock_20+904
0x5E58	0x27287074 ;_initBlock_20+908
0x5E5C	0x3B292773 ;_initBlock_20+912
0x5E60	0x743C3E22 ;_initBlock_20+916
0x5E64	0x656C6261 ;_initBlock_20+920
0x5E68	0x6C656320 ;_initBlock_20+924
0x5E6C	0x6461706C ;_initBlock_20+928
0x5E70	0x676E6964 ;_initBlock_20+932
0x5E74	0x2234223D ;_initBlock_20+936
0x5E78	0x72743C3E ;_initBlock_20+940
0x5E7C	0x63676220 ;_initBlock_20+944
0x5E80	0x726F6C6F ;_initBlock_20+948
0x5E84	0x4623223D ;_initBlock_20+952
0x5E88	0x36344134 ;_initBlock_20+956
0x5E8C	0x3C3E2230 ;_initBlock_20+960
0x5E90	0x69726373 ;_initBlock_20+964
0x5E94	0x763E7470 ;_initBlock_20+968
0x5E98	0x68207261 ;_initBlock_20+972
0x5E9C	0x7261763B ;_initBlock_20+976
0x5EA0	0x223D7320 ;_initBlock_20+980
0x5EA4	0x61763B22 ;_initBlock_20+984
0x5EA8	0x72612072 ;_initBlock_20+988
0x5EAC	0x5B3D745F ;_initBlock_20+992
0x5EB0	0x2C224C22 ;_initBlock_20+996
0x5EB4	0x72655322 ;_initBlock_20+1000
0x5EB8	0x65636976 ;_initBlock_20+1004
0x5EBC	0x4C222C22 ;_initBlock_20+1008
0x5EC0	0x74686769 ;_initBlock_20+1012
0x5EC4	0x22676E69 ;_initBlock_20+1016
0x5EC8	0x7543222C ;_initBlock_20+1020
0x5ECC	0x69617472 ;_initBlock_20+1024
0x5ED0	0x222C226E ;_initBlock_20+1028
0x5ED4	0x6E656353 ;_initBlock_20+1032
0x5ED8	0x2C227365 ;_initBlock_20+1036
0x5EDC	0x6E614622 ;_initBlock_20+1040
0x5EE0	0x65705320 ;_initBlock_20+1044
0x5EE4	0x2C226465 ;_initBlock_20+1048
0x5EE8	0x6D694422 ;_initBlock_20+1052
0x5EEC	0x45207265 ;_initBlock_20+1056
0x5EF0	0x6E617478 ;_initBlock_20+1060
0x5EF4	0x222C2274 ;_initBlock_20+1064
0x5EF8	0x69766544 ;_initBlock_20+1068
0x5EFC	0x45206563 ;_initBlock_20+1072
0x5F00	0x6E617478 ;_initBlock_20+1076
0x5F04	0x222C2274 ;_initBlock_20+1080
0x5F08	0x74746553 ;_initBlock_20+1084
0x5F0C	0x22676E69 ;_initBlock_20+1088
0x5F10	0x6F48222C ;_initBlock_20+1092
0x5F14	0x5D22656D ;_initBlock_20+1096
0x5F18	0x726F663B ;_initBlock_20+1100
0x5F1C	0x313D6828 ;_initBlock_20+1104
0x5F20	0x313C683B ;_initBlock_20+1108
0x5F24	0x2B683B30 ;_initBlock_20+1112
0x5F28	0x737B292B ;_initBlock_20+1116
0x5F2C	0x3C223D2B ;_initBlock_20+1120
0x5F30	0x3C3E6474 ;_initBlock_20+1124
0x5F34	0x72682061 ;_initBlock_20+1128
0x5F38	0x2F3D6665 ;_initBlock_20+1132
0x5F3C	0x682B2274 ;_initBlock_20+1136
0x5F40	0x3C3E222B ;_initBlock_20+1140
0x5F44	0x2B223E62 ;_initBlock_20+1144
0x5F48	0x745F7261 ;_initBlock_20+1148
0x5F4C	0x2B5D685B ;_initBlock_20+1152
0x5F50	0x622F3C22 ;_initBlock_20+1156
0x5F54	0x612F3C3E ;_initBlock_20+1160
0x5F58	0x742F3C3E ;_initBlock_20+1164
0x5F5C	0x3B223E64 ;_initBlock_20+1168
0x5F60	0x636F647D ;_initBlock_20+1172
0x5F64	0x6E656D75 ;_initBlock_20+1176
0x5F68	0x72772E74 ;_initBlock_20+1180
0x5F6C	0x28657469 ;_initBlock_20+1184
0x5F70	0x2F3C2973 ;_initBlock_20+1188
0x5F74	0x69726373 ;_initBlock_20+1192
0x5F78	0x3C3E7470 ;_initBlock_20+1196
0x5F7C	0x3E72742F ;_initBlock_20+1200
0x5F80	0x61742F3C ;_initBlock_20+1204
0x5F84	0x3E656C62 ;_initBlock_20+1208
0x5F88	0x3E72623C ;_initBlock_20+1212
0x5F8C	0x3E72623C ;_initBlock_20+1216
0x5F90	0x6261743C ;_initBlock_20+1220
0x5F94	0x6220656C ;_initBlock_20+1224
0x5F98	0x6564726F ;_initBlock_20+1228
0x5F9C	0x3E313D72 ;_initBlock_20+1232
0x5FA0	0x65683C00 ;_initBlock_20+1236 : ?lstr_11_RCUHAGER at 0x5FA1
0x5FA4	0x3C3E6461 ;_initBlock_20+1240
0x5FA8	0x6C746974 ;_initBlock_20+1244
0x5FAC	0x6F523E65 ;_initBlock_20+1248
0x5FB0	0x2F3C6D6F ;_initBlock_20+1252
0x5FB4	0x6C746974 ;_initBlock_20+1256
0x5FB8	0x2F3C3E65 ;_initBlock_20+1260
0x5FBC	0x64616568 ;_initBlock_20+1264
0x5FC0	0x65633C3E ;_initBlock_20+1268
0x5FC4	0x7265746E ;_initBlock_20+1272
0x5FC8	0x6F623C3E ;_initBlock_20+1276
0x5FCC	0x3C3E7964 ;_initBlock_20+1280
0x5FD0	0x6C626174 ;_initBlock_20+1284
0x5FD4	0x65632065 ;_initBlock_20+1288
0x5FD8	0x61706C6C ;_initBlock_20+1292
0x5FDC	0x6E696464 ;_initBlock_20+1296
0x5FE0	0x34223D67 ;_initBlock_20+1300
0x5FE4	0x743C3E22 ;_initBlock_20+1304
0x5FE8	0x67622072 ;_initBlock_20+1308
0x5FEC	0x6F6C6F63 ;_initBlock_20+1312
0x5FF0	0x23223D72 ;_initBlock_20+1316
0x5FF4	0x34413446 ;_initBlock_20+1320
0x5FF8	0x3E223036 ;_initBlock_20+1324
0x5FFC	0x7263733C ;_initBlock_20+1328
0x6000	0x3E747069 ;_initBlock_20+1332
0x6004	0x20726176 ;_initBlock_20+1336
0x6008	0x61763B68 ;_initBlock_20+1340
0x600C	0x3D732072 ;_initBlock_20+1344
0x6010	0x763B2222 ;_initBlock_20+1348
0x6014	0x61207261 ;_initBlock_20+1352
0x6018	0x3D745F72 ;_initBlock_20+1356
0x601C	0x224C225B ;_initBlock_20+1360
0x6020	0x6553222C ;_initBlock_20+1364
0x6024	0x63697672 ;_initBlock_20+1368
0x6028	0x222C2265 ;_initBlock_20+1372
0x602C	0x6867694C ;_initBlock_20+1376
0x6030	0x676E6974 ;_initBlock_20+1380
0x6034	0x43222C22 ;_initBlock_20+1384
0x6038	0x61747275 ;_initBlock_20+1388
0x603C	0x2C226E69 ;_initBlock_20+1392
0x6040	0x65635322 ;_initBlock_20+1396
0x6044	0x2273656E ;_initBlock_20+1400
0x6048	0x6146222C ;_initBlock_20+1404
0x604C	0x7053206E ;_initBlock_20+1408
0x6050	0x22646565 ;_initBlock_20+1412
0x6054	0x6944222C ;_initBlock_20+1416
0x6058	0x2072656D ;_initBlock_20+1420
0x605C	0x61747845 ;_initBlock_20+1424
0x6060	0x2C22746E ;_initBlock_20+1428
0x6064	0x76654422 ;_initBlock_20+1432
0x6068	0x20656369 ;_initBlock_20+1436
0x606C	0x61747845 ;_initBlock_20+1440
0x6070	0x2C22746E ;_initBlock_20+1444
0x6074	0x74655322 ;_initBlock_20+1448
0x6078	0x676E6974 ;_initBlock_20+1452
0x607C	0x48222C22 ;_initBlock_20+1456
0x6080	0x22656D6F ;_initBlock_20+1460
0x6084	0x6F663B5D ;_initBlock_20+1464
0x6088	0x3D682872 ;_initBlock_20+1468
0x608C	0x3C683B31 ;_initBlock_20+1472
0x6090	0x683B3031 ;_initBlock_20+1476
0x6094	0x7B292B2B ;_initBlock_20+1480
0x6098	0x223D2B73 ;_initBlock_20+1484
0x609C	0x3E64743C ;_initBlock_20+1488
0x60A0	0x6820613C ;_initBlock_20+1492
0x60A4	0x3D666572 ;_initBlock_20+1496
0x60A8	0x2B22742F ;_initBlock_20+1500
0x60AC	0x3E222B68 ;_initBlock_20+1504
0x60B0	0x223E623C ;_initBlock_20+1508
0x60B4	0x5F72612B ;_initBlock_20+1512
0x60B8	0x5D685B74 ;_initBlock_20+1516
0x60BC	0x2F3C222B ;_initBlock_20+1520
0x60C0	0x2F3C3E62 ;_initBlock_20+1524
0x60C4	0x2F3C3E61 ;_initBlock_20+1528
0x60C8	0x223E6474 ;_initBlock_20+1532
0x60CC	0x6F647D3B ;_initBlock_20+1536
0x60D0	0x656D7563 ;_initBlock_20+1540
0x60D4	0x772E746E ;_initBlock_20+1544
0x60D8	0x65746972 ;_initBlock_20+1548
0x60DC	0x3C297328 ;_initBlock_20+1552
0x60E0	0x7263732F ;_initBlock_20+1556
0x60E4	0x3E747069 ;_initBlock_20+1560
0x60E8	0x72742F3C ;_initBlock_20+1564
0x60EC	0x742F3C3E ;_initBlock_20+1568
0x60F0	0x656C6261 ;_initBlock_20+1572
0x60F4	0x72623C3E ;_initBlock_20+1576
0x60F8	0x72623C3E ;_initBlock_20+1580
0x60FC	0x6F663C3E ;_initBlock_20+1584
0x6100	0x3C3E6D72 ;_initBlock_20+1588
0x6104	0x6E617073 ;_initBlock_20+1592
0x6108	0x79747320 ;_initBlock_20+1596
0x610C	0x223D656C ;_initBlock_20+1600
0x6110	0x6F6C6F63 ;_initBlock_20+1604
0x6114	0x38233A72 ;_initBlock_20+1608
0x6118	0x31313138 ;_initBlock_20+1612
0x611C	0x3C3E2231 ;_initBlock_20+1616
0x6120	0x533E3168 ;_initBlock_20+1620
0x6124	0x69747465 ;_initBlock_20+1624
0x6128	0x4920676E ;_initBlock_20+1628
0x612C	0x682F3C50 ;_initBlock_20+1632
0x6130	0x2F3C3E31 ;_initBlock_20+1636
0x6134	0x6E617073 ;_initBlock_20+1640
0x6138	0x70733C3E ;_initBlock_20+1644
0x613C	0x73206E61 ;_initBlock_20+1648
0x6140	0x656C7974 ;_initBlock_20+1652
0x6144	0x6F63223D ;_initBlock_20+1656
0x6148	0x3A726F6C ;_initBlock_20+1660
0x614C	0x34666623 ;_initBlock_20+1664
0x6150	0x22303030 ;_initBlock_20+1668
0x6154	0x33683C3E ;_initBlock_20+1672
0x6158	0x746F4E3E ;_initBlock_20+1676
0x615C	0x463A2065 ;_initBlock_20+1680
0x6160	0x616D726F ;_initBlock_20+1684
0x6164	0x50492074 ;_initBlock_20+1688
0x6168	0x64646120 ;_initBlock_20+1692
0x616C	0x73736572 ;_initBlock_20+1696
0x6170	0x20736920 ;_initBlock_20+1700
0x6174	0x2E787878 ;_initBlock_20+1704
0x6178	0x2E787878 ;_initBlock_20+1708
0x617C	0x2E787878 ;_initBlock_20+1712
0x6180	0x2C787878 ;_initBlock_20+1716
0x6184	0x74697720 ;_initBlock_20+1720
0x6188	0x20782068 ;_initBlock_20+1724
0x618C	0x69207369 ;_initBlock_20+1728
0x6190	0x6765746E ;_initBlock_20+1732
0x6194	0x6E207265 ;_initBlock_20+1736
0x6198	0x65626D75 ;_initBlock_20+1740
0x619C	0x2F3C2E72 ;_initBlock_20+1744
0x61A0	0x3C3E3368 ;_initBlock_20+1748
0x61A4	0x6170732F ;_initBlock_20+1752
0x61A8	0x743C3E6E ;_initBlock_20+1756
0x61AC	0x656C6261 ;_initBlock_20+1760
0x61B0	0x726F6220 ;_initBlock_20+1764
0x61B4	0x3D726564 ;_initBlock_20+1768
0x61B8	0x20223322 ;_initBlock_20+1772
0x61BC	0x6F636762 ;_initBlock_20+1776
0x61C0	0x3D726F6C ;_initBlock_20+1780
0x61C4	0x66662322 ;_initBlock_20+1784
0x61C8	0x66666666 ;_initBlock_20+1788
0x61CC	0x743C3E22 ;_initBlock_20+1792
0x61D0	0x693C3E64 ;_initBlock_20+1796
0x61D4	0x7475706E ;_initBlock_20+1800
0x61D8	0x70797420 ;_initBlock_20+1804
0x61DC	0x69223D65 ;_initBlock_20+1808
0x61E0	0x6765746E ;_initBlock_20+1812
0x61E4	0x612D7265 ;_initBlock_20+1816
0x61E8	0x776F6C6C ;_initBlock_20+1820
0x61EC	0x20226465 ;_initBlock_20+1824
0x61F0	0x657A6973 ;_initBlock_20+1828
0x61F4	0x3531223D ;_initBlock_20+1832
0x61F8	0x616E2022 ;_initBlock_20+1836
0x61FC	0x223D656D ;_initBlock_20+1840
0x6200	0x22317069 ;_initBlock_20+1844
0x6204	0x31706920 ;_initBlock_20+1848
0x6208	0x2022223D ;_initBlock_20+1852
0x620C	0x2F3C3E2F ;_initBlock_20+1856
0x6210	0x3C3E6474 ;_initBlock_20+1860
0x6214	0x3C3E6474 ;_initBlock_20+1864
0x6218	0x75706E69 ;_initBlock_20+1868
0x621C	0x79742074 ;_initBlock_20+1872
0x6220	0x223D6570 ;_initBlock_20+1876
0x6224	0x6D627573 ;_initBlock_20+1880
0x6228	0x20227469 ;_initBlock_20+1884
0x622C	0x6C797473 ;_initBlock_20+1888
0x6230	0x68273D65 ;_initBlock_20+1892
0x6234	0x68676965 ;_initBlock_20+1896
0x6238	0x30333A74 ;_initBlock_20+1900
0x623C	0x773B7870 ;_initBlock_20+1904
0x6240	0x68746469 ;_initBlock_20+1908
0x6244	0x3030313A ;_initBlock_20+1912
0x6248	0x623B7870 ;_initBlock_20+1916
0x624C	0x676B6361 ;_initBlock_20+1920
0x6250	0x6E756F72 ;_initBlock_20+1924
0x6254	0x46233A64 ;_initBlock_20+1928
0x6258	0x36344134 ;_initBlock_20+1932
0x625C	0x76202730 ;_initBlock_20+1936
0x6260	0x65756C61 ;_initBlock_20+1940
0x6264	0x6E45223D ;_initBlock_20+1944
0x6268	0x22726574 ;_initBlock_20+1948
0x626C	0x3E202F20 ;_initBlock_20+1952
0x6270	0x61742F3C ;_initBlock_20+1956
0x6274	0x3E656C62 ;_initBlock_20+1960
0x6278	0x6F662F3C ;_initBlock_20+1964
0x627C	0x3C3E6D72 ;_initBlock_20+1968
0x6280	0x646F622F ;_initBlock_20+1972
0x6284	0x2F3C3E79 ;_initBlock_20+1976
0x6288	0x6C6D7468 ;_initBlock_20+1980
0x628C	0x003E ;_initBlock_20+1984
; end of _initBlock_20
;RCUHAGER.c,0 :: ?lstr_3_RCUHAGER [431]
0x628E	0x6165683C ;?lstr_3_RCUHAGER+0
0x6292	0x743C3E64 ;?lstr_3_RCUHAGER+4
0x6296	0x656C7469 ;?lstr_3_RCUHAGER+8
0x629A	0x6F6F523E ;?lstr_3_RCUHAGER+12
0x629E	0x742F3C6D ;?lstr_3_RCUHAGER+16
0x62A2	0x656C7469 ;?lstr_3_RCUHAGER+20
0x62A6	0x682F3C3E ;?lstr_3_RCUHAGER+24
0x62AA	0x3E646165 ;?lstr_3_RCUHAGER+28
0x62AE	0x6E65633C ;?lstr_3_RCUHAGER+32
0x62B2	0x3E726574 ;?lstr_3_RCUHAGER+36
0x62B6	0x646F623C ;?lstr_3_RCUHAGER+40
0x62BA	0x743C3E79 ;?lstr_3_RCUHAGER+44
0x62BE	0x656C6261 ;?lstr_3_RCUHAGER+48
0x62C2	0x6C656320 ;?lstr_3_RCUHAGER+52
0x62C6	0x6461706C ;?lstr_3_RCUHAGER+56
0x62CA	0x676E6964 ;?lstr_3_RCUHAGER+60
0x62CE	0x2234223D ;?lstr_3_RCUHAGER+64
0x62D2	0x72743C3E ;?lstr_3_RCUHAGER+68
0x62D6	0x63676220 ;?lstr_3_RCUHAGER+72
0x62DA	0x726F6C6F ;?lstr_3_RCUHAGER+76
0x62DE	0x4623223D ;?lstr_3_RCUHAGER+80
0x62E2	0x36344134 ;?lstr_3_RCUHAGER+84
0x62E6	0x3C3E2230 ;?lstr_3_RCUHAGER+88
0x62EA	0x69726373 ;?lstr_3_RCUHAGER+92
0x62EE	0x763E7470 ;?lstr_3_RCUHAGER+96
0x62F2	0x68207261 ;?lstr_3_RCUHAGER+100
0x62F6	0x7261763B ;?lstr_3_RCUHAGER+104
0x62FA	0x223D7320 ;?lstr_3_RCUHAGER+108
0x62FE	0x61763B22 ;?lstr_3_RCUHAGER+112
0x6302	0x72612072 ;?lstr_3_RCUHAGER+116
0x6306	0x5B3D745F ;?lstr_3_RCUHAGER+120
0x630A	0x2C224C22 ;?lstr_3_RCUHAGER+124
0x630E	0x72655322 ;?lstr_3_RCUHAGER+128
0x6312	0x65636976 ;?lstr_3_RCUHAGER+132
0x6316	0x4C222C22 ;?lstr_3_RCUHAGER+136
0x631A	0x74686769 ;?lstr_3_RCUHAGER+140
0x631E	0x22676E69 ;?lstr_3_RCUHAGER+144
0x6322	0x7543222C ;?lstr_3_RCUHAGER+148
0x6326	0x69617472 ;?lstr_3_RCUHAGER+152
0x632A	0x222C226E ;?lstr_3_RCUHAGER+156
0x632E	0x6E656353 ;?lstr_3_RCUHAGER+160
0x6332	0x2C227365 ;?lstr_3_RCUHAGER+164
0x6336	0x6E614622 ;?lstr_3_RCUHAGER+168
0x633A	0x65705320 ;?lstr_3_RCUHAGER+172
0x633E	0x2C226465 ;?lstr_3_RCUHAGER+176
0x6342	0x6D694422 ;?lstr_3_RCUHAGER+180
0x6346	0x45207265 ;?lstr_3_RCUHAGER+184
0x634A	0x6E617478 ;?lstr_3_RCUHAGER+188
0x634E	0x222C2274 ;?lstr_3_RCUHAGER+192
0x6352	0x69766544 ;?lstr_3_RCUHAGER+196
0x6356	0x45206563 ;?lstr_3_RCUHAGER+200
0x635A	0x6E617478 ;?lstr_3_RCUHAGER+204
0x635E	0x222C2274 ;?lstr_3_RCUHAGER+208
0x6362	0x74746553 ;?lstr_3_RCUHAGER+212
0x6366	0x22676E69 ;?lstr_3_RCUHAGER+216
0x636A	0x6F48222C ;?lstr_3_RCUHAGER+220
0x636E	0x5D22656D ;?lstr_3_RCUHAGER+224
0x6372	0x726F663B ;?lstr_3_RCUHAGER+228
0x6376	0x313D6828 ;?lstr_3_RCUHAGER+232
0x637A	0x313C683B ;?lstr_3_RCUHAGER+236
0x637E	0x2B683B30 ;?lstr_3_RCUHAGER+240
0x6382	0x737B292B ;?lstr_3_RCUHAGER+244
0x6386	0x3C223D2B ;?lstr_3_RCUHAGER+248
0x638A	0x3C3E6474 ;?lstr_3_RCUHAGER+252
0x638E	0x72682061 ;?lstr_3_RCUHAGER+256
0x6392	0x2F3D6665 ;?lstr_3_RCUHAGER+260
0x6396	0x682B2274 ;?lstr_3_RCUHAGER+264
0x639A	0x3C3E222B ;?lstr_3_RCUHAGER+268
0x639E	0x2B223E62 ;?lstr_3_RCUHAGER+272
0x63A2	0x745F7261 ;?lstr_3_RCUHAGER+276
0x63A6	0x2B5D685B ;?lstr_3_RCUHAGER+280
0x63AA	0x622F3C22 ;?lstr_3_RCUHAGER+284
0x63AE	0x612F3C3E ;?lstr_3_RCUHAGER+288
0x63B2	0x742F3C3E ;?lstr_3_RCUHAGER+292
0x63B6	0x3B223E64 ;?lstr_3_RCUHAGER+296
0x63BA	0x636F647D ;?lstr_3_RCUHAGER+300
0x63BE	0x6E656D75 ;?lstr_3_RCUHAGER+304
0x63C2	0x72772E74 ;?lstr_3_RCUHAGER+308
0x63C6	0x28657469 ;?lstr_3_RCUHAGER+312
0x63CA	0x2F3C2973 ;?lstr_3_RCUHAGER+316
0x63CE	0x69726373 ;?lstr_3_RCUHAGER+320
0x63D2	0x3C3E7470 ;?lstr_3_RCUHAGER+324
0x63D6	0x3E72742F ;?lstr_3_RCUHAGER+328
0x63DA	0x61742F3C ;?lstr_3_RCUHAGER+332
0x63DE	0x3E656C62 ;?lstr_3_RCUHAGER+336
0x63E2	0x3E72623C ;?lstr_3_RCUHAGER+340
0x63E6	0x3E72623C ;?lstr_3_RCUHAGER+344
0x63EA	0x6170733C ;?lstr_3_RCUHAGER+348
0x63EE	0x7473206E ;?lstr_3_RCUHAGER+352
0x63F2	0x3D656C79 ;?lstr_3_RCUHAGER+356
0x63F6	0x6C6F6322 ;?lstr_3_RCUHAGER+360
0x63FA	0x233A726F ;?lstr_3_RCUHAGER+364
0x63FE	0x31313838 ;?lstr_3_RCUHAGER+368
0x6402	0x3E223131 ;?lstr_3_RCUHAGER+372
0x6406	0x3E31683C ;?lstr_3_RCUHAGER+376
0x640A	0x65746E49 ;?lstr_3_RCUHAGER+380
0x640E	0x67696C6C ;?lstr_3_RCUHAGER+384
0x6412	0x20746E65 ;?lstr_3_RCUHAGER+388
0x6416	0x63656C45 ;?lstr_3_RCUHAGER+392
0x641A	0x63697274 ;?lstr_3_RCUHAGER+396
0x641E	0x43534A20 ;?lstr_3_RCUHAGER+400
0x6422	0x31682F3C ;?lstr_3_RCUHAGER+404
0x6426	0x732F3C3E ;?lstr_3_RCUHAGER+408
0x642A	0x3E6E6170 ;?lstr_3_RCUHAGER+412
0x642E	0x6F622F3C ;?lstr_3_RCUHAGER+416
0x6432	0x3C3E7964 ;?lstr_3_RCUHAGER+420
0x6436	0x6D74682F ;?lstr_3_RCUHAGER+424
0x643A	0x003E6C ;?lstr_3_RCUHAGER+428
; end of ?lstr_3_RCUHAGER
;RCUHAGER.c,0 :: ?ICS_Address [4]
0x6440	0x08008000 ;?ICS_Address+0
; end of ?ICS_Address
;RCUHAGER.c,0 :: ?ICS_myIpAddr [4]
0x6444	0x7B01A8C0 ;?ICS_myIpAddr+0
; end of ?ICS_myIpAddr
;RCUHAGER.c,0 :: ?ICS_myMacAddr [6]
0x6448	0x76A51400 ;?ICS_myMacAddr+0
0x644C	0x2318 ;?ICS_myMacAddr+4
; end of ?ICS_myMacAddr
;RCUHAGER.c,0 :: ?ICS_ipMask [4]
0x644E	0x00FFFFFF ;?ICS_ipMask+0
; end of ?ICS_ipMask
;RCUHAGER.c,0 :: ?ICS_dnsIpAddr [4]
0x6452	0x0101A8C0 ;?ICS_dnsIpAddr+0
; end of ?ICS_dnsIpAddr
;RCUHAGER.c,0 :: ?ICS_httpMethod [6]
0x6456	0x20544547 ;?ICS_httpMethod+0
0x645A	0x002F ;?ICS_httpMethod+4
; end of ?ICS_httpMethod
;RCUHAGER.c,0 :: ?ICS_index_page [2]
0x645C	0x0007 ;?ICS_index_page+0
; end of ?ICS_index_page
;,0 :: _initBlock_29 [2]
; Containing: ?ICS_flag_reset_ip [1]
;             ?ICS_flag_but_dimer [1]
0x645E	0x0000 ;_initBlock_29+0 : ?ICS_flag_reset_ip at 0x645E : ?ICS_flag_but_dimer at 0x645F
; end of _initBlock_29
;RCUHAGER.c,0 :: ?ICS_status_wed_service [4]
0x6460	0x00000000 ;?ICS_status_wed_service+0
; end of ?ICS_status_wed_service
;RCUHAGER.c,0 :: ?ICS_status_wed_light [4]
0x6464	0x00000000 ;?ICS_status_wed_light+0
; end of ?ICS_status_wed_light
;RCUHAGER.c,0 :: ?ICS_status_wed_curtain [4]
0x6468	0x00000000 ;?ICS_status_wed_curtain+0
; end of ?ICS_status_wed_curtain
;RCUHAGER.c,0 :: ?ICS_status_wed_scenes [4]
0x646C	0x00000000 ;?ICS_status_wed_scenes+0
; end of ?ICS_status_wed_scenes
;RCUHAGER.c,0 :: ?ICS_status_wed_fan [4]
0x6470	0x00000000 ;?ICS_status_wed_fan+0
; end of ?ICS_status_wed_fan
;RCUHAGER.c,0 :: ?ICS_status_wed_dimer [4]
0x6474	0x00000000 ;?ICS_status_wed_dimer+0
; end of ?ICS_status_wed_dimer
;RCUHAGER.c,0 :: ?ICS_wed_status_button [4]
0x6478	0x00000000 ;?ICS_wed_status_button+0
; end of ?ICS_wed_status_button
;RCUHAGER.c,0 :: ?ICS_out_relay [4]
0x647C	0x00000000 ;?ICS_out_relay+0
; end of ?ICS_out_relay
;RCUHAGER.c,0 :: ?ICS_flag_dimer_ex [4]
0x6480	0x00000000 ;?ICS_flag_dimer_ex+0
; end of ?ICS_flag_dimer_ex
;RCUHAGER.c,0 :: ?ICS_count_time_dimer_ex [16]
0x6484	0x00000000 ;?ICS_count_time_dimer_ex+0
0x6488	0x00000000 ;?ICS_count_time_dimer_ex+4
0x648C	0x00000000 ;?ICS_count_time_dimer_ex+8
0x6490	0x00000000 ;?ICS_count_time_dimer_ex+12
; end of ?ICS_count_time_dimer_ex
;,0 :: _initBlock_40 [2]
; Containing: ?ICS_DIM2_EVERGREEN [1]
;             ?ICS_DIM4_EVERGREEN [1]
0x6494	0x0000 ;_initBlock_40+0 : ?ICS_DIM2_EVERGREEN at 0x6494 : ?ICS_DIM4_EVERGREEN at 0x6495
; end of _initBlock_40
;,0 :: _initBlock_41 [2]
; Containing: ?ICS_ETHERNET_BUTTON_DEVICE_0 [1]
;             ?ICS_ETHERNET_BUTTON_DIM0 [1]
0x6496	0x0000 ;_initBlock_41+0 : ?ICS_ETHERNET_BUTTON_DEVICE_0 at 0x6496 : ?ICS_ETHERNET_BUTTON_DIM0 at 0x6497
; end of _initBlock_41
;,0 :: _initBlock_42 [2]
; Containing: ?ICS_ETHERNET_BUTTON_DEVICE_1 [1]
;             ?ICS_ETHERNET_BUTTON_DIM1 [1]
0x6498	0x0000 ;_initBlock_42+0 : ?ICS_ETHERNET_BUTTON_DEVICE_1 at 0x6498 : ?ICS_ETHERNET_BUTTON_DIM1 at 0x6499
; end of _initBlock_42
;,0 :: _initBlock_43 [2]
; Containing: ?ICS_ETHERNET_BUTTON_DEVICE_2 [1]
;             ?ICS_ETHERNET_BUTTON_DIM2 [1]
0x649A	0x0000 ;_initBlock_43+0 : ?ICS_ETHERNET_BUTTON_DEVICE_2 at 0x649A : ?ICS_ETHERNET_BUTTON_DIM2 at 0x649B
; end of _initBlock_43
;,0 :: _initBlock_44 [2]
; Containing: ?ICS_ETHERNET_BUTTON_DEVICE_3 [1]
;             ?ICS_ETHERNET_BUTTON_DIM3 [1]
0x649C	0x0000 ;_initBlock_44+0 : ?ICS_ETHERNET_BUTTON_DEVICE_3 at 0x649C : ?ICS_ETHERNET_BUTTON_DIM3 at 0x649D
; end of _initBlock_44
;,0 :: _initBlock_45 [2]
; Containing: ?ICS_ETHERNET_BUTTON_DEVICE_4 [1]
;             ?ICS_ETHERNET_BUTTON_DIM4 [1]
0x649E	0x0000 ;_initBlock_45+0 : ?ICS_ETHERNET_BUTTON_DEVICE_4 at 0x649E : ?ICS_ETHERNET_BUTTON_DIM4 at 0x649F
; end of _initBlock_45
;RCUHAGER.c,0 :: ?ICS_LoginPage [4]
0x64A0	0x0000666F ;?ICS_LoginPage+0
; end of ?ICS_LoginPage
;RCUHAGER.c,0 :: ?ICS_indexPage [4]
0x64A4	0x00005ACC ;?ICS_indexPage+0
; end of ?ICS_indexPage
;RCUHAGER.c,0 :: ?ICS_ServicePage [4]
0x64A8	0x00006807 ;?ICS_ServicePage+0
; end of ?ICS_ServicePage
;RCUHAGER.c,0 :: ?ICS_LightingPage [4]
0x64AC	0x00006889 ;?ICS_LightingPage+0
; end of ?ICS_LightingPage
;RCUHAGER.c,0 :: ?ICS_CurtainPage [4]
0x64B0	0x0000651B ;?ICS_CurtainPage+0
; end of ?ICS_CurtainPage
;RCUHAGER.c,0 :: ?ICS_ScenesPage [4]
0x64B4	0x000065D0 ;?ICS_ScenesPage+0
; end of ?ICS_ScenesPage
;RCUHAGER.c,0 :: ?ICS_Fan_SpeedPage [4]
0x64B8	0x00006781 ;?ICS_Fan_SpeedPage+0
; end of ?ICS_Fan_SpeedPage
;RCUHAGER.c,0 :: ?ICS_Dimer_ExtantPage [4]
0x64BC	0x000066FB ;?ICS_Dimer_ExtantPage+0
; end of ?ICS_Dimer_ExtantPage
;RCUHAGER.c,0 :: ?ICS_Device_ExtantPage [4]
0x64C0	0x000055AC ;?ICS_Device_ExtantPage+0
; end of ?ICS_Device_ExtantPage
;RCUHAGER.c,0 :: ?ICS_SettingPage [4]
0x64C4	0x00005FA1 ;?ICS_SettingPage+0
; end of ?ICS_SettingPage
;RCUHAGER.c,0 :: ?ICS_HomePage [4]
0x64C8	0x0000628E ;?ICS_HomePage+0
; end of ?ICS_HomePage
;RCUHAGER.c,0 :: ?ICS_IP_NULL [4]
0x64CC	0x00000000 ;?ICS_IP_NULL+0
; end of ?ICS_IP_NULL
;,0 :: _initBlock_58 [2]
; Containing: ?ICS_flag_setdimmer1 [1]
;             ?ICS_flag_setdimmer2 [1]
0x64D0	0x0000 ;_initBlock_58+0 : ?ICS_flag_setdimmer1 at 0x64D0 : ?ICS_flag_setdimmer2 at 0x64D1
; end of _initBlock_58
;,0 :: _initBlock_59 [2]
; Containing: ?ICS_flag_button_dim1 [1]
;             ?ICS_flag_button_dim2 [1]
0x64D2	0x0000 ;_initBlock_59+0 : ?ICS_flag_button_dim1 at 0x64D2 : ?ICS_flag_button_dim2 at 0x64D3
; end of _initBlock_59
;,0 :: _initBlock_60 [2]
; Containing: ?ICS_BUTTON_DIM_CHANNEL1 [1]
;             ?ICS_BUTTON_DIM_CHANNEL2 [1]
0x64D4	0x0000 ;_initBlock_60+0 : ?ICS_BUTTON_DIM_CHANNEL1 at 0x64D4 : ?ICS_BUTTON_DIM_CHANNEL2 at 0x64D5
; end of _initBlock_60
;,0 :: _initBlock_61 [2]
; Containing: ?ICS_DIMMER_ALL_20PERCENT [1]
;             ?ICS_running_right_curtain [1]
0x64D6	0x0000 ;_initBlock_61+0 : ?ICS_DIMMER_ALL_20PERCENT at 0x64D6 : ?ICS_running_right_curtain at 0x64D7
; end of _initBlock_61
;RCUHAGER.c,0 :: ?ICS_status_out_relay [4]
0x64D8	0x00000000 ;?ICS_status_out_relay+0
; end of ?ICS_status_out_relay
;,0 :: _initBlock_63 [2]
; Containing: ?ICS_running_left_curtain [1]
;             ?ICS_running_hold_curtain [1]
0x64DC	0x0100 ;_initBlock_63+0 : ?ICS_running_left_curtain at 0x64DC : ?ICS_running_hold_curtain at 0x64DD
; end of _initBlock_63
;,0 :: _initBlock_64 [2]
; Containing: ?ICS_flag_right_curtain [1]
;             ?ICS_flag_left_curtain [1]
0x64DE	0x0000 ;_initBlock_64+0 : ?ICS_flag_right_curtain at 0x64DE : ?ICS_flag_left_curtain at 0x64DF
; end of _initBlock_64
;,0 :: _initBlock_65 [2]
; Containing: ?ICS_flag_hold_curtain [1]
;             ?ICS_flag_running_right_done [1]
0x64E0	0x0000 ;_initBlock_65+0 : ?ICS_flag_hold_curtain at 0x64E0 : ?ICS_flag_running_right_done at 0x64E1
; end of _initBlock_65
;,0 :: _initBlock_66 [2]
; Containing: ?ICS_flag_running_left_done [1]
;             ?ICS_flag_setdimmer4 [1]
0x64E2	0x0001 ;_initBlock_66+0 : ?ICS_flag_running_left_done at 0x64E2 : ?ICS_flag_setdimmer4 at 0x64E3
; end of _initBlock_66
;RCUHAGER.c,0 :: ?ICS_counter_running_right [4]
0x64E4	0x00000000 ;?ICS_counter_running_right+0
; end of ?ICS_counter_running_right
;RCUHAGER.c,0 :: ?ICS_counter_running_left [4]
0x64E8	0x00000000 ;?ICS_counter_running_left+0
; end of ?ICS_counter_running_left
;RCUHAGER.c,0 :: ?ICS_counter_button_curtain [4]
0x64EC	0x00000000 ;?ICS_counter_button_curtain+0
; end of ?ICS_counter_button_curtain
;,0 :: _initBlock_70 [2]
; Containing: ?ICS_BUTTON_DIM_CHANNEL4 [1]
;             ?ICS_flag_setdimmer3 [1]
0x64F0	0x0000 ;_initBlock_70+0 : ?ICS_BUTTON_DIM_CHANNEL4 at 0x64F0 : ?ICS_flag_setdimmer3 at 0x64F1
; end of _initBlock_70
;,0 :: _initBlock_71 [2]
; Containing: ?ICS_BUTTON_DIM_CHANNEL3 [1]
;             ?ICS_flag_setdimmaster [1]
0x64F2	0x0000 ;_initBlock_71+0 : ?ICS_BUTTON_DIM_CHANNEL3 at 0x64F2 : ?ICS_flag_setdimmaster at 0x64F3
; end of _initBlock_71
;,0 :: _initBlock_72 [2]
; Containing: ?ICS_BUTTON_DIM_MASTER [1]
;             ?ICS_BELL_ENABLE [1]
0x64F4	0x0000 ;_initBlock_72+0 : ?ICS_BUTTON_DIM_MASTER at 0x64F4 : ?ICS_BELL_ENABLE at 0x64F5
; end of _initBlock_72
;,0 :: _initBlock_73 [2]
; Containing: ?ICS_VALUE4CHANNEL [1]
;             ?ICS__Lib_EthEnc28j60_waitTcp4FIN [1]
0x64F6	0x0023 ;_initBlock_73+0 : ?ICS_VALUE4CHANNEL at 0x64F6 : ?ICS__Lib_EthEnc28j60_waitTcp4FIN at 0x64F7
; end of _initBlock_73
;__Lib_EthEnc28j60.c,0 :: ?ICS__Lib_EthEnc28j60_freeSlot [2]
0x64F8	0x0000 ;?ICS__Lib_EthEnc28j60_freeSlot+0
; end of ?ICS__Lib_EthEnc28j60_freeSlot
;__Lib_EthEnc28j60.c,0 :: ?ICS__Lib_EthEnc28j60_closeTCP [2]
0x64FA	0x0000 ;?ICS__Lib_EthEnc28j60_closeTCP+0
; end of ?ICS__Lib_EthEnc28j60_closeTCP
;__Lib_EthEnc28j60.c,0 :: ?ICS_SPI_Ethernet_UserTimerSec [4]
0x64FC	0x00000000 ;?ICS_SPI_Ethernet_UserTimerSec+0
; end of ?ICS_SPI_Ethernet_UserTimerSec
;__Lib_EthEnc28j60.c,0 :: ?ICS_SPI_Ethernet_ff [6]
0x6500	0xFFFFFFFF ;?ICS_SPI_Ethernet_ff+0
0x6504	0xFFFF ;?ICS_SPI_Ethernet_ff+4
; end of ?ICS_SPI_Ethernet_ff
;__Lib_EthEnc28j60.c,0 :: ?ICS__Lib_EthEnc28j60_smDHCPState [2]
0x6506	0x0000 ;?ICS__Lib_EthEnc28j60_smDHCPState+0
; end of ?ICS__Lib_EthEnc28j60_smDHCPState
;__Lib_EthEnc28j60.c,0 :: ?ICS__Lib_EthEnc28j60_DHCPrenew [2]
0x6508	0x0000 ;?ICS__Lib_EthEnc28j60_DHCPrenew+0
; end of ?ICS__Lib_EthEnc28j60_DHCPrenew
;__Lib_EthEnc28j60.c,0 :: ?ICS?lstr1___Lib_EthEnc28j60 [8]
0x650A	0x00080100 ;?ICS?lstr1___Lib_EthEnc28j60+0
0x650E	0x00000406 ;?ICS?lstr1___Lib_EthEnc28j60+4
; end of ?ICS?lstr1___Lib_EthEnc28j60
;,0 :: _initBlock_81 [2]
; Containing: ?ICS_count_buf_rc_4 [1]
;             ?ICS_flag_button_dim3 [1]
0x6512	0x0000 ;_initBlock_81+0 : ?ICS_count_buf_rc_4 at 0x6512 : ?ICS_flag_button_dim3 at 0x6513
; end of _initBlock_81
;,0 :: _initBlock_82 [2]
; Containing: ?ICS_flag_button_dim4 [1]
;             ?ICS_flag_button_dimmaster [1]
0x6514	0x0000 ;_initBlock_82+0 : ?ICS_flag_button_dim4 at 0x6514 : ?ICS_flag_button_dimmaster at 0x6515
; end of _initBlock_82
;,0 :: _initBlock_83 [2]
; Containing: ?ICS_MASTER_SWITCH_ALL [1]
;             ?ICS_MASTER_SWITCH_TOGGLE [1]
0x6516	0x0000 ;_initBlock_83+0 : ?ICS_MASTER_SWITCH_ALL at 0x6516 : ?ICS_MASTER_SWITCH_TOGGLE at 0x6517
; end of _initBlock_83
;,0 :: _initBlock_84 [2]
; Containing: ?ICS_DO_NOT_DISTURB [1]
;             ?ICS_KEYCARD_INSERT [1]
0x6518	0x0000 ;_initBlock_84+0 : ?ICS_DO_NOT_DISTURB at 0x6518 : ?ICS_KEYCARD_INSERT at 0x6519
; end of _initBlock_84
;,0 :: _initBlock_85 [182]
; Containing: ?ICS_MASTER_SWITCH [1]
;             ?lstr_6_RCUHAGER [181]
0x651A	0x72743C00 ;_initBlock_85+0 : ?ICS_MASTER_SWITCH at 0x651A : ?lstr_6_RCUHAGER at 0x651B
0x651E	0x68743C3E ;_initBlock_85+4
0x6522	0x6C6F6320 ;_initBlock_85+8
0x6526	0x6E617073 ;_initBlock_85+12
0x652A	0x433E333D ;_initBlock_85+16
0x652E	0x61747275 ;_initBlock_85+20
0x6532	0x2F3C6E69 ;_initBlock_85+24
0x6536	0x3C3E6874 ;_initBlock_85+28
0x653A	0x3E72742F ;_initBlock_85+32
0x653E	0x7263733C ;_initBlock_85+36
0x6542	0x3E747069 ;_initBlock_85+40
0x6546	0x20726176 ;_initBlock_85+44
0x654A	0x5B3D7261 ;_initBlock_85+48
0x654E	0x65704F22 ;_initBlock_85+52
0x6552	0x2031206E ;_initBlock_85+56
0x6556	0x6E656874 ;_initBlock_85+60
0x655A	0x6F6C6320 ;_initBlock_85+64
0x655E	0x2C226573 ;_initBlock_85+68
0x6562	0x65704F22 ;_initBlock_85+72
0x6566	0x2031206E ;_initBlock_85+76
0x656A	0x6E656874 ;_initBlock_85+80
0x656E	0x6F747320 ;_initBlock_85+84
0x6572	0x222C2270 ;_initBlock_85+88
0x6576	0x6E65704F ;_initBlock_85+92
0x657A	0x74203220 ;_initBlock_85+96
0x657E	0x206E6568 ;_initBlock_85+100
0x6582	0x736F6C63 ;_initBlock_85+104
0x6586	0x222C2265 ;_initBlock_85+108
0x658A	0x6E65704F ;_initBlock_85+112
0x658E	0x74203220 ;_initBlock_85+116
0x6592	0x206E6568 ;_initBlock_85+120
0x6596	0x706F7473 ;_initBlock_85+124
0x659A	0x5F3B5D22 ;_initBlock_85+128
0x659E	0x74696E69 ;_initBlock_85+132
0x65A2	0x3B293428 ;_initBlock_85+136
0x65A6	0x63732F3C ;_initBlock_85+140
0x65AA	0x74706972 ;_initBlock_85+144
0x65AE	0x742F3C3E ;_initBlock_85+148
0x65B2	0x2F3C3E64 ;_initBlock_85+152
0x65B6	0x3C3E7274 ;_initBlock_85+156
0x65BA	0x6261742F ;_initBlock_85+160
0x65BE	0x3C3E656C ;_initBlock_85+164
0x65C2	0x646F622F ;_initBlock_85+168
0x65C6	0x2F3C3E79 ;_initBlock_85+172
0x65CA	0x6C6D7468 ;_initBlock_85+176
0x65CE	0x003E ;_initBlock_85+180
; end of _initBlock_85
;,0 :: _initBlock_86 [820]
; Containing: ?lstr_7_RCUHAGER [159]
;             ?lstr_1_RCUHAGER [140]
;             ?lstr_9_RCUHAGER [134]
;             ?lstr_8_RCUHAGER [134]
;             ?lstr_4_RCUHAGER [130]
;             ?lstr_5_RCUHAGER [123]
0x65D0	0x3E72743C ;_initBlock_86+0 : ?lstr_7_RCUHAGER at 0x65D0
0x65D4	0x2068743C ;_initBlock_86+4
0x65D8	0x736C6F63 ;_initBlock_86+8
0x65DC	0x3D6E6170 ;_initBlock_86+12
0x65E0	0x63533E36 ;_initBlock_86+16
0x65E4	0x73656E65 ;_initBlock_86+20
0x65E8	0x68742F3C ;_initBlock_86+24
0x65EC	0x742F3C3E ;_initBlock_86+28
0x65F0	0x733C3E72 ;_initBlock_86+32
0x65F4	0x70697263 ;_initBlock_86+36
0x65F8	0x61763E74 ;_initBlock_86+40
0x65FC	0x72612072 ;_initBlock_86+44
0x6600	0x52225B3D ;_initBlock_86+48
0x6604	0x78616C65 ;_initBlock_86+52
0x6608	0x4E222C22 ;_initBlock_86+56
0x660C	0x74686769 ;_initBlock_86+60
0x6610	0x50222C22 ;_initBlock_86+64
0x6614	0x79747261 ;_initBlock_86+68
0x6618	0x4D222C22 ;_initBlock_86+72
0x661C	0x696E726F ;_initBlock_86+76
0x6620	0x2C22676E ;_initBlock_86+80
0x6624	0x74664122 ;_initBlock_86+84
0x6628	0x6F6E7265 ;_initBlock_86+88
0x662C	0x2C226E6F ;_initBlock_86+92
0x6630	0x74615722 ;_initBlock_86+96
0x6634	0x54206863 ;_initBlock_86+100
0x6638	0x3B5D2256 ;_initBlock_86+104
0x663C	0x696E695F ;_initBlock_86+108
0x6640	0x29362874 ;_initBlock_86+112
0x6644	0x732F3C3B ;_initBlock_86+116
0x6648	0x70697263 ;_initBlock_86+120
0x664C	0x2F3C3E74 ;_initBlock_86+124
0x6650	0x3C3E6474 ;_initBlock_86+128
0x6654	0x3E72742F ;_initBlock_86+132
0x6658	0x61742F3C ;_initBlock_86+136
0x665C	0x3E656C62 ;_initBlock_86+140
0x6660	0x6F622F3C ;_initBlock_86+144
0x6664	0x3C3E7964 ;_initBlock_86+148
0x6668	0x6D74682F ;_initBlock_86+152
0x666C	0x3C003E6C ;_initBlock_86+156 : ?lstr_1_RCUHAGER at 0x666F
0x6670	0x6C6D7468 ;_initBlock_86+160
0x6674	0x65683C3E ;_initBlock_86+164
0x6678	0x3C3E6461 ;_initBlock_86+168
0x667C	0x6165682F ;_initBlock_86+172
0x6680	0x743C3E64 ;_initBlock_86+176
0x6684	0x656C7469 ;_initBlock_86+180
0x6688	0x676F4C3E ;_initBlock_86+184
0x668C	0x50206E69 ;_initBlock_86+188
0x6690	0x3C656761 ;_initBlock_86+192
0x6694	0x7469742F ;_initBlock_86+196
0x6698	0x3C3E656C ;_initBlock_86+200
0x669C	0x563E3168 ;_initBlock_86+204
0x66A0	0x20494C41 ;_initBlock_86+208
0x66A4	0x54534554 ;_initBlock_86+212
0x66A8	0x47414820 ;_initBlock_86+216
0x66AC	0x2D205245 ;_initBlock_86+220
0x66B0	0x3E72623C ;_initBlock_86+224
0x66B4	0x64205049 ;_initBlock_86+228
0x66B8	0x75616665 ;_initBlock_86+232
0x66BC	0x313A746C ;_initBlock_86+236
0x66C0	0x312E3239 ;_initBlock_86+240
0x66C4	0x312E3836 ;_initBlock_86+244
0x66C8	0x3332312E ;_initBlock_86+248
0x66CC	0x623C2D20 ;_initBlock_86+252
0x66D0	0x414D3E72 ;_initBlock_86+256
0x66D4	0x30303A43 ;_initBlock_86+260
0x66D8	0x2D34312D ;_initBlock_86+264
0x66DC	0x372D3541 ;_initBlock_86+268
0x66E0	0x38312D36 ;_initBlock_86+272
0x66E4	0x3C33322D ;_initBlock_86+276
0x66E8	0x3E31682F ;_initBlock_86+280
0x66EC	0x6F622F3C ;_initBlock_86+284
0x66F0	0x3C3E7964 ;_initBlock_86+288
0x66F4	0x6D74682F ;_initBlock_86+292
0x66F8	0x3C003E6C ;_initBlock_86+296 : ?lstr_9_RCUHAGER at 0x66FB
0x66FC	0x3C3E7274 ;_initBlock_86+300
0x6700	0x63206874 ;_initBlock_86+304
0x6704	0x70736C6F ;_initBlock_86+308
0x6708	0x343D6E61 ;_initBlock_86+312
0x670C	0x6D69443E ;_initBlock_86+316
0x6710	0x2F3C7265 ;_initBlock_86+320
0x6714	0x3C3E6874 ;_initBlock_86+324
0x6718	0x3E72742F ;_initBlock_86+328
0x671C	0x7263733C ;_initBlock_86+332
0x6720	0x3E747069 ;_initBlock_86+336
0x6724	0x20726176 ;_initBlock_86+340
0x6728	0x5B3D7261 ;_initBlock_86+344
0x672C	0x20705522 ;_initBlock_86+348
0x6730	0x22322631 ;_initBlock_86+352
0x6734	0x6F44222C ;_initBlock_86+356
0x6738	0x31206E77 ;_initBlock_86+360
0x673C	0x2C223226 ;_initBlock_86+364
0x6740	0x20705522 ;_initBlock_86+368
0x6744	0x22342633 ;_initBlock_86+372
0x6748	0x6F44222C ;_initBlock_86+376
0x674C	0x33206E77 ;_initBlock_86+380
0x6750	0x5D223426 ;_initBlock_86+384
0x6754	0x6E695F3B ;_initBlock_86+388
0x6758	0x34287469 ;_initBlock_86+392
0x675C	0x2F3C3B29 ;_initBlock_86+396
0x6760	0x69726373 ;_initBlock_86+400
0x6764	0x3C3E7470 ;_initBlock_86+404
0x6768	0x3E64742F ;_initBlock_86+408
0x676C	0x72742F3C ;_initBlock_86+412
0x6770	0x742F3C3E ;_initBlock_86+416
0x6774	0x656C6261 ;_initBlock_86+420
0x6778	0x682F3C3E ;_initBlock_86+424
0x677C	0x3E6C6D74 ;_initBlock_86+428
0x6780	0x72743C00 ;_initBlock_86+432 : ?lstr_8_RCUHAGER at 0x6781
0x6784	0x68743C3E ;_initBlock_86+436
0x6788	0x6C6F6320 ;_initBlock_86+440
0x678C	0x6E617073 ;_initBlock_86+444
0x6790	0x463E333D ;_initBlock_86+448
0x6794	0x53206E61 ;_initBlock_86+452
0x6798	0x64656570 ;_initBlock_86+456
0x679C	0x68742F3C ;_initBlock_86+460
0x67A0	0x742F3C3E ;_initBlock_86+464
0x67A4	0x733C3E72 ;_initBlock_86+468
0x67A8	0x70697263 ;_initBlock_86+472
0x67AC	0x61763E74 ;_initBlock_86+476
0x67B0	0x72612072 ;_initBlock_86+480
0x67B4	0x4F225B3D ;_initBlock_86+484
0x67B8	0x2C226666 ;_initBlock_86+488
0x67BC	0x776F4C22 ;_initBlock_86+492
0x67C0	0x4D222C22 ;_initBlock_86+496
0x67C4	0x75696465 ;_initBlock_86+500
0x67C8	0x222C226D ;_initBlock_86+504
0x67CC	0x68676948 ;_initBlock_86+508
0x67D0	0x3B5D2274 ;_initBlock_86+512
0x67D4	0x696E695F ;_initBlock_86+516
0x67D8	0x29342874 ;_initBlock_86+520
0x67DC	0x732F3C3B ;_initBlock_86+524
0x67E0	0x70697263 ;_initBlock_86+528
0x67E4	0x2F3C3E74 ;_initBlock_86+532
0x67E8	0x3C3E6474 ;_initBlock_86+536
0x67EC	0x3E72742F ;_initBlock_86+540
0x67F0	0x61742F3C ;_initBlock_86+544
0x67F4	0x3E656C62 ;_initBlock_86+548
0x67F8	0x6F622F3C ;_initBlock_86+552
0x67FC	0x3C3E7964 ;_initBlock_86+556
0x6800	0x6D74682F ;_initBlock_86+560
0x6804	0x3C003E6C ;_initBlock_86+564 : ?lstr_4_RCUHAGER at 0x6807
0x6808	0x3C3E7274 ;_initBlock_86+568
0x680C	0x63206874 ;_initBlock_86+572
0x6810	0x70736C6F ;_initBlock_86+576
0x6814	0x333D6E61 ;_initBlock_86+580
0x6818	0x7265533E ;_initBlock_86+584
0x681C	0x65636976 ;_initBlock_86+588
0x6820	0x68742F3C ;_initBlock_86+592
0x6824	0x742F3C3E ;_initBlock_86+596
0x6828	0x733C3E72 ;_initBlock_86+600
0x682C	0x70697263 ;_initBlock_86+604
0x6830	0x61763E74 ;_initBlock_86+608
0x6834	0x72612072 ;_initBlock_86+612
0x6838	0x44225B3D ;_initBlock_86+616
0x683C	0x6F6E206F ;_initBlock_86+620
0x6840	0x69642074 ;_initBlock_86+624
0x6844	0x72757473 ;_initBlock_86+628
0x6848	0x222C2262 ;_initBlock_86+632
0x684C	0x76726553 ;_initBlock_86+636
0x6850	0x22656369 ;_initBlock_86+640
0x6854	0x695F3B5D ;_initBlock_86+644
0x6858	0x2874696E ;_initBlock_86+648
0x685C	0x3C3B2932 ;_initBlock_86+652
0x6860	0x7263732F ;_initBlock_86+656
0x6864	0x3E747069 ;_initBlock_86+660
0x6868	0x64742F3C ;_initBlock_86+664
0x686C	0x742F3C3E ;_initBlock_86+668
0x6870	0x2F3C3E72 ;_initBlock_86+672
0x6874	0x6C626174 ;_initBlock_86+676
0x6878	0x2F3C3E65 ;_initBlock_86+680
0x687C	0x79646F62 ;_initBlock_86+684
0x6880	0x682F3C3E ;_initBlock_86+688
0x6884	0x3E6C6D74 ;_initBlock_86+692
0x6888	0x72743C00 ;_initBlock_86+696 : ?lstr_5_RCUHAGER at 0x6889
0x688C	0x68743C3E ;_initBlock_86+700
0x6890	0x6C6F6320 ;_initBlock_86+704
0x6894	0x6E617073 ;_initBlock_86+708
0x6898	0x4C3E333D ;_initBlock_86+712
0x689C	0x74686769 ;_initBlock_86+716
0x68A0	0x68742F3C ;_initBlock_86+720
0x68A4	0x742F3C3E ;_initBlock_86+724
0x68A8	0x733C3E72 ;_initBlock_86+728
0x68AC	0x70697263 ;_initBlock_86+732
0x68B0	0x61763E74 ;_initBlock_86+736
0x68B4	0x72612072 ;_initBlock_86+740
0x68B8	0x45225B3D ;_initBlock_86+744
0x68BC	0x6172746E ;_initBlock_86+748
0x68C0	0x2265636E ;_initBlock_86+752
0x68C4	0x614D222C ;_initBlock_86+756
0x68C8	0x72657473 ;_initBlock_86+760
0x68CC	0x42222C22 ;_initBlock_86+764
0x68D0	0x22687461 ;_initBlock_86+768
0x68D4	0x6552222C ;_initBlock_86+772
0x68D8	0x6E696461 ;_initBlock_86+776
0x68DC	0x222C2267 ;_initBlock_86+780
0x68E0	0x73646542 ;_initBlock_86+784
0x68E4	0x22656469 ;_initBlock_86+788
0x68E8	0x695F3B5D ;_initBlock_86+792
0x68EC	0x2874696E ;_initBlock_86+796
0x68F0	0x3C3B2935 ;_initBlock_86+800
0x68F4	0x7263732F ;_initBlock_86+804
0x68F8	0x3E747069 ;_initBlock_86+808
0x68FC	0x74682F3C ;_initBlock_86+812
0x6900	0x003E6C6D ;_initBlock_86+816
; end of _initBlock_86
;__Lib_GPIO_32F10x_Defs.c,655 :: __GPIO_MODULE_SPI1_PA567 [108]
0x6904	0x00000005 ;__GPIO_MODULE_SPI1_PA567+0
0x6908	0x00000006 ;__GPIO_MODULE_SPI1_PA567+4
0x690C	0x00000007 ;__GPIO_MODULE_SPI1_PA567+8
0x6910	0xFFFFFFFF ;__GPIO_MODULE_SPI1_PA567+12
0x6914	0x00000000 ;__GPIO_MODULE_SPI1_PA567+16
0x6918	0x00000000 ;__GPIO_MODULE_SPI1_PA567+20
0x691C	0x00000000 ;__GPIO_MODULE_SPI1_PA567+24
0x6920	0x00000000 ;__GPIO_MODULE_SPI1_PA567+28
0x6924	0x00000000 ;__GPIO_MODULE_SPI1_PA567+32
0x6928	0x00000000 ;__GPIO_MODULE_SPI1_PA567+36
0x692C	0x00000000 ;__GPIO_MODULE_SPI1_PA567+40
0x6930	0x00000000 ;__GPIO_MODULE_SPI1_PA567+44
0x6934	0x00000000 ;__GPIO_MODULE_SPI1_PA567+48
0x6938	0x00000818 ;__GPIO_MODULE_SPI1_PA567+52
0x693C	0x00000818 ;__GPIO_MODULE_SPI1_PA567+56
0x6940	0x00000818 ;__GPIO_MODULE_SPI1_PA567+60
0x6944	0x00000000 ;__GPIO_MODULE_SPI1_PA567+64
0x6948	0x00000000 ;__GPIO_MODULE_SPI1_PA567+68
0x694C	0x00000000 ;__GPIO_MODULE_SPI1_PA567+72
0x6950	0x00000000 ;__GPIO_MODULE_SPI1_PA567+76
0x6954	0x00000000 ;__GPIO_MODULE_SPI1_PA567+80
0x6958	0x00000000 ;__GPIO_MODULE_SPI1_PA567+84
0x695C	0x00000000 ;__GPIO_MODULE_SPI1_PA567+88
0x6960	0x00000000 ;__GPIO_MODULE_SPI1_PA567+92
0x6964	0x00000000 ;__GPIO_MODULE_SPI1_PA567+96
0x6968	0x00000000 ;__GPIO_MODULE_SPI1_PA567+100
0x696C	0x00000001 ;__GPIO_MODULE_SPI1_PA567+104
; end of __GPIO_MODULE_SPI1_PA567
;,0 :: _initBlock_88 [55]
; Containing: httpHeader [31]
;             dhcp_pkt_1 [12]
;             httpMimeTypeHTML [12]
0x6970	0x50545448 ;_initBlock_88+0 : httpHeader at 0x6970
0x6974	0x312E312F ;_initBlock_88+4
0x6978	0x30303220 ;_initBlock_88+8
0x697C	0x0A4B4F20 ;_initBlock_88+12
0x6980	0x746E6F43 ;_initBlock_88+16
0x6984	0x2D746E65 ;_initBlock_88+20
0x6988	0x65707974 ;_initBlock_88+24
0x698C	0x0100203A ;_initBlock_88+28 : dhcp_pkt_1 at 0x698F
0x6990	0x12000601 ;_initBlock_88+32
0x6994	0x00453423 ;_initBlock_88+36
0x6998	0x74008000 ;_initBlock_88+40 : httpMimeTypeHTML at 0x699B
0x699C	0x2F747865 ;_initBlock_88+44
0x69A0	0x6C6D7468 ;_initBlock_88+48
0x69A4	0x000A0A ;_initBlock_88+52
; end of _initBlock_88
;RCUHAGER.c,0 :: ?ICS_KEYCARD_COUNTER_CLOSE [4]
0x69A8	0x00000000 ;?ICS_KEYCARD_COUNTER_CLOSE+0
; end of ?ICS_KEYCARD_COUNTER_CLOSE
;__Lib_EthEnc28j60.c,0 :: ?ICSSPI_Ethernet_readPacket_nextPtr_L0 [2]
0x69AC	0x0000 ;?ICSSPI_Ethernet_readPacket_nextPtr_L0+0
; end of ?ICSSPI_Ethernet_readPacket_nextPtr_L0
;__Lib_EthEnc28j60.c,1988 :: __Lib_EthEnc28j60_dhcp_pkt_2 [6]
0x69AE	0x63538263 ;__Lib_EthEnc28j60_dhcp_pkt_2+0
0x69B2	0x0135 ;__Lib_EthEnc28j60_dhcp_pkt_2+4
; end of __Lib_EthEnc28j60_dhcp_pkt_2
;,0 :: _initBlock_92 [9]
; Containing: dhcp_pkt_3 [5]
;             ?lstr_20_RCUHAGER [2]
;             ?lstr_21_RCUHAGER [2]
0x69B4	0x03010337 ;_initBlock_92+0 : dhcp_pkt_3 at 0x69B4
0x69B8	0x72007206 ;_initBlock_92+4 : ?lstr_20_RCUHAGER at 0x69B9 : ?lstr_21_RCUHAGER at 0x69BB
0x69BC	0x00 ;_initBlock_92+8
; end of _initBlock_92
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130      [92]    _SPI_Ethernet_writeMemory2
0x018C      [52]    _memcmp
0x01C0     [424]    _SPI_Ethernet_sendUDP2
0x0368     [104]    _SPI_Ethernet_putConstBytes
0x03D0     [104]    _SPI_Ethernet_putBytes
0x0438     [604]    _SPI_Ethernet_DHCPReceive
0x0694     [564]    _saveIP
0x08C8     [360]    _SPI_Ethernet_DHCPmsg
0x0A30     [112]    _SPI_Ethernet_memcpy
0x0AA0      [36]    _copyBuf
0x0AC4     [112]    _SPI_Ethernet_putString
0x0B34      [42]    _chuoi_so
0x0B60      [46]    _get_point
0x0B90     [112]    _SPI_Ethernet_putConstString
0x0C00      [76]    _LongWordToStr
0x0C4C      [22]    _isdigit
0x0C64      [80]    _SPI_Ethernet_writeMem
0x0CB4      [34]    __Lib_SPI_123_SPIx_Read
0x0CD8      [76]    _SPI_Ethernet_readMem
0x0D24      [40]    _SPI_Ethernet_setRxReadAddress
0x0D4C      [84]    _SPI_Ethernet_writePHY
0x0DA0     [356]    _SPI_Ethernet_doDNS
0x0F04     [304]    _SPI_Ethernet_doDHCP
0x1034      [80]    _SPI_Ethernet_writeReg
0x1084      [68]    _SPI_Ethernet_readReg
0x10C8      [88]    _SPI_Ethernet_readPHY
0x1120      [48]    _SPI_Ethernet_MACswap
0x1150     [140]    _GPIO_Clk_Enable
0x11DC     [120]    _SPI_Ethernet_getBytes
0x1254      [72]    _SPI_Ethernet_putByte
0x129C    [4200]    _SPI_Ethernet_UserTCP
0x2304      [10]    _SPI_Ethernet_UserUDP
0x2310      [60]    __Lib_FLASH_32F10x_FLASH_GetBank1Status
0x234C     [408]    _SPI_Ethernet_TXpacket
0x24E8      [24]    _Delay_500us
0x2500     [168]    _SPI_Ethernet_memcmp
0x25A8     [292]    _SPI_Ethernet_doARP
0x26CC      [68]    _SPI_Ethernet_checksum
0x2710      [72]    _SPI_Ethernet_getByte
0x2758      [48]    _SPI_Ethernet_IPswap
0x2788     [278]    _SPI_Ethernet_RAMcopy
0x28A0     [292]    _SPI_Ethernet_doUDP
0x29C4      [30]    _SPI_Ethernet_writeMemory
0x29E4      [46]    __Lib_FLASH_32F10x_FLASH_WaitForLastOperation
0x2A14      [40]    _FLASH_Unlock
0x2A3C      [34]    _SPI_Ethernet_delay
0x2A60      [24]    _Delay_1us
0x2A78    [1360]    _SPI_Ethernet_doTCP
0x2FC8     [500]    _GPIO_Config
0x31BC      [16]    __Lib_FLASH_32F10x_FLASH_ClearFlags
0x31CC     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x3264      [28]    _SPI1_Read
0x3280      [80]    _SPI_Ethernet_setBitReg
0x32D0      [96]    _SPI_Ethernet_writeAddr
0x3330      [72]    __Lib_EthEnc28j60_mkSubnetBroadcast
0x3378     [368]    _SPI_Ethernet_Init2
0x34E8      [28]    _SPI3_Read
0x3504      [28]    _SPI2_Read
0x3520      [80]    _SPI_Ethernet_clearBitReg
0x3570      [34]    _memcpy
0x3594      [96]    _FLASH_ErasePage
0x35F4     [128]    _FLASH_Write_Word
0x3674      [66]    __Lib_SPI_123_SPIx_Init_Advanced
0x36B8      [24]    _GPIO_Digital_Input
0x36D0     [272]    _GPIO_Alternate_Function_Enable
0x37E0     [312]    _SPI_Ethernet_Init
0x3918      [24]    _uart2_chr
0x3930     [984]    _SPI_Ethernet_readPacket
0x3D08      [76]    _SPI_Ethernet_confNetwork
0x3D58     [116]    _xuat_32bit
0x3DCC      [28]    _GPIO_Digital_Output
0x3DE8     [484]    _gpio_init
0x3FCC      [58]    ___FillZeros
0x4008      [20]    ___CC2DW
0x401C      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x406C      [92]    _usart2_init
0x40C8     [204]    _settingEthenet
0x4194      [66]    _set_value_dim
0x41D8      [76]    _SPI_Ethernet_doPacket
0x4224      [84]    _SPI1_Init_Advanced
0x4278     [128]    _timer1_init
0x42F8     [120]    _uart4__init
0x4370      [32]    _memset
0x4390       [8]    ___GenExcept
0x4398     [112]    _uart4_rx
0x4408    [2500]    _timer1_isr
0x4DCC     [240]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
0x4EC0    [1752]    _main
0x5598      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x7FC0      [84]    _IP_FIRST_TIME
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    _Address
0x20000004       [4]    _myIpAddr
0x20000008       [6]    _myMacAddr
0x2000000E       [4]    _ipMask
0x20000012       [4]    _dnsIpAddr
0x20000016       [6]    _httpMethod
0x2000001C       [2]    _index_page
0x2000001E       [1]    _flag_reset_ip
0x2000001F       [1]    _flag_but_dimer
0x20000020       [4]    _status_wed_service
0x20000024       [4]    _status_wed_light
0x20000028       [4]    _status_wed_curtain
0x2000002C       [4]    _status_wed_scenes
0x20000030       [4]    _status_wed_fan
0x20000034       [4]    _status_wed_dimer
0x20000038       [4]    _wed_status_button
0x2000003C       [4]    _out_relay
0x20000040       [4]    _flag_dimer_ex
0x20000044      [16]    _count_time_dimer_ex
0x20000054       [1]    _DIM2_EVERGREEN
0x20000055       [1]    _DIM4_EVERGREEN
0x20000056       [1]    _ETHERNET_BUTTON_DEVICE_0
0x20000057       [1]    _ETHERNET_BUTTON_DIM0
0x20000058       [1]    _ETHERNET_BUTTON_DEVICE_1
0x20000059       [1]    _ETHERNET_BUTTON_DIM1
0x2000005A       [1]    _ETHERNET_BUTTON_DEVICE_2
0x2000005B       [1]    _ETHERNET_BUTTON_DIM2
0x2000005C       [1]    _ETHERNET_BUTTON_DEVICE_3
0x2000005D       [1]    _ETHERNET_BUTTON_DIM3
0x2000005E       [1]    _ETHERNET_BUTTON_DEVICE_4
0x2000005F       [1]    _ETHERNET_BUTTON_DIM4
0x20000060       [4]    _LoginPage
0x20000064       [4]    _indexPage
0x20000068       [4]    _ServicePage
0x2000006C       [4]    _LightingPage
0x20000070       [4]    _CurtainPage
0x20000074       [4]    _ScenesPage
0x20000078       [4]    _Fan_SpeedPage
0x2000007C       [4]    _Dimer_ExtantPage
0x20000080       [4]    _Device_ExtantPage
0x20000084       [4]    _SettingPage
0x20000088       [4]    _HomePage
0x2000008C       [4]    _IP_NULL
0x20000090       [1]    _flag_setdimmer1
0x20000091       [1]    _flag_setdimmer2
0x20000092       [1]    _flag_button_dim1
0x20000093       [1]    _flag_button_dim2
0x20000094       [1]    _BUTTON_DIM_CHANNEL1
0x20000095       [1]    _BUTTON_DIM_CHANNEL2
0x20000096       [1]    _DIMMER_ALL_20PERCENT
0x20000097       [1]    _running_right_curtain
0x20000098       [4]    _status_out_relay
0x2000009C       [1]    _running_left_curtain
0x2000009D       [1]    _running_hold_curtain
0x2000009E       [1]    _flag_right_curtain
0x2000009F       [1]    _flag_left_curtain
0x200000A0       [1]    _flag_hold_curtain
0x200000A1       [1]    _flag_running_right_done
0x200000A2       [1]    _flag_running_left_done
0x200000A3       [1]    _flag_setdimmer4
0x200000A4       [4]    _counter_running_right
0x200000A8       [4]    _counter_running_left
0x200000AC       [4]    _counter_button_curtain
0x200000B0       [1]    _BUTTON_DIM_CHANNEL4
0x200000B1       [1]    _flag_setdimmer3
0x200000B2       [1]    _BUTTON_DIM_CHANNEL3
0x200000B3       [1]    _flag_setdimmaster
0x200000B4       [1]    _BUTTON_DIM_MASTER
0x200000B5       [1]    _BELL_ENABLE
0x200000B6       [1]    _VALUE4CHANNEL
0x200000B7       [1]    __Lib_EthEnc28j60_waitTcp4FIN
0x200000B8       [2]    __Lib_EthEnc28j60_freeSlot
0x200000BA       [2]    __Lib_EthEnc28j60_closeTCP
0x200000BC       [4]    _SPI_Ethernet_UserTimerSec
0x200000C0       [6]    _SPI_Ethernet_ff
0x200000C6       [2]    __Lib_EthEnc28j60_smDHCPState
0x200000C8       [2]    __Lib_EthEnc28j60_DHCPrenew
0x200000CA       [8]    ?lstr1___Lib_EthEnc28j60
0x200000D2       [1]    _count_buf_rc_4
0x200000D3       [1]    _flag_button_dim3
0x200000D4       [1]    _flag_button_dim4
0x200000D5       [1]    _flag_button_dimmaster
0x200000D6       [1]    _MASTER_SWITCH_ALL
0x200000D7       [1]    _MASTER_SWITCH_TOGGLE
0x200000D8       [1]    _DO_NOT_DISTURB
0x200000D9       [1]    _KEYCARD_INSERT
0x200000DA       [1]    _MASTER_SWITCH
0x200000DB       [1]    __Lib_EthEnc28j60_flags
0x200000DC       [4]    _KEYCARD_COUNTER_CLOSE
0x200000E0       [2]    SPI_Ethernet_readPacket_nextPtr_L0
0x200000E2       [2]    __Lib_EthEnc28j60_enc_hwRev
0x200000E4       [4]    _ptr
0x200000E8       [4]    _i
0x200000EC       [4]    _gwIpAddr
0x200000F0       [4]    _ipAddress
0x200000F4     [100]    _getRequest
0x20000158      [40]    _dyna
0x20000180      [40]    _buf
0x200001A8       [6]    _buf_rc_u4
0x200001AE      [24]    _but_state
0x200001C6       [2]    _SPI_Ethernet_pktLen
0x200001C8       [4]    _SPI_Rd_Ptr
0x200001CC       [4]    _SPI_Ethernet_ipAddr
0x200001D0       [6]    _SPI_Ethernet_macAddr
0x200001D6       [1]    _DATA_TRUE
0x200001D7       [1]    _PROCESSING_RS485
0x200001D8       [4]    __Lib_EthEnc28j60_ipr
0x200001DC      [60]    _SPI_Ethernet_arpCache
0x20000218       [4]    __Lib_EthEnc28j60_DHCPLeaseTime
0x2000021C       [4]    __Lib_EthEnc28j60_tmpIpAddr
0x20000220       [4]    __Lib_EthEnc28j60_tmpNetMask
0x20000224       [4]    __Lib_EthEnc28j60_tmpGW
0x20000228       [4]    __Lib_EthEnc28j60_tmpDNS
0x2000022C       [4]    __Lib_EthEnc28j60_DHCPServerID
0x20000230       [4]    _SPI_Ethernet_rmtIpAddr
0x20000234       [4]    __Lib_EthEnc28j60_tSec
0x20000238       [4]    _SPI_Ethernet_subNetBroadCast
0x2000023C       [4]    _SPI_Ethernet_ipMask
0x20000240       [4]    _SPI_Ethernet_gwIpAddr
0x20000244       [4]    _SPI_Ethernet_dnsIpAddr
0x20000248       [4]    _SPI_Wr_Ptr
0x2000024C       [4]    ___System_CLOCK_IN_KHZ
0x20000250      [48]    _but_sample
0x20000280      [24]    _but_sum_sample
0x20000298      [24]    _but_status
0x200002B0       [2]    SPI_Ethernet_sendUDP2_idUniq_L0
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0B5E       [2]    ?lstr_28_RCUHAGER
0x0B8E       [2]    ?lstr_27_RCUHAGER
0x0C62       [2]    ?lstr_26_RCUHAGER
0x0CD6       [2]    ?lstr_29_RCUHAGER
0x230E       [2]    ?lstr_32_RCUHAGER
0x24E4       [2]    ?lstr_31_RCUHAGER
0x24E6       [2]    ?lstr_30_RCUHAGER
0x289E       [2]    ?lstr_25_RCUHAGER
0x29E2       [2]    ?lstr_15_RCUHAGER
0x2A12       [2]    ?lstr_16_RCUHAGER
0x2A5E       [2]    ?lstr_17_RCUHAGER
0x3592       [2]    ?lstr_12_RCUHAGER
0x36B6       [2]    ?lstr_13_RCUHAGER
0x3D54       [2]    ?lstr_14_RCUHAGER
0x3D56       [2]    ?lstr_18_RCUHAGER
0x4006       [2]    ?lstr_22_RCUHAGER
0x41D6       [2]    ?lstr_23_RCUHAGER
0x4EBC       [2]    ?lstr_24_RCUHAGER
0x4EBE       [2]    ?lstr_19_RCUHAGER
0x55AC    [1312]    ?lstr_10_RCUHAGER
0x5ACC    [1237]    ?lstr_2_RCUHAGER
0x5FA1     [749]    ?lstr_11_RCUHAGER
0x628E     [431]    ?lstr_3_RCUHAGER
0x6440       [4]    ?ICS_Address
0x6444       [4]    ?ICS_myIpAddr
0x6448       [6]    ?ICS_myMacAddr
0x644E       [4]    ?ICS_ipMask
0x6452       [4]    ?ICS_dnsIpAddr
0x6456       [6]    ?ICS_httpMethod
0x645C       [2]    ?ICS_index_page
0x645E       [1]    ?ICS_flag_reset_ip
0x645F       [1]    ?ICS_flag_but_dimer
0x6460       [4]    ?ICS_status_wed_service
0x6464       [4]    ?ICS_status_wed_light
0x6468       [4]    ?ICS_status_wed_curtain
0x646C       [4]    ?ICS_status_wed_scenes
0x6470       [4]    ?ICS_status_wed_fan
0x6474       [4]    ?ICS_status_wed_dimer
0x6478       [4]    ?ICS_wed_status_button
0x647C       [4]    ?ICS_out_relay
0x6480       [4]    ?ICS_flag_dimer_ex
0x6484      [16]    ?ICS_count_time_dimer_ex
0x6494       [1]    ?ICS_DIM2_EVERGREEN
0x6495       [1]    ?ICS_DIM4_EVERGREEN
0x6496       [1]    ?ICS_ETHERNET_BUTTON_DEVICE_0
0x6497       [1]    ?ICS_ETHERNET_BUTTON_DIM0
0x6498       [1]    ?ICS_ETHERNET_BUTTON_DEVICE_1
0x6499       [1]    ?ICS_ETHERNET_BUTTON_DIM1
0x649A       [1]    ?ICS_ETHERNET_BUTTON_DEVICE_2
0x649B       [1]    ?ICS_ETHERNET_BUTTON_DIM2
0x649C       [1]    ?ICS_ETHERNET_BUTTON_DEVICE_3
0x649D       [1]    ?ICS_ETHERNET_BUTTON_DIM3
0x649E       [1]    ?ICS_ETHERNET_BUTTON_DEVICE_4
0x649F       [1]    ?ICS_ETHERNET_BUTTON_DIM4
0x64A0       [4]    ?ICS_LoginPage
0x64A4       [4]    ?ICS_indexPage
0x64A8       [4]    ?ICS_ServicePage
0x64AC       [4]    ?ICS_LightingPage
0x64B0       [4]    ?ICS_CurtainPage
0x64B4       [4]    ?ICS_ScenesPage
0x64B8       [4]    ?ICS_Fan_SpeedPage
0x64BC       [4]    ?ICS_Dimer_ExtantPage
0x64C0       [4]    ?ICS_Device_ExtantPage
0x64C4       [4]    ?ICS_SettingPage
0x64C8       [4]    ?ICS_HomePage
0x64CC       [4]    ?ICS_IP_NULL
0x64D0       [1]    ?ICS_flag_setdimmer1
0x64D1       [1]    ?ICS_flag_setdimmer2
0x64D2       [1]    ?ICS_flag_button_dim1
0x64D3       [1]    ?ICS_flag_button_dim2
0x64D4       [1]    ?ICS_BUTTON_DIM_CHANNEL1
0x64D5       [1]    ?ICS_BUTTON_DIM_CHANNEL2
0x64D6       [1]    ?ICS_DIMMER_ALL_20PERCENT
0x64D7       [1]    ?ICS_running_right_curtain
0x64D8       [4]    ?ICS_status_out_relay
0x64DC       [1]    ?ICS_running_left_curtain
0x64DD       [1]    ?ICS_running_hold_curtain
0x64DE       [1]    ?ICS_flag_right_curtain
0x64DF       [1]    ?ICS_flag_left_curtain
0x64E0       [1]    ?ICS_flag_hold_curtain
0x64E1       [1]    ?ICS_flag_running_right_done
0x64E2       [1]    ?ICS_flag_running_left_done
0x64E3       [1]    ?ICS_flag_setdimmer4
0x64E4       [4]    ?ICS_counter_running_right
0x64E8       [4]    ?ICS_counter_running_left
0x64EC       [4]    ?ICS_counter_button_curtain
0x64F0       [1]    ?ICS_BUTTON_DIM_CHANNEL4
0x64F1       [1]    ?ICS_flag_setdimmer3
0x64F2       [1]    ?ICS_BUTTON_DIM_CHANNEL3
0x64F3       [1]    ?ICS_flag_setdimmaster
0x64F4       [1]    ?ICS_BUTTON_DIM_MASTER
0x64F5       [1]    ?ICS_BELL_ENABLE
0x64F6       [1]    ?ICS_VALUE4CHANNEL
0x64F7       [1]    ?ICS__Lib_EthEnc28j60_waitTcp4FIN
0x64F8       [2]    ?ICS__Lib_EthEnc28j60_freeSlot
0x64FA       [2]    ?ICS__Lib_EthEnc28j60_closeTCP
0x64FC       [4]    ?ICS_SPI_Ethernet_UserTimerSec
0x6500       [6]    ?ICS_SPI_Ethernet_ff
0x6506       [2]    ?ICS__Lib_EthEnc28j60_smDHCPState
0x6508       [2]    ?ICS__Lib_EthEnc28j60_DHCPrenew
0x650A       [8]    ?ICS?lstr1___Lib_EthEnc28j60
0x6512       [1]    ?ICS_count_buf_rc_4
0x6513       [1]    ?ICS_flag_button_dim3
0x6514       [1]    ?ICS_flag_button_dim4
0x6515       [1]    ?ICS_flag_button_dimmaster
0x6516       [1]    ?ICS_MASTER_SWITCH_ALL
0x6517       [1]    ?ICS_MASTER_SWITCH_TOGGLE
0x6518       [1]    ?ICS_DO_NOT_DISTURB
0x6519       [1]    ?ICS_KEYCARD_INSERT
0x651A       [1]    ?ICS_MASTER_SWITCH
0x651B     [181]    ?lstr_6_RCUHAGER
0x65D0     [159]    ?lstr_7_RCUHAGER
0x666F     [140]    ?lstr_1_RCUHAGER
0x66FB     [134]    ?lstr_9_RCUHAGER
0x6781     [134]    ?lstr_8_RCUHAGER
0x6807     [130]    ?lstr_4_RCUHAGER
0x6889     [123]    ?lstr_5_RCUHAGER
0x6904     [108]    __GPIO_MODULE_SPI1_PA567
0x6970      [31]    _httpHeader
0x698F      [12]    __Lib_EthEnc28j60_dhcp_pkt_1
0x699B      [12]    _httpMimeTypeHTML
0x69A8       [4]    ?ICS_KEYCARD_COUNTER_CLOSE
0x69AC       [2]    ?ICSSPI_Ethernet_readPacket_nextPtr_L0
0x69AE       [6]    __Lib_EthEnc28j60_dhcp_pkt_2
0x69B4       [5]    __Lib_EthEnc28j60_dhcp_pkt_3
0x69B9       [2]    ?lstr_20_RCUHAGER
0x69BB       [2]    ?lstr_21_RCUHAGER
