Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Nov 21 22:00:51 2020
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7a12ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              79 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             168 |           72 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |           Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------+------------------+------------------+----------------+--------------+
|  Clk_IBUF_BUFG | Incrementare/temp_reg[8]_0        |                  |                1 |              1 |         1.00 |
|  Clk_IBUF_BUFG | Control/cntShiftLeft              |                  |                4 |              5 |         1.25 |
|  Clk_IBUF_BUFG | Control/cntShiftRight             |                  |                3 |              8 |         2.67 |
|  Clk_IBUF_BUFG | Control/FSM_onehot_st_reg[2]_1[0] |                  |                4 |              9 |         2.25 |
|  Clk_IBUF_BUFG | Control/FSM_onehot_st_reg[2]_0[0] |                  |               17 |             24 |         1.41 |
|  Clk_IBUF_BUFG | Control/FSM_onehot_st_reg[7]_0[0] |                  |               10 |             25 |         2.50 |
|  Clk_IBUF_BUFG | Control/E[0]                      |                  |               12 |             32 |         2.67 |
|  n_0_127_BUFG  |                                   |                  |               11 |             32 |         2.91 |
|  Clk_IBUF_BUFG |                                   |                  |               16 |             47 |         2.94 |
|  Clk_IBUF_BUFG | Control/FSM_onehot_st_reg[1]_0[0] |                  |               21 |             64 |         3.05 |
+----------------+-----------------------------------+------------------+------------------+----------------+--------------+


