# Reading pref.tcl
# do C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WWVB_SDR/ICE40/Projects/8bit_counter/simulation/simulation.mdo
# Loading project simulation
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:30:23 on Jun 10,2024
# vlog -reportprogress 300 "+incdir+C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WWVB_SDR/ICE40/Projects/8bit_counter/source" -work work C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WWVB_SDR/ICE40/Projects/8bit_counter/source/count_attr.v -suppress 2388 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 18:30:23 on Jun 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:30:23 on Jun 10,2024
# vlog -reportprogress 300 "+incdir+C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WWVB_SDR/ICE40/Projects/8bit_counter/source" -work work C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WWVB_SDR/ICE40/Projects/8bit_counter/source/simple_iq.v -suppress 2388 
# -- Compiling module mux4to1
# -- Compiling module data_serializer
# -- Compiling module cic_stage
# -- Compiling module cascaded_cic_filter
# -- Compiling module data_shifter
# -- Compiling module cic_filter_second_order
# -- Compiling module continuous_io_processor
# 
# Top level modules:
# 	mux4to1
# 	data_serializer
# 	cascaded_cic_filter
# 	data_shifter
# 	cic_filter_second_order
# 	continuous_io_processor
# End time: 18:30:23 on Jun 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:30:23 on Jun 10,2024
# vlog -reportprogress 300 "+incdir+C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WWVB_SDR/ICE40/Projects/8bit_counter/source" -work work C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WWVB_SDR/ICE40/Projects/8bit_counter/source/led_pattern.v -suppress 2388 
# -- Compiling module led_blink_pattern
# -- Compiling module mux2to1
# -- Compiling module mux_with_reset
# 
# Top level modules:
# 	led_blink_pattern
# 	mux2to1
# 	mux_with_reset
# End time: 18:30:23 on Jun 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:30:23 on Jun 10,2024
# vlog -reportprogress 300 "+incdir+C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WWVB_SDR/ICE40/Projects/8bit_counter/source" -work work C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WWVB_SDR/ICE40/Projects/8bit_counter/source/testbench.v -suppress 2388 
# -- Compiling module cascaded_cic_filter_tb
# 
# Top level modules:
# 	cascaded_cic_filter_tb
# End time: 18:30:23 on Jun 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -L pmi_work -L ovi_ice40up -suppress vsim-7033,vsim-8630,3009,3389 cascaded_cic_filter_tb 
# Start time: 18:30:23 on Jun 10,2024
# ** License Issue: License request for latticemsim feature failed
# ** License Issue: Cannot find license file. (C:\lscc\radiant\2023.2\license)
# ** Error: Failure to obtain a Verilog simulation license. Unable to checkout any of these license features: 'latticemsim' or 'alteramtivlog'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO C:\Users\julianstj\Desktop\WorkNotes\Projects\PTP\WWVB_SDR\ICE40\Projects\8bit_counter\simulation\simulation.mdo PAUSED at line 19
# End time: 18:31:43 on Jun 10,2024, Elapsed time: 0:01:20
# Errors: 0, Warnings: 7
