DECL|CAVS_DMA0_OWNERSHIP_REG|macro|CAVS_DMA0_OWNERSHIP_REG
DECL|CAVS_DMA1_OWNERSHIP_REG|macro|CAVS_DMA1_OWNERSHIP_REG
DECL|CAVS_DMA2_OWNERSHIP_REG|macro|CAVS_DMA2_OWNERSHIP_REG
DECL|CAVS_ICTL_0_IRQ_FLAGS|macro|CAVS_ICTL_0_IRQ_FLAGS
DECL|CAVS_ICTL_0_IRQ|macro|CAVS_ICTL_0_IRQ
DECL|CAVS_ICTL_1_IRQ_FLAGS|macro|CAVS_ICTL_1_IRQ_FLAGS
DECL|CAVS_ICTL_1_IRQ|macro|CAVS_ICTL_1_IRQ
DECL|CAVS_ICTL_2_IRQ_FLAGS|macro|CAVS_ICTL_2_IRQ_FLAGS
DECL|CAVS_ICTL_2_IRQ|macro|CAVS_ICTL_2_IRQ
DECL|CAVS_ICTL_3_IRQ_FLAGS|macro|CAVS_ICTL_3_IRQ_FLAGS
DECL|CAVS_ICTL_3_IRQ|macro|CAVS_ICTL_3_IRQ
DECL|CAVS_ICTL_BASE_ADDR|macro|CAVS_ICTL_BASE_ADDR
DECL|CAVS_IRQ_NUMBER|macro|CAVS_IRQ_NUMBER
DECL|CAVS_IRQ_NUM_MASK|macro|CAVS_IRQ_NUM_MASK
DECL|CAVS_IRQ_NUM_SHIFT|macro|CAVS_IRQ_NUM_SHIFT
DECL|CONFIG_UART_NS16550_P0_IRQ_ICTL_OFFSET|macro|CONFIG_UART_NS16550_P0_IRQ_ICTL_OFFSET
DECL|CONFIG_UART_NS16550_PORT_0_IRQ_FLAGS|macro|CONFIG_UART_NS16550_PORT_0_IRQ_FLAGS
DECL|DMA_HANDSHAKE_SSP0_RX|macro|DMA_HANDSHAKE_SSP0_RX
DECL|DMA_HANDSHAKE_SSP0_TX|macro|DMA_HANDSHAKE_SSP0_TX
DECL|DMA_HANDSHAKE_SSP1_RX|macro|DMA_HANDSHAKE_SSP1_RX
DECL|DMA_HANDSHAKE_SSP1_TX|macro|DMA_HANDSHAKE_SSP1_TX
DECL|DMA_HANDSHAKE_SSP2_RX|macro|DMA_HANDSHAKE_SSP2_RX
DECL|DMA_HANDSHAKE_SSP2_TX|macro|DMA_HANDSHAKE_SSP2_TX
DECL|DMA_HANDSHAKE_SSP3_RX|macro|DMA_HANDSHAKE_SSP3_RX
DECL|DMA_HANDSHAKE_SSP3_TX|macro|DMA_HANDSHAKE_SSP3_TX
DECL|DSP_RES_ALLOC_GENO_DIOPTOSEL|macro|DSP_RES_ALLOC_GENO_DIOPTOSEL
DECL|DSP_RES_ALLOC_GENO_MDIVOSEL|macro|DSP_RES_ALLOC_GENO_MDIVOSEL
DECL|DSP_RES_ALLOC_GEN_OWNER|macro|DSP_RES_ALLOC_GEN_OWNER
DECL|DW_DMA0_BASE_ADDR|macro|DW_DMA0_BASE_ADDR
DECL|DW_DMA0_IRQ|macro|DW_DMA0_IRQ
DECL|DW_DMA1_BASE_ADDR|macro|DW_DMA1_BASE_ADDR
DECL|DW_DMA1_IRQ|macro|DW_DMA1_IRQ
DECL|DW_DMA2_BASE_ADDR|macro|DW_DMA2_BASE_ADDR
DECL|DW_DMA2_IRQ|macro|DW_DMA2_IRQ
DECL|DW_ICTL_IRQ_CAVS_OFFSET|macro|DW_ICTL_IRQ_CAVS_OFFSET
DECL|DW_ICTL_IRQ_FLAGS|macro|DW_ICTL_IRQ_FLAGS
DECL|DW_ICTL_IRQ|macro|DW_ICTL_IRQ
DECL|DW_ICTL_NUM_IRQS|macro|DW_ICTL_NUM_IRQS
DECL|GPIO_DW_0_BASE_ADDR|macro|GPIO_DW_0_BASE_ADDR
DECL|GPIO_DW_0_BITS|macro|GPIO_DW_0_BITS
DECL|GPIO_DW_0_IRQ_FLAGS|macro|GPIO_DW_0_IRQ_FLAGS
DECL|GPIO_DW_0_IRQ_ICTL_OFFSET|macro|GPIO_DW_0_IRQ_ICTL_OFFSET
DECL|GPIO_DW_0_IRQ|macro|GPIO_DW_0_IRQ
DECL|GPIO_DW_PORT_0_INT_MASK|macro|GPIO_DW_PORT_0_INT_MASK
DECL|I2C_DW_0_BASE_ADDR|macro|I2C_DW_0_BASE_ADDR
DECL|I2C_DW_0_IRQ_ICTL_OFFSET|macro|I2C_DW_0_IRQ_ICTL_OFFSET
DECL|I2C_DW_0_IRQ|macro|I2C_DW_0_IRQ
DECL|I2C_DW_CLOCK_SPEED|macro|I2C_DW_CLOCK_SPEED
DECL|I2C_DW_IRQ_FLAGS|macro|I2C_DW_IRQ_FLAGS
DECL|I2S0_CAVS_IRQ|macro|I2S0_CAVS_IRQ
DECL|I2S1_CAVS_IRQ|macro|I2S1_CAVS_IRQ
DECL|I2S2_CAVS_IRQ|macro|I2S2_CAVS_IRQ
DECL|I2S3_CAVS_IRQ|macro|I2S3_CAVS_IRQ
DECL|I2S_OWNSEL|macro|I2S_OWNSEL
DECL|INTR_CNTL_IRQ_NUM_MASK|macro|INTR_CNTL_IRQ_NUM_MASK
DECL|INTR_CNTL_IRQ_NUM_SHIFT|macro|INTR_CNTL_IRQ_NUM_SHIFT
DECL|INTR_CNTL_IRQ_NUM|macro|INTR_CNTL_IRQ_NUM
DECL|IOAPIC_EDGE|macro|IOAPIC_EDGE
DECL|IOAPIC_HIGH|macro|IOAPIC_HIGH
DECL|LP_GP_DMA_SIZE|macro|LP_GP_DMA_SIZE
DECL|SOC_INTEL_S1000_MCK_XTAL_FREQ_HZ|macro|SOC_INTEL_S1000_MCK_XTAL_FREQ_HZ
DECL|SOC_S1000_GLB_CTRL_BASE|macro|SOC_S1000_GLB_CTRL_BASE
DECL|SOC_S1000_GLB_CTRL_STRAPS|macro|SOC_S1000_GLB_CTRL_STRAPS
DECL|SOC_S1000_STRAP_REF_CLK_19P2|macro|SOC_S1000_STRAP_REF_CLK_19P2
DECL|SOC_S1000_STRAP_REF_CLK_24P576|macro|SOC_S1000_STRAP_REF_CLK_24P576
DECL|SOC_S1000_STRAP_REF_CLK_38P4|macro|SOC_S1000_STRAP_REF_CLK_38P4
DECL|SOC_S1000_STRAP_REF_CLK|macro|SOC_S1000_STRAP_REF_CLK
DECL|SSP_BASE|macro|SSP_BASE
DECL|SSP_MN_DIV_BASE|macro|SSP_MN_DIV_BASE
DECL|SSP_MN_DIV_SIZE|macro|SSP_MN_DIV_SIZE
DECL|SSP_SIZE|macro|SSP_SIZE
DECL|SUE_DSPIOPO_REG|macro|SUE_DSPIOPO_REG
DECL|SUE_DSP_RES_ALLOC_REG_BASE|macro|SUE_DSP_RES_ALLOC_REG_BASE
DECL|USB_DW_BASE|macro|USB_DW_BASE
DECL|USB_DW_IRQ|macro|USB_DW_IRQ
DECL|XTENSA_IRQ_NUMBER|macro|XTENSA_IRQ_NUMBER
DECL|XTENSA_IRQ_NUM_MASK|macro|XTENSA_IRQ_NUM_MASK
DECL|XTENSA_IRQ_NUM_SHIFT|macro|XTENSA_IRQ_NUM_SHIFT
DECL|__INC_SOC_H|macro|__INC_SOC_H
