\hypertarget{group___t_i_m___output___compare___state}{}\doxysection{TIM\+\_\+\+Output\+\_\+\+Compare\+\_\+\+State}
\label{group___t_i_m___output___compare___state}\index{TIM\_Output\_Compare\_State@{TIM\_Output\_Compare\_State}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare___state_ga98fa585adffeb0d3654b47040576c6b7}{TIM\+\_\+\+OUTPUTSTATE\+\_\+\+DISABLE}}~((uint32\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare___state_ga114555abc521311f689478a7e0a9ace9}{TIM\+\_\+\+OUTPUTSTATE\+\_\+\+ENABLE}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{TIM\+\_\+\+CCER\+\_\+\+CC1E}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare___state_ga5848617f830d2de688eaff50ed279679}{IS\+\_\+\+TIM\+\_\+\+OUTPUT\+\_\+\+STATE}}(STATE)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___t_i_m___output___compare___state_ga5848617f830d2de688eaff50ed279679}\label{group___t_i_m___output___compare___state_ga5848617f830d2de688eaff50ed279679}} 
\index{TIM\_Output\_Compare\_State@{TIM\_Output\_Compare\_State}!IS\_TIM\_OUTPUT\_STATE@{IS\_TIM\_OUTPUT\_STATE}}
\index{IS\_TIM\_OUTPUT\_STATE@{IS\_TIM\_OUTPUT\_STATE}!TIM\_Output\_Compare\_State@{TIM\_Output\_Compare\_State}}
\doxysubsubsection{\texorpdfstring{IS\_TIM\_OUTPUT\_STATE}{IS\_TIM\_OUTPUT\_STATE}}
{\footnotesize\ttfamily \#define IS\+\_\+\+TIM\+\_\+\+OUTPUT\+\_\+\+STATE(\begin{DoxyParamCaption}\item[{}]{STATE }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                    (((STATE) == \mbox{\hyperlink{group___t_i_m___output___compare___state_ga98fa585adffeb0d3654b47040576c6b7}{TIM\_OUTPUTSTATE\_DISABLE}}) || \(\backslash\)}
\DoxyCodeLine{                                    ((STATE) == \mbox{\hyperlink{group___t_i_m___output___compare___state_ga114555abc521311f689478a7e0a9ace9}{TIM\_OUTPUTSTATE\_ENABLE}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source_l00395}{395}} of file \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source}{stm32f4xx\+\_\+hal\+\_\+tim.\+h}}.

\mbox{\Hypertarget{group___t_i_m___output___compare___state_ga98fa585adffeb0d3654b47040576c6b7}\label{group___t_i_m___output___compare___state_ga98fa585adffeb0d3654b47040576c6b7}} 
\index{TIM\_Output\_Compare\_State@{TIM\_Output\_Compare\_State}!TIM\_OUTPUTSTATE\_DISABLE@{TIM\_OUTPUTSTATE\_DISABLE}}
\index{TIM\_OUTPUTSTATE\_DISABLE@{TIM\_OUTPUTSTATE\_DISABLE}!TIM\_Output\_Compare\_State@{TIM\_Output\_Compare\_State}}
\doxysubsubsection{\texorpdfstring{TIM\_OUTPUTSTATE\_DISABLE}{TIM\_OUTPUTSTATE\_DISABLE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OUTPUTSTATE\+\_\+\+DISABLE~((uint32\+\_\+t)0x0000)}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source_l00392}{392}} of file \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source}{stm32f4xx\+\_\+hal\+\_\+tim.\+h}}.

\mbox{\Hypertarget{group___t_i_m___output___compare___state_ga114555abc521311f689478a7e0a9ace9}\label{group___t_i_m___output___compare___state_ga114555abc521311f689478a7e0a9ace9}} 
\index{TIM\_Output\_Compare\_State@{TIM\_Output\_Compare\_State}!TIM\_OUTPUTSTATE\_ENABLE@{TIM\_OUTPUTSTATE\_ENABLE}}
\index{TIM\_OUTPUTSTATE\_ENABLE@{TIM\_OUTPUTSTATE\_ENABLE}!TIM\_Output\_Compare\_State@{TIM\_Output\_Compare\_State}}
\doxysubsubsection{\texorpdfstring{TIM\_OUTPUTSTATE\_ENABLE}{TIM\_OUTPUTSTATE\_ENABLE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OUTPUTSTATE\+\_\+\+ENABLE~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{TIM\+\_\+\+CCER\+\_\+\+CC1E}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source_l00393}{393}} of file \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source}{stm32f4xx\+\_\+hal\+\_\+tim.\+h}}.

