Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle.qsys --block-symbol-file --output-directory=/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading SEProjetoFinalSingle/SEProjetoFinalSingle.qsys
Progress: Reading input file
Progress: Adding CPU0 [altera_nios2_gen2 21.1]
Progress: Parameterizing module CPU0
Progress: Adding SDRAM [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module SDRAM
Progress: Adding UART0 [altera_avalon_jtag_uart 21.1]
Progress: Parameterizing module UART0
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SEProjetoFinalSingle.UART0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle.qsys --synthesis=VERILOG --output-directory=/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading SEProjetoFinalSingle/SEProjetoFinalSingle.qsys
Progress: Reading input file
Progress: Adding CPU0 [altera_nios2_gen2 21.1]
Progress: Parameterizing module CPU0
Progress: Adding SDRAM [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module SDRAM
Progress: Adding UART0 [altera_avalon_jtag_uart 21.1]
Progress: Parameterizing module UART0
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SEProjetoFinalSingle.UART0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: SEProjetoFinalSingle: Generating SEProjetoFinalSingle "SEProjetoFinalSingle" for QUARTUS_SYNTH
Info: CPU0: "SEProjetoFinalSingle" instantiated altera_nios2_gen2 "CPU0"
Info: SDRAM: Starting RTL generation for module 'SEProjetoFinalSingle_SDRAM'
Info: SDRAM:   Generation command is [exec /home/allan/intelFPGA_lite/21.1/quartus/linux64/perl/bin/perl -I /home/allan/intelFPGA_lite/21.1/quartus/linux64/perl/lib -I /home/allan/intelFPGA_lite/21.1/quartus/sopc_builder/bin/europa -I /home/allan/intelFPGA_lite/21.1/quartus/sopc_builder/bin -I /home/allan/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/allan/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/allan/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SEProjetoFinalSingle_SDRAM --dir=/tmp/alt9898_8729648780358043356.dir/0002_SDRAM_gen/ --quartus_dir=/home/allan/intelFPGA_lite/21.1/quartus --verilog --config=/tmp/alt9898_8729648780358043356.dir/0002_SDRAM_gen//SEProjetoFinalSingle_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM: Done RTL generation for module 'SEProjetoFinalSingle_SDRAM'
Info: SDRAM: "SEProjetoFinalSingle" instantiated altera_avalon_onchip_memory2 "SDRAM"
Info: UART0: Starting RTL generation for module 'SEProjetoFinalSingle_UART0'
Info: UART0:   Generation command is [exec /home/allan/intelFPGA_lite/21.1/quartus/linux64/perl/bin/perl -I /home/allan/intelFPGA_lite/21.1/quartus/linux64/perl/lib -I /home/allan/intelFPGA_lite/21.1/quartus/sopc_builder/bin/europa -I /home/allan/intelFPGA_lite/21.1/quartus/sopc_builder/bin -I /home/allan/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/allan/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/allan/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SEProjetoFinalSingle_UART0 --dir=/tmp/alt9898_8729648780358043356.dir/0003_UART0_gen/ --quartus_dir=/home/allan/intelFPGA_lite/21.1/quartus --verilog --config=/tmp/alt9898_8729648780358043356.dir/0003_UART0_gen//SEProjetoFinalSingle_UART0_component_configuration.pl  --do_build_sim=0  ]
Info: UART0: Done RTL generation for module 'SEProjetoFinalSingle_UART0'
Info: UART0: "SEProjetoFinalSingle" instantiated altera_avalon_jtag_uart "UART0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "SEProjetoFinalSingle" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "SEProjetoFinalSingle" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "SEProjetoFinalSingle" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'SEProjetoFinalSingle_CPU0_cpu'
Info: cpu:   Generation command is [exec /home/allan/intelFPGA_lite/21.1/quartus/linux64//perl/bin/perl -I /home/allan/intelFPGA_lite/21.1/quartus/linux64//perl/lib -I /home/allan/intelFPGA_lite/21.1/quartus/sopc_builder/bin/europa -I /home/allan/intelFPGA_lite/21.1/quartus/sopc_builder/bin -I /home/allan/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/allan/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/allan/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/allan/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/allan/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=SEProjetoFinalSingle_CPU0_cpu --dir=/tmp/alt9898_8729648780358043356.dir/0006_cpu_gen/ --quartus_bindir=/home/allan/intelFPGA_lite/21.1/quartus/linux64/ --verilog --config=/tmp/alt9898_8729648780358043356.dir/0006_cpu_gen//SEProjetoFinalSingle_CPU0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.06.24 11:51:07 (*) Starting Nios II generation
Info: cpu: # 2024.06.24 11:51:07 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.06.24 11:51:07 (*)   Creating all objects for CPU
Info: cpu: # 2024.06.24 11:51:07 (*)     Testbench
Info: cpu: # 2024.06.24 11:51:08 (*)     Instruction decoding
Info: cpu: # 2024.06.24 11:51:08 (*)       Instruction fields
Info: cpu: # 2024.06.24 11:51:08 (*)       Instruction decodes
Info: cpu: # 2024.06.24 11:51:09 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2024.06.24 11:51:09 (*)       Instruction controls
Info: cpu: # 2024.06.24 11:51:09 (*)     Pipeline frontend
Info: cpu: # 2024.06.24 11:51:09 (*)     Pipeline backend
Info: cpu: # 2024.06.24 11:51:11 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.06.24 11:51:11 (*)   Creating plain-text RTL
Info: cpu: # 2024.06.24 11:51:13 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'SEProjetoFinalSingle_CPU0_cpu'
Info: cpu: "CPU0" instantiated altera_nios2_gen2_unit "cpu"
Info: CPU0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU0_data_master_translator"
Info: UART0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "UART0_avalon_jtag_slave_translator"
Info: CPU0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU0_data_master_agent"
Info: UART0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "UART0_avalon_jtag_slave_agent"
Info: UART0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "UART0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: CPU0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "CPU0_data_master_limiter"
Info: Reusing file /home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: SEProjetoFinalSingle: Done "SEProjetoFinalSingle" with 28 modules, 49 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
