INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/OneDrive - University of Illinois - Urbana/homework/ECE 385/Lab3/design_source/adder_toplevel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_toplevel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/OneDrive - University of Illinois - Urbana/homework/ECE 385/Lab3/design_source/hex_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_driver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/OneDrive - University of Illinois - Urbana/homework/ECE 385/Lab3/design_source/load_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/OneDrive - University of Illinois - Urbana/homework/ECE 385/Lab3/design_source/lookahead_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module la
INFO: [VRFC 10-311] analyzing module lookahead_adder_4
INFO: [VRFC 10-311] analyzing module lookahead_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/OneDrive - University of Illinois - Urbana/homework/ECE 385/Lab3/design_source/negedge_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module negedge_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/OneDrive - University of Illinois - Urbana/homework/ECE 385/Lab3/design_source/sync_debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_debounce
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'q' is not allowed [C:/Users/Orion/OneDrive - University of Illinois - Urbana/homework/ECE 385/Lab3/design_source/sync_debounce.sv:20]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/OneDrive - University of Illinois - Urbana/homework/ECE 385/Lab3/Lab3.srcs/sim_1/new/testbench_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
