#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Jan 06 12:13:00 2019
# Process ID: 18108
# Current directory: C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16820 C:\Users\14405\Desktop\数字逻辑\贪吃蛇大作业\SnakeGame\SnakeGame.xpr
# Log file: C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/vivado.log
# Journal file: C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/14405/Desktop/SnakeGame' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 790.813 ; gain = 134.051
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'snake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.sim/sim_1/behav'
"xvlog -m64 --relax -prj snake_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/VGA_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/clk_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_n is not allowed [C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/clk_unit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/Seg_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/Snake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Snake
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/Snake_Eatting_Apple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Snake_Eatting_Apple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/Key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Key
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/Game_Ctrl_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Game_Ctrl_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/VGA_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/top_greedy_snake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_greedy_snake
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sim_1/new/snake_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module snake_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 6855ab5770434ab18883ccc304c60d22 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot snake_tb_behav xil_defaultlib.snake_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port seg_out [C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sim_1/new/snake_tb.v:49]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 8 for port sel [C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sim_1/new/snake_tb.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/top_greedy_snake.v" Line 3. Module top_greedy_snake doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/Game_Ctrl_Unit.v" Line 2. Module Game_Ctrl_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/Snake_Eatting_Apple.v" Line 2. Module Snake_Eatting_Apple doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/Snake.v" Line 2. Module Snake doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/clk_unit.v" Line 2. Module clk_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/VGA_Control.v" Line 2. Module VGA_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/Key.v" Line 2. Module Key doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/Seg_Display.v" Line 2. Module Seg_Display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/top_greedy_snake.v" Line 3. Module top_greedy_snake doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/Game_Ctrl_Unit.v" Line 2. Module Game_Ctrl_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/Snake_Eatting_Apple.v" Line 2. Module Snake_Eatting_Apple doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/Snake.v" Line 2. Module Snake doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/clk_unit.v" Line 2. Module clk_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/VGA_Control.v" Line 2. Module VGA_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/Key.v" Line 2. Module Key doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/Seg_Display.v" Line 2. Module Seg_Display doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Game_Ctrl_Unit
Compiling module xil_defaultlib.Snake_Eatting_Apple
Compiling module xil_defaultlib.Snake
Compiling module xil_defaultlib.clk_unit
Compiling module xil_defaultlib.VGA_Control
Compiling module xil_defaultlib.VGA_top
Compiling module xil_defaultlib.Key
Compiling module xil_defaultlib.Seg_Display
Compiling module xil_defaultlib.top_greedy_snake
Compiling module xil_defaultlib.snake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot snake_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.sim/sim_1/behav/xsim.dir/snake_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 06 12:15:21 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 802.254 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "snake_tb_behav -key {Behavioral:sim_1:Functional:snake_tb} -tclbatch {snake_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source snake_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'snake_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 802.254 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'snake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.sim/sim_1/behav'
"xvlog -m64 --relax -prj snake_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/VGA_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/clk_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_n is not allowed [C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/clk_unit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/Seg_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/Snake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Snake
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/Snake_Eatting_Apple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Snake_Eatting_Apple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/Key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Key
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/Game_Ctrl_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Game_Ctrl_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/VGA_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/top_greedy_snake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_greedy_snake
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sim_1/new/snake_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module snake_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 6855ab5770434ab18883ccc304c60d22 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot snake_tb_behav xil_defaultlib.snake_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port seg_out [C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sim_1/new/snake_tb.v:49]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 8 for port sel [C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sim_1/new/snake_tb.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/top_greedy_snake.v" Line 3. Module top_greedy_snake doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/Game_Ctrl_Unit.v" Line 2. Module Game_Ctrl_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/Snake_Eatting_Apple.v" Line 2. Module Snake_Eatting_Apple doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/Snake.v" Line 2. Module Snake doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/clk_unit.v" Line 2. Module clk_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/VGA_Control.v" Line 2. Module VGA_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/Key.v" Line 2. Module Key doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/Seg_Display.v" Line 2. Module Seg_Display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/top_greedy_snake.v" Line 3. Module top_greedy_snake doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/Game_Ctrl_Unit.v" Line 2. Module Game_Ctrl_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/Snake_Eatting_Apple.v" Line 2. Module Snake_Eatting_Apple doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/Snake.v" Line 2. Module Snake doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/clk_unit.v" Line 2. Module clk_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/VGA_Control.v" Line 2. Module VGA_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/Key.v" Line 2. Module Key doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.srcs/sources_1/new/Seg_Display.v" Line 2. Module Seg_Display doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Game_Ctrl_Unit
Compiling module xil_defaultlib.Snake_Eatting_Apple
Compiling module xil_defaultlib.Snake
Compiling module xil_defaultlib.clk_unit
Compiling module xil_defaultlib.VGA_Control
Compiling module xil_defaultlib.VGA_top
Compiling module xil_defaultlib.Key
Compiling module xil_defaultlib.Seg_Display
Compiling module xil_defaultlib.top_greedy_snake
Compiling module xil_defaultlib.snake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot snake_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.sim/sim_1/behav/xsim.dir/snake_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 06 12:23:47 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/14405/Desktop/数字逻辑/贪吃蛇大作业/SnakeGame/SnakeGame.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "snake_tb_behav -key {Behavioral:sim_1:Functional:snake_tb} -tclbatch {snake_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source snake_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'snake_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 847.004 ; gain = 0.000
run 100 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 100 ns
run 100 ns
run 100 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan 06 12:30:21 2019...
