// Seed: 1754572352
module module_0 (
    output tri1 id_0,
    input wor id_1,
    input tri id_2,
    input tri id_3,
    input wand id_4,
    input supply1 id_5,
    output wand id_6
);
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output tri1  id_0,
    input  wand  id_1
    , id_6,
    input  tri1  id_2,
    output logic id_3,
    output wor   id_4
);
  always @(*) cover (id_6);
  assign id_3 = -1;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_4
  );
  always @(posedge id_6);
  assign id_3 = 1;
  assign id_4 = id_1;
  assign id_3 = id_6;
  always @(negedge id_1) id_3 <= 1'h0;
  assign id_0 = 1;
  wire id_7;
  ;
endmodule
