library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity GateDemo is
	port(sw   : in std_logic_vector(1 downto 0)
	     LEDR : out std_logic_vector(o downto 0));
end GateDemo;

architecture Shell of GateDemo is 
begin
	system_core : entity work.AND2Gate(Behavioral)
							port map(inPort0 => sw(0),
							         inPort1 => sw(1),
										outPort => LEDR(0));
end Shell;