
Battery Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000179c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000004  08001924  08001924  00011924  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001928  08001928  00011928  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800192c  0800192c  0001192c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000024  20000000  08001930  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020024  2**0
                  CONTENTS
  7 .bss          000000a8  20000024  20000024  00020024  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  200000cc  200000cc  00020024  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000881c  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000019f0  00000000  00000000  00028870  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000ac0  00000000  00000000  0002a260  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000009b8  00000000  00000000  0002ad20  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00003c10  00000000  00000000  0002b6d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003599  00000000  00000000  0002f2e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00032881  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002c88  00000000  00000000  00032900  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  00035588  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000024 	.word	0x20000024
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800190c 	.word	0x0800190c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000028 	.word	0x20000028
 80001c4:	0800190c 	.word	0x0800190c

080001c8 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 80001d2:	2300      	movs	r3, #0
 80001d4:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 80001d6:	2300      	movs	r3, #0
 80001d8:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	685b      	ldr	r3, [r3, #4]
 80001de:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 80001e0:	68fb      	ldr	r3, [r7, #12]
 80001e2:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80001e6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80001ea:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80001ec:	683b      	ldr	r3, [r7, #0]
 80001ee:	791b      	ldrb	r3, [r3, #4]
 80001f0:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 80001f2:	683b      	ldr	r3, [r7, #0]
 80001f4:	681b      	ldr	r3, [r3, #0]
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80001f6:	4313      	orrs	r3, r2
 80001f8:	68fa      	ldr	r2, [r7, #12]
 80001fa:	4313      	orrs	r3, r2
 80001fc:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	68fa      	ldr	r2, [r7, #12]
 8000202:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	689b      	ldr	r3, [r3, #8]
 8000208:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 800020a:	68fa      	ldr	r2, [r7, #12]
 800020c:	4b18      	ldr	r3, [pc, #96]	; (8000270 <ADC_Init+0xa8>)
 800020e:	4013      	ands	r3, r2
 8000210:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000212:	683b      	ldr	r3, [r7, #0]
 8000214:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000216:	683b      	ldr	r3, [r7, #0]
 8000218:	68db      	ldr	r3, [r3, #12]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 800021a:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 800021c:	683b      	ldr	r3, [r7, #0]
 800021e:	689b      	ldr	r3, [r3, #8]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000220:	431a      	orrs	r2, r3
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000222:	683b      	ldr	r3, [r7, #0]
 8000224:	795b      	ldrb	r3, [r3, #5]
 8000226:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000228:	4313      	orrs	r3, r2
 800022a:	68fa      	ldr	r2, [r7, #12]
 800022c:	4313      	orrs	r3, r2
 800022e:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	68fa      	ldr	r2, [r7, #12]
 8000234:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800023a:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 800023c:	68fb      	ldr	r3, [r7, #12]
 800023e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000242:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000244:	683b      	ldr	r3, [r7, #0]
 8000246:	7d1b      	ldrb	r3, [r3, #20]
 8000248:	3b01      	subs	r3, #1
 800024a:	b2da      	uxtb	r2, r3
 800024c:	7afb      	ldrb	r3, [r7, #11]
 800024e:	4313      	orrs	r3, r2
 8000250:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8000252:	7afb      	ldrb	r3, [r7, #11]
 8000254:	051b      	lsls	r3, r3, #20
 8000256:	68fa      	ldr	r2, [r7, #12]
 8000258:	4313      	orrs	r3, r2
 800025a:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	68fa      	ldr	r2, [r7, #12]
 8000260:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000262:	bf00      	nop
 8000264:	3714      	adds	r7, #20
 8000266:	46bd      	mov	sp, r7
 8000268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop
 8000270:	c0fff7fd 	.word	0xc0fff7fd

08000274 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000274:	b480      	push	{r7}
 8000276:	b083      	sub	sp, #12
 8000278:	af00      	add	r7, sp, #0
 800027a:	6078      	str	r0, [r7, #4]
 800027c:	460b      	mov	r3, r1
 800027e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000280:	78fb      	ldrb	r3, [r7, #3]
 8000282:	2b00      	cmp	r3, #0
 8000284:	d006      	beq.n	8000294 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	689b      	ldr	r3, [r3, #8]
 800028a:	f043 0201 	orr.w	r2, r3, #1
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 8000292:	e005      	b.n	80002a0 <ADC_Cmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	689b      	ldr	r3, [r3, #8]
 8000298:	f023 0201 	bic.w	r2, r3, #1
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	609a      	str	r2, [r3, #8]
}
 80002a0:	bf00      	nop
 80002a2:	370c      	adds	r7, #12
 80002a4:	46bd      	mov	sp, r7
 80002a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002aa:	4770      	bx	lr

080002ac <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 80002ac:	b480      	push	{r7}
 80002ae:	b085      	sub	sp, #20
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	6078      	str	r0, [r7, #4]
 80002b4:	4608      	mov	r0, r1
 80002b6:	4611      	mov	r1, r2
 80002b8:	461a      	mov	r2, r3
 80002ba:	4603      	mov	r3, r0
 80002bc:	70fb      	strb	r3, [r7, #3]
 80002be:	460b      	mov	r3, r1
 80002c0:	70bb      	strb	r3, [r7, #2]
 80002c2:	4613      	mov	r3, r2
 80002c4:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 80002c6:	2300      	movs	r3, #0
 80002c8:	60fb      	str	r3, [r7, #12]
 80002ca:	2300      	movs	r3, #0
 80002cc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 80002ce:	78fb      	ldrb	r3, [r7, #3]
 80002d0:	2b09      	cmp	r3, #9
 80002d2:	d923      	bls.n	800031c <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	68db      	ldr	r3, [r3, #12]
 80002d8:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 80002da:	78fb      	ldrb	r3, [r7, #3]
 80002dc:	f1a3 020a 	sub.w	r2, r3, #10
 80002e0:	4613      	mov	r3, r2
 80002e2:	005b      	lsls	r3, r3, #1
 80002e4:	4413      	add	r3, r2
 80002e6:	2207      	movs	r2, #7
 80002e8:	fa02 f303 	lsl.w	r3, r2, r3
 80002ec:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 80002ee:	68bb      	ldr	r3, [r7, #8]
 80002f0:	43db      	mvns	r3, r3
 80002f2:	68fa      	ldr	r2, [r7, #12]
 80002f4:	4013      	ands	r3, r2
 80002f6:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 80002f8:	7879      	ldrb	r1, [r7, #1]
 80002fa:	78fb      	ldrb	r3, [r7, #3]
 80002fc:	f1a3 020a 	sub.w	r2, r3, #10
 8000300:	4613      	mov	r3, r2
 8000302:	005b      	lsls	r3, r3, #1
 8000304:	4413      	add	r3, r2
 8000306:	fa01 f303 	lsl.w	r3, r1, r3
 800030a:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 800030c:	68fa      	ldr	r2, [r7, #12]
 800030e:	68bb      	ldr	r3, [r7, #8]
 8000310:	4313      	orrs	r3, r2
 8000312:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	68fa      	ldr	r2, [r7, #12]
 8000318:	60da      	str	r2, [r3, #12]
 800031a:	e01e      	b.n	800035a <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	691b      	ldr	r3, [r3, #16]
 8000320:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8000322:	78fa      	ldrb	r2, [r7, #3]
 8000324:	4613      	mov	r3, r2
 8000326:	005b      	lsls	r3, r3, #1
 8000328:	4413      	add	r3, r2
 800032a:	2207      	movs	r2, #7
 800032c:	fa02 f303 	lsl.w	r3, r2, r3
 8000330:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000332:	68bb      	ldr	r3, [r7, #8]
 8000334:	43db      	mvns	r3, r3
 8000336:	68fa      	ldr	r2, [r7, #12]
 8000338:	4013      	ands	r3, r2
 800033a:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 800033c:	7879      	ldrb	r1, [r7, #1]
 800033e:	78fa      	ldrb	r2, [r7, #3]
 8000340:	4613      	mov	r3, r2
 8000342:	005b      	lsls	r3, r3, #1
 8000344:	4413      	add	r3, r2
 8000346:	fa01 f303 	lsl.w	r3, r1, r3
 800034a:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 800034c:	68fa      	ldr	r2, [r7, #12]
 800034e:	68bb      	ldr	r3, [r7, #8]
 8000350:	4313      	orrs	r3, r2
 8000352:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	68fa      	ldr	r2, [r7, #12]
 8000358:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 800035a:	78bb      	ldrb	r3, [r7, #2]
 800035c:	2b06      	cmp	r3, #6
 800035e:	d821      	bhi.n	80003a4 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000364:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 8000366:	78bb      	ldrb	r3, [r7, #2]
 8000368:	1e5a      	subs	r2, r3, #1
 800036a:	4613      	mov	r3, r2
 800036c:	009b      	lsls	r3, r3, #2
 800036e:	4413      	add	r3, r2
 8000370:	221f      	movs	r2, #31
 8000372:	fa02 f303 	lsl.w	r3, r2, r3
 8000376:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000378:	68bb      	ldr	r3, [r7, #8]
 800037a:	43db      	mvns	r3, r3
 800037c:	68fa      	ldr	r2, [r7, #12]
 800037e:	4013      	ands	r3, r2
 8000380:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 8000382:	78f9      	ldrb	r1, [r7, #3]
 8000384:	78bb      	ldrb	r3, [r7, #2]
 8000386:	1e5a      	subs	r2, r3, #1
 8000388:	4613      	mov	r3, r2
 800038a:	009b      	lsls	r3, r3, #2
 800038c:	4413      	add	r3, r2
 800038e:	fa01 f303 	lsl.w	r3, r1, r3
 8000392:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000394:	68fa      	ldr	r2, [r7, #12]
 8000396:	68bb      	ldr	r3, [r7, #8]
 8000398:	4313      	orrs	r3, r2
 800039a:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	68fa      	ldr	r2, [r7, #12]
 80003a0:	635a      	str	r2, [r3, #52]	; 0x34
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 80003a2:	e047      	b.n	8000434 <ADC_RegularChannelConfig+0x188>
  else if (Rank < 13)
 80003a4:	78bb      	ldrb	r3, [r7, #2]
 80003a6:	2b0c      	cmp	r3, #12
 80003a8:	d821      	bhi.n	80003ee <ADC_RegularChannelConfig+0x142>
    tmpreg1 = ADCx->SQR2;
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003ae:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 80003b0:	78bb      	ldrb	r3, [r7, #2]
 80003b2:	1fda      	subs	r2, r3, #7
 80003b4:	4613      	mov	r3, r2
 80003b6:	009b      	lsls	r3, r3, #2
 80003b8:	4413      	add	r3, r2
 80003ba:	221f      	movs	r2, #31
 80003bc:	fa02 f303 	lsl.w	r3, r2, r3
 80003c0:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 80003c2:	68bb      	ldr	r3, [r7, #8]
 80003c4:	43db      	mvns	r3, r3
 80003c6:	68fa      	ldr	r2, [r7, #12]
 80003c8:	4013      	ands	r3, r2
 80003ca:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 80003cc:	78f9      	ldrb	r1, [r7, #3]
 80003ce:	78bb      	ldrb	r3, [r7, #2]
 80003d0:	1fda      	subs	r2, r3, #7
 80003d2:	4613      	mov	r3, r2
 80003d4:	009b      	lsls	r3, r3, #2
 80003d6:	4413      	add	r3, r2
 80003d8:	fa01 f303 	lsl.w	r3, r1, r3
 80003dc:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 80003de:	68fa      	ldr	r2, [r7, #12]
 80003e0:	68bb      	ldr	r3, [r7, #8]
 80003e2:	4313      	orrs	r3, r2
 80003e4:	60fb      	str	r3, [r7, #12]
    ADCx->SQR2 = tmpreg1;
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	68fa      	ldr	r2, [r7, #12]
 80003ea:	631a      	str	r2, [r3, #48]	; 0x30
}
 80003ec:	e022      	b.n	8000434 <ADC_RegularChannelConfig+0x188>
    tmpreg1 = ADCx->SQR1;
 80003ee:	687b      	ldr	r3, [r7, #4]
 80003f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80003f2:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 80003f4:	78bb      	ldrb	r3, [r7, #2]
 80003f6:	f1a3 020d 	sub.w	r2, r3, #13
 80003fa:	4613      	mov	r3, r2
 80003fc:	009b      	lsls	r3, r3, #2
 80003fe:	4413      	add	r3, r2
 8000400:	221f      	movs	r2, #31
 8000402:	fa02 f303 	lsl.w	r3, r2, r3
 8000406:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 8000408:	68bb      	ldr	r3, [r7, #8]
 800040a:	43db      	mvns	r3, r3
 800040c:	68fa      	ldr	r2, [r7, #12]
 800040e:	4013      	ands	r3, r2
 8000410:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8000412:	78f9      	ldrb	r1, [r7, #3]
 8000414:	78bb      	ldrb	r3, [r7, #2]
 8000416:	f1a3 020d 	sub.w	r2, r3, #13
 800041a:	4613      	mov	r3, r2
 800041c:	009b      	lsls	r3, r3, #2
 800041e:	4413      	add	r3, r2
 8000420:	fa01 f303 	lsl.w	r3, r1, r3
 8000424:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 8000426:	68fa      	ldr	r2, [r7, #12]
 8000428:	68bb      	ldr	r3, [r7, #8]
 800042a:	4313      	orrs	r3, r2
 800042c:	60fb      	str	r3, [r7, #12]
    ADCx->SQR1 = tmpreg1;
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	68fa      	ldr	r2, [r7, #12]
 8000432:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000434:	bf00      	nop
 8000436:	3714      	adds	r7, #20
 8000438:	46bd      	mov	sp, r7
 800043a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800043e:	4770      	bx	lr

08000440 <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 8000440:	b480      	push	{r7}
 8000442:	b083      	sub	sp, #12
 8000444:	af00      	add	r7, sp, #0
 8000446:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	689b      	ldr	r3, [r3, #8]
 800044c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	609a      	str	r2, [r3, #8]
}
 8000454:	bf00      	nop
 8000456:	370c      	adds	r7, #12
 8000458:	46bd      	mov	sp, r7
 800045a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800045e:	4770      	bx	lr

08000460 <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 8000460:	b480      	push	{r7}
 8000462:	b083      	sub	sp, #12
 8000464:	af00      	add	r7, sp, #0
 8000466:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 8000468:	687b      	ldr	r3, [r7, #4]
 800046a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800046c:	b29b      	uxth	r3, r3
}
 800046e:	4618      	mov	r0, r3
 8000470:	370c      	adds	r7, #12
 8000472:	46bd      	mov	sp, r7
 8000474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000478:	4770      	bx	lr

0800047a <ADC_GetFlagStatus>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                                                 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 800047a:	b480      	push	{r7}
 800047c:	b085      	sub	sp, #20
 800047e:	af00      	add	r7, sp, #0
 8000480:	6078      	str	r0, [r7, #4]
 8000482:	460b      	mov	r3, r1
 8000484:	70fb      	strb	r3, [r7, #3]
  FlagStatus bitstatus = RESET;
 8000486:	2300      	movs	r3, #0
 8000488:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	681a      	ldr	r2, [r3, #0]
 800048e:	78fb      	ldrb	r3, [r7, #3]
 8000490:	4013      	ands	r3, r2
 8000492:	2b00      	cmp	r3, #0
 8000494:	d002      	beq.n	800049c <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 8000496:	2301      	movs	r3, #1
 8000498:	73fb      	strb	r3, [r7, #15]
 800049a:	e001      	b.n	80004a0 <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 800049c:	2300      	movs	r3, #0
 800049e:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 80004a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80004a2:	4618      	mov	r0, r3
 80004a4:	3714      	adds	r7, #20
 80004a6:	46bd      	mov	sp, r7
 80004a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ac:	4770      	bx	lr
	...

080004b0 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 80004b0:	b480      	push	{r7}
 80004b2:	b085      	sub	sp, #20
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
 80004b8:	460b      	mov	r3, r1
 80004ba:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 80004bc:	2300      	movs	r3, #0
 80004be:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 80004c0:	4b08      	ldr	r3, [pc, #32]	; (80004e4 <DAC_SetChannel1Data+0x34>)
 80004c2:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 80004c4:	68fa      	ldr	r2, [r7, #12]
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	4413      	add	r3, r2
 80004ca:	3308      	adds	r3, #8
 80004cc:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80004ce:	68fb      	ldr	r3, [r7, #12]
 80004d0:	461a      	mov	r2, r3
 80004d2:	887b      	ldrh	r3, [r7, #2]
 80004d4:	6013      	str	r3, [r2, #0]
}
 80004d6:	bf00      	nop
 80004d8:	3714      	adds	r7, #20
 80004da:	46bd      	mov	sp, r7
 80004dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e0:	4770      	bx	lr
 80004e2:	bf00      	nop
 80004e4:	40007400 	.word	0x40007400

080004e8 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 80004e8:	b480      	push	{r7}
 80004ea:	b085      	sub	sp, #20
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	6078      	str	r0, [r7, #4]
 80004f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80004f2:	2300      	movs	r3, #0
 80004f4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	681b      	ldr	r3, [r3, #0]
 80004fa:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80004fc:	68fa      	ldr	r2, [r7, #12]
 80004fe:	4b25      	ldr	r3, [pc, #148]	; (8000594 <DMA_Init+0xac>)
 8000500:	4013      	ands	r3, r2
 8000502:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000504:	683b      	ldr	r3, [r7, #0]
 8000506:	681a      	ldr	r2, [r3, #0]
 8000508:	683b      	ldr	r3, [r7, #0]
 800050a:	68db      	ldr	r3, [r3, #12]
 800050c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800050e:	683b      	ldr	r3, [r7, #0]
 8000510:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000512:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000514:	683b      	ldr	r3, [r7, #0]
 8000516:	699b      	ldr	r3, [r3, #24]
 8000518:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800051a:	683b      	ldr	r3, [r7, #0]
 800051c:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800051e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000520:	683b      	ldr	r3, [r7, #0]
 8000522:	6a1b      	ldr	r3, [r3, #32]
 8000524:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000526:	683b      	ldr	r3, [r7, #0]
 8000528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800052a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800052c:	683b      	ldr	r3, [r7, #0]
 800052e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000530:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000532:	683b      	ldr	r3, [r7, #0]
 8000534:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000536:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000538:	683b      	ldr	r3, [r7, #0]
 800053a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800053c:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800053e:	68fa      	ldr	r2, [r7, #12]
 8000540:	4313      	orrs	r3, r2
 8000542:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	68fa      	ldr	r2, [r7, #12]
 8000548:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	695b      	ldr	r3, [r3, #20]
 800054e:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000550:	68fb      	ldr	r3, [r7, #12]
 8000552:	f023 0307 	bic.w	r3, r3, #7
 8000556:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8000558:	683b      	ldr	r3, [r7, #0]
 800055a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800055c:	683b      	ldr	r3, [r7, #0]
 800055e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000560:	4313      	orrs	r3, r2
 8000562:	68fa      	ldr	r2, [r7, #12]
 8000564:	4313      	orrs	r3, r2
 8000566:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	68fa      	ldr	r2, [r7, #12]
 800056c:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 800056e:	683b      	ldr	r3, [r7, #0]
 8000570:	691a      	ldr	r2, [r3, #16]
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8000576:	683b      	ldr	r3, [r7, #0]
 8000578:	685a      	ldr	r2, [r3, #4]
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 800057e:	683b      	ldr	r3, [r7, #0]
 8000580:	689a      	ldr	r2, [r3, #8]
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	60da      	str	r2, [r3, #12]
}
 8000586:	bf00      	nop
 8000588:	3714      	adds	r7, #20
 800058a:	46bd      	mov	sp, r7
 800058c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop
 8000594:	f01c803f 	.word	0xf01c803f

08000598 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8000598:	b480      	push	{r7}
 800059a:	b083      	sub	sp, #12
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
 80005a0:	460b      	mov	r3, r1
 80005a2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80005a4:	78fb      	ldrb	r3, [r7, #3]
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d006      	beq.n	80005b8 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	f043 0201 	orr.w	r2, r3, #1
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 80005b6:	e005      	b.n	80005c4 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	f023 0201 	bic.w	r2, r3, #1
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	601a      	str	r2, [r3, #0]
}
 80005c4:	bf00      	nop
 80005c6:	370c      	adds	r7, #12
 80005c8:	46bd      	mov	sp, r7
 80005ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ce:	4770      	bx	lr

080005d0 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b085      	sub	sp, #20
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 80005d8:	2300      	movs	r3, #0
 80005da:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	f003 0301 	and.w	r3, r3, #1
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d002      	beq.n	80005ee <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 80005e8:	2301      	movs	r3, #1
 80005ea:	73fb      	strb	r3, [r7, #15]
 80005ec:	e001      	b.n	80005f2 <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 80005ee:	2300      	movs	r3, #0
 80005f0:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 80005f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80005f4:	4618      	mov	r0, r3
 80005f6:	3714      	adds	r7, #20
 80005f8:	46bd      	mov	sp, r7
 80005fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fe:	4770      	bx	lr

08000600 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000600:	b480      	push	{r7}
 8000602:	b087      	sub	sp, #28
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
 8000608:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 800060a:	2300      	movs	r3, #0
 800060c:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 800060e:	2300      	movs	r3, #0
 8000610:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	4a15      	ldr	r2, [pc, #84]	; (800066c <DMA_GetFlagStatus+0x6c>)
 8000616:	4293      	cmp	r3, r2
 8000618:	d802      	bhi.n	8000620 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800061a:	4b15      	ldr	r3, [pc, #84]	; (8000670 <DMA_GetFlagStatus+0x70>)
 800061c:	613b      	str	r3, [r7, #16]
 800061e:	e001      	b.n	8000624 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000620:	4b14      	ldr	r3, [pc, #80]	; (8000674 <DMA_GetFlagStatus+0x74>)
 8000622:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000624:	683b      	ldr	r3, [r7, #0]
 8000626:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800062a:	2b00      	cmp	r3, #0
 800062c:	d003      	beq.n	8000636 <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 800062e:	693b      	ldr	r3, [r7, #16]
 8000630:	685b      	ldr	r3, [r3, #4]
 8000632:	60fb      	str	r3, [r7, #12]
 8000634:	e002      	b.n	800063c <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 8000636:	693b      	ldr	r3, [r7, #16]
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 800063c:	68fb      	ldr	r3, [r7, #12]
 800063e:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000642:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000646:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8000648:	68fa      	ldr	r2, [r7, #12]
 800064a:	683b      	ldr	r3, [r7, #0]
 800064c:	4013      	ands	r3, r2
 800064e:	2b00      	cmp	r3, #0
 8000650:	d002      	beq.n	8000658 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 8000652:	2301      	movs	r3, #1
 8000654:	75fb      	strb	r3, [r7, #23]
 8000656:	e001      	b.n	800065c <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8000658:	2300      	movs	r3, #0
 800065a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 800065c:	7dfb      	ldrb	r3, [r7, #23]
}
 800065e:	4618      	mov	r0, r3
 8000660:	371c      	adds	r7, #28
 8000662:	46bd      	mov	sp, r7
 8000664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000668:	4770      	bx	lr
 800066a:	bf00      	nop
 800066c:	4002640f 	.word	0x4002640f
 8000670:	40026000 	.word	0x40026000
 8000674:	40026400 	.word	0x40026400

08000678 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000678:	b480      	push	{r7}
 800067a:	b085      	sub	sp, #20
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
 8000680:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	4a10      	ldr	r2, [pc, #64]	; (80006c8 <DMA_ClearFlag+0x50>)
 8000686:	4293      	cmp	r3, r2
 8000688:	d802      	bhi.n	8000690 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800068a:	4b10      	ldr	r3, [pc, #64]	; (80006cc <DMA_ClearFlag+0x54>)
 800068c:	60fb      	str	r3, [r7, #12]
 800068e:	e001      	b.n	8000694 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000690:	4b0f      	ldr	r3, [pc, #60]	; (80006d0 <DMA_ClearFlag+0x58>)
 8000692:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000694:	683b      	ldr	r3, [r7, #0]
 8000696:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800069a:	2b00      	cmp	r3, #0
 800069c:	d007      	beq.n	80006ae <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 800069e:	683b      	ldr	r3, [r7, #0]
 80006a0:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80006a4:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80006a8:	68fa      	ldr	r2, [r7, #12]
 80006aa:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 80006ac:	e006      	b.n	80006bc <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80006ae:	683b      	ldr	r3, [r7, #0]
 80006b0:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80006b4:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80006b8:	68fa      	ldr	r2, [r7, #12]
 80006ba:	6093      	str	r3, [r2, #8]
}
 80006bc:	bf00      	nop
 80006be:	3714      	adds	r7, #20
 80006c0:	46bd      	mov	sp, r7
 80006c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c6:	4770      	bx	lr
 80006c8:	4002640f 	.word	0x4002640f
 80006cc:	40026000 	.word	0x40026000
 80006d0:	40026400 	.word	0x40026400

080006d4 <FLASH_SetLatency>:
  *          For STM32F40xx/41xx and STM32F427x/437x devices this parameter can be   
  *          a value between FLASH_Latency_0 and FLASH_Latency_7.   
  * @retval None
  */
void FLASH_SetLatency(uint32_t FLASH_Latency)
{
 80006d4:	b480      	push	{r7}
 80006d6:	b083      	sub	sp, #12
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Perform Byte access to FLASH_ACR[8:0] to set the Latency value */
  *(__IO uint8_t *)ACR_BYTE0_ADDRESS = (uint8_t)FLASH_Latency;
 80006dc:	4b04      	ldr	r3, [pc, #16]	; (80006f0 <FLASH_SetLatency+0x1c>)
 80006de:	687a      	ldr	r2, [r7, #4]
 80006e0:	b2d2      	uxtb	r2, r2
 80006e2:	701a      	strb	r2, [r3, #0]
}
 80006e4:	bf00      	nop
 80006e6:	370c      	adds	r7, #12
 80006e8:	46bd      	mov	sp, r7
 80006ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ee:	4770      	bx	lr
 80006f0:	40023c00 	.word	0x40023c00

080006f4 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80006f4:	b480      	push	{r7}
 80006f6:	b087      	sub	sp, #28
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
 80006fc:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80006fe:	2300      	movs	r3, #0
 8000700:	617b      	str	r3, [r7, #20]
 8000702:	2300      	movs	r3, #0
 8000704:	613b      	str	r3, [r7, #16]
 8000706:	2300      	movs	r3, #0
 8000708:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800070a:	2300      	movs	r3, #0
 800070c:	617b      	str	r3, [r7, #20]
 800070e:	e076      	b.n	80007fe <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000710:	2201      	movs	r2, #1
 8000712:	697b      	ldr	r3, [r7, #20]
 8000714:	fa02 f303 	lsl.w	r3, r2, r3
 8000718:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800071a:	683b      	ldr	r3, [r7, #0]
 800071c:	681a      	ldr	r2, [r3, #0]
 800071e:	693b      	ldr	r3, [r7, #16]
 8000720:	4013      	ands	r3, r2
 8000722:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000724:	68fa      	ldr	r2, [r7, #12]
 8000726:	693b      	ldr	r3, [r7, #16]
 8000728:	429a      	cmp	r2, r3
 800072a:	d165      	bne.n	80007f8 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	681a      	ldr	r2, [r3, #0]
 8000730:	697b      	ldr	r3, [r7, #20]
 8000732:	005b      	lsls	r3, r3, #1
 8000734:	2103      	movs	r1, #3
 8000736:	fa01 f303 	lsl.w	r3, r1, r3
 800073a:	43db      	mvns	r3, r3
 800073c:	401a      	ands	r2, r3
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	681a      	ldr	r2, [r3, #0]
 8000746:	683b      	ldr	r3, [r7, #0]
 8000748:	791b      	ldrb	r3, [r3, #4]
 800074a:	4619      	mov	r1, r3
 800074c:	697b      	ldr	r3, [r7, #20]
 800074e:	005b      	lsls	r3, r3, #1
 8000750:	fa01 f303 	lsl.w	r3, r1, r3
 8000754:	431a      	orrs	r2, r3
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800075a:	683b      	ldr	r3, [r7, #0]
 800075c:	791b      	ldrb	r3, [r3, #4]
 800075e:	2b01      	cmp	r3, #1
 8000760:	d003      	beq.n	800076a <GPIO_Init+0x76>
 8000762:	683b      	ldr	r3, [r7, #0]
 8000764:	791b      	ldrb	r3, [r3, #4]
 8000766:	2b02      	cmp	r3, #2
 8000768:	d12e      	bne.n	80007c8 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	689a      	ldr	r2, [r3, #8]
 800076e:	697b      	ldr	r3, [r7, #20]
 8000770:	005b      	lsls	r3, r3, #1
 8000772:	2103      	movs	r1, #3
 8000774:	fa01 f303 	lsl.w	r3, r1, r3
 8000778:	43db      	mvns	r3, r3
 800077a:	401a      	ands	r2, r3
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	689a      	ldr	r2, [r3, #8]
 8000784:	683b      	ldr	r3, [r7, #0]
 8000786:	795b      	ldrb	r3, [r3, #5]
 8000788:	4619      	mov	r1, r3
 800078a:	697b      	ldr	r3, [r7, #20]
 800078c:	005b      	lsls	r3, r3, #1
 800078e:	fa01 f303 	lsl.w	r3, r1, r3
 8000792:	431a      	orrs	r2, r3
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	685a      	ldr	r2, [r3, #4]
 800079c:	697b      	ldr	r3, [r7, #20]
 800079e:	b29b      	uxth	r3, r3
 80007a0:	4619      	mov	r1, r3
 80007a2:	2301      	movs	r3, #1
 80007a4:	408b      	lsls	r3, r1
 80007a6:	43db      	mvns	r3, r3
 80007a8:	401a      	ands	r2, r3
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	685b      	ldr	r3, [r3, #4]
 80007b2:	683a      	ldr	r2, [r7, #0]
 80007b4:	7992      	ldrb	r2, [r2, #6]
 80007b6:	4611      	mov	r1, r2
 80007b8:	697a      	ldr	r2, [r7, #20]
 80007ba:	b292      	uxth	r2, r2
 80007bc:	fa01 f202 	lsl.w	r2, r1, r2
 80007c0:	b292      	uxth	r2, r2
 80007c2:	431a      	orrs	r2, r3
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	68da      	ldr	r2, [r3, #12]
 80007cc:	697b      	ldr	r3, [r7, #20]
 80007ce:	b29b      	uxth	r3, r3
 80007d0:	005b      	lsls	r3, r3, #1
 80007d2:	2103      	movs	r1, #3
 80007d4:	fa01 f303 	lsl.w	r3, r1, r3
 80007d8:	43db      	mvns	r3, r3
 80007da:	401a      	ands	r2, r3
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	68da      	ldr	r2, [r3, #12]
 80007e4:	683b      	ldr	r3, [r7, #0]
 80007e6:	79db      	ldrb	r3, [r3, #7]
 80007e8:	4619      	mov	r1, r3
 80007ea:	697b      	ldr	r3, [r7, #20]
 80007ec:	005b      	lsls	r3, r3, #1
 80007ee:	fa01 f303 	lsl.w	r3, r1, r3
 80007f2:	431a      	orrs	r2, r3
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80007f8:	697b      	ldr	r3, [r7, #20]
 80007fa:	3301      	adds	r3, #1
 80007fc:	617b      	str	r3, [r7, #20]
 80007fe:	697b      	ldr	r3, [r7, #20]
 8000800:	2b0f      	cmp	r3, #15
 8000802:	d985      	bls.n	8000710 <GPIO_Init+0x1c>
    }
  }
}
 8000804:	bf00      	nop
 8000806:	371c      	adds	r7, #28
 8000808:	46bd      	mov	sp, r7
 800080a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080e:	4770      	bx	lr

08000810 <GPIO_WriteBit>:
  *            @arg Bit_RESET: to clear the port pin
  *            @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8000810:	b480      	push	{r7}
 8000812:	b083      	sub	sp, #12
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
 8000818:	460b      	mov	r3, r1
 800081a:	807b      	strh	r3, [r7, #2]
 800081c:	4613      	mov	r3, r2
 800081e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 8000820:	787b      	ldrb	r3, [r7, #1]
 8000822:	2b00      	cmp	r3, #0
 8000824:	d003      	beq.n	800082e <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRRL = GPIO_Pin;
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	887a      	ldrh	r2, [r7, #2]
 800082a:	831a      	strh	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
  }
}
 800082c:	e002      	b.n	8000834 <GPIO_WriteBit+0x24>
    GPIOx->BSRRH = GPIO_Pin ;
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	887a      	ldrh	r2, [r7, #2]
 8000832:	835a      	strh	r2, [r3, #26]
}
 8000834:	bf00      	nop
 8000836:	370c      	adds	r7, #12
 8000838:	46bd      	mov	sp, r7
 800083a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083e:	4770      	bx	lr

08000840 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000840:	b480      	push	{r7}
 8000842:	b085      	sub	sp, #20
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
 8000848:	460b      	mov	r3, r1
 800084a:	807b      	strh	r3, [r7, #2]
 800084c:	4613      	mov	r3, r2
 800084e:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000850:	2300      	movs	r3, #0
 8000852:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000854:	2300      	movs	r3, #0
 8000856:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000858:	787a      	ldrb	r2, [r7, #1]
 800085a:	887b      	ldrh	r3, [r7, #2]
 800085c:	f003 0307 	and.w	r3, r3, #7
 8000860:	009b      	lsls	r3, r3, #2
 8000862:	fa02 f303 	lsl.w	r3, r2, r3
 8000866:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000868:	887b      	ldrh	r3, [r7, #2]
 800086a:	08db      	lsrs	r3, r3, #3
 800086c:	b29b      	uxth	r3, r3
 800086e:	4618      	mov	r0, r3
 8000870:	887b      	ldrh	r3, [r7, #2]
 8000872:	08db      	lsrs	r3, r3, #3
 8000874:	b29b      	uxth	r3, r3
 8000876:	461a      	mov	r2, r3
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	3208      	adds	r2, #8
 800087c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000880:	887b      	ldrh	r3, [r7, #2]
 8000882:	f003 0307 	and.w	r3, r3, #7
 8000886:	009b      	lsls	r3, r3, #2
 8000888:	210f      	movs	r1, #15
 800088a:	fa01 f303 	lsl.w	r3, r1, r3
 800088e:	43db      	mvns	r3, r3
 8000890:	ea02 0103 	and.w	r1, r2, r3
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	f100 0208 	add.w	r2, r0, #8
 800089a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 800089e:	887b      	ldrh	r3, [r7, #2]
 80008a0:	08db      	lsrs	r3, r3, #3
 80008a2:	b29b      	uxth	r3, r3
 80008a4:	461a      	mov	r2, r3
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	3208      	adds	r2, #8
 80008aa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80008ae:	68fb      	ldr	r3, [r7, #12]
 80008b0:	4313      	orrs	r3, r2
 80008b2:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80008b4:	887b      	ldrh	r3, [r7, #2]
 80008b6:	08db      	lsrs	r3, r3, #3
 80008b8:	b29b      	uxth	r3, r3
 80008ba:	461a      	mov	r2, r3
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	3208      	adds	r2, #8
 80008c0:	68b9      	ldr	r1, [r7, #8]
 80008c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80008c6:	bf00      	nop
 80008c8:	3714      	adds	r7, #20
 80008ca:	46bd      	mov	sp, r7
 80008cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d0:	4770      	bx	lr
	...

080008d4 <RCC_DeInit>:
  *            - LSI, LSE and RTC clocks 
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 80008d4:	b480      	push	{r7}
 80008d6:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80008d8:	4a12      	ldr	r2, [pc, #72]	; (8000924 <RCC_DeInit+0x50>)
 80008da:	4b12      	ldr	r3, [pc, #72]	; (8000924 <RCC_DeInit+0x50>)
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	f043 0301 	orr.w	r3, r3, #1
 80008e2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80008e4:	4b0f      	ldr	r3, [pc, #60]	; (8000924 <RCC_DeInit+0x50>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON, PLLON and PLLI2S bits */
  RCC->CR &= (uint32_t)0xFAF6FFFF;
 80008ea:	4a0e      	ldr	r2, [pc, #56]	; (8000924 <RCC_DeInit+0x50>)
 80008ec:	4b0d      	ldr	r3, [pc, #52]	; (8000924 <RCC_DeInit+0x50>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	f023 63a1 	bic.w	r3, r3, #84410368	; 0x5080000
 80008f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80008f8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80008fa:	4b0a      	ldr	r3, [pc, #40]	; (8000924 <RCC_DeInit+0x50>)
 80008fc:	4a0a      	ldr	r2, [pc, #40]	; (8000928 <RCC_DeInit+0x54>)
 80008fe:	605a      	str	r2, [r3, #4]

  /* Reset PLLI2SCFGR register */
  RCC->PLLI2SCFGR = 0x20003000;
 8000900:	4b08      	ldr	r3, [pc, #32]	; (8000924 <RCC_DeInit+0x50>)
 8000902:	4a0a      	ldr	r2, [pc, #40]	; (800092c <RCC_DeInit+0x58>)
 8000904:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000908:	4a06      	ldr	r2, [pc, #24]	; (8000924 <RCC_DeInit+0x50>)
 800090a:	4b06      	ldr	r3, [pc, #24]	; (8000924 <RCC_DeInit+0x50>)
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000912:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000914:	4b03      	ldr	r3, [pc, #12]	; (8000924 <RCC_DeInit+0x50>)
 8000916:	2200      	movs	r2, #0
 8000918:	60da      	str	r2, [r3, #12]
#ifdef STM32F427X 
  /* Disable Timers clock prescalers selection */
  RCC->DCKCFGR = 0x00000000;
#endif /* STM32F427X */ 

}
 800091a:	bf00      	nop
 800091c:	46bd      	mov	sp, r7
 800091e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000922:	4770      	bx	lr
 8000924:	40023800 	.word	0x40023800
 8000928:	24003010 	.word	0x24003010
 800092c:	20003000 	.word	0x20003000

08000930 <RCC_HSEConfig>:
  *            @arg RCC_HSE_ON: turn ON the HSE oscillator
  *            @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_HSEConfig(uint8_t RCC_HSE)
{
 8000930:	b480      	push	{r7}
 8000932:	b083      	sub	sp, #12
 8000934:	af00      	add	r7, sp, #0
 8000936:	4603      	mov	r3, r0
 8000938:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 800093a:	4b06      	ldr	r3, [pc, #24]	; (8000954 <RCC_HSEConfig+0x24>)
 800093c:	2200      	movs	r2, #0
 800093e:	701a      	strb	r2, [r3, #0]

  /* Set the new HSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 8000940:	4a04      	ldr	r2, [pc, #16]	; (8000954 <RCC_HSEConfig+0x24>)
 8000942:	79fb      	ldrb	r3, [r7, #7]
 8000944:	7013      	strb	r3, [r2, #0]
}
 8000946:	bf00      	nop
 8000948:	370c      	adds	r7, #12
 800094a:	46bd      	mov	sp, r7
 800094c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000950:	4770      	bx	lr
 8000952:	bf00      	nop
 8000954:	40023802 	.word	0x40023802

08000958 <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b082      	sub	sp, #8
 800095c:	af00      	add	r7, sp, #0
  __IO uint32_t startupcounter = 0;
 800095e:	2300      	movs	r3, #0
 8000960:	603b      	str	r3, [r7, #0]
  ErrorStatus status = ERROR;
 8000962:	2300      	movs	r3, #0
 8000964:	71fb      	strb	r3, [r7, #7]
  FlagStatus hsestatus = RESET;
 8000966:	2300      	movs	r3, #0
 8000968:	71bb      	strb	r3, [r7, #6]
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 800096a:	2031      	movs	r0, #49	; 0x31
 800096c:	f000 f9a6 	bl	8000cbc <RCC_GetFlagStatus>
 8000970:	4603      	mov	r3, r0
 8000972:	71bb      	strb	r3, [r7, #6]
    startupcounter++;
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	3301      	adds	r3, #1
 8000978:	603b      	str	r3, [r7, #0]
  } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 800097a:	683b      	ldr	r3, [r7, #0]
 800097c:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000980:	d002      	beq.n	8000988 <RCC_WaitForHSEStartUp+0x30>
 8000982:	79bb      	ldrb	r3, [r7, #6]
 8000984:	2b00      	cmp	r3, #0
 8000986:	d0f0      	beq.n	800096a <RCC_WaitForHSEStartUp+0x12>

  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 8000988:	2031      	movs	r0, #49	; 0x31
 800098a:	f000 f997 	bl	8000cbc <RCC_GetFlagStatus>
 800098e:	4603      	mov	r3, r0
 8000990:	2b00      	cmp	r3, #0
 8000992:	d002      	beq.n	800099a <RCC_WaitForHSEStartUp+0x42>
  {
    status = SUCCESS;
 8000994:	2301      	movs	r3, #1
 8000996:	71fb      	strb	r3, [r7, #7]
 8000998:	e001      	b.n	800099e <RCC_WaitForHSEStartUp+0x46>
  }
  else
  {
    status = ERROR;
 800099a:	2300      	movs	r3, #0
 800099c:	71fb      	strb	r3, [r7, #7]
  }
  return (status);
 800099e:	79fb      	ldrb	r3, [r7, #7]
}
 80009a0:	4618      	mov	r0, r3
 80009a2:	3708      	adds	r7, #8
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}

080009a8 <RCC_PLLConfig>:
  *         correctly.
  *   
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PLLQ)
{
 80009a8:	b480      	push	{r7}
 80009aa:	b085      	sub	sp, #20
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	60f8      	str	r0, [r7, #12]
 80009b0:	60b9      	str	r1, [r7, #8]
 80009b2:	607a      	str	r2, [r7, #4]
 80009b4:	603b      	str	r3, [r7, #0]
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 80009b6:	490b      	ldr	r1, [pc, #44]	; (80009e4 <RCC_PLLConfig+0x3c>)
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	019a      	lsls	r2, r3, #6
 80009bc:	68bb      	ldr	r3, [r7, #8]
 80009be:	431a      	orrs	r2, r3
 80009c0:	683b      	ldr	r3, [r7, #0]
 80009c2:	085b      	lsrs	r3, r3, #1
 80009c4:	3b01      	subs	r3, #1
 80009c6:	041b      	lsls	r3, r3, #16
 80009c8:	431a      	orrs	r2, r3
 80009ca:	68fb      	ldr	r3, [r7, #12]
 80009cc:	431a      	orrs	r2, r3
                 (PLLQ << 24);
 80009ce:	69bb      	ldr	r3, [r7, #24]
 80009d0:	061b      	lsls	r3, r3, #24
  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 80009d2:	4313      	orrs	r3, r2
 80009d4:	604b      	str	r3, [r1, #4]
}
 80009d6:	bf00      	nop
 80009d8:	3714      	adds	r7, #20
 80009da:	46bd      	mov	sp, r7
 80009dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e0:	4770      	bx	lr
 80009e2:	bf00      	nop
 80009e4:	40023800 	.word	0x40023800

080009e8 <RCC_PLLCmd>:
  * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.
  * @param  NewState: new state of the main PLL. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
 80009e8:	b480      	push	{r7}
 80009ea:	b083      	sub	sp, #12
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	4603      	mov	r3, r0
 80009f0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 80009f2:	4a04      	ldr	r2, [pc, #16]	; (8000a04 <RCC_PLLCmd+0x1c>)
 80009f4:	79fb      	ldrb	r3, [r7, #7]
 80009f6:	6013      	str	r3, [r2, #0]
}
 80009f8:	bf00      	nop
 80009fa:	370c      	adds	r7, #12
 80009fc:	46bd      	mov	sp, r7
 80009fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a02:	4770      	bx	lr
 8000a04:	42470060 	.word	0x42470060

08000a08 <RCC_SYSCLKConfig>:
  *            @arg RCC_SYSCLKSource_HSE:    HSE selected as system clock source
  *            @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	b085      	sub	sp, #20
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8000a10:	2300      	movs	r3, #0
 8000a12:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8000a14:	4b09      	ldr	r3, [pc, #36]	; (8000a3c <RCC_SYSCLKConfig+0x34>)
 8000a16:	689b      	ldr	r3, [r3, #8]
 8000a18:	60fb      	str	r3, [r7, #12]

  /* Clear SW[1:0] bits */
  tmpreg &= ~RCC_CFGR_SW;
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	f023 0303 	bic.w	r3, r3, #3
 8000a20:	60fb      	str	r3, [r7, #12]

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8000a22:	68fa      	ldr	r2, [r7, #12]
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	4313      	orrs	r3, r2
 8000a28:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000a2a:	4a04      	ldr	r2, [pc, #16]	; (8000a3c <RCC_SYSCLKConfig+0x34>)
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	6093      	str	r3, [r2, #8]
}
 8000a30:	bf00      	nop
 8000a32:	3714      	adds	r7, #20
 8000a34:	46bd      	mov	sp, r7
 8000a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3a:	4770      	bx	lr
 8000a3c:	40023800 	.word	0x40023800

08000a40 <RCC_HCLKConfig>:
  *            @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *            @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
 8000a40:	b480      	push	{r7}
 8000a42:	b085      	sub	sp, #20
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8000a4c:	4b09      	ldr	r3, [pc, #36]	; (8000a74 <RCC_HCLKConfig+0x34>)
 8000a4e:	689b      	ldr	r3, [r3, #8]
 8000a50:	60fb      	str	r3, [r7, #12]

  /* Clear HPRE[3:0] bits */
  tmpreg &= ~RCC_CFGR_HPRE;
 8000a52:	68fb      	ldr	r3, [r7, #12]
 8000a54:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000a58:	60fb      	str	r3, [r7, #12]

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8000a5a:	68fa      	ldr	r2, [r7, #12]
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	4313      	orrs	r3, r2
 8000a60:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000a62:	4a04      	ldr	r2, [pc, #16]	; (8000a74 <RCC_HCLKConfig+0x34>)
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	6093      	str	r3, [r2, #8]
}
 8000a68:	bf00      	nop
 8000a6a:	3714      	adds	r7, #20
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a72:	4770      	bx	lr
 8000a74:	40023800 	.word	0x40023800

08000a78 <RCC_PCLK1Config>:
  *            @arg RCC_HCLK_Div8:  APB1 clock = HCLK/8
  *            @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	b085      	sub	sp, #20
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8000a80:	2300      	movs	r3, #0
 8000a82:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8000a84:	4b09      	ldr	r3, [pc, #36]	; (8000aac <RCC_PCLK1Config+0x34>)
 8000a86:	689b      	ldr	r3, [r3, #8]
 8000a88:	60fb      	str	r3, [r7, #12]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE1;
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8000a90:	60fb      	str	r3, [r7, #12]

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8000a92:	68fa      	ldr	r2, [r7, #12]
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	4313      	orrs	r3, r2
 8000a98:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000a9a:	4a04      	ldr	r2, [pc, #16]	; (8000aac <RCC_PCLK1Config+0x34>)
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	6093      	str	r3, [r2, #8]
}
 8000aa0:	bf00      	nop
 8000aa2:	3714      	adds	r7, #20
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aaa:	4770      	bx	lr
 8000aac:	40023800 	.word	0x40023800

08000ab0 <RCC_PCLK2Config>:
  *            @arg RCC_HCLK_Div8:  APB2 clock = HCLK/8
  *            @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	b085      	sub	sp, #20
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8000abc:	4b0a      	ldr	r3, [pc, #40]	; (8000ae8 <RCC_PCLK2Config+0x38>)
 8000abe:	689b      	ldr	r3, [r3, #8]
 8000ac0:	60fb      	str	r3, [r7, #12]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE2;
 8000ac2:	68fb      	ldr	r3, [r7, #12]
 8000ac4:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000ac8:	60fb      	str	r3, [r7, #12]

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	00db      	lsls	r3, r3, #3
 8000ace:	68fa      	ldr	r2, [r7, #12]
 8000ad0:	4313      	orrs	r3, r2
 8000ad2:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000ad4:	4a04      	ldr	r2, [pc, #16]	; (8000ae8 <RCC_PCLK2Config+0x38>)
 8000ad6:	68fb      	ldr	r3, [r7, #12]
 8000ad8:	6093      	str	r3, [r2, #8]
}
 8000ada:	bf00      	nop
 8000adc:	3714      	adds	r7, #20
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop
 8000ae8:	40023800 	.word	0x40023800

08000aec <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000aec:	b480      	push	{r7}
 8000aee:	b089      	sub	sp, #36	; 0x24
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000af4:	2300      	movs	r3, #0
 8000af6:	61bb      	str	r3, [r7, #24]
 8000af8:	2300      	movs	r3, #0
 8000afa:	617b      	str	r3, [r7, #20]
 8000afc:	2300      	movs	r3, #0
 8000afe:	61fb      	str	r3, [r7, #28]
 8000b00:	2302      	movs	r3, #2
 8000b02:	613b      	str	r3, [r7, #16]
 8000b04:	2300      	movs	r3, #0
 8000b06:	60fb      	str	r3, [r7, #12]
 8000b08:	2302      	movs	r3, #2
 8000b0a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000b0c:	4b47      	ldr	r3, [pc, #284]	; (8000c2c <RCC_GetClocksFreq+0x140>)
 8000b0e:	689b      	ldr	r3, [r3, #8]
 8000b10:	f003 030c 	and.w	r3, r3, #12
 8000b14:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 8000b16:	69bb      	ldr	r3, [r7, #24]
 8000b18:	2b04      	cmp	r3, #4
 8000b1a:	d007      	beq.n	8000b2c <RCC_GetClocksFreq+0x40>
 8000b1c:	2b08      	cmp	r3, #8
 8000b1e:	d009      	beq.n	8000b34 <RCC_GetClocksFreq+0x48>
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d13d      	bne.n	8000ba0 <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	4a42      	ldr	r2, [pc, #264]	; (8000c30 <RCC_GetClocksFreq+0x144>)
 8000b28:	601a      	str	r2, [r3, #0]
      break;
 8000b2a:	e03d      	b.n	8000ba8 <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	4a41      	ldr	r2, [pc, #260]	; (8000c34 <RCC_GetClocksFreq+0x148>)
 8000b30:	601a      	str	r2, [r3, #0]
      break;
 8000b32:	e039      	b.n	8000ba8 <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000b34:	4b3d      	ldr	r3, [pc, #244]	; (8000c2c <RCC_GetClocksFreq+0x140>)
 8000b36:	685b      	ldr	r3, [r3, #4]
 8000b38:	0d9b      	lsrs	r3, r3, #22
 8000b3a:	f003 0301 	and.w	r3, r3, #1
 8000b3e:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000b40:	4b3a      	ldr	r3, [pc, #232]	; (8000c2c <RCC_GetClocksFreq+0x140>)
 8000b42:	685b      	ldr	r3, [r3, #4]
 8000b44:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000b48:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d00c      	beq.n	8000b6a <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000b50:	4a38      	ldr	r2, [pc, #224]	; (8000c34 <RCC_GetClocksFreq+0x148>)
 8000b52:	68bb      	ldr	r3, [r7, #8]
 8000b54:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b58:	4a34      	ldr	r2, [pc, #208]	; (8000c2c <RCC_GetClocksFreq+0x140>)
 8000b5a:	6852      	ldr	r2, [r2, #4]
 8000b5c:	0992      	lsrs	r2, r2, #6
 8000b5e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000b62:	fb02 f303 	mul.w	r3, r2, r3
 8000b66:	61fb      	str	r3, [r7, #28]
 8000b68:	e00b      	b.n	8000b82 <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000b6a:	4a31      	ldr	r2, [pc, #196]	; (8000c30 <RCC_GetClocksFreq+0x144>)
 8000b6c:	68bb      	ldr	r3, [r7, #8]
 8000b6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b72:	4a2e      	ldr	r2, [pc, #184]	; (8000c2c <RCC_GetClocksFreq+0x140>)
 8000b74:	6852      	ldr	r2, [r2, #4]
 8000b76:	0992      	lsrs	r2, r2, #6
 8000b78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000b7c:	fb02 f303 	mul.w	r3, r2, r3
 8000b80:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000b82:	4b2a      	ldr	r3, [pc, #168]	; (8000c2c <RCC_GetClocksFreq+0x140>)
 8000b84:	685b      	ldr	r3, [r3, #4]
 8000b86:	0c1b      	lsrs	r3, r3, #16
 8000b88:	f003 0303 	and.w	r3, r3, #3
 8000b8c:	3301      	adds	r3, #1
 8000b8e:	005b      	lsls	r3, r3, #1
 8000b90:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8000b92:	69fa      	ldr	r2, [r7, #28]
 8000b94:	693b      	ldr	r3, [r7, #16]
 8000b96:	fbb2 f2f3 	udiv	r2, r2, r3
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	601a      	str	r2, [r3, #0]
      break;
 8000b9e:	e003      	b.n	8000ba8 <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	4a23      	ldr	r2, [pc, #140]	; (8000c30 <RCC_GetClocksFreq+0x144>)
 8000ba4:	601a      	str	r2, [r3, #0]
      break;
 8000ba6:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000ba8:	4b20      	ldr	r3, [pc, #128]	; (8000c2c <RCC_GetClocksFreq+0x140>)
 8000baa:	689b      	ldr	r3, [r3, #8]
 8000bac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000bb0:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8000bb2:	69bb      	ldr	r3, [r7, #24]
 8000bb4:	091b      	lsrs	r3, r3, #4
 8000bb6:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000bb8:	4a1f      	ldr	r2, [pc, #124]	; (8000c38 <RCC_GetClocksFreq+0x14c>)
 8000bba:	69bb      	ldr	r3, [r7, #24]
 8000bbc:	4413      	add	r3, r2
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	b2db      	uxtb	r3, r3
 8000bc2:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	681a      	ldr	r2, [r3, #0]
 8000bc8:	697b      	ldr	r3, [r7, #20]
 8000bca:	40da      	lsrs	r2, r3
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000bd0:	4b16      	ldr	r3, [pc, #88]	; (8000c2c <RCC_GetClocksFreq+0x140>)
 8000bd2:	689b      	ldr	r3, [r3, #8]
 8000bd4:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000bd8:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 8000bda:	69bb      	ldr	r3, [r7, #24]
 8000bdc:	0a9b      	lsrs	r3, r3, #10
 8000bde:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000be0:	4a15      	ldr	r2, [pc, #84]	; (8000c38 <RCC_GetClocksFreq+0x14c>)
 8000be2:	69bb      	ldr	r3, [r7, #24]
 8000be4:	4413      	add	r3, r2
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	b2db      	uxtb	r3, r3
 8000bea:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	685a      	ldr	r2, [r3, #4]
 8000bf0:	697b      	ldr	r3, [r7, #20]
 8000bf2:	40da      	lsrs	r2, r3
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8000bf8:	4b0c      	ldr	r3, [pc, #48]	; (8000c2c <RCC_GetClocksFreq+0x140>)
 8000bfa:	689b      	ldr	r3, [r3, #8]
 8000bfc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000c00:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8000c02:	69bb      	ldr	r3, [r7, #24]
 8000c04:	0b5b      	lsrs	r3, r3, #13
 8000c06:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000c08:	4a0b      	ldr	r2, [pc, #44]	; (8000c38 <RCC_GetClocksFreq+0x14c>)
 8000c0a:	69bb      	ldr	r3, [r7, #24]
 8000c0c:	4413      	add	r3, r2
 8000c0e:	781b      	ldrb	r3, [r3, #0]
 8000c10:	b2db      	uxtb	r3, r3
 8000c12:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	685a      	ldr	r2, [r3, #4]
 8000c18:	697b      	ldr	r3, [r7, #20]
 8000c1a:	40da      	lsrs	r2, r3
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	60da      	str	r2, [r3, #12]
}
 8000c20:	bf00      	nop
 8000c22:	3724      	adds	r7, #36	; 0x24
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr
 8000c2c:	40023800 	.word	0x40023800
 8000c30:	00f42400 	.word	0x00f42400
 8000c34:	007a1200 	.word	0x007a1200
 8000c38:	20000000 	.word	0x20000000

08000c3c <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b083      	sub	sp, #12
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
 8000c44:	460b      	mov	r3, r1
 8000c46:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000c48:	78fb      	ldrb	r3, [r7, #3]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d006      	beq.n	8000c5c <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000c4e:	490a      	ldr	r1, [pc, #40]	; (8000c78 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000c50:	4b09      	ldr	r3, [pc, #36]	; (8000c78 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000c52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	4313      	orrs	r3, r2
 8000c58:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000c5a:	e006      	b.n	8000c6a <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000c5c:	4906      	ldr	r1, [pc, #24]	; (8000c78 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000c5e:	4b06      	ldr	r3, [pc, #24]	; (8000c78 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000c60:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	43db      	mvns	r3, r3
 8000c66:	4013      	ands	r3, r2
 8000c68:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000c6a:	bf00      	nop
 8000c6c:	370c      	adds	r7, #12
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop
 8000c78:	40023800 	.word	0x40023800

08000c7c <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	b083      	sub	sp, #12
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
 8000c84:	460b      	mov	r3, r1
 8000c86:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000c88:	78fb      	ldrb	r3, [r7, #3]
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d006      	beq.n	8000c9c <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000c8e:	490a      	ldr	r1, [pc, #40]	; (8000cb8 <RCC_APB2PeriphClockCmd+0x3c>)
 8000c90:	4b09      	ldr	r3, [pc, #36]	; (8000cb8 <RCC_APB2PeriphClockCmd+0x3c>)
 8000c92:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	4313      	orrs	r3, r2
 8000c98:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000c9a:	e006      	b.n	8000caa <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000c9c:	4906      	ldr	r1, [pc, #24]	; (8000cb8 <RCC_APB2PeriphClockCmd+0x3c>)
 8000c9e:	4b06      	ldr	r3, [pc, #24]	; (8000cb8 <RCC_APB2PeriphClockCmd+0x3c>)
 8000ca0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	43db      	mvns	r3, r3
 8000ca6:	4013      	ands	r3, r2
 8000ca8:	644b      	str	r3, [r1, #68]	; 0x44
}
 8000caa:	bf00      	nop
 8000cac:	370c      	adds	r7, #12
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop
 8000cb8:	40023800 	.word	0x40023800

08000cbc <RCC_GetFlagStatus>:
  *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *            @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b087      	sub	sp, #28
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8000cd2:	79fb      	ldrb	r3, [r7, #7]
 8000cd4:	095b      	lsrs	r3, r3, #5
 8000cd6:	b2db      	uxtb	r3, r3
 8000cd8:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	2b01      	cmp	r3, #1
 8000cde:	d103      	bne.n	8000ce8 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 8000ce0:	4b12      	ldr	r3, [pc, #72]	; (8000d2c <RCC_GetFlagStatus+0x70>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	617b      	str	r3, [r7, #20]
 8000ce6:	e009      	b.n	8000cfc <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	2b02      	cmp	r3, #2
 8000cec:	d103      	bne.n	8000cf6 <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
 8000cee:	4b0f      	ldr	r3, [pc, #60]	; (8000d2c <RCC_GetFlagStatus+0x70>)
 8000cf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000cf2:	617b      	str	r3, [r7, #20]
 8000cf4:	e002      	b.n	8000cfc <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8000cf6:	4b0d      	ldr	r3, [pc, #52]	; (8000d2c <RCC_GetFlagStatus+0x70>)
 8000cf8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000cfa:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 8000cfc:	79fb      	ldrb	r3, [r7, #7]
 8000cfe:	f003 031f 	and.w	r3, r3, #31
 8000d02:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8000d04:	697a      	ldr	r2, [r7, #20]
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	fa22 f303 	lsr.w	r3, r2, r3
 8000d0c:	f003 0301 	and.w	r3, r3, #1
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d002      	beq.n	8000d1a <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
 8000d14:	2301      	movs	r3, #1
 8000d16:	74fb      	strb	r3, [r7, #19]
 8000d18:	e001      	b.n	8000d1e <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 8000d1e:	7cfb      	ldrb	r3, [r7, #19]
}
 8000d20:	4618      	mov	r0, r3
 8000d22:	371c      	adds	r7, #28
 8000d24:	46bd      	mov	sp, r7
 8000d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2a:	4770      	bx	lr
 8000d2c:	40023800 	.word	0x40023800

08000d30 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8000d30:	b480      	push	{r7}
 8000d32:	b083      	sub	sp, #12
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
 8000d38:	460b      	mov	r3, r1
 8000d3a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	887a      	ldrh	r2, [r7, #2]
 8000d40:	819a      	strh	r2, [r3, #12]
}
 8000d42:	bf00      	nop
 8000d44:	370c      	adds	r7, #12
 8000d46:	46bd      	mov	sp, r7
 8000d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4c:	4770      	bx	lr

08000d4e <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8000d4e:	b480      	push	{r7}
 8000d50:	b085      	sub	sp, #20
 8000d52:	af00      	add	r7, sp, #0
 8000d54:	6078      	str	r0, [r7, #4]
 8000d56:	460b      	mov	r3, r1
 8000d58:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	891b      	ldrh	r3, [r3, #8]
 8000d62:	b29a      	uxth	r2, r3
 8000d64:	887b      	ldrh	r3, [r7, #2]
 8000d66:	4013      	ands	r3, r2
 8000d68:	b29b      	uxth	r3, r3
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d002      	beq.n	8000d74 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8000d6e:	2301      	movs	r3, #1
 8000d70:	73fb      	strb	r3, [r7, #15]
 8000d72:	e001      	b.n	8000d78 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8000d74:	2300      	movs	r3, #0
 8000d76:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8000d78:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	3714      	adds	r7, #20
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d84:	4770      	bx	lr
	...

08000d88 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b08a      	sub	sp, #40	; 0x28
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
 8000d90:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8000d92:	2300      	movs	r3, #0
 8000d94:	627b      	str	r3, [r7, #36]	; 0x24
 8000d96:	2300      	movs	r3, #0
 8000d98:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	8a1b      	ldrh	r3, [r3, #16]
 8000da6:	b29b      	uxth	r3, r3
 8000da8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8000daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dac:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000db0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	88db      	ldrh	r3, [r3, #6]
 8000db6:	461a      	mov	r2, r3
 8000db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dba:	4313      	orrs	r3, r2
 8000dbc:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dc0:	b29a      	uxth	r2, r3
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	899b      	ldrh	r3, [r3, #12]
 8000dca:	b29b      	uxth	r3, r3
 8000dcc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dd0:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000dd4:	f023 030c 	bic.w	r3, r3, #12
 8000dd8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	889a      	ldrh	r2, [r3, #4]
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	891b      	ldrh	r3, [r3, #8]
 8000de2:	4313      	orrs	r3, r2
 8000de4:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8000de6:	683b      	ldr	r3, [r7, #0]
 8000de8:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000dea:	4313      	orrs	r3, r2
 8000dec:	b29b      	uxth	r3, r3
 8000dee:	461a      	mov	r2, r3
 8000df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000df2:	4313      	orrs	r3, r2
 8000df4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8000df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000df8:	b29a      	uxth	r2, r3
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	8a9b      	ldrh	r3, [r3, #20]
 8000e02:	b29b      	uxth	r3, r3
 8000e04:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8000e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000e0c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	899b      	ldrh	r3, [r3, #12]
 8000e12:	461a      	mov	r2, r3
 8000e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e16:	4313      	orrs	r3, r2
 8000e18:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8000e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e1c:	b29a      	uxth	r2, r3
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000e22:	f107 0308 	add.w	r3, r7, #8
 8000e26:	4618      	mov	r0, r3
 8000e28:	f7ff fe60 	bl	8000aec <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	4a30      	ldr	r2, [pc, #192]	; (8000ef0 <USART_Init+0x168>)
 8000e30:	4293      	cmp	r3, r2
 8000e32:	d003      	beq.n	8000e3c <USART_Init+0xb4>
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	4a2f      	ldr	r2, [pc, #188]	; (8000ef4 <USART_Init+0x16c>)
 8000e38:	4293      	cmp	r3, r2
 8000e3a:	d102      	bne.n	8000e42 <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8000e3c:	697b      	ldr	r3, [r7, #20]
 8000e3e:	623b      	str	r3, [r7, #32]
 8000e40:	e001      	b.n	8000e46 <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8000e42:	693b      	ldr	r3, [r7, #16]
 8000e44:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	899b      	ldrh	r3, [r3, #12]
 8000e4a:	b29b      	uxth	r3, r3
 8000e4c:	b21b      	sxth	r3, r3
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	da0c      	bge.n	8000e6c <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000e52:	6a3a      	ldr	r2, [r7, #32]
 8000e54:	4613      	mov	r3, r2
 8000e56:	009b      	lsls	r3, r3, #2
 8000e58:	4413      	add	r3, r2
 8000e5a:	009a      	lsls	r2, r3, #2
 8000e5c:	441a      	add	r2, r3
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	005b      	lsls	r3, r3, #1
 8000e64:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e68:	61fb      	str	r3, [r7, #28]
 8000e6a:	e00b      	b.n	8000e84 <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000e6c:	6a3a      	ldr	r2, [r7, #32]
 8000e6e:	4613      	mov	r3, r2
 8000e70:	009b      	lsls	r3, r3, #2
 8000e72:	4413      	add	r3, r2
 8000e74:	009a      	lsls	r2, r3, #2
 8000e76:	441a      	add	r2, r3
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	009b      	lsls	r3, r3, #2
 8000e7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e82:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8000e84:	69fb      	ldr	r3, [r7, #28]
 8000e86:	4a1c      	ldr	r2, [pc, #112]	; (8000ef8 <USART_Init+0x170>)
 8000e88:	fba2 2303 	umull	r2, r3, r2, r3
 8000e8c:	095b      	lsrs	r3, r3, #5
 8000e8e:	011b      	lsls	r3, r3, #4
 8000e90:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8000e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e94:	091b      	lsrs	r3, r3, #4
 8000e96:	2264      	movs	r2, #100	; 0x64
 8000e98:	fb02 f303 	mul.w	r3, r2, r3
 8000e9c:	69fa      	ldr	r2, [r7, #28]
 8000e9e:	1ad3      	subs	r3, r2, r3
 8000ea0:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	899b      	ldrh	r3, [r3, #12]
 8000ea6:	b29b      	uxth	r3, r3
 8000ea8:	b21b      	sxth	r3, r3
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	da0c      	bge.n	8000ec8 <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000eae:	69bb      	ldr	r3, [r7, #24]
 8000eb0:	00db      	lsls	r3, r3, #3
 8000eb2:	3332      	adds	r3, #50	; 0x32
 8000eb4:	4a10      	ldr	r2, [pc, #64]	; (8000ef8 <USART_Init+0x170>)
 8000eb6:	fba2 2303 	umull	r2, r3, r2, r3
 8000eba:	095b      	lsrs	r3, r3, #5
 8000ebc:	f003 0307 	and.w	r3, r3, #7
 8000ec0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000ec2:	4313      	orrs	r3, r2
 8000ec4:	627b      	str	r3, [r7, #36]	; 0x24
 8000ec6:	e00b      	b.n	8000ee0 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8000ec8:	69bb      	ldr	r3, [r7, #24]
 8000eca:	011b      	lsls	r3, r3, #4
 8000ecc:	3332      	adds	r3, #50	; 0x32
 8000ece:	4a0a      	ldr	r2, [pc, #40]	; (8000ef8 <USART_Init+0x170>)
 8000ed0:	fba2 2303 	umull	r2, r3, r2, r3
 8000ed4:	095b      	lsrs	r3, r3, #5
 8000ed6:	f003 030f 	and.w	r3, r3, #15
 8000eda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000edc:	4313      	orrs	r3, r2
 8000ede:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8000ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ee2:	b29a      	uxth	r2, r3
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	811a      	strh	r2, [r3, #8]
}
 8000ee8:	bf00      	nop
 8000eea:	3728      	adds	r7, #40	; 0x28
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	40011000 	.word	0x40011000
 8000ef4:	40011400 	.word	0x40011400
 8000ef8:	51eb851f 	.word	0x51eb851f

08000efc <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8000efc:	b480      	push	{r7}
 8000efe:	b083      	sub	sp, #12
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
 8000f04:	460b      	mov	r3, r1
 8000f06:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000f08:	78fb      	ldrb	r3, [r7, #3]
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d008      	beq.n	8000f20 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	899b      	ldrh	r3, [r3, #12]
 8000f12:	b29b      	uxth	r3, r3
 8000f14:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000f18:	b29a      	uxth	r2, r3
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8000f1e:	e007      	b.n	8000f30 <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	899b      	ldrh	r3, [r3, #12]
 8000f24:	b29b      	uxth	r3, r3
 8000f26:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000f2a:	b29a      	uxth	r2, r3
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	819a      	strh	r2, [r3, #12]
}
 8000f30:	bf00      	nop
 8000f32:	370c      	adds	r7, #12
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr

08000f3c <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	b083      	sub	sp, #12
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
 8000f44:	460b      	mov	r3, r1
 8000f46:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8000f48:	887b      	ldrh	r3, [r7, #2]
 8000f4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000f4e:	b29a      	uxth	r2, r3
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	809a      	strh	r2, [r3, #4]
}
 8000f54:	bf00      	nop
 8000f56:	370c      	adds	r7, #12
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5e:	4770      	bx	lr

08000f60 <USART_GetFlagStatus>:
  *            @arg USART_FLAG_FE:   Framing Error flag
  *            @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8000f60:	b480      	push	{r7}
 8000f62:	b085      	sub	sp, #20
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
 8000f68:	460b      	mov	r3, r1
 8000f6a:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	881b      	ldrh	r3, [r3, #0]
 8000f74:	b29a      	uxth	r2, r3
 8000f76:	887b      	ldrh	r3, [r7, #2]
 8000f78:	4013      	ands	r3, r2
 8000f7a:	b29b      	uxth	r3, r3
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d002      	beq.n	8000f86 <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8000f80:	2301      	movs	r3, #1
 8000f82:	73fb      	strb	r3, [r7, #15]
 8000f84:	e001      	b.n	8000f8a <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8000f86:	2300      	movs	r3, #0
 8000f88:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000f8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	3714      	adds	r7, #20
 8000f90:	46bd      	mov	sp, r7
 8000f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f96:	4770      	bx	lr

08000f98 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 8000f9c:	4b38      	ldr	r3, [pc, #224]	; (8001080 <Audio_MAL_IRQHandler+0xe8>)
 8000f9e:	681a      	ldr	r2, [r3, #0]
 8000fa0:	4b38      	ldr	r3, [pc, #224]	; (8001084 <Audio_MAL_IRQHandler+0xec>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	4610      	mov	r0, r2
 8000fa8:	f7ff fb2a 	bl	8000600 <DMA_GetFlagStatus>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d064      	beq.n	800107c <Audio_MAL_IRQHandler+0xe4>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 8000fb2:	4b35      	ldr	r3, [pc, #212]	; (8001088 <Audio_MAL_IRQHandler+0xf0>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d04c      	beq.n	8001054 <Audio_MAL_IRQHandler+0xbc>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 8000fba:	bf00      	nop
 8000fbc:	4b30      	ldr	r3, [pc, #192]	; (8001080 <Audio_MAL_IRQHandler+0xe8>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f7ff fb05 	bl	80005d0 <DMA_GetCmdStatus>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d1f7      	bne.n	8000fbc <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8000fcc:	4b2c      	ldr	r3, [pc, #176]	; (8001080 <Audio_MAL_IRQHandler+0xe8>)
 8000fce:	681a      	ldr	r2, [r3, #0]
 8000fd0:	4b2c      	ldr	r3, [pc, #176]	; (8001084 <Audio_MAL_IRQHandler+0xec>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	4610      	mov	r0, r2
 8000fd8:	f7ff fb4e 	bl	8000678 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8000fdc:	4b2b      	ldr	r3, [pc, #172]	; (800108c <Audio_MAL_IRQHandler+0xf4>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	461a      	mov	r2, r3
 8000fe2:	4b2b      	ldr	r3, [pc, #172]	; (8001090 <Audio_MAL_IRQHandler+0xf8>)
 8000fe4:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 8000fe6:	4b28      	ldr	r3, [pc, #160]	; (8001088 <Audio_MAL_IRQHandler+0xf0>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000fee:	4293      	cmp	r3, r2
 8000ff0:	bf28      	it	cs
 8000ff2:	4613      	movcs	r3, r2
 8000ff4:	4a26      	ldr	r2, [pc, #152]	; (8001090 <Audio_MAL_IRQHandler+0xf8>)
 8000ff6:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8000ff8:	4b21      	ldr	r3, [pc, #132]	; (8001080 <Audio_MAL_IRQHandler+0xe8>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	4924      	ldr	r1, [pc, #144]	; (8001090 <Audio_MAL_IRQHandler+0xf8>)
 8000ffe:	4618      	mov	r0, r3
 8001000:	f7ff fa72 	bl	80004e8 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 8001004:	4b1e      	ldr	r3, [pc, #120]	; (8001080 <Audio_MAL_IRQHandler+0xe8>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	2101      	movs	r1, #1
 800100a:	4618      	mov	r0, r3
 800100c:	f7ff fac4 	bl	8000598 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 8001010:	4b1e      	ldr	r3, [pc, #120]	; (800108c <Audio_MAL_IRQHandler+0xf4>)
 8001012:	681a      	ldr	r2, [r3, #0]
 8001014:	4b1c      	ldr	r3, [pc, #112]	; (8001088 <Audio_MAL_IRQHandler+0xf0>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800101c:	d203      	bcs.n	8001026 <Audio_MAL_IRQHandler+0x8e>
 800101e:	4b1a      	ldr	r3, [pc, #104]	; (8001088 <Audio_MAL_IRQHandler+0xf0>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	005b      	lsls	r3, r3, #1
 8001024:	e000      	b.n	8001028 <Audio_MAL_IRQHandler+0x90>
 8001026:	4b1b      	ldr	r3, [pc, #108]	; (8001094 <Audio_MAL_IRQHandler+0xfc>)
 8001028:	4413      	add	r3, r2
 800102a:	4a18      	ldr	r2, [pc, #96]	; (800108c <Audio_MAL_IRQHandler+0xf4>)
 800102c:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 800102e:	4b16      	ldr	r3, [pc, #88]	; (8001088 <Audio_MAL_IRQHandler+0xf0>)
 8001030:	681a      	ldr	r2, [r3, #0]
 8001032:	4b15      	ldr	r3, [pc, #84]	; (8001088 <Audio_MAL_IRQHandler+0xf0>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800103a:	428b      	cmp	r3, r1
 800103c:	bf28      	it	cs
 800103e:	460b      	movcs	r3, r1
 8001040:	1ad3      	subs	r3, r2, r3
 8001042:	4a11      	ldr	r2, [pc, #68]	; (8001088 <Audio_MAL_IRQHandler+0xf0>)
 8001044:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 8001046:	4b0e      	ldr	r3, [pc, #56]	; (8001080 <Audio_MAL_IRQHandler+0xe8>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	2101      	movs	r1, #1
 800104c:	4618      	mov	r0, r3
 800104e:	f7ff faa3 	bl	8000598 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8001052:	e013      	b.n	800107c <Audio_MAL_IRQHandler+0xe4>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8001054:	4b0a      	ldr	r3, [pc, #40]	; (8001080 <Audio_MAL_IRQHandler+0xe8>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	2100      	movs	r1, #0
 800105a:	4618      	mov	r0, r3
 800105c:	f7ff fa9c 	bl	8000598 <DMA_Cmd>
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8001060:	4b07      	ldr	r3, [pc, #28]	; (8001080 <Audio_MAL_IRQHandler+0xe8>)
 8001062:	681a      	ldr	r2, [r3, #0]
 8001064:	4b07      	ldr	r3, [pc, #28]	; (8001084 <Audio_MAL_IRQHandler+0xec>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	4619      	mov	r1, r3
 800106a:	4610      	mov	r0, r2
 800106c:	f7ff fb04 	bl	8000678 <DMA_ClearFlag>
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 8001070:	4b06      	ldr	r3, [pc, #24]	; (800108c <Audio_MAL_IRQHandler+0xf4>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	2100      	movs	r1, #0
 8001076:	4618      	mov	r0, r3
 8001078:	f000 f9a4 	bl	80013c4 <EVAL_AUDIO_TransferComplete_CallBack>
}
 800107c:	bf00      	nop
 800107e:	bd80      	pop	{r7, pc}
 8001080:	20000018 	.word	0x20000018
 8001084:	2000001c 	.word	0x2000001c
 8001088:	20000010 	.word	0x20000010
 800108c:	20000048 	.word	0x20000048
 8001090:	20000088 	.word	0x20000088
 8001094:	0001fffe 	.word	0x0001fffe

08001098 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 800109c:	f7ff ff7c 	bl	8000f98 <Audio_MAL_IRQHandler>
}
 80010a0:	bf00      	nop
 80010a2:	bd80      	pop	{r7, pc}

080010a4 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 80010a8:	f7ff ff76 	bl	8000f98 <Audio_MAL_IRQHandler>
}
 80010ac:	bf00      	nop
 80010ae:	bd80      	pop	{r7, pc}

080010b0 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 80010b4:	2102      	movs	r1, #2
 80010b6:	480d      	ldr	r0, [pc, #52]	; (80010ec <SPI3_IRQHandler+0x3c>)
 80010b8:	f7ff fe49 	bl	8000d4e <SPI_I2S_GetFlagStatus>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d011      	beq.n	80010e6 <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 80010c2:	4b0b      	ldr	r3, [pc, #44]	; (80010f0 <SPI3_IRQHandler+0x40>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	2b02      	cmp	r3, #2
 80010c8:	d106      	bne.n	80010d8 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 80010ca:	f000 f986 	bl	80013da <EVAL_AUDIO_GetSampleCallBack>
 80010ce:	4603      	mov	r3, r0
 80010d0:	4619      	mov	r1, r3
 80010d2:	2004      	movs	r0, #4
 80010d4:	f7ff f9ec 	bl	80004b0 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 80010d8:	f000 f97f 	bl	80013da <EVAL_AUDIO_GetSampleCallBack>
 80010dc:	4603      	mov	r3, r0
 80010de:	4619      	mov	r1, r3
 80010e0:	4802      	ldr	r0, [pc, #8]	; (80010ec <SPI3_IRQHandler+0x3c>)
 80010e2:	f7ff fe25 	bl	8000d30 <SPI_I2S_SendData>
  }
}
 80010e6:	bf00      	nop
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	40003c00 	.word	0x40003c00
 80010f0:	20000014 	.word	0x20000014

080010f4 <CLOCK_SetClockTo168MHz>:
  */

#include "clock.h"

ErrorStatus CLOCK_SetClockTo168MHz()
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b084      	sub	sp, #16
 80010f8:	af02      	add	r7, sp, #8
	// Resets the clock configuration to the default reset state
	RCC_DeInit();
 80010fa:	f7ff fbeb 	bl	80008d4 <RCC_DeInit>

	// Enable external crystal (HSE)
	RCC_HSEConfig(RCC_HSE_ON);
 80010fe:	2001      	movs	r0, #1
 8001100:	f7ff fc16 	bl	8000930 <RCC_HSEConfig>
	// Wait until HSE ready to use or not
	ErrorStatus errorStatus = RCC_WaitForHSEStartUp();
 8001104:	f7ff fc28 	bl	8000958 <RCC_WaitForHSEStartUp>
 8001108:	4603      	mov	r3, r0
 800110a:	71fb      	strb	r3, [r7, #7]

	if (errorStatus == SUCCESS)
 800110c:	79fb      	ldrb	r3, [r7, #7]
 800110e:	2b01      	cmp	r3, #1
 8001110:	d126      	bne.n	8001160 <CLOCK_SetClockTo168MHz+0x6c>
	{
		// Configure the PLL for 168MHz SysClk and 48MHz for USB OTG, SDIO
		RCC_PLLConfig(RCC_PLLSource_HSE, 8, 336, 2, 7);
 8001112:	2307      	movs	r3, #7
 8001114:	9300      	str	r3, [sp, #0]
 8001116:	2302      	movs	r3, #2
 8001118:	f44f 72a8 	mov.w	r2, #336	; 0x150
 800111c:	2108      	movs	r1, #8
 800111e:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8001122:	f7ff fc41 	bl	80009a8 <RCC_PLLConfig>
		// Enable PLL
		RCC_PLLCmd(ENABLE);
 8001126:	2001      	movs	r0, #1
 8001128:	f7ff fc5e 	bl	80009e8 <RCC_PLLCmd>
		// Wait until main PLL clock ready
		while (RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET);
 800112c:	bf00      	nop
 800112e:	2039      	movs	r0, #57	; 0x39
 8001130:	f7ff fdc4 	bl	8000cbc <RCC_GetFlagStatus>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d0f9      	beq.n	800112e <CLOCK_SetClockTo168MHz+0x3a>

		// Set flash latency
		FLASH_SetLatency(FLASH_Latency_5);
 800113a:	2005      	movs	r0, #5
 800113c:	f7ff faca 	bl	80006d4 <FLASH_SetLatency>

		// AHB 168MHz
		RCC_HCLKConfig(RCC_SYSCLK_Div1);
 8001140:	2000      	movs	r0, #0
 8001142:	f7ff fc7d 	bl	8000a40 <RCC_HCLKConfig>
		// APB1 42MHz
		RCC_PCLK1Config(RCC_HCLK_Div4);
 8001146:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 800114a:	f7ff fc95 	bl	8000a78 <RCC_PCLK1Config>
		// APB2 84 MHz
		RCC_PCLK2Config(RCC_HCLK_Div2);
 800114e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001152:	f7ff fcad 	bl	8000ab0 <RCC_PCLK2Config>

		// Set SysClk using PLL
		RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 8001156:	2002      	movs	r0, #2
 8001158:	f7ff fc56 	bl	8000a08 <RCC_SYSCLKConfig>

		return SUCCESS;
 800115c:	2301      	movs	r3, #1
 800115e:	e000      	b.n	8001162 <CLOCK_SetClockTo168MHz+0x6e>
	}
	else
	{
		return ERROR;
 8001160:	2300      	movs	r3, #0
	}
}
 8001162:	4618      	mov	r0, r3
 8001164:	3708      	adds	r7, #8
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
	...

0800116c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800116c:	b480      	push	{r7}
 800116e:	b083      	sub	sp, #12
 8001170:	af00      	add	r7, sp, #0
 8001172:	4603      	mov	r3, r0
 8001174:	6039      	str	r1, [r7, #0]
 8001176:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8001178:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800117c:	2b00      	cmp	r3, #0
 800117e:	da0b      	bge.n	8001198 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001180:	490d      	ldr	r1, [pc, #52]	; (80011b8 <NVIC_SetPriority+0x4c>)
 8001182:	79fb      	ldrb	r3, [r7, #7]
 8001184:	f003 030f 	and.w	r3, r3, #15
 8001188:	3b04      	subs	r3, #4
 800118a:	683a      	ldr	r2, [r7, #0]
 800118c:	b2d2      	uxtb	r2, r2
 800118e:	0112      	lsls	r2, r2, #4
 8001190:	b2d2      	uxtb	r2, r2
 8001192:	440b      	add	r3, r1
 8001194:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8001196:	e009      	b.n	80011ac <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8001198:	4908      	ldr	r1, [pc, #32]	; (80011bc <NVIC_SetPriority+0x50>)
 800119a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800119e:	683a      	ldr	r2, [r7, #0]
 80011a0:	b2d2      	uxtb	r2, r2
 80011a2:	0112      	lsls	r2, r2, #4
 80011a4:	b2d2      	uxtb	r2, r2
 80011a6:	440b      	add	r3, r1
 80011a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80011ac:	bf00      	nop
 80011ae:	370c      	adds	r7, #12
 80011b0:	46bd      	mov	sp, r7
 80011b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b6:	4770      	bx	lr
 80011b8:	e000ed00 	.word	0xe000ed00
 80011bc:	e000e100 	.word	0xe000e100

080011c0 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011ce:	d301      	bcc.n	80011d4 <SysTick_Config+0x14>
 80011d0:	2301      	movs	r3, #1
 80011d2:	e011      	b.n	80011f8 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 80011d4:	4a0a      	ldr	r2, [pc, #40]	; (8001200 <SysTick_Config+0x40>)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80011dc:	3b01      	subs	r3, #1
 80011de:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 80011e0:	210f      	movs	r1, #15
 80011e2:	f04f 30ff 	mov.w	r0, #4294967295
 80011e6:	f7ff ffc1 	bl	800116c <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80011ea:	4b05      	ldr	r3, [pc, #20]	; (8001200 <SysTick_Config+0x40>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011f0:	4b03      	ldr	r3, [pc, #12]	; (8001200 <SysTick_Config+0x40>)
 80011f2:	2207      	movs	r2, #7
 80011f4:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 80011f6:	2300      	movs	r3, #0
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	3708      	adds	r7, #8
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	e000e010 	.word	0xe000e010

08001204 <DELAY_Init>:
#include "delay.h"

static __IO uint32_t usTick;

void DELAY_Init()
{
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
	// Configure the SysTick timer to overflow every 1 us
	SysTick_Config(SystemCoreClock / 1000000);
 8001208:	4b05      	ldr	r3, [pc, #20]	; (8001220 <DELAY_Init+0x1c>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	4a05      	ldr	r2, [pc, #20]	; (8001224 <DELAY_Init+0x20>)
 800120e:	fba2 2303 	umull	r2, r3, r2, r3
 8001212:	0c9b      	lsrs	r3, r3, #18
 8001214:	4618      	mov	r0, r3
 8001216:	f7ff ffd3 	bl	80011c0 <SysTick_Config>
}
 800121a:	bf00      	nop
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	20000020 	.word	0x20000020
 8001224:	431bde83 	.word	0x431bde83

08001228 <SysTick_Handler>:

// SysTick_Handler function will be called every 1 us
void SysTick_Handler()
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0
	if (usTick != 0)
 800122c:	4b06      	ldr	r3, [pc, #24]	; (8001248 <SysTick_Handler+0x20>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d004      	beq.n	800123e <SysTick_Handler+0x16>
	{
		usTick--;
 8001234:	4b04      	ldr	r3, [pc, #16]	; (8001248 <SysTick_Handler+0x20>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	3b01      	subs	r3, #1
 800123a:	4a03      	ldr	r2, [pc, #12]	; (8001248 <SysTick_Handler+0x20>)
 800123c:	6013      	str	r3, [r2, #0]
	}
}
 800123e:	bf00      	nop
 8001240:	46bd      	mov	sp, r7
 8001242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001246:	4770      	bx	lr
 8001248:	20000040 	.word	0x20000040

0800124c <DELAY_Us>:

void DELAY_Us(uint32_t us)
{
 800124c:	b480      	push	{r7}
 800124e:	b083      	sub	sp, #12
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
	// Reload us value
	usTick = us;
 8001254:	4a06      	ldr	r2, [pc, #24]	; (8001270 <DELAY_Us+0x24>)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6013      	str	r3, [r2, #0]
	// Wait until usTick reach zero
	while (usTick);
 800125a:	bf00      	nop
 800125c:	4b04      	ldr	r3, [pc, #16]	; (8001270 <DELAY_Us+0x24>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d1fb      	bne.n	800125c <DELAY_Us+0x10>
}
 8001264:	bf00      	nop
 8001266:	370c      	adds	r7, #12
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr
 8001270:	20000040 	.word	0x20000040

08001274 <DELAY_Ms>:

void DELAY_Ms(uint32_t ms)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
	// Wait until ms reach zero
	while (ms--)
 800127c:	e003      	b.n	8001286 <DELAY_Ms+0x12>
	{
		// Delay 1ms
		DELAY_Us(1000);
 800127e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001282:	f7ff ffe3 	bl	800124c <DELAY_Us>
	while (ms--)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	1e5a      	subs	r2, r3, #1
 800128a:	607a      	str	r2, [r7, #4]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d1f6      	bne.n	800127e <DELAY_Ms+0xa>
	}
}
 8001290:	bf00      	nop
 8001292:	3708      	adds	r7, #8
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}

08001298 <GPIOA_INIT>:
char sAdcValue[5];

/* Private function prototypes */
/* Private functions */
void GPIOA_INIT(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
	// Enable Clock
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA,ENABLE);
 800129e:	2101      	movs	r1, #1
 80012a0:	2001      	movs	r0, #1
 80012a2:	f7ff fccb 	bl	8000c3c <RCC_AHB1PeriphClockCmd>

    // Init GPIOA for Battery Monitor Output
    GPIO_InitTypeDef GPIO_InitStruct;
    GPIO_InitStruct.GPIO_Mode = GPIO_Mode_OUT;
 80012a6:	2301      	movs	r3, #1
 80012a8:	713b      	strb	r3, [r7, #4]
    GPIO_InitStruct.GPIO_Pin = GPIO_Pin_2;
 80012aa:	2304      	movs	r3, #4
 80012ac:	603b      	str	r3, [r7, #0]
    GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 80012ae:	2301      	movs	r3, #1
 80012b0:	71fb      	strb	r3, [r7, #7]
    GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012b2:	463b      	mov	r3, r7
 80012b4:	4619      	mov	r1, r3
 80012b6:	4803      	ldr	r0, [pc, #12]	; (80012c4 <GPIOA_INIT+0x2c>)
 80012b8:	f7ff fa1c 	bl	80006f4 <GPIO_Init>
}
 80012bc:	bf00      	nop
 80012be:	3708      	adds	r7, #8
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	40020000 	.word	0x40020000

080012c8 <ADC_Config>:

void ADC_Config(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b088      	sub	sp, #32
 80012cc:	af00      	add	r7, sp, #0
    // Enable clock for ADC1
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 80012ce:	2101      	movs	r1, #1
 80012d0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80012d4:	f7ff fcd2 	bl	8000c7c <RCC_APB2PeriphClockCmd>

    // Init GPIOB for ADC input
    GPIO_InitTypeDef GPIO_InitStruct;
    GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AN;
 80012d8:	2303      	movs	r3, #3
 80012da:	773b      	strb	r3, [r7, #28]
    GPIO_InitStruct.GPIO_Pin = GPIO_Pin_1;
 80012dc:	2302      	movs	r3, #2
 80012de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80012e0:	2300      	movs	r3, #0
 80012e2:	77fb      	strb	r3, [r7, #31]
    GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012e4:	f107 0318 	add.w	r3, r7, #24
 80012e8:	4619      	mov	r1, r3
 80012ea:	4812      	ldr	r0, [pc, #72]	; (8001334 <ADC_Config+0x6c>)
 80012ec:	f7ff fa02 	bl	80006f4 <GPIO_Init>

    // Init ADC1
    ADC_InitTypeDef ADC_InitStruct;
    ADC_InitStruct.ADC_ContinuousConvMode = DISABLE;
 80012f0:	2300      	movs	r3, #0
 80012f2:	717b      	strb	r3, [r7, #5]
    ADC_InitStruct.ADC_DataAlign = ADC_DataAlign_Right;
 80012f4:	2300      	movs	r3, #0
 80012f6:	613b      	str	r3, [r7, #16]
    ADC_InitStruct.ADC_ExternalTrigConv = DISABLE;
 80012f8:	2300      	movs	r3, #0
 80012fa:	60fb      	str	r3, [r7, #12]
    ADC_InitStruct.ADC_ExternalTrigConvEdge =
 80012fc:	2300      	movs	r3, #0
 80012fe:	60bb      	str	r3, [r7, #8]
        ADC_ExternalTrigConvEdge_None;
    ADC_InitStruct.ADC_NbrOfConversion = 1;
 8001300:	2301      	movs	r3, #1
 8001302:	753b      	strb	r3, [r7, #20]
    ADC_InitStruct.ADC_Resolution = ADC_Resolution_12b;
 8001304:	2300      	movs	r3, #0
 8001306:	603b      	str	r3, [r7, #0]
    ADC_InitStruct.ADC_ScanConvMode = DISABLE;
 8001308:	2300      	movs	r3, #0
 800130a:	713b      	strb	r3, [r7, #4]
    ADC_Init(ADC1, &ADC_InitStruct);
 800130c:	463b      	mov	r3, r7
 800130e:	4619      	mov	r1, r3
 8001310:	4809      	ldr	r0, [pc, #36]	; (8001338 <ADC_Config+0x70>)
 8001312:	f7fe ff59 	bl	80001c8 <ADC_Init>
    ADC_Cmd(ADC1, ENABLE);
 8001316:	2101      	movs	r1, #1
 8001318:	4807      	ldr	r0, [pc, #28]	; (8001338 <ADC_Config+0x70>)
 800131a:	f7fe ffab 	bl	8000274 <ADC_Cmd>

    // Select input channel for ADC1
    // ADC1 channel 9 is on PB1
    ADC_RegularChannelConfig(ADC1, ADC_Channel_1, 1,
 800131e:	2304      	movs	r3, #4
 8001320:	2201      	movs	r2, #1
 8001322:	2101      	movs	r1, #1
 8001324:	4804      	ldr	r0, [pc, #16]	; (8001338 <ADC_Config+0x70>)
 8001326:	f7fe ffc1 	bl	80002ac <ADC_RegularChannelConfig>
        ADC_SampleTime_84Cycles);
}
 800132a:	bf00      	nop
 800132c:	3720      	adds	r7, #32
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	40020000 	.word	0x40020000
 8001338:	40012000 	.word	0x40012000

0800133c <ADC_Read>:

uint16_t ADC_Read(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
    // Start ADC conversion
    ADC_SoftwareStartConv(ADC1);
 8001340:	4808      	ldr	r0, [pc, #32]	; (8001364 <ADC_Read+0x28>)
 8001342:	f7ff f87d 	bl	8000440 <ADC_SoftwareStartConv>
    // Wait until conversion is finish
    while (!ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC));
 8001346:	bf00      	nop
 8001348:	2102      	movs	r1, #2
 800134a:	4806      	ldr	r0, [pc, #24]	; (8001364 <ADC_Read+0x28>)
 800134c:	f7ff f895 	bl	800047a <ADC_GetFlagStatus>
 8001350:	4603      	mov	r3, r0
 8001352:	2b00      	cmp	r3, #0
 8001354:	d0f8      	beq.n	8001348 <ADC_Read+0xc>

    return ADC_GetConversionValue(ADC1);
 8001356:	4803      	ldr	r0, [pc, #12]	; (8001364 <ADC_Read+0x28>)
 8001358:	f7ff f882 	bl	8000460 <ADC_GetConversionValue>
 800135c:	4603      	mov	r3, r0
}
 800135e:	4618      	mov	r0, r3
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	40012000 	.word	0x40012000

08001368 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	af00      	add	r7, sp, #0
	// Set clock to 168MHz
	// Don't forget to add defined symbol "HSE_VALUE=8000000"
	// in compile configuration
	CLOCK_SetClockTo168MHz();
 800136c:	f7ff fec2 	bl	80010f4 <CLOCK_SetClockTo168MHz>
	// Init delay function
	DELAY_Init();
 8001370:	f7ff ff48 	bl	8001204 <DELAY_Init>
	// Init USART
	// Here I'm using USART1 (PB6 Tx, PB7 Rx)
	USART_Config();
 8001374:	f000 fa34 	bl	80017e0 <USART_Config>
	// Transistor Switch config
	GPIOA_INIT();
 8001378:	f7ff ff8e 	bl	8001298 <GPIOA_INIT>
	// Set Pin
	GPIO_WriteBit(GPIOA,GPIO_Pin_2,Bit_RESET);
 800137c:	2200      	movs	r2, #0
 800137e:	2104      	movs	r1, #4
 8001380:	480c      	ldr	r0, [pc, #48]	; (80013b4 <main+0x4c>)
 8001382:	f7ff fa45 	bl	8000810 <GPIO_WriteBit>
	// ADC config
	ADC_Config();
 8001386:	f7ff ff9f 	bl	80012c8 <ADC_Config>


	while (1)
	{
	    // Read ADC value
	    adcValue = ADC_Read();
 800138a:	f7ff ffd7 	bl	800133c <ADC_Read>
 800138e:	4603      	mov	r3, r0
 8001390:	461a      	mov	r2, r3
 8001392:	4b09      	ldr	r3, [pc, #36]	; (80013b8 <main+0x50>)
 8001394:	801a      	strh	r2, [r3, #0]
	    // Convert to string
	    sprintf(sAdcValue, "%i\n", adcValue);
 8001396:	4b08      	ldr	r3, [pc, #32]	; (80013b8 <main+0x50>)
 8001398:	881b      	ldrh	r3, [r3, #0]
 800139a:	461a      	mov	r2, r3
 800139c:	4907      	ldr	r1, [pc, #28]	; (80013bc <main+0x54>)
 800139e:	4808      	ldr	r0, [pc, #32]	; (80013c0 <main+0x58>)
 80013a0:	f000 fa08 	bl	80017b4 <siprintf>

	    // Send to PC via USART1
        USART_PutString(sAdcValue);
 80013a4:	4806      	ldr	r0, [pc, #24]	; (80013c0 <main+0x58>)
 80013a6:	f000 fa79 	bl	800189c <USART_PutString>

	    DELAY_Ms(1000);
 80013aa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80013ae:	f7ff ff61 	bl	8001274 <DELAY_Ms>
	    adcValue = ADC_Read();
 80013b2:	e7ea      	b.n	800138a <main+0x22>
 80013b4:	40020000 	.word	0x40020000
 80013b8:	20000044 	.word	0x20000044
 80013bc:	08001924 	.word	0x08001924
 80013c0:	200000c4 	.word	0x200000c4

080013c4 <EVAL_AUDIO_TransferComplete_CallBack>:

/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size){
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
 80013cc:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 80013ce:	bf00      	nop
}
 80013d0:	370c      	adds	r7, #12
 80013d2:	46bd      	mov	sp, r7
 80013d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d8:	4770      	bx	lr

080013da <EVAL_AUDIO_GetSampleCallBack>:

/*
 * Callback used by stm324xg_eval_audio_codec.c.
 * Refer to stm324xg_eval_audio_codec.h for more info.
 */
uint16_t EVAL_AUDIO_GetSampleCallBack(void){
 80013da:	b480      	push	{r7}
 80013dc:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return -1;
 80013de:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	46bd      	mov	sp, r7
 80013e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ea:	4770      	bx	lr

080013ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80013ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001424 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80013f0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80013f2:	e003      	b.n	80013fc <LoopCopyDataInit>

080013f4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80013f4:	4b0c      	ldr	r3, [pc, #48]	; (8001428 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80013f6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80013f8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80013fa:	3104      	adds	r1, #4

080013fc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80013fc:	480b      	ldr	r0, [pc, #44]	; (800142c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80013fe:	4b0c      	ldr	r3, [pc, #48]	; (8001430 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001400:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001402:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001404:	d3f6      	bcc.n	80013f4 <CopyDataInit>
  ldr  r2, =_sbss
 8001406:	4a0b      	ldr	r2, [pc, #44]	; (8001434 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001408:	e002      	b.n	8001410 <LoopFillZerobss>

0800140a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800140a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800140c:	f842 3b04 	str.w	r3, [r2], #4

08001410 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001410:	4b09      	ldr	r3, [pc, #36]	; (8001438 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001412:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001414:	d3f9      	bcc.n	800140a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001416:	f000 f83b 	bl	8001490 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800141a:	f000 fa53 	bl	80018c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800141e:	f7ff ffa3 	bl	8001368 <main>
  bx  lr    
 8001422:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001424:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001428:	08001930 	.word	0x08001930
  ldr  r0, =_sdata
 800142c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001430:	20000024 	.word	0x20000024
  ldr  r2, =_sbss
 8001434:	20000024 	.word	0x20000024
  ldr  r3, = _ebss
 8001438:	200000cc 	.word	0x200000cc

0800143c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800143c:	e7fe      	b.n	800143c <ADC_IRQHandler>

0800143e <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800143e:	b480      	push	{r7}
 8001440:	af00      	add	r7, sp, #0
}
 8001442:	bf00      	nop
 8001444:	46bd      	mov	sp, r7
 8001446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144a:	4770      	bx	lr

0800144c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001450:	e7fe      	b.n	8001450 <HardFault_Handler+0x4>

08001452 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001452:	b480      	push	{r7}
 8001454:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8001456:	e7fe      	b.n	8001456 <MemManage_Handler+0x4>

08001458 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 800145c:	e7fe      	b.n	800145c <BusFault_Handler+0x4>

0800145e <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800145e:	b480      	push	{r7}
 8001460:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8001462:	e7fe      	b.n	8001462 <UsageFault_Handler+0x4>

08001464 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
}
 8001468:	bf00      	nop
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr

08001472 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001472:	b480      	push	{r7}
 8001474:	af00      	add	r7, sp, #0
}
 8001476:	bf00      	nop
 8001478:	46bd      	mov	sp, r7
 800147a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147e:	4770      	bx	lr

08001480 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
}
 8001484:	bf00      	nop
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr
	...

08001490 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001494:	4a16      	ldr	r2, [pc, #88]	; (80014f0 <SystemInit+0x60>)
 8001496:	4b16      	ldr	r3, [pc, #88]	; (80014f0 <SystemInit+0x60>)
 8001498:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800149c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80014a4:	4a13      	ldr	r2, [pc, #76]	; (80014f4 <SystemInit+0x64>)
 80014a6:	4b13      	ldr	r3, [pc, #76]	; (80014f4 <SystemInit+0x64>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f043 0301 	orr.w	r3, r3, #1
 80014ae:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80014b0:	4b10      	ldr	r3, [pc, #64]	; (80014f4 <SystemInit+0x64>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80014b6:	4a0f      	ldr	r2, [pc, #60]	; (80014f4 <SystemInit+0x64>)
 80014b8:	4b0e      	ldr	r3, [pc, #56]	; (80014f4 <SystemInit+0x64>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80014c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014c4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80014c6:	4b0b      	ldr	r3, [pc, #44]	; (80014f4 <SystemInit+0x64>)
 80014c8:	4a0b      	ldr	r2, [pc, #44]	; (80014f8 <SystemInit+0x68>)
 80014ca:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80014cc:	4a09      	ldr	r2, [pc, #36]	; (80014f4 <SystemInit+0x64>)
 80014ce:	4b09      	ldr	r3, [pc, #36]	; (80014f4 <SystemInit+0x64>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014d6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80014d8:	4b06      	ldr	r3, [pc, #24]	; (80014f4 <SystemInit+0x64>)
 80014da:	2200      	movs	r2, #0
 80014dc:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80014de:	f000 f80d 	bl	80014fc <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80014e2:	4b03      	ldr	r3, [pc, #12]	; (80014f0 <SystemInit+0x60>)
 80014e4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80014e8:	609a      	str	r2, [r3, #8]
#endif
}
 80014ea:	bf00      	nop
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	e000ed00 	.word	0xe000ed00
 80014f4:	40023800 	.word	0x40023800
 80014f8:	24003010 	.word	0x24003010

080014fc <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	b083      	sub	sp, #12
 8001500:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001502:	2300      	movs	r3, #0
 8001504:	607b      	str	r3, [r7, #4]
 8001506:	2300      	movs	r3, #0
 8001508:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800150a:	4a36      	ldr	r2, [pc, #216]	; (80015e4 <SetSysClock+0xe8>)
 800150c:	4b35      	ldr	r3, [pc, #212]	; (80015e4 <SetSysClock+0xe8>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001514:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001516:	4b33      	ldr	r3, [pc, #204]	; (80015e4 <SetSysClock+0xe8>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800151e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	3301      	adds	r3, #1
 8001524:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d103      	bne.n	8001534 <SetSysClock+0x38>
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001532:	d1f0      	bne.n	8001516 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001534:	4b2b      	ldr	r3, [pc, #172]	; (80015e4 <SetSysClock+0xe8>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800153c:	2b00      	cmp	r3, #0
 800153e:	d002      	beq.n	8001546 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001540:	2301      	movs	r3, #1
 8001542:	603b      	str	r3, [r7, #0]
 8001544:	e001      	b.n	800154a <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001546:	2300      	movs	r3, #0
 8001548:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	2b01      	cmp	r3, #1
 800154e:	d142      	bne.n	80015d6 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001550:	4a24      	ldr	r2, [pc, #144]	; (80015e4 <SetSysClock+0xe8>)
 8001552:	4b24      	ldr	r3, [pc, #144]	; (80015e4 <SetSysClock+0xe8>)
 8001554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001556:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800155a:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 800155c:	4a22      	ldr	r2, [pc, #136]	; (80015e8 <SetSysClock+0xec>)
 800155e:	4b22      	ldr	r3, [pc, #136]	; (80015e8 <SetSysClock+0xec>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001566:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8001568:	4a1e      	ldr	r2, [pc, #120]	; (80015e4 <SetSysClock+0xe8>)
 800156a:	4b1e      	ldr	r3, [pc, #120]	; (80015e4 <SetSysClock+0xe8>)
 800156c:	689b      	ldr	r3, [r3, #8]
 800156e:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8001570:	4a1c      	ldr	r2, [pc, #112]	; (80015e4 <SetSysClock+0xe8>)
 8001572:	4b1c      	ldr	r3, [pc, #112]	; (80015e4 <SetSysClock+0xe8>)
 8001574:	689b      	ldr	r3, [r3, #8]
 8001576:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800157a:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 800157c:	4a19      	ldr	r2, [pc, #100]	; (80015e4 <SetSysClock+0xe8>)
 800157e:	4b19      	ldr	r3, [pc, #100]	; (80015e4 <SetSysClock+0xe8>)
 8001580:	689b      	ldr	r3, [r3, #8]
 8001582:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8001586:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8001588:	4b16      	ldr	r3, [pc, #88]	; (80015e4 <SetSysClock+0xe8>)
 800158a:	4a18      	ldr	r2, [pc, #96]	; (80015ec <SetSysClock+0xf0>)
 800158c:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800158e:	4a15      	ldr	r2, [pc, #84]	; (80015e4 <SetSysClock+0xe8>)
 8001590:	4b14      	ldr	r3, [pc, #80]	; (80015e4 <SetSysClock+0xe8>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001598:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800159a:	bf00      	nop
 800159c:	4b11      	ldr	r3, [pc, #68]	; (80015e4 <SetSysClock+0xe8>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d0f9      	beq.n	800159c <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80015a8:	4b11      	ldr	r3, [pc, #68]	; (80015f0 <SetSysClock+0xf4>)
 80015aa:	f240 6205 	movw	r2, #1541	; 0x605
 80015ae:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80015b0:	4a0c      	ldr	r2, [pc, #48]	; (80015e4 <SetSysClock+0xe8>)
 80015b2:	4b0c      	ldr	r3, [pc, #48]	; (80015e4 <SetSysClock+0xe8>)
 80015b4:	689b      	ldr	r3, [r3, #8]
 80015b6:	f023 0303 	bic.w	r3, r3, #3
 80015ba:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80015bc:	4a09      	ldr	r2, [pc, #36]	; (80015e4 <SetSysClock+0xe8>)
 80015be:	4b09      	ldr	r3, [pc, #36]	; (80015e4 <SetSysClock+0xe8>)
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	f043 0302 	orr.w	r3, r3, #2
 80015c6:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80015c8:	bf00      	nop
 80015ca:	4b06      	ldr	r3, [pc, #24]	; (80015e4 <SetSysClock+0xe8>)
 80015cc:	689b      	ldr	r3, [r3, #8]
 80015ce:	f003 030c 	and.w	r3, r3, #12
 80015d2:	2b08      	cmp	r3, #8
 80015d4:	d1f9      	bne.n	80015ca <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80015d6:	bf00      	nop
 80015d8:	370c      	adds	r7, #12
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr
 80015e2:	bf00      	nop
 80015e4:	40023800 	.word	0x40023800
 80015e8:	40007000 	.word	0x40007000
 80015ec:	07405408 	.word	0x07405408
 80015f0:	40023c00 	.word	0x40023c00

080015f4 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b087      	sub	sp, #28
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	60f8      	str	r0, [r7, #12]
 80015fc:	60b9      	str	r1, [r7, #8]
 80015fe:	607a      	str	r2, [r7, #4]
	int div = 1;
 8001600:	2301      	movs	r3, #1
 8001602:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8001604:	e004      	b.n	8001610 <ts_itoa+0x1c>
		div *= base;
 8001606:	697b      	ldr	r3, [r7, #20]
 8001608:	687a      	ldr	r2, [r7, #4]
 800160a:	fb02 f303 	mul.w	r3, r2, r3
 800160e:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	68ba      	ldr	r2, [r7, #8]
 8001614:	fbb2 f2f3 	udiv	r2, r2, r3
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	429a      	cmp	r2, r3
 800161c:	d2f3      	bcs.n	8001606 <ts_itoa+0x12>

	while (div != 0)
 800161e:	e029      	b.n	8001674 <ts_itoa+0x80>
	{
		int num = d/div;
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	68ba      	ldr	r2, [r7, #8]
 8001624:	fbb2 f3f3 	udiv	r3, r2, r3
 8001628:	613b      	str	r3, [r7, #16]
		d = d%div;
 800162a:	697a      	ldr	r2, [r7, #20]
 800162c:	68bb      	ldr	r3, [r7, #8]
 800162e:	fbb3 f1f2 	udiv	r1, r3, r2
 8001632:	fb02 f201 	mul.w	r2, r2, r1
 8001636:	1a9b      	subs	r3, r3, r2
 8001638:	60bb      	str	r3, [r7, #8]
		div /= base;
 800163a:	697a      	ldr	r2, [r7, #20]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001642:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8001644:	693b      	ldr	r3, [r7, #16]
 8001646:	2b09      	cmp	r3, #9
 8001648:	dd0a      	ble.n	8001660 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	1c59      	adds	r1, r3, #1
 8001650:	68fa      	ldr	r2, [r7, #12]
 8001652:	6011      	str	r1, [r2, #0]
 8001654:	693a      	ldr	r2, [r7, #16]
 8001656:	b2d2      	uxtb	r2, r2
 8001658:	3237      	adds	r2, #55	; 0x37
 800165a:	b2d2      	uxtb	r2, r2
 800165c:	701a      	strb	r2, [r3, #0]
 800165e:	e009      	b.n	8001674 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	1c59      	adds	r1, r3, #1
 8001666:	68fa      	ldr	r2, [r7, #12]
 8001668:	6011      	str	r1, [r2, #0]
 800166a:	693a      	ldr	r2, [r7, #16]
 800166c:	b2d2      	uxtb	r2, r2
 800166e:	3230      	adds	r2, #48	; 0x30
 8001670:	b2d2      	uxtb	r2, r2
 8001672:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d1d2      	bne.n	8001620 <ts_itoa+0x2c>
	}
}
 800167a:	bf00      	nop
 800167c:	371c      	adds	r7, #28
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr

08001686 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8001686:	b580      	push	{r7, lr}
 8001688:	b088      	sub	sp, #32
 800168a:	af00      	add	r7, sp, #0
 800168c:	60f8      	str	r0, [r7, #12]
 800168e:	60b9      	str	r1, [r7, #8]
 8001690:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8001696:	e07d      	b.n	8001794 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8001698:	68bb      	ldr	r3, [r7, #8]
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	2b25      	cmp	r3, #37	; 0x25
 800169e:	d171      	bne.n	8001784 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 80016a0:	68bb      	ldr	r3, [r7, #8]
 80016a2:	3301      	adds	r3, #1
 80016a4:	60bb      	str	r3, [r7, #8]
 80016a6:	68bb      	ldr	r3, [r7, #8]
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	2b64      	cmp	r3, #100	; 0x64
 80016ac:	d01e      	beq.n	80016ec <ts_formatstring+0x66>
 80016ae:	2b64      	cmp	r3, #100	; 0x64
 80016b0:	dc06      	bgt.n	80016c0 <ts_formatstring+0x3a>
 80016b2:	2b58      	cmp	r3, #88	; 0x58
 80016b4:	d050      	beq.n	8001758 <ts_formatstring+0xd2>
 80016b6:	2b63      	cmp	r3, #99	; 0x63
 80016b8:	d00e      	beq.n	80016d8 <ts_formatstring+0x52>
 80016ba:	2b25      	cmp	r3, #37	; 0x25
 80016bc:	d058      	beq.n	8001770 <ts_formatstring+0xea>
 80016be:	e05d      	b.n	800177c <ts_formatstring+0xf6>
 80016c0:	2b73      	cmp	r3, #115	; 0x73
 80016c2:	d02b      	beq.n	800171c <ts_formatstring+0x96>
 80016c4:	2b73      	cmp	r3, #115	; 0x73
 80016c6:	dc02      	bgt.n	80016ce <ts_formatstring+0x48>
 80016c8:	2b69      	cmp	r3, #105	; 0x69
 80016ca:	d00f      	beq.n	80016ec <ts_formatstring+0x66>
 80016cc:	e056      	b.n	800177c <ts_formatstring+0xf6>
 80016ce:	2b75      	cmp	r3, #117	; 0x75
 80016d0:	d037      	beq.n	8001742 <ts_formatstring+0xbc>
 80016d2:	2b78      	cmp	r3, #120	; 0x78
 80016d4:	d040      	beq.n	8001758 <ts_formatstring+0xd2>
 80016d6:	e051      	b.n	800177c <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	1c5a      	adds	r2, r3, #1
 80016dc:	60fa      	str	r2, [r7, #12]
 80016de:	687a      	ldr	r2, [r7, #4]
 80016e0:	1d11      	adds	r1, r2, #4
 80016e2:	6079      	str	r1, [r7, #4]
 80016e4:	6812      	ldr	r2, [r2, #0]
 80016e6:	b2d2      	uxtb	r2, r2
 80016e8:	701a      	strb	r2, [r3, #0]
				break;
 80016ea:	e047      	b.n	800177c <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	1d1a      	adds	r2, r3, #4
 80016f0:	607a      	str	r2, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 80016f6:	69fb      	ldr	r3, [r7, #28]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	da07      	bge.n	800170c <ts_formatstring+0x86>
					{
						val *= -1;
 80016fc:	69fb      	ldr	r3, [r7, #28]
 80016fe:	425b      	negs	r3, r3
 8001700:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	1c5a      	adds	r2, r3, #1
 8001706:	60fa      	str	r2, [r7, #12]
 8001708:	222d      	movs	r2, #45	; 0x2d
 800170a:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 800170c:	69f9      	ldr	r1, [r7, #28]
 800170e:	f107 030c 	add.w	r3, r7, #12
 8001712:	220a      	movs	r2, #10
 8001714:	4618      	mov	r0, r3
 8001716:	f7ff ff6d 	bl	80015f4 <ts_itoa>
				}
				break;
 800171a:	e02f      	b.n	800177c <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	1d1a      	adds	r2, r3, #4
 8001720:	607a      	str	r2, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8001726:	e007      	b.n	8001738 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	1c5a      	adds	r2, r3, #1
 800172c:	60fa      	str	r2, [r7, #12]
 800172e:	69ba      	ldr	r2, [r7, #24]
 8001730:	1c51      	adds	r1, r2, #1
 8001732:	61b9      	str	r1, [r7, #24]
 8001734:	7812      	ldrb	r2, [r2, #0]
 8001736:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8001738:	69bb      	ldr	r3, [r7, #24]
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d1f3      	bne.n	8001728 <ts_formatstring+0xa2>
					}
				}
				break;
 8001740:	e01c      	b.n	800177c <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	1d1a      	adds	r2, r3, #4
 8001746:	607a      	str	r2, [r7, #4]
 8001748:	6819      	ldr	r1, [r3, #0]
 800174a:	f107 030c 	add.w	r3, r7, #12
 800174e:	220a      	movs	r2, #10
 8001750:	4618      	mov	r0, r3
 8001752:	f7ff ff4f 	bl	80015f4 <ts_itoa>
				break;
 8001756:	e011      	b.n	800177c <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	1d1a      	adds	r2, r3, #4
 800175c:	607a      	str	r2, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4619      	mov	r1, r3
 8001762:	f107 030c 	add.w	r3, r7, #12
 8001766:	2210      	movs	r2, #16
 8001768:	4618      	mov	r0, r3
 800176a:	f7ff ff43 	bl	80015f4 <ts_itoa>
				break;
 800176e:	e005      	b.n	800177c <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	1c5a      	adds	r2, r3, #1
 8001774:	60fa      	str	r2, [r7, #12]
 8001776:	2225      	movs	r2, #37	; 0x25
 8001778:	701a      	strb	r2, [r3, #0]
				  break;
 800177a:	bf00      	nop
			}
			fmt++;
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	3301      	adds	r3, #1
 8001780:	60bb      	str	r3, [r7, #8]
 8001782:	e007      	b.n	8001794 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	1c5a      	adds	r2, r3, #1
 8001788:	60fa      	str	r2, [r7, #12]
 800178a:	68ba      	ldr	r2, [r7, #8]
 800178c:	1c51      	adds	r1, r2, #1
 800178e:	60b9      	str	r1, [r7, #8]
 8001790:	7812      	ldrb	r2, [r2, #0]
 8001792:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 8001794:	68bb      	ldr	r3, [r7, #8]
 8001796:	781b      	ldrb	r3, [r3, #0]
 8001798:	2b00      	cmp	r3, #0
 800179a:	f47f af7d 	bne.w	8001698 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	2200      	movs	r2, #0
 80017a2:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	461a      	mov	r2, r3
 80017a8:	697b      	ldr	r3, [r7, #20]
 80017aa:	1ad3      	subs	r3, r2, r3
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	3720      	adds	r7, #32
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}

080017b4 <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 80017b4:	b40e      	push	{r1, r2, r3}
 80017b6:	b580      	push	{r7, lr}
 80017b8:	b085      	sub	sp, #20
 80017ba:	af00      	add	r7, sp, #0
 80017bc:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 80017be:	f107 0320 	add.w	r3, r7, #32
 80017c2:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 80017c4:	68ba      	ldr	r2, [r7, #8]
 80017c6:	69f9      	ldr	r1, [r7, #28]
 80017c8:	6878      	ldr	r0, [r7, #4]
 80017ca:	f7ff ff5c 	bl	8001686 <ts_formatstring>
 80017ce:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 80017d0:	68fb      	ldr	r3, [r7, #12]
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	3714      	adds	r7, #20
 80017d6:	46bd      	mov	sp, r7
 80017d8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80017dc:	b003      	add	sp, #12
 80017de:	4770      	bx	lr

080017e0 <USART_Config>:
 */

#include "usart.h"

void USART_Config(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b086      	sub	sp, #24
 80017e4:	af00      	add	r7, sp, #0
	// Enable clock for GPIOB
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 80017e6:	2101      	movs	r1, #1
 80017e8:	2002      	movs	r0, #2
 80017ea:	f7ff fa27 	bl	8000c3c <RCC_AHB1PeriphClockCmd>
	// Enable clock for USART1
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 80017ee:	2101      	movs	r1, #1
 80017f0:	2010      	movs	r0, #16
 80017f2:	f7ff fa43 	bl	8000c7c <RCC_APB2PeriphClockCmd>

	// Connect PB6 to USART1_Tx
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource6, GPIO_AF_USART1);
 80017f6:	2207      	movs	r2, #7
 80017f8:	2106      	movs	r1, #6
 80017fa:	4819      	ldr	r0, [pc, #100]	; (8001860 <USART_Config+0x80>)
 80017fc:	f7ff f820 	bl	8000840 <GPIO_PinAFConfig>
	// Connect PB7 to USART1_Rx
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource7, GPIO_AF_USART1);
 8001800:	2207      	movs	r2, #7
 8001802:	2107      	movs	r1, #7
 8001804:	4816      	ldr	r0, [pc, #88]	; (8001860 <USART_Config+0x80>)
 8001806:	f7ff f81b 	bl	8000840 <GPIO_PinAFConfig>

	// Initialization of GPIOB
	GPIO_InitTypeDef GPIO_InitStruct;
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7;
 800180a:	23c0      	movs	r3, #192	; 0xc0
 800180c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 800180e:	2302      	movs	r3, #2
 8001810:	753b      	strb	r3, [r7, #20]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 8001812:	2302      	movs	r3, #2
 8001814:	757b      	strb	r3, [r7, #21]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8001816:	2300      	movs	r3, #0
 8001818:	75bb      	strb	r3, [r7, #22]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 800181a:	2301      	movs	r3, #1
 800181c:	75fb      	strb	r3, [r7, #23]
	GPIO_Init(GPIOB, &GPIO_InitStruct);
 800181e:	f107 0310 	add.w	r3, r7, #16
 8001822:	4619      	mov	r1, r3
 8001824:	480e      	ldr	r0, [pc, #56]	; (8001860 <USART_Config+0x80>)
 8001826:	f7fe ff65 	bl	80006f4 <GPIO_Init>

	// Initialization of USART1
	USART_InitTypeDef USART_InitStruct;
	USART_InitStruct.USART_BaudRate = 9600;
 800182a:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 800182e:	603b      	str	r3, [r7, #0]
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8001830:	2300      	movs	r3, #0
 8001832:	81bb      	strh	r3, [r7, #12]
	USART_InitStruct.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8001834:	230c      	movs	r3, #12
 8001836:	817b      	strh	r3, [r7, #10]
	USART_InitStruct.USART_Parity = USART_Parity_No;
 8001838:	2300      	movs	r3, #0
 800183a:	813b      	strh	r3, [r7, #8]
	USART_InitStruct.USART_StopBits = USART_StopBits_1;
 800183c:	2300      	movs	r3, #0
 800183e:	80fb      	strh	r3, [r7, #6]
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;
 8001840:	2300      	movs	r3, #0
 8001842:	80bb      	strh	r3, [r7, #4]
	USART_Init(USART1, &USART_InitStruct);
 8001844:	463b      	mov	r3, r7
 8001846:	4619      	mov	r1, r3
 8001848:	4806      	ldr	r0, [pc, #24]	; (8001864 <USART_Config+0x84>)
 800184a:	f7ff fa9d 	bl	8000d88 <USART_Init>

	// Enable USART1
	USART_Cmd(USART1, ENABLE);
 800184e:	2101      	movs	r1, #1
 8001850:	4804      	ldr	r0, [pc, #16]	; (8001864 <USART_Config+0x84>)
 8001852:	f7ff fb53 	bl	8000efc <USART_Cmd>
}
 8001856:	bf00      	nop
 8001858:	3718      	adds	r7, #24
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	40020400 	.word	0x40020400
 8001864:	40011000 	.word	0x40011000

08001868 <USART_PutChar>:

void USART_PutChar(char c)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
 800186e:	4603      	mov	r3, r0
 8001870:	71fb      	strb	r3, [r7, #7]
	// Wait until transmit data register is empty
	while (!USART_GetFlagStatus(USART1, USART_FLAG_TXE))
 8001872:	bf00      	nop
 8001874:	2180      	movs	r1, #128	; 0x80
 8001876:	4808      	ldr	r0, [pc, #32]	; (8001898 <USART_PutChar+0x30>)
 8001878:	f7ff fb72 	bl	8000f60 <USART_GetFlagStatus>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d0f8      	beq.n	8001874 <USART_PutChar+0xc>
		;
	// Send a char using USART1
	USART_SendData(USART1, c);
 8001882:	79fb      	ldrb	r3, [r7, #7]
 8001884:	b29b      	uxth	r3, r3
 8001886:	4619      	mov	r1, r3
 8001888:	4803      	ldr	r0, [pc, #12]	; (8001898 <USART_PutChar+0x30>)
 800188a:	f7ff fb57 	bl	8000f3c <USART_SendData>
}
 800188e:	bf00      	nop
 8001890:	3708      	adds	r7, #8
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	40011000 	.word	0x40011000

0800189c <USART_PutString>:

void USART_PutString(char *s)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
	// Send a string
	while (*s)
 80018a4:	e006      	b.n	80018b4 <USART_PutString+0x18>
	{
		USART_PutChar(*s++);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	1c5a      	adds	r2, r3, #1
 80018aa:	607a      	str	r2, [r7, #4]
 80018ac:	781b      	ldrb	r3, [r3, #0]
 80018ae:	4618      	mov	r0, r3
 80018b0:	f7ff ffda 	bl	8001868 <USART_PutChar>
	while (*s)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d1f4      	bne.n	80018a6 <USART_PutString+0xa>
	}
}
 80018bc:	bf00      	nop
 80018be:	3708      	adds	r7, #8
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}

080018c4 <__libc_init_array>:
 80018c4:	b570      	push	{r4, r5, r6, lr}
 80018c6:	4e0d      	ldr	r6, [pc, #52]	; (80018fc <__libc_init_array+0x38>)
 80018c8:	4c0d      	ldr	r4, [pc, #52]	; (8001900 <__libc_init_array+0x3c>)
 80018ca:	1ba4      	subs	r4, r4, r6
 80018cc:	10a4      	asrs	r4, r4, #2
 80018ce:	2500      	movs	r5, #0
 80018d0:	42a5      	cmp	r5, r4
 80018d2:	d109      	bne.n	80018e8 <__libc_init_array+0x24>
 80018d4:	4e0b      	ldr	r6, [pc, #44]	; (8001904 <__libc_init_array+0x40>)
 80018d6:	4c0c      	ldr	r4, [pc, #48]	; (8001908 <__libc_init_array+0x44>)
 80018d8:	f000 f818 	bl	800190c <_init>
 80018dc:	1ba4      	subs	r4, r4, r6
 80018de:	10a4      	asrs	r4, r4, #2
 80018e0:	2500      	movs	r5, #0
 80018e2:	42a5      	cmp	r5, r4
 80018e4:	d105      	bne.n	80018f2 <__libc_init_array+0x2e>
 80018e6:	bd70      	pop	{r4, r5, r6, pc}
 80018e8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80018ec:	4798      	blx	r3
 80018ee:	3501      	adds	r5, #1
 80018f0:	e7ee      	b.n	80018d0 <__libc_init_array+0xc>
 80018f2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80018f6:	4798      	blx	r3
 80018f8:	3501      	adds	r5, #1
 80018fa:	e7f2      	b.n	80018e2 <__libc_init_array+0x1e>
 80018fc:	08001928 	.word	0x08001928
 8001900:	08001928 	.word	0x08001928
 8001904:	08001928 	.word	0x08001928
 8001908:	0800192c 	.word	0x0800192c

0800190c <_init>:
 800190c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800190e:	bf00      	nop
 8001910:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001912:	bc08      	pop	{r3}
 8001914:	469e      	mov	lr, r3
 8001916:	4770      	bx	lr

08001918 <_fini>:
 8001918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800191a:	bf00      	nop
 800191c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800191e:	bc08      	pop	{r3}
 8001920:	469e      	mov	lr, r3
 8001922:	4770      	bx	lr
