# Content

* [Content](#content)
* [Register Transfer Machine](#register-transfer-machine)
* [Register File](#register-file)
* [Register and memory](#register-and-memory)
* [寄存器文件的端口:Ports to the register file](#寄存器文件的端口ports-to-the-register-file)
* [Register file black box](#register-file-black-box)
* [例子-Simplified register file circuit (2 registers of 1 bit)](#例子-simplified-register-file-circuit-2-registers-of-1-bit)
* [Size parameters](#size-parameters)
* [1bit寄存器堆：Interface to the 1-bit register file](#1bit寄存器堆interface-to-the-1-bit-register-file)
* [组织1bit寄存器堆：Organisation of the 1-bit register file](#组织1bit寄存器堆organisation-of-the-1-bit-register-file)
  * [Recursive structure of general register file](#recursive-structure-of-general-register-file)
  * [Recursive definition of register file](#recursive-definition-of-register-file)
  * [寄存器堆实现：Register file for words](#寄存器堆实现register-file-for-words)
* [寄存器传输机：Register Transfer Machine](#寄存器传输机register-transfer-machine)
* [RTM电路： circuit](#rtm电路-circuit)
  * [Simulation Driver](#simulation-driver)
* [========](#)
* [Sigma16 architecture](#sigma16-architecture)
* [Data types](#data-types)
* [Registers and memory](#registers-and-memory)
* [指令格式：Instruction formats](#指令格式instruction-formats)
  * [RRR指令：Representation of RRR instruction: one word](#rrr指令representation-of-rrr-instruction-one-word)
  * [RX指令：Representation of an RX instruction: two words](#rx指令representation-of-an-rx-instruction-two-words)
* [汇编例子-完整程序：A complete Example Program](#汇编例子-完整程序a-complete-example-program)
* [汇编例子-赋值语句：Compiling an assignment statement](#汇编例子-赋值语句compiling-an-assignment-statement)
* [汇编例子-if语句：Compiling an if-then statement](#汇编例子-if语句compiling-an-if-then-statement)
* [========](#-1)
* [Where we are going…](#where-we-are-going)
  * [Plan](#plan)
* [数据通路&控制单元（电路）：Datapath and control](#数据通路控制单元电路datapath-and-control)
* [为什么分开设计数据通路&控制电路：Why separate a design into datapath and control?](#为什么分开设计数据通路控制电路why-separate-a-design-into-datapath-and-control)
* [Review of Sigma16: Instruction formats](#review-of-sigma16-instruction-formats)
* [处理器基本数据通路：Processor Datapath - Basic datapath](#处理器基本数据通路processor-datapath---basic-datapath)
  * [接口](#接口)
* [控制信号-处理器基本数据通路：Basic datapath: Control signals](#控制信号-处理器基本数据通路basic-datapath-control-signals)
  * [控制信号参考：List of control signals (Interface.hs)](#控制信号参考list-of-control-signals-interfacehs)
* [寄存器-基本数据通路：Basic datapath: Registers](#寄存器-基本数据通路basic-datapath-registers)
  * [Registers and ALU (Datapath.hs)](#registers-and-alu-datapathhs)
* [内部信号-数据通路：Internal Processor Signals](#内部信号-数据通路internal-processor-signals)
* [运行数据通路：Operating the datapath](#运行数据通路operating-the-datapath)
  * [例子：写入IR寄存器-Writing a value into the instruction register](#例子写入ir寄存器-writing-a-value-into-the-instruction-register)
  * [获取指令&PC寄存器自增：Fetching an instruction and incrementing pc](#获取指令pc寄存器自增fetching-an-instruction-and-incrementing-pc)
  * [写入寄存器堆：Writing a number into the register file](#写入寄存器堆writing-a-number-into-the-register-file)
  * [读堆中寄存器：Looking at contents of the register file](#读堆中寄存器looking-at-contents-of-the-register-file)
* [Observations](#observations)
* [========](#-2)
* [设计控制单元:Designing the processor control](#设计控制单元designing-the-processor-control)
* [控制电路抽象分层：Levels of abstraction for processor control](#控制电路抽象分层levels-of-abstraction-for-processor-control)
* [控制算法结构-High level: control algorithm](#控制算法结构-high-level-control-algorithm)
  * [Straight-line control code](#straight-line-control-code)
  * [断言语句标签：Statement labels](#断言语句标签statement-labels)
  * [Blocks](#blocks)
  * [Repeat forever](#repeat-forever)
  * [Case](#case)
  * [if-then-else](#if-then-else)
* [需要的控制信号- Middle level: control signal settings](#需要的控制信号--middle-level-control-signal-settings)
* [设计控制电路-Low level: control circuit](#设计控制电路-low-level-control-circuit)
  * [控制电路设计方法：Delay element method](#控制电路设计方法delay-element-method)
  * [状态触发器和转换：State flip flops and transitions](#状态触发器和转换state-flip-flops-and-transitions)
  * [输出控制信号：Generating the control signals](#输出控制信号generating-the-control-signals)
* [========](#-3)
* [M1目标：Control for Sigma16/M1](#m1目标control-for-sigma16m1)
* [M1电路控制算法-High level: M1 control algorithm](#m1电路控制算法-high-level-m1-control-algorithm)
  * [取指令,pc++：Fetching an instruction and incrementing pc](#取指令pcfetching-an-instruction-and-incrementing-pc)
  * [Instruction fetch/execute cycle](#instruction-fetchexecute-cycle)
  * [Escape and lea/load/store …](#escape-and-lealoadstore-)
  * [Jumping](#jumping)
* [M1控制信号：Middle level: M1 control signal settings](#m1控制信号middle-level-m1-control-signal-settings)
  * [Lea: load effective address](#lea-load-effective-address)
  * [Load](#load)
  * [Jumpc0](#jumpc0)
* [M1电路设计-Low level: M1 control circuit](#m1电路设计-low-level-m1-control-circuit)
* [Start信号-Start: top of main loop (Control.hs)](#start信号-start-top-of-main-loop-controlhs)
* [解码opcode-Decoding the opcode (Control.hs)](#解码opcode-decoding-the-opcode-controlhs)
* [控制信号生成-Generating control signals (Control.hs)](#控制信号生成-generating-control-signals-controlhs)
* [Hydra查看多个信号-Keeping track of many individual signals](#hydra查看多个信号-keeping-track-of-many-individual-signals)
* [定义信号集合record-Define collection (Interface.hs)](#定义信号集合record-define-collection-interfacehs)
* [定义单个控制信号-Define control signals (Control.hs)](#定义单个控制信号-define-control-signals-controlhs)
* [========](#-4)
* [The M1 circuit](#the-m1-circuit)
* [Input/Output](#inputoutput)
* [直接内存存取：Direct memory access (DMA)](#直接内存存取direct-memory-access-dma)
* [启动阶段：Startup](#启动阶段startup)
* [引导：Bootstrapping](#引导bootstrapping)
* [M1引导程序：Bootstrapping the M1 using DMA](#m1引导程序bootstrapping-the-m1-using-dma)
* [The full M1 system](#the-full-m1-system)
* [System circuit (System.hs)](#system-circuit-systemhs)
* [运行机器语言程序：Running a machine language program](#运行机器语言程序running-a-machine-language-program)
  * [两种执行方式-Two execution environments](#两种执行方式-two-execution-environments)
* [运行例子-Example program: ArrayMax](#运行例子-example-program-arraymax)
* [sigma16仿真器-Running a program on the emulator](#sigma16仿真器-running-a-program-on-the-emulator)
* [M1电路运行程序-Running a program on M1 circuit](#m1电路运行程序-running-a-program-on-m1-circuit)
* [Running a program on M1 circuit (README.txt)](#running-a-program-on-m1-circuit-readmetxt)
* [Simulating M1](#simulating-m1)
* [DMA加载程序至内存-Reading program with DMA](#dma加载程序至内存-reading-program-with-dma)
  * [控制算法开始-Starting the control algorithm](#控制算法开始-starting-the-control-algorithm)
* [每个时钟周期的模拟输出-Simulation output for every clock cycle](#每个时钟周期的模拟输出-simulation-output-for-every-clock-cycle)
* [例子-某周期输出：Typical simulation output for one clock cycle](#例子-某周期输出typical-simulation-output-for-one-clock-cycle)
* [例子-lea指令输出：Control state transitions: lea is first instruction](#例子-lea指令输出control-state-transitions-lea-is-first-instruction)
* [指令完成消息- Message when an instruction has completed](#指令完成消息--message-when-an-instruction-has-completed)
* [驱动监控指令执行输出-Monitor instruction executions](#驱动监控指令执行输出-monitor-instruction-executions)

# Register Transfer Machine

# Register File

![](/static/2021-11-09-10-37-22.png)

* Many older computer architectures contain a set of unrelated registers, each 许多较旧的计算机体系结构包含一组不相关的寄存器，每个寄存器
  * With an individual name 单独名字
  * Playing a different role in program execution 不同作用
* Most modern architectures (both RISC and CISC) provide a set of indexed registers for the programmer to use 大多数现代架构（RISC 和 CISC）都提供了一组索引寄存器供程序员使用
  * With names like R0, R1, R2, etc
* Registers are implemented in a circuit called the register file 寄存器在称为寄存器文件的电路中实现
* A register file can read or write a value, given the register number 给定寄存器编号，寄存器文件可以读取或写入值

# Register and memory

Registers are similar to memory 寄存器类似于内存

* **它们充当数据的数组，可以由地址索引**
 – They act as an array of data, indexed by an address
* 它们支持读取数据和写入数据（称为加载和存储内存） – They support reading the data and writing the data (called load and store for memory)

But also different

* 内存位置通常是字节，而寄存器包含字
 – Memory locations are usually bytes, while registers contain words
* 内存位置比寄存器多得多
 – There are many more memory locations than registers
* 以处理器时钟速度访问寄存器 – Registers are accessed at processor clock speed
* 内存访问要慢得多（通常慢 3 到 500 倍） – Memory access is much slower (typically 3 to 500 times slower)

# 寄存器文件的端口:Ports to the register file

![](/static/2021-11-09-11-08-04.png)

# Register file black box

![](/static/2021-11-09-11-15-49.png)

# 例子-Simplified register file circuit (2 registers of 1 bit)

![](/static/2021-11-09-11-19-30.png)

# Size parameters

![](/static/2021-11-09-11-29-00.png)

# 1bit寄存器堆：Interface to the 1-bit register file

![](/static/2021-11-09-11-37-34.png)

# 组织1bit寄存器堆：Organisation of the 1-bit register file

![](/static/2021-11-09-11-50-07.png)

* 16reg的寄存器堆
  * 两个8reg寄存器堆，用一个地址Bit选中其中一个

## Recursive structure of general register file

通用寄存器文件的递归结构

![](/static/2021-11-09-12-01-57.png)

## Recursive definition of register file

![](/static/2021-11-09-12-20-46.png)

## 寄存器堆实现：Register file for words

circuit generator

![](/static/2021-11-09-13-09-30.png)
![](/static/2021-11-09-13-19-45.png)
![](/static/2021-11-09-13-23-17.png)
![](/static/2021-11-09-13-24-21.png)

---

![](/static/2021-11-09-13-41-41.png)

# 寄存器传输机：Register Transfer Machine

![](/static/2021-11-09-13-56-35.png)
![](/static/2021-11-09-17-30-29.png)

RTM in schematic capture tool

![](/static/2021-11-09-17-31-20.png)

# RTM电路： circuit

![](/static/2021-11-09-17-50-25.png)

RTM 电路的输入：Inputs to the RTM circuit

![](/static/2021-11-09-19-28-38.png)

effect & outputs

![](/static/2021-11-09-19-39-31.png)

## Simulation Driver

![](/static/2021-11-09-19-48-53.png)

# ========

# Sigma16 architecture

![](/static/2021-11-09-19-57-47.png)

# Data types

![](/static/2021-11-09-20-00-58.png)

# Registers and memory

![](/static/2021-11-09-20-09-03.png)

# 指令格式：Instruction formats

![](/static/2021-11-09-20-39-18.png)

## RRR指令：Representation of RRR instruction: one word

![](/static/2021-11-09-20-43-40.png)

RRR Instructions

![](/static/2021-11-09-20-45-42.png)

## RX指令：Representation of an RX instruction: two words

![](/static/2021-11-09-21-01-24.png)

RX instructions

![](/static/2021-11-09-21-06-35.png)

# 汇编例子-完整程序：A complete Example Program

![](/static/2021-11-09-21-13-25.png)

# 汇编例子-赋值语句：Compiling an assignment statement

![](/static/2021-11-09-21-17-44.png)

# 汇编例子-if语句：Compiling an if-then statement

![](/static/2021-11-09-21-24-59.png)

# ========

# Where we are going…

![](/static/2021-11-09-21-30-36.png)

* M1电路 - 读入sigma16汇编程序对应的机器码，存入内存，执行程序

## Plan

![](/static/2021-11-09-21-34-34.png)

# 数据通路&控制单元（电路）：Datapath and control

![](/static/2021-11-09-21-38-36.png)

# 为什么分开设计数据通路&控制电路：Why separate a design into datapath and control?

![](/static/2021-11-09-21-43-07.png)

# Review of Sigma16: Instruction formats

![](/static/2021-11-09-21-43-22.png)

![](/static/2021-11-09-21-43-33.png)

![](/static/2021-11-09-21-43-43.png)

# 处理器基本数据通路：Processor Datapath - Basic datapath

![](/static/2021-11-09-21-48-51.png)

## 接口

![](/static/2021-11-09-21-55-33.png)

# 控制信号-处理器基本数据通路：Basic datapath: Control signals

控制信号命名规范

![](/static/2021-11-09-22-06-12.png)

## 控制信号参考：List of control signals (Interface.hs)

建议结合着内部信号（后面有）来看。。有配合组合逻辑。。。

![](/static/2021-11-09-22-42-19.png)

# 寄存器-基本数据通路：Basic datapath: Registers

![](/static/2021-11-09-22-48-41.png)

## Registers and ALU (Datapath.hs)

![](/static/2021-11-09-22-58-23.png)

# 内部信号-数据通路：Internal Processor Signals

![](/static/2021-11-09-23-40-58.png)

# 运行数据通路：Operating the datapath

![](/static/2021-11-09-23-46-07.png)

## 例子：写入IR寄存器-Writing a value into the instruction register

![](/static/2021-11-09-23-50-35.png)

## 获取指令&PC寄存器自增：Fetching an instruction and incrementing pc

![](/static/2021-11-10-00-01-24.png)

Setting the control signals 提供什么控制信号？

![](/static/2021-11-10-00-16-45.png)

## 写入寄存器堆：Writing a number into the register file

![](/static/2021-11-10-00-27-08.png)

## 读堆中寄存器：Looking at contents of the register file

![](/static/2021-11-10-00-51-04.png)

# Observations

![](/static/2021-11-10-02-02-19.png)

# ========

# 设计控制单元:Designing the processor control

![](/static/2021-11-10-02-08-07.png)

* 控制单元核心还是**状态序列**?
  * 即，**控制算法**是描述状态序列的**高级**表示
  * 达到某种state - assert 控制信号集合 set=1

# 控制电路抽象分层：Levels of abstraction for processor control

![](/static/2021-11-10-02-16-52.png)

* high level - control algorithm
* middle level - control signals
* low level - control circuits

# 控制算法结构-High level: control algorithm

![](/static/2021-11-10-02-21-40.png)

## Straight-line control code

![](/static/2021-11-10-02-24-01.png)

## 断言语句标签：Statement labels

![](/static/2021-11-10-02-27-02.png)

## Blocks

![](/static/2021-11-10-02-28-52.png)

## Repeat forever

![](/static/2021-11-10-02-50-21.png)

## Case

![](/static/2021-11-10-02-54-00.png)

* 此例x word为2Bit

## if-then-else

![](/static/2021-11-10-02-57-50.png)

# 需要的控制信号- Middle level: control signal settings

**对于高级控制算法中的每个语句，中级符号添加一个 Assert 语句，并指定应为 1 的控制信号（集合）** For each statement in the high level algorithm, the middle level notation adds an Assert statement that specifies the control signals that should be 1

* 就是提供要被置为1的信号。。特定是时钟周期才能达到特定状态

# 设计控制电路-Low level: control circuit

![](/static/2021-11-10-03-15-09.png)

## 控制电路设计方法：Delay element method

用这个方法设计控制电路，，再由这个控制电路中实现控制算法（即表示状态机）---low-level

![](/static/2021-10-20-04-48-07.png)

Connect each flip flop input to the flip flop of the preceding statement (this gives straight-line control) 将每个触发器输入连接到前面语句的触发器（这给出了直线控制） -- 为什么状态机的output也就是control signal?

* 体现了语句之间执行的切换（也就是状态切换）。。直线控制

For a case statement with a k-bit condition, use a demultiplexer to generate `2^k` signals to initiate each of the alternatives 对于具有 k 位条件的 case 语句，使用解复用器生成“2^k”信号以启动每个备选方案（状态）

* 控制算法中，case语句的表示
* k-bit 控制input，选择其中一个分支

A control signal is generated by or-ing together the outputs of the flip flops for the states where that signal is asserted **控制电路的控制信号是通过将【触发器的输出】进行【或运算】来生成该信号被置位的状态（设为1**）

## 状态触发器和转换：State flip flops and transitions

![](/static/2021-10-20-04-57-56.png)

## 输出控制信号：Generating the control signals

![](/static/2021-10-20-05-00-36.png)

* week3

Each control signal is generated by calculating the logical or of the states where it is asserted **控制电路的每个控制信号是通过计算其被断言的状态的【逻辑或】来生成的**

![](/static/2021-10-20-05-03-09.png)

# ========

# M1目标：Control for Sigma16/M1

![](/static/2021-11-10-03-37-22.png)

# M1电路控制算法-High level: M1 control algorithm

![](/static/2021-11-10-03-40-14.png)

## 取指令,pc++：Fetching an instruction and incrementing pc

![](/static/2021-11-10-03-42-28.png)

## Instruction fetch/execute cycle

![](/static/2021-11-10-03-45-22.png)

## Escape and lea/load/store …

RX

![](/static/2021-11-10-03-48-31.png)

* lea - Rd存入有效地址

## Jumping

![](/static/2021-11-10-04-01-47.png)

# M1控制信号：Middle level: M1 control signal settings

![](/static/2021-11-10-04-03-57.png)

## Lea: load effective address

![](/static/2021-11-10-04-07-05.png)

## Load

![](/static/2021-11-10-04-09-08.png)

## Jumpc0

![](/static/2021-11-10-04-10-45.png)

# M1电路设计-Low level: M1 control circuit

![](/static/2021-11-10-09-56-27.png)

# Start信号-Start: top of main loop (Control.hs)

![](/static/2021-11-10-10-09-22.png)

# 解码opcode-Decoding the opcode (Control.hs)

![](/static/2021-11-10-10-20-08.png)

![](/static/2021-11-10-10-30-01.png)

# 控制信号生成-Generating control signals (Control.hs)

![](/static/2021-11-10-10-35-57.png)

# Hydra查看多个信号-Keeping track of many individual signals

![](/static/2021-11-10-10-39-25.png)

* 不用record就得一个一个引用写出来

# 定义信号集合record-Define collection (Interface.hs)

![](/static/2021-11-10-10-41-50.png)

# 定义单个控制信号-Define control signals (Control.hs)

![](/static/2021-11-10-10-46-17.png)

Using a control signal (Datapath.hs)使用

* 数据通路中直接引用record，之后可以直接用特定控制信号名

![](/static/2021-11-10-10-47-03.png)

# ========

# The M1 circuit

![](/static/2021-11-10-10-59-49.png)

# Input/Output

![](/static/2021-11-10-14-18-31.png)

# 直接内存存取：Direct memory access (DMA)

![](/static/2021-11-10-14-40-15.png)

* 使用 DMA **将一个小的初始常量数据块【引导程序，常量数据，称为引导加载程序，是一种机器语言程序，它【将操作系统（或独立程序）读入内存并跳转到它】】存储到内存中**
  * DMA加载引导程序至内存，引导程序加载os至内存，并跳转

# 启动阶段：Startup

![](/static/2021-11-10-14-51-44.png)

使用 DMA 将一个小的初始常量数据块【引导程序，常量数据，称为引导加载程序，是一种机器语言程序，它【将操作系统（或独立程序）读入内存并跳转到它】】存储到内存中

# 引导：Bootstrapping

Every machine has a hardware facility that 每台机器都有一个硬件设施，

* **重置系统reset** – Resets the system
* **使用 DMA 将一个小的初始常量数据块【引导程序，常量数据，称为引导加载程序，是一种机器语言程序，它【将操作系统（或独立程序）读入内存并跳转到它】】存储到内存中** – Stores a small initial block of constant data into memory using DMA
* **将 pc 设置为该数据的地址（constant data）并启动控制** – Sets the pc to the address of that data and starts the control

**常量数据，称为引导加载程序，是一种机器语言程序，它【将操作系统（或独立程序）读入内存并跳转到它**】 The constant data, called bootstrap loader, is a machine language program that reads the Operating System (or standalone program) into memory and jumps to it

**引导加载程序保存在非易失性存储器中（例如闪存** The bootstrap loader is held in non-volatile memory (e.g. flash memory)

# M1引导程序：Bootstrapping the M1 using DMA

![](/static/2021-11-10-15-49-47.png)

# The full M1 system

![](/static/2021-11-10-16-04-40.png)

# System circuit (System.hs)

![](/static/2021-11-10-16-22-02.png)

# 运行机器语言程序：Running a machine language program

![](/static/2021-11-10-16-29-15.png)

## 两种执行方式-Two execution environments

![](/static/2021-11-10-16-32-29.png)

# 运行例子-Example program: ArrayMax

![](/static/2021-11-10-16-35-33.png)

Machine language program: ArrayMax.lst.txt

![](/static/2021-11-10-16-38-53.png)

![](/static/2021-11-10-16-39-05.png)

![](/static/2021-11-10-16-41-30.png)

![](/static/2021-11-10-16-44-54.png)
![](/static/2021-11-10-16-45-13.png)

* 主循环更新max值

![](/static/2021-11-10-16-46-24.png)

# sigma16仿真器-Running a program on the emulator

![](/static/2021-11-10-16-46-58.png)
![](/static/2021-11-10-16-47-19.png)
![](/static/2021-11-10-16-47-26.png)
![](/static/2021-11-10-16-48-05.png)

# M1电路运行程序-Running a program on M1 circuit

![](/static/2021-11-10-16-51-10.png)

# Running a program on M1 circuit (README.txt)

![](/static/2021-11-10-16-51-35.png)

# Simulating M1

![](/static/2021-11-10-17-04-51.png)

# DMA加载程序至内存-Reading program with DMA

注意程序一个word需要一个周期装入内存

![](/static/2021-11-10-17-07-39.png)

* bootstraping阶段

## 控制算法开始-Starting the control algorithm

![](/static/2021-11-10-17-09-20.png)

# 每个时钟周期的模拟输出-Simulation output for every clock cycle

![](/static/2021-11-10-17-17-42.png)

# 例子-某周期输出：Typical simulation output for one clock cycle

![](/static/2021-11-10-17-19-31.png)

# 例子-lea指令输出：Control state transitions: lea is first instruction

![](/static/2021-11-10-17-22-07.png)

# 指令完成消息- Message when an instruction has completed

![](/static/2021-11-10-17-30-18.png)

![](/static/2021-11-10-17-30-46.png)

# 驱动监控指令执行输出-Monitor instruction executions

![](/static/2021-11-10-17-31-48.png)

---

![](/static/2021-11-10-17-33-27.png)

* 完整输出太长了，需要关注特定事件

