-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
-- Date        : Fri Feb 19 16:00:33 2021
-- Host        : yzou-PC running 64-bit Ubuntu 16.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top design_1_auto_us_df_9 -prefix
--               design_1_auto_us_df_9_ design_1_auto_us_df_5_sim_netlist.vhdl
-- Design      : design_1_auto_us_df_5
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu7ev-ffvc1156-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_a_upsizer is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid_0 : out STD_LOGIC;
    \NO_CMD_QUEUE.cmd_cnt_reg[2]_0\ : out STD_LOGIC;
    \NO_CMD_QUEUE.cmd_cnt_reg[4]_0\ : in STD_LOGIC;
    cmd_push_block0 : in STD_LOGIC;
    cmd_push_block_reg_0 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \USE_WRITE.m_axi_awready_i\ : in STD_LOGIC;
    s_axi_awready : in STD_LOGIC;
    \NO_CMD_QUEUE.cmd_cnt_reg[1]_0\ : in STD_LOGIC;
    \USE_WRITE.wr_cmd_ready\ : in STD_LOGIC
  );
end design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_a_upsizer;

architecture STRUCTURE of design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_a_upsizer is
  signal \NO_CMD_QUEUE.cmd_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^no_cmd_queue.cmd_cnt_reg[2]_0\ : STD_LOGIC;
  signal cmd_packed_wrap_i1_carry_n_5 : STD_LOGIC;
  signal cmd_packed_wrap_i1_carry_n_6 : STD_LOGIC;
  signal cmd_packed_wrap_i1_carry_n_7 : STD_LOGIC;
  signal cmd_push_block : STD_LOGIC;
  signal NLW_cmd_packed_wrap_i1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_cmd_packed_wrap_i1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \NO_CMD_QUEUE.cmd_cnt[0]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \NO_CMD_QUEUE.cmd_cnt[1]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \NO_CMD_QUEUE.cmd_cnt[3]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \NO_CMD_QUEUE.cmd_cnt[4]_i_4\ : label is "soft_lutpair132";
begin
  \NO_CMD_QUEUE.cmd_cnt_reg[2]_0\ <= \^no_cmd_queue.cmd_cnt_reg[2]_0\;
\NO_CMD_QUEUE.cmd_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NO_CMD_QUEUE.cmd_cnt_reg\(0),
      O => \NO_CMD_QUEUE.cmd_cnt[0]_i_1_n_0\
    );
\NO_CMD_QUEUE.cmd_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => \NO_CMD_QUEUE.cmd_cnt_reg\(0),
      I1 => cmd_push_block,
      I2 => \NO_CMD_QUEUE.cmd_cnt_reg[1]_0\,
      I3 => \USE_WRITE.wr_cmd_ready\,
      I4 => \NO_CMD_QUEUE.cmd_cnt_reg\(1),
      O => \NO_CMD_QUEUE.cmd_cnt[1]_i_1_n_0\
    );
\NO_CMD_QUEUE.cmd_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFF0400FF0400FB"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_ready\,
      I1 => \NO_CMD_QUEUE.cmd_cnt_reg[1]_0\,
      I2 => cmd_push_block,
      I3 => \NO_CMD_QUEUE.cmd_cnt_reg\(0),
      I4 => \NO_CMD_QUEUE.cmd_cnt_reg\(2),
      I5 => \NO_CMD_QUEUE.cmd_cnt_reg\(1),
      O => \NO_CMD_QUEUE.cmd_cnt[2]_i_1_n_0\
    );
\NO_CMD_QUEUE.cmd_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => \NO_CMD_QUEUE.cmd_cnt_reg\(0),
      I1 => \NO_CMD_QUEUE.cmd_cnt_reg\(1),
      I2 => \NO_CMD_QUEUE.cmd_cnt[4]_i_4_n_0\,
      I3 => \NO_CMD_QUEUE.cmd_cnt_reg\(2),
      I4 => \NO_CMD_QUEUE.cmd_cnt_reg\(3),
      O => \NO_CMD_QUEUE.cmd_cnt[3]_i_1_n_0\
    );
\NO_CMD_QUEUE.cmd_cnt[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_ready\,
      I1 => \NO_CMD_QUEUE.cmd_cnt_reg[1]_0\,
      I2 => cmd_push_block,
      I3 => \NO_CMD_QUEUE.cmd_cnt[4]_i_3_n_0\,
      O => \NO_CMD_QUEUE.cmd_cnt[4]_i_1_n_0\
    );
\NO_CMD_QUEUE.cmd_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \NO_CMD_QUEUE.cmd_cnt_reg\(4),
      I1 => \NO_CMD_QUEUE.cmd_cnt_reg\(0),
      I2 => \NO_CMD_QUEUE.cmd_cnt_reg\(1),
      I3 => \NO_CMD_QUEUE.cmd_cnt[4]_i_4_n_0\,
      I4 => \NO_CMD_QUEUE.cmd_cnt_reg\(3),
      I5 => \NO_CMD_QUEUE.cmd_cnt_reg\(2),
      O => \NO_CMD_QUEUE.cmd_cnt[4]_i_2_n_0\
    );
\NO_CMD_QUEUE.cmd_cnt[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_ready\,
      I1 => \NO_CMD_QUEUE.cmd_cnt_reg\(2),
      I2 => \NO_CMD_QUEUE.cmd_cnt_reg\(1),
      I3 => \NO_CMD_QUEUE.cmd_cnt_reg\(4),
      I4 => \NO_CMD_QUEUE.cmd_cnt_reg\(3),
      I5 => \NO_CMD_QUEUE.cmd_cnt_reg\(0),
      O => \NO_CMD_QUEUE.cmd_cnt[4]_i_3_n_0\
    );
\NO_CMD_QUEUE.cmd_cnt[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => cmd_push_block,
      I1 => \NO_CMD_QUEUE.cmd_cnt_reg[1]_0\,
      I2 => \USE_WRITE.wr_cmd_ready\,
      O => \NO_CMD_QUEUE.cmd_cnt[4]_i_4_n_0\
    );
\NO_CMD_QUEUE.cmd_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => cmd_push_block_reg_0,
      CE => \NO_CMD_QUEUE.cmd_cnt[4]_i_1_n_0\,
      D => \NO_CMD_QUEUE.cmd_cnt[0]_i_1_n_0\,
      Q => \NO_CMD_QUEUE.cmd_cnt_reg\(0),
      R => \NO_CMD_QUEUE.cmd_cnt_reg[4]_0\
    );
\NO_CMD_QUEUE.cmd_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => cmd_push_block_reg_0,
      CE => \NO_CMD_QUEUE.cmd_cnt[4]_i_1_n_0\,
      D => \NO_CMD_QUEUE.cmd_cnt[1]_i_1_n_0\,
      Q => \NO_CMD_QUEUE.cmd_cnt_reg\(1),
      R => \NO_CMD_QUEUE.cmd_cnt_reg[4]_0\
    );
\NO_CMD_QUEUE.cmd_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => cmd_push_block_reg_0,
      CE => \NO_CMD_QUEUE.cmd_cnt[4]_i_1_n_0\,
      D => \NO_CMD_QUEUE.cmd_cnt[2]_i_1_n_0\,
      Q => \NO_CMD_QUEUE.cmd_cnt_reg\(2),
      R => \NO_CMD_QUEUE.cmd_cnt_reg[4]_0\
    );
\NO_CMD_QUEUE.cmd_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => cmd_push_block_reg_0,
      CE => \NO_CMD_QUEUE.cmd_cnt[4]_i_1_n_0\,
      D => \NO_CMD_QUEUE.cmd_cnt[3]_i_1_n_0\,
      Q => \NO_CMD_QUEUE.cmd_cnt_reg\(3),
      R => \NO_CMD_QUEUE.cmd_cnt_reg[4]_0\
    );
\NO_CMD_QUEUE.cmd_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => cmd_push_block_reg_0,
      CE => \NO_CMD_QUEUE.cmd_cnt[4]_i_1_n_0\,
      D => \NO_CMD_QUEUE.cmd_cnt[4]_i_2_n_0\,
      Q => \NO_CMD_QUEUE.cmd_cnt_reg\(4),
      R => \NO_CMD_QUEUE.cmd_cnt_reg[4]_0\
    );
cmd_packed_wrap_i1_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => NLW_cmd_packed_wrap_i1_carry_CO_UNCONNECTED(7 downto 4),
      CO(3) => CO(0),
      CO(2) => cmd_packed_wrap_i1_carry_n_5,
      CO(1) => cmd_packed_wrap_i1_carry_n_6,
      CO(0) => cmd_packed_wrap_i1_carry_n_7,
      DI(7 downto 4) => B"0000",
      DI(3 downto 0) => DI(3 downto 0),
      O(7 downto 0) => NLW_cmd_packed_wrap_i1_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3 downto 0) => S(3 downto 0)
    );
cmd_push_block_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => cmd_push_block_reg_0,
      CE => '1',
      D => cmd_push_block0,
      Q => cmd_push_block,
      R => \NO_CMD_QUEUE.cmd_cnt_reg[4]_0\
    );
m_valid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFFF"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => \^no_cmd_queue.cmd_cnt_reg[2]_0\,
      I2 => \out\,
      I3 => \USE_WRITE.m_axi_awready_i\,
      I4 => s_axi_awready,
      O => s_axi_awvalid_0
    );
s_ready_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \NO_CMD_QUEUE.cmd_cnt_reg\(2),
      I1 => \NO_CMD_QUEUE.cmd_cnt_reg\(1),
      I2 => cmd_push_block,
      I3 => \NO_CMD_QUEUE.cmd_cnt_reg\(3),
      I4 => \NO_CMD_QUEUE.cmd_cnt_reg\(4),
      I5 => \NO_CMD_QUEUE.cmd_cnt_reg\(0),
      O => \^no_cmd_queue.cmd_cnt_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_a_upsizer__parameterized0\ is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \NO_CMD_QUEUE.cmd_cnt_reg[2]_0\ : out STD_LOGIC;
    \NO_CMD_QUEUE.cmd_cnt_reg[0]_0\ : in STD_LOGIC;
    cmd_push_block0 : in STD_LOGIC;
    cmd_push_block_reg_0 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sr_arvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_a_upsizer__parameterized0\ : entity is "axi_dwidth_converter_v2_1_20_a_upsizer";
end \design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_a_upsizer__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_a_upsizer__parameterized0\ is
  signal \NO_CMD_QUEUE.cmd_cnt0\ : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^no_cmd_queue.cmd_cnt_reg[2]_0\ : STD_LOGIC;
  signal cmd_packed_wrap_i1_carry_n_5 : STD_LOGIC;
  signal cmd_packed_wrap_i1_carry_n_6 : STD_LOGIC;
  signal cmd_packed_wrap_i1_carry_n_7 : STD_LOGIC;
  signal cmd_push_block : STD_LOGIC;
  signal NLW_cmd_packed_wrap_i1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_cmd_packed_wrap_i1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \NO_CMD_QUEUE.cmd_cnt[0]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \NO_CMD_QUEUE.cmd_cnt[1]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \NO_CMD_QUEUE.cmd_cnt[2]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \NO_CMD_QUEUE.cmd_cnt[3]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \NO_CMD_QUEUE.cmd_cnt[4]_i_2__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \NO_CMD_QUEUE.cmd_cnt[4]_i_3__0\ : label is "soft_lutpair48";
begin
  \NO_CMD_QUEUE.cmd_cnt_reg[2]_0\ <= \^no_cmd_queue.cmd_cnt_reg[2]_0\;
\NO_CMD_QUEUE.cmd_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NO_CMD_QUEUE.cmd_cnt_reg\(0),
      O => \NO_CMD_QUEUE.cmd_cnt[0]_i_1__0_n_0\
    );
\NO_CMD_QUEUE.cmd_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \NO_CMD_QUEUE.cmd_cnt_reg\(1),
      I1 => \NO_CMD_QUEUE.cmd_cnt_reg\(0),
      O => \NO_CMD_QUEUE.cmd_cnt[1]_i_1__0_n_0\
    );
\NO_CMD_QUEUE.cmd_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \NO_CMD_QUEUE.cmd_cnt_reg\(0),
      I1 => \NO_CMD_QUEUE.cmd_cnt_reg\(2),
      I2 => \NO_CMD_QUEUE.cmd_cnt_reg\(1),
      O => \NO_CMD_QUEUE.cmd_cnt[2]_i_1__0_n_0\
    );
\NO_CMD_QUEUE.cmd_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \NO_CMD_QUEUE.cmd_cnt_reg\(3),
      I1 => \NO_CMD_QUEUE.cmd_cnt_reg\(1),
      I2 => \NO_CMD_QUEUE.cmd_cnt_reg\(2),
      I3 => \NO_CMD_QUEUE.cmd_cnt_reg\(0),
      O => \NO_CMD_QUEUE.cmd_cnt[3]_i_1__0_n_0\
    );
\NO_CMD_QUEUE.cmd_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB00FBFB"
    )
        port map (
      I0 => \^no_cmd_queue.cmd_cnt_reg[2]_0\,
      I1 => sr_arvalid,
      I2 => cmd_push_block,
      I3 => \NO_CMD_QUEUE.cmd_cnt_reg\(4),
      I4 => \NO_CMD_QUEUE.cmd_cnt[4]_i_3__0_n_0\,
      O => \NO_CMD_QUEUE.cmd_cnt0\
    );
\NO_CMD_QUEUE.cmd_cnt[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \NO_CMD_QUEUE.cmd_cnt_reg\(4),
      I1 => \NO_CMD_QUEUE.cmd_cnt_reg\(3),
      I2 => \NO_CMD_QUEUE.cmd_cnt_reg\(0),
      I3 => \NO_CMD_QUEUE.cmd_cnt_reg\(2),
      I4 => \NO_CMD_QUEUE.cmd_cnt_reg\(1),
      O => \NO_CMD_QUEUE.cmd_cnt[4]_i_2__0_n_0\
    );
\NO_CMD_QUEUE.cmd_cnt[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \NO_CMD_QUEUE.cmd_cnt_reg\(1),
      I1 => \NO_CMD_QUEUE.cmd_cnt_reg\(2),
      I2 => \NO_CMD_QUEUE.cmd_cnt_reg\(0),
      I3 => \NO_CMD_QUEUE.cmd_cnt_reg\(3),
      O => \NO_CMD_QUEUE.cmd_cnt[4]_i_3__0_n_0\
    );
\NO_CMD_QUEUE.cmd_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => cmd_push_block_reg_0,
      CE => \NO_CMD_QUEUE.cmd_cnt0\,
      D => \NO_CMD_QUEUE.cmd_cnt[0]_i_1__0_n_0\,
      Q => \NO_CMD_QUEUE.cmd_cnt_reg\(0),
      R => \NO_CMD_QUEUE.cmd_cnt_reg[0]_0\
    );
\NO_CMD_QUEUE.cmd_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => cmd_push_block_reg_0,
      CE => \NO_CMD_QUEUE.cmd_cnt0\,
      D => \NO_CMD_QUEUE.cmd_cnt[1]_i_1__0_n_0\,
      Q => \NO_CMD_QUEUE.cmd_cnt_reg\(1),
      R => \NO_CMD_QUEUE.cmd_cnt_reg[0]_0\
    );
\NO_CMD_QUEUE.cmd_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => cmd_push_block_reg_0,
      CE => \NO_CMD_QUEUE.cmd_cnt0\,
      D => \NO_CMD_QUEUE.cmd_cnt[2]_i_1__0_n_0\,
      Q => \NO_CMD_QUEUE.cmd_cnt_reg\(2),
      R => \NO_CMD_QUEUE.cmd_cnt_reg[0]_0\
    );
\NO_CMD_QUEUE.cmd_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => cmd_push_block_reg_0,
      CE => \NO_CMD_QUEUE.cmd_cnt0\,
      D => \NO_CMD_QUEUE.cmd_cnt[3]_i_1__0_n_0\,
      Q => \NO_CMD_QUEUE.cmd_cnt_reg\(3),
      R => \NO_CMD_QUEUE.cmd_cnt_reg[0]_0\
    );
\NO_CMD_QUEUE.cmd_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => cmd_push_block_reg_0,
      CE => \NO_CMD_QUEUE.cmd_cnt0\,
      D => \NO_CMD_QUEUE.cmd_cnt[4]_i_2__0_n_0\,
      Q => \NO_CMD_QUEUE.cmd_cnt_reg\(4),
      R => \NO_CMD_QUEUE.cmd_cnt_reg[0]_0\
    );
cmd_packed_wrap_i1_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => NLW_cmd_packed_wrap_i1_carry_CO_UNCONNECTED(7 downto 4),
      CO(3) => CO(0),
      CO(2) => cmd_packed_wrap_i1_carry_n_5,
      CO(1) => cmd_packed_wrap_i1_carry_n_6,
      CO(0) => cmd_packed_wrap_i1_carry_n_7,
      DI(7 downto 4) => B"0000",
      DI(3 downto 0) => DI(3 downto 0),
      O(7 downto 0) => NLW_cmd_packed_wrap_i1_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3 downto 0) => S(3 downto 0)
    );
cmd_push_block_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => cmd_push_block_reg_0,
      CE => '1',
      D => cmd_push_block0,
      Q => cmd_push_block,
      R => \NO_CMD_QUEUE.cmd_cnt_reg[0]_0\
    );
dw_fifogen_ar_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \NO_CMD_QUEUE.cmd_cnt_reg\(2),
      I1 => \NO_CMD_QUEUE.cmd_cnt_reg\(1),
      I2 => cmd_push_block,
      I3 => \NO_CMD_QUEUE.cmd_cnt_reg\(3),
      I4 => \NO_CMD_QUEUE.cmd_cnt_reg\(4),
      I5 => \NO_CMD_QUEUE.cmd_cnt_reg\(0),
      O => \^no_cmd_queue.cmd_cnt_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_9_axi_register_slice_v2_1_20_axic_register_slice is
  port (
    \USE_WRITE.m_axi_awready_i\ : out STD_LOGIC;
    \FSM_sequential_si_state_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \si_wrap_word_next_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_si_state_reg[0]\ : out STD_LOGIC;
    \si_ptr_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \si_wrap_cnt_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \si_burst_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_WREADY_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_si_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \buf_cnt_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_si_state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_si_state_reg[0]_1\ : out STD_LOGIC;
    \m_payload_i_reg[97]_0\ : out STD_LOGIC_VECTOR ( 95 downto 0 );
    s_axi_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    \m_payload_i_reg[69]_0\ : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    S_AXI_WREADY_i_reg_0 : in STD_LOGIC;
    s_ready_i_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \si_buf_reg[2]\ : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wlast : in STD_LOGIC;
    \buf_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    aw_pop : in STD_LOGIC;
    \si_word_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \si_word_reg[0]\ : in STD_LOGIC;
    \si_word_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_payload_i_reg[93]_0\ : in STD_LOGIC_VECTOR ( 80 downto 0 );
    \si_ptr_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \si_ptr_reg[1]\ : in STD_LOGIC;
    \si_ptr_reg[5]_0\ : in STD_LOGIC;
    \si_wrap_cnt_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \si_wrap_cnt_reg[0]\ : in STD_LOGIC;
    \si_wrap_cnt_reg[1]\ : in STD_LOGIC;
    \si_wrap_cnt_reg[2]\ : in STD_LOGIC;
    \si_wrap_cnt_reg[3]_1\ : in STD_LOGIC;
    p_127_in : in STD_LOGIC;
    \si_be_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \si_ptr_reg[0]\ : in STD_LOGIC;
    \si_word_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : in STD_LOGIC;
    \m_payload_i_reg[97]_1\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \m_payload_i_reg[69]_1\ : in STD_LOGIC
  );
end design_1_auto_us_df_9_axi_register_slice_v2_1_20_axic_register_slice;

architecture STRUCTURE of design_1_auto_us_df_9_axi_register_slice_v2_1_20_axic_register_slice is
  signal \^fsm_sequential_si_state_reg[0]\ : STD_LOGIC;
  signal \^fsm_sequential_si_state_reg[1]\ : STD_LOGIC;
  signal \^use_write.m_axi_awready_i\ : STD_LOGIC;
  signal dw_fifogen_aw_i_3_n_0 : STD_LOGIC;
  signal \m_payload_i[69]_i_1_n_0\ : STD_LOGIC;
  signal \m_payload_i[97]_i_1_n_0\ : STD_LOGIC;
  signal m_valid_i_i_2_n_0 : STD_LOGIC;
  signal s_awvalid_reg : STD_LOGIC;
  signal \^s_axi_awsize\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_wlast_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \s_ready_i_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_si_state[1]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \buf_cnt[2]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \buf_cnt[2]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \si_be[3]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \si_burst[1]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \si_burst[1]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \si_ptr[2]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \si_ptr[3]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \si_word[0]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \si_wrap_cnt[0]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \si_wrap_cnt[1]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \si_wrap_cnt[3]_i_1\ : label is "soft_lutpair55";
begin
  \FSM_sequential_si_state_reg[0]\ <= \^fsm_sequential_si_state_reg[0]\;
  \FSM_sequential_si_state_reg[1]\ <= \^fsm_sequential_si_state_reg[1]\;
  \USE_WRITE.m_axi_awready_i\ <= \^use_write.m_axi_awready_i\;
  s_axi_awsize(0) <= \^s_axi_awsize\(0);
  s_axi_wlast_0(0) <= \^s_axi_wlast_0\(0);
\FSM_sequential_si_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFF0008800F0"
    )
        port map (
      I0 => p_127_in,
      I1 => s_axi_wlast,
      I2 => S_AXI_WREADY_i_reg_0,
      I3 => Q(1),
      I4 => Q(0),
      I5 => dw_fifogen_aw_i_3_n_0,
      O => \^s_axi_wlast_0\(0)
    );
\FSM_sequential_si_state[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => dw_fifogen_aw_i_3_n_0,
      O => \FSM_sequential_si_state_reg[1]_0\(0)
    );
S_AXI_WREADY_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => S_AXI_WREADY_i_reg_0,
      I1 => Q(0),
      I2 => \^s_axi_wlast_0\(0),
      I3 => \si_buf_reg[2]\,
      O => \FSM_sequential_si_state_reg[0]_1\
    );
\buf_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^fsm_sequential_si_state_reg[1]\,
      I1 => aw_pop,
      I2 => \buf_cnt_reg[0]\(0),
      I3 => \buf_cnt_reg[0]\(1),
      O => D(0)
    );
\buf_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFFE00"
    )
        port map (
      I0 => \buf_cnt_reg[0]\(1),
      I1 => \buf_cnt_reg[0]\(0),
      I2 => \buf_cnt_reg[0]\(2),
      I3 => aw_pop,
      I4 => \^fsm_sequential_si_state_reg[1]\,
      O => \buf_cnt_reg[1]\(0)
    );
\buf_cnt[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9A96AA9"
    )
        port map (
      I0 => \buf_cnt_reg[0]\(2),
      I1 => \buf_cnt_reg[0]\(0),
      I2 => \buf_cnt_reg[0]\(1),
      I3 => \^fsm_sequential_si_state_reg[1]\,
      I4 => aw_pop,
      O => D(1)
    );
dw_fifogen_aw_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2808080808080808"
    )
        port map (
      I0 => dw_fifogen_aw_i_3_n_0,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \si_buf_reg[2]\,
      I4 => s_axi_wvalid,
      I5 => s_axi_wlast,
      O => \^fsm_sequential_si_state_reg[1]\
    );
dw_fifogen_aw_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7000000"
    )
        port map (
      I0 => \buf_cnt_reg[0]\(1),
      I1 => \buf_cnt_reg[0]\(2),
      I2 => \buf_cnt_reg[0]\(0),
      I3 => s_axi_awready,
      I4 => s_awvalid_reg,
      O => dw_fifogen_aw_i_3_n_0
    );
\m_payload_i[69]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAC"
    )
        port map (
      I0 => \^s_axi_awsize\(0),
      I1 => \m_payload_i_reg[93]_0\(65),
      I2 => s_awvalid_reg,
      I3 => \m_payload_i_reg[69]_1\,
      O => \m_payload_i[69]_i_1_n_0\
    );
\m_payload_i[97]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_awvalid_reg,
      O => \m_payload_i[97]_i_1_n_0\
    );
\m_payload_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[97]_1\(0),
      Q => \m_payload_i_reg[97]_0\(0),
      R => '0'
    );
\m_payload_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(7),
      Q => \m_payload_i_reg[97]_0\(10),
      R => '0'
    );
\m_payload_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(8),
      Q => \m_payload_i_reg[97]_0\(11),
      R => '0'
    );
\m_payload_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(9),
      Q => \m_payload_i_reg[97]_0\(12),
      R => '0'
    );
\m_payload_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(10),
      Q => \m_payload_i_reg[97]_0\(13),
      R => '0'
    );
\m_payload_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(11),
      Q => \m_payload_i_reg[97]_0\(14),
      R => '0'
    );
\m_payload_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(12),
      Q => \m_payload_i_reg[97]_0\(15),
      R => '0'
    );
\m_payload_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(13),
      Q => \m_payload_i_reg[97]_0\(16),
      R => '0'
    );
\m_payload_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(14),
      Q => \m_payload_i_reg[97]_0\(17),
      R => '0'
    );
\m_payload_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(15),
      Q => \m_payload_i_reg[97]_0\(18),
      R => '0'
    );
\m_payload_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(16),
      Q => \m_payload_i_reg[97]_0\(19),
      R => '0'
    );
\m_payload_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[97]_1\(1),
      Q => \m_payload_i_reg[97]_0\(1),
      R => '0'
    );
\m_payload_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(17),
      Q => \m_payload_i_reg[97]_0\(20),
      R => '0'
    );
\m_payload_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(18),
      Q => \m_payload_i_reg[97]_0\(21),
      R => '0'
    );
\m_payload_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(19),
      Q => \m_payload_i_reg[97]_0\(22),
      R => '0'
    );
\m_payload_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(20),
      Q => \m_payload_i_reg[97]_0\(23),
      R => '0'
    );
\m_payload_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(21),
      Q => \m_payload_i_reg[97]_0\(24),
      R => '0'
    );
\m_payload_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(22),
      Q => \m_payload_i_reg[97]_0\(25),
      R => '0'
    );
\m_payload_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(23),
      Q => \m_payload_i_reg[97]_0\(26),
      R => '0'
    );
\m_payload_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(24),
      Q => \m_payload_i_reg[97]_0\(27),
      R => '0'
    );
\m_payload_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(25),
      Q => \m_payload_i_reg[97]_0\(28),
      R => '0'
    );
\m_payload_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(26),
      Q => \m_payload_i_reg[97]_0\(29),
      R => '0'
    );
\m_payload_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[97]_1\(2),
      Q => \m_payload_i_reg[97]_0\(2),
      R => '0'
    );
\m_payload_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(27),
      Q => \m_payload_i_reg[97]_0\(30),
      R => '0'
    );
\m_payload_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(28),
      Q => \m_payload_i_reg[97]_0\(31),
      R => '0'
    );
\m_payload_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(29),
      Q => \m_payload_i_reg[97]_0\(32),
      R => '0'
    );
\m_payload_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(30),
      Q => \m_payload_i_reg[97]_0\(33),
      R => '0'
    );
\m_payload_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(31),
      Q => \m_payload_i_reg[97]_0\(34),
      R => '0'
    );
\m_payload_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(32),
      Q => \m_payload_i_reg[97]_0\(35),
      R => '0'
    );
\m_payload_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(33),
      Q => \m_payload_i_reg[97]_0\(36),
      R => '0'
    );
\m_payload_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(34),
      Q => \m_payload_i_reg[97]_0\(37),
      R => '0'
    );
\m_payload_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(35),
      Q => \m_payload_i_reg[97]_0\(38),
      R => '0'
    );
\m_payload_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(36),
      Q => \m_payload_i_reg[97]_0\(39),
      R => '0'
    );
\m_payload_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[97]_1\(3),
      Q => \m_payload_i_reg[97]_0\(3),
      R => '0'
    );
\m_payload_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(37),
      Q => \m_payload_i_reg[97]_0\(40),
      R => '0'
    );
\m_payload_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(38),
      Q => \m_payload_i_reg[97]_0\(41),
      R => '0'
    );
\m_payload_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(39),
      Q => \m_payload_i_reg[97]_0\(42),
      R => '0'
    );
\m_payload_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(40),
      Q => \m_payload_i_reg[97]_0\(43),
      R => '0'
    );
\m_payload_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(41),
      Q => \m_payload_i_reg[97]_0\(44),
      R => '0'
    );
\m_payload_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(42),
      Q => \m_payload_i_reg[97]_0\(45),
      R => '0'
    );
\m_payload_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(43),
      Q => \m_payload_i_reg[97]_0\(46),
      R => '0'
    );
\m_payload_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(44),
      Q => \m_payload_i_reg[97]_0\(47),
      R => '0'
    );
\m_payload_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(45),
      Q => \m_payload_i_reg[97]_0\(48),
      R => '0'
    );
\m_payload_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(46),
      Q => \m_payload_i_reg[97]_0\(49),
      R => '0'
    );
\m_payload_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[97]_1\(4),
      Q => \m_payload_i_reg[97]_0\(4),
      R => '0'
    );
\m_payload_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(47),
      Q => \m_payload_i_reg[97]_0\(50),
      R => '0'
    );
\m_payload_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(48),
      Q => \m_payload_i_reg[97]_0\(51),
      R => '0'
    );
\m_payload_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(49),
      Q => \m_payload_i_reg[97]_0\(52),
      R => '0'
    );
\m_payload_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(50),
      Q => \m_payload_i_reg[97]_0\(53),
      R => '0'
    );
\m_payload_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(51),
      Q => \m_payload_i_reg[97]_0\(54),
      R => '0'
    );
\m_payload_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(52),
      Q => \m_payload_i_reg[97]_0\(55),
      R => '0'
    );
\m_payload_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(53),
      Q => \m_payload_i_reg[97]_0\(56),
      R => '0'
    );
\m_payload_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(54),
      Q => \m_payload_i_reg[97]_0\(57),
      R => '0'
    );
\m_payload_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(55),
      Q => \m_payload_i_reg[97]_0\(58),
      R => '0'
    );
\m_payload_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(56),
      Q => \m_payload_i_reg[97]_0\(59),
      R => '0'
    );
\m_payload_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[97]_1\(5),
      Q => \m_payload_i_reg[97]_0\(5),
      R => '0'
    );
\m_payload_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(57),
      Q => \m_payload_i_reg[97]_0\(60),
      R => '0'
    );
\m_payload_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(58),
      Q => \m_payload_i_reg[97]_0\(61),
      R => '0'
    );
\m_payload_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(59),
      Q => \m_payload_i_reg[97]_0\(62),
      R => '0'
    );
\m_payload_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(60),
      Q => \m_payload_i_reg[97]_0\(63),
      R => '0'
    );
\m_payload_i_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(61),
      Q => \m_payload_i_reg[97]_0\(64),
      R => '0'
    );
\m_payload_i_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(62),
      Q => \m_payload_i_reg[97]_0\(65),
      R => '0'
    );
\m_payload_i_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(63),
      Q => \m_payload_i_reg[97]_0\(66),
      R => '0'
    );
\m_payload_i_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[97]_1\(6),
      Q => \m_payload_i_reg[97]_0\(67),
      R => '0'
    );
\m_payload_i_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[97]_1\(7),
      Q => \m_payload_i_reg[97]_0\(68),
      R => '0'
    );
\m_payload_i_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => '1',
      D => \m_payload_i[69]_i_1_n_0\,
      Q => \^s_axi_awsize\(0),
      R => '0'
    );
\m_payload_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(3),
      Q => \m_payload_i_reg[97]_0\(6),
      R => '0'
    );
\m_payload_i_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[97]_1\(8),
      Q => \m_payload_i_reg[97]_0\(69),
      R => '0'
    );
\m_payload_i_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[97]_1\(9),
      Q => \m_payload_i_reg[97]_0\(70),
      R => '0'
    );
\m_payload_i_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(68),
      Q => \m_payload_i_reg[97]_0\(71),
      R => '0'
    );
\m_payload_i_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(69),
      Q => \m_payload_i_reg[97]_0\(72),
      R => '0'
    );
\m_payload_i_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(70),
      Q => \m_payload_i_reg[97]_0\(73),
      R => '0'
    );
\m_payload_i_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(71),
      Q => \m_payload_i_reg[97]_0\(74),
      R => '0'
    );
\m_payload_i_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[97]_1\(10),
      Q => \m_payload_i_reg[97]_0\(75),
      R => '0'
    );
\m_payload_i_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[97]_1\(11),
      Q => \m_payload_i_reg[97]_0\(76),
      R => '0'
    );
\m_payload_i_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[97]_1\(12),
      Q => \m_payload_i_reg[97]_0\(77),
      R => '0'
    );
\m_payload_i_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[97]_1\(13),
      Q => \m_payload_i_reg[97]_0\(78),
      R => '0'
    );
\m_payload_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(4),
      Q => \m_payload_i_reg[97]_0\(7),
      R => '0'
    );
\m_payload_i_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[97]_1\(14),
      Q => \m_payload_i_reg[97]_0\(79),
      R => '0'
    );
\m_payload_i_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[97]_1\(15),
      Q => \m_payload_i_reg[97]_0\(80),
      R => '0'
    );
\m_payload_i_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[97]_1\(16),
      Q => \m_payload_i_reg[97]_0\(81),
      R => '0'
    );
\m_payload_i_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[97]_1\(17),
      Q => \m_payload_i_reg[97]_0\(82),
      R => '0'
    );
\m_payload_i_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(72),
      Q => \m_payload_i_reg[97]_0\(83),
      R => '0'
    );
\m_payload_i_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(73),
      Q => \m_payload_i_reg[97]_0\(84),
      R => '0'
    );
\m_payload_i_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(74),
      Q => \m_payload_i_reg[97]_0\(85),
      R => '0'
    );
\m_payload_i_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(75),
      Q => \m_payload_i_reg[97]_0\(86),
      R => '0'
    );
\m_payload_i_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(76),
      Q => \m_payload_i_reg[97]_0\(87),
      R => '0'
    );
\m_payload_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(5),
      Q => \m_payload_i_reg[97]_0\(8),
      R => '0'
    );
\m_payload_i_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(77),
      Q => \m_payload_i_reg[97]_0\(88),
      R => '0'
    );
\m_payload_i_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(78),
      Q => \m_payload_i_reg[97]_0\(89),
      R => '0'
    );
\m_payload_i_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(79),
      Q => \m_payload_i_reg[97]_0\(90),
      R => '0'
    );
\m_payload_i_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(80),
      Q => \m_payload_i_reg[97]_0\(91),
      R => '0'
    );
\m_payload_i_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[97]_1\(18),
      Q => \m_payload_i_reg[97]_0\(92),
      R => '0'
    );
\m_payload_i_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[97]_1\(19),
      Q => \m_payload_i_reg[97]_0\(93),
      R => '0'
    );
\m_payload_i_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[97]_1\(20),
      Q => \m_payload_i_reg[97]_0\(94),
      R => '0'
    );
\m_payload_i_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[97]_1\(21),
      Q => \m_payload_i_reg[97]_0\(95),
      R => '0'
    );
\m_payload_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]_0\,
      CE => \m_payload_i[97]_i_1_n_0\,
      D => \m_payload_i_reg[93]_0\(6),
      Q => \m_payload_i_reg[97]_0\(9),
      R => '0'
    );
m_valid_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => S_AXI_WREADY_i_reg_0,
      I1 => \^use_write.m_axi_awready_i\,
      I2 => \^fsm_sequential_si_state_reg[1]\,
      O => m_valid_i_i_2_n_0
    );
m_valid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_payload_i_reg[69]_0\,
      CE => '1',
      D => m_valid_i_i_2_n_0,
      Q => s_awvalid_reg,
      R => p_0_in
    );
\s_ready_i_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1FF"
    )
        port map (
      I0 => s_awvalid_reg,
      I1 => S_AXI_WREADY_i_reg_0,
      I2 => \^fsm_sequential_si_state_reg[1]\,
      I3 => s_ready_i_reg_0,
      O => \s_ready_i_i_1__0_n_0\
    );
s_ready_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_payload_i_reg[69]_0\,
      CE => '1',
      D => \s_ready_i_i_1__0_n_0\,
      Q => \^use_write.m_axi_awready_i\,
      R => p_1_in
    );
\si_be[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5D5D555"
    )
        port map (
      I0 => \^fsm_sequential_si_state_reg[0]\,
      I1 => \si_buf_reg[2]\,
      I2 => s_axi_wvalid,
      I3 => \si_be_reg[0]\(1),
      I4 => \si_be_reg[0]\(0),
      O => S_AXI_WREADY_i_reg(0)
    );
\si_burst[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fsm_sequential_si_state_reg[0]\,
      O => \FSM_sequential_si_state_reg[0]_0\(0)
    );
\si_burst[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EFF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \^fsm_sequential_si_state_reg[1]\,
      I3 => S_AXI_WREADY_i_reg_0,
      O => \^fsm_sequential_si_state_reg[0]\
    );
\si_ptr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"606060606F606060"
    )
        port map (
      I0 => \si_ptr_reg[5]\(0),
      I1 => \si_ptr_reg[5]\(1),
      I2 => \^fsm_sequential_si_state_reg[0]\,
      I3 => \m_payload_i_reg[93]_0\(2),
      I4 => \m_payload_i_reg[93]_0\(64),
      I5 => \si_ptr_reg[1]\,
      O => \si_ptr_reg[4]\(0)
    );
\si_ptr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \^fsm_sequential_si_state_reg[0]\,
      I1 => \si_ptr_reg[5]\(0),
      I2 => \si_ptr_reg[5]\(1),
      I3 => \si_ptr_reg[5]\(2),
      O => \si_ptr_reg[4]\(1)
    );
\si_ptr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \^fsm_sequential_si_state_reg[0]\,
      I1 => \si_ptr_reg[5]\(1),
      I2 => \si_ptr_reg[5]\(0),
      I3 => \si_ptr_reg[5]\(2),
      I4 => \si_ptr_reg[5]\(3),
      O => \si_ptr_reg[4]\(2)
    );
\si_ptr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \^fsm_sequential_si_state_reg[0]\,
      I1 => \si_ptr_reg[5]\(2),
      I2 => \si_ptr_reg[5]\(0),
      I3 => \si_ptr_reg[5]\(1),
      I4 => \si_ptr_reg[5]\(3),
      I5 => \si_ptr_reg[5]\(4),
      O => \si_ptr_reg[4]\(3)
    );
\si_ptr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080FF80FF"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => \si_buf_reg[2]\,
      I2 => \si_word_reg[0]\,
      I3 => \^fsm_sequential_si_state_reg[0]\,
      I4 => \m_payload_i_reg[93]_0\(66),
      I5 => \m_payload_i_reg[93]_0\(67),
      O => SR(0)
    );
\si_ptr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555DDDDD555D555D"
    )
        port map (
      I0 => \^fsm_sequential_si_state_reg[0]\,
      I1 => p_127_in,
      I2 => \si_be_reg[0]\(0),
      I3 => \si_be_reg[0]\(1),
      I4 => \si_ptr_reg[0]\,
      I5 => \si_word_reg[0]_0\(0),
      O => E(0)
    );
\si_ptr[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \^fsm_sequential_si_state_reg[0]\,
      I1 => \si_ptr_reg[5]\(4),
      I2 => \si_ptr_reg[5]_0\,
      I3 => \si_ptr_reg[5]\(5),
      O => \si_ptr_reg[4]\(4)
    );
\si_word[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BFF8B00"
    )
        port map (
      I0 => \si_word_reg[1]\(0),
      I1 => \si_word_reg[0]\,
      I2 => \si_word_reg[1]_0\(0),
      I3 => \^fsm_sequential_si_state_reg[0]\,
      I4 => \m_payload_i_reg[93]_0\(0),
      O => \si_wrap_word_next_reg[1]\(0)
    );
\si_word[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E000FFFFFFFF"
    )
        port map (
      I0 => \si_be_reg[0]\(0),
      I1 => \si_be_reg[0]\(1),
      I2 => p_127_in,
      I3 => \si_word_reg[0]_0\(0),
      I4 => \si_word_reg[0]\,
      I5 => \^fsm_sequential_si_state_reg[0]\,
      O => \si_burst_reg[0]\(0)
    );
\si_word[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFF8BB80000"
    )
        port map (
      I0 => \si_word_reg[1]\(1),
      I1 => \si_word_reg[0]\,
      I2 => \si_word_reg[1]_0\(1),
      I3 => \si_word_reg[1]_0\(0),
      I4 => \^fsm_sequential_si_state_reg[0]\,
      I5 => \m_payload_i_reg[93]_0\(1),
      O => \si_wrap_word_next_reg[1]\(1)
    );
\si_wrap_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \si_wrap_cnt_reg[3]_0\(0),
      I1 => \^fsm_sequential_si_state_reg[0]\,
      I2 => \si_wrap_cnt_reg[0]\,
      O => \si_wrap_cnt_reg[3]\(0)
    );
\si_wrap_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \si_wrap_cnt_reg[3]_0\(0),
      I1 => \si_wrap_cnt_reg[3]_0\(1),
      I2 => \^fsm_sequential_si_state_reg[0]\,
      I3 => \si_wrap_cnt_reg[1]\,
      O => \si_wrap_cnt_reg[3]\(1)
    );
\si_wrap_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \si_wrap_cnt_reg[3]_0\(2),
      I1 => \si_wrap_cnt_reg[3]_0\(1),
      I2 => \si_wrap_cnt_reg[3]_0\(0),
      I3 => \^fsm_sequential_si_state_reg[0]\,
      I4 => \si_wrap_cnt_reg[2]\,
      O => \si_wrap_cnt_reg[3]\(2)
    );
\si_wrap_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => \si_buf_reg[2]\,
      I2 => \^fsm_sequential_si_state_reg[0]\,
      O => s_axi_wvalid_0(0)
    );
\si_wrap_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \si_wrap_cnt_reg[3]_0\(3),
      I1 => \si_wrap_cnt_reg[3]_0\(2),
      I2 => \si_wrap_cnt_reg[3]_0\(0),
      I3 => \si_wrap_cnt_reg[3]_0\(1),
      I4 => \^fsm_sequential_si_state_reg[0]\,
      I5 => \si_wrap_cnt_reg[3]_1\,
      O => \si_wrap_cnt_reg[3]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_axi_register_slice_v2_1_20_axic_register_slice__parameterized4\ is
  port (
    sr_arvalid : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    \aresetn_d_reg[1]_0\ : out STD_LOGIC;
    s_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 92 downto 0 );
    s_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_araddr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_payload_i_reg[83]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_payload_i_reg[82]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_valid_i_reg_0 : in STD_LOGIC;
    \m_payload_i_reg[93]_0\ : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \aresetn_d_reg[1]_1\ : in STD_LOGIC;
    \aresetn_d_reg[1]_2\ : in STD_LOGIC;
    s_cmd_push : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    \m_payload_i_reg[93]_1\ : in STD_LOGIC_VECTOR ( 92 downto 0 );
    \goreg_dm.dout_i_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_axi_register_slice_v2_1_20_axic_register_slice__parameterized4\ : entity is "axi_register_slice_v2_1_20_axic_register_slice";
end \design_1_auto_us_df_9_axi_register_slice_v2_1_20_axic_register_slice__parameterized4\;

architecture STRUCTURE of \design_1_auto_us_df_9_axi_register_slice_v2_1_20_axic_register_slice__parameterized4\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 92 downto 0 );
  signal \^aresetn_d_reg[1]_0\ : STD_LOGIC;
  signal dw_fifogen_ar_i_20_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_21_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_22_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_23_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_24_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_25_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_26_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_27_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_28_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_29_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_30_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_31_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_32_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_33_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_34_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_35_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_37_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_38_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_39_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_40_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_41_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_42_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_43_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_44_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_45_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_46_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_47_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_48_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_49_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_50_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_51_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_52_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_53_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_54_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_55_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_56_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_57_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_58_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_59_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_60_n_0 : STD_LOGIC;
  signal \m_payload_i[93]_i_1_n_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  signal \s_ready_i_i_1__1_n_0\ : STD_LOGIC;
  signal \^sr_arvalid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_10 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_11 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_12 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_13 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_14 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_15 : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_16 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_17 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_20 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_22 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_23 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_24 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_25 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_26 : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_29 : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_30 : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_32 : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_33 : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_34 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_38 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_40 : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_44 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_48 : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_5 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_51 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_52 : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_53 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_55 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_58 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_59 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_6 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_60 : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_7 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_9 : label is "soft_lutpair133";
begin
  Q(92 downto 0) <= \^q\(92 downto 0);
  \aresetn_d_reg[1]_0\ <= \^aresetn_d_reg[1]_0\;
  p_0_in <= \^p_0_in\;
  sr_arvalid <= \^sr_arvalid\;
\aresetn_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_payload_i_reg[93]_0\,
      CE => '1',
      D => \aresetn_d_reg[1]_2\,
      Q => \^aresetn_d_reg[1]_0\,
      R => \aresetn_d_reg[1]_1\
    );
\cmd_packed_wrap_i1_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(82),
      I1 => \^q\(83),
      O => \m_payload_i_reg[82]_0\(3)
    );
\cmd_packed_wrap_i1_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(80),
      I1 => \^q\(81),
      O => \m_payload_i_reg[82]_0\(2)
    );
\cmd_packed_wrap_i1_carry_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFCFCA0"
    )
        port map (
      I0 => \^q\(67),
      I1 => \^q\(78),
      I2 => \^q\(79),
      I3 => \^q\(68),
      I4 => \^q\(69),
      O => \m_payload_i_reg[82]_0\(1)
    );
\cmd_packed_wrap_i1_carry_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEA00"
    )
        port map (
      I0 => \^q\(69),
      I1 => \^q\(67),
      I2 => \^q\(68),
      I3 => \^q\(77),
      I4 => \^q\(76),
      O => \m_payload_i_reg[82]_0\(0)
    );
\cmd_packed_wrap_i1_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(83),
      I1 => \^q\(82),
      O => \m_payload_i_reg[83]_0\(3)
    );
\cmd_packed_wrap_i1_carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(81),
      I1 => \^q\(80),
      O => \m_payload_i_reg[83]_0\(2)
    );
\cmd_packed_wrap_i1_carry_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00063330"
    )
        port map (
      I0 => \^q\(67),
      I1 => \^q\(79),
      I2 => \^q\(68),
      I3 => \^q\(69),
      I4 => \^q\(78),
      O => \m_payload_i_reg[83]_0\(1)
    );
\cmd_packed_wrap_i1_carry_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"070000F8"
    )
        port map (
      I0 => \^q\(68),
      I1 => \^q\(67),
      I2 => \^q\(69),
      I3 => \^q\(76),
      I4 => \^q\(77),
      O => \m_payload_i_reg[83]_0\(0)
    );
dw_fifogen_ar_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^q\(3),
      I1 => dw_fifogen_ar_i_20_n_0,
      I2 => dw_fifogen_ar_i_21_n_0,
      O => s_axi_araddr(3)
    );
dw_fifogen_ar_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
        port map (
      I0 => dw_fifogen_ar_i_31_n_0,
      I1 => dw_fifogen_ar_i_30_n_0,
      I2 => dw_fifogen_ar_i_32_n_0,
      I3 => dw_fifogen_ar_i_29_n_0,
      O => s_axi_arlen(2)
    );
dw_fifogen_ar_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => dw_fifogen_ar_i_31_n_0,
      I1 => dw_fifogen_ar_i_30_n_0,
      I2 => dw_fifogen_ar_i_32_n_0,
      O => s_axi_arlen(1)
    );
dw_fifogen_ar_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dw_fifogen_ar_i_30_n_0,
      I1 => dw_fifogen_ar_i_31_n_0,
      O => s_axi_arlen(0)
    );
dw_fifogen_ar_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(69),
      I1 => dw_fifogen_ar_i_26_n_0,
      O => s_axi_arsize(2)
    );
dw_fifogen_ar_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(68),
      I1 => dw_fifogen_ar_i_26_n_0,
      O => s_axi_arsize(1)
    );
dw_fifogen_ar_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dw_fifogen_ar_i_26_n_0,
      I1 => \^q\(67),
      O => s_axi_arsize(0)
    );
dw_fifogen_ar_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC8"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[15]\(0),
      I1 => \^q\(71),
      I2 => \^q\(70),
      I3 => dw_fifogen_ar_i_35_n_0,
      O => s_axi_arburst(1)
    );
dw_fifogen_ar_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0F4"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[15]\(0),
      I1 => \^q\(71),
      I2 => \^q\(70),
      I3 => dw_fifogen_ar_i_35_n_0,
      O => s_axi_arburst(0)
    );
dw_fifogen_ar_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A888A8A"
    )
        port map (
      I0 => \^q\(2),
      I1 => dw_fifogen_ar_i_20_n_0,
      I2 => dw_fifogen_ar_i_22_n_0,
      I3 => \^q\(69),
      I4 => dw_fifogen_ar_i_23_n_0,
      O => s_axi_araddr(2)
    );
dw_fifogen_ar_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEFFFF"
    )
        port map (
      I0 => dw_fifogen_ar_i_35_n_0,
      I1 => \goreg_dm.dout_i_reg[15]\(0),
      I2 => dw_fifogen_ar_i_37_n_0,
      I3 => \^q\(70),
      I4 => \^q\(71),
      O => dw_fifogen_ar_i_20_n_0
    );
dw_fifogen_ar_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000DF"
    )
        port map (
      I0 => \^q\(68),
      I1 => \^q\(69),
      I2 => dw_fifogen_ar_i_38_n_0,
      I3 => dw_fifogen_ar_i_39_n_0,
      I4 => \goreg_dm.dout_i_reg[15]\(0),
      I5 => dw_fifogen_ar_i_40_n_0,
      O => dw_fifogen_ar_i_21_n_0
    );
dw_fifogen_ar_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[15]\(0),
      I1 => \^q\(71),
      I2 => \^q\(70),
      O => dw_fifogen_ar_i_22_n_0
    );
dw_fifogen_ar_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q\(76),
      I1 => \^q\(68),
      I2 => \^q\(77),
      I3 => \^q\(67),
      I4 => \^q\(78),
      O => dw_fifogen_ar_i_23_n_0
    );
dw_fifogen_ar_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \^q\(77),
      I1 => \^q\(67),
      I2 => \^q\(76),
      I3 => \^q\(69),
      I4 => \^q\(68),
      O => dw_fifogen_ar_i_24_n_0
    );
dw_fifogen_ar_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(68),
      I1 => \^q\(69),
      O => dw_fifogen_ar_i_25_n_0
    );
dw_fifogen_ar_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => dw_fifogen_ar_i_35_n_0,
      I1 => \^q\(71),
      I2 => \^q\(70),
      O => dw_fifogen_ar_i_26_n_0
    );
dw_fifogen_ar_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555FFCFFFFF"
    )
        port map (
      I0 => \^q\(81),
      I1 => \^q\(69),
      I2 => \^q\(68),
      I3 => \^q\(67),
      I4 => \^q\(83),
      I5 => dw_fifogen_ar_i_26_n_0,
      O => dw_fifogen_ar_i_27_n_0
    );
dw_fifogen_ar_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => dw_fifogen_ar_i_33_n_0,
      I1 => dw_fifogen_ar_i_32_n_0,
      I2 => dw_fifogen_ar_i_31_n_0,
      I3 => dw_fifogen_ar_i_30_n_0,
      I4 => dw_fifogen_ar_i_29_n_0,
      I5 => dw_fifogen_ar_i_34_n_0,
      O => dw_fifogen_ar_i_28_n_0
    );
dw_fifogen_ar_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => dw_fifogen_ar_i_41_n_0,
      I1 => \^q\(78),
      I2 => dw_fifogen_ar_i_26_n_0,
      O => dw_fifogen_ar_i_29_n_0
    );
dw_fifogen_ar_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888A88"
    )
        port map (
      I0 => \^q\(1),
      I1 => dw_fifogen_ar_i_20_n_0,
      I2 => \^q\(70),
      I3 => \^q\(71),
      I4 => \goreg_dm.dout_i_reg[15]\(0),
      I5 => dw_fifogen_ar_i_24_n_0,
      O => s_axi_araddr(1)
    );
dw_fifogen_ar_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(76),
      I1 => dw_fifogen_ar_i_26_n_0,
      I2 => dw_fifogen_ar_i_42_n_0,
      O => dw_fifogen_ar_i_30_n_0
    );
dw_fifogen_ar_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB200FFB2"
    )
        port map (
      I0 => dw_fifogen_ar_i_43_n_0,
      I1 => dw_fifogen_ar_i_44_n_0,
      I2 => dw_fifogen_ar_i_45_n_0,
      I3 => dw_fifogen_ar_i_46_n_0,
      I4 => dw_fifogen_ar_i_47_n_0,
      I5 => dw_fifogen_ar_i_48_n_0,
      O => dw_fifogen_ar_i_31_n_0
    );
dw_fifogen_ar_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \^q\(77),
      I1 => dw_fifogen_ar_i_26_n_0,
      I2 => dw_fifogen_ar_i_49_n_0,
      O => dw_fifogen_ar_i_32_n_0
    );
dw_fifogen_ar_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \^q\(79),
      I1 => dw_fifogen_ar_i_26_n_0,
      I2 => dw_fifogen_ar_i_50_n_0,
      O => dw_fifogen_ar_i_33_n_0
    );
dw_fifogen_ar_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => dw_fifogen_ar_i_51_n_0,
      I1 => \^q\(80),
      I2 => dw_fifogen_ar_i_26_n_0,
      O => dw_fifogen_ar_i_34_n_0
    );
dw_fifogen_ar_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555555D"
    )
        port map (
      I0 => \^q\(73),
      I1 => dw_fifogen_ar_i_52_n_0,
      I2 => \^q\(79),
      I3 => \^q\(78),
      I4 => dw_fifogen_ar_i_53_n_0,
      I5 => dw_fifogen_ar_i_54_n_0,
      O => dw_fifogen_ar_i_35_n_0
    );
dw_fifogen_ar_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => dw_fifogen_ar_i_37_n_0
    );
dw_fifogen_ar_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(76),
      I1 => \^q\(67),
      I2 => \^q\(77),
      O => dw_fifogen_ar_i_38_n_0
    );
dw_fifogen_ar_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \^q\(79),
      I1 => \^q\(67),
      I2 => \^q\(78),
      I3 => \^q\(69),
      I4 => \^q\(68),
      O => dw_fifogen_ar_i_39_n_0
    );
dw_fifogen_ar_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8A8A888A8A"
    )
        port map (
      I0 => \^q\(0),
      I1 => dw_fifogen_ar_i_20_n_0,
      I2 => dw_fifogen_ar_i_22_n_0,
      I3 => dw_fifogen_ar_i_25_n_0,
      I4 => \^q\(76),
      I5 => \^q\(67),
      O => s_axi_araddr(0)
    );
dw_fifogen_ar_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(70),
      I1 => \^q\(71),
      O => dw_fifogen_ar_i_40_n_0
    );
dw_fifogen_ar_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF503F5F3"
    )
        port map (
      I0 => \^q\(80),
      I1 => \^q\(82),
      I2 => \^q\(67),
      I3 => \^q\(68),
      I4 => \^q\(81),
      I5 => \^q\(69),
      O => dw_fifogen_ar_i_41_n_0
    );
dw_fifogen_ar_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \^q\(80),
      I1 => \^q\(67),
      I2 => \^q\(79),
      I3 => \^q\(68),
      I4 => \^q\(78),
      I5 => \^q\(69),
      O => dw_fifogen_ar_i_42_n_0
    );
dw_fifogen_ar_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF010000FFFFFFFF"
    )
        port map (
      I0 => dw_fifogen_ar_i_24_n_0,
      I1 => \goreg_dm.dout_i_reg[15]\(0),
      I2 => dw_fifogen_ar_i_40_n_0,
      I3 => dw_fifogen_ar_i_55_n_0,
      I4 => dw_fifogen_ar_i_56_n_0,
      I5 => dw_fifogen_ar_i_57_n_0,
      O => dw_fifogen_ar_i_43_n_0
    );
dw_fifogen_ar_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => dw_fifogen_ar_i_23_n_0,
      I1 => \^q\(69),
      I2 => \^q\(70),
      I3 => \^q\(71),
      O => dw_fifogen_ar_i_44_n_0
    );
dw_fifogen_ar_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000D00FFFFFFFF"
    )
        port map (
      I0 => dw_fifogen_ar_i_23_n_0,
      I1 => \^q\(69),
      I2 => \goreg_dm.dout_i_reg[15]\(0),
      I3 => \^q\(71),
      I4 => \^q\(70),
      I5 => \^q\(2),
      O => dw_fifogen_ar_i_45_n_0
    );
dw_fifogen_ar_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00040000FFFFFFFF"
    )
        port map (
      I0 => \^q\(70),
      I1 => \^q\(71),
      I2 => \goreg_dm.dout_i_reg[15]\(0),
      I3 => dw_fifogen_ar_i_39_n_0,
      I4 => dw_fifogen_ar_i_58_n_0,
      I5 => \^q\(3),
      O => dw_fifogen_ar_i_46_n_0
    );
dw_fifogen_ar_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33E200E200000000"
    )
        port map (
      I0 => \^q\(79),
      I1 => \^q\(68),
      I2 => \^q\(77),
      I3 => \^q\(67),
      I4 => \^q\(78),
      I5 => dw_fifogen_ar_i_59_n_0,
      O => dw_fifogen_ar_i_47_n_0
    );
dw_fifogen_ar_i_48: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => dw_fifogen_ar_i_35_n_0,
      I1 => \^q\(70),
      I2 => \^q\(71),
      O => dw_fifogen_ar_i_48_n_0
    );
dw_fifogen_ar_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => \^q\(69),
      I1 => \^q\(81),
      I2 => \^q\(68),
      I3 => \^q\(79),
      I4 => \^q\(67),
      I5 => \^q\(80),
      O => dw_fifogen_ar_i_49_n_0
    );
dw_fifogen_ar_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(83),
      I1 => dw_fifogen_ar_i_26_n_0,
      O => s_axi_arlen(7)
    );
dw_fifogen_ar_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF503F5F3"
    )
        port map (
      I0 => \^q\(81),
      I1 => \^q\(83),
      I2 => \^q\(67),
      I3 => \^q\(68),
      I4 => \^q\(82),
      I5 => \^q\(69),
      O => dw_fifogen_ar_i_50_n_0
    );
dw_fifogen_ar_i_51: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCF7FFF7"
    )
        port map (
      I0 => \^q\(83),
      I1 => \^q\(67),
      I2 => \^q\(69),
      I3 => \^q\(68),
      I4 => \^q\(82),
      O => dw_fifogen_ar_i_51_n_0
    );
dw_fifogen_ar_i_52: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(76),
      I1 => \^q\(77),
      O => dw_fifogen_ar_i_52_n_0
    );
dw_fifogen_ar_i_53: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(80),
      I1 => \^q\(81),
      O => dw_fifogen_ar_i_53_n_0
    );
dw_fifogen_ar_i_54: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(82),
      I1 => \^q\(83),
      O => dw_fifogen_ar_i_54_n_0
    );
dw_fifogen_ar_i_55: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^q\(69),
      I1 => \^q\(68),
      I2 => \^q\(1),
      O => dw_fifogen_ar_i_55_n_0
    );
dw_fifogen_ar_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => dw_fifogen_ar_i_60_n_0,
      I2 => dw_fifogen_ar_i_25_n_0,
      I3 => \^q\(77),
      I4 => \^q\(67),
      I5 => \^q\(76),
      O => dw_fifogen_ar_i_56_n_0
    );
dw_fifogen_ar_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCC800C0"
    )
        port map (
      I0 => \^q\(0),
      I1 => dw_fifogen_ar_i_60_n_0,
      I2 => \^q\(77),
      I3 => \^q\(67),
      I4 => \^q\(76),
      I5 => dw_fifogen_ar_i_25_n_0,
      O => dw_fifogen_ar_i_57_n_0
    );
dw_fifogen_ar_i_58: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1DFFFF"
    )
        port map (
      I0 => \^q\(77),
      I1 => \^q\(67),
      I2 => \^q\(76),
      I3 => \^q\(69),
      I4 => \^q\(68),
      O => dw_fifogen_ar_i_58_n_0
    );
dw_fifogen_ar_i_59: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^q\(71),
      I1 => \^q\(70),
      I2 => \^q\(69),
      O => dw_fifogen_ar_i_59_n_0
    );
dw_fifogen_ar_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F111"
    )
        port map (
      I0 => dw_fifogen_ar_i_27_n_0,
      I1 => dw_fifogen_ar_i_28_n_0,
      I2 => dw_fifogen_ar_i_26_n_0,
      I3 => \^q\(82),
      O => s_axi_arlen(6)
    );
dw_fifogen_ar_i_60: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(70),
      I1 => \^q\(71),
      O => dw_fifogen_ar_i_60_n_0
    );
dw_fifogen_ar_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dw_fifogen_ar_i_28_n_0,
      I1 => dw_fifogen_ar_i_27_n_0,
      O => s_axi_arlen(5)
    );
dw_fifogen_ar_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000004"
    )
        port map (
      I0 => dw_fifogen_ar_i_29_n_0,
      I1 => dw_fifogen_ar_i_30_n_0,
      I2 => dw_fifogen_ar_i_31_n_0,
      I3 => dw_fifogen_ar_i_32_n_0,
      I4 => dw_fifogen_ar_i_33_n_0,
      I5 => dw_fifogen_ar_i_34_n_0,
      O => s_axi_arlen(4)
    );
dw_fifogen_ar_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => dw_fifogen_ar_i_31_n_0,
      I1 => dw_fifogen_ar_i_30_n_0,
      I2 => dw_fifogen_ar_i_29_n_0,
      I3 => dw_fifogen_ar_i_32_n_0,
      I4 => dw_fifogen_ar_i_33_n_0,
      O => s_axi_arlen(3)
    );
\m_payload_i[93]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sr_arvalid\,
      O => \m_payload_i[93]_i_1_n_0\
    );
\m_payload_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(0),
      Q => \^q\(0),
      R => '0'
    );
\m_payload_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(10),
      Q => \^q\(10),
      R => '0'
    );
\m_payload_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(11),
      Q => \^q\(11),
      R => '0'
    );
\m_payload_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(12),
      Q => \^q\(12),
      R => '0'
    );
\m_payload_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(13),
      Q => \^q\(13),
      R => '0'
    );
\m_payload_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(14),
      Q => \^q\(14),
      R => '0'
    );
\m_payload_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(15),
      Q => \^q\(15),
      R => '0'
    );
\m_payload_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(16),
      Q => \^q\(16),
      R => '0'
    );
\m_payload_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(17),
      Q => \^q\(17),
      R => '0'
    );
\m_payload_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(18),
      Q => \^q\(18),
      R => '0'
    );
\m_payload_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(19),
      Q => \^q\(19),
      R => '0'
    );
\m_payload_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(1),
      Q => \^q\(1),
      R => '0'
    );
\m_payload_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(20),
      Q => \^q\(20),
      R => '0'
    );
\m_payload_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(21),
      Q => \^q\(21),
      R => '0'
    );
\m_payload_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(22),
      Q => \^q\(22),
      R => '0'
    );
\m_payload_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(23),
      Q => \^q\(23),
      R => '0'
    );
\m_payload_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(24),
      Q => \^q\(24),
      R => '0'
    );
\m_payload_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(25),
      Q => \^q\(25),
      R => '0'
    );
\m_payload_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(26),
      Q => \^q\(26),
      R => '0'
    );
\m_payload_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(27),
      Q => \^q\(27),
      R => '0'
    );
\m_payload_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(28),
      Q => \^q\(28),
      R => '0'
    );
\m_payload_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(29),
      Q => \^q\(29),
      R => '0'
    );
\m_payload_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(2),
      Q => \^q\(2),
      R => '0'
    );
\m_payload_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(30),
      Q => \^q\(30),
      R => '0'
    );
\m_payload_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(31),
      Q => \^q\(31),
      R => '0'
    );
\m_payload_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(32),
      Q => \^q\(32),
      R => '0'
    );
\m_payload_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(33),
      Q => \^q\(33),
      R => '0'
    );
\m_payload_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(34),
      Q => \^q\(34),
      R => '0'
    );
\m_payload_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(35),
      Q => \^q\(35),
      R => '0'
    );
\m_payload_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(36),
      Q => \^q\(36),
      R => '0'
    );
\m_payload_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(37),
      Q => \^q\(37),
      R => '0'
    );
\m_payload_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(38),
      Q => \^q\(38),
      R => '0'
    );
\m_payload_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(39),
      Q => \^q\(39),
      R => '0'
    );
\m_payload_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(3),
      Q => \^q\(3),
      R => '0'
    );
\m_payload_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(40),
      Q => \^q\(40),
      R => '0'
    );
\m_payload_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(41),
      Q => \^q\(41),
      R => '0'
    );
\m_payload_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(42),
      Q => \^q\(42),
      R => '0'
    );
\m_payload_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(43),
      Q => \^q\(43),
      R => '0'
    );
\m_payload_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(44),
      Q => \^q\(44),
      R => '0'
    );
\m_payload_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(45),
      Q => \^q\(45),
      R => '0'
    );
\m_payload_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(46),
      Q => \^q\(46),
      R => '0'
    );
\m_payload_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(47),
      Q => \^q\(47),
      R => '0'
    );
\m_payload_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(48),
      Q => \^q\(48),
      R => '0'
    );
\m_payload_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(49),
      Q => \^q\(49),
      R => '0'
    );
\m_payload_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(4),
      Q => \^q\(4),
      R => '0'
    );
\m_payload_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(50),
      Q => \^q\(50),
      R => '0'
    );
\m_payload_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(51),
      Q => \^q\(51),
      R => '0'
    );
\m_payload_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(52),
      Q => \^q\(52),
      R => '0'
    );
\m_payload_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(53),
      Q => \^q\(53),
      R => '0'
    );
\m_payload_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(54),
      Q => \^q\(54),
      R => '0'
    );
\m_payload_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(55),
      Q => \^q\(55),
      R => '0'
    );
\m_payload_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(56),
      Q => \^q\(56),
      R => '0'
    );
\m_payload_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(57),
      Q => \^q\(57),
      R => '0'
    );
\m_payload_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(58),
      Q => \^q\(58),
      R => '0'
    );
\m_payload_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(59),
      Q => \^q\(59),
      R => '0'
    );
\m_payload_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(5),
      Q => \^q\(5),
      R => '0'
    );
\m_payload_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(60),
      Q => \^q\(60),
      R => '0'
    );
\m_payload_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(61),
      Q => \^q\(61),
      R => '0'
    );
\m_payload_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(62),
      Q => \^q\(62),
      R => '0'
    );
\m_payload_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(63),
      Q => \^q\(63),
      R => '0'
    );
\m_payload_i_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(64),
      Q => \^q\(64),
      R => '0'
    );
\m_payload_i_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(65),
      Q => \^q\(65),
      R => '0'
    );
\m_payload_i_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(66),
      Q => \^q\(66),
      R => '0'
    );
\m_payload_i_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(67),
      Q => \^q\(67),
      R => '0'
    );
\m_payload_i_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(68),
      Q => \^q\(68),
      R => '0'
    );
\m_payload_i_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(69),
      Q => \^q\(69),
      R => '0'
    );
\m_payload_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(6),
      Q => \^q\(6),
      R => '0'
    );
\m_payload_i_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(70),
      Q => \^q\(70),
      R => '0'
    );
\m_payload_i_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(71),
      Q => \^q\(71),
      R => '0'
    );
\m_payload_i_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(72),
      Q => \^q\(72),
      R => '0'
    );
\m_payload_i_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(73),
      Q => \^q\(73),
      R => '0'
    );
\m_payload_i_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(74),
      Q => \^q\(74),
      R => '0'
    );
\m_payload_i_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(75),
      Q => \^q\(75),
      R => '0'
    );
\m_payload_i_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(76),
      Q => \^q\(76),
      R => '0'
    );
\m_payload_i_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(77),
      Q => \^q\(77),
      R => '0'
    );
\m_payload_i_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(78),
      Q => \^q\(78),
      R => '0'
    );
\m_payload_i_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(79),
      Q => \^q\(79),
      R => '0'
    );
\m_payload_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(7),
      Q => \^q\(7),
      R => '0'
    );
\m_payload_i_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(80),
      Q => \^q\(80),
      R => '0'
    );
\m_payload_i_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(81),
      Q => \^q\(81),
      R => '0'
    );
\m_payload_i_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(82),
      Q => \^q\(82),
      R => '0'
    );
\m_payload_i_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(83),
      Q => \^q\(83),
      R => '0'
    );
\m_payload_i_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(84),
      Q => \^q\(84),
      R => '0'
    );
\m_payload_i_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(85),
      Q => \^q\(85),
      R => '0'
    );
\m_payload_i_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(86),
      Q => \^q\(86),
      R => '0'
    );
\m_payload_i_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(87),
      Q => \^q\(87),
      R => '0'
    );
\m_payload_i_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(88),
      Q => \^q\(88),
      R => '0'
    );
\m_payload_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(8),
      Q => \^q\(8),
      R => '0'
    );
\m_payload_i_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(89),
      Q => \^q\(89),
      R => '0'
    );
\m_payload_i_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(90),
      Q => \^q\(90),
      R => '0'
    );
\m_payload_i_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(91),
      Q => \^q\(91),
      R => '0'
    );
\m_payload_i_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(92),
      Q => \^q\(92),
      R => '0'
    );
\m_payload_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[93]_0\,
      CE => \m_payload_i[93]_i_1_n_0\,
      D => \m_payload_i_reg[93]_1\(9),
      Q => \^q\(9),
      R => '0'
    );
\m_valid_i_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^aresetn_d_reg[1]_0\,
      O => \^p_0_in\
    );
m_valid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_payload_i_reg[93]_0\,
      CE => '1',
      D => m_valid_i_reg_0,
      Q => \^sr_arvalid\,
      R => \^p_0_in\
    );
\s_ready_i_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888FFFFF"
    )
        port map (
      I0 => s_cmd_push,
      I1 => \out\,
      I2 => \^sr_arvalid\,
      I3 => s_axi_arvalid,
      I4 => \^aresetn_d_reg[1]_0\,
      O => \s_ready_i_i_1__1_n_0\
    );
s_ready_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_payload_i_reg[93]_0\,
      CE => '1',
      D => \s_ready_i_i_1__1_n_0\,
      Q => s_axi_arready,
      R => p_1_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_axi_register_slice_v2_1_20_axic_register_slice__parameterized4_0\ is
  port (
    s_axi_awready : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    \aresetn_d_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 81 downto 0 );
    \m_payload_i_reg[68]_0\ : out STD_LOGIC;
    \m_payload_i_reg[71]_0\ : out STD_LOGIC_VECTOR ( 21 downto 0 );
    \si_wrap_be_next_reg[2]\ : out STD_LOGIC;
    \m_payload_i_reg[68]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_payload_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_push_block0 : out STD_LOGIC;
    m_valid_i_reg_0 : out STD_LOGIC;
    \m_payload_i_reg[79]_0\ : out STD_LOGIC;
    \m_payload_i_reg[78]_0\ : out STD_LOGIC;
    \m_payload_i_reg[77]_0\ : out STD_LOGIC;
    \m_payload_i_reg[2]_0\ : out STD_LOGIC;
    \m_payload_i_reg[71]_1\ : out STD_LOGIC;
    f_si_wrap_be_return : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_payload_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_payload_i_reg[67]_0\ : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    m_valid_i_reg_1 : in STD_LOGIC;
    s_ready_i_reg_0 : in STD_LOGIC;
    \aresetn_d_reg[0]_1\ : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    \USE_WRITE.m_axi_awready_i\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_ready_i_reg_1 : in STD_LOGIC;
    s_ready_i_reg_2 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \si_wrap_be_next_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \si_ptr_reg[0]\ : in STD_LOGIC;
    \si_be_reg[0]\ : in STD_LOGIC;
    \si_be_reg[1]\ : in STD_LOGIC;
    \si_be_reg[2]\ : in STD_LOGIC;
    \si_be_reg[3]\ : in STD_LOGIC;
    \si_ptr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 92 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_axi_register_slice_v2_1_20_axic_register_slice__parameterized4_0\ : entity is "axi_register_slice_v2_1_20_axic_register_slice";
end \design_1_auto_us_df_9_axi_register_slice_v2_1_20_axic_register_slice__parameterized4_0\;

architecture STRUCTURE of \design_1_auto_us_df_9_axi_register_slice_v2_1_20_axic_register_slice__parameterized4_0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 81 downto 0 );
  signal \^aresetn_d_reg[0]_0\ : STD_LOGIC;
  signal \^f_si_wrap_be_return\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \m_payload_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \m_payload_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \m_payload_i[3]_i_3_n_0\ : STD_LOGIC;
  signal \m_payload_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \m_payload_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \m_payload_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \m_payload_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \m_payload_i[5]_i_3_n_0\ : STD_LOGIC;
  signal \m_payload_i[5]_i_4_n_0\ : STD_LOGIC;
  signal \m_payload_i[5]_i_5_n_0\ : STD_LOGIC;
  signal \m_payload_i[5]_i_6_n_0\ : STD_LOGIC;
  signal \m_payload_i[71]_i_2_n_0\ : STD_LOGIC;
  signal \m_payload_i[71]_i_3_n_0\ : STD_LOGIC;
  signal \m_payload_i[71]_i_4_n_0\ : STD_LOGIC;
  signal \m_payload_i[71]_i_5_n_0\ : STD_LOGIC;
  signal \m_payload_i[80]_i_10_n_0\ : STD_LOGIC;
  signal \m_payload_i[80]_i_11_n_0\ : STD_LOGIC;
  signal \m_payload_i[80]_i_12_n_0\ : STD_LOGIC;
  signal \m_payload_i[80]_i_13_n_0\ : STD_LOGIC;
  signal \m_payload_i[80]_i_14_n_0\ : STD_LOGIC;
  signal \m_payload_i[80]_i_15_n_0\ : STD_LOGIC;
  signal \m_payload_i[80]_i_16_n_0\ : STD_LOGIC;
  signal \m_payload_i[80]_i_17_n_0\ : STD_LOGIC;
  signal \m_payload_i[80]_i_18_n_0\ : STD_LOGIC;
  signal \m_payload_i[80]_i_19_n_0\ : STD_LOGIC;
  signal \m_payload_i[80]_i_20_n_0\ : STD_LOGIC;
  signal \m_payload_i[80]_i_21_n_0\ : STD_LOGIC;
  signal \m_payload_i[80]_i_2_n_0\ : STD_LOGIC;
  signal \m_payload_i[80]_i_3_n_0\ : STD_LOGIC;
  signal \m_payload_i[80]_i_4_n_0\ : STD_LOGIC;
  signal \m_payload_i[80]_i_5_n_0\ : STD_LOGIC;
  signal \m_payload_i[80]_i_6_n_0\ : STD_LOGIC;
  signal \m_payload_i[80]_i_7_n_0\ : STD_LOGIC;
  signal \m_payload_i[80]_i_8_n_0\ : STD_LOGIC;
  signal \m_payload_i[80]_i_9_n_0\ : STD_LOGIC;
  signal \m_payload_i[82]_i_2_n_0\ : STD_LOGIC;
  signal \m_payload_i[93]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_payload_i[94]_i_2_n_0\ : STD_LOGIC;
  signal \m_payload_i[94]_i_3_n_0\ : STD_LOGIC;
  signal \m_payload_i[95]_i_2_n_0\ : STD_LOGIC;
  signal \m_payload_i[95]_i_3_n_0\ : STD_LOGIC;
  signal \m_payload_i[95]_i_4_n_0\ : STD_LOGIC;
  signal \m_payload_i[96]_i_2_n_0\ : STD_LOGIC;
  signal \m_payload_i[96]_i_3_n_0\ : STD_LOGIC;
  signal \m_payload_i[96]_i_4_n_0\ : STD_LOGIC;
  signal \m_payload_i[97]_i_3_n_0\ : STD_LOGIC;
  signal \m_payload_i[97]_i_4_n_0\ : STD_LOGIC;
  signal \^m_payload_i_reg[71]_1\ : STD_LOGIC;
  signal \^m_valid_i_reg_0\ : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC;
  signal s_axi_awlen_ii : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_ready_i_i_2_n_0 : STD_LOGIC;
  signal \si_ptr[0]_i_2_n_0\ : STD_LOGIC;
  signal sr_awaddr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sr_awvalid : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_payload_i[1]_i_2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \m_payload_i[3]_i_3\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \m_payload_i[3]_i_4\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \m_payload_i[4]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \m_payload_i[5]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \m_payload_i[5]_i_5\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \m_payload_i[67]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \m_payload_i[68]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \m_payload_i[70]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \m_payload_i[71]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \m_payload_i[76]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \m_payload_i[77]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \m_payload_i[78]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \m_payload_i[79]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \m_payload_i[80]_i_10\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \m_payload_i[80]_i_11\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \m_payload_i[80]_i_12\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \m_payload_i[80]_i_13\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \m_payload_i[80]_i_17\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \m_payload_i[80]_i_18\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \m_payload_i[80]_i_20\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \m_payload_i[80]_i_21\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \m_payload_i[80]_i_5\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \m_payload_i[80]_i_6\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \m_payload_i[80]_i_7\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \m_payload_i[81]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \m_payload_i[83]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \m_payload_i[83]_i_2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \m_payload_i[94]_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \m_payload_i[94]_i_3\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \m_payload_i[95]_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \m_payload_i[95]_i_3\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \m_payload_i[95]_i_4\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \m_payload_i[96]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \m_payload_i[96]_i_4\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \m_payload_i[97]_i_2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \si_ptr[0]_i_2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \si_wrap_be_next[0]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \si_wrap_be_next[1]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \si_wrap_word_next[0]_i_1\ : label is "soft_lutpair156";
begin
  Q(81 downto 0) <= \^q\(81 downto 0);
  \aresetn_d_reg[0]_0\ <= \^aresetn_d_reg[0]_0\;
  f_si_wrap_be_return(0) <= \^f_si_wrap_be_return\(0);
  \m_payload_i_reg[71]_1\ <= \^m_payload_i_reg[71]_1\;
  m_valid_i_reg_0 <= \^m_valid_i_reg_0\;
  p_1_in <= \^p_1_in\;
S_AXI_WREADY_i_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sr_awvalid,
      I1 => s_ready_i_reg_1,
      O => \^m_valid_i_reg_0\
    );
\aresetn_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_ready_i_reg_0,
      CE => '1',
      D => '1',
      Q => \^aresetn_d_reg[0]_0\,
      R => \aresetn_d_reg[0]_1\
    );
cmd_packed_wrap_i1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_awlen_ii(7),
      I1 => s_axi_awlen_ii(6),
      O => DI(3)
    );
cmd_packed_wrap_i1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_awlen_ii(5),
      I1 => s_axi_awlen_ii(4),
      O => DI(2)
    );
cmd_packed_wrap_i1_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFCFCA0"
    )
        port map (
      I0 => \^q\(64),
      I1 => s_axi_awlen_ii(2),
      I2 => s_axi_awlen_ii(3),
      I3 => \^q\(65),
      I4 => \^q\(66),
      O => DI(1)
    );
cmd_packed_wrap_i1_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEA00"
    )
        port map (
      I0 => \^q\(66),
      I1 => \^q\(65),
      I2 => \^q\(64),
      I3 => s_axi_awlen_ii(1),
      I4 => s_axi_awlen_ii(0),
      O => DI(0)
    );
cmd_packed_wrap_i1_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_awlen_ii(6),
      I1 => s_axi_awlen_ii(7),
      O => S(3)
    );
cmd_packed_wrap_i1_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_awlen_ii(4),
      I1 => s_axi_awlen_ii(5),
      O => S(2)
    );
cmd_packed_wrap_i1_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00063330"
    )
        port map (
      I0 => \^q\(64),
      I1 => s_axi_awlen_ii(3),
      I2 => \^q\(65),
      I3 => \^q\(66),
      I4 => s_axi_awlen_ii(2),
      O => S(1)
    );
cmd_packed_wrap_i1_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"070000F8"
    )
        port map (
      I0 => \^q\(64),
      I1 => \^q\(65),
      I2 => \^q\(66),
      I3 => s_axi_awlen_ii(0),
      I4 => s_axi_awlen_ii(1),
      O => S(0)
    );
cmd_push_block_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_valid_i_reg_0\,
      I1 => \USE_WRITE.m_axi_awready_i\,
      O => cmd_push_block0
    );
\m_payload_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22A2AAAA"
    )
        port map (
      I0 => sr_awaddr(0),
      I1 => \^m_payload_i_reg[71]_1\,
      I2 => \m_payload_i[94]_i_2_n_0\,
      I3 => \m_payload_i[1]_i_2_n_0\,
      I4 => \m_payload_i[3]_i_3_n_0\,
      O => \m_payload_i_reg[71]_0\(0)
    );
\m_payload_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222AAAAA"
    )
        port map (
      I0 => sr_awaddr(1),
      I1 => \^m_payload_i_reg[71]_1\,
      I2 => \m_payload_i[1]_i_2_n_0\,
      I3 => \m_payload_i[95]_i_3_n_0\,
      I4 => \m_payload_i[3]_i_3_n_0\,
      O => \m_payload_i_reg[71]_0\(1)
    );
\m_payload_i[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => CO(0),
      I1 => \^q\(68),
      I2 => \^q\(67),
      O => \m_payload_i[1]_i_2_n_0\
    );
\m_payload_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000800AAAAAAAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \m_payload_i[96]_i_3_n_0\,
      I2 => \^q\(67),
      I3 => \^q\(68),
      I4 => CO(0),
      I5 => \m_payload_i[3]_i_3_n_0\,
      O => \m_payload_i_reg[71]_0\(2)
    );
\m_payload_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^q\(1),
      I1 => \m_payload_i[3]_i_2_n_0\,
      I2 => \m_payload_i[3]_i_3_n_0\,
      O => \m_payload_i_reg[71]_0\(3)
    );
\m_payload_i[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000DCDF"
    )
        port map (
      I0 => \m_payload_i[3]_i_4_n_0\,
      I1 => \^q\(66),
      I2 => \^q\(65),
      I3 => \m_payload_i[5]_i_5_n_0\,
      I4 => CO(0),
      I5 => \m_payload_i[5]_i_6_n_0\,
      O => \m_payload_i[3]_i_2_n_0\
    );
\m_payload_i[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF04"
    )
        port map (
      I0 => CO(0),
      I1 => \^q\(68),
      I2 => \^q\(67),
      I3 => \m_payload_i[5]_i_4_n_0\,
      I4 => \m_payload_i[71]_i_2_n_0\,
      O => \m_payload_i[3]_i_3_n_0\
    );
\m_payload_i[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awlen_ii(0),
      I1 => \^q\(64),
      I2 => s_axi_awlen_ii(1),
      O => \m_payload_i[3]_i_4_n_0\
    );
\m_payload_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => sr_awaddr(4),
      I1 => \m_payload_i[4]_i_2_n_0\,
      I2 => \^m_payload_i_reg[71]_1\,
      I3 => \m_payload_i[5]_i_4_n_0\,
      O => \m_payload_i_reg[71]_0\(4)
    );
\m_payload_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFF35"
    )
        port map (
      I0 => s_axi_awlen_ii(4),
      I1 => s_axi_awlen_ii(3),
      I2 => \^q\(64),
      I3 => \^q\(65),
      I4 => \^q\(66),
      I5 => \m_payload_i[4]_i_3_n_0\,
      O => \m_payload_i[4]_i_2_n_0\
    );
\m_payload_i[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000383830000808"
    )
        port map (
      I0 => s_axi_awlen_ii(0),
      I1 => \^q\(66),
      I2 => \^q\(65),
      I3 => s_axi_awlen_ii(1),
      I4 => \^q\(64),
      I5 => s_axi_awlen_ii(2),
      O => \m_payload_i[4]_i_3_n_0\
    );
\m_payload_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66A6AAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(2),
      I1 => sr_awaddr(4),
      I2 => \m_payload_i[5]_i_2_n_0\,
      I3 => \m_payload_i[5]_i_3_n_0\,
      I4 => \^m_payload_i_reg[71]_1\,
      I5 => \m_payload_i[5]_i_4_n_0\,
      O => \m_payload_i_reg[71]_0\(5)
    );
\m_payload_i[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBABF"
    )
        port map (
      I0 => \^q\(66),
      I1 => s_axi_awlen_ii(4),
      I2 => \^q\(64),
      I3 => s_axi_awlen_ii(5),
      I4 => \^q\(65),
      O => \m_payload_i[5]_i_2_n_0\
    );
\m_payload_i[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB8000000B800"
    )
        port map (
      I0 => s_axi_awlen_ii(0),
      I1 => \^q\(64),
      I2 => s_axi_awlen_ii(1),
      I3 => \^q\(66),
      I4 => \^q\(65),
      I5 => \m_payload_i[5]_i_5_n_0\,
      O => \m_payload_i[5]_i_3_n_0\
    );
\m_payload_i[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => sr_awaddr(0),
      I3 => sr_awaddr(1),
      I4 => CO(0),
      I5 => \m_payload_i[5]_i_6_n_0\,
      O => \m_payload_i[5]_i_4_n_0\
    );
\m_payload_i[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awlen_ii(2),
      I1 => \^q\(64),
      I2 => s_axi_awlen_ii(3),
      O => \m_payload_i[5]_i_5_n_0\
    );
\m_payload_i[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(67),
      I1 => \^q\(68),
      O => \m_payload_i[5]_i_6_n_0\
    );
\m_payload_i[67]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(64),
      I1 => \^m_payload_i_reg[71]_1\,
      O => \m_payload_i_reg[71]_0\(6)
    );
\m_payload_i[68]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(65),
      I1 => \^m_payload_i_reg[71]_1\,
      O => \m_payload_i_reg[71]_0\(7)
    );
\m_payload_i[70]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0F4"
    )
        port map (
      I0 => CO(0),
      I1 => \^q\(68),
      I2 => \^q\(67),
      I3 => \m_payload_i[71]_i_2_n_0\,
      O => \m_payload_i_reg[71]_0\(8)
    );
\m_payload_i[71]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC8"
    )
        port map (
      I0 => CO(0),
      I1 => \^q\(68),
      I2 => \^q\(67),
      I3 => \m_payload_i[71]_i_2_n_0\,
      O => \m_payload_i_reg[71]_0\(9)
    );
\m_payload_i[71]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555D555555555555"
    )
        port map (
      I0 => \^q\(70),
      I1 => \m_payload_i[71]_i_3_n_0\,
      I2 => s_axi_awlen_ii(3),
      I3 => s_axi_awlen_ii(2),
      I4 => \m_payload_i[71]_i_4_n_0\,
      I5 => \m_payload_i[71]_i_5_n_0\,
      O => \m_payload_i[71]_i_2_n_0\
    );
\m_payload_i[71]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_awlen_ii(0),
      I1 => s_axi_awlen_ii(1),
      O => \m_payload_i[71]_i_3_n_0\
    );
\m_payload_i[71]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_awlen_ii(4),
      I1 => s_axi_awlen_ii(5),
      O => \m_payload_i[71]_i_4_n_0\
    );
\m_payload_i[71]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_awlen_ii(6),
      I1 => s_axi_awlen_ii(7),
      O => \m_payload_i[71]_i_5_n_0\
    );
\m_payload_i[76]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_payload_i[80]_i_3_n_0\,
      I1 => \m_payload_i[80]_i_2_n_0\,
      O => \m_payload_i_reg[71]_0\(10)
    );
\m_payload_i[77]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \m_payload_i[80]_i_3_n_0\,
      I1 => \m_payload_i[80]_i_2_n_0\,
      I2 => \m_payload_i[80]_i_4_n_0\,
      O => \m_payload_i_reg[71]_0\(11)
    );
\m_payload_i[78]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \m_payload_i[80]_i_2_n_0\,
      I1 => \m_payload_i[80]_i_3_n_0\,
      I2 => \m_payload_i[80]_i_4_n_0\,
      I3 => \m_payload_i[80]_i_6_n_0\,
      O => \m_payload_i_reg[71]_0\(12)
    );
\m_payload_i[79]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \m_payload_i[80]_i_2_n_0\,
      I1 => \m_payload_i[80]_i_3_n_0\,
      I2 => \m_payload_i[80]_i_4_n_0\,
      I3 => \m_payload_i[80]_i_6_n_0\,
      I4 => \m_payload_i[80]_i_5_n_0\,
      O => \m_payload_i_reg[71]_0\(13)
    );
\m_payload_i[80]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \m_payload_i[80]_i_2_n_0\,
      I1 => \m_payload_i[80]_i_3_n_0\,
      I2 => \m_payload_i[80]_i_4_n_0\,
      I3 => \m_payload_i[80]_i_5_n_0\,
      I4 => \m_payload_i[80]_i_6_n_0\,
      I5 => \m_payload_i[80]_i_7_n_0\,
      O => \m_payload_i_reg[71]_0\(14)
    );
\m_payload_i[80]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \m_payload_i[97]_i_3_n_0\,
      I1 => \^q\(68),
      I2 => \^q\(67),
      O => \m_payload_i[80]_i_10_n_0\
    );
\m_payload_i[80]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400FFFF"
    )
        port map (
      I0 => CO(0),
      I1 => \^q\(68),
      I2 => \^q\(67),
      I3 => \m_payload_i[96]_i_3_n_0\,
      I4 => \^q\(0),
      O => \m_payload_i[80]_i_11_n_0\
    );
\m_payload_i[80]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \m_payload_i[96]_i_3_n_0\,
      I1 => \^q\(68),
      I2 => \^q\(67),
      O => \m_payload_i[80]_i_12_n_0\
    );
\m_payload_i[80]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \m_payload_i[71]_i_2_n_0\,
      I1 => \^q\(67),
      I2 => \^q\(68),
      O => \m_payload_i[80]_i_13_n_0\
    );
\m_payload_i[80]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(66),
      I1 => \^q\(65),
      O => \m_payload_i[80]_i_14_n_0\
    );
\m_payload_i[80]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => \^q\(66),
      I1 => s_axi_awlen_ii(7),
      I2 => \^q\(65),
      I3 => s_axi_awlen_ii(5),
      I4 => \^q\(64),
      I5 => s_axi_awlen_ii(6),
      O => \m_payload_i[80]_i_15_n_0\
    );
\m_payload_i[80]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => \^q\(66),
      I1 => s_axi_awlen_ii(6),
      I2 => \^q\(65),
      I3 => s_axi_awlen_ii(4),
      I4 => \^q\(64),
      I5 => s_axi_awlen_ii(5),
      O => \m_payload_i[80]_i_16_n_0\
    );
\m_payload_i[80]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDF3FDFF"
    )
        port map (
      I0 => s_axi_awlen_ii(6),
      I1 => \^q\(64),
      I2 => \^q\(66),
      I3 => \^q\(65),
      I4 => s_axi_awlen_ii(7),
      O => \m_payload_i[80]_i_17_n_0\
    );
\m_payload_i[80]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => sr_awaddr(1),
      I1 => \^q\(66),
      I2 => \^q\(65),
      O => \m_payload_i[80]_i_18_n_0\
    );
\m_payload_i[80]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => sr_awaddr(0),
      I1 => s_axi_awlen_ii(0),
      I2 => \m_payload_i[80]_i_21_n_0\,
      I3 => \^q\(66),
      I4 => \^q\(64),
      I5 => \^q\(65),
      O => \m_payload_i[80]_i_19_n_0\
    );
\m_payload_i[80]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAE0000EEAEFFFF"
    )
        port map (
      I0 => \^q\(66),
      I1 => \si_ptr[0]_i_2_n_0\,
      I2 => s_axi_awlen_ii(4),
      I3 => \^f_si_wrap_be_return\(0),
      I4 => \^m_payload_i_reg[71]_1\,
      I5 => s_axi_awlen_ii(0),
      O => \m_payload_i[80]_i_2_n_0\
    );
\m_payload_i[80]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDFFFDF"
    )
        port map (
      I0 => \^q\(65),
      I1 => \^q\(66),
      I2 => s_axi_awlen_ii(1),
      I3 => \^q\(64),
      I4 => s_axi_awlen_ii(0),
      O => \m_payload_i[80]_i_20_n_0\
    );
\m_payload_i[80]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(67),
      I1 => \^q\(68),
      O => \m_payload_i[80]_i_21_n_0\
    );
\m_payload_i[80]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4D0CCF4D"
    )
        port map (
      I0 => \m_payload_i[80]_i_8_n_0\,
      I1 => \m_payload_i[80]_i_9_n_0\,
      I2 => \m_payload_i[80]_i_10_n_0\,
      I3 => \m_payload_i[80]_i_11_n_0\,
      I4 => \m_payload_i[80]_i_12_n_0\,
      I5 => \m_payload_i[80]_i_13_n_0\,
      O => \m_payload_i[80]_i_3_n_0\
    );
\m_payload_i[80]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AA0000A8AAFFFF"
    )
        port map (
      I0 => \m_payload_i[5]_i_2_n_0\,
      I1 => \m_payload_i[80]_i_14_n_0\,
      I2 => \^q\(64),
      I3 => s_axi_awlen_ii(3),
      I4 => \^m_payload_i_reg[71]_1\,
      I5 => s_axi_awlen_ii(1),
      O => \m_payload_i[80]_i_4_n_0\
    );
\m_payload_i[80]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \m_payload_i[80]_i_15_n_0\,
      I1 => \^m_payload_i_reg[71]_1\,
      I2 => s_axi_awlen_ii(3),
      O => \m_payload_i[80]_i_5_n_0\
    );
\m_payload_i[80]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \m_payload_i[80]_i_16_n_0\,
      I1 => \^m_payload_i_reg[71]_1\,
      I2 => s_axi_awlen_ii(2),
      O => \m_payload_i[80]_i_6_n_0\
    );
\m_payload_i[80]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \m_payload_i[80]_i_17_n_0\,
      I1 => \^m_payload_i_reg[71]_1\,
      I2 => s_axi_awlen_ii(4),
      O => \m_payload_i[80]_i_7_n_0\
    );
\m_payload_i[80]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FC00FF00FFFB"
    )
        port map (
      I0 => CO(0),
      I1 => \^q\(68),
      I2 => \^q\(67),
      I3 => \m_payload_i[95]_i_3_n_0\,
      I4 => \m_payload_i[80]_i_18_n_0\,
      I5 => \m_payload_i[80]_i_19_n_0\,
      O => \m_payload_i[80]_i_8_n_0\
    );
\m_payload_i[80]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01110000FFFFFFFF"
    )
        port map (
      I0 => \m_payload_i[5]_i_6_n_0\,
      I1 => CO(0),
      I2 => \m_payload_i[5]_i_5_n_0\,
      I3 => \m_payload_i[96]_i_4_n_0\,
      I4 => \m_payload_i[80]_i_20_n_0\,
      I5 => \^q\(1),
      O => \m_payload_i[80]_i_9_n_0\
    );
\m_payload_i[81]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5959A959"
    )
        port map (
      I0 => \m_payload_i[82]_i_2_n_0\,
      I1 => s_axi_awlen_ii(5),
      I2 => \^m_payload_i_reg[71]_1\,
      I3 => s_axi_awlen_ii(7),
      I4 => \m_payload_i[95]_i_4_n_0\,
      O => \m_payload_i_reg[71]_0\(15)
    );
\m_payload_i[82]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044FFFF004400F0"
    )
        port map (
      I0 => \m_payload_i[95]_i_4_n_0\,
      I1 => s_axi_awlen_ii(7),
      I2 => s_axi_awlen_ii(5),
      I3 => \m_payload_i[82]_i_2_n_0\,
      I4 => \^m_payload_i_reg[71]_1\,
      I5 => s_axi_awlen_ii(6),
      O => \m_payload_i_reg[71]_0\(16)
    );
\m_payload_i[82]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \m_payload_i[80]_i_5_n_0\,
      I1 => \m_payload_i[80]_i_6_n_0\,
      I2 => \m_payload_i[80]_i_4_n_0\,
      I3 => \m_payload_i[80]_i_3_n_0\,
      I4 => \m_payload_i[80]_i_2_n_0\,
      I5 => \m_payload_i[80]_i_7_n_0\,
      O => \m_payload_i[82]_i_2_n_0\
    );
\m_payload_i[83]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_awlen_ii(7),
      I1 => \^m_payload_i_reg[71]_1\,
      O => \m_payload_i_reg[71]_0\(17)
    );
\m_payload_i[83]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^q\(68),
      I1 => \^q\(67),
      I2 => \m_payload_i[71]_i_2_n_0\,
      O => \^m_payload_i_reg[71]_1\
    );
\m_payload_i[93]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sr_awvalid,
      O => \m_payload_i[93]_i_1__0_n_0\
    );
\m_payload_i[94]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9D9F9D9F9D9F"
    )
        port map (
      I0 => \m_payload_i[94]_i_2_n_0\,
      I1 => sr_awaddr(0),
      I2 => \^q\(67),
      I3 => \^q\(68),
      I4 => \^f_si_wrap_be_return\(0),
      I5 => \m_payload_i[94]_i_3_n_0\,
      O => \m_payload_i_reg[71]_0\(18)
    );
\m_payload_i[94]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^q\(66),
      I1 => \^q\(65),
      I2 => \^q\(64),
      I3 => s_axi_awlen_ii(0),
      O => \m_payload_i[94]_i_2_n_0\
    );
\m_payload_i[94]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \^q\(64),
      I1 => \^q\(65),
      I2 => \^q\(66),
      O => \m_payload_i[94]_i_3_n_0\
    );
\m_payload_i[95]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D7DD0D7FFFFFFFF"
    )
        port map (
      I0 => \^q\(67),
      I1 => \m_payload_i[95]_i_2_n_0\,
      I2 => \m_payload_i[95]_i_3_n_0\,
      I3 => \^q\(68),
      I4 => sr_awaddr(1),
      I5 => \m_payload_i[95]_i_4_n_0\,
      O => \m_payload_i_reg[71]_0\(19)
    );
\m_payload_i[95]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
        port map (
      I0 => s_axi_awlen_ii(0),
      I1 => \^q\(64),
      I2 => \^q\(65),
      I3 => \^q\(66),
      I4 => sr_awaddr(0),
      O => \m_payload_i[95]_i_2_n_0\
    );
\m_payload_i[95]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => \^q\(66),
      I1 => \^q\(65),
      I2 => s_axi_awlen_ii(1),
      I3 => \^q\(64),
      I4 => s_axi_awlen_ii(0),
      O => \m_payload_i[95]_i_3_n_0\
    );
\m_payload_i[95]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^q\(66),
      I1 => \^q\(65),
      I2 => \^q\(64),
      O => \m_payload_i[95]_i_4_n_0\
    );
\m_payload_i[96]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C43FF5F"
    )
        port map (
      I0 => \^q\(68),
      I1 => \m_payload_i[96]_i_2_n_0\,
      I2 => \m_payload_i[96]_i_3_n_0\,
      I3 => \^q\(0),
      I4 => \^q\(67),
      O => \m_payload_i_reg[71]_0\(20)
    );
\m_payload_i[96]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA08A80808000000"
    )
        port map (
      I0 => \m_payload_i[96]_i_4_n_0\,
      I1 => s_axi_awlen_ii(1),
      I2 => \^q\(64),
      I3 => s_axi_awlen_ii(0),
      I4 => sr_awaddr(0),
      I5 => sr_awaddr(1),
      O => \m_payload_i[96]_i_2_n_0\
    );
\m_payload_i[96]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF5F5303F"
    )
        port map (
      I0 => s_axi_awlen_ii(0),
      I1 => s_axi_awlen_ii(1),
      I2 => \^q\(64),
      I3 => s_axi_awlen_ii(2),
      I4 => \^q\(65),
      I5 => \^q\(66),
      O => \m_payload_i[96]_i_3_n_0\
    );
\m_payload_i[96]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(65),
      I1 => \^q\(66),
      O => \m_payload_i[96]_i_4_n_0\
    );
\m_payload_i[97]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C13CFDFD"
    )
        port map (
      I0 => \^q\(68),
      I1 => \m_payload_i[97]_i_3_n_0\,
      I2 => \^q\(1),
      I3 => \m_payload_i[97]_i_4_n_0\,
      I4 => \^q\(67),
      O => \m_payload_i_reg[71]_0\(21)
    );
\m_payload_i[97]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => s_axi_awlen_ii(3),
      I1 => \^q\(64),
      I2 => s_axi_awlen_ii(2),
      I3 => \^q\(65),
      I4 => s_axi_awlen_ii(1),
      I5 => \^q\(66),
      O => \m_payload_i[97]_i_3_n_0\
    );
\m_payload_i[97]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2FF00B2"
    )
        port map (
      I0 => \m_payload_i[95]_i_3_n_0\,
      I1 => \m_payload_i[95]_i_2_n_0\,
      I2 => sr_awaddr(1),
      I3 => \m_payload_i[96]_i_3_n_0\,
      I4 => \^q\(0),
      O => \m_payload_i[97]_i_4_n_0\
    );
\m_payload_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(0),
      Q => sr_awaddr(0),
      R => '0'
    );
\m_payload_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(10),
      Q => \^q\(7),
      R => '0'
    );
\m_payload_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(11),
      Q => \^q\(8),
      R => '0'
    );
\m_payload_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(12),
      Q => \^q\(9),
      R => '0'
    );
\m_payload_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(13),
      Q => \^q\(10),
      R => '0'
    );
\m_payload_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(14),
      Q => \^q\(11),
      R => '0'
    );
\m_payload_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(15),
      Q => \^q\(12),
      R => '0'
    );
\m_payload_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(16),
      Q => \^q\(13),
      R => '0'
    );
\m_payload_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(17),
      Q => \^q\(14),
      R => '0'
    );
\m_payload_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(18),
      Q => \^q\(15),
      R => '0'
    );
\m_payload_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(19),
      Q => \^q\(16),
      R => '0'
    );
\m_payload_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(1),
      Q => sr_awaddr(1),
      R => '0'
    );
\m_payload_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(20),
      Q => \^q\(17),
      R => '0'
    );
\m_payload_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(21),
      Q => \^q\(18),
      R => '0'
    );
\m_payload_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(22),
      Q => \^q\(19),
      R => '0'
    );
\m_payload_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(23),
      Q => \^q\(20),
      R => '0'
    );
\m_payload_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(24),
      Q => \^q\(21),
      R => '0'
    );
\m_payload_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(25),
      Q => \^q\(22),
      R => '0'
    );
\m_payload_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(26),
      Q => \^q\(23),
      R => '0'
    );
\m_payload_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(27),
      Q => \^q\(24),
      R => '0'
    );
\m_payload_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(28),
      Q => \^q\(25),
      R => '0'
    );
\m_payload_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(29),
      Q => \^q\(26),
      R => '0'
    );
\m_payload_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(2),
      Q => \^q\(0),
      R => '0'
    );
\m_payload_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(30),
      Q => \^q\(27),
      R => '0'
    );
\m_payload_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(31),
      Q => \^q\(28),
      R => '0'
    );
\m_payload_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(32),
      Q => \^q\(29),
      R => '0'
    );
\m_payload_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(33),
      Q => \^q\(30),
      R => '0'
    );
\m_payload_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(34),
      Q => \^q\(31),
      R => '0'
    );
\m_payload_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(35),
      Q => \^q\(32),
      R => '0'
    );
\m_payload_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(36),
      Q => \^q\(33),
      R => '0'
    );
\m_payload_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(37),
      Q => \^q\(34),
      R => '0'
    );
\m_payload_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(38),
      Q => \^q\(35),
      R => '0'
    );
\m_payload_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(39),
      Q => \^q\(36),
      R => '0'
    );
\m_payload_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(3),
      Q => \^q\(1),
      R => '0'
    );
\m_payload_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(40),
      Q => \^q\(37),
      R => '0'
    );
\m_payload_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(41),
      Q => \^q\(38),
      R => '0'
    );
\m_payload_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(42),
      Q => \^q\(39),
      R => '0'
    );
\m_payload_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(43),
      Q => \^q\(40),
      R => '0'
    );
\m_payload_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(44),
      Q => \^q\(41),
      R => '0'
    );
\m_payload_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(45),
      Q => \^q\(42),
      R => '0'
    );
\m_payload_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(46),
      Q => \^q\(43),
      R => '0'
    );
\m_payload_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(47),
      Q => \^q\(44),
      R => '0'
    );
\m_payload_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(48),
      Q => \^q\(45),
      R => '0'
    );
\m_payload_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(49),
      Q => \^q\(46),
      R => '0'
    );
\m_payload_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(4),
      Q => sr_awaddr(4),
      R => '0'
    );
\m_payload_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(50),
      Q => \^q\(47),
      R => '0'
    );
\m_payload_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(51),
      Q => \^q\(48),
      R => '0'
    );
\m_payload_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(52),
      Q => \^q\(49),
      R => '0'
    );
\m_payload_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(53),
      Q => \^q\(50),
      R => '0'
    );
\m_payload_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(54),
      Q => \^q\(51),
      R => '0'
    );
\m_payload_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(55),
      Q => \^q\(52),
      R => '0'
    );
\m_payload_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(56),
      Q => \^q\(53),
      R => '0'
    );
\m_payload_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(57),
      Q => \^q\(54),
      R => '0'
    );
\m_payload_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(58),
      Q => \^q\(55),
      R => '0'
    );
\m_payload_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(59),
      Q => \^q\(56),
      R => '0'
    );
\m_payload_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(5),
      Q => \^q\(2),
      R => '0'
    );
\m_payload_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(60),
      Q => \^q\(57),
      R => '0'
    );
\m_payload_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(61),
      Q => \^q\(58),
      R => '0'
    );
\m_payload_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(62),
      Q => \^q\(59),
      R => '0'
    );
\m_payload_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(63),
      Q => \^q\(60),
      R => '0'
    );
\m_payload_i_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(64),
      Q => \^q\(61),
      R => '0'
    );
\m_payload_i_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(65),
      Q => \^q\(62),
      R => '0'
    );
\m_payload_i_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(66),
      Q => \^q\(63),
      R => '0'
    );
\m_payload_i_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(67),
      Q => \^q\(64),
      R => '0'
    );
\m_payload_i_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(68),
      Q => \^q\(65),
      R => '0'
    );
\m_payload_i_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(69),
      Q => \^q\(66),
      R => '0'
    );
\m_payload_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(6),
      Q => \^q\(3),
      R => '0'
    );
\m_payload_i_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(70),
      Q => \^q\(67),
      R => '0'
    );
\m_payload_i_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(71),
      Q => \^q\(68),
      R => '0'
    );
\m_payload_i_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(72),
      Q => \^q\(69),
      R => '0'
    );
\m_payload_i_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(73),
      Q => \^q\(70),
      R => '0'
    );
\m_payload_i_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(74),
      Q => \^q\(71),
      R => '0'
    );
\m_payload_i_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(75),
      Q => \^q\(72),
      R => '0'
    );
\m_payload_i_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(76),
      Q => s_axi_awlen_ii(0),
      R => '0'
    );
\m_payload_i_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(77),
      Q => s_axi_awlen_ii(1),
      R => '0'
    );
\m_payload_i_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(78),
      Q => s_axi_awlen_ii(2),
      R => '0'
    );
\m_payload_i_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(79),
      Q => s_axi_awlen_ii(3),
      R => '0'
    );
\m_payload_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(7),
      Q => \^q\(4),
      R => '0'
    );
\m_payload_i_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(80),
      Q => s_axi_awlen_ii(4),
      R => '0'
    );
\m_payload_i_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(81),
      Q => s_axi_awlen_ii(5),
      R => '0'
    );
\m_payload_i_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(82),
      Q => s_axi_awlen_ii(6),
      R => '0'
    );
\m_payload_i_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(83),
      Q => s_axi_awlen_ii(7),
      R => '0'
    );
\m_payload_i_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(84),
      Q => \^q\(73),
      R => '0'
    );
\m_payload_i_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(85),
      Q => \^q\(74),
      R => '0'
    );
\m_payload_i_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(86),
      Q => \^q\(75),
      R => '0'
    );
\m_payload_i_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(87),
      Q => \^q\(76),
      R => '0'
    );
\m_payload_i_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(88),
      Q => \^q\(77),
      R => '0'
    );
\m_payload_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(8),
      Q => \^q\(5),
      R => '0'
    );
\m_payload_i_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(89),
      Q => \^q\(78),
      R => '0'
    );
\m_payload_i_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(90),
      Q => \^q\(79),
      R => '0'
    );
\m_payload_i_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(91),
      Q => \^q\(80),
      R => '0'
    );
\m_payload_i_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(92),
      Q => \^q\(81),
      R => '0'
    );
\m_payload_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_ready_i_reg_0,
      CE => \m_payload_i[93]_i_1__0_n_0\,
      D => D(9),
      Q => \^q\(6),
      R => '0'
    );
m_valid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_ready_i_reg_0,
      CE => '1',
      D => m_valid_i_reg_1,
      Q => sr_awvalid,
      R => p_0_in
    );
s_ready_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^aresetn_d_reg[0]_0\,
      O => \^p_1_in\
    );
s_ready_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111B111FFFFFFFF"
    )
        port map (
      I0 => sr_awvalid,
      I1 => s_axi_awvalid,
      I2 => \USE_WRITE.m_axi_awready_i\,
      I3 => \out\,
      I4 => s_ready_i_reg_1,
      I5 => s_ready_i_reg_2,
      O => s_ready_i_i_2_n_0
    );
s_ready_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_ready_i_reg_0,
      CE => '1',
      D => s_ready_i_i_2_n_0,
      Q => s_axi_awready,
      R => \^p_1_in\
    );
\si_be[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8BBBBB8BB"
    )
        port map (
      I0 => \si_be_reg[0]\,
      I1 => \si_ptr_reg[0]\,
      I2 => \^q\(65),
      I3 => sr_awaddr(0),
      I4 => \^q\(64),
      I5 => sr_awaddr(1),
      O => \m_payload_i_reg[68]_1\(0)
    );
\si_be[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8BBBBBBB8"
    )
        port map (
      I0 => \si_be_reg[1]\,
      I1 => \si_ptr_reg[0]\,
      I2 => \^q\(65),
      I3 => \^q\(64),
      I4 => sr_awaddr(0),
      I5 => sr_awaddr(1),
      O => \m_payload_i_reg[68]_1\(1)
    );
\si_be[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBB8B8B8B8"
    )
        port map (
      I0 => \si_be_reg[2]\,
      I1 => \si_ptr_reg[0]\,
      I2 => \^q\(65),
      I3 => sr_awaddr(0),
      I4 => \^q\(64),
      I5 => sr_awaddr(1),
      O => \m_payload_i_reg[68]_1\(2)
    );
\si_be[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8B8B8"
    )
        port map (
      I0 => \si_be_reg[3]\,
      I1 => \si_ptr_reg[0]\,
      I2 => \^q\(65),
      I3 => \^q\(64),
      I4 => sr_awaddr(0),
      I5 => sr_awaddr(1),
      O => \m_payload_i_reg[68]_1\(3)
    );
\si_ptr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F22"
    )
        port map (
      I0 => sr_awaddr(4),
      I1 => \si_ptr[0]_i_2_n_0\,
      I2 => \si_ptr_reg[0]_0\(0),
      I3 => \si_ptr_reg[0]\,
      O => \m_payload_i_reg[4]_0\(0)
    );
\si_ptr[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F53F"
    )
        port map (
      I0 => s_axi_awlen_ii(2),
      I1 => s_axi_awlen_ii(3),
      I2 => \^q\(64),
      I3 => \^q\(65),
      O => \si_ptr[0]_i_2_n_0\
    );
\si_ptr[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(64),
      I1 => s_axi_awlen_ii(3),
      O => \m_payload_i_reg[67]_0\
    );
\si_wrap_be_next[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^q\(65),
      I1 => s_axi_awlen_ii(1),
      I2 => \^q\(64),
      I3 => sr_awaddr(1),
      O => \m_payload_i_reg[68]_0\
    );
\si_wrap_be_next[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(65),
      I1 => \^q\(64),
      O => \^f_si_wrap_be_return\(0)
    );
\si_wrap_be_next[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAA0300"
    )
        port map (
      I0 => \si_wrap_be_next_reg[2]_0\(0),
      I1 => s_axi_awlen_ii(1),
      I2 => \^q\(64),
      I3 => sr_awaddr(1),
      I4 => \si_ptr_reg[0]\,
      I5 => \^q\(65),
      O => \si_wrap_be_next_reg[2]\
    );
\si_wrap_cnt[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47444777"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(65),
      I2 => sr_awaddr(1),
      I3 => \^q\(64),
      I4 => sr_awaddr(0),
      O => \m_payload_i_reg[2]_0\
    );
\si_wrap_cnt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => s_axi_awlen_ii(1),
      I1 => sr_awaddr(1),
      I2 => \^q\(64),
      I3 => \^q\(0),
      I4 => \^q\(65),
      I5 => \^q\(1),
      O => \m_payload_i_reg[77]_0\
    );
\si_wrap_cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => s_axi_awlen_ii(2),
      I1 => \^q\(0),
      I2 => \^q\(64),
      I3 => \^q\(1),
      I4 => \^q\(65),
      I5 => sr_awaddr(4),
      O => \m_payload_i_reg[78]_0\
    );
\si_wrap_cnt[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => s_axi_awlen_ii(3),
      I1 => \^q\(1),
      I2 => \^q\(64),
      I3 => sr_awaddr(4),
      I4 => \^q\(65),
      I5 => \^q\(2),
      O => \m_payload_i_reg[79]_0\
    );
\si_wrap_word_next[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40044C04"
    )
        port map (
      I0 => s_axi_awlen_ii(2),
      I1 => \^q\(0),
      I2 => \^q\(65),
      I3 => \^q\(64),
      I4 => s_axi_awlen_ii(1),
      O => \m_payload_i_reg[3]_0\(0)
    );
\si_wrap_word_next[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202002A22A2A02A2"
    )
        port map (
      I0 => \^q\(1),
      I1 => s_axi_awlen_ii(3),
      I2 => \^q\(64),
      I3 => s_axi_awlen_ii(2),
      I4 => \^q\(65),
      I5 => s_axi_awlen_ii(1),
      O => \m_payload_i_reg[3]_0\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_9_xpm_cdc_async_rst is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of design_1_auto_us_df_9_xpm_cdc_async_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of design_1_auto_us_df_9_xpm_cdc_async_rst : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of design_1_auto_us_df_9_xpm_cdc_async_rst : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of design_1_auto_us_df_9_xpm_cdc_async_rst : entity is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of design_1_auto_us_df_9_xpm_cdc_async_rst : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of design_1_auto_us_df_9_xpm_cdc_async_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_auto_us_df_9_xpm_cdc_async_rst : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of design_1_auto_us_df_9_xpm_cdc_async_rst : entity is "ASYNC_RST";
end design_1_auto_us_df_9_xpm_cdc_async_rst;

architecture STRUCTURE of design_1_auto_us_df_9_xpm_cdc_async_rst is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_xpm_cdc_async_rst__2\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_auto_us_df_9_xpm_cdc_async_rst__2\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_auto_us_df_9_xpm_cdc_async_rst__2\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_auto_us_df_9_xpm_cdc_async_rst__2\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \design_1_auto_us_df_9_xpm_cdc_async_rst__2\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_xpm_cdc_async_rst__2\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \design_1_auto_us_df_9_xpm_cdc_async_rst__2\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \design_1_auto_us_df_9_xpm_cdc_async_rst__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_auto_us_df_9_xpm_cdc_async_rst__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_auto_us_df_9_xpm_cdc_async_rst__2\ : entity is "ASYNC_RST";
end \design_1_auto_us_df_9_xpm_cdc_async_rst__2\;

architecture STRUCTURE of \design_1_auto_us_df_9_xpm_cdc_async_rst__2\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_9_blk_mem_gen_prim_wrapper is
  port (
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 35 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end design_1_auto_us_df_9_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of design_1_auto_us_df_9_blk_mem_gen_prim_wrapper is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "MLO";
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 6) => addrb(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"000000",
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"000000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clkb,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 24) => dina(34 downto 27),
      DINADIN(23 downto 16) => dina(25 downto 18),
      DINADIN(15 downto 8) => dina(16 downto 9),
      DINADIN(7 downto 0) => dina(7 downto 0),
      DINBDIN(31 downto 24) => dina(34 downto 27),
      DINBDIN(23 downto 16) => dina(25 downto 18),
      DINBDIN(15 downto 8) => dina(16 downto 9),
      DINBDIN(7 downto 0) => dina(7 downto 0),
      DINPADINP(3) => dina(35),
      DINPADINP(2) => dina(26),
      DINPADINP(1) => dina(17),
      DINPADINP(0) => dina(8),
      DINPBDINP(3) => dina(35),
      DINPBDINP(2) => dina(26),
      DINPBDINP(1) => dina(17),
      DINPBDINP(0) => dina(8),
      DOUTADOUT(31 downto 24) => doutb(34 downto 27),
      DOUTADOUT(23 downto 16) => doutb(25 downto 18),
      DOUTADOUT(15 downto 8) => doutb(16 downto 9),
      DOUTADOUT(7 downto 0) => doutb(7 downto 0),
      DOUTBDOUT(31 downto 24) => doutb(70 downto 63),
      DOUTBDOUT(23 downto 16) => doutb(61 downto 54),
      DOUTBDOUT(15 downto 8) => doutb(52 downto 45),
      DOUTBDOUT(7 downto 0) => doutb(43 downto 36),
      DOUTPADOUTP(3) => doutb(35),
      DOUTPADOUTP(2) => doutb(26),
      DOUTPADOUTP(1) => doutb(17),
      DOUTPADOUTP(0) => doutb(8),
      DOUTPBDOUTP(3) => doutb(71),
      DOUTPBDOUTP(2) => doutb(62),
      DOUTPBDOUTP(1) => doutb(53),
      DOUTPBDOUTP(0) => doutb(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => enb,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => enb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => wea(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_blk_mem_gen_prim_wrapper__parameterized0\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 35 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_blk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_auto_us_df_9_blk_mem_gen_prim_wrapper__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_df_9_blk_mem_gen_prim_wrapper__parameterized0\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "MLO";
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 6) => addrb(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"000000",
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"000000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clkb,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 24) => dina(34 downto 27),
      DINADIN(23 downto 16) => dina(25 downto 18),
      DINADIN(15 downto 8) => dina(16 downto 9),
      DINADIN(7 downto 0) => dina(7 downto 0),
      DINBDIN(31 downto 24) => dina(34 downto 27),
      DINBDIN(23 downto 16) => dina(25 downto 18),
      DINBDIN(15 downto 8) => dina(16 downto 9),
      DINBDIN(7 downto 0) => dina(7 downto 0),
      DINPADINP(3) => dina(35),
      DINPADINP(2) => dina(26),
      DINPADINP(1) => dina(17),
      DINPADINP(0) => dina(8),
      DINPBDINP(3) => dina(35),
      DINPBDINP(2) => dina(26),
      DINPBDINP(1) => dina(17),
      DINPBDINP(0) => dina(8),
      DOUTADOUT(31 downto 24) => doutb(34 downto 27),
      DOUTADOUT(23 downto 16) => doutb(25 downto 18),
      DOUTADOUT(15 downto 8) => doutb(16 downto 9),
      DOUTADOUT(7 downto 0) => doutb(7 downto 0),
      DOUTBDOUT(31 downto 24) => doutb(70 downto 63),
      DOUTBDOUT(23 downto 16) => doutb(61 downto 54),
      DOUTBDOUT(15 downto 8) => doutb(52 downto 45),
      DOUTBDOUT(7 downto 0) => doutb(43 downto 36),
      DOUTPADOUTP(3) => doutb(35),
      DOUTPADOUTP(2) => doutb(26),
      DOUTPADOUTP(1) => doutb(17),
      DOUTPADOUTP(0) => doutb(8),
      DOUTPBDOUTP(3) => doutb(71),
      DOUTPBDOUTP(2) => doutb(62),
      DOUTPBDOUTP(1) => doutb(53),
      DOUTPBDOUTP(0) => doutb(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => enb,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => enb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => wea(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_9_bram_fifo_rstlogic is
  port (
    wr_rst_reg_reg_0 : out STD_LOGIC;
    srst_full_ff_i : out STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC
  );
end design_1_auto_us_df_9_bram_fifo_rstlogic;

architecture STRUCTURE of design_1_auto_us_df_9_bram_fifo_rstlogic is
  signal d_asreg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d_asreg : signal is "true";
  signal rd_rst_reg : STD_LOGIC;
  attribute async_reg of rd_rst_reg : signal is "true";
  signal rdrst_q1 : STD_LOGIC;
  attribute async_reg of rdrst_q1 : signal is "true";
  signal rdrst_q2 : STD_LOGIC;
  attribute async_reg of rdrst_q2 : signal is "true";
  signal rdrst_q3 : STD_LOGIC;
  attribute async_reg of rdrst_q3 : signal is "true";
  signal rst_d1 : STD_LOGIC;
  attribute async_reg of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  signal wr_rst_reg_i_1_n_0 : STD_LOGIC;
  signal \^wr_rst_reg_reg_0\ : STD_LOGIC;
  signal wrrst_q1 : STD_LOGIC;
  attribute async_reg of wrrst_q1 : signal is "true";
  signal wrrst_q2 : STD_LOGIC;
  attribute async_reg of wrrst_q2 : signal is "true";
  signal wrrst_q3 : STD_LOGIC;
  attribute async_reg of wrrst_q3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_d1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_d2_reg : label is std.standard.true;
  attribute KEEP of rst_d2_reg : label is "yes";
begin
  wr_rst_reg_reg_0 <= \^wr_rst_reg_reg_0\;
\gc0.count_d1[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => srst,
      I1 => \^wr_rst_reg_reg_0\,
      O => srst_full_ff_i
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => d_asreg
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rd_rst_reg
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q1
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q1
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q2
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q3
    );
rst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => srst,
      Q => rst_d1,
      R => '0'
    );
rst_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
wr_rst_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => srst,
      I1 => \^wr_rst_reg_reg_0\,
      O => wr_rst_reg_i_1_n_0
    );
wr_rst_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => wr_rst_reg_i_1_n_0,
      Q => \^wr_rst_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_9_bram_fifo_rstlogic_10 is
  port (
    wr_rst_reg_reg_0 : out STD_LOGIC;
    srst_full_ff_i : out STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_us_df_9_bram_fifo_rstlogic_10 : entity is "bram_fifo_rstlogic";
end design_1_auto_us_df_9_bram_fifo_rstlogic_10;

architecture STRUCTURE of design_1_auto_us_df_9_bram_fifo_rstlogic_10 is
  signal d_asreg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d_asreg : signal is "true";
  signal rd_rst_reg : STD_LOGIC;
  attribute async_reg of rd_rst_reg : signal is "true";
  signal rdrst_q1 : STD_LOGIC;
  attribute async_reg of rdrst_q1 : signal is "true";
  signal rdrst_q2 : STD_LOGIC;
  attribute async_reg of rdrst_q2 : signal is "true";
  signal rdrst_q3 : STD_LOGIC;
  attribute async_reg of rdrst_q3 : signal is "true";
  signal rst_d1 : STD_LOGIC;
  attribute async_reg of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  signal wr_rst_reg_i_1_n_0 : STD_LOGIC;
  signal \^wr_rst_reg_reg_0\ : STD_LOGIC;
  signal wrrst_q1 : STD_LOGIC;
  attribute async_reg of wrrst_q1 : signal is "true";
  signal wrrst_q2 : STD_LOGIC;
  attribute async_reg of wrrst_q2 : signal is "true";
  signal wrrst_q3 : STD_LOGIC;
  attribute async_reg of wrrst_q3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_d1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_d2_reg : label is std.standard.true;
  attribute KEEP of rst_d2_reg : label is "yes";
begin
  wr_rst_reg_reg_0 <= \^wr_rst_reg_reg_0\;
\gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => srst,
      I1 => \^wr_rst_reg_reg_0\,
      O => srst_full_ff_i
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => d_asreg
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rd_rst_reg
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q1
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q1
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q2
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q3
    );
rst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => srst,
      Q => rst_d1,
      R => '0'
    );
rst_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
wr_rst_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => srst,
      I1 => \^wr_rst_reg_reg_0\,
      O => wr_rst_reg_i_1_n_0
    );
wr_rst_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => wr_rst_reg_i_1_n_0,
      Q => \^wr_rst_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_9_bram_fifo_rstlogic_5 is
  port (
    wr_rst_reg_reg_0 : out STD_LOGIC;
    srst_full_ff_i : out STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_us_df_9_bram_fifo_rstlogic_5 : entity is "bram_fifo_rstlogic";
end design_1_auto_us_df_9_bram_fifo_rstlogic_5;

architecture STRUCTURE of design_1_auto_us_df_9_bram_fifo_rstlogic_5 is
  signal d_asreg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d_asreg : signal is "true";
  signal rd_rst_reg : STD_LOGIC;
  attribute async_reg of rd_rst_reg : signal is "true";
  signal rdrst_q1 : STD_LOGIC;
  attribute async_reg of rdrst_q1 : signal is "true";
  signal rdrst_q2 : STD_LOGIC;
  attribute async_reg of rdrst_q2 : signal is "true";
  signal rdrst_q3 : STD_LOGIC;
  attribute async_reg of rdrst_q3 : signal is "true";
  signal rst_d1 : STD_LOGIC;
  attribute async_reg of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  signal wr_rst_reg_i_1_n_0 : STD_LOGIC;
  signal \^wr_rst_reg_reg_0\ : STD_LOGIC;
  signal wrrst_q1 : STD_LOGIC;
  attribute async_reg of wrrst_q1 : signal is "true";
  signal wrrst_q2 : STD_LOGIC;
  attribute async_reg of wrrst_q2 : signal is "true";
  signal wrrst_q3 : STD_LOGIC;
  attribute async_reg of wrrst_q3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_d1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_d2_reg : label is std.standard.true;
  attribute KEEP of rst_d2_reg : label is "yes";
begin
  wr_rst_reg_reg_0 <= \^wr_rst_reg_reg_0\;
\gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => srst,
      I1 => \^wr_rst_reg_reg_0\,
      O => srst_full_ff_i
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => d_asreg
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rd_rst_reg
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q1
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q1
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q2
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q3
    );
rst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => srst,
      Q => rst_d1,
      R => '0'
    );
rst_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
wr_rst_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => srst,
      I1 => \^wr_rst_reg_reg_0\,
      O => wr_rst_reg_i_1_n_0
    );
wr_rst_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => wr_rst_reg_i_1_n_0,
      Q => \^wr_rst_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_compare__parameterized0\ is
  port (
    comp0 : out STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_compare__parameterized0\ : entity is "compare";
end \design_1_auto_us_df_9_compare__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_df_9_compare__parameterized0\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 5),
      CO(4) => comp0,
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 5),
      DI(4 downto 0) => B"00000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 5),
      S(4) => v1_reg(0),
      S(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_compare__parameterized0_1\ is
  port (
    ram_full_comb : out STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_compare__parameterized0_1\ : entity is "compare";
end \design_1_auto_us_df_9_compare__parameterized0_1\;

architecture STRUCTURE of \design_1_auto_us_df_9_compare__parameterized0_1\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 5),
      CO(4) => comp1,
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 5),
      DI(4 downto 0) => B"00000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 5),
      S(4) => v1_reg_0(0),
      S(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0)
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => wr_en,
      I1 => comp1,
      I2 => comp0,
      I3 => ram_full_i_reg(0),
      I4 => \out\,
      O => ram_full_comb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_compare__parameterized0_2\ is
  port (
    comp0 : out STD_LOGIC;
    \gmux.gm[1].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_compare__parameterized0_2\ : entity is "compare";
end \design_1_auto_us_df_9_compare__parameterized0_2\;

architecture STRUCTURE of \design_1_auto_us_df_9_compare__parameterized0_2\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 5),
      CO(4) => comp0,
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 5),
      DI(4 downto 0) => B"00000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 5),
      S(4) => ram_empty_i_reg,
      S(3) => \gmux.gm[4].gms.ms_0\,
      S(2) => \gmux.gm[3].gms.ms_0\,
      S(1) => \gmux.gm[2].gms.ms_0\,
      S(0) => \gmux.gm[1].gms.ms_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_compare__parameterized0_3\ is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp0 : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_compare__parameterized0_3\ : entity is "compare";
end \design_1_auto_us_df_9_compare__parameterized0_3\;

architecture STRUCTURE of \design_1_auto_us_df_9_compare__parameterized0_3\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 5),
      CO(4) => comp1,
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 5),
      DI(4 downto 0) => B"00000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 5),
      S(4) => ram_empty_i_reg(0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF88008888"
    )
        port map (
      I0 => E(0),
      I1 => comp1,
      I2 => comp0,
      I3 => ram_empty_i_reg_0,
      I4 => wr_en,
      I5 => \out\,
      O => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_9_dmem is
  port (
    dout_i : out STD_LOGIC_VECTOR ( 96 downto 0 );
    s_aclk : in STD_LOGIC;
    \goreg_dm.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 96 downto 0 );
    \goreg_dm.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end design_1_auto_us_df_9_dmem;

architecture STRUCTURE of design_1_auto_us_df_9_dmem is
  signal NLW_RAM_reg_0_31_0_13_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_14_27_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_28_41_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_42_55_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_56_69_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_70_83_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_84_96_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_RAM_reg_0_31_84_96_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_13 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0_31_0_13 : label is 3104;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0_31_0_13 : label is "inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_31_0_13 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_31_0_13 : label is 13;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_14_27 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_14_27 : label is 3104;
  attribute RTL_RAM_NAME of RAM_reg_0_31_14_27 : label is "inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_14_27 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_14_27 : label is 31;
  attribute ram_offset of RAM_reg_0_31_14_27 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_14_27 : label is 14;
  attribute ram_slice_end of RAM_reg_0_31_14_27 : label is 27;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_28_41 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_28_41 : label is 3104;
  attribute RTL_RAM_NAME of RAM_reg_0_31_28_41 : label is "inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_28_41 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_28_41 : label is 31;
  attribute ram_offset of RAM_reg_0_31_28_41 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_28_41 : label is 28;
  attribute ram_slice_end of RAM_reg_0_31_28_41 : label is 41;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_42_55 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_42_55 : label is 3104;
  attribute RTL_RAM_NAME of RAM_reg_0_31_42_55 : label is "inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_42_55 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_42_55 : label is 31;
  attribute ram_offset of RAM_reg_0_31_42_55 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_42_55 : label is 42;
  attribute ram_slice_end of RAM_reg_0_31_42_55 : label is 55;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_56_69 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_56_69 : label is 3104;
  attribute RTL_RAM_NAME of RAM_reg_0_31_56_69 : label is "inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_56_69 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_56_69 : label is 31;
  attribute ram_offset of RAM_reg_0_31_56_69 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_56_69 : label is 56;
  attribute ram_slice_end of RAM_reg_0_31_56_69 : label is 69;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_70_83 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_70_83 : label is 3104;
  attribute RTL_RAM_NAME of RAM_reg_0_31_70_83 : label is "inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_70_83 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_70_83 : label is 31;
  attribute ram_offset of RAM_reg_0_31_70_83 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_70_83 : label is 70;
  attribute ram_slice_end of RAM_reg_0_31_70_83 : label is 83;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_84_96 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_84_96 : label is 3104;
  attribute RTL_RAM_NAME of RAM_reg_0_31_84_96 : label is "inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_84_96 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_84_96 : label is 31;
  attribute ram_offset of RAM_reg_0_31_84_96 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_84_96 : label is 84;
  attribute ram_slice_end of RAM_reg_0_31_84_96 : label is 96;
begin
RAM_reg_0_31_0_13: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(1 downto 0),
      DIB(1 downto 0) => DI(3 downto 2),
      DIC(1 downto 0) => DI(5 downto 4),
      DID(1 downto 0) => DI(7 downto 6),
      DIE(1 downto 0) => DI(9 downto 8),
      DIF(1 downto 0) => DI(11 downto 10),
      DIG(1 downto 0) => DI(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i(1 downto 0),
      DOB(1 downto 0) => dout_i(3 downto 2),
      DOC(1 downto 0) => dout_i(5 downto 4),
      DOD(1 downto 0) => dout_i(7 downto 6),
      DOE(1 downto 0) => dout_i(9 downto 8),
      DOF(1 downto 0) => dout_i(11 downto 10),
      DOG(1 downto 0) => dout_i(13 downto 12),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_0_13_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \goreg_dm.dout_i_reg[1]\(0)
    );
RAM_reg_0_31_14_27: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(15 downto 14),
      DIB(1 downto 0) => DI(17 downto 16),
      DIC(1 downto 0) => DI(19 downto 18),
      DID(1 downto 0) => DI(21 downto 20),
      DIE(1 downto 0) => DI(23 downto 22),
      DIF(1 downto 0) => DI(25 downto 24),
      DIG(1 downto 0) => DI(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i(15 downto 14),
      DOB(1 downto 0) => dout_i(17 downto 16),
      DOC(1 downto 0) => dout_i(19 downto 18),
      DOD(1 downto 0) => dout_i(21 downto 20),
      DOE(1 downto 0) => dout_i(23 downto 22),
      DOF(1 downto 0) => dout_i(25 downto 24),
      DOG(1 downto 0) => dout_i(27 downto 26),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_14_27_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \goreg_dm.dout_i_reg[1]\(0)
    );
RAM_reg_0_31_28_41: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(29 downto 28),
      DIB(1 downto 0) => DI(31 downto 30),
      DIC(1 downto 0) => DI(33 downto 32),
      DID(1 downto 0) => DI(35 downto 34),
      DIE(1 downto 0) => DI(37 downto 36),
      DIF(1 downto 0) => DI(39 downto 38),
      DIG(1 downto 0) => DI(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i(29 downto 28),
      DOB(1 downto 0) => dout_i(31 downto 30),
      DOC(1 downto 0) => dout_i(33 downto 32),
      DOD(1 downto 0) => dout_i(35 downto 34),
      DOE(1 downto 0) => dout_i(37 downto 36),
      DOF(1 downto 0) => dout_i(39 downto 38),
      DOG(1 downto 0) => dout_i(41 downto 40),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_28_41_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \goreg_dm.dout_i_reg[1]\(0)
    );
RAM_reg_0_31_42_55: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(43 downto 42),
      DIB(1 downto 0) => DI(45 downto 44),
      DIC(1 downto 0) => DI(47 downto 46),
      DID(1 downto 0) => DI(49 downto 48),
      DIE(1 downto 0) => DI(51 downto 50),
      DIF(1 downto 0) => DI(53 downto 52),
      DIG(1 downto 0) => DI(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i(43 downto 42),
      DOB(1 downto 0) => dout_i(45 downto 44),
      DOC(1 downto 0) => dout_i(47 downto 46),
      DOD(1 downto 0) => dout_i(49 downto 48),
      DOE(1 downto 0) => dout_i(51 downto 50),
      DOF(1 downto 0) => dout_i(53 downto 52),
      DOG(1 downto 0) => dout_i(55 downto 54),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_42_55_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \goreg_dm.dout_i_reg[1]\(0)
    );
RAM_reg_0_31_56_69: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(57 downto 56),
      DIB(1 downto 0) => DI(59 downto 58),
      DIC(1 downto 0) => DI(61 downto 60),
      DID(1 downto 0) => DI(63 downto 62),
      DIE(1 downto 0) => DI(65 downto 64),
      DIF(1 downto 0) => DI(67 downto 66),
      DIG(1 downto 0) => DI(69 downto 68),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i(57 downto 56),
      DOB(1 downto 0) => dout_i(59 downto 58),
      DOC(1 downto 0) => dout_i(61 downto 60),
      DOD(1 downto 0) => dout_i(63 downto 62),
      DOE(1 downto 0) => dout_i(65 downto 64),
      DOF(1 downto 0) => dout_i(67 downto 66),
      DOG(1 downto 0) => dout_i(69 downto 68),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_56_69_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \goreg_dm.dout_i_reg[1]\(0)
    );
RAM_reg_0_31_70_83: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(71 downto 70),
      DIB(1 downto 0) => DI(73 downto 72),
      DIC(1 downto 0) => DI(75 downto 74),
      DID(1 downto 0) => DI(77 downto 76),
      DIE(1 downto 0) => DI(79 downto 78),
      DIF(1 downto 0) => DI(81 downto 80),
      DIG(1 downto 0) => DI(83 downto 82),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i(71 downto 70),
      DOB(1 downto 0) => dout_i(73 downto 72),
      DOC(1 downto 0) => dout_i(75 downto 74),
      DOD(1 downto 0) => dout_i(77 downto 76),
      DOE(1 downto 0) => dout_i(79 downto 78),
      DOF(1 downto 0) => dout_i(81 downto 80),
      DOG(1 downto 0) => dout_i(83 downto 82),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_70_83_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \goreg_dm.dout_i_reg[1]\(0)
    );
RAM_reg_0_31_84_96: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(85 downto 84),
      DIB(1 downto 0) => DI(87 downto 86),
      DIC(1 downto 0) => DI(89 downto 88),
      DID(1 downto 0) => DI(91 downto 90),
      DIE(1 downto 0) => DI(93 downto 92),
      DIF(1 downto 0) => DI(95 downto 94),
      DIG(1) => '0',
      DIG(0) => DI(96),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i(85 downto 84),
      DOB(1 downto 0) => dout_i(87 downto 86),
      DOC(1 downto 0) => dout_i(89 downto 88),
      DOD(1 downto 0) => dout_i(91 downto 90),
      DOE(1 downto 0) => dout_i(93 downto 92),
      DOF(1 downto 0) => dout_i(95 downto 94),
      DOG(1) => NLW_RAM_reg_0_31_84_96_DOG_UNCONNECTED(1),
      DOG(0) => dout_i(96),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_84_96_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \goreg_dm.dout_i_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_dmem__parameterized0\ is
  port (
    dout_i : out STD_LOGIC_VECTOR ( 92 downto 0 );
    s_aclk : in STD_LOGIC;
    \goreg_dm.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 92 downto 0 );
    \goreg_dm.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_dmem__parameterized0\ : entity is "dmem";
end \design_1_auto_us_df_9_dmem__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_df_9_dmem__parameterized0\ is
  signal NLW_RAM_reg_0_31_0_13_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_14_27_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_28_41_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_42_55_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_56_69_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_70_83_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_84_92_DOE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_RAM_reg_0_31_84_92_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_84_92_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_84_92_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_13 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0_31_0_13 : label is 2976;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0_31_0_13 : label is "inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_31_0_13 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_31_0_13 : label is 13;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_14_27 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_14_27 : label is 2976;
  attribute RTL_RAM_NAME of RAM_reg_0_31_14_27 : label is "inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_14_27 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_14_27 : label is 31;
  attribute ram_offset of RAM_reg_0_31_14_27 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_14_27 : label is 14;
  attribute ram_slice_end of RAM_reg_0_31_14_27 : label is 27;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_28_41 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_28_41 : label is 2976;
  attribute RTL_RAM_NAME of RAM_reg_0_31_28_41 : label is "inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_28_41 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_28_41 : label is 31;
  attribute ram_offset of RAM_reg_0_31_28_41 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_28_41 : label is 28;
  attribute ram_slice_end of RAM_reg_0_31_28_41 : label is 41;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_42_55 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_42_55 : label is 2976;
  attribute RTL_RAM_NAME of RAM_reg_0_31_42_55 : label is "inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_42_55 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_42_55 : label is 31;
  attribute ram_offset of RAM_reg_0_31_42_55 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_42_55 : label is 42;
  attribute ram_slice_end of RAM_reg_0_31_42_55 : label is 55;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_56_69 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_56_69 : label is 2976;
  attribute RTL_RAM_NAME of RAM_reg_0_31_56_69 : label is "inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_56_69 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_56_69 : label is 31;
  attribute ram_offset of RAM_reg_0_31_56_69 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_56_69 : label is 56;
  attribute ram_slice_end of RAM_reg_0_31_56_69 : label is 69;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_70_83 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_70_83 : label is 2976;
  attribute RTL_RAM_NAME of RAM_reg_0_31_70_83 : label is "inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_70_83 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_70_83 : label is 31;
  attribute ram_offset of RAM_reg_0_31_70_83 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_70_83 : label is 70;
  attribute ram_slice_end of RAM_reg_0_31_70_83 : label is 83;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_84_92 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_84_92 : label is 2976;
  attribute RTL_RAM_NAME of RAM_reg_0_31_84_92 : label is "inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_84_92 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_84_92 : label is 31;
  attribute ram_offset of RAM_reg_0_31_84_92 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_84_92 : label is 84;
  attribute ram_slice_end of RAM_reg_0_31_84_92 : label is 92;
begin
RAM_reg_0_31_0_13: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(1 downto 0),
      DIB(1 downto 0) => DI(3 downto 2),
      DIC(1 downto 0) => DI(5 downto 4),
      DID(1 downto 0) => DI(7 downto 6),
      DIE(1 downto 0) => DI(9 downto 8),
      DIF(1 downto 0) => DI(11 downto 10),
      DIG(1 downto 0) => DI(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i(1 downto 0),
      DOB(1 downto 0) => dout_i(3 downto 2),
      DOC(1 downto 0) => dout_i(5 downto 4),
      DOD(1 downto 0) => dout_i(7 downto 6),
      DOE(1 downto 0) => dout_i(9 downto 8),
      DOF(1 downto 0) => dout_i(11 downto 10),
      DOG(1 downto 0) => dout_i(13 downto 12),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_0_13_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \goreg_dm.dout_i_reg[1]\(0)
    );
RAM_reg_0_31_14_27: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(15 downto 14),
      DIB(1 downto 0) => DI(17 downto 16),
      DIC(1 downto 0) => DI(19 downto 18),
      DID(1 downto 0) => DI(21 downto 20),
      DIE(1 downto 0) => DI(23 downto 22),
      DIF(1 downto 0) => DI(25 downto 24),
      DIG(1 downto 0) => DI(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i(15 downto 14),
      DOB(1 downto 0) => dout_i(17 downto 16),
      DOC(1 downto 0) => dout_i(19 downto 18),
      DOD(1 downto 0) => dout_i(21 downto 20),
      DOE(1 downto 0) => dout_i(23 downto 22),
      DOF(1 downto 0) => dout_i(25 downto 24),
      DOG(1 downto 0) => dout_i(27 downto 26),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_14_27_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \goreg_dm.dout_i_reg[1]\(0)
    );
RAM_reg_0_31_28_41: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(29 downto 28),
      DIB(1 downto 0) => DI(31 downto 30),
      DIC(1 downto 0) => DI(33 downto 32),
      DID(1 downto 0) => DI(35 downto 34),
      DIE(1 downto 0) => DI(37 downto 36),
      DIF(1 downto 0) => DI(39 downto 38),
      DIG(1 downto 0) => DI(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i(29 downto 28),
      DOB(1 downto 0) => dout_i(31 downto 30),
      DOC(1 downto 0) => dout_i(33 downto 32),
      DOD(1 downto 0) => dout_i(35 downto 34),
      DOE(1 downto 0) => dout_i(37 downto 36),
      DOF(1 downto 0) => dout_i(39 downto 38),
      DOG(1 downto 0) => dout_i(41 downto 40),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_28_41_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \goreg_dm.dout_i_reg[1]\(0)
    );
RAM_reg_0_31_42_55: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(43 downto 42),
      DIB(1 downto 0) => DI(45 downto 44),
      DIC(1 downto 0) => DI(47 downto 46),
      DID(1 downto 0) => DI(49 downto 48),
      DIE(1 downto 0) => DI(51 downto 50),
      DIF(1 downto 0) => DI(53 downto 52),
      DIG(1 downto 0) => DI(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i(43 downto 42),
      DOB(1 downto 0) => dout_i(45 downto 44),
      DOC(1 downto 0) => dout_i(47 downto 46),
      DOD(1 downto 0) => dout_i(49 downto 48),
      DOE(1 downto 0) => dout_i(51 downto 50),
      DOF(1 downto 0) => dout_i(53 downto 52),
      DOG(1 downto 0) => dout_i(55 downto 54),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_42_55_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \goreg_dm.dout_i_reg[1]\(0)
    );
RAM_reg_0_31_56_69: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(57 downto 56),
      DIB(1 downto 0) => DI(59 downto 58),
      DIC(1 downto 0) => DI(61 downto 60),
      DID(1 downto 0) => DI(63 downto 62),
      DIE(1 downto 0) => DI(65 downto 64),
      DIF(1 downto 0) => DI(67 downto 66),
      DIG(1 downto 0) => DI(69 downto 68),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i(57 downto 56),
      DOB(1 downto 0) => dout_i(59 downto 58),
      DOC(1 downto 0) => dout_i(61 downto 60),
      DOD(1 downto 0) => dout_i(63 downto 62),
      DOE(1 downto 0) => dout_i(65 downto 64),
      DOF(1 downto 0) => dout_i(67 downto 66),
      DOG(1 downto 0) => dout_i(69 downto 68),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_56_69_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \goreg_dm.dout_i_reg[1]\(0)
    );
RAM_reg_0_31_70_83: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(71 downto 70),
      DIB(1 downto 0) => DI(73 downto 72),
      DIC(1 downto 0) => DI(75 downto 74),
      DID(1 downto 0) => DI(77 downto 76),
      DIE(1 downto 0) => DI(79 downto 78),
      DIF(1 downto 0) => DI(81 downto 80),
      DIG(1 downto 0) => DI(83 downto 82),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i(71 downto 70),
      DOB(1 downto 0) => dout_i(73 downto 72),
      DOC(1 downto 0) => dout_i(75 downto 74),
      DOD(1 downto 0) => dout_i(77 downto 76),
      DOE(1 downto 0) => dout_i(79 downto 78),
      DOF(1 downto 0) => dout_i(81 downto 80),
      DOG(1 downto 0) => dout_i(83 downto 82),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_70_83_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \goreg_dm.dout_i_reg[1]\(0)
    );
RAM_reg_0_31_84_92: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(85 downto 84),
      DIB(1 downto 0) => DI(87 downto 86),
      DIC(1 downto 0) => DI(89 downto 88),
      DID(1 downto 0) => DI(91 downto 90),
      DIE(1) => '0',
      DIE(0) => DI(92),
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i(85 downto 84),
      DOB(1 downto 0) => dout_i(87 downto 86),
      DOC(1 downto 0) => dout_i(89 downto 88),
      DOD(1 downto 0) => dout_i(91 downto 90),
      DOE(1) => NLW_RAM_reg_0_31_84_92_DOE_UNCONNECTED(1),
      DOE(0) => dout_i(92),
      DOF(1 downto 0) => NLW_RAM_reg_0_31_84_92_DOF_UNCONNECTED(1 downto 0),
      DOG(1 downto 0) => NLW_RAM_reg_0_31_84_92_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_84_92_DOH_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \goreg_dm.dout_i_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_dmem__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 27 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dm_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_dmem__parameterized1\ : entity is "dmem";
end \design_1_auto_us_df_9_dmem__parameterized1\;

architecture STRUCTURE of \design_1_auto_us_df_9_dmem__parameterized1\ is
  signal dout_i0 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal NLW_RAM_reg_0_31_0_13_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_14_27_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_13 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0_31_0_13 : label is 928;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0_31_0_13 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_31_0_13 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_31_0_13 : label is 13;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_14_27 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_14_27 : label is 928;
  attribute RTL_RAM_NAME of RAM_reg_0_31_14_27 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_14_27 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_14_27 : label is 31;
  attribute ram_offset of RAM_reg_0_31_14_27 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_14_27 : label is 14;
  attribute ram_slice_end of RAM_reg_0_31_14_27 : label is 27;
begin
RAM_reg_0_31_0_13: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => din(7 downto 6),
      DIE(1 downto 0) => din(9 downto 8),
      DIF(1 downto 0) => din(11 downto 10),
      DIG(1 downto 0) => din(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i0(1 downto 0),
      DOB(1 downto 0) => dout_i0(3 downto 2),
      DOC(1 downto 0) => dout_i0(5 downto 4),
      DOD(1 downto 0) => dout_i0(7 downto 6),
      DOE(1 downto 0) => dout_i0(9 downto 8),
      DOF(1 downto 0) => dout_i0(11 downto 10),
      DOG(1 downto 0) => dout_i0(13 downto 12),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_0_13_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => E(0)
    );
RAM_reg_0_31_14_27: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => din(15 downto 14),
      DIB(1 downto 0) => din(17 downto 16),
      DIC(1 downto 0) => din(19 downto 18),
      DID(1) => din(20),
      DID(0) => '0',
      DIE(1 downto 0) => din(22 downto 21),
      DIF(1 downto 0) => din(24 downto 23),
      DIG(1 downto 0) => din(26 downto 25),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i0(15 downto 14),
      DOB(1 downto 0) => dout_i0(17 downto 16),
      DOC(1 downto 0) => dout_i0(19 downto 18),
      DOD(1 downto 0) => dout_i0(21 downto 20),
      DOE(1 downto 0) => dout_i0(23 downto 22),
      DOF(1 downto 0) => dout_i0(25 downto 24),
      DOG(1 downto 0) => dout_i0(27 downto 26),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_14_27_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => E(0)
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(0),
      Q => D(0),
      R => '0'
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(10),
      Q => D(10),
      R => '0'
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(11),
      Q => D(11),
      R => '0'
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(12),
      Q => D(12),
      R => '0'
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(13),
      Q => D(13),
      R => '0'
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(14),
      Q => D(14),
      R => '0'
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(15),
      Q => D(15),
      R => '0'
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(16),
      Q => D(16),
      R => '0'
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(17),
      Q => D(17),
      R => '0'
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(18),
      Q => D(18),
      R => '0'
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(19),
      Q => D(19),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(1),
      Q => D(1),
      R => '0'
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(20),
      Q => D(20),
      R => '0'
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(21),
      Q => D(21),
      R => '0'
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(22),
      Q => D(22),
      R => '0'
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(23),
      Q => D(23),
      R => '0'
    );
\gpr1.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(24),
      Q => D(24),
      R => '0'
    );
\gpr1.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(25),
      Q => D(25),
      R => '0'
    );
\gpr1.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(26),
      Q => D(26),
      R => '0'
    );
\gpr1.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(27),
      Q => D(27),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(2),
      Q => D(2),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(3),
      Q => D(3),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(4),
      Q => D(4),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(5),
      Q => D(5),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(6),
      Q => D(6),
      R => '0'
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(7),
      Q => D(7),
      R => '0'
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(8),
      Q => D(8),
      R => '0'
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(9),
      Q => D(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_dmem__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    count_d10_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dm_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_dmem__parameterized2\ : entity is "dmem";
end \design_1_auto_us_df_9_dmem__parameterized2\;

architecture STRUCTURE of \design_1_auto_us_df_9_dmem__parameterized2\ is
  signal RAM_reg_0_31_0_13_n_10 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_11 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_13 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_0_13_n_8 : STD_LOGIC;
  signal dout_i0 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal NLW_RAM_reg_0_31_0_13_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_14_20_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_RAM_reg_0_31_14_20_DOE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_14_20_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_14_20_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_14_20_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_13 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0_31_0_13 : label is 672;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0_31_0_13 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_31_0_13 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_31_0_13 : label is 13;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_14_20 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_14_20 : label is 672;
  attribute RTL_RAM_NAME of RAM_reg_0_31_14_20 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_14_20 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_14_20 : label is 31;
  attribute ram_offset of RAM_reg_0_31_14_20 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_14_20 : label is 14;
  attribute ram_slice_end of RAM_reg_0_31_14_20 : label is 20;
begin
RAM_reg_0_31_0_13: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => count_d10_in(4 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => din(7 downto 6),
      DIE(1 downto 0) => din(9 downto 8),
      DIF(1 downto 0) => din(11 downto 10),
      DIG(1 downto 0) => din(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i0(1 downto 0),
      DOB(1 downto 0) => dout_i0(3 downto 2),
      DOC(1) => RAM_reg_0_31_0_13_n_4,
      DOC(0) => dout_i0(4),
      DOD(1 downto 0) => dout_i0(7 downto 6),
      DOE(1) => RAM_reg_0_31_0_13_n_8,
      DOE(0) => dout_i0(8),
      DOF(1) => RAM_reg_0_31_0_13_n_10,
      DOF(0) => RAM_reg_0_31_0_13_n_11,
      DOG(1) => dout_i0(13),
      DOG(0) => RAM_reg_0_31_0_13_n_13,
      DOH(1 downto 0) => NLW_RAM_reg_0_31_0_13_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => EN
    );
RAM_reg_0_31_14_20: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => count_d10_in(4 downto 0),
      DIA(1 downto 0) => din(15 downto 14),
      DIB(1 downto 0) => din(17 downto 16),
      DIC(1 downto 0) => din(19 downto 18),
      DID(1) => '0',
      DID(0) => din(20),
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i0(15 downto 14),
      DOB(1 downto 0) => dout_i0(17 downto 16),
      DOC(1 downto 0) => dout_i0(19 downto 18),
      DOD(1) => NLW_RAM_reg_0_31_14_20_DOD_UNCONNECTED(1),
      DOD(0) => dout_i0(20),
      DOE(1 downto 0) => NLW_RAM_reg_0_31_14_20_DOE_UNCONNECTED(1 downto 0),
      DOF(1 downto 0) => NLW_RAM_reg_0_31_14_20_DOF_UNCONNECTED(1 downto 0),
      DOG(1 downto 0) => NLW_RAM_reg_0_31_14_20_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_14_20_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => EN
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(0),
      Q => D(0),
      R => '0'
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(13),
      Q => D(8),
      R => '0'
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(14),
      Q => D(9),
      R => '0'
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(15),
      Q => D(10),
      R => '0'
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(16),
      Q => D(11),
      R => '0'
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(17),
      Q => D(12),
      R => '0'
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(18),
      Q => D(13),
      R => '0'
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(19),
      Q => D(14),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(1),
      Q => D(1),
      R => '0'
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(20),
      Q => D(15),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(2),
      Q => D(2),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(3),
      Q => D(3),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(4),
      Q => D(4),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(6),
      Q => D(5),
      R => '0'
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(7),
      Q => D(6),
      R => '0'
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(8),
      Q => D(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_dmem__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i[1]_i_3_0\ : in STD_LOGIC;
    \gpr1.dout_i[1]_i_3_1\ : in STD_LOGIC;
    \gpr1.dout_i[1]_i_3_2\ : in STD_LOGIC;
    \gpr1.dout_i[1]_i_3_3\ : in STD_LOGIC;
    \gpr1.dout_i[1]_i_4_0\ : in STD_LOGIC;
    \gpr1.dout_i[1]_i_4_1\ : in STD_LOGIC;
    \gpr1.dout_i[1]_i_4_2\ : in STD_LOGIC;
    \gpr1.dout_i[1]_i_4_3\ : in STD_LOGIC;
    dm_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_dmem__parameterized3\ : entity is "dmem";
end \design_1_auto_us_df_9_dmem__parameterized3\;

architecture STRUCTURE of \design_1_auto_us_df_9_dmem__parameterized3\ is
  signal RAM_reg_0_63_0_3_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_0_3_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_0_3_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_0_3_n_3 : STD_LOGIC;
  signal RAM_reg_128_191_0_3_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_0_3_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_0_3_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_0_3_n_3 : STD_LOGIC;
  signal RAM_reg_192_255_0_3_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_0_3_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_0_3_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_0_3_n_3 : STD_LOGIC;
  signal RAM_reg_256_319_0_3_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_0_3_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_0_3_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_0_3_n_3 : STD_LOGIC;
  signal RAM_reg_320_383_0_3_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_0_3_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_0_3_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_0_3_n_3 : STD_LOGIC;
  signal RAM_reg_384_447_0_3_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_0_3_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_0_3_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_0_3_n_3 : STD_LOGIC;
  signal RAM_reg_448_511_0_3_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_0_3_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_0_3_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_0_3_n_3 : STD_LOGIC;
  signal RAM_reg_64_127_0_3_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_0_3_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_0_3_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_0_3_n_3 : STD_LOGIC;
  signal dout_i0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gpr1.dout_i[0]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_4_n_0\ : STD_LOGIC;
  signal NLW_RAM_reg_0_63_0_3_DOE_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_0_3_DOF_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_0_3_DOG_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_0_3_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_0_3_DOE_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_0_3_DOF_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_0_3_DOG_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_0_3_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_0_3_DOE_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_0_3_DOF_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_0_3_DOG_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_0_3_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_0_3_DOE_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_0_3_DOF_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_0_3_DOG_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_0_3_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_0_3_DOE_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_0_3_DOF_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_0_3_DOG_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_0_3_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_0_3_DOE_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_0_3_DOF_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_0_3_DOG_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_0_3_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_0_3_DOE_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_0_3_DOF_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_0_3_DOG_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_0_3_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_0_3_DOE_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_0_3_DOF_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_0_3_DOG_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_0_3_DOH_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_0_3 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0_63_0_3 : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0_63_0_3 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_63_0_3 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_63_0_3 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0_63_0_3 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_63_0_3 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_63_0_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_0_3 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_128_191_0_3 : label is 2048;
  attribute RTL_RAM_NAME of RAM_reg_128_191_0_3 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_128_191_0_3 : label is 128;
  attribute ram_addr_end of RAM_reg_128_191_0_3 : label is 191;
  attribute ram_offset of RAM_reg_128_191_0_3 : label is 0;
  attribute ram_slice_begin of RAM_reg_128_191_0_3 : label is 0;
  attribute ram_slice_end of RAM_reg_128_191_0_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_0_3 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_192_255_0_3 : label is 2048;
  attribute RTL_RAM_NAME of RAM_reg_192_255_0_3 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_192_255_0_3 : label is 192;
  attribute ram_addr_end of RAM_reg_192_255_0_3 : label is 255;
  attribute ram_offset of RAM_reg_192_255_0_3 : label is 0;
  attribute ram_slice_begin of RAM_reg_192_255_0_3 : label is 0;
  attribute ram_slice_end of RAM_reg_192_255_0_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_0_3 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_256_319_0_3 : label is 2048;
  attribute RTL_RAM_NAME of RAM_reg_256_319_0_3 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_256_319_0_3 : label is 256;
  attribute ram_addr_end of RAM_reg_256_319_0_3 : label is 319;
  attribute ram_offset of RAM_reg_256_319_0_3 : label is 0;
  attribute ram_slice_begin of RAM_reg_256_319_0_3 : label is 0;
  attribute ram_slice_end of RAM_reg_256_319_0_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_0_3 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_320_383_0_3 : label is 2048;
  attribute RTL_RAM_NAME of RAM_reg_320_383_0_3 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_320_383_0_3 : label is 320;
  attribute ram_addr_end of RAM_reg_320_383_0_3 : label is 383;
  attribute ram_offset of RAM_reg_320_383_0_3 : label is 0;
  attribute ram_slice_begin of RAM_reg_320_383_0_3 : label is 0;
  attribute ram_slice_end of RAM_reg_320_383_0_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_0_3 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_384_447_0_3 : label is 2048;
  attribute RTL_RAM_NAME of RAM_reg_384_447_0_3 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_384_447_0_3 : label is 384;
  attribute ram_addr_end of RAM_reg_384_447_0_3 : label is 447;
  attribute ram_offset of RAM_reg_384_447_0_3 : label is 0;
  attribute ram_slice_begin of RAM_reg_384_447_0_3 : label is 0;
  attribute ram_slice_end of RAM_reg_384_447_0_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_0_3 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_448_511_0_3 : label is 2048;
  attribute RTL_RAM_NAME of RAM_reg_448_511_0_3 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_448_511_0_3 : label is 448;
  attribute ram_addr_end of RAM_reg_448_511_0_3 : label is 511;
  attribute ram_offset of RAM_reg_448_511_0_3 : label is 0;
  attribute ram_slice_begin of RAM_reg_448_511_0_3 : label is 0;
  attribute ram_slice_end of RAM_reg_448_511_0_3 : label is 3;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_0_3 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_64_127_0_3 : label is 2048;
  attribute RTL_RAM_NAME of RAM_reg_64_127_0_3 : label is "inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_64_127_0_3 : label is 64;
  attribute ram_addr_end of RAM_reg_64_127_0_3 : label is 127;
  attribute ram_offset of RAM_reg_64_127_0_3 : label is 0;
  attribute ram_slice_begin of RAM_reg_64_127_0_3 : label is 0;
  attribute ram_slice_end of RAM_reg_64_127_0_3 : label is 3;
begin
RAM_reg_0_63_0_3: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRD(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRE(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRF(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRG(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRH(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => '0',
      DID => '0',
      DIE => '0',
      DIF => '0',
      DIG => '0',
      DIH => '0',
      DOA => RAM_reg_0_63_0_3_n_0,
      DOB => RAM_reg_0_63_0_3_n_1,
      DOC => RAM_reg_0_63_0_3_n_2,
      DOD => RAM_reg_0_63_0_3_n_3,
      DOE => NLW_RAM_reg_0_63_0_3_DOE_UNCONNECTED,
      DOF => NLW_RAM_reg_0_63_0_3_DOF_UNCONNECTED,
      DOG => NLW_RAM_reg_0_63_0_3_DOG_UNCONNECTED,
      DOH => NLW_RAM_reg_0_63_0_3_DOH_UNCONNECTED,
      WCLK => clk,
      WE => \gpr1.dout_i[1]_i_3_0\
    );
RAM_reg_128_191_0_3: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRD(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRE(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRF(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRG(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRH(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => '0',
      DID => '0',
      DIE => '0',
      DIF => '0',
      DIG => '0',
      DIH => '0',
      DOA => RAM_reg_128_191_0_3_n_0,
      DOB => RAM_reg_128_191_0_3_n_1,
      DOC => RAM_reg_128_191_0_3_n_2,
      DOD => RAM_reg_128_191_0_3_n_3,
      DOE => NLW_RAM_reg_128_191_0_3_DOE_UNCONNECTED,
      DOF => NLW_RAM_reg_128_191_0_3_DOF_UNCONNECTED,
      DOG => NLW_RAM_reg_128_191_0_3_DOG_UNCONNECTED,
      DOH => NLW_RAM_reg_128_191_0_3_DOH_UNCONNECTED,
      WCLK => clk,
      WE => \gpr1.dout_i[1]_i_3_2\
    );
RAM_reg_192_255_0_3: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRD(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRE(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRF(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRG(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRH(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => '0',
      DID => '0',
      DIE => '0',
      DIF => '0',
      DIG => '0',
      DIH => '0',
      DOA => RAM_reg_192_255_0_3_n_0,
      DOB => RAM_reg_192_255_0_3_n_1,
      DOC => RAM_reg_192_255_0_3_n_2,
      DOD => RAM_reg_192_255_0_3_n_3,
      DOE => NLW_RAM_reg_192_255_0_3_DOE_UNCONNECTED,
      DOF => NLW_RAM_reg_192_255_0_3_DOF_UNCONNECTED,
      DOG => NLW_RAM_reg_192_255_0_3_DOG_UNCONNECTED,
      DOH => NLW_RAM_reg_192_255_0_3_DOH_UNCONNECTED,
      WCLK => clk,
      WE => \gpr1.dout_i[1]_i_3_3\
    );
RAM_reg_256_319_0_3: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRD(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRE(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRF(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRG(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRH(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => '0',
      DID => '0',
      DIE => '0',
      DIF => '0',
      DIG => '0',
      DIH => '0',
      DOA => RAM_reg_256_319_0_3_n_0,
      DOB => RAM_reg_256_319_0_3_n_1,
      DOC => RAM_reg_256_319_0_3_n_2,
      DOD => RAM_reg_256_319_0_3_n_3,
      DOE => NLW_RAM_reg_256_319_0_3_DOE_UNCONNECTED,
      DOF => NLW_RAM_reg_256_319_0_3_DOF_UNCONNECTED,
      DOG => NLW_RAM_reg_256_319_0_3_DOG_UNCONNECTED,
      DOH => NLW_RAM_reg_256_319_0_3_DOH_UNCONNECTED,
      WCLK => clk,
      WE => \gpr1.dout_i[1]_i_4_0\
    );
RAM_reg_320_383_0_3: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRD(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRE(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRF(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRG(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRH(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => '0',
      DID => '0',
      DIE => '0',
      DIF => '0',
      DIG => '0',
      DIH => '0',
      DOA => RAM_reg_320_383_0_3_n_0,
      DOB => RAM_reg_320_383_0_3_n_1,
      DOC => RAM_reg_320_383_0_3_n_2,
      DOD => RAM_reg_320_383_0_3_n_3,
      DOE => NLW_RAM_reg_320_383_0_3_DOE_UNCONNECTED,
      DOF => NLW_RAM_reg_320_383_0_3_DOF_UNCONNECTED,
      DOG => NLW_RAM_reg_320_383_0_3_DOG_UNCONNECTED,
      DOH => NLW_RAM_reg_320_383_0_3_DOH_UNCONNECTED,
      WCLK => clk,
      WE => \gpr1.dout_i[1]_i_4_1\
    );
RAM_reg_384_447_0_3: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRD(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRE(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRF(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRG(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRH(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => '0',
      DID => '0',
      DIE => '0',
      DIF => '0',
      DIG => '0',
      DIH => '0',
      DOA => RAM_reg_384_447_0_3_n_0,
      DOB => RAM_reg_384_447_0_3_n_1,
      DOC => RAM_reg_384_447_0_3_n_2,
      DOD => RAM_reg_384_447_0_3_n_3,
      DOE => NLW_RAM_reg_384_447_0_3_DOE_UNCONNECTED,
      DOF => NLW_RAM_reg_384_447_0_3_DOF_UNCONNECTED,
      DOG => NLW_RAM_reg_384_447_0_3_DOG_UNCONNECTED,
      DOH => NLW_RAM_reg_384_447_0_3_DOH_UNCONNECTED,
      WCLK => clk,
      WE => \gpr1.dout_i[1]_i_4_2\
    );
RAM_reg_448_511_0_3: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRD(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRE(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRF(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRG(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRH(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => '0',
      DID => '0',
      DIE => '0',
      DIF => '0',
      DIG => '0',
      DIH => '0',
      DOA => RAM_reg_448_511_0_3_n_0,
      DOB => RAM_reg_448_511_0_3_n_1,
      DOC => RAM_reg_448_511_0_3_n_2,
      DOD => RAM_reg_448_511_0_3_n_3,
      DOE => NLW_RAM_reg_448_511_0_3_DOE_UNCONNECTED,
      DOF => NLW_RAM_reg_448_511_0_3_DOF_UNCONNECTED,
      DOG => NLW_RAM_reg_448_511_0_3_DOG_UNCONNECTED,
      DOH => NLW_RAM_reg_448_511_0_3_DOH_UNCONNECTED,
      WCLK => clk,
      WE => \gpr1.dout_i[1]_i_4_3\
    );
RAM_reg_64_127_0_3: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRB(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRC(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRD(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRE(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRF(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRG(5 downto 0) => \gpr1.dout_i_reg[1]_0\(5 downto 0),
      ADDRH(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => '0',
      DID => '0',
      DIE => '0',
      DIF => '0',
      DIG => '0',
      DIH => '0',
      DOA => RAM_reg_64_127_0_3_n_0,
      DOB => RAM_reg_64_127_0_3_n_1,
      DOC => RAM_reg_64_127_0_3_n_2,
      DOD => RAM_reg_64_127_0_3_n_3,
      DOE => NLW_RAM_reg_64_127_0_3_DOE_UNCONNECTED,
      DOF => NLW_RAM_reg_64_127_0_3_DOF_UNCONNECTED,
      DOG => NLW_RAM_reg_64_127_0_3_DOG_UNCONNECTED,
      DOH => NLW_RAM_reg_64_127_0_3_DOH_UNCONNECTED,
      WCLK => clk,
      WE => \gpr1.dout_i[1]_i_3_1\
    );
\gpr1.dout_i[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_0_3_n_0,
      I1 => RAM_reg_128_191_0_3_n_0,
      I2 => \gpr1.dout_i_reg[1]_0\(7),
      I3 => RAM_reg_64_127_0_3_n_0,
      I4 => \gpr1.dout_i_reg[1]_0\(6),
      I5 => RAM_reg_0_63_0_3_n_0,
      O => \gpr1.dout_i[0]_i_2_n_0\
    );
\gpr1.dout_i[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_0_3_n_0,
      I1 => RAM_reg_384_447_0_3_n_0,
      I2 => \gpr1.dout_i_reg[1]_0\(7),
      I3 => RAM_reg_320_383_0_3_n_0,
      I4 => \gpr1.dout_i_reg[1]_0\(6),
      I5 => RAM_reg_256_319_0_3_n_0,
      O => \gpr1.dout_i[0]_i_3_n_0\
    );
\gpr1.dout_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_0_3_n_1,
      I1 => RAM_reg_128_191_0_3_n_1,
      I2 => \gpr1.dout_i_reg[1]_0\(7),
      I3 => RAM_reg_64_127_0_3_n_1,
      I4 => \gpr1.dout_i_reg[1]_0\(6),
      I5 => RAM_reg_0_63_0_3_n_1,
      O => \gpr1.dout_i[1]_i_3_n_0\
    );
\gpr1.dout_i[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_0_3_n_1,
      I1 => RAM_reg_384_447_0_3_n_1,
      I2 => \gpr1.dout_i_reg[1]_0\(7),
      I3 => RAM_reg_320_383_0_3_n_1,
      I4 => \gpr1.dout_i_reg[1]_0\(6),
      I5 => RAM_reg_256_319_0_3_n_1,
      O => \gpr1.dout_i[1]_i_4_n_0\
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(0),
      Q => D(0),
      R => '0'
    );
\gpr1.dout_i_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[0]_i_2_n_0\,
      I1 => \gpr1.dout_i[0]_i_3_n_0\,
      O => dout_i0(0),
      S => \gpr1.dout_i_reg[1]_0\(8)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => dout_i0(1),
      Q => D(1),
      R => '0'
    );
\gpr1.dout_i_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[1]_i_3_n_0\,
      I1 => \gpr1.dout_i[1]_i_4_n_0\,
      O => dout_i0(1),
      S => \gpr1.dout_i_reg[1]_0\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_9_rd_bin_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    \gc0.count_d1_reg[4]_1\ : in STD_LOGIC
  );
end design_1_auto_us_df_9_rd_bin_cntr;

architecture STRUCTURE of design_1_auto_us_df_9_rd_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair51";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => plusOp(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(0),
      Q => \gc0.count_d1_reg[4]_0\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(1),
      Q => \gc0.count_d1_reg[4]_0\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(2),
      Q => \gc0.count_d1_reg[4]_0\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(3),
      Q => \gc0.count_d1_reg[4]_0\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(4),
      Q => \gc0.count_d1_reg[4]_0\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => plusOp(0),
      PRE => \gc0.count_d1_reg[4]_1\,
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => plusOp(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => plusOp(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => plusOp(3),
      Q => \^q\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => plusOp(4),
      Q => \^q\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_9_rd_bin_cntr_20 is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    \gc0.count_d1_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_us_df_9_rd_bin_cntr_20 : entity is "rd_bin_cntr";
end design_1_auto_us_df_9_rd_bin_cntr_20;

architecture STRUCTURE of design_1_auto_us_df_9_rd_bin_cntr_20 is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair0";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => plusOp(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(0),
      Q => \gc0.count_d1_reg[4]_0\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(1),
      Q => \gc0.count_d1_reg[4]_0\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(2),
      Q => \gc0.count_d1_reg[4]_0\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(3),
      Q => \gc0.count_d1_reg[4]_0\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(4),
      Q => \gc0.count_d1_reg[4]_0\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => plusOp(0),
      PRE => \gc0.count_d1_reg[4]_1\,
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => plusOp(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => plusOp(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => plusOp(3),
      Q => \^q\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => plusOp(4),
      Q => \^q\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_rd_bin_cntr__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    srst_full_ff_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_rd_bin_cntr__parameterized0\ : entity is "rd_bin_cntr";
end \design_1_auto_us_df_9_rd_bin_cntr__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_df_9_rd_bin_cntr__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair8";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => plusOp(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(0),
      Q => \gc0.count_d1_reg[4]_0\(0),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(1),
      Q => \gc0.count_d1_reg[4]_0\(1),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(2),
      Q => \gc0.count_d1_reg[4]_0\(2),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(3),
      Q => \gc0.count_d1_reg[4]_0\(3),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(4),
      Q => \gc0.count_d1_reg[4]_0\(4),
      R => srst_full_ff_i
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      Q => \^q\(0),
      S => srst_full_ff_i
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(1),
      Q => \^q\(1),
      R => srst_full_ff_i
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(2),
      Q => \^q\(2),
      R => srst_full_ff_i
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(3),
      Q => \^q\(3),
      R => srst_full_ff_i
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(4),
      Q => \^q\(4),
      R => srst_full_ff_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_rd_bin_cntr__parameterized0_15\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    srst_full_ff_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_rd_bin_cntr__parameterized0_15\ : entity is "rd_bin_cntr";
end \design_1_auto_us_df_9_rd_bin_cntr__parameterized0_15\;

architecture STRUCTURE of \design_1_auto_us_df_9_rd_bin_cntr__parameterized0_15\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair4";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => plusOp(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(0),
      Q => \gc0.count_d1_reg[4]_0\(0),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(1),
      Q => \gc0.count_d1_reg[4]_0\(1),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(2),
      Q => \gc0.count_d1_reg[4]_0\(2),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(3),
      Q => \gc0.count_d1_reg[4]_0\(3),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(4),
      Q => \gc0.count_d1_reg[4]_0\(4),
      R => srst_full_ff_i
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      Q => \^q\(0),
      S => srst_full_ff_i
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(1),
      Q => \^q\(1),
      R => srst_full_ff_i
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(2),
      Q => \^q\(2),
      R => srst_full_ff_i
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(3),
      Q => \^q\(3),
      R => srst_full_ff_i
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(4),
      Q => \^q\(4),
      R => srst_full_ff_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_rd_bin_cntr__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[0]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[2]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[6]_0\ : out STD_LOGIC;
    \gmux.gm[3].gms.ms\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmux.gm[3].gms.ms_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    srst_full_ff_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_rd_bin_cntr__parameterized1\ : entity is "rd_bin_cntr";
end \design_1_auto_us_df_9_rd_bin_cntr__parameterized1\;

architecture STRUCTURE of \design_1_auto_us_df_9_rd_bin_cntr__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gc0.count_d1_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1\ : label is "soft_lutpair13";
begin
  Q(0) <= \^q\(0);
  \gc0.count_d1_reg[8]_0\(8 downto 0) <= \^gc0.count_d1_reg[8]_0\(8 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(2),
      I3 => rd_pntr_plus1(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(3),
      I4 => rd_pntr_plus1(4),
      O => plusOp(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(2),
      I4 => rd_pntr_plus1(4),
      I5 => rd_pntr_plus1(5),
      O => plusOp(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => rd_pntr_plus1(6),
      O => plusOp(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => rd_pntr_plus1(6),
      I2 => rd_pntr_plus1(7),
      O => plusOp(7)
    );
\gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => \gc0.count[8]_i_2_n_0\,
      I2 => rd_pntr_plus1(7),
      I3 => \^q\(0),
      O => plusOp(8)
    );
\gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rd_pntr_plus1(5),
      I1 => rd_pntr_plus1(3),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(0),
      I4 => rd_pntr_plus1(2),
      I5 => rd_pntr_plus1(4),
      O => \gc0.count[8]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \^gc0.count_d1_reg[8]_0\(0),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \^gc0.count_d1_reg[8]_0\(1),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \^gc0.count_d1_reg[8]_0\(2),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \^gc0.count_d1_reg[8]_0\(3),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \^gc0.count_d1_reg[8]_0\(4),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \^gc0.count_d1_reg[8]_0\(5),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(6),
      Q => \^gc0.count_d1_reg[8]_0\(6),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(7),
      Q => \^gc0.count_d1_reg[8]_0\(7),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(0),
      Q => \^gc0.count_d1_reg[8]_0\(8),
      R => srst_full_ff_i
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      Q => rd_pntr_plus1(0),
      S => srst_full_ff_i
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(1),
      Q => rd_pntr_plus1(1),
      R => srst_full_ff_i
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(2),
      Q => rd_pntr_plus1(2),
      R => srst_full_ff_i
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(3),
      Q => rd_pntr_plus1(3),
      R => srst_full_ff_i
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(4),
      Q => rd_pntr_plus1(4),
      R => srst_full_ff_i
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(5),
      Q => rd_pntr_plus1(5),
      R => srst_full_ff_i
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(6),
      Q => rd_pntr_plus1(6),
      R => srst_full_ff_i
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(7),
      Q => rd_pntr_plus1(7),
      R => srst_full_ff_i
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(8),
      Q => \^q\(0),
      R => srst_full_ff_i
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(0),
      I1 => \gmux.gm[3].gms.ms\(0),
      I2 => \^gc0.count_d1_reg[8]_0\(1),
      I3 => \gmux.gm[3].gms.ms\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => \gmux.gm[3].gms.ms\(0),
      I2 => rd_pntr_plus1(1),
      I3 => \gmux.gm[3].gms.ms\(1),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(0),
      I1 => \gmux.gm[3].gms.ms_0\(0),
      I2 => \^gc0.count_d1_reg[8]_0\(1),
      I3 => \gmux.gm[3].gms.ms_0\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(0),
      I1 => \gmux.gm[3].gms.ms\(0),
      I2 => \^gc0.count_d1_reg[8]_0\(1),
      I3 => \gmux.gm[3].gms.ms\(1),
      O => \gc0.count_d1_reg[0]_0\
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(2),
      I1 => \gmux.gm[3].gms.ms\(2),
      I2 => \^gc0.count_d1_reg[8]_0\(3),
      I3 => \gmux.gm[3].gms.ms\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => \gmux.gm[3].gms.ms\(2),
      I2 => rd_pntr_plus1(3),
      I3 => \gmux.gm[3].gms.ms\(3),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(2),
      I1 => \gmux.gm[3].gms.ms_0\(2),
      I2 => \^gc0.count_d1_reg[8]_0\(3),
      I3 => \gmux.gm[3].gms.ms_0\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(2),
      I1 => \gmux.gm[3].gms.ms\(2),
      I2 => \^gc0.count_d1_reg[8]_0\(3),
      I3 => \gmux.gm[3].gms.ms\(3),
      O => \gc0.count_d1_reg[2]_0\
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(4),
      I1 => \gmux.gm[3].gms.ms\(4),
      I2 => \^gc0.count_d1_reg[8]_0\(5),
      I3 => \gmux.gm[3].gms.ms\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(4),
      I1 => \gmux.gm[3].gms.ms\(4),
      I2 => rd_pntr_plus1(5),
      I3 => \gmux.gm[3].gms.ms\(5),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(4),
      I1 => \gmux.gm[3].gms.ms_0\(4),
      I2 => \^gc0.count_d1_reg[8]_0\(5),
      I3 => \gmux.gm[3].gms.ms_0\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(4),
      I1 => \gmux.gm[3].gms.ms\(4),
      I2 => \^gc0.count_d1_reg[8]_0\(5),
      I3 => \gmux.gm[3].gms.ms\(5),
      O => \gc0.count_d1_reg[4]_0\
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(6),
      I1 => \gmux.gm[3].gms.ms\(6),
      I2 => \^gc0.count_d1_reg[8]_0\(7),
      I3 => \gmux.gm[3].gms.ms\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => \gmux.gm[3].gms.ms\(6),
      I2 => rd_pntr_plus1(7),
      I3 => \gmux.gm[3].gms.ms\(7),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(6),
      I1 => \gmux.gm[3].gms.ms_0\(6),
      I2 => \^gc0.count_d1_reg[8]_0\(7),
      I3 => \gmux.gm[3].gms.ms_0\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(6),
      I1 => \gmux.gm[3].gms.ms\(6),
      I2 => \^gc0.count_d1_reg[8]_0\(7),
      I3 => \gmux.gm[3].gms.ms\(7),
      O => \gc0.count_d1_reg[6]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_9_rd_fwft is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    \gpregsm2.curr_fwft_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    \gpregsm2.user_valid_reg_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC
  );
end design_1_auto_us_df_9_rd_fwft;

architecture STRUCTURE of design_1_auto_us_df_9_rd_fwft is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_d1 : STD_LOGIC;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm2.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm2.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm2.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm2.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm2.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm2.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm2.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm2.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm2.user_valid_reg\ : label is "no";
begin
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB1000"
    )
        port map (
      I0 => m_axi_awready,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \out\,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm2.user_valid_reg_0\,
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm2.user_valid_reg_0\,
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECCFFCF22000000"
    )
        port map (
      I0 => m_axi_awready,
      I1 => curr_fwft_state(0),
      I2 => empty_d1,
      I3 => \out\,
      I4 => curr_fwft_state(1),
      I5 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm2.user_valid_reg_0\,
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECCFFCF22000000"
    )
        port map (
      I0 => m_axi_awready,
      I1 => curr_fwft_state(0),
      I2 => empty_d1,
      I3 => \out\,
      I4 => curr_fwft_state(1),
      I5 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => \gpregsm2.user_valid_reg_0\,
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm2.user_valid_reg_0\,
      Q => empty_fwft_i
    );
\gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0051"
    )
        port map (
      I0 => \out\,
      I1 => curr_fwft_state(1),
      I2 => m_axi_awready,
      I3 => curr_fwft_state(0),
      O => E(0)
    );
\goreg_dm.dout_i[96]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004540"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => m_axi_awready,
      I2 => curr_fwft_state(1),
      I3 => empty_d1,
      I4 => \out\,
      I5 => \gpregsm2.user_valid_reg_0\,
      O => \gpregsm2.curr_fwft_state_reg[0]_0\(0)
    );
\gprege2.empty_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      PRE => \gpregsm2.user_valid_reg_0\,
      Q => empty_d1
    );
\gpregsm2.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1151"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => \out\,
      I2 => curr_fwft_state(1),
      I3 => m_axi_awready,
      O => next_fwft_state(1)
    );
\gpregsm2.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \gpregsm2.user_valid_reg_0\,
      D => '0',
      Q => curr_fwft_state(0)
    );
\gpregsm2.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \gpregsm2.user_valid_reg_0\,
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm2.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \gpregsm2.user_valid_reg_0\,
      D => next_fwft_state(1),
      Q => user_valid
    );
m_axi_awvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => m_axi_awvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_9_rd_fwft_18 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    \gpregsm2.curr_fwft_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    \gpregsm2.user_valid_reg_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_us_df_9_rd_fwft_18 : entity is "rd_fwft";
end design_1_auto_us_df_9_rd_fwft_18;

architecture STRUCTURE of design_1_auto_us_df_9_rd_fwft_18 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_d1 : STD_LOGIC;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm2.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm2.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm2.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm2.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm2.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm2.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm2.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm2.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm2.user_valid_reg\ : label is "no";
begin
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB1000"
    )
        port map (
      I0 => m_axi_arready,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \out\,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm2.user_valid_reg_0\,
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm2.user_valid_reg_0\,
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECCFFCF22000000"
    )
        port map (
      I0 => m_axi_arready,
      I1 => curr_fwft_state(0),
      I2 => empty_d1,
      I3 => \out\,
      I4 => curr_fwft_state(1),
      I5 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm2.user_valid_reg_0\,
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECCFFCF22000000"
    )
        port map (
      I0 => m_axi_arready,
      I1 => curr_fwft_state(0),
      I2 => empty_d1,
      I3 => \out\,
      I4 => curr_fwft_state(1),
      I5 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => \gpregsm2.user_valid_reg_0\,
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm2.user_valid_reg_0\,
      Q => empty_fwft_i
    );
\gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0051"
    )
        port map (
      I0 => \out\,
      I1 => curr_fwft_state(1),
      I2 => m_axi_arready,
      I3 => curr_fwft_state(0),
      O => E(0)
    );
\goreg_dm.dout_i[92]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004540"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => m_axi_arready,
      I2 => curr_fwft_state(1),
      I3 => empty_d1,
      I4 => \out\,
      I5 => \gpregsm2.user_valid_reg_0\,
      O => \gpregsm2.curr_fwft_state_reg[0]_0\(0)
    );
\gprege2.empty_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      PRE => \gpregsm2.user_valid_reg_0\,
      Q => empty_d1
    );
\gpregsm2.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1151"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => \out\,
      I2 => curr_fwft_state(1),
      I3 => m_axi_arready,
      O => next_fwft_state(1)
    );
\gpregsm2.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \gpregsm2.user_valid_reg_0\,
      D => '0',
      Q => curr_fwft_state(0)
    );
\gpregsm2.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \gpregsm2.user_valid_reg_0\,
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm2.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \gpregsm2.user_valid_reg_0\,
      D => next_fwft_state(1),
      Q => user_valid
    );
m_axi_arvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => m_axi_arvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_rd_fwft__parameterized0\ is
  port (
    empty : out STD_LOGIC;
    dm_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst_full_ff_i : in STD_LOGIC;
    clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \goreg_dm.dout_i_reg[1]\ : in STD_LOGIC;
    srst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_rd_fwft__parameterized0\ : entity is "rd_fwft";
end \design_1_auto_us_df_9_rd_fwft__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_df_9_rd_fwft__parameterized0\ is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal \aempty_fwft_i0__1\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \empty_fwft_i0__1\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \out\,
      I4 => aempty_fwft_fb_i,
      O => \aempty_fwft_i0__1\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \aempty_fwft_i0__1\,
      Q => aempty_fwft_fb_i,
      S => srst_full_ff_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \aempty_fwft_i0__1\,
      Q => aempty_fwft_i,
      S => srst_full_ff_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => \empty_fwft_i0__1\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_fb_i,
      S => srst_full_ff_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => srst_full_ff_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_i,
      S => srst_full_ff_i
    );
\gc0.count_d1[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \out\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => ram_empty_fb_i_reg(0)
    );
\goreg_dm.dout_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B0"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \goreg_dm.dout_i_reg[1]\,
      I4 => srst,
      O => E(0)
    );
\gpr1.dout_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004555"
    )
        port map (
      I0 => \out\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => \goreg_dm.dout_i_reg[1]\,
      I5 => srst,
      O => dm_rd_en
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => srst_full_ff_i
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => srst_full_ff_i
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => srst_full_ff_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_rd_fwft__parameterized0_13\ is
  port (
    empty : out STD_LOGIC;
    dm_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst_full_ff_i : in STD_LOGIC;
    clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \goreg_dm.dout_i_reg[27]\ : in STD_LOGIC;
    srst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_rd_fwft__parameterized0_13\ : entity is "rd_fwft";
end \design_1_auto_us_df_9_rd_fwft__parameterized0_13\;

architecture STRUCTURE of \design_1_auto_us_df_9_rd_fwft__parameterized0_13\ is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal \aempty_fwft_i0__1\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \empty_fwft_i0__1\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \out\,
      I4 => aempty_fwft_fb_i,
      O => \aempty_fwft_i0__1\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \aempty_fwft_i0__1\,
      Q => aempty_fwft_fb_i,
      S => srst_full_ff_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \aempty_fwft_i0__1\,
      Q => aempty_fwft_i,
      S => srst_full_ff_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => \empty_fwft_i0__1\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_fb_i,
      S => srst_full_ff_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => srst_full_ff_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_i,
      S => srst_full_ff_i
    );
\gc0.count_d1[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \out\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => ram_empty_fb_i_reg(0)
    );
\goreg_dm.dout_i[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B0"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \goreg_dm.dout_i_reg[27]\,
      I4 => srst,
      O => E(0)
    );
\gpr1.dout_i[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004555"
    )
        port map (
      I0 => \out\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => \goreg_dm.dout_i_reg[27]\,
      I5 => srst,
      O => dm_rd_en
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => srst_full_ff_i
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => srst_full_ff_i
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => srst_full_ff_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_rd_fwft__parameterized0_6\ is
  port (
    empty : out STD_LOGIC;
    dm_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst_full_ff_i : in STD_LOGIC;
    clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \goreg_dm.dout_i_reg[20]\ : in STD_LOGIC;
    srst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_rd_fwft__parameterized0_6\ : entity is "rd_fwft";
end \design_1_auto_us_df_9_rd_fwft__parameterized0_6\;

architecture STRUCTURE of \design_1_auto_us_df_9_rd_fwft__parameterized0_6\ is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal \aempty_fwft_i0__1\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \empty_fwft_i0__1\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \out\,
      I4 => aempty_fwft_fb_i,
      O => \aempty_fwft_i0__1\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \aempty_fwft_i0__1\,
      Q => aempty_fwft_fb_i,
      S => srst_full_ff_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \aempty_fwft_i0__1\,
      Q => aempty_fwft_i,
      S => srst_full_ff_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => \empty_fwft_i0__1\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_fb_i,
      S => srst_full_ff_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => srst_full_ff_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_i,
      S => srst_full_ff_i
    );
\gc0.count_d1[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \out\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => ram_empty_fb_i_reg(0)
    );
\goreg_dm.dout_i[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B0"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \goreg_dm.dout_i_reg[20]\,
      I4 => srst,
      O => E(0)
    );
\gpr1.dout_i[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004555"
    )
        port map (
      I0 => \out\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => \goreg_dm.dout_i_reg[20]\,
      I5 => srst,
      O => dm_rd_en
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => srst_full_ff_i
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => srst_full_ff_i
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => srst_full_ff_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_9_rd_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    ram_empty_i_reg_1 : in STD_LOGIC
  );
end design_1_auto_us_df_9_rd_status_flags_ss;

architecture STRUCTURE of design_1_auto_us_df_9_rd_status_flags_ss is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_i_reg_1,
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_i_reg_1,
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_9_rd_status_flags_ss_19 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    ram_empty_i_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_us_df_9_rd_status_flags_ss_19 : entity is "rd_status_flags_ss";
end design_1_auto_us_df_9_rd_status_flags_ss_19;

architecture STRUCTURE of design_1_auto_us_df_9_rd_status_flags_ss_19 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_i_reg_1,
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_i_reg_1,
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_rd_status_flags_ss__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_rd_status_flags_ss__parameterized0\ : entity is "rd_status_flags_ss";
end \design_1_auto_us_df_9_rd_status_flags_ss__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_df_9_rd_status_flags_ss__parameterized0\ is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_i_reg_0,
      Q => ram_empty_fb_i,
      S => srst_full_ff_i
    );
ram_empty_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_i_reg_0,
      Q => ram_empty_i,
      S => srst_full_ff_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_rd_status_flags_ss__parameterized0_14\ is
  port (
    \out\ : out STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_rd_status_flags_ss__parameterized0_14\ : entity is "rd_status_flags_ss";
end \design_1_auto_us_df_9_rd_status_flags_ss__parameterized0_14\;

architecture STRUCTURE of \design_1_auto_us_df_9_rd_status_flags_ss__parameterized0_14\ is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_i_reg_0,
      Q => ram_empty_fb_i,
      S => srst_full_ff_i
    );
ram_empty_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_i_reg_0,
      Q => ram_empty_i,
      S => srst_full_ff_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_9_wr_bin_cntr is
  port (
    ram_full_comb : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    ram_empty_fb_i_i_3_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_i_2_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gcc0.gc0.count_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_auto_us_df_9_wr_bin_cntr;

architecture STRUCTURE of design_1_auto_us_df_9_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\ : STD_LOGIC;
  signal \gwss.wsts/comp0\ : STD_LOGIC;
  signal \gwss.wsts/comp1\ : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_3_n_0 : STD_LOGIC;
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_2 : label is "soft_lutpair53";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_pntr_plus1(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_pntr_plus1(0),
      I1 => wr_pntr_plus1(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_pntr_plus1(0),
      I1 => wr_pntr_plus1(1),
      I2 => wr_pntr_plus1(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_pntr_plus1(1),
      I1 => wr_pntr_plus1(0),
      I2 => wr_pntr_plus1(2),
      I3 => wr_pntr_plus1(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus1(2),
      I1 => wr_pntr_plus1(0),
      I2 => wr_pntr_plus1(1),
      I3 => wr_pntr_plus1(3),
      I4 => wr_pntr_plus1(4),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gcc0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => wr_pntr_plus1(0),
      Q => \^q\(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gcc0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => wr_pntr_plus1(1),
      Q => \^q\(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gcc0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => wr_pntr_plus1(2),
      Q => \^q\(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gcc0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => wr_pntr_plus1(3),
      Q => \^q\(3)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gcc0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => wr_pntr_plus1(4),
      Q => \^q\(4)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => \gcc0.gc0.count_reg[4]_0\(0),
      D => \plusOp__0\(0),
      PRE => AR(0),
      Q => wr_pntr_plus1(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gcc0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => \plusOp__0\(1),
      Q => wr_pntr_plus1(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gcc0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => \plusOp__0\(2),
      Q => wr_pntr_plus1(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gcc0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => \plusOp__0\(3),
      Q => wr_pntr_plus1(3)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gcc0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => \plusOp__0\(4),
      Q => wr_pntr_plus1(4)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF88008888"
    )
        port map (
      I0 => E(0),
      I1 => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\,
      I2 => \gwss.wsts/comp0\,
      I3 => \out\,
      I4 => s_axi_awvalid,
      I5 => ram_empty_i_reg,
      O => ram_full_fb_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_fb_i_i_2_0(1),
      I2 => \^q\(0),
      I3 => ram_empty_fb_i_i_2_0(0),
      I4 => ram_empty_fb_i_i_4_n_0,
      O => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_fb_i_i_3_0(1),
      I2 => \^q\(0),
      I3 => ram_empty_fb_i_i_3_0(0),
      I4 => ram_empty_fb_i_i_5_n_0,
      O => \gwss.wsts/comp0\
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_empty_fb_i_i_2_0(3),
      I2 => \^q\(2),
      I3 => ram_empty_fb_i_i_2_0(2),
      I4 => ram_empty_fb_i_i_2_0(4),
      I5 => \^q\(4),
      O => ram_empty_fb_i_i_4_n_0
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_empty_fb_i_i_3_0(3),
      I2 => \^q\(2),
      I3 => ram_empty_fb_i_i_3_0(2),
      I4 => ram_empty_fb_i_i_3_0(4),
      I5 => \^q\(4),
      O => ram_empty_fb_i_i_5_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000FFF08080808"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => \gwss.wsts/comp1\,
      I2 => E(0),
      I3 => \gwss.wsts/comp0\,
      I4 => ram_full_fb_i_reg_0,
      I5 => \out\,
      O => ram_full_comb
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => wr_pntr_plus1(1),
      I1 => ram_empty_fb_i_i_3_0(1),
      I2 => wr_pntr_plus1(0),
      I3 => ram_empty_fb_i_i_3_0(0),
      I4 => ram_full_fb_i_i_3_n_0,
      O => \gwss.wsts/comp1\
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus1(3),
      I1 => ram_empty_fb_i_i_3_0(3),
      I2 => wr_pntr_plus1(2),
      I3 => ram_empty_fb_i_i_3_0(2),
      I4 => ram_empty_fb_i_i_3_0(4),
      I5 => wr_pntr_plus1(4),
      O => ram_full_fb_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_9_wr_bin_cntr_17 is
  port (
    ram_full_comb : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    ram_empty_fb_i_i_3_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_i_2_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gcc0.gc0.count_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_us_df_9_wr_bin_cntr_17 : entity is "wr_bin_cntr";
end design_1_auto_us_df_9_wr_bin_cntr_17;

architecture STRUCTURE of design_1_auto_us_df_9_wr_bin_cntr_17 is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\ : STD_LOGIC;
  signal \gwss.wsts/comp1\ : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_3_n_0 : STD_LOGIC;
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_2 : label is "soft_lutpair2";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_pntr_plus1(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_pntr_plus1(0),
      I1 => wr_pntr_plus1(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_pntr_plus1(0),
      I1 => wr_pntr_plus1(1),
      I2 => wr_pntr_plus1(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_pntr_plus1(1),
      I1 => wr_pntr_plus1(0),
      I2 => wr_pntr_plus1(2),
      I3 => wr_pntr_plus1(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus1(2),
      I1 => wr_pntr_plus1(0),
      I2 => wr_pntr_plus1(1),
      I3 => wr_pntr_plus1(3),
      I4 => wr_pntr_plus1(4),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gcc0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => wr_pntr_plus1(0),
      Q => \^q\(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gcc0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => wr_pntr_plus1(1),
      Q => \^q\(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gcc0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => wr_pntr_plus1(2),
      Q => \^q\(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gcc0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => wr_pntr_plus1(3),
      Q => \^q\(3)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gcc0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => wr_pntr_plus1(4),
      Q => \^q\(4)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => \gcc0.gc0.count_reg[4]_0\(0),
      D => \plusOp__0\(0),
      PRE => AR(0),
      Q => wr_pntr_plus1(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gcc0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => \plusOp__0\(1),
      Q => wr_pntr_plus1(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gcc0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => \plusOp__0\(2),
      Q => wr_pntr_plus1(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gcc0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => \plusOp__0\(3),
      Q => wr_pntr_plus1(3)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gcc0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => \plusOp__0\(4),
      Q => wr_pntr_plus1(4)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF88008888"
    )
        port map (
      I0 => E(0),
      I1 => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\,
      I2 => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0\,
      I3 => \out\,
      I4 => s_axi_arvalid,
      I5 => ram_empty_i_reg,
      O => ram_full_fb_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_fb_i_i_2_0(1),
      I2 => \^q\(0),
      I3 => ram_empty_fb_i_i_2_0(0),
      I4 => ram_empty_fb_i_i_4_n_0,
      O => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_fb_i_i_3_0(1),
      I2 => \^q\(0),
      I3 => ram_empty_fb_i_i_3_0(0),
      I4 => ram_empty_fb_i_i_5_n_0,
      O => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0\
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_empty_fb_i_i_2_0(3),
      I2 => \^q\(2),
      I3 => ram_empty_fb_i_i_2_0(2),
      I4 => ram_empty_fb_i_i_2_0(4),
      I5 => \^q\(4),
      O => ram_empty_fb_i_i_4_n_0
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_empty_fb_i_i_3_0(3),
      I2 => \^q\(2),
      I3 => ram_empty_fb_i_i_3_0(2),
      I4 => ram_empty_fb_i_i_3_0(4),
      I5 => \^q\(4),
      O => ram_empty_fb_i_i_5_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000FFF08080808"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \gwss.wsts/comp1\,
      I2 => E(0),
      I3 => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0\,
      I4 => ram_full_fb_i_reg_0,
      I5 => \out\,
      O => ram_full_comb
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => wr_pntr_plus1(1),
      I1 => ram_empty_fb_i_i_3_0(1),
      I2 => wr_pntr_plus1(0),
      I3 => ram_empty_fb_i_i_3_0(0),
      I4 => ram_full_fb_i_i_3_n_0,
      O => \gwss.wsts/comp1\
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus1(3),
      I1 => ram_empty_fb_i_i_3_0(3),
      I2 => wr_pntr_plus1(2),
      I3 => ram_empty_fb_i_i_3_0(2),
      I4 => ram_empty_fb_i_i_3_0(4),
      I5 => wr_pntr_plus1(4),
      O => ram_full_fb_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_wr_bin_cntr__parameterized0\ is
  port (
    ram_full_comb : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_en : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    ram_full_fb_i_i_3_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_i_2_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    srst_full_ff_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_wr_bin_cntr__parameterized0\ : entity is "wr_bin_cntr";
end \design_1_auto_us_df_9_wr_bin_cntr__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_df_9_wr_bin_cntr__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\ : STD_LOGIC;
  signal \gwss.wsts/comp0\ : STD_LOGIC;
  signal \gwss.wsts/comp1\ : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_empty_fb_i_i_3_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_5_n_0 : STD_LOGIC;
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_2 : label is "soft_lutpair10";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_pntr_plus1(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_pntr_plus1(0),
      I1 => wr_pntr_plus1(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_pntr_plus1(0),
      I1 => wr_pntr_plus1(1),
      I2 => wr_pntr_plus1(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_pntr_plus1(1),
      I1 => wr_pntr_plus1(0),
      I2 => wr_pntr_plus1(2),
      I3 => wr_pntr_plus1(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus1(2),
      I1 => wr_pntr_plus1(0),
      I2 => wr_pntr_plus1(1),
      I3 => wr_pntr_plus1(3),
      I4 => wr_pntr_plus1(4),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => wr_pntr_plus1(0),
      Q => \^q\(0),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => wr_pntr_plus1(1),
      Q => \^q\(1),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => wr_pntr_plus1(2),
      Q => \^q\(2),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => wr_pntr_plus1(3),
      Q => \^q\(3),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => wr_pntr_plus1(4),
      Q => \^q\(4),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => wr_pntr_plus1(0),
      S => srst_full_ff_i
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => wr_pntr_plus1(1),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => wr_pntr_plus1(2),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => wr_pntr_plus1(3),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => wr_pntr_plus1(4),
      R => srst_full_ff_i
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF88008888"
    )
        port map (
      I0 => ram_empty_i_reg(0),
      I1 => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\,
      I2 => \gwss.wsts/comp0\,
      I3 => \out\,
      I4 => wr_en,
      I5 => ram_empty_i_reg_0,
      O => ram_full_fb_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_fb_i_i_2_0(1),
      I2 => \^q\(0),
      I3 => ram_empty_fb_i_i_2_0(0),
      I4 => ram_empty_fb_i_i_3_n_0,
      O => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_empty_fb_i_i_2_0(3),
      I2 => \^q\(2),
      I3 => ram_empty_fb_i_i_2_0(2),
      I4 => ram_empty_fb_i_i_2_0(4),
      I5 => \^q\(4),
      O => ram_empty_fb_i_i_3_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => wr_en,
      I1 => \gwss.wsts/comp1\,
      I2 => \gwss.wsts/comp0\,
      I3 => ram_empty_i_reg(0),
      I4 => \out\,
      O => ram_full_comb
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => wr_pntr_plus1(1),
      I1 => ram_full_fb_i_i_3_0(1),
      I2 => wr_pntr_plus1(0),
      I3 => ram_full_fb_i_i_3_0(0),
      I4 => ram_full_fb_i_i_4_n_0,
      O => \gwss.wsts/comp1\
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_full_fb_i_i_3_0(1),
      I2 => \^q\(0),
      I3 => ram_full_fb_i_i_3_0(0),
      I4 => ram_full_fb_i_i_5_n_0,
      O => \gwss.wsts/comp0\
    );
ram_full_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus1(3),
      I1 => ram_full_fb_i_i_3_0(3),
      I2 => wr_pntr_plus1(2),
      I3 => ram_full_fb_i_i_3_0(2),
      I4 => ram_full_fb_i_i_3_0(4),
      I5 => wr_pntr_plus1(4),
      O => ram_full_fb_i_i_4_n_0
    );
ram_full_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_full_fb_i_i_3_0(3),
      I2 => \^q\(2),
      I3 => ram_full_fb_i_i_3_0(2),
      I4 => ram_full_fb_i_i_3_0(4),
      I5 => \^q\(4),
      O => ram_full_fb_i_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_wr_bin_cntr__parameterized0_12\ is
  port (
    ram_full_comb : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_en : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    ram_full_fb_i_i_3_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_i_2_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    srst_full_ff_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_wr_bin_cntr__parameterized0_12\ : entity is "wr_bin_cntr";
end \design_1_auto_us_df_9_wr_bin_cntr__parameterized0_12\;

architecture STRUCTURE of \design_1_auto_us_df_9_wr_bin_cntr__parameterized0_12\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\ : STD_LOGIC;
  signal \gwss.wsts/comp0\ : STD_LOGIC;
  signal \gwss.wsts/comp1\ : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_empty_fb_i_i_3_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_5_n_0 : STD_LOGIC;
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_2 : label is "soft_lutpair6";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_pntr_plus1(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_pntr_plus1(0),
      I1 => wr_pntr_plus1(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_pntr_plus1(0),
      I1 => wr_pntr_plus1(1),
      I2 => wr_pntr_plus1(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_pntr_plus1(1),
      I1 => wr_pntr_plus1(0),
      I2 => wr_pntr_plus1(2),
      I3 => wr_pntr_plus1(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus1(2),
      I1 => wr_pntr_plus1(0),
      I2 => wr_pntr_plus1(1),
      I3 => wr_pntr_plus1(3),
      I4 => wr_pntr_plus1(4),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => wr_pntr_plus1(0),
      Q => \^q\(0),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => wr_pntr_plus1(1),
      Q => \^q\(1),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => wr_pntr_plus1(2),
      Q => \^q\(2),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => wr_pntr_plus1(3),
      Q => \^q\(3),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => wr_pntr_plus1(4),
      Q => \^q\(4),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => wr_pntr_plus1(0),
      S => srst_full_ff_i
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => wr_pntr_plus1(1),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => wr_pntr_plus1(2),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => wr_pntr_plus1(3),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => wr_pntr_plus1(4),
      R => srst_full_ff_i
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF88008888"
    )
        port map (
      I0 => ram_empty_i_reg(0),
      I1 => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\,
      I2 => \gwss.wsts/comp0\,
      I3 => \out\,
      I4 => wr_en,
      I5 => ram_empty_i_reg_0,
      O => ram_full_fb_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_fb_i_i_2_0(1),
      I2 => \^q\(0),
      I3 => ram_empty_fb_i_i_2_0(0),
      I4 => ram_empty_fb_i_i_3_n_0,
      O => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_empty_fb_i_i_2_0(3),
      I2 => \^q\(2),
      I3 => ram_empty_fb_i_i_2_0(2),
      I4 => ram_empty_fb_i_i_2_0(4),
      I5 => \^q\(4),
      O => ram_empty_fb_i_i_3_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => wr_en,
      I1 => \gwss.wsts/comp1\,
      I2 => \gwss.wsts/comp0\,
      I3 => ram_empty_i_reg(0),
      I4 => \out\,
      O => ram_full_comb
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => wr_pntr_plus1(1),
      I1 => ram_full_fb_i_i_3_0(1),
      I2 => wr_pntr_plus1(0),
      I3 => ram_full_fb_i_i_3_0(0),
      I4 => ram_full_fb_i_i_4_n_0,
      O => \gwss.wsts/comp1\
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_full_fb_i_i_3_0(1),
      I2 => \^q\(0),
      I3 => ram_full_fb_i_i_3_0(0),
      I4 => ram_full_fb_i_i_5_n_0,
      O => \gwss.wsts/comp0\
    );
ram_full_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus1(3),
      I1 => ram_full_fb_i_i_3_0(3),
      I2 => wr_pntr_plus1(2),
      I3 => ram_full_fb_i_i_3_0(2),
      I4 => ram_full_fb_i_i_3_0(4),
      I5 => wr_pntr_plus1(4),
      O => ram_full_fb_i_i_4_n_0
    );
ram_full_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_full_fb_i_i_3_0(3),
      I2 => \^q\(2),
      I3 => ram_full_fb_i_i_3_0(2),
      I4 => ram_full_fb_i_i_3_0(4),
      I5 => \^q\(4),
      O => ram_full_fb_i_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_wr_bin_cntr__parameterized1\ is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gcc0.gc0.count_d1_reg[7]_0\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]_0\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_0\ : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]_1\ : out STD_LOGIC;
    ram_full_fb_i_reg_1 : out STD_LOGIC;
    ram_full_fb_i_reg_2 : out STD_LOGIC;
    \gcc0.gc0.count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[8]_2\ : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst_full_ff_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_wr_bin_cntr__parameterized1\ : entity is "wr_bin_cntr";
end \design_1_auto_us_df_9_wr_bin_cntr__parameterized1\;

architecture STRUCTURE of \design_1_auto_us_df_9_wr_bin_cntr__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gcc0.gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gcc0.gc0.count_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr : STD_LOGIC_VECTOR ( 8 to 8 );
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of RAM_reg_0_63_0_3_i_1 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of RAM_reg_128_191_0_3_i_1 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of RAM_reg_192_255_0_3_i_1 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of RAM_reg_256_319_0_3_i_1 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of RAM_reg_320_383_0_3_i_1 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of RAM_reg_384_447_0_3_i_1 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of RAM_reg_448_511_0_3_i_1 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of RAM_reg_64_127_0_3_i_1 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[8]_i_1\ : label is "soft_lutpair20";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \gcc0.gc0.count_reg[7]_0\(7 downto 0) <= \^gcc0.gc0.count_reg[7]_0\(7 downto 0);
RAM_reg_0_63_0_3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => wr_en,
      I1 => \out\,
      I2 => wr_pntr(8),
      I3 => \^q\(6),
      I4 => \^q\(7),
      O => ram_full_fb_i_reg
    );
RAM_reg_128_191_0_3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^q\(6),
      I1 => wr_pntr(8),
      I2 => \^q\(7),
      I3 => wr_en,
      I4 => \out\,
      O => \gcc0.gc0.count_d1_reg[6]_0\
    );
RAM_reg_192_255_0_3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => wr_en,
      I1 => \out\,
      I2 => wr_pntr(8),
      I3 => \^q\(6),
      I4 => \^q\(7),
      O => ram_full_fb_i_reg_0
    );
RAM_reg_256_319_0_3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => wr_pntr(8),
      I3 => wr_en,
      I4 => \out\,
      O => \gcc0.gc0.count_d1_reg[6]_1\
    );
RAM_reg_320_383_0_3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => wr_en,
      I1 => \out\,
      I2 => \^q\(7),
      I3 => \^q\(6),
      I4 => wr_pntr(8),
      O => ram_full_fb_i_reg_1
    );
RAM_reg_384_447_0_3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => wr_en,
      I1 => \out\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => wr_pntr(8),
      O => ram_full_fb_i_reg_2
    );
RAM_reg_448_511_0_3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => wr_pntr(8),
      I1 => wr_en,
      I2 => \out\,
      I3 => \^q\(6),
      I4 => \^q\(7),
      O => \gcc0.gc0.count_d1_reg[8]_0\
    );
RAM_reg_64_127_0_3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^q\(7),
      I1 => wr_pntr(8),
      I2 => \^q\(6),
      I3 => wr_en,
      I4 => \out\,
      O => \gcc0.gc0.count_d1_reg[7]_0\
    );
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gcc0.gc0.count_reg[7]_0\(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gcc0.gc0.count_reg[7]_0\(0),
      I1 => \^gcc0.gc0.count_reg[7]_0\(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gcc0.gc0.count_reg[7]_0\(0),
      I1 => \^gcc0.gc0.count_reg[7]_0\(1),
      I2 => \^gcc0.gc0.count_reg[7]_0\(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gcc0.gc0.count_reg[7]_0\(1),
      I1 => \^gcc0.gc0.count_reg[7]_0\(0),
      I2 => \^gcc0.gc0.count_reg[7]_0\(2),
      I3 => \^gcc0.gc0.count_reg[7]_0\(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gcc0.gc0.count_reg[7]_0\(2),
      I1 => \^gcc0.gc0.count_reg[7]_0\(0),
      I2 => \^gcc0.gc0.count_reg[7]_0\(1),
      I3 => \^gcc0.gc0.count_reg[7]_0\(3),
      I4 => \^gcc0.gc0.count_reg[7]_0\(4),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^gcc0.gc0.count_reg[7]_0\(3),
      I1 => \^gcc0.gc0.count_reg[7]_0\(1),
      I2 => \^gcc0.gc0.count_reg[7]_0\(0),
      I3 => \^gcc0.gc0.count_reg[7]_0\(2),
      I4 => \^gcc0.gc0.count_reg[7]_0\(4),
      I5 => \^gcc0.gc0.count_reg[7]_0\(5),
      O => \plusOp__0\(5)
    );
\gcc0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gcc0.gc0.count[8]_i_2_n_0\,
      I1 => \^gcc0.gc0.count_reg[7]_0\(6),
      O => \plusOp__0\(6)
    );
\gcc0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gcc0.gc0.count[8]_i_2_n_0\,
      I1 => \^gcc0.gc0.count_reg[7]_0\(6),
      I2 => \^gcc0.gc0.count_reg[7]_0\(7),
      O => \plusOp__0\(7)
    );
\gcc0.gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gcc0.gc0.count_reg[7]_0\(6),
      I1 => \gcc0.gc0.count[8]_i_2_n_0\,
      I2 => \^gcc0.gc0.count_reg[7]_0\(7),
      I3 => wr_pntr_plus1(8),
      O => \plusOp__0\(8)
    );
\gcc0.gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^gcc0.gc0.count_reg[7]_0\(5),
      I1 => \^gcc0.gc0.count_reg[7]_0\(3),
      I2 => \^gcc0.gc0.count_reg[7]_0\(1),
      I3 => \^gcc0.gc0.count_reg[7]_0\(0),
      I4 => \^gcc0.gc0.count_reg[7]_0\(2),
      I5 => \^gcc0.gc0.count_reg[7]_0\(4),
      O => \gcc0.gc0.count[8]_i_2_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_reg[7]_0\(0),
      Q => \^q\(0),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_reg[7]_0\(1),
      Q => \^q\(1),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_reg[7]_0\(2),
      Q => \^q\(2),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_reg[7]_0\(3),
      Q => \^q\(3),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_reg[7]_0\(4),
      Q => \^q\(4),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_reg[7]_0\(5),
      Q => \^q\(5),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_reg[7]_0\(6),
      Q => \^q\(6),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_reg[7]_0\(7),
      Q => \^q\(7),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => wr_pntr_plus1(8),
      Q => wr_pntr(8),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^gcc0.gc0.count_reg[7]_0\(0),
      S => srst_full_ff_i
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^gcc0.gc0.count_reg[7]_0\(1),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^gcc0.gc0.count_reg[7]_0\(2),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^gcc0.gc0.count_reg[7]_0\(3),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => \^gcc0.gc0.count_reg[7]_0\(4),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => \^gcc0.gc0.count_reg[7]_0\(5),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => \^gcc0.gc0.count_reg[7]_0\(6),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(7),
      Q => \^gcc0.gc0.count_reg[7]_0\(7),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(8),
      Q => wr_pntr_plus1(8),
      R => srst_full_ff_i
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr(8),
      I1 => \gmux.gm[4].gms.ms\(0),
      O => v1_reg(0)
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr(8),
      I1 => \gmux.gm[4].gms.ms_0\(0),
      O => \gcc0.gc0.count_d1_reg[8]_1\(0)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1(8),
      I1 => \gmux.gm[4].gms.ms\(0),
      O => v1_reg_0(0)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr(8),
      I1 => \gmux.gm[4].gms.ms\(0),
      O => \gcc0.gc0.count_d1_reg[8]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_9_wr_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC
  );
end design_1_auto_us_df_9_wr_status_flags_ss;

architecture STRUCTURE of design_1_auto_us_df_9_wr_status_flags_ss is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \out\ <= ram_full_fb_i;
\gcc0.gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_comb,
      PRE => ram_full_i_reg_0,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_comb,
      PRE => ram_full_i_reg_0,
      Q => ram_full_i
    );
s_axi_awready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_full_i,
      O => s_axi_awready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_9_wr_status_flags_ss_16 is
  port (
    \out\ : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_auto_us_df_9_wr_status_flags_ss_16 : entity is "wr_status_flags_ss";
end design_1_auto_us_df_9_wr_status_flags_ss_16;

architecture STRUCTURE of design_1_auto_us_df_9_wr_status_flags_ss_16 is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \out\ <= ram_full_fb_i;
\gcc0.gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_comb,
      PRE => ram_full_i_reg_0,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_comb,
      PRE => ram_full_i_reg_0,
      Q => ram_full_i
    );
s_axi_arready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_full_i,
      O => s_axi_arready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_wr_status_flags_ss__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst_full_ff_i : in STD_LOGIC;
    ram_full_comb : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_wr_status_flags_ss__parameterized0\ : entity is "wr_status_flags_ss";
end \design_1_auto_us_df_9_wr_status_flags_ss__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_df_9_wr_status_flags_ss__parameterized0\ is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\gcc0.gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      Q => ram_full_fb_i,
      R => srst_full_ff_i
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      Q => ram_full_i,
      R => srst_full_ff_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_wr_status_flags_ss__parameterized0_11\ is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst_full_ff_i : in STD_LOGIC;
    ram_full_comb : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_wr_status_flags_ss__parameterized0_11\ : entity is "wr_status_flags_ss";
end \design_1_auto_us_df_9_wr_status_flags_ss__parameterized0_11\;

architecture STRUCTURE of \design_1_auto_us_df_9_wr_status_flags_ss__parameterized0_11\ is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\gcc0.gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      Q => ram_full_fb_i,
      R => srst_full_ff_i
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      Q => ram_full_i,
      R => srst_full_ff_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_9_axi_register_slice_v2_1_20_axi_register_slice is
  port (
    \USE_WRITE.m_axi_awready_i\ : out STD_LOGIC;
    \FSM_sequential_si_state_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \si_wrap_word_next_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_si_state_reg[0]\ : out STD_LOGIC;
    \si_ptr_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \si_wrap_cnt_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \si_burst_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_WREADY_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_si_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \buf_cnt_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_si_state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_si_state_reg[0]_1\ : out STD_LOGIC;
    \m_payload_i_reg[97]\ : out STD_LOGIC_VECTOR ( 95 downto 0 );
    s_axi_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    \m_payload_i_reg[69]\ : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    S_AXI_WREADY_i_reg_0 : in STD_LOGIC;
    s_ready_i_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \si_buf_reg[2]\ : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wlast : in STD_LOGIC;
    \buf_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    aw_pop : in STD_LOGIC;
    \si_word_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \si_word_reg[0]\ : in STD_LOGIC;
    \si_word_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_payload_i_reg[93]\ : in STD_LOGIC_VECTOR ( 80 downto 0 );
    \si_ptr_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \si_ptr_reg[1]\ : in STD_LOGIC;
    \si_ptr_reg[5]_0\ : in STD_LOGIC;
    \si_wrap_cnt_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \si_wrap_cnt_reg[0]\ : in STD_LOGIC;
    \si_wrap_cnt_reg[1]\ : in STD_LOGIC;
    \si_wrap_cnt_reg[2]\ : in STD_LOGIC;
    \si_wrap_cnt_reg[3]_1\ : in STD_LOGIC;
    p_127_in : in STD_LOGIC;
    \si_be_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \si_ptr_reg[0]\ : in STD_LOGIC;
    \si_word_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : in STD_LOGIC;
    \m_payload_i_reg[97]_0\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \m_payload_i_reg[69]_0\ : in STD_LOGIC
  );
end design_1_auto_us_df_9_axi_register_slice_v2_1_20_axi_register_slice;

architecture STRUCTURE of design_1_auto_us_df_9_axi_register_slice_v2_1_20_axi_register_slice is
begin
\aw.aw_pipe\: entity work.design_1_auto_us_df_9_axi_register_slice_v2_1_20_axic_register_slice
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      \FSM_sequential_si_state_reg[0]\ => \FSM_sequential_si_state_reg[0]\,
      \FSM_sequential_si_state_reg[0]_0\(0) => \FSM_sequential_si_state_reg[0]_0\(0),
      \FSM_sequential_si_state_reg[0]_1\ => \FSM_sequential_si_state_reg[0]_1\,
      \FSM_sequential_si_state_reg[1]\ => \FSM_sequential_si_state_reg[1]\,
      \FSM_sequential_si_state_reg[1]_0\(0) => \FSM_sequential_si_state_reg[1]_0\(0),
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      S_AXI_WREADY_i_reg(0) => S_AXI_WREADY_i_reg(0),
      S_AXI_WREADY_i_reg_0 => S_AXI_WREADY_i_reg_0,
      \USE_WRITE.m_axi_awready_i\ => \USE_WRITE.m_axi_awready_i\,
      aw_pop => aw_pop,
      \buf_cnt_reg[0]\(2 downto 0) => \buf_cnt_reg[0]\(2 downto 0),
      \buf_cnt_reg[1]\(0) => \buf_cnt_reg[1]\(0),
      \m_payload_i_reg[69]_0\ => \m_payload_i_reg[69]\,
      \m_payload_i_reg[69]_1\ => \m_payload_i_reg[69]_0\,
      \m_payload_i_reg[93]_0\(80 downto 0) => \m_payload_i_reg[93]\(80 downto 0),
      \m_payload_i_reg[97]_0\(95 downto 0) => \m_payload_i_reg[97]\(95 downto 0),
      \m_payload_i_reg[97]_1\(21 downto 0) => \m_payload_i_reg[97]_0\(21 downto 0),
      p_0_in => p_0_in,
      p_127_in => p_127_in,
      p_1_in => p_1_in,
      s_axi_awready => s_axi_awready,
      s_axi_awsize(0) => s_axi_awsize(0),
      s_axi_wlast => s_axi_wlast,
      s_axi_wlast_0(0) => s_axi_wlast_0(0),
      s_axi_wvalid => s_axi_wvalid,
      s_axi_wvalid_0(0) => s_axi_wvalid_0(0),
      s_ready_i_reg_0 => s_ready_i_reg,
      \si_be_reg[0]\(1 downto 0) => \si_be_reg[0]\(1 downto 0),
      \si_buf_reg[2]\ => \si_buf_reg[2]\,
      \si_burst_reg[0]\(0) => \si_burst_reg[0]\(0),
      \si_ptr_reg[0]\ => \si_ptr_reg[0]\,
      \si_ptr_reg[1]\ => \si_ptr_reg[1]\,
      \si_ptr_reg[4]\(4 downto 0) => \si_ptr_reg[4]\(4 downto 0),
      \si_ptr_reg[5]\(5 downto 0) => \si_ptr_reg[5]\(5 downto 0),
      \si_ptr_reg[5]_0\ => \si_ptr_reg[5]_0\,
      \si_word_reg[0]\ => \si_word_reg[0]\,
      \si_word_reg[0]_0\(0) => \si_word_reg[0]_0\(0),
      \si_word_reg[1]\(1 downto 0) => \si_word_reg[1]\(1 downto 0),
      \si_word_reg[1]_0\(1 downto 0) => \si_word_reg[1]_0\(1 downto 0),
      \si_wrap_cnt_reg[0]\ => \si_wrap_cnt_reg[0]\,
      \si_wrap_cnt_reg[1]\ => \si_wrap_cnt_reg[1]\,
      \si_wrap_cnt_reg[2]\ => \si_wrap_cnt_reg[2]\,
      \si_wrap_cnt_reg[3]\(3 downto 0) => \si_wrap_cnt_reg[3]\(3 downto 0),
      \si_wrap_cnt_reg[3]_0\(3 downto 0) => \si_wrap_cnt_reg[3]_0\(3 downto 0),
      \si_wrap_cnt_reg[3]_1\ => \si_wrap_cnt_reg[3]_1\,
      \si_wrap_word_next_reg[1]\(1 downto 0) => \si_wrap_word_next_reg[1]\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_axi_register_slice_v2_1_20_axi_register_slice__parameterized0\ is
  port (
    p_0_in : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    sr_arvalid : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    \aresetn_d_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 81 downto 0 );
    \m_payload_i_reg[68]\ : out STD_LOGIC;
    s_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_payload_i_reg[93]\ : out STD_LOGIC_VECTOR ( 92 downto 0 );
    \m_payload_i_reg[71]\ : out STD_LOGIC_VECTOR ( 21 downto 0 );
    s_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \si_wrap_be_next_reg[2]\ : out STD_LOGIC;
    \m_payload_i_reg[68]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_payload_i_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_push_block0 : out STD_LOGIC;
    m_valid_i_reg : out STD_LOGIC;
    \m_payload_i_reg[79]\ : out STD_LOGIC;
    \m_payload_i_reg[78]\ : out STD_LOGIC;
    \m_payload_i_reg[77]\ : out STD_LOGIC;
    \m_payload_i_reg[2]\ : out STD_LOGIC;
    \m_payload_i_reg[71]_0\ : out STD_LOGIC;
    f_si_wrap_be_return : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_payload_i_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_payload_i_reg[67]\ : out STD_LOGIC;
    s_axi_araddr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_payload_i_reg[83]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_payload_i_reg[82]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_valid_i_reg_0 : in STD_LOGIC;
    s_ready_i_reg : in STD_LOGIC;
    m_valid_i_reg_1 : in STD_LOGIC;
    \aresetn_d_reg[0]\ : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    \USE_WRITE.m_axi_awready_i\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_ready_i_reg_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_cmd_push : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    \si_wrap_be_next_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \si_ptr_reg[0]\ : in STD_LOGIC;
    \si_be_reg[0]\ : in STD_LOGIC;
    \si_be_reg[1]\ : in STD_LOGIC;
    \si_be_reg[2]\ : in STD_LOGIC;
    \si_be_reg[3]\ : in STD_LOGIC;
    \si_ptr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 92 downto 0 );
    \m_payload_i_reg[93]_0\ : in STD_LOGIC_VECTOR ( 92 downto 0 );
    \goreg_dm.dout_i_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_axi_register_slice_v2_1_20_axi_register_slice__parameterized0\ : entity is "axi_register_slice_v2_1_20_axi_register_slice";
end \design_1_auto_us_df_9_axi_register_slice_v2_1_20_axi_register_slice__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_df_9_axi_register_slice_v2_1_20_axi_register_slice__parameterized0\ is
  signal \^aresetn_d_reg[1]\ : STD_LOGIC;
  signal \aw.aw_pipe_n_2\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC;
begin
  \aresetn_d_reg[1]\ <= \^aresetn_d_reg[1]\;
  p_0_in <= \^p_0_in\;
  p_1_in <= \^p_1_in\;
\ar.ar_pipe\: entity work.\design_1_auto_us_df_9_axi_register_slice_v2_1_20_axic_register_slice__parameterized4\
     port map (
      Q(92 downto 0) => \m_payload_i_reg[93]\(92 downto 0),
      \aresetn_d_reg[1]_0\ => \^aresetn_d_reg[1]\,
      \aresetn_d_reg[1]_1\ => \aresetn_d_reg[0]\,
      \aresetn_d_reg[1]_2\ => \aw.aw_pipe_n_2\,
      \goreg_dm.dout_i_reg[15]\(0) => \goreg_dm.dout_i_reg[15]\(0),
      \m_payload_i_reg[82]_0\(3 downto 0) => \m_payload_i_reg[82]\(3 downto 0),
      \m_payload_i_reg[83]_0\(3 downto 0) => \m_payload_i_reg[83]\(3 downto 0),
      \m_payload_i_reg[93]_0\ => s_ready_i_reg,
      \m_payload_i_reg[93]_1\(92 downto 0) => \m_payload_i_reg[93]_0\(92 downto 0),
      m_valid_i_reg_0 => m_valid_i_reg_1,
      \out\ => \out\,
      p_0_in => \^p_0_in\,
      p_1_in => \^p_1_in\,
      s_axi_araddr(3 downto 0) => s_axi_araddr(3 downto 0),
      s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0),
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arsize(2 downto 0) => s_axi_arsize(2 downto 0),
      s_axi_arvalid => s_axi_arvalid,
      s_cmd_push => s_cmd_push,
      sr_arvalid => sr_arvalid
    );
\aw.aw_pipe\: entity work.\design_1_auto_us_df_9_axi_register_slice_v2_1_20_axic_register_slice__parameterized4_0\
     port map (
      CO(0) => CO(0),
      D(92 downto 0) => D(92 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      Q(81 downto 0) => Q(81 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \USE_WRITE.m_axi_awready_i\ => \USE_WRITE.m_axi_awready_i\,
      \aresetn_d_reg[0]_0\ => \aw.aw_pipe_n_2\,
      \aresetn_d_reg[0]_1\ => \aresetn_d_reg[0]\,
      cmd_push_block0 => cmd_push_block0,
      f_si_wrap_be_return(0) => f_si_wrap_be_return(0),
      \m_payload_i_reg[2]_0\ => \m_payload_i_reg[2]\,
      \m_payload_i_reg[3]_0\(1 downto 0) => \m_payload_i_reg[3]\(1 downto 0),
      \m_payload_i_reg[4]_0\(0) => \m_payload_i_reg[4]\(0),
      \m_payload_i_reg[67]_0\ => \m_payload_i_reg[67]\,
      \m_payload_i_reg[68]_0\ => \m_payload_i_reg[68]\,
      \m_payload_i_reg[68]_1\(3 downto 0) => \m_payload_i_reg[68]_0\(3 downto 0),
      \m_payload_i_reg[71]_0\(21 downto 0) => \m_payload_i_reg[71]\(21 downto 0),
      \m_payload_i_reg[71]_1\ => \m_payload_i_reg[71]_0\,
      \m_payload_i_reg[77]_0\ => \m_payload_i_reg[77]\,
      \m_payload_i_reg[78]_0\ => \m_payload_i_reg[78]\,
      \m_payload_i_reg[79]_0\ => \m_payload_i_reg[79]\,
      m_valid_i_reg_0 => m_valid_i_reg,
      m_valid_i_reg_1 => m_valid_i_reg_0,
      \out\ => \out\,
      p_0_in => \^p_0_in\,
      p_1_in => \^p_1_in\,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_ready_i_reg_0 => s_ready_i_reg,
      s_ready_i_reg_1 => s_ready_i_reg_0,
      s_ready_i_reg_2 => \^aresetn_d_reg[1]\,
      \si_be_reg[0]\ => \si_be_reg[0]\,
      \si_be_reg[1]\ => \si_be_reg[1]\,
      \si_be_reg[2]\ => \si_be_reg[2]\,
      \si_be_reg[3]\ => \si_be_reg[3]\,
      \si_ptr_reg[0]\ => \si_ptr_reg[0]\,
      \si_ptr_reg[0]_0\(0) => \si_ptr_reg[0]_0\(0),
      \si_wrap_be_next_reg[2]\ => \si_wrap_be_next_reg[2]\,
      \si_wrap_be_next_reg[2]_0\(0) => \si_wrap_be_next_reg[2]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_9_blk_mem_gen_prim_width is
  port (
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 35 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end design_1_auto_us_df_9_blk_mem_gen_prim_width;

architecture STRUCTURE of design_1_auto_us_df_9_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.design_1_auto_us_df_9_blk_mem_gen_prim_wrapper
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clkb => clkb,
      dina(35 downto 0) => dina(35 downto 0),
      doutb(71 downto 0) => doutb(71 downto 0),
      ena => ena,
      enb => enb,
      wea(7 downto 0) => wea(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_blk_mem_gen_prim_width__parameterized0\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 35 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \design_1_auto_us_df_9_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_df_9_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_noinit.ram\: entity work.\design_1_auto_us_df_9_blk_mem_gen_prim_wrapper__parameterized0\
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clkb => clkb,
      dina(35 downto 0) => dina(35 downto 0),
      doutb(71 downto 0) => doutb(71 downto 0),
      ena => ena,
      enb => enb,
      wea(7 downto 0) => wea(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_9_memory is
  port (
    dout_i0_out : out STD_LOGIC_VECTOR ( 96 downto 0 );
    s_aclk : in STD_LOGIC;
    \goreg_dm.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 96 downto 0 );
    \goreg_dm.dout_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_auto_us_df_9_memory;

architecture STRUCTURE of design_1_auto_us_df_9_memory is
  signal \gdm.dm_gen.dm_n_0\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_1\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_10\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_11\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_12\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_13\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_14\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_15\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_16\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_17\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_18\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_19\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_2\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_20\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_21\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_22\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_23\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_24\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_25\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_26\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_27\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_28\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_29\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_3\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_30\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_31\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_32\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_33\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_34\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_35\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_36\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_37\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_38\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_39\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_4\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_40\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_41\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_42\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_43\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_44\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_45\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_46\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_47\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_48\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_49\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_5\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_50\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_51\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_52\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_53\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_54\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_55\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_56\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_57\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_58\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_59\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_6\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_60\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_61\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_62\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_63\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_64\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_65\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_66\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_67\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_68\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_69\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_7\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_70\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_71\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_72\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_73\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_74\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_75\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_76\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_77\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_78\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_79\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_8\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_80\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_81\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_82\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_83\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_84\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_85\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_86\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_87\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_88\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_89\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_9\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_90\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_91\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_92\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_93\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_94\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_95\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_96\ : STD_LOGIC;
begin
\gdm.dm_gen.dm\: entity work.design_1_auto_us_df_9_dmem
     port map (
      DI(96 downto 0) => DI(96 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      dout_i(96) => \gdm.dm_gen.dm_n_0\,
      dout_i(95) => \gdm.dm_gen.dm_n_1\,
      dout_i(94) => \gdm.dm_gen.dm_n_2\,
      dout_i(93) => \gdm.dm_gen.dm_n_3\,
      dout_i(92) => \gdm.dm_gen.dm_n_4\,
      dout_i(91) => \gdm.dm_gen.dm_n_5\,
      dout_i(90) => \gdm.dm_gen.dm_n_6\,
      dout_i(89) => \gdm.dm_gen.dm_n_7\,
      dout_i(88) => \gdm.dm_gen.dm_n_8\,
      dout_i(87) => \gdm.dm_gen.dm_n_9\,
      dout_i(86) => \gdm.dm_gen.dm_n_10\,
      dout_i(85) => \gdm.dm_gen.dm_n_11\,
      dout_i(84) => \gdm.dm_gen.dm_n_12\,
      dout_i(83) => \gdm.dm_gen.dm_n_13\,
      dout_i(82) => \gdm.dm_gen.dm_n_14\,
      dout_i(81) => \gdm.dm_gen.dm_n_15\,
      dout_i(80) => \gdm.dm_gen.dm_n_16\,
      dout_i(79) => \gdm.dm_gen.dm_n_17\,
      dout_i(78) => \gdm.dm_gen.dm_n_18\,
      dout_i(77) => \gdm.dm_gen.dm_n_19\,
      dout_i(76) => \gdm.dm_gen.dm_n_20\,
      dout_i(75) => \gdm.dm_gen.dm_n_21\,
      dout_i(74) => \gdm.dm_gen.dm_n_22\,
      dout_i(73) => \gdm.dm_gen.dm_n_23\,
      dout_i(72) => \gdm.dm_gen.dm_n_24\,
      dout_i(71) => \gdm.dm_gen.dm_n_25\,
      dout_i(70) => \gdm.dm_gen.dm_n_26\,
      dout_i(69) => \gdm.dm_gen.dm_n_27\,
      dout_i(68) => \gdm.dm_gen.dm_n_28\,
      dout_i(67) => \gdm.dm_gen.dm_n_29\,
      dout_i(66) => \gdm.dm_gen.dm_n_30\,
      dout_i(65) => \gdm.dm_gen.dm_n_31\,
      dout_i(64) => \gdm.dm_gen.dm_n_32\,
      dout_i(63) => \gdm.dm_gen.dm_n_33\,
      dout_i(62) => \gdm.dm_gen.dm_n_34\,
      dout_i(61) => \gdm.dm_gen.dm_n_35\,
      dout_i(60) => \gdm.dm_gen.dm_n_36\,
      dout_i(59) => \gdm.dm_gen.dm_n_37\,
      dout_i(58) => \gdm.dm_gen.dm_n_38\,
      dout_i(57) => \gdm.dm_gen.dm_n_39\,
      dout_i(56) => \gdm.dm_gen.dm_n_40\,
      dout_i(55) => \gdm.dm_gen.dm_n_41\,
      dout_i(54) => \gdm.dm_gen.dm_n_42\,
      dout_i(53) => \gdm.dm_gen.dm_n_43\,
      dout_i(52) => \gdm.dm_gen.dm_n_44\,
      dout_i(51) => \gdm.dm_gen.dm_n_45\,
      dout_i(50) => \gdm.dm_gen.dm_n_46\,
      dout_i(49) => \gdm.dm_gen.dm_n_47\,
      dout_i(48) => \gdm.dm_gen.dm_n_48\,
      dout_i(47) => \gdm.dm_gen.dm_n_49\,
      dout_i(46) => \gdm.dm_gen.dm_n_50\,
      dout_i(45) => \gdm.dm_gen.dm_n_51\,
      dout_i(44) => \gdm.dm_gen.dm_n_52\,
      dout_i(43) => \gdm.dm_gen.dm_n_53\,
      dout_i(42) => \gdm.dm_gen.dm_n_54\,
      dout_i(41) => \gdm.dm_gen.dm_n_55\,
      dout_i(40) => \gdm.dm_gen.dm_n_56\,
      dout_i(39) => \gdm.dm_gen.dm_n_57\,
      dout_i(38) => \gdm.dm_gen.dm_n_58\,
      dout_i(37) => \gdm.dm_gen.dm_n_59\,
      dout_i(36) => \gdm.dm_gen.dm_n_60\,
      dout_i(35) => \gdm.dm_gen.dm_n_61\,
      dout_i(34) => \gdm.dm_gen.dm_n_62\,
      dout_i(33) => \gdm.dm_gen.dm_n_63\,
      dout_i(32) => \gdm.dm_gen.dm_n_64\,
      dout_i(31) => \gdm.dm_gen.dm_n_65\,
      dout_i(30) => \gdm.dm_gen.dm_n_66\,
      dout_i(29) => \gdm.dm_gen.dm_n_67\,
      dout_i(28) => \gdm.dm_gen.dm_n_68\,
      dout_i(27) => \gdm.dm_gen.dm_n_69\,
      dout_i(26) => \gdm.dm_gen.dm_n_70\,
      dout_i(25) => \gdm.dm_gen.dm_n_71\,
      dout_i(24) => \gdm.dm_gen.dm_n_72\,
      dout_i(23) => \gdm.dm_gen.dm_n_73\,
      dout_i(22) => \gdm.dm_gen.dm_n_74\,
      dout_i(21) => \gdm.dm_gen.dm_n_75\,
      dout_i(20) => \gdm.dm_gen.dm_n_76\,
      dout_i(19) => \gdm.dm_gen.dm_n_77\,
      dout_i(18) => \gdm.dm_gen.dm_n_78\,
      dout_i(17) => \gdm.dm_gen.dm_n_79\,
      dout_i(16) => \gdm.dm_gen.dm_n_80\,
      dout_i(15) => \gdm.dm_gen.dm_n_81\,
      dout_i(14) => \gdm.dm_gen.dm_n_82\,
      dout_i(13) => \gdm.dm_gen.dm_n_83\,
      dout_i(12) => \gdm.dm_gen.dm_n_84\,
      dout_i(11) => \gdm.dm_gen.dm_n_85\,
      dout_i(10) => \gdm.dm_gen.dm_n_86\,
      dout_i(9) => \gdm.dm_gen.dm_n_87\,
      dout_i(8) => \gdm.dm_gen.dm_n_88\,
      dout_i(7) => \gdm.dm_gen.dm_n_89\,
      dout_i(6) => \gdm.dm_gen.dm_n_90\,
      dout_i(5) => \gdm.dm_gen.dm_n_91\,
      dout_i(4) => \gdm.dm_gen.dm_n_92\,
      dout_i(3) => \gdm.dm_gen.dm_n_93\,
      dout_i(2) => \gdm.dm_gen.dm_n_94\,
      dout_i(1) => \gdm.dm_gen.dm_n_95\,
      dout_i(0) => \gdm.dm_gen.dm_n_96\,
      \goreg_dm.dout_i_reg[1]\(0) => \goreg_dm.dout_i_reg[1]_0\(0),
      \goreg_dm.dout_i_reg[1]_0\(4 downto 0) => \goreg_dm.dout_i_reg[1]_1\(4 downto 0),
      s_aclk => s_aclk
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_96\,
      Q => dout_i0_out(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_86\,
      Q => dout_i0_out(10),
      R => '0'
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_85\,
      Q => dout_i0_out(11),
      R => '0'
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_84\,
      Q => dout_i0_out(12),
      R => '0'
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_83\,
      Q => dout_i0_out(13),
      R => '0'
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_82\,
      Q => dout_i0_out(14),
      R => '0'
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_81\,
      Q => dout_i0_out(15),
      R => '0'
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_80\,
      Q => dout_i0_out(16),
      R => '0'
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_79\,
      Q => dout_i0_out(17),
      R => '0'
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_78\,
      Q => dout_i0_out(18),
      R => '0'
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_77\,
      Q => dout_i0_out(19),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_95\,
      Q => dout_i0_out(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_76\,
      Q => dout_i0_out(20),
      R => '0'
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_75\,
      Q => dout_i0_out(21),
      R => '0'
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_74\,
      Q => dout_i0_out(22),
      R => '0'
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_73\,
      Q => dout_i0_out(23),
      R => '0'
    );
\goreg_dm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_72\,
      Q => dout_i0_out(24),
      R => '0'
    );
\goreg_dm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_71\,
      Q => dout_i0_out(25),
      R => '0'
    );
\goreg_dm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_70\,
      Q => dout_i0_out(26),
      R => '0'
    );
\goreg_dm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_69\,
      Q => dout_i0_out(27),
      R => '0'
    );
\goreg_dm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_68\,
      Q => dout_i0_out(28),
      R => '0'
    );
\goreg_dm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_67\,
      Q => dout_i0_out(29),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_94\,
      Q => dout_i0_out(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_66\,
      Q => dout_i0_out(30),
      R => '0'
    );
\goreg_dm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_65\,
      Q => dout_i0_out(31),
      R => '0'
    );
\goreg_dm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_64\,
      Q => dout_i0_out(32),
      R => '0'
    );
\goreg_dm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_63\,
      Q => dout_i0_out(33),
      R => '0'
    );
\goreg_dm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_62\,
      Q => dout_i0_out(34),
      R => '0'
    );
\goreg_dm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_61\,
      Q => dout_i0_out(35),
      R => '0'
    );
\goreg_dm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_60\,
      Q => dout_i0_out(36),
      R => '0'
    );
\goreg_dm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_59\,
      Q => dout_i0_out(37),
      R => '0'
    );
\goreg_dm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_58\,
      Q => dout_i0_out(38),
      R => '0'
    );
\goreg_dm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_57\,
      Q => dout_i0_out(39),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_93\,
      Q => dout_i0_out(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_56\,
      Q => dout_i0_out(40),
      R => '0'
    );
\goreg_dm.dout_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_55\,
      Q => dout_i0_out(41),
      R => '0'
    );
\goreg_dm.dout_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_54\,
      Q => dout_i0_out(42),
      R => '0'
    );
\goreg_dm.dout_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_53\,
      Q => dout_i0_out(43),
      R => '0'
    );
\goreg_dm.dout_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_52\,
      Q => dout_i0_out(44),
      R => '0'
    );
\goreg_dm.dout_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_51\,
      Q => dout_i0_out(45),
      R => '0'
    );
\goreg_dm.dout_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_50\,
      Q => dout_i0_out(46),
      R => '0'
    );
\goreg_dm.dout_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_49\,
      Q => dout_i0_out(47),
      R => '0'
    );
\goreg_dm.dout_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_48\,
      Q => dout_i0_out(48),
      R => '0'
    );
\goreg_dm.dout_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_47\,
      Q => dout_i0_out(49),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_92\,
      Q => dout_i0_out(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_46\,
      Q => dout_i0_out(50),
      R => '0'
    );
\goreg_dm.dout_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_45\,
      Q => dout_i0_out(51),
      R => '0'
    );
\goreg_dm.dout_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_44\,
      Q => dout_i0_out(52),
      R => '0'
    );
\goreg_dm.dout_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_43\,
      Q => dout_i0_out(53),
      R => '0'
    );
\goreg_dm.dout_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_42\,
      Q => dout_i0_out(54),
      R => '0'
    );
\goreg_dm.dout_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_41\,
      Q => dout_i0_out(55),
      R => '0'
    );
\goreg_dm.dout_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_40\,
      Q => dout_i0_out(56),
      R => '0'
    );
\goreg_dm.dout_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_39\,
      Q => dout_i0_out(57),
      R => '0'
    );
\goreg_dm.dout_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_38\,
      Q => dout_i0_out(58),
      R => '0'
    );
\goreg_dm.dout_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_37\,
      Q => dout_i0_out(59),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_91\,
      Q => dout_i0_out(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_36\,
      Q => dout_i0_out(60),
      R => '0'
    );
\goreg_dm.dout_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_35\,
      Q => dout_i0_out(61),
      R => '0'
    );
\goreg_dm.dout_i_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_34\,
      Q => dout_i0_out(62),
      R => '0'
    );
\goreg_dm.dout_i_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_33\,
      Q => dout_i0_out(63),
      R => '0'
    );
\goreg_dm.dout_i_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_32\,
      Q => dout_i0_out(64),
      R => '0'
    );
\goreg_dm.dout_i_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_31\,
      Q => dout_i0_out(65),
      R => '0'
    );
\goreg_dm.dout_i_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_30\,
      Q => dout_i0_out(66),
      R => '0'
    );
\goreg_dm.dout_i_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_29\,
      Q => dout_i0_out(67),
      R => '0'
    );
\goreg_dm.dout_i_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_28\,
      Q => dout_i0_out(68),
      R => '0'
    );
\goreg_dm.dout_i_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_27\,
      Q => dout_i0_out(69),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_90\,
      Q => dout_i0_out(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_26\,
      Q => dout_i0_out(70),
      R => '0'
    );
\goreg_dm.dout_i_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_25\,
      Q => dout_i0_out(71),
      R => '0'
    );
\goreg_dm.dout_i_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_24\,
      Q => dout_i0_out(72),
      R => '0'
    );
\goreg_dm.dout_i_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_23\,
      Q => dout_i0_out(73),
      R => '0'
    );
\goreg_dm.dout_i_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_22\,
      Q => dout_i0_out(74),
      R => '0'
    );
\goreg_dm.dout_i_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_21\,
      Q => dout_i0_out(75),
      R => '0'
    );
\goreg_dm.dout_i_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_20\,
      Q => dout_i0_out(76),
      R => '0'
    );
\goreg_dm.dout_i_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_19\,
      Q => dout_i0_out(77),
      R => '0'
    );
\goreg_dm.dout_i_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_18\,
      Q => dout_i0_out(78),
      R => '0'
    );
\goreg_dm.dout_i_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_17\,
      Q => dout_i0_out(79),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_89\,
      Q => dout_i0_out(7),
      R => '0'
    );
\goreg_dm.dout_i_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_16\,
      Q => dout_i0_out(80),
      R => '0'
    );
\goreg_dm.dout_i_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_15\,
      Q => dout_i0_out(81),
      R => '0'
    );
\goreg_dm.dout_i_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_14\,
      Q => dout_i0_out(82),
      R => '0'
    );
\goreg_dm.dout_i_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_13\,
      Q => dout_i0_out(83),
      R => '0'
    );
\goreg_dm.dout_i_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_12\,
      Q => dout_i0_out(84),
      R => '0'
    );
\goreg_dm.dout_i_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_11\,
      Q => dout_i0_out(85),
      R => '0'
    );
\goreg_dm.dout_i_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_10\,
      Q => dout_i0_out(86),
      R => '0'
    );
\goreg_dm.dout_i_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_9\,
      Q => dout_i0_out(87),
      R => '0'
    );
\goreg_dm.dout_i_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_8\,
      Q => dout_i0_out(88),
      R => '0'
    );
\goreg_dm.dout_i_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_7\,
      Q => dout_i0_out(89),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_88\,
      Q => dout_i0_out(8),
      R => '0'
    );
\goreg_dm.dout_i_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_6\,
      Q => dout_i0_out(90),
      R => '0'
    );
\goreg_dm.dout_i_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_5\,
      Q => dout_i0_out(91),
      R => '0'
    );
\goreg_dm.dout_i_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_4\,
      Q => dout_i0_out(92),
      R => '0'
    );
\goreg_dm.dout_i_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_3\,
      Q => dout_i0_out(93),
      R => '0'
    );
\goreg_dm.dout_i_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_2\,
      Q => dout_i0_out(94),
      R => '0'
    );
\goreg_dm.dout_i_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_1\,
      Q => dout_i0_out(95),
      R => '0'
    );
\goreg_dm.dout_i_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_0\,
      Q => dout_i0_out(96),
      R => '0'
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_87\,
      Q => dout_i0_out(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_memory__parameterized0\ is
  port (
    dout_i0_out : out STD_LOGIC_VECTOR ( 92 downto 0 );
    s_aclk : in STD_LOGIC;
    \goreg_dm.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 92 downto 0 );
    \goreg_dm.dout_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_memory__parameterized0\ : entity is "memory";
end \design_1_auto_us_df_9_memory__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_df_9_memory__parameterized0\ is
  signal \gdm.dm_gen.dm_n_0\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_1\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_10\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_11\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_12\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_13\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_14\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_15\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_16\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_17\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_18\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_19\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_2\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_20\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_21\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_22\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_23\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_24\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_25\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_26\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_27\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_28\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_29\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_3\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_30\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_31\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_32\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_33\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_34\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_35\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_36\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_37\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_38\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_39\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_4\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_40\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_41\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_42\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_43\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_44\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_45\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_46\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_47\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_48\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_49\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_5\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_50\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_51\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_52\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_53\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_54\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_55\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_56\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_57\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_58\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_59\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_6\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_60\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_61\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_62\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_63\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_64\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_65\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_66\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_67\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_68\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_69\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_7\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_70\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_71\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_72\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_73\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_74\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_75\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_76\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_77\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_78\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_79\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_8\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_80\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_81\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_82\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_83\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_84\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_85\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_86\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_87\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_88\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_89\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_9\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_90\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_91\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_92\ : STD_LOGIC;
begin
\gdm.dm_gen.dm\: entity work.\design_1_auto_us_df_9_dmem__parameterized0\
     port map (
      DI(92 downto 0) => DI(92 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      dout_i(92) => \gdm.dm_gen.dm_n_0\,
      dout_i(91) => \gdm.dm_gen.dm_n_1\,
      dout_i(90) => \gdm.dm_gen.dm_n_2\,
      dout_i(89) => \gdm.dm_gen.dm_n_3\,
      dout_i(88) => \gdm.dm_gen.dm_n_4\,
      dout_i(87) => \gdm.dm_gen.dm_n_5\,
      dout_i(86) => \gdm.dm_gen.dm_n_6\,
      dout_i(85) => \gdm.dm_gen.dm_n_7\,
      dout_i(84) => \gdm.dm_gen.dm_n_8\,
      dout_i(83) => \gdm.dm_gen.dm_n_9\,
      dout_i(82) => \gdm.dm_gen.dm_n_10\,
      dout_i(81) => \gdm.dm_gen.dm_n_11\,
      dout_i(80) => \gdm.dm_gen.dm_n_12\,
      dout_i(79) => \gdm.dm_gen.dm_n_13\,
      dout_i(78) => \gdm.dm_gen.dm_n_14\,
      dout_i(77) => \gdm.dm_gen.dm_n_15\,
      dout_i(76) => \gdm.dm_gen.dm_n_16\,
      dout_i(75) => \gdm.dm_gen.dm_n_17\,
      dout_i(74) => \gdm.dm_gen.dm_n_18\,
      dout_i(73) => \gdm.dm_gen.dm_n_19\,
      dout_i(72) => \gdm.dm_gen.dm_n_20\,
      dout_i(71) => \gdm.dm_gen.dm_n_21\,
      dout_i(70) => \gdm.dm_gen.dm_n_22\,
      dout_i(69) => \gdm.dm_gen.dm_n_23\,
      dout_i(68) => \gdm.dm_gen.dm_n_24\,
      dout_i(67) => \gdm.dm_gen.dm_n_25\,
      dout_i(66) => \gdm.dm_gen.dm_n_26\,
      dout_i(65) => \gdm.dm_gen.dm_n_27\,
      dout_i(64) => \gdm.dm_gen.dm_n_28\,
      dout_i(63) => \gdm.dm_gen.dm_n_29\,
      dout_i(62) => \gdm.dm_gen.dm_n_30\,
      dout_i(61) => \gdm.dm_gen.dm_n_31\,
      dout_i(60) => \gdm.dm_gen.dm_n_32\,
      dout_i(59) => \gdm.dm_gen.dm_n_33\,
      dout_i(58) => \gdm.dm_gen.dm_n_34\,
      dout_i(57) => \gdm.dm_gen.dm_n_35\,
      dout_i(56) => \gdm.dm_gen.dm_n_36\,
      dout_i(55) => \gdm.dm_gen.dm_n_37\,
      dout_i(54) => \gdm.dm_gen.dm_n_38\,
      dout_i(53) => \gdm.dm_gen.dm_n_39\,
      dout_i(52) => \gdm.dm_gen.dm_n_40\,
      dout_i(51) => \gdm.dm_gen.dm_n_41\,
      dout_i(50) => \gdm.dm_gen.dm_n_42\,
      dout_i(49) => \gdm.dm_gen.dm_n_43\,
      dout_i(48) => \gdm.dm_gen.dm_n_44\,
      dout_i(47) => \gdm.dm_gen.dm_n_45\,
      dout_i(46) => \gdm.dm_gen.dm_n_46\,
      dout_i(45) => \gdm.dm_gen.dm_n_47\,
      dout_i(44) => \gdm.dm_gen.dm_n_48\,
      dout_i(43) => \gdm.dm_gen.dm_n_49\,
      dout_i(42) => \gdm.dm_gen.dm_n_50\,
      dout_i(41) => \gdm.dm_gen.dm_n_51\,
      dout_i(40) => \gdm.dm_gen.dm_n_52\,
      dout_i(39) => \gdm.dm_gen.dm_n_53\,
      dout_i(38) => \gdm.dm_gen.dm_n_54\,
      dout_i(37) => \gdm.dm_gen.dm_n_55\,
      dout_i(36) => \gdm.dm_gen.dm_n_56\,
      dout_i(35) => \gdm.dm_gen.dm_n_57\,
      dout_i(34) => \gdm.dm_gen.dm_n_58\,
      dout_i(33) => \gdm.dm_gen.dm_n_59\,
      dout_i(32) => \gdm.dm_gen.dm_n_60\,
      dout_i(31) => \gdm.dm_gen.dm_n_61\,
      dout_i(30) => \gdm.dm_gen.dm_n_62\,
      dout_i(29) => \gdm.dm_gen.dm_n_63\,
      dout_i(28) => \gdm.dm_gen.dm_n_64\,
      dout_i(27) => \gdm.dm_gen.dm_n_65\,
      dout_i(26) => \gdm.dm_gen.dm_n_66\,
      dout_i(25) => \gdm.dm_gen.dm_n_67\,
      dout_i(24) => \gdm.dm_gen.dm_n_68\,
      dout_i(23) => \gdm.dm_gen.dm_n_69\,
      dout_i(22) => \gdm.dm_gen.dm_n_70\,
      dout_i(21) => \gdm.dm_gen.dm_n_71\,
      dout_i(20) => \gdm.dm_gen.dm_n_72\,
      dout_i(19) => \gdm.dm_gen.dm_n_73\,
      dout_i(18) => \gdm.dm_gen.dm_n_74\,
      dout_i(17) => \gdm.dm_gen.dm_n_75\,
      dout_i(16) => \gdm.dm_gen.dm_n_76\,
      dout_i(15) => \gdm.dm_gen.dm_n_77\,
      dout_i(14) => \gdm.dm_gen.dm_n_78\,
      dout_i(13) => \gdm.dm_gen.dm_n_79\,
      dout_i(12) => \gdm.dm_gen.dm_n_80\,
      dout_i(11) => \gdm.dm_gen.dm_n_81\,
      dout_i(10) => \gdm.dm_gen.dm_n_82\,
      dout_i(9) => \gdm.dm_gen.dm_n_83\,
      dout_i(8) => \gdm.dm_gen.dm_n_84\,
      dout_i(7) => \gdm.dm_gen.dm_n_85\,
      dout_i(6) => \gdm.dm_gen.dm_n_86\,
      dout_i(5) => \gdm.dm_gen.dm_n_87\,
      dout_i(4) => \gdm.dm_gen.dm_n_88\,
      dout_i(3) => \gdm.dm_gen.dm_n_89\,
      dout_i(2) => \gdm.dm_gen.dm_n_90\,
      dout_i(1) => \gdm.dm_gen.dm_n_91\,
      dout_i(0) => \gdm.dm_gen.dm_n_92\,
      \goreg_dm.dout_i_reg[1]\(0) => \goreg_dm.dout_i_reg[1]_0\(0),
      \goreg_dm.dout_i_reg[1]_0\(4 downto 0) => \goreg_dm.dout_i_reg[1]_1\(4 downto 0),
      s_aclk => s_aclk
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_92\,
      Q => dout_i0_out(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_82\,
      Q => dout_i0_out(10),
      R => '0'
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_81\,
      Q => dout_i0_out(11),
      R => '0'
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_80\,
      Q => dout_i0_out(12),
      R => '0'
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_79\,
      Q => dout_i0_out(13),
      R => '0'
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_78\,
      Q => dout_i0_out(14),
      R => '0'
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_77\,
      Q => dout_i0_out(15),
      R => '0'
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_76\,
      Q => dout_i0_out(16),
      R => '0'
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_75\,
      Q => dout_i0_out(17),
      R => '0'
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_74\,
      Q => dout_i0_out(18),
      R => '0'
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_73\,
      Q => dout_i0_out(19),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_91\,
      Q => dout_i0_out(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_72\,
      Q => dout_i0_out(20),
      R => '0'
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_71\,
      Q => dout_i0_out(21),
      R => '0'
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_70\,
      Q => dout_i0_out(22),
      R => '0'
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_69\,
      Q => dout_i0_out(23),
      R => '0'
    );
\goreg_dm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_68\,
      Q => dout_i0_out(24),
      R => '0'
    );
\goreg_dm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_67\,
      Q => dout_i0_out(25),
      R => '0'
    );
\goreg_dm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_66\,
      Q => dout_i0_out(26),
      R => '0'
    );
\goreg_dm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_65\,
      Q => dout_i0_out(27),
      R => '0'
    );
\goreg_dm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_64\,
      Q => dout_i0_out(28),
      R => '0'
    );
\goreg_dm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_63\,
      Q => dout_i0_out(29),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_90\,
      Q => dout_i0_out(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_62\,
      Q => dout_i0_out(30),
      R => '0'
    );
\goreg_dm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_61\,
      Q => dout_i0_out(31),
      R => '0'
    );
\goreg_dm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_60\,
      Q => dout_i0_out(32),
      R => '0'
    );
\goreg_dm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_59\,
      Q => dout_i0_out(33),
      R => '0'
    );
\goreg_dm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_58\,
      Q => dout_i0_out(34),
      R => '0'
    );
\goreg_dm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_57\,
      Q => dout_i0_out(35),
      R => '0'
    );
\goreg_dm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_56\,
      Q => dout_i0_out(36),
      R => '0'
    );
\goreg_dm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_55\,
      Q => dout_i0_out(37),
      R => '0'
    );
\goreg_dm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_54\,
      Q => dout_i0_out(38),
      R => '0'
    );
\goreg_dm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_53\,
      Q => dout_i0_out(39),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_89\,
      Q => dout_i0_out(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_52\,
      Q => dout_i0_out(40),
      R => '0'
    );
\goreg_dm.dout_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_51\,
      Q => dout_i0_out(41),
      R => '0'
    );
\goreg_dm.dout_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_50\,
      Q => dout_i0_out(42),
      R => '0'
    );
\goreg_dm.dout_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_49\,
      Q => dout_i0_out(43),
      R => '0'
    );
\goreg_dm.dout_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_48\,
      Q => dout_i0_out(44),
      R => '0'
    );
\goreg_dm.dout_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_47\,
      Q => dout_i0_out(45),
      R => '0'
    );
\goreg_dm.dout_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_46\,
      Q => dout_i0_out(46),
      R => '0'
    );
\goreg_dm.dout_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_45\,
      Q => dout_i0_out(47),
      R => '0'
    );
\goreg_dm.dout_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_44\,
      Q => dout_i0_out(48),
      R => '0'
    );
\goreg_dm.dout_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_43\,
      Q => dout_i0_out(49),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_88\,
      Q => dout_i0_out(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_42\,
      Q => dout_i0_out(50),
      R => '0'
    );
\goreg_dm.dout_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_41\,
      Q => dout_i0_out(51),
      R => '0'
    );
\goreg_dm.dout_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_40\,
      Q => dout_i0_out(52),
      R => '0'
    );
\goreg_dm.dout_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_39\,
      Q => dout_i0_out(53),
      R => '0'
    );
\goreg_dm.dout_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_38\,
      Q => dout_i0_out(54),
      R => '0'
    );
\goreg_dm.dout_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_37\,
      Q => dout_i0_out(55),
      R => '0'
    );
\goreg_dm.dout_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_36\,
      Q => dout_i0_out(56),
      R => '0'
    );
\goreg_dm.dout_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_35\,
      Q => dout_i0_out(57),
      R => '0'
    );
\goreg_dm.dout_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_34\,
      Q => dout_i0_out(58),
      R => '0'
    );
\goreg_dm.dout_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_33\,
      Q => dout_i0_out(59),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_87\,
      Q => dout_i0_out(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_32\,
      Q => dout_i0_out(60),
      R => '0'
    );
\goreg_dm.dout_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_31\,
      Q => dout_i0_out(61),
      R => '0'
    );
\goreg_dm.dout_i_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_30\,
      Q => dout_i0_out(62),
      R => '0'
    );
\goreg_dm.dout_i_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_29\,
      Q => dout_i0_out(63),
      R => '0'
    );
\goreg_dm.dout_i_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_28\,
      Q => dout_i0_out(64),
      R => '0'
    );
\goreg_dm.dout_i_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_27\,
      Q => dout_i0_out(65),
      R => '0'
    );
\goreg_dm.dout_i_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_26\,
      Q => dout_i0_out(66),
      R => '0'
    );
\goreg_dm.dout_i_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_25\,
      Q => dout_i0_out(67),
      R => '0'
    );
\goreg_dm.dout_i_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_24\,
      Q => dout_i0_out(68),
      R => '0'
    );
\goreg_dm.dout_i_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_23\,
      Q => dout_i0_out(69),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_86\,
      Q => dout_i0_out(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_22\,
      Q => dout_i0_out(70),
      R => '0'
    );
\goreg_dm.dout_i_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_21\,
      Q => dout_i0_out(71),
      R => '0'
    );
\goreg_dm.dout_i_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_20\,
      Q => dout_i0_out(72),
      R => '0'
    );
\goreg_dm.dout_i_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_19\,
      Q => dout_i0_out(73),
      R => '0'
    );
\goreg_dm.dout_i_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_18\,
      Q => dout_i0_out(74),
      R => '0'
    );
\goreg_dm.dout_i_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_17\,
      Q => dout_i0_out(75),
      R => '0'
    );
\goreg_dm.dout_i_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_16\,
      Q => dout_i0_out(76),
      R => '0'
    );
\goreg_dm.dout_i_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_15\,
      Q => dout_i0_out(77),
      R => '0'
    );
\goreg_dm.dout_i_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_14\,
      Q => dout_i0_out(78),
      R => '0'
    );
\goreg_dm.dout_i_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_13\,
      Q => dout_i0_out(79),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_85\,
      Q => dout_i0_out(7),
      R => '0'
    );
\goreg_dm.dout_i_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_12\,
      Q => dout_i0_out(80),
      R => '0'
    );
\goreg_dm.dout_i_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_11\,
      Q => dout_i0_out(81),
      R => '0'
    );
\goreg_dm.dout_i_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_10\,
      Q => dout_i0_out(82),
      R => '0'
    );
\goreg_dm.dout_i_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_9\,
      Q => dout_i0_out(83),
      R => '0'
    );
\goreg_dm.dout_i_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_8\,
      Q => dout_i0_out(84),
      R => '0'
    );
\goreg_dm.dout_i_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_7\,
      Q => dout_i0_out(85),
      R => '0'
    );
\goreg_dm.dout_i_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_6\,
      Q => dout_i0_out(86),
      R => '0'
    );
\goreg_dm.dout_i_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_5\,
      Q => dout_i0_out(87),
      R => '0'
    );
\goreg_dm.dout_i_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_4\,
      Q => dout_i0_out(88),
      R => '0'
    );
\goreg_dm.dout_i_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_3\,
      Q => dout_i0_out(89),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_84\,
      Q => dout_i0_out(8),
      R => '0'
    );
\goreg_dm.dout_i_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_2\,
      Q => dout_i0_out(90),
      R => '0'
    );
\goreg_dm.dout_i_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_1\,
      Q => dout_i0_out(91),
      R => '0'
    );
\goreg_dm.dout_i_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_0\,
      Q => dout_i0_out(92),
      R => '0'
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_83\,
      Q => dout_i0_out(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_memory__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 27 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dm_rd_en : in STD_LOGIC;
    \goreg_dm.dout_i_reg[27]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_memory__parameterized1\ : entity is "memory";
end \design_1_auto_us_df_9_memory__parameterized1\;

architecture STRUCTURE of \design_1_auto_us_df_9_memory__parameterized1\ is
  signal dout_i : STD_LOGIC_VECTOR ( 27 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.\design_1_auto_us_df_9_dmem__parameterized1\
     port map (
      D(27 downto 0) => dout_i(27 downto 0),
      E(0) => E(0),
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      din(26 downto 0) => din(26 downto 0),
      dm_rd_en => dm_rd_en,
      \gpr1.dout_i_reg[1]_0\(4 downto 0) => \gpr1.dout_i_reg[1]\(4 downto 0)
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[27]_0\(0),
      D => dout_i(0),
      Q => dout(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[27]_0\(0),
      D => dout_i(10),
      Q => dout(10),
      R => '0'
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[27]_0\(0),
      D => dout_i(11),
      Q => dout(11),
      R => '0'
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[27]_0\(0),
      D => dout_i(12),
      Q => dout(12),
      R => '0'
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[27]_0\(0),
      D => dout_i(13),
      Q => dout(13),
      R => '0'
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[27]_0\(0),
      D => dout_i(14),
      Q => dout(14),
      R => '0'
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[27]_0\(0),
      D => dout_i(15),
      Q => dout(15),
      R => '0'
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[27]_0\(0),
      D => dout_i(16),
      Q => dout(16),
      R => '0'
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[27]_0\(0),
      D => dout_i(17),
      Q => dout(17),
      R => '0'
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[27]_0\(0),
      D => dout_i(18),
      Q => dout(18),
      R => '0'
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[27]_0\(0),
      D => dout_i(19),
      Q => dout(19),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[27]_0\(0),
      D => dout_i(1),
      Q => dout(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[27]_0\(0),
      D => dout_i(20),
      Q => dout(20),
      R => '0'
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[27]_0\(0),
      D => dout_i(21),
      Q => dout(21),
      R => '0'
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[27]_0\(0),
      D => dout_i(22),
      Q => dout(22),
      R => '0'
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[27]_0\(0),
      D => dout_i(23),
      Q => dout(23),
      R => '0'
    );
\goreg_dm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[27]_0\(0),
      D => dout_i(24),
      Q => dout(24),
      R => '0'
    );
\goreg_dm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[27]_0\(0),
      D => dout_i(25),
      Q => dout(25),
      R => '0'
    );
\goreg_dm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[27]_0\(0),
      D => dout_i(26),
      Q => dout(26),
      R => '0'
    );
\goreg_dm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[27]_0\(0),
      D => dout_i(27),
      Q => dout(27),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[27]_0\(0),
      D => dout_i(2),
      Q => dout(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[27]_0\(0),
      D => dout_i(3),
      Q => dout(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[27]_0\(0),
      D => dout_i(4),
      Q => dout(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[27]_0\(0),
      D => dout_i(5),
      Q => dout(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[27]_0\(0),
      D => dout_i(6),
      Q => dout(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[27]_0\(0),
      D => dout_i(7),
      Q => dout(7),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[27]_0\(0),
      D => dout_i(8),
      Q => dout(8),
      R => '0'
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \goreg_dm.dout_i_reg[27]_0\(0),
      D => dout_i(9),
      Q => dout(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_memory__parameterized2\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    count_d10_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dm_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_memory__parameterized2\ : entity is "memory";
end \design_1_auto_us_df_9_memory__parameterized2\;

architecture STRUCTURE of \design_1_auto_us_df_9_memory__parameterized2\ is
  signal dout_i : STD_LOGIC_VECTOR ( 20 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.\design_1_auto_us_df_9_dmem__parameterized2\
     port map (
      D(15 downto 8) => dout_i(20 downto 13),
      D(7 downto 5) => dout_i(8 downto 6),
      D(4 downto 0) => dout_i(4 downto 0),
      EN => EN,
      clk => clk,
      count_d10_in(4 downto 0) => count_d10_in(4 downto 0),
      din(20 downto 0) => din(20 downto 0),
      dm_rd_en => dm_rd_en,
      \gpr1.dout_i_reg[1]_0\(4 downto 0) => \gpr1.dout_i_reg[1]\(4 downto 0)
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(0),
      Q => dout(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(13),
      Q => dout(8),
      R => '0'
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(14),
      Q => dout(9),
      R => '0'
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(15),
      Q => dout(10),
      R => '0'
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(16),
      Q => dout(11),
      R => '0'
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(17),
      Q => dout(12),
      R => '0'
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(18),
      Q => dout(13),
      R => '0'
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(19),
      Q => dout(14),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(1),
      Q => dout(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(20),
      Q => dout(15),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(2),
      Q => dout(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(3),
      Q => dout(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(4),
      Q => dout(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(6),
      Q => dout(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(7),
      Q => dout(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(8),
      Q => dout(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_memory__parameterized3\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i[1]_i_3\ : in STD_LOGIC;
    \gpr1.dout_i[1]_i_3_0\ : in STD_LOGIC;
    \gpr1.dout_i[1]_i_3_1\ : in STD_LOGIC;
    \gpr1.dout_i[1]_i_3_2\ : in STD_LOGIC;
    \gpr1.dout_i[1]_i_4\ : in STD_LOGIC;
    \gpr1.dout_i[1]_i_4_0\ : in STD_LOGIC;
    \gpr1.dout_i[1]_i_4_1\ : in STD_LOGIC;
    \gpr1.dout_i[1]_i_4_2\ : in STD_LOGIC;
    dm_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_memory__parameterized3\ : entity is "memory";
end \design_1_auto_us_df_9_memory__parameterized3\;

architecture STRUCTURE of \design_1_auto_us_df_9_memory__parameterized3\ is
  signal dout_i : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.\design_1_auto_us_df_9_dmem__parameterized3\
     port map (
      D(1 downto 0) => dout_i(1 downto 0),
      Q(5 downto 0) => Q(5 downto 0),
      clk => clk,
      din(1 downto 0) => din(1 downto 0),
      dm_rd_en => dm_rd_en,
      \gpr1.dout_i[1]_i_3_0\ => \gpr1.dout_i[1]_i_3\,
      \gpr1.dout_i[1]_i_3_1\ => \gpr1.dout_i[1]_i_3_0\,
      \gpr1.dout_i[1]_i_3_2\ => \gpr1.dout_i[1]_i_3_1\,
      \gpr1.dout_i[1]_i_3_3\ => \gpr1.dout_i[1]_i_3_2\,
      \gpr1.dout_i[1]_i_4_0\ => \gpr1.dout_i[1]_i_4\,
      \gpr1.dout_i[1]_i_4_1\ => \gpr1.dout_i[1]_i_4_0\,
      \gpr1.dout_i[1]_i_4_2\ => \gpr1.dout_i[1]_i_4_1\,
      \gpr1.dout_i[1]_i_4_3\ => \gpr1.dout_i[1]_i_4_2\,
      \gpr1.dout_i_reg[1]_0\(8 downto 0) => \gpr1.dout_i_reg[1]\(8 downto 0)
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(0),
      Q => dout(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(1),
      Q => dout(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_9_rd_logic is
  port (
    \out\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    \gpregsm2.curr_fwft_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC
  );
end design_1_auto_us_df_9_rd_logic;

architecture STRUCTURE of design_1_auto_us_df_9_rd_logic is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  \out\ <= \^out\;
\gr1.gr1_int.rfwft\: entity work.design_1_auto_us_df_9_rd_fwft
     port map (
      E(0) => \^e\(0),
      \gpregsm2.curr_fwft_state_reg[0]_0\(0) => \gpregsm2.curr_fwft_state_reg[0]\(0),
      \gpregsm2.user_valid_reg_0\ => \gc0.count_d1_reg[4]_0\,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      \out\ => \^out\,
      s_aclk => s_aclk
    );
\grss.rsts\: entity work.design_1_auto_us_df_9_rd_status_flags_ss
     port map (
      \out\ => \^out\,
      ram_empty_i_reg_0 => ram_empty_i_reg,
      ram_empty_i_reg_1 => \gc0.count_d1_reg[4]_0\,
      s_aclk => s_aclk
    );
rpntr: entity work.design_1_auto_us_df_9_rd_bin_cntr
     port map (
      E(0) => \^e\(0),
      Q(4 downto 0) => Q(4 downto 0),
      \gc0.count_d1_reg[4]_0\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gc0.count_d1_reg[4]_1\ => \gc0.count_d1_reg[4]_0\,
      s_aclk => s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_rd_logic__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    \gpregsm2.curr_fwft_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_rd_logic__parameterized0\ : entity is "rd_logic";
end \design_1_auto_us_df_9_rd_logic__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_df_9_rd_logic__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  \out\ <= \^out\;
\gr1.gr1_int.rfwft\: entity work.design_1_auto_us_df_9_rd_fwft_18
     port map (
      E(0) => \^e\(0),
      \gpregsm2.curr_fwft_state_reg[0]_0\(0) => \gpregsm2.curr_fwft_state_reg[0]\(0),
      \gpregsm2.user_valid_reg_0\ => \gc0.count_d1_reg[4]_0\,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      \out\ => \^out\,
      s_aclk => s_aclk
    );
\grss.rsts\: entity work.design_1_auto_us_df_9_rd_status_flags_ss_19
     port map (
      \out\ => \^out\,
      ram_empty_i_reg_0 => ram_empty_i_reg,
      ram_empty_i_reg_1 => \gc0.count_d1_reg[4]_0\,
      s_aclk => s_aclk
    );
rpntr: entity work.design_1_auto_us_df_9_rd_bin_cntr_20
     port map (
      E(0) => \^e\(0),
      Q(4 downto 0) => Q(4 downto 0),
      \gc0.count_d1_reg[4]_0\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gc0.count_d1_reg[4]_1\ => \gc0.count_d1_reg[4]_0\,
      s_aclk => s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_rd_logic__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    dm_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    srst_full_ff_i : in STD_LOGIC;
    clk : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \goreg_dm.dout_i_reg[20]\ : in STD_LOGIC;
    srst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_rd_logic__parameterized1\ : entity is "rd_logic";
end \design_1_auto_us_df_9_rd_logic__parameterized1\;

architecture STRUCTURE of \design_1_auto_us_df_9_rd_logic__parameterized1\ is
  signal \^out\ : STD_LOGIC;
  signal \^ram_empty_fb_i_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \out\ <= \^out\;
  ram_empty_fb_i_reg(0) <= \^ram_empty_fb_i_reg\(0);
\gr1.gr1_int.rfwft\: entity work.\design_1_auto_us_df_9_rd_fwft__parameterized0_6\
     port map (
      E(0) => E(0),
      clk => clk,
      dm_rd_en => dm_rd_en,
      empty => empty,
      \goreg_dm.dout_i_reg[20]\ => \goreg_dm.dout_i_reg[20]\,
      \out\ => \^out\,
      ram_empty_fb_i_reg(0) => \^ram_empty_fb_i_reg\(0),
      rd_en => rd_en,
      srst => srst,
      srst_full_ff_i => srst_full_ff_i
    );
\grss.rsts\: entity work.\design_1_auto_us_df_9_rd_status_flags_ss__parameterized0\
     port map (
      clk => clk,
      \out\ => \^out\,
      ram_empty_i_reg_0 => ram_empty_i_reg,
      srst_full_ff_i => srst_full_ff_i
    );
rpntr: entity work.\design_1_auto_us_df_9_rd_bin_cntr__parameterized0\
     port map (
      E(0) => \^ram_empty_fb_i_reg\(0),
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      \gc0.count_d1_reg[4]_0\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      srst_full_ff_i => srst_full_ff_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_rd_logic__parameterized1_7\ is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    dm_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    srst_full_ff_i : in STD_LOGIC;
    clk : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \goreg_dm.dout_i_reg[27]\ : in STD_LOGIC;
    srst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_rd_logic__parameterized1_7\ : entity is "rd_logic";
end \design_1_auto_us_df_9_rd_logic__parameterized1_7\;

architecture STRUCTURE of \design_1_auto_us_df_9_rd_logic__parameterized1_7\ is
  signal \^out\ : STD_LOGIC;
  signal \^ram_empty_fb_i_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \out\ <= \^out\;
  ram_empty_fb_i_reg(0) <= \^ram_empty_fb_i_reg\(0);
\gr1.gr1_int.rfwft\: entity work.\design_1_auto_us_df_9_rd_fwft__parameterized0_13\
     port map (
      E(0) => E(0),
      clk => clk,
      dm_rd_en => dm_rd_en,
      empty => empty,
      \goreg_dm.dout_i_reg[27]\ => \goreg_dm.dout_i_reg[27]\,
      \out\ => \^out\,
      ram_empty_fb_i_reg(0) => \^ram_empty_fb_i_reg\(0),
      rd_en => rd_en,
      srst => srst,
      srst_full_ff_i => srst_full_ff_i
    );
\grss.rsts\: entity work.\design_1_auto_us_df_9_rd_status_flags_ss__parameterized0_14\
     port map (
      clk => clk,
      \out\ => \^out\,
      ram_empty_i_reg_0 => ram_empty_i_reg,
      srst_full_ff_i => srst_full_ff_i
    );
rpntr: entity work.\design_1_auto_us_df_9_rd_bin_cntr__parameterized0_15\
     port map (
      E(0) => \^ram_empty_fb_i_reg\(0),
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      \gc0.count_d1_reg[4]_0\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      srst_full_ff_i => srst_full_ff_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_rd_status_flags_ss__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    \gmux.gm[1].gms.ms\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms\ : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst_full_ff_i : in STD_LOGIC;
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg_2 : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_rd_status_flags_ss__parameterized1\ : entity is "rd_status_flags_ss";
end \design_1_auto_us_df_9_rd_status_flags_ss__parameterized1\;

architecture STRUCTURE of \design_1_auto_us_df_9_rd_status_flags_ss__parameterized1\ is
  signal c2_n_0 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
c1: entity work.\design_1_auto_us_df_9_compare__parameterized0_2\
     port map (
      comp0 => comp0,
      \gmux.gm[1].gms.ms_0\ => \gmux.gm[1].gms.ms\,
      \gmux.gm[2].gms.ms_0\ => \gmux.gm[2].gms.ms\,
      \gmux.gm[3].gms.ms_0\ => \gmux.gm[3].gms.ms\,
      \gmux.gm[4].gms.ms_0\ => \gmux.gm[4].gms.ms\,
      ram_empty_i_reg => ram_empty_i_reg_0
    );
c2: entity work.\design_1_auto_us_df_9_compare__parameterized0_3\
     port map (
      E(0) => E(0),
      comp0 => comp0,
      \out\ => ram_empty_fb_i,
      ram_empty_i_reg(0) => ram_empty_i_reg_1(0),
      ram_empty_i_reg_0 => ram_empty_i_reg_2,
      ram_full_fb_i_reg => c2_n_0,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      wr_en => wr_en
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_fb_i,
      S => srst_full_ff_i
    );
ram_empty_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_i,
      S => srst_full_ff_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_9_reset_blk_ramfifo is
  port (
    \out\ : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_arst : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
end design_1_auto_us_df_9_reset_blk_ramfifo;

architecture STRUCTURE of design_1_auto_us_df_9_reset_blk_ramfifo is
  signal \grstd1.grst_full.grst_f.rst_d1_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of rd_rst_reg : signal is std.standard.true;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_d30 : STD_LOGIC;
  signal rst_d4 : STD_LOGIC;
  attribute async_reg of rst_d4 : signal is "true";
  attribute msgon of rst_d4 : signal is "true";
  signal rst_d5 : STD_LOGIC;
  attribute async_reg of rst_d5 : signal is "true";
  attribute msgon of rst_d5 : signal is "true";
  signal rst_d6 : STD_LOGIC;
  attribute async_reg of rst_d6 : signal is "true";
  attribute msgon of rst_d6 : signal is "true";
  signal rst_d7 : STD_LOGIC;
  attribute async_reg of rst_d7 : signal is "true";
  attribute msgon of rst_d7 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH of wr_rst_reg : signal is std.standard.true;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is "true";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
  \grstd1.grst_full.grst_f.rst_d3_reg_0\ <= rst_d3;
  \out\ <= rst_d2;
\gc0.count_d1[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sckt_wr_rst_cc(1),
      I1 => sckt_wr_rst_cc(0),
      I2 => rst_wr_reg2,
      O => AR(0)
    );
\grstd1.grst_full.grst_f.rst_d1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sckt_wr_rst_cc(2),
      I1 => sckt_wr_rst_cc(3),
      I2 => sckt_wr_rst_cc(0),
      I3 => sckt_wr_rst_cc(1),
      I4 => rst_wr_reg2,
      O => \grstd1.grst_full.grst_f.rst_d1_i_1_n_0\
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d1_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d1,
      PRE => rst_wr_reg2,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rst_d2,
      I1 => rst_wr_reg2,
      I2 => sckt_wr_rst_cc(0),
      I3 => sckt_wr_rst_cc(1),
      O => rst_d30
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d30,
      PRE => rst_wr_reg2,
      Q => rst_d3
    );
\grstd1.grst_full.grst_f.rst_d4_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d3,
      PRE => rst_wr_reg2,
      Q => rst_d4
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(2)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(1)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d6
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(0)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(2)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(1)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(0)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_wr_reg1
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_rd_reg1
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_rd_reg2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d5
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_wr_reg2,
      Q => sckt_wr_rst_cc(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => sckt_wr_rst_cc(0),
      Q => sckt_wr_rst_cc(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => sckt_wr_rst_cc(1),
      Q => sckt_wr_rst_cc(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => sckt_wr_rst_cc(2),
      Q => sckt_wr_rst_cc(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.design_1_auto_us_df_9_xpm_cdc_async_rst
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => s_aclk,
      src_arst => src_arst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_reset_blk_ramfifo__parameterized0\ is
  port (
    wr_rst_reg_reg : out STD_LOGIC;
    srst_full_ff_i : out STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_reset_blk_ramfifo__parameterized0\ : entity is "reset_blk_ramfifo";
end \design_1_auto_us_df_9_reset_blk_ramfifo__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_df_9_reset_blk_ramfifo__parameterized0\ is
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_wr_reg2 : signal is "true";
begin
\g8serrst.usrst_inst\: entity work.design_1_auto_us_df_9_bram_fifo_rstlogic
     port map (
      clk => clk,
      srst => srst,
      srst_full_ff_i => srst_full_ff_i,
      wr_rst_reg_reg_0 => wr_rst_reg_reg
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_wr_reg2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_reset_blk_ramfifo__parameterized0_4\ is
  port (
    wr_rst_reg_reg : out STD_LOGIC;
    srst_full_ff_i : out STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_reset_blk_ramfifo__parameterized0_4\ : entity is "reset_blk_ramfifo";
end \design_1_auto_us_df_9_reset_blk_ramfifo__parameterized0_4\;

architecture STRUCTURE of \design_1_auto_us_df_9_reset_blk_ramfifo__parameterized0_4\ is
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_wr_reg2 : signal is "true";
begin
\g8serrst.usrst_inst\: entity work.design_1_auto_us_df_9_bram_fifo_rstlogic_5
     port map (
      clk => clk,
      srst => srst,
      srst_full_ff_i => srst_full_ff_i,
      wr_rst_reg_reg_0 => wr_rst_reg_reg
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_wr_reg2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_reset_blk_ramfifo__parameterized0_9\ is
  port (
    wr_rst_reg_reg : out STD_LOGIC;
    srst_full_ff_i : out STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_reset_blk_ramfifo__parameterized0_9\ : entity is "reset_blk_ramfifo";
end \design_1_auto_us_df_9_reset_blk_ramfifo__parameterized0_9\;

architecture STRUCTURE of \design_1_auto_us_df_9_reset_blk_ramfifo__parameterized0_9\ is
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_wr_reg2 : signal is "true";
begin
\g8serrst.usrst_inst\: entity work.design_1_auto_us_df_9_bram_fifo_rstlogic_10
     port map (
      clk => clk,
      srst => srst,
      srst_full_ff_i => srst_full_ff_i,
      wr_rst_reg_reg_0 => wr_rst_reg_reg
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_wr_reg2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_reset_blk_ramfifo__xdcDup__1\ is
  port (
    \out\ : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_arst : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_reset_blk_ramfifo__xdcDup__1\ : entity is "reset_blk_ramfifo";
end \design_1_auto_us_df_9_reset_blk_ramfifo__xdcDup__1\;

architecture STRUCTURE of \design_1_auto_us_df_9_reset_blk_ramfifo__xdcDup__1\ is
  signal \grstd1.grst_full.grst_f.rst_d1_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of rd_rst_reg : signal is std.standard.true;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_d30 : STD_LOGIC;
  signal rst_d4 : STD_LOGIC;
  attribute async_reg of rst_d4 : signal is "true";
  attribute msgon of rst_d4 : signal is "true";
  signal rst_d5 : STD_LOGIC;
  attribute async_reg of rst_d5 : signal is "true";
  attribute msgon of rst_d5 : signal is "true";
  signal rst_d6 : STD_LOGIC;
  attribute async_reg of rst_d6 : signal is "true";
  attribute msgon of rst_d6 : signal is "true";
  signal rst_d7 : STD_LOGIC;
  attribute async_reg of rst_d7 : signal is "true";
  attribute msgon of rst_d7 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH of wr_rst_reg : signal is std.standard.true;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is "true";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
  \grstd1.grst_full.grst_f.rst_d3_reg_0\ <= rst_d3;
  \out\ <= rst_d2;
\gc0.count_d1[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sckt_wr_rst_cc(1),
      I1 => sckt_wr_rst_cc(0),
      I2 => rst_wr_reg2,
      O => AR(0)
    );
\grstd1.grst_full.grst_f.rst_d1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sckt_wr_rst_cc(2),
      I1 => sckt_wr_rst_cc(3),
      I2 => sckt_wr_rst_cc(0),
      I3 => sckt_wr_rst_cc(1),
      I4 => rst_wr_reg2,
      O => \grstd1.grst_full.grst_f.rst_d1_i_1_n_0\
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d1_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d1,
      PRE => rst_wr_reg2,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rst_d2,
      I1 => rst_wr_reg2,
      I2 => sckt_wr_rst_cc(0),
      I3 => sckt_wr_rst_cc(1),
      O => rst_d30
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d30,
      PRE => rst_wr_reg2,
      Q => rst_d3
    );
\grstd1.grst_full.grst_f.rst_d4_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d3,
      PRE => rst_wr_reg2,
      Q => rst_d4
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(2)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(1)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d6
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(0)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(2)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(1)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(0)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_wr_reg1
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_rd_reg1
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_rd_reg2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d5
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_wr_reg2,
      Q => sckt_wr_rst_cc(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => sckt_wr_rst_cc(0),
      Q => sckt_wr_rst_cc(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => sckt_wr_rst_cc(1),
      Q => sckt_wr_rst_cc(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => sckt_wr_rst_cc(2),
      Q => sckt_wr_rst_cc(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\design_1_auto_us_df_9_xpm_cdc_async_rst__2\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => s_aclk,
      src_arst => src_arst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_9_wr_logic is
  port (
    s_axi_awready : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_1 : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    ram_empty_fb_i_i_3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_i_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_auto_us_df_9_wr_logic;

architecture STRUCTURE of design_1_auto_us_df_9_wr_logic is
  signal \gwss.wsts_n_0\ : STD_LOGIC;
  signal ram_full_comb : STD_LOGIC;
  signal \^ram_full_fb_i_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  ram_full_fb_i_reg_0(0) <= \^ram_full_fb_i_reg_0\(0);
\gwss.wsts\: entity work.design_1_auto_us_df_9_wr_status_flags_ss
     port map (
      E(0) => \^ram_full_fb_i_reg_0\(0),
      \out\ => \gwss.wsts_n_0\,
      ram_full_comb => ram_full_comb,
      ram_full_i_reg_0 => \out\,
      s_aclk => s_aclk,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid
    );
wpntr: entity work.design_1_auto_us_df_9_wr_bin_cntr
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      Q(4 downto 0) => Q(4 downto 0),
      \gcc0.gc0.count_reg[4]_0\(0) => \^ram_full_fb_i_reg_0\(0),
      \out\ => \gwss.wsts_n_0\,
      ram_empty_fb_i_i_2_0(4 downto 0) => ram_empty_fb_i_i_2(4 downto 0),
      ram_empty_fb_i_i_3_0(4 downto 0) => ram_empty_fb_i_i_3(4 downto 0),
      ram_empty_i_reg => ram_empty_i_reg,
      ram_full_comb => ram_full_comb,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg_1,
      s_aclk => s_aclk,
      s_axi_awvalid => s_axi_awvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_wr_logic__parameterized0\ is
  port (
    s_axi_arready : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_1 : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    ram_empty_fb_i_i_3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_i_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_wr_logic__parameterized0\ : entity is "wr_logic";
end \design_1_auto_us_df_9_wr_logic__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_df_9_wr_logic__parameterized0\ is
  signal \gwss.wsts_n_0\ : STD_LOGIC;
  signal ram_full_comb : STD_LOGIC;
  signal \^ram_full_fb_i_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  ram_full_fb_i_reg_0(0) <= \^ram_full_fb_i_reg_0\(0);
\gwss.wsts\: entity work.design_1_auto_us_df_9_wr_status_flags_ss_16
     port map (
      E(0) => \^ram_full_fb_i_reg_0\(0),
      \out\ => \gwss.wsts_n_0\,
      ram_full_comb => ram_full_comb,
      ram_full_i_reg_0 => \out\,
      s_aclk => s_aclk,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid
    );
wpntr: entity work.design_1_auto_us_df_9_wr_bin_cntr_17
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      Q(4 downto 0) => Q(4 downto 0),
      \gcc0.gc0.count_reg[4]_0\(0) => \^ram_full_fb_i_reg_0\(0),
      \out\ => \gwss.wsts_n_0\,
      ram_empty_fb_i_i_2_0(4 downto 0) => ram_empty_fb_i_i_2(4 downto 0),
      ram_empty_fb_i_i_3_0(4 downto 0) => ram_empty_fb_i_i_3(4 downto 0),
      ram_empty_i_reg => ram_empty_i_reg,
      ram_full_comb => ram_full_comb,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg_1,
      s_aclk => s_aclk,
      s_axi_arvalid => s_axi_arvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_wr_logic__parameterized1\ is
  port (
    full : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    srst_full_ff_i : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    ram_full_fb_i_i_3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_i_2 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_wr_logic__parameterized1\ : entity is "wr_logic";
end \design_1_auto_us_df_9_wr_logic__parameterized1\;

architecture STRUCTURE of \design_1_auto_us_df_9_wr_logic__parameterized1\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwss.wsts_n_0\ : STD_LOGIC;
  signal ram_full_comb : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.\design_1_auto_us_df_9_wr_status_flags_ss__parameterized0\
     port map (
      E(0) => \^e\(0),
      clk => clk,
      full => full,
      \out\ => \gwss.wsts_n_0\,
      ram_full_comb => ram_full_comb,
      srst_full_ff_i => srst_full_ff_i,
      wr_en => wr_en
    );
wpntr: entity work.\design_1_auto_us_df_9_wr_bin_cntr__parameterized0\
     port map (
      E(0) => \^e\(0),
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      \out\ => \gwss.wsts_n_0\,
      ram_empty_fb_i_i_2_0(4 downto 0) => ram_empty_fb_i_i_2(4 downto 0),
      ram_empty_i_reg(0) => ram_empty_i_reg(0),
      ram_empty_i_reg_0 => \out\,
      ram_full_comb => ram_full_comb,
      ram_full_fb_i_i_3_0(4 downto 0) => ram_full_fb_i_i_3(4 downto 0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      srst_full_ff_i => srst_full_ff_i,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_wr_logic__parameterized1_8\ is
  port (
    full : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    srst_full_ff_i : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    ram_full_fb_i_i_3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_i_2 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_wr_logic__parameterized1_8\ : entity is "wr_logic";
end \design_1_auto_us_df_9_wr_logic__parameterized1_8\;

architecture STRUCTURE of \design_1_auto_us_df_9_wr_logic__parameterized1_8\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwss.wsts_n_0\ : STD_LOGIC;
  signal ram_full_comb : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.\design_1_auto_us_df_9_wr_status_flags_ss__parameterized0_11\
     port map (
      E(0) => \^e\(0),
      clk => clk,
      full => full,
      \out\ => \gwss.wsts_n_0\,
      ram_full_comb => ram_full_comb,
      srst_full_ff_i => srst_full_ff_i,
      wr_en => wr_en
    );
wpntr: entity work.\design_1_auto_us_df_9_wr_bin_cntr__parameterized0_12\
     port map (
      E(0) => \^e\(0),
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      \out\ => \gwss.wsts_n_0\,
      ram_empty_fb_i_i_2_0(4 downto 0) => ram_empty_fb_i_i_2(4 downto 0),
      ram_empty_i_reg(0) => ram_empty_i_reg(0),
      ram_empty_i_reg_0 => \out\,
      ram_full_comb => ram_full_comb,
      ram_full_fb_i_i_3_0(4 downto 0) => ram_full_fb_i_i_3(4 downto 0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      srst_full_ff_i => srst_full_ff_i,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_wr_status_flags_ss__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst_full_ff_i : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_wr_status_flags_ss__parameterized1\ : entity is "wr_status_flags_ss";
end \design_1_auto_us_df_9_wr_status_flags_ss__parameterized1\;

architecture STRUCTURE of \design_1_auto_us_df_9_wr_status_flags_ss__parameterized1\ is
  signal comp0 : STD_LOGIC;
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_comb : STD_LOGIC;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
c0: entity work.\design_1_auto_us_df_9_compare__parameterized0\
     port map (
      comp0 => comp0,
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gmux.gm[4].gms.ms\(3 downto 0),
      v1_reg(0) => v1_reg(0)
    );
c1: entity work.\design_1_auto_us_df_9_compare__parameterized0_1\
     port map (
      comp0 => comp0,
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0),
      \out\ => ram_full_fb_i,
      ram_full_comb => ram_full_comb,
      ram_full_i_reg(0) => ram_full_i_reg_0(0),
      v1_reg_0(0) => v1_reg_0(0),
      wr_en => wr_en
    );
\gcc0.gc0.count_d1[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      Q => ram_full_fb_i,
      R => srst_full_ff_i
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      Q => ram_full_i,
      R => srst_full_ff_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_9_blk_mem_gen_generic_cstr is
  port (
    doutb : out STD_LOGIC_VECTOR ( 143 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 35 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end design_1_auto_us_df_9_blk_mem_gen_generic_cstr;

architecture STRUCTURE of design_1_auto_us_df_9_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.design_1_auto_us_df_9_blk_mem_gen_prim_width
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clkb => clkb,
      dina(35 downto 0) => dina(35 downto 0),
      doutb(71 downto 0) => doutb(71 downto 0),
      ena => ena,
      enb => enb,
      wea(7 downto 0) => wea(7 downto 0)
    );
\ramloop[1].ram.r\: entity work.\design_1_auto_us_df_9_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clkb => clkb,
      dina(35 downto 0) => dina(35 downto 0),
      doutb(71 downto 0) => doutb(143 downto 72),
      ena => ena,
      enb => enb,
      wea(7 downto 0) => wea(15 downto 8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_9_fifo_generator_ramfifo is
  port (
    s_axi_awready : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    dout_i0_out : out STD_LOGIC_VECTOR ( 96 downto 0 );
    src_arst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 96 downto 0 );
    s_axi_awvalid : in STD_LOGIC
  );
end design_1_auto_us_df_9_fifo_generator_ramfifo;

architecture STRUCTURE of design_1_auto_us_df_9_fifo_generator_ramfifo is
  signal dout_i0 : STD_LOGIC;
  signal empty_fb_i : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal ram_wr_en : STD_LOGIC;
  signal rd_pntr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_2 : STD_LOGIC;
  signal wr_pntr : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.design_1_auto_us_df_9_rd_logic
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      Q(4 downto 0) => rd_pntr_plus1(4 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => rd_pntr(4 downto 0),
      \gc0.count_d1_reg[4]_0\ => rstblk_n_2,
      \gpregsm2.curr_fwft_state_reg[0]\(0) => dout_i0,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      \out\ => empty_fb_i,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      s_aclk => s_aclk
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.design_1_auto_us_df_9_wr_logic
     port map (
      AR(0) => rstblk_n_2,
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      Q(4 downto 0) => wr_pntr(4 downto 0),
      \out\ => rst_full_ff_i,
      ram_empty_fb_i_i_2(4 downto 0) => rd_pntr_plus1(4 downto 0),
      ram_empty_fb_i_i_3(4 downto 0) => rd_pntr(4 downto 0),
      ram_empty_i_reg => empty_fb_i,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      ram_full_fb_i_reg_0(0) => ram_wr_en,
      ram_full_fb_i_reg_1 => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid
    );
\gntv_or_sync_fifo.mem\: entity work.design_1_auto_us_df_9_memory
     port map (
      DI(96 downto 0) => DI(96 downto 0),
      E(0) => dout_i0,
      Q(4 downto 0) => wr_pntr(4 downto 0),
      dout_i0_out(96 downto 0) => dout_i0_out(96 downto 0),
      \goreg_dm.dout_i_reg[1]_0\(0) => ram_wr_en,
      \goreg_dm.dout_i_reg[1]_1\(4 downto 0) => rd_pntr(4 downto 0),
      s_aclk => s_aclk
    );
rstblk: entity work.\design_1_auto_us_df_9_reset_blk_ramfifo__xdcDup__1\
     port map (
      AR(0) => rstblk_n_2,
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_gen_i,
      \out\ => rst_full_ff_i,
      s_aclk => s_aclk,
      src_arst => src_arst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_fifo_generator_ramfifo__parameterized0\ is
  port (
    s_axi_arready : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    dout_i0_out : out STD_LOGIC_VECTOR ( 92 downto 0 );
    src_arst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 92 downto 0 );
    s_axi_arvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_fifo_generator_ramfifo__parameterized0\ : entity is "fifo_generator_ramfifo";
end \design_1_auto_us_df_9_fifo_generator_ramfifo__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_df_9_fifo_generator_ramfifo__parameterized0\ is
  signal dout_i0 : STD_LOGIC;
  signal empty_fb_i : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal ram_wr_en : STD_LOGIC;
  signal rd_pntr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_2 : STD_LOGIC;
  signal wr_pntr : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.\design_1_auto_us_df_9_rd_logic__parameterized0\
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      Q(4 downto 0) => rd_pntr_plus1(4 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => rd_pntr(4 downto 0),
      \gc0.count_d1_reg[4]_0\ => rstblk_n_2,
      \gpregsm2.curr_fwft_state_reg[0]\(0) => dout_i0,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      \out\ => empty_fb_i,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      s_aclk => s_aclk
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\design_1_auto_us_df_9_wr_logic__parameterized0\
     port map (
      AR(0) => rstblk_n_2,
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      Q(4 downto 0) => wr_pntr(4 downto 0),
      \out\ => rst_full_ff_i,
      ram_empty_fb_i_i_2(4 downto 0) => rd_pntr_plus1(4 downto 0),
      ram_empty_fb_i_i_3(4 downto 0) => rd_pntr(4 downto 0),
      ram_empty_i_reg => empty_fb_i,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      ram_full_fb_i_reg_0(0) => ram_wr_en,
      ram_full_fb_i_reg_1 => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid
    );
\gntv_or_sync_fifo.mem\: entity work.\design_1_auto_us_df_9_memory__parameterized0\
     port map (
      DI(92 downto 0) => DI(92 downto 0),
      E(0) => dout_i0,
      Q(4 downto 0) => wr_pntr(4 downto 0),
      dout_i0_out(92 downto 0) => dout_i0_out(92 downto 0),
      \goreg_dm.dout_i_reg[1]_0\(0) => ram_wr_en,
      \goreg_dm.dout_i_reg[1]_1\(4 downto 0) => rd_pntr(4 downto 0),
      s_aclk => s_aclk
    );
rstblk: entity work.design_1_auto_us_df_9_reset_blk_ramfifo
     port map (
      AR(0) => rstblk_n_2,
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_gen_i,
      \out\ => rst_full_ff_i,
      s_aclk => s_aclk,
      src_arst => src_arst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_fifo_generator_ramfifo__parameterized1\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 27 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 26 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_fifo_generator_ramfifo__parameterized1\ : entity is "fifo_generator_ramfifo";
end \design_1_auto_us_df_9_fifo_generator_ramfifo__parameterized1\;

architecture STRUCTURE of \design_1_auto_us_df_9_fifo_generator_ramfifo__parameterized1\ is
  signal dm_rd_en : STD_LOGIC;
  signal dout_i : STD_LOGIC;
  signal empty_fb_i : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal ram_rd_en : STD_LOGIC;
  signal ram_wr_en : STD_LOGIC;
  signal rd_pntr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rstblk_n_0 : STD_LOGIC;
  signal srst_full_ff_i : STD_LOGIC;
  signal wr_pntr : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.\design_1_auto_us_df_9_rd_logic__parameterized1_7\
     port map (
      E(0) => dout_i,
      Q(4 downto 0) => rd_pntr_plus1(4 downto 0),
      clk => clk,
      dm_rd_en => dm_rd_en,
      empty => empty,
      \gc0.count_d1_reg[4]\(4 downto 0) => rd_pntr(4 downto 0),
      \goreg_dm.dout_i_reg[27]\ => rstblk_n_0,
      \out\ => empty_fb_i,
      ram_empty_fb_i_reg(0) => ram_rd_en,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      rd_en => rd_en,
      srst => srst,
      srst_full_ff_i => srst_full_ff_i
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\design_1_auto_us_df_9_wr_logic__parameterized1_8\
     port map (
      E(0) => ram_wr_en,
      Q(4 downto 0) => wr_pntr(4 downto 0),
      clk => clk,
      full => full,
      \out\ => empty_fb_i,
      ram_empty_fb_i_i_2(4 downto 0) => rd_pntr_plus1(4 downto 0),
      ram_empty_i_reg(0) => ram_rd_en,
      ram_full_fb_i_i_3(4 downto 0) => rd_pntr(4 downto 0),
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      srst_full_ff_i => srst_full_ff_i,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\design_1_auto_us_df_9_memory__parameterized1\
     port map (
      E(0) => ram_wr_en,
      Q(4 downto 0) => wr_pntr(4 downto 0),
      clk => clk,
      din(26 downto 0) => din(26 downto 0),
      dm_rd_en => dm_rd_en,
      dout(27 downto 0) => dout(27 downto 0),
      \goreg_dm.dout_i_reg[27]_0\(0) => dout_i,
      \gpr1.dout_i_reg[1]\(4 downto 0) => rd_pntr(4 downto 0)
    );
rstblk: entity work.\design_1_auto_us_df_9_reset_blk_ramfifo__parameterized0_9\
     port map (
      clk => clk,
      srst => srst,
      srst_full_ff_i => srst_full_ff_i,
      wr_rst_reg_reg => rstblk_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_fifo_generator_ramfifo__parameterized2\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 20 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_fifo_generator_ramfifo__parameterized2\ : entity is "fifo_generator_ramfifo";
end \design_1_auto_us_df_9_fifo_generator_ramfifo__parameterized2\;

architecture STRUCTURE of \design_1_auto_us_df_9_fifo_generator_ramfifo__parameterized2\ is
  signal dm_rd_en : STD_LOGIC;
  signal dout_i : STD_LOGIC;
  signal empty_fb_i : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal ram_rd_en : STD_LOGIC;
  signal ram_wr_en : STD_LOGIC;
  signal rd_pntr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rstblk_n_0 : STD_LOGIC;
  signal srst_full_ff_i : STD_LOGIC;
  signal wr_pntr : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.\design_1_auto_us_df_9_rd_logic__parameterized1\
     port map (
      E(0) => dout_i,
      Q(4 downto 0) => rd_pntr_plus1(4 downto 0),
      clk => clk,
      dm_rd_en => dm_rd_en,
      empty => empty,
      \gc0.count_d1_reg[4]\(4 downto 0) => rd_pntr(4 downto 0),
      \goreg_dm.dout_i_reg[20]\ => rstblk_n_0,
      \out\ => empty_fb_i,
      ram_empty_fb_i_reg(0) => ram_rd_en,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      rd_en => rd_en,
      srst => srst,
      srst_full_ff_i => srst_full_ff_i
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\design_1_auto_us_df_9_wr_logic__parameterized1\
     port map (
      E(0) => ram_wr_en,
      Q(4 downto 0) => wr_pntr(4 downto 0),
      clk => clk,
      full => full,
      \out\ => empty_fb_i,
      ram_empty_fb_i_i_2(4 downto 0) => rd_pntr_plus1(4 downto 0),
      ram_empty_i_reg(0) => ram_rd_en,
      ram_full_fb_i_i_3(4 downto 0) => rd_pntr(4 downto 0),
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      srst_full_ff_i => srst_full_ff_i,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\design_1_auto_us_df_9_memory__parameterized2\
     port map (
      E(0) => dout_i,
      EN => ram_wr_en,
      clk => clk,
      count_d10_in(4 downto 0) => wr_pntr(4 downto 0),
      din(20 downto 0) => din(20 downto 0),
      dm_rd_en => dm_rd_en,
      dout(15 downto 0) => dout(15 downto 0),
      \gpr1.dout_i_reg[1]\(4 downto 0) => rd_pntr(4 downto 0)
    );
rstblk: entity work.\design_1_auto_us_df_9_reset_blk_ramfifo__parameterized0_4\
     port map (
      clk => clk,
      srst => srst,
      srst_full_ff_i => srst_full_ff_i,
      wr_rst_reg_reg => rstblk_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_rd_logic__parameterized2\ is
  port (
    empty : out STD_LOGIC;
    dm_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst_full_ff_i : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \goreg_dm.dout_i_reg[1]\ : in STD_LOGIC;
    srst : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gmux.gm[3].gms.ms\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmux.gm[3].gms.ms_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_rd_logic__parameterized2\ : entity is "rd_logic";
end \design_1_auto_us_df_9_rd_logic__parameterized2\;

architecture STRUCTURE of \design_1_auto_us_df_9_rd_logic__parameterized2\ is
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal empty_fb_i : STD_LOGIC;
  signal \^ram_empty_fb_i_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rpntr_n_22 : STD_LOGIC;
  signal rpntr_n_23 : STD_LOGIC;
  signal rpntr_n_24 : STD_LOGIC;
  signal rpntr_n_25 : STD_LOGIC;
begin
  ram_empty_fb_i_reg(0) <= \^ram_empty_fb_i_reg\(0);
\gr1.gr1_int.rfwft\: entity work.\design_1_auto_us_df_9_rd_fwft__parameterized0\
     port map (
      E(0) => E(0),
      clk => clk,
      dm_rd_en => dm_rd_en,
      empty => empty,
      \goreg_dm.dout_i_reg[1]\ => \goreg_dm.dout_i_reg[1]\,
      \out\ => empty_fb_i,
      ram_empty_fb_i_reg(0) => \^ram_empty_fb_i_reg\(0),
      rd_en => rd_en,
      srst => srst,
      srst_full_ff_i => srst_full_ff_i
    );
\grss.rsts\: entity work.\design_1_auto_us_df_9_rd_status_flags_ss__parameterized1\
     port map (
      E(0) => \^ram_empty_fb_i_reg\(0),
      clk => clk,
      \gmux.gm[1].gms.ms\ => rpntr_n_22,
      \gmux.gm[2].gms.ms\ => rpntr_n_23,
      \gmux.gm[3].gms.ms\ => rpntr_n_24,
      \gmux.gm[4].gms.ms\ => rpntr_n_25,
      \out\ => empty_fb_i,
      ram_empty_i_reg_0 => ram_empty_i_reg,
      ram_empty_i_reg_1(0) => ram_empty_i_reg_0(0),
      ram_empty_i_reg_2 => \out\,
      srst_full_ff_i => srst_full_ff_i,
      v1_reg(3 downto 0) => \c2/v1_reg\(3 downto 0),
      wr_en => wr_en
    );
rpntr: entity work.\design_1_auto_us_df_9_rd_bin_cntr__parameterized1\
     port map (
      E(0) => \^ram_empty_fb_i_reg\(0),
      Q(0) => Q(0),
      clk => clk,
      \gc0.count_d1_reg[0]_0\ => rpntr_n_22,
      \gc0.count_d1_reg[2]_0\ => rpntr_n_23,
      \gc0.count_d1_reg[4]_0\ => rpntr_n_24,
      \gc0.count_d1_reg[6]_0\ => rpntr_n_25,
      \gc0.count_d1_reg[8]_0\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gmux.gm[3].gms.ms\(7 downto 0) => \gmux.gm[3].gms.ms\(7 downto 0),
      \gmux.gm[3].gms.ms_0\(7 downto 0) => \gmux.gm[3].gms.ms_0\(7 downto 0),
      srst_full_ff_i => srst_full_ff_i,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0),
      v1_reg_1(3 downto 0) => \c2/v1_reg\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_wr_logic__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gcc0.gc0.count_d1_reg[7]\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]_0\ : out STD_LOGIC;
    ram_full_fb_i_reg_1 : out STD_LOGIC;
    ram_full_fb_i_reg_2 : out STD_LOGIC;
    \gcc0.gc0.count_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gcc0.gc0.count_d1_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[8]_1\ : out STD_LOGIC;
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    srst_full_ff_i : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_wr_logic__parameterized2\ : entity is "wr_logic";
end \design_1_auto_us_df_9_wr_logic__parameterized2\;

architecture STRUCTURE of \design_1_auto_us_df_9_wr_logic__parameterized2\ is
  signal \c0/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \^out\ : STD_LOGIC;
  signal ram_wr_en : STD_LOGIC;
begin
  \out\ <= \^out\;
\gwss.wsts\: entity work.\design_1_auto_us_df_9_wr_status_flags_ss__parameterized1\
     port map (
      E(0) => ram_wr_en,
      clk => clk,
      full => full,
      \gmux.gm[4].gms.ms\(3 downto 0) => \gmux.gm[4].gms.ms\(3 downto 0),
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0),
      \out\ => \^out\,
      ram_full_i_reg_0(0) => ram_full_i_reg(0),
      srst_full_ff_i => srst_full_ff_i,
      v1_reg(0) => \c0/v1_reg\(4),
      v1_reg_0(0) => \c1/v1_reg\(4),
      wr_en => wr_en
    );
wpntr: entity work.\design_1_auto_us_df_9_wr_bin_cntr__parameterized1\
     port map (
      E(0) => ram_wr_en,
      Q(7 downto 0) => Q(7 downto 0),
      clk => clk,
      \gcc0.gc0.count_d1_reg[6]_0\ => \gcc0.gc0.count_d1_reg[6]\,
      \gcc0.gc0.count_d1_reg[6]_1\ => \gcc0.gc0.count_d1_reg[6]_0\,
      \gcc0.gc0.count_d1_reg[7]_0\ => \gcc0.gc0.count_d1_reg[7]\,
      \gcc0.gc0.count_d1_reg[8]_0\ => \gcc0.gc0.count_d1_reg[8]\,
      \gcc0.gc0.count_d1_reg[8]_1\(0) => \gcc0.gc0.count_d1_reg[8]_0\(0),
      \gcc0.gc0.count_d1_reg[8]_2\ => \gcc0.gc0.count_d1_reg[8]_1\,
      \gcc0.gc0.count_reg[7]_0\(7 downto 0) => \gcc0.gc0.count_reg[7]\(7 downto 0),
      \gmux.gm[4].gms.ms\(0) => \gmux.gm[4].gms.ms_1\(0),
      \gmux.gm[4].gms.ms_0\(0) => \gmux.gm[4].gms.ms_2\(0),
      \out\ => \^out\,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg_0,
      ram_full_fb_i_reg_1 => ram_full_fb_i_reg_1,
      ram_full_fb_i_reg_2 => ram_full_fb_i_reg_2,
      srst_full_ff_i => srst_full_ff_i,
      v1_reg(0) => \c0/v1_reg\(4),
      v1_reg_0(0) => \c1/v1_reg\(4),
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_9_blk_mem_gen_top is
  port (
    doutb : out STD_LOGIC_VECTOR ( 143 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 35 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end design_1_auto_us_df_9_blk_mem_gen_top;

architecture STRUCTURE of design_1_auto_us_df_9_blk_mem_gen_top is
begin
\valid.cstr\: entity work.design_1_auto_us_df_9_blk_mem_gen_generic_cstr
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clkb => clkb,
      dina(35 downto 0) => dina(35 downto 0),
      doutb(143 downto 0) => doutb(143 downto 0),
      ena => ena,
      enb => enb,
      wea(15 downto 0) => wea(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_fifo_generator_ramfifo__parameterized3\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_fifo_generator_ramfifo__parameterized3\ : entity is "fifo_generator_ramfifo";
end \design_1_auto_us_df_9_fifo_generator_ramfifo__parameterized3\;

architecture STRUCTURE of \design_1_auto_us_df_9_fifo_generator_ramfifo__parameterized3\ is
  signal dm_rd_en : STD_LOGIC;
  signal dout_i : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_11\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_12\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_13\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_14\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_15\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_16\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_17\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_27\ : STD_LOGIC;
  signal \grss.rsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \gwss.wsts/c0/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_rd_en : STD_LOGIC;
  signal rd_pntr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal rstblk_n_0 : STD_LOGIC;
  signal srst_full_ff_i : STD_LOGIC;
  signal wr_pntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.\design_1_auto_us_df_9_rd_logic__parameterized2\
     port map (
      E(0) => dout_i,
      Q(0) => rd_pntr_plus1(8),
      clk => clk,
      dm_rd_en => dm_rd_en,
      empty => empty,
      \gc0.count_d1_reg[8]\(8 downto 0) => rd_pntr(8 downto 0),
      \gmux.gm[3].gms.ms\(7 downto 0) => wr_pntr(7 downto 0),
      \gmux.gm[3].gms.ms_0\(7 downto 0) => wr_pntr_plus1(7 downto 0),
      \goreg_dm.dout_i_reg[1]\ => rstblk_n_0,
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_empty_fb_i_reg(0) => ram_rd_en,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_27\,
      ram_empty_i_reg_0(0) => \grss.rsts/c2/v1_reg\(4),
      rd_en => rd_en,
      srst => srst,
      srst_full_ff_i => srst_full_ff_i,
      v1_reg(3 downto 0) => \gwss.wsts/c0/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \gwss.wsts/c1/v1_reg\(3 downto 0),
      wr_en => wr_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\design_1_auto_us_df_9_wr_logic__parameterized2\
     port map (
      Q(7 downto 0) => wr_pntr(7 downto 0),
      clk => clk,
      full => full,
      \gcc0.gc0.count_d1_reg[6]\ => \gntv_or_sync_fifo.gl0.wr_n_12\,
      \gcc0.gc0.count_d1_reg[6]_0\ => \gntv_or_sync_fifo.gl0.wr_n_15\,
      \gcc0.gc0.count_d1_reg[7]\ => \gntv_or_sync_fifo.gl0.wr_n_11\,
      \gcc0.gc0.count_d1_reg[8]\ => \gntv_or_sync_fifo.gl0.wr_n_13\,
      \gcc0.gc0.count_d1_reg[8]_0\(0) => \grss.rsts/c2/v1_reg\(4),
      \gcc0.gc0.count_d1_reg[8]_1\ => \gntv_or_sync_fifo.gl0.wr_n_27\,
      \gcc0.gc0.count_reg[7]\(7 downto 0) => wr_pntr_plus1(7 downto 0),
      \gmux.gm[4].gms.ms\(3 downto 0) => \gwss.wsts/c0/v1_reg\(3 downto 0),
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gwss.wsts/c1/v1_reg\(3 downto 0),
      \gmux.gm[4].gms.ms_1\(0) => rd_pntr(8),
      \gmux.gm[4].gms.ms_2\(0) => rd_pntr_plus1(8),
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_2\,
      ram_full_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_14\,
      ram_full_fb_i_reg_1 => \gntv_or_sync_fifo.gl0.wr_n_16\,
      ram_full_fb_i_reg_2 => \gntv_or_sync_fifo.gl0.wr_n_17\,
      ram_full_i_reg(0) => ram_rd_en,
      srst_full_ff_i => srst_full_ff_i,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\design_1_auto_us_df_9_memory__parameterized3\
     port map (
      E(0) => dout_i,
      Q(5 downto 0) => wr_pntr(5 downto 0),
      clk => clk,
      din(1 downto 0) => din(1 downto 0),
      dm_rd_en => dm_rd_en,
      dout(1 downto 0) => dout(1 downto 0),
      \gpr1.dout_i[1]_i_3\ => \gntv_or_sync_fifo.gl0.wr_n_2\,
      \gpr1.dout_i[1]_i_3_0\ => \gntv_or_sync_fifo.gl0.wr_n_11\,
      \gpr1.dout_i[1]_i_3_1\ => \gntv_or_sync_fifo.gl0.wr_n_12\,
      \gpr1.dout_i[1]_i_3_2\ => \gntv_or_sync_fifo.gl0.wr_n_14\,
      \gpr1.dout_i[1]_i_4\ => \gntv_or_sync_fifo.gl0.wr_n_15\,
      \gpr1.dout_i[1]_i_4_0\ => \gntv_or_sync_fifo.gl0.wr_n_16\,
      \gpr1.dout_i[1]_i_4_1\ => \gntv_or_sync_fifo.gl0.wr_n_17\,
      \gpr1.dout_i[1]_i_4_2\ => \gntv_or_sync_fifo.gl0.wr_n_13\,
      \gpr1.dout_i_reg[1]\(8 downto 0) => rd_pntr(8 downto 0)
    );
rstblk: entity work.\design_1_auto_us_df_9_reset_blk_ramfifo__parameterized0\
     port map (
      clk => clk,
      srst => srst,
      srst_full_ff_i => srst_full_ff_i,
      wr_rst_reg_reg => rstblk_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_9_fifo_generator_top is
  port (
    s_axi_awready : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    dout_i0_out : out STD_LOGIC_VECTOR ( 96 downto 0 );
    src_arst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 96 downto 0 );
    s_axi_awvalid : in STD_LOGIC
  );
end design_1_auto_us_df_9_fifo_generator_top;

architecture STRUCTURE of design_1_auto_us_df_9_fifo_generator_top is
begin
\grf.rf\: entity work.design_1_auto_us_df_9_fifo_generator_ramfifo
     port map (
      DI(96 downto 0) => DI(96 downto 0),
      dout_i0_out(96 downto 0) => dout_i0_out(96 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      s_aclk => s_aclk,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      src_arst => src_arst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_fifo_generator_top__parameterized0\ is
  port (
    s_axi_arready : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    dout_i0_out : out STD_LOGIC_VECTOR ( 92 downto 0 );
    src_arst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 92 downto 0 );
    s_axi_arvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_fifo_generator_top__parameterized0\ : entity is "fifo_generator_top";
end \design_1_auto_us_df_9_fifo_generator_top__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_df_9_fifo_generator_top__parameterized0\ is
begin
\grf.rf\: entity work.\design_1_auto_us_df_9_fifo_generator_ramfifo__parameterized0\
     port map (
      DI(92 downto 0) => DI(92 downto 0),
      dout_i0_out(92 downto 0) => dout_i0_out(92 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      s_aclk => s_aclk,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      src_arst => src_arst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_fifo_generator_top__parameterized1\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 27 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 26 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_fifo_generator_top__parameterized1\ : entity is "fifo_generator_top";
end \design_1_auto_us_df_9_fifo_generator_top__parameterized1\;

architecture STRUCTURE of \design_1_auto_us_df_9_fifo_generator_top__parameterized1\ is
begin
\grf.rf\: entity work.\design_1_auto_us_df_9_fifo_generator_ramfifo__parameterized1\
     port map (
      clk => clk,
      din(26 downto 0) => din(26 downto 0),
      dout(27 downto 0) => dout(27 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_fifo_generator_top__parameterized2\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 20 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_fifo_generator_top__parameterized2\ : entity is "fifo_generator_top";
end \design_1_auto_us_df_9_fifo_generator_top__parameterized2\;

architecture STRUCTURE of \design_1_auto_us_df_9_fifo_generator_top__parameterized2\ is
begin
\grf.rf\: entity work.\design_1_auto_us_df_9_fifo_generator_ramfifo__parameterized2\
     port map (
      clk => clk,
      din(20 downto 0) => din(20 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_9_blk_mem_gen_v8_4_4_synth is
  port (
    doutb : out STD_LOGIC_VECTOR ( 143 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 35 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end design_1_auto_us_df_9_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of design_1_auto_us_df_9_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.design_1_auto_us_df_9_blk_mem_gen_top
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clkb => clkb,
      dina(35 downto 0) => dina(35 downto 0),
      doutb(143 downto 0) => doutb(143 downto 0),
      ena => ena,
      enb => enb,
      wea(15 downto 0) => wea(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_fifo_generator_top__parameterized3\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_fifo_generator_top__parameterized3\ : entity is "fifo_generator_top";
end \design_1_auto_us_df_9_fifo_generator_top__parameterized3\;

architecture STRUCTURE of \design_1_auto_us_df_9_fifo_generator_top__parameterized3\ is
begin
\grf.rf\: entity work.\design_1_auto_us_df_9_fifo_generator_ramfifo__parameterized3\
     port map (
      clk => clk,
      din(1 downto 0) => din(1 downto 0),
      dout(1 downto 0) => dout(1 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_9_fifo_generator_v13_2_5_synth is
  port (
    dout_i0_out : out STD_LOGIC_VECTOR ( 96 downto 0 );
    s_axi_awready : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 96 downto 0 );
    s_axi_awvalid : in STD_LOGIC
  );
end design_1_auto_us_df_9_fifo_generator_v13_2_5_synth;

architecture STRUCTURE of design_1_auto_us_df_9_fifo_generator_v13_2_5_synth is
  signal \inverted_reset__0\ : STD_LOGIC;
begin
\gaxi_full_lite.gwrite_ch.gwach2.axi_wach\: entity work.design_1_auto_us_df_9_fifo_generator_top
     port map (
      DI(96 downto 0) => DI(96 downto 0),
      dout_i0_out(96 downto 0) => dout_i0_out(96 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      s_aclk => s_aclk,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      src_arst => \inverted_reset__0\
    );
inverted_reset: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_aresetn,
      O => \inverted_reset__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_fifo_generator_v13_2_5_synth__parameterized0\ is
  port (
    dout_i0_out : out STD_LOGIC_VECTOR ( 92 downto 0 );
    s_axi_arready : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 92 downto 0 );
    s_axi_arvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_fifo_generator_v13_2_5_synth__parameterized0\ : entity is "fifo_generator_v13_2_5_synth";
end \design_1_auto_us_df_9_fifo_generator_v13_2_5_synth__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_df_9_fifo_generator_v13_2_5_synth__parameterized0\ is
  signal \inverted_reset__0\ : STD_LOGIC;
begin
\gaxi_full_lite.gread_ch.grach2.axi_rach\: entity work.\design_1_auto_us_df_9_fifo_generator_top__parameterized0\
     port map (
      DI(92 downto 0) => DI(92 downto 0),
      dout_i0_out(92 downto 0) => dout_i0_out(92 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      s_aclk => s_aclk,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      src_arst => \inverted_reset__0\
    );
inverted_reset: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_aresetn,
      O => \inverted_reset__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_fifo_generator_v13_2_5_synth__parameterized1\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 27 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 26 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_fifo_generator_v13_2_5_synth__parameterized1\ : entity is "fifo_generator_v13_2_5_synth";
end \design_1_auto_us_df_9_fifo_generator_v13_2_5_synth__parameterized1\;

architecture STRUCTURE of \design_1_auto_us_df_9_fifo_generator_v13_2_5_synth__parameterized1\ is
begin
\gconvfifo.rf\: entity work.\design_1_auto_us_df_9_fifo_generator_top__parameterized1\
     port map (
      clk => clk,
      din(26 downto 0) => din(26 downto 0),
      dout(27 downto 0) => dout(27 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_fifo_generator_v13_2_5_synth__parameterized2\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 20 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_fifo_generator_v13_2_5_synth__parameterized2\ : entity is "fifo_generator_v13_2_5_synth";
end \design_1_auto_us_df_9_fifo_generator_v13_2_5_synth__parameterized2\;

architecture STRUCTURE of \design_1_auto_us_df_9_fifo_generator_v13_2_5_synth__parameterized2\ is
begin
\gconvfifo.rf\: entity work.\design_1_auto_us_df_9_fifo_generator_top__parameterized2\
     port map (
      clk => clk,
      din(20 downto 0) => din(20 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_9_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 143 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 143 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 143 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 143 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 143 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 143 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is "";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is "";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is "ECCHSIAO32-7";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is "";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is "";
  attribute C_FAMILY : string;
  attribute C_FAMILY of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is "zynquplus";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is "BlankString";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is "BlankString";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 512;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 512;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 144;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 144;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is "GENERATE_X_ONLY";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 16;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 16;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 512;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 512;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 144;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is 144;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is "zynquplus";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 : entity is "yes";
end design_1_auto_us_df_9_blk_mem_gen_v8_4_4;

architecture STRUCTURE of design_1_auto_us_df_9_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  douta(143) <= \<const0>\;
  douta(142) <= \<const0>\;
  douta(141) <= \<const0>\;
  douta(140) <= \<const0>\;
  douta(139) <= \<const0>\;
  douta(138) <= \<const0>\;
  douta(137) <= \<const0>\;
  douta(136) <= \<const0>\;
  douta(135) <= \<const0>\;
  douta(134) <= \<const0>\;
  douta(133) <= \<const0>\;
  douta(132) <= \<const0>\;
  douta(131) <= \<const0>\;
  douta(130) <= \<const0>\;
  douta(129) <= \<const0>\;
  douta(128) <= \<const0>\;
  douta(127) <= \<const0>\;
  douta(126) <= \<const0>\;
  douta(125) <= \<const0>\;
  douta(124) <= \<const0>\;
  douta(123) <= \<const0>\;
  douta(122) <= \<const0>\;
  douta(121) <= \<const0>\;
  douta(120) <= \<const0>\;
  douta(119) <= \<const0>\;
  douta(118) <= \<const0>\;
  douta(117) <= \<const0>\;
  douta(116) <= \<const0>\;
  douta(115) <= \<const0>\;
  douta(114) <= \<const0>\;
  douta(113) <= \<const0>\;
  douta(112) <= \<const0>\;
  douta(111) <= \<const0>\;
  douta(110) <= \<const0>\;
  douta(109) <= \<const0>\;
  douta(108) <= \<const0>\;
  douta(107) <= \<const0>\;
  douta(106) <= \<const0>\;
  douta(105) <= \<const0>\;
  douta(104) <= \<const0>\;
  douta(103) <= \<const0>\;
  douta(102) <= \<const0>\;
  douta(101) <= \<const0>\;
  douta(100) <= \<const0>\;
  douta(99) <= \<const0>\;
  douta(98) <= \<const0>\;
  douta(97) <= \<const0>\;
  douta(96) <= \<const0>\;
  douta(95) <= \<const0>\;
  douta(94) <= \<const0>\;
  douta(93) <= \<const0>\;
  douta(92) <= \<const0>\;
  douta(91) <= \<const0>\;
  douta(90) <= \<const0>\;
  douta(89) <= \<const0>\;
  douta(88) <= \<const0>\;
  douta(87) <= \<const0>\;
  douta(86) <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(143) <= \<const0>\;
  s_axi_rdata(142) <= \<const0>\;
  s_axi_rdata(141) <= \<const0>\;
  s_axi_rdata(140) <= \<const0>\;
  s_axi_rdata(139) <= \<const0>\;
  s_axi_rdata(138) <= \<const0>\;
  s_axi_rdata(137) <= \<const0>\;
  s_axi_rdata(136) <= \<const0>\;
  s_axi_rdata(135) <= \<const0>\;
  s_axi_rdata(134) <= \<const0>\;
  s_axi_rdata(133) <= \<const0>\;
  s_axi_rdata(132) <= \<const0>\;
  s_axi_rdata(131) <= \<const0>\;
  s_axi_rdata(130) <= \<const0>\;
  s_axi_rdata(129) <= \<const0>\;
  s_axi_rdata(128) <= \<const0>\;
  s_axi_rdata(127) <= \<const0>\;
  s_axi_rdata(126) <= \<const0>\;
  s_axi_rdata(125) <= \<const0>\;
  s_axi_rdata(124) <= \<const0>\;
  s_axi_rdata(123) <= \<const0>\;
  s_axi_rdata(122) <= \<const0>\;
  s_axi_rdata(121) <= \<const0>\;
  s_axi_rdata(120) <= \<const0>\;
  s_axi_rdata(119) <= \<const0>\;
  s_axi_rdata(118) <= \<const0>\;
  s_axi_rdata(117) <= \<const0>\;
  s_axi_rdata(116) <= \<const0>\;
  s_axi_rdata(115) <= \<const0>\;
  s_axi_rdata(114) <= \<const0>\;
  s_axi_rdata(113) <= \<const0>\;
  s_axi_rdata(112) <= \<const0>\;
  s_axi_rdata(111) <= \<const0>\;
  s_axi_rdata(110) <= \<const0>\;
  s_axi_rdata(109) <= \<const0>\;
  s_axi_rdata(108) <= \<const0>\;
  s_axi_rdata(107) <= \<const0>\;
  s_axi_rdata(106) <= \<const0>\;
  s_axi_rdata(105) <= \<const0>\;
  s_axi_rdata(104) <= \<const0>\;
  s_axi_rdata(103) <= \<const0>\;
  s_axi_rdata(102) <= \<const0>\;
  s_axi_rdata(101) <= \<const0>\;
  s_axi_rdata(100) <= \<const0>\;
  s_axi_rdata(99) <= \<const0>\;
  s_axi_rdata(98) <= \<const0>\;
  s_axi_rdata(97) <= \<const0>\;
  s_axi_rdata(96) <= \<const0>\;
  s_axi_rdata(95) <= \<const0>\;
  s_axi_rdata(94) <= \<const0>\;
  s_axi_rdata(93) <= \<const0>\;
  s_axi_rdata(92) <= \<const0>\;
  s_axi_rdata(91) <= \<const0>\;
  s_axi_rdata(90) <= \<const0>\;
  s_axi_rdata(89) <= \<const0>\;
  s_axi_rdata(88) <= \<const0>\;
  s_axi_rdata(87) <= \<const0>\;
  s_axi_rdata(86) <= \<const0>\;
  s_axi_rdata(85) <= \<const0>\;
  s_axi_rdata(84) <= \<const0>\;
  s_axi_rdata(83) <= \<const0>\;
  s_axi_rdata(82) <= \<const0>\;
  s_axi_rdata(81) <= \<const0>\;
  s_axi_rdata(80) <= \<const0>\;
  s_axi_rdata(79) <= \<const0>\;
  s_axi_rdata(78) <= \<const0>\;
  s_axi_rdata(77) <= \<const0>\;
  s_axi_rdata(76) <= \<const0>\;
  s_axi_rdata(75) <= \<const0>\;
  s_axi_rdata(74) <= \<const0>\;
  s_axi_rdata(73) <= \<const0>\;
  s_axi_rdata(72) <= \<const0>\;
  s_axi_rdata(71) <= \<const0>\;
  s_axi_rdata(70) <= \<const0>\;
  s_axi_rdata(69) <= \<const0>\;
  s_axi_rdata(68) <= \<const0>\;
  s_axi_rdata(67) <= \<const0>\;
  s_axi_rdata(66) <= \<const0>\;
  s_axi_rdata(65) <= \<const0>\;
  s_axi_rdata(64) <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.design_1_auto_us_df_9_blk_mem_gen_v8_4_4_synth
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clkb => clkb,
      dina(35 downto 0) => dina(107 downto 72),
      doutb(143 downto 0) => doutb(143 downto 0),
      ena => ena,
      enb => enb,
      wea(15 downto 0) => wea(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_9_fifo_generator_v13_2_5 is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 17 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 17 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 2;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 64;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 4;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 4;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 18;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 97;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 35;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 97;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 37;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 18;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 2;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 2;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is "4kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 14;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 30;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 14;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 15;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1021;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 2;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 2;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 32;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 32;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 5;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 5;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of design_1_auto_us_df_9_fifo_generator_v13_2_5 : entity is 1;
end design_1_auto_us_df_9_fifo_generator_v13_2_5;

architecture STRUCTURE of design_1_auto_us_df_9_fifo_generator_v13_2_5 is
  signal \<const0>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(5) <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(5) <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(5) <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(5) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(5) <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(5) <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(9) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(17) <= \<const0>\;
  dout(16) <= \<const0>\;
  dout(15) <= \<const0>\;
  dout(14) <= \<const0>\;
  dout(13) <= \<const0>\;
  dout(12) <= \<const0>\;
  dout(11) <= \<const0>\;
  dout(10) <= \<const0>\;
  dout(9) <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7) <= \<const0>\;
  dout(6) <= \<const0>\;
  dout(5) <= \<const0>\;
  dout(4) <= \<const0>\;
  dout(3) <= \<const0>\;
  dout(2) <= \<const0>\;
  dout(1) <= \<const0>\;
  dout(0) <= \<const0>\;
  empty <= \<const0>\;
  full <= \<const0>\;
  m_axi_araddr(63) <= \<const0>\;
  m_axi_araddr(62) <= \<const0>\;
  m_axi_araddr(61) <= \<const0>\;
  m_axi_araddr(60) <= \<const0>\;
  m_axi_araddr(59) <= \<const0>\;
  m_axi_araddr(58) <= \<const0>\;
  m_axi_araddr(57) <= \<const0>\;
  m_axi_araddr(56) <= \<const0>\;
  m_axi_araddr(55) <= \<const0>\;
  m_axi_araddr(54) <= \<const0>\;
  m_axi_araddr(53) <= \<const0>\;
  m_axi_araddr(52) <= \<const0>\;
  m_axi_araddr(51) <= \<const0>\;
  m_axi_araddr(50) <= \<const0>\;
  m_axi_araddr(49) <= \<const0>\;
  m_axi_araddr(48) <= \<const0>\;
  m_axi_araddr(47) <= \<const0>\;
  m_axi_araddr(46) <= \<const0>\;
  m_axi_araddr(45) <= \<const0>\;
  m_axi_araddr(44) <= \<const0>\;
  m_axi_araddr(43) <= \<const0>\;
  m_axi_araddr(42) <= \<const0>\;
  m_axi_araddr(41) <= \<const0>\;
  m_axi_araddr(40) <= \<const0>\;
  m_axi_araddr(39) <= \<const0>\;
  m_axi_araddr(38) <= \<const0>\;
  m_axi_araddr(37) <= \<const0>\;
  m_axi_araddr(36) <= \<const0>\;
  m_axi_araddr(35) <= \<const0>\;
  m_axi_araddr(34) <= \<const0>\;
  m_axi_araddr(33) <= \<const0>\;
  m_axi_araddr(32) <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(3) <= \<const0>\;
  m_axi_aruser(2) <= \<const0>\;
  m_axi_aruser(1) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_fifo_gen: entity work.design_1_auto_us_df_9_fifo_generator_v13_2_5_synth
     port map (
      DI(96 downto 33) => s_axi_awaddr(63 downto 0),
      DI(32 downto 25) => s_axi_awlen(7 downto 0),
      DI(24 downto 22) => s_axi_awsize(2 downto 0),
      DI(21 downto 20) => s_axi_awburst(1 downto 0),
      DI(19) => s_axi_awlock(0),
      DI(18 downto 15) => s_axi_awcache(3 downto 0),
      DI(14 downto 12) => s_axi_awprot(2 downto 0),
      DI(11 downto 8) => s_axi_awqos(3 downto 0),
      DI(7 downto 4) => s_axi_awregion(3 downto 0),
      DI(3 downto 0) => s_axi_awuser(3 downto 0),
      dout_i0_out(96 downto 33) => m_axi_awaddr(63 downto 0),
      dout_i0_out(32 downto 25) => m_axi_awlen(7 downto 0),
      dout_i0_out(24 downto 22) => m_axi_awsize(2 downto 0),
      dout_i0_out(21 downto 20) => m_axi_awburst(1 downto 0),
      dout_i0_out(19) => m_axi_awlock(0),
      dout_i0_out(18 downto 15) => m_axi_awcache(3 downto 0),
      dout_i0_out(14 downto 12) => m_axi_awprot(2 downto 0),
      dout_i0_out(11 downto 8) => m_axi_awqos(3 downto 0),
      dout_i0_out(7 downto 4) => m_axi_awregion(3 downto 0),
      dout_i0_out(3 downto 0) => m_axi_awuser(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 17 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 17 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 2;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 64;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 18;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 93;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 35;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 93;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 37;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 18;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 2;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 2;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is "4kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 14;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 30;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 14;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1022;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 15;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1021;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 2;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 32;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 5;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ : entity is "fifo_generator_v13_2_5";
end \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(5) <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(5) <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(5) <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(9) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(17) <= \<const0>\;
  dout(16) <= \<const0>\;
  dout(15) <= \<const0>\;
  dout(14) <= \<const0>\;
  dout(13) <= \<const0>\;
  dout(12) <= \<const0>\;
  dout(11) <= \<const0>\;
  dout(10) <= \<const0>\;
  dout(9) <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7) <= \<const0>\;
  dout(6) <= \<const0>\;
  dout(5) <= \<const0>\;
  dout(4) <= \<const0>\;
  dout(3) <= \<const0>\;
  dout(2) <= \<const0>\;
  dout(1) <= \<const0>\;
  dout(0) <= \<const0>\;
  empty <= \<const0>\;
  full <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_awaddr(63) <= \<const0>\;
  m_axi_awaddr(62) <= \<const0>\;
  m_axi_awaddr(61) <= \<const0>\;
  m_axi_awaddr(60) <= \<const0>\;
  m_axi_awaddr(59) <= \<const0>\;
  m_axi_awaddr(58) <= \<const0>\;
  m_axi_awaddr(57) <= \<const0>\;
  m_axi_awaddr(56) <= \<const0>\;
  m_axi_awaddr(55) <= \<const0>\;
  m_axi_awaddr(54) <= \<const0>\;
  m_axi_awaddr(53) <= \<const0>\;
  m_axi_awaddr(52) <= \<const0>\;
  m_axi_awaddr(51) <= \<const0>\;
  m_axi_awaddr(50) <= \<const0>\;
  m_axi_awaddr(49) <= \<const0>\;
  m_axi_awaddr(48) <= \<const0>\;
  m_axi_awaddr(47) <= \<const0>\;
  m_axi_awaddr(46) <= \<const0>\;
  m_axi_awaddr(45) <= \<const0>\;
  m_axi_awaddr(44) <= \<const0>\;
  m_axi_awaddr(43) <= \<const0>\;
  m_axi_awaddr(42) <= \<const0>\;
  m_axi_awaddr(41) <= \<const0>\;
  m_axi_awaddr(40) <= \<const0>\;
  m_axi_awaddr(39) <= \<const0>\;
  m_axi_awaddr(38) <= \<const0>\;
  m_axi_awaddr(37) <= \<const0>\;
  m_axi_awaddr(36) <= \<const0>\;
  m_axi_awaddr(35) <= \<const0>\;
  m_axi_awaddr(34) <= \<const0>\;
  m_axi_awaddr(33) <= \<const0>\;
  m_axi_awaddr(32) <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_fifo_gen: entity work.\design_1_auto_us_df_9_fifo_generator_v13_2_5_synth__parameterized0\
     port map (
      DI(92 downto 29) => s_axi_araddr(63 downto 0),
      DI(28 downto 21) => s_axi_arlen(7 downto 0),
      DI(20 downto 18) => s_axi_arsize(2 downto 0),
      DI(17 downto 16) => s_axi_arburst(1 downto 0),
      DI(15) => s_axi_arlock(0),
      DI(14 downto 11) => s_axi_arcache(3 downto 0),
      DI(10 downto 8) => s_axi_arprot(2 downto 0),
      DI(7 downto 4) => s_axi_arqos(3 downto 0),
      DI(3 downto 0) => s_axi_arregion(3 downto 0),
      dout_i0_out(92 downto 29) => m_axi_araddr(63 downto 0),
      dout_i0_out(28 downto 21) => m_axi_arlen(7 downto 0),
      dout_i0_out(20 downto 18) => m_axi_arsize(2 downto 0),
      dout_i0_out(17 downto 16) => m_axi_arburst(1 downto 0),
      dout_i0_out(15) => m_axi_arlock(0),
      dout_i0_out(14 downto 11) => m_axi_arcache(3 downto 0),
      dout_i0_out(10 downto 8) => m_axi_arprot(2 downto 0),
      dout_i0_out(7 downto 4) => m_axi_arqos(3 downto 0),
      dout_i0_out(3 downto 0) => m_axi_arregion(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 28 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 28 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 29;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 29;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ : entity is "fifo_generator_v13_2_5";
end \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\;

architecture STRUCTURE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 27 downto 0 );
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(28) <= \<const0>\;
  dout(27 downto 0) <= \^dout\(27 downto 0);
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(3) <= \<const0>\;
  m_axi_arid(2) <= \<const0>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(1) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(3) <= \<const0>\;
  m_axi_awid(2) <= \<const0>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(1) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_fifo_gen: entity work.\design_1_auto_us_df_9_fifo_generator_v13_2_5_synth__parameterized1\
     port map (
      clk => clk,
      din(26 downto 20) => din(27 downto 21),
      din(19 downto 0) => din(19 downto 0),
      dout(27 downto 0) => \^dout\(27 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 20 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 20 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 21;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 21;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ : entity is "fifo_generator_v13_2_5";
end \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\;

architecture STRUCTURE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 20 downto 0 );
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(20 downto 13) <= \^dout\(20 downto 13);
  dout(12) <= \<const0>\;
  dout(11) <= \<const0>\;
  dout(10) <= \<const0>\;
  dout(9) <= \<const0>\;
  dout(8 downto 6) <= \^dout\(8 downto 6);
  dout(5) <= \<const0>\;
  dout(4 downto 0) <= \^dout\(4 downto 0);
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(3) <= \<const0>\;
  m_axi_arid(2) <= \<const0>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(1) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(3) <= \<const0>\;
  m_axi_awid(2) <= \<const0>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(1) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_fifo_gen: entity work.\design_1_auto_us_df_9_fifo_generator_v13_2_5_synth__parameterized2\
     port map (
      clk => clk,
      din(20 downto 0) => din(20 downto 0),
      dout(15 downto 8) => \^dout\(20 downto 13),
      dout(7 downto 5) => \^dout\(8 downto 6),
      dout(4 downto 0) => \^dout\(4 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_fifo_generator_v13_2_5_synth__parameterized3\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_fifo_generator_v13_2_5_synth__parameterized3\ : entity is "fifo_generator_v13_2_5_synth";
end \design_1_auto_us_df_9_fifo_generator_v13_2_5_synth__parameterized3\;

architecture STRUCTURE of \design_1_auto_us_df_9_fifo_generator_v13_2_5_synth__parameterized3\ is
begin
\gconvfifo.rf\: entity work.\design_1_auto_us_df_9_fifo_generator_top__parameterized3\
     port map (
      clk => clk,
      din(1 downto 0) => din(1 downto 0),
      dout(1 downto 0) => dout(1 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_w_upsizer_pktfifo is
  port (
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_dm.dout_i_reg[24]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \goreg_dm.dout_i_reg[21]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \USE_WRITE.m_axi_awready_i\ : out STD_LOGIC;
    \USE_WRITE.wr_cmd_ready\ : out STD_LOGIC;
    s_axi_aresetn : out STD_LOGIC;
    \si_wrap_be_next_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WVALID_i_reg_0 : out STD_LOGIC;
    M_AXI_WLAST_i_reg_0 : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    S_AXI_WREADY_i_reg_0 : out STD_LOGIC;
    \FSM_sequential_si_state_reg[0]_0\ : out STD_LOGIC;
    \si_wrap_be_next_reg[0]_0\ : out STD_LOGIC;
    \si_wrap_be_next_reg[1]_0\ : out STD_LOGIC;
    \si_wrap_be_next_reg[2]_1\ : out STD_LOGIC;
    \si_size_reg[1]_0\ : out STD_LOGIC;
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 35 downto 0 );
    \m_payload_i_reg[69]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \m_payload_i_reg[93]\ : in STD_LOGIC_VECTOR ( 81 downto 0 );
    f_si_wrap_be_return : in STD_LOGIC_VECTOR ( 0 to 0 );
    \si_wrap_be_next_reg[0]_1\ : in STD_LOGIC;
    \si_wrap_be_next_reg[2]_2\ : in STD_LOGIC;
    S_AXI_WREADY_i_reg_1 : in STD_LOGIC;
    s_ready_i_reg : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wlast : in STD_LOGIC;
    \si_ptr_reg[1]_0\ : in STD_LOGIC;
    \si_wrap_cnt_reg[0]_0\ : in STD_LOGIC;
    \si_wrap_cnt_reg[1]_0\ : in STD_LOGIC;
    \si_wrap_cnt_reg[2]_0\ : in STD_LOGIC;
    \si_wrap_cnt_reg[3]_0\ : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    \m_payload_i_reg[97]\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \m_payload_i_reg[69]_0\ : in STD_LOGIC;
    \si_be_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \si_wrap_word_next_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \si_ptr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_w_upsizer_pktfifo;

architecture STRUCTURE of design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_w_upsizer_pktfifo is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \FSM_sequential_mi_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mi_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mi_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mi_state[2]_i_5_n_0\ : STD_LOGIC;
  signal M_AXI_AWVALID_i_i_1_n_0 : STD_LOGIC;
  signal M_AXI_WLAST_i_i_1_n_0 : STD_LOGIC;
  signal M_AXI_WLAST_i_i_2_n_0 : STD_LOGIC;
  signal M_AXI_WLAST_i_i_3_n_0 : STD_LOGIC;
  signal \^m_axi_wlast_i_reg_0\ : STD_LOGIC;
  signal M_AXI_WVALID_i_i_1_n_0 : STD_LOGIC;
  signal \^m_axi_wvalid_i_reg_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_wready_i_reg_0\ : STD_LOGIC;
  signal S_AXI_WREADY_ns : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal aw_pop : STD_LOGIC;
  signal aw_ready : STD_LOGIC;
  signal be : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \be__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal buf_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \buf_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal dw_fifogen_aw_i_4_n_0 : STD_LOGIC;
  signal f_si_we_return : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal first_load_mi_d1 : STD_LOGIC;
  signal first_load_mi_d1_i_1_n_0 : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[21]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^goreg_dm.dout_i_reg[24]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal index : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal load_mi_d1 : STD_LOGIC;
  signal load_mi_d2 : STD_LOGIC;
  signal load_mi_next : STD_LOGIC;
  signal load_mi_ptr : STD_LOGIC;
  signal load_si_ptr : STD_LOGIC;
  signal \^m_axi_awaddr\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^m_axi_awvalid\ : STD_LOGIC;
  signal \mi_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mi_addr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mi_addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \mi_addr[3]_i_2_n_0\ : STD_LOGIC;
  signal \mi_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mi_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mi_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \mi_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal mi_awvalid : STD_LOGIC;
  signal \mi_be[0]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[0]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[0]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[0]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[10]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[10]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[10]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[10]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[10]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[10]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[11]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[11]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[11]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[11]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[11]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[11]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[11]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[11]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[12]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[12]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[12]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[12]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[12]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[12]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[13]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[13]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[13]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[13]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[13]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[13]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[13]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[14]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[14]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[14]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[14]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[14]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[14]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[14]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[14]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[15]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[15]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[15]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[15]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[15]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[15]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[15]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[1]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[1]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[1]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[1]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[1]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[1]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[2]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[2]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[2]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[2]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[2]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[3]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[3]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[3]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[3]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[3]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[3]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[3]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[4]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[4]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[4]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[4]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[5]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[5]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[5]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[5]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[5]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[5]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[6]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[6]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[6]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[6]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[6]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[6]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[6]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[7]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[7]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[7]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[7]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[7]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[7]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[7]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[7]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[7]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[7]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[8]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[8]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[8]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[8]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[9]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[9]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[9]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[9]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[9]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[9]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[0]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[10]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[11]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[12]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[13]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[14]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[15]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[1]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[2]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[3]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[4]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[5]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[6]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[7]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[8]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[9]\ : STD_LOGIC;
  signal \mi_be_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal mi_buf0 : STD_LOGIC;
  signal \mi_buf[0]_i_1_n_0\ : STD_LOGIC;
  signal \mi_buf[1]_i_1_n_0\ : STD_LOGIC;
  signal \mi_buf[2]_i_2_n_0\ : STD_LOGIC;
  signal mi_buf_addr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal mi_buf_en : STD_LOGIC;
  signal \mi_burst[0]_i_1_n_0\ : STD_LOGIC;
  signal \mi_burst[1]_i_2_n_0\ : STD_LOGIC;
  signal \mi_burst_reg_n_0_[0]\ : STD_LOGIC;
  signal \mi_burst_reg_n_0_[1]\ : STD_LOGIC;
  signal mi_first : STD_LOGIC;
  signal mi_first_d1 : STD_LOGIC;
  signal mi_first_i_1_n_0 : STD_LOGIC;
  signal mi_last : STD_LOGIC;
  signal mi_last_d1 : STD_LOGIC;
  signal mi_last_d1_i_1_n_0 : STD_LOGIC;
  signal mi_last_d1_reg_n_0 : STD_LOGIC;
  signal mi_last_i_1_n_0 : STD_LOGIC;
  signal mi_last_i_2_n_0 : STD_LOGIC;
  signal mi_last_i_3_n_0 : STD_LOGIC;
  signal mi_last_i_4_n_0 : STD_LOGIC;
  signal mi_last_i_5_n_0 : STD_LOGIC;
  signal mi_last_i_6_n_0 : STD_LOGIC;
  signal mi_last_index_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mi_last_index_reg_d0 : STD_LOGIC;
  signal \mi_last_index_reg_d0[0]_i_1_n_0\ : STD_LOGIC;
  signal \mi_last_index_reg_d0[1]_i_1_n_0\ : STD_LOGIC;
  signal \mi_last_index_reg_d0[2]_i_1_n_0\ : STD_LOGIC;
  signal \mi_last_index_reg_d0[3]_i_1_n_0\ : STD_LOGIC;
  signal \mi_last_index_reg_d0_reg_n_0_[0]\ : STD_LOGIC;
  signal \mi_last_index_reg_d0_reg_n_0_[1]\ : STD_LOGIC;
  signal \mi_last_index_reg_d0_reg_n_0_[2]\ : STD_LOGIC;
  signal \mi_last_index_reg_d0_reg_n_0_[3]\ : STD_LOGIC;
  signal \mi_ptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mi_ptr[0]_i_2_n_0\ : STD_LOGIC;
  signal \mi_ptr[0]_i_3_n_0\ : STD_LOGIC;
  signal \mi_ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mi_ptr[1]_i_2_n_0\ : STD_LOGIC;
  signal \mi_ptr[1]_i_3_n_0\ : STD_LOGIC;
  signal \mi_ptr[2]_i_1_n_0\ : STD_LOGIC;
  signal \mi_ptr[3]_i_1_n_0\ : STD_LOGIC;
  signal \mi_ptr[4]_i_1_n_0\ : STD_LOGIC;
  signal \mi_ptr[4]_i_2_n_0\ : STD_LOGIC;
  signal \mi_ptr[5]_i_1_n_0\ : STD_LOGIC;
  signal \mi_ptr[5]_i_2_n_0\ : STD_LOGIC;
  signal \mi_ptr[5]_i_3_n_0\ : STD_LOGIC;
  signal \mi_ptr[5]_i_4_n_0\ : STD_LOGIC;
  signal \mi_ptr[5]_i_5_n_0\ : STD_LOGIC;
  signal \mi_size[0]_i_1_n_0\ : STD_LOGIC;
  signal \mi_size[1]_i_1_n_0\ : STD_LOGIC;
  signal \mi_size[2]_i_1_n_0\ : STD_LOGIC;
  signal \mi_size_reg_n_0_[0]\ : STD_LOGIC;
  signal \mi_size_reg_n_0_[1]\ : STD_LOGIC;
  signal \mi_size_reg_n_0_[2]\ : STD_LOGIC;
  signal mi_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mi_state_ns__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mi_wcnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wcnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wcnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wcnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wcnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wcnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wcnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wcnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wcnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wcnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wcnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wcnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wcnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wcnt[7]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wcnt[7]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wcnt__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mi_wpayload : STD_LOGIC_VECTOR ( 143 downto 8 );
  signal mi_wrap_be_next : STD_LOGIC;
  signal \mi_wrap_be_next[0]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[0]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[0]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[0]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[10]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[10]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[10]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[10]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[10]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[10]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[11]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[11]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[11]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[12]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[12]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[12]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[12]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[12]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[12]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[12]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[12]_i_8_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[13]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[13]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[13]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[13]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[14]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[14]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[14]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[14]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[1]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[1]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[1]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[1]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[1]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[2]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[2]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[2]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[3]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[3]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[3]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[4]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[4]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[4]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[5]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[5]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[5]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[6]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[6]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[6]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[6]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[7]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[7]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[8]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[8]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[8]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[8]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[8]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[8]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[8]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[9]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[9]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[9]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[0]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[10]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[11]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[12]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[13]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[14]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[1]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[2]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[3]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[4]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[5]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[6]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[7]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[8]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[9]\ : STD_LOGIC;
  signal mi_wrap_cnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mi_wrap_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[1]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[1]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[1]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[2]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[2]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[3]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal mi_wstrb_mask_d2 : STD_LOGIC;
  signal mi_wstrb_mask_d20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mi_wstrb_mask_d2[10]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[10]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[11]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[12]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[13]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[14]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[14]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[14]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[1]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[2]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[3]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[3]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[4]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[5]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[6]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[9]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[9]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[0]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[10]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[11]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[12]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[13]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[14]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[15]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[1]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[2]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[3]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[4]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[5]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[6]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[7]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[8]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[9]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal next_mi_burst : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal next_mi_last_index_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \next_mi_len[7]_i_2_n_0\ : STD_LOGIC;
  signal \next_mi_len_reg_n_0_[0]\ : STD_LOGIC;
  signal \next_mi_len_reg_n_0_[1]\ : STD_LOGIC;
  signal \next_mi_len_reg_n_0_[4]\ : STD_LOGIC;
  signal \next_mi_len_reg_n_0_[5]\ : STD_LOGIC;
  signal \next_mi_len_reg_n_0_[6]\ : STD_LOGIC;
  signal \next_mi_len_reg_n_0_[7]\ : STD_LOGIC;
  signal \next_mi_size_reg_n_0_[0]\ : STD_LOGIC;
  signal \next_mi_size_reg_n_0_[1]\ : STD_LOGIC;
  signal \next_mi_size_reg_n_0_[2]\ : STD_LOGIC;
  signal next_valid : STD_LOGIC;
  signal next_valid_i_1_n_0 : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_127_in : STD_LOGIC;
  signal p_1_in_1 : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal s_aw_reg_n_1 : STD_LOGIC;
  signal s_aw_reg_n_10 : STD_LOGIC;
  signal s_aw_reg_n_11 : STD_LOGIC;
  signal s_aw_reg_n_12 : STD_LOGIC;
  signal s_aw_reg_n_17 : STD_LOGIC;
  signal s_aw_reg_n_18 : STD_LOGIC;
  signal s_aw_reg_n_19 : STD_LOGIC;
  signal s_aw_reg_n_2 : STD_LOGIC;
  signal s_aw_reg_n_21 : STD_LOGIC;
  signal s_aw_reg_n_22 : STD_LOGIC;
  signal s_aw_reg_n_25 : STD_LOGIC;
  signal s_aw_reg_n_3 : STD_LOGIC;
  signal s_aw_reg_n_4 : STD_LOGIC;
  signal s_aw_reg_n_5 : STD_LOGIC;
  signal s_aw_reg_n_7 : STD_LOGIC;
  signal s_aw_reg_n_8 : STD_LOGIC;
  signal s_aw_reg_n_9 : STD_LOGIC;
  signal s_awaddr_reg : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s_awburst_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_awcache_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_awlen_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_awlock_reg : STD_LOGIC;
  signal s_awprot_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_awqos_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_awregion_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_awsize_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_axi_aresetn\ : STD_LOGIC;
  signal \si_be_reg_n_0_[0]\ : STD_LOGIC;
  signal \si_be_reg_n_0_[1]\ : STD_LOGIC;
  signal \si_be_reg_n_0_[2]\ : STD_LOGIC;
  signal \si_buf[0]_i_1_n_0\ : STD_LOGIC;
  signal \si_buf[1]_i_1_n_0\ : STD_LOGIC;
  signal \si_buf[2]_i_1_n_0\ : STD_LOGIC;
  signal si_buf_addr : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal si_burst : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal si_last_index_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \si_ptr[5]_i_4_n_0\ : STD_LOGIC;
  signal \si_ptr[5]_i_5_n_0\ : STD_LOGIC;
  signal \si_size_reg_n_0_[0]\ : STD_LOGIC;
  signal \si_size_reg_n_0_[1]\ : STD_LOGIC;
  signal si_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \si_state_ns__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \si_word[1]_i_3_n_0\ : STD_LOGIC;
  signal si_wrap_be_next : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^si_wrap_be_next_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal si_wrap_cnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal si_wrap_word_next : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal word : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_aw_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_dw_fifogen_aw_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_dw_fifogen_aw_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_dw_fifogen_aw_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_dw_fifogen_aw_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_dw_fifogen_aw_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_dw_fifogen_aw_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_aw_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_aw_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_aw_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_aw_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_aw_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_aw_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_aw_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_aw_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_aw_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_aw_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_aw_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_dw_fifogen_aw_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dw_fifogen_aw_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_dw_fifogen_aw_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_aw_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_aw_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_aw_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_dw_fifogen_aw_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_aw_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_dw_fifogen_aw_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_aw_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_aw_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_dw_fifogen_aw_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_aw_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_aw_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_dw_fifogen_aw_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_aw_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_aw_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_aw_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_dw_fifogen_aw_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_aw_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_dw_fifogen_aw_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_aw_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_aw_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_dw_fifogen_aw_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_aw_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_aw_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_aw_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_dw_fifogen_aw_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_aw_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_aw_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_w_buffer_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_w_buffer_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_w_buffer_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_w_buffer_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_w_buffer_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_w_buffer_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_w_buffer_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_w_buffer_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_w_buffer_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_w_buffer_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_w_buffer_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_w_buffer_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_w_buffer_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 143 downto 0 );
  signal NLW_w_buffer_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_w_buffer_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_w_buffer_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_w_buffer_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_w_buffer_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 143 downto 0 );
  signal NLW_w_buffer_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_w_buffer_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_mi_state[1]_i_1\ : label is "soft_lutpair73";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_mi_state_reg[0]\ : label is "M_AW_STALL:111,M_IDLE:000,M_ISSUE2:100,M_WRITING2:101,M_ISSUE1:001,M_WRITING1:010,M_AW_DONE2:110,M_AW_DONE1:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_mi_state_reg[1]\ : label is "M_AW_STALL:111,M_IDLE:000,M_ISSUE2:100,M_WRITING2:101,M_ISSUE1:001,M_WRITING1:010,M_AW_DONE2:110,M_AW_DONE1:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_mi_state_reg[2]\ : label is "M_AW_STALL:111,M_IDLE:000,M_ISSUE2:100,M_WRITING2:101,M_ISSUE1:001,M_WRITING1:010,M_AW_DONE2:110,M_AW_DONE1:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_si_state_reg[0]\ : label is "S_AWFULL:10,S_IDLE:00,S_WRITING:01";
  attribute FSM_ENCODED_STATES of \FSM_sequential_si_state_reg[1]\ : label is "S_AWFULL:10,S_IDLE:00,S_WRITING:01";
  attribute SOFT_HLUTNM of M_AXI_AWVALID_i_i_1 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of M_AXI_WLAST_i_i_1 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of M_AXI_WLAST_i_i_3 : label is "soft_lutpair92";
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of dw_fifogen_aw : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of dw_fifogen_aw : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of dw_fifogen_aw : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of dw_fifogen_aw : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of dw_fifogen_aw : label is 2;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of dw_fifogen_aw : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of dw_fifogen_aw : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of dw_fifogen_aw : label is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of dw_fifogen_aw : label is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of dw_fifogen_aw : label is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of dw_fifogen_aw : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of dw_fifogen_aw : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of dw_fifogen_aw : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of dw_fifogen_aw : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of dw_fifogen_aw : label is 64;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of dw_fifogen_aw : label is 4;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of dw_fifogen_aw : label is 4;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of dw_fifogen_aw : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of dw_fifogen_aw : label is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of dw_fifogen_aw : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of dw_fifogen_aw : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of dw_fifogen_aw : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of dw_fifogen_aw : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of dw_fifogen_aw : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of dw_fifogen_aw : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of dw_fifogen_aw : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of dw_fifogen_aw : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of dw_fifogen_aw : label is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of dw_fifogen_aw : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of dw_fifogen_aw : label is 18;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of dw_fifogen_aw : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of dw_fifogen_aw : label is 97;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of dw_fifogen_aw : label is 35;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of dw_fifogen_aw : label is 97;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of dw_fifogen_aw : label is 37;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of dw_fifogen_aw : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of dw_fifogen_aw : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of dw_fifogen_aw : label is 18;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of dw_fifogen_aw : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of dw_fifogen_aw : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of dw_fifogen_aw : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of dw_fifogen_aw : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of dw_fifogen_aw : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of dw_fifogen_aw : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of dw_fifogen_aw : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of dw_fifogen_aw : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of dw_fifogen_aw : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of dw_fifogen_aw : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of dw_fifogen_aw : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of dw_fifogen_aw : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of dw_fifogen_aw : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of dw_fifogen_aw : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of dw_fifogen_aw : label is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of dw_fifogen_aw : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of dw_fifogen_aw : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of dw_fifogen_aw : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of dw_fifogen_aw : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of dw_fifogen_aw : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of dw_fifogen_aw : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of dw_fifogen_aw : label is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of dw_fifogen_aw : label is 1;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of dw_fifogen_aw : label is 1;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of dw_fifogen_aw : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of dw_fifogen_aw : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of dw_fifogen_aw : label is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of dw_fifogen_aw : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of dw_fifogen_aw : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of dw_fifogen_aw : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of dw_fifogen_aw : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of dw_fifogen_aw : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of dw_fifogen_aw : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of dw_fifogen_aw : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of dw_fifogen_aw : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of dw_fifogen_aw : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of dw_fifogen_aw : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of dw_fifogen_aw : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of dw_fifogen_aw : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of dw_fifogen_aw : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of dw_fifogen_aw : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of dw_fifogen_aw : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of dw_fifogen_aw : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of dw_fifogen_aw : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of dw_fifogen_aw : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of dw_fifogen_aw : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of dw_fifogen_aw : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of dw_fifogen_aw : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of dw_fifogen_aw : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of dw_fifogen_aw : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of dw_fifogen_aw : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of dw_fifogen_aw : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of dw_fifogen_aw : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of dw_fifogen_aw : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of dw_fifogen_aw : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of dw_fifogen_aw : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of dw_fifogen_aw : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of dw_fifogen_aw : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of dw_fifogen_aw : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of dw_fifogen_aw : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of dw_fifogen_aw : label is 2;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of dw_fifogen_aw : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of dw_fifogen_aw : label is 2;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of dw_fifogen_aw : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of dw_fifogen_aw : label is 2;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of dw_fifogen_aw : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of dw_fifogen_aw : label is 2;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of dw_fifogen_aw : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of dw_fifogen_aw : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of dw_fifogen_aw : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of dw_fifogen_aw : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of dw_fifogen_aw : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of dw_fifogen_aw : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of dw_fifogen_aw : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of dw_fifogen_aw : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of dw_fifogen_aw : label is "4kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of dw_fifogen_aw : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of dw_fifogen_aw : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of dw_fifogen_aw : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of dw_fifogen_aw : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of dw_fifogen_aw : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of dw_fifogen_aw : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of dw_fifogen_aw : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of dw_fifogen_aw : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of dw_fifogen_aw : label is 14;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of dw_fifogen_aw : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of dw_fifogen_aw : label is 30;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of dw_fifogen_aw : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of dw_fifogen_aw : label is 14;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of dw_fifogen_aw : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of dw_fifogen_aw : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of dw_fifogen_aw : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of dw_fifogen_aw : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of dw_fifogen_aw : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of dw_fifogen_aw : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of dw_fifogen_aw : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of dw_fifogen_aw : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of dw_fifogen_aw : label is 1022;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of dw_fifogen_aw : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of dw_fifogen_aw : label is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of dw_fifogen_aw : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of dw_fifogen_aw : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of dw_fifogen_aw : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of dw_fifogen_aw : label is 15;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of dw_fifogen_aw : label is 1021;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of dw_fifogen_aw : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of dw_fifogen_aw : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of dw_fifogen_aw : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of dw_fifogen_aw : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of dw_fifogen_aw : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of dw_fifogen_aw : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of dw_fifogen_aw : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of dw_fifogen_aw : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of dw_fifogen_aw : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of dw_fifogen_aw : label is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of dw_fifogen_aw : label is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of dw_fifogen_aw : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of dw_fifogen_aw : label is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of dw_fifogen_aw : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of dw_fifogen_aw : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of dw_fifogen_aw : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of dw_fifogen_aw : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of dw_fifogen_aw : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of dw_fifogen_aw : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of dw_fifogen_aw : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of dw_fifogen_aw : label is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of dw_fifogen_aw : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of dw_fifogen_aw : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of dw_fifogen_aw : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of dw_fifogen_aw : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of dw_fifogen_aw : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of dw_fifogen_aw : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of dw_fifogen_aw : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of dw_fifogen_aw : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of dw_fifogen_aw : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of dw_fifogen_aw : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of dw_fifogen_aw : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of dw_fifogen_aw : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of dw_fifogen_aw : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of dw_fifogen_aw : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of dw_fifogen_aw : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of dw_fifogen_aw : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of dw_fifogen_aw : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of dw_fifogen_aw : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of dw_fifogen_aw : label is 2;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of dw_fifogen_aw : label is 2;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of dw_fifogen_aw : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of dw_fifogen_aw : label is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of dw_fifogen_aw : label is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of dw_fifogen_aw : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of dw_fifogen_aw : label is 32;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of dw_fifogen_aw : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of dw_fifogen_aw : label is 32;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of dw_fifogen_aw : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of dw_fifogen_aw : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of dw_fifogen_aw : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of dw_fifogen_aw : label is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of dw_fifogen_aw : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of dw_fifogen_aw : label is 5;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of dw_fifogen_aw : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of dw_fifogen_aw : label is 5;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of dw_fifogen_aw : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of dw_fifogen_aw : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of dw_fifogen_aw : label is 1;
  attribute SOFT_HLUTNM of dw_fifogen_aw_i_2 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of dw_fifogen_aw_i_4 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of load_mi_d1_i_1 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \m_axi_wstrb[0]_INST_0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \m_axi_wstrb[10]_INST_0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \m_axi_wstrb[11]_INST_0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \m_axi_wstrb[12]_INST_0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \m_axi_wstrb[13]_INST_0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \m_axi_wstrb[14]_INST_0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \m_axi_wstrb[15]_INST_0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \m_axi_wstrb[2]_INST_0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \m_axi_wstrb[3]_INST_0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \m_axi_wstrb[4]_INST_0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \m_axi_wstrb[5]_INST_0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \m_axi_wstrb[6]_INST_0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \m_axi_wstrb[7]_INST_0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \m_axi_wstrb[8]_INST_0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \m_axi_wstrb[9]_INST_0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \mi_addr[0]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mi_addr[1]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \mi_addr[2]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \mi_addr[3]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \mi_be[0]_i_5\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \mi_be[10]_i_3\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \mi_be[10]_i_7\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \mi_be[11]_i_3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \mi_be[11]_i_7\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \mi_be[11]_i_9\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \mi_be[12]_i_3\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \mi_be[12]_i_6\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \mi_be[13]_i_3\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \mi_be[13]_i_4\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \mi_be[13]_i_8\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \mi_be[14]_i_3\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \mi_be[14]_i_7\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \mi_be[14]_i_9\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \mi_be[15]_i_5\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \mi_be[1]_i_7\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \mi_be[2]_i_6\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \mi_be[3]_i_3\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \mi_be[3]_i_8\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \mi_be[5]_i_6\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \mi_be[5]_i_7\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \mi_be[6]_i_6\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \mi_be[6]_i_7\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \mi_be[7]_i_3\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \mi_be[7]_i_7\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \mi_be[7]_i_8\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \mi_be[7]_i_9\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \mi_be[8]_i_5\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \mi_be[9]_i_3\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \mi_be[9]_i_7\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \mi_buf[1]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \mi_buf[2]_i_2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \mi_burst[0]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \mi_burst[1]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of mi_last_d1_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of mi_last_i_1 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \mi_last_index_reg_d0[0]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \mi_last_index_reg_d0[1]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mi_last_index_reg_d0[2]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \mi_last_index_reg_d0[3]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \mi_ptr[0]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \mi_ptr[4]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \mi_size[0]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mi_size[1]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \mi_size[2]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \mi_wcnt[2]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \mi_wcnt[3]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \mi_wcnt[4]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \mi_wcnt[5]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[0]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[0]_i_3\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[10]_i_4\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[10]_i_6\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[11]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[11]_i_3\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[12]_i_3\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[12]_i_7\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[12]_i_8\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[13]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[13]_i_4\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[14]_i_4\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[14]_i_5\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[2]_i_3\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[3]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[3]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[3]_i_3\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[4]_i_2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[5]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[6]_i_4\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[6]_i_5\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[7]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[8]_i_6\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[8]_i_7\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \mi_wrap_cnt[0]_i_4\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \mi_wrap_cnt[1]_i_3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \mi_wrap_cnt[2]_i_5\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \mi_wrap_cnt[3]_i_6\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[10]_i_2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[10]_i_3\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[11]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[12]_i_2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[13]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[14]_i_2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[14]_i_3\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[14]_i_4\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[1]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[2]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[3]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[3]_i_3\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[4]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[5]_i_2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[6]_i_2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[9]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[9]_i_3\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \next_mi_len[7]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \si_buf[1]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \si_buf[2]_i_1\ : label is "soft_lutpair123";
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of w_buffer : label is 9;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of w_buffer : label is 9;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of w_buffer : label is 1;
  attribute C_AXI_ID_WIDTH of w_buffer : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of w_buffer : label is 0;
  attribute C_AXI_TYPE of w_buffer : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of w_buffer : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of w_buffer : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of w_buffer : label is "";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of w_buffer : label is "";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of w_buffer : label is "ECCHSIAO32-7";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of w_buffer : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of w_buffer : label is 1;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of w_buffer : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of w_buffer : label is "";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of w_buffer : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of w_buffer : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of w_buffer : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of w_buffer : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of w_buffer : label is 0;
  attribute C_EN_SAFETY_CKT of w_buffer : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of w_buffer : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of w_buffer : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of w_buffer : label is "";
  attribute C_FAMILY of w_buffer : label is "zynquplus";
  attribute C_HAS_AXI_ID of w_buffer : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of w_buffer : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of w_buffer : label is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of w_buffer : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of w_buffer : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of w_buffer : label is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of w_buffer : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of w_buffer : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of w_buffer : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of w_buffer : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of w_buffer : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of w_buffer : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of w_buffer : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of w_buffer : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of w_buffer : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of w_buffer : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of w_buffer : label is "BlankString";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of w_buffer : label is "BlankString";
  attribute C_INTERFACE_TYPE of w_buffer : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of w_buffer : label is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of w_buffer : label is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of w_buffer : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of w_buffer : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of w_buffer : label is 512;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of w_buffer : label is 512;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of w_buffer : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of w_buffer : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of w_buffer : label is 144;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of w_buffer : label is 144;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of w_buffer : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of w_buffer : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of w_buffer : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of w_buffer : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of w_buffer : label is "GENERATE_X_ONLY";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of w_buffer : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of w_buffer : label is 1;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of w_buffer : label is 1;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of w_buffer : label is 0;
  attribute C_USE_ECC of w_buffer : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of w_buffer : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of w_buffer : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of w_buffer : label is 16;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of w_buffer : label is 16;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of w_buffer : label is 512;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of w_buffer : label is 512;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of w_buffer : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of w_buffer : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of w_buffer : label is 144;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of w_buffer : label is 144;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of w_buffer : label is "zynquplus";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of w_buffer : label is "yes";
  attribute SOFT_HLUTNM of w_buffer_i_10 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of w_buffer_i_11 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of w_buffer_i_12 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of w_buffer_i_13 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of w_buffer_i_14 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of w_buffer_i_15 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of w_buffer_i_16 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of w_buffer_i_17 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of w_buffer_i_18 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of w_buffer_i_2 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of w_buffer_i_3 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of w_buffer_i_4 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of w_buffer_i_5 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of w_buffer_i_6 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of w_buffer_i_7 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of w_buffer_i_8 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of w_buffer_i_9 : label is "soft_lutpair106";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  M_AXI_WLAST_i_reg_0 <= \^m_axi_wlast_i_reg_0\;
  M_AXI_WVALID_i_reg_0 <= \^m_axi_wvalid_i_reg_0\;
  Q(0) <= \^q\(0);
  S_AXI_WREADY_i_reg_0 <= \^s_axi_wready_i_reg_0\;
  \goreg_dm.dout_i_reg[21]\(1 downto 0) <= \^goreg_dm.dout_i_reg[21]\(1 downto 0);
  \goreg_dm.dout_i_reg[24]\(2 downto 0) <= \^goreg_dm.dout_i_reg[24]\(2 downto 0);
  m_axi_awaddr(63 downto 0) <= \^m_axi_awaddr\(63 downto 0);
  m_axi_awvalid <= \^m_axi_awvalid\;
  s_axi_aresetn <= \^s_axi_aresetn\;
  \si_wrap_be_next_reg[2]_0\(0) <= \^si_wrap_be_next_reg[2]_0\(0);
\FSM_sequential_mi_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5080BFFF0080BFFF"
    )
        port map (
      I0 => mi_state(2),
      I1 => m_axi_awready,
      I2 => dw_fifogen_aw_i_4_n_0,
      I3 => mi_state(1),
      I4 => mi_state(0),
      I5 => mi_awvalid,
      O => \mi_state_ns__0\(0)
    );
\FSM_sequential_mi_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"585A5A5A"
    )
        port map (
      I0 => mi_state(1),
      I1 => mi_state(2),
      I2 => mi_state(0),
      I3 => m_axi_awready,
      I4 => dw_fifogen_aw_i_4_n_0,
      O => \mi_state_ns__0\(1)
    );
\FSM_sequential_mi_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFAAAAAEEFAAAA"
    )
        port map (
      I0 => \FSM_sequential_mi_state[2]_i_3_n_0\,
      I1 => dw_fifogen_aw_i_4_n_0,
      I2 => mi_state(1),
      I3 => mi_state(0),
      I4 => mi_state(2),
      I5 => m_axi_awready,
      O => \FSM_sequential_mi_state[2]_i_1_n_0\
    );
\FSM_sequential_mi_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAEAEAABE"
    )
        port map (
      I0 => load_mi_next,
      I1 => mi_state(2),
      I2 => mi_state(1),
      I3 => mi_state(0),
      I4 => m_axi_awready,
      I5 => dw_fifogen_aw_i_4_n_0,
      O => \mi_state_ns__0\(2)
    );
\FSM_sequential_mi_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FE000000FE00FE"
    )
        port map (
      I0 => mi_state(1),
      I1 => mi_state(0),
      I2 => mi_awvalid,
      I3 => mi_state(2),
      I4 => \FSM_sequential_mi_state[2]_i_4_n_0\,
      I5 => \FSM_sequential_mi_state[2]_i_5_n_0\,
      O => \FSM_sequential_mi_state[2]_i_3_n_0\
    );
\FSM_sequential_mi_state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FFFFFF80FF"
    )
        port map (
      I0 => m_axi_wready,
      I1 => \^m_axi_wvalid_i_reg_0\,
      I2 => \^m_axi_wlast_i_reg_0\,
      I3 => mi_state(1),
      I4 => m_axi_awready,
      I5 => mi_state(0),
      O => \FSM_sequential_mi_state[2]_i_4_n_0\
    );
\FSM_sequential_mi_state[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \^m_axi_wlast_i_reg_0\,
      I1 => mi_last,
      I2 => mi_state(0),
      I3 => mi_last_d1_reg_n_0,
      I4 => mi_awvalid,
      O => \FSM_sequential_mi_state[2]_i_5_n_0\
    );
\FSM_sequential_mi_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_payload_i_reg[69]\,
      CE => \FSM_sequential_mi_state[2]_i_1_n_0\,
      D => \mi_state_ns__0\(0),
      Q => mi_state(0),
      R => \^s_axi_aresetn\
    );
\FSM_sequential_mi_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_payload_i_reg[69]\,
      CE => \FSM_sequential_mi_state[2]_i_1_n_0\,
      D => \mi_state_ns__0\(1),
      Q => mi_state(1),
      R => \^s_axi_aresetn\
    );
\FSM_sequential_mi_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_payload_i_reg[69]\,
      CE => \FSM_sequential_mi_state[2]_i_1_n_0\,
      D => \mi_state_ns__0\(2),
      Q => mi_state(2),
      R => \^s_axi_aresetn\
    );
\FSM_sequential_si_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"31"
    )
        port map (
      I0 => si_state(1),
      I1 => si_state(0),
      I2 => S_AXI_WREADY_i_reg_1,
      O => \si_state_ns__0\(0)
    );
\FSM_sequential_si_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_payload_i_reg[69]\,
      CE => S_AXI_WREADY_ns,
      D => \si_state_ns__0\(0),
      Q => si_state(0),
      R => \^s_axi_aresetn\
    );
\FSM_sequential_si_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_payload_i_reg[69]\,
      CE => S_AXI_WREADY_ns,
      D => \si_state_ns__0\(1),
      Q => si_state(1),
      R => \^s_axi_aresetn\
    );
M_AXI_AWVALID_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D7C003C"
    )
        port map (
      I0 => m_axi_awready,
      I1 => mi_state(2),
      I2 => mi_state(0),
      I3 => mi_state(1),
      I4 => \^m_axi_awvalid\,
      O => M_AXI_AWVALID_i_i_1_n_0
    );
M_AXI_AWVALID_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_payload_i_reg[69]\,
      CE => '1',
      D => M_AXI_AWVALID_i_i_1_n_0,
      Q => \^m_axi_awvalid\,
      R => \^s_axi_aresetn\
    );
M_AXI_WLAST_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888000"
    )
        port map (
      I0 => M_AXI_WLAST_i_i_2_n_0,
      I1 => \out\,
      I2 => \^m_axi_wlast_i_reg_0\,
      I3 => M_AXI_WLAST_i_i_3_n_0,
      I4 => mi_last_d1_reg_n_0,
      O => M_AXI_WLAST_i_i_1_n_0
    );
M_AXI_WLAST_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFCEFFDF"
    )
        port map (
      I0 => mi_state(2),
      I1 => mi_state(0),
      I2 => dw_fifogen_aw_i_4_n_0,
      I3 => mi_state(1),
      I4 => mi_awvalid,
      O => M_AXI_WLAST_i_i_2_n_0
    );
M_AXI_WLAST_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => \^m_axi_wvalid_i_reg_0\,
      I1 => m_axi_wready,
      I2 => load_mi_d2,
      I3 => load_mi_d1,
      O => M_AXI_WLAST_i_i_3_n_0
    );
M_AXI_WLAST_i_reg: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => '1',
      D => M_AXI_WLAST_i_i_1_n_0,
      Q => \^m_axi_wlast_i_reg_0\,
      R => '0'
    );
M_AXI_WVALID_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F070F0B0F02AAA"
    )
        port map (
      I0 => mi_state(1),
      I1 => \^m_axi_wlast_i_reg_0\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      I3 => m_axi_wready,
      I4 => mi_state(2),
      I5 => mi_state(0),
      O => M_AXI_WVALID_i_i_1_n_0
    );
M_AXI_WVALID_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_payload_i_reg[69]\,
      CE => '1',
      D => M_AXI_WVALID_i_i_1_n_0,
      Q => \^m_axi_wvalid_i_reg_0\,
      R => \^s_axi_aresetn\
    );
S_AXI_WREADY_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\,
      O => \^s_axi_aresetn\
    );
S_AXI_WREADY_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_payload_i_reg[69]\,
      CE => '1',
      D => s_aw_reg_n_25,
      Q => \^s_axi_wready_i_reg_0\,
      R => \^s_axi_aresetn\
    );
\buf_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => buf_cnt(0),
      O => \buf_cnt[0]_i_1_n_0\
    );
\buf_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => s_aw_reg_n_22,
      D => \buf_cnt[0]_i_1_n_0\,
      Q => buf_cnt(0),
      R => \^s_axi_aresetn\
    );
\buf_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => s_aw_reg_n_22,
      D => s_aw_reg_n_3,
      Q => buf_cnt(1),
      R => \^s_axi_aresetn\
    );
\buf_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => s_aw_reg_n_22,
      D => s_aw_reg_n_2,
      Q => buf_cnt(2),
      R => \^s_axi_aresetn\
    );
cmd_ready_i_reg: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => '1',
      D => aw_pop,
      Q => \USE_WRITE.wr_cmd_ready\,
      R => \^s_axi_aresetn\
    );
dw_fifogen_aw: entity work.design_1_auto_us_df_9_fifo_generator_v13_2_5
     port map (
      almost_empty => NLW_dw_fifogen_aw_almost_empty_UNCONNECTED,
      almost_full => NLW_dw_fifogen_aw_almost_full_UNCONNECTED,
      axi_ar_data_count(5 downto 0) => NLW_dw_fifogen_aw_axi_ar_data_count_UNCONNECTED(5 downto 0),
      axi_ar_dbiterr => NLW_dw_fifogen_aw_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_dw_fifogen_aw_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_dw_fifogen_aw_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(4 downto 0) => B"00000",
      axi_ar_prog_full => NLW_dw_fifogen_aw_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(4 downto 0) => B"00000",
      axi_ar_rd_data_count(5 downto 0) => NLW_dw_fifogen_aw_axi_ar_rd_data_count_UNCONNECTED(5 downto 0),
      axi_ar_sbiterr => NLW_dw_fifogen_aw_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_dw_fifogen_aw_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(5 downto 0) => NLW_dw_fifogen_aw_axi_ar_wr_data_count_UNCONNECTED(5 downto 0),
      axi_aw_data_count(5 downto 0) => NLW_dw_fifogen_aw_axi_aw_data_count_UNCONNECTED(5 downto 0),
      axi_aw_dbiterr => NLW_dw_fifogen_aw_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_dw_fifogen_aw_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_dw_fifogen_aw_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(4 downto 0) => B"00000",
      axi_aw_prog_full => NLW_dw_fifogen_aw_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(4 downto 0) => B"00000",
      axi_aw_rd_data_count(5 downto 0) => NLW_dw_fifogen_aw_axi_aw_rd_data_count_UNCONNECTED(5 downto 0),
      axi_aw_sbiterr => NLW_dw_fifogen_aw_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_dw_fifogen_aw_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(5 downto 0) => NLW_dw_fifogen_aw_axi_aw_wr_data_count_UNCONNECTED(5 downto 0),
      axi_b_data_count(4 downto 0) => NLW_dw_fifogen_aw_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_dw_fifogen_aw_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_dw_fifogen_aw_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_dw_fifogen_aw_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_dw_fifogen_aw_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_dw_fifogen_aw_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_dw_fifogen_aw_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_dw_fifogen_aw_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_dw_fifogen_aw_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_dw_fifogen_aw_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_dw_fifogen_aw_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_dw_fifogen_aw_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_dw_fifogen_aw_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_dw_fifogen_aw_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_dw_fifogen_aw_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_dw_fifogen_aw_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_dw_fifogen_aw_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_dw_fifogen_aw_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_dw_fifogen_aw_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_dw_fifogen_aw_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_dw_fifogen_aw_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_dw_fifogen_aw_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_dw_fifogen_aw_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_dw_fifogen_aw_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_dw_fifogen_aw_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_dw_fifogen_aw_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_dw_fifogen_aw_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_dw_fifogen_aw_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_dw_fifogen_aw_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_dw_fifogen_aw_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_dw_fifogen_aw_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_dw_fifogen_aw_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_dw_fifogen_aw_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_dw_fifogen_aw_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_dw_fifogen_aw_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_dw_fifogen_aw_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(9 downto 0) => NLW_dw_fifogen_aw_data_count_UNCONNECTED(9 downto 0),
      dbiterr => NLW_dw_fifogen_aw_dbiterr_UNCONNECTED,
      din(17 downto 0) => B"000000000000000000",
      dout(17 downto 0) => NLW_dw_fifogen_aw_dout_UNCONNECTED(17 downto 0),
      empty => NLW_dw_fifogen_aw_empty_UNCONNECTED,
      full => NLW_dw_fifogen_aw_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(63 downto 0) => NLW_dw_fifogen_aw_m_axi_araddr_UNCONNECTED(63 downto 0),
      m_axi_arburst(1 downto 0) => NLW_dw_fifogen_aw_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_dw_fifogen_aw_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_dw_fifogen_aw_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_dw_fifogen_aw_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_dw_fifogen_aw_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_dw_fifogen_aw_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_dw_fifogen_aw_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_dw_fifogen_aw_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_dw_fifogen_aw_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(3 downto 0) => NLW_dw_fifogen_aw_m_axi_aruser_UNCONNECTED(3 downto 0),
      m_axi_arvalid => NLW_dw_fifogen_aw_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(63 downto 0) => \^m_axi_awaddr\(63 downto 0),
      m_axi_awburst(1 downto 0) => \^goreg_dm.dout_i_reg[21]\(1 downto 0),
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awid(0) => NLW_dw_fifogen_aw_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => \^d\(7 downto 0),
      m_axi_awlock(0) => m_axi_awlock(0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => m_axi_awqos(3 downto 0),
      m_axi_awready => aw_pop,
      m_axi_awregion(3 downto 0) => m_axi_awregion(3 downto 0),
      m_axi_awsize(2 downto 0) => \^goreg_dm.dout_i_reg[24]\(2 downto 0),
      m_axi_awuser(3 downto 0) => mi_last_index_reg(3 downto 0),
      m_axi_awvalid => mi_awvalid,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_dw_fifogen_aw_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(31 downto 0) => B"00000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_dw_fifogen_aw_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(31 downto 0) => NLW_dw_fifogen_aw_m_axi_wdata_UNCONNECTED(31 downto 0),
      m_axi_wid(0) => NLW_dw_fifogen_aw_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_dw_fifogen_aw_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(3 downto 0) => NLW_dw_fifogen_aw_m_axi_wstrb_UNCONNECTED(3 downto 0),
      m_axi_wuser(0) => NLW_dw_fifogen_aw_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_dw_fifogen_aw_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_dw_fifogen_aw_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_dw_fifogen_aw_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_dw_fifogen_aw_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_dw_fifogen_aw_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_dw_fifogen_aw_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_dw_fifogen_aw_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_dw_fifogen_aw_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_dw_fifogen_aw_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_dw_fifogen_aw_overflow_UNCONNECTED,
      prog_empty => NLW_dw_fifogen_aw_prog_empty_UNCONNECTED,
      prog_empty_thresh(9 downto 0) => B"0000000000",
      prog_empty_thresh_assert(9 downto 0) => B"0000000000",
      prog_empty_thresh_negate(9 downto 0) => B"0000000000",
      prog_full => NLW_dw_fifogen_aw_prog_full_UNCONNECTED,
      prog_full_thresh(9 downto 0) => B"0000000000",
      prog_full_thresh_assert(9 downto 0) => B"0000000000",
      prog_full_thresh_negate(9 downto 0) => B"0000000000",
      rd_clk => '0',
      rd_data_count(9 downto 0) => NLW_dw_fifogen_aw_rd_data_count_UNCONNECTED(9 downto 0),
      rd_en => '0',
      rd_rst => '0',
      rd_rst_busy => NLW_dw_fifogen_aw_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => \m_payload_i_reg[69]\,
      s_aclk_en => '0',
      s_aresetn => \out\,
      s_axi_araddr(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_dw_fifogen_aw_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(3 downto 0) => B"0000",
      s_axi_arvalid => '0',
      s_axi_awaddr(63 downto 0) => s_awaddr_reg(63 downto 0),
      s_axi_awburst(1 downto 0) => s_awburst_reg(1 downto 0),
      s_axi_awcache(3 downto 0) => s_awcache_reg(3 downto 0),
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => s_awlen_reg(7 downto 0),
      s_axi_awlock(0) => s_awlock_reg,
      s_axi_awprot(2 downto 0) => s_awprot_reg(2 downto 0),
      s_axi_awqos(3 downto 0) => s_awqos_reg(3 downto 0),
      s_axi_awready => aw_ready,
      s_axi_awregion(3 downto 0) => s_awregion_reg(3 downto 0),
      s_axi_awsize(2 downto 0) => s_awsize_reg(2 downto 0),
      s_axi_awuser(3 downto 0) => si_last_index_reg(3 downto 0),
      s_axi_awvalid => s_aw_reg_n_1,
      s_axi_bid(0) => NLW_dw_fifogen_aw_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_dw_fifogen_aw_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_dw_fifogen_aw_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_dw_fifogen_aw_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(31 downto 0) => NLW_dw_fifogen_aw_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_rid(0) => NLW_dw_fifogen_aw_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_dw_fifogen_aw_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_dw_fifogen_aw_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_dw_fifogen_aw_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_dw_fifogen_aw_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_dw_fifogen_aw_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_dw_fifogen_aw_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_dw_fifogen_aw_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_dw_fifogen_aw_underflow_UNCONNECTED,
      valid => NLW_dw_fifogen_aw_valid_UNCONNECTED,
      wr_ack => NLW_dw_fifogen_aw_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(9 downto 0) => NLW_dw_fifogen_aw_wr_data_count_UNCONNECTED(9 downto 0),
      wr_en => '0',
      wr_rst => '0',
      wr_rst_busy => NLW_dw_fifogen_aw_wr_rst_busy_UNCONNECTED
    );
dw_fifogen_aw_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2828000"
    )
        port map (
      I0 => m_axi_awready,
      I1 => mi_state(0),
      I2 => mi_state(2),
      I3 => dw_fifogen_aw_i_4_n_0,
      I4 => mi_state(1),
      O => aw_pop
    );
dw_fifogen_aw_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^m_axi_wlast_i_reg_0\,
      I1 => \^m_axi_wvalid_i_reg_0\,
      I2 => m_axi_wready,
      O => dw_fifogen_aw_i_4_n_0
    );
first_load_mi_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => load_mi_d1,
      I1 => first_load_mi_d1,
      O => first_load_mi_d1_i_1_n_0
    );
first_load_mi_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => '1',
      D => first_load_mi_d1_i_1_n_0,
      Q => first_load_mi_d1,
      R => \^s_axi_aresetn\
    );
load_mi_d1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => M_AXI_WLAST_i_i_2_n_0,
      O => load_mi_ptr
    );
load_mi_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => '1',
      D => load_mi_ptr,
      Q => load_mi_d1,
      R => '0'
    );
load_mi_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => '1',
      D => load_mi_d1,
      Q => load_mi_d2,
      R => '0'
    );
\m_axi_wstrb[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(8),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[0]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(0)
    );
\m_axi_wstrb[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(98),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[10]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(10)
    );
\m_axi_wstrb[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(107),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[11]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(11)
    );
\m_axi_wstrb[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(116),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[12]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(12)
    );
\m_axi_wstrb[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(125),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[13]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(13)
    );
\m_axi_wstrb[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(134),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[14]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(14)
    );
\m_axi_wstrb[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(143),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[15]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(15)
    );
\m_axi_wstrb[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(17),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[1]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(1)
    );
\m_axi_wstrb[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(26),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[2]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(2)
    );
\m_axi_wstrb[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(35),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[3]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(3)
    );
\m_axi_wstrb[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(44),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[4]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(4)
    );
\m_axi_wstrb[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(53),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[5]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(5)
    );
\m_axi_wstrb[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(62),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[6]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(6)
    );
\m_axi_wstrb[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(71),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[7]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(7)
    );
\m_axi_wstrb[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(80),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[8]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(8)
    );
\m_axi_wstrb[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(89),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[9]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(9)
    );
\mi_addr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[0]\,
      I1 => M_AXI_WLAST_i_i_2_n_0,
      I2 => \^m_axi_awaddr\(0),
      O => \mi_addr[0]_i_1_n_0\
    );
\mi_addr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => M_AXI_WLAST_i_i_2_n_0,
      I2 => \^m_axi_awaddr\(1),
      O => \mi_addr[1]_i_1_n_0\
    );
\mi_addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => M_AXI_WLAST_i_i_2_n_0,
      I2 => \^m_axi_awaddr\(2),
      O => \mi_addr[2]_i_1_n_0\
    );
\mi_addr[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => mi_wrap_be_next,
      I1 => next_valid,
      I2 => M_AXI_WLAST_i_i_2_n_0,
      O => mi_last_index_reg_d0
    );
\mi_addr[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => M_AXI_WLAST_i_i_2_n_0,
      I2 => \^m_axi_awaddr\(3),
      O => \mi_addr[3]_i_2_n_0\
    );
\mi_addr_d1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => M_AXI_WLAST_i_i_2_n_0,
      I1 => load_mi_d1,
      I2 => load_mi_d2,
      I3 => m_axi_wready,
      I4 => \^m_axi_wvalid_i_reg_0\,
      O => mi_last_d1
    );
\mi_addr_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_last_d1,
      D => \mi_addr_reg_n_0_[0]\,
      Q => addr(0),
      R => '0'
    );
\mi_addr_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_last_d1,
      D => \mi_addr_reg_n_0_[1]\,
      Q => addr(1),
      R => '0'
    );
\mi_addr_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_last_d1,
      D => \mi_addr_reg_n_0_[2]\,
      Q => addr(2),
      R => '0'
    );
\mi_addr_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_last_d1,
      D => \mi_addr_reg_n_0_[3]\,
      Q => addr(3),
      R => '0'
    );
\mi_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_last_index_reg_d0,
      D => \mi_addr[0]_i_1_n_0\,
      Q => \mi_addr_reg_n_0_[0]\,
      R => '0'
    );
\mi_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_last_index_reg_d0,
      D => \mi_addr[1]_i_1_n_0\,
      Q => \mi_addr_reg_n_0_[1]\,
      R => '0'
    );
\mi_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_last_index_reg_d0,
      D => \mi_addr[2]_i_1_n_0\,
      Q => \mi_addr_reg_n_0_[2]\,
      R => '0'
    );
\mi_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_last_index_reg_d0,
      D => \mi_addr[3]_i_2_n_0\,
      Q => \mi_addr_reg_n_0_[3]\,
      R => '0'
    );
\mi_be[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888BBBBBBBBB"
    )
        port map (
      I0 => \mi_be_reg[0]_i_2_n_0\,
      I1 => M_AXI_WLAST_i_i_2_n_0,
      I2 => \mi_be[3]_i_3_n_0\,
      I3 => \^m_axi_awaddr\(1),
      I4 => \^m_axi_awaddr\(0),
      I5 => \mi_be[1]_i_3_n_0\,
      O => \mi_be[0]_i_1_n_0\
    );
\mi_be[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBB88B8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[0]\,
      I1 => \mi_be[15]_i_8_n_0\,
      I2 => \be__0\(12),
      I3 => \mi_be[12]_i_6_n_0\,
      I4 => \mi_size_reg_n_0_[2]\,
      I5 => \mi_be[0]_i_5_n_0\,
      O => \mi_be[0]_i_3_n_0\
    );
\mi_be[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAAB"
    )
        port map (
      I0 => \mi_be[1]_i_7_n_0\,
      I1 => \next_mi_addr_reg_n_0_[0]\,
      I2 => p_0_in_0(0),
      I3 => \mi_be[2]_i_6_n_0\,
      I4 => \next_mi_size_reg_n_0_[2]\,
      O => \mi_be[0]_i_4_n_0\
    );
\mi_be[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0FCA00C"
    )
        port map (
      I0 => \be__0\(8),
      I1 => be(15),
      I2 => \mi_size_reg_n_0_[0]\,
      I3 => \mi_size_reg_n_0_[1]\,
      I4 => \be__0\(14),
      O => \mi_be[0]_i_5_n_0\
    );
\mi_be[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8BBB8B8"
    )
        port map (
      I0 => \mi_be_reg[10]_i_2_n_0\,
      I1 => M_AXI_WLAST_i_i_2_n_0,
      I2 => \mi_be[11]_i_4_n_0\,
      I3 => \mi_be[10]_i_3_n_0\,
      I4 => \^m_axi_awaddr\(1),
      I5 => \^m_axi_awaddr\(0),
      O => \mi_be[10]_i_1_n_0\
    );
\mi_be[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^m_axi_awaddr\(2),
      I2 => \^goreg_dm.dout_i_reg[24]\(0),
      I3 => \^goreg_dm.dout_i_reg[24]\(1),
      O => \mi_be[10]_i_3_n_0\
    );
\mi_be[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBB88B8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[10]\,
      I1 => \mi_be[15]_i_8_n_0\,
      I2 => \be__0\(8),
      I3 => \mi_be[6]_i_6_n_0\,
      I4 => \mi_size_reg_n_0_[2]\,
      I5 => \mi_be[10]_i_6_n_0\,
      O => \mi_be[10]_i_4_n_0\
    );
\mi_be[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF04"
    )
        port map (
      I0 => \mi_be[10]_i_7_n_0\,
      I1 => p_0_in_0(0),
      I2 => \next_mi_addr_reg_n_0_[0]\,
      I3 => \mi_be[11]_i_9_n_0\,
      I4 => \next_mi_size_reg_n_0_[2]\,
      O => \mi_be[10]_i_5_n_0\
    );
\mi_be[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0CFA0C0"
    )
        port map (
      I0 => \be__0\(2),
      I1 => \be__0\(6),
      I2 => \mi_size_reg_n_0_[1]\,
      I3 => \mi_size_reg_n_0_[0]\,
      I4 => \be__0\(9),
      O => \mi_be[10]_i_6_n_0\
    );
\mi_be[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => p_0_in_0(1),
      I2 => \next_mi_size_reg_n_0_[0]\,
      I3 => \next_mi_size_reg_n_0_[1]\,
      O => \mi_be[10]_i_7_n_0\
    );
\mi_be[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBB8888888"
    )
        port map (
      I0 => \mi_be_reg[11]_i_2_n_0\,
      I1 => M_AXI_WLAST_i_i_2_n_0,
      I2 => \mi_be[11]_i_3_n_0\,
      I3 => \^m_axi_awaddr\(0),
      I4 => \mi_wrap_be_next[0]_i_2_n_0\,
      I5 => \mi_be[11]_i_4_n_0\,
      O => \mi_be[11]_i_1_n_0\
    );
\mi_be[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \^m_axi_awaddr\(3),
      I2 => \^m_axi_awaddr\(2),
      O => \mi_be[11]_i_3_n_0\
    );
\mi_be[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FABABAAAFAAABAAA"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[24]\(2),
      I1 => \^m_axi_awaddr\(2),
      I2 => \^m_axi_awaddr\(3),
      I3 => \^goreg_dm.dout_i_reg[24]\(1),
      I4 => \^goreg_dm.dout_i_reg[24]\(0),
      I5 => \^m_axi_awaddr\(1),
      O => \mi_be[11]_i_4_n_0\
    );
\mi_be[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBB88B8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[11]\,
      I1 => \mi_be[15]_i_8_n_0\,
      I2 => \be__0\(3),
      I3 => \mi_be[11]_i_7_n_0\,
      I4 => \mi_size_reg_n_0_[2]\,
      I5 => \mi_be[11]_i_8_n_0\,
      O => \mi_be[11]_i_5_n_0\
    );
\mi_be[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEAAAAAA"
    )
        port map (
      I0 => \mi_be[11]_i_9_n_0\,
      I1 => \mi_be[7]_i_8_n_0\,
      I2 => p_0_in_0(1),
      I3 => p_0_in_0(2),
      I4 => p_0_in_0(0),
      I5 => \next_mi_size_reg_n_0_[2]\,
      O => \mi_be[11]_i_6_n_0\
    );
\mi_be[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \mi_size_reg_n_0_[1]\,
      I1 => \mi_size_reg_n_0_[0]\,
      O => \mi_be[11]_i_7_n_0\
    );
\mi_be[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \be__0\(10),
      I1 => \be__0\(9),
      I2 => \mi_size_reg_n_0_[0]\,
      I3 => \mi_size_reg_n_0_[1]\,
      I4 => \be__0\(7),
      O => \mi_be[11]_i_8_n_0\
    );
\mi_be[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000F800"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => \next_mi_size_reg_n_0_[0]\,
      I2 => \next_mi_size_reg_n_0_[1]\,
      I3 => p_0_in_0(2),
      I4 => p_0_in_0(1),
      O => \mi_be[11]_i_9_n_0\
    );
\mi_be[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB8BBB8BBB8B"
    )
        port map (
      I0 => \mi_be_reg[12]_i_2_n_0\,
      I1 => M_AXI_WLAST_i_i_2_n_0,
      I2 => \mi_be[13]_i_4_n_0\,
      I3 => \^goreg_dm.dout_i_reg[24]\(2),
      I4 => \mi_be[14]_i_3_n_0\,
      I5 => \mi_be[12]_i_3_n_0\,
      O => \mi_be[12]_i_1_n_0\
    );
\mi_be[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \^m_axi_awaddr\(0),
      O => \mi_be[12]_i_3_n_0\
    );
\mi_be[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBB88B8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[12]\,
      I1 => \mi_be[15]_i_8_n_0\,
      I2 => \be__0\(8),
      I3 => \mi_be[12]_i_6_n_0\,
      I4 => \mi_size_reg_n_0_[2]\,
      I5 => \mi_be[12]_i_7_n_0\,
      O => \mi_be[12]_i_4_n_0\
    );
\mi_be[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAAE"
    )
        port map (
      I0 => \mi_be[13]_i_8_n_0\,
      I1 => \mi_be[14]_i_9_n_0\,
      I2 => \next_mi_addr_reg_n_0_[0]\,
      I3 => p_0_in_0(0),
      I4 => \next_mi_size_reg_n_0_[2]\,
      O => \mi_be[12]_i_5_n_0\
    );
\mi_be[12]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mi_size_reg_n_0_[0]\,
      I1 => \mi_size_reg_n_0_[1]\,
      O => \mi_be[12]_i_6_n_0\
    );
\mi_be[12]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0FCA00C"
    )
        port map (
      I0 => \be__0\(4),
      I1 => \be__0\(11),
      I2 => \mi_size_reg_n_0_[0]\,
      I3 => \mi_size_reg_n_0_[1]\,
      I4 => \be__0\(10),
      O => \mi_be[12]_i_7_n_0\
    );
\mi_be[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888BBBBBBBB"
    )
        port map (
      I0 => \mi_be_reg[13]_i_2_n_0\,
      I1 => M_AXI_WLAST_i_i_2_n_0,
      I2 => \mi_be[14]_i_3_n_0\,
      I3 => \mi_be[13]_i_3_n_0\,
      I4 => \^goreg_dm.dout_i_reg[24]\(2),
      I5 => \mi_be[13]_i_4_n_0\,
      O => \mi_be[13]_i_1_n_0\
    );
\mi_be[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_awaddr\(0),
      I1 => \^m_axi_awaddr\(1),
      O => \mi_be[13]_i_3_n_0\
    );
\mi_be[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"31FF77FF"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[24]\(0),
      I1 => \^goreg_dm.dout_i_reg[24]\(1),
      I2 => \^m_axi_awaddr\(1),
      I3 => \^m_axi_awaddr\(3),
      I4 => \^m_axi_awaddr\(2),
      O => \mi_be[13]_i_4_n_0\
    );
\mi_be[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBB8B8BBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[13]\,
      I1 => \mi_be[15]_i_8_n_0\,
      I2 => \mi_be[13]_i_7_n_0\,
      I3 => \be__0\(11),
      I4 => \mi_be[6]_i_6_n_0\,
      I5 => \mi_size_reg_n_0_[2]\,
      O => \mi_be[13]_i_5_n_0\
    );
\mi_be[13]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAEAA"
    )
        port map (
      I0 => \mi_be[13]_i_8_n_0\,
      I1 => \mi_be[14]_i_9_n_0\,
      I2 => p_0_in_0(0),
      I3 => \next_mi_addr_reg_n_0_[0]\,
      I4 => \next_mi_size_reg_n_0_[2]\,
      O => \mi_be[13]_i_6_n_0\
    );
\mi_be[13]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0AFC0A0"
    )
        port map (
      I0 => \be__0\(9),
      I1 => \be__0\(5),
      I2 => \mi_size_reg_n_0_[1]\,
      I3 => \mi_size_reg_n_0_[0]\,
      I4 => \be__0\(12),
      O => \mi_be[13]_i_7_n_0\
    );
\mi_be[13]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4C00000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => \next_mi_size_reg_n_0_[0]\,
      I2 => \next_mi_size_reg_n_0_[1]\,
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(2),
      O => \mi_be[13]_i_8_n_0\
    );
\mi_be[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B88888BBBBBBBB"
    )
        port map (
      I0 => \mi_be_reg[14]_i_2_n_0\,
      I1 => M_AXI_WLAST_i_i_2_n_0,
      I2 => \^m_axi_awaddr\(1),
      I3 => \^m_axi_awaddr\(0),
      I4 => \mi_be[14]_i_3_n_0\,
      I5 => \mi_be[14]_i_4_n_0\,
      O => \mi_be[14]_i_1_n_0\
    );
\mi_be[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[24]\(0),
      I1 => \^goreg_dm.dout_i_reg[24]\(1),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^m_axi_awaddr\(3),
      O => \mi_be[14]_i_3_n_0\
    );
\mi_be[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000337F3FFF"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \^m_axi_awaddr\(3),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^goreg_dm.dout_i_reg[24]\(1),
      I4 => \^goreg_dm.dout_i_reg[24]\(0),
      I5 => \^goreg_dm.dout_i_reg[24]\(2),
      O => \mi_be[14]_i_4_n_0\
    );
\mi_be[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBB88B8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[14]\,
      I1 => \mi_be[15]_i_8_n_0\,
      I2 => \be__0\(13),
      I3 => \mi_be[14]_i_7_n_0\,
      I4 => \mi_size_reg_n_0_[2]\,
      I5 => \mi_be[14]_i_8_n_0\,
      O => \mi_be[14]_i_5_n_0\
    );
\mi_be[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7555"
    )
        port map (
      I0 => \mi_be[15]_i_5_n_0\,
      I1 => \next_mi_addr_reg_n_0_[0]\,
      I2 => p_0_in_0(0),
      I3 => \mi_be[14]_i_9_n_0\,
      I4 => \next_mi_size_reg_n_0_[2]\,
      O => \mi_be[14]_i_6_n_0\
    );
\mi_be[14]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \mi_size_reg_n_0_[1]\,
      I1 => \mi_size_reg_n_0_[0]\,
      O => \mi_be[14]_i_7_n_0\
    );
\mi_be[14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFA0C0A0"
    )
        port map (
      I0 => \be__0\(12),
      I1 => \be__0\(6),
      I2 => \mi_size_reg_n_0_[0]\,
      I3 => \mi_size_reg_n_0_[1]\,
      I4 => \be__0\(10),
      O => \mi_be[14]_i_8_n_0\
    );
\mi_be[14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \next_mi_size_reg_n_0_[0]\,
      I1 => \next_mi_size_reg_n_0_[1]\,
      I2 => p_0_in_0(1),
      I3 => p_0_in_0(2),
      O => \mi_be[14]_i_9_n_0\
    );
\mi_be[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777773"
    )
        port map (
      I0 => M_AXI_WLAST_i_i_3_n_0,
      I1 => M_AXI_WLAST_i_i_2_n_0,
      I2 => mi_last,
      I3 => \mi_burst_reg_n_0_[0]\,
      I4 => \mi_burst_reg_n_0_[1]\,
      O => \mi_be[15]_i_1_n_0\
    );
\mi_be[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000FFFFFFFF"
    )
        port map (
      I0 => \mi_wrap_be_next[0]_i_2_n_0\,
      I1 => \^m_axi_awaddr\(2),
      I2 => \^m_axi_awaddr\(3),
      I3 => \^m_axi_awaddr\(1),
      I4 => \^m_axi_awaddr\(0),
      I5 => \mi_be[14]_i_4_n_0\,
      O => \mi_be[15]_i_3_n_0\
    );
\mi_be[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3AAAAF3F3AAFF"
    )
        port map (
      I0 => \mi_size_reg_n_0_[2]\,
      I1 => \mi_be[15]_i_5_n_0\,
      I2 => \mi_be[15]_i_6_n_0\,
      I3 => \mi_be[15]_i_7_n_0\,
      I4 => mi_last,
      I5 => \mi_be[15]_i_8_n_0\,
      O => \mi_be[15]_i_4_n_0\
    );
\mi_be[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17FF37FF"
    )
        port map (
      I0 => \next_mi_size_reg_n_0_[0]\,
      I1 => \next_mi_size_reg_n_0_[1]\,
      I2 => p_0_in_0(1),
      I3 => p_0_in_0(2),
      I4 => p_0_in_0(0),
      O => \mi_be[15]_i_5_n_0\
    );
\mi_be[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \next_mi_size_reg_n_0_[2]\,
      I1 => p_0_in_0(1),
      I2 => p_0_in_0(2),
      I3 => p_0_in_0(0),
      I4 => \next_mi_addr_reg_n_0_[0]\,
      I5 => \mi_be[6]_i_7_n_0\,
      O => \mi_be[15]_i_6_n_0\
    );
\mi_be[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0033550FFF3355"
    )
        port map (
      I0 => \be__0\(14),
      I1 => \be__0\(13),
      I2 => \be__0\(7),
      I3 => \mi_size_reg_n_0_[0]\,
      I4 => \mi_size_reg_n_0_[1]\,
      I5 => \be__0\(11),
      O => \mi_be[15]_i_7_n_0\
    );
\mi_be[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => mi_wrap_cnt(3),
      I1 => mi_wrap_cnt(1),
      I2 => mi_wrap_cnt(0),
      I3 => mi_wrap_cnt(2),
      I4 => \mi_burst_reg_n_0_[1]\,
      I5 => \mi_burst_reg_n_0_[0]\,
      O => \mi_be[15]_i_8_n_0\
    );
\mi_be[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B8BBBBBBBB"
    )
        port map (
      I0 => \mi_be_reg[1]_i_2_n_0\,
      I1 => M_AXI_WLAST_i_i_2_n_0,
      I2 => \^m_axi_awaddr\(0),
      I3 => \^m_axi_awaddr\(1),
      I4 => \mi_be[3]_i_3_n_0\,
      I5 => \mi_be[1]_i_3_n_0\,
      O => \mi_be[1]_i_1_n_0\
    );
\mi_be[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555055555550405"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[24]\(2),
      I1 => \^m_axi_awaddr\(1),
      I2 => \^goreg_dm.dout_i_reg[24]\(1),
      I3 => \^goreg_dm.dout_i_reg[24]\(0),
      I4 => \^m_axi_awaddr\(3),
      I5 => \^m_axi_awaddr\(2),
      O => \mi_be[1]_i_3_n_0\
    );
\mi_be[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBB88B8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[1]\,
      I1 => \mi_be[15]_i_8_n_0\,
      I2 => be(15),
      I3 => \mi_be[6]_i_6_n_0\,
      I4 => \mi_size_reg_n_0_[2]\,
      I5 => \mi_be[1]_i_6_n_0\,
      O => \mi_be[1]_i_4_n_0\
    );
\mi_be[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAABA"
    )
        port map (
      I0 => \mi_be[1]_i_7_n_0\,
      I1 => p_0_in_0(0),
      I2 => \next_mi_addr_reg_n_0_[0]\,
      I3 => \mi_be[2]_i_6_n_0\,
      I4 => \next_mi_size_reg_n_0_[2]\,
      O => \mi_be[1]_i_5_n_0\
    );
\mi_be[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0CFA0C0"
    )
        port map (
      I0 => \be__0\(9),
      I1 => \be__0\(13),
      I2 => \mi_size_reg_n_0_[1]\,
      I3 => \mi_size_reg_n_0_[0]\,
      I4 => \be__0\(0),
      O => \mi_be[1]_i_6_n_0\
    );
\mi_be[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F030100"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(1),
      I2 => p_0_in_0(2),
      I3 => \next_mi_size_reg_n_0_[0]\,
      I4 => \next_mi_size_reg_n_0_[1]\,
      O => \mi_be[1]_i_7_n_0\
    );
\mi_be[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8BBB8B8"
    )
        port map (
      I0 => \mi_be_reg[2]_i_2_n_0\,
      I1 => M_AXI_WLAST_i_i_2_n_0,
      I2 => \mi_be[3]_i_4_n_0\,
      I3 => \mi_be[3]_i_3_n_0\,
      I4 => \^m_axi_awaddr\(1),
      I5 => \^m_axi_awaddr\(0),
      O => \mi_be[2]_i_1_n_0\
    );
\mi_be[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBB88B8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[2]\,
      I1 => \mi_be[15]_i_8_n_0\,
      I2 => \be__0\(14),
      I3 => \mi_be[12]_i_6_n_0\,
      I4 => \mi_size_reg_n_0_[2]\,
      I5 => \mi_be[2]_i_5_n_0\,
      O => \mi_be[2]_i_3_n_0\
    );
\mi_be[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF04"
    )
        port map (
      I0 => \mi_be[2]_i_6_n_0\,
      I1 => p_0_in_0(0),
      I2 => \next_mi_addr_reg_n_0_[0]\,
      I3 => \mi_be[3]_i_8_n_0\,
      I4 => \next_mi_size_reg_n_0_[2]\,
      O => \mi_be[2]_i_4_n_0\
    );
\mi_be[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0FCA00C"
    )
        port map (
      I0 => \be__0\(10),
      I1 => \be__0\(1),
      I2 => \mi_size_reg_n_0_[0]\,
      I3 => \mi_size_reg_n_0_[1]\,
      I4 => \be__0\(0),
      O => \mi_be[2]_i_5_n_0\
    );
\mi_be[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(2),
      I2 => \next_mi_size_reg_n_0_[0]\,
      I3 => \next_mi_size_reg_n_0_[1]\,
      O => \mi_be[2]_i_6_n_0\
    );
\mi_be[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8B888888"
    )
        port map (
      I0 => \mi_be_reg[3]_i_2_n_0\,
      I1 => M_AXI_WLAST_i_i_2_n_0,
      I2 => \mi_be[3]_i_3_n_0\,
      I3 => \^m_axi_awaddr\(1),
      I4 => \^m_axi_awaddr\(0),
      I5 => \mi_be[3]_i_4_n_0\,
      O => \mi_be[3]_i_1_n_0\
    );
\mi_be[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[24]\(0),
      I1 => \^goreg_dm.dout_i_reg[24]\(1),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^m_axi_awaddr\(3),
      O => \mi_be[3]_i_3_n_0\
    );
\mi_be[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000C0F8"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \^goreg_dm.dout_i_reg[24]\(0),
      I2 => \^goreg_dm.dout_i_reg[24]\(1),
      I3 => \^m_axi_awaddr\(2),
      I4 => \^m_axi_awaddr\(3),
      I5 => \^goreg_dm.dout_i_reg[24]\(2),
      O => \mi_be[3]_i_4_n_0\
    );
\mi_be[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBB88B8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[3]\,
      I1 => \mi_be[15]_i_8_n_0\,
      I2 => \be__0\(1),
      I3 => \mi_be[6]_i_6_n_0\,
      I4 => \mi_size_reg_n_0_[2]\,
      I5 => \mi_be[3]_i_7_n_0\,
      O => \mi_be[3]_i_5_n_0\
    );
\mi_be[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAEA"
    )
        port map (
      I0 => \mi_be[3]_i_8_n_0\,
      I1 => \mi_be[7]_i_8_n_0\,
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(2),
      I4 => p_0_in_0(1),
      I5 => \next_mi_size_reg_n_0_[2]\,
      O => \mi_be[3]_i_6_n_0\
    );
\mi_be[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0CFA0C0"
    )
        port map (
      I0 => \be__0\(11),
      I1 => be(15),
      I2 => \mi_size_reg_n_0_[1]\,
      I3 => \mi_size_reg_n_0_[0]\,
      I4 => \be__0\(2),
      O => \mi_be[3]_i_7_n_0\
    );
\mi_be[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33111000"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(0),
      I3 => \next_mi_size_reg_n_0_[0]\,
      I4 => \next_mi_size_reg_n_0_[1]\,
      O => \mi_be[3]_i_8_n_0\
    );
\mi_be[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888BBBBBBBBB"
    )
        port map (
      I0 => \mi_be_reg[4]_i_2_n_0\,
      I1 => M_AXI_WLAST_i_i_2_n_0,
      I2 => \mi_be[7]_i_3_n_0\,
      I3 => \^m_axi_awaddr\(1),
      I4 => \^m_axi_awaddr\(0),
      I5 => \mi_be[5]_i_3_n_0\,
      O => \mi_be[4]_i_1_n_0\
    );
\mi_be[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBB88B8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[4]\,
      I1 => \mi_be[15]_i_8_n_0\,
      I2 => \be__0\(2),
      I3 => \mi_be[6]_i_6_n_0\,
      I4 => \mi_size_reg_n_0_[2]\,
      I5 => \mi_be[4]_i_5_n_0\,
      O => \mi_be[4]_i_3_n_0\
    );
\mi_be[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAABAA"
    )
        port map (
      I0 => \mi_be[5]_i_7_n_0\,
      I1 => \next_mi_addr_reg_n_0_[0]\,
      I2 => p_0_in_0(0),
      I3 => \mi_be[6]_i_7_n_0\,
      I4 => \mi_wrap_be_next[4]_i_2_n_0\,
      I5 => \next_mi_size_reg_n_0_[2]\,
      O => \mi_be[4]_i_4_n_0\
    );
\mi_be[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0CFA0C0"
    )
        port map (
      I0 => \be__0\(12),
      I1 => \be__0\(0),
      I2 => \mi_size_reg_n_0_[1]\,
      I3 => \mi_size_reg_n_0_[0]\,
      I4 => \be__0\(3),
      O => \mi_be[4]_i_5_n_0\
    );
\mi_be[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B8BBBBBBBB"
    )
        port map (
      I0 => \mi_be_reg[5]_i_2_n_0\,
      I1 => M_AXI_WLAST_i_i_2_n_0,
      I2 => \^m_axi_awaddr\(0),
      I3 => \^m_axi_awaddr\(1),
      I4 => \mi_be[7]_i_3_n_0\,
      I5 => \mi_be[5]_i_3_n_0\,
      O => \mi_be[5]_i_1_n_0\
    );
\mi_be[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555504050555"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[24]\(2),
      I1 => \^m_axi_awaddr\(1),
      I2 => \^goreg_dm.dout_i_reg[24]\(1),
      I3 => \^goreg_dm.dout_i_reg[24]\(0),
      I4 => \^m_axi_awaddr\(2),
      I5 => \^m_axi_awaddr\(3),
      O => \mi_be[5]_i_3_n_0\
    );
\mi_be[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBB88B8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[5]\,
      I1 => \mi_be[15]_i_8_n_0\,
      I2 => \be__0\(1),
      I3 => \mi_be[12]_i_6_n_0\,
      I4 => \mi_size_reg_n_0_[2]\,
      I5 => \mi_be[5]_i_6_n_0\,
      O => \mi_be[5]_i_4_n_0\
    );
\mi_be[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAEAA"
    )
        port map (
      I0 => \mi_be[5]_i_7_n_0\,
      I1 => \mi_be[7]_i_8_n_0\,
      I2 => p_0_in_0(2),
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(0),
      I5 => \next_mi_size_reg_n_0_[2]\,
      O => \mi_be[5]_i_5_n_0\
    );
\mi_be[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => \be__0\(4),
      I1 => \be__0\(13),
      I2 => \mi_size_reg_n_0_[0]\,
      I3 => \mi_size_reg_n_0_[1]\,
      I4 => \be__0\(3),
      O => \mi_be[5]_i_6_n_0\
    );
\mi_be[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0C0400"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(1),
      I2 => p_0_in_0(2),
      I3 => \next_mi_size_reg_n_0_[0]\,
      I4 => \next_mi_size_reg_n_0_[1]\,
      O => \mi_be[5]_i_7_n_0\
    );
\mi_be[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAAAAFEAAFFFF"
    )
        port map (
      I0 => \mi_be[6]_i_2_n_0\,
      I1 => \mi_be[6]_i_3_n_0\,
      I2 => mi_last,
      I3 => \mi_be[6]_i_4_n_0\,
      I4 => M_AXI_WLAST_i_i_2_n_0,
      I5 => \mi_be[7]_i_4_n_0\,
      O => \mi_be[6]_i_1_n_0\
    );
\mi_be[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => M_AXI_WLAST_i_i_2_n_0,
      I1 => \^m_axi_awaddr\(0),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^m_axi_awaddr\(3),
      I4 => \mi_wrap_be_next[0]_i_2_n_0\,
      I5 => \^m_axi_awaddr\(1),
      O => \mi_be[6]_i_2_n_0\
    );
\mi_be[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBB8B8BBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[6]\,
      I1 => \mi_be[15]_i_8_n_0\,
      I2 => \mi_be[6]_i_5_n_0\,
      I3 => \be__0\(4),
      I4 => \mi_be[6]_i_6_n_0\,
      I5 => \mi_size_reg_n_0_[2]\,
      O => \mi_be[6]_i_3_n_0\
    );
\mi_be[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002000FFFFFFFF"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(2),
      I2 => \mi_be[6]_i_7_n_0\,
      I3 => p_0_in_0(0),
      I4 => \next_mi_addr_reg_n_0_[0]\,
      I5 => \mi_be[7]_i_6_n_0\,
      O => \mi_be[6]_i_4_n_0\
    );
\mi_be[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0CFA0C0"
    )
        port map (
      I0 => \be__0\(14),
      I1 => \be__0\(2),
      I2 => \mi_size_reg_n_0_[1]\,
      I3 => \mi_size_reg_n_0_[0]\,
      I4 => \be__0\(5),
      O => \mi_be[6]_i_5_n_0\
    );
\mi_be[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mi_size_reg_n_0_[1]\,
      I1 => \mi_size_reg_n_0_[0]\,
      O => \mi_be[6]_i_6_n_0\
    );
\mi_be[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \next_mi_size_reg_n_0_[1]\,
      I1 => \next_mi_size_reg_n_0_[0]\,
      O => \mi_be[6]_i_7_n_0\
    );
\mi_be[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAABBBBBBBB"
    )
        port map (
      I0 => \mi_be[7]_i_2_n_0\,
      I1 => M_AXI_WLAST_i_i_2_n_0,
      I2 => \mi_be[7]_i_3_n_0\,
      I3 => \^m_axi_awaddr\(1),
      I4 => \^m_axi_awaddr\(0),
      I5 => \mi_be[7]_i_4_n_0\,
      O => \mi_be[7]_i_1_n_0\
    );
\mi_be[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF3700000000"
    )
        port map (
      I0 => \next_mi_size_reg_n_0_[0]\,
      I1 => \next_mi_size_reg_n_0_[1]\,
      I2 => p_0_in_0(1),
      I3 => p_0_in_0(2),
      I4 => \next_mi_size_reg_n_0_[2]\,
      I5 => mi_last,
      O => \mi_be[7]_i_10_n_0\
    );
\mi_be[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E0E0E000E000E0"
    )
        port map (
      I0 => \mi_be[7]_i_5_n_0\,
      I1 => mi_last,
      I2 => M_AXI_WLAST_i_i_2_n_0,
      I3 => \mi_be[7]_i_6_n_0\,
      I4 => \mi_be[7]_i_7_n_0\,
      I5 => \mi_be[7]_i_8_n_0\,
      O => \mi_be[7]_i_2_n_0\
    );
\mi_be[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[24]\(0),
      I1 => \^goreg_dm.dout_i_reg[24]\(1),
      I2 => \^m_axi_awaddr\(3),
      I3 => \^m_axi_awaddr\(2),
      O => \mi_be[7]_i_3_n_0\
    );
\mi_be[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5051515550555155"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[24]\(2),
      I1 => \^m_axi_awaddr\(2),
      I2 => \^m_axi_awaddr\(3),
      I3 => \^goreg_dm.dout_i_reg[24]\(1),
      I4 => \^goreg_dm.dout_i_reg[24]\(0),
      I5 => \^m_axi_awaddr\(1),
      O => \mi_be[7]_i_4_n_0\
    );
\mi_be[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBB8B8BBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[7]\,
      I1 => \mi_be[15]_i_8_n_0\,
      I2 => \mi_be[7]_i_9_n_0\,
      I3 => \be__0\(5),
      I4 => \mi_be[6]_i_6_n_0\,
      I5 => \mi_size_reg_n_0_[2]\,
      O => \mi_be[7]_i_5_n_0\
    );
\mi_be[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA2AAAAAA"
    )
        port map (
      I0 => \mi_be[7]_i_10_n_0\,
      I1 => p_0_in_0(1),
      I2 => p_0_in_0(2),
      I3 => p_0_in_0(0),
      I4 => \next_mi_size_reg_n_0_[0]\,
      I5 => \next_mi_size_reg_n_0_[1]\,
      O => \mi_be[7]_i_6_n_0\
    );
\mi_be[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(0),
      O => \mi_be[7]_i_7_n_0\
    );
\mi_be[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[0]\,
      I1 => \next_mi_size_reg_n_0_[0]\,
      I2 => \next_mi_size_reg_n_0_[1]\,
      O => \mi_be[7]_i_8_n_0\
    );
\mi_be[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0CFA0C0"
    )
        port map (
      I0 => be(15),
      I1 => \be__0\(3),
      I2 => \mi_size_reg_n_0_[1]\,
      I3 => \mi_size_reg_n_0_[0]\,
      I4 => \be__0\(6),
      O => \mi_be[7]_i_9_n_0\
    );
\mi_be[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBBB8BBB8B"
    )
        port map (
      I0 => \mi_be_reg[8]_i_2_n_0\,
      I1 => M_AXI_WLAST_i_i_2_n_0,
      I2 => \mi_be[9]_i_3_n_0\,
      I3 => \^goreg_dm.dout_i_reg[24]\(2),
      I4 => \mi_be[10]_i_3_n_0\,
      I5 => \mi_be[12]_i_3_n_0\,
      O => \mi_be[8]_i_1_n_0\
    );
\mi_be[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBB88B8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[8]\,
      I1 => \mi_be[15]_i_8_n_0\,
      I2 => \be__0\(6),
      I3 => \mi_be[6]_i_6_n_0\,
      I4 => \mi_size_reg_n_0_[2]\,
      I5 => \mi_be[8]_i_5_n_0\,
      O => \mi_be[8]_i_3_n_0\
    );
\mi_be[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAAB"
    )
        port map (
      I0 => \mi_be[9]_i_7_n_0\,
      I1 => \next_mi_addr_reg_n_0_[0]\,
      I2 => p_0_in_0(0),
      I3 => \mi_be[10]_i_7_n_0\,
      I4 => \next_mi_size_reg_n_0_[2]\,
      O => \mi_be[8]_i_4_n_0\
    );
\mi_be[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0CFA0C0"
    )
        port map (
      I0 => \be__0\(0),
      I1 => \be__0\(4),
      I2 => \mi_size_reg_n_0_[1]\,
      I3 => \mi_size_reg_n_0_[0]\,
      I4 => \be__0\(7),
      O => \mi_be[8]_i_5_n_0\
    );
\mi_be[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB88B8BBBBBBBB"
    )
        port map (
      I0 => \mi_be_reg[9]_i_2_n_0\,
      I1 => M_AXI_WLAST_i_i_2_n_0,
      I2 => \mi_be[13]_i_3_n_0\,
      I3 => \mi_be[10]_i_3_n_0\,
      I4 => \^goreg_dm.dout_i_reg[24]\(2),
      I5 => \mi_be[9]_i_3_n_0\,
      O => \mi_be[9]_i_1_n_0\
    );
\mi_be[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77FF31FF"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[24]\(0),
      I1 => \^goreg_dm.dout_i_reg[24]\(1),
      I2 => \^m_axi_awaddr\(1),
      I3 => \^m_axi_awaddr\(3),
      I4 => \^m_axi_awaddr\(2),
      O => \mi_be[9]_i_3_n_0\
    );
\mi_be[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBB8B8BBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[9]\,
      I1 => \mi_be[15]_i_8_n_0\,
      I2 => \mi_be[9]_i_6_n_0\,
      I3 => \be__0\(1),
      I4 => \mi_be[11]_i_7_n_0\,
      I5 => \mi_size_reg_n_0_[2]\,
      O => \mi_be[9]_i_4_n_0\
    );
\mi_be[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAABA"
    )
        port map (
      I0 => \mi_be[9]_i_7_n_0\,
      I1 => p_0_in_0(0),
      I2 => \next_mi_addr_reg_n_0_[0]\,
      I3 => \mi_be[10]_i_7_n_0\,
      I4 => \next_mi_size_reg_n_0_[2]\,
      O => \mi_be[9]_i_5_n_0\
    );
\mi_be[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \be__0\(8),
      I1 => \be__0\(7),
      I2 => \mi_size_reg_n_0_[0]\,
      I3 => \mi_size_reg_n_0_[1]\,
      I4 => \be__0\(5),
      O => \mi_be[9]_i_6_n_0\
    );
\mi_be[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000CC40"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(2),
      I2 => \next_mi_size_reg_n_0_[0]\,
      I3 => \next_mi_size_reg_n_0_[1]\,
      I4 => p_0_in_0(1),
      O => \mi_be[9]_i_7_n_0\
    );
\mi_be_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_last_d1,
      D => \be__0\(0),
      Q => \mi_be_d1_reg_n_0_[0]\,
      R => '0'
    );
\mi_be_d1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_last_d1,
      D => \be__0\(10),
      Q => \mi_be_d1_reg_n_0_[10]\,
      R => '0'
    );
\mi_be_d1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_last_d1,
      D => \be__0\(11),
      Q => \mi_be_d1_reg_n_0_[11]\,
      R => '0'
    );
\mi_be_d1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_last_d1,
      D => \be__0\(12),
      Q => \mi_be_d1_reg_n_0_[12]\,
      R => '0'
    );
\mi_be_d1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_last_d1,
      D => \be__0\(13),
      Q => \mi_be_d1_reg_n_0_[13]\,
      R => '0'
    );
\mi_be_d1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_last_d1,
      D => \be__0\(14),
      Q => \mi_be_d1_reg_n_0_[14]\,
      R => '0'
    );
\mi_be_d1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_last_d1,
      D => be(15),
      Q => \mi_be_d1_reg_n_0_[15]\,
      R => '0'
    );
\mi_be_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_last_d1,
      D => \be__0\(1),
      Q => \mi_be_d1_reg_n_0_[1]\,
      R => '0'
    );
\mi_be_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_last_d1,
      D => \be__0\(2),
      Q => \mi_be_d1_reg_n_0_[2]\,
      R => '0'
    );
\mi_be_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_last_d1,
      D => \be__0\(3),
      Q => \mi_be_d1_reg_n_0_[3]\,
      R => '0'
    );
\mi_be_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_last_d1,
      D => \be__0\(4),
      Q => \mi_be_d1_reg_n_0_[4]\,
      R => '0'
    );
\mi_be_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_last_d1,
      D => \be__0\(5),
      Q => \mi_be_d1_reg_n_0_[5]\,
      R => '0'
    );
\mi_be_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_last_d1,
      D => \be__0\(6),
      Q => \mi_be_d1_reg_n_0_[6]\,
      R => '0'
    );
\mi_be_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_last_d1,
      D => \be__0\(7),
      Q => \mi_be_d1_reg_n_0_[7]\,
      R => '0'
    );
\mi_be_d1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_last_d1,
      D => \be__0\(8),
      Q => \mi_be_d1_reg_n_0_[8]\,
      R => '0'
    );
\mi_be_d1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_last_d1,
      D => \be__0\(9),
      Q => \mi_be_d1_reg_n_0_[9]\,
      R => '0'
    );
\mi_be_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => \mi_be[15]_i_1_n_0\,
      D => \mi_be[0]_i_1_n_0\,
      Q => \be__0\(0),
      R => '0'
    );
\mi_be_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[0]_i_3_n_0\,
      I1 => \mi_be[0]_i_4_n_0\,
      O => \mi_be_reg[0]_i_2_n_0\,
      S => mi_last
    );
\mi_be_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => \mi_be[15]_i_1_n_0\,
      D => \mi_be[10]_i_1_n_0\,
      Q => \be__0\(10),
      R => '0'
    );
\mi_be_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[10]_i_4_n_0\,
      I1 => \mi_be[10]_i_5_n_0\,
      O => \mi_be_reg[10]_i_2_n_0\,
      S => mi_last
    );
\mi_be_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => \mi_be[15]_i_1_n_0\,
      D => \mi_be[11]_i_1_n_0\,
      Q => \be__0\(11),
      R => '0'
    );
\mi_be_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[11]_i_5_n_0\,
      I1 => \mi_be[11]_i_6_n_0\,
      O => \mi_be_reg[11]_i_2_n_0\,
      S => mi_last
    );
\mi_be_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => \mi_be[15]_i_1_n_0\,
      D => \mi_be[12]_i_1_n_0\,
      Q => \be__0\(12),
      R => '0'
    );
\mi_be_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[12]_i_4_n_0\,
      I1 => \mi_be[12]_i_5_n_0\,
      O => \mi_be_reg[12]_i_2_n_0\,
      S => mi_last
    );
\mi_be_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => \mi_be[15]_i_1_n_0\,
      D => \mi_be[13]_i_1_n_0\,
      Q => \be__0\(13),
      R => '0'
    );
\mi_be_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[13]_i_5_n_0\,
      I1 => \mi_be[13]_i_6_n_0\,
      O => \mi_be_reg[13]_i_2_n_0\,
      S => mi_last
    );
\mi_be_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => \mi_be[15]_i_1_n_0\,
      D => \mi_be[14]_i_1_n_0\,
      Q => \be__0\(14),
      R => '0'
    );
\mi_be_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[14]_i_5_n_0\,
      I1 => \mi_be[14]_i_6_n_0\,
      O => \mi_be_reg[14]_i_2_n_0\,
      S => mi_last
    );
\mi_be_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => \mi_be[15]_i_1_n_0\,
      D => \mi_be_reg[15]_i_2_n_0\,
      Q => be(15),
      R => '0'
    );
\mi_be_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[15]_i_3_n_0\,
      I1 => \mi_be[15]_i_4_n_0\,
      O => \mi_be_reg[15]_i_2_n_0\,
      S => M_AXI_WLAST_i_i_2_n_0
    );
\mi_be_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => \mi_be[15]_i_1_n_0\,
      D => \mi_be[1]_i_1_n_0\,
      Q => \be__0\(1),
      R => '0'
    );
\mi_be_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[1]_i_4_n_0\,
      I1 => \mi_be[1]_i_5_n_0\,
      O => \mi_be_reg[1]_i_2_n_0\,
      S => mi_last
    );
\mi_be_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => \mi_be[15]_i_1_n_0\,
      D => \mi_be[2]_i_1_n_0\,
      Q => \be__0\(2),
      R => '0'
    );
\mi_be_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[2]_i_3_n_0\,
      I1 => \mi_be[2]_i_4_n_0\,
      O => \mi_be_reg[2]_i_2_n_0\,
      S => mi_last
    );
\mi_be_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => \mi_be[15]_i_1_n_0\,
      D => \mi_be[3]_i_1_n_0\,
      Q => \be__0\(3),
      R => '0'
    );
\mi_be_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[3]_i_5_n_0\,
      I1 => \mi_be[3]_i_6_n_0\,
      O => \mi_be_reg[3]_i_2_n_0\,
      S => mi_last
    );
\mi_be_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => \mi_be[15]_i_1_n_0\,
      D => \mi_be[4]_i_1_n_0\,
      Q => \be__0\(4),
      R => '0'
    );
\mi_be_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[4]_i_3_n_0\,
      I1 => \mi_be[4]_i_4_n_0\,
      O => \mi_be_reg[4]_i_2_n_0\,
      S => mi_last
    );
\mi_be_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => \mi_be[15]_i_1_n_0\,
      D => \mi_be[5]_i_1_n_0\,
      Q => \be__0\(5),
      R => '0'
    );
\mi_be_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[5]_i_4_n_0\,
      I1 => \mi_be[5]_i_5_n_0\,
      O => \mi_be_reg[5]_i_2_n_0\,
      S => mi_last
    );
\mi_be_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => \mi_be[15]_i_1_n_0\,
      D => \mi_be[6]_i_1_n_0\,
      Q => \be__0\(6),
      R => '0'
    );
\mi_be_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => \mi_be[15]_i_1_n_0\,
      D => \mi_be[7]_i_1_n_0\,
      Q => \be__0\(7),
      R => '0'
    );
\mi_be_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => \mi_be[15]_i_1_n_0\,
      D => \mi_be[8]_i_1_n_0\,
      Q => \be__0\(8),
      R => '0'
    );
\mi_be_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[8]_i_3_n_0\,
      I1 => \mi_be[8]_i_4_n_0\,
      O => \mi_be_reg[8]_i_2_n_0\,
      S => mi_last
    );
\mi_be_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => \mi_be[15]_i_1_n_0\,
      D => \mi_be[9]_i_1_n_0\,
      Q => \be__0\(9),
      R => '0'
    );
\mi_be_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[9]_i_4_n_0\,
      I1 => \mi_be[9]_i_5_n_0\,
      O => \mi_be_reg[9]_i_2_n_0\,
      S => mi_last
    );
\mi_buf[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mi_buf_addr(6),
      O => \mi_buf[0]_i_1_n_0\
    );
\mi_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mi_buf_addr(6),
      I1 => mi_buf_addr(7),
      O => \mi_buf[1]_i_1_n_0\
    );
\mi_buf[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => mi_last,
      I1 => load_mi_d1,
      I2 => load_mi_d2,
      I3 => m_axi_wready,
      I4 => \^m_axi_wvalid_i_reg_0\,
      O => mi_buf0
    );
\mi_buf[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => mi_buf_addr(6),
      I1 => mi_buf_addr(7),
      I2 => mi_buf_addr(8),
      O => \mi_buf[2]_i_2_n_0\
    );
\mi_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_buf0,
      D => \mi_buf[0]_i_1_n_0\,
      Q => mi_buf_addr(6),
      R => \^s_axi_aresetn\
    );
\mi_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_buf0,
      D => \mi_buf[1]_i_1_n_0\,
      Q => mi_buf_addr(7),
      R => \^s_axi_aresetn\
    );
\mi_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_buf0,
      D => \mi_buf[2]_i_2_n_0\,
      Q => mi_buf_addr(8),
      R => \^s_axi_aresetn\
    );
\mi_burst[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => next_mi_burst(0),
      I1 => M_AXI_WLAST_i_i_2_n_0,
      I2 => \^goreg_dm.dout_i_reg[21]\(0),
      O => \mi_burst[0]_i_1_n_0\
    );
\mi_burst[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80000FFFFFFFF"
    )
        port map (
      I0 => \^m_axi_wvalid_i_reg_0\,
      I1 => m_axi_wready,
      I2 => load_mi_d2,
      I3 => load_mi_d1,
      I4 => mi_last,
      I5 => M_AXI_WLAST_i_i_2_n_0,
      O => mi_wrap_be_next
    );
\mi_burst[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => next_mi_burst(1),
      I1 => M_AXI_WLAST_i_i_2_n_0,
      I2 => \^goreg_dm.dout_i_reg[21]\(1),
      O => \mi_burst[1]_i_2_n_0\
    );
\mi_burst_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_wrap_be_next,
      D => \mi_burst[0]_i_1_n_0\,
      Q => \mi_burst_reg_n_0_[0]\,
      R => '0'
    );
\mi_burst_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_wrap_be_next,
      D => \mi_burst[1]_i_2_n_0\,
      Q => \mi_burst_reg_n_0_[1]\,
      R => '0'
    );
mi_first_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_last_d1,
      D => mi_first,
      Q => mi_first_d1,
      R => '0'
    );
mi_first_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8FF"
    )
        port map (
      I0 => mi_first,
      I1 => M_AXI_WLAST_i_i_3_n_0,
      I2 => mi_last,
      I3 => M_AXI_WLAST_i_i_2_n_0,
      O => mi_first_i_1_n_0
    );
mi_first_reg: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => '1',
      D => mi_first_i_1_n_0,
      Q => mi_first,
      R => '0'
    );
mi_last_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mi_last,
      I1 => mi_last_d1,
      I2 => mi_last_d1_reg_n_0,
      O => mi_last_d1_i_1_n_0
    );
mi_last_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => '1',
      D => mi_last_d1_i_1_n_0,
      Q => mi_last_d1_reg_n_0,
      R => \^s_axi_aresetn\
    );
mi_last_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FACC0ACC"
    )
        port map (
      I0 => mi_last_i_2_n_0,
      I1 => mi_last_i_3_n_0,
      I2 => M_AXI_WLAST_i_i_3_n_0,
      I3 => M_AXI_WLAST_i_i_2_n_0,
      I4 => mi_last,
      O => mi_last_i_1_n_0
    );
mi_last_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00010001"
    )
        port map (
      I0 => mi_last_i_4_n_0,
      I1 => \mi_wcnt__0\(3),
      I2 => \mi_wcnt__0\(2),
      I3 => \mi_wcnt__0\(1),
      I4 => mi_last_i_5_n_0,
      I5 => mi_last_i_6_n_0,
      O => mi_last_i_2_n_0
    );
mi_last_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \mi_wrap_be_next[14]_i_4_n_0\,
      I1 => \^d\(0),
      I2 => \^d\(7),
      I3 => \^d\(5),
      I4 => \^d\(4),
      I5 => \^d\(6),
      O => mi_last_i_3_n_0
    );
mi_last_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \mi_wcnt__0\(5),
      I1 => \mi_wcnt__0\(7),
      I2 => \mi_wcnt__0\(4),
      I3 => \mi_wcnt__0\(6),
      I4 => \mi_wcnt__0\(0),
      I5 => mi_last,
      O => mi_last_i_4_n_0
    );
mi_last_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
        port map (
      I0 => p_2_in,
      I1 => p_5_in,
      I2 => next_valid,
      I3 => \next_mi_len_reg_n_0_[6]\,
      I4 => mi_last,
      I5 => \next_mi_len_reg_n_0_[0]\,
      O => mi_last_i_5_n_0
    );
mi_last_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \next_mi_len_reg_n_0_[7]\,
      I1 => \next_mi_len_reg_n_0_[4]\,
      I2 => \next_mi_len_reg_n_0_[5]\,
      I3 => \next_mi_len_reg_n_0_[1]\,
      O => mi_last_i_6_n_0
    );
\mi_last_index_reg_d0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => next_mi_last_index_reg(0),
      I1 => M_AXI_WLAST_i_i_2_n_0,
      I2 => mi_last_index_reg(0),
      O => \mi_last_index_reg_d0[0]_i_1_n_0\
    );
\mi_last_index_reg_d0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => next_mi_last_index_reg(1),
      I1 => M_AXI_WLAST_i_i_2_n_0,
      I2 => mi_last_index_reg(1),
      O => \mi_last_index_reg_d0[1]_i_1_n_0\
    );
\mi_last_index_reg_d0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => next_mi_last_index_reg(2),
      I1 => M_AXI_WLAST_i_i_2_n_0,
      I2 => mi_last_index_reg(2),
      O => \mi_last_index_reg_d0[2]_i_1_n_0\
    );
\mi_last_index_reg_d0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => next_mi_last_index_reg(3),
      I1 => M_AXI_WLAST_i_i_2_n_0,
      I2 => mi_last_index_reg(3),
      O => \mi_last_index_reg_d0[3]_i_1_n_0\
    );
\mi_last_index_reg_d0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_last_index_reg_d0,
      D => \mi_last_index_reg_d0[0]_i_1_n_0\,
      Q => \mi_last_index_reg_d0_reg_n_0_[0]\,
      R => '0'
    );
\mi_last_index_reg_d0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_last_index_reg_d0,
      D => \mi_last_index_reg_d0[1]_i_1_n_0\,
      Q => \mi_last_index_reg_d0_reg_n_0_[1]\,
      R => '0'
    );
\mi_last_index_reg_d0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_last_index_reg_d0,
      D => \mi_last_index_reg_d0[2]_i_1_n_0\,
      Q => \mi_last_index_reg_d0_reg_n_0_[2]\,
      R => '0'
    );
\mi_last_index_reg_d0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_last_index_reg_d0,
      D => \mi_last_index_reg_d0[3]_i_1_n_0\,
      Q => \mi_last_index_reg_d0_reg_n_0_[3]\,
      R => '0'
    );
\mi_last_index_reg_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_last_d1,
      D => \mi_last_index_reg_d0_reg_n_0_[0]\,
      Q => index(0),
      R => '0'
    );
\mi_last_index_reg_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_last_d1,
      D => \mi_last_index_reg_d0_reg_n_0_[1]\,
      Q => index(1),
      R => '0'
    );
\mi_last_index_reg_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_last_d1,
      D => \mi_last_index_reg_d0_reg_n_0_[2]\,
      Q => index(2),
      R => '0'
    );
\mi_last_index_reg_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_last_d1,
      D => \mi_last_index_reg_d0_reg_n_0_[3]\,
      Q => index(3),
      R => '0'
    );
mi_last_reg: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => '1',
      D => mi_last_i_1_n_0,
      Q => mi_last,
      R => \^s_axi_aresetn\
    );
\mi_ptr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880FFFFF880F0000"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[4]\,
      I1 => \mi_ptr[0]_i_2_n_0\,
      I2 => mi_buf_addr(0),
      I3 => mi_last,
      I4 => M_AXI_WLAST_i_i_2_n_0,
      I5 => \mi_ptr[0]_i_3_n_0\,
      O => \mi_ptr[0]_i_1_n_0\
    );
\mi_ptr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002230CC"
    )
        port map (
      I0 => p_2_in,
      I1 => \next_mi_size_reg_n_0_[2]\,
      I2 => p_5_in,
      I3 => \next_mi_size_reg_n_0_[0]\,
      I4 => \next_mi_size_reg_n_0_[1]\,
      O => \mi_ptr[0]_i_2_n_0\
    );
\mi_ptr[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202280802022000"
    )
        port map (
      I0 => \^m_axi_awaddr\(4),
      I1 => \^goreg_dm.dout_i_reg[24]\(1),
      I2 => \^goreg_dm.dout_i_reg[24]\(0),
      I3 => \^d\(3),
      I4 => \^goreg_dm.dout_i_reg[24]\(2),
      I5 => \^d\(2),
      O => \mi_ptr[0]_i_3_n_0\
    );
\mi_ptr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFF8BB80000"
    )
        port map (
      I0 => \mi_ptr[1]_i_2_n_0\,
      I1 => mi_last,
      I2 => mi_buf_addr(0),
      I3 => mi_buf_addr(1),
      I4 => M_AXI_WLAST_i_i_2_n_0,
      I5 => \mi_ptr[1]_i_3_n_0\,
      O => \mi_ptr[1]_i_1_n_0\
    );
\mi_ptr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000A008080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[5]\,
      I1 => p_5_in,
      I2 => \next_mi_size_reg_n_0_[1]\,
      I3 => \next_mi_len_reg_n_0_[1]\,
      I4 => \next_mi_size_reg_n_0_[2]\,
      I5 => \next_mi_size_reg_n_0_[0]\,
      O => \mi_ptr[1]_i_2_n_0\
    );
\mi_ptr[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000A008080"
    )
        port map (
      I0 => \^m_axi_awaddr\(5),
      I1 => \^d\(3),
      I2 => \^goreg_dm.dout_i_reg[24]\(1),
      I3 => \^d\(1),
      I4 => \^goreg_dm.dout_i_reg[24]\(2),
      I5 => \^goreg_dm.dout_i_reg[24]\(0),
      O => \mi_ptr[1]_i_3_n_0\
    );
\mi_ptr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04444000"
    )
        port map (
      I0 => mi_last,
      I1 => M_AXI_WLAST_i_i_2_n_0,
      I2 => mi_buf_addr(0),
      I3 => mi_buf_addr(1),
      I4 => mi_buf_addr(2),
      O => \mi_ptr[2]_i_1_n_0\
    );
\mi_ptr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444444440000000"
    )
        port map (
      I0 => mi_last,
      I1 => M_AXI_WLAST_i_i_2_n_0,
      I2 => mi_buf_addr(1),
      I3 => mi_buf_addr(0),
      I4 => mi_buf_addr(2),
      I5 => mi_buf_addr(3),
      O => \mi_ptr[3]_i_1_n_0\
    );
\mi_ptr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \mi_ptr[4]_i_2_n_0\,
      I1 => mi_buf_addr(2),
      I2 => mi_buf_addr(0),
      I3 => mi_buf_addr(1),
      I4 => mi_buf_addr(3),
      I5 => mi_buf_addr(4),
      O => \mi_ptr[4]_i_1_n_0\
    );
\mi_ptr[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => M_AXI_WLAST_i_i_2_n_0,
      I1 => mi_last,
      O => \mi_ptr[4]_i_2_n_0\
    );
\mi_ptr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0DD"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[21]\(1),
      I1 => \^goreg_dm.dout_i_reg[21]\(0),
      I2 => \mi_ptr[5]_i_4_n_0\,
      I3 => M_AXI_WLAST_i_i_2_n_0,
      O => \mi_ptr[5]_i_1_n_0\
    );
\mi_ptr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FFFF4445FFFF"
    )
        port map (
      I0 => M_AXI_WLAST_i_i_3_n_0,
      I1 => be(15),
      I2 => \mi_burst_reg_n_0_[1]\,
      I3 => \mi_burst_reg_n_0_[0]\,
      I4 => M_AXI_WLAST_i_i_2_n_0,
      I5 => mi_last,
      O => \mi_ptr[5]_i_2_n_0\
    );
\mi_ptr[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04444000"
    )
        port map (
      I0 => mi_last,
      I1 => M_AXI_WLAST_i_i_2_n_0,
      I2 => mi_buf_addr(4),
      I3 => \mi_ptr[5]_i_5_n_0\,
      I4 => mi_buf_addr(5),
      O => \mi_ptr[5]_i_3_n_0\
    );
\mi_ptr[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D0D0F00"
    )
        port map (
      I0 => next_mi_burst(1),
      I1 => next_mi_burst(0),
      I2 => M_AXI_WLAST_i_i_3_n_0,
      I3 => \mi_be[15]_i_8_n_0\,
      I4 => mi_last,
      O => \mi_ptr[5]_i_4_n_0\
    );
\mi_ptr[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => mi_buf_addr(2),
      I1 => mi_buf_addr(0),
      I2 => mi_buf_addr(1),
      I3 => mi_buf_addr(3),
      O => \mi_ptr[5]_i_5_n_0\
    );
\mi_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => \mi_ptr[5]_i_2_n_0\,
      D => \mi_ptr[0]_i_1_n_0\,
      Q => mi_buf_addr(0),
      R => \mi_ptr[5]_i_1_n_0\
    );
\mi_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => \mi_ptr[5]_i_2_n_0\,
      D => \mi_ptr[1]_i_1_n_0\,
      Q => mi_buf_addr(1),
      R => \mi_ptr[5]_i_1_n_0\
    );
\mi_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => \mi_ptr[5]_i_2_n_0\,
      D => \mi_ptr[2]_i_1_n_0\,
      Q => mi_buf_addr(2),
      R => \mi_ptr[5]_i_1_n_0\
    );
\mi_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => \mi_ptr[5]_i_2_n_0\,
      D => \mi_ptr[3]_i_1_n_0\,
      Q => mi_buf_addr(3),
      R => \mi_ptr[5]_i_1_n_0\
    );
\mi_ptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => \mi_ptr[5]_i_2_n_0\,
      D => \mi_ptr[4]_i_1_n_0\,
      Q => mi_buf_addr(4),
      R => \mi_ptr[5]_i_1_n_0\
    );
\mi_ptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => \mi_ptr[5]_i_2_n_0\,
      D => \mi_ptr[5]_i_3_n_0\,
      Q => mi_buf_addr(5),
      R => \mi_ptr[5]_i_1_n_0\
    );
\mi_size[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \next_mi_size_reg_n_0_[0]\,
      I1 => M_AXI_WLAST_i_i_2_n_0,
      I2 => \^goreg_dm.dout_i_reg[24]\(0),
      O => \mi_size[0]_i_1_n_0\
    );
\mi_size[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \next_mi_size_reg_n_0_[1]\,
      I1 => M_AXI_WLAST_i_i_2_n_0,
      I2 => \^goreg_dm.dout_i_reg[24]\(1),
      O => \mi_size[1]_i_1_n_0\
    );
\mi_size[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \next_mi_size_reg_n_0_[2]\,
      I1 => M_AXI_WLAST_i_i_2_n_0,
      I2 => \^goreg_dm.dout_i_reg[24]\(2),
      O => \mi_size[2]_i_1_n_0\
    );
\mi_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_wrap_be_next,
      D => \mi_size[0]_i_1_n_0\,
      Q => \mi_size_reg_n_0_[0]\,
      R => '0'
    );
\mi_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_wrap_be_next,
      D => \mi_size[1]_i_1_n_0\,
      Q => \mi_size_reg_n_0_[1]\,
      R => '0'
    );
\mi_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_wrap_be_next,
      D => \mi_size[2]_i_1_n_0\,
      Q => \mi_size_reg_n_0_[2]\,
      R => '0'
    );
\mi_wcnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5FFC500"
    )
        port map (
      I0 => \mi_wcnt__0\(0),
      I1 => \next_mi_len_reg_n_0_[0]\,
      I2 => mi_last,
      I3 => M_AXI_WLAST_i_i_2_n_0,
      I4 => \^d\(0),
      O => \mi_wcnt[0]_i_1_n_0\
    );
\mi_wcnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BFFFFB88B0000"
    )
        port map (
      I0 => \next_mi_len_reg_n_0_[1]\,
      I1 => mi_last,
      I2 => \mi_wcnt__0\(1),
      I3 => \mi_wcnt__0\(0),
      I4 => M_AXI_WLAST_i_i_2_n_0,
      I5 => \^d\(1),
      O => \mi_wcnt[1]_i_1_n_0\
    );
\mi_wcnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFF8BB80000"
    )
        port map (
      I0 => p_2_in,
      I1 => mi_last,
      I2 => \mi_wcnt__0\(2),
      I3 => \mi_wcnt[2]_i_2_n_0\,
      I4 => M_AXI_WLAST_i_i_2_n_0,
      I5 => \^d\(2),
      O => \mi_wcnt[2]_i_1_n_0\
    );
\mi_wcnt[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mi_wcnt__0\(0),
      I1 => \mi_wcnt__0\(1),
      O => \mi_wcnt[2]_i_2_n_0\
    );
\mi_wcnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFF8BB80000"
    )
        port map (
      I0 => p_5_in,
      I1 => mi_last,
      I2 => \mi_wcnt__0\(3),
      I3 => \mi_wcnt[3]_i_2_n_0\,
      I4 => M_AXI_WLAST_i_i_2_n_0,
      I5 => \^d\(3),
      O => \mi_wcnt[3]_i_1_n_0\
    );
\mi_wcnt[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \mi_wcnt__0\(1),
      I1 => \mi_wcnt__0\(0),
      I2 => \mi_wcnt__0\(2),
      O => \mi_wcnt[3]_i_2_n_0\
    );
\mi_wcnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFF8BB80000"
    )
        port map (
      I0 => \next_mi_len_reg_n_0_[4]\,
      I1 => mi_last,
      I2 => \mi_wcnt__0\(4),
      I3 => \mi_wcnt[4]_i_2_n_0\,
      I4 => M_AXI_WLAST_i_i_2_n_0,
      I5 => \^d\(4),
      O => \mi_wcnt[4]_i_1_n_0\
    );
\mi_wcnt[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \mi_wcnt__0\(2),
      I1 => \mi_wcnt__0\(0),
      I2 => \mi_wcnt__0\(1),
      I3 => \mi_wcnt__0\(3),
      O => \mi_wcnt[4]_i_2_n_0\
    );
\mi_wcnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFF8BB80000"
    )
        port map (
      I0 => \next_mi_len_reg_n_0_[5]\,
      I1 => mi_last,
      I2 => \mi_wcnt__0\(5),
      I3 => \mi_wcnt[5]_i_2_n_0\,
      I4 => M_AXI_WLAST_i_i_2_n_0,
      I5 => \^d\(5),
      O => \mi_wcnt[5]_i_1_n_0\
    );
\mi_wcnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \mi_wcnt__0\(3),
      I1 => \mi_wcnt__0\(1),
      I2 => \mi_wcnt__0\(0),
      I3 => \mi_wcnt__0\(2),
      I4 => \mi_wcnt__0\(4),
      O => \mi_wcnt[5]_i_2_n_0\
    );
\mi_wcnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFF8BB80000"
    )
        port map (
      I0 => \next_mi_len_reg_n_0_[6]\,
      I1 => mi_last,
      I2 => \mi_wcnt__0\(6),
      I3 => \mi_wcnt[6]_i_2_n_0\,
      I4 => M_AXI_WLAST_i_i_2_n_0,
      I5 => \^d\(6),
      O => \mi_wcnt[6]_i_1_n_0\
    );
\mi_wcnt[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \mi_wcnt__0\(4),
      I1 => \mi_wcnt__0\(2),
      I2 => \mi_wcnt__0\(0),
      I3 => \mi_wcnt__0\(1),
      I4 => \mi_wcnt__0\(3),
      I5 => \mi_wcnt__0\(5),
      O => \mi_wcnt[6]_i_2_n_0\
    );
\mi_wcnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55F7"
    )
        port map (
      I0 => M_AXI_WLAST_i_i_2_n_0,
      I1 => mi_last,
      I2 => next_valid,
      I3 => M_AXI_WLAST_i_i_3_n_0,
      O => \mi_wcnt[7]_i_1_n_0\
    );
\mi_wcnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFF8BB80000"
    )
        port map (
      I0 => \next_mi_len_reg_n_0_[7]\,
      I1 => mi_last,
      I2 => \mi_wcnt__0\(7),
      I3 => \mi_wcnt[7]_i_3_n_0\,
      I4 => M_AXI_WLAST_i_i_2_n_0,
      I5 => \^d\(7),
      O => \mi_wcnt[7]_i_2_n_0\
    );
\mi_wcnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \mi_wcnt__0\(5),
      I1 => \mi_wcnt__0\(3),
      I2 => \mi_wcnt[2]_i_2_n_0\,
      I3 => \mi_wcnt__0\(2),
      I4 => \mi_wcnt__0\(4),
      I5 => \mi_wcnt__0\(6),
      O => \mi_wcnt[7]_i_3_n_0\
    );
\mi_wcnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => \mi_wcnt[7]_i_1_n_0\,
      D => \mi_wcnt[0]_i_1_n_0\,
      Q => \mi_wcnt__0\(0),
      R => '0'
    );
\mi_wcnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => \mi_wcnt[7]_i_1_n_0\,
      D => \mi_wcnt[1]_i_1_n_0\,
      Q => \mi_wcnt__0\(1),
      R => '0'
    );
\mi_wcnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => \mi_wcnt[7]_i_1_n_0\,
      D => \mi_wcnt[2]_i_1_n_0\,
      Q => \mi_wcnt__0\(2),
      R => '0'
    );
\mi_wcnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => \mi_wcnt[7]_i_1_n_0\,
      D => \mi_wcnt[3]_i_1_n_0\,
      Q => \mi_wcnt__0\(3),
      R => '0'
    );
\mi_wcnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => \mi_wcnt[7]_i_1_n_0\,
      D => \mi_wcnt[4]_i_1_n_0\,
      Q => \mi_wcnt__0\(4),
      R => '0'
    );
\mi_wcnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => \mi_wcnt[7]_i_1_n_0\,
      D => \mi_wcnt[5]_i_1_n_0\,
      Q => \mi_wcnt__0\(5),
      R => '0'
    );
\mi_wcnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => \mi_wcnt[7]_i_1_n_0\,
      D => \mi_wcnt[6]_i_1_n_0\,
      Q => \mi_wcnt__0\(6),
      R => '0'
    );
\mi_wcnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => \mi_wcnt[7]_i_1_n_0\,
      D => \mi_wcnt[7]_i_2_n_0\,
      Q => \mi_wcnt__0\(7),
      R => '0'
    );
\mi_wrap_be_next[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF888A"
    )
        port map (
      I0 => \mi_wrap_be_next[0]_i_2_n_0\,
      I1 => \^d\(3),
      I2 => \^m_axi_awaddr\(3),
      I3 => \mi_wrap_be_next[0]_i_3_n_0\,
      I4 => \mi_wrap_be_next[1]_i_2_n_0\,
      I5 => \mi_wrap_be_next[0]_i_4_n_0\,
      O => \mi_wrap_be_next[0]_i_1_n_0\
    );
\mi_wrap_be_next[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[24]\(1),
      I1 => \^goreg_dm.dout_i_reg[24]\(0),
      O => \mi_wrap_be_next[0]_i_2_n_0\
    );
\mi_wrap_be_next[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5504"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^m_axi_awaddr\(1),
      I2 => \^d\(1),
      I3 => \^m_axi_awaddr\(2),
      O => \mi_wrap_be_next[0]_i_3_n_0\
    );
\mi_wrap_be_next[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA2220"
    )
        port map (
      I0 => \mi_wrap_be_next[1]_i_3_n_0\,
      I1 => p_5_in,
      I2 => \mi_wrap_be_next[8]_i_6_n_0\,
      I3 => p_0_in_0(2),
      I4 => \next_mi_size_reg_n_0_[1]\,
      I5 => \next_mi_size_reg_n_0_[0]\,
      O => \mi_wrap_be_next[0]_i_4_n_0\
    );
\mi_wrap_be_next[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => \next_mi_size_reg_n_0_[2]\,
      I1 => \mi_wrap_be_next[10]_i_2_n_0\,
      I2 => \next_mi_size_reg_n_0_[0]\,
      I3 => M_AXI_WLAST_i_i_2_n_0,
      I4 => \mi_wrap_be_next[10]_i_3_n_0\,
      O => \mi_wrap_be_next[10]_i_1_n_0\
    );
\mi_wrap_be_next[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFF5FCF5FFF5FF"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => p_2_in,
      I2 => \next_mi_len_reg_n_0_[1]\,
      I3 => \next_mi_size_reg_n_0_[1]\,
      I4 => p_5_in,
      I5 => \mi_wrap_be_next[10]_i_4_n_0\,
      O => \mi_wrap_be_next[10]_i_2_n_0\
    );
\mi_wrap_be_next[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFFFAEAA"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[24]\(2),
      I1 => \^m_axi_awaddr\(3),
      I2 => \^d\(1),
      I3 => \^goreg_dm.dout_i_reg[24]\(1),
      I4 => \mi_wrap_be_next[10]_i_5_n_0\,
      I5 => \^goreg_dm.dout_i_reg[24]\(0),
      O => \mi_wrap_be_next[10]_i_3_n_0\
    );
\mi_wrap_be_next[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(1),
      O => \mi_wrap_be_next[10]_i_4_n_0\
    );
\mi_wrap_be_next[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \mi_wrap_be_next[10]_i_6_n_0\,
      I1 => \^m_axi_awaddr\(1),
      I2 => \^d\(1),
      I3 => \^d\(2),
      I4 => \^d\(3),
      I5 => \^goreg_dm.dout_i_reg[24]\(1),
      O => \mi_wrap_be_next[10]_i_5_n_0\
    );
\mi_wrap_be_next[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^m_axi_awaddr\(2),
      I1 => \^m_axi_awaddr\(3),
      O => \mi_wrap_be_next[10]_i_6_n_0\
    );
\mi_wrap_be_next[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B8B8B8B8"
    )
        port map (
      I0 => \mi_wrap_be_next[11]_i_2_n_0\,
      I1 => M_AXI_WLAST_i_i_2_n_0,
      I2 => \^goreg_dm.dout_i_reg[24]\(2),
      I3 => \^d\(1),
      I4 => \mi_wrap_be_next[11]_i_3_n_0\,
      I5 => \^m_axi_awaddr\(3),
      O => \mi_wrap_be_next[11]_i_1_n_0\
    );
\mi_wrap_be_next[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAA"
    )
        port map (
      I0 => \next_mi_size_reg_n_0_[2]\,
      I1 => p_0_in_0(2),
      I2 => \next_mi_size_reg_n_0_[0]\,
      I3 => \next_mi_size_reg_n_0_[1]\,
      I4 => \next_mi_len_reg_n_0_[1]\,
      O => \mi_wrap_be_next[11]_i_2_n_0\
    );
\mi_wrap_be_next[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[24]\(1),
      I1 => \^goreg_dm.dout_i_reg[24]\(0),
      O => \mi_wrap_be_next[11]_i_3_n_0\
    );
\mi_wrap_be_next[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8000000F8F8F8F8"
    )
        port map (
      I0 => \mi_wrap_be_next[12]_i_2_n_0\,
      I1 => \mi_wrap_be_next[12]_i_3_n_0\,
      I2 => \mi_wrap_be_next[12]_i_4_n_0\,
      I3 => \mi_wrap_be_next[12]_i_5_n_0\,
      I4 => \mi_wrap_be_next[12]_i_6_n_0\,
      I5 => \mi_wrap_be_next[13]_i_3_n_0\,
      O => \mi_wrap_be_next[12]_i_1_n_0\
    );
\mi_wrap_be_next[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000B"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^m_axi_awaddr\(1),
      I2 => \^goreg_dm.dout_i_reg[24]\(1),
      I3 => \^goreg_dm.dout_i_reg[24]\(0),
      I4 => \^d\(3),
      I5 => \^d\(2),
      O => \mi_wrap_be_next[12]_i_2_n_0\
    );
\mi_wrap_be_next[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^m_axi_awaddr\(2),
      O => \mi_wrap_be_next[12]_i_3_n_0\
    );
\mi_wrap_be_next[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAEAAA"
    )
        port map (
      I0 => M_AXI_WLAST_i_i_2_n_0,
      I1 => \mi_wrap_be_next[12]_i_7_n_0\,
      I2 => \mi_wrap_be_next[12]_i_8_n_0\,
      I3 => \^m_axi_awaddr\(3),
      I4 => \^d\(2),
      I5 => \^goreg_dm.dout_i_reg[24]\(2),
      O => \mi_wrap_be_next[12]_i_4_n_0\
    );
\mi_wrap_be_next[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => p_0_in_0(1),
      O => \mi_wrap_be_next[12]_i_5_n_0\
    );
\mi_wrap_be_next[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000010001"
    )
        port map (
      I0 => \next_mi_size_reg_n_0_[1]\,
      I1 => \next_mi_size_reg_n_0_[0]\,
      I2 => p_5_in,
      I3 => p_2_in,
      I4 => \next_mi_len_reg_n_0_[1]\,
      I5 => p_0_in_0(0),
      O => \mi_wrap_be_next[12]_i_6_n_0\
    );
\mi_wrap_be_next[12]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_awaddr\(2),
      I1 => \^d\(1),
      O => \mi_wrap_be_next[12]_i_7_n_0\
    );
\mi_wrap_be_next[12]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[24]\(0),
      I1 => \^goreg_dm.dout_i_reg[24]\(1),
      O => \mi_wrap_be_next[12]_i_8_n_0\
    );
\mi_wrap_be_next[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFAABA"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[24]\(2),
      I1 => \mi_wrap_be_next[13]_i_2_n_0\,
      I2 => \^m_axi_awaddr\(2),
      I3 => \^d\(1),
      I4 => M_AXI_WLAST_i_i_2_n_0,
      I5 => \mi_wrap_be_next[13]_i_3_n_0\,
      O => \mi_wrap_be_next[13]_i_1_n_0\
    );
\mi_wrap_be_next[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^m_axi_awaddr\(3),
      I2 => \^goreg_dm.dout_i_reg[24]\(0),
      I3 => \^goreg_dm.dout_i_reg[24]\(1),
      O => \mi_wrap_be_next[13]_i_2_n_0\
    );
\mi_wrap_be_next[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAA8AAA"
    )
        port map (
      I0 => M_AXI_WLAST_i_i_2_n_0,
      I1 => \next_mi_len_reg_n_0_[1]\,
      I2 => p_0_in_0(1),
      I3 => \mi_wrap_be_next[13]_i_4_n_0\,
      I4 => p_2_in,
      I5 => \next_mi_size_reg_n_0_[2]\,
      O => \mi_wrap_be_next[13]_i_3_n_0\
    );
\mi_wrap_be_next[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \next_mi_size_reg_n_0_[1]\,
      I1 => \next_mi_size_reg_n_0_[0]\,
      I2 => p_0_in_0(2),
      O => \mi_wrap_be_next[13]_i_4_n_0\
    );
\mi_wrap_be_next[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[24]\(2),
      I1 => \^m_axi_awaddr\(3),
      I2 => \^m_axi_awaddr\(2),
      I3 => \mi_wrap_be_next[14]_i_4_n_0\,
      I4 => \^m_axi_awaddr\(1),
      I5 => \mi_wrap_be_next[0]_i_2_n_0\,
      O => \mi_wrap_be_next[14]_i_2_n_0\
    );
\mi_wrap_be_next[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \next_mi_size_reg_n_0_[2]\,
      I1 => \mi_wrap_be_next[14]_i_5_n_0\,
      I2 => p_0_in_0(1),
      I3 => p_0_in_0(2),
      I4 => p_0_in_0(0),
      O => \mi_wrap_be_next[14]_i_3_n_0\
    );
\mi_wrap_be_next[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(1),
      I2 => \^d\(3),
      O => \mi_wrap_be_next[14]_i_4_n_0\
    );
\mi_wrap_be_next[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \next_mi_len_reg_n_0_[1]\,
      I1 => \next_mi_size_reg_n_0_[1]\,
      I2 => \next_mi_size_reg_n_0_[0]\,
      I3 => p_5_in,
      I4 => p_2_in,
      O => \mi_wrap_be_next[14]_i_5_n_0\
    );
\mi_wrap_be_next[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mi_wrap_be_next[1]_i_2_n_0\,
      I1 => \mi_wrap_be_next[1]_i_3_n_0\,
      O => \mi_wrap_be_next[1]_i_1_n_0\
    );
\mi_wrap_be_next[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFEFEFEFE"
    )
        port map (
      I0 => M_AXI_WLAST_i_i_2_n_0,
      I1 => \mi_wrap_be_next[1]_i_4_n_0\,
      I2 => \^goreg_dm.dout_i_reg[24]\(2),
      I3 => \^m_axi_awaddr\(3),
      I4 => \^d\(1),
      I5 => \^goreg_dm.dout_i_reg[24]\(1),
      O => \mi_wrap_be_next[1]_i_2_n_0\
    );
\mi_wrap_be_next[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020002020202"
    )
        port map (
      I0 => M_AXI_WLAST_i_i_2_n_0,
      I1 => \mi_wrap_be_next[1]_i_5_n_0\,
      I2 => \next_mi_size_reg_n_0_[2]\,
      I3 => p_0_in_0(2),
      I4 => \next_mi_len_reg_n_0_[1]\,
      I5 => \next_mi_size_reg_n_0_[1]\,
      O => \mi_wrap_be_next[1]_i_3_n_0\
    );
\mi_wrap_be_next[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA2022"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[24]\(0),
      I1 => \^m_axi_awaddr\(3),
      I2 => \^d\(1),
      I3 => \^m_axi_awaddr\(2),
      I4 => \^d\(2),
      I5 => \^goreg_dm.dout_i_reg[24]\(1),
      O => \mi_wrap_be_next[1]_i_4_n_0\
    );
\mi_wrap_be_next[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA2022"
    )
        port map (
      I0 => \next_mi_size_reg_n_0_[0]\,
      I1 => p_0_in_0(2),
      I2 => \next_mi_len_reg_n_0_[1]\,
      I3 => p_0_in_0(1),
      I4 => p_2_in,
      I5 => \next_mi_size_reg_n_0_[1]\,
      O => \mi_wrap_be_next[1]_i_5_n_0\
    );
\mi_wrap_be_next[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FF02FF02"
    )
        port map (
      I0 => \mi_wrap_be_next[2]_i_2_n_0\,
      I1 => \^m_axi_awaddr\(2),
      I2 => \^m_axi_awaddr\(3),
      I3 => \mi_wrap_be_next[3]_i_3_n_0\,
      I4 => \mi_wrap_be_next[2]_i_3_n_0\,
      I5 => M_AXI_WLAST_i_i_2_n_0,
      O => \mi_wrap_be_next[2]_i_1_n_0\
    );
\mi_wrap_be_next[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^d\(1),
      I2 => \^d\(2),
      I3 => \^m_axi_awaddr\(1),
      I4 => \^goreg_dm.dout_i_reg[24]\(1),
      I5 => \^goreg_dm.dout_i_reg[24]\(0),
      O => \mi_wrap_be_next[2]_i_2_n_0\
    );
\mi_wrap_be_next[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \mi_wrap_be_next[3]_i_2_n_0\,
      I1 => p_0_in_0(1),
      I2 => p_0_in_0(2),
      I3 => p_0_in_0(0),
      I4 => \mi_wrap_be_next[14]_i_5_n_0\,
      O => \mi_wrap_be_next[2]_i_3_n_0\
    );
\mi_wrap_be_next[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mi_wrap_be_next[3]_i_2_n_0\,
      I1 => M_AXI_WLAST_i_i_2_n_0,
      I2 => \mi_wrap_be_next[3]_i_3_n_0\,
      O => \mi_wrap_be_next[3]_i_1_n_0\
    );
\mi_wrap_be_next[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC8CC"
    )
        port map (
      I0 => \next_mi_size_reg_n_0_[0]\,
      I1 => \next_mi_size_reg_n_0_[1]\,
      I2 => \next_mi_len_reg_n_0_[1]\,
      I3 => p_0_in_0(2),
      I4 => \next_mi_size_reg_n_0_[2]\,
      O => \mi_wrap_be_next[3]_i_2_n_0\
    );
\mi_wrap_be_next[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC8CC"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[24]\(0),
      I1 => \^goreg_dm.dout_i_reg[24]\(1),
      I2 => \^d\(1),
      I3 => \^m_axi_awaddr\(3),
      I4 => \^goreg_dm.dout_i_reg[24]\(2),
      O => \mi_wrap_be_next[3]_i_3_n_0\
    );
\mi_wrap_be_next[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFBAFFBAFFBA00"
    )
        port map (
      I0 => \mi_wrap_be_next[5]_i_2_n_0\,
      I1 => \mi_wrap_be_next[4]_i_2_n_0\,
      I2 => \mi_wrap_be_next[12]_i_6_n_0\,
      I3 => M_AXI_WLAST_i_i_2_n_0,
      I4 => \^goreg_dm.dout_i_reg[24]\(2),
      I5 => \mi_wrap_be_next[4]_i_3_n_0\,
      O => \mi_wrap_be_next[4]_i_1_n_0\
    );
\mi_wrap_be_next[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => p_0_in_0(1),
      O => \mi_wrap_be_next[4]_i_2_n_0\
    );
\mi_wrap_be_next[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAA00AB00AA00"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[24]\(1),
      I1 => \^d\(1),
      I2 => \^d\(2),
      I3 => \^goreg_dm.dout_i_reg[24]\(0),
      I4 => \mi_wrap_be_next[6]_i_4_n_0\,
      I5 => \mi_wrap_be_next[12]_i_2_n_0\,
      O => \mi_wrap_be_next[4]_i_3_n_0\
    );
\mi_wrap_be_next[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => \mi_wrap_be_next[5]_i_2_n_0\,
      I1 => M_AXI_WLAST_i_i_2_n_0,
      I2 => \^goreg_dm.dout_i_reg[24]\(2),
      I3 => \mi_wrap_be_next[5]_i_3_n_0\,
      O => \mi_wrap_be_next[5]_i_1_n_0\
    );
\mi_wrap_be_next[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEFCCCCCCCC"
    )
        port map (
      I0 => \next_mi_size_reg_n_0_[1]\,
      I1 => \next_mi_size_reg_n_0_[2]\,
      I2 => p_2_in,
      I3 => \next_mi_len_reg_n_0_[1]\,
      I4 => \mi_wrap_be_next[4]_i_2_n_0\,
      I5 => \next_mi_size_reg_n_0_[0]\,
      O => \mi_wrap_be_next[5]_i_2_n_0\
    );
\mi_wrap_be_next[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00020000"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[24]\(0),
      I1 => \^d\(2),
      I2 => \^d\(1),
      I3 => \^m_axi_awaddr\(3),
      I4 => \^m_axi_awaddr\(2),
      I5 => \^goreg_dm.dout_i_reg[24]\(1),
      O => \mi_wrap_be_next[5]_i_3_n_0\
    );
\mi_wrap_be_next[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAAAEAFFAAAAAA"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[24]\(2),
      I1 => \mi_wrap_be_next[14]_i_4_n_0\,
      I2 => \mi_wrap_be_next[6]_i_4_n_0\,
      I3 => \^goreg_dm.dout_i_reg[24]\(0),
      I4 => \^goreg_dm.dout_i_reg[24]\(1),
      I5 => \^m_axi_awaddr\(1),
      O => \mi_wrap_be_next[6]_i_2_n_0\
    );
\mi_wrap_be_next[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEEEEEEEEEEE"
    )
        port map (
      I0 => \mi_wrap_be_next[6]_i_5_n_0\,
      I1 => \next_mi_size_reg_n_0_[2]\,
      I2 => p_0_in_0(1),
      I3 => p_0_in_0(2),
      I4 => p_0_in_0(0),
      I5 => \mi_wrap_be_next[14]_i_5_n_0\,
      O => \mi_wrap_be_next[6]_i_3_n_0\
    );
\mi_wrap_be_next[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_awaddr\(2),
      I1 => \^m_axi_awaddr\(3),
      O => \mi_wrap_be_next[6]_i_4_n_0\
    );
\mi_wrap_be_next[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \next_mi_size_reg_n_0_[1]\,
      I1 => \next_mi_size_reg_n_0_[0]\,
      O => \mi_wrap_be_next[6]_i_5_n_0\
    );
\mi_wrap_be_next[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAFFEAFFEA00"
    )
        port map (
      I0 => \next_mi_size_reg_n_0_[2]\,
      I1 => \next_mi_size_reg_n_0_[0]\,
      I2 => \next_mi_size_reg_n_0_[1]\,
      I3 => M_AXI_WLAST_i_i_2_n_0,
      I4 => \^goreg_dm.dout_i_reg[24]\(2),
      I5 => \mi_wrap_be_next[7]_i_2_n_0\,
      O => \mi_wrap_be_next[7]_i_1_n_0\
    );
\mi_wrap_be_next[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[24]\(1),
      I1 => \^goreg_dm.dout_i_reg[24]\(0),
      O => \mi_wrap_be_next[7]_i_2_n_0\
    );
\mi_wrap_be_next[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEFEFEFE0"
    )
        port map (
      I0 => \mi_wrap_be_next[8]_i_2_n_0\,
      I1 => \mi_wrap_be_next[8]_i_3_n_0\,
      I2 => M_AXI_WLAST_i_i_2_n_0,
      I3 => \mi_wrap_be_next[8]_i_4_n_0\,
      I4 => \mi_wrap_be_next[8]_i_5_n_0\,
      I5 => \^goreg_dm.dout_i_reg[24]\(2),
      O => \mi_wrap_be_next[8]_i_1_n_0\
    );
\mi_wrap_be_next[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010050005100"
    )
        port map (
      I0 => \next_mi_size_reg_n_0_[0]\,
      I1 => p_5_in,
      I2 => \next_mi_size_reg_n_0_[1]\,
      I3 => p_0_in_0(2),
      I4 => \mi_wrap_be_next[8]_i_6_n_0\,
      I5 => \next_mi_len_reg_n_0_[1]\,
      O => \mi_wrap_be_next[8]_i_2_n_0\
    );
\mi_wrap_be_next[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAAAAAABAAA"
    )
        port map (
      I0 => \next_mi_size_reg_n_0_[2]\,
      I1 => p_2_in,
      I2 => p_0_in_0(2),
      I3 => \mi_wrap_be_next[8]_i_7_n_0\,
      I4 => p_0_in_0(1),
      I5 => \next_mi_len_reg_n_0_[1]\,
      O => \mi_wrap_be_next[8]_i_3_n_0\
    );
\mi_wrap_be_next[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010050005100"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[24]\(0),
      I1 => \^d\(3),
      I2 => \^goreg_dm.dout_i_reg[24]\(1),
      I3 => \^m_axi_awaddr\(3),
      I4 => \mi_wrap_be_next[0]_i_3_n_0\,
      I5 => \^d\(1),
      O => \mi_wrap_be_next[8]_i_4_n_0\
    );
\mi_wrap_be_next[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000B000000"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^m_axi_awaddr\(2),
      I2 => \^goreg_dm.dout_i_reg[24]\(1),
      I3 => \^goreg_dm.dout_i_reg[24]\(0),
      I4 => \^m_axi_awaddr\(3),
      I5 => \^d\(2),
      O => \mi_wrap_be_next[8]_i_5_n_0\
    );
\mi_wrap_be_next[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5504"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in_0(0),
      I2 => \next_mi_len_reg_n_0_[1]\,
      I3 => p_0_in_0(1),
      O => \mi_wrap_be_next[8]_i_6_n_0\
    );
\mi_wrap_be_next[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \next_mi_size_reg_n_0_[0]\,
      I1 => \next_mi_size_reg_n_0_[1]\,
      O => \mi_wrap_be_next[8]_i_7_n_0\
    );
\mi_wrap_be_next[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEFE0"
    )
        port map (
      I0 => \mi_wrap_be_next[11]_i_2_n_0\,
      I1 => \mi_wrap_be_next[9]_i_2_n_0\,
      I2 => M_AXI_WLAST_i_i_2_n_0,
      I3 => \^goreg_dm.dout_i_reg[24]\(2),
      I4 => \mi_wrap_be_next[9]_i_3_n_0\,
      O => \mi_wrap_be_next[9]_i_1_n_0\
    );
\mi_wrap_be_next[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000B000000"
    )
        port map (
      I0 => \next_mi_len_reg_n_0_[1]\,
      I1 => p_0_in_0(1),
      I2 => \next_mi_size_reg_n_0_[1]\,
      I3 => \next_mi_size_reg_n_0_[0]\,
      I4 => p_0_in_0(2),
      I5 => p_2_in,
      O => \mi_wrap_be_next[9]_i_2_n_0\
    );
\mi_wrap_be_next[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004000400C000C40"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^m_axi_awaddr\(3),
      I2 => \^goreg_dm.dout_i_reg[24]\(0),
      I3 => \^goreg_dm.dout_i_reg[24]\(1),
      I4 => \^m_axi_awaddr\(2),
      I5 => \^d\(1),
      O => \mi_wrap_be_next[9]_i_3_n_0\
    );
\mi_wrap_be_next_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[0]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[0]\,
      R => '0'
    );
\mi_wrap_be_next_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[10]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[10]\,
      R => '0'
    );
\mi_wrap_be_next_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[11]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[11]\,
      R => '0'
    );
\mi_wrap_be_next_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[12]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[12]\,
      R => '0'
    );
\mi_wrap_be_next_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[13]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[13]\,
      R => '0'
    );
\mi_wrap_be_next_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next_reg[14]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[14]\,
      R => '0'
    );
\mi_wrap_be_next_reg[14]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_wrap_be_next[14]_i_2_n_0\,
      I1 => \mi_wrap_be_next[14]_i_3_n_0\,
      O => \mi_wrap_be_next_reg[14]_i_1_n_0\,
      S => M_AXI_WLAST_i_i_2_n_0
    );
\mi_wrap_be_next_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[1]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[1]\,
      R => '0'
    );
\mi_wrap_be_next_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[2]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[2]\,
      R => '0'
    );
\mi_wrap_be_next_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[3]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[3]\,
      R => '0'
    );
\mi_wrap_be_next_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[4]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[4]\,
      R => '0'
    );
\mi_wrap_be_next_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[5]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[5]\,
      R => '0'
    );
\mi_wrap_be_next_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next_reg[6]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[6]\,
      R => '0'
    );
\mi_wrap_be_next_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_wrap_be_next[6]_i_2_n_0\,
      I1 => \mi_wrap_be_next[6]_i_3_n_0\,
      O => \mi_wrap_be_next_reg[6]_i_1_n_0\,
      S => M_AXI_WLAST_i_i_2_n_0
    );
\mi_wrap_be_next_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[7]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[7]\,
      R => '0'
    );
\mi_wrap_be_next_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[8]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[8]\,
      R => '0'
    );
\mi_wrap_be_next_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[9]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[9]\,
      R => '0'
    );
\mi_wrap_cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF54555455"
    )
        port map (
      I0 => \mi_wrap_cnt[0]_i_4_n_0\,
      I1 => \^goreg_dm.dout_i_reg[24]\(1),
      I2 => \^goreg_dm.dout_i_reg[24]\(0),
      I3 => \^m_axi_awaddr\(0),
      I4 => \^m_axi_awaddr\(4),
      I5 => \^goreg_dm.dout_i_reg[24]\(2),
      O => \mi_wrap_cnt[0]_i_2_n_0\
    );
\mi_wrap_cnt[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"303F5555"
    )
        port map (
      I0 => mi_wrap_cnt(0),
      I1 => \next_mi_addr_reg_n_0_[4]\,
      I2 => \next_mi_size_reg_n_0_[2]\,
      I3 => \mi_wrap_cnt[0]_i_5_n_0\,
      I4 => mi_last,
      O => \mi_wrap_cnt[0]_i_3_n_0\
    );
\mi_wrap_cnt[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8C83808"
    )
        port map (
      I0 => \^m_axi_awaddr\(2),
      I1 => \^goreg_dm.dout_i_reg[24]\(1),
      I2 => \^goreg_dm.dout_i_reg[24]\(0),
      I3 => \^m_axi_awaddr\(1),
      I4 => \^m_axi_awaddr\(3),
      O => \mi_wrap_cnt[0]_i_4_n_0\
    );
\mi_wrap_cnt[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(1),
      I2 => \next_mi_addr_reg_n_0_[0]\,
      I3 => \next_mi_size_reg_n_0_[0]\,
      I4 => \next_mi_size_reg_n_0_[1]\,
      I5 => p_0_in_0(2),
      O => \mi_wrap_cnt[0]_i_5_n_0\
    );
\mi_wrap_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEBFFFFAAEB0000"
    )
        port map (
      I0 => \mi_wrap_cnt[1]_i_2_n_0\,
      I1 => mi_wrap_cnt(0),
      I2 => mi_wrap_cnt(1),
      I3 => mi_last,
      I4 => M_AXI_WLAST_i_i_2_n_0,
      I5 => \mi_wrap_cnt[1]_i_3_n_0\,
      O => \mi_wrap_cnt[1]_i_1_n_0\
    );
\mi_wrap_cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2E000000"
    )
        port map (
      I0 => \mi_wrap_cnt[1]_i_4_n_0\,
      I1 => \next_mi_size_reg_n_0_[2]\,
      I2 => \next_mi_addr_reg_n_0_[5]\,
      I3 => mi_last,
      I4 => \next_mi_len_reg_n_0_[1]\,
      O => \mi_wrap_cnt[1]_i_2_n_0\
    );
\mi_wrap_cnt[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \^d\(1),
      I1 => \mi_wrap_cnt[1]_i_5_n_0\,
      I2 => \^goreg_dm.dout_i_reg[24]\(2),
      I3 => \^m_axi_awaddr\(5),
      O => \mi_wrap_cnt[1]_i_3_n_0\
    );
\mi_wrap_cnt[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5300530F53F053FF"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[4]\,
      I1 => p_0_in_0(2),
      I2 => \next_mi_size_reg_n_0_[0]\,
      I3 => \next_mi_size_reg_n_0_[1]\,
      I4 => p_0_in_0(0),
      I5 => p_0_in_0(1),
      O => \mi_wrap_cnt[1]_i_4_n_0\
    );
\mi_wrap_cnt[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \^m_axi_awaddr\(2),
      I1 => \^m_axi_awaddr\(1),
      I2 => \^m_axi_awaddr\(4),
      I3 => \^goreg_dm.dout_i_reg[24]\(0),
      I4 => \^goreg_dm.dout_i_reg[24]\(1),
      I5 => \^m_axi_awaddr\(3),
      O => \mi_wrap_cnt[1]_i_5_n_0\
    );
\mi_wrap_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B8B8B888B8"
    )
        port map (
      I0 => \mi_wrap_cnt[2]_i_2_n_0\,
      I1 => M_AXI_WLAST_i_i_2_n_0,
      I2 => \^d\(2),
      I3 => \mi_wrap_cnt[2]_i_3_n_0\,
      I4 => \^goreg_dm.dout_i_reg[24]\(2),
      I5 => \^m_axi_awaddr\(6),
      O => \mi_wrap_cnt[2]_i_1_n_0\
    );
\mi_wrap_cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7200FFFF72000000"
    )
        port map (
      I0 => \next_mi_size_reg_n_0_[2]\,
      I1 => \next_mi_addr_reg_n_0_[6]\,
      I2 => \mi_wrap_cnt[2]_i_4_n_0\,
      I3 => p_2_in,
      I4 => mi_last,
      I5 => \mi_wrap_cnt[2]_i_5_n_0\,
      O => \mi_wrap_cnt[2]_i_2_n_0\
    );
\mi_wrap_cnt[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAFFCA00CAF0CA0"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^goreg_dm.dout_i_reg[24]\(0),
      I3 => \^goreg_dm.dout_i_reg[24]\(1),
      I4 => \^m_axi_awaddr\(2),
      I5 => \^m_axi_awaddr\(5),
      O => \mi_wrap_cnt[2]_i_3_n_0\
    );
\mi_wrap_cnt[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30053F0530F53FF5"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => \next_mi_addr_reg_n_0_[5]\,
      I2 => \next_mi_size_reg_n_0_[1]\,
      I3 => \next_mi_size_reg_n_0_[0]\,
      I4 => p_0_in_0(2),
      I5 => \next_mi_addr_reg_n_0_[4]\,
      O => \mi_wrap_cnt[2]_i_4_n_0\
    );
\mi_wrap_cnt[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => mi_wrap_cnt(2),
      I1 => mi_wrap_cnt(1),
      I2 => mi_wrap_cnt(0),
      O => \mi_wrap_cnt[2]_i_5_n_0\
    );
\mi_wrap_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEFFFF"
    )
        port map (
      I0 => load_mi_d1,
      I1 => load_mi_d2,
      I2 => m_axi_wready,
      I3 => \^m_axi_wvalid_i_reg_0\,
      I4 => M_AXI_WLAST_i_i_2_n_0,
      O => \mi_wrap_cnt[3]_i_1_n_0\
    );
\mi_wrap_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B8B8B888B8"
    )
        port map (
      I0 => \mi_wrap_cnt[3]_i_3_n_0\,
      I1 => M_AXI_WLAST_i_i_2_n_0,
      I2 => \^d\(3),
      I3 => \mi_wrap_cnt[3]_i_4_n_0\,
      I4 => \^goreg_dm.dout_i_reg[24]\(2),
      I5 => \^m_axi_awaddr\(7),
      O => \mi_wrap_cnt[3]_i_2_n_0\
    );
\mi_wrap_cnt[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7200FFFF72000000"
    )
        port map (
      I0 => \next_mi_size_reg_n_0_[2]\,
      I1 => \next_mi_addr_reg_n_0_[7]\,
      I2 => \mi_wrap_cnt[3]_i_5_n_0\,
      I3 => p_5_in,
      I4 => mi_last,
      I5 => \mi_wrap_cnt[3]_i_6_n_0\,
      O => \mi_wrap_cnt[3]_i_3_n_0\
    );
\mi_wrap_cnt[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^m_axi_awaddr\(5),
      I1 => \^m_axi_awaddr\(3),
      I2 => \^m_axi_awaddr\(6),
      I3 => \^goreg_dm.dout_i_reg[24]\(0),
      I4 => \^goreg_dm.dout_i_reg[24]\(1),
      I5 => \^m_axi_awaddr\(4),
      O => \mi_wrap_cnt[3]_i_4_n_0\
    );
\mi_wrap_cnt[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"550F0033550FFF33"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[6]\,
      I1 => p_0_in_0(2),
      I2 => \next_mi_addr_reg_n_0_[5]\,
      I3 => \next_mi_size_reg_n_0_[0]\,
      I4 => \next_mi_size_reg_n_0_[1]\,
      I5 => \next_mi_addr_reg_n_0_[4]\,
      O => \mi_wrap_cnt[3]_i_5_n_0\
    );
\mi_wrap_cnt[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => mi_wrap_cnt(3),
      I1 => mi_wrap_cnt(2),
      I2 => mi_wrap_cnt(0),
      I3 => mi_wrap_cnt(1),
      O => \mi_wrap_cnt[3]_i_6_n_0\
    );
\mi_wrap_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => \mi_wrap_cnt[3]_i_1_n_0\,
      D => \mi_wrap_cnt_reg[0]_i_1_n_0\,
      Q => mi_wrap_cnt(0),
      R => '0'
    );
\mi_wrap_cnt_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_wrap_cnt[0]_i_2_n_0\,
      I1 => \mi_wrap_cnt[0]_i_3_n_0\,
      O => \mi_wrap_cnt_reg[0]_i_1_n_0\,
      S => M_AXI_WLAST_i_i_2_n_0
    );
\mi_wrap_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => \mi_wrap_cnt[3]_i_1_n_0\,
      D => \mi_wrap_cnt[1]_i_1_n_0\,
      Q => mi_wrap_cnt(1),
      R => '0'
    );
\mi_wrap_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => \mi_wrap_cnt[3]_i_1_n_0\,
      D => \mi_wrap_cnt[2]_i_1_n_0\,
      Q => mi_wrap_cnt(2),
      R => '0'
    );
\mi_wrap_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => \mi_wrap_cnt[3]_i_1_n_0\,
      D => \mi_wrap_cnt[3]_i_2_n_0\,
      Q => mi_wrap_cnt(3),
      R => '0'
    );
\mi_wstrb_mask_d2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F0F00010F0F0"
    )
        port map (
      I0 => addr(0),
      I1 => addr(1),
      I2 => \mi_be_d1_reg_n_0_[0]\,
      I3 => addr(3),
      I4 => mi_first_d1,
      I5 => addr(2),
      O => mi_wstrb_mask_d20(0)
    );
\mi_wstrb_mask_d2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008888888"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[11]_i_2_n_0\,
      I1 => \mi_be_d1_reg_n_0_[10]\,
      I2 => \mi_wstrb_mask_d2[10]_i_2_n_0\,
      I3 => addr(1),
      I4 => addr(0),
      I5 => \mi_wstrb_mask_d2[10]_i_3_n_0\,
      O => mi_wstrb_mask_d20(10)
    );
\mi_wstrb_mask_d2[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr(3),
      I1 => mi_first_d1,
      O => \mi_wstrb_mask_d2[10]_i_2_n_0\
    );
\mi_wstrb_mask_d2[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => index(2),
      I1 => mi_last_d1_reg_n_0,
      I2 => index(1),
      O => \mi_wstrb_mask_d2[10]_i_3_n_0\
    );
\mi_wstrb_mask_d2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888880008888"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[11]_i_2_n_0\,
      I1 => \mi_be_d1_reg_n_0_[11]\,
      I2 => index(0),
      I3 => index(1),
      I4 => mi_last_d1_reg_n_0,
      I5 => index(2),
      O => mi_wstrb_mask_d20(11)
    );
\mi_wstrb_mask_d2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BBBBBBB"
    )
        port map (
      I0 => index(3),
      I1 => mi_last_d1_reg_n_0,
      I2 => addr(2),
      I3 => mi_first_d1,
      I4 => addr(3),
      O => \mi_wstrb_mask_d2[11]_i_2_n_0\
    );
\mi_wstrb_mask_d2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000DDDD00000000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[14]_i_3_n_0\,
      I1 => \mi_wstrb_mask_d2[12]_i_2_n_0\,
      I2 => index(2),
      I3 => index(3),
      I4 => mi_last_d1_reg_n_0,
      I5 => \mi_be_d1_reg_n_0_[12]\,
      O => mi_wstrb_mask_d20(12)
    );
\mi_wstrb_mask_d2[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addr(1),
      I1 => addr(0),
      O => \mi_wstrb_mask_d2[12]_i_2_n_0\
    );
\mi_wstrb_mask_d2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008F008F008F00"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[13]_i_2_n_0\,
      I1 => index(3),
      I2 => mi_last_d1_reg_n_0,
      I3 => \mi_be_d1_reg_n_0_[13]\,
      I4 => addr(1),
      I5 => \mi_wstrb_mask_d2[14]_i_3_n_0\,
      O => mi_wstrb_mask_d20(13)
    );
\mi_wstrb_mask_d2[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => index(2),
      I1 => index(1),
      I2 => index(0),
      O => \mi_wstrb_mask_d2[13]_i_2_n_0\
    );
\mi_wstrb_mask_d2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070007000000000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[14]_i_2_n_0\,
      I1 => \mi_wstrb_mask_d2[14]_i_3_n_0\,
      I2 => \mi_be_d1_reg_n_0_[14]\,
      I3 => mi_last_d1_reg_n_0,
      I4 => index(1),
      I5 => \mi_wstrb_mask_d2[14]_i_4_n_0\,
      O => mi_wstrb_mask_d20(14)
    );
\mi_wstrb_mask_d2[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr(1),
      I1 => addr(0),
      O => \mi_wstrb_mask_d2[14]_i_2_n_0\
    );
\mi_wstrb_mask_d2[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => addr(3),
      I1 => mi_first_d1,
      I2 => addr(2),
      O => \mi_wstrb_mask_d2[14]_i_3_n_0\
    );
\mi_wstrb_mask_d2[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => index(2),
      I1 => index(3),
      I2 => mi_last_d1_reg_n_0,
      O => \mi_wstrb_mask_d2[14]_i_4_n_0\
    );
\mi_wstrb_mask_d2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA8000000000"
    )
        port map (
      I0 => first_load_mi_d1,
      I1 => \^m_axi_wvalid_i_reg_0\,
      I2 => m_axi_wready,
      I3 => load_mi_d2,
      I4 => load_mi_d1,
      I5 => M_AXI_WLAST_i_i_2_n_0,
      O => mi_wstrb_mask_d2
    );
\mi_wstrb_mask_d2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F000F000F000F0"
    )
        port map (
      I0 => index(3),
      I1 => index(2),
      I2 => \mi_be_d1_reg_n_0_[15]\,
      I3 => mi_last_d1_reg_n_0,
      I4 => index(1),
      I5 => index(0),
      O => mi_wstrb_mask_d20(15)
    );
\mi_wstrb_mask_d2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFD"
    )
        port map (
      I0 => mi_last_d1_reg_n_0,
      I1 => index(2),
      I2 => index(1),
      I3 => index(0),
      I4 => index(3),
      I5 => \mi_wstrb_mask_d2[1]_i_2_n_0\,
      O => mi_wstrb_mask_d20(1)
    );
\mi_wstrb_mask_d2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDDD5"
    )
        port map (
      I0 => \mi_be_d1_reg_n_0_[1]\,
      I1 => mi_first_d1,
      I2 => addr(2),
      I3 => addr(1),
      I4 => addr(3),
      O => \mi_wstrb_mask_d2[1]_i_2_n_0\
    );
\mi_wstrb_mask_d2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFB"
    )
        port map (
      I0 => index(2),
      I1 => mi_last_d1_reg_n_0,
      I2 => index(1),
      I3 => index(3),
      I4 => \mi_wstrb_mask_d2[2]_i_2_n_0\,
      O => mi_wstrb_mask_d20(2)
    );
\mi_wstrb_mask_d2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0F0FFF8F0F0F"
    )
        port map (
      I0 => addr(1),
      I1 => addr(0),
      I2 => \mi_be_d1_reg_n_0_[2]\,
      I3 => addr(2),
      I4 => mi_first_d1,
      I5 => addr(3),
      O => \mi_wstrb_mask_d2[2]_i_2_n_0\
    );
\mi_wstrb_mask_d2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEE0000"
    )
        port map (
      I0 => index(3),
      I1 => \mi_wstrb_mask_d2[3]_i_2_n_0\,
      I2 => index(0),
      I3 => index(1),
      I4 => \mi_be_d1_reg_n_0_[3]\,
      I5 => \mi_wstrb_mask_d2[3]_i_3_n_0\,
      O => mi_wstrb_mask_d20(3)
    );
\mi_wstrb_mask_d2[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => index(2),
      I1 => mi_last_d1_reg_n_0,
      O => \mi_wstrb_mask_d2[3]_i_2_n_0\
    );
\mi_wstrb_mask_d2[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => addr(2),
      I1 => mi_first_d1,
      I2 => addr(3),
      O => \mi_wstrb_mask_d2[3]_i_3_n_0\
    );
\mi_wstrb_mask_d2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888080808880888"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[4]_i_2_n_0\,
      I1 => \mi_be_d1_reg_n_0_[4]\,
      I2 => mi_first_d1,
      I3 => addr(3),
      I4 => \mi_wstrb_mask_d2[12]_i_2_n_0\,
      I5 => addr(2),
      O => mi_wstrb_mask_d20(4)
    );
\mi_wstrb_mask_d2[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => index(3),
      I1 => mi_last_d1_reg_n_0,
      I2 => index(2),
      O => \mi_wstrb_mask_d2[4]_i_2_n_0\
    );
\mi_wstrb_mask_d2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D000D000D0"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[9]_i_3_n_0\,
      I1 => \mi_wstrb_mask_d2[13]_i_2_n_0\,
      I2 => \mi_be_d1_reg_n_0_[5]\,
      I3 => \mi_wstrb_mask_d2[10]_i_2_n_0\,
      I4 => addr(1),
      I5 => \mi_wstrb_mask_d2[5]_i_2_n_0\,
      O => mi_wstrb_mask_d20(5)
    );
\mi_wstrb_mask_d2[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr(2),
      I1 => mi_first_d1,
      O => \mi_wstrb_mask_d2[5]_i_2_n_0\
    );
\mi_wstrb_mask_d2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222A2A2A"
    )
        port map (
      I0 => \mi_be_d1_reg_n_0_[6]\,
      I1 => mi_first_d1,
      I2 => addr(3),
      I3 => addr(2),
      I4 => \mi_wstrb_mask_d2[14]_i_2_n_0\,
      I5 => \mi_wstrb_mask_d2[6]_i_2_n_0\,
      O => mi_wstrb_mask_d20(6)
    );
\mi_wstrb_mask_d2[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => index(3),
      I1 => mi_last_d1_reg_n_0,
      I2 => index(1),
      I3 => index(2),
      O => \mi_wstrb_mask_d2[6]_i_2_n_0\
    );
\mi_wstrb_mask_d2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2030003000300030"
    )
        port map (
      I0 => index(0),
      I1 => \mi_wstrb_mask_d2[10]_i_2_n_0\,
      I2 => \mi_be_d1_reg_n_0_[7]\,
      I3 => \mi_wstrb_mask_d2[9]_i_3_n_0\,
      I4 => index(1),
      I5 => index(2),
      O => mi_wstrb_mask_d20(7)
    );
\mi_wstrb_mask_d2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAAAAA00000000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[11]_i_2_n_0\,
      I1 => addr(0),
      I2 => addr(1),
      I3 => mi_first_d1,
      I4 => addr(3),
      I5 => \mi_be_d1_reg_n_0_[8]\,
      O => mi_wstrb_mask_d20(8)
    );
\mi_wstrb_mask_d2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020002000202020"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[9]_i_2_n_0\,
      I1 => \mi_wstrb_mask_d2[9]_i_3_n_0\,
      I2 => \mi_be_d1_reg_n_0_[9]\,
      I3 => \mi_wstrb_mask_d2[10]_i_2_n_0\,
      I4 => addr(2),
      I5 => addr(1),
      O => mi_wstrb_mask_d20(9)
    );
\mi_wstrb_mask_d2[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => mi_last_d1_reg_n_0,
      I1 => index(2),
      I2 => index(1),
      I3 => index(0),
      O => \mi_wstrb_mask_d2[9]_i_2_n_0\
    );
\mi_wstrb_mask_d2[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mi_last_d1_reg_n_0,
      I1 => index(3),
      O => \mi_wstrb_mask_d2[9]_i_3_n_0\
    );
\mi_wstrb_mask_d2_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(0),
      Q => \mi_wstrb_mask_d2_reg_n_0_[0]\,
      S => \^s_axi_aresetn\
    );
\mi_wstrb_mask_d2_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(10),
      Q => \mi_wstrb_mask_d2_reg_n_0_[10]\,
      S => \^s_axi_aresetn\
    );
\mi_wstrb_mask_d2_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(11),
      Q => \mi_wstrb_mask_d2_reg_n_0_[11]\,
      S => \^s_axi_aresetn\
    );
\mi_wstrb_mask_d2_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(12),
      Q => \mi_wstrb_mask_d2_reg_n_0_[12]\,
      S => \^s_axi_aresetn\
    );
\mi_wstrb_mask_d2_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(13),
      Q => \mi_wstrb_mask_d2_reg_n_0_[13]\,
      S => \^s_axi_aresetn\
    );
\mi_wstrb_mask_d2_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(14),
      Q => \mi_wstrb_mask_d2_reg_n_0_[14]\,
      S => \^s_axi_aresetn\
    );
\mi_wstrb_mask_d2_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(15),
      Q => \mi_wstrb_mask_d2_reg_n_0_[15]\,
      S => \^s_axi_aresetn\
    );
\mi_wstrb_mask_d2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(1),
      Q => \mi_wstrb_mask_d2_reg_n_0_[1]\,
      S => \^s_axi_aresetn\
    );
\mi_wstrb_mask_d2_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(2),
      Q => \mi_wstrb_mask_d2_reg_n_0_[2]\,
      S => \^s_axi_aresetn\
    );
\mi_wstrb_mask_d2_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(3),
      Q => \mi_wstrb_mask_d2_reg_n_0_[3]\,
      S => \^s_axi_aresetn\
    );
\mi_wstrb_mask_d2_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(4),
      Q => \mi_wstrb_mask_d2_reg_n_0_[4]\,
      S => \^s_axi_aresetn\
    );
\mi_wstrb_mask_d2_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(5),
      Q => \mi_wstrb_mask_d2_reg_n_0_[5]\,
      S => \^s_axi_aresetn\
    );
\mi_wstrb_mask_d2_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(6),
      Q => \mi_wstrb_mask_d2_reg_n_0_[6]\,
      S => \^s_axi_aresetn\
    );
\mi_wstrb_mask_d2_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(7),
      Q => \mi_wstrb_mask_d2_reg_n_0_[7]\,
      S => \^s_axi_aresetn\
    );
\mi_wstrb_mask_d2_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(8),
      Q => \mi_wstrb_mask_d2_reg_n_0_[8]\,
      S => \^s_axi_aresetn\
    );
\mi_wstrb_mask_d2_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(9),
      Q => \mi_wstrb_mask_d2_reg_n_0_[9]\,
      S => \^s_axi_aresetn\
    );
\next_mi_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => load_mi_next,
      D => \^m_axi_awaddr\(0),
      Q => \next_mi_addr_reg_n_0_[0]\,
      R => '0'
    );
\next_mi_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => load_mi_next,
      D => \^m_axi_awaddr\(1),
      Q => p_0_in_0(0),
      R => '0'
    );
\next_mi_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => load_mi_next,
      D => \^m_axi_awaddr\(2),
      Q => p_0_in_0(1),
      R => '0'
    );
\next_mi_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => load_mi_next,
      D => \^m_axi_awaddr\(3),
      Q => p_0_in_0(2),
      R => '0'
    );
\next_mi_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => load_mi_next,
      D => \^m_axi_awaddr\(4),
      Q => \next_mi_addr_reg_n_0_[4]\,
      R => '0'
    );
\next_mi_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => load_mi_next,
      D => \^m_axi_awaddr\(5),
      Q => \next_mi_addr_reg_n_0_[5]\,
      R => '0'
    );
\next_mi_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => load_mi_next,
      D => \^m_axi_awaddr\(6),
      Q => \next_mi_addr_reg_n_0_[6]\,
      R => '0'
    );
\next_mi_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => load_mi_next,
      D => \^m_axi_awaddr\(7),
      Q => \next_mi_addr_reg_n_0_[7]\,
      R => '0'
    );
\next_mi_burst_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => load_mi_next,
      D => \^goreg_dm.dout_i_reg[21]\(0),
      Q => next_mi_burst(0),
      R => '0'
    );
\next_mi_burst_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => load_mi_next,
      D => \^goreg_dm.dout_i_reg[21]\(1),
      Q => next_mi_burst(1),
      R => '0'
    );
\next_mi_last_index_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => load_mi_next,
      D => mi_last_index_reg(0),
      Q => next_mi_last_index_reg(0),
      R => '0'
    );
\next_mi_last_index_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => load_mi_next,
      D => mi_last_index_reg(1),
      Q => next_mi_last_index_reg(1),
      R => '0'
    );
\next_mi_last_index_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => load_mi_next,
      D => mi_last_index_reg(2),
      Q => next_mi_last_index_reg(2),
      R => '0'
    );
\next_mi_last_index_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => load_mi_next,
      D => mi_last_index_reg(3),
      Q => next_mi_last_index_reg(3),
      R => '0'
    );
\next_mi_len[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \next_mi_len[7]_i_2_n_0\,
      I1 => mi_awvalid,
      I2 => mi_last_d1_reg_n_0,
      I3 => mi_state(0),
      I4 => mi_last,
      I5 => \^m_axi_wlast_i_reg_0\,
      O => load_mi_next
    );
\next_mi_len[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mi_state(1),
      I1 => mi_state(2),
      O => \next_mi_len[7]_i_2_n_0\
    );
\next_mi_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => load_mi_next,
      D => \^d\(0),
      Q => \next_mi_len_reg_n_0_[0]\,
      R => '0'
    );
\next_mi_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => load_mi_next,
      D => \^d\(1),
      Q => \next_mi_len_reg_n_0_[1]\,
      R => '0'
    );
\next_mi_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => load_mi_next,
      D => \^d\(2),
      Q => p_2_in,
      R => '0'
    );
\next_mi_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => load_mi_next,
      D => \^d\(3),
      Q => p_5_in,
      R => '0'
    );
\next_mi_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => load_mi_next,
      D => \^d\(4),
      Q => \next_mi_len_reg_n_0_[4]\,
      R => '0'
    );
\next_mi_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => load_mi_next,
      D => \^d\(5),
      Q => \next_mi_len_reg_n_0_[5]\,
      R => '0'
    );
\next_mi_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => load_mi_next,
      D => \^d\(6),
      Q => \next_mi_len_reg_n_0_[6]\,
      R => '0'
    );
\next_mi_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => load_mi_next,
      D => \^d\(7),
      Q => \next_mi_len_reg_n_0_[7]\,
      R => '0'
    );
\next_mi_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => load_mi_next,
      D => \^goreg_dm.dout_i_reg[24]\(0),
      Q => \next_mi_size_reg_n_0_[0]\,
      R => '0'
    );
\next_mi_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => load_mi_next,
      D => \^goreg_dm.dout_i_reg[24]\(1),
      Q => \next_mi_size_reg_n_0_[1]\,
      R => '0'
    );
\next_mi_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => load_mi_next,
      D => \^goreg_dm.dout_i_reg[24]\(2),
      Q => \next_mi_size_reg_n_0_[2]\,
      R => '0'
    );
next_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A800A8A8"
    )
        port map (
      I0 => \out\,
      I1 => load_mi_next,
      I2 => next_valid,
      I3 => M_AXI_WLAST_i_i_3_n_0,
      I4 => mi_last,
      O => next_valid_i_1_n_0
    );
next_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => '1',
      D => next_valid_i_1_n_0,
      Q => next_valid,
      R => '0'
    );
s_aw_reg: entity work.design_1_auto_us_df_9_axi_register_slice_v2_1_20_axi_register_slice
     port map (
      D(1) => s_aw_reg_n_2,
      D(0) => s_aw_reg_n_3,
      E(0) => s_aw_reg_n_17,
      \FSM_sequential_si_state_reg[0]\ => \FSM_sequential_si_state_reg[0]_0\,
      \FSM_sequential_si_state_reg[0]_0\(0) => load_si_ptr,
      \FSM_sequential_si_state_reg[0]_1\ => s_aw_reg_n_25,
      \FSM_sequential_si_state_reg[1]\ => s_aw_reg_n_1,
      \FSM_sequential_si_state_reg[1]_0\(0) => \si_state_ns__0\(1),
      Q(1 downto 0) => si_state(1 downto 0),
      SR(0) => s_aw_reg_n_12,
      S_AXI_WREADY_i_reg(0) => s_aw_reg_n_19,
      S_AXI_WREADY_i_reg_0 => S_AXI_WREADY_i_reg_1,
      \USE_WRITE.m_axi_awready_i\ => \USE_WRITE.m_axi_awready_i\,
      aw_pop => aw_pop,
      \buf_cnt_reg[0]\(2 downto 0) => buf_cnt(2 downto 0),
      \buf_cnt_reg[1]\(0) => s_aw_reg_n_22,
      \m_payload_i_reg[69]\ => \m_payload_i_reg[69]\,
      \m_payload_i_reg[69]_0\ => \m_payload_i_reg[69]_0\,
      \m_payload_i_reg[93]\(80 downto 64) => \m_payload_i_reg[93]\(81 downto 65),
      \m_payload_i_reg[93]\(63 downto 0) => \m_payload_i_reg[93]\(63 downto 0),
      \m_payload_i_reg[97]\(95 downto 92) => si_last_index_reg(3 downto 0),
      \m_payload_i_reg[97]\(91 downto 88) => s_awregion_reg(3 downto 0),
      \m_payload_i_reg[97]\(87 downto 84) => s_awqos_reg(3 downto 0),
      \m_payload_i_reg[97]\(83) => s_awlock_reg,
      \m_payload_i_reg[97]\(82 downto 75) => s_awlen_reg(7 downto 0),
      \m_payload_i_reg[97]\(74 downto 71) => s_awcache_reg(3 downto 0),
      \m_payload_i_reg[97]\(70 downto 69) => s_awburst_reg(1 downto 0),
      \m_payload_i_reg[97]\(68 downto 67) => s_awsize_reg(1 downto 0),
      \m_payload_i_reg[97]\(66 downto 64) => s_awprot_reg(2 downto 0),
      \m_payload_i_reg[97]\(63 downto 0) => s_awaddr_reg(63 downto 0),
      \m_payload_i_reg[97]_0\(21 downto 0) => \m_payload_i_reg[97]\(21 downto 0),
      p_0_in => p_0_in,
      p_127_in => p_127_in,
      p_1_in => p_1_in,
      s_axi_awready => aw_ready,
      s_axi_awsize(0) => s_awsize_reg(2),
      s_axi_wlast => s_axi_wlast,
      s_axi_wlast_0(0) => S_AXI_WREADY_ns,
      s_axi_wvalid => s_axi_wvalid,
      s_axi_wvalid_0(0) => s_aw_reg_n_21,
      s_ready_i_reg => s_ready_i_reg,
      \si_be_reg[0]\(1 downto 0) => si_burst(1 downto 0),
      \si_buf_reg[2]\ => \^s_axi_wready_i_reg_0\,
      \si_burst_reg[0]\(0) => s_aw_reg_n_18,
      \si_ptr_reg[0]\ => \si_ptr[5]_i_4_n_0\,
      \si_ptr_reg[1]\ => \si_ptr_reg[1]_0\,
      \si_ptr_reg[4]\(4) => s_aw_reg_n_7,
      \si_ptr_reg[4]\(3) => s_aw_reg_n_8,
      \si_ptr_reg[4]\(2) => s_aw_reg_n_9,
      \si_ptr_reg[4]\(1) => s_aw_reg_n_10,
      \si_ptr_reg[4]\(0) => s_aw_reg_n_11,
      \si_ptr_reg[5]\(5 downto 1) => si_buf_addr(5 downto 1),
      \si_ptr_reg[5]\(0) => \^q\(0),
      \si_ptr_reg[5]_0\ => \si_ptr[5]_i_5_n_0\,
      \si_word_reg[0]\ => \si_word[1]_i_3_n_0\,
      \si_word_reg[0]_0\(0) => p_1_in_1,
      \si_word_reg[1]\(1 downto 0) => si_wrap_word_next(1 downto 0),
      \si_word_reg[1]_0\(1 downto 0) => word(1 downto 0),
      \si_wrap_cnt_reg[0]\ => \si_wrap_cnt_reg[0]_0\,
      \si_wrap_cnt_reg[1]\ => \si_wrap_cnt_reg[1]_0\,
      \si_wrap_cnt_reg[2]\ => \si_wrap_cnt_reg[2]_0\,
      \si_wrap_cnt_reg[3]\(3 downto 0) => \p_0_in__0\(3 downto 0),
      \si_wrap_cnt_reg[3]_0\(3 downto 0) => si_wrap_cnt_reg(3 downto 0),
      \si_wrap_cnt_reg[3]_1\ => \si_wrap_cnt_reg[3]_0\,
      \si_wrap_word_next_reg[1]\(1) => s_aw_reg_n_4,
      \si_wrap_word_next_reg[1]\(0) => s_aw_reg_n_5
    );
\si_be[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8BBB8"
    )
        port map (
      I0 => si_wrap_be_next(0),
      I1 => \si_word[1]_i_3_n_0\,
      I2 => \si_size_reg_n_0_[1]\,
      I3 => p_1_in_1,
      I4 => \si_size_reg_n_0_[0]\,
      I5 => \si_be_reg_n_0_[2]\,
      O => \si_wrap_be_next_reg[0]_0\
    );
\si_be[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8BBB8"
    )
        port map (
      I0 => si_wrap_be_next(1),
      I1 => \si_word[1]_i_3_n_0\,
      I2 => \si_size_reg_n_0_[1]\,
      I3 => \si_be_reg_n_0_[0]\,
      I4 => \si_size_reg_n_0_[0]\,
      I5 => p_1_in_1,
      O => \si_wrap_be_next_reg[1]_0\
    );
\si_be[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8BBB8"
    )
        port map (
      I0 => \^si_wrap_be_next_reg[2]_0\(0),
      I1 => \si_word[1]_i_3_n_0\,
      I2 => \si_size_reg_n_0_[1]\,
      I3 => \si_be_reg_n_0_[1]\,
      I4 => \si_size_reg_n_0_[0]\,
      I5 => \si_be_reg_n_0_[0]\,
      O => \si_wrap_be_next_reg[2]_1\
    );
\si_be[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \si_size_reg_n_0_[1]\,
      I1 => \si_word[1]_i_3_n_0\,
      I2 => \si_be_reg_n_0_[1]\,
      I3 => \si_size_reg_n_0_[0]\,
      I4 => \si_be_reg_n_0_[2]\,
      O => \si_size_reg[1]_0\
    );
\si_be_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => s_aw_reg_n_19,
      D => \si_be_reg[3]_0\(0),
      Q => \si_be_reg_n_0_[0]\,
      R => '0'
    );
\si_be_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => s_aw_reg_n_19,
      D => \si_be_reg[3]_0\(1),
      Q => \si_be_reg_n_0_[1]\,
      R => '0'
    );
\si_be_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => s_aw_reg_n_19,
      D => \si_be_reg[3]_0\(2),
      Q => \si_be_reg_n_0_[2]\,
      R => '0'
    );
\si_be_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => s_aw_reg_n_19,
      D => \si_be_reg[3]_0\(3),
      Q => p_1_in_1,
      R => '0'
    );
\si_buf[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => si_buf_addr(6),
      O => \si_buf[0]_i_1_n_0\
    );
\si_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => si_buf_addr(6),
      I1 => si_buf_addr(7),
      O => \si_buf[1]_i_1_n_0\
    );
\si_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => si_buf_addr(6),
      I1 => si_buf_addr(7),
      I2 => si_buf_addr(8),
      O => \si_buf[2]_i_1_n_0\
    );
\si_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => s_aw_reg_n_1,
      D => \si_buf[0]_i_1_n_0\,
      Q => si_buf_addr(6),
      R => \^s_axi_aresetn\
    );
\si_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => s_aw_reg_n_1,
      D => \si_buf[1]_i_1_n_0\,
      Q => si_buf_addr(7),
      R => \^s_axi_aresetn\
    );
\si_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => s_aw_reg_n_1,
      D => \si_buf[2]_i_1_n_0\,
      Q => si_buf_addr(8),
      R => \^s_axi_aresetn\
    );
\si_burst_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => load_si_ptr,
      D => \m_payload_i_reg[93]\(67),
      Q => si_burst(0),
      R => '0'
    );
\si_burst_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => load_si_ptr,
      D => \m_payload_i_reg[93]\(68),
      Q => si_burst(1),
      R => '0'
    );
\si_ptr[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      O => \si_ptr[5]_i_4_n_0\
    );
\si_ptr[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => si_buf_addr(2),
      I1 => \^q\(0),
      I2 => si_buf_addr(1),
      I3 => si_buf_addr(3),
      O => \si_ptr[5]_i_5_n_0\
    );
\si_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => s_aw_reg_n_17,
      D => \si_ptr_reg[0]_0\(0),
      Q => \^q\(0),
      R => s_aw_reg_n_12
    );
\si_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => s_aw_reg_n_17,
      D => s_aw_reg_n_11,
      Q => si_buf_addr(1),
      R => s_aw_reg_n_12
    );
\si_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => s_aw_reg_n_17,
      D => s_aw_reg_n_10,
      Q => si_buf_addr(2),
      R => s_aw_reg_n_12
    );
\si_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => s_aw_reg_n_17,
      D => s_aw_reg_n_9,
      Q => si_buf_addr(3),
      R => s_aw_reg_n_12
    );
\si_ptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => s_aw_reg_n_17,
      D => s_aw_reg_n_8,
      Q => si_buf_addr(4),
      R => s_aw_reg_n_12
    );
\si_ptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => s_aw_reg_n_17,
      D => s_aw_reg_n_7,
      Q => si_buf_addr(5),
      R => s_aw_reg_n_12
    );
\si_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => load_si_ptr,
      D => \m_payload_i_reg[93]\(64),
      Q => \si_size_reg_n_0_[0]\,
      R => '0'
    );
\si_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => load_si_ptr,
      D => \m_payload_i_reg[93]\(65),
      Q => \si_size_reg_n_0_[1]\,
      R => '0'
    );
\si_word[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => si_wrap_cnt_reg(3),
      I1 => si_wrap_cnt_reg(1),
      I2 => si_wrap_cnt_reg(0),
      I3 => si_wrap_cnt_reg(2),
      I4 => si_burst(1),
      I5 => si_burst(0),
      O => \si_word[1]_i_3_n_0\
    );
\si_word_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => s_aw_reg_n_18,
      D => s_aw_reg_n_5,
      Q => word(0),
      R => '0'
    );
\si_word_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => s_aw_reg_n_18,
      D => s_aw_reg_n_4,
      Q => word(1),
      R => '0'
    );
\si_wrap_be_next_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => load_si_ptr,
      D => \si_wrap_be_next_reg[0]_1\,
      Q => si_wrap_be_next(0),
      R => '0'
    );
\si_wrap_be_next_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => load_si_ptr,
      D => f_si_wrap_be_return(0),
      Q => si_wrap_be_next(1),
      R => '0'
    );
\si_wrap_be_next_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => '1',
      D => \si_wrap_be_next_reg[2]_2\,
      Q => \^si_wrap_be_next_reg[2]_0\(0),
      R => '0'
    );
\si_wrap_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => s_aw_reg_n_21,
      D => \p_0_in__0\(0),
      Q => si_wrap_cnt_reg(0),
      R => '0'
    );
\si_wrap_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => s_aw_reg_n_21,
      D => \p_0_in__0\(1),
      Q => si_wrap_cnt_reg(1),
      R => '0'
    );
\si_wrap_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => s_aw_reg_n_21,
      D => \p_0_in__0\(2),
      Q => si_wrap_cnt_reg(2),
      R => '0'
    );
\si_wrap_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => s_aw_reg_n_21,
      D => \p_0_in__0\(3),
      Q => si_wrap_cnt_reg(3),
      R => '0'
    );
\si_wrap_word_next_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => load_si_ptr,
      D => \si_wrap_word_next_reg[1]_0\(0),
      Q => si_wrap_word_next(0),
      R => '0'
    );
\si_wrap_word_next_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \m_payload_i_reg[69]\,
      CE => load_si_ptr,
      D => \si_wrap_word_next_reg[1]_0\(1),
      Q => si_wrap_word_next(1),
      R => '0'
    );
w_buffer: entity work.design_1_auto_us_df_9_blk_mem_gen_v8_4_4
     port map (
      addra(8 downto 1) => si_buf_addr(8 downto 1),
      addra(0) => \^q\(0),
      addrb(8 downto 0) => mi_buf_addr(8 downto 0),
      clka => '0',
      clkb => \m_payload_i_reg[69]\,
      dbiterr => NLW_w_buffer_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(143 downto 108) => B"000000000000000000000000000000000000",
      dina(107 downto 72) => dina(35 downto 0),
      dina(71 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000",
      dinb(143 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(143 downto 0) => NLW_w_buffer_douta_UNCONNECTED(143 downto 0),
      doutb(143) => mi_wpayload(143),
      doutb(142 downto 135) => m_axi_wdata(127 downto 120),
      doutb(134) => mi_wpayload(134),
      doutb(133 downto 126) => m_axi_wdata(119 downto 112),
      doutb(125) => mi_wpayload(125),
      doutb(124 downto 117) => m_axi_wdata(111 downto 104),
      doutb(116) => mi_wpayload(116),
      doutb(115 downto 108) => m_axi_wdata(103 downto 96),
      doutb(107) => mi_wpayload(107),
      doutb(106 downto 99) => m_axi_wdata(95 downto 88),
      doutb(98) => mi_wpayload(98),
      doutb(97 downto 90) => m_axi_wdata(87 downto 80),
      doutb(89) => mi_wpayload(89),
      doutb(88 downto 81) => m_axi_wdata(79 downto 72),
      doutb(80) => mi_wpayload(80),
      doutb(79 downto 72) => m_axi_wdata(71 downto 64),
      doutb(71) => mi_wpayload(71),
      doutb(70 downto 63) => m_axi_wdata(63 downto 56),
      doutb(62) => mi_wpayload(62),
      doutb(61 downto 54) => m_axi_wdata(55 downto 48),
      doutb(53) => mi_wpayload(53),
      doutb(52 downto 45) => m_axi_wdata(47 downto 40),
      doutb(44) => mi_wpayload(44),
      doutb(43 downto 36) => m_axi_wdata(39 downto 32),
      doutb(35) => mi_wpayload(35),
      doutb(34 downto 27) => m_axi_wdata(31 downto 24),
      doutb(26) => mi_wpayload(26),
      doutb(25 downto 18) => m_axi_wdata(23 downto 16),
      doutb(17) => mi_wpayload(17),
      doutb(16 downto 9) => m_axi_wdata(15 downto 8),
      doutb(8) => mi_wpayload(8),
      doutb(7 downto 0) => m_axi_wdata(7 downto 0),
      eccpipece => '0',
      ena => p_127_in,
      enb => mi_buf_en,
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(8 downto 0) => NLW_w_buffer_rdaddrecc_UNCONNECTED(8 downto 0),
      regcea => '1',
      regceb => '1',
      rsta => '0',
      rsta_busy => NLW_w_buffer_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_w_buffer_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_w_buffer_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_w_buffer_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_w_buffer_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_w_buffer_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_w_buffer_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_w_buffer_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(8 downto 0) => NLW_w_buffer_s_axi_rdaddrecc_UNCONNECTED(8 downto 0),
      s_axi_rdata(143 downto 0) => NLW_w_buffer_s_axi_rdata_UNCONNECTED(143 downto 0),
      s_axi_rid(3 downto 0) => NLW_w_buffer_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_w_buffer_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_w_buffer_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_w_buffer_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_w_buffer_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(143 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_w_buffer_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(15 downto 0) => B"0000000000000000",
      s_axi_wvalid => '0',
      sbiterr => NLW_w_buffer_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(15 downto 0) => f_si_we_return(15 downto 0),
      web(15 downto 0) => B"0000000000000000"
    );
w_buffer_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axi_wready_i_reg_0\,
      I1 => s_axi_wvalid,
      O => p_127_in
    );
w_buffer_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_1_in_1,
      I1 => word(0),
      I2 => word(1),
      O => f_si_we_return(7)
    );
w_buffer_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \si_be_reg_n_0_[2]\,
      I1 => word(0),
      I2 => word(1),
      O => f_si_we_return(6)
    );
w_buffer_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \si_be_reg_n_0_[1]\,
      I1 => word(0),
      I2 => word(1),
      O => f_si_we_return(5)
    );
w_buffer_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \si_be_reg_n_0_[0]\,
      I1 => word(0),
      I2 => word(1),
      O => f_si_we_return(4)
    );
w_buffer_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_1_in_1,
      I1 => word(0),
      I2 => word(1),
      O => f_si_we_return(3)
    );
w_buffer_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \si_be_reg_n_0_[2]\,
      I1 => word(0),
      I2 => word(1),
      O => f_si_we_return(2)
    );
w_buffer_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \si_be_reg_n_0_[1]\,
      I1 => word(0),
      I2 => word(1),
      O => f_si_we_return(1)
    );
w_buffer_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \si_be_reg_n_0_[0]\,
      I1 => word(0),
      I2 => word(1),
      O => f_si_we_return(0)
    );
w_buffer_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => load_mi_d1,
      I1 => load_mi_d2,
      I2 => m_axi_wready,
      I3 => \^m_axi_wvalid_i_reg_0\,
      O => mi_buf_en
    );
w_buffer_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_1_in_1,
      I1 => word(0),
      I2 => word(1),
      O => f_si_we_return(15)
    );
w_buffer_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \si_be_reg_n_0_[2]\,
      I1 => word(0),
      I2 => word(1),
      O => f_si_we_return(14)
    );
w_buffer_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \si_be_reg_n_0_[1]\,
      I1 => word(0),
      I2 => word(1),
      O => f_si_we_return(13)
    );
w_buffer_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \si_be_reg_n_0_[0]\,
      I1 => word(0),
      I2 => word(1),
      O => f_si_we_return(12)
    );
w_buffer_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_1_in_1,
      I1 => word(1),
      I2 => word(0),
      O => f_si_we_return(11)
    );
w_buffer_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \si_be_reg_n_0_[2]\,
      I1 => word(1),
      I2 => word(0),
      O => f_si_we_return(10)
    );
w_buffer_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \si_be_reg_n_0_[1]\,
      I1 => word(1),
      I2 => word(0),
      O => f_si_we_return(9)
    );
w_buffer_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \si_be_reg_n_0_[0]\,
      I1 => word(1),
      I2 => word(0),
      O => f_si_we_return(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 9;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 4;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 4;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 9;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 9;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ : entity is "fifo_generator_v13_2_5";
end \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\;

architecture STRUCTURE of \design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(3) <= \<const0>\;
  dout(2) <= \<const0>\;
  dout(1 downto 0) <= \^dout\(1 downto 0);
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(3) <= \<const0>\;
  m_axi_arid(2) <= \<const0>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(1) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(3) <= \<const0>\;
  m_axi_awid(2) <= \<const0>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(1) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_fifo_gen: entity work.\design_1_auto_us_df_9_fifo_generator_v13_2_5_synth__parameterized3\
     port map (
      clk => clk,
      din(1 downto 0) => din(1 downto 0),
      dout(1 downto 0) => \^dout\(1 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_r_upsizer_pktfifo is
  port (
    m_axi_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    din : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_cmd_push : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_rvalid_d2_reg_0 : out STD_LOGIC;
    s_axi_rlast : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_RREADY_i_reg_0 : out STD_LOGIC;
    cmd_push_block0 : out STD_LOGIC;
    S_AXI_ARREADY_i_reg_0 : out STD_LOGIC;
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_rlast_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 92 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    \s_rcnt_reg[0]_0\ : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    sr_arvalid : in STD_LOGIC;
    cmd_push_block_reg : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_r_upsizer_pktfifo;

architecture STRUCTURE of design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_r_upsizer_pktfifo is
  signal M_AXI_ARVALID_i_i_1_n_0 : STD_LOGIC;
  signal M_AXI_RREADY_i_i_1_n_0 : STD_LOGIC;
  signal \^m_axi_rready_i_reg_0\ : STD_LOGIC;
  signal S_AXI_ARREADY_i_i_1_n_0 : STD_LOGIC;
  signal S_AXI_ARREADY_i_i_2_n_0 : STD_LOGIC;
  signal \USE_READ.m_axi_arready_i\ : STD_LOGIC;
  signal ar_fifo_ready : STD_LOGIC;
  signal ar_fifo_valid : STD_LOGIC;
  signal ar_pop : STD_LOGIC;
  signal buf_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \buf_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \buf_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \buf_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \buf_cnt[2]_i_2__0_n_0\ : STD_LOGIC;
  signal burst : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^din\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal dw_fifogen_rresp_i_3_n_0 : STD_LOGIC;
  signal dw_fifogen_rresp_i_4_n_0 : STD_LOGIC;
  signal dw_fifogen_rresp_i_5_n_0 : STD_LOGIC;
  signal f_large_incr_mask_return : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal f_m_rbuf_we : STD_LOGIC_VECTOR ( 0 to 0 );
  signal f_m_wrap_addr_return : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal f_s_wrap_addr_return : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal first_rvalid_d1 : STD_LOGIC;
  signal first_rvalid_d1_i_1_n_0 : STD_LOGIC;
  signal \gen_ramb[3].ramb_inst_i_19_n_0\ : STD_LOGIC;
  signal \gen_ramb[3].ramb_inst_i_20_n_0\ : STD_LOGIC;
  signal \gen_ramb[3].ramb_inst_i_21_n_0\ : STD_LOGIC;
  signal \gen_ramb[3].ramb_inst_i_22_n_0\ : STD_LOGIC;
  signal \gen_ramb[3].ramb_inst_i_23_n_0\ : STD_LOGIC;
  signal \gen_ramb[3].ramb_inst_i_24_n_0\ : STD_LOGIC;
  signal \gen_ramb[3].ramb_inst_i_25_n_0\ : STD_LOGIC;
  signal \gen_ramb[3].ramb_inst_i_26_n_0\ : STD_LOGIC;
  signal \gen_ramb[3].ramb_inst_i_3_n_0\ : STD_LOGIC;
  signal \gen_ramb[3].ramb_inst_i_4_n_0\ : STD_LOGIC;
  signal \gen_ramb[3].ramb_inst_i_5_n_0\ : STD_LOGIC;
  signal \gen_ramb[3].ramb_inst_i_6_n_0\ : STD_LOGIC;
  signal \gen_ramb[3].ramb_inst_i_7_n_0\ : STD_LOGIC;
  signal \gen_ramb[3].ramb_inst_i_8_n_0\ : STD_LOGIC;
  signal large_incr_last2_out : STD_LOGIC;
  signal large_incr_last_i_1_n_0 : STD_LOGIC;
  signal large_incr_last_i_3_n_0 : STD_LOGIC;
  signal large_incr_last_i_4_n_0 : STD_LOGIC;
  signal large_incr_last_i_5_n_0 : STD_LOGIC;
  signal large_incr_last_i_6_n_0 : STD_LOGIC;
  signal large_incr_last_i_7_n_0 : STD_LOGIC;
  signal large_incr_last_reg_n_0 : STD_LOGIC;
  signal large_incr_mask : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \large_incr_mask[2]_i_1_n_0\ : STD_LOGIC;
  signal \^m_axi_araddr\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^m_axi_arvalid\ : STD_LOGIC;
  signal m_buf : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \m_buf[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_buf[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_buf[2]_i_1_n_0\ : STD_LOGIC;
  signal m_cmd_empty : STD_LOGIC;
  signal m_cmd_full : STD_LOGIC;
  signal m_cmd_pop : STD_LOGIC;
  signal m_cmd_valid_i_1_n_0 : STD_LOGIC;
  signal m_cmd_valid_i_2_n_0 : STD_LOGIC;
  signal m_cmd_valid_reg_n_0 : STD_LOGIC;
  signal m_r_cmd : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \m_raddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_raddr[0]_i_2_n_0\ : STD_LOGIC;
  signal \m_raddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_raddr[1]_i_2_n_0\ : STD_LOGIC;
  signal \m_raddr[1]_i_3_n_0\ : STD_LOGIC;
  signal \m_raddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \m_raddr[2]_i_2_n_0\ : STD_LOGIC;
  signal \m_raddr[2]_i_3_n_0\ : STD_LOGIC;
  signal \m_raddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \m_raddr[3]_i_2_n_0\ : STD_LOGIC;
  signal \m_raddr[3]_i_3_n_0\ : STD_LOGIC;
  signal \m_raddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \m_raddr[4]_i_2_n_0\ : STD_LOGIC;
  signal \m_raddr[4]_i_3_n_0\ : STD_LOGIC;
  signal \m_raddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \m_raddr[5]_i_2_n_0\ : STD_LOGIC;
  signal \m_raddr[5]_i_3_n_0\ : STD_LOGIC;
  signal \m_raddr[6]_i_2_n_0\ : STD_LOGIC;
  signal \m_raddr[6]_i_3_n_0\ : STD_LOGIC;
  signal \m_raddr[6]_i_4_n_0\ : STD_LOGIC;
  signal \m_raddr[6]_i_5_n_0\ : STD_LOGIC;
  signal \m_raddr[6]_i_6_n_0\ : STD_LOGIC;
  signal \m_raddr[7]_i_2_n_0\ : STD_LOGIC;
  signal \m_raddr[7]_i_3_n_0\ : STD_LOGIC;
  signal \m_raddr[7]_i_4_n_0\ : STD_LOGIC;
  signal \m_raddr[7]_i_5_n_0\ : STD_LOGIC;
  signal \m_raddr[8]_i_1_n_0\ : STD_LOGIC;
  signal \m_raddr[8]_i_2_n_0\ : STD_LOGIC;
  signal \m_raddr[9]_i_1_n_0\ : STD_LOGIC;
  signal \m_raddr[9]_i_2_n_0\ : STD_LOGIC;
  signal \m_raddr[9]_i_3_n_0\ : STD_LOGIC;
  signal \m_raddr[9]_i_4_n_0\ : STD_LOGIC;
  signal \m_raddr[9]_i_5_n_0\ : STD_LOGIC;
  signal \m_raddr_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \m_raddr_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \m_raddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_raddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_raddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_raddr_reg_n_0_[3]\ : STD_LOGIC;
  signal m_rbuf_addr : STD_LOGIC_VECTOR ( 10 downto 5 );
  signal m_rbuf_we : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \m_rburst_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_rburst_reg_n_0_[1]\ : STD_LOGIC;
  signal m_rresp_fifo_stall : STD_LOGIC;
  signal m_rresp_fifo_stall_i_1_n_0 : STD_LOGIC;
  signal m_rresp_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \m_rresp_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_rresp_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_rresp_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_rsize_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_rsize_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_rsize_reg_n_0_[2]\ : STD_LOGIC;
  signal m_transfer : STD_LOGIC;
  signal m_wrap_addr : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \m_wrap_addr[3]_i_2_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[1]_i_3_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_wrap_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_wrap_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_wrap_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reset_r : STD_LOGIC;
  signal rresp_fifo_empty : STD_LOGIC;
  signal rresp_fifo_full : STD_LOGIC;
  signal rresp_wrap_i_1_n_0 : STD_LOGIC;
  signal rresp_wrap_i_2_n_0 : STD_LOGIC;
  signal rresp_wrap_i_3_n_0 : STD_LOGIC;
  signal rresp_wrap_reg_n_0 : STD_LOGIC;
  signal \^s_axi_rid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_buf : STD_LOGIC;
  signal \s_buf[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_buf[1]_i_1_n_0\ : STD_LOGIC;
  signal \s_buf[2]_i_1_n_0\ : STD_LOGIC;
  signal \s_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal s_cmd_empty : STD_LOGIC;
  signal s_cmd_fifo_i_2_n_0 : STD_LOGIC;
  signal s_cmd_full : STD_LOGIC;
  signal \^s_cmd_push\ : STD_LOGIC;
  signal s_conv_len : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \s_conv_len[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_conv_len[1]_i_1_n_0\ : STD_LOGIC;
  signal \s_conv_len[2]_i_1_n_0\ : STD_LOGIC;
  signal \s_conv_len[3]_i_1_n_0\ : STD_LOGIC;
  signal \s_conv_len[3]_i_2_n_0\ : STD_LOGIC;
  signal s_conv_size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_id_d1 : STD_LOGIC;
  signal s_id_d2 : STD_LOGIC;
  signal \s_id_d2[0]_i_1_n_0\ : STD_LOGIC;
  signal s_id_reg : STD_LOGIC;
  signal s_r_cmd : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \s_raddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_raddr[0]_i_2_n_0\ : STD_LOGIC;
  signal \s_raddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \s_raddr[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_raddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \s_raddr[2]_i_2_n_0\ : STD_LOGIC;
  signal \s_raddr[2]_i_3_n_0\ : STD_LOGIC;
  signal \s_raddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \s_raddr[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_raddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \s_raddr[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_raddr[4]_i_3_n_0\ : STD_LOGIC;
  signal \s_raddr[4]_i_4_n_0\ : STD_LOGIC;
  signal \s_raddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \s_raddr[5]_i_2_n_0\ : STD_LOGIC;
  signal \s_raddr[5]_i_3_n_0\ : STD_LOGIC;
  signal \s_raddr[5]_i_4_n_0\ : STD_LOGIC;
  signal \s_raddr[6]_i_1_n_0\ : STD_LOGIC;
  signal \s_raddr[6]_i_2_n_0\ : STD_LOGIC;
  signal \s_raddr[7]_i_1_n_0\ : STD_LOGIC;
  signal \s_raddr[7]_i_2_n_0\ : STD_LOGIC;
  signal \s_raddr[8]_i_1_n_0\ : STD_LOGIC;
  signal \s_raddr[9]_i_1_n_0\ : STD_LOGIC;
  signal \s_raddr[9]_i_2_n_0\ : STD_LOGIC;
  signal \s_raddr[9]_i_3_n_0\ : STD_LOGIC;
  signal \s_raddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_raddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_raddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_raddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \s_raddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \s_raddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \s_raddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \s_raddr_reg_n_0_[7]\ : STD_LOGIC;
  signal \s_raddr_reg_n_0_[8]\ : STD_LOGIC;
  signal \s_raddr_reg_n_0_[9]\ : STD_LOGIC;
  signal s_rbuf_en : STD_LOGIC;
  signal \s_rcnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_rcnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \s_rcnt[7]_i_3_n_0\ : STD_LOGIC;
  signal s_rcnt_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_rlast : STD_LOGIC;
  signal s_rlast_d1 : STD_LOGIC;
  signal s_rlast_i_1_n_0 : STD_LOGIC;
  signal s_rlast_i_2_n_0 : STD_LOGIC;
  signal s_rlast_i_3_n_0 : STD_LOGIC;
  signal s_rlast_i_4_n_0 : STD_LOGIC;
  signal s_rlast_i_5_n_0 : STD_LOGIC;
  signal s_rresp_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_rresp_fifo_stall_i_1_n_0 : STD_LOGIC;
  signal s_rresp_fifo_stall_i_2_n_0 : STD_LOGIC;
  signal s_rresp_fifo_stall_i_3_n_0 : STD_LOGIC;
  signal s_rresp_fifo_stall_reg_n_0 : STD_LOGIC;
  signal s_rresp_first : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_rresp_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_rresp_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_rresp_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_rresp_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \s_rresp_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_rresp_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \s_rresp_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \s_rsize_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_rsize_reg_n_0_[1]\ : STD_LOGIC;
  signal s_rvalid_d1 : STD_LOGIC;
  signal \^s_rvalid_d2_reg_0\ : STD_LOGIC;
  signal s_rvalid_i_1_n_0 : STD_LOGIC;
  signal s_rvalid_i_2_n_0 : STD_LOGIC;
  signal s_rvalid_i_3_n_0 : STD_LOGIC;
  signal s_rvalid_reg_n_0 : STD_LOGIC;
  signal s_wrap_addr : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \s_wrap_addr[3]_i_2_n_0\ : STD_LOGIC;
  signal s_wrap_cnt : STD_LOGIC;
  signal \s_wrap_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_wrap_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \s_wrap_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \s_wrap_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_wrap_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \s_wrap_cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \s_wrap_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_wrap_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \s_wrap_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \s_wrap_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_wrap_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_wrap_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_wrap_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal NLW_dw_fifogen_ar_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_dw_fifogen_ar_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_dw_fifogen_ar_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_dw_fifogen_ar_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_ar_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_ar_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_ar_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_ar_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_ar_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_ar_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_ar_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_ar_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_ar_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_ar_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_ar_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_ar_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_ar_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_ar_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_dw_fifogen_ar_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dw_fifogen_ar_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_ar_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_ar_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_dw_fifogen_ar_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_ar_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_ar_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_ar_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_dw_fifogen_ar_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_ar_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_dw_fifogen_ar_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_ar_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_ar_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_dw_fifogen_ar_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_ar_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_dw_fifogen_ar_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_ar_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_ar_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_ar_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_dw_fifogen_ar_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_ar_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_dw_fifogen_ar_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_ar_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_ar_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_dw_fifogen_ar_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_ar_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_ar_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_ar_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_dw_fifogen_ar_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_ar_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_ar_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_dw_fifogen_rresp_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_rresp_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_rresp_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_rresp_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_rresp_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_dw_fifogen_rresp_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_dw_fifogen_rresp_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_rresp_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_rresp_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_rresp_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_dw_fifogen_rresp_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_rresp_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_rresp_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_dw_fifogen_rresp_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_rresp_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_rresp_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_ramb[0].ramb_inst_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[0].ramb_inst_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[0].ramb_inst_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[0].ramb_inst_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[0].ramb_inst_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_ramb[0].ramb_inst_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[0].ramb_inst_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[0].ramb_inst_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[1].ramb_inst_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[1].ramb_inst_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[1].ramb_inst_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[1].ramb_inst_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[1].ramb_inst_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_ramb[1].ramb_inst_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[1].ramb_inst_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[1].ramb_inst_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[2].ramb_inst_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[2].ramb_inst_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[2].ramb_inst_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[2].ramb_inst_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[2].ramb_inst_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_ramb[2].ramb_inst_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[2].ramb_inst_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[2].ramb_inst_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[3].ramb_inst_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[3].ramb_inst_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[3].ramb_inst_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[3].ramb_inst_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[3].ramb_inst_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_ramb[3].ramb_inst_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[3].ramb_inst_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[3].ramb_inst_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_m_cmd_fifo_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_m_cmd_fifo_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_m_cmd_fifo_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_m_cmd_fifo_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_m_cmd_fifo_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_m_cmd_fifo_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_m_cmd_fifo_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_m_cmd_fifo_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_m_cmd_fifo_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_m_cmd_fifo_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_m_cmd_fifo_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_m_cmd_fifo_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_m_cmd_fifo_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_m_cmd_fifo_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_m_cmd_fifo_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_m_cmd_fifo_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_m_cmd_fifo_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_m_cmd_fifo_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_m_cmd_fifo_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_m_cmd_fifo_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 5 );
  signal NLW_m_cmd_fifo_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_m_cmd_fifo_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_m_cmd_fifo_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_m_cmd_fifo_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_m_cmd_fifo_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_m_cmd_fifo_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_m_cmd_fifo_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_m_cmd_fifo_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_m_cmd_fifo_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_m_cmd_fifo_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_m_cmd_fifo_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_m_cmd_fifo_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_s_cmd_fifo_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_s_cmd_fifo_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_s_cmd_fifo_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_s_cmd_fifo_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_s_cmd_fifo_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_s_cmd_fifo_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_s_cmd_fifo_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_s_cmd_fifo_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_s_cmd_fifo_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_s_cmd_fifo_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_s_cmd_fifo_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_s_cmd_fifo_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_s_cmd_fifo_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_s_cmd_fifo_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_s_cmd_fifo_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_s_cmd_fifo_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_s_cmd_fifo_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_s_cmd_fifo_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_s_cmd_fifo_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_s_cmd_fifo_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 28 to 28 );
  signal NLW_s_cmd_fifo_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_s_cmd_fifo_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_s_cmd_fifo_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_s_cmd_fifo_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_s_cmd_fifo_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_s_cmd_fifo_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_s_cmd_fifo_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_s_cmd_fifo_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_s_cmd_fifo_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_s_cmd_fifo_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_s_cmd_fifo_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_s_cmd_fifo_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of M_AXI_ARVALID_i_i_1 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \buf_cnt[1]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \buf_cnt[2]_i_2__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \cmd_push_block_i_1__0\ : label is "soft_lutpair42";
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of dw_fifogen_ar : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of dw_fifogen_ar : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of dw_fifogen_ar : label is 2;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of dw_fifogen_ar : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of dw_fifogen_ar : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of dw_fifogen_ar : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of dw_fifogen_ar : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of dw_fifogen_ar : label is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of dw_fifogen_ar : label is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of dw_fifogen_ar : label is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of dw_fifogen_ar : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of dw_fifogen_ar : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of dw_fifogen_ar : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of dw_fifogen_ar : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of dw_fifogen_ar : label is 64;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of dw_fifogen_ar : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of dw_fifogen_ar : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of dw_fifogen_ar : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of dw_fifogen_ar : label is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of dw_fifogen_ar : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of dw_fifogen_ar : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of dw_fifogen_ar : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of dw_fifogen_ar : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of dw_fifogen_ar : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of dw_fifogen_ar : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of dw_fifogen_ar : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of dw_fifogen_ar : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of dw_fifogen_ar : label is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of dw_fifogen_ar : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of dw_fifogen_ar : label is 18;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of dw_fifogen_ar : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of dw_fifogen_ar : label is 93;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of dw_fifogen_ar : label is 35;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of dw_fifogen_ar : label is 93;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of dw_fifogen_ar : label is 37;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of dw_fifogen_ar : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of dw_fifogen_ar : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of dw_fifogen_ar : label is 18;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of dw_fifogen_ar : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of dw_fifogen_ar : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of dw_fifogen_ar : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of dw_fifogen_ar : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of dw_fifogen_ar : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of dw_fifogen_ar : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of dw_fifogen_ar : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of dw_fifogen_ar : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of dw_fifogen_ar : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of dw_fifogen_ar : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of dw_fifogen_ar : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of dw_fifogen_ar : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of dw_fifogen_ar : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of dw_fifogen_ar : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of dw_fifogen_ar : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of dw_fifogen_ar : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of dw_fifogen_ar : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of dw_fifogen_ar : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of dw_fifogen_ar : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of dw_fifogen_ar : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of dw_fifogen_ar : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of dw_fifogen_ar : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of dw_fifogen_ar : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of dw_fifogen_ar : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of dw_fifogen_ar : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of dw_fifogen_ar : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of dw_fifogen_ar : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of dw_fifogen_ar : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of dw_fifogen_ar : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of dw_fifogen_ar : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of dw_fifogen_ar : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of dw_fifogen_ar : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of dw_fifogen_ar : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of dw_fifogen_ar : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of dw_fifogen_ar : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of dw_fifogen_ar : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of dw_fifogen_ar : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of dw_fifogen_ar : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of dw_fifogen_ar : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of dw_fifogen_ar : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of dw_fifogen_ar : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of dw_fifogen_ar : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of dw_fifogen_ar : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of dw_fifogen_ar : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of dw_fifogen_ar : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of dw_fifogen_ar : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of dw_fifogen_ar : label is 2;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of dw_fifogen_ar : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of dw_fifogen_ar : label is 2;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of dw_fifogen_ar : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of dw_fifogen_ar : label is 2;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of dw_fifogen_ar : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of dw_fifogen_ar : label is 2;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of dw_fifogen_ar : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of dw_fifogen_ar : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of dw_fifogen_ar : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of dw_fifogen_ar : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of dw_fifogen_ar : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of dw_fifogen_ar : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of dw_fifogen_ar : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of dw_fifogen_ar : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of dw_fifogen_ar : label is "4kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of dw_fifogen_ar : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of dw_fifogen_ar : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of dw_fifogen_ar : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of dw_fifogen_ar : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of dw_fifogen_ar : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of dw_fifogen_ar : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of dw_fifogen_ar : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of dw_fifogen_ar : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of dw_fifogen_ar : label is 14;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of dw_fifogen_ar : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of dw_fifogen_ar : label is 30;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of dw_fifogen_ar : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of dw_fifogen_ar : label is 14;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of dw_fifogen_ar : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of dw_fifogen_ar : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of dw_fifogen_ar : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of dw_fifogen_ar : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of dw_fifogen_ar : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of dw_fifogen_ar : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of dw_fifogen_ar : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of dw_fifogen_ar : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of dw_fifogen_ar : label is 1022;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of dw_fifogen_ar : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of dw_fifogen_ar : label is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of dw_fifogen_ar : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of dw_fifogen_ar : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of dw_fifogen_ar : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of dw_fifogen_ar : label is 15;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of dw_fifogen_ar : label is 1021;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of dw_fifogen_ar : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of dw_fifogen_ar : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of dw_fifogen_ar : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of dw_fifogen_ar : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of dw_fifogen_ar : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of dw_fifogen_ar : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of dw_fifogen_ar : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of dw_fifogen_ar : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of dw_fifogen_ar : label is 2;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of dw_fifogen_ar : label is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of dw_fifogen_ar : label is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of dw_fifogen_ar : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of dw_fifogen_ar : label is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of dw_fifogen_ar : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of dw_fifogen_ar : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of dw_fifogen_ar : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of dw_fifogen_ar : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of dw_fifogen_ar : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of dw_fifogen_ar : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of dw_fifogen_ar : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of dw_fifogen_ar : label is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of dw_fifogen_ar : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of dw_fifogen_ar : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of dw_fifogen_ar : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of dw_fifogen_ar : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of dw_fifogen_ar : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of dw_fifogen_ar : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of dw_fifogen_ar : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of dw_fifogen_ar : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of dw_fifogen_ar : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of dw_fifogen_ar : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of dw_fifogen_ar : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of dw_fifogen_ar : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of dw_fifogen_ar : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of dw_fifogen_ar : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of dw_fifogen_ar : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of dw_fifogen_ar : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of dw_fifogen_ar : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of dw_fifogen_ar : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of dw_fifogen_ar : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of dw_fifogen_ar : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of dw_fifogen_ar : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of dw_fifogen_ar : label is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of dw_fifogen_ar : label is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of dw_fifogen_ar : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of dw_fifogen_ar : label is 32;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of dw_fifogen_ar : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of dw_fifogen_ar : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of dw_fifogen_ar : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of dw_fifogen_ar : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of dw_fifogen_ar : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of dw_fifogen_ar : label is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of dw_fifogen_ar : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of dw_fifogen_ar : label is 5;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of dw_fifogen_ar : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of dw_fifogen_ar : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of dw_fifogen_ar : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of dw_fifogen_ar : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of dw_fifogen_ar : label is 1;
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_18 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_19 : label is "soft_lutpair26";
  attribute C_ADD_NGC_CONSTRAINT of dw_fifogen_rresp : label is 0;
  attribute C_APPLICATION_TYPE_AXIS of dw_fifogen_rresp : label is 0;
  attribute C_APPLICATION_TYPE_RACH of dw_fifogen_rresp : label is 0;
  attribute C_APPLICATION_TYPE_RDCH of dw_fifogen_rresp : label is 0;
  attribute C_APPLICATION_TYPE_WACH of dw_fifogen_rresp : label is 0;
  attribute C_APPLICATION_TYPE_WDCH of dw_fifogen_rresp : label is 0;
  attribute C_APPLICATION_TYPE_WRCH of dw_fifogen_rresp : label is 0;
  attribute C_AXIS_TDATA_WIDTH of dw_fifogen_rresp : label is 64;
  attribute C_AXIS_TDEST_WIDTH of dw_fifogen_rresp : label is 4;
  attribute C_AXIS_TID_WIDTH of dw_fifogen_rresp : label is 8;
  attribute C_AXIS_TKEEP_WIDTH of dw_fifogen_rresp : label is 4;
  attribute C_AXIS_TSTRB_WIDTH of dw_fifogen_rresp : label is 4;
  attribute C_AXIS_TUSER_WIDTH of dw_fifogen_rresp : label is 4;
  attribute C_AXIS_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_AXI_ADDR_WIDTH of dw_fifogen_rresp : label is 32;
  attribute C_AXI_ARUSER_WIDTH of dw_fifogen_rresp : label is 1;
  attribute C_AXI_AWUSER_WIDTH of dw_fifogen_rresp : label is 1;
  attribute C_AXI_BUSER_WIDTH of dw_fifogen_rresp : label is 1;
  attribute C_AXI_DATA_WIDTH of dw_fifogen_rresp : label is 64;
  attribute C_AXI_ID_WIDTH of dw_fifogen_rresp : label is 4;
  attribute C_AXI_LEN_WIDTH of dw_fifogen_rresp : label is 8;
  attribute C_AXI_LOCK_WIDTH of dw_fifogen_rresp : label is 2;
  attribute C_AXI_RUSER_WIDTH of dw_fifogen_rresp : label is 1;
  attribute C_AXI_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_AXI_WUSER_WIDTH of dw_fifogen_rresp : label is 1;
  attribute C_COMMON_CLOCK of dw_fifogen_rresp : label is 1;
  attribute C_COUNT_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_DATA_COUNT_WIDTH of dw_fifogen_rresp : label is 9;
  attribute C_DEFAULT_VALUE of dw_fifogen_rresp : label is "BlankString";
  attribute C_DIN_WIDTH of dw_fifogen_rresp : label is 4;
  attribute C_DIN_WIDTH_AXIS of dw_fifogen_rresp : label is 1;
  attribute C_DIN_WIDTH_RACH of dw_fifogen_rresp : label is 32;
  attribute C_DIN_WIDTH_RDCH of dw_fifogen_rresp : label is 64;
  attribute C_DIN_WIDTH_WACH of dw_fifogen_rresp : label is 32;
  attribute C_DIN_WIDTH_WDCH of dw_fifogen_rresp : label is 64;
  attribute C_DIN_WIDTH_WRCH of dw_fifogen_rresp : label is 2;
  attribute C_DOUT_RST_VAL of dw_fifogen_rresp : label is "0";
  attribute C_DOUT_WIDTH of dw_fifogen_rresp : label is 4;
  attribute C_ENABLE_RLOCS of dw_fifogen_rresp : label is 0;
  attribute C_ENABLE_RST_SYNC of dw_fifogen_rresp : label is 1;
  attribute C_EN_SAFETY_CKT of dw_fifogen_rresp : label is 0;
  attribute C_ERROR_INJECTION_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS of dw_fifogen_rresp : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH of dw_fifogen_rresp : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH of dw_fifogen_rresp : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH of dw_fifogen_rresp : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH of dw_fifogen_rresp : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH of dw_fifogen_rresp : label is 0;
  attribute C_FAMILY of dw_fifogen_rresp : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL of dw_fifogen_rresp : label is 0;
  attribute C_HAS_ALMOST_EMPTY of dw_fifogen_rresp : label is 0;
  attribute C_HAS_ALMOST_FULL of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXIS_TDATA of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXIS_TDEST of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXIS_TID of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXIS_TKEEP of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXIS_TLAST of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXIS_TREADY of dw_fifogen_rresp : label is 1;
  attribute C_HAS_AXIS_TSTRB of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXIS_TUSER of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXI_ARUSER of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXI_AWUSER of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXI_BUSER of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXI_ID of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXI_RUSER of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXI_WUSER of dw_fifogen_rresp : label is 0;
  attribute C_HAS_BACKUP of dw_fifogen_rresp : label is 0;
  attribute C_HAS_DATA_COUNT of dw_fifogen_rresp : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS of dw_fifogen_rresp : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH of dw_fifogen_rresp : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH of dw_fifogen_rresp : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH of dw_fifogen_rresp : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH of dw_fifogen_rresp : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH of dw_fifogen_rresp : label is 0;
  attribute C_HAS_INT_CLK of dw_fifogen_rresp : label is 0;
  attribute C_HAS_MASTER_CE of dw_fifogen_rresp : label is 0;
  attribute C_HAS_MEMINIT_FILE of dw_fifogen_rresp : label is 0;
  attribute C_HAS_OVERFLOW of dw_fifogen_rresp : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS of dw_fifogen_rresp : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH of dw_fifogen_rresp : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH of dw_fifogen_rresp : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH of dw_fifogen_rresp : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH of dw_fifogen_rresp : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH of dw_fifogen_rresp : label is 0;
  attribute C_HAS_RD_DATA_COUNT of dw_fifogen_rresp : label is 0;
  attribute C_HAS_RD_RST of dw_fifogen_rresp : label is 0;
  attribute C_HAS_RST of dw_fifogen_rresp : label is 0;
  attribute C_HAS_SLAVE_CE of dw_fifogen_rresp : label is 0;
  attribute C_HAS_SRST of dw_fifogen_rresp : label is 1;
  attribute C_HAS_UNDERFLOW of dw_fifogen_rresp : label is 0;
  attribute C_HAS_VALID of dw_fifogen_rresp : label is 0;
  attribute C_HAS_WR_ACK of dw_fifogen_rresp : label is 0;
  attribute C_HAS_WR_DATA_COUNT of dw_fifogen_rresp : label is 0;
  attribute C_HAS_WR_RST of dw_fifogen_rresp : label is 0;
  attribute C_IMPLEMENTATION_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS of dw_fifogen_rresp : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH of dw_fifogen_rresp : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH of dw_fifogen_rresp : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH of dw_fifogen_rresp : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH of dw_fifogen_rresp : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH of dw_fifogen_rresp : label is 1;
  attribute C_INIT_WR_PNTR_VAL of dw_fifogen_rresp : label is 0;
  attribute C_INTERFACE_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_MEMORY_TYPE of dw_fifogen_rresp : label is 2;
  attribute C_MIF_FILE_NAME of dw_fifogen_rresp : label is "BlankString";
  attribute C_MSGON_VAL of dw_fifogen_rresp : label is 1;
  attribute C_OPTIMIZATION_MODE of dw_fifogen_rresp : label is 0;
  attribute C_OVERFLOW_LOW of dw_fifogen_rresp : label is 0;
  attribute C_POWER_SAVING_MODE of dw_fifogen_rresp : label is 0;
  attribute C_PRELOAD_LATENCY of dw_fifogen_rresp : label is 0;
  attribute C_PRELOAD_REGS of dw_fifogen_rresp : label is 1;
  attribute C_PRIM_FIFO_TYPE of dw_fifogen_rresp : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS of dw_fifogen_rresp : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH of dw_fifogen_rresp : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH of dw_fifogen_rresp : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH of dw_fifogen_rresp : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH of dw_fifogen_rresp : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH of dw_fifogen_rresp : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of dw_fifogen_rresp : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of dw_fifogen_rresp : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of dw_fifogen_rresp : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of dw_fifogen_rresp : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of dw_fifogen_rresp : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of dw_fifogen_rresp : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of dw_fifogen_rresp : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of dw_fifogen_rresp : label is 5;
  attribute C_PROG_EMPTY_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS of dw_fifogen_rresp : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH of dw_fifogen_rresp : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH of dw_fifogen_rresp : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH of dw_fifogen_rresp : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH of dw_fifogen_rresp : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH of dw_fifogen_rresp : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of dw_fifogen_rresp : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of dw_fifogen_rresp : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of dw_fifogen_rresp : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of dw_fifogen_rresp : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of dw_fifogen_rresp : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of dw_fifogen_rresp : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of dw_fifogen_rresp : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of dw_fifogen_rresp : label is 30;
  attribute C_PROG_FULL_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS of dw_fifogen_rresp : label is 0;
  attribute C_PROG_FULL_TYPE_RACH of dw_fifogen_rresp : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH of dw_fifogen_rresp : label is 0;
  attribute C_PROG_FULL_TYPE_WACH of dw_fifogen_rresp : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH of dw_fifogen_rresp : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH of dw_fifogen_rresp : label is 0;
  attribute C_RACH_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_RDCH_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH of dw_fifogen_rresp : label is 9;
  attribute C_RD_DEPTH of dw_fifogen_rresp : label is 512;
  attribute C_RD_FREQ of dw_fifogen_rresp : label is 1;
  attribute C_RD_PNTR_WIDTH of dw_fifogen_rresp : label is 9;
  attribute C_REG_SLICE_MODE_AXIS of dw_fifogen_rresp : label is 0;
  attribute C_REG_SLICE_MODE_RACH of dw_fifogen_rresp : label is 0;
  attribute C_REG_SLICE_MODE_RDCH of dw_fifogen_rresp : label is 0;
  attribute C_REG_SLICE_MODE_WACH of dw_fifogen_rresp : label is 0;
  attribute C_REG_SLICE_MODE_WDCH of dw_fifogen_rresp : label is 0;
  attribute C_REG_SLICE_MODE_WRCH of dw_fifogen_rresp : label is 0;
  attribute C_SELECT_XPM of dw_fifogen_rresp : label is 0;
  attribute C_SYNCHRONIZER_STAGE of dw_fifogen_rresp : label is 3;
  attribute C_UNDERFLOW_LOW of dw_fifogen_rresp : label is 0;
  attribute C_USE_COMMON_OVERFLOW of dw_fifogen_rresp : label is 0;
  attribute C_USE_COMMON_UNDERFLOW of dw_fifogen_rresp : label is 0;
  attribute C_USE_DEFAULT_SETTINGS of dw_fifogen_rresp : label is 0;
  attribute C_USE_DOUT_RST of dw_fifogen_rresp : label is 0;
  attribute C_USE_ECC of dw_fifogen_rresp : label is 0;
  attribute C_USE_ECC_AXIS of dw_fifogen_rresp : label is 0;
  attribute C_USE_ECC_RACH of dw_fifogen_rresp : label is 0;
  attribute C_USE_ECC_RDCH of dw_fifogen_rresp : label is 0;
  attribute C_USE_ECC_WACH of dw_fifogen_rresp : label is 0;
  attribute C_USE_ECC_WDCH of dw_fifogen_rresp : label is 0;
  attribute C_USE_ECC_WRCH of dw_fifogen_rresp : label is 0;
  attribute C_USE_EMBEDDED_REG of dw_fifogen_rresp : label is 0;
  attribute C_USE_FIFO16_FLAGS of dw_fifogen_rresp : label is 0;
  attribute C_USE_FWFT_DATA_COUNT of dw_fifogen_rresp : label is 1;
  attribute C_USE_PIPELINE_REG of dw_fifogen_rresp : label is 0;
  attribute C_VALID_LOW of dw_fifogen_rresp : label is 0;
  attribute C_WACH_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_WDCH_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_WRCH_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_WR_ACK_LOW of dw_fifogen_rresp : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH of dw_fifogen_rresp : label is 9;
  attribute C_WR_DEPTH of dw_fifogen_rresp : label is 512;
  attribute C_WR_DEPTH_AXIS of dw_fifogen_rresp : label is 1024;
  attribute C_WR_DEPTH_RACH of dw_fifogen_rresp : label is 16;
  attribute C_WR_DEPTH_RDCH of dw_fifogen_rresp : label is 1024;
  attribute C_WR_DEPTH_WACH of dw_fifogen_rresp : label is 16;
  attribute C_WR_DEPTH_WDCH of dw_fifogen_rresp : label is 1024;
  attribute C_WR_DEPTH_WRCH of dw_fifogen_rresp : label is 16;
  attribute C_WR_FREQ of dw_fifogen_rresp : label is 1;
  attribute C_WR_PNTR_WIDTH of dw_fifogen_rresp : label is 9;
  attribute C_WR_PNTR_WIDTH_AXIS of dw_fifogen_rresp : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH of dw_fifogen_rresp : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH of dw_fifogen_rresp : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH of dw_fifogen_rresp : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH of dw_fifogen_rresp : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH of dw_fifogen_rresp : label is 4;
  attribute C_WR_RESPONSE_LATENCY of dw_fifogen_rresp : label is 1;
  attribute SOFT_HLUTNM of dw_fifogen_rresp_i_1 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of dw_fifogen_rresp_i_2 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of dw_fifogen_rresp_i_3 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of first_rvalid_d1_i_1 : label is "soft_lutpair40";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gen_ramb[0].ramb_inst\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gen_ramb[0].ramb_inst\ : label is "RAMB18E1";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gen_ramb[0].ramb_inst\ : label is "DIADI[0]:DINADIN[0] DIADI[10]:DINADIN[10] DIADI[11]:DINADIN[11] DIADI[12]:DINADIN[12] DIADI[13]:DINADIN[13] DIADI[14]:DINADIN[14] DIADI[15]:DINADIN[15] DIADI[1]:DINADIN[1] DIADI[2]:DINADIN[2] DIADI[3]:DINADIN[3] DIADI[4]:DINADIN[4] DIADI[5]:DINADIN[5] DIADI[6]:DINADIN[6] DIADI[7]:DINADIN[7] DIADI[8]:DINADIN[8] DIADI[9]:DINADIN[9] DIBDI[0]:DINBDIN[0] DIBDI[10]:DINBDIN[10] DIBDI[11]:DINBDIN[11] DIBDI[12]:DINBDIN[12] DIBDI[13]:DINBDIN[13] DIBDI[14]:DINBDIN[14] DIBDI[15]:DINBDIN[15] DIBDI[1]:DINBDIN[1] DIBDI[2]:DINBDIN[2] DIBDI[3]:DINBDIN[3] DIBDI[4]:DINBDIN[4] DIBDI[5]:DINBDIN[5] DIBDI[6]:DINBDIN[6] DIBDI[7]:DINBDIN[7] DIBDI[8]:DINBDIN[8] DIBDI[9]:DINBDIN[9] DIPADIP[0]:DINPADINP[0] DIPADIP[1]:DINPADINP[1] DIPBDIP[0]:DINPBDINP[0] DIPBDIP[1]:DINPBDINP[1] DOADO[0]:DOUTADOUT[0] DOADO[10]:DOUTADOUT[10] DOADO[11]:DOUTADOUT[11] DOADO[12]:DOUTADOUT[12] DOADO[13]:DOUTADOUT[13] DOADO[14]:DOUTADOUT[14] DOADO[15]:DOUTADOUT[15] DOADO[1]:DOUTADOUT[1] DOADO[2]:DOUTADOUT[2] DOADO[3]:DOUTADOUT[3] DOADO[4]:DOUTADOUT[4] DOADO[5]:DOUTADOUT[5] DOADO[6]:DOUTADOUT[6] DOADO[7]:DOUTADOUT[7] DOADO[8]:DOUTADOUT[8] DOADO[9]:DOUTADOUT[9] DOBDO[0]:DOUTBDOUT[0] DOBDO[10]:DOUTBDOUT[10] DOBDO[11]:DOUTBDOUT[11] DOBDO[12]:DOUTBDOUT[12] DOBDO[13]:DOUTBDOUT[13] DOBDO[14]:DOUTBDOUT[14] DOBDO[15]:DOUTBDOUT[15] DOBDO[1]:DOUTBDOUT[1] DOBDO[2]:DOUTBDOUT[2] DOBDO[3]:DOUTBDOUT[3] DOBDO[4]:DOUTBDOUT[4] DOBDO[5]:DOUTBDOUT[5] DOBDO[6]:DOUTBDOUT[6] DOBDO[7]:DOUTBDOUT[7] DOBDO[8]:DOUTBDOUT[8] DOBDO[9]:DOUTBDOUT[9] DOPADOP[0]:DOUTPADOUTP[0] DOPADOP[1]:DOUTPADOUTP[1] DOPBDOP[0]:DOUTPBDOUTP[0] DOPBDOP[1]:DOUTPBDOUTP[1]";
  attribute box_type : string;
  attribute box_type of \gen_ramb[0].ramb_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gen_ramb[1].ramb_inst\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gen_ramb[1].ramb_inst\ : label is "RAMB18E1";
  attribute XILINX_TRANSFORM_PINMAP of \gen_ramb[1].ramb_inst\ : label is "DIADI[0]:DINADIN[0] DIADI[10]:DINADIN[10] DIADI[11]:DINADIN[11] DIADI[12]:DINADIN[12] DIADI[13]:DINADIN[13] DIADI[14]:DINADIN[14] DIADI[15]:DINADIN[15] DIADI[1]:DINADIN[1] DIADI[2]:DINADIN[2] DIADI[3]:DINADIN[3] DIADI[4]:DINADIN[4] DIADI[5]:DINADIN[5] DIADI[6]:DINADIN[6] DIADI[7]:DINADIN[7] DIADI[8]:DINADIN[8] DIADI[9]:DINADIN[9] DIBDI[0]:DINBDIN[0] DIBDI[10]:DINBDIN[10] DIBDI[11]:DINBDIN[11] DIBDI[12]:DINBDIN[12] DIBDI[13]:DINBDIN[13] DIBDI[14]:DINBDIN[14] DIBDI[15]:DINBDIN[15] DIBDI[1]:DINBDIN[1] DIBDI[2]:DINBDIN[2] DIBDI[3]:DINBDIN[3] DIBDI[4]:DINBDIN[4] DIBDI[5]:DINBDIN[5] DIBDI[6]:DINBDIN[6] DIBDI[7]:DINBDIN[7] DIBDI[8]:DINBDIN[8] DIBDI[9]:DINBDIN[9] DIPADIP[0]:DINPADINP[0] DIPADIP[1]:DINPADINP[1] DIPBDIP[0]:DINPBDINP[0] DIPBDIP[1]:DINPBDINP[1] DOADO[0]:DOUTADOUT[0] DOADO[10]:DOUTADOUT[10] DOADO[11]:DOUTADOUT[11] DOADO[12]:DOUTADOUT[12] DOADO[13]:DOUTADOUT[13] DOADO[14]:DOUTADOUT[14] DOADO[15]:DOUTADOUT[15] DOADO[1]:DOUTADOUT[1] DOADO[2]:DOUTADOUT[2] DOADO[3]:DOUTADOUT[3] DOADO[4]:DOUTADOUT[4] DOADO[5]:DOUTADOUT[5] DOADO[6]:DOUTADOUT[6] DOADO[7]:DOUTADOUT[7] DOADO[8]:DOUTADOUT[8] DOADO[9]:DOUTADOUT[9] DOBDO[0]:DOUTBDOUT[0] DOBDO[10]:DOUTBDOUT[10] DOBDO[11]:DOUTBDOUT[11] DOBDO[12]:DOUTBDOUT[12] DOBDO[13]:DOUTBDOUT[13] DOBDO[14]:DOUTBDOUT[14] DOBDO[15]:DOUTBDOUT[15] DOBDO[1]:DOUTBDOUT[1] DOBDO[2]:DOUTBDOUT[2] DOBDO[3]:DOUTBDOUT[3] DOBDO[4]:DOUTBDOUT[4] DOBDO[5]:DOUTBDOUT[5] DOBDO[6]:DOUTBDOUT[6] DOBDO[7]:DOUTBDOUT[7] DOBDO[8]:DOUTBDOUT[8] DOBDO[9]:DOUTBDOUT[9] DOPADOP[0]:DOUTPADOUTP[0] DOPADOP[1]:DOUTPADOUTP[1] DOPBDOP[0]:DOUTPBDOUTP[0] DOPBDOP[1]:DOUTPBDOUTP[1]";
  attribute box_type of \gen_ramb[1].ramb_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gen_ramb[2].ramb_inst\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gen_ramb[2].ramb_inst\ : label is "RAMB18E1";
  attribute XILINX_TRANSFORM_PINMAP of \gen_ramb[2].ramb_inst\ : label is "DIADI[0]:DINADIN[0] DIADI[10]:DINADIN[10] DIADI[11]:DINADIN[11] DIADI[12]:DINADIN[12] DIADI[13]:DINADIN[13] DIADI[14]:DINADIN[14] DIADI[15]:DINADIN[15] DIADI[1]:DINADIN[1] DIADI[2]:DINADIN[2] DIADI[3]:DINADIN[3] DIADI[4]:DINADIN[4] DIADI[5]:DINADIN[5] DIADI[6]:DINADIN[6] DIADI[7]:DINADIN[7] DIADI[8]:DINADIN[8] DIADI[9]:DINADIN[9] DIBDI[0]:DINBDIN[0] DIBDI[10]:DINBDIN[10] DIBDI[11]:DINBDIN[11] DIBDI[12]:DINBDIN[12] DIBDI[13]:DINBDIN[13] DIBDI[14]:DINBDIN[14] DIBDI[15]:DINBDIN[15] DIBDI[1]:DINBDIN[1] DIBDI[2]:DINBDIN[2] DIBDI[3]:DINBDIN[3] DIBDI[4]:DINBDIN[4] DIBDI[5]:DINBDIN[5] DIBDI[6]:DINBDIN[6] DIBDI[7]:DINBDIN[7] DIBDI[8]:DINBDIN[8] DIBDI[9]:DINBDIN[9] DIPADIP[0]:DINPADINP[0] DIPADIP[1]:DINPADINP[1] DIPBDIP[0]:DINPBDINP[0] DIPBDIP[1]:DINPBDINP[1] DOADO[0]:DOUTADOUT[0] DOADO[10]:DOUTADOUT[10] DOADO[11]:DOUTADOUT[11] DOADO[12]:DOUTADOUT[12] DOADO[13]:DOUTADOUT[13] DOADO[14]:DOUTADOUT[14] DOADO[15]:DOUTADOUT[15] DOADO[1]:DOUTADOUT[1] DOADO[2]:DOUTADOUT[2] DOADO[3]:DOUTADOUT[3] DOADO[4]:DOUTADOUT[4] DOADO[5]:DOUTADOUT[5] DOADO[6]:DOUTADOUT[6] DOADO[7]:DOUTADOUT[7] DOADO[8]:DOUTADOUT[8] DOADO[9]:DOUTADOUT[9] DOBDO[0]:DOUTBDOUT[0] DOBDO[10]:DOUTBDOUT[10] DOBDO[11]:DOUTBDOUT[11] DOBDO[12]:DOUTBDOUT[12] DOBDO[13]:DOUTBDOUT[13] DOBDO[14]:DOUTBDOUT[14] DOBDO[15]:DOUTBDOUT[15] DOBDO[1]:DOUTBDOUT[1] DOBDO[2]:DOUTBDOUT[2] DOBDO[3]:DOUTBDOUT[3] DOBDO[4]:DOUTBDOUT[4] DOBDO[5]:DOUTBDOUT[5] DOBDO[6]:DOUTBDOUT[6] DOBDO[7]:DOUTBDOUT[7] DOBDO[8]:DOUTBDOUT[8] DOBDO[9]:DOUTBDOUT[9] DOPADOP[0]:DOUTPADOUTP[0] DOPADOP[1]:DOUTPADOUTP[1] DOPBDOP[0]:DOUTPBDOUTP[0] DOPBDOP[1]:DOUTPBDOUTP[1]";
  attribute box_type of \gen_ramb[2].ramb_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gen_ramb[3].ramb_inst\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gen_ramb[3].ramb_inst\ : label is "RAMB18E1";
  attribute XILINX_TRANSFORM_PINMAP of \gen_ramb[3].ramb_inst\ : label is "DIADI[0]:DINADIN[0] DIADI[10]:DINADIN[10] DIADI[11]:DINADIN[11] DIADI[12]:DINADIN[12] DIADI[13]:DINADIN[13] DIADI[14]:DINADIN[14] DIADI[15]:DINADIN[15] DIADI[1]:DINADIN[1] DIADI[2]:DINADIN[2] DIADI[3]:DINADIN[3] DIADI[4]:DINADIN[4] DIADI[5]:DINADIN[5] DIADI[6]:DINADIN[6] DIADI[7]:DINADIN[7] DIADI[8]:DINADIN[8] DIADI[9]:DINADIN[9] DIBDI[0]:DINBDIN[0] DIBDI[10]:DINBDIN[10] DIBDI[11]:DINBDIN[11] DIBDI[12]:DINBDIN[12] DIBDI[13]:DINBDIN[13] DIBDI[14]:DINBDIN[14] DIBDI[15]:DINBDIN[15] DIBDI[1]:DINBDIN[1] DIBDI[2]:DINBDIN[2] DIBDI[3]:DINBDIN[3] DIBDI[4]:DINBDIN[4] DIBDI[5]:DINBDIN[5] DIBDI[6]:DINBDIN[6] DIBDI[7]:DINBDIN[7] DIBDI[8]:DINBDIN[8] DIBDI[9]:DINBDIN[9] DIPADIP[0]:DINPADINP[0] DIPADIP[1]:DINPADINP[1] DIPBDIP[0]:DINPBDINP[0] DIPBDIP[1]:DINPBDINP[1] DOADO[0]:DOUTADOUT[0] DOADO[10]:DOUTADOUT[10] DOADO[11]:DOUTADOUT[11] DOADO[12]:DOUTADOUT[12] DOADO[13]:DOUTADOUT[13] DOADO[14]:DOUTADOUT[14] DOADO[15]:DOUTADOUT[15] DOADO[1]:DOUTADOUT[1] DOADO[2]:DOUTADOUT[2] DOADO[3]:DOUTADOUT[3] DOADO[4]:DOUTADOUT[4] DOADO[5]:DOUTADOUT[5] DOADO[6]:DOUTADOUT[6] DOADO[7]:DOUTADOUT[7] DOADO[8]:DOUTADOUT[8] DOADO[9]:DOUTADOUT[9] DOBDO[0]:DOUTBDOUT[0] DOBDO[10]:DOUTBDOUT[10] DOBDO[11]:DOUTBDOUT[11] DOBDO[12]:DOUTBDOUT[12] DOBDO[13]:DOUTBDOUT[13] DOBDO[14]:DOUTBDOUT[14] DOBDO[15]:DOUTBDOUT[15] DOBDO[1]:DOUTBDOUT[1] DOBDO[2]:DOUTBDOUT[2] DOBDO[3]:DOUTBDOUT[3] DOBDO[4]:DOUTBDOUT[4] DOBDO[5]:DOUTBDOUT[5] DOBDO[6]:DOUTBDOUT[6] DOBDO[7]:DOUTBDOUT[7] DOBDO[8]:DOUTBDOUT[8] DOBDO[9]:DOUTBDOUT[9] DOPADOP[0]:DOUTPADOUTP[0] DOPADOP[1]:DOUTPADOUTP[1] DOPBDOP[0]:DOUTPBDOUTP[0] DOPBDOP[1]:DOUTPBDOUTP[1]";
  attribute box_type of \gen_ramb[3].ramb_inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \gen_ramb[3].ramb_inst_i_20\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \gen_ramb[3].ramb_inst_i_21\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \gen_ramb[3].ramb_inst_i_24\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gen_ramb[3].ramb_inst_i_25\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \gen_ramb[3].ramb_inst_i_26\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of large_incr_last_i_4 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \large_incr_mask[2]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \large_incr_mask[3]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \m_buf[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \m_buf[2]_i_1\ : label is "soft_lutpair46";
  attribute C_ADD_NGC_CONSTRAINT of m_cmd_fifo : label is 0;
  attribute C_APPLICATION_TYPE_AXIS of m_cmd_fifo : label is 0;
  attribute C_APPLICATION_TYPE_RACH of m_cmd_fifo : label is 0;
  attribute C_APPLICATION_TYPE_RDCH of m_cmd_fifo : label is 0;
  attribute C_APPLICATION_TYPE_WACH of m_cmd_fifo : label is 0;
  attribute C_APPLICATION_TYPE_WDCH of m_cmd_fifo : label is 0;
  attribute C_APPLICATION_TYPE_WRCH of m_cmd_fifo : label is 0;
  attribute C_AXIS_TDATA_WIDTH of m_cmd_fifo : label is 64;
  attribute C_AXIS_TDEST_WIDTH of m_cmd_fifo : label is 4;
  attribute C_AXIS_TID_WIDTH of m_cmd_fifo : label is 8;
  attribute C_AXIS_TKEEP_WIDTH of m_cmd_fifo : label is 4;
  attribute C_AXIS_TSTRB_WIDTH of m_cmd_fifo : label is 4;
  attribute C_AXIS_TUSER_WIDTH of m_cmd_fifo : label is 4;
  attribute C_AXIS_TYPE of m_cmd_fifo : label is 0;
  attribute C_AXI_ADDR_WIDTH of m_cmd_fifo : label is 32;
  attribute C_AXI_ARUSER_WIDTH of m_cmd_fifo : label is 1;
  attribute C_AXI_AWUSER_WIDTH of m_cmd_fifo : label is 1;
  attribute C_AXI_BUSER_WIDTH of m_cmd_fifo : label is 1;
  attribute C_AXI_DATA_WIDTH of m_cmd_fifo : label is 64;
  attribute C_AXI_ID_WIDTH of m_cmd_fifo : label is 4;
  attribute C_AXI_LEN_WIDTH of m_cmd_fifo : label is 8;
  attribute C_AXI_LOCK_WIDTH of m_cmd_fifo : label is 2;
  attribute C_AXI_RUSER_WIDTH of m_cmd_fifo : label is 1;
  attribute C_AXI_TYPE of m_cmd_fifo : label is 0;
  attribute C_AXI_WUSER_WIDTH of m_cmd_fifo : label is 1;
  attribute C_COMMON_CLOCK of m_cmd_fifo : label is 1;
  attribute C_COUNT_TYPE of m_cmd_fifo : label is 0;
  attribute C_DATA_COUNT_WIDTH of m_cmd_fifo : label is 5;
  attribute C_DEFAULT_VALUE of m_cmd_fifo : label is "BlankString";
  attribute C_DIN_WIDTH of m_cmd_fifo : label is 21;
  attribute C_DIN_WIDTH_AXIS of m_cmd_fifo : label is 1;
  attribute C_DIN_WIDTH_RACH of m_cmd_fifo : label is 32;
  attribute C_DIN_WIDTH_RDCH of m_cmd_fifo : label is 64;
  attribute C_DIN_WIDTH_WACH of m_cmd_fifo : label is 32;
  attribute C_DIN_WIDTH_WDCH of m_cmd_fifo : label is 64;
  attribute C_DIN_WIDTH_WRCH of m_cmd_fifo : label is 2;
  attribute C_DOUT_RST_VAL of m_cmd_fifo : label is "0";
  attribute C_DOUT_WIDTH of m_cmd_fifo : label is 21;
  attribute C_ENABLE_RLOCS of m_cmd_fifo : label is 0;
  attribute C_ENABLE_RST_SYNC of m_cmd_fifo : label is 1;
  attribute C_EN_SAFETY_CKT of m_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE of m_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS of m_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH of m_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH of m_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH of m_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH of m_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH of m_cmd_fifo : label is 0;
  attribute C_FAMILY of m_cmd_fifo : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL of m_cmd_fifo : label is 0;
  attribute C_HAS_ALMOST_EMPTY of m_cmd_fifo : label is 0;
  attribute C_HAS_ALMOST_FULL of m_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TDATA of m_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TDEST of m_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TID of m_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TKEEP of m_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TLAST of m_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TREADY of m_cmd_fifo : label is 1;
  attribute C_HAS_AXIS_TSTRB of m_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TUSER of m_cmd_fifo : label is 0;
  attribute C_HAS_AXI_ARUSER of m_cmd_fifo : label is 0;
  attribute C_HAS_AXI_AWUSER of m_cmd_fifo : label is 0;
  attribute C_HAS_AXI_BUSER of m_cmd_fifo : label is 0;
  attribute C_HAS_AXI_ID of m_cmd_fifo : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL of m_cmd_fifo : label is 0;
  attribute C_HAS_AXI_RUSER of m_cmd_fifo : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL of m_cmd_fifo : label is 0;
  attribute C_HAS_AXI_WUSER of m_cmd_fifo : label is 0;
  attribute C_HAS_BACKUP of m_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNT of m_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS of m_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH of m_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH of m_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH of m_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH of m_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH of m_cmd_fifo : label is 0;
  attribute C_HAS_INT_CLK of m_cmd_fifo : label is 0;
  attribute C_HAS_MASTER_CE of m_cmd_fifo : label is 0;
  attribute C_HAS_MEMINIT_FILE of m_cmd_fifo : label is 0;
  attribute C_HAS_OVERFLOW of m_cmd_fifo : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS of m_cmd_fifo : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH of m_cmd_fifo : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH of m_cmd_fifo : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH of m_cmd_fifo : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH of m_cmd_fifo : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH of m_cmd_fifo : label is 0;
  attribute C_HAS_RD_DATA_COUNT of m_cmd_fifo : label is 0;
  attribute C_HAS_RD_RST of m_cmd_fifo : label is 0;
  attribute C_HAS_RST of m_cmd_fifo : label is 0;
  attribute C_HAS_SLAVE_CE of m_cmd_fifo : label is 0;
  attribute C_HAS_SRST of m_cmd_fifo : label is 1;
  attribute C_HAS_UNDERFLOW of m_cmd_fifo : label is 0;
  attribute C_HAS_VALID of m_cmd_fifo : label is 0;
  attribute C_HAS_WR_ACK of m_cmd_fifo : label is 0;
  attribute C_HAS_WR_DATA_COUNT of m_cmd_fifo : label is 0;
  attribute C_HAS_WR_RST of m_cmd_fifo : label is 0;
  attribute C_IMPLEMENTATION_TYPE of m_cmd_fifo : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS of m_cmd_fifo : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH of m_cmd_fifo : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH of m_cmd_fifo : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH of m_cmd_fifo : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH of m_cmd_fifo : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH of m_cmd_fifo : label is 1;
  attribute C_INIT_WR_PNTR_VAL of m_cmd_fifo : label is 0;
  attribute C_INTERFACE_TYPE of m_cmd_fifo : label is 0;
  attribute C_MEMORY_TYPE of m_cmd_fifo : label is 2;
  attribute C_MIF_FILE_NAME of m_cmd_fifo : label is "BlankString";
  attribute C_MSGON_VAL of m_cmd_fifo : label is 1;
  attribute C_OPTIMIZATION_MODE of m_cmd_fifo : label is 0;
  attribute C_OVERFLOW_LOW of m_cmd_fifo : label is 0;
  attribute C_POWER_SAVING_MODE of m_cmd_fifo : label is 0;
  attribute C_PRELOAD_LATENCY of m_cmd_fifo : label is 0;
  attribute C_PRELOAD_REGS of m_cmd_fifo : label is 1;
  attribute C_PRIM_FIFO_TYPE of m_cmd_fifo : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS of m_cmd_fifo : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH of m_cmd_fifo : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH of m_cmd_fifo : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH of m_cmd_fifo : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH of m_cmd_fifo : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH of m_cmd_fifo : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of m_cmd_fifo : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of m_cmd_fifo : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of m_cmd_fifo : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of m_cmd_fifo : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of m_cmd_fifo : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of m_cmd_fifo : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of m_cmd_fifo : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of m_cmd_fifo : label is 5;
  attribute C_PROG_EMPTY_TYPE of m_cmd_fifo : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS of m_cmd_fifo : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH of m_cmd_fifo : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH of m_cmd_fifo : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH of m_cmd_fifo : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH of m_cmd_fifo : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH of m_cmd_fifo : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of m_cmd_fifo : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of m_cmd_fifo : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of m_cmd_fifo : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of m_cmd_fifo : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of m_cmd_fifo : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of m_cmd_fifo : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of m_cmd_fifo : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of m_cmd_fifo : label is 30;
  attribute C_PROG_FULL_TYPE of m_cmd_fifo : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS of m_cmd_fifo : label is 0;
  attribute C_PROG_FULL_TYPE_RACH of m_cmd_fifo : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH of m_cmd_fifo : label is 0;
  attribute C_PROG_FULL_TYPE_WACH of m_cmd_fifo : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH of m_cmd_fifo : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH of m_cmd_fifo : label is 0;
  attribute C_RACH_TYPE of m_cmd_fifo : label is 0;
  attribute C_RDCH_TYPE of m_cmd_fifo : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH of m_cmd_fifo : label is 5;
  attribute C_RD_DEPTH of m_cmd_fifo : label is 32;
  attribute C_RD_FREQ of m_cmd_fifo : label is 1;
  attribute C_RD_PNTR_WIDTH of m_cmd_fifo : label is 5;
  attribute C_REG_SLICE_MODE_AXIS of m_cmd_fifo : label is 0;
  attribute C_REG_SLICE_MODE_RACH of m_cmd_fifo : label is 0;
  attribute C_REG_SLICE_MODE_RDCH of m_cmd_fifo : label is 0;
  attribute C_REG_SLICE_MODE_WACH of m_cmd_fifo : label is 0;
  attribute C_REG_SLICE_MODE_WDCH of m_cmd_fifo : label is 0;
  attribute C_REG_SLICE_MODE_WRCH of m_cmd_fifo : label is 0;
  attribute C_SELECT_XPM of m_cmd_fifo : label is 0;
  attribute C_SYNCHRONIZER_STAGE of m_cmd_fifo : label is 3;
  attribute C_UNDERFLOW_LOW of m_cmd_fifo : label is 0;
  attribute C_USE_COMMON_OVERFLOW of m_cmd_fifo : label is 0;
  attribute C_USE_COMMON_UNDERFLOW of m_cmd_fifo : label is 0;
  attribute C_USE_DEFAULT_SETTINGS of m_cmd_fifo : label is 0;
  attribute C_USE_DOUT_RST of m_cmd_fifo : label is 0;
  attribute C_USE_ECC of m_cmd_fifo : label is 0;
  attribute C_USE_ECC_AXIS of m_cmd_fifo : label is 0;
  attribute C_USE_ECC_RACH of m_cmd_fifo : label is 0;
  attribute C_USE_ECC_RDCH of m_cmd_fifo : label is 0;
  attribute C_USE_ECC_WACH of m_cmd_fifo : label is 0;
  attribute C_USE_ECC_WDCH of m_cmd_fifo : label is 0;
  attribute C_USE_ECC_WRCH of m_cmd_fifo : label is 0;
  attribute C_USE_EMBEDDED_REG of m_cmd_fifo : label is 0;
  attribute C_USE_FIFO16_FLAGS of m_cmd_fifo : label is 0;
  attribute C_USE_FWFT_DATA_COUNT of m_cmd_fifo : label is 1;
  attribute C_USE_PIPELINE_REG of m_cmd_fifo : label is 0;
  attribute C_VALID_LOW of m_cmd_fifo : label is 0;
  attribute C_WACH_TYPE of m_cmd_fifo : label is 0;
  attribute C_WDCH_TYPE of m_cmd_fifo : label is 0;
  attribute C_WRCH_TYPE of m_cmd_fifo : label is 0;
  attribute C_WR_ACK_LOW of m_cmd_fifo : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH of m_cmd_fifo : label is 5;
  attribute C_WR_DEPTH of m_cmd_fifo : label is 32;
  attribute C_WR_DEPTH_AXIS of m_cmd_fifo : label is 1024;
  attribute C_WR_DEPTH_RACH of m_cmd_fifo : label is 16;
  attribute C_WR_DEPTH_RDCH of m_cmd_fifo : label is 1024;
  attribute C_WR_DEPTH_WACH of m_cmd_fifo : label is 16;
  attribute C_WR_DEPTH_WDCH of m_cmd_fifo : label is 1024;
  attribute C_WR_DEPTH_WRCH of m_cmd_fifo : label is 16;
  attribute C_WR_FREQ of m_cmd_fifo : label is 1;
  attribute C_WR_PNTR_WIDTH of m_cmd_fifo : label is 5;
  attribute C_WR_PNTR_WIDTH_AXIS of m_cmd_fifo : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH of m_cmd_fifo : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH of m_cmd_fifo : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH of m_cmd_fifo : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH of m_cmd_fifo : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH of m_cmd_fifo : label is 4;
  attribute C_WR_RESPONSE_LATENCY of m_cmd_fifo : label is 1;
  attribute SOFT_HLUTNM of \m_raddr[1]_i_3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \m_raddr[6]_i_4\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \m_raddr[6]_i_6\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \m_raddr[7]_i_5\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \m_raddr[9]_i_3\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of m_rresp_fifo_stall_i_1 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \m_wrap_addr[1]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \m_wrap_addr[3]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \m_wrap_cnt[1]_i_3\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \m_wrap_cnt[2]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \m_wrap_cnt[3]_i_3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \s_buf[1]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \s_buf[2]_i_1\ : label is "soft_lutpair45";
  attribute C_ADD_NGC_CONSTRAINT of s_cmd_fifo : label is 0;
  attribute C_APPLICATION_TYPE_AXIS of s_cmd_fifo : label is 0;
  attribute C_APPLICATION_TYPE_RACH of s_cmd_fifo : label is 0;
  attribute C_APPLICATION_TYPE_RDCH of s_cmd_fifo : label is 0;
  attribute C_APPLICATION_TYPE_WACH of s_cmd_fifo : label is 0;
  attribute C_APPLICATION_TYPE_WDCH of s_cmd_fifo : label is 0;
  attribute C_APPLICATION_TYPE_WRCH of s_cmd_fifo : label is 0;
  attribute C_AXIS_TDATA_WIDTH of s_cmd_fifo : label is 64;
  attribute C_AXIS_TDEST_WIDTH of s_cmd_fifo : label is 4;
  attribute C_AXIS_TID_WIDTH of s_cmd_fifo : label is 8;
  attribute C_AXIS_TKEEP_WIDTH of s_cmd_fifo : label is 4;
  attribute C_AXIS_TSTRB_WIDTH of s_cmd_fifo : label is 4;
  attribute C_AXIS_TUSER_WIDTH of s_cmd_fifo : label is 4;
  attribute C_AXIS_TYPE of s_cmd_fifo : label is 0;
  attribute C_AXI_ADDR_WIDTH of s_cmd_fifo : label is 32;
  attribute C_AXI_ARUSER_WIDTH of s_cmd_fifo : label is 1;
  attribute C_AXI_AWUSER_WIDTH of s_cmd_fifo : label is 1;
  attribute C_AXI_BUSER_WIDTH of s_cmd_fifo : label is 1;
  attribute C_AXI_DATA_WIDTH of s_cmd_fifo : label is 64;
  attribute C_AXI_ID_WIDTH of s_cmd_fifo : label is 4;
  attribute C_AXI_LEN_WIDTH of s_cmd_fifo : label is 8;
  attribute C_AXI_LOCK_WIDTH of s_cmd_fifo : label is 2;
  attribute C_AXI_RUSER_WIDTH of s_cmd_fifo : label is 1;
  attribute C_AXI_TYPE of s_cmd_fifo : label is 0;
  attribute C_AXI_WUSER_WIDTH of s_cmd_fifo : label is 1;
  attribute C_COMMON_CLOCK of s_cmd_fifo : label is 1;
  attribute C_COUNT_TYPE of s_cmd_fifo : label is 0;
  attribute C_DATA_COUNT_WIDTH of s_cmd_fifo : label is 5;
  attribute C_DEFAULT_VALUE of s_cmd_fifo : label is "BlankString";
  attribute C_DIN_WIDTH of s_cmd_fifo : label is 29;
  attribute C_DIN_WIDTH_AXIS of s_cmd_fifo : label is 1;
  attribute C_DIN_WIDTH_RACH of s_cmd_fifo : label is 32;
  attribute C_DIN_WIDTH_RDCH of s_cmd_fifo : label is 64;
  attribute C_DIN_WIDTH_WACH of s_cmd_fifo : label is 32;
  attribute C_DIN_WIDTH_WDCH of s_cmd_fifo : label is 64;
  attribute C_DIN_WIDTH_WRCH of s_cmd_fifo : label is 2;
  attribute C_DOUT_RST_VAL of s_cmd_fifo : label is "0";
  attribute C_DOUT_WIDTH of s_cmd_fifo : label is 29;
  attribute C_ENABLE_RLOCS of s_cmd_fifo : label is 0;
  attribute C_ENABLE_RST_SYNC of s_cmd_fifo : label is 1;
  attribute C_EN_SAFETY_CKT of s_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE of s_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS of s_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH of s_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH of s_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH of s_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH of s_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH of s_cmd_fifo : label is 0;
  attribute C_FAMILY of s_cmd_fifo : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL of s_cmd_fifo : label is 0;
  attribute C_HAS_ALMOST_EMPTY of s_cmd_fifo : label is 0;
  attribute C_HAS_ALMOST_FULL of s_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TDATA of s_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TDEST of s_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TID of s_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TKEEP of s_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TLAST of s_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TREADY of s_cmd_fifo : label is 1;
  attribute C_HAS_AXIS_TSTRB of s_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TUSER of s_cmd_fifo : label is 0;
  attribute C_HAS_AXI_ARUSER of s_cmd_fifo : label is 0;
  attribute C_HAS_AXI_AWUSER of s_cmd_fifo : label is 0;
  attribute C_HAS_AXI_BUSER of s_cmd_fifo : label is 0;
  attribute C_HAS_AXI_ID of s_cmd_fifo : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL of s_cmd_fifo : label is 0;
  attribute C_HAS_AXI_RUSER of s_cmd_fifo : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL of s_cmd_fifo : label is 0;
  attribute C_HAS_AXI_WUSER of s_cmd_fifo : label is 0;
  attribute C_HAS_BACKUP of s_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNT of s_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS of s_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH of s_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH of s_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH of s_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH of s_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH of s_cmd_fifo : label is 0;
  attribute C_HAS_INT_CLK of s_cmd_fifo : label is 0;
  attribute C_HAS_MASTER_CE of s_cmd_fifo : label is 0;
  attribute C_HAS_MEMINIT_FILE of s_cmd_fifo : label is 0;
  attribute C_HAS_OVERFLOW of s_cmd_fifo : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS of s_cmd_fifo : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH of s_cmd_fifo : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH of s_cmd_fifo : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH of s_cmd_fifo : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH of s_cmd_fifo : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH of s_cmd_fifo : label is 0;
  attribute C_HAS_RD_DATA_COUNT of s_cmd_fifo : label is 0;
  attribute C_HAS_RD_RST of s_cmd_fifo : label is 0;
  attribute C_HAS_RST of s_cmd_fifo : label is 0;
  attribute C_HAS_SLAVE_CE of s_cmd_fifo : label is 0;
  attribute C_HAS_SRST of s_cmd_fifo : label is 1;
  attribute C_HAS_UNDERFLOW of s_cmd_fifo : label is 0;
  attribute C_HAS_VALID of s_cmd_fifo : label is 0;
  attribute C_HAS_WR_ACK of s_cmd_fifo : label is 0;
  attribute C_HAS_WR_DATA_COUNT of s_cmd_fifo : label is 0;
  attribute C_HAS_WR_RST of s_cmd_fifo : label is 0;
  attribute C_IMPLEMENTATION_TYPE of s_cmd_fifo : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS of s_cmd_fifo : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH of s_cmd_fifo : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH of s_cmd_fifo : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH of s_cmd_fifo : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH of s_cmd_fifo : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH of s_cmd_fifo : label is 1;
  attribute C_INIT_WR_PNTR_VAL of s_cmd_fifo : label is 0;
  attribute C_INTERFACE_TYPE of s_cmd_fifo : label is 0;
  attribute C_MEMORY_TYPE of s_cmd_fifo : label is 2;
  attribute C_MIF_FILE_NAME of s_cmd_fifo : label is "BlankString";
  attribute C_MSGON_VAL of s_cmd_fifo : label is 1;
  attribute C_OPTIMIZATION_MODE of s_cmd_fifo : label is 0;
  attribute C_OVERFLOW_LOW of s_cmd_fifo : label is 0;
  attribute C_POWER_SAVING_MODE of s_cmd_fifo : label is 0;
  attribute C_PRELOAD_LATENCY of s_cmd_fifo : label is 0;
  attribute C_PRELOAD_REGS of s_cmd_fifo : label is 1;
  attribute C_PRIM_FIFO_TYPE of s_cmd_fifo : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS of s_cmd_fifo : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH of s_cmd_fifo : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH of s_cmd_fifo : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH of s_cmd_fifo : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH of s_cmd_fifo : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH of s_cmd_fifo : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of s_cmd_fifo : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of s_cmd_fifo : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of s_cmd_fifo : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of s_cmd_fifo : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of s_cmd_fifo : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of s_cmd_fifo : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of s_cmd_fifo : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of s_cmd_fifo : label is 5;
  attribute C_PROG_EMPTY_TYPE of s_cmd_fifo : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS of s_cmd_fifo : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH of s_cmd_fifo : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH of s_cmd_fifo : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH of s_cmd_fifo : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH of s_cmd_fifo : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH of s_cmd_fifo : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of s_cmd_fifo : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of s_cmd_fifo : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of s_cmd_fifo : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of s_cmd_fifo : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of s_cmd_fifo : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of s_cmd_fifo : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of s_cmd_fifo : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of s_cmd_fifo : label is 30;
  attribute C_PROG_FULL_TYPE of s_cmd_fifo : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS of s_cmd_fifo : label is 0;
  attribute C_PROG_FULL_TYPE_RACH of s_cmd_fifo : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH of s_cmd_fifo : label is 0;
  attribute C_PROG_FULL_TYPE_WACH of s_cmd_fifo : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH of s_cmd_fifo : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH of s_cmd_fifo : label is 0;
  attribute C_RACH_TYPE of s_cmd_fifo : label is 0;
  attribute C_RDCH_TYPE of s_cmd_fifo : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH of s_cmd_fifo : label is 5;
  attribute C_RD_DEPTH of s_cmd_fifo : label is 32;
  attribute C_RD_FREQ of s_cmd_fifo : label is 1;
  attribute C_RD_PNTR_WIDTH of s_cmd_fifo : label is 5;
  attribute C_REG_SLICE_MODE_AXIS of s_cmd_fifo : label is 0;
  attribute C_REG_SLICE_MODE_RACH of s_cmd_fifo : label is 0;
  attribute C_REG_SLICE_MODE_RDCH of s_cmd_fifo : label is 0;
  attribute C_REG_SLICE_MODE_WACH of s_cmd_fifo : label is 0;
  attribute C_REG_SLICE_MODE_WDCH of s_cmd_fifo : label is 0;
  attribute C_REG_SLICE_MODE_WRCH of s_cmd_fifo : label is 0;
  attribute C_SELECT_XPM of s_cmd_fifo : label is 0;
  attribute C_SYNCHRONIZER_STAGE of s_cmd_fifo : label is 3;
  attribute C_UNDERFLOW_LOW of s_cmd_fifo : label is 0;
  attribute C_USE_COMMON_OVERFLOW of s_cmd_fifo : label is 0;
  attribute C_USE_COMMON_UNDERFLOW of s_cmd_fifo : label is 0;
  attribute C_USE_DEFAULT_SETTINGS of s_cmd_fifo : label is 0;
  attribute C_USE_DOUT_RST of s_cmd_fifo : label is 0;
  attribute C_USE_ECC of s_cmd_fifo : label is 0;
  attribute C_USE_ECC_AXIS of s_cmd_fifo : label is 0;
  attribute C_USE_ECC_RACH of s_cmd_fifo : label is 0;
  attribute C_USE_ECC_RDCH of s_cmd_fifo : label is 0;
  attribute C_USE_ECC_WACH of s_cmd_fifo : label is 0;
  attribute C_USE_ECC_WDCH of s_cmd_fifo : label is 0;
  attribute C_USE_ECC_WRCH of s_cmd_fifo : label is 0;
  attribute C_USE_EMBEDDED_REG of s_cmd_fifo : label is 0;
  attribute C_USE_FIFO16_FLAGS of s_cmd_fifo : label is 0;
  attribute C_USE_FWFT_DATA_COUNT of s_cmd_fifo : label is 1;
  attribute C_USE_PIPELINE_REG of s_cmd_fifo : label is 0;
  attribute C_VALID_LOW of s_cmd_fifo : label is 0;
  attribute C_WACH_TYPE of s_cmd_fifo : label is 0;
  attribute C_WDCH_TYPE of s_cmd_fifo : label is 0;
  attribute C_WRCH_TYPE of s_cmd_fifo : label is 0;
  attribute C_WR_ACK_LOW of s_cmd_fifo : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH of s_cmd_fifo : label is 5;
  attribute C_WR_DEPTH of s_cmd_fifo : label is 32;
  attribute C_WR_DEPTH_AXIS of s_cmd_fifo : label is 1024;
  attribute C_WR_DEPTH_RACH of s_cmd_fifo : label is 16;
  attribute C_WR_DEPTH_RDCH of s_cmd_fifo : label is 1024;
  attribute C_WR_DEPTH_WACH of s_cmd_fifo : label is 16;
  attribute C_WR_DEPTH_WDCH of s_cmd_fifo : label is 1024;
  attribute C_WR_DEPTH_WRCH of s_cmd_fifo : label is 16;
  attribute C_WR_FREQ of s_cmd_fifo : label is 1;
  attribute C_WR_PNTR_WIDTH of s_cmd_fifo : label is 5;
  attribute C_WR_PNTR_WIDTH_AXIS of s_cmd_fifo : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH of s_cmd_fifo : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH of s_cmd_fifo : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH of s_cmd_fifo : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH of s_cmd_fifo : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH of s_cmd_fifo : label is 4;
  attribute C_WR_RESPONSE_LATENCY of s_cmd_fifo : label is 1;
  attribute SOFT_HLUTNM of \s_conv_len[0]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \s_conv_len[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \s_id_d2[0]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \s_raddr[4]_i_3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \s_raddr[5]_i_3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \s_raddr[7]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \s_raddr[8]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \s_raddr[9]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \s_raddr[9]_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \s_rcnt[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \s_rcnt[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \s_rcnt[2]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \s_rcnt[4]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of s_rresp_fifo_stall_i_2 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \s_rresp_reg[0]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \s_rresp_reg[1]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of s_rvalid_i_3 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \s_wrap_cnt[0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \s_wrap_cnt[1]_i_1\ : label is "soft_lutpair34";
begin
  M_AXI_RREADY_i_reg_0 <= \^m_axi_rready_i_reg_0\;
  din(12 downto 0) <= \^din\(12 downto 0);
  m_axi_araddr(63 downto 0) <= \^m_axi_araddr\(63 downto 0);
  m_axi_arvalid <= \^m_axi_arvalid\;
  s_axi_rid(0) <= \^s_axi_rid\(0);
  s_cmd_push <= \^s_cmd_push\;
  s_rvalid_d2_reg_0 <= \^s_rvalid_d2_reg_0\;
M_AXI_ARVALID_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F04040"
    )
        port map (
      I0 => m_cmd_full,
      I1 => ar_fifo_valid,
      I2 => \out\,
      I3 => m_axi_arready,
      I4 => \^m_axi_arvalid\,
      O => M_AXI_ARVALID_i_i_1_n_0
    );
M_AXI_ARVALID_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_rlast_reg_0,
      CE => '1',
      D => M_AXI_ARVALID_i_i_1_n_0,
      Q => \^m_axi_arvalid\,
      R => '0'
    );
M_AXI_RREADY_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"557755FF00F300F3"
    )
        port map (
      I0 => m_axi_rvalid,
      I1 => m_cmd_empty,
      I2 => m_cmd_valid_reg_n_0,
      I3 => rresp_fifo_full,
      I4 => m_axi_rlast,
      I5 => \^m_axi_rready_i_reg_0\,
      O => M_AXI_RREADY_i_i_1_n_0
    );
M_AXI_RREADY_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_rlast_reg_0,
      CE => '1',
      D => M_AXI_RREADY_i_i_1_n_0,
      Q => \^m_axi_rready_i_reg_0\,
      R => \s_rcnt_reg[0]_0\
    );
S_AXI_ARREADY_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => S_AXI_ARREADY_i_i_2_n_0,
      I1 => \out\,
      I2 => \^s_cmd_push\,
      O => S_AXI_ARREADY_i_i_1_n_0
    );
S_AXI_ARREADY_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04444444"
    )
        port map (
      I0 => s_cmd_full,
      I1 => ar_fifo_ready,
      I2 => buf_cnt(0),
      I3 => buf_cnt(1),
      I4 => buf_cnt(2),
      I5 => \USE_READ.m_axi_arready_i\,
      O => S_AXI_ARREADY_i_i_2_n_0
    );
S_AXI_ARREADY_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_rlast_reg_0,
      CE => '1',
      D => S_AXI_ARREADY_i_i_1_n_0,
      Q => \USE_READ.m_axi_arready_i\,
      R => '0'
    );
\buf_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => buf_cnt(0),
      O => \buf_cnt[0]_i_1__0_n_0\
    );
\buf_cnt[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^s_cmd_push\,
      I1 => s_buf,
      I2 => buf_cnt(0),
      I3 => buf_cnt(1),
      O => \buf_cnt[1]_i_1__0_n_0\
    );
\buf_cnt[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFFE00"
    )
        port map (
      I0 => buf_cnt(1),
      I1 => buf_cnt(0),
      I2 => buf_cnt(2),
      I3 => s_buf,
      I4 => \^s_cmd_push\,
      O => \buf_cnt[2]_i_1__0_n_0\
    );
\buf_cnt[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9A96AA9"
    )
        port map (
      I0 => buf_cnt(2),
      I1 => buf_cnt(0),
      I2 => buf_cnt(1),
      I3 => \^s_cmd_push\,
      I4 => s_buf,
      O => \buf_cnt[2]_i_2__0_n_0\
    );
\buf_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => \buf_cnt[2]_i_1__0_n_0\,
      D => \buf_cnt[0]_i_1__0_n_0\,
      Q => buf_cnt(0),
      R => \s_rcnt_reg[0]_0\
    );
\buf_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => \buf_cnt[2]_i_1__0_n_0\,
      D => \buf_cnt[1]_i_1__0_n_0\,
      Q => buf_cnt(1),
      R => \s_rcnt_reg[0]_0\
    );
\buf_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => \buf_cnt[2]_i_1__0_n_0\,
      D => \buf_cnt[2]_i_2__0_n_0\,
      Q => buf_cnt(2),
      R => \s_rcnt_reg[0]_0\
    );
\cmd_push_block_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \USE_READ.m_axi_arready_i\,
      I1 => sr_arvalid,
      I2 => cmd_push_block_reg,
      O => cmd_push_block0
    );
dw_fifogen_ar: entity work.\design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized0\
     port map (
      almost_empty => NLW_dw_fifogen_ar_almost_empty_UNCONNECTED,
      almost_full => NLW_dw_fifogen_ar_almost_full_UNCONNECTED,
      axi_ar_data_count(5 downto 0) => NLW_dw_fifogen_ar_axi_ar_data_count_UNCONNECTED(5 downto 0),
      axi_ar_dbiterr => NLW_dw_fifogen_ar_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_dw_fifogen_ar_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_dw_fifogen_ar_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(4 downto 0) => B"00000",
      axi_ar_prog_full => NLW_dw_fifogen_ar_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(4 downto 0) => B"00000",
      axi_ar_rd_data_count(5 downto 0) => NLW_dw_fifogen_ar_axi_ar_rd_data_count_UNCONNECTED(5 downto 0),
      axi_ar_sbiterr => NLW_dw_fifogen_ar_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_dw_fifogen_ar_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(5 downto 0) => NLW_dw_fifogen_ar_axi_ar_wr_data_count_UNCONNECTED(5 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_dw_fifogen_ar_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_dw_fifogen_ar_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_dw_fifogen_ar_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_dw_fifogen_ar_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_dw_fifogen_ar_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_dw_fifogen_ar_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_dw_fifogen_ar_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_dw_fifogen_ar_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_dw_fifogen_ar_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_dw_fifogen_ar_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_dw_fifogen_ar_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_dw_fifogen_ar_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_dw_fifogen_ar_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_dw_fifogen_ar_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_dw_fifogen_ar_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_dw_fifogen_ar_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_dw_fifogen_ar_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_dw_fifogen_ar_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_dw_fifogen_ar_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_dw_fifogen_ar_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_dw_fifogen_ar_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_dw_fifogen_ar_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_dw_fifogen_ar_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_dw_fifogen_ar_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_dw_fifogen_ar_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_dw_fifogen_ar_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_dw_fifogen_ar_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_dw_fifogen_ar_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_dw_fifogen_ar_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_dw_fifogen_ar_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_dw_fifogen_ar_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_dw_fifogen_ar_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_dw_fifogen_ar_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_dw_fifogen_ar_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_dw_fifogen_ar_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_dw_fifogen_ar_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_dw_fifogen_ar_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_dw_fifogen_ar_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_dw_fifogen_ar_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_dw_fifogen_ar_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_dw_fifogen_ar_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_dw_fifogen_ar_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_dw_fifogen_ar_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_dw_fifogen_ar_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_dw_fifogen_ar_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(9 downto 0) => NLW_dw_fifogen_ar_data_count_UNCONNECTED(9 downto 0),
      dbiterr => NLW_dw_fifogen_ar_dbiterr_UNCONNECTED,
      din(17 downto 0) => B"000000000000000000",
      dout(17 downto 0) => NLW_dw_fifogen_ar_dout_UNCONNECTED(17 downto 0),
      empty => NLW_dw_fifogen_ar_empty_UNCONNECTED,
      full => NLW_dw_fifogen_ar_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(63 downto 0) => \^m_axi_araddr\(63 downto 0),
      m_axi_arburst(1 downto 0) => \^din\(1 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_arid(0) => NLW_dw_fifogen_ar_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => \^din\(12 downto 5),
      m_axi_arlock(0) => m_axi_arlock(0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => m_axi_arqos(3 downto 0),
      m_axi_arready => ar_pop,
      m_axi_arregion(3 downto 0) => m_axi_arregion(3 downto 0),
      m_axi_arsize(2 downto 0) => \^din\(4 downto 2),
      m_axi_aruser(0) => NLW_dw_fifogen_ar_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => ar_fifo_valid,
      m_axi_awaddr(63 downto 0) => NLW_dw_fifogen_ar_m_axi_awaddr_UNCONNECTED(63 downto 0),
      m_axi_awburst(1 downto 0) => NLW_dw_fifogen_ar_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_dw_fifogen_ar_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_dw_fifogen_ar_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_dw_fifogen_ar_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_dw_fifogen_ar_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_dw_fifogen_ar_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_dw_fifogen_ar_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_dw_fifogen_ar_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_dw_fifogen_ar_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_dw_fifogen_ar_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_dw_fifogen_ar_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_dw_fifogen_ar_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(31 downto 0) => B"00000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_dw_fifogen_ar_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(31 downto 0) => NLW_dw_fifogen_ar_m_axi_wdata_UNCONNECTED(31 downto 0),
      m_axi_wid(0) => NLW_dw_fifogen_ar_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_dw_fifogen_ar_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(3 downto 0) => NLW_dw_fifogen_ar_m_axi_wstrb_UNCONNECTED(3 downto 0),
      m_axi_wuser(0) => NLW_dw_fifogen_ar_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_dw_fifogen_ar_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_dw_fifogen_ar_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_dw_fifogen_ar_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_dw_fifogen_ar_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_dw_fifogen_ar_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_dw_fifogen_ar_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_dw_fifogen_ar_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_dw_fifogen_ar_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_dw_fifogen_ar_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_dw_fifogen_ar_overflow_UNCONNECTED,
      prog_empty => NLW_dw_fifogen_ar_prog_empty_UNCONNECTED,
      prog_empty_thresh(9 downto 0) => B"0000000000",
      prog_empty_thresh_assert(9 downto 0) => B"0000000000",
      prog_empty_thresh_negate(9 downto 0) => B"0000000000",
      prog_full => NLW_dw_fifogen_ar_prog_full_UNCONNECTED,
      prog_full_thresh(9 downto 0) => B"0000000000",
      prog_full_thresh_assert(9 downto 0) => B"0000000000",
      prog_full_thresh_negate(9 downto 0) => B"0000000000",
      rd_clk => '0',
      rd_data_count(9 downto 0) => NLW_dw_fifogen_ar_rd_data_count_UNCONNECTED(9 downto 0),
      rd_en => '0',
      rd_rst => '0',
      rd_rst_busy => NLW_dw_fifogen_ar_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => s_rlast_reg_0,
      s_aclk_en => '0',
      s_aresetn => \out\,
      s_axi_araddr(63 downto 4) => Q(63 downto 4),
      s_axi_araddr(3 downto 0) => s_axi_araddr(3 downto 0),
      s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0),
      s_axi_arcache(3 downto 0) => Q(75 downto 72),
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arlock(0) => Q(84),
      s_axi_arprot(2 downto 0) => Q(66 downto 64),
      s_axi_arqos(3 downto 0) => Q(88 downto 85),
      s_axi_arready => ar_fifo_ready,
      s_axi_arregion(3 downto 0) => Q(92 downto 89),
      s_axi_arsize(2 downto 0) => s_axi_arsize(2 downto 0),
      s_axi_aruser(0) => '0',
      s_axi_arvalid => \^s_cmd_push\,
      s_axi_awaddr(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_dw_fifogen_ar_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_dw_fifogen_ar_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_dw_fifogen_ar_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_dw_fifogen_ar_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_dw_fifogen_ar_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(31 downto 0) => NLW_dw_fifogen_ar_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_rid(0) => NLW_dw_fifogen_ar_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_dw_fifogen_ar_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_dw_fifogen_ar_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_dw_fifogen_ar_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_dw_fifogen_ar_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_dw_fifogen_ar_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_dw_fifogen_ar_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_dw_fifogen_ar_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_dw_fifogen_ar_underflow_UNCONNECTED,
      valid => NLW_dw_fifogen_ar_valid_UNCONNECTED,
      wr_ack => NLW_dw_fifogen_ar_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(9 downto 0) => NLW_dw_fifogen_ar_wr_data_count_UNCONNECTED(9 downto 0),
      wr_en => '0',
      wr_rst => '0',
      wr_rst_busy => NLW_dw_fifogen_ar_wr_rst_busy_UNCONNECTED
    );
dw_fifogen_ar_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \USE_READ.m_axi_arready_i\,
      I1 => sr_arvalid,
      I2 => cmd_push_block_reg,
      O => \^s_cmd_push\
    );
dw_fifogen_ar_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_arvalid\,
      I1 => m_axi_arready,
      O => ar_pop
    );
dw_fifogen_rresp: entity work.\design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized3\
     port map (
      almost_empty => NLW_dw_fifogen_rresp_almost_empty_UNCONNECTED,
      almost_full => NLW_dw_fifogen_rresp_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_dw_fifogen_rresp_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_dw_fifogen_rresp_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_dw_fifogen_rresp_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_dw_fifogen_rresp_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_dw_fifogen_rresp_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_dw_fifogen_rresp_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_dw_fifogen_rresp_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_dw_fifogen_rresp_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_dw_fifogen_rresp_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_dw_fifogen_rresp_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_dw_fifogen_rresp_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_dw_fifogen_rresp_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_dw_fifogen_rresp_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_dw_fifogen_rresp_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_dw_fifogen_rresp_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_dw_fifogen_rresp_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_dw_fifogen_rresp_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_dw_fifogen_rresp_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_dw_fifogen_rresp_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_dw_fifogen_rresp_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_dw_fifogen_rresp_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_dw_fifogen_rresp_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_dw_fifogen_rresp_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_dw_fifogen_rresp_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_dw_fifogen_rresp_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_dw_fifogen_rresp_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_dw_fifogen_rresp_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_dw_fifogen_rresp_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_dw_fifogen_rresp_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_dw_fifogen_rresp_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_dw_fifogen_rresp_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_dw_fifogen_rresp_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_dw_fifogen_rresp_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_dw_fifogen_rresp_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_dw_fifogen_rresp_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_dw_fifogen_rresp_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_dw_fifogen_rresp_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_dw_fifogen_rresp_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_dw_fifogen_rresp_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_dw_fifogen_rresp_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_dw_fifogen_rresp_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_dw_fifogen_rresp_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_dw_fifogen_rresp_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_dw_fifogen_rresp_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_dw_fifogen_rresp_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_dw_fifogen_rresp_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_dw_fifogen_rresp_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_dw_fifogen_rresp_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_dw_fifogen_rresp_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_dw_fifogen_rresp_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_dw_fifogen_rresp_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_dw_fifogen_rresp_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_dw_fifogen_rresp_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_dw_fifogen_rresp_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => s_rlast_reg_0,
      data_count(8 downto 0) => NLW_dw_fifogen_rresp_data_count_UNCONNECTED(8 downto 0),
      dbiterr => NLW_dw_fifogen_rresp_dbiterr_UNCONNECTED,
      din(3 downto 2) => B"00",
      din(1 downto 0) => m_rresp_i(1 downto 0),
      dout(3 downto 2) => NLW_dw_fifogen_rresp_dout_UNCONNECTED(3 downto 2),
      dout(1 downto 0) => s_rresp_i(1 downto 0),
      empty => rresp_fifo_empty,
      full => rresp_fifo_full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_dw_fifogen_rresp_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_dw_fifogen_rresp_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_dw_fifogen_rresp_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(3 downto 0) => NLW_dw_fifogen_rresp_m_axi_arid_UNCONNECTED(3 downto 0),
      m_axi_arlen(7 downto 0) => NLW_dw_fifogen_rresp_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(1 downto 0) => NLW_dw_fifogen_rresp_m_axi_arlock_UNCONNECTED(1 downto 0),
      m_axi_arprot(2 downto 0) => NLW_dw_fifogen_rresp_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_dw_fifogen_rresp_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_dw_fifogen_rresp_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_dw_fifogen_rresp_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_dw_fifogen_rresp_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_dw_fifogen_rresp_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_dw_fifogen_rresp_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_dw_fifogen_rresp_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_dw_fifogen_rresp_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(3 downto 0) => NLW_dw_fifogen_rresp_m_axi_awid_UNCONNECTED(3 downto 0),
      m_axi_awlen(7 downto 0) => NLW_dw_fifogen_rresp_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(1 downto 0) => NLW_dw_fifogen_rresp_m_axi_awlock_UNCONNECTED(1 downto 0),
      m_axi_awprot(2 downto 0) => NLW_dw_fifogen_rresp_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_dw_fifogen_rresp_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_dw_fifogen_rresp_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_dw_fifogen_rresp_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_dw_fifogen_rresp_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_dw_fifogen_rresp_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(3 downto 0) => B"0000",
      m_axi_bready => NLW_dw_fifogen_rresp_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(3 downto 0) => B"0000",
      m_axi_rlast => '0',
      m_axi_rready => NLW_dw_fifogen_rresp_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_dw_fifogen_rresp_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(3 downto 0) => NLW_dw_fifogen_rresp_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => NLW_dw_fifogen_rresp_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_dw_fifogen_rresp_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_dw_fifogen_rresp_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_dw_fifogen_rresp_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_dw_fifogen_rresp_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_dw_fifogen_rresp_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_dw_fifogen_rresp_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_dw_fifogen_rresp_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_dw_fifogen_rresp_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_dw_fifogen_rresp_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_dw_fifogen_rresp_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_dw_fifogen_rresp_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_dw_fifogen_rresp_overflow_UNCONNECTED,
      prog_empty => NLW_dw_fifogen_rresp_prog_empty_UNCONNECTED,
      prog_empty_thresh(8 downto 0) => B"000000000",
      prog_empty_thresh_assert(8 downto 0) => B"000000000",
      prog_empty_thresh_negate(8 downto 0) => B"000000000",
      prog_full => NLW_dw_fifogen_rresp_prog_full_UNCONNECTED,
      prog_full_thresh(8 downto 0) => B"000000000",
      prog_full_thresh_assert(8 downto 0) => B"000000000",
      prog_full_thresh_negate(8 downto 0) => B"000000000",
      rd_clk => '0',
      rd_data_count(8 downto 0) => NLW_dw_fifogen_rresp_rd_data_count_UNCONNECTED(8 downto 0),
      rd_en => dw_fifogen_rresp_i_4_n_0,
      rd_rst => '0',
      rd_rst_busy => NLW_dw_fifogen_rresp_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(1 downto 0) => B"00",
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_dw_fifogen_rresp_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_dw_fifogen_rresp_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_dw_fifogen_rresp_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_dw_fifogen_rresp_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_dw_fifogen_rresp_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_dw_fifogen_rresp_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_dw_fifogen_rresp_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_dw_fifogen_rresp_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_dw_fifogen_rresp_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_dw_fifogen_rresp_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_dw_fifogen_rresp_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_dw_fifogen_rresp_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_dw_fifogen_rresp_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_dw_fifogen_rresp_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_dw_fifogen_rresp_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => reset_r,
      underflow => NLW_dw_fifogen_rresp_underflow_UNCONNECTED,
      valid => NLW_dw_fifogen_rresp_valid_UNCONNECTED,
      wr_ack => NLW_dw_fifogen_rresp_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(8 downto 0) => NLW_dw_fifogen_rresp_wr_data_count_UNCONNECTED(8 downto 0),
      wr_en => dw_fifogen_rresp_i_3_n_0,
      wr_rst => '0',
      wr_rst_busy => NLW_dw_fifogen_rresp_wr_rst_busy_UNCONNECTED
    );
dw_fifogen_rresp_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \m_rresp_reg_reg_n_0_[1]\,
      I1 => m_rresp_fifo_stall,
      I2 => m_axi_rresp(1),
      O => m_rresp_i(1)
    );
dw_fifogen_rresp_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \m_rresp_reg_reg_n_0_[0]\,
      I1 => m_rresp_fifo_stall,
      I2 => m_axi_rresp(0),
      O => m_rresp_i(0)
    );
dw_fifogen_rresp_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => rresp_fifo_full,
      I1 => \^m_axi_rready_i_reg_0\,
      I2 => m_axi_rvalid,
      I3 => m_rresp_fifo_stall,
      O => dw_fifogen_rresp_i_3_n_0
    );
dw_fifogen_rresp_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dw_fifogen_rresp_i_5_n_0,
      O => dw_fifogen_rresp_i_4_n_0
    );
dw_fifogen_rresp_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_buf,
      I1 => \s_conv_len[3]_i_2_n_0\,
      O => dw_fifogen_rresp_i_5_n_0
    );
first_rvalid_d1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => \^s_rvalid_d2_reg_0\,
      I1 => s_axi_rready,
      I2 => s_rvalid_reg_n_0,
      I3 => first_rvalid_d1,
      O => first_rvalid_d1_i_1_n_0
    );
first_rvalid_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => '1',
      D => first_rvalid_d1_i_1_n_0,
      Q => first_rvalid_d1,
      R => \s_rcnt_reg[0]_0\
    );
\gen_no_clk_conv.reset_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => '1',
      D => \s_rcnt_reg[0]_0\,
      Q => reset_r,
      R => '0'
    );
\gen_ramb[0].ramb_inst\: unisim.vcomponents.RAMB18E2
    generic map(
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => \s_buf_reg_n_0_[2]\,
      ADDRARDADDR(12) => \s_buf_reg_n_0_[1]\,
      ADDRARDADDR(11) => \s_buf_reg_n_0_[0]\,
      ADDRARDADDR(10) => \gen_ramb[3].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[3].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[3].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[3].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[3].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[3].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => \s_raddr_reg_n_0_[3]\,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[2]\,
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => \NLW_gen_ramb[0].ramb_inst_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_gen_ramb[0].ramb_inst_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_gen_ramb[0].ramb_inst_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_gen_ramb[0].ramb_inst_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => s_rlast_reg_0,
      CLKBWRCLK => s_rlast_reg_0,
      DINADIN(15) => m_axi_rdata(60),
      DINADIN(14) => m_axi_rdata(56),
      DINADIN(13) => m_axi_rdata(52),
      DINADIN(12) => m_axi_rdata(48),
      DINADIN(11) => m_axi_rdata(44),
      DINADIN(10) => m_axi_rdata(40),
      DINADIN(9) => m_axi_rdata(36),
      DINADIN(8) => m_axi_rdata(32),
      DINADIN(7) => m_axi_rdata(28),
      DINADIN(6) => m_axi_rdata(24),
      DINADIN(5) => m_axi_rdata(20),
      DINADIN(4) => m_axi_rdata(16),
      DINADIN(3) => m_axi_rdata(12),
      DINADIN(2) => m_axi_rdata(8),
      DINADIN(1) => m_axi_rdata(4),
      DINADIN(0) => m_axi_rdata(0),
      DINBDIN(15) => m_axi_rdata(124),
      DINBDIN(14) => m_axi_rdata(120),
      DINBDIN(13) => m_axi_rdata(116),
      DINBDIN(12) => m_axi_rdata(112),
      DINBDIN(11) => m_axi_rdata(108),
      DINBDIN(10) => m_axi_rdata(104),
      DINBDIN(9) => m_axi_rdata(100),
      DINBDIN(8) => m_axi_rdata(96),
      DINBDIN(7) => m_axi_rdata(92),
      DINBDIN(6) => m_axi_rdata(88),
      DINBDIN(5) => m_axi_rdata(84),
      DINBDIN(4) => m_axi_rdata(80),
      DINBDIN(3) => m_axi_rdata(76),
      DINBDIN(2) => m_axi_rdata(72),
      DINBDIN(1) => m_axi_rdata(68),
      DINBDIN(0) => m_axi_rdata(64),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => \NLW_gen_ramb[0].ramb_inst_DOUTADOUT_UNCONNECTED\(15 downto 8),
      DOUTADOUT(7) => s_axi_rdata(28),
      DOUTADOUT(6) => s_axi_rdata(24),
      DOUTADOUT(5) => s_axi_rdata(20),
      DOUTADOUT(4) => s_axi_rdata(16),
      DOUTADOUT(3) => s_axi_rdata(12),
      DOUTADOUT(2) => s_axi_rdata(8),
      DOUTADOUT(1) => s_axi_rdata(4),
      DOUTADOUT(0) => s_axi_rdata(0),
      DOUTBDOUT(15 downto 0) => \NLW_gen_ramb[0].ramb_inst_DOUTBDOUT_UNCONNECTED\(15 downto 0),
      DOUTPADOUTP(1 downto 0) => \NLW_gen_ramb[0].ramb_inst_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => \NLW_gen_ramb[0].ramb_inst_DOUTPBDOUTP_UNCONNECTED\(1 downto 0),
      ENARDEN => s_rbuf_en,
      ENBWREN => m_transfer,
      REGCEAREGCE => s_rbuf_en,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 1) => m_rbuf_we(3 downto 1),
      WEBWE(0) => f_m_rbuf_we(0)
    );
\gen_ramb[1].ramb_inst\: unisim.vcomponents.RAMB18E2
    generic map(
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => \s_buf_reg_n_0_[2]\,
      ADDRARDADDR(12) => \s_buf_reg_n_0_[1]\,
      ADDRARDADDR(11) => \s_buf_reg_n_0_[0]\,
      ADDRARDADDR(10) => \gen_ramb[3].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[3].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[3].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[3].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[3].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[3].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => \s_raddr_reg_n_0_[3]\,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[2]\,
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => \NLW_gen_ramb[1].ramb_inst_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_gen_ramb[1].ramb_inst_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_gen_ramb[1].ramb_inst_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_gen_ramb[1].ramb_inst_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => s_rlast_reg_0,
      CLKBWRCLK => s_rlast_reg_0,
      DINADIN(15) => m_axi_rdata(61),
      DINADIN(14) => m_axi_rdata(57),
      DINADIN(13) => m_axi_rdata(53),
      DINADIN(12) => m_axi_rdata(49),
      DINADIN(11) => m_axi_rdata(45),
      DINADIN(10) => m_axi_rdata(41),
      DINADIN(9) => m_axi_rdata(37),
      DINADIN(8) => m_axi_rdata(33),
      DINADIN(7) => m_axi_rdata(29),
      DINADIN(6) => m_axi_rdata(25),
      DINADIN(5) => m_axi_rdata(21),
      DINADIN(4) => m_axi_rdata(17),
      DINADIN(3) => m_axi_rdata(13),
      DINADIN(2) => m_axi_rdata(9),
      DINADIN(1) => m_axi_rdata(5),
      DINADIN(0) => m_axi_rdata(1),
      DINBDIN(15) => m_axi_rdata(125),
      DINBDIN(14) => m_axi_rdata(121),
      DINBDIN(13) => m_axi_rdata(117),
      DINBDIN(12) => m_axi_rdata(113),
      DINBDIN(11) => m_axi_rdata(109),
      DINBDIN(10) => m_axi_rdata(105),
      DINBDIN(9) => m_axi_rdata(101),
      DINBDIN(8) => m_axi_rdata(97),
      DINBDIN(7) => m_axi_rdata(93),
      DINBDIN(6) => m_axi_rdata(89),
      DINBDIN(5) => m_axi_rdata(85),
      DINBDIN(4) => m_axi_rdata(81),
      DINBDIN(3) => m_axi_rdata(77),
      DINBDIN(2) => m_axi_rdata(73),
      DINBDIN(1) => m_axi_rdata(69),
      DINBDIN(0) => m_axi_rdata(65),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => \NLW_gen_ramb[1].ramb_inst_DOUTADOUT_UNCONNECTED\(15 downto 8),
      DOUTADOUT(7) => s_axi_rdata(29),
      DOUTADOUT(6) => s_axi_rdata(25),
      DOUTADOUT(5) => s_axi_rdata(21),
      DOUTADOUT(4) => s_axi_rdata(17),
      DOUTADOUT(3) => s_axi_rdata(13),
      DOUTADOUT(2) => s_axi_rdata(9),
      DOUTADOUT(1) => s_axi_rdata(5),
      DOUTADOUT(0) => s_axi_rdata(1),
      DOUTBDOUT(15 downto 0) => \NLW_gen_ramb[1].ramb_inst_DOUTBDOUT_UNCONNECTED\(15 downto 0),
      DOUTPADOUTP(1 downto 0) => \NLW_gen_ramb[1].ramb_inst_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => \NLW_gen_ramb[1].ramb_inst_DOUTPBDOUTP_UNCONNECTED\(1 downto 0),
      ENARDEN => s_rbuf_en,
      ENBWREN => m_transfer,
      REGCEAREGCE => s_rbuf_en,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 1) => m_rbuf_we(3 downto 1),
      WEBWE(0) => f_m_rbuf_we(0)
    );
\gen_ramb[2].ramb_inst\: unisim.vcomponents.RAMB18E2
    generic map(
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => \s_buf_reg_n_0_[2]\,
      ADDRARDADDR(12) => \s_buf_reg_n_0_[1]\,
      ADDRARDADDR(11) => \s_buf_reg_n_0_[0]\,
      ADDRARDADDR(10) => \gen_ramb[3].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[3].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[3].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[3].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[3].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[3].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => \s_raddr_reg_n_0_[3]\,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[2]\,
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => \NLW_gen_ramb[2].ramb_inst_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_gen_ramb[2].ramb_inst_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_gen_ramb[2].ramb_inst_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_gen_ramb[2].ramb_inst_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => s_rlast_reg_0,
      CLKBWRCLK => s_rlast_reg_0,
      DINADIN(15) => m_axi_rdata(62),
      DINADIN(14) => m_axi_rdata(58),
      DINADIN(13) => m_axi_rdata(54),
      DINADIN(12) => m_axi_rdata(50),
      DINADIN(11) => m_axi_rdata(46),
      DINADIN(10) => m_axi_rdata(42),
      DINADIN(9) => m_axi_rdata(38),
      DINADIN(8) => m_axi_rdata(34),
      DINADIN(7) => m_axi_rdata(30),
      DINADIN(6) => m_axi_rdata(26),
      DINADIN(5) => m_axi_rdata(22),
      DINADIN(4) => m_axi_rdata(18),
      DINADIN(3) => m_axi_rdata(14),
      DINADIN(2) => m_axi_rdata(10),
      DINADIN(1) => m_axi_rdata(6),
      DINADIN(0) => m_axi_rdata(2),
      DINBDIN(15) => m_axi_rdata(126),
      DINBDIN(14) => m_axi_rdata(122),
      DINBDIN(13) => m_axi_rdata(118),
      DINBDIN(12) => m_axi_rdata(114),
      DINBDIN(11) => m_axi_rdata(110),
      DINBDIN(10) => m_axi_rdata(106),
      DINBDIN(9) => m_axi_rdata(102),
      DINBDIN(8) => m_axi_rdata(98),
      DINBDIN(7) => m_axi_rdata(94),
      DINBDIN(6) => m_axi_rdata(90),
      DINBDIN(5) => m_axi_rdata(86),
      DINBDIN(4) => m_axi_rdata(82),
      DINBDIN(3) => m_axi_rdata(78),
      DINBDIN(2) => m_axi_rdata(74),
      DINBDIN(1) => m_axi_rdata(70),
      DINBDIN(0) => m_axi_rdata(66),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => \NLW_gen_ramb[2].ramb_inst_DOUTADOUT_UNCONNECTED\(15 downto 8),
      DOUTADOUT(7) => s_axi_rdata(30),
      DOUTADOUT(6) => s_axi_rdata(26),
      DOUTADOUT(5) => s_axi_rdata(22),
      DOUTADOUT(4) => s_axi_rdata(18),
      DOUTADOUT(3) => s_axi_rdata(14),
      DOUTADOUT(2) => s_axi_rdata(10),
      DOUTADOUT(1) => s_axi_rdata(6),
      DOUTADOUT(0) => s_axi_rdata(2),
      DOUTBDOUT(15 downto 0) => \NLW_gen_ramb[2].ramb_inst_DOUTBDOUT_UNCONNECTED\(15 downto 0),
      DOUTPADOUTP(1 downto 0) => \NLW_gen_ramb[2].ramb_inst_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => \NLW_gen_ramb[2].ramb_inst_DOUTPBDOUTP_UNCONNECTED\(1 downto 0),
      ENARDEN => s_rbuf_en,
      ENBWREN => m_transfer,
      REGCEAREGCE => s_rbuf_en,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 1) => m_rbuf_we(3 downto 1),
      WEBWE(0) => f_m_rbuf_we(0)
    );
\gen_ramb[3].ramb_inst\: unisim.vcomponents.RAMB18E2
    generic map(
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => \s_buf_reg_n_0_[2]\,
      ADDRARDADDR(12) => \s_buf_reg_n_0_[1]\,
      ADDRARDADDR(11) => \s_buf_reg_n_0_[0]\,
      ADDRARDADDR(10) => \gen_ramb[3].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[3].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[3].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[3].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[3].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[3].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => \s_raddr_reg_n_0_[3]\,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[2]\,
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => \NLW_gen_ramb[3].ramb_inst_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_gen_ramb[3].ramb_inst_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_gen_ramb[3].ramb_inst_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_gen_ramb[3].ramb_inst_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => s_rlast_reg_0,
      CLKBWRCLK => s_rlast_reg_0,
      DINADIN(15) => m_axi_rdata(63),
      DINADIN(14) => m_axi_rdata(59),
      DINADIN(13) => m_axi_rdata(55),
      DINADIN(12) => m_axi_rdata(51),
      DINADIN(11) => m_axi_rdata(47),
      DINADIN(10) => m_axi_rdata(43),
      DINADIN(9) => m_axi_rdata(39),
      DINADIN(8) => m_axi_rdata(35),
      DINADIN(7) => m_axi_rdata(31),
      DINADIN(6) => m_axi_rdata(27),
      DINADIN(5) => m_axi_rdata(23),
      DINADIN(4) => m_axi_rdata(19),
      DINADIN(3) => m_axi_rdata(15),
      DINADIN(2) => m_axi_rdata(11),
      DINADIN(1) => m_axi_rdata(7),
      DINADIN(0) => m_axi_rdata(3),
      DINBDIN(15) => m_axi_rdata(127),
      DINBDIN(14) => m_axi_rdata(123),
      DINBDIN(13) => m_axi_rdata(119),
      DINBDIN(12) => m_axi_rdata(115),
      DINBDIN(11) => m_axi_rdata(111),
      DINBDIN(10) => m_axi_rdata(107),
      DINBDIN(9) => m_axi_rdata(103),
      DINBDIN(8) => m_axi_rdata(99),
      DINBDIN(7) => m_axi_rdata(95),
      DINBDIN(6) => m_axi_rdata(91),
      DINBDIN(5) => m_axi_rdata(87),
      DINBDIN(4) => m_axi_rdata(83),
      DINBDIN(3) => m_axi_rdata(79),
      DINBDIN(2) => m_axi_rdata(75),
      DINBDIN(1) => m_axi_rdata(71),
      DINBDIN(0) => m_axi_rdata(67),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 8) => \NLW_gen_ramb[3].ramb_inst_DOUTADOUT_UNCONNECTED\(15 downto 8),
      DOUTADOUT(7) => s_axi_rdata(31),
      DOUTADOUT(6) => s_axi_rdata(27),
      DOUTADOUT(5) => s_axi_rdata(23),
      DOUTADOUT(4) => s_axi_rdata(19),
      DOUTADOUT(3) => s_axi_rdata(15),
      DOUTADOUT(2) => s_axi_rdata(11),
      DOUTADOUT(1) => s_axi_rdata(7),
      DOUTADOUT(0) => s_axi_rdata(3),
      DOUTBDOUT(15 downto 0) => \NLW_gen_ramb[3].ramb_inst_DOUTBDOUT_UNCONNECTED\(15 downto 0),
      DOUTPADOUTP(1 downto 0) => \NLW_gen_ramb[3].ramb_inst_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => \NLW_gen_ramb[3].ramb_inst_DOUTPBDOUTP_UNCONNECTED\(1 downto 0),
      ENARDEN => s_rbuf_en,
      ENBWREN => m_transfer,
      REGCEAREGCE => s_rbuf_en,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 1) => m_rbuf_we(3 downto 1),
      WEBWE(0) => f_m_rbuf_we(0)
    );
\gen_ramb[3].ramb_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axi_rready,
      I1 => \^s_rvalid_d2_reg_0\,
      O => s_rbuf_en
    );
\gen_ramb[3].ramb_inst_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \m_rsize_reg_n_0_[0]\,
      I2 => p_0_in(2),
      I3 => \gen_ramb[3].ramb_inst_i_20_n_0\,
      I4 => p_0_in(4),
      O => m_rbuf_addr(9)
    );
\gen_ramb[3].ramb_inst_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_0_in(2),
      I1 => \m_rsize_reg_n_0_[0]\,
      I2 => p_0_in(1),
      I3 => \gen_ramb[3].ramb_inst_i_20_n_0\,
      I4 => p_0_in(3),
      O => m_rbuf_addr(8)
    );
\gen_ramb[3].ramb_inst_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \m_rsize_reg_n_0_[0]\,
      I2 => p_0_in(0),
      I3 => \gen_ramb[3].ramb_inst_i_20_n_0\,
      I4 => p_0_in(2),
      O => m_rbuf_addr(7)
    );
\gen_ramb[3].ramb_inst_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \m_rsize_reg_n_0_[0]\,
      I2 => \m_raddr_reg_n_0_[1]\,
      I3 => \gen_ramb[3].ramb_inst_i_20_n_0\,
      I4 => p_0_in(1),
      O => m_rbuf_addr(6)
    );
\gen_ramb[3].ramb_inst_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCFCF8FFF"
    )
        port map (
      I0 => \m_rsize_reg_n_0_[1]\,
      I1 => p_0_in(0),
      I2 => \gen_ramb[3].ramb_inst_i_21_n_0\,
      I3 => \gen_ramb[3].ramb_inst_i_22_n_0\,
      I4 => \m_rsize_reg_n_0_[2]\,
      I5 => \gen_ramb[3].ramb_inst_i_23_n_0\,
      O => m_rbuf_addr(5)
    );
\gen_ramb[3].ramb_inst_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0CFE0C0000FE0C"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[2]\,
      I1 => \gen_ramb[3].ramb_inst_i_24_n_0\,
      I2 => \gen_ramb[3].ramb_inst_i_25_n_0\,
      I3 => \m_raddr_reg_n_0_[3]\,
      I4 => large_incr_last_reg_n_0,
      I5 => large_incr_mask(3),
      O => m_rbuf_we(3)
    );
\gen_ramb[3].ramb_inst_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FBB0B0000AA0A"
    )
        port map (
      I0 => \gen_ramb[3].ramb_inst_i_24_n_0\,
      I1 => \m_raddr_reg_n_0_[2]\,
      I2 => large_incr_last_reg_n_0,
      I3 => large_incr_mask(2),
      I4 => \gen_ramb[3].ramb_inst_i_25_n_0\,
      I5 => \m_raddr_reg_n_0_[3]\,
      O => m_rbuf_we(2)
    );
\gen_ramb[3].ramb_inst_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBA0000FFBAFFBA"
    )
        port map (
      I0 => \gen_ramb[3].ramb_inst_i_24_n_0\,
      I1 => \m_raddr_reg_n_0_[3]\,
      I2 => \m_raddr_reg_n_0_[2]\,
      I3 => \gen_ramb[3].ramb_inst_i_26_n_0\,
      I4 => large_incr_mask(1),
      I5 => large_incr_last_reg_n_0,
      O => m_rbuf_we(1)
    );
\gen_ramb[3].ramb_inst_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"131111F1"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[2]\,
      I1 => \m_raddr_reg_n_0_[3]\,
      I2 => \m_rsize_reg_n_0_[2]\,
      I3 => \m_rsize_reg_n_0_[0]\,
      I4 => \m_rsize_reg_n_0_[1]\,
      O => f_m_rbuf_we(0)
    );
\gen_ramb[3].ramb_inst_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAB"
    )
        port map (
      I0 => s_conv_size(2),
      I1 => burst(0),
      I2 => burst(1),
      I3 => s_conv_size(1),
      O => \gen_ramb[3].ramb_inst_i_19_n_0\
    );
\gen_ramb[3].ramb_inst_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_rready_i_reg_0\,
      I1 => m_axi_rvalid,
      O => m_transfer
    );
\gen_ramb[3].ramb_inst_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => \m_rsize_reg_n_0_[2]\,
      I1 => \m_rsize_reg_n_0_[1]\,
      I2 => \m_rburst_reg_n_0_[0]\,
      I3 => \m_rburst_reg_n_0_[1]\,
      O => \gen_ramb[3].ramb_inst_i_20_n_0\
    );
\gen_ramb[3].ramb_inst_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \m_rsize_reg_n_0_[1]\,
      I1 => \m_rsize_reg_n_0_[0]\,
      I2 => \m_rsize_reg_n_0_[2]\,
      I3 => \m_raddr_reg_n_0_[0]\,
      O => \gen_ramb[3].ramb_inst_i_21_n_0\
    );
\gen_ramb[3].ramb_inst_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \m_rsize_reg_n_0_[0]\,
      I1 => \m_rsize_reg_n_0_[1]\,
      I2 => \m_raddr_reg_n_0_[1]\,
      O => \gen_ramb[3].ramb_inst_i_22_n_0\
    );
\gen_ramb[3].ramb_inst_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_rburst_reg_n_0_[1]\,
      I1 => \m_rburst_reg_n_0_[0]\,
      O => \gen_ramb[3].ramb_inst_i_23_n_0\
    );
\gen_ramb[3].ramb_inst_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \m_rsize_reg_n_0_[2]\,
      I1 => \m_rsize_reg_n_0_[0]\,
      I2 => \m_rsize_reg_n_0_[1]\,
      O => \gen_ramb[3].ramb_inst_i_24_n_0\
    );
\gen_ramb[3].ramb_inst_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \m_rsize_reg_n_0_[0]\,
      I1 => \m_rsize_reg_n_0_[1]\,
      I2 => \m_rsize_reg_n_0_[2]\,
      O => \gen_ramb[3].ramb_inst_i_25_n_0\
    );
\gen_ramb[3].ramb_inst_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \m_rsize_reg_n_0_[2]\,
      I1 => \m_rsize_reg_n_0_[1]\,
      I2 => \m_rsize_reg_n_0_[0]\,
      I3 => \m_raddr_reg_n_0_[3]\,
      O => \gen_ramb[3].ramb_inst_i_26_n_0\
    );
\gen_ramb[3].ramb_inst_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[9]\,
      I1 => \gen_ramb[3].ramb_inst_i_19_n_0\,
      I2 => \s_raddr_reg_n_0_[8]\,
      I3 => s_conv_size(0),
      I4 => \s_raddr_reg_n_0_[7]\,
      O => \gen_ramb[3].ramb_inst_i_3_n_0\
    );
\gen_ramb[3].ramb_inst_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[8]\,
      I1 => \gen_ramb[3].ramb_inst_i_19_n_0\,
      I2 => \s_raddr_reg_n_0_[7]\,
      I3 => s_conv_size(0),
      I4 => \s_raddr_reg_n_0_[6]\,
      O => \gen_ramb[3].ramb_inst_i_4_n_0\
    );
\gen_ramb[3].ramb_inst_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[7]\,
      I1 => \gen_ramb[3].ramb_inst_i_19_n_0\,
      I2 => \s_raddr_reg_n_0_[6]\,
      I3 => s_conv_size(0),
      I4 => \s_raddr_reg_n_0_[5]\,
      O => \gen_ramb[3].ramb_inst_i_5_n_0\
    );
\gen_ramb[3].ramb_inst_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[6]\,
      I1 => \gen_ramb[3].ramb_inst_i_19_n_0\,
      I2 => \s_raddr_reg_n_0_[5]\,
      I3 => s_conv_size(0),
      I4 => \s_raddr_reg_n_0_[4]\,
      O => \gen_ramb[3].ramb_inst_i_6_n_0\
    );
\gen_ramb[3].ramb_inst_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[5]\,
      I1 => \gen_ramb[3].ramb_inst_i_19_n_0\,
      I2 => \s_raddr_reg_n_0_[4]\,
      I3 => s_conv_size(0),
      I4 => \s_raddr_reg_n_0_[1]\,
      O => \gen_ramb[3].ramb_inst_i_7_n_0\
    );
\gen_ramb[3].ramb_inst_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[4]\,
      I1 => \gen_ramb[3].ramb_inst_i_19_n_0\,
      I2 => \s_raddr_reg_n_0_[1]\,
      I3 => s_conv_size(0),
      I4 => \s_raddr_reg_n_0_[0]\,
      O => \gen_ramb[3].ramb_inst_i_8_n_0\
    );
\gen_ramb[3].ramb_inst_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_0_in(4),
      I1 => \m_rsize_reg_n_0_[0]\,
      I2 => p_0_in(3),
      I3 => \gen_ramb[3].ramb_inst_i_20_n_0\,
      I4 => p_0_in(5),
      O => m_rbuf_addr(10)
    );
large_incr_last_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => large_incr_last_reg_n_0,
      I1 => large_incr_last2_out,
      I2 => m_cmd_pop,
      O => large_incr_last_i_1_n_0
    );
large_incr_last_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000010"
    )
        port map (
      I0 => large_incr_last_i_3_n_0,
      I1 => p_0_in(4),
      I2 => large_incr_last_i_4_n_0,
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(5),
      O => large_incr_last2_out
    );
large_incr_last_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFDFFFDFEFF"
    )
        port map (
      I0 => p_0_in(1),
      I1 => large_incr_last_i_5_n_0,
      I2 => large_incr_last_i_6_n_0,
      I3 => \m_raddr[9]_i_5_n_0\,
      I4 => p_0_in(0),
      I5 => \m_rsize_reg_n_0_[2]\,
      O => large_incr_last_i_3_n_0
    );
large_incr_last_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4DFF"
    )
        port map (
      I0 => \m_rsize_reg_n_0_[2]\,
      I1 => \m_raddr[9]_i_5_n_0\,
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => large_incr_last_i_4_n_0
    );
large_incr_last_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FF1F1F1F11F1F1F"
    )
        port map (
      I0 => \m_rburst_reg_n_0_[0]\,
      I1 => \m_rburst_reg_n_0_[1]\,
      I2 => \m_raddr_reg_n_0_[3]\,
      I3 => \m_rsize_reg_n_0_[0]\,
      I4 => \m_rsize_reg_n_0_[1]\,
      I5 => \m_raddr[3]_i_3_n_0\,
      O => large_incr_last_i_5_n_0
    );
large_incr_last_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F77FFBF7BFFB7FBF"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[2]\,
      I1 => large_incr_last_i_7_n_0,
      I2 => \gen_ramb[3].ramb_inst_i_21_n_0\,
      I3 => \m_rsize_reg_n_0_[1]\,
      I4 => \m_rsize_reg_n_0_[0]\,
      I5 => \m_raddr_reg_n_0_[1]\,
      O => large_incr_last_i_6_n_0
    );
large_incr_last_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404040440"
    )
        port map (
      I0 => \m_raddr[8]_i_2_n_0\,
      I1 => m_transfer,
      I2 => \m_raddr_reg_n_0_[0]\,
      I3 => \m_rsize_reg_n_0_[1]\,
      I4 => \m_rsize_reg_n_0_[0]\,
      I5 => \m_rsize_reg_n_0_[2]\,
      O => large_incr_last_i_7_n_0
    );
large_incr_last_reg: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => '1',
      D => large_incr_last_i_1_n_0,
      Q => large_incr_last_reg_n_0,
      R => '0'
    );
\large_incr_mask[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_r_cmd(16),
      I1 => m_r_cmd(15),
      O => f_large_incr_mask_return(1)
    );
\large_incr_mask[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => m_r_cmd(16),
      I1 => m_r_cmd(15),
      O => \large_incr_mask[2]_i_1_n_0\
    );
\large_incr_mask[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m_r_cmd(16),
      I1 => m_r_cmd(15),
      O => f_large_incr_mask_return(3)
    );
\large_incr_mask_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => m_cmd_pop,
      D => f_large_incr_mask_return(1),
      Q => large_incr_mask(1),
      R => '0'
    );
\large_incr_mask_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => m_cmd_pop,
      D => \large_incr_mask[2]_i_1_n_0\,
      Q => large_incr_mask(2),
      R => '0'
    );
\large_incr_mask_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => m_cmd_pop,
      D => f_large_incr_mask_return(3),
      Q => large_incr_mask(3),
      R => '0'
    );
\m_buf[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m_buf(0),
      O => \m_buf[0]_i_1_n_0\
    );
\m_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_buf(0),
      I1 => m_buf(1),
      O => \m_buf[1]_i_1_n_0\
    );
\m_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => m_buf(0),
      I1 => m_buf(1),
      I2 => m_buf(2),
      O => \m_buf[2]_i_1_n_0\
    );
\m_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => m_cmd_pop,
      D => \m_buf[0]_i_1_n_0\,
      Q => m_buf(0),
      R => \s_rcnt_reg[0]_0\
    );
\m_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => m_cmd_pop,
      D => \m_buf[1]_i_1_n_0\,
      Q => m_buf(1),
      R => \s_rcnt_reg[0]_0\
    );
\m_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => m_cmd_pop,
      D => \m_buf[2]_i_1_n_0\,
      Q => m_buf(2),
      R => \s_rcnt_reg[0]_0\
    );
m_cmd_fifo: entity work.\design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized2\
     port map (
      almost_empty => NLW_m_cmd_fifo_almost_empty_UNCONNECTED,
      almost_full => NLW_m_cmd_fifo_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_m_cmd_fifo_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_m_cmd_fifo_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_m_cmd_fifo_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_m_cmd_fifo_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_m_cmd_fifo_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_m_cmd_fifo_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_m_cmd_fifo_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_m_cmd_fifo_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_m_cmd_fifo_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_m_cmd_fifo_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_m_cmd_fifo_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_m_cmd_fifo_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_m_cmd_fifo_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_m_cmd_fifo_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_m_cmd_fifo_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_m_cmd_fifo_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_m_cmd_fifo_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_m_cmd_fifo_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_m_cmd_fifo_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_m_cmd_fifo_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_m_cmd_fifo_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_m_cmd_fifo_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_m_cmd_fifo_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_m_cmd_fifo_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_m_cmd_fifo_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_m_cmd_fifo_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_m_cmd_fifo_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_m_cmd_fifo_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_m_cmd_fifo_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_m_cmd_fifo_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_m_cmd_fifo_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_m_cmd_fifo_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_m_cmd_fifo_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_m_cmd_fifo_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_m_cmd_fifo_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_m_cmd_fifo_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_m_cmd_fifo_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_m_cmd_fifo_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_m_cmd_fifo_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_m_cmd_fifo_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_m_cmd_fifo_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_m_cmd_fifo_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_m_cmd_fifo_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_m_cmd_fifo_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_m_cmd_fifo_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_m_cmd_fifo_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_m_cmd_fifo_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_m_cmd_fifo_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_m_cmd_fifo_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_m_cmd_fifo_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_m_cmd_fifo_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_m_cmd_fifo_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_m_cmd_fifo_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_m_cmd_fifo_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => s_rlast_reg_0,
      data_count(4 downto 0) => NLW_m_cmd_fifo_data_count_UNCONNECTED(4 downto 0),
      dbiterr => NLW_m_cmd_fifo_dbiterr_UNCONNECTED,
      din(20 downto 13) => \^m_axi_araddr\(7 downto 0),
      din(12 downto 0) => \^din\(12 downto 0),
      dout(20 downto 13) => m_r_cmd(20 downto 13),
      dout(12 downto 9) => NLW_m_cmd_fifo_dout_UNCONNECTED(12 downto 9),
      dout(8 downto 6) => m_r_cmd(8 downto 6),
      dout(5) => NLW_m_cmd_fifo_dout_UNCONNECTED(5),
      dout(4 downto 0) => m_r_cmd(4 downto 0),
      empty => m_cmd_empty,
      full => m_cmd_full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_m_cmd_fifo_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_m_cmd_fifo_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_m_cmd_fifo_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(3 downto 0) => NLW_m_cmd_fifo_m_axi_arid_UNCONNECTED(3 downto 0),
      m_axi_arlen(7 downto 0) => NLW_m_cmd_fifo_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(1 downto 0) => NLW_m_cmd_fifo_m_axi_arlock_UNCONNECTED(1 downto 0),
      m_axi_arprot(2 downto 0) => NLW_m_cmd_fifo_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_m_cmd_fifo_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_m_cmd_fifo_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_m_cmd_fifo_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_m_cmd_fifo_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_m_cmd_fifo_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_m_cmd_fifo_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_m_cmd_fifo_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_m_cmd_fifo_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(3 downto 0) => NLW_m_cmd_fifo_m_axi_awid_UNCONNECTED(3 downto 0),
      m_axi_awlen(7 downto 0) => NLW_m_cmd_fifo_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(1 downto 0) => NLW_m_cmd_fifo_m_axi_awlock_UNCONNECTED(1 downto 0),
      m_axi_awprot(2 downto 0) => NLW_m_cmd_fifo_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_m_cmd_fifo_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_m_cmd_fifo_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_m_cmd_fifo_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_m_cmd_fifo_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_m_cmd_fifo_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(3 downto 0) => B"0000",
      m_axi_bready => NLW_m_cmd_fifo_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(3 downto 0) => B"0000",
      m_axi_rlast => '0',
      m_axi_rready => NLW_m_cmd_fifo_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_m_cmd_fifo_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(3 downto 0) => NLW_m_cmd_fifo_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => NLW_m_cmd_fifo_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_m_cmd_fifo_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_m_cmd_fifo_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_m_cmd_fifo_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_m_cmd_fifo_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_m_cmd_fifo_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_m_cmd_fifo_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_m_cmd_fifo_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_m_cmd_fifo_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_m_cmd_fifo_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_m_cmd_fifo_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_m_cmd_fifo_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_m_cmd_fifo_overflow_UNCONNECTED,
      prog_empty => NLW_m_cmd_fifo_prog_empty_UNCONNECTED,
      prog_empty_thresh(4 downto 0) => B"00000",
      prog_empty_thresh_assert(4 downto 0) => B"00000",
      prog_empty_thresh_negate(4 downto 0) => B"00000",
      prog_full => NLW_m_cmd_fifo_prog_full_UNCONNECTED,
      prog_full_thresh(4 downto 0) => B"00000",
      prog_full_thresh_assert(4 downto 0) => B"00000",
      prog_full_thresh_negate(4 downto 0) => B"00000",
      rd_clk => '0',
      rd_data_count(4 downto 0) => NLW_m_cmd_fifo_rd_data_count_UNCONNECTED(4 downto 0),
      rd_en => m_cmd_pop,
      rd_rst => '0',
      rd_rst_busy => NLW_m_cmd_fifo_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(1 downto 0) => B"00",
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_m_cmd_fifo_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_m_cmd_fifo_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_m_cmd_fifo_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_m_cmd_fifo_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_m_cmd_fifo_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_m_cmd_fifo_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_m_cmd_fifo_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_m_cmd_fifo_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_m_cmd_fifo_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_m_cmd_fifo_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_m_cmd_fifo_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_m_cmd_fifo_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_m_cmd_fifo_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_m_cmd_fifo_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_m_cmd_fifo_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => reset_r,
      underflow => NLW_m_cmd_fifo_underflow_UNCONNECTED,
      valid => NLW_m_cmd_fifo_valid_UNCONNECTED,
      wr_ack => NLW_m_cmd_fifo_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(4 downto 0) => NLW_m_cmd_fifo_wr_data_count_UNCONNECTED(4 downto 0),
      wr_en => ar_pop,
      wr_rst => '0',
      wr_rst_busy => NLW_m_cmd_fifo_wr_rst_busy_UNCONNECTED
    );
m_cmd_fifo_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000808080FF"
    )
        port map (
      I0 => \^m_axi_rready_i_reg_0\,
      I1 => m_axi_rvalid,
      I2 => m_axi_rlast,
      I3 => rresp_fifo_full,
      I4 => m_cmd_valid_reg_n_0,
      I5 => m_cmd_empty,
      O => m_cmd_pop
    );
m_cmd_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C0C0C0E0E0E0E0"
    )
        port map (
      I0 => m_cmd_valid_i_2_n_0,
      I1 => m_cmd_valid_reg_n_0,
      I2 => \out\,
      I3 => m_axi_rlast,
      I4 => m_transfer,
      I5 => m_cmd_empty,
      O => m_cmd_valid_i_1_n_0
    );
m_cmd_valid_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^m_axi_rready_i_reg_0\,
      I1 => rresp_fifo_full,
      O => m_cmd_valid_i_2_n_0
    );
m_cmd_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => '1',
      D => m_cmd_valid_i_1_n_0,
      Q => m_cmd_valid_reg_n_0,
      R => '0'
    );
\m_raddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => \m_raddr[0]_i_2_n_0\,
      I1 => \m_wrap_cnt[3]_i_4_n_0\,
      I2 => m_r_cmd(3),
      I3 => m_r_cmd(2),
      I4 => m_r_cmd(13),
      I5 => m_r_cmd(4),
      O => \m_raddr[0]_i_1_n_0\
    );
\m_raddr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00FE01"
    )
        port map (
      I0 => \m_rsize_reg_n_0_[2]\,
      I1 => \m_rsize_reg_n_0_[0]\,
      I2 => \m_rsize_reg_n_0_[1]\,
      I3 => \m_raddr_reg_n_0_[0]\,
      I4 => \gen_ramb[3].ramb_inst_i_23_n_0\,
      I5 => \m_raddr[8]_i_2_n_0\,
      O => \m_raddr[0]_i_2_n_0\
    );
\m_raddr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888888B8"
    )
        port map (
      I0 => \m_raddr[1]_i_2_n_0\,
      I1 => \m_wrap_cnt[3]_i_4_n_0\,
      I2 => m_r_cmd(14),
      I3 => m_r_cmd(4),
      I4 => m_r_cmd(3),
      O => \m_raddr[1]_i_1_n_0\
    );
\m_raddr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF02FE000002FE"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[1]\,
      I1 => \m_rburst_reg_n_0_[1]\,
      I2 => \m_rburst_reg_n_0_[0]\,
      I3 => \m_raddr[1]_i_3_n_0\,
      I4 => \m_raddr[8]_i_2_n_0\,
      I5 => m_wrap_addr(1),
      O => \m_raddr[1]_i_2_n_0\
    );
\m_raddr[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F02F0FD"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[0]\,
      I1 => \m_rsize_reg_n_0_[2]\,
      I2 => \m_rsize_reg_n_0_[1]\,
      I3 => \m_rsize_reg_n_0_[0]\,
      I4 => \m_raddr_reg_n_0_[1]\,
      O => \m_raddr[1]_i_3_n_0\
    );
\m_raddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888BBB8888"
    )
        port map (
      I0 => \m_raddr[2]_i_2_n_0\,
      I1 => \m_wrap_cnt[3]_i_4_n_0\,
      I2 => m_r_cmd(2),
      I3 => m_r_cmd(3),
      I4 => m_r_cmd(15),
      I5 => m_r_cmd(4),
      O => \m_raddr[2]_i_1_n_0\
    );
\m_raddr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA000CFFFC"
    )
        port map (
      I0 => m_wrap_addr(2),
      I1 => \m_raddr_reg_n_0_[2]\,
      I2 => \m_rburst_reg_n_0_[1]\,
      I3 => \m_rburst_reg_n_0_[0]\,
      I4 => \m_raddr[2]_i_3_n_0\,
      I5 => \m_raddr[8]_i_2_n_0\,
      O => \m_raddr[2]_i_2_n_0\
    );
\m_raddr[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFAA08FF0055F7"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[1]\,
      I1 => \m_raddr_reg_n_0_[0]\,
      I2 => \m_rsize_reg_n_0_[2]\,
      I3 => \m_rsize_reg_n_0_[0]\,
      I4 => \m_rsize_reg_n_0_[1]\,
      I5 => \m_raddr_reg_n_0_[2]\,
      O => \m_raddr[2]_i_3_n_0\
    );
\m_raddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBAAABAAABAAABA"
    )
        port map (
      I0 => \m_raddr[3]_i_2_n_0\,
      I1 => m_r_cmd(4),
      I2 => m_r_cmd(16),
      I3 => \m_wrap_cnt[3]_i_4_n_0\,
      I4 => \m_raddr[8]_i_2_n_0\,
      I5 => m_wrap_addr(3),
      O => \m_raddr[3]_i_1_n_0\
    );
\m_raddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF6A0095"
    )
        port map (
      I0 => \m_raddr[3]_i_3_n_0\,
      I1 => \m_rsize_reg_n_0_[1]\,
      I2 => \m_rsize_reg_n_0_[0]\,
      I3 => \gen_ramb[3].ramb_inst_i_23_n_0\,
      I4 => \m_raddr_reg_n_0_[3]\,
      I5 => \m_raddr[9]_i_4_n_0\,
      O => \m_raddr[3]_i_2_n_0\
    );
\m_raddr[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000FBFFFFFFFFF"
    )
        port map (
      I0 => \m_rsize_reg_n_0_[2]\,
      I1 => \m_raddr_reg_n_0_[0]\,
      I2 => \m_raddr_reg_n_0_[1]\,
      I3 => \m_rsize_reg_n_0_[0]\,
      I4 => \m_rsize_reg_n_0_[1]\,
      I5 => \m_raddr_reg_n_0_[2]\,
      O => \m_raddr[3]_i_3_n_0\
    );
\m_raddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAAAAAAAA"
    )
        port map (
      I0 => \m_raddr[4]_i_2_n_0\,
      I1 => \m_wrap_cnt[3]_i_4_n_0\,
      I2 => m_r_cmd(17),
      I3 => m_r_cmd(0),
      I4 => m_r_cmd(1),
      I5 => \m_raddr[4]_i_3_n_0\,
      O => \m_raddr[4]_i_1_n_0\
    );
\m_raddr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F6900000000"
    )
        port map (
      I0 => \m_raddr[9]_i_5_n_0\,
      I1 => \m_rsize_reg_n_0_[2]\,
      I2 => p_0_in(0),
      I3 => \gen_ramb[3].ramb_inst_i_23_n_0\,
      I4 => \m_raddr[8]_i_2_n_0\,
      I5 => \m_wrap_cnt[3]_i_4_n_0\,
      O => \m_raddr[4]_i_2_n_0\
    );
\m_raddr[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAACCF000"
    )
        port map (
      I0 => m_r_cmd(6),
      I1 => m_r_cmd(7),
      I2 => m_r_cmd(8),
      I3 => m_r_cmd(2),
      I4 => m_r_cmd(3),
      I5 => m_r_cmd(4),
      O => \m_raddr[4]_i_3_n_0\
    );
\m_raddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888B88888"
    )
        port map (
      I0 => \m_raddr[5]_i_2_n_0\,
      I1 => \m_wrap_cnt[3]_i_4_n_0\,
      I2 => m_r_cmd(18),
      I3 => m_r_cmd(0),
      I4 => m_r_cmd(1),
      I5 => \m_raddr[5]_i_3_n_0\,
      O => \m_raddr[5]_i_1_n_0\
    );
\m_raddr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055AA4DB2"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \m_raddr[9]_i_5_n_0\,
      I2 => \m_rsize_reg_n_0_[2]\,
      I3 => p_0_in(1),
      I4 => \gen_ramb[3].ramb_inst_i_23_n_0\,
      I5 => \m_raddr[8]_i_2_n_0\,
      O => \m_raddr[5]_i_2_n_0\
    );
\m_raddr[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF57F757F7"
    )
        port map (
      I0 => m_r_cmd(3),
      I1 => m_r_cmd(8),
      I2 => m_r_cmd(2),
      I3 => m_r_cmd(7),
      I4 => m_r_cmd(6),
      I5 => m_r_cmd(4),
      O => \m_raddr[5]_i_3_n_0\
    );
\m_raddr[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00040000000400"
    )
        port map (
      I0 => \m_raddr[6]_i_4_n_0\,
      I1 => m_r_cmd(8),
      I2 => \m_raddr[6]_i_5_n_0\,
      I3 => m_r_cmd(19),
      I4 => m_r_cmd(4),
      I5 => m_r_cmd(7),
      O => \m_raddr[6]_i_2_n_0\
    );
\m_raddr[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002EEEE222"
    )
        port map (
      I0 => \m_raddr[6]_i_6_n_0\,
      I1 => \gen_ramb[3].ramb_inst_i_23_n_0\,
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => \m_raddr[8]_i_2_n_0\,
      O => \m_raddr[6]_i_3_n_0\
    );
\m_raddr[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => m_r_cmd(3),
      I1 => m_r_cmd(2),
      O => \m_raddr[6]_i_4_n_0\
    );
\m_raddr[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_r_cmd(0),
      I1 => m_r_cmd(1),
      O => \m_raddr[6]_i_5_n_0\
    );
\m_raddr[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A66AA6A"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => \m_raddr[9]_i_5_n_0\,
      I4 => \m_rsize_reg_n_0_[2]\,
      O => \m_raddr[6]_i_6_n_0\
    );
\m_raddr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => m_r_cmd(1),
      I1 => m_r_cmd(0),
      I2 => m_r_cmd(4),
      I3 => m_r_cmd(20),
      I4 => m_r_cmd(8),
      O => \m_raddr[7]_i_2_n_0\
    );
\m_raddr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A8ABABA8"
    )
        port map (
      I0 => \m_raddr[7]_i_4_n_0\,
      I1 => \m_rburst_reg_n_0_[0]\,
      I2 => \m_rburst_reg_n_0_[1]\,
      I3 => \m_raddr[7]_i_5_n_0\,
      I4 => p_0_in(3),
      I5 => \m_raddr[8]_i_2_n_0\,
      O => \m_raddr[7]_i_3_n_0\
    );
\m_raddr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A66AA6AAAAAAAAA"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(2),
      I2 => \m_rsize_reg_n_0_[2]\,
      I3 => \m_raddr[9]_i_5_n_0\,
      I4 => p_0_in(0),
      I5 => p_0_in(1),
      O => \m_raddr[7]_i_4_n_0\
    );
\m_raddr[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      O => \m_raddr[7]_i_5_n_0\
    );
\m_raddr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001DE200000000"
    )
        port map (
      I0 => \m_raddr[9]_i_2_n_0\,
      I1 => \gen_ramb[3].ramb_inst_i_23_n_0\,
      I2 => \m_raddr[9]_i_3_n_0\,
      I3 => p_0_in(4),
      I4 => \m_raddr[8]_i_2_n_0\,
      I5 => \m_wrap_cnt[3]_i_4_n_0\,
      O => \m_raddr[8]_i_1_n_0\
    );
\m_raddr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \m_wrap_cnt_reg_n_0_[3]\,
      I1 => \m_wrap_cnt_reg_n_0_[1]\,
      I2 => \m_wrap_cnt_reg_n_0_[0]\,
      I3 => \m_wrap_cnt_reg_n_0_[2]\,
      I4 => \m_rburst_reg_n_0_[1]\,
      I5 => \m_rburst_reg_n_0_[0]\,
      O => \m_raddr[8]_i_2_n_0\
    );
\m_raddr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005A78F078"
    )
        port map (
      I0 => p_0_in(4),
      I1 => \m_raddr[9]_i_2_n_0\,
      I2 => p_0_in(5),
      I3 => \gen_ramb[3].ramb_inst_i_23_n_0\,
      I4 => \m_raddr[9]_i_3_n_0\,
      I5 => \m_raddr[9]_i_4_n_0\,
      O => \m_raddr[9]_i_1_n_0\
    );
\m_raddr[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088008000000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(2),
      I2 => \m_rsize_reg_n_0_[2]\,
      I3 => \m_raddr[9]_i_5_n_0\,
      I4 => p_0_in(0),
      I5 => p_0_in(1),
      O => \m_raddr[9]_i_2_n_0\
    );
\m_raddr[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      O => \m_raddr[9]_i_3_n_0\
    );
\m_raddr[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \m_raddr[8]_i_2_n_0\,
      I1 => \m_wrap_cnt[3]_i_4_n_0\,
      O => \m_raddr[9]_i_4_n_0\
    );
\m_raddr[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF3FFF0FFFBFFF"
    )
        port map (
      I0 => \gen_ramb[3].ramb_inst_i_21_n_0\,
      I1 => \m_raddr_reg_n_0_[1]\,
      I2 => \m_raddr_reg_n_0_[2]\,
      I3 => \m_raddr_reg_n_0_[3]\,
      I4 => \m_rsize_reg_n_0_[1]\,
      I5 => \m_rsize_reg_n_0_[0]\,
      O => \m_raddr[9]_i_5_n_0\
    );
\m_raddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => \m_wrap_cnt[3]_i_1_n_0\,
      D => \m_raddr[0]_i_1_n_0\,
      Q => \m_raddr_reg_n_0_[0]\,
      R => '0'
    );
\m_raddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => \m_wrap_cnt[3]_i_1_n_0\,
      D => \m_raddr[1]_i_1_n_0\,
      Q => \m_raddr_reg_n_0_[1]\,
      R => '0'
    );
\m_raddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => \m_wrap_cnt[3]_i_1_n_0\,
      D => \m_raddr[2]_i_1_n_0\,
      Q => \m_raddr_reg_n_0_[2]\,
      R => '0'
    );
\m_raddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => \m_wrap_cnt[3]_i_1_n_0\,
      D => \m_raddr[3]_i_1_n_0\,
      Q => \m_raddr_reg_n_0_[3]\,
      R => '0'
    );
\m_raddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => \m_wrap_cnt[3]_i_1_n_0\,
      D => \m_raddr[4]_i_1_n_0\,
      Q => p_0_in(0),
      R => '0'
    );
\m_raddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => \m_wrap_cnt[3]_i_1_n_0\,
      D => \m_raddr[5]_i_1_n_0\,
      Q => p_0_in(1),
      R => '0'
    );
\m_raddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => \m_wrap_cnt[3]_i_1_n_0\,
      D => \m_raddr_reg[6]_i_1_n_0\,
      Q => p_0_in(2),
      R => '0'
    );
\m_raddr_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_raddr[6]_i_2_n_0\,
      I1 => \m_raddr[6]_i_3_n_0\,
      O => \m_raddr_reg[6]_i_1_n_0\,
      S => \m_wrap_cnt[3]_i_4_n_0\
    );
\m_raddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => \m_wrap_cnt[3]_i_1_n_0\,
      D => \m_raddr_reg[7]_i_1_n_0\,
      Q => p_0_in(3),
      R => '0'
    );
\m_raddr_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_raddr[7]_i_2_n_0\,
      I1 => \m_raddr[7]_i_3_n_0\,
      O => \m_raddr_reg[7]_i_1_n_0\,
      S => \m_wrap_cnt[3]_i_4_n_0\
    );
\m_raddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => \m_wrap_cnt[3]_i_1_n_0\,
      D => \m_raddr[8]_i_1_n_0\,
      Q => p_0_in(4),
      R => '0'
    );
\m_raddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => \m_wrap_cnt[3]_i_1_n_0\,
      D => \m_raddr[9]_i_1_n_0\,
      Q => p_0_in(5),
      R => '0'
    );
\m_rburst_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => m_cmd_pop,
      D => m_r_cmd(0),
      Q => \m_rburst_reg_n_0_[0]\,
      R => '0'
    );
\m_rburst_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => m_cmd_pop,
      D => m_r_cmd(1),
      Q => \m_rburst_reg_n_0_[1]\,
      R => '0'
    );
m_rresp_fifo_stall_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC80"
    )
        port map (
      I0 => m_axi_rvalid,
      I1 => rresp_fifo_full,
      I2 => \^m_axi_rready_i_reg_0\,
      I3 => m_rresp_fifo_stall,
      O => m_rresp_fifo_stall_i_1_n_0
    );
m_rresp_fifo_stall_reg: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => '1',
      D => m_rresp_fifo_stall_i_1_n_0,
      Q => m_rresp_fifo_stall,
      R => \s_rcnt_reg[0]_0\
    );
\m_rresp_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axi_rvalid,
      I1 => \^m_axi_rready_i_reg_0\,
      I2 => \out\,
      O => \m_rresp_reg[1]_i_1_n_0\
    );
\m_rresp_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => \m_rresp_reg[1]_i_1_n_0\,
      D => m_axi_rresp(0),
      Q => \m_rresp_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_rresp_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => \m_rresp_reg[1]_i_1_n_0\,
      D => m_axi_rresp(1),
      Q => \m_rresp_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_rsize_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => m_cmd_pop,
      D => m_r_cmd(2),
      Q => \m_rsize_reg_n_0_[0]\,
      R => '0'
    );
\m_rsize_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => m_cmd_pop,
      D => m_r_cmd(3),
      Q => \m_rsize_reg_n_0_[1]\,
      R => '0'
    );
\m_rsize_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => m_cmd_pop,
      D => m_r_cmd(4),
      Q => \m_rsize_reg_n_0_[2]\,
      R => '0'
    );
\m_valid_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F7F7"
    )
        port map (
      I0 => \USE_READ.m_axi_arready_i\,
      I1 => \out\,
      I2 => cmd_push_block_reg,
      I3 => s_axi_arvalid,
      I4 => s_axi_arready,
      O => S_AXI_ARREADY_i_reg_0
    );
\m_wrap_addr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => m_r_cmd(3),
      I1 => m_r_cmd(2),
      I2 => m_r_cmd(14),
      I3 => m_r_cmd(6),
      I4 => m_r_cmd(4),
      O => f_m_wrap_addr_return(1)
    );
\m_wrap_addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001010100010"
    )
        port map (
      I0 => m_r_cmd(3),
      I1 => m_r_cmd(4),
      I2 => m_r_cmd(15),
      I3 => m_r_cmd(7),
      I4 => m_r_cmd(2),
      I5 => m_r_cmd(6),
      O => f_m_wrap_addr_return(2)
    );
\m_wrap_addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A20A0A02A2"
    )
        port map (
      I0 => \m_wrap_addr[3]_i_2_n_0\,
      I1 => m_r_cmd(8),
      I2 => m_r_cmd(3),
      I3 => m_r_cmd(6),
      I4 => m_r_cmd(2),
      I5 => m_r_cmd(7),
      O => f_m_wrap_addr_return(3)
    );
\m_wrap_addr[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_r_cmd(16),
      I1 => m_r_cmd(4),
      O => \m_wrap_addr[3]_i_2_n_0\
    );
\m_wrap_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => m_cmd_pop,
      D => f_m_wrap_addr_return(1),
      Q => m_wrap_addr(1),
      R => '0'
    );
\m_wrap_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => m_cmd_pop,
      D => f_m_wrap_addr_return(2),
      Q => m_wrap_addr(2),
      R => '0'
    );
\m_wrap_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => m_cmd_pop,
      D => f_m_wrap_addr_return(3),
      Q => m_wrap_addr(3),
      R => '0'
    );
\m_wrap_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47774744"
    )
        port map (
      I0 => \m_wrap_cnt_reg_n_0_[0]\,
      I1 => \m_wrap_cnt[3]_i_4_n_0\,
      I2 => m_r_cmd(17),
      I3 => m_r_cmd(4),
      I4 => \m_wrap_cnt[0]_i_2_n_0\,
      O => \m_wrap_cnt[0]_i_1_n_0\
    );
\m_wrap_cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33550F0033550FFF"
    )
        port map (
      I0 => m_r_cmd(15),
      I1 => m_r_cmd(16),
      I2 => m_r_cmd(14),
      I3 => m_r_cmd(2),
      I4 => m_r_cmd(3),
      I5 => m_r_cmd(13),
      O => \m_wrap_cnt[0]_i_2_n_0\
    );
\m_wrap_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"909090909F9F9F90"
    )
        port map (
      I0 => \m_wrap_cnt_reg_n_0_[0]\,
      I1 => \m_wrap_cnt_reg_n_0_[1]\,
      I2 => \m_wrap_cnt[3]_i_4_n_0\,
      I3 => \m_wrap_cnt[1]_i_2_n_0\,
      I4 => m_r_cmd(4),
      I5 => \m_wrap_cnt[1]_i_3_n_0\,
      O => \m_wrap_cnt[1]_i_1_n_0\
    );
\m_wrap_cnt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3355000F3355FF0F"
    )
        port map (
      I0 => m_r_cmd(16),
      I1 => m_r_cmd(17),
      I2 => m_r_cmd(14),
      I3 => m_r_cmd(2),
      I4 => m_r_cmd(3),
      I5 => m_r_cmd(15),
      O => \m_wrap_cnt[1]_i_2_n_0\
    );
\m_wrap_cnt[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => m_r_cmd(6),
      I1 => m_r_cmd(18),
      I2 => m_r_cmd(4),
      O => \m_wrap_cnt[1]_i_3_n_0\
    );
\m_wrap_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBB888888888"
    )
        port map (
      I0 => \m_wrap_cnt[2]_i_2_n_0\,
      I1 => \m_wrap_cnt[3]_i_4_n_0\,
      I2 => \m_wrap_cnt[2]_i_3_n_0\,
      I3 => m_r_cmd(4),
      I4 => m_r_cmd(19),
      I5 => m_r_cmd(7),
      O => \m_wrap_cnt[2]_i_1_n_0\
    );
\m_wrap_cnt[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \m_wrap_cnt_reg_n_0_[2]\,
      I1 => \m_wrap_cnt_reg_n_0_[1]\,
      I2 => \m_wrap_cnt_reg_n_0_[0]\,
      O => \m_wrap_cnt[2]_i_2_n_0\
    );
\m_wrap_cnt[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3355000F3355FF0F"
    )
        port map (
      I0 => m_r_cmd(17),
      I1 => m_r_cmd(18),
      I2 => m_r_cmd(15),
      I3 => m_r_cmd(2),
      I4 => m_r_cmd(3),
      I5 => m_r_cmd(16),
      O => \m_wrap_cnt[2]_i_3_n_0\
    );
\m_wrap_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888888F"
    )
        port map (
      I0 => \^m_axi_rready_i_reg_0\,
      I1 => m_axi_rvalid,
      I2 => rresp_fifo_full,
      I3 => m_cmd_valid_reg_n_0,
      I4 => m_cmd_empty,
      O => \m_wrap_cnt[3]_i_1_n_0\
    );
\m_wrap_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888B888BB88B888"
    )
        port map (
      I0 => \m_wrap_cnt[3]_i_3_n_0\,
      I1 => \m_wrap_cnt[3]_i_4_n_0\,
      I2 => \m_wrap_cnt[3]_i_5_n_0\,
      I3 => m_r_cmd(8),
      I4 => m_r_cmd(4),
      I5 => m_r_cmd(20),
      O => \m_wrap_cnt[3]_i_2_n_0\
    );
\m_wrap_cnt[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \m_wrap_cnt_reg_n_0_[3]\,
      I1 => \m_wrap_cnt_reg_n_0_[2]\,
      I2 => \m_wrap_cnt_reg_n_0_[0]\,
      I3 => \m_wrap_cnt_reg_n_0_[1]\,
      O => \m_wrap_cnt[3]_i_3_n_0\
    );
\m_wrap_cnt[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEFEFEFEFEFEFE"
    )
        port map (
      I0 => m_cmd_empty,
      I1 => m_cmd_valid_reg_n_0,
      I2 => rresp_fifo_full,
      I3 => m_axi_rlast,
      I4 => m_axi_rvalid,
      I5 => \^m_axi_rready_i_reg_0\,
      O => \m_wrap_cnt[3]_i_4_n_0\
    );
\m_wrap_cnt[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3355000F3355FF0F"
    )
        port map (
      I0 => m_r_cmd(18),
      I1 => m_r_cmd(19),
      I2 => m_r_cmd(16),
      I3 => m_r_cmd(2),
      I4 => m_r_cmd(3),
      I5 => m_r_cmd(17),
      O => \m_wrap_cnt[3]_i_5_n_0\
    );
\m_wrap_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => \m_wrap_cnt[3]_i_1_n_0\,
      D => \m_wrap_cnt[0]_i_1_n_0\,
      Q => \m_wrap_cnt_reg_n_0_[0]\,
      R => '0'
    );
\m_wrap_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => \m_wrap_cnt[3]_i_1_n_0\,
      D => \m_wrap_cnt[1]_i_1_n_0\,
      Q => \m_wrap_cnt_reg_n_0_[1]\,
      R => '0'
    );
\m_wrap_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => \m_wrap_cnt[3]_i_1_n_0\,
      D => \m_wrap_cnt[2]_i_1_n_0\,
      Q => \m_wrap_cnt_reg_n_0_[2]\,
      R => '0'
    );
\m_wrap_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => \m_wrap_cnt[3]_i_1_n_0\,
      D => \m_wrap_cnt[3]_i_2_n_0\,
      Q => \m_wrap_cnt_reg_n_0_[3]\,
      R => '0'
    );
rresp_wrap_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => rresp_wrap_i_2_n_0,
      I1 => s_cmd_fifo_i_2_n_0,
      I2 => rresp_wrap_i_3_n_0,
      I3 => dw_fifogen_rresp_i_5_n_0,
      I4 => rresp_wrap_reg_n_0,
      O => rresp_wrap_i_1_n_0
    );
rresp_wrap_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => s_r_cmd(0),
      I1 => s_r_cmd(1),
      I2 => s_r_cmd(16),
      I3 => s_r_cmd(18),
      I4 => s_r_cmd(17),
      I5 => s_r_cmd(19),
      O => rresp_wrap_i_2_n_0
    );
rresp_wrap_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => burst(0),
      I1 => burst(1),
      I2 => s_conv_len(3),
      I3 => s_conv_len(2),
      I4 => s_conv_len(1),
      I5 => s_conv_len(0),
      O => rresp_wrap_i_3_n_0
    );
rresp_wrap_reg: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => '1',
      D => rresp_wrap_i_1_n_0,
      Q => rresp_wrap_reg_n_0,
      R => \s_rcnt_reg[0]_0\
    );
\s_buf[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_buf_reg_n_0_[0]\,
      O => \s_buf[0]_i_1_n_0\
    );
\s_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \s_buf_reg_n_0_[0]\,
      I1 => \s_buf_reg_n_0_[1]\,
      O => \s_buf[1]_i_1_n_0\
    );
\s_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \s_buf_reg_n_0_[0]\,
      I1 => \s_buf_reg_n_0_[1]\,
      I2 => \s_buf_reg_n_0_[2]\,
      O => \s_buf[2]_i_1_n_0\
    );
\s_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => \s_buf[0]_i_1_n_0\,
      Q => \s_buf_reg_n_0_[0]\,
      R => \s_rcnt_reg[0]_0\
    );
\s_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => \s_buf[1]_i_1_n_0\,
      Q => \s_buf_reg_n_0_[1]\,
      R => \s_rcnt_reg[0]_0\
    );
\s_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => \s_buf[2]_i_1_n_0\,
      Q => \s_buf_reg_n_0_[2]\,
      R => \s_rcnt_reg[0]_0\
    );
s_cmd_fifo: entity work.\design_1_auto_us_df_9_fifo_generator_v13_2_5__parameterized1\
     port map (
      almost_empty => NLW_s_cmd_fifo_almost_empty_UNCONNECTED,
      almost_full => NLW_s_cmd_fifo_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_s_cmd_fifo_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_s_cmd_fifo_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_s_cmd_fifo_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_s_cmd_fifo_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_s_cmd_fifo_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_s_cmd_fifo_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_s_cmd_fifo_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_s_cmd_fifo_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_s_cmd_fifo_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_s_cmd_fifo_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_s_cmd_fifo_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_s_cmd_fifo_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_s_cmd_fifo_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_s_cmd_fifo_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_s_cmd_fifo_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_s_cmd_fifo_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_s_cmd_fifo_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_s_cmd_fifo_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_s_cmd_fifo_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_s_cmd_fifo_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_s_cmd_fifo_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_s_cmd_fifo_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_s_cmd_fifo_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_s_cmd_fifo_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_s_cmd_fifo_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_s_cmd_fifo_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_s_cmd_fifo_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_s_cmd_fifo_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_s_cmd_fifo_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_s_cmd_fifo_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_s_cmd_fifo_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_s_cmd_fifo_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_s_cmd_fifo_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_s_cmd_fifo_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_s_cmd_fifo_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_s_cmd_fifo_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_s_cmd_fifo_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_s_cmd_fifo_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_s_cmd_fifo_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_s_cmd_fifo_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_s_cmd_fifo_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_s_cmd_fifo_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_s_cmd_fifo_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_s_cmd_fifo_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_s_cmd_fifo_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_s_cmd_fifo_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_s_cmd_fifo_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_s_cmd_fifo_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_s_cmd_fifo_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_s_cmd_fifo_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_s_cmd_fifo_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_s_cmd_fifo_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_s_cmd_fifo_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_s_cmd_fifo_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => s_rlast_reg_0,
      data_count(4 downto 0) => NLW_s_cmd_fifo_data_count_UNCONNECTED(4 downto 0),
      dbiterr => NLW_s_cmd_fifo_dbiterr_UNCONNECTED,
      din(28) => '0',
      din(27 downto 21) => Q(6 downto 0),
      din(20) => '0',
      din(19 downto 16) => s_axi_arlen(3 downto 0),
      din(15 downto 13) => s_axi_arsize(2 downto 0),
      din(12 downto 5) => Q(83 downto 76),
      din(4 downto 2) => Q(69 downto 67),
      din(1 downto 0) => Q(71 downto 70),
      dout(28) => NLW_s_cmd_fifo_dout_UNCONNECTED(28),
      dout(27 downto 0) => s_r_cmd(27 downto 0),
      empty => s_cmd_empty,
      full => s_cmd_full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_s_cmd_fifo_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_s_cmd_fifo_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_s_cmd_fifo_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(3 downto 0) => NLW_s_cmd_fifo_m_axi_arid_UNCONNECTED(3 downto 0),
      m_axi_arlen(7 downto 0) => NLW_s_cmd_fifo_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(1 downto 0) => NLW_s_cmd_fifo_m_axi_arlock_UNCONNECTED(1 downto 0),
      m_axi_arprot(2 downto 0) => NLW_s_cmd_fifo_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_s_cmd_fifo_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_s_cmd_fifo_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_s_cmd_fifo_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_s_cmd_fifo_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_s_cmd_fifo_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_s_cmd_fifo_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_s_cmd_fifo_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_s_cmd_fifo_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(3 downto 0) => NLW_s_cmd_fifo_m_axi_awid_UNCONNECTED(3 downto 0),
      m_axi_awlen(7 downto 0) => NLW_s_cmd_fifo_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(1 downto 0) => NLW_s_cmd_fifo_m_axi_awlock_UNCONNECTED(1 downto 0),
      m_axi_awprot(2 downto 0) => NLW_s_cmd_fifo_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_s_cmd_fifo_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_s_cmd_fifo_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_s_cmd_fifo_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_s_cmd_fifo_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_s_cmd_fifo_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(3 downto 0) => B"0000",
      m_axi_bready => NLW_s_cmd_fifo_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(3 downto 0) => B"0000",
      m_axi_rlast => '0',
      m_axi_rready => NLW_s_cmd_fifo_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_s_cmd_fifo_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(3 downto 0) => NLW_s_cmd_fifo_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => NLW_s_cmd_fifo_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_s_cmd_fifo_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_s_cmd_fifo_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_s_cmd_fifo_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_s_cmd_fifo_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_s_cmd_fifo_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_s_cmd_fifo_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_s_cmd_fifo_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_s_cmd_fifo_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_s_cmd_fifo_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_s_cmd_fifo_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_s_cmd_fifo_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_s_cmd_fifo_overflow_UNCONNECTED,
      prog_empty => NLW_s_cmd_fifo_prog_empty_UNCONNECTED,
      prog_empty_thresh(4 downto 0) => B"00000",
      prog_empty_thresh_assert(4 downto 0) => B"00000",
      prog_empty_thresh_negate(4 downto 0) => B"00000",
      prog_full => NLW_s_cmd_fifo_prog_full_UNCONNECTED,
      prog_full_thresh(4 downto 0) => B"00000",
      prog_full_thresh_assert(4 downto 0) => B"00000",
      prog_full_thresh_negate(4 downto 0) => B"00000",
      rd_clk => '0',
      rd_data_count(4 downto 0) => NLW_s_cmd_fifo_rd_data_count_UNCONNECTED(4 downto 0),
      rd_en => s_buf,
      rd_rst => '0',
      rd_rst_busy => NLW_s_cmd_fifo_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(1 downto 0) => B"00",
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_s_cmd_fifo_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_s_cmd_fifo_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_s_cmd_fifo_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_s_cmd_fifo_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_s_cmd_fifo_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_s_cmd_fifo_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_s_cmd_fifo_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_s_cmd_fifo_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_s_cmd_fifo_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_s_cmd_fifo_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_s_cmd_fifo_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_s_cmd_fifo_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_s_cmd_fifo_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_s_cmd_fifo_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_s_cmd_fifo_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => reset_r,
      underflow => NLW_s_cmd_fifo_underflow_UNCONNECTED,
      valid => NLW_s_cmd_fifo_valid_UNCONNECTED,
      wr_ack => NLW_s_cmd_fifo_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(4 downto 0) => NLW_s_cmd_fifo_wr_data_count_UNCONNECTED(4 downto 0),
      wr_en => \^s_cmd_push\,
      wr_rst => '0',
      wr_rst_busy => NLW_s_cmd_fifo_wr_rst_busy_UNCONNECTED
    );
s_cmd_fifo_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022022222"
    )
        port map (
      I0 => s_cmd_fifo_i_2_n_0,
      I1 => rresp_fifo_empty,
      I2 => \^s_rvalid_d2_reg_0\,
      I3 => s_axi_rready,
      I4 => s_rvalid_reg_n_0,
      I5 => s_cmd_empty,
      O => s_buf
    );
s_cmd_fifo_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => s_rcnt_reg(7),
      I1 => \s_rcnt[7]_i_3_n_0\,
      I2 => s_rcnt_reg(6),
      I3 => s_rcnt_reg(5),
      I4 => s_rresp_fifo_stall_reg_n_0,
      O => s_cmd_fifo_i_2_n_0
    );
\s_conv_len[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => s_conv_len(0),
      I1 => \s_conv_len[3]_i_2_n_0\,
      I2 => s_r_cmd(16),
      O => \s_conv_len[0]_i_1_n_0\
    );
\s_conv_len[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => s_conv_len(0),
      I1 => s_conv_len(1),
      I2 => \s_conv_len[3]_i_2_n_0\,
      I3 => s_r_cmd(17),
      O => \s_conv_len[1]_i_1_n_0\
    );
\s_conv_len[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => s_conv_len(2),
      I1 => s_conv_len(1),
      I2 => s_conv_len(0),
      I3 => \s_conv_len[3]_i_2_n_0\,
      I4 => s_r_cmd(18),
      O => \s_conv_len[2]_i_1_n_0\
    );
\s_conv_len[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => s_conv_len(3),
      I1 => s_conv_len(2),
      I2 => s_conv_len(0),
      I3 => s_conv_len(1),
      I4 => \s_conv_len[3]_i_2_n_0\,
      I5 => s_r_cmd(19),
      O => \s_conv_len[3]_i_1_n_0\
    );
\s_conv_len[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000DF"
    )
        port map (
      I0 => s_rvalid_reg_n_0,
      I1 => s_axi_rready,
      I2 => \^s_rvalid_d2_reg_0\,
      I3 => rresp_fifo_empty,
      I4 => s_rresp_fifo_stall_i_3_n_0,
      O => \s_conv_len[3]_i_2_n_0\
    );
\s_conv_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => dw_fifogen_rresp_i_4_n_0,
      D => \s_conv_len[0]_i_1_n_0\,
      Q => s_conv_len(0),
      R => '0'
    );
\s_conv_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => dw_fifogen_rresp_i_4_n_0,
      D => \s_conv_len[1]_i_1_n_0\,
      Q => s_conv_len(1),
      R => '0'
    );
\s_conv_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => dw_fifogen_rresp_i_4_n_0,
      D => \s_conv_len[2]_i_1_n_0\,
      Q => s_conv_len(2),
      R => '0'
    );
\s_conv_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => dw_fifogen_rresp_i_4_n_0,
      D => \s_conv_len[3]_i_1_n_0\,
      Q => s_conv_len(3),
      R => '0'
    );
\s_conv_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => s_r_cmd(13),
      Q => s_conv_size(0),
      R => '0'
    );
\s_conv_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => s_r_cmd(14),
      Q => s_conv_size(1),
      R => '0'
    );
\s_conv_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => s_r_cmd(15),
      Q => s_conv_size(2),
      R => '0'
    );
\s_id_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_rbuf_en,
      D => s_id_reg,
      Q => s_id_d1,
      R => '0'
    );
\s_id_d2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => s_id_d1,
      I1 => first_rvalid_d1,
      I2 => s_axi_rready,
      I3 => \^s_rvalid_d2_reg_0\,
      I4 => \^s_axi_rid\(0),
      O => \s_id_d2[0]_i_1_n_0\
    );
\s_id_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => '1',
      D => \s_id_d2[0]_i_1_n_0\,
      Q => \^s_axi_rid\(0),
      R => \s_rcnt_reg[0]_0\
    );
\s_id_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => s_r_cmd(20),
      Q => s_id_reg,
      R => '0'
    );
\s_raddr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => s_r_cmd(21),
      I1 => s_r_cmd(2),
      I2 => s_r_cmd(3),
      I3 => s_buf,
      I4 => \s_raddr[0]_i_2_n_0\,
      O => \s_raddr[0]_i_1_n_0\
    );
\s_raddr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEF1110"
    )
        port map (
      I0 => \s_rsize_reg_n_0_[0]\,
      I1 => \s_rsize_reg_n_0_[1]\,
      I2 => burst(1),
      I3 => burst(0),
      I4 => \s_raddr_reg_n_0_[0]\,
      I5 => \s_raddr[9]_i_3_n_0\,
      O => \s_raddr[0]_i_2_n_0\
    );
\s_raddr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => s_r_cmd(22),
      I1 => s_r_cmd(3),
      I2 => s_buf,
      I3 => s_wrap_addr(1),
      I4 => \s_raddr[9]_i_3_n_0\,
      I5 => \s_raddr[1]_i_2_n_0\,
      O => \s_raddr[1]_i_1_n_0\
    );
\s_raddr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000FBBBFFFF04440"
    )
        port map (
      I0 => \s_rsize_reg_n_0_[1]\,
      I1 => \s_raddr_reg_n_0_[0]\,
      I2 => burst(1),
      I3 => burst(0),
      I4 => \s_rsize_reg_n_0_[0]\,
      I5 => \s_raddr_reg_n_0_[1]\,
      O => \s_raddr[1]_i_2_n_0\
    );
\s_raddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => s_r_cmd(23),
      I1 => s_r_cmd(2),
      I2 => s_r_cmd(3),
      I3 => s_buf,
      I4 => \s_raddr[2]_i_2_n_0\,
      O => \s_raddr[2]_i_1_n_0\
    );
\s_raddr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8BB88BB8B88BB8"
    )
        port map (
      I0 => s_wrap_addr(2),
      I1 => \s_raddr[9]_i_3_n_0\,
      I2 => \s_raddr[2]_i_3_n_0\,
      I3 => \s_rsize_reg_n_0_[1]\,
      I4 => \s_raddr[4]_i_3_n_0\,
      I5 => \s_raddr_reg_n_0_[2]\,
      O => \s_raddr[2]_i_2_n_0\
    );
\s_raddr[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA0AAA000008880"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[1]\,
      I1 => \s_raddr_reg_n_0_[0]\,
      I2 => burst(0),
      I3 => burst(1),
      I4 => \s_rsize_reg_n_0_[1]\,
      I5 => \s_rsize_reg_n_0_[0]\,
      O => \s_raddr[2]_i_3_n_0\
    );
\s_raddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B8BB"
    )
        port map (
      I0 => s_r_cmd(24),
      I1 => s_buf,
      I2 => s_wrap_addr(3),
      I3 => \s_raddr[9]_i_3_n_0\,
      I4 => \s_raddr_reg_n_0_[3]\,
      I5 => \s_raddr[3]_i_2_n_0\,
      O => \s_raddr[3]_i_1_n_0\
    );
\s_raddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDDFCDDFCDFFDDFF"
    )
        port map (
      I0 => \s_rsize_reg_n_0_[1]\,
      I1 => \s_raddr[4]_i_3_n_0\,
      I2 => \s_raddr_reg_n_0_[1]\,
      I3 => \s_raddr_reg_n_0_[2]\,
      I4 => \s_raddr_reg_n_0_[0]\,
      I5 => \s_rsize_reg_n_0_[0]\,
      O => \s_raddr[3]_i_2_n_0\
    );
\s_raddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00960096"
    )
        port map (
      I0 => \s_raddr[4]_i_2_n_0\,
      I1 => \s_raddr[4]_i_3_n_0\,
      I2 => \s_raddr_reg_n_0_[4]\,
      I3 => \s_raddr[9]_i_3_n_0\,
      I4 => \s_raddr[4]_i_4_n_0\,
      I5 => s_buf,
      O => \s_raddr[4]_i_1_n_0\
    );
\s_raddr[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[3]\,
      I1 => \s_raddr[3]_i_2_n_0\,
      O => \s_raddr[4]_i_2_n_0\
    );
\s_raddr[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => burst(0),
      I1 => burst(1),
      O => \s_raddr[4]_i_3_n_0\
    );
\s_raddr[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4777FFFFFFFFFFFF"
    )
        port map (
      I0 => \s_wrap_addr[3]_i_2_n_0\,
      I1 => s_r_cmd(2),
      I2 => s_r_cmd(3),
      I3 => s_r_cmd(7),
      I4 => s_r_cmd(25),
      I5 => \s_raddr[5]_i_4_n_0\,
      O => \s_raddr[4]_i_4_n_0\
    );
\s_raddr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B88888B"
    )
        port map (
      I0 => \s_raddr[5]_i_2_n_0\,
      I1 => s_buf,
      I2 => \s_raddr[9]_i_3_n_0\,
      I3 => \s_raddr[5]_i_3_n_0\,
      I4 => \s_raddr_reg_n_0_[5]\,
      O => \s_raddr[5]_i_1_n_0\
    );
\s_raddr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080C00000000000"
    )
        port map (
      I0 => s_r_cmd(7),
      I1 => s_r_cmd(3),
      I2 => s_r_cmd(26),
      I3 => s_r_cmd(8),
      I4 => s_r_cmd(2),
      I5 => \s_raddr[5]_i_4_n_0\,
      O => \s_raddr[5]_i_2_n_0\
    );
\s_raddr[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFD54FD"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[4]\,
      I1 => burst(1),
      I2 => burst(0),
      I3 => \s_raddr_reg_n_0_[3]\,
      I4 => \s_raddr[3]_i_2_n_0\,
      O => \s_raddr[5]_i_3_n_0\
    );
\s_raddr[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_r_cmd(1),
      I1 => s_r_cmd(0),
      O => \s_raddr[5]_i_4_n_0\
    );
\s_raddr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B88888B"
    )
        port map (
      I0 => \s_raddr[6]_i_2_n_0\,
      I1 => s_buf,
      I2 => \s_raddr[9]_i_3_n_0\,
      I3 => \s_raddr[7]_i_2_n_0\,
      I4 => \s_raddr_reg_n_0_[6]\,
      O => \s_raddr[6]_i_1_n_0\
    );
\s_raddr[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => s_r_cmd(27),
      I1 => s_r_cmd(8),
      I2 => s_r_cmd(0),
      I3 => s_r_cmd(1),
      I4 => s_r_cmd(3),
      I5 => s_r_cmd(2),
      O => \s_raddr[6]_i_2_n_0\
    );
\s_raddr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A6"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[7]\,
      I1 => \s_raddr_reg_n_0_[6]\,
      I2 => \s_raddr[7]_i_2_n_0\,
      I3 => \s_raddr[9]_i_3_n_0\,
      I4 => s_buf,
      O => \s_raddr[7]_i_1_n_0\
    );
\s_raddr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB0FFFBFFFFFFFF"
    )
        port map (
      I0 => \s_raddr[3]_i_2_n_0\,
      I1 => \s_raddr_reg_n_0_[3]\,
      I2 => burst(0),
      I3 => burst(1),
      I4 => \s_raddr_reg_n_0_[4]\,
      I5 => \s_raddr_reg_n_0_[5]\,
      O => \s_raddr[7]_i_2_n_0\
    );
\s_raddr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0041"
    )
        port map (
      I0 => s_buf,
      I1 => \s_raddr_reg_n_0_[8]\,
      I2 => \s_raddr[9]_i_2_n_0\,
      I3 => \s_raddr[9]_i_3_n_0\,
      O => \s_raddr[8]_i_1_n_0\
    );
\s_raddr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004414"
    )
        port map (
      I0 => s_buf,
      I1 => \s_raddr_reg_n_0_[9]\,
      I2 => \s_raddr_reg_n_0_[8]\,
      I3 => \s_raddr[9]_i_2_n_0\,
      I4 => \s_raddr[9]_i_3_n_0\,
      O => \s_raddr[9]_i_1_n_0\
    );
\s_raddr[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[6]\,
      I1 => \s_raddr[7]_i_2_n_0\,
      I2 => \s_raddr_reg_n_0_[7]\,
      O => \s_raddr[9]_i_2_n_0\
    );
\s_raddr[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => burst(0),
      I1 => burst(1),
      I2 => \s_wrap_cnt_reg_n_0_[1]\,
      I3 => \s_wrap_cnt_reg_n_0_[0]\,
      I4 => \s_wrap_cnt_reg_n_0_[2]\,
      I5 => \s_wrap_cnt_reg_n_0_[3]\,
      O => \s_raddr[9]_i_3_n_0\
    );
\s_raddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_wrap_cnt,
      D => \s_raddr[0]_i_1_n_0\,
      Q => \s_raddr_reg_n_0_[0]\,
      R => '0'
    );
\s_raddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_wrap_cnt,
      D => \s_raddr[1]_i_1_n_0\,
      Q => \s_raddr_reg_n_0_[1]\,
      R => '0'
    );
\s_raddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_wrap_cnt,
      D => \s_raddr[2]_i_1_n_0\,
      Q => \s_raddr_reg_n_0_[2]\,
      R => '0'
    );
\s_raddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_wrap_cnt,
      D => \s_raddr[3]_i_1_n_0\,
      Q => \s_raddr_reg_n_0_[3]\,
      R => '0'
    );
\s_raddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_wrap_cnt,
      D => \s_raddr[4]_i_1_n_0\,
      Q => \s_raddr_reg_n_0_[4]\,
      R => '0'
    );
\s_raddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_wrap_cnt,
      D => \s_raddr[5]_i_1_n_0\,
      Q => \s_raddr_reg_n_0_[5]\,
      R => '0'
    );
\s_raddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_wrap_cnt,
      D => \s_raddr[6]_i_1_n_0\,
      Q => \s_raddr_reg_n_0_[6]\,
      R => '0'
    );
\s_raddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_wrap_cnt,
      D => \s_raddr[7]_i_1_n_0\,
      Q => \s_raddr_reg_n_0_[7]\,
      R => '0'
    );
\s_raddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_wrap_cnt,
      D => \s_raddr[8]_i_1_n_0\,
      Q => \s_raddr_reg_n_0_[8]\,
      R => '0'
    );
\s_raddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_wrap_cnt,
      D => \s_raddr[9]_i_1_n_0\,
      Q => \s_raddr_reg_n_0_[9]\,
      R => '0'
    );
\s_rburst_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => s_r_cmd(0),
      Q => burst(0),
      R => '0'
    );
\s_rburst_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => s_r_cmd(1),
      Q => burst(1),
      R => '0'
    );
\s_rcnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => s_r_cmd(5),
      I1 => s_cmd_fifo_i_2_n_0,
      I2 => s_rcnt_reg(0),
      O => \p_0_in__0\(0)
    );
\s_rcnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => s_r_cmd(6),
      I1 => s_cmd_fifo_i_2_n_0,
      I2 => s_rcnt_reg(0),
      I3 => s_rcnt_reg(1),
      O => \p_0_in__0\(1)
    );
\s_rcnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
        port map (
      I0 => s_r_cmd(7),
      I1 => s_cmd_fifo_i_2_n_0,
      I2 => s_rcnt_reg(2),
      I3 => s_rcnt_reg(1),
      I4 => s_rcnt_reg(0),
      O => \p_0_in__0\(2)
    );
\s_rcnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE010000FE01FE01"
    )
        port map (
      I0 => s_rcnt_reg(1),
      I1 => s_rcnt_reg(0),
      I2 => s_rcnt_reg(2),
      I3 => s_rcnt_reg(3),
      I4 => s_r_cmd(8),
      I5 => s_cmd_fifo_i_2_n_0,
      O => \p_0_in__0\(3)
    );
\s_rcnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF100000EF10EF10"
    )
        port map (
      I0 => s_rcnt_reg(3),
      I1 => s_rcnt_reg(2),
      I2 => \s_rcnt[4]_i_2_n_0\,
      I3 => s_rcnt_reg(4),
      I4 => s_r_cmd(9),
      I5 => s_cmd_fifo_i_2_n_0,
      O => \p_0_in__0\(4)
    );
\s_rcnt[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_rcnt_reg(0),
      I1 => s_rcnt_reg(1),
      O => \s_rcnt[4]_i_2_n_0\
    );
\s_rcnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0FF0F00F0FF0E0"
    )
        port map (
      I0 => s_r_cmd(10),
      I1 => s_rcnt_reg(7),
      I2 => \s_rcnt[7]_i_3_n_0\,
      I3 => s_rcnt_reg(6),
      I4 => s_rcnt_reg(5),
      I5 => s_rresp_fifo_stall_reg_n_0,
      O => \p_0_in__0\(5)
    );
\s_rcnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000FF0FF000FE0"
    )
        port map (
      I0 => s_r_cmd(11),
      I1 => s_rcnt_reg(7),
      I2 => \s_rcnt[7]_i_3_n_0\,
      I3 => s_rcnt_reg(6),
      I4 => s_rcnt_reg(5),
      I5 => s_rresp_fifo_stall_reg_n_0,
      O => \p_0_in__0\(6)
    );
\s_rcnt[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1000101F101F10"
    )
        port map (
      I0 => s_cmd_empty,
      I1 => rresp_fifo_empty,
      I2 => s_cmd_fifo_i_2_n_0,
      I3 => s_rvalid_reg_n_0,
      I4 => s_axi_rready,
      I5 => \^s_rvalid_d2_reg_0\,
      O => \s_rcnt[7]_i_1_n_0\
    );
\s_rcnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCC3CCCCCCC2C"
    )
        port map (
      I0 => s_r_cmd(12),
      I1 => s_rcnt_reg(7),
      I2 => \s_rcnt[7]_i_3_n_0\,
      I3 => s_rcnt_reg(6),
      I4 => s_rcnt_reg(5),
      I5 => s_rresp_fifo_stall_reg_n_0,
      O => \p_0_in__0\(7)
    );
\s_rcnt[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => s_rcnt_reg(4),
      I1 => s_rcnt_reg(0),
      I2 => s_rcnt_reg(1),
      I3 => s_rcnt_reg(2),
      I4 => s_rcnt_reg(3),
      O => \s_rcnt[7]_i_3_n_0\
    );
\s_rcnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => \s_rcnt[7]_i_1_n_0\,
      D => \p_0_in__0\(0),
      Q => s_rcnt_reg(0),
      R => \s_rcnt_reg[0]_0\
    );
\s_rcnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => \s_rcnt[7]_i_1_n_0\,
      D => \p_0_in__0\(1),
      Q => s_rcnt_reg(1),
      R => \s_rcnt_reg[0]_0\
    );
\s_rcnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => \s_rcnt[7]_i_1_n_0\,
      D => \p_0_in__0\(2),
      Q => s_rcnt_reg(2),
      R => \s_rcnt_reg[0]_0\
    );
\s_rcnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => \s_rcnt[7]_i_1_n_0\,
      D => \p_0_in__0\(3),
      Q => s_rcnt_reg(3),
      R => \s_rcnt_reg[0]_0\
    );
\s_rcnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => \s_rcnt[7]_i_1_n_0\,
      D => \p_0_in__0\(4),
      Q => s_rcnt_reg(4),
      R => \s_rcnt_reg[0]_0\
    );
\s_rcnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => \s_rcnt[7]_i_1_n_0\,
      D => \p_0_in__0\(5),
      Q => s_rcnt_reg(5),
      R => \s_rcnt_reg[0]_0\
    );
\s_rcnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => \s_rcnt[7]_i_1_n_0\,
      D => \p_0_in__0\(6),
      Q => s_rcnt_reg(6),
      R => \s_rcnt_reg[0]_0\
    );
\s_rcnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => \s_rcnt[7]_i_1_n_0\,
      D => \p_0_in__0\(7),
      Q => s_rcnt_reg(7),
      R => \s_rcnt_reg[0]_0\
    );
s_rlast_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_rbuf_en,
      D => s_rlast,
      Q => s_rlast_d1,
      R => \s_rcnt_reg[0]_0\
    );
s_rlast_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_rbuf_en,
      D => s_rlast_d1,
      Q => s_axi_rlast,
      R => \s_rcnt_reg[0]_0\
    );
s_rlast_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => s_rlast_i_2_n_0,
      I1 => s_rlast_i_3_n_0,
      I2 => s_wrap_cnt,
      I3 => s_rlast,
      O => s_rlast_i_1_n_0
    );
s_rlast_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => s_buf,
      I1 => s_rlast_i_4_n_0,
      I2 => s_r_cmd(12),
      I3 => s_r_cmd(6),
      I4 => s_r_cmd(7),
      I5 => s_r_cmd(5),
      O => s_rlast_i_2_n_0
    );
s_rlast_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => s_rcnt_reg(4),
      I1 => s_rcnt_reg(7),
      I2 => s_rcnt_reg(5),
      I3 => s_rcnt_reg(6),
      I4 => s_rlast_i_5_n_0,
      O => s_rlast_i_3_n_0
    );
s_rlast_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_r_cmd(11),
      I1 => s_r_cmd(10),
      I2 => s_r_cmd(9),
      I3 => s_r_cmd(8),
      O => s_rlast_i_4_n_0
    );
s_rlast_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_rcnt_reg(3),
      I1 => s_rcnt_reg(2),
      I2 => s_rcnt_reg(0),
      I3 => s_rcnt_reg(1),
      O => s_rlast_i_5_n_0
    );
s_rlast_reg: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => '1',
      D => s_rlast_i_1_n_0,
      Q => s_rlast,
      R => \s_rcnt_reg[0]_0\
    );
\s_rresp_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_rbuf_en,
      D => s_rresp_reg(0),
      Q => s_rresp_d1(0),
      R => '0'
    );
\s_rresp_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_rbuf_en,
      D => s_rresp_reg(1),
      Q => s_rresp_d1(1),
      R => '0'
    );
\s_rresp_d2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => first_rvalid_d1,
      I1 => s_axi_rready,
      I2 => \^s_rvalid_d2_reg_0\,
      O => s_id_d2
    );
\s_rresp_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_id_d2,
      D => s_rresp_d1(0),
      Q => s_axi_rresp(0),
      R => \s_rcnt_reg[0]_0\
    );
\s_rresp_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_id_d2,
      D => s_rresp_d1(1),
      Q => s_axi_rresp(1),
      R => \s_rcnt_reg[0]_0\
    );
s_rresp_fifo_stall_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888CC8000"
    )
        port map (
      I0 => s_rresp_fifo_stall_reg_n_0,
      I1 => \out\,
      I2 => s_rvalid_reg_n_0,
      I3 => s_rresp_fifo_stall_i_2_n_0,
      I4 => rresp_fifo_empty,
      I5 => s_rresp_fifo_stall_i_3_n_0,
      O => s_rresp_fifo_stall_i_1_n_0
    );
s_rresp_fifo_stall_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_rvalid_d2_reg_0\,
      I1 => s_axi_rready,
      O => s_rresp_fifo_stall_i_2_n_0
    );
s_rresp_fifo_stall_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBA"
    )
        port map (
      I0 => s_cmd_fifo_i_2_n_0,
      I1 => s_rresp_fifo_stall_reg_n_0,
      I2 => rresp_wrap_reg_n_0,
      I3 => \s_rresp_reg[1]_i_3_n_0\,
      O => s_rresp_fifo_stall_i_3_n_0
    );
s_rresp_fifo_stall_reg: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => '1',
      D => s_rresp_fifo_stall_i_1_n_0,
      Q => s_rresp_fifo_stall_reg_n_0,
      R => '0'
    );
\s_rresp_first_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => s_rresp_i(0),
      Q => s_rresp_first(0),
      R => '0'
    );
\s_rresp_first_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => s_rresp_i(1),
      Q => s_rresp_first(1),
      R => '0'
    );
\s_rresp_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_rresp_first(0),
      I1 => dw_fifogen_rresp_i_5_n_0,
      I2 => s_rresp_i(0),
      O => \s_rresp_reg[0]_i_1_n_0\
    );
\s_rresp_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555F7FF5555"
    )
        port map (
      I0 => dw_fifogen_rresp_i_5_n_0,
      I1 => \^s_rvalid_d2_reg_0\,
      I2 => s_axi_rready,
      I3 => s_rvalid_reg_n_0,
      I4 => rresp_wrap_reg_n_0,
      I5 => \s_rresp_reg[1]_i_3_n_0\,
      O => \s_rresp_reg[1]_i_1_n_0\
    );
\s_rresp_reg[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_rresp_first(1),
      I1 => dw_fifogen_rresp_i_5_n_0,
      I2 => s_rresp_i(1),
      O => \s_rresp_reg[1]_i_2_n_0\
    );
\s_rresp_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001000100000"
    )
        port map (
      I0 => \s_rresp_reg[1]_i_4_n_0\,
      I1 => s_conv_size(0),
      I2 => s_conv_size(2),
      I3 => s_conv_size(1),
      I4 => burst(1),
      I5 => burst(0),
      O => \s_rresp_reg[1]_i_3_n_0\
    );
\s_rresp_reg[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00FC00E0000000"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[0]\,
      I1 => \s_rsize_reg_n_0_[0]\,
      I2 => \s_raddr_reg_n_0_[2]\,
      I3 => \s_raddr_reg_n_0_[3]\,
      I4 => \s_raddr_reg_n_0_[1]\,
      I5 => \s_rsize_reg_n_0_[1]\,
      O => \s_rresp_reg[1]_i_4_n_0\
    );
\s_rresp_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => \s_rresp_reg[1]_i_1_n_0\,
      D => \s_rresp_reg[0]_i_1_n_0\,
      Q => s_rresp_reg(0),
      R => '0'
    );
\s_rresp_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => \s_rresp_reg[1]_i_1_n_0\,
      D => \s_rresp_reg[1]_i_2_n_0\,
      Q => s_rresp_reg(1),
      R => '0'
    );
\s_rsize_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => s_r_cmd(2),
      Q => \s_rsize_reg_n_0_[0]\,
      R => '0'
    );
\s_rsize_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => s_r_cmd(3),
      Q => \s_rsize_reg_n_0_[1]\,
      R => '0'
    );
s_rvalid_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_rbuf_en,
      D => s_rvalid_reg_n_0,
      Q => s_rvalid_d1,
      R => \s_rcnt_reg[0]_0\
    );
s_rvalid_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_rbuf_en,
      D => s_rvalid_d1,
      Q => \^s_rvalid_d2_reg_0\,
      R => \s_rcnt_reg[0]_0\
    );
s_rvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C8C8CCC8C8C8C0"
    )
        port map (
      I0 => s_buf,
      I1 => \out\,
      I2 => \s_conv_len[3]_i_2_n_0\,
      I3 => s_rvalid_i_2_n_0,
      I4 => s_rvalid_i_3_n_0,
      I5 => s_rvalid_reg_n_0,
      O => s_rvalid_i_1_n_0
    );
s_rvalid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FF00000000"
    )
        port map (
      I0 => s_cmd_empty,
      I1 => s_rvalid_reg_n_0,
      I2 => rresp_fifo_empty,
      I3 => \^s_rvalid_d2_reg_0\,
      I4 => s_axi_rready,
      I5 => s_cmd_fifo_i_2_n_0,
      O => s_rvalid_i_2_n_0
    );
s_rvalid_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => s_axi_rready,
      I1 => \^s_rvalid_d2_reg_0\,
      I2 => s_rresp_fifo_stall_i_3_n_0,
      O => s_rvalid_i_3_n_0
    );
s_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => '1',
      D => s_rvalid_i_1_n_0,
      Q => s_rvalid_reg_n_0,
      R => '0'
    );
\s_wrap_addr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => s_r_cmd(2),
      I1 => s_r_cmd(22),
      I2 => s_r_cmd(3),
      I3 => s_r_cmd(4),
      I4 => s_r_cmd(6),
      O => f_s_wrap_addr_return(1)
    );
\s_wrap_addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001010100010"
    )
        port map (
      I0 => s_r_cmd(3),
      I1 => s_r_cmd(4),
      I2 => s_r_cmd(23),
      I3 => s_r_cmd(7),
      I4 => s_r_cmd(2),
      I5 => s_r_cmd(6),
      O => f_s_wrap_addr_return(2)
    );
\s_wrap_addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000400044404"
    )
        port map (
      I0 => s_r_cmd(4),
      I1 => s_r_cmd(24),
      I2 => \s_wrap_addr[3]_i_2_n_0\,
      I3 => s_r_cmd(2),
      I4 => s_r_cmd(3),
      I5 => s_r_cmd(7),
      O => f_s_wrap_addr_return(3)
    );
\s_wrap_addr[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_r_cmd(6),
      I1 => s_r_cmd(3),
      I2 => s_r_cmd(8),
      O => \s_wrap_addr[3]_i_2_n_0\
    );
\s_wrap_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => f_s_wrap_addr_return(1),
      Q => s_wrap_addr(1),
      R => '0'
    );
\s_wrap_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => f_s_wrap_addr_return(2),
      Q => s_wrap_addr(2),
      R => '0'
    );
\s_wrap_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_buf,
      D => f_s_wrap_addr_return(3),
      Q => s_wrap_addr(3),
      R => '0'
    );
\s_wrap_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \s_wrap_cnt[0]_i_2_n_0\,
      I1 => s_buf,
      I2 => \s_wrap_cnt_reg_n_0_[0]\,
      O => \s_wrap_cnt[0]_i_1_n_0\
    );
\s_wrap_cnt[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3530353F"
    )
        port map (
      I0 => s_r_cmd(22),
      I1 => s_r_cmd(23),
      I2 => s_r_cmd(3),
      I3 => s_r_cmd(2),
      I4 => s_r_cmd(21),
      O => \s_wrap_cnt[0]_i_2_n_0\
    );
\s_wrap_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \s_wrap_cnt[1]_i_2_n_0\,
      I1 => s_buf,
      I2 => \s_wrap_cnt_reg_n_0_[0]\,
      I3 => \s_wrap_cnt_reg_n_0_[1]\,
      O => \s_wrap_cnt[1]_i_1_n_0\
    );
\s_wrap_cnt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => s_r_cmd(6),
      I1 => s_r_cmd(22),
      I2 => s_r_cmd(2),
      I3 => s_r_cmd(23),
      I4 => s_r_cmd(3),
      I5 => s_r_cmd(24),
      O => \s_wrap_cnt[1]_i_2_n_0\
    );
\s_wrap_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
        port map (
      I0 => \s_wrap_cnt[2]_i_2_n_0\,
      I1 => s_buf,
      I2 => \s_wrap_cnt_reg_n_0_[2]\,
      I3 => \s_wrap_cnt_reg_n_0_[1]\,
      I4 => \s_wrap_cnt_reg_n_0_[0]\,
      O => \s_wrap_cnt[2]_i_1_n_0\
    );
\s_wrap_cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0047FF4700000000"
    )
        port map (
      I0 => s_r_cmd(24),
      I1 => s_r_cmd(2),
      I2 => s_r_cmd(23),
      I3 => s_r_cmd(3),
      I4 => s_r_cmd(25),
      I5 => s_r_cmd(7),
      O => \s_wrap_cnt[2]_i_2_n_0\
    );
\s_wrap_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAABABA"
    )
        port map (
      I0 => s_buf,
      I1 => \s_wrap_cnt[3]_i_3_n_0\,
      I2 => s_rvalid_reg_n_0,
      I3 => s_axi_rready,
      I4 => \^s_rvalid_d2_reg_0\,
      O => s_wrap_cnt
    );
\s_wrap_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => \s_wrap_cnt[3]_i_4_n_0\,
      I1 => s_buf,
      I2 => \s_wrap_cnt_reg_n_0_[3]\,
      I3 => \s_wrap_cnt_reg_n_0_[2]\,
      I4 => \s_wrap_cnt_reg_n_0_[0]\,
      I5 => \s_wrap_cnt_reg_n_0_[1]\,
      O => \s_wrap_cnt[3]_i_2_n_0\
    );
\s_wrap_cnt[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => s_rcnt_reg(5),
      I1 => s_rcnt_reg(6),
      I2 => \s_rcnt[7]_i_3_n_0\,
      I3 => s_rcnt_reg(7),
      O => \s_wrap_cnt[3]_i_3_n_0\
    );
\s_wrap_cnt[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => s_r_cmd(8),
      I1 => s_r_cmd(24),
      I2 => s_r_cmd(2),
      I3 => s_r_cmd(25),
      I4 => s_r_cmd(3),
      I5 => s_r_cmd(26),
      O => \s_wrap_cnt[3]_i_4_n_0\
    );
\s_wrap_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_wrap_cnt,
      D => \s_wrap_cnt[0]_i_1_n_0\,
      Q => \s_wrap_cnt_reg_n_0_[0]\,
      R => '0'
    );
\s_wrap_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_wrap_cnt,
      D => \s_wrap_cnt[1]_i_1_n_0\,
      Q => \s_wrap_cnt_reg_n_0_[1]\,
      R => '0'
    );
\s_wrap_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_wrap_cnt,
      D => \s_wrap_cnt[2]_i_1_n_0\,
      Q => \s_wrap_cnt_reg_n_0_[2]\,
      R => '0'
    );
\s_wrap_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_rlast_reg_0,
      CE => s_wrap_cnt,
      D => \s_wrap_cnt[3]_i_2_n_0\,
      Q => \s_wrap_cnt_reg_n_0_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_axi_upsizer is
  port (
    S_AXI_WREADY_i_reg : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    M_AXI_RREADY_i_reg : out STD_LOGIC;
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    din : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    M_AXI_WLAST_i_reg : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    M_AXI_WVALID_i_reg : out STD_LOGIC;
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wlast : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 35 downto 0 );
    s_ready_i_reg : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 92 downto 0 );
    \m_payload_i_reg[93]\ : in STD_LOGIC_VECTOR ( 92 downto 0 );
    m_axi_arready : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC
  );
end design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_axi_upsizer;

architecture STRUCTURE of design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_axi_upsizer is
  signal \USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst_n_132\ : STD_LOGIC;
  signal \USE_READ.m_axi_araddr_i\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \USE_READ.m_axi_arburst_i\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \USE_READ.m_axi_arlen_i\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \USE_READ.m_axi_arsize_i\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \USE_READ.read_addr_inst_n_1\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_224\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_230\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_231\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_232\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_233\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_234\ : STD_LOGIC;
  signal \USE_WRITE.m_axi_awaddr_i\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \USE_WRITE.m_axi_awburst_i\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \USE_WRITE.m_axi_awlen_i\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \USE_WRITE.m_axi_awready_i\ : STD_LOGIC;
  signal \USE_WRITE.m_axi_awsize_i\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \USE_WRITE.wr_cmd_ready\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_1\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_2\ : STD_LOGIC;
  signal cmd_packed_wrap_i1 : STD_LOGIC;
  signal cmd_packed_wrap_i1_0 : STD_LOGIC;
  signal cmd_push_block0 : STD_LOGIC;
  signal cmd_push_block0_1 : STD_LOGIC;
  signal f_mi_be_last_index_return : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal f_si_wrap_be_return : STD_LOGIC_VECTOR ( 1 to 1 );
  signal f_si_wrap_word_return : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal s_axi_arlen_ii : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_axi_arlock_ii : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal s_axi_awlock_ii : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal s_cmd_push : STD_LOGIC;
  signal si_buf_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal si_register_slice_inst_n_194 : STD_LOGIC;
  signal si_register_slice_inst_n_215 : STD_LOGIC;
  signal si_register_slice_inst_n_216 : STD_LOGIC;
  signal si_register_slice_inst_n_217 : STD_LOGIC;
  signal si_register_slice_inst_n_218 : STD_LOGIC;
  signal si_register_slice_inst_n_219 : STD_LOGIC;
  signal si_register_slice_inst_n_220 : STD_LOGIC;
  signal si_register_slice_inst_n_222 : STD_LOGIC;
  signal si_register_slice_inst_n_223 : STD_LOGIC;
  signal si_register_slice_inst_n_224 : STD_LOGIC;
  signal si_register_slice_inst_n_225 : STD_LOGIC;
  signal si_register_slice_inst_n_226 : STD_LOGIC;
  signal si_register_slice_inst_n_227 : STD_LOGIC;
  signal si_register_slice_inst_n_229 : STD_LOGIC;
  signal si_register_slice_inst_n_230 : STD_LOGIC;
  signal si_register_slice_inst_n_231 : STD_LOGIC;
  signal si_register_slice_inst_n_232 : STD_LOGIC;
  signal si_register_slice_inst_n_233 : STD_LOGIC;
  signal si_register_slice_inst_n_234 : STD_LOGIC;
  signal si_register_slice_inst_n_235 : STD_LOGIC;
  signal si_register_slice_inst_n_236 : STD_LOGIC;
  signal si_register_slice_inst_n_239 : STD_LOGIC;
  signal si_register_slice_inst_n_246 : STD_LOGIC;
  signal si_register_slice_inst_n_247 : STD_LOGIC;
  signal si_register_slice_inst_n_248 : STD_LOGIC;
  signal si_register_slice_inst_n_249 : STD_LOGIC;
  signal si_register_slice_inst_n_250 : STD_LOGIC;
  signal si_register_slice_inst_n_251 : STD_LOGIC;
  signal si_register_slice_inst_n_252 : STD_LOGIC;
  signal si_register_slice_inst_n_253 : STD_LOGIC;
  signal si_register_slice_inst_n_5 : STD_LOGIC;
  signal si_register_slice_inst_n_88 : STD_LOGIC;
  signal si_register_slice_inst_n_89 : STD_LOGIC;
  signal si_register_slice_inst_n_91 : STD_LOGIC;
  signal si_wrap_be_next : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sr_araddr : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sr_arburst : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sr_arcache : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sr_arprot : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sr_arqos : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sr_arregion : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sr_arsize : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sr_arvalid : STD_LOGIC;
  signal sr_awaddr : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal sr_awburst : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sr_awcache : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sr_awprot : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sr_awqos : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sr_awregion : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sr_awsize : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  s_axi_arready <= \^s_axi_arready\;
  s_axi_awready <= \^s_axi_awready\;
\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst\: entity work.design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_r_upsizer_pktfifo
     port map (
      M_AXI_RREADY_i_reg_0 => M_AXI_RREADY_i_reg,
      Q(92 downto 89) => sr_arregion(3 downto 0),
      Q(88 downto 85) => sr_arqos(3 downto 0),
      Q(84) => s_axi_arlock_ii,
      Q(83 downto 76) => s_axi_arlen_ii(7 downto 0),
      Q(75 downto 72) => sr_arcache(3 downto 0),
      Q(71 downto 70) => sr_arburst(1 downto 0),
      Q(69 downto 67) => sr_arsize(2 downto 0),
      Q(66 downto 64) => sr_arprot(2 downto 0),
      Q(63 downto 0) => sr_araddr(63 downto 0),
      S_AXI_ARREADY_i_reg_0 => \USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst_n_132\,
      cmd_push_block0 => cmd_push_block0,
      cmd_push_block_reg => \USE_READ.read_addr_inst_n_1\,
      din(12 downto 0) => din(12 downto 0),
      m_axi_araddr(63 downto 0) => m_axi_araddr(63 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_arlock(0) => m_axi_arlock(0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => m_axi_arqos(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arregion(3 downto 0) => m_axi_arregion(3 downto 0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_rdata(127 downto 0) => m_axi_rdata(127 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      \out\ => \out\,
      s_axi_araddr(3 downto 0) => \USE_READ.m_axi_araddr_i\(3 downto 0),
      s_axi_arburst(1 downto 0) => \USE_READ.m_axi_arburst_i\(1 downto 0),
      s_axi_arlen(7 downto 0) => \USE_READ.m_axi_arlen_i\(7 downto 0),
      s_axi_arready => \^s_axi_arready\,
      s_axi_arsize(2) => si_register_slice_inst_n_89,
      s_axi_arsize(1) => \USE_READ.m_axi_arsize_i\(1),
      s_axi_arsize(0) => si_register_slice_inst_n_91,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rid(0) => s_axi_rid(0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_cmd_push => s_cmd_push,
      \s_rcnt_reg[0]_0\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_224\,
      s_rlast_reg_0 => s_ready_i_reg,
      s_rvalid_d2_reg_0 => s_axi_rvalid,
      sr_arvalid => sr_arvalid
    );
\USE_READ.read_addr_inst\: entity work.\design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_a_upsizer__parameterized0\
     port map (
      CO(0) => cmd_packed_wrap_i1,
      DI(3) => si_register_slice_inst_n_250,
      DI(2) => si_register_slice_inst_n_251,
      DI(1) => si_register_slice_inst_n_252,
      DI(0) => si_register_slice_inst_n_253,
      \NO_CMD_QUEUE.cmd_cnt_reg[0]_0\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_224\,
      \NO_CMD_QUEUE.cmd_cnt_reg[2]_0\ => \USE_READ.read_addr_inst_n_1\,
      S(3) => si_register_slice_inst_n_246,
      S(2) => si_register_slice_inst_n_247,
      S(1) => si_register_slice_inst_n_248,
      S(0) => si_register_slice_inst_n_249,
      cmd_push_block0 => cmd_push_block0,
      cmd_push_block_reg_0 => s_ready_i_reg,
      sr_arvalid => sr_arvalid
    );
\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst\: entity work.design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_w_upsizer_pktfifo
     port map (
      D(7 downto 0) => m_axi_awlen(7 downto 0),
      \FSM_sequential_si_state_reg[0]_0\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_230\,
      M_AXI_WLAST_i_reg_0 => M_AXI_WLAST_i_reg,
      M_AXI_WVALID_i_reg_0 => M_AXI_WVALID_i_reg,
      Q(0) => si_buf_addr(0),
      S_AXI_WREADY_i_reg_0 => S_AXI_WREADY_i_reg,
      S_AXI_WREADY_i_reg_1 => si_register_slice_inst_n_222,
      \USE_WRITE.m_axi_awready_i\ => \USE_WRITE.m_axi_awready_i\,
      \USE_WRITE.wr_cmd_ready\ => \USE_WRITE.wr_cmd_ready\,
      dina(35 downto 0) => dina(35 downto 0),
      f_si_wrap_be_return(0) => f_si_wrap_be_return(1),
      \goreg_dm.dout_i_reg[21]\(1 downto 0) => m_axi_awburst(1 downto 0),
      \goreg_dm.dout_i_reg[24]\(2 downto 0) => m_axi_awsize(2 downto 0),
      m_axi_awaddr(63 downto 0) => m_axi_awaddr(63 downto 0),
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awlock(0) => m_axi_awlock(0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => m_axi_awqos(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => m_axi_awregion(3 downto 0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_wdata(127 downto 0) => m_axi_wdata(127 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(15 downto 0) => m_axi_wstrb(15 downto 0),
      \m_payload_i_reg[69]\ => s_ready_i_reg,
      \m_payload_i_reg[69]_0\ => si_register_slice_inst_n_227,
      \m_payload_i_reg[93]\(81 downto 78) => sr_awregion(3 downto 0),
      \m_payload_i_reg[93]\(77 downto 74) => sr_awqos(3 downto 0),
      \m_payload_i_reg[93]\(73) => s_axi_awlock_ii,
      \m_payload_i_reg[93]\(72 downto 69) => sr_awcache(3 downto 0),
      \m_payload_i_reg[93]\(68 downto 67) => sr_awburst(1 downto 0),
      \m_payload_i_reg[93]\(66 downto 64) => sr_awsize(2 downto 0),
      \m_payload_i_reg[93]\(63 downto 61) => sr_awprot(2 downto 0),
      \m_payload_i_reg[93]\(60 downto 2) => sr_awaddr(63 downto 5),
      \m_payload_i_reg[93]\(1 downto 0) => sr_awaddr(3 downto 2),
      \m_payload_i_reg[97]\(21 downto 18) => f_mi_be_last_index_return(3 downto 0),
      \m_payload_i_reg[97]\(17 downto 13) => \USE_WRITE.m_axi_awlen_i\(7 downto 3),
      \m_payload_i_reg[97]\(12) => si_register_slice_inst_n_194,
      \m_payload_i_reg[97]\(11 downto 10) => \USE_WRITE.m_axi_awlen_i\(1 downto 0),
      \m_payload_i_reg[97]\(9 downto 8) => \USE_WRITE.m_axi_awburst_i\(1 downto 0),
      \m_payload_i_reg[97]\(7 downto 6) => \USE_WRITE.m_axi_awsize_i\(1 downto 0),
      \m_payload_i_reg[97]\(5 downto 0) => \USE_WRITE.m_axi_awaddr_i\(5 downto 0),
      \out\ => \out\,
      p_0_in => p_0_in,
      p_1_in => p_1_in,
      s_axi_aresetn => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_224\,
      s_axi_wlast => s_axi_wlast,
      s_axi_wvalid => s_axi_wvalid,
      s_ready_i_reg => si_register_slice_inst_n_5,
      \si_be_reg[3]_0\(3) => si_register_slice_inst_n_216,
      \si_be_reg[3]_0\(2) => si_register_slice_inst_n_217,
      \si_be_reg[3]_0\(1) => si_register_slice_inst_n_218,
      \si_be_reg[3]_0\(0) => si_register_slice_inst_n_219,
      \si_ptr_reg[0]_0\(0) => si_register_slice_inst_n_220,
      \si_ptr_reg[1]_0\ => si_register_slice_inst_n_239,
      \si_size_reg[1]_0\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_234\,
      \si_wrap_be_next_reg[0]_0\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_231\,
      \si_wrap_be_next_reg[0]_1\ => si_register_slice_inst_n_88,
      \si_wrap_be_next_reg[1]_0\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_232\,
      \si_wrap_be_next_reg[2]_0\(0) => si_wrap_be_next(2),
      \si_wrap_be_next_reg[2]_1\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_233\,
      \si_wrap_be_next_reg[2]_2\ => si_register_slice_inst_n_215,
      \si_wrap_cnt_reg[0]_0\ => si_register_slice_inst_n_226,
      \si_wrap_cnt_reg[1]_0\ => si_register_slice_inst_n_225,
      \si_wrap_cnt_reg[2]_0\ => si_register_slice_inst_n_224,
      \si_wrap_cnt_reg[3]_0\ => si_register_slice_inst_n_223,
      \si_wrap_word_next_reg[1]_0\(1 downto 0) => f_si_wrap_word_return(1 downto 0)
    );
\USE_WRITE.write_addr_inst\: entity work.design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_a_upsizer
     port map (
      CO(0) => cmd_packed_wrap_i1_0,
      DI(3) => si_register_slice_inst_n_233,
      DI(2) => si_register_slice_inst_n_234,
      DI(1) => si_register_slice_inst_n_235,
      DI(0) => si_register_slice_inst_n_236,
      \NO_CMD_QUEUE.cmd_cnt_reg[1]_0\ => si_register_slice_inst_n_222,
      \NO_CMD_QUEUE.cmd_cnt_reg[2]_0\ => \USE_WRITE.write_addr_inst_n_2\,
      \NO_CMD_QUEUE.cmd_cnt_reg[4]_0\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_224\,
      S(3) => si_register_slice_inst_n_229,
      S(2) => si_register_slice_inst_n_230,
      S(1) => si_register_slice_inst_n_231,
      S(0) => si_register_slice_inst_n_232,
      \USE_WRITE.m_axi_awready_i\ => \USE_WRITE.m_axi_awready_i\,
      \USE_WRITE.wr_cmd_ready\ => \USE_WRITE.wr_cmd_ready\,
      cmd_push_block0 => cmd_push_block0_1,
      cmd_push_block_reg_0 => s_ready_i_reg,
      \out\ => \out\,
      s_axi_awready => \^s_axi_awready\,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_awvalid_0 => \USE_WRITE.write_addr_inst_n_1\
    );
si_register_slice_inst: entity work.\design_1_auto_us_df_9_axi_register_slice_v2_1_20_axi_register_slice__parameterized0\
     port map (
      CO(0) => cmd_packed_wrap_i1_0,
      D(92 downto 0) => D(92 downto 0),
      DI(3) => si_register_slice_inst_n_233,
      DI(2) => si_register_slice_inst_n_234,
      DI(1) => si_register_slice_inst_n_235,
      DI(0) => si_register_slice_inst_n_236,
      Q(81 downto 78) => sr_awregion(3 downto 0),
      Q(77 downto 74) => sr_awqos(3 downto 0),
      Q(73) => s_axi_awlock_ii,
      Q(72 downto 69) => sr_awcache(3 downto 0),
      Q(68 downto 67) => sr_awburst(1 downto 0),
      Q(66 downto 64) => sr_awsize(2 downto 0),
      Q(63 downto 61) => sr_awprot(2 downto 0),
      Q(60 downto 2) => sr_awaddr(63 downto 5),
      Q(1 downto 0) => sr_awaddr(3 downto 2),
      S(3) => si_register_slice_inst_n_229,
      S(2) => si_register_slice_inst_n_230,
      S(1) => si_register_slice_inst_n_231,
      S(0) => si_register_slice_inst_n_232,
      \USE_WRITE.m_axi_awready_i\ => \USE_WRITE.m_axi_awready_i\,
      \aresetn_d_reg[0]\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_224\,
      \aresetn_d_reg[1]\ => si_register_slice_inst_n_5,
      cmd_push_block0 => cmd_push_block0_1,
      f_si_wrap_be_return(0) => f_si_wrap_be_return(1),
      \goreg_dm.dout_i_reg[15]\(0) => cmd_packed_wrap_i1,
      \m_payload_i_reg[2]\ => si_register_slice_inst_n_226,
      \m_payload_i_reg[3]\(1 downto 0) => f_si_wrap_word_return(1 downto 0),
      \m_payload_i_reg[4]\(0) => si_register_slice_inst_n_220,
      \m_payload_i_reg[67]\ => si_register_slice_inst_n_239,
      \m_payload_i_reg[68]\ => si_register_slice_inst_n_88,
      \m_payload_i_reg[68]_0\(3) => si_register_slice_inst_n_216,
      \m_payload_i_reg[68]_0\(2) => si_register_slice_inst_n_217,
      \m_payload_i_reg[68]_0\(1) => si_register_slice_inst_n_218,
      \m_payload_i_reg[68]_0\(0) => si_register_slice_inst_n_219,
      \m_payload_i_reg[71]\(21 downto 18) => f_mi_be_last_index_return(3 downto 0),
      \m_payload_i_reg[71]\(17 downto 13) => \USE_WRITE.m_axi_awlen_i\(7 downto 3),
      \m_payload_i_reg[71]\(12) => si_register_slice_inst_n_194,
      \m_payload_i_reg[71]\(11 downto 10) => \USE_WRITE.m_axi_awlen_i\(1 downto 0),
      \m_payload_i_reg[71]\(9 downto 8) => \USE_WRITE.m_axi_awburst_i\(1 downto 0),
      \m_payload_i_reg[71]\(7 downto 6) => \USE_WRITE.m_axi_awsize_i\(1 downto 0),
      \m_payload_i_reg[71]\(5 downto 0) => \USE_WRITE.m_axi_awaddr_i\(5 downto 0),
      \m_payload_i_reg[71]_0\ => si_register_slice_inst_n_227,
      \m_payload_i_reg[77]\ => si_register_slice_inst_n_225,
      \m_payload_i_reg[78]\ => si_register_slice_inst_n_224,
      \m_payload_i_reg[79]\ => si_register_slice_inst_n_223,
      \m_payload_i_reg[82]\(3) => si_register_slice_inst_n_250,
      \m_payload_i_reg[82]\(2) => si_register_slice_inst_n_251,
      \m_payload_i_reg[82]\(1) => si_register_slice_inst_n_252,
      \m_payload_i_reg[82]\(0) => si_register_slice_inst_n_253,
      \m_payload_i_reg[83]\(3) => si_register_slice_inst_n_246,
      \m_payload_i_reg[83]\(2) => si_register_slice_inst_n_247,
      \m_payload_i_reg[83]\(1) => si_register_slice_inst_n_248,
      \m_payload_i_reg[83]\(0) => si_register_slice_inst_n_249,
      \m_payload_i_reg[93]\(92 downto 89) => sr_arregion(3 downto 0),
      \m_payload_i_reg[93]\(88 downto 85) => sr_arqos(3 downto 0),
      \m_payload_i_reg[93]\(84) => s_axi_arlock_ii,
      \m_payload_i_reg[93]\(83 downto 76) => s_axi_arlen_ii(7 downto 0),
      \m_payload_i_reg[93]\(75 downto 72) => sr_arcache(3 downto 0),
      \m_payload_i_reg[93]\(71 downto 70) => sr_arburst(1 downto 0),
      \m_payload_i_reg[93]\(69 downto 67) => sr_arsize(2 downto 0),
      \m_payload_i_reg[93]\(66 downto 64) => sr_arprot(2 downto 0),
      \m_payload_i_reg[93]\(63 downto 0) => sr_araddr(63 downto 0),
      \m_payload_i_reg[93]_0\(92 downto 0) => \m_payload_i_reg[93]\(92 downto 0),
      m_valid_i_reg => si_register_slice_inst_n_222,
      m_valid_i_reg_0 => \USE_WRITE.write_addr_inst_n_1\,
      m_valid_i_reg_1 => \USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst_n_132\,
      \out\ => \out\,
      p_0_in => p_0_in,
      p_1_in => p_1_in,
      s_axi_araddr(3 downto 0) => \USE_READ.m_axi_araddr_i\(3 downto 0),
      s_axi_arburst(1 downto 0) => \USE_READ.m_axi_arburst_i\(1 downto 0),
      s_axi_arlen(7 downto 0) => \USE_READ.m_axi_arlen_i\(7 downto 0),
      s_axi_arready => \^s_axi_arready\,
      s_axi_arsize(2) => si_register_slice_inst_n_89,
      s_axi_arsize(1) => \USE_READ.m_axi_arsize_i\(1),
      s_axi_arsize(0) => si_register_slice_inst_n_91,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awready => \^s_axi_awready\,
      s_axi_awvalid => s_axi_awvalid,
      s_cmd_push => s_cmd_push,
      s_ready_i_reg => s_ready_i_reg,
      s_ready_i_reg_0 => \USE_WRITE.write_addr_inst_n_2\,
      \si_be_reg[0]\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_231\,
      \si_be_reg[1]\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_232\,
      \si_be_reg[2]\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_233\,
      \si_be_reg[3]\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_234\,
      \si_ptr_reg[0]\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_230\,
      \si_ptr_reg[0]_0\(0) => si_buf_addr(0),
      \si_wrap_be_next_reg[2]\ => si_register_slice_inst_n_215,
      \si_wrap_be_next_reg[2]_0\(0) => si_wrap_be_next(2),
      sr_arvalid => sr_arvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_top is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_top : entity is 64;
  attribute C_AXI_IS_ACLK_ASYNC : integer;
  attribute C_AXI_IS_ACLK_ASYNC of design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_top : entity is 0;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_top : entity is 0;
  attribute C_AXI_SUPPORTS_READ : integer;
  attribute C_AXI_SUPPORTS_READ of design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_top : entity is 1;
  attribute C_AXI_SUPPORTS_WRITE : integer;
  attribute C_AXI_SUPPORTS_WRITE of design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_top : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_top : entity is "zynquplus";
  attribute C_FIFO_MODE : integer;
  attribute C_FIFO_MODE of design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_top : entity is 1;
  attribute C_MAX_SPLIT_BEATS : integer;
  attribute C_MAX_SPLIT_BEATS of design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_top : entity is 16;
  attribute C_M_AXI_ACLK_RATIO : integer;
  attribute C_M_AXI_ACLK_RATIO of design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_top : entity is 2;
  attribute C_M_AXI_BYTES_LOG : integer;
  attribute C_M_AXI_BYTES_LOG of design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_top : entity is 4;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_top : entity is 128;
  attribute C_PACKING_LEVEL : integer;
  attribute C_PACKING_LEVEL of design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_top : entity is 1;
  attribute C_RATIO : integer;
  attribute C_RATIO of design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_top : entity is 0;
  attribute C_RATIO_LOG : integer;
  attribute C_RATIO_LOG of design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_top : entity is 0;
  attribute C_SUPPORTS_ID : integer;
  attribute C_SUPPORTS_ID of design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_top : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_top : entity is 3;
  attribute C_S_AXI_ACLK_RATIO : integer;
  attribute C_S_AXI_ACLK_RATIO of design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_top : entity is 1;
  attribute C_S_AXI_BYTES_LOG : integer;
  attribute C_S_AXI_BYTES_LOG of design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_top : entity is 2;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_top : entity is 32;
  attribute C_S_AXI_ID_WIDTH : integer;
  attribute C_S_AXI_ID_WIDTH of design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_top : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_top : entity is "yes";
  attribute P_AXI3 : integer;
  attribute P_AXI3 of design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_top : entity is 1;
  attribute P_AXI4 : integer;
  attribute P_AXI4 of design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_top : entity is 0;
  attribute P_AXILITE : integer;
  attribute P_AXILITE of design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_top : entity is 2;
  attribute P_CONVERSION : integer;
  attribute P_CONVERSION of design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_top : entity is 2;
  attribute P_MAX_SPLIT_BEATS : integer;
  attribute P_MAX_SPLIT_BEATS of design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_top : entity is 16;
end design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_top;

architecture STRUCTURE of design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_top is
  signal \<const0>\ : STD_LOGIC;
  signal \^m_axi_bresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_bvalid\ : STD_LOGIC;
  signal \^s_axi_bready\ : STD_LOGIC;
  attribute keep : string;
  attribute keep of m_axi_aclk : signal is "true";
  attribute keep of m_axi_aresetn : signal is "true";
  attribute keep of s_axi_aclk : signal is "true";
  attribute keep of s_axi_aresetn : signal is "true";
begin
  \^m_axi_bresp\(1 downto 0) <= m_axi_bresp(1 downto 0);
  \^m_axi_bvalid\ <= m_axi_bvalid;
  \^s_axi_bready\ <= s_axi_bready;
  m_axi_bready <= \^s_axi_bready\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1 downto 0) <= \^m_axi_bresp\(1 downto 0);
  s_axi_bvalid <= \^m_axi_bvalid\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_upsizer.gen_full_upsizer.axi_upsizer_inst\: entity work.design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_axi_upsizer
     port map (
      D(92 downto 89) => s_axi_awregion(3 downto 0),
      D(88 downto 85) => s_axi_awqos(3 downto 0),
      D(84) => s_axi_awlock(0),
      D(83 downto 76) => s_axi_awlen(7 downto 0),
      D(75 downto 72) => s_axi_awcache(3 downto 0),
      D(71 downto 70) => s_axi_awburst(1 downto 0),
      D(69 downto 67) => s_axi_awsize(2 downto 0),
      D(66 downto 64) => s_axi_awprot(2 downto 0),
      D(63 downto 0) => s_axi_awaddr(63 downto 0),
      M_AXI_RREADY_i_reg => m_axi_rready,
      M_AXI_WLAST_i_reg => m_axi_wlast,
      M_AXI_WVALID_i_reg => m_axi_wvalid,
      S_AXI_WREADY_i_reg => s_axi_wready,
      din(12 downto 5) => m_axi_arlen(7 downto 0),
      din(4 downto 2) => m_axi_arsize(2 downto 0),
      din(1 downto 0) => m_axi_arburst(1 downto 0),
      dina(35) => s_axi_wstrb(3),
      dina(34 downto 27) => s_axi_wdata(31 downto 24),
      dina(26) => s_axi_wstrb(2),
      dina(25 downto 18) => s_axi_wdata(23 downto 16),
      dina(17) => s_axi_wstrb(1),
      dina(16 downto 9) => s_axi_wdata(15 downto 8),
      dina(8) => s_axi_wstrb(0),
      dina(7 downto 0) => s_axi_wdata(7 downto 0),
      m_axi_araddr(63 downto 0) => m_axi_araddr(63 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_arlock(0) => m_axi_arlock(0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => m_axi_arqos(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arregion(3 downto 0) => m_axi_arregion(3 downto 0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(63 downto 0) => m_axi_awaddr(63 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awlock(0) => m_axi_awlock(0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => m_axi_awqos(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => m_axi_awregion(3 downto 0),
      m_axi_awsize(2 downto 0) => m_axi_awsize(2 downto 0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_rdata(127 downto 0) => m_axi_rdata(127 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(127 downto 0) => m_axi_wdata(127 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(15 downto 0) => m_axi_wstrb(15 downto 0),
      \m_payload_i_reg[93]\(92 downto 89) => s_axi_arregion(3 downto 0),
      \m_payload_i_reg[93]\(88 downto 85) => s_axi_arqos(3 downto 0),
      \m_payload_i_reg[93]\(84) => s_axi_arlock(0),
      \m_payload_i_reg[93]\(83 downto 76) => s_axi_arlen(7 downto 0),
      \m_payload_i_reg[93]\(75 downto 72) => s_axi_arcache(3 downto 0),
      \m_payload_i_reg[93]\(71 downto 70) => s_axi_arburst(1 downto 0),
      \m_payload_i_reg[93]\(69 downto 67) => s_axi_arsize(2 downto 0),
      \m_payload_i_reg[93]\(66 downto 64) => s_axi_arprot(2 downto 0),
      \m_payload_i_reg[93]\(63 downto 0) => s_axi_araddr(63 downto 0),
      \out\ => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rid(0) => s_axi_rid(0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wlast => s_axi_wlast,
      s_axi_wvalid => s_axi_wvalid,
      s_ready_i_reg => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_9 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_auto_us_df_9 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_auto_us_df_9 : entity is "design_1_auto_us_df_5,axi_dwidth_converter_v2_1_20_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_auto_us_df_9 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_auto_us_df_9 : entity is "axi_dwidth_converter_v2_1_20_top,Vivado 2019.2";
end design_1_auto_us_df_9;

architecture STRUCTURE of design_1_auto_us_df_9 is
  signal NLW_inst_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 64;
  attribute C_AXI_IS_ACLK_ASYNC : integer;
  attribute C_AXI_IS_ACLK_ASYNC of inst : label is 0;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of inst : label is 0;
  attribute C_AXI_SUPPORTS_READ : integer;
  attribute C_AXI_SUPPORTS_READ of inst : label is 1;
  attribute C_AXI_SUPPORTS_WRITE : integer;
  attribute C_AXI_SUPPORTS_WRITE of inst : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "zynquplus";
  attribute C_FIFO_MODE : integer;
  attribute C_FIFO_MODE of inst : label is 1;
  attribute C_MAX_SPLIT_BEATS : integer;
  attribute C_MAX_SPLIT_BEATS of inst : label is 16;
  attribute C_M_AXI_ACLK_RATIO : integer;
  attribute C_M_AXI_ACLK_RATIO of inst : label is 2;
  attribute C_M_AXI_BYTES_LOG : integer;
  attribute C_M_AXI_BYTES_LOG of inst : label is 4;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of inst : label is 128;
  attribute C_PACKING_LEVEL : integer;
  attribute C_PACKING_LEVEL of inst : label is 1;
  attribute C_RATIO : integer;
  attribute C_RATIO of inst : label is 0;
  attribute C_RATIO_LOG : integer;
  attribute C_RATIO_LOG of inst : label is 0;
  attribute C_SUPPORTS_ID : integer;
  attribute C_SUPPORTS_ID of inst : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of inst : label is 3;
  attribute C_S_AXI_ACLK_RATIO : integer;
  attribute C_S_AXI_ACLK_RATIO of inst : label is 1;
  attribute C_S_AXI_BYTES_LOG : integer;
  attribute C_S_AXI_BYTES_LOG of inst : label is 2;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_ID_WIDTH : integer;
  attribute C_S_AXI_ID_WIDTH of inst : label is 1;
  attribute P_AXI3 : integer;
  attribute P_AXI3 of inst : label is 1;
  attribute P_AXI4 : integer;
  attribute P_AXI4 of inst : label is 0;
  attribute P_AXILITE : integer;
  attribute P_AXILITE of inst : label is 2;
  attribute P_CONVERSION : integer;
  attribute P_CONVERSION of inst : label is 2;
  attribute P_MAX_SPLIT_BEATS : integer;
  attribute P_MAX_SPLIT_BEATS of inst : label is 16;
  attribute downgradeipidentifiedwarnings of inst : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY";
  attribute X_INTERFACE_INFO of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute X_INTERFACE_INFO of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute X_INTERFACE_INFO of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute X_INTERFACE_INFO of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute X_INTERFACE_INFO of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute X_INTERFACE_INFO of m_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI RLAST";
  attribute X_INTERFACE_INFO of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of m_axi_rready : signal is "XIL_INTERFACENAME M_AXI, DATA_WIDTH 128, PROTOCOL AXI4, FREQ_HZ 250000000, ID_WIDTH 0, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_xdma_0_0_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID";
  attribute X_INTERFACE_INFO of m_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI WLAST";
  attribute X_INTERFACE_INFO of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute X_INTERFACE_INFO of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute X_INTERFACE_INFO of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 SI_CLK CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_aclk : signal is "XIL_INTERFACENAME SI_CLK, FREQ_HZ 250000000, PHASE 0.000, CLK_DOMAIN design_1_xdma_0_0_axi_aclk, ASSOCIATED_BUSIF S_AXI:M_AXI, ASSOCIATED_RESET S_AXI_ARESETN, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 SI_RST RST";
  attribute X_INTERFACE_PARAMETER of s_axi_aresetn : signal is "XIL_INTERFACENAME SI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI RLAST";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 250000000, ID_WIDTH 0, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_xdma_0_0_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI WLAST";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of m_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARBURST";
  attribute X_INTERFACE_INFO of m_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute X_INTERFACE_INFO of m_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARPROT";
  attribute X_INTERFACE_INFO of m_axi_arqos : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARQOS";
  attribute X_INTERFACE_INFO of m_axi_arregion : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREGION";
  attribute X_INTERFACE_INFO of m_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_INFO of m_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWBURST";
  attribute X_INTERFACE_INFO of m_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute X_INTERFACE_INFO of m_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWPROT";
  attribute X_INTERFACE_INFO of m_axi_awqos : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWQOS";
  attribute X_INTERFACE_INFO of m_axi_awregion : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREGION";
  attribute X_INTERFACE_INFO of m_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI BRESP";
  attribute X_INTERFACE_INFO of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA";
  attribute X_INTERFACE_INFO of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI RRESP";
  attribute X_INTERFACE_INFO of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI WSTRB";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARBURST";
  attribute X_INTERFACE_INFO of s_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE";
  attribute X_INTERFACE_INFO of s_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLEN";
  attribute X_INTERFACE_INFO of s_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLOCK";
  attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute X_INTERFACE_INFO of s_axi_arqos : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARQOS";
  attribute X_INTERFACE_INFO of s_axi_arregion : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREGION";
  attribute X_INTERFACE_INFO of s_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of s_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWBURST";
  attribute X_INTERFACE_INFO of s_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE";
  attribute X_INTERFACE_INFO of s_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLEN";
  attribute X_INTERFACE_INFO of s_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLOCK";
  attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of s_axi_awqos : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWQOS";
  attribute X_INTERFACE_INFO of s_axi_awregion : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREGION";
  attribute X_INTERFACE_INFO of s_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
inst: entity work.design_1_auto_us_df_9_axi_dwidth_converter_v2_1_20_top
     port map (
      m_axi_aclk => '0',
      m_axi_araddr(63 downto 0) => m_axi_araddr(63 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_aresetn => '0',
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arlock(0) => m_axi_arlock(0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => m_axi_arqos(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arregion(3 downto 0) => m_axi_arregion(3 downto 0),
      m_axi_arsize(2 downto 0) => m_axi_arsize(2 downto 0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(63 downto 0) => m_axi_awaddr(63 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awlock(0) => m_axi_awlock(0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => m_axi_awqos(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => m_axi_awregion(3 downto 0),
      m_axi_awsize(2 downto 0) => m_axi_awsize(2 downto 0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(127 downto 0) => m_axi_rdata(127 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(127 downto 0) => m_axi_wdata(127 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(15 downto 0) => m_axi_wstrb(15 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(63 downto 0) => s_axi_araddr(63 downto 0),
      s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0),
      s_axi_arcache(3 downto 0) => s_axi_arcache(3 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arlock(0) => s_axi_arlock(0),
      s_axi_arprot(2 downto 0) => s_axi_arprot(2 downto 0),
      s_axi_arqos(3 downto 0) => s_axi_arqos(3 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arregion(3 downto 0) => s_axi_arregion(3 downto 0),
      s_axi_arsize(2 downto 0) => s_axi_arsize(2 downto 0),
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(63 downto 0) => s_axi_awaddr(63 downto 0),
      s_axi_awburst(1 downto 0) => s_axi_awburst(1 downto 0),
      s_axi_awcache(3 downto 0) => s_axi_awcache(3 downto 0),
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => s_axi_awlen(7 downto 0),
      s_axi_awlock(0) => s_axi_awlock(0),
      s_axi_awprot(2 downto 0) => s_axi_awprot(2 downto 0),
      s_axi_awqos(3 downto 0) => s_axi_awqos(3 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awregion(3 downto 0) => s_axi_awregion(3 downto 0),
      s_axi_awsize(2 downto 0) => s_axi_awsize(2 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(0) => NLW_inst_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rid(0) => NLW_inst_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wlast => s_axi_wlast,
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
