{"componentChunkName":"component---src-templates-post-js","path":"/course/dd/tool/logisim/","result":{"data":{"site":{"siteMetadata":{"title":"mem 的小站"}},"post":{"id":"164211e8-59cd-5691-9f55-49706be86891","excerpt":"1. 编辑 1.1. 快捷键  对应工具栏的常用工具，参见下图  1.2. 自定义器件 一个 Logisim 工程中可以有多个线路，点击左侧选中已经创建好的线路可以作为模块插入到别的线路中。 1.3. 特殊元件 1.3.…","html":"<h2 id=\"anchor-a6c4b8d7c56f2374\" style=\"position: relative;\"><a href=\"#anchor-a6c4b8d7c56f2374\" aria-label=\"anchor a6c4b8d7c56f2374 permalink\" class=\"anchor before\"><svg aria-hidden=\"true\" focusable=\"false\" height=\"16\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"16\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a>1. 编辑</h2>\n<h3 id=\"anchor-fbeed1ac27d63150\" style=\"position: relative;\"><a href=\"#anchor-fbeed1ac27d63150\" aria-label=\"anchor fbeed1ac27d63150 permalink\" class=\"anchor before\"><svg aria-hidden=\"true\" focusable=\"false\" height=\"16\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"16\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a>1.1. 快捷键</h3>\n<p><code class=\"language-text\">Ctrl + 1/2/.../9</code> 对应工具栏的常用工具，参见下图</p>\n<p><img src=\"https://img.memset0.cn/2024/03/16/SgAO9fzz.png\"alt=\"SgAO9fzz.png\" style=\"width: 488px; \" ></p>\n<h3 id=\"anchor-ed9b5ab314460c96\" style=\"position: relative;\"><a href=\"#anchor-ed9b5ab314460c96\" aria-label=\"anchor ed9b5ab314460c96 permalink\" class=\"anchor before\"><svg aria-hidden=\"true\" focusable=\"false\" height=\"16\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"16\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a>1.2. 自定义器件</h3>\n<p>一个 Logisim 工程中可以有多个线路，点击左侧选中已经创建好的线路可以作为模块插入到别的线路中。</p>\n<h3 id=\"anchor-8b0859155652f340\" style=\"position: relative;\"><a href=\"#anchor-8b0859155652f340\" aria-label=\"anchor 8b0859155652f340 permalink\" class=\"anchor before\"><svg aria-hidden=\"true\" focusable=\"false\" height=\"16\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"16\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a>1.3. 特殊元件</h3>\n<h4 id=\"anchor-16ed7be21666bef2\" style=\"position: relative;\"><a href=\"#anchor-16ed7be21666bef2\" aria-label=\"anchor 16ed7be21666bef2 permalink\" class=\"anchor before\"><svg aria-hidden=\"true\" focusable=\"false\" height=\"16\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"16\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a>1.3.1. 分流器</h4>\n<p>可以将一路信号分流为多路，或将多路信号汇总为一路。无论分流还是汇总，使用的分流器都是同一个模块，只不过连接方向不同，可以选中模块然后点击方向键修改。</p>\n<p><img src=\"https://img.memset0.cn/2024/03/16/3PpJZPOr.png\"alt=\"3PpJZPOr.png\" style=\"width: 344px; \" ></p>\n<p>分流器的输入位宽和输出位宽要对应，否则连线颜色会变成橙色并标有大大的位宽数字作为提示。</p>\n<h2 id=\"anchor-0ee8021686cef220\" style=\"position: relative;\"><a href=\"#anchor-0ee8021686cef220\" aria-label=\"anchor 0ee8021686cef220 permalink\" class=\"anchor before\"><svg aria-hidden=\"true\" focusable=\"false\" height=\"16\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"16\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a>2. 仿真</h2>\n<p><code class=\"language-text\">Ctrl + 1</code> 后点击输入端口可以直接改变其 0 / 1 值，输出端口和连线的值也会相应的发生改变。深绿色表示低电平，亮绿色表示高电平。</p>\n<h2 id=\"anchor-7c42cd6ecfa369cf\" style=\"position: relative;\"><a href=\"#anchor-7c42cd6ecfa369cf\" aria-label=\"anchor 7c42cd6ecfa369cf permalink\" class=\"anchor before\"><svg aria-hidden=\"true\" focusable=\"false\" height=\"16\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"16\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a>3. 导出</h2>\n<h3 id=\"anchor-9e6be342e009a9d1\" style=\"position: relative;\"><a href=\"#anchor-9e6be342e009a9d1\" aria-label=\"anchor 9e6be342e009a9d1 permalink\" class=\"anchor before\"><svg aria-hidden=\"true\" focusable=\"false\" height=\"16\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"16\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a>3.1. 命名</h3>\n<ul>\n<li>选定 Top Layer 后可在左下角修改模块名称，命名后将会改变导出的模块名。</li>\n<li>双击输入/输出端口可以打开命名窗口，命名后将会改变导出的模块形参名。</li>\n</ul>\n<h3 id=\"anchor-a5a8d0062302226c\" style=\"position: relative;\"><a href=\"#anchor-a5a8d0062302226c\" aria-label=\"anchor a5a8d0062302226c permalink\" class=\"anchor before\"><svg aria-hidden=\"true\" focusable=\"false\" height=\"16\" version=\"1.1\" viewBox=\"0 0 16 16\" width=\"16\"><path fill-rule=\"evenodd\" d=\"M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z\"></path></svg></a>3.2. 导出为 Verilog</h3>\n<ul>\n<li>选择状态栏 <code class=\"language-text\">FPGA > Synthesize &amp; Download</code></li>\n<li>修改 Target Board 为 <code class=\"language-text\">FPGA4U</code></li>\n<li>点击 <code class=\"language-text\">Settings</code> 按钮，修改 Hardware discription language used for FPGA commander 为 <code class=\"language-text\">Verilog</code></li>\n<li>点击 <code class=\"language-text\">Execute</code> 并在随后的弹出窗口中点击 <code class=\"language-text\">Done</code> 完成。<em>可以忽略这一步给出的 Design is not completely mapped 的警告。—— <a href=\"https://guahao31.github.io/2024_DD/warmup/lab4/\">TA</a></em></li>\n</ul>\n<br />\n<p><details open disabled class=\"callout callout-type-quote\"><summary> Useful Links</summary><div class=\"callout-content\"><p></p><ul>\n<li><a href=\"https://vlab.ustc.edu.cn/guide/doc_logisim.html\">Logisim 教程 @USTC</a></li>\n</ul></div></details></p>","tableOfContents":"<ul>\n<li>\n<p><a href=\"#anchor-a6c4b8d7c56f2374\">1. 编辑</a></p>\n<ul>\n<li><a href=\"#anchor-fbeed1ac27d63150\">1.1. 快捷键</a></li>\n<li><a href=\"#anchor-ed9b5ab314460c96\">1.2. 自定义器件</a></li>\n<li><a href=\"#anchor-8b0859155652f340\">1.3. 特殊元件</a></li>\n</ul>\n</li>\n<li>\n<p><a href=\"#anchor-0ee8021686cef220\">2. 仿真</a></p>\n</li>\n<li>\n<p><a href=\"#anchor-7c42cd6ecfa369cf\">3. 导出</a></p>\n<ul>\n<li><a href=\"#anchor-9e6be342e009a9d1\">3.1. 命名</a></li>\n<li><a href=\"#anchor-a5a8d0062302226c\">3.2. 导出为 Verilog</a></li>\n</ul>\n</li>\n</ul>","frontmatter":{"title":"Logisim Evolution","date":null,"description":null},"fields":{"cover":null,"slug":"/course/dd/tool/logisim/","cssclasses":null,"isDoc":true,"category":"[{\"name\":\"课程笔记\",\"to\":\"/course/\"}]","propsJson":null}},"previous":null,"next":null},"pageContext":{"id":"164211e8-59cd-5691-9f55-49706be86891","previousPostId":null,"nextPostId":null,"navJson":"[{\"slug\":\"/course/dd\",\"file\":\"/home/runner/work/gatsby-blog/gatsby-blog/content/course/dd/index.md\",\"title\":\"Intro\"},{\"title\":\"Notes\",\"children\":[{\"slug\":\"/course/dd/note/1\",\"file\":\"/home/runner/work/gatsby-blog/gatsby-blog/content/course/dd/note/1.md\",\"title\":\"Ch1 Digital Systems and Information\"},{\"slug\":\"/course/dd/note/2\",\"file\":\"/home/runner/work/gatsby-blog/gatsby-blog/content/course/dd/note/2.md\",\"title\":\"Ch2 Combinational Logic Circuits\"},{\"slug\":\"/course/dd/note/3\",\"file\":\"/home/runner/work/gatsby-blog/gatsby-blog/content/course/dd/note/3.md\",\"title\":\"Ch3 Combinational Logic Design\"},{\"slug\":\"/course/dd/note/4\",\"file\":\"/home/runner/work/gatsby-blog/gatsby-blog/content/course/dd/note/4.md\",\"title\":\"Ch4 Sequential Circuits\"},{\"slug\":\"/course/dd/note/6\",\"file\":\"/home/runner/work/gatsby-blog/gatsby-blog/content/course/dd/note/6.md\",\"title\":\"Ch6 Registers & Register Transfers\"}]},{\"title\":\"Quizzes\",\"children\":[{\"slug\":\"/course/dd/quiz/1\",\"file\":\"/home/runner/work/gatsby-blog/gatsby-blog/content/course/dd/quiz/1.md\",\"title\":\"Quiz #1 (Ch1-Ch3)\"}]},{\"title\":\"Tools & Tutorials\",\"children\":[{\"slug\":\"/course/dd/tool/logisim\",\"file\":\"/home/runner/work/gatsby-blog/gatsby-blog/content/course/dd/tool/logisim.md\",\"title\":\"Logisim Evolution\"},{\"slug\":\"/course/dd/tool/vivado\",\"file\":\"/home/runner/work/gatsby-blog/gatsby-blog/content/course/dd/tool/vivado.md\",\"title\":\"Vivado\"},{\"slug\":\"/course/dd/tool/verilog\",\"file\":\"/home/runner/work/gatsby-blog/gatsby-blog/content/course/dd/tool/verilog.md\",\"title\":\"Verilog\"}]}]"}},"staticQueryHashes":[],"slicesMap":{}}