## VERILOG

### Important things to remember

Signed operations

Division vs Shift (including signed numbers)

Memory read write timing

Create instances of module

Snippets

Tools used : irun, dc_shell, simvision, verdi, vcs

Static Time Analysis

Clock Domain Crossing

Asynchronous FIFO
