

================================================================
== Vitis HLS Report for 'bgn_inference_Pipeline_LAYER1_XNOR_POP'
================================================================
* Date:           Mon Mar  2 00:04:14 2026

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        mnist_mlp_bgn
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |    16007|    16007|  0.160 ms|  0.160 ms|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- LAYER1_XNOR_POP  |    16005|    16005|         7|          1|          1|  16000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    312|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       0|     72|    -|
|Register         |        -|    -|     258|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    1|     258|    448|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_11s_5ns_13s_16_4_1_U1  |mac_muladd_11s_5ns_13s_16_4_1  |  i0 * i1 + i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    +-------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                              Module                             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |bn_offset_U  |bgn_inference_Pipeline_LAYER1_XNOR_POP_bn_offset_ROM_1P_BRAM_1R  |        1|  0|   0|    0|   640|   13|     1|         8320|
    |bn_scale_U   |bgn_inference_Pipeline_LAYER1_XNOR_POP_bn_scale_ROM_1P_BRAM_1R   |        1|  0|   0|    0|   640|    5|     1|         3200|
    +-------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                                                 |        2|  0|   0|    0|  1280|   18|     2|        11520|
    +-------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln48_1_fu_326_p2       |         +|   0|  0|  10|          10|           1|
    |add_ln48_fu_267_p2         |         +|   0|  0|  14|          14|           1|
    |add_ln52_fu_306_p2         |         +|   0|  0|   7|           5|           1|
    |add_ln60_10_fu_837_p2      |         +|   0|  0|   3|           2|           2|
    |add_ln60_11_fu_847_p2      |         +|   0|  0|   3|           2|           2|
    |add_ln60_12_fu_857_p2      |         +|   0|  0|   4|           3|           3|
    |add_ln60_13_fu_867_p2      |         +|   0|  0|   6|           4|           4|
    |add_ln60_14_fu_877_p2      |         +|   0|  0|   7|           5|           5|
    |add_ln60_15_fu_887_p2      |         +|   0|  0|   3|           2|           2|
    |add_ln60_16_fu_897_p2      |         +|   0|  0|   3|           2|           2|
    |add_ln60_17_fu_907_p2      |         +|   0|  0|   4|           3|           3|
    |add_ln60_18_fu_917_p2      |         +|   0|  0|   3|           2|           2|
    |add_ln60_19_fu_927_p2      |         +|   0|  0|   3|           2|           2|
    |add_ln60_1_fu_747_p2       |         +|   0|  0|   3|           2|           2|
    |add_ln60_20_fu_937_p2      |         +|   0|  0|   4|           3|           3|
    |add_ln60_21_fu_947_p2      |         +|   0|  0|   6|           4|           4|
    |add_ln60_22_fu_957_p2      |         +|   0|  0|   3|           2|           2|
    |add_ln60_23_fu_967_p2      |         +|   0|  0|   3|           2|           2|
    |add_ln60_24_fu_977_p2      |         +|   0|  0|   4|           3|           3|
    |add_ln60_25_fu_987_p2      |         +|   0|  0|   3|           2|           2|
    |add_ln60_26_fu_997_p2      |         +|   0|  0|   3|           2|           2|
    |add_ln60_27_fu_1007_p2     |         +|   0|  0|   4|           3|           3|
    |add_ln60_28_fu_1017_p2     |         +|   0|  0|   6|           4|           4|
    |add_ln60_29_fu_1027_p2     |         +|   0|  0|   7|           5|           5|
    |add_ln60_2_fu_757_p2       |         +|   0|  0|   4|           3|           3|
    |add_ln60_30_fu_1037_p2     |         +|   0|  0|   6|           6|           6|
    |add_ln60_3_fu_767_p2       |         +|   0|  0|   3|           2|           2|
    |add_ln60_4_fu_777_p2       |         +|   0|  0|   3|           2|           2|
    |add_ln60_5_fu_787_p2       |         +|   0|  0|   4|           3|           3|
    |add_ln60_6_fu_797_p2       |         +|   0|  0|   6|           4|           4|
    |add_ln60_7_fu_807_p2       |         +|   0|  0|   3|           2|           2|
    |add_ln60_8_fu_817_p2       |         +|   0|  0|   3|           2|           2|
    |add_ln60_9_fu_827_p2       |         +|   0|  0|   4|           3|           3|
    |add_ln60_fu_737_p2         |         +|   0|  0|   3|           2|           2|
    |bipolar_val_fu_1075_p2     |         +|   0|  0|  11|          11|          11|
    |popcount_acc_1_fu_1061_p2  |         +|   0|  0|  10|          10|          10|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   1|           1|           1|
    |ap_condition_161           |       and|   0|  0|   1|           1|           1|
    |icmp_ln48_fu_261_p2        |      icmp|   0|  0|  14|          14|          10|
    |icmp_ln52_1_fu_312_p2      |      icmp|   0|  0|   7|           5|           4|
    |icmp_ln52_fu_287_p2        |      icmp|   0|  0|   7|           5|           4|
    |icmp_ln70_fu_1115_p2       |      icmp|   0|  0|   8|           8|           1|
    |select_ln48_1_fu_1051_p3   |    select|   0|  0|  10|           1|           1|
    |select_ln48_2_fu_332_p3    |    select|   0|  0|  10|           1|          10|
    |select_ln48_fu_293_p3      |    select|   0|  0|   5|           1|           1|
    |select_ln70_fu_1121_p3     |    select|   0|  0|   7|           1|           7|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xnor_res_fu_351_p2         |       xor|   0|  0|  32|          32|          32|
    |xor_ln59_fu_346_p2         |       xor|   0|  0|  32|          32|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 312|         241|         188|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   14|         28|
    |gmem0_blk_n_R                         |   9|          2|    1|          2|
    |i_fu_164                              |   9|          2|   10|         20|
    |indvar_flatten_fu_168                 |   9|          2|   14|         28|
    |j_fu_160                              |   9|          2|    5|         10|
    |popcount_acc_fu_156                   |   9|          2|   10|         20|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   56|        112|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |add_ln60_30_reg_1197                       |   6|   0|    6|          0|
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg           |   1|   0|    1|          0|
    |bn_offset_load_reg_1227                    |  13|   0|   13|          0|
    |bn_offset_load_reg_1227_pp0_iter4_reg      |  13|   0|   13|          0|
    |hidden_out_addr_reg_1212                   |  10|   0|   10|          0|
    |i_fu_164                                   |  10|   0|   10|          0|
    |icmp_ln52_1_reg_1193                       |   1|   0|    1|          0|
    |icmp_ln52_reg_1177                         |   1|   0|    1|          0|
    |icmp_ln52_reg_1177_pp0_iter2_reg           |   1|   0|    1|          0|
    |indvar_flatten_fu_168                      |  14|   0|   14|          0|
    |j_fu_160                                   |   5|   0|    5|          0|
    |popcount_acc_fu_156                        |  10|   0|   10|          0|
    |w_reg_1183                                 |  32|   0|   32|          0|
    |hidden_out_addr_reg_1212                   |  64|  32|   10|          0|
    |icmp_ln52_1_reg_1193                       |  64|  32|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 258|  64|  141|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_XNOR_POP|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_XNOR_POP|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_XNOR_POP|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_XNOR_POP|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_XNOR_POP|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_XNOR_POP|  return value|
|m_axi_gmem0_0_AWVALID   |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWREADY   |   in|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWADDR    |  out|   64|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWID      |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWLEN     |  out|   32|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWSIZE    |  out|    3|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWBURST   |  out|    2|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWLOCK    |  out|    2|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWCACHE   |  out|    4|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWPROT    |  out|    3|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWQOS     |  out|    4|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWREGION  |  out|    4|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWUSER    |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_WVALID    |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_WREADY    |   in|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_WDATA     |  out|   32|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_WSTRB     |  out|    4|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_WLAST     |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_WID       |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_WUSER     |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARVALID   |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARREADY   |   in|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARADDR    |  out|   64|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARID      |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARLEN     |  out|   32|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARSIZE    |  out|    3|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARBURST   |  out|    2|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARLOCK    |  out|    2|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARCACHE   |  out|    4|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARPROT    |  out|    3|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARQOS     |  out|    4|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARREGION  |  out|    4|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARUSER    |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_RVALID    |   in|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_RREADY    |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_RDATA     |   in|   32|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_RLAST     |   in|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_RID       |   in|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_RFIFONUM  |   in|    9|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_RUSER     |   in|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_RRESP     |   in|    2|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_BVALID    |   in|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_BREADY    |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_BRESP     |   in|    2|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_BID       |   in|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_BUSER     |   in|    1|       m_axi|                                   gmem0|       pointer|
|sext_ln48               |   in|   62|     ap_none|                               sext_ln48|        scalar|
|input_img_address0      |  out|    5|   ap_memory|                               input_img|         array|
|input_img_ce0           |  out|    1|   ap_memory|                               input_img|         array|
|input_img_q0            |   in|   32|   ap_memory|                               input_img|         array|
|hidden_out_address0     |  out|   10|   ap_memory|                              hidden_out|         array|
|hidden_out_ce0          |  out|    1|   ap_memory|                              hidden_out|         array|
|hidden_out_we0          |  out|    1|   ap_memory|                              hidden_out|         array|
|hidden_out_d0           |  out|    7|   ap_memory|                              hidden_out|         array|
+------------------------+-----+-----+------------+----------------------------------------+--------------+

