{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1519560484239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1519560484239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 25 20:08:04 2018 " "Processing started: Sun Feb 25 20:08:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1519560484239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1519560484239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digimon -c digimon " "Command: quartus_map --read_settings_files=on --write_settings_files=off digimon -c digimon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1519560484239 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1519560484629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_out-behave " "Found design unit 1: vga_out-behave" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519560484989 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_out " "Found entity 1: vga_out" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519560484989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519560484989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-nan " "Found design unit 1: controller-nan" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519560484989 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519560484989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519560484989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digimon.bdf 1 1 " "Found 1 design units, including 1 entities, in source file digimon.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 digimon " "Found entity 1: digimon" {  } { { "digimon.bdf" "" { Schematic "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/digimon.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519560485004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519560485004 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digimon " "Elaborating entity \"digimon\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1519560485036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_out vga_out:inst " "Elaborating entity \"vga_out\" for hierarchy \"vga_out:inst\"" {  } { { "digimon.bdf" "inst" { Schematic "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/digimon.bdf" { { 176 904 1136 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519560485114 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_hsync_cnt vga_out.vhd(100) " "VHDL Process Statement warning at vga_out.vhd(100): signal \"Vga_hsync_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519560485114 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_hsync_cnt vga_out.vhd(102) " "VHDL Process Statement warning at vga_out.vhd(102): signal \"Vga_hsync_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519560485114 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Joy vga_out.vhd(155) " "VHDL Process Statement warning at vga_out.vhd(155): signal \"Joy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519560485114 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Joy vga_out.vhd(161) " "VHDL Process Statement warning at vga_out.vhd(161): signal \"Joy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519560485114 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Joy vga_out.vhd(167) " "VHDL Process Statement warning at vga_out.vhd(167): signal \"Joy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519560485114 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Joy vga_out.vhd(173) " "VHDL Process Statement warning at vga_out.vhd(173): signal \"Joy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519560485114 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Joy vga_out.vhd(179) " "VHDL Process Statement warning at vga_out.vhd(179): signal \"Joy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519560485114 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Joy vga_out.vhd(185) " "VHDL Process Statement warning at vga_out.vhd(185): signal \"Joy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519560485114 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Joy vga_out.vhd(191) " "VHDL Process Statement warning at vga_out.vhd(191): signal \"Joy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519560485114 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Joy vga_out.vhd(197) " "VHDL Process Statement warning at vga_out.vhd(197): signal \"Joy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519560485114 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Joy vga_out.vhd(203) " "VHDL Process Statement warning at vga_out.vhd(203): signal \"Joy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519560485114 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Joy vga_out.vhd(209) " "VHDL Process Statement warning at vga_out.vhd(209): signal \"Joy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519560485114 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stomach vga_out.vhd(267) " "VHDL Process Statement warning at vga_out.vhd(267): signal \"Stomach\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519560485114 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stomach vga_out.vhd(273) " "VHDL Process Statement warning at vga_out.vhd(273): signal \"Stomach\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519560485114 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stomach vga_out.vhd(279) " "VHDL Process Statement warning at vga_out.vhd(279): signal \"Stomach\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519560485114 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stomach vga_out.vhd(285) " "VHDL Process Statement warning at vga_out.vhd(285): signal \"Stomach\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519560485114 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stomach vga_out.vhd(291) " "VHDL Process Statement warning at vga_out.vhd(291): signal \"Stomach\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519560485114 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stomach vga_out.vhd(297) " "VHDL Process Statement warning at vga_out.vhd(297): signal \"Stomach\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519560485114 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stomach vga_out.vhd(303) " "VHDL Process Statement warning at vga_out.vhd(303): signal \"Stomach\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519560485114 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stomach vga_out.vhd(309) " "VHDL Process Statement warning at vga_out.vhd(309): signal \"Stomach\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519560485114 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stomach vga_out.vhd(315) " "VHDL Process Statement warning at vga_out.vhd(315): signal \"Stomach\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519560485114 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stomach vga_out.vhd(321) " "VHDL Process Statement warning at vga_out.vhd(321): signal \"Stomach\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 321 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519560485114 "|vga_out"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst4 " "Elaborating entity \"controller\" for hierarchy \"controller:inst4\"" {  } { { "digimon.bdf" "inst4" { Schematic "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/digimon.bdf" { { 296 584 840 408 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519560485129 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Controller_state controller.vhd(75) " "VHDL Process Statement warning at controller.vhd(75): signal \"Controller_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519560485129 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Feed controller.vhd(78) " "VHDL Process Statement warning at controller.vhd(78): signal \"Feed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519560485129 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stomach controller.vhd(79) " "VHDL Process Statement warning at controller.vhd(79): signal \"Stomach\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519560485129 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stomach controller.vhd(80) " "VHDL Process Statement warning at controller.vhd(80): signal \"Stomach\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519560485129 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play controller.vhd(86) " "VHDL Process Statement warning at controller.vhd(86): signal \"Play\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519560485129 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Joy controller.vhd(87) " "VHDL Process Statement warning at controller.vhd(87): signal \"Joy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519560485129 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Joy controller.vhd(88) " "VHDL Process Statement warning at controller.vhd(88): signal \"Joy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519560485129 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Controller_state controller.vhd(113) " "VHDL Process Statement warning at controller.vhd(113): signal \"Controller_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519560485129 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Controller_state controller.vhd(134) " "VHDL Process Statement warning at controller.vhd(134): signal \"Controller_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519560485129 "|controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "time controller.vhd(61) " "VHDL Process Statement warning at controller.vhd(61): inferring latch(es) for signal or variable \"time\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1519560485129 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time\[0\] controller.vhd(65) " "Inferred latch for \"time\[0\]\" at controller.vhd(65)" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519560485129 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time\[1\] controller.vhd(65) " "Inferred latch for \"time\[1\]\" at controller.vhd(65)" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519560485129 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time\[2\] controller.vhd(65) " "Inferred latch for \"time\[2\]\" at controller.vhd(65)" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519560485129 "|controller"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "Controller_state " "Can't recognize finite state machine \"Controller_state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Quartus II" 0 -1 1519560485129 ""}
{ "Warning" "WSGN_SEARCH_FILE" "second.vhd 2 1 " "Using design file second.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 second-behav " "Found design unit 1: second-behav" {  } { { "second.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/second.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519560485145 ""} { "Info" "ISGN_ENTITY_NAME" "1 second " "Found entity 1: second" {  } { { "second.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/second.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519560485145 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1519560485145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "second second:inst3 " "Elaborating entity \"second\" for hierarchy \"second:inst3\"" {  } { { "digimon.bdf" "inst3" { Schematic "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/digimon.bdf" { { 272 280 400 352 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519560485145 ""}
{ "Warning" "WSGN_SEARCH_FILE" "key_read.vhd 2 1 " "Using design file key_read.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_read-ked_dec " "Found design unit 1: key_read-ked_dec" {  } { { "key_read.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/key_read.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519560485161 ""} { "Info" "ISGN_ENTITY_NAME" "1 key_read " "Found entity 1: key_read" {  } { { "key_read.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/key_read.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519560485161 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1519560485161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_read key_read:inst2 " "Elaborating entity \"key_read\" for hierarchy \"key_read:inst2\"" {  } { { "digimon.bdf" "inst2" { Schematic "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/digimon.bdf" { { 368 328 512 480 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519560485161 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "low_sw_r key_read.vhd(17) " "VHDL Signal Declaration warning at key_read.vhd(17): used implicit default value for signal \"low_sw_r\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "key_read.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/key_read.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1519560485161 "|digimon|key_read:inst2"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "controller:inst4\|time\[2\] " "LATCH primitive \"controller:inst4\|time\[2\]\" is permanently disabled" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 65 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1519560485270 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "controller:inst4\|time\[0\] " "LATCH primitive \"controller:inst4\|time\[0\]\" is permanently disabled" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 65 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1519560485270 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "controller:inst4\|time\[1\] " "LATCH primitive \"controller:inst4\|time\[1\]\" is permanently disabled" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 65 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1519560485270 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_RGB_out\[4\] GND " "Pin \"VGA_RGB_out\[4\]\" is stuck at GND" {  } { { "digimon.bdf" "" { Schematic "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/digimon.bdf" { { 200 1216 1411 216 "VGA_RGB_out\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519560485911 "|digimon|VGA_RGB_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_RGB_out\[3\] GND " "Pin \"VGA_RGB_out\[3\]\" is stuck at GND" {  } { { "digimon.bdf" "" { Schematic "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/digimon.bdf" { { 200 1216 1411 216 "VGA_RGB_out\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519560485911 "|digimon|VGA_RGB_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_RGB_out\[2\] GND " "Pin \"VGA_RGB_out\[2\]\" is stuck at GND" {  } { { "digimon.bdf" "" { Schematic "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/digimon.bdf" { { 200 1216 1411 216 "VGA_RGB_out\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519560485911 "|digimon|VGA_RGB_out[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1519560485911 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1519560486020 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1519560486473 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1519560486630 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519560486630 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw1 " "No output dependent on input pin \"sw1\"" {  } { { "digimon.bdf" "" { Schematic "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/digimon.bdf" { { 408 160 328 424 "sw1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519560486723 "|digimon|sw1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw2 " "No output dependent on input pin \"sw2\"" {  } { { "digimon.bdf" "" { Schematic "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/digimon.bdf" { { 424 160 328 440 "sw2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519560486723 "|digimon|sw2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw3 " "No output dependent on input pin \"sw3\"" {  } { { "digimon.bdf" "" { Schematic "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/digimon.bdf" { { 440 136 304 456 "sw3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519560486723 "|digimon|sw3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1519560486723 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "191 " "Implemented 191 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1519560486723 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1519560486723 ""} { "Info" "ICUT_CUT_TM_LCELLS" "177 " "Implemented 177 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1519560486723 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1519560486723 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "585 " "Peak virtual memory: 585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1519560486770 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 25 20:08:06 2018 " "Processing ended: Sun Feb 25 20:08:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1519560486770 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1519560486770 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1519560486770 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1519560486770 ""}
