# FPGAcademy Laboratory Solutions

This repository contains my personal solutions to laboratory exercises from **FPGAcademy**: https://fpgacademy.org/courses.html

---

## Repository Structure

The repository is organized by course category, laboratory, and laboratory part.

### Structure Details

- `<category_name>`: Course name (e.g. `Digital_Logic`, `Computer_Organization`)
- `<category_name>/<lab>`: Laboratory directory (e.g. `Lab1`, `Lab2`)
- `<category_name>/<lab>/<full_name>.pdf`: Original laboratory exercise description (e.g. `Digital_Logic_Lab1.pdf`)
- `<category_name>/<lab>/<part_number>`: Individual parts of the laboratory (e.g. `Part1`, `Part2`)

---

## Included Materials

Each laboratory folder contains:
- The original PDF with exercise instructions
- Verilog source code for each part of the laboratory
- Pin assignment file (`.qsf`) used for programming the physical board  
  *Pin assignments must be modified when programming a different board*

The PDFs are included for educational reference only. All rights to the original materials belong to **FPGAcademy**.

---

## Platform

All laboratories are implemented and tested using:
- **Language**: Verilog
- **Toolchain**: Quartus Prime Lite Edition 20.1
- **Simulation Environment**: ModelSim 2020.1
- **Board**: DE1-SoC (Revision H)

---

## License
The source code in this repository is intended for educational use.  
All laboratory exercise PDFs are copyrighted materials of FPGAcademy and are included in accordance with their license terms.
