****************
Platform: X86 16bit (Intel syntax)
Code: 0x8d 0x4c 0x32 0x08 0x01 0xd8 0x81 0xc6 0x34 0x12 0x00 0x00 
Disasm:
0x1000:	lea		cx, dword ptr [si + 0x32] // insn-ID: 286, insn-mnem: LEA
	This instruction belongs to groups: 16 
0x1003:	or		byte ptr [bx + di], al // insn-ID: 296, insn-mnem: OR
	Implicit registers modified: flags 
0x1005:	fadd		dword ptr [bx + di + 0x34c6] // insn-ID: 15, insn-mnem: FADD
	Implicit registers modified: fpsw 
0x1009:	adc		al, byte ptr [bx + si] // insn-ID: 6, insn-mnem: ADC
	Implicit registers read: flags 
	Implicit registers modified: flags 
0x100b:

****************
Platform: X86 32bit (ATT syntax)
Code: 0x8d 0x4c 0x32 0x08 0x01 0xd8 0x81 0xc6 0x34 0x12 0x00 0x00 
Disasm:
0x1000:	leal		DWORD PTR 0x8(%edx, %esi), %ecx // insn-ID: 286, insn-mnem: LEA
	This instruction belongs to groups: 16 
0x1004:	addl		%ebx, %eax // insn-ID: 8, insn-mnem: ADD
	Implicit registers modified: eflags 
0x1006:	addl		$0x1234, %esi // insn-ID: 8, insn-mnem: ADD
	Implicit registers modified: eflags 
0x100c:

****************
Platform: X86 32 (Intel syntax)
Code: 0x8d 0x4c 0x32 0x08 0x01 0xd8 0x81 0xc6 0x34 0x12 0x00 0x00 
Disasm:
0x1000:	lea		ecx, dword ptr [edx + esi + 0x8] // insn-ID: 286, insn-mnem: LEA
	This instruction belongs to groups: 16 
0x1004:	add		eax, ebx // insn-ID: 8, insn-mnem: ADD
	Implicit registers modified: eflags 
0x1006:	add		esi, 0x1234 // insn-ID: 8, insn-mnem: ADD
	Implicit registers modified: eflags 
0x100c:

****************
Platform: X86 64 (Intel syntax)
Code: 0x55 0x48 0x8b 0x05 0xb8 0x13 0x00 0x00 
Disasm:
0x1000:	push		rbp // insn-ID: 550, insn-mnem: PUSH
	Implicit registers read: rsp 
	Implicit registers modified: rsp 
0x1001:	mov		rax, qword ptr [rip + 0x13b8] // insn-ID: 413, insn-mnem: MOV
0x1008:

****************
Platform: ARM
Code: 0xed 0xff 0xff 0xeb 0x04 0xe0 0x2d 0xe5 0x00 0x00 0x00 0x00 0xe0 0x83 0x22 0xe5 0xf1 0x02 0x03 0x0e 0x00 0x00 0xa0 0xe3 0x02 0x30 0xc1 0xe7 0x00 0x00 0x53 0xe3 
Disasm:
0x1000:	bl		#0xffffffffffffffb4 // insn-ID: 13, insn-mnem: BL
	Implicit registers read: sp 
	Implicit registers modified: lr 
	This instruction belongs to groups: 20 
0x1004:	str		lr, [sp, #-0x4]! // insn-ID: 212, insn-mnem: STR
	This instruction belongs to groups: 20 
0x1008:	andeq		r0, r0, r0 // insn-ID: 8, insn-mnem: AND
	This instruction belongs to groups: 20 
0x100c:	str		r8, [r2, #-0x3e0]! // insn-ID: 212, insn-mnem: STR
	This instruction belongs to groups: 20 
0x1010:	mcreq		p02, #0x0, r0, c03, c01, #0x7 // insn-ID: 74, insn-mnem: MCR
	This instruction belongs to groups: 20 
0x1014:	mov		r0, #0x0 // insn-ID: 80, insn-mnem: MOV
	This instruction belongs to groups: 20 
0x1018:	strb		r3, [r1, r2] // insn-ID: 203, insn-mnem: STRB
	This instruction belongs to groups: 20 
0x101c:	cmp		r3, #0x0 // insn-ID: 23, insn-mnem: CMP
	Implicit registers modified: cpsr 
	This instruction belongs to groups: 20 
0x1020:

****************
Platform: THUMB-2
Code: 0x4f 0xf0 0x00 0x01 0xbd 0xe8 0x00 0x88 0xd1 0xe8 0x00 0xf0 
Disasm:
0x1000:	mov.w		r1, #0x0 // insn-ID: 80, insn-mnem: MOV
	This instruction belongs to groups: 25 
0x1004:	pop.w		{r11, pc} // insn-ID: 57, insn-mnem: LDM
	This instruction belongs to groups: 25 
0x1008:	tbb		[r1, r0] // insn-ID: 442, insn-mnem: TBB
	This instruction belongs to groups: 25 
0x100c:

****************
Platform: ARM: Cortex-A15 + NEON
Code: 0x10 0xf1 0x10 0xe7 0x11 0xf2 0x31 0xe7 0xdc 0xa1 0x2e 0xf3 0xe8 0x4e 0x62 0xf3 
Disasm:
0x1000:	sdiv		r0, r0, r1 // insn-ID: 122, insn-mnem: SDIV
	This instruction belongs to groups: 20 
0x1004:	udiv		r1, r1, r2 // insn-ID: 230, insn-mnem: UDIV
	This instruction belongs to groups: 20 
0x1008:	vbit		q5, q15, q6 // insn-ID: 273, insn-mnem: VBIT
	This instruction belongs to groups: 6 
0x100c:	vcgt.f32		q10, q9, q12 // insn-ID: 277, insn-mnem: VCGT
	This instruction belongs to groups: 6 
0x1010:

****************
Platform: THUMB
Code: 0x70 0x47 0xeb 0x46 0x83 0xb0 0xc9 0x68 
Disasm:
0x1000:	bx		lr // insn-ID: 15, insn-mnem: BX
	This instruction belongs to groups: 23 
0x1002:	mov		r11, sp // insn-ID: 80, insn-mnem: MOV
	This instruction belongs to groups: 23 24 
0x1004:	sub		sp, #0xc // insn-ID: 213, insn-mnem: SUB
	This instruction belongs to groups: 23 24 
0x1006:	ldr		r1, [r1, #0xc] // insn-ID: 73, insn-mnem: LDR
	This instruction belongs to groups: 23 24 
0x1008:

****************
Platform: MIPS-32 (Big-endian)
Code: 0x0c 0x10 0x00 0x97 0x00 0x00 0x00 0x00 0x24 0x02 0x00 0x0c 0x8f 0xa2 0x00 0x00 0x34 0x21 0x34 0x56 
Disasm:
0x1000:	jal		0x40025c // insn-ID: 243, insn-mnem: JAL
	Implicit registers modified: ra 
	This instruction belongs to groups: 10 
0x1004:	nop		 // insn-ID: 455, insn-mnem: NOP
0x1008:	addiu		$2, $zero, 0xc // insn-ID: 20, insn-mnem: ADDIU
	This instruction belongs to groups: 10 
0x100c:	lw		$2, ($sp) // insn-ID: 266, insn-mnem: LW
	This instruction belongs to groups: 10 
0x1010:	ori		$1, $1, 0x3456 // insn-ID: 338, insn-mnem: ORI
	This instruction belongs to groups: 10 
0x1014:

****************
Platform: MIPS-64-EL (Little-endian)
Code: 0x56 0x34 0x21 0x34 0xc2 0x17 0x01 0x00 
Disasm:
0x1000:	ori		$1, $1, 0x3456 // insn-ID: 338, insn-mnem: ORI
	This instruction belongs to groups: 10 
0x1004:	srl		$2, $1, 0x1f // insn-ID: 406, insn-mnem: SRL
	This instruction belongs to groups: 10 
0x1008:

****************
Platform: ARM-64
Code: 0x21 0x7c 0x02 0x9b 0x21 0x7c 0x00 0x53 0x00 0x40 0x21 0x4b 0xe1 0x0b 0x40 0xb9 0x10 0x20 0x21 0x1e 
Disasm:
0x1000:	mul		x1, x1, x2 // insn-ID: 182, insn-mnem: MUL
	This instruction belongs to groups: 1 
0x1004:	lsr		w1, w1, #0x0 // insn-ID: 171, insn-mnem: LSR
0x1008:	sub		w0, w0, w1, uxtw // insn-ID: 289, insn-mnem: SUB
0x100c:	ldr		w1, [sp, #0x8] // insn-ID: 140, insn-mnem: LDR
0x1010:	fcmpe		s0, s1 // insn-ID: 77, insn-mnem: FCMPE
	Implicit registers modified: nzcv 
0x1014:

