===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.2444 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2387 ( 15.5%)    0.2387 ( 19.2%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.1880 ( 12.2%)    0.1880 ( 15.1%)    Parse modules
    0.0476 (  3.1%)    0.0476 (  3.8%)    Verify circuit
    1.1731 ( 76.4%)    0.8811 ( 70.8%)  'firrtl.circuit' Pipeline
    0.0363 (  2.4%)    0.0363 (  2.9%)    LowerFIRRTLAnnotations
    0.2089 ( 13.6%)    0.1159 (  9.3%)    'firrtl.module' Pipeline
    0.0750 (  4.9%)    0.0423 (  3.4%)      DropName
    0.1338 (  8.7%)    0.0736 (  5.9%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0089 (  0.6%)    0.0049 (  0.4%)    'firrtl.module' Pipeline
    0.0089 (  0.6%)    0.0049 (  0.4%)      LowerCHIRRTLPass
    0.0150 (  1.0%)    0.0150 (  1.2%)    InferWidths
    0.0390 (  2.5%)    0.0390 (  3.1%)    MemToRegOfVec
    0.0648 (  4.2%)    0.0648 (  5.2%)    InferResets
    0.0054 (  0.4%)    0.0054 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0101 (  0.7%)    0.0101 (  0.8%)    WireDFT
    0.0651 (  4.2%)    0.0651 (  5.2%)    LowerFIRRTLTypes
    0.0742 (  4.8%)    0.0400 (  3.2%)    'firrtl.module' Pipeline
    0.0724 (  4.7%)    0.0390 (  3.1%)      ExpandWhens
    0.0018 (  0.1%)    0.0009 (  0.1%)      SFCCompat
    0.0315 (  2.0%)    0.0315 (  2.5%)    Inliner
    0.0375 (  2.4%)    0.0375 (  3.0%)    'firrtl.module' Pipeline
    0.0375 (  2.4%)    0.0375 (  3.0%)      RandomizeRegisterInit
    0.0127 (  0.8%)    0.0127 (  1.0%)    CheckCombCycles
    0.0014 (  0.1%)    0.0014 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1759 ( 11.5%)    0.1759 ( 14.1%)    'firrtl.module' Pipeline
    0.1663 ( 10.8%)    0.1663 ( 13.4%)      Canonicalizer
    0.0096 (  0.6%)    0.0096 (  0.8%)      InferReadWrite
    0.0042 (  0.3%)    0.0042 (  0.3%)    PrefixModules
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0275 (  1.8%)    0.0275 (  2.2%)    IMConstProp
    0.0010 (  0.1%)    0.0010 (  0.1%)    AddSeqMemPorts
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0102 (  0.7%)    0.0102 (  0.8%)    CreateSiFiveMetadata
    0.0004 (  0.0%)    0.0004 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1296 (  8.4%)    0.1296 ( 10.4%)    'firrtl.module' Pipeline
    0.0081 (  0.5%)    0.0081 (  0.7%)      DropName
    0.1215 (  7.9%)    0.1215 (  9.8%)      Canonicalizer
    0.0143 (  0.9%)    0.0143 (  1.2%)    IMDeadCodeElim
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0359 (  2.3%)    0.0359 (  2.9%)  LowerFIRRTLToHW
    0.0006 (  0.0%)    0.0006 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0157 (  1.0%)    0.0157 (  1.3%)  LowerSeqToSV
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0376 (  2.4%)    0.0376 (  3.0%)  'hw.module' Pipeline
    0.0105 (  0.7%)    0.0105 (  0.8%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0175 (  1.1%)    0.0175 (  1.4%)    Canonicalizer
    0.0070 (  0.5%)    0.0070 (  0.6%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0026 (  0.2%)    0.0026 (  0.2%)    HWCleanup
    0.0042 (  0.3%)    0.0042 (  0.3%)  'hw.module' Pipeline
    0.0001 (  0.0%)    0.0001 (  0.0%)    HWLegalizeModules
    0.0041 (  0.3%)    0.0041 (  0.3%)    PrettifyVerilog
    0.0033 (  0.2%)    0.0033 (  0.3%)  StripDebugInfoWithPred
    0.0258 (  1.7%)    0.0258 (  2.1%)  ExportVerilog
    0.0011 (  0.1%)    0.0011 (  0.1%)  Rest
    1.5364 (100.0%)    1.2444 (100.0%)  Total

{
  totalTime: 1.256,
  maxMemory: 73441280
}
