#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_00000229f904ac90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000229f8ec6900 .scope module, "dmem_tb" "dmem_tb" 3 17;
 .timescale -9 -10;
v00000229f8eb74d0_0 .var "address", 15 0;
v00000229f8ec17b0_0 .var "clk", 0 0;
v00000229f8ec1df0_0 .var/i "errors", 31 0;
v00000229f8ec1530_0 .var "expectedReadData", 15 0;
v00000229f8ec1e90_0 .var "memWrite", 0 0;
v00000229f8ec1b70_0 .net "readData", 15 0, L_00000229f8ec8b40;  1 drivers
v00000229f8ec1a30_0 .var "reset", 0 0;
v00000229f8ec1ad0 .array "testvectors", 1000 0, 51 0;
v00000229f8ec1f30_0 .var/i "vectornum", 31 0;
v00000229f8ec18f0_0 .var "writeData", 15 0;
E_00000229f9048ce0 .event negedge, v00000229f8eb7250_0;
S_00000229f8ec6a90 .scope module, "uut" "dmem" 3 30, 4 17 0, S_00000229f8ec6900;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "memWrite";
    .port_info 2 /INPUT 16 "address";
    .port_info 3 /INPUT 16 "writeData";
    .port_info 4 /OUTPUT 16 "readData";
L_00000229f8ec8b40 .functor BUFZ 16, L_00000229f8ec13f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000229f8e93450 .array "MEMORY", 0 32767, 15 0;
v00000229f904a940_0 .net *"_ivl_0", 15 0, L_00000229f8ec13f0;  1 drivers
v00000229f8e93140_0 .net *"_ivl_3", 14 0, L_00000229f8ec1c10;  1 drivers
v00000229f904ae20_0 .net *"_ivl_4", 16 0, L_00000229f8ec2110;  1 drivers
L_00000229f8f1f018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000229f8ec6c20_0 .net *"_ivl_7", 1 0, L_00000229f8f1f018;  1 drivers
v00000229f8ec6cc0_0 .net "address", 15 0, v00000229f8eb74d0_0;  1 drivers
v00000229f8eb7250_0 .net "clk", 0 0, v00000229f8ec17b0_0;  1 drivers
v00000229f8eb72f0_0 .net "memWrite", 0 0, v00000229f8ec1e90_0;  1 drivers
v00000229f8eb7390_0 .net "readData", 15 0, L_00000229f8ec8b40;  alias, 1 drivers
v00000229f8eb7430_0 .net "writeData", 15 0, v00000229f8ec18f0_0;  1 drivers
E_00000229f9048f60 .event posedge, v00000229f8eb7250_0;
L_00000229f8ec13f0 .array/port v00000229f8e93450, L_00000229f8ec2110;
L_00000229f8ec1c10 .part v00000229f8eb74d0_0, 1, 15;
L_00000229f8ec2110 .concat [ 15 2 0 0], L_00000229f8ec1c10, L_00000229f8f1f018;
    .scope S_00000229f8ec6a90;
T_0 ;
    %wait E_00000229f9048f60;
    %load/vec4 v00000229f8eb72f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v00000229f8eb7430_0;
    %load/vec4 v00000229f8ec6cc0_0;
    %parti/s 15, 1, 2;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000229f8e93450, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000229f8ec6900;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000229f8ec17b0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000229f8ec17b0_0, 0, 1;
    %delay 50, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_00000229f8ec6900;
T_2 ;
    %vpi_call/w 3 46 "$dumpfile", "tb_dmem.vcd" {0 0 0};
    %vpi_call/w 3 47 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000229f8ec6a90 {0 0 0};
    %pushi/vec4 2147942407, 0, 35;
    %concati/vec4 14, 0, 17;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000229f8ec1ad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000229f8ec1f30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000229f8ec1df0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000229f8ec1a30_0, 0, 1;
    %delay 270, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000229f8ec1a30_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_00000229f8ec6900;
T_3 ;
    %wait E_00000229f9048ce0;
    %delay 10, 0;
    %ix/getv/s 4, v00000229f8ec1f30_0;
    %load/vec4a v00000229f8ec1ad0, 4;
    %pad/u 49;
    %split/vec4 16;
    %store/vec4 v00000229f8ec1530_0, 0, 16;
    %split/vec4 16;
    %store/vec4 v00000229f8ec18f0_0, 0, 16;
    %split/vec4 16;
    %store/vec4 v00000229f8eb74d0_0, 0, 16;
    %store/vec4 v00000229f8ec1e90_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000229f8ec6900;
T_4 ;
    %wait E_00000229f9048f60;
    %delay 10, 0;
    %load/vec4 v00000229f8ec1a30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000229f8ec1b70_0;
    %load/vec4 v00000229f8ec1530_0;
    %cmp/ne;
    %jmp/0xz  T_4.2, 6;
    %vpi_call/w 3 65 "$display", "Error:\011inputs: memWrite = %b, address = %h, writeData = %h", v00000229f8ec1e90_0, v00000229f8eb74d0_0, v00000229f8ec18f0_0 {0 0 0};
    %vpi_call/w 3 66 "$display", "\011readData = %h, expectedReadData = %h", v00000229f8ec1b70_0, v00000229f8ec1530_0 {0 0 0};
    %load/vec4 v00000229f8ec1df0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000229f8ec1df0_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000229f8ec1f30_0;
    %addi 1, 0, 32;
    %store/vec4 v00000229f8ec1f30_0, 0, 32;
    %ix/getv/s 4, v00000229f8ec1f30_0;
    %load/vec4a v00000229f8ec1ad0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 1048575, 1048575, 20;
    %cmp/e;
    %jmp/0xz  T_4.4, 6;
    %vpi_call/w 3 71 "$display", "%d tests completed with %d errors", v00000229f8ec1f30_0, v00000229f8ec1df0_0 {0 0 0};
    %vpi_call/w 3 72 "$finish" {0 0 0};
T_4.4 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_dmem.sv";
    "././dmem.sv";
