
SoundTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000094e8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f4  080096b8  080096b8  0000a6b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009aac  08009aac  0000b1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009aac  08009aac  0000aaac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009ab4  08009ab4  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009ab4  08009ab4  0000aab4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009ab8  08009ab8  0000aab8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08009abc  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003c4  200001d4  08009c90  0000b1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000598  08009c90  0000b598  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011fe7  00000000  00000000  0000b204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000274c  00000000  00000000  0001d1eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001170  00000000  00000000  0001f938  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dd5  00000000  00000000  00020aa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003307  00000000  00000000  0002187d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000161d1  00000000  00000000  00024b84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d6861  00000000  00000000  0003ad55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001115b6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005bc4  00000000  00000000  001115fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  001171c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080096a0 	.word	0x080096a0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	080096a0 	.word	0x080096a0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <store_char>:
  __HAL_UART_ENABLE_IT(device_uart, UART_IT_RXNE);
  __HAL_UART_ENABLE_IT(pc_uart, UART_IT_RXNE);
}

void store_char(unsigned char c, ring_buffer *buffer)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b085      	sub	sp, #20
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	6039      	str	r1, [r7, #0]
 8000f1e:	71fb      	strb	r3, [r7, #7]
  int i = (unsigned int)(buffer->head + 1) % UART_BUFFER_SIZE;
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f24:	3301      	adds	r3, #1
 8000f26:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000f2a:	60fb      	str	r3, [r7, #12]

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if(i != buffer->tail) {
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	429a      	cmp	r2, r3
 8000f34:	d007      	beq.n	8000f46 <store_char+0x32>
    buffer->buffer[buffer->head] = c;
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f3a:	683a      	ldr	r2, [r7, #0]
 8000f3c:	79f9      	ldrb	r1, [r7, #7]
 8000f3e:	54d1      	strb	r1, [r2, r3]
    buffer->head = i;
 8000f40:	68fa      	ldr	r2, [r7, #12]
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	641a      	str	r2, [r3, #64]	@ 0x40
  }
}
 8000f46:	bf00      	nop
 8000f48:	3714      	adds	r7, #20
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f50:	4770      	bx	lr
	...

08000f54 <Uart_isr>:
	if (so_far == len) return 1;
	else return -1;
}

void Uart_isr (UART_HandleTypeDef *huart)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b086      	sub	sp, #24
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
	  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	617b      	str	r3, [r7, #20]
	  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	68db      	ldr	r3, [r3, #12]
 8000f6a:	613b      	str	r3, [r7, #16]

    /* if DR is not empty and the Rx Int is enabled */
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8000f6c:	697b      	ldr	r3, [r7, #20]
 8000f6e:	f003 0320 	and.w	r3, r3, #32
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d023      	beq.n	8000fbe <Uart_isr+0x6a>
 8000f76:	693b      	ldr	r3, [r7, #16]
 8000f78:	f003 0320 	and.w	r3, r3, #32
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d01e      	beq.n	8000fbe <Uart_isr+0x6a>
    	    	      * @note   TC flag can be also cleared by software sequence: a read operation to
    	    	      *          USART_SR register followed by a write operation to USART_DR register.
    	    	      * @note   TXE flag is cleared only by a write to the USART_DR register.

    	 *********************/
		huart->Instance->SR;                       /* Read status register */
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	681b      	ldr	r3, [r3, #0]
        unsigned char c = huart->Instance->DR;     /* Read data register */
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	73fb      	strb	r3, [r7, #15]
        if (huart == device_uart)
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	4a3a      	ldr	r2, [pc, #232]	@ (800107c <Uart_isr+0x128>)
 8000f92:	4293      	cmp	r3, r2
 8000f94:	d107      	bne.n	8000fa6 <Uart_isr+0x52>
        {
        	store_char (c, _rx_buffer1);  // store data in buffer
 8000f96:	4b3a      	ldr	r3, [pc, #232]	@ (8001080 <Uart_isr+0x12c>)
 8000f98:	681a      	ldr	r2, [r3, #0]
 8000f9a:	7bfb      	ldrb	r3, [r7, #15]
 8000f9c:	4611      	mov	r1, r2
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f7ff ffb8 	bl	8000f14 <store_char>
        else if (huart == pc_uart)
        {
           	store_char (c, _rx_buffer2);  // store data in buffer
        }

        return;
 8000fa4:	e063      	b.n	800106e <Uart_isr+0x11a>
        else if (huart == pc_uart)
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	4a36      	ldr	r2, [pc, #216]	@ (8001084 <Uart_isr+0x130>)
 8000faa:	4293      	cmp	r3, r2
 8000fac:	d15f      	bne.n	800106e <Uart_isr+0x11a>
           	store_char (c, _rx_buffer2);  // store data in buffer
 8000fae:	4b36      	ldr	r3, [pc, #216]	@ (8001088 <Uart_isr+0x134>)
 8000fb0:	681a      	ldr	r2, [r3, #0]
 8000fb2:	7bfb      	ldrb	r3, [r7, #15]
 8000fb4:	4611      	mov	r1, r2
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f7ff ffac 	bl	8000f14 <store_char>
        return;
 8000fbc:	e057      	b.n	800106e <Uart_isr+0x11a>
    }

    /*If interrupt is caused due to Transmit Data Register Empty */
    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8000fbe:	697b      	ldr	r3, [r7, #20]
 8000fc0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d055      	beq.n	8001074 <Uart_isr+0x120>
 8000fc8:	693b      	ldr	r3, [r7, #16]
 8000fca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d050      	beq.n	8001074 <Uart_isr+0x120>
    {
    	if (huart == device_uart){
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	4a29      	ldr	r2, [pc, #164]	@ (800107c <Uart_isr+0x128>)
 8000fd6:	4293      	cmp	r3, r2
 8000fd8:	d122      	bne.n	8001020 <Uart_isr+0xcc>
    	if(tx_buffer1.head == tx_buffer1.tail)
 8000fda:	4b2c      	ldr	r3, [pc, #176]	@ (800108c <Uart_isr+0x138>)
 8000fdc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000fde:	4b2b      	ldr	r3, [pc, #172]	@ (800108c <Uart_isr+0x138>)
 8000fe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fe2:	429a      	cmp	r2, r3
 8000fe4:	d108      	bne.n	8000ff8 <Uart_isr+0xa4>
    	    {
    	      // Buffer empty, so disable interrupts
    	      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	68da      	ldr	r2, [r3, #12]
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000ff4:	60da      	str	r2, [r3, #12]
        	      huart->Instance->SR;
        	      huart->Instance->DR = c;

        	    }
        	}
    	return;
 8000ff6:	e03c      	b.n	8001072 <Uart_isr+0x11e>
    	      unsigned char c = tx_buffer1.buffer[tx_buffer1.tail];
 8000ff8:	4b24      	ldr	r3, [pc, #144]	@ (800108c <Uart_isr+0x138>)
 8000ffa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ffc:	4a23      	ldr	r2, [pc, #140]	@ (800108c <Uart_isr+0x138>)
 8000ffe:	5cd3      	ldrb	r3, [r2, r3]
 8001000:	737b      	strb	r3, [r7, #13]
    	      tx_buffer1.tail = (tx_buffer1.tail + 1) % UART_BUFFER_SIZE;
 8001002:	4b22      	ldr	r3, [pc, #136]	@ (800108c <Uart_isr+0x138>)
 8001004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001006:	3301      	adds	r3, #1
 8001008:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800100c:	4a1f      	ldr	r2, [pc, #124]	@ (800108c <Uart_isr+0x138>)
 800100e:	6453      	str	r3, [r2, #68]	@ 0x44
    	      huart->Instance->SR;
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	681b      	ldr	r3, [r3, #0]
    	      huart->Instance->DR = c;
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	7b7a      	ldrb	r2, [r7, #13]
 800101c:	605a      	str	r2, [r3, #4]
    	return;
 800101e:	e028      	b.n	8001072 <Uart_isr+0x11e>
    	else if (huart == pc_uart){
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	4a18      	ldr	r2, [pc, #96]	@ (8001084 <Uart_isr+0x130>)
 8001024:	4293      	cmp	r3, r2
 8001026:	d124      	bne.n	8001072 <Uart_isr+0x11e>
        	if(tx_buffer2.head == tx_buffer2.tail)
 8001028:	4b19      	ldr	r3, [pc, #100]	@ (8001090 <Uart_isr+0x13c>)
 800102a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800102c:	4b18      	ldr	r3, [pc, #96]	@ (8001090 <Uart_isr+0x13c>)
 800102e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001030:	429a      	cmp	r2, r3
 8001032:	d108      	bne.n	8001046 <Uart_isr+0xf2>
        	      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	68da      	ldr	r2, [r3, #12]
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001042:	60da      	str	r2, [r3, #12]
    	return;
 8001044:	e015      	b.n	8001072 <Uart_isr+0x11e>
        	      unsigned char c = tx_buffer2.buffer[tx_buffer2.tail];
 8001046:	4b12      	ldr	r3, [pc, #72]	@ (8001090 <Uart_isr+0x13c>)
 8001048:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800104a:	4a11      	ldr	r2, [pc, #68]	@ (8001090 <Uart_isr+0x13c>)
 800104c:	5cd3      	ldrb	r3, [r2, r3]
 800104e:	73bb      	strb	r3, [r7, #14]
        	      tx_buffer2.tail = (tx_buffer2.tail + 1) % UART_BUFFER_SIZE;
 8001050:	4b0f      	ldr	r3, [pc, #60]	@ (8001090 <Uart_isr+0x13c>)
 8001052:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001054:	3301      	adds	r3, #1
 8001056:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800105a:	4a0d      	ldr	r2, [pc, #52]	@ (8001090 <Uart_isr+0x13c>)
 800105c:	6453      	str	r3, [r2, #68]	@ 0x44
        	      huart->Instance->SR;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	681b      	ldr	r3, [r3, #0]
        	      huart->Instance->DR = c;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	7bba      	ldrb	r2, [r7, #14]
 800106a:	605a      	str	r2, [r3, #4]
    	return;
 800106c:	e001      	b.n	8001072 <Uart_isr+0x11e>
        return;
 800106e:	bf00      	nop
 8001070:	e000      	b.n	8001074 <Uart_isr+0x120>
    	return;
 8001072:	bf00      	nop
    }
}
 8001074:	3718      	adds	r7, #24
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	200003fc 	.word	0x200003fc
 8001080:	20000280 	.word	0x20000280
 8001084:	200003b4 	.word	0x200003b4
 8001088:	20000284 	.word	0x20000284
 800108c:	200001f0 	.word	0x200001f0
 8001090:	20000238 	.word	0x20000238

08001094 <DWT_Init>:

/**
  * @brief DWT (Data Watchpoint and Trace)  
  * @retval None
  */
void DWT_Init(void) {
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
    // TRCENA  (DWT )
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8001098:	4b09      	ldr	r3, [pc, #36]	@ (80010c0 <DWT_Init+0x2c>)
 800109a:	68db      	ldr	r3, [r3, #12]
 800109c:	4a08      	ldr	r2, [pc, #32]	@ (80010c0 <DWT_Init+0x2c>)
 800109e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80010a2:	60d3      	str	r3, [r2, #12]
    // CYCCNT  
    DWT->CYCCNT = 0;
 80010a4:	4b07      	ldr	r3, [pc, #28]	@ (80010c4 <DWT_Init+0x30>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	605a      	str	r2, [r3, #4]
    // CYCCNT  
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80010aa:	4b06      	ldr	r3, [pc, #24]	@ (80010c4 <DWT_Init+0x30>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4a05      	ldr	r2, [pc, #20]	@ (80010c4 <DWT_Init+0x30>)
 80010b0:	f043 0301 	orr.w	r3, r3, #1
 80010b4:	6013      	str	r3, [r2, #0]
}
 80010b6:	bf00      	nop
 80010b8:	46bd      	mov	sp, r7
 80010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010be:	4770      	bx	lr
 80010c0:	e000edf0 	.word	0xe000edf0
 80010c4:	e0001000 	.word	0xe0001000

080010c8 <UART_Printf>:
/**
  * @brief UART2  printf 
  * @param format:   
  * @retval None
  */
void UART_Printf(const char *format, ...) {
 80010c8:	b40f      	push	{r0, r1, r2, r3}
 80010ca:	b580      	push	{r7, lr}
 80010cc:	b09a      	sub	sp, #104	@ 0x68
 80010ce:	af00      	add	r7, sp, #0
    char str[100];
    va_list args;
    va_start(args, format);
 80010d0:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80010d4:	603b      	str	r3, [r7, #0]
    vsprintf(str, format, args);
 80010d6:	1d3b      	adds	r3, r7, #4
 80010d8:	683a      	ldr	r2, [r7, #0]
 80010da:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 80010dc:	4618      	mov	r0, r3
 80010de:	f006 fa09 	bl	80074f4 <vsiprintf>
    va_end(args);
    // UART  (Blocking )
    HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), HAL_MAX_DELAY);
 80010e2:	1d3b      	adds	r3, r7, #4
 80010e4:	4618      	mov	r0, r3
 80010e6:	f7ff f8e3 	bl	80002b0 <strlen>
 80010ea:	4603      	mov	r3, r0
 80010ec:	b29a      	uxth	r2, r3
 80010ee:	1d39      	adds	r1, r7, #4
 80010f0:	f04f 33ff 	mov.w	r3, #4294967295
 80010f4:	4804      	ldr	r0, [pc, #16]	@ (8001108 <UART_Printf+0x40>)
 80010f6:	f004 fcc3 	bl	8005a80 <HAL_UART_Transmit>
}
 80010fa:	bf00      	nop
 80010fc:	3768      	adds	r7, #104	@ 0x68
 80010fe:	46bd      	mov	sp, r7
 8001100:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001104:	b004      	add	sp, #16
 8001106:	4770      	bx	lr
 8001108:	200003b4 	.word	0x200003b4

0800110c <set_motor_direction>:
    return distance;
}

/*     */
void set_motor_direction(uint8_t motor_id, uint8_t direction)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b086      	sub	sp, #24
 8001110:	af00      	add	r7, sp, #0
 8001112:	4603      	mov	r3, r0
 8001114:	460a      	mov	r2, r1
 8001116:	71fb      	strb	r3, [r7, #7]
 8001118:	4613      	mov	r3, r2
 800111a:	71bb      	strb	r3, [r7, #6]
    GPIO_TypeDef *in1_port = NULL, *in2_port = NULL;
 800111c:	2300      	movs	r3, #0
 800111e:	617b      	str	r3, [r7, #20]
 8001120:	2300      	movs	r3, #0
 8001122:	613b      	str	r3, [r7, #16]
    uint16_t in1_pin = 0, in2_pin = 0;
 8001124:	2300      	movs	r3, #0
 8001126:	81fb      	strh	r3, [r7, #14]
 8001128:	2300      	movs	r3, #0
 800112a:	81bb      	strh	r3, [r7, #12]

    if (motor_id == MOTOR_A) {
 800112c:	79fb      	ldrb	r3, [r7, #7]
 800112e:	2b01      	cmp	r3, #1
 8001130:	d108      	bne.n	8001144 <set_motor_direction+0x38>
        in1_port = M1_IN1_PORT;
 8001132:	4b31      	ldr	r3, [pc, #196]	@ (80011f8 <set_motor_direction+0xec>)
 8001134:	617b      	str	r3, [r7, #20]
        in2_port = M1_IN2_PORT;
 8001136:	4b30      	ldr	r3, [pc, #192]	@ (80011f8 <set_motor_direction+0xec>)
 8001138:	613b      	str	r3, [r7, #16]
        in1_pin  = M1_IN1_PIN;
 800113a:	2301      	movs	r3, #1
 800113c:	81fb      	strh	r3, [r7, #14]
        in2_pin  = M1_IN2_PIN;
 800113e:	2302      	movs	r3, #2
 8001140:	81bb      	strh	r3, [r7, #12]
 8001142:	e017      	b.n	8001174 <set_motor_direction+0x68>
    } else if (motor_id == MOTOR_B) {
 8001144:	79fb      	ldrb	r3, [r7, #7]
 8001146:	2b02      	cmp	r3, #2
 8001148:	d109      	bne.n	800115e <set_motor_direction+0x52>
        in1_port = M2_IN1_PORT;
 800114a:	4b2b      	ldr	r3, [pc, #172]	@ (80011f8 <set_motor_direction+0xec>)
 800114c:	617b      	str	r3, [r7, #20]
        in2_port = M2_IN2_PORT;
 800114e:	4b2a      	ldr	r3, [pc, #168]	@ (80011f8 <set_motor_direction+0xec>)
 8001150:	613b      	str	r3, [r7, #16]
        in1_pin  = M2_IN1_PIN;
 8001152:	2304      	movs	r3, #4
 8001154:	81fb      	strh	r3, [r7, #14]
        in2_pin  = M2_IN2_PIN;
 8001156:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800115a:	81bb      	strh	r3, [r7, #12]
 800115c:	e00a      	b.n	8001174 <set_motor_direction+0x68>
    }else if (motor_id == MOTOR_C) {
 800115e:	79fb      	ldrb	r3, [r7, #7]
 8001160:	2b03      	cmp	r3, #3
 8001162:	d144      	bne.n	80011ee <set_motor_direction+0xe2>
        in1_port = M3_IN1_PORT;
 8001164:	4b25      	ldr	r3, [pc, #148]	@ (80011fc <set_motor_direction+0xf0>)
 8001166:	617b      	str	r3, [r7, #20]
        in2_port = M3_IN2_PORT;
 8001168:	4b24      	ldr	r3, [pc, #144]	@ (80011fc <set_motor_direction+0xf0>)
 800116a:	613b      	str	r3, [r7, #16]
        in1_pin  = M3_IN1_PIN;
 800116c:	2308      	movs	r3, #8
 800116e:	81fb      	strh	r3, [r7, #14]
        in2_pin  = M3_IN2_PIN;
 8001170:	2310      	movs	r3, #16
 8001172:	81bb      	strh	r3, [r7, #12]
    }
    else {
        return;
    }

    if (direction == FORWARD) {
 8001174:	79bb      	ldrb	r3, [r7, #6]
 8001176:	2b01      	cmp	r3, #1
 8001178:	d10c      	bne.n	8001194 <set_motor_direction+0x88>
        HAL_GPIO_WritePin(in1_port, in1_pin, GPIO_PIN_SET);
 800117a:	89fb      	ldrh	r3, [r7, #14]
 800117c:	2201      	movs	r2, #1
 800117e:	4619      	mov	r1, r3
 8001180:	6978      	ldr	r0, [r7, #20]
 8001182:	f001 fbdd 	bl	8002940 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(in2_port, in2_pin, GPIO_PIN_RESET);
 8001186:	89bb      	ldrh	r3, [r7, #12]
 8001188:	2200      	movs	r2, #0
 800118a:	4619      	mov	r1, r3
 800118c:	6938      	ldr	r0, [r7, #16]
 800118e:	f001 fbd7 	bl	8002940 <HAL_GPIO_WritePin>
 8001192:	e02d      	b.n	80011f0 <set_motor_direction+0xe4>

    } else if (direction == BACKWARD) {
 8001194:	79bb      	ldrb	r3, [r7, #6]
 8001196:	2b02      	cmp	r3, #2
 8001198:	d10c      	bne.n	80011b4 <set_motor_direction+0xa8>
        HAL_GPIO_WritePin(in1_port, in1_pin, GPIO_PIN_RESET);
 800119a:	89fb      	ldrh	r3, [r7, #14]
 800119c:	2200      	movs	r2, #0
 800119e:	4619      	mov	r1, r3
 80011a0:	6978      	ldr	r0, [r7, #20]
 80011a2:	f001 fbcd 	bl	8002940 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(in2_port, in2_pin, GPIO_PIN_SET);
 80011a6:	89bb      	ldrh	r3, [r7, #12]
 80011a8:	2201      	movs	r2, #1
 80011aa:	4619      	mov	r1, r3
 80011ac:	6938      	ldr	r0, [r7, #16]
 80011ae:	f001 fbc7 	bl	8002940 <HAL_GPIO_WritePin>
 80011b2:	e01d      	b.n	80011f0 <set_motor_direction+0xe4>
    }
    else if (direction == BACKWARD) {
 80011b4:	79bb      	ldrb	r3, [r7, #6]
 80011b6:	2b02      	cmp	r3, #2
 80011b8:	d10c      	bne.n	80011d4 <set_motor_direction+0xc8>
           HAL_GPIO_WritePin(in1_port, in1_pin, GPIO_PIN_RESET);
 80011ba:	89fb      	ldrh	r3, [r7, #14]
 80011bc:	2200      	movs	r2, #0
 80011be:	4619      	mov	r1, r3
 80011c0:	6978      	ldr	r0, [r7, #20]
 80011c2:	f001 fbbd 	bl	8002940 <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(in2_port, in2_pin, GPIO_PIN_SET);
 80011c6:	89bb      	ldrh	r3, [r7, #12]
 80011c8:	2201      	movs	r2, #1
 80011ca:	4619      	mov	r1, r3
 80011cc:	6938      	ldr	r0, [r7, #16]
 80011ce:	f001 fbb7 	bl	8002940 <HAL_GPIO_WritePin>
 80011d2:	e00d      	b.n	80011f0 <set_motor_direction+0xe4>
       }
    else { // STOP (coast)
        HAL_GPIO_WritePin(in1_port, in1_pin, GPIO_PIN_RESET);
 80011d4:	89fb      	ldrh	r3, [r7, #14]
 80011d6:	2200      	movs	r2, #0
 80011d8:	4619      	mov	r1, r3
 80011da:	6978      	ldr	r0, [r7, #20]
 80011dc:	f001 fbb0 	bl	8002940 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(in2_port, in2_pin, GPIO_PIN_RESET);
 80011e0:	89bb      	ldrh	r3, [r7, #12]
 80011e2:	2200      	movs	r2, #0
 80011e4:	4619      	mov	r1, r3
 80011e6:	6938      	ldr	r0, [r7, #16]
 80011e8:	f001 fbaa 	bl	8002940 <HAL_GPIO_WritePin>
 80011ec:	e000      	b.n	80011f0 <set_motor_direction+0xe4>
        return;
 80011ee:	bf00      	nop
    }
}
 80011f0:	3718      	adds	r7, #24
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	40020400 	.word	0x40020400
 80011fc:	40020800 	.word	0x40020800

08001200 <set_motor_speed>:


/*     PWM_MAX TIM1 ARR    */
void set_motor_speed(uint8_t motor_id, uint16_t speed)
{
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	4603      	mov	r3, r0
 8001208:	460a      	mov	r2, r1
 800120a:	71fb      	strb	r3, [r7, #7]
 800120c:	4613      	mov	r3, r2
 800120e:	80bb      	strh	r3, [r7, #4]
    if (speed > PWM_MAX_VALUE) speed = PWM_MAX_VALUE;
 8001210:	88bb      	ldrh	r3, [r7, #4]
 8001212:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001216:	d902      	bls.n	800121e <set_motor_speed+0x1e>
 8001218:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800121c:	80bb      	strh	r3, [r7, #4]

    if (motor_id == MOTOR_A) {
 800121e:	79fb      	ldrb	r3, [r7, #7]
 8001220:	2b01      	cmp	r3, #1
 8001222:	d104      	bne.n	800122e <set_motor_speed+0x2e>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, speed);
 8001224:	4b0c      	ldr	r3, [pc, #48]	@ (8001258 <set_motor_speed+0x58>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	88ba      	ldrh	r2, [r7, #4]
 800122a:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, speed);
    } else if (motor_id == MOTOR_C) {
        __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, speed);
    }

}
 800122c:	e00e      	b.n	800124c <set_motor_speed+0x4c>
    } else if (motor_id == MOTOR_B) {
 800122e:	79fb      	ldrb	r3, [r7, #7]
 8001230:	2b02      	cmp	r3, #2
 8001232:	d104      	bne.n	800123e <set_motor_speed+0x3e>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, speed);
 8001234:	4b08      	ldr	r3, [pc, #32]	@ (8001258 <set_motor_speed+0x58>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	88ba      	ldrh	r2, [r7, #4]
 800123a:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800123c:	e006      	b.n	800124c <set_motor_speed+0x4c>
    } else if (motor_id == MOTOR_C) {
 800123e:	79fb      	ldrb	r3, [r7, #7]
 8001240:	2b03      	cmp	r3, #3
 8001242:	d103      	bne.n	800124c <set_motor_speed+0x4c>
        __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, speed);
 8001244:	4b05      	ldr	r3, [pc, #20]	@ (800125c <set_motor_speed+0x5c>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	88ba      	ldrh	r2, [r7, #4]
 800124a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800124c:	bf00      	nop
 800124e:	370c      	adds	r7, #12
 8001250:	46bd      	mov	sp, r7
 8001252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001256:	4770      	bx	lr
 8001258:	200002dc 	.word	0x200002dc
 800125c:	2000036c 	.word	0x2000036c

08001260 <motor_control_init>:
/**
  * @brief       .
  * @retval None
  */
void motor_control_init(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
    // 1. PWM   (PA8: ENA, PA9: ENB)
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001264:	2100      	movs	r1, #0
 8001266:	4812      	ldr	r0, [pc, #72]	@ (80012b0 <motor_control_init+0x50>)
 8001268:	f003 fa2e 	bl	80046c8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800126c:	2104      	movs	r1, #4
 800126e:	4810      	ldr	r0, [pc, #64]	@ (80012b0 <motor_control_init+0x50>)
 8001270:	f003 fa2a 	bl	80046c8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001274:	2100      	movs	r1, #0
 8001276:	480f      	ldr	r0, [pc, #60]	@ (80012b4 <motor_control_init+0x54>)
 8001278:	f003 fa26 	bl	80046c8 <HAL_TIM_PWM_Start>



    // 2.     ()
    set_motor_direction(MOTOR_A, STOP);
 800127c:	2100      	movs	r1, #0
 800127e:	2001      	movs	r0, #1
 8001280:	f7ff ff44 	bl	800110c <set_motor_direction>
    set_motor_direction(MOTOR_B, STOP);
 8001284:	2100      	movs	r1, #0
 8001286:	2002      	movs	r0, #2
 8001288:	f7ff ff40 	bl	800110c <set_motor_direction>
    set_motor_direction(MOTOR_C, STOP);
 800128c:	2100      	movs	r1, #0
 800128e:	2003      	movs	r0, #3
 8001290:	f7ff ff3c 	bl	800110c <set_motor_direction>

    // 3.     (0)
    set_motor_speed(MOTOR_A, 0);
 8001294:	2100      	movs	r1, #0
 8001296:	2001      	movs	r0, #1
 8001298:	f7ff ffb2 	bl	8001200 <set_motor_speed>
    set_motor_speed(MOTOR_B, 0);
 800129c:	2100      	movs	r1, #0
 800129e:	2002      	movs	r0, #2
 80012a0:	f7ff ffae 	bl	8001200 <set_motor_speed>
    set_motor_speed(MOTOR_C, 0);
 80012a4:	2100      	movs	r1, #0
 80012a6:	2003      	movs	r0, #3
 80012a8:	f7ff ffaa 	bl	8001200 <set_motor_speed>

}
 80012ac:	bf00      	nop
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	200002dc 	.word	0x200002dc
 80012b4:	2000036c 	.word	0x2000036c

080012b8 <MPU6050_Init>:

void MPU6050_Init(void) {
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b086      	sub	sp, #24
 80012bc:	af04      	add	r7, sp, #16
    uint8_t check;
    uint8_t data;

    // WHO_AM_I register read
    HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, 0x75, 1, &check, 1, 1000);
 80012be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012c2:	9302      	str	r3, [sp, #8]
 80012c4:	2301      	movs	r3, #1
 80012c6:	9301      	str	r3, [sp, #4]
 80012c8:	1dfb      	adds	r3, r7, #7
 80012ca:	9300      	str	r3, [sp, #0]
 80012cc:	2301      	movs	r3, #1
 80012ce:	2275      	movs	r2, #117	@ 0x75
 80012d0:	21d0      	movs	r1, #208	@ 0xd0
 80012d2:	480c      	ldr	r0, [pc, #48]	@ (8001304 <MPU6050_Init+0x4c>)
 80012d4:	f001 fd8c 	bl	8002df0 <HAL_I2C_Mem_Read>

    if (check == 104) {  // 0x68
 80012d8:	79fb      	ldrb	r3, [r7, #7]
 80012da:	2b68      	cmp	r3, #104	@ 0x68
 80012dc:	d10e      	bne.n	80012fc <MPU6050_Init+0x44>
        data = 0;
 80012de:	2300      	movs	r3, #0
 80012e0:	71bb      	strb	r3, [r7, #6]
        HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1, 1, &data, 1, 1000);
 80012e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012e6:	9302      	str	r3, [sp, #8]
 80012e8:	2301      	movs	r3, #1
 80012ea:	9301      	str	r3, [sp, #4]
 80012ec:	1dbb      	adds	r3, r7, #6
 80012ee:	9300      	str	r3, [sp, #0]
 80012f0:	2301      	movs	r3, #1
 80012f2:	226b      	movs	r2, #107	@ 0x6b
 80012f4:	21d0      	movs	r1, #208	@ 0xd0
 80012f6:	4803      	ldr	r0, [pc, #12]	@ (8001304 <MPU6050_Init+0x4c>)
 80012f8:	f001 fc80 	bl	8002bfc <HAL_I2C_Mem_Write>
    }
}
 80012fc:	bf00      	nop
 80012fe:	3708      	adds	r7, #8
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}
 8001304:	20000288 	.word	0x20000288

08001308 <MPU6050_Read_Accel>:

void MPU6050_Read_Accel(int16_t *Ax, int16_t *Ay, int16_t *Az) {
 8001308:	b580      	push	{r7, lr}
 800130a:	b08a      	sub	sp, #40	@ 0x28
 800130c:	af04      	add	r7, sp, #16
 800130e:	60f8      	str	r0, [r7, #12]
 8001310:	60b9      	str	r1, [r7, #8]
 8001312:	607a      	str	r2, [r7, #4]
    uint8_t Rec_Data[6];
    HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H, 1, Rec_Data, 6, 1000);
 8001314:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001318:	9302      	str	r3, [sp, #8]
 800131a:	2306      	movs	r3, #6
 800131c:	9301      	str	r3, [sp, #4]
 800131e:	f107 0310 	add.w	r3, r7, #16
 8001322:	9300      	str	r3, [sp, #0]
 8001324:	2301      	movs	r3, #1
 8001326:	223b      	movs	r2, #59	@ 0x3b
 8001328:	21d0      	movs	r1, #208	@ 0xd0
 800132a:	4812      	ldr	r0, [pc, #72]	@ (8001374 <MPU6050_Read_Accel+0x6c>)
 800132c:	f001 fd60 	bl	8002df0 <HAL_I2C_Mem_Read>

    *Ax = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 8001330:	7c3b      	ldrb	r3, [r7, #16]
 8001332:	b21b      	sxth	r3, r3
 8001334:	021b      	lsls	r3, r3, #8
 8001336:	b21a      	sxth	r2, r3
 8001338:	7c7b      	ldrb	r3, [r7, #17]
 800133a:	b21b      	sxth	r3, r3
 800133c:	4313      	orrs	r3, r2
 800133e:	b21a      	sxth	r2, r3
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	801a      	strh	r2, [r3, #0]
    *Ay = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 8001344:	7cbb      	ldrb	r3, [r7, #18]
 8001346:	b21b      	sxth	r3, r3
 8001348:	021b      	lsls	r3, r3, #8
 800134a:	b21a      	sxth	r2, r3
 800134c:	7cfb      	ldrb	r3, [r7, #19]
 800134e:	b21b      	sxth	r3, r3
 8001350:	4313      	orrs	r3, r2
 8001352:	b21a      	sxth	r2, r3
 8001354:	68bb      	ldr	r3, [r7, #8]
 8001356:	801a      	strh	r2, [r3, #0]
    *Az = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 8001358:	7d3b      	ldrb	r3, [r7, #20]
 800135a:	b21b      	sxth	r3, r3
 800135c:	021b      	lsls	r3, r3, #8
 800135e:	b21a      	sxth	r2, r3
 8001360:	7d7b      	ldrb	r3, [r7, #21]
 8001362:	b21b      	sxth	r3, r3
 8001364:	4313      	orrs	r3, r2
 8001366:	b21a      	sxth	r2, r3
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	801a      	strh	r2, [r3, #0]
}
 800136c:	bf00      	nop
 800136e:	3718      	adds	r7, #24
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}
 8001374:	20000288 	.word	0x20000288

08001378 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b08a      	sub	sp, #40	@ 0x28
 800137c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800137e:	f000 ff35 	bl	80021ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001382:	f000 f867 	bl	8001454 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001386:	f000 fadf 	bl	8001948 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800138a:	f000 fa89 	bl	80018a0 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 800138e:	f000 f9a7 	bl	80016e0 <MX_TIM2_Init>
  MX_TIM1_Init();
 8001392:	f000 f8f9 	bl	8001588 <MX_TIM1_Init>
  MX_TIM4_Init();
 8001396:	f000 fa29 	bl	80017ec <MX_TIM4_Init>
  MX_I2C1_Init();
 800139a:	f000 f8c7 	bl	800152c <MX_I2C1_Init>
  MX_USART3_UART_Init();
 800139e:	f000 faa9 	bl	80018f4 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  // DWT  (   )
  DWT_Init();
 80013a2:	f7ff fe77 	bl	8001094 <DWT_Init>
  UART_Printf("STM32 HC-SR04 Measurement Ready (Trig: PA0, Echo: PA1)\r\n");
 80013a6:	4827      	ldr	r0, [pc, #156]	@ (8001444 <main+0xcc>)
 80013a8:	f7ff fe8e 	bl	80010c8 <UART_Printf>


  motor_control_init(); // <-   (PWM Start + )
 80013ac:	f7ff ff58 	bl	8001260 <motor_control_init>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80013b0:	2100      	movs	r1, #0
 80013b2:	4825      	ldr	r0, [pc, #148]	@ (8001448 <main+0xd0>)
 80013b4:	f003 f988 	bl	80046c8 <HAL_TIM_PWM_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int failCount = 0;
 80013b8:	2300      	movs	r3, #0
 80013ba:	623b      	str	r3, [r7, #32]
  int tempAovoid = 0; // 0 = right, 1 = left
 80013bc:	2300      	movs	r3, #0
 80013be:	61fb      	str	r3, [r7, #28]


  MPU6050_Init();
 80013c0:	f7ff ff7a 	bl	80012b8 <MPU6050_Init>
  UART_Printf("MPU6050 Initialized\r\n");
 80013c4:	4821      	ldr	r0, [pc, #132]	@ (800144c <main+0xd4>)
 80013c6:	f7ff fe7f 	bl	80010c8 <UART_Printf>

  int16_t Ax, Ay, Az;

  // HAL_GetTick()   
  uint32_t last_imu_time = 0;      //  IMU  
 80013ca:	2300      	movs	r3, #0
 80013cc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t motor_start_time = 0;   //    
 80013ce:	2300      	movs	r3, #0
 80013d0:	61bb      	str	r3, [r7, #24]
  uint8_t motor_state = 0;         // 0: , 1: 
 80013d2:	2300      	movs	r3, #0
 80013d4:	75fb      	strb	r3, [r7, #23]

  //  
  const uint32_t IMU_INTERVAL = 10;     // 0.01 = 10ms
 80013d6:	230a      	movs	r3, #10
 80013d8:	613b      	str	r3, [r7, #16]
  const uint32_t MOTOR_DURATION = 7000; // 7 = 7000ms
 80013da:	f641 3358 	movw	r3, #7000	@ 0x1b58
 80013de:	60fb      	str	r3, [r7, #12]

  motor_start_time = HAL_GetTick();  //   
 80013e0:	f000 ff6a 	bl	80022b8 <HAL_GetTick>
 80013e4:	61b8      	str	r0, [r7, #24]
  float distance1, distance2, distance3;


  while (1)
  {
         uint32_t current_time = HAL_GetTick();
 80013e6:	f000 ff67 	bl	80022b8 <HAL_GetTick>
 80013ea:	60b8      	str	r0, [r7, #8]



                 // 
                 set_motor_direction(MOTOR_A, FORWARD);
 80013ec:	2101      	movs	r1, #1
 80013ee:	2001      	movs	r0, #1
 80013f0:	f7ff fe8c 	bl	800110c <set_motor_direction>
                 set_motor_direction(MOTOR_B, FORWARD);
 80013f4:	2101      	movs	r1, #1
 80013f6:	2002      	movs	r0, #2
 80013f8:	f7ff fe88 	bl	800110c <set_motor_direction>
                 set_motor_speed(MOTOR_A, 400);
 80013fc:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8001400:	2001      	movs	r0, #1
 8001402:	f7ff fefd 	bl	8001200 <set_motor_speed>
                 set_motor_speed(MOTOR_B, 400);
 8001406:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 800140a:	2002      	movs	r0, #2
 800140c:	f7ff fef8 	bl	8001200 <set_motor_speed>



         // 2. IMU     (0.01)
         if (current_time - last_imu_time >= IMU_INTERVAL) {
 8001410:	68ba      	ldr	r2, [r7, #8]
 8001412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001414:	1ad3      	subs	r3, r2, r3
 8001416:	693a      	ldr	r2, [r7, #16]
 8001418:	429a      	cmp	r2, r3
 800141a:	d8e4      	bhi.n	80013e6 <main+0x6e>
             last_imu_time = current_time;
 800141c:	68bb      	ldr	r3, [r7, #8]
 800141e:	627b      	str	r3, [r7, #36]	@ 0x24

             // MPU6050  int16_t  
             MPU6050_Read_Accel(&Ax, &Ay, &Az);
 8001420:	1cba      	adds	r2, r7, #2
 8001422:	1d39      	adds	r1, r7, #4
 8001424:	1dbb      	adds	r3, r7, #6
 8001426:	4618      	mov	r0, r3
 8001428:	f7ff ff6e 	bl	8001308 <MPU6050_Read_Accel>

             //    UART  (int16_t: -32768 ~ +32767)
             UART_Printf("Ax:%d,Ay:%d,Az:%d\r\n", Ax, Ay, Az);
 800142c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001430:	4619      	mov	r1, r3
 8001432:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001436:	461a      	mov	r2, r3
 8001438:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800143c:	4804      	ldr	r0, [pc, #16]	@ (8001450 <main+0xd8>)
 800143e:	f7ff fe43 	bl	80010c8 <UART_Printf>
  {
 8001442:	e7d0      	b.n	80013e6 <main+0x6e>
 8001444:	080096b8 	.word	0x080096b8
 8001448:	2000036c 	.word	0x2000036c
 800144c:	080096f4 	.word	0x080096f4
 8001450:	0800970c 	.word	0x0800970c

08001454 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b094      	sub	sp, #80	@ 0x50
 8001458:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800145a:	f107 031c 	add.w	r3, r7, #28
 800145e:	2234      	movs	r2, #52	@ 0x34
 8001460:	2100      	movs	r1, #0
 8001462:	4618      	mov	r0, r3
 8001464:	f006 f850 	bl	8007508 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001468:	f107 0308 	add.w	r3, r7, #8
 800146c:	2200      	movs	r2, #0
 800146e:	601a      	str	r2, [r3, #0]
 8001470:	605a      	str	r2, [r3, #4]
 8001472:	609a      	str	r2, [r3, #8]
 8001474:	60da      	str	r2, [r3, #12]
 8001476:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001478:	2300      	movs	r3, #0
 800147a:	607b      	str	r3, [r7, #4]
 800147c:	4b29      	ldr	r3, [pc, #164]	@ (8001524 <SystemClock_Config+0xd0>)
 800147e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001480:	4a28      	ldr	r2, [pc, #160]	@ (8001524 <SystemClock_Config+0xd0>)
 8001482:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001486:	6413      	str	r3, [r2, #64]	@ 0x40
 8001488:	4b26      	ldr	r3, [pc, #152]	@ (8001524 <SystemClock_Config+0xd0>)
 800148a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800148c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001490:	607b      	str	r3, [r7, #4]
 8001492:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001494:	2300      	movs	r3, #0
 8001496:	603b      	str	r3, [r7, #0]
 8001498:	4b23      	ldr	r3, [pc, #140]	@ (8001528 <SystemClock_Config+0xd4>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80014a0:	4a21      	ldr	r2, [pc, #132]	@ (8001528 <SystemClock_Config+0xd4>)
 80014a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014a6:	6013      	str	r3, [r2, #0]
 80014a8:	4b1f      	ldr	r3, [pc, #124]	@ (8001528 <SystemClock_Config+0xd4>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80014b0:	603b      	str	r3, [r7, #0]
 80014b2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014b4:	2302      	movs	r3, #2
 80014b6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014b8:	2301      	movs	r3, #1
 80014ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014bc:	2310      	movs	r3, #16
 80014be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014c0:	2302      	movs	r3, #2
 80014c2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80014c4:	2300      	movs	r3, #0
 80014c6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80014c8:	2308      	movs	r3, #8
 80014ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 50;
 80014cc:	2332      	movs	r3, #50	@ 0x32
 80014ce:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014d0:	2302      	movs	r3, #2
 80014d2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80014d4:	2302      	movs	r3, #2
 80014d6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80014d8:	2302      	movs	r3, #2
 80014da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014dc:	f107 031c 	add.w	r3, r7, #28
 80014e0:	4618      	mov	r0, r3
 80014e2:	f002 fdb5 	bl	8004050 <HAL_RCC_OscConfig>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d001      	beq.n	80014f0 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80014ec:	f000 fafa 	bl	8001ae4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014f0:	230f      	movs	r3, #15
 80014f2:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014f4:	2302      	movs	r3, #2
 80014f6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014f8:	2300      	movs	r3, #0
 80014fa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001500:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001502:	2300      	movs	r3, #0
 8001504:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001506:	f107 0308 	add.w	r3, r7, #8
 800150a:	2101      	movs	r1, #1
 800150c:	4618      	mov	r0, r3
 800150e:	f002 fa55 	bl	80039bc <HAL_RCC_ClockConfig>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d001      	beq.n	800151c <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001518:	f000 fae4 	bl	8001ae4 <Error_Handler>
  }
}
 800151c:	bf00      	nop
 800151e:	3750      	adds	r7, #80	@ 0x50
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}
 8001524:	40023800 	.word	0x40023800
 8001528:	40007000 	.word	0x40007000

0800152c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001530:	4b12      	ldr	r3, [pc, #72]	@ (800157c <MX_I2C1_Init+0x50>)
 8001532:	4a13      	ldr	r2, [pc, #76]	@ (8001580 <MX_I2C1_Init+0x54>)
 8001534:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001536:	4b11      	ldr	r3, [pc, #68]	@ (800157c <MX_I2C1_Init+0x50>)
 8001538:	4a12      	ldr	r2, [pc, #72]	@ (8001584 <MX_I2C1_Init+0x58>)
 800153a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800153c:	4b0f      	ldr	r3, [pc, #60]	@ (800157c <MX_I2C1_Init+0x50>)
 800153e:	2200      	movs	r2, #0
 8001540:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001542:	4b0e      	ldr	r3, [pc, #56]	@ (800157c <MX_I2C1_Init+0x50>)
 8001544:	2200      	movs	r2, #0
 8001546:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001548:	4b0c      	ldr	r3, [pc, #48]	@ (800157c <MX_I2C1_Init+0x50>)
 800154a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800154e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001550:	4b0a      	ldr	r3, [pc, #40]	@ (800157c <MX_I2C1_Init+0x50>)
 8001552:	2200      	movs	r2, #0
 8001554:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001556:	4b09      	ldr	r3, [pc, #36]	@ (800157c <MX_I2C1_Init+0x50>)
 8001558:	2200      	movs	r2, #0
 800155a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800155c:	4b07      	ldr	r3, [pc, #28]	@ (800157c <MX_I2C1_Init+0x50>)
 800155e:	2200      	movs	r2, #0
 8001560:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001562:	4b06      	ldr	r3, [pc, #24]	@ (800157c <MX_I2C1_Init+0x50>)
 8001564:	2200      	movs	r2, #0
 8001566:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001568:	4804      	ldr	r0, [pc, #16]	@ (800157c <MX_I2C1_Init+0x50>)
 800156a:	f001 fa03 	bl	8002974 <HAL_I2C_Init>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d001      	beq.n	8001578 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001574:	f000 fab6 	bl	8001ae4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001578:	bf00      	nop
 800157a:	bd80      	pop	{r7, pc}
 800157c:	20000288 	.word	0x20000288
 8001580:	40005400 	.word	0x40005400
 8001584:	000186a0 	.word	0x000186a0

08001588 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b096      	sub	sp, #88	@ 0x58
 800158c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800158e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001592:	2200      	movs	r2, #0
 8001594:	601a      	str	r2, [r3, #0]
 8001596:	605a      	str	r2, [r3, #4]
 8001598:	609a      	str	r2, [r3, #8]
 800159a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800159c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80015a0:	2200      	movs	r2, #0
 80015a2:	601a      	str	r2, [r3, #0]
 80015a4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015aa:	2200      	movs	r2, #0
 80015ac:	601a      	str	r2, [r3, #0]
 80015ae:	605a      	str	r2, [r3, #4]
 80015b0:	609a      	str	r2, [r3, #8]
 80015b2:	60da      	str	r2, [r3, #12]
 80015b4:	611a      	str	r2, [r3, #16]
 80015b6:	615a      	str	r2, [r3, #20]
 80015b8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80015ba:	1d3b      	adds	r3, r7, #4
 80015bc:	2220      	movs	r2, #32
 80015be:	2100      	movs	r1, #0
 80015c0:	4618      	mov	r0, r3
 80015c2:	f005 ffa1 	bl	8007508 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80015c6:	4b44      	ldr	r3, [pc, #272]	@ (80016d8 <MX_TIM1_Init+0x150>)
 80015c8:	4a44      	ldr	r2, [pc, #272]	@ (80016dc <MX_TIM1_Init+0x154>)
 80015ca:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 80015cc:	4b42      	ldr	r3, [pc, #264]	@ (80016d8 <MX_TIM1_Init+0x150>)
 80015ce:	2253      	movs	r2, #83	@ 0x53
 80015d0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015d2:	4b41      	ldr	r3, [pc, #260]	@ (80016d8 <MX_TIM1_Init+0x150>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 80015d8:	4b3f      	ldr	r3, [pc, #252]	@ (80016d8 <MX_TIM1_Init+0x150>)
 80015da:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80015de:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015e0:	4b3d      	ldr	r3, [pc, #244]	@ (80016d8 <MX_TIM1_Init+0x150>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80015e6:	4b3c      	ldr	r3, [pc, #240]	@ (80016d8 <MX_TIM1_Init+0x150>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015ec:	4b3a      	ldr	r3, [pc, #232]	@ (80016d8 <MX_TIM1_Init+0x150>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80015f2:	4839      	ldr	r0, [pc, #228]	@ (80016d8 <MX_TIM1_Init+0x150>)
 80015f4:	f002 ffca 	bl	800458c <HAL_TIM_Base_Init>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d001      	beq.n	8001602 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80015fe:	f000 fa71 	bl	8001ae4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001602:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001606:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001608:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800160c:	4619      	mov	r1, r3
 800160e:	4832      	ldr	r0, [pc, #200]	@ (80016d8 <MX_TIM1_Init+0x150>)
 8001610:	f003 fbca 	bl	8004da8 <HAL_TIM_ConfigClockSource>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800161a:	f000 fa63 	bl	8001ae4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800161e:	482e      	ldr	r0, [pc, #184]	@ (80016d8 <MX_TIM1_Init+0x150>)
 8001620:	f003 f803 	bl	800462a <HAL_TIM_PWM_Init>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d001      	beq.n	800162e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800162a:	f000 fa5b 	bl	8001ae4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800162e:	2300      	movs	r3, #0
 8001630:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001632:	2300      	movs	r3, #0
 8001634:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001636:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800163a:	4619      	mov	r1, r3
 800163c:	4826      	ldr	r0, [pc, #152]	@ (80016d8 <MX_TIM1_Init+0x150>)
 800163e:	f004 f8ed 	bl	800581c <HAL_TIMEx_MasterConfigSynchronization>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001648:	f000 fa4c 	bl	8001ae4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800164c:	2360      	movs	r3, #96	@ 0x60
 800164e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001650:	2300      	movs	r3, #0
 8001652:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001654:	2300      	movs	r3, #0
 8001656:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001658:	2300      	movs	r3, #0
 800165a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800165c:	2300      	movs	r3, #0
 800165e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001660:	2300      	movs	r3, #0
 8001662:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001664:	2300      	movs	r3, #0
 8001666:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001668:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800166c:	2200      	movs	r2, #0
 800166e:	4619      	mov	r1, r3
 8001670:	4819      	ldr	r0, [pc, #100]	@ (80016d8 <MX_TIM1_Init+0x150>)
 8001672:	f003 fad7 	bl	8004c24 <HAL_TIM_PWM_ConfigChannel>
 8001676:	4603      	mov	r3, r0
 8001678:	2b00      	cmp	r3, #0
 800167a:	d001      	beq.n	8001680 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 800167c:	f000 fa32 	bl	8001ae4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001680:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001684:	2204      	movs	r2, #4
 8001686:	4619      	mov	r1, r3
 8001688:	4813      	ldr	r0, [pc, #76]	@ (80016d8 <MX_TIM1_Init+0x150>)
 800168a:	f003 facb 	bl	8004c24 <HAL_TIM_PWM_ConfigChannel>
 800168e:	4603      	mov	r3, r0
 8001690:	2b00      	cmp	r3, #0
 8001692:	d001      	beq.n	8001698 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001694:	f000 fa26 	bl	8001ae4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001698:	2300      	movs	r3, #0
 800169a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800169c:	2300      	movs	r3, #0
 800169e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80016a0:	2300      	movs	r3, #0
 80016a2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80016a4:	2300      	movs	r3, #0
 80016a6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80016a8:	2300      	movs	r3, #0
 80016aa:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80016ac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016b0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80016b2:	2300      	movs	r3, #0
 80016b4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80016b6:	1d3b      	adds	r3, r7, #4
 80016b8:	4619      	mov	r1, r3
 80016ba:	4807      	ldr	r0, [pc, #28]	@ (80016d8 <MX_TIM1_Init+0x150>)
 80016bc:	f004 f92a 	bl	8005914 <HAL_TIMEx_ConfigBreakDeadTime>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80016c6:	f000 fa0d 	bl	8001ae4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80016ca:	4803      	ldr	r0, [pc, #12]	@ (80016d8 <MX_TIM1_Init+0x150>)
 80016cc:	f000 fb36 	bl	8001d3c <HAL_TIM_MspPostInit>

}
 80016d0:	bf00      	nop
 80016d2:	3758      	adds	r7, #88	@ 0x58
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	200002dc 	.word	0x200002dc
 80016dc:	40010000 	.word	0x40010000

080016e0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b08a      	sub	sp, #40	@ 0x28
 80016e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016e6:	f107 0318 	add.w	r3, r7, #24
 80016ea:	2200      	movs	r2, #0
 80016ec:	601a      	str	r2, [r3, #0]
 80016ee:	605a      	str	r2, [r3, #4]
 80016f0:	609a      	str	r2, [r3, #8]
 80016f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016f4:	f107 0310 	add.w	r3, r7, #16
 80016f8:	2200      	movs	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
 80016fc:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80016fe:	463b      	mov	r3, r7
 8001700:	2200      	movs	r2, #0
 8001702:	601a      	str	r2, [r3, #0]
 8001704:	605a      	str	r2, [r3, #4]
 8001706:	609a      	str	r2, [r3, #8]
 8001708:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800170a:	4b37      	ldr	r3, [pc, #220]	@ (80017e8 <MX_TIM2_Init+0x108>)
 800170c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001710:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 8001712:	4b35      	ldr	r3, [pc, #212]	@ (80017e8 <MX_TIM2_Init+0x108>)
 8001714:	2253      	movs	r2, #83	@ 0x53
 8001716:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001718:	4b33      	ldr	r3, [pc, #204]	@ (80017e8 <MX_TIM2_Init+0x108>)
 800171a:	2200      	movs	r2, #0
 800171c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 800171e:	4b32      	ldr	r3, [pc, #200]	@ (80017e8 <MX_TIM2_Init+0x108>)
 8001720:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001724:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001726:	4b30      	ldr	r3, [pc, #192]	@ (80017e8 <MX_TIM2_Init+0x108>)
 8001728:	2200      	movs	r2, #0
 800172a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800172c:	4b2e      	ldr	r3, [pc, #184]	@ (80017e8 <MX_TIM2_Init+0x108>)
 800172e:	2200      	movs	r2, #0
 8001730:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001732:	482d      	ldr	r0, [pc, #180]	@ (80017e8 <MX_TIM2_Init+0x108>)
 8001734:	f002 ff2a 	bl	800458c <HAL_TIM_Base_Init>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d001      	beq.n	8001742 <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 800173e:	f000 f9d1 	bl	8001ae4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001742:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001746:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001748:	f107 0318 	add.w	r3, r7, #24
 800174c:	4619      	mov	r1, r3
 800174e:	4826      	ldr	r0, [pc, #152]	@ (80017e8 <MX_TIM2_Init+0x108>)
 8001750:	f003 fb2a 	bl	8004da8 <HAL_TIM_ConfigClockSource>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800175a:	f000 f9c3 	bl	8001ae4 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800175e:	4822      	ldr	r0, [pc, #136]	@ (80017e8 <MX_TIM2_Init+0x108>)
 8001760:	f003 f87a 	bl	8004858 <HAL_TIM_IC_Init>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800176a:	f000 f9bb 	bl	8001ae4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800176e:	2300      	movs	r3, #0
 8001770:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001772:	2300      	movs	r3, #0
 8001774:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001776:	f107 0310 	add.w	r3, r7, #16
 800177a:	4619      	mov	r1, r3
 800177c:	481a      	ldr	r0, [pc, #104]	@ (80017e8 <MX_TIM2_Init+0x108>)
 800177e:	f004 f84d 	bl	800581c <HAL_TIMEx_MasterConfigSynchronization>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8001788:	f000 f9ac 	bl	8001ae4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800178c:	2300      	movs	r3, #0
 800178e:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001790:	2301      	movs	r3, #1
 8001792:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001794:	2300      	movs	r3, #0
 8001796:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001798:	2300      	movs	r3, #0
 800179a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800179c:	463b      	mov	r3, r7
 800179e:	2200      	movs	r2, #0
 80017a0:	4619      	mov	r1, r3
 80017a2:	4811      	ldr	r0, [pc, #68]	@ (80017e8 <MX_TIM2_Init+0x108>)
 80017a4:	f003 f9a1 	bl	8004aea <HAL_TIM_IC_ConfigChannel>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d001      	beq.n	80017b2 <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 80017ae:	f000 f999 	bl	8001ae4 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80017b2:	463b      	mov	r3, r7
 80017b4:	2204      	movs	r2, #4
 80017b6:	4619      	mov	r1, r3
 80017b8:	480b      	ldr	r0, [pc, #44]	@ (80017e8 <MX_TIM2_Init+0x108>)
 80017ba:	f003 f996 	bl	8004aea <HAL_TIM_IC_ConfigChannel>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d001      	beq.n	80017c8 <MX_TIM2_Init+0xe8>
  {
    Error_Handler();
 80017c4:	f000 f98e 	bl	8001ae4 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80017c8:	463b      	mov	r3, r7
 80017ca:	2208      	movs	r2, #8
 80017cc:	4619      	mov	r1, r3
 80017ce:	4806      	ldr	r0, [pc, #24]	@ (80017e8 <MX_TIM2_Init+0x108>)
 80017d0:	f003 f98b 	bl	8004aea <HAL_TIM_IC_ConfigChannel>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d001      	beq.n	80017de <MX_TIM2_Init+0xfe>
  {
    Error_Handler();
 80017da:	f000 f983 	bl	8001ae4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80017de:	bf00      	nop
 80017e0:	3728      	adds	r7, #40	@ 0x28
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	20000324 	.word	0x20000324

080017ec <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b08a      	sub	sp, #40	@ 0x28
 80017f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017f2:	f107 0320 	add.w	r3, r7, #32
 80017f6:	2200      	movs	r2, #0
 80017f8:	601a      	str	r2, [r3, #0]
 80017fa:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017fc:	1d3b      	adds	r3, r7, #4
 80017fe:	2200      	movs	r2, #0
 8001800:	601a      	str	r2, [r3, #0]
 8001802:	605a      	str	r2, [r3, #4]
 8001804:	609a      	str	r2, [r3, #8]
 8001806:	60da      	str	r2, [r3, #12]
 8001808:	611a      	str	r2, [r3, #16]
 800180a:	615a      	str	r2, [r3, #20]
 800180c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800180e:	4b22      	ldr	r3, [pc, #136]	@ (8001898 <MX_TIM4_Init+0xac>)
 8001810:	4a22      	ldr	r2, [pc, #136]	@ (800189c <MX_TIM4_Init+0xb0>)
 8001812:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 84-1;
 8001814:	4b20      	ldr	r3, [pc, #128]	@ (8001898 <MX_TIM4_Init+0xac>)
 8001816:	2253      	movs	r2, #83	@ 0x53
 8001818:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800181a:	4b1f      	ldr	r3, [pc, #124]	@ (8001898 <MX_TIM4_Init+0xac>)
 800181c:	2200      	movs	r2, #0
 800181e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001820:	4b1d      	ldr	r3, [pc, #116]	@ (8001898 <MX_TIM4_Init+0xac>)
 8001822:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001826:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001828:	4b1b      	ldr	r3, [pc, #108]	@ (8001898 <MX_TIM4_Init+0xac>)
 800182a:	2200      	movs	r2, #0
 800182c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800182e:	4b1a      	ldr	r3, [pc, #104]	@ (8001898 <MX_TIM4_Init+0xac>)
 8001830:	2200      	movs	r2, #0
 8001832:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001834:	4818      	ldr	r0, [pc, #96]	@ (8001898 <MX_TIM4_Init+0xac>)
 8001836:	f002 fef8 	bl	800462a <HAL_TIM_PWM_Init>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d001      	beq.n	8001844 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8001840:	f000 f950 	bl	8001ae4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001844:	2300      	movs	r3, #0
 8001846:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001848:	2300      	movs	r3, #0
 800184a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800184c:	f107 0320 	add.w	r3, r7, #32
 8001850:	4619      	mov	r1, r3
 8001852:	4811      	ldr	r0, [pc, #68]	@ (8001898 <MX_TIM4_Init+0xac>)
 8001854:	f003 ffe2 	bl	800581c <HAL_TIMEx_MasterConfigSynchronization>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d001      	beq.n	8001862 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 800185e:	f000 f941 	bl	8001ae4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001862:	2360      	movs	r3, #96	@ 0x60
 8001864:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001866:	2300      	movs	r3, #0
 8001868:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800186a:	2300      	movs	r3, #0
 800186c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800186e:	2300      	movs	r3, #0
 8001870:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001872:	1d3b      	adds	r3, r7, #4
 8001874:	2204      	movs	r2, #4
 8001876:	4619      	mov	r1, r3
 8001878:	4807      	ldr	r0, [pc, #28]	@ (8001898 <MX_TIM4_Init+0xac>)
 800187a:	f003 f9d3 	bl	8004c24 <HAL_TIM_PWM_ConfigChannel>
 800187e:	4603      	mov	r3, r0
 8001880:	2b00      	cmp	r3, #0
 8001882:	d001      	beq.n	8001888 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8001884:	f000 f92e 	bl	8001ae4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001888:	4803      	ldr	r0, [pc, #12]	@ (8001898 <MX_TIM4_Init+0xac>)
 800188a:	f000 fa57 	bl	8001d3c <HAL_TIM_MspPostInit>

}
 800188e:	bf00      	nop
 8001890:	3728      	adds	r7, #40	@ 0x28
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	2000036c 	.word	0x2000036c
 800189c:	40000800 	.word	0x40000800

080018a0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80018a4:	4b11      	ldr	r3, [pc, #68]	@ (80018ec <MX_USART2_UART_Init+0x4c>)
 80018a6:	4a12      	ldr	r2, [pc, #72]	@ (80018f0 <MX_USART2_UART_Init+0x50>)
 80018a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80018aa:	4b10      	ldr	r3, [pc, #64]	@ (80018ec <MX_USART2_UART_Init+0x4c>)
 80018ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80018b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80018b2:	4b0e      	ldr	r3, [pc, #56]	@ (80018ec <MX_USART2_UART_Init+0x4c>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80018b8:	4b0c      	ldr	r3, [pc, #48]	@ (80018ec <MX_USART2_UART_Init+0x4c>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80018be:	4b0b      	ldr	r3, [pc, #44]	@ (80018ec <MX_USART2_UART_Init+0x4c>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80018c4:	4b09      	ldr	r3, [pc, #36]	@ (80018ec <MX_USART2_UART_Init+0x4c>)
 80018c6:	220c      	movs	r2, #12
 80018c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018ca:	4b08      	ldr	r3, [pc, #32]	@ (80018ec <MX_USART2_UART_Init+0x4c>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80018d0:	4b06      	ldr	r3, [pc, #24]	@ (80018ec <MX_USART2_UART_Init+0x4c>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80018d6:	4805      	ldr	r0, [pc, #20]	@ (80018ec <MX_USART2_UART_Init+0x4c>)
 80018d8:	f004 f882 	bl	80059e0 <HAL_UART_Init>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d001      	beq.n	80018e6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80018e2:	f000 f8ff 	bl	8001ae4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80018e6:	bf00      	nop
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	200003b4 	.word	0x200003b4
 80018f0:	40004400 	.word	0x40004400

080018f4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80018f8:	4b11      	ldr	r3, [pc, #68]	@ (8001940 <MX_USART3_UART_Init+0x4c>)
 80018fa:	4a12      	ldr	r2, [pc, #72]	@ (8001944 <MX_USART3_UART_Init+0x50>)
 80018fc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80018fe:	4b10      	ldr	r3, [pc, #64]	@ (8001940 <MX_USART3_UART_Init+0x4c>)
 8001900:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001904:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001906:	4b0e      	ldr	r3, [pc, #56]	@ (8001940 <MX_USART3_UART_Init+0x4c>)
 8001908:	2200      	movs	r2, #0
 800190a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800190c:	4b0c      	ldr	r3, [pc, #48]	@ (8001940 <MX_USART3_UART_Init+0x4c>)
 800190e:	2200      	movs	r2, #0
 8001910:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001912:	4b0b      	ldr	r3, [pc, #44]	@ (8001940 <MX_USART3_UART_Init+0x4c>)
 8001914:	2200      	movs	r2, #0
 8001916:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001918:	4b09      	ldr	r3, [pc, #36]	@ (8001940 <MX_USART3_UART_Init+0x4c>)
 800191a:	220c      	movs	r2, #12
 800191c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800191e:	4b08      	ldr	r3, [pc, #32]	@ (8001940 <MX_USART3_UART_Init+0x4c>)
 8001920:	2200      	movs	r2, #0
 8001922:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001924:	4b06      	ldr	r3, [pc, #24]	@ (8001940 <MX_USART3_UART_Init+0x4c>)
 8001926:	2200      	movs	r2, #0
 8001928:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800192a:	4805      	ldr	r0, [pc, #20]	@ (8001940 <MX_USART3_UART_Init+0x4c>)
 800192c:	f004 f858 	bl	80059e0 <HAL_UART_Init>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d001      	beq.n	800193a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001936:	f000 f8d5 	bl	8001ae4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800193a:	bf00      	nop
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	200003fc 	.word	0x200003fc
 8001944:	40004800 	.word	0x40004800

08001948 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b08a      	sub	sp, #40	@ 0x28
 800194c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800194e:	f107 0314 	add.w	r3, r7, #20
 8001952:	2200      	movs	r2, #0
 8001954:	601a      	str	r2, [r3, #0]
 8001956:	605a      	str	r2, [r3, #4]
 8001958:	609a      	str	r2, [r3, #8]
 800195a:	60da      	str	r2, [r3, #12]
 800195c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800195e:	2300      	movs	r3, #0
 8001960:	613b      	str	r3, [r7, #16]
 8001962:	4b5c      	ldr	r3, [pc, #368]	@ (8001ad4 <MX_GPIO_Init+0x18c>)
 8001964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001966:	4a5b      	ldr	r2, [pc, #364]	@ (8001ad4 <MX_GPIO_Init+0x18c>)
 8001968:	f043 0304 	orr.w	r3, r3, #4
 800196c:	6313      	str	r3, [r2, #48]	@ 0x30
 800196e:	4b59      	ldr	r3, [pc, #356]	@ (8001ad4 <MX_GPIO_Init+0x18c>)
 8001970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001972:	f003 0304 	and.w	r3, r3, #4
 8001976:	613b      	str	r3, [r7, #16]
 8001978:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800197a:	2300      	movs	r3, #0
 800197c:	60fb      	str	r3, [r7, #12]
 800197e:	4b55      	ldr	r3, [pc, #340]	@ (8001ad4 <MX_GPIO_Init+0x18c>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001982:	4a54      	ldr	r2, [pc, #336]	@ (8001ad4 <MX_GPIO_Init+0x18c>)
 8001984:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001988:	6313      	str	r3, [r2, #48]	@ 0x30
 800198a:	4b52      	ldr	r3, [pc, #328]	@ (8001ad4 <MX_GPIO_Init+0x18c>)
 800198c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800198e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001992:	60fb      	str	r3, [r7, #12]
 8001994:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001996:	2300      	movs	r3, #0
 8001998:	60bb      	str	r3, [r7, #8]
 800199a:	4b4e      	ldr	r3, [pc, #312]	@ (8001ad4 <MX_GPIO_Init+0x18c>)
 800199c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800199e:	4a4d      	ldr	r2, [pc, #308]	@ (8001ad4 <MX_GPIO_Init+0x18c>)
 80019a0:	f043 0301 	orr.w	r3, r3, #1
 80019a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019a6:	4b4b      	ldr	r3, [pc, #300]	@ (8001ad4 <MX_GPIO_Init+0x18c>)
 80019a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019aa:	f003 0301 	and.w	r3, r3, #1
 80019ae:	60bb      	str	r3, [r7, #8]
 80019b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019b2:	2300      	movs	r3, #0
 80019b4:	607b      	str	r3, [r7, #4]
 80019b6:	4b47      	ldr	r3, [pc, #284]	@ (8001ad4 <MX_GPIO_Init+0x18c>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ba:	4a46      	ldr	r2, [pc, #280]	@ (8001ad4 <MX_GPIO_Init+0x18c>)
 80019bc:	f043 0302 	orr.w	r3, r3, #2
 80019c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019c2:	4b44      	ldr	r3, [pc, #272]	@ (8001ad4 <MX_GPIO_Init+0x18c>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c6:	f003 0302 	and.w	r3, r3, #2
 80019ca:	607b      	str	r3, [r7, #4]
 80019cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80019ce:	2200      	movs	r2, #0
 80019d0:	213f      	movs	r1, #63	@ 0x3f
 80019d2:	4841      	ldr	r0, [pc, #260]	@ (8001ad8 <MX_GPIO_Init+0x190>)
 80019d4:	f000 ffb4 	bl	8002940 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 80019d8:	2200      	movs	r2, #0
 80019da:	2101      	movs	r1, #1
 80019dc:	483f      	ldr	r0, [pc, #252]	@ (8001adc <MX_GPIO_Init+0x194>)
 80019de:	f000 ffaf 	bl	8002940 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12, GPIO_PIN_RESET);
 80019e2:	2200      	movs	r2, #0
 80019e4:	f241 0107 	movw	r1, #4103	@ 0x1007
 80019e8:	483d      	ldr	r0, [pc, #244]	@ (8001ae0 <MX_GPIO_Init+0x198>)
 80019ea:	f000 ffa9 	bl	8002940 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80019ee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80019f4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80019f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fa:	2300      	movs	r3, #0
 80019fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80019fe:	f107 0314 	add.w	r3, r7, #20
 8001a02:	4619      	mov	r1, r3
 8001a04:	4834      	ldr	r0, [pc, #208]	@ (8001ad8 <MX_GPIO_Init+0x190>)
 8001a06:	f000 fe07 	bl	8002618 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001a0a:	233f      	movs	r3, #63	@ 0x3f
 8001a0c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a12:	2300      	movs	r3, #0
 8001a14:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a16:	2300      	movs	r3, #0
 8001a18:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a1a:	f107 0314 	add.w	r3, r7, #20
 8001a1e:	4619      	mov	r1, r3
 8001a20:	482d      	ldr	r0, [pc, #180]	@ (8001ad8 <MX_GPIO_Init+0x190>)
 8001a22:	f000 fdf9 	bl	8002618 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001a26:	2301      	movs	r3, #1
 8001a28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a32:	2300      	movs	r3, #0
 8001a34:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a36:	f107 0314 	add.w	r3, r7, #20
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	4827      	ldr	r0, [pc, #156]	@ (8001adc <MX_GPIO_Init+0x194>)
 8001a3e:	f000 fdeb 	bl	8002618 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12;
 8001a42:	f241 0307 	movw	r3, #4103	@ 0x1007
 8001a46:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a50:	2300      	movs	r3, #0
 8001a52:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a54:	f107 0314 	add.w	r3, r7, #20
 8001a58:	4619      	mov	r1, r3
 8001a5a:	4821      	ldr	r0, [pc, #132]	@ (8001ae0 <MX_GPIO_Init+0x198>)
 8001a5c:	f000 fddc 	bl	8002618 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  // PA0 (Trig) Output 
  GPIO_InitStruct.Pin = TRIG_PIN; // PA0
 8001a60:	2301      	movs	r3, #1
 8001a62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a64:	2301      	movs	r3, #1
 8001a66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a6c:	2302      	movs	r3, #2
 8001a6e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TRIG_PORT, &GPIO_InitStruct);
 8001a70:	f107 0314 	add.w	r3, r7, #20
 8001a74:	4619      	mov	r1, r3
 8001a76:	4818      	ldr	r0, [pc, #96]	@ (8001ad8 <MX_GPIO_Init+0x190>)
 8001a78:	f000 fdce 	bl	8002618 <HAL_GPIO_Init>

  // PA1 (Echo) Input 
  GPIO_InitStruct.Pin = ECHO_PIN; // PA1
 8001a7c:	2302      	movs	r3, #2
 8001a7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a80:	2300      	movs	r3, #0
 8001a82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL; // HC-SR04  / 
 8001a84:	2300      	movs	r3, #0
 8001a86:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ECHO_PORT, &GPIO_InitStruct);
 8001a88:	f107 0314 	add.w	r3, r7, #20
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	4813      	ldr	r0, [pc, #76]	@ (8001adc <MX_GPIO_Init+0x194>)
 8001a90:	f000 fdc2 	bl	8002618 <HAL_GPIO_Init>


  // S2: PC1 (TRIG), PA15 (ECHO)
  GPIO_InitStruct.Pin = TRIG_PIN1; // PC1
 8001a94:	2302      	movs	r3, #2
 8001a96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001aa0:	2302      	movs	r3, #2
 8001aa2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TRIG_PORT1, &GPIO_InitStruct);
 8001aa4:	f107 0314 	add.w	r3, r7, #20
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	480b      	ldr	r0, [pc, #44]	@ (8001ad8 <MX_GPIO_Init+0x190>)
 8001aac:	f000 fdb4 	bl	8002618 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = ECHO_PIN1; // PA15
 8001ab0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ab4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aba:	2300      	movs	r3, #0
 8001abc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ECHO_PORT1, &GPIO_InitStruct);
 8001abe:	f107 0314 	add.w	r3, r7, #20
 8001ac2:	4619      	mov	r1, r3
 8001ac4:	4806      	ldr	r0, [pc, #24]	@ (8001ae0 <MX_GPIO_Init+0x198>)
 8001ac6:	f000 fda7 	bl	8002618 <HAL_GPIO_Init>


  /* USER CODE END MX_GPIO_Init_2 */
}
 8001aca:	bf00      	nop
 8001acc:	3728      	adds	r7, #40	@ 0x28
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	40023800 	.word	0x40023800
 8001ad8:	40020800 	.word	0x40020800
 8001adc:	40020000 	.word	0x40020000
 8001ae0:	40020400 	.word	0x40020400

08001ae4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ae8:	b672      	cpsid	i
}
 8001aea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001aec:	bf00      	nop
 8001aee:	e7fd      	b.n	8001aec <Error_Handler+0x8>

08001af0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001af6:	2300      	movs	r3, #0
 8001af8:	607b      	str	r3, [r7, #4]
 8001afa:	4b10      	ldr	r3, [pc, #64]	@ (8001b3c <HAL_MspInit+0x4c>)
 8001afc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001afe:	4a0f      	ldr	r2, [pc, #60]	@ (8001b3c <HAL_MspInit+0x4c>)
 8001b00:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b04:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b06:	4b0d      	ldr	r3, [pc, #52]	@ (8001b3c <HAL_MspInit+0x4c>)
 8001b08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b0e:	607b      	str	r3, [r7, #4]
 8001b10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b12:	2300      	movs	r3, #0
 8001b14:	603b      	str	r3, [r7, #0]
 8001b16:	4b09      	ldr	r3, [pc, #36]	@ (8001b3c <HAL_MspInit+0x4c>)
 8001b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b1a:	4a08      	ldr	r2, [pc, #32]	@ (8001b3c <HAL_MspInit+0x4c>)
 8001b1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b20:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b22:	4b06      	ldr	r3, [pc, #24]	@ (8001b3c <HAL_MspInit+0x4c>)
 8001b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b2a:	603b      	str	r3, [r7, #0]
 8001b2c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001b2e:	2007      	movs	r0, #7
 8001b30:	f000 fc9e 	bl	8002470 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b34:	bf00      	nop
 8001b36:	3708      	adds	r7, #8
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	40023800 	.word	0x40023800

08001b40 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b08a      	sub	sp, #40	@ 0x28
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b48:	f107 0314 	add.w	r3, r7, #20
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	601a      	str	r2, [r3, #0]
 8001b50:	605a      	str	r2, [r3, #4]
 8001b52:	609a      	str	r2, [r3, #8]
 8001b54:	60da      	str	r2, [r3, #12]
 8001b56:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a19      	ldr	r2, [pc, #100]	@ (8001bc4 <HAL_I2C_MspInit+0x84>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d12c      	bne.n	8001bbc <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b62:	2300      	movs	r3, #0
 8001b64:	613b      	str	r3, [r7, #16]
 8001b66:	4b18      	ldr	r3, [pc, #96]	@ (8001bc8 <HAL_I2C_MspInit+0x88>)
 8001b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b6a:	4a17      	ldr	r2, [pc, #92]	@ (8001bc8 <HAL_I2C_MspInit+0x88>)
 8001b6c:	f043 0302 	orr.w	r3, r3, #2
 8001b70:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b72:	4b15      	ldr	r3, [pc, #84]	@ (8001bc8 <HAL_I2C_MspInit+0x88>)
 8001b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b76:	f003 0302 	and.w	r3, r3, #2
 8001b7a:	613b      	str	r3, [r7, #16]
 8001b7c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8001b7e:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001b82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b84:	2312      	movs	r3, #18
 8001b86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b8c:	2303      	movs	r3, #3
 8001b8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b90:	2304      	movs	r3, #4
 8001b92:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b94:	f107 0314 	add.w	r3, r7, #20
 8001b98:	4619      	mov	r1, r3
 8001b9a:	480c      	ldr	r0, [pc, #48]	@ (8001bcc <HAL_I2C_MspInit+0x8c>)
 8001b9c:	f000 fd3c 	bl	8002618 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	60fb      	str	r3, [r7, #12]
 8001ba4:	4b08      	ldr	r3, [pc, #32]	@ (8001bc8 <HAL_I2C_MspInit+0x88>)
 8001ba6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ba8:	4a07      	ldr	r2, [pc, #28]	@ (8001bc8 <HAL_I2C_MspInit+0x88>)
 8001baa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001bae:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bb0:	4b05      	ldr	r3, [pc, #20]	@ (8001bc8 <HAL_I2C_MspInit+0x88>)
 8001bb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bb4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001bb8:	60fb      	str	r3, [r7, #12]
 8001bba:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001bbc:	bf00      	nop
 8001bbe:	3728      	adds	r7, #40	@ 0x28
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	40005400 	.word	0x40005400
 8001bc8:	40023800 	.word	0x40023800
 8001bcc:	40020400 	.word	0x40020400

08001bd0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b08c      	sub	sp, #48	@ 0x30
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bd8:	f107 031c 	add.w	r3, r7, #28
 8001bdc:	2200      	movs	r2, #0
 8001bde:	601a      	str	r2, [r3, #0]
 8001be0:	605a      	str	r2, [r3, #4]
 8001be2:	609a      	str	r2, [r3, #8]
 8001be4:	60da      	str	r2, [r3, #12]
 8001be6:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a3e      	ldr	r2, [pc, #248]	@ (8001ce8 <HAL_TIM_Base_MspInit+0x118>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d11e      	bne.n	8001c30 <HAL_TIM_Base_MspInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	61bb      	str	r3, [r7, #24]
 8001bf6:	4b3d      	ldr	r3, [pc, #244]	@ (8001cec <HAL_TIM_Base_MspInit+0x11c>)
 8001bf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bfa:	4a3c      	ldr	r2, [pc, #240]	@ (8001cec <HAL_TIM_Base_MspInit+0x11c>)
 8001bfc:	f043 0301 	orr.w	r3, r3, #1
 8001c00:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c02:	4b3a      	ldr	r3, [pc, #232]	@ (8001cec <HAL_TIM_Base_MspInit+0x11c>)
 8001c04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c06:	f003 0301 	and.w	r3, r3, #1
 8001c0a:	61bb      	str	r3, [r7, #24]
 8001c0c:	69bb      	ldr	r3, [r7, #24]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8001c0e:	2200      	movs	r2, #0
 8001c10:	2100      	movs	r1, #0
 8001c12:	2018      	movs	r0, #24
 8001c14:	f000 fc37 	bl	8002486 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8001c18:	2018      	movs	r0, #24
 8001c1a:	f000 fc50 	bl	80024be <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001c1e:	2200      	movs	r2, #0
 8001c20:	2100      	movs	r1, #0
 8001c22:	2019      	movs	r0, #25
 8001c24:	f000 fc2f 	bl	8002486 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001c28:	2019      	movs	r0, #25
 8001c2a:	f000 fc48 	bl	80024be <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001c2e:	e057      	b.n	8001ce0 <HAL_TIM_Base_MspInit+0x110>
  else if(htim_base->Instance==TIM2)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c38:	d152      	bne.n	8001ce0 <HAL_TIM_Base_MspInit+0x110>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	617b      	str	r3, [r7, #20]
 8001c3e:	4b2b      	ldr	r3, [pc, #172]	@ (8001cec <HAL_TIM_Base_MspInit+0x11c>)
 8001c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c42:	4a2a      	ldr	r2, [pc, #168]	@ (8001cec <HAL_TIM_Base_MspInit+0x11c>)
 8001c44:	f043 0301 	orr.w	r3, r3, #1
 8001c48:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c4a:	4b28      	ldr	r3, [pc, #160]	@ (8001cec <HAL_TIM_Base_MspInit+0x11c>)
 8001c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c4e:	f003 0301 	and.w	r3, r3, #1
 8001c52:	617b      	str	r3, [r7, #20]
 8001c54:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c56:	2300      	movs	r3, #0
 8001c58:	613b      	str	r3, [r7, #16]
 8001c5a:	4b24      	ldr	r3, [pc, #144]	@ (8001cec <HAL_TIM_Base_MspInit+0x11c>)
 8001c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c5e:	4a23      	ldr	r2, [pc, #140]	@ (8001cec <HAL_TIM_Base_MspInit+0x11c>)
 8001c60:	f043 0301 	orr.w	r3, r3, #1
 8001c64:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c66:	4b21      	ldr	r3, [pc, #132]	@ (8001cec <HAL_TIM_Base_MspInit+0x11c>)
 8001c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c6a:	f003 0301 	and.w	r3, r3, #1
 8001c6e:	613b      	str	r3, [r7, #16]
 8001c70:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c72:	2300      	movs	r3, #0
 8001c74:	60fb      	str	r3, [r7, #12]
 8001c76:	4b1d      	ldr	r3, [pc, #116]	@ (8001cec <HAL_TIM_Base_MspInit+0x11c>)
 8001c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c7a:	4a1c      	ldr	r2, [pc, #112]	@ (8001cec <HAL_TIM_Base_MspInit+0x11c>)
 8001c7c:	f043 0302 	orr.w	r3, r3, #2
 8001c80:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c82:	4b1a      	ldr	r3, [pc, #104]	@ (8001cec <HAL_TIM_Base_MspInit+0x11c>)
 8001c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c86:	f003 0302 	and.w	r3, r3, #2
 8001c8a:	60fb      	str	r3, [r7, #12]
 8001c8c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001c8e:	2302      	movs	r3, #2
 8001c90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c92:	2302      	movs	r3, #2
 8001c94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c96:	2300      	movs	r3, #0
 8001c98:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ca2:	f107 031c 	add.w	r3, r7, #28
 8001ca6:	4619      	mov	r1, r3
 8001ca8:	4811      	ldr	r0, [pc, #68]	@ (8001cf0 <HAL_TIM_Base_MspInit+0x120>)
 8001caa:	f000 fcb5 	bl	8002618 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_8;
 8001cae:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8001cb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cb4:	2302      	movs	r3, #2
 8001cb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cc4:	f107 031c 	add.w	r3, r7, #28
 8001cc8:	4619      	mov	r1, r3
 8001cca:	480a      	ldr	r0, [pc, #40]	@ (8001cf4 <HAL_TIM_Base_MspInit+0x124>)
 8001ccc:	f000 fca4 	bl	8002618 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	2100      	movs	r1, #0
 8001cd4:	201c      	movs	r0, #28
 8001cd6:	f000 fbd6 	bl	8002486 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001cda:	201c      	movs	r0, #28
 8001cdc:	f000 fbef 	bl	80024be <HAL_NVIC_EnableIRQ>
}
 8001ce0:	bf00      	nop
 8001ce2:	3730      	adds	r7, #48	@ 0x30
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	40010000 	.word	0x40010000
 8001cec:	40023800 	.word	0x40023800
 8001cf0:	40020000 	.word	0x40020000
 8001cf4:	40020400 	.word	0x40020400

08001cf8 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b085      	sub	sp, #20
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a0b      	ldr	r2, [pc, #44]	@ (8001d34 <HAL_TIM_PWM_MspInit+0x3c>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d10d      	bne.n	8001d26 <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	60fb      	str	r3, [r7, #12]
 8001d0e:	4b0a      	ldr	r3, [pc, #40]	@ (8001d38 <HAL_TIM_PWM_MspInit+0x40>)
 8001d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d12:	4a09      	ldr	r2, [pc, #36]	@ (8001d38 <HAL_TIM_PWM_MspInit+0x40>)
 8001d14:	f043 0304 	orr.w	r3, r3, #4
 8001d18:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d1a:	4b07      	ldr	r3, [pc, #28]	@ (8001d38 <HAL_TIM_PWM_MspInit+0x40>)
 8001d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d1e:	f003 0304 	and.w	r3, r3, #4
 8001d22:	60fb      	str	r3, [r7, #12]
 8001d24:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM4_MspInit 1 */

  }

}
 8001d26:	bf00      	nop
 8001d28:	3714      	adds	r7, #20
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr
 8001d32:	bf00      	nop
 8001d34:	40000800 	.word	0x40000800
 8001d38:	40023800 	.word	0x40023800

08001d3c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b08a      	sub	sp, #40	@ 0x28
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d44:	f107 0314 	add.w	r3, r7, #20
 8001d48:	2200      	movs	r2, #0
 8001d4a:	601a      	str	r2, [r3, #0]
 8001d4c:	605a      	str	r2, [r3, #4]
 8001d4e:	609a      	str	r2, [r3, #8]
 8001d50:	60da      	str	r2, [r3, #12]
 8001d52:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a24      	ldr	r2, [pc, #144]	@ (8001dec <HAL_TIM_MspPostInit+0xb0>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d11f      	bne.n	8001d9e <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d5e:	2300      	movs	r3, #0
 8001d60:	613b      	str	r3, [r7, #16]
 8001d62:	4b23      	ldr	r3, [pc, #140]	@ (8001df0 <HAL_TIM_MspPostInit+0xb4>)
 8001d64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d66:	4a22      	ldr	r2, [pc, #136]	@ (8001df0 <HAL_TIM_MspPostInit+0xb4>)
 8001d68:	f043 0301 	orr.w	r3, r3, #1
 8001d6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d6e:	4b20      	ldr	r3, [pc, #128]	@ (8001df0 <HAL_TIM_MspPostInit+0xb4>)
 8001d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d72:	f003 0301 	and.w	r3, r3, #1
 8001d76:	613b      	str	r3, [r7, #16]
 8001d78:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d7a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001d7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d80:	2302      	movs	r3, #2
 8001d82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d84:	2300      	movs	r3, #0
 8001d86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d90:	f107 0314 	add.w	r3, r7, #20
 8001d94:	4619      	mov	r1, r3
 8001d96:	4817      	ldr	r0, [pc, #92]	@ (8001df4 <HAL_TIM_MspPostInit+0xb8>)
 8001d98:	f000 fc3e 	bl	8002618 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001d9c:	e022      	b.n	8001de4 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM4)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4a15      	ldr	r2, [pc, #84]	@ (8001df8 <HAL_TIM_MspPostInit+0xbc>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d11d      	bne.n	8001de4 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001da8:	2300      	movs	r3, #0
 8001daa:	60fb      	str	r3, [r7, #12]
 8001dac:	4b10      	ldr	r3, [pc, #64]	@ (8001df0 <HAL_TIM_MspPostInit+0xb4>)
 8001dae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001db0:	4a0f      	ldr	r2, [pc, #60]	@ (8001df0 <HAL_TIM_MspPostInit+0xb4>)
 8001db2:	f043 0302 	orr.w	r3, r3, #2
 8001db6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001db8:	4b0d      	ldr	r3, [pc, #52]	@ (8001df0 <HAL_TIM_MspPostInit+0xb4>)
 8001dba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dbc:	f003 0302 	and.w	r3, r3, #2
 8001dc0:	60fb      	str	r3, [r7, #12]
 8001dc2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001dc4:	2380      	movs	r3, #128	@ 0x80
 8001dc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc8:	2302      	movs	r3, #2
 8001dca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001dd4:	2302      	movs	r3, #2
 8001dd6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dd8:	f107 0314 	add.w	r3, r7, #20
 8001ddc:	4619      	mov	r1, r3
 8001dde:	4807      	ldr	r0, [pc, #28]	@ (8001dfc <HAL_TIM_MspPostInit+0xc0>)
 8001de0:	f000 fc1a 	bl	8002618 <HAL_GPIO_Init>
}
 8001de4:	bf00      	nop
 8001de6:	3728      	adds	r7, #40	@ 0x28
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	40010000 	.word	0x40010000
 8001df0:	40023800 	.word	0x40023800
 8001df4:	40020000 	.word	0x40020000
 8001df8:	40000800 	.word	0x40000800
 8001dfc:	40020400 	.word	0x40020400

08001e00 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b08c      	sub	sp, #48	@ 0x30
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e08:	f107 031c 	add.w	r3, r7, #28
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	601a      	str	r2, [r3, #0]
 8001e10:	605a      	str	r2, [r3, #4]
 8001e12:	609a      	str	r2, [r3, #8]
 8001e14:	60da      	str	r2, [r3, #12]
 8001e16:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a3a      	ldr	r2, [pc, #232]	@ (8001f08 <HAL_UART_MspInit+0x108>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d134      	bne.n	8001e8c <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e22:	2300      	movs	r3, #0
 8001e24:	61bb      	str	r3, [r7, #24]
 8001e26:	4b39      	ldr	r3, [pc, #228]	@ (8001f0c <HAL_UART_MspInit+0x10c>)
 8001e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e2a:	4a38      	ldr	r2, [pc, #224]	@ (8001f0c <HAL_UART_MspInit+0x10c>)
 8001e2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e30:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e32:	4b36      	ldr	r3, [pc, #216]	@ (8001f0c <HAL_UART_MspInit+0x10c>)
 8001e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e3a:	61bb      	str	r3, [r7, #24]
 8001e3c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e3e:	2300      	movs	r3, #0
 8001e40:	617b      	str	r3, [r7, #20]
 8001e42:	4b32      	ldr	r3, [pc, #200]	@ (8001f0c <HAL_UART_MspInit+0x10c>)
 8001e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e46:	4a31      	ldr	r2, [pc, #196]	@ (8001f0c <HAL_UART_MspInit+0x10c>)
 8001e48:	f043 0301 	orr.w	r3, r3, #1
 8001e4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e4e:	4b2f      	ldr	r3, [pc, #188]	@ (8001f0c <HAL_UART_MspInit+0x10c>)
 8001e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e52:	f003 0301 	and.w	r3, r3, #1
 8001e56:	617b      	str	r3, [r7, #20]
 8001e58:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001e5a:	230c      	movs	r3, #12
 8001e5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e5e:	2302      	movs	r3, #2
 8001e60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e62:	2300      	movs	r3, #0
 8001e64:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e66:	2303      	movs	r3, #3
 8001e68:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e6a:	2307      	movs	r3, #7
 8001e6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e6e:	f107 031c 	add.w	r3, r7, #28
 8001e72:	4619      	mov	r1, r3
 8001e74:	4826      	ldr	r0, [pc, #152]	@ (8001f10 <HAL_UART_MspInit+0x110>)
 8001e76:	f000 fbcf 	bl	8002618 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	2100      	movs	r1, #0
 8001e7e:	2026      	movs	r0, #38	@ 0x26
 8001e80:	f000 fb01 	bl	8002486 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001e84:	2026      	movs	r0, #38	@ 0x26
 8001e86:	f000 fb1a 	bl	80024be <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001e8a:	e039      	b.n	8001f00 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART3)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a20      	ldr	r2, [pc, #128]	@ (8001f14 <HAL_UART_MspInit+0x114>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d134      	bne.n	8001f00 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001e96:	2300      	movs	r3, #0
 8001e98:	613b      	str	r3, [r7, #16]
 8001e9a:	4b1c      	ldr	r3, [pc, #112]	@ (8001f0c <HAL_UART_MspInit+0x10c>)
 8001e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e9e:	4a1b      	ldr	r2, [pc, #108]	@ (8001f0c <HAL_UART_MspInit+0x10c>)
 8001ea0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ea4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ea6:	4b19      	ldr	r3, [pc, #100]	@ (8001f0c <HAL_UART_MspInit+0x10c>)
 8001ea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eaa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001eae:	613b      	str	r3, [r7, #16]
 8001eb0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	60fb      	str	r3, [r7, #12]
 8001eb6:	4b15      	ldr	r3, [pc, #84]	@ (8001f0c <HAL_UART_MspInit+0x10c>)
 8001eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eba:	4a14      	ldr	r2, [pc, #80]	@ (8001f0c <HAL_UART_MspInit+0x10c>)
 8001ebc:	f043 0304 	orr.w	r3, r3, #4
 8001ec0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ec2:	4b12      	ldr	r3, [pc, #72]	@ (8001f0c <HAL_UART_MspInit+0x10c>)
 8001ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ec6:	f003 0304 	and.w	r3, r3, #4
 8001eca:	60fb      	str	r3, [r7, #12]
 8001ecc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001ece:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001ed2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001edc:	2303      	movs	r3, #3
 8001ede:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001ee0:	2307      	movs	r3, #7
 8001ee2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ee4:	f107 031c 	add.w	r3, r7, #28
 8001ee8:	4619      	mov	r1, r3
 8001eea:	480b      	ldr	r0, [pc, #44]	@ (8001f18 <HAL_UART_MspInit+0x118>)
 8001eec:	f000 fb94 	bl	8002618 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	2100      	movs	r1, #0
 8001ef4:	2027      	movs	r0, #39	@ 0x27
 8001ef6:	f000 fac6 	bl	8002486 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001efa:	2027      	movs	r0, #39	@ 0x27
 8001efc:	f000 fadf 	bl	80024be <HAL_NVIC_EnableIRQ>
}
 8001f00:	bf00      	nop
 8001f02:	3730      	adds	r7, #48	@ 0x30
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	40004400 	.word	0x40004400
 8001f0c:	40023800 	.word	0x40023800
 8001f10:	40020000 	.word	0x40020000
 8001f14:	40004800 	.word	0x40004800
 8001f18:	40020800 	.word	0x40020800

08001f1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f20:	bf00      	nop
 8001f22:	e7fd      	b.n	8001f20 <NMI_Handler+0x4>

08001f24 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f28:	bf00      	nop
 8001f2a:	e7fd      	b.n	8001f28 <HardFault_Handler+0x4>

08001f2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f30:	bf00      	nop
 8001f32:	e7fd      	b.n	8001f30 <MemManage_Handler+0x4>

08001f34 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f34:	b480      	push	{r7}
 8001f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f38:	bf00      	nop
 8001f3a:	e7fd      	b.n	8001f38 <BusFault_Handler+0x4>

08001f3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f40:	bf00      	nop
 8001f42:	e7fd      	b.n	8001f40 <UsageFault_Handler+0x4>

08001f44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f48:	bf00      	nop
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr

08001f52 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f52:	b480      	push	{r7}
 8001f54:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f56:	bf00      	nop
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr

08001f60 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f60:	b480      	push	{r7}
 8001f62:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f64:	bf00      	nop
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr

08001f6e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f6e:	b580      	push	{r7, lr}
 8001f70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f72:	f000 f98d 	bl	8002290 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f76:	bf00      	nop
 8001f78:	bd80      	pop	{r7, pc}
	...

08001f7c <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001f80:	4802      	ldr	r0, [pc, #8]	@ (8001f8c <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8001f82:	f002 fcc2 	bl	800490a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8001f86:	bf00      	nop
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	200002dc 	.word	0x200002dc

08001f90 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001f94:	4802      	ldr	r0, [pc, #8]	@ (8001fa0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001f96:	f002 fcb8 	bl	800490a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001f9a:	bf00      	nop
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	200002dc 	.word	0x200002dc

08001fa4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001fa8:	4802      	ldr	r0, [pc, #8]	@ (8001fb4 <TIM2_IRQHandler+0x10>)
 8001faa:	f002 fcae 	bl	800490a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001fae:	bf00      	nop
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	20000324 	.word	0x20000324

08001fb8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

	Uart_isr(&huart2);
 8001fbc:	4803      	ldr	r0, [pc, #12]	@ (8001fcc <USART2_IRQHandler+0x14>)
 8001fbe:	f7fe ffc9 	bl	8000f54 <Uart_isr>
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001fc2:	4802      	ldr	r0, [pc, #8]	@ (8001fcc <USART2_IRQHandler+0x14>)
 8001fc4:	f003 fde8 	bl	8005b98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001fc8:	bf00      	nop
 8001fca:	bd80      	pop	{r7, pc}
 8001fcc:	200003b4 	.word	0x200003b4

08001fd0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
	Uart_isr(&huart3);
 8001fd4:	4803      	ldr	r0, [pc, #12]	@ (8001fe4 <USART3_IRQHandler+0x14>)
 8001fd6:	f7fe ffbd 	bl	8000f54 <Uart_isr>

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001fda:	4802      	ldr	r0, [pc, #8]	@ (8001fe4 <USART3_IRQHandler+0x14>)
 8001fdc:	f003 fddc 	bl	8005b98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001fe0:	bf00      	nop
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	200003fc 	.word	0x200003fc

08001fe8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
  return 1;
 8001fec:	2301      	movs	r3, #1
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr

08001ff8 <_kill>:

int _kill(int pid, int sig)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b082      	sub	sp, #8
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
 8002000:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002002:	f005 fad3 	bl	80075ac <__errno>
 8002006:	4603      	mov	r3, r0
 8002008:	2216      	movs	r2, #22
 800200a:	601a      	str	r2, [r3, #0]
  return -1;
 800200c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002010:	4618      	mov	r0, r3
 8002012:	3708      	adds	r7, #8
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}

08002018 <_exit>:

void _exit (int status)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b082      	sub	sp, #8
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002020:	f04f 31ff 	mov.w	r1, #4294967295
 8002024:	6878      	ldr	r0, [r7, #4]
 8002026:	f7ff ffe7 	bl	8001ff8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800202a:	bf00      	nop
 800202c:	e7fd      	b.n	800202a <_exit+0x12>

0800202e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800202e:	b580      	push	{r7, lr}
 8002030:	b086      	sub	sp, #24
 8002032:	af00      	add	r7, sp, #0
 8002034:	60f8      	str	r0, [r7, #12]
 8002036:	60b9      	str	r1, [r7, #8]
 8002038:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800203a:	2300      	movs	r3, #0
 800203c:	617b      	str	r3, [r7, #20]
 800203e:	e00a      	b.n	8002056 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002040:	f3af 8000 	nop.w
 8002044:	4601      	mov	r1, r0
 8002046:	68bb      	ldr	r3, [r7, #8]
 8002048:	1c5a      	adds	r2, r3, #1
 800204a:	60ba      	str	r2, [r7, #8]
 800204c:	b2ca      	uxtb	r2, r1
 800204e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	3301      	adds	r3, #1
 8002054:	617b      	str	r3, [r7, #20]
 8002056:	697a      	ldr	r2, [r7, #20]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	429a      	cmp	r2, r3
 800205c:	dbf0      	blt.n	8002040 <_read+0x12>
  }

  return len;
 800205e:	687b      	ldr	r3, [r7, #4]
}
 8002060:	4618      	mov	r0, r3
 8002062:	3718      	adds	r7, #24
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}

08002068 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b086      	sub	sp, #24
 800206c:	af00      	add	r7, sp, #0
 800206e:	60f8      	str	r0, [r7, #12]
 8002070:	60b9      	str	r1, [r7, #8]
 8002072:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002074:	2300      	movs	r3, #0
 8002076:	617b      	str	r3, [r7, #20]
 8002078:	e009      	b.n	800208e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800207a:	68bb      	ldr	r3, [r7, #8]
 800207c:	1c5a      	adds	r2, r3, #1
 800207e:	60ba      	str	r2, [r7, #8]
 8002080:	781b      	ldrb	r3, [r3, #0]
 8002082:	4618      	mov	r0, r3
 8002084:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	3301      	adds	r3, #1
 800208c:	617b      	str	r3, [r7, #20]
 800208e:	697a      	ldr	r2, [r7, #20]
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	429a      	cmp	r2, r3
 8002094:	dbf1      	blt.n	800207a <_write+0x12>
  }
  return len;
 8002096:	687b      	ldr	r3, [r7, #4]
}
 8002098:	4618      	mov	r0, r3
 800209a:	3718      	adds	r7, #24
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}

080020a0 <_close>:

int _close(int file)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b083      	sub	sp, #12
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80020a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	370c      	adds	r7, #12
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr

080020b8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
 80020c0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80020c8:	605a      	str	r2, [r3, #4]
  return 0;
 80020ca:	2300      	movs	r3, #0
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	370c      	adds	r7, #12
 80020d0:	46bd      	mov	sp, r7
 80020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d6:	4770      	bx	lr

080020d8 <_isatty>:

int _isatty(int file)
{
 80020d8:	b480      	push	{r7}
 80020da:	b083      	sub	sp, #12
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020e0:	2301      	movs	r3, #1
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	370c      	adds	r7, #12
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr

080020ee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020ee:	b480      	push	{r7}
 80020f0:	b085      	sub	sp, #20
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	60f8      	str	r0, [r7, #12]
 80020f6:	60b9      	str	r1, [r7, #8]
 80020f8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80020fa:	2300      	movs	r3, #0
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	3714      	adds	r7, #20
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr

08002108 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b086      	sub	sp, #24
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002110:	4a14      	ldr	r2, [pc, #80]	@ (8002164 <_sbrk+0x5c>)
 8002112:	4b15      	ldr	r3, [pc, #84]	@ (8002168 <_sbrk+0x60>)
 8002114:	1ad3      	subs	r3, r2, r3
 8002116:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800211c:	4b13      	ldr	r3, [pc, #76]	@ (800216c <_sbrk+0x64>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d102      	bne.n	800212a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002124:	4b11      	ldr	r3, [pc, #68]	@ (800216c <_sbrk+0x64>)
 8002126:	4a12      	ldr	r2, [pc, #72]	@ (8002170 <_sbrk+0x68>)
 8002128:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800212a:	4b10      	ldr	r3, [pc, #64]	@ (800216c <_sbrk+0x64>)
 800212c:	681a      	ldr	r2, [r3, #0]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	4413      	add	r3, r2
 8002132:	693a      	ldr	r2, [r7, #16]
 8002134:	429a      	cmp	r2, r3
 8002136:	d207      	bcs.n	8002148 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002138:	f005 fa38 	bl	80075ac <__errno>
 800213c:	4603      	mov	r3, r0
 800213e:	220c      	movs	r2, #12
 8002140:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002142:	f04f 33ff 	mov.w	r3, #4294967295
 8002146:	e009      	b.n	800215c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002148:	4b08      	ldr	r3, [pc, #32]	@ (800216c <_sbrk+0x64>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800214e:	4b07      	ldr	r3, [pc, #28]	@ (800216c <_sbrk+0x64>)
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4413      	add	r3, r2
 8002156:	4a05      	ldr	r2, [pc, #20]	@ (800216c <_sbrk+0x64>)
 8002158:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800215a:	68fb      	ldr	r3, [r7, #12]
}
 800215c:	4618      	mov	r0, r3
 800215e:	3718      	adds	r7, #24
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}
 8002164:	20020000 	.word	0x20020000
 8002168:	00000400 	.word	0x00000400
 800216c:	20000444 	.word	0x20000444
 8002170:	20000598 	.word	0x20000598

08002174 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002174:	b480      	push	{r7}
 8002176:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002178:	4b06      	ldr	r3, [pc, #24]	@ (8002194 <SystemInit+0x20>)
 800217a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800217e:	4a05      	ldr	r2, [pc, #20]	@ (8002194 <SystemInit+0x20>)
 8002180:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002184:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002188:	bf00      	nop
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop
 8002194:	e000ed00 	.word	0xe000ed00

08002198 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002198:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80021d0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800219c:	f7ff ffea 	bl	8002174 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80021a0:	480c      	ldr	r0, [pc, #48]	@ (80021d4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80021a2:	490d      	ldr	r1, [pc, #52]	@ (80021d8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80021a4:	4a0d      	ldr	r2, [pc, #52]	@ (80021dc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80021a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021a8:	e002      	b.n	80021b0 <LoopCopyDataInit>

080021aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021ae:	3304      	adds	r3, #4

080021b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021b4:	d3f9      	bcc.n	80021aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021b6:	4a0a      	ldr	r2, [pc, #40]	@ (80021e0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80021b8:	4c0a      	ldr	r4, [pc, #40]	@ (80021e4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80021ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021bc:	e001      	b.n	80021c2 <LoopFillZerobss>

080021be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021c0:	3204      	adds	r2, #4

080021c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021c4:	d3fb      	bcc.n	80021be <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80021c6:	f005 f9f7 	bl	80075b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021ca:	f7ff f8d5 	bl	8001378 <main>
  bx  lr    
 80021ce:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80021d0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80021d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021d8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80021dc:	08009abc 	.word	0x08009abc
  ldr r2, =_sbss
 80021e0:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80021e4:	20000598 	.word	0x20000598

080021e8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021e8:	e7fe      	b.n	80021e8 <ADC_IRQHandler>
	...

080021ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80021f0:	4b0e      	ldr	r3, [pc, #56]	@ (800222c <HAL_Init+0x40>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a0d      	ldr	r2, [pc, #52]	@ (800222c <HAL_Init+0x40>)
 80021f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021fa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80021fc:	4b0b      	ldr	r3, [pc, #44]	@ (800222c <HAL_Init+0x40>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a0a      	ldr	r2, [pc, #40]	@ (800222c <HAL_Init+0x40>)
 8002202:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002206:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002208:	4b08      	ldr	r3, [pc, #32]	@ (800222c <HAL_Init+0x40>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a07      	ldr	r2, [pc, #28]	@ (800222c <HAL_Init+0x40>)
 800220e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002212:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002214:	2003      	movs	r0, #3
 8002216:	f000 f92b 	bl	8002470 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800221a:	2000      	movs	r0, #0
 800221c:	f000 f808 	bl	8002230 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002220:	f7ff fc66 	bl	8001af0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002224:	2300      	movs	r3, #0
}
 8002226:	4618      	mov	r0, r3
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	40023c00 	.word	0x40023c00

08002230 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b082      	sub	sp, #8
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002238:	4b12      	ldr	r3, [pc, #72]	@ (8002284 <HAL_InitTick+0x54>)
 800223a:	681a      	ldr	r2, [r3, #0]
 800223c:	4b12      	ldr	r3, [pc, #72]	@ (8002288 <HAL_InitTick+0x58>)
 800223e:	781b      	ldrb	r3, [r3, #0]
 8002240:	4619      	mov	r1, r3
 8002242:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002246:	fbb3 f3f1 	udiv	r3, r3, r1
 800224a:	fbb2 f3f3 	udiv	r3, r2, r3
 800224e:	4618      	mov	r0, r3
 8002250:	f000 f943 	bl	80024da <HAL_SYSTICK_Config>
 8002254:	4603      	mov	r3, r0
 8002256:	2b00      	cmp	r3, #0
 8002258:	d001      	beq.n	800225e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
 800225c:	e00e      	b.n	800227c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2b0f      	cmp	r3, #15
 8002262:	d80a      	bhi.n	800227a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002264:	2200      	movs	r2, #0
 8002266:	6879      	ldr	r1, [r7, #4]
 8002268:	f04f 30ff 	mov.w	r0, #4294967295
 800226c:	f000 f90b 	bl	8002486 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002270:	4a06      	ldr	r2, [pc, #24]	@ (800228c <HAL_InitTick+0x5c>)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002276:	2300      	movs	r3, #0
 8002278:	e000      	b.n	800227c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800227a:	2301      	movs	r3, #1
}
 800227c:	4618      	mov	r0, r3
 800227e:	3708      	adds	r7, #8
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}
 8002284:	20000000 	.word	0x20000000
 8002288:	20000008 	.word	0x20000008
 800228c:	20000004 	.word	0x20000004

08002290 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002294:	4b06      	ldr	r3, [pc, #24]	@ (80022b0 <HAL_IncTick+0x20>)
 8002296:	781b      	ldrb	r3, [r3, #0]
 8002298:	461a      	mov	r2, r3
 800229a:	4b06      	ldr	r3, [pc, #24]	@ (80022b4 <HAL_IncTick+0x24>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4413      	add	r3, r2
 80022a0:	4a04      	ldr	r2, [pc, #16]	@ (80022b4 <HAL_IncTick+0x24>)
 80022a2:	6013      	str	r3, [r2, #0]
}
 80022a4:	bf00      	nop
 80022a6:	46bd      	mov	sp, r7
 80022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ac:	4770      	bx	lr
 80022ae:	bf00      	nop
 80022b0:	20000008 	.word	0x20000008
 80022b4:	20000448 	.word	0x20000448

080022b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022b8:	b480      	push	{r7}
 80022ba:	af00      	add	r7, sp, #0
  return uwTick;
 80022bc:	4b03      	ldr	r3, [pc, #12]	@ (80022cc <HAL_GetTick+0x14>)
 80022be:	681b      	ldr	r3, [r3, #0]
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	46bd      	mov	sp, r7
 80022c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c8:	4770      	bx	lr
 80022ca:	bf00      	nop
 80022cc:	20000448 	.word	0x20000448

080022d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b085      	sub	sp, #20
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	f003 0307 	and.w	r3, r3, #7
 80022de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002314 <__NVIC_SetPriorityGrouping+0x44>)
 80022e2:	68db      	ldr	r3, [r3, #12]
 80022e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022e6:	68ba      	ldr	r2, [r7, #8]
 80022e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80022ec:	4013      	ands	r3, r2
 80022ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80022fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002300:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002302:	4a04      	ldr	r2, [pc, #16]	@ (8002314 <__NVIC_SetPriorityGrouping+0x44>)
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	60d3      	str	r3, [r2, #12]
}
 8002308:	bf00      	nop
 800230a:	3714      	adds	r7, #20
 800230c:	46bd      	mov	sp, r7
 800230e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002312:	4770      	bx	lr
 8002314:	e000ed00 	.word	0xe000ed00

08002318 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002318:	b480      	push	{r7}
 800231a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800231c:	4b04      	ldr	r3, [pc, #16]	@ (8002330 <__NVIC_GetPriorityGrouping+0x18>)
 800231e:	68db      	ldr	r3, [r3, #12]
 8002320:	0a1b      	lsrs	r3, r3, #8
 8002322:	f003 0307 	and.w	r3, r3, #7
}
 8002326:	4618      	mov	r0, r3
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr
 8002330:	e000ed00 	.word	0xe000ed00

08002334 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002334:	b480      	push	{r7}
 8002336:	b083      	sub	sp, #12
 8002338:	af00      	add	r7, sp, #0
 800233a:	4603      	mov	r3, r0
 800233c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800233e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002342:	2b00      	cmp	r3, #0
 8002344:	db0b      	blt.n	800235e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002346:	79fb      	ldrb	r3, [r7, #7]
 8002348:	f003 021f 	and.w	r2, r3, #31
 800234c:	4907      	ldr	r1, [pc, #28]	@ (800236c <__NVIC_EnableIRQ+0x38>)
 800234e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002352:	095b      	lsrs	r3, r3, #5
 8002354:	2001      	movs	r0, #1
 8002356:	fa00 f202 	lsl.w	r2, r0, r2
 800235a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800235e:	bf00      	nop
 8002360:	370c      	adds	r7, #12
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop
 800236c:	e000e100 	.word	0xe000e100

08002370 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002370:	b480      	push	{r7}
 8002372:	b083      	sub	sp, #12
 8002374:	af00      	add	r7, sp, #0
 8002376:	4603      	mov	r3, r0
 8002378:	6039      	str	r1, [r7, #0]
 800237a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800237c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002380:	2b00      	cmp	r3, #0
 8002382:	db0a      	blt.n	800239a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	b2da      	uxtb	r2, r3
 8002388:	490c      	ldr	r1, [pc, #48]	@ (80023bc <__NVIC_SetPriority+0x4c>)
 800238a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800238e:	0112      	lsls	r2, r2, #4
 8002390:	b2d2      	uxtb	r2, r2
 8002392:	440b      	add	r3, r1
 8002394:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002398:	e00a      	b.n	80023b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	b2da      	uxtb	r2, r3
 800239e:	4908      	ldr	r1, [pc, #32]	@ (80023c0 <__NVIC_SetPriority+0x50>)
 80023a0:	79fb      	ldrb	r3, [r7, #7]
 80023a2:	f003 030f 	and.w	r3, r3, #15
 80023a6:	3b04      	subs	r3, #4
 80023a8:	0112      	lsls	r2, r2, #4
 80023aa:	b2d2      	uxtb	r2, r2
 80023ac:	440b      	add	r3, r1
 80023ae:	761a      	strb	r2, [r3, #24]
}
 80023b0:	bf00      	nop
 80023b2:	370c      	adds	r7, #12
 80023b4:	46bd      	mov	sp, r7
 80023b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ba:	4770      	bx	lr
 80023bc:	e000e100 	.word	0xe000e100
 80023c0:	e000ed00 	.word	0xe000ed00

080023c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b089      	sub	sp, #36	@ 0x24
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	60f8      	str	r0, [r7, #12]
 80023cc:	60b9      	str	r1, [r7, #8]
 80023ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	f003 0307 	and.w	r3, r3, #7
 80023d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023d8:	69fb      	ldr	r3, [r7, #28]
 80023da:	f1c3 0307 	rsb	r3, r3, #7
 80023de:	2b04      	cmp	r3, #4
 80023e0:	bf28      	it	cs
 80023e2:	2304      	movcs	r3, #4
 80023e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023e6:	69fb      	ldr	r3, [r7, #28]
 80023e8:	3304      	adds	r3, #4
 80023ea:	2b06      	cmp	r3, #6
 80023ec:	d902      	bls.n	80023f4 <NVIC_EncodePriority+0x30>
 80023ee:	69fb      	ldr	r3, [r7, #28]
 80023f0:	3b03      	subs	r3, #3
 80023f2:	e000      	b.n	80023f6 <NVIC_EncodePriority+0x32>
 80023f4:	2300      	movs	r3, #0
 80023f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023f8:	f04f 32ff 	mov.w	r2, #4294967295
 80023fc:	69bb      	ldr	r3, [r7, #24]
 80023fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002402:	43da      	mvns	r2, r3
 8002404:	68bb      	ldr	r3, [r7, #8]
 8002406:	401a      	ands	r2, r3
 8002408:	697b      	ldr	r3, [r7, #20]
 800240a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800240c:	f04f 31ff 	mov.w	r1, #4294967295
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	fa01 f303 	lsl.w	r3, r1, r3
 8002416:	43d9      	mvns	r1, r3
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800241c:	4313      	orrs	r3, r2
         );
}
 800241e:	4618      	mov	r0, r3
 8002420:	3724      	adds	r7, #36	@ 0x24
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr
	...

0800242c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	3b01      	subs	r3, #1
 8002438:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800243c:	d301      	bcc.n	8002442 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800243e:	2301      	movs	r3, #1
 8002440:	e00f      	b.n	8002462 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002442:	4a0a      	ldr	r2, [pc, #40]	@ (800246c <SysTick_Config+0x40>)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	3b01      	subs	r3, #1
 8002448:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800244a:	210f      	movs	r1, #15
 800244c:	f04f 30ff 	mov.w	r0, #4294967295
 8002450:	f7ff ff8e 	bl	8002370 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002454:	4b05      	ldr	r3, [pc, #20]	@ (800246c <SysTick_Config+0x40>)
 8002456:	2200      	movs	r2, #0
 8002458:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800245a:	4b04      	ldr	r3, [pc, #16]	@ (800246c <SysTick_Config+0x40>)
 800245c:	2207      	movs	r2, #7
 800245e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002460:	2300      	movs	r3, #0
}
 8002462:	4618      	mov	r0, r3
 8002464:	3708      	adds	r7, #8
 8002466:	46bd      	mov	sp, r7
 8002468:	bd80      	pop	{r7, pc}
 800246a:	bf00      	nop
 800246c:	e000e010 	.word	0xe000e010

08002470 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b082      	sub	sp, #8
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002478:	6878      	ldr	r0, [r7, #4]
 800247a:	f7ff ff29 	bl	80022d0 <__NVIC_SetPriorityGrouping>
}
 800247e:	bf00      	nop
 8002480:	3708      	adds	r7, #8
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}

08002486 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002486:	b580      	push	{r7, lr}
 8002488:	b086      	sub	sp, #24
 800248a:	af00      	add	r7, sp, #0
 800248c:	4603      	mov	r3, r0
 800248e:	60b9      	str	r1, [r7, #8]
 8002490:	607a      	str	r2, [r7, #4]
 8002492:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002494:	2300      	movs	r3, #0
 8002496:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002498:	f7ff ff3e 	bl	8002318 <__NVIC_GetPriorityGrouping>
 800249c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800249e:	687a      	ldr	r2, [r7, #4]
 80024a0:	68b9      	ldr	r1, [r7, #8]
 80024a2:	6978      	ldr	r0, [r7, #20]
 80024a4:	f7ff ff8e 	bl	80023c4 <NVIC_EncodePriority>
 80024a8:	4602      	mov	r2, r0
 80024aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024ae:	4611      	mov	r1, r2
 80024b0:	4618      	mov	r0, r3
 80024b2:	f7ff ff5d 	bl	8002370 <__NVIC_SetPriority>
}
 80024b6:	bf00      	nop
 80024b8:	3718      	adds	r7, #24
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}

080024be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024be:	b580      	push	{r7, lr}
 80024c0:	b082      	sub	sp, #8
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	4603      	mov	r3, r0
 80024c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024cc:	4618      	mov	r0, r3
 80024ce:	f7ff ff31 	bl	8002334 <__NVIC_EnableIRQ>
}
 80024d2:	bf00      	nop
 80024d4:	3708      	adds	r7, #8
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}

080024da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024da:	b580      	push	{r7, lr}
 80024dc:	b082      	sub	sp, #8
 80024de:	af00      	add	r7, sp, #0
 80024e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024e2:	6878      	ldr	r0, [r7, #4]
 80024e4:	f7ff ffa2 	bl	800242c <SysTick_Config>
 80024e8:	4603      	mov	r3, r0
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	3708      	adds	r7, #8
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}

080024f2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80024f2:	b580      	push	{r7, lr}
 80024f4:	b084      	sub	sp, #16
 80024f6:	af00      	add	r7, sp, #0
 80024f8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024fe:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002500:	f7ff feda 	bl	80022b8 <HAL_GetTick>
 8002504:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800250c:	b2db      	uxtb	r3, r3
 800250e:	2b02      	cmp	r3, #2
 8002510:	d008      	beq.n	8002524 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2280      	movs	r2, #128	@ 0x80
 8002516:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2200      	movs	r2, #0
 800251c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002520:	2301      	movs	r3, #1
 8002522:	e052      	b.n	80025ca <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	681a      	ldr	r2, [r3, #0]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f022 0216 	bic.w	r2, r2, #22
 8002532:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	695a      	ldr	r2, [r3, #20]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002542:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002548:	2b00      	cmp	r3, #0
 800254a:	d103      	bne.n	8002554 <HAL_DMA_Abort+0x62>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002550:	2b00      	cmp	r3, #0
 8002552:	d007      	beq.n	8002564 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f022 0208 	bic.w	r2, r2, #8
 8002562:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f022 0201 	bic.w	r2, r2, #1
 8002572:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002574:	e013      	b.n	800259e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002576:	f7ff fe9f 	bl	80022b8 <HAL_GetTick>
 800257a:	4602      	mov	r2, r0
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	1ad3      	subs	r3, r2, r3
 8002580:	2b05      	cmp	r3, #5
 8002582:	d90c      	bls.n	800259e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2220      	movs	r2, #32
 8002588:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2203      	movs	r2, #3
 800258e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2200      	movs	r2, #0
 8002596:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800259a:	2303      	movs	r3, #3
 800259c:	e015      	b.n	80025ca <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f003 0301 	and.w	r3, r3, #1
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d1e4      	bne.n	8002576 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025b0:	223f      	movs	r2, #63	@ 0x3f
 80025b2:	409a      	lsls	r2, r3
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2201      	movs	r2, #1
 80025bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2200      	movs	r2, #0
 80025c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80025c8:	2300      	movs	r3, #0
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	3710      	adds	r7, #16
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}

080025d2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80025d2:	b480      	push	{r7}
 80025d4:	b083      	sub	sp, #12
 80025d6:	af00      	add	r7, sp, #0
 80025d8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	2b02      	cmp	r3, #2
 80025e4:	d004      	beq.n	80025f0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2280      	movs	r2, #128	@ 0x80
 80025ea:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80025ec:	2301      	movs	r3, #1
 80025ee:	e00c      	b.n	800260a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2205      	movs	r2, #5
 80025f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f022 0201 	bic.w	r2, r2, #1
 8002606:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002608:	2300      	movs	r3, #0
}
 800260a:	4618      	mov	r0, r3
 800260c:	370c      	adds	r7, #12
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr
	...

08002618 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002618:	b480      	push	{r7}
 800261a:	b089      	sub	sp, #36	@ 0x24
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
 8002620:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002622:	2300      	movs	r3, #0
 8002624:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002626:	2300      	movs	r3, #0
 8002628:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800262a:	2300      	movs	r3, #0
 800262c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800262e:	2300      	movs	r3, #0
 8002630:	61fb      	str	r3, [r7, #28]
 8002632:	e165      	b.n	8002900 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002634:	2201      	movs	r2, #1
 8002636:	69fb      	ldr	r3, [r7, #28]
 8002638:	fa02 f303 	lsl.w	r3, r2, r3
 800263c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	697a      	ldr	r2, [r7, #20]
 8002644:	4013      	ands	r3, r2
 8002646:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002648:	693a      	ldr	r2, [r7, #16]
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	429a      	cmp	r2, r3
 800264e:	f040 8154 	bne.w	80028fa <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	f003 0303 	and.w	r3, r3, #3
 800265a:	2b01      	cmp	r3, #1
 800265c:	d005      	beq.n	800266a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002666:	2b02      	cmp	r3, #2
 8002668:	d130      	bne.n	80026cc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002670:	69fb      	ldr	r3, [r7, #28]
 8002672:	005b      	lsls	r3, r3, #1
 8002674:	2203      	movs	r2, #3
 8002676:	fa02 f303 	lsl.w	r3, r2, r3
 800267a:	43db      	mvns	r3, r3
 800267c:	69ba      	ldr	r2, [r7, #24]
 800267e:	4013      	ands	r3, r2
 8002680:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	68da      	ldr	r2, [r3, #12]
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	005b      	lsls	r3, r3, #1
 800268a:	fa02 f303 	lsl.w	r3, r2, r3
 800268e:	69ba      	ldr	r2, [r7, #24]
 8002690:	4313      	orrs	r3, r2
 8002692:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	69ba      	ldr	r2, [r7, #24]
 8002698:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026a0:	2201      	movs	r2, #1
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	fa02 f303 	lsl.w	r3, r2, r3
 80026a8:	43db      	mvns	r3, r3
 80026aa:	69ba      	ldr	r2, [r7, #24]
 80026ac:	4013      	ands	r3, r2
 80026ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	091b      	lsrs	r3, r3, #4
 80026b6:	f003 0201 	and.w	r2, r3, #1
 80026ba:	69fb      	ldr	r3, [r7, #28]
 80026bc:	fa02 f303 	lsl.w	r3, r2, r3
 80026c0:	69ba      	ldr	r2, [r7, #24]
 80026c2:	4313      	orrs	r3, r2
 80026c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	69ba      	ldr	r2, [r7, #24]
 80026ca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	f003 0303 	and.w	r3, r3, #3
 80026d4:	2b03      	cmp	r3, #3
 80026d6:	d017      	beq.n	8002708 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	68db      	ldr	r3, [r3, #12]
 80026dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80026de:	69fb      	ldr	r3, [r7, #28]
 80026e0:	005b      	lsls	r3, r3, #1
 80026e2:	2203      	movs	r2, #3
 80026e4:	fa02 f303 	lsl.w	r3, r2, r3
 80026e8:	43db      	mvns	r3, r3
 80026ea:	69ba      	ldr	r2, [r7, #24]
 80026ec:	4013      	ands	r3, r2
 80026ee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	689a      	ldr	r2, [r3, #8]
 80026f4:	69fb      	ldr	r3, [r7, #28]
 80026f6:	005b      	lsls	r3, r3, #1
 80026f8:	fa02 f303 	lsl.w	r3, r2, r3
 80026fc:	69ba      	ldr	r2, [r7, #24]
 80026fe:	4313      	orrs	r3, r2
 8002700:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	69ba      	ldr	r2, [r7, #24]
 8002706:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	f003 0303 	and.w	r3, r3, #3
 8002710:	2b02      	cmp	r3, #2
 8002712:	d123      	bne.n	800275c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002714:	69fb      	ldr	r3, [r7, #28]
 8002716:	08da      	lsrs	r2, r3, #3
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	3208      	adds	r2, #8
 800271c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002720:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002722:	69fb      	ldr	r3, [r7, #28]
 8002724:	f003 0307 	and.w	r3, r3, #7
 8002728:	009b      	lsls	r3, r3, #2
 800272a:	220f      	movs	r2, #15
 800272c:	fa02 f303 	lsl.w	r3, r2, r3
 8002730:	43db      	mvns	r3, r3
 8002732:	69ba      	ldr	r2, [r7, #24]
 8002734:	4013      	ands	r3, r2
 8002736:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	691a      	ldr	r2, [r3, #16]
 800273c:	69fb      	ldr	r3, [r7, #28]
 800273e:	f003 0307 	and.w	r3, r3, #7
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	fa02 f303 	lsl.w	r3, r2, r3
 8002748:	69ba      	ldr	r2, [r7, #24]
 800274a:	4313      	orrs	r3, r2
 800274c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800274e:	69fb      	ldr	r3, [r7, #28]
 8002750:	08da      	lsrs	r2, r3, #3
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	3208      	adds	r2, #8
 8002756:	69b9      	ldr	r1, [r7, #24]
 8002758:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002762:	69fb      	ldr	r3, [r7, #28]
 8002764:	005b      	lsls	r3, r3, #1
 8002766:	2203      	movs	r2, #3
 8002768:	fa02 f303 	lsl.w	r3, r2, r3
 800276c:	43db      	mvns	r3, r3
 800276e:	69ba      	ldr	r2, [r7, #24]
 8002770:	4013      	ands	r3, r2
 8002772:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	f003 0203 	and.w	r2, r3, #3
 800277c:	69fb      	ldr	r3, [r7, #28]
 800277e:	005b      	lsls	r3, r3, #1
 8002780:	fa02 f303 	lsl.w	r3, r2, r3
 8002784:	69ba      	ldr	r2, [r7, #24]
 8002786:	4313      	orrs	r3, r2
 8002788:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	69ba      	ldr	r2, [r7, #24]
 800278e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002798:	2b00      	cmp	r3, #0
 800279a:	f000 80ae 	beq.w	80028fa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800279e:	2300      	movs	r3, #0
 80027a0:	60fb      	str	r3, [r7, #12]
 80027a2:	4b5d      	ldr	r3, [pc, #372]	@ (8002918 <HAL_GPIO_Init+0x300>)
 80027a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027a6:	4a5c      	ldr	r2, [pc, #368]	@ (8002918 <HAL_GPIO_Init+0x300>)
 80027a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80027ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80027ae:	4b5a      	ldr	r3, [pc, #360]	@ (8002918 <HAL_GPIO_Init+0x300>)
 80027b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027b6:	60fb      	str	r3, [r7, #12]
 80027b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80027ba:	4a58      	ldr	r2, [pc, #352]	@ (800291c <HAL_GPIO_Init+0x304>)
 80027bc:	69fb      	ldr	r3, [r7, #28]
 80027be:	089b      	lsrs	r3, r3, #2
 80027c0:	3302      	adds	r3, #2
 80027c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80027c8:	69fb      	ldr	r3, [r7, #28]
 80027ca:	f003 0303 	and.w	r3, r3, #3
 80027ce:	009b      	lsls	r3, r3, #2
 80027d0:	220f      	movs	r2, #15
 80027d2:	fa02 f303 	lsl.w	r3, r2, r3
 80027d6:	43db      	mvns	r3, r3
 80027d8:	69ba      	ldr	r2, [r7, #24]
 80027da:	4013      	ands	r3, r2
 80027dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	4a4f      	ldr	r2, [pc, #316]	@ (8002920 <HAL_GPIO_Init+0x308>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d025      	beq.n	8002832 <HAL_GPIO_Init+0x21a>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	4a4e      	ldr	r2, [pc, #312]	@ (8002924 <HAL_GPIO_Init+0x30c>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d01f      	beq.n	800282e <HAL_GPIO_Init+0x216>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	4a4d      	ldr	r2, [pc, #308]	@ (8002928 <HAL_GPIO_Init+0x310>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d019      	beq.n	800282a <HAL_GPIO_Init+0x212>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	4a4c      	ldr	r2, [pc, #304]	@ (800292c <HAL_GPIO_Init+0x314>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d013      	beq.n	8002826 <HAL_GPIO_Init+0x20e>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	4a4b      	ldr	r2, [pc, #300]	@ (8002930 <HAL_GPIO_Init+0x318>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d00d      	beq.n	8002822 <HAL_GPIO_Init+0x20a>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	4a4a      	ldr	r2, [pc, #296]	@ (8002934 <HAL_GPIO_Init+0x31c>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d007      	beq.n	800281e <HAL_GPIO_Init+0x206>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	4a49      	ldr	r2, [pc, #292]	@ (8002938 <HAL_GPIO_Init+0x320>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d101      	bne.n	800281a <HAL_GPIO_Init+0x202>
 8002816:	2306      	movs	r3, #6
 8002818:	e00c      	b.n	8002834 <HAL_GPIO_Init+0x21c>
 800281a:	2307      	movs	r3, #7
 800281c:	e00a      	b.n	8002834 <HAL_GPIO_Init+0x21c>
 800281e:	2305      	movs	r3, #5
 8002820:	e008      	b.n	8002834 <HAL_GPIO_Init+0x21c>
 8002822:	2304      	movs	r3, #4
 8002824:	e006      	b.n	8002834 <HAL_GPIO_Init+0x21c>
 8002826:	2303      	movs	r3, #3
 8002828:	e004      	b.n	8002834 <HAL_GPIO_Init+0x21c>
 800282a:	2302      	movs	r3, #2
 800282c:	e002      	b.n	8002834 <HAL_GPIO_Init+0x21c>
 800282e:	2301      	movs	r3, #1
 8002830:	e000      	b.n	8002834 <HAL_GPIO_Init+0x21c>
 8002832:	2300      	movs	r3, #0
 8002834:	69fa      	ldr	r2, [r7, #28]
 8002836:	f002 0203 	and.w	r2, r2, #3
 800283a:	0092      	lsls	r2, r2, #2
 800283c:	4093      	lsls	r3, r2
 800283e:	69ba      	ldr	r2, [r7, #24]
 8002840:	4313      	orrs	r3, r2
 8002842:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002844:	4935      	ldr	r1, [pc, #212]	@ (800291c <HAL_GPIO_Init+0x304>)
 8002846:	69fb      	ldr	r3, [r7, #28]
 8002848:	089b      	lsrs	r3, r3, #2
 800284a:	3302      	adds	r3, #2
 800284c:	69ba      	ldr	r2, [r7, #24]
 800284e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002852:	4b3a      	ldr	r3, [pc, #232]	@ (800293c <HAL_GPIO_Init+0x324>)
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002858:	693b      	ldr	r3, [r7, #16]
 800285a:	43db      	mvns	r3, r3
 800285c:	69ba      	ldr	r2, [r7, #24]
 800285e:	4013      	ands	r3, r2
 8002860:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800286a:	2b00      	cmp	r3, #0
 800286c:	d003      	beq.n	8002876 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800286e:	69ba      	ldr	r2, [r7, #24]
 8002870:	693b      	ldr	r3, [r7, #16]
 8002872:	4313      	orrs	r3, r2
 8002874:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002876:	4a31      	ldr	r2, [pc, #196]	@ (800293c <HAL_GPIO_Init+0x324>)
 8002878:	69bb      	ldr	r3, [r7, #24]
 800287a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800287c:	4b2f      	ldr	r3, [pc, #188]	@ (800293c <HAL_GPIO_Init+0x324>)
 800287e:	68db      	ldr	r3, [r3, #12]
 8002880:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002882:	693b      	ldr	r3, [r7, #16]
 8002884:	43db      	mvns	r3, r3
 8002886:	69ba      	ldr	r2, [r7, #24]
 8002888:	4013      	ands	r3, r2
 800288a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002894:	2b00      	cmp	r3, #0
 8002896:	d003      	beq.n	80028a0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002898:	69ba      	ldr	r2, [r7, #24]
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	4313      	orrs	r3, r2
 800289e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80028a0:	4a26      	ldr	r2, [pc, #152]	@ (800293c <HAL_GPIO_Init+0x324>)
 80028a2:	69bb      	ldr	r3, [r7, #24]
 80028a4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80028a6:	4b25      	ldr	r3, [pc, #148]	@ (800293c <HAL_GPIO_Init+0x324>)
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	43db      	mvns	r3, r3
 80028b0:	69ba      	ldr	r2, [r7, #24]
 80028b2:	4013      	ands	r3, r2
 80028b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d003      	beq.n	80028ca <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80028c2:	69ba      	ldr	r2, [r7, #24]
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	4313      	orrs	r3, r2
 80028c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80028ca:	4a1c      	ldr	r2, [pc, #112]	@ (800293c <HAL_GPIO_Init+0x324>)
 80028cc:	69bb      	ldr	r3, [r7, #24]
 80028ce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80028d0:	4b1a      	ldr	r3, [pc, #104]	@ (800293c <HAL_GPIO_Init+0x324>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	43db      	mvns	r3, r3
 80028da:	69ba      	ldr	r2, [r7, #24]
 80028dc:	4013      	ands	r3, r2
 80028de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d003      	beq.n	80028f4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80028ec:	69ba      	ldr	r2, [r7, #24]
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	4313      	orrs	r3, r2
 80028f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80028f4:	4a11      	ldr	r2, [pc, #68]	@ (800293c <HAL_GPIO_Init+0x324>)
 80028f6:	69bb      	ldr	r3, [r7, #24]
 80028f8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028fa:	69fb      	ldr	r3, [r7, #28]
 80028fc:	3301      	adds	r3, #1
 80028fe:	61fb      	str	r3, [r7, #28]
 8002900:	69fb      	ldr	r3, [r7, #28]
 8002902:	2b0f      	cmp	r3, #15
 8002904:	f67f ae96 	bls.w	8002634 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002908:	bf00      	nop
 800290a:	bf00      	nop
 800290c:	3724      	adds	r7, #36	@ 0x24
 800290e:	46bd      	mov	sp, r7
 8002910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002914:	4770      	bx	lr
 8002916:	bf00      	nop
 8002918:	40023800 	.word	0x40023800
 800291c:	40013800 	.word	0x40013800
 8002920:	40020000 	.word	0x40020000
 8002924:	40020400 	.word	0x40020400
 8002928:	40020800 	.word	0x40020800
 800292c:	40020c00 	.word	0x40020c00
 8002930:	40021000 	.word	0x40021000
 8002934:	40021400 	.word	0x40021400
 8002938:	40021800 	.word	0x40021800
 800293c:	40013c00 	.word	0x40013c00

08002940 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002940:	b480      	push	{r7}
 8002942:	b083      	sub	sp, #12
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
 8002948:	460b      	mov	r3, r1
 800294a:	807b      	strh	r3, [r7, #2]
 800294c:	4613      	mov	r3, r2
 800294e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002950:	787b      	ldrb	r3, [r7, #1]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d003      	beq.n	800295e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002956:	887a      	ldrh	r2, [r7, #2]
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800295c:	e003      	b.n	8002966 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800295e:	887b      	ldrh	r3, [r7, #2]
 8002960:	041a      	lsls	r2, r3, #16
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	619a      	str	r2, [r3, #24]
}
 8002966:	bf00      	nop
 8002968:	370c      	adds	r7, #12
 800296a:	46bd      	mov	sp, r7
 800296c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002970:	4770      	bx	lr
	...

08002974 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b084      	sub	sp, #16
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d101      	bne.n	8002986 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	e12b      	b.n	8002bde <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800298c:	b2db      	uxtb	r3, r3
 800298e:	2b00      	cmp	r3, #0
 8002990:	d106      	bne.n	80029a0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2200      	movs	r2, #0
 8002996:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800299a:	6878      	ldr	r0, [r7, #4]
 800299c:	f7ff f8d0 	bl	8001b40 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2224      	movs	r2, #36	@ 0x24
 80029a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	681a      	ldr	r2, [r3, #0]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f022 0201 	bic.w	r2, r2, #1
 80029b6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	681a      	ldr	r2, [r3, #0]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80029c6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80029d6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80029d8:	f001 f8e2 	bl	8003ba0 <HAL_RCC_GetPCLK1Freq>
 80029dc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	4a81      	ldr	r2, [pc, #516]	@ (8002be8 <HAL_I2C_Init+0x274>)
 80029e4:	4293      	cmp	r3, r2
 80029e6:	d807      	bhi.n	80029f8 <HAL_I2C_Init+0x84>
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	4a80      	ldr	r2, [pc, #512]	@ (8002bec <HAL_I2C_Init+0x278>)
 80029ec:	4293      	cmp	r3, r2
 80029ee:	bf94      	ite	ls
 80029f0:	2301      	movls	r3, #1
 80029f2:	2300      	movhi	r3, #0
 80029f4:	b2db      	uxtb	r3, r3
 80029f6:	e006      	b.n	8002a06 <HAL_I2C_Init+0x92>
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	4a7d      	ldr	r2, [pc, #500]	@ (8002bf0 <HAL_I2C_Init+0x27c>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	bf94      	ite	ls
 8002a00:	2301      	movls	r3, #1
 8002a02:	2300      	movhi	r3, #0
 8002a04:	b2db      	uxtb	r3, r3
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d001      	beq.n	8002a0e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e0e7      	b.n	8002bde <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	4a78      	ldr	r2, [pc, #480]	@ (8002bf4 <HAL_I2C_Init+0x280>)
 8002a12:	fba2 2303 	umull	r2, r3, r2, r3
 8002a16:	0c9b      	lsrs	r3, r3, #18
 8002a18:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	68ba      	ldr	r2, [r7, #8]
 8002a2a:	430a      	orrs	r2, r1
 8002a2c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	6a1b      	ldr	r3, [r3, #32]
 8002a34:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	4a6a      	ldr	r2, [pc, #424]	@ (8002be8 <HAL_I2C_Init+0x274>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d802      	bhi.n	8002a48 <HAL_I2C_Init+0xd4>
 8002a42:	68bb      	ldr	r3, [r7, #8]
 8002a44:	3301      	adds	r3, #1
 8002a46:	e009      	b.n	8002a5c <HAL_I2C_Init+0xe8>
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002a4e:	fb02 f303 	mul.w	r3, r2, r3
 8002a52:	4a69      	ldr	r2, [pc, #420]	@ (8002bf8 <HAL_I2C_Init+0x284>)
 8002a54:	fba2 2303 	umull	r2, r3, r2, r3
 8002a58:	099b      	lsrs	r3, r3, #6
 8002a5a:	3301      	adds	r3, #1
 8002a5c:	687a      	ldr	r2, [r7, #4]
 8002a5e:	6812      	ldr	r2, [r2, #0]
 8002a60:	430b      	orrs	r3, r1
 8002a62:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	69db      	ldr	r3, [r3, #28]
 8002a6a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002a6e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	495c      	ldr	r1, [pc, #368]	@ (8002be8 <HAL_I2C_Init+0x274>)
 8002a78:	428b      	cmp	r3, r1
 8002a7a:	d819      	bhi.n	8002ab0 <HAL_I2C_Init+0x13c>
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	1e59      	subs	r1, r3, #1
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	005b      	lsls	r3, r3, #1
 8002a86:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a8a:	1c59      	adds	r1, r3, #1
 8002a8c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002a90:	400b      	ands	r3, r1
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d00a      	beq.n	8002aac <HAL_I2C_Init+0x138>
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	1e59      	subs	r1, r3, #1
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	005b      	lsls	r3, r3, #1
 8002aa0:	fbb1 f3f3 	udiv	r3, r1, r3
 8002aa4:	3301      	adds	r3, #1
 8002aa6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002aaa:	e051      	b.n	8002b50 <HAL_I2C_Init+0x1dc>
 8002aac:	2304      	movs	r3, #4
 8002aae:	e04f      	b.n	8002b50 <HAL_I2C_Init+0x1dc>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	689b      	ldr	r3, [r3, #8]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d111      	bne.n	8002adc <HAL_I2C_Init+0x168>
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	1e58      	subs	r0, r3, #1
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6859      	ldr	r1, [r3, #4]
 8002ac0:	460b      	mov	r3, r1
 8002ac2:	005b      	lsls	r3, r3, #1
 8002ac4:	440b      	add	r3, r1
 8002ac6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002aca:	3301      	adds	r3, #1
 8002acc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	bf0c      	ite	eq
 8002ad4:	2301      	moveq	r3, #1
 8002ad6:	2300      	movne	r3, #0
 8002ad8:	b2db      	uxtb	r3, r3
 8002ada:	e012      	b.n	8002b02 <HAL_I2C_Init+0x18e>
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	1e58      	subs	r0, r3, #1
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6859      	ldr	r1, [r3, #4]
 8002ae4:	460b      	mov	r3, r1
 8002ae6:	009b      	lsls	r3, r3, #2
 8002ae8:	440b      	add	r3, r1
 8002aea:	0099      	lsls	r1, r3, #2
 8002aec:	440b      	add	r3, r1
 8002aee:	fbb0 f3f3 	udiv	r3, r0, r3
 8002af2:	3301      	adds	r3, #1
 8002af4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	bf0c      	ite	eq
 8002afc:	2301      	moveq	r3, #1
 8002afe:	2300      	movne	r3, #0
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d001      	beq.n	8002b0a <HAL_I2C_Init+0x196>
 8002b06:	2301      	movs	r3, #1
 8002b08:	e022      	b.n	8002b50 <HAL_I2C_Init+0x1dc>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d10e      	bne.n	8002b30 <HAL_I2C_Init+0x1bc>
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	1e58      	subs	r0, r3, #1
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6859      	ldr	r1, [r3, #4]
 8002b1a:	460b      	mov	r3, r1
 8002b1c:	005b      	lsls	r3, r3, #1
 8002b1e:	440b      	add	r3, r1
 8002b20:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b24:	3301      	adds	r3, #1
 8002b26:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b2e:	e00f      	b.n	8002b50 <HAL_I2C_Init+0x1dc>
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	1e58      	subs	r0, r3, #1
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6859      	ldr	r1, [r3, #4]
 8002b38:	460b      	mov	r3, r1
 8002b3a:	009b      	lsls	r3, r3, #2
 8002b3c:	440b      	add	r3, r1
 8002b3e:	0099      	lsls	r1, r3, #2
 8002b40:	440b      	add	r3, r1
 8002b42:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b46:	3301      	adds	r3, #1
 8002b48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b4c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002b50:	6879      	ldr	r1, [r7, #4]
 8002b52:	6809      	ldr	r1, [r1, #0]
 8002b54:	4313      	orrs	r3, r2
 8002b56:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	69da      	ldr	r2, [r3, #28]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6a1b      	ldr	r3, [r3, #32]
 8002b6a:	431a      	orrs	r2, r3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	430a      	orrs	r2, r1
 8002b72:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002b7e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002b82:	687a      	ldr	r2, [r7, #4]
 8002b84:	6911      	ldr	r1, [r2, #16]
 8002b86:	687a      	ldr	r2, [r7, #4]
 8002b88:	68d2      	ldr	r2, [r2, #12]
 8002b8a:	4311      	orrs	r1, r2
 8002b8c:	687a      	ldr	r2, [r7, #4]
 8002b8e:	6812      	ldr	r2, [r2, #0]
 8002b90:	430b      	orrs	r3, r1
 8002b92:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	68db      	ldr	r3, [r3, #12]
 8002b9a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	695a      	ldr	r2, [r3, #20]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	699b      	ldr	r3, [r3, #24]
 8002ba6:	431a      	orrs	r2, r3
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	430a      	orrs	r2, r1
 8002bae:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	681a      	ldr	r2, [r3, #0]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f042 0201 	orr.w	r2, r2, #1
 8002bbe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2220      	movs	r2, #32
 8002bca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002bdc:	2300      	movs	r3, #0
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	3710      	adds	r7, #16
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}
 8002be6:	bf00      	nop
 8002be8:	000186a0 	.word	0x000186a0
 8002bec:	001e847f 	.word	0x001e847f
 8002bf0:	003d08ff 	.word	0x003d08ff
 8002bf4:	431bde83 	.word	0x431bde83
 8002bf8:	10624dd3 	.word	0x10624dd3

08002bfc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b088      	sub	sp, #32
 8002c00:	af02      	add	r7, sp, #8
 8002c02:	60f8      	str	r0, [r7, #12]
 8002c04:	4608      	mov	r0, r1
 8002c06:	4611      	mov	r1, r2
 8002c08:	461a      	mov	r2, r3
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	817b      	strh	r3, [r7, #10]
 8002c0e:	460b      	mov	r3, r1
 8002c10:	813b      	strh	r3, [r7, #8]
 8002c12:	4613      	mov	r3, r2
 8002c14:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002c16:	f7ff fb4f 	bl	80022b8 <HAL_GetTick>
 8002c1a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c22:	b2db      	uxtb	r3, r3
 8002c24:	2b20      	cmp	r3, #32
 8002c26:	f040 80d9 	bne.w	8002ddc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	9300      	str	r3, [sp, #0]
 8002c2e:	2319      	movs	r3, #25
 8002c30:	2201      	movs	r2, #1
 8002c32:	496d      	ldr	r1, [pc, #436]	@ (8002de8 <HAL_I2C_Mem_Write+0x1ec>)
 8002c34:	68f8      	ldr	r0, [r7, #12]
 8002c36:	f000 fc8b 	bl	8003550 <I2C_WaitOnFlagUntilTimeout>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d001      	beq.n	8002c44 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002c40:	2302      	movs	r3, #2
 8002c42:	e0cc      	b.n	8002dde <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c4a:	2b01      	cmp	r3, #1
 8002c4c:	d101      	bne.n	8002c52 <HAL_I2C_Mem_Write+0x56>
 8002c4e:	2302      	movs	r3, #2
 8002c50:	e0c5      	b.n	8002dde <HAL_I2C_Mem_Write+0x1e2>
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	2201      	movs	r2, #1
 8002c56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f003 0301 	and.w	r3, r3, #1
 8002c64:	2b01      	cmp	r3, #1
 8002c66:	d007      	beq.n	8002c78 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	681a      	ldr	r2, [r3, #0]
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f042 0201 	orr.w	r2, r2, #1
 8002c76:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c86:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	2221      	movs	r2, #33	@ 0x21
 8002c8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	2240      	movs	r2, #64	@ 0x40
 8002c94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	6a3a      	ldr	r2, [r7, #32]
 8002ca2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002ca8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cae:	b29a      	uxth	r2, r3
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	4a4d      	ldr	r2, [pc, #308]	@ (8002dec <HAL_I2C_Mem_Write+0x1f0>)
 8002cb8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002cba:	88f8      	ldrh	r0, [r7, #6]
 8002cbc:	893a      	ldrh	r2, [r7, #8]
 8002cbe:	8979      	ldrh	r1, [r7, #10]
 8002cc0:	697b      	ldr	r3, [r7, #20]
 8002cc2:	9301      	str	r3, [sp, #4]
 8002cc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cc6:	9300      	str	r3, [sp, #0]
 8002cc8:	4603      	mov	r3, r0
 8002cca:	68f8      	ldr	r0, [r7, #12]
 8002ccc:	f000 fac2 	bl	8003254 <I2C_RequestMemoryWrite>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d052      	beq.n	8002d7c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e081      	b.n	8002dde <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cda:	697a      	ldr	r2, [r7, #20]
 8002cdc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002cde:	68f8      	ldr	r0, [r7, #12]
 8002ce0:	f000 fd50 	bl	8003784 <I2C_WaitOnTXEFlagUntilTimeout>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d00d      	beq.n	8002d06 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cee:	2b04      	cmp	r3, #4
 8002cf0:	d107      	bne.n	8002d02 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	681a      	ldr	r2, [r3, #0]
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d00:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
 8002d04:	e06b      	b.n	8002dde <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d0a:	781a      	ldrb	r2, [r3, #0]
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d16:	1c5a      	adds	r2, r3, #1
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d20:	3b01      	subs	r3, #1
 8002d22:	b29a      	uxth	r2, r3
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d2c:	b29b      	uxth	r3, r3
 8002d2e:	3b01      	subs	r3, #1
 8002d30:	b29a      	uxth	r2, r3
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	695b      	ldr	r3, [r3, #20]
 8002d3c:	f003 0304 	and.w	r3, r3, #4
 8002d40:	2b04      	cmp	r3, #4
 8002d42:	d11b      	bne.n	8002d7c <HAL_I2C_Mem_Write+0x180>
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d017      	beq.n	8002d7c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d50:	781a      	ldrb	r2, [r3, #0]
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d5c:	1c5a      	adds	r2, r3, #1
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d66:	3b01      	subs	r3, #1
 8002d68:	b29a      	uxth	r2, r3
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d72:	b29b      	uxth	r3, r3
 8002d74:	3b01      	subs	r3, #1
 8002d76:	b29a      	uxth	r2, r3
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d1aa      	bne.n	8002cda <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d84:	697a      	ldr	r2, [r7, #20]
 8002d86:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002d88:	68f8      	ldr	r0, [r7, #12]
 8002d8a:	f000 fd43 	bl	8003814 <I2C_WaitOnBTFFlagUntilTimeout>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d00d      	beq.n	8002db0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d98:	2b04      	cmp	r3, #4
 8002d9a:	d107      	bne.n	8002dac <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	681a      	ldr	r2, [r3, #0]
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002daa:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002dac:	2301      	movs	r3, #1
 8002dae:	e016      	b.n	8002dde <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002dbe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2220      	movs	r2, #32
 8002dc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	2200      	movs	r2, #0
 8002dcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	e000      	b.n	8002dde <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002ddc:	2302      	movs	r3, #2
  }
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	3718      	adds	r7, #24
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	00100002 	.word	0x00100002
 8002dec:	ffff0000 	.word	0xffff0000

08002df0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b08c      	sub	sp, #48	@ 0x30
 8002df4:	af02      	add	r7, sp, #8
 8002df6:	60f8      	str	r0, [r7, #12]
 8002df8:	4608      	mov	r0, r1
 8002dfa:	4611      	mov	r1, r2
 8002dfc:	461a      	mov	r2, r3
 8002dfe:	4603      	mov	r3, r0
 8002e00:	817b      	strh	r3, [r7, #10]
 8002e02:	460b      	mov	r3, r1
 8002e04:	813b      	strh	r3, [r7, #8]
 8002e06:	4613      	mov	r3, r2
 8002e08:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002e0a:	f7ff fa55 	bl	80022b8 <HAL_GetTick>
 8002e0e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e16:	b2db      	uxtb	r3, r3
 8002e18:	2b20      	cmp	r3, #32
 8002e1a:	f040 8214 	bne.w	8003246 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e20:	9300      	str	r3, [sp, #0]
 8002e22:	2319      	movs	r3, #25
 8002e24:	2201      	movs	r2, #1
 8002e26:	497b      	ldr	r1, [pc, #492]	@ (8003014 <HAL_I2C_Mem_Read+0x224>)
 8002e28:	68f8      	ldr	r0, [r7, #12]
 8002e2a:	f000 fb91 	bl	8003550 <I2C_WaitOnFlagUntilTimeout>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d001      	beq.n	8002e38 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002e34:	2302      	movs	r3, #2
 8002e36:	e207      	b.n	8003248 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e3e:	2b01      	cmp	r3, #1
 8002e40:	d101      	bne.n	8002e46 <HAL_I2C_Mem_Read+0x56>
 8002e42:	2302      	movs	r3, #2
 8002e44:	e200      	b.n	8003248 <HAL_I2C_Mem_Read+0x458>
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	2201      	movs	r2, #1
 8002e4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f003 0301 	and.w	r3, r3, #1
 8002e58:	2b01      	cmp	r3, #1
 8002e5a:	d007      	beq.n	8002e6c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f042 0201 	orr.w	r2, r2, #1
 8002e6a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e7a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2222      	movs	r2, #34	@ 0x22
 8002e80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2240      	movs	r2, #64	@ 0x40
 8002e88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	2200      	movs	r2, #0
 8002e90:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e96:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002e9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ea2:	b29a      	uxth	r2, r3
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	4a5b      	ldr	r2, [pc, #364]	@ (8003018 <HAL_I2C_Mem_Read+0x228>)
 8002eac:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002eae:	88f8      	ldrh	r0, [r7, #6]
 8002eb0:	893a      	ldrh	r2, [r7, #8]
 8002eb2:	8979      	ldrh	r1, [r7, #10]
 8002eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eb6:	9301      	str	r3, [sp, #4]
 8002eb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002eba:	9300      	str	r3, [sp, #0]
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	68f8      	ldr	r0, [r7, #12]
 8002ec0:	f000 fa5e 	bl	8003380 <I2C_RequestMemoryRead>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d001      	beq.n	8002ece <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e1bc      	b.n	8003248 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d113      	bne.n	8002efe <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	623b      	str	r3, [r7, #32]
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	695b      	ldr	r3, [r3, #20]
 8002ee0:	623b      	str	r3, [r7, #32]
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	699b      	ldr	r3, [r3, #24]
 8002ee8:	623b      	str	r3, [r7, #32]
 8002eea:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002efa:	601a      	str	r2, [r3, #0]
 8002efc:	e190      	b.n	8003220 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f02:	2b01      	cmp	r3, #1
 8002f04:	d11b      	bne.n	8002f3e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f14:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f16:	2300      	movs	r3, #0
 8002f18:	61fb      	str	r3, [r7, #28]
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	695b      	ldr	r3, [r3, #20]
 8002f20:	61fb      	str	r3, [r7, #28]
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	699b      	ldr	r3, [r3, #24]
 8002f28:	61fb      	str	r3, [r7, #28]
 8002f2a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f3a:	601a      	str	r2, [r3, #0]
 8002f3c:	e170      	b.n	8003220 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f42:	2b02      	cmp	r3, #2
 8002f44:	d11b      	bne.n	8002f7e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	681a      	ldr	r2, [r3, #0]
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f54:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002f64:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f66:	2300      	movs	r3, #0
 8002f68:	61bb      	str	r3, [r7, #24]
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	695b      	ldr	r3, [r3, #20]
 8002f70:	61bb      	str	r3, [r7, #24]
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	699b      	ldr	r3, [r3, #24]
 8002f78:	61bb      	str	r3, [r7, #24]
 8002f7a:	69bb      	ldr	r3, [r7, #24]
 8002f7c:	e150      	b.n	8003220 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f7e:	2300      	movs	r3, #0
 8002f80:	617b      	str	r3, [r7, #20]
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	695b      	ldr	r3, [r3, #20]
 8002f88:	617b      	str	r3, [r7, #20]
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	699b      	ldr	r3, [r3, #24]
 8002f90:	617b      	str	r3, [r7, #20]
 8002f92:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002f94:	e144      	b.n	8003220 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f9a:	2b03      	cmp	r3, #3
 8002f9c:	f200 80f1 	bhi.w	8003182 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d123      	bne.n	8002ff0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fa8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002faa:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002fac:	68f8      	ldr	r0, [r7, #12]
 8002fae:	f000 fc79 	bl	80038a4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d001      	beq.n	8002fbc <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	e145      	b.n	8003248 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	691a      	ldr	r2, [r3, #16]
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fc6:	b2d2      	uxtb	r2, r2
 8002fc8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fce:	1c5a      	adds	r2, r3, #1
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fd8:	3b01      	subs	r3, #1
 8002fda:	b29a      	uxth	r2, r3
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fe4:	b29b      	uxth	r3, r3
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	b29a      	uxth	r2, r3
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002fee:	e117      	b.n	8003220 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ff4:	2b02      	cmp	r3, #2
 8002ff6:	d14e      	bne.n	8003096 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ffa:	9300      	str	r3, [sp, #0]
 8002ffc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ffe:	2200      	movs	r2, #0
 8003000:	4906      	ldr	r1, [pc, #24]	@ (800301c <HAL_I2C_Mem_Read+0x22c>)
 8003002:	68f8      	ldr	r0, [r7, #12]
 8003004:	f000 faa4 	bl	8003550 <I2C_WaitOnFlagUntilTimeout>
 8003008:	4603      	mov	r3, r0
 800300a:	2b00      	cmp	r3, #0
 800300c:	d008      	beq.n	8003020 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e11a      	b.n	8003248 <HAL_I2C_Mem_Read+0x458>
 8003012:	bf00      	nop
 8003014:	00100002 	.word	0x00100002
 8003018:	ffff0000 	.word	0xffff0000
 800301c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800302e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	691a      	ldr	r2, [r3, #16]
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800303a:	b2d2      	uxtb	r2, r2
 800303c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003042:	1c5a      	adds	r2, r3, #1
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800304c:	3b01      	subs	r3, #1
 800304e:	b29a      	uxth	r2, r3
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003058:	b29b      	uxth	r3, r3
 800305a:	3b01      	subs	r3, #1
 800305c:	b29a      	uxth	r2, r3
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	691a      	ldr	r2, [r3, #16]
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800306c:	b2d2      	uxtb	r2, r2
 800306e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003074:	1c5a      	adds	r2, r3, #1
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800307e:	3b01      	subs	r3, #1
 8003080:	b29a      	uxth	r2, r3
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800308a:	b29b      	uxth	r3, r3
 800308c:	3b01      	subs	r3, #1
 800308e:	b29a      	uxth	r2, r3
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003094:	e0c4      	b.n	8003220 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003098:	9300      	str	r3, [sp, #0]
 800309a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800309c:	2200      	movs	r2, #0
 800309e:	496c      	ldr	r1, [pc, #432]	@ (8003250 <HAL_I2C_Mem_Read+0x460>)
 80030a0:	68f8      	ldr	r0, [r7, #12]
 80030a2:	f000 fa55 	bl	8003550 <I2C_WaitOnFlagUntilTimeout>
 80030a6:	4603      	mov	r3, r0
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d001      	beq.n	80030b0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80030ac:	2301      	movs	r3, #1
 80030ae:	e0cb      	b.n	8003248 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80030be:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	691a      	ldr	r2, [r3, #16]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ca:	b2d2      	uxtb	r2, r2
 80030cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030d2:	1c5a      	adds	r2, r3, #1
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030dc:	3b01      	subs	r3, #1
 80030de:	b29a      	uxth	r2, r3
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030e8:	b29b      	uxth	r3, r3
 80030ea:	3b01      	subs	r3, #1
 80030ec:	b29a      	uxth	r2, r3
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80030f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f4:	9300      	str	r3, [sp, #0]
 80030f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030f8:	2200      	movs	r2, #0
 80030fa:	4955      	ldr	r1, [pc, #340]	@ (8003250 <HAL_I2C_Mem_Read+0x460>)
 80030fc:	68f8      	ldr	r0, [r7, #12]
 80030fe:	f000 fa27 	bl	8003550 <I2C_WaitOnFlagUntilTimeout>
 8003102:	4603      	mov	r3, r0
 8003104:	2b00      	cmp	r3, #0
 8003106:	d001      	beq.n	800310c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003108:	2301      	movs	r3, #1
 800310a:	e09d      	b.n	8003248 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800311a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	691a      	ldr	r2, [r3, #16]
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003126:	b2d2      	uxtb	r2, r2
 8003128:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800312e:	1c5a      	adds	r2, r3, #1
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003138:	3b01      	subs	r3, #1
 800313a:	b29a      	uxth	r2, r3
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003144:	b29b      	uxth	r3, r3
 8003146:	3b01      	subs	r3, #1
 8003148:	b29a      	uxth	r2, r3
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	691a      	ldr	r2, [r3, #16]
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003158:	b2d2      	uxtb	r2, r2
 800315a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003160:	1c5a      	adds	r2, r3, #1
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800316a:	3b01      	subs	r3, #1
 800316c:	b29a      	uxth	r2, r3
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003176:	b29b      	uxth	r3, r3
 8003178:	3b01      	subs	r3, #1
 800317a:	b29a      	uxth	r2, r3
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003180:	e04e      	b.n	8003220 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003182:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003184:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003186:	68f8      	ldr	r0, [r7, #12]
 8003188:	f000 fb8c 	bl	80038a4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800318c:	4603      	mov	r3, r0
 800318e:	2b00      	cmp	r3, #0
 8003190:	d001      	beq.n	8003196 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	e058      	b.n	8003248 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	691a      	ldr	r2, [r3, #16]
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a0:	b2d2      	uxtb	r2, r2
 80031a2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a8:	1c5a      	adds	r2, r3, #1
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031b2:	3b01      	subs	r3, #1
 80031b4:	b29a      	uxth	r2, r3
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031be:	b29b      	uxth	r3, r3
 80031c0:	3b01      	subs	r3, #1
 80031c2:	b29a      	uxth	r2, r3
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	695b      	ldr	r3, [r3, #20]
 80031ce:	f003 0304 	and.w	r3, r3, #4
 80031d2:	2b04      	cmp	r3, #4
 80031d4:	d124      	bne.n	8003220 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031da:	2b03      	cmp	r3, #3
 80031dc:	d107      	bne.n	80031ee <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031ec:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	691a      	ldr	r2, [r3, #16]
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031f8:	b2d2      	uxtb	r2, r2
 80031fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003200:	1c5a      	adds	r2, r3, #1
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800320a:	3b01      	subs	r3, #1
 800320c:	b29a      	uxth	r2, r3
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003216:	b29b      	uxth	r3, r3
 8003218:	3b01      	subs	r3, #1
 800321a:	b29a      	uxth	r2, r3
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003224:	2b00      	cmp	r3, #0
 8003226:	f47f aeb6 	bne.w	8002f96 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	2220      	movs	r2, #32
 800322e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2200      	movs	r2, #0
 8003236:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	2200      	movs	r2, #0
 800323e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003242:	2300      	movs	r3, #0
 8003244:	e000      	b.n	8003248 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003246:	2302      	movs	r3, #2
  }
}
 8003248:	4618      	mov	r0, r3
 800324a:	3728      	adds	r7, #40	@ 0x28
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}
 8003250:	00010004 	.word	0x00010004

08003254 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b088      	sub	sp, #32
 8003258:	af02      	add	r7, sp, #8
 800325a:	60f8      	str	r0, [r7, #12]
 800325c:	4608      	mov	r0, r1
 800325e:	4611      	mov	r1, r2
 8003260:	461a      	mov	r2, r3
 8003262:	4603      	mov	r3, r0
 8003264:	817b      	strh	r3, [r7, #10]
 8003266:	460b      	mov	r3, r1
 8003268:	813b      	strh	r3, [r7, #8]
 800326a:	4613      	mov	r3, r2
 800326c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	681a      	ldr	r2, [r3, #0]
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800327c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800327e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003280:	9300      	str	r3, [sp, #0]
 8003282:	6a3b      	ldr	r3, [r7, #32]
 8003284:	2200      	movs	r2, #0
 8003286:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800328a:	68f8      	ldr	r0, [r7, #12]
 800328c:	f000 f960 	bl	8003550 <I2C_WaitOnFlagUntilTimeout>
 8003290:	4603      	mov	r3, r0
 8003292:	2b00      	cmp	r3, #0
 8003294:	d00d      	beq.n	80032b2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032a4:	d103      	bne.n	80032ae <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80032ac:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80032ae:	2303      	movs	r3, #3
 80032b0:	e05f      	b.n	8003372 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80032b2:	897b      	ldrh	r3, [r7, #10]
 80032b4:	b2db      	uxtb	r3, r3
 80032b6:	461a      	mov	r2, r3
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80032c0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80032c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032c4:	6a3a      	ldr	r2, [r7, #32]
 80032c6:	492d      	ldr	r1, [pc, #180]	@ (800337c <I2C_RequestMemoryWrite+0x128>)
 80032c8:	68f8      	ldr	r0, [r7, #12]
 80032ca:	f000 f9bb 	bl	8003644 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80032ce:	4603      	mov	r3, r0
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d001      	beq.n	80032d8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	e04c      	b.n	8003372 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032d8:	2300      	movs	r3, #0
 80032da:	617b      	str	r3, [r7, #20]
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	695b      	ldr	r3, [r3, #20]
 80032e2:	617b      	str	r3, [r7, #20]
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	699b      	ldr	r3, [r3, #24]
 80032ea:	617b      	str	r3, [r7, #20]
 80032ec:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80032ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032f0:	6a39      	ldr	r1, [r7, #32]
 80032f2:	68f8      	ldr	r0, [r7, #12]
 80032f4:	f000 fa46 	bl	8003784 <I2C_WaitOnTXEFlagUntilTimeout>
 80032f8:	4603      	mov	r3, r0
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d00d      	beq.n	800331a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003302:	2b04      	cmp	r3, #4
 8003304:	d107      	bne.n	8003316 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	681a      	ldr	r2, [r3, #0]
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003314:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	e02b      	b.n	8003372 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800331a:	88fb      	ldrh	r3, [r7, #6]
 800331c:	2b01      	cmp	r3, #1
 800331e:	d105      	bne.n	800332c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003320:	893b      	ldrh	r3, [r7, #8]
 8003322:	b2da      	uxtb	r2, r3
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	611a      	str	r2, [r3, #16]
 800332a:	e021      	b.n	8003370 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800332c:	893b      	ldrh	r3, [r7, #8]
 800332e:	0a1b      	lsrs	r3, r3, #8
 8003330:	b29b      	uxth	r3, r3
 8003332:	b2da      	uxtb	r2, r3
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800333a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800333c:	6a39      	ldr	r1, [r7, #32]
 800333e:	68f8      	ldr	r0, [r7, #12]
 8003340:	f000 fa20 	bl	8003784 <I2C_WaitOnTXEFlagUntilTimeout>
 8003344:	4603      	mov	r3, r0
 8003346:	2b00      	cmp	r3, #0
 8003348:	d00d      	beq.n	8003366 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800334e:	2b04      	cmp	r3, #4
 8003350:	d107      	bne.n	8003362 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003360:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	e005      	b.n	8003372 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003366:	893b      	ldrh	r3, [r7, #8]
 8003368:	b2da      	uxtb	r2, r3
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003370:	2300      	movs	r3, #0
}
 8003372:	4618      	mov	r0, r3
 8003374:	3718      	adds	r7, #24
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}
 800337a:	bf00      	nop
 800337c:	00010002 	.word	0x00010002

08003380 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b088      	sub	sp, #32
 8003384:	af02      	add	r7, sp, #8
 8003386:	60f8      	str	r0, [r7, #12]
 8003388:	4608      	mov	r0, r1
 800338a:	4611      	mov	r1, r2
 800338c:	461a      	mov	r2, r3
 800338e:	4603      	mov	r3, r0
 8003390:	817b      	strh	r3, [r7, #10]
 8003392:	460b      	mov	r3, r1
 8003394:	813b      	strh	r3, [r7, #8]
 8003396:	4613      	mov	r3, r2
 8003398:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80033a8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	681a      	ldr	r2, [r3, #0]
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80033b8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80033ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033bc:	9300      	str	r3, [sp, #0]
 80033be:	6a3b      	ldr	r3, [r7, #32]
 80033c0:	2200      	movs	r2, #0
 80033c2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80033c6:	68f8      	ldr	r0, [r7, #12]
 80033c8:	f000 f8c2 	bl	8003550 <I2C_WaitOnFlagUntilTimeout>
 80033cc:	4603      	mov	r3, r0
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d00d      	beq.n	80033ee <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80033e0:	d103      	bne.n	80033ea <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80033e8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80033ea:	2303      	movs	r3, #3
 80033ec:	e0aa      	b.n	8003544 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80033ee:	897b      	ldrh	r3, [r7, #10]
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	461a      	mov	r2, r3
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80033fc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80033fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003400:	6a3a      	ldr	r2, [r7, #32]
 8003402:	4952      	ldr	r1, [pc, #328]	@ (800354c <I2C_RequestMemoryRead+0x1cc>)
 8003404:	68f8      	ldr	r0, [r7, #12]
 8003406:	f000 f91d 	bl	8003644 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800340a:	4603      	mov	r3, r0
 800340c:	2b00      	cmp	r3, #0
 800340e:	d001      	beq.n	8003414 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	e097      	b.n	8003544 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003414:	2300      	movs	r3, #0
 8003416:	617b      	str	r3, [r7, #20]
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	695b      	ldr	r3, [r3, #20]
 800341e:	617b      	str	r3, [r7, #20]
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	699b      	ldr	r3, [r3, #24]
 8003426:	617b      	str	r3, [r7, #20]
 8003428:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800342a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800342c:	6a39      	ldr	r1, [r7, #32]
 800342e:	68f8      	ldr	r0, [r7, #12]
 8003430:	f000 f9a8 	bl	8003784 <I2C_WaitOnTXEFlagUntilTimeout>
 8003434:	4603      	mov	r3, r0
 8003436:	2b00      	cmp	r3, #0
 8003438:	d00d      	beq.n	8003456 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800343e:	2b04      	cmp	r3, #4
 8003440:	d107      	bne.n	8003452 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003450:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003452:	2301      	movs	r3, #1
 8003454:	e076      	b.n	8003544 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003456:	88fb      	ldrh	r3, [r7, #6]
 8003458:	2b01      	cmp	r3, #1
 800345a:	d105      	bne.n	8003468 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800345c:	893b      	ldrh	r3, [r7, #8]
 800345e:	b2da      	uxtb	r2, r3
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	611a      	str	r2, [r3, #16]
 8003466:	e021      	b.n	80034ac <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003468:	893b      	ldrh	r3, [r7, #8]
 800346a:	0a1b      	lsrs	r3, r3, #8
 800346c:	b29b      	uxth	r3, r3
 800346e:	b2da      	uxtb	r2, r3
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003476:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003478:	6a39      	ldr	r1, [r7, #32]
 800347a:	68f8      	ldr	r0, [r7, #12]
 800347c:	f000 f982 	bl	8003784 <I2C_WaitOnTXEFlagUntilTimeout>
 8003480:	4603      	mov	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d00d      	beq.n	80034a2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800348a:	2b04      	cmp	r3, #4
 800348c:	d107      	bne.n	800349e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	681a      	ldr	r2, [r3, #0]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800349c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	e050      	b.n	8003544 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80034a2:	893b      	ldrh	r3, [r7, #8]
 80034a4:	b2da      	uxtb	r2, r3
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80034ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034ae:	6a39      	ldr	r1, [r7, #32]
 80034b0:	68f8      	ldr	r0, [r7, #12]
 80034b2:	f000 f967 	bl	8003784 <I2C_WaitOnTXEFlagUntilTimeout>
 80034b6:	4603      	mov	r3, r0
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d00d      	beq.n	80034d8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034c0:	2b04      	cmp	r3, #4
 80034c2:	d107      	bne.n	80034d4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	681a      	ldr	r2, [r3, #0]
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034d2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80034d4:	2301      	movs	r3, #1
 80034d6:	e035      	b.n	8003544 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	681a      	ldr	r2, [r3, #0]
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80034e6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80034e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034ea:	9300      	str	r3, [sp, #0]
 80034ec:	6a3b      	ldr	r3, [r7, #32]
 80034ee:	2200      	movs	r2, #0
 80034f0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80034f4:	68f8      	ldr	r0, [r7, #12]
 80034f6:	f000 f82b 	bl	8003550 <I2C_WaitOnFlagUntilTimeout>
 80034fa:	4603      	mov	r3, r0
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d00d      	beq.n	800351c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800350a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800350e:	d103      	bne.n	8003518 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003516:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003518:	2303      	movs	r3, #3
 800351a:	e013      	b.n	8003544 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800351c:	897b      	ldrh	r3, [r7, #10]
 800351e:	b2db      	uxtb	r3, r3
 8003520:	f043 0301 	orr.w	r3, r3, #1
 8003524:	b2da      	uxtb	r2, r3
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800352c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800352e:	6a3a      	ldr	r2, [r7, #32]
 8003530:	4906      	ldr	r1, [pc, #24]	@ (800354c <I2C_RequestMemoryRead+0x1cc>)
 8003532:	68f8      	ldr	r0, [r7, #12]
 8003534:	f000 f886 	bl	8003644 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003538:	4603      	mov	r3, r0
 800353a:	2b00      	cmp	r3, #0
 800353c:	d001      	beq.n	8003542 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	e000      	b.n	8003544 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003542:	2300      	movs	r3, #0
}
 8003544:	4618      	mov	r0, r3
 8003546:	3718      	adds	r7, #24
 8003548:	46bd      	mov	sp, r7
 800354a:	bd80      	pop	{r7, pc}
 800354c:	00010002 	.word	0x00010002

08003550 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b084      	sub	sp, #16
 8003554:	af00      	add	r7, sp, #0
 8003556:	60f8      	str	r0, [r7, #12]
 8003558:	60b9      	str	r1, [r7, #8]
 800355a:	603b      	str	r3, [r7, #0]
 800355c:	4613      	mov	r3, r2
 800355e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003560:	e048      	b.n	80035f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003568:	d044      	beq.n	80035f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800356a:	f7fe fea5 	bl	80022b8 <HAL_GetTick>
 800356e:	4602      	mov	r2, r0
 8003570:	69bb      	ldr	r3, [r7, #24]
 8003572:	1ad3      	subs	r3, r2, r3
 8003574:	683a      	ldr	r2, [r7, #0]
 8003576:	429a      	cmp	r2, r3
 8003578:	d302      	bcc.n	8003580 <I2C_WaitOnFlagUntilTimeout+0x30>
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d139      	bne.n	80035f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	0c1b      	lsrs	r3, r3, #16
 8003584:	b2db      	uxtb	r3, r3
 8003586:	2b01      	cmp	r3, #1
 8003588:	d10d      	bne.n	80035a6 <I2C_WaitOnFlagUntilTimeout+0x56>
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	695b      	ldr	r3, [r3, #20]
 8003590:	43da      	mvns	r2, r3
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	4013      	ands	r3, r2
 8003596:	b29b      	uxth	r3, r3
 8003598:	2b00      	cmp	r3, #0
 800359a:	bf0c      	ite	eq
 800359c:	2301      	moveq	r3, #1
 800359e:	2300      	movne	r3, #0
 80035a0:	b2db      	uxtb	r3, r3
 80035a2:	461a      	mov	r2, r3
 80035a4:	e00c      	b.n	80035c0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	699b      	ldr	r3, [r3, #24]
 80035ac:	43da      	mvns	r2, r3
 80035ae:	68bb      	ldr	r3, [r7, #8]
 80035b0:	4013      	ands	r3, r2
 80035b2:	b29b      	uxth	r3, r3
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	bf0c      	ite	eq
 80035b8:	2301      	moveq	r3, #1
 80035ba:	2300      	movne	r3, #0
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	461a      	mov	r2, r3
 80035c0:	79fb      	ldrb	r3, [r7, #7]
 80035c2:	429a      	cmp	r2, r3
 80035c4:	d116      	bne.n	80035f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	2200      	movs	r2, #0
 80035ca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	2220      	movs	r2, #32
 80035d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2200      	movs	r2, #0
 80035d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035e0:	f043 0220 	orr.w	r2, r3, #32
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	2200      	movs	r2, #0
 80035ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80035f0:	2301      	movs	r3, #1
 80035f2:	e023      	b.n	800363c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	0c1b      	lsrs	r3, r3, #16
 80035f8:	b2db      	uxtb	r3, r3
 80035fa:	2b01      	cmp	r3, #1
 80035fc:	d10d      	bne.n	800361a <I2C_WaitOnFlagUntilTimeout+0xca>
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	695b      	ldr	r3, [r3, #20]
 8003604:	43da      	mvns	r2, r3
 8003606:	68bb      	ldr	r3, [r7, #8]
 8003608:	4013      	ands	r3, r2
 800360a:	b29b      	uxth	r3, r3
 800360c:	2b00      	cmp	r3, #0
 800360e:	bf0c      	ite	eq
 8003610:	2301      	moveq	r3, #1
 8003612:	2300      	movne	r3, #0
 8003614:	b2db      	uxtb	r3, r3
 8003616:	461a      	mov	r2, r3
 8003618:	e00c      	b.n	8003634 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	699b      	ldr	r3, [r3, #24]
 8003620:	43da      	mvns	r2, r3
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	4013      	ands	r3, r2
 8003626:	b29b      	uxth	r3, r3
 8003628:	2b00      	cmp	r3, #0
 800362a:	bf0c      	ite	eq
 800362c:	2301      	moveq	r3, #1
 800362e:	2300      	movne	r3, #0
 8003630:	b2db      	uxtb	r3, r3
 8003632:	461a      	mov	r2, r3
 8003634:	79fb      	ldrb	r3, [r7, #7]
 8003636:	429a      	cmp	r2, r3
 8003638:	d093      	beq.n	8003562 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800363a:	2300      	movs	r3, #0
}
 800363c:	4618      	mov	r0, r3
 800363e:	3710      	adds	r7, #16
 8003640:	46bd      	mov	sp, r7
 8003642:	bd80      	pop	{r7, pc}

08003644 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b084      	sub	sp, #16
 8003648:	af00      	add	r7, sp, #0
 800364a:	60f8      	str	r0, [r7, #12]
 800364c:	60b9      	str	r1, [r7, #8]
 800364e:	607a      	str	r2, [r7, #4]
 8003650:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003652:	e071      	b.n	8003738 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	695b      	ldr	r3, [r3, #20]
 800365a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800365e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003662:	d123      	bne.n	80036ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681a      	ldr	r2, [r3, #0]
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003672:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800367c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	2200      	movs	r2, #0
 8003682:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	2220      	movs	r2, #32
 8003688:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	2200      	movs	r2, #0
 8003690:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003698:	f043 0204 	orr.w	r2, r3, #4
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	2200      	movs	r2, #0
 80036a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80036a8:	2301      	movs	r3, #1
 80036aa:	e067      	b.n	800377c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036b2:	d041      	beq.n	8003738 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036b4:	f7fe fe00 	bl	80022b8 <HAL_GetTick>
 80036b8:	4602      	mov	r2, r0
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	1ad3      	subs	r3, r2, r3
 80036be:	687a      	ldr	r2, [r7, #4]
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d302      	bcc.n	80036ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d136      	bne.n	8003738 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	0c1b      	lsrs	r3, r3, #16
 80036ce:	b2db      	uxtb	r3, r3
 80036d0:	2b01      	cmp	r3, #1
 80036d2:	d10c      	bne.n	80036ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	695b      	ldr	r3, [r3, #20]
 80036da:	43da      	mvns	r2, r3
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	4013      	ands	r3, r2
 80036e0:	b29b      	uxth	r3, r3
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	bf14      	ite	ne
 80036e6:	2301      	movne	r3, #1
 80036e8:	2300      	moveq	r3, #0
 80036ea:	b2db      	uxtb	r3, r3
 80036ec:	e00b      	b.n	8003706 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	699b      	ldr	r3, [r3, #24]
 80036f4:	43da      	mvns	r2, r3
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	4013      	ands	r3, r2
 80036fa:	b29b      	uxth	r3, r3
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	bf14      	ite	ne
 8003700:	2301      	movne	r3, #1
 8003702:	2300      	moveq	r3, #0
 8003704:	b2db      	uxtb	r3, r3
 8003706:	2b00      	cmp	r3, #0
 8003708:	d016      	beq.n	8003738 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2200      	movs	r2, #0
 800370e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2220      	movs	r2, #32
 8003714:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2200      	movs	r2, #0
 800371c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003724:	f043 0220 	orr.w	r2, r3, #32
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2200      	movs	r2, #0
 8003730:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003734:	2301      	movs	r3, #1
 8003736:	e021      	b.n	800377c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	0c1b      	lsrs	r3, r3, #16
 800373c:	b2db      	uxtb	r3, r3
 800373e:	2b01      	cmp	r3, #1
 8003740:	d10c      	bne.n	800375c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	695b      	ldr	r3, [r3, #20]
 8003748:	43da      	mvns	r2, r3
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	4013      	ands	r3, r2
 800374e:	b29b      	uxth	r3, r3
 8003750:	2b00      	cmp	r3, #0
 8003752:	bf14      	ite	ne
 8003754:	2301      	movne	r3, #1
 8003756:	2300      	moveq	r3, #0
 8003758:	b2db      	uxtb	r3, r3
 800375a:	e00b      	b.n	8003774 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	699b      	ldr	r3, [r3, #24]
 8003762:	43da      	mvns	r2, r3
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	4013      	ands	r3, r2
 8003768:	b29b      	uxth	r3, r3
 800376a:	2b00      	cmp	r3, #0
 800376c:	bf14      	ite	ne
 800376e:	2301      	movne	r3, #1
 8003770:	2300      	moveq	r3, #0
 8003772:	b2db      	uxtb	r3, r3
 8003774:	2b00      	cmp	r3, #0
 8003776:	f47f af6d 	bne.w	8003654 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800377a:	2300      	movs	r3, #0
}
 800377c:	4618      	mov	r0, r3
 800377e:	3710      	adds	r7, #16
 8003780:	46bd      	mov	sp, r7
 8003782:	bd80      	pop	{r7, pc}

08003784 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b084      	sub	sp, #16
 8003788:	af00      	add	r7, sp, #0
 800378a:	60f8      	str	r0, [r7, #12]
 800378c:	60b9      	str	r1, [r7, #8]
 800378e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003790:	e034      	b.n	80037fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003792:	68f8      	ldr	r0, [r7, #12]
 8003794:	f000 f8e3 	bl	800395e <I2C_IsAcknowledgeFailed>
 8003798:	4603      	mov	r3, r0
 800379a:	2b00      	cmp	r3, #0
 800379c:	d001      	beq.n	80037a2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800379e:	2301      	movs	r3, #1
 80037a0:	e034      	b.n	800380c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037a2:	68bb      	ldr	r3, [r7, #8]
 80037a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037a8:	d028      	beq.n	80037fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037aa:	f7fe fd85 	bl	80022b8 <HAL_GetTick>
 80037ae:	4602      	mov	r2, r0
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	1ad3      	subs	r3, r2, r3
 80037b4:	68ba      	ldr	r2, [r7, #8]
 80037b6:	429a      	cmp	r2, r3
 80037b8:	d302      	bcc.n	80037c0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d11d      	bne.n	80037fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	695b      	ldr	r3, [r3, #20]
 80037c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037ca:	2b80      	cmp	r3, #128	@ 0x80
 80037cc:	d016      	beq.n	80037fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2200      	movs	r2, #0
 80037d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	2220      	movs	r2, #32
 80037d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	2200      	movs	r2, #0
 80037e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e8:	f043 0220 	orr.w	r2, r3, #32
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	2200      	movs	r2, #0
 80037f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80037f8:	2301      	movs	r3, #1
 80037fa:	e007      	b.n	800380c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	695b      	ldr	r3, [r3, #20]
 8003802:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003806:	2b80      	cmp	r3, #128	@ 0x80
 8003808:	d1c3      	bne.n	8003792 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800380a:	2300      	movs	r3, #0
}
 800380c:	4618      	mov	r0, r3
 800380e:	3710      	adds	r7, #16
 8003810:	46bd      	mov	sp, r7
 8003812:	bd80      	pop	{r7, pc}

08003814 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b084      	sub	sp, #16
 8003818:	af00      	add	r7, sp, #0
 800381a:	60f8      	str	r0, [r7, #12]
 800381c:	60b9      	str	r1, [r7, #8]
 800381e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003820:	e034      	b.n	800388c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003822:	68f8      	ldr	r0, [r7, #12]
 8003824:	f000 f89b 	bl	800395e <I2C_IsAcknowledgeFailed>
 8003828:	4603      	mov	r3, r0
 800382a:	2b00      	cmp	r3, #0
 800382c:	d001      	beq.n	8003832 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	e034      	b.n	800389c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003832:	68bb      	ldr	r3, [r7, #8]
 8003834:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003838:	d028      	beq.n	800388c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800383a:	f7fe fd3d 	bl	80022b8 <HAL_GetTick>
 800383e:	4602      	mov	r2, r0
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	1ad3      	subs	r3, r2, r3
 8003844:	68ba      	ldr	r2, [r7, #8]
 8003846:	429a      	cmp	r2, r3
 8003848:	d302      	bcc.n	8003850 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d11d      	bne.n	800388c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	695b      	ldr	r3, [r3, #20]
 8003856:	f003 0304 	and.w	r3, r3, #4
 800385a:	2b04      	cmp	r3, #4
 800385c:	d016      	beq.n	800388c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	2200      	movs	r2, #0
 8003862:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	2220      	movs	r2, #32
 8003868:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2200      	movs	r2, #0
 8003870:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003878:	f043 0220 	orr.w	r2, r3, #32
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	2200      	movs	r2, #0
 8003884:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003888:	2301      	movs	r3, #1
 800388a:	e007      	b.n	800389c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	695b      	ldr	r3, [r3, #20]
 8003892:	f003 0304 	and.w	r3, r3, #4
 8003896:	2b04      	cmp	r3, #4
 8003898:	d1c3      	bne.n	8003822 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800389a:	2300      	movs	r3, #0
}
 800389c:	4618      	mov	r0, r3
 800389e:	3710      	adds	r7, #16
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}

080038a4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b084      	sub	sp, #16
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	60f8      	str	r0, [r7, #12]
 80038ac:	60b9      	str	r1, [r7, #8]
 80038ae:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80038b0:	e049      	b.n	8003946 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	695b      	ldr	r3, [r3, #20]
 80038b8:	f003 0310 	and.w	r3, r3, #16
 80038bc:	2b10      	cmp	r3, #16
 80038be:	d119      	bne.n	80038f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f06f 0210 	mvn.w	r2, #16
 80038c8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2200      	movs	r2, #0
 80038ce:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2220      	movs	r2, #32
 80038d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	2200      	movs	r2, #0
 80038dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2200      	movs	r2, #0
 80038ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80038f0:	2301      	movs	r3, #1
 80038f2:	e030      	b.n	8003956 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038f4:	f7fe fce0 	bl	80022b8 <HAL_GetTick>
 80038f8:	4602      	mov	r2, r0
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	1ad3      	subs	r3, r2, r3
 80038fe:	68ba      	ldr	r2, [r7, #8]
 8003900:	429a      	cmp	r2, r3
 8003902:	d302      	bcc.n	800390a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d11d      	bne.n	8003946 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	695b      	ldr	r3, [r3, #20]
 8003910:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003914:	2b40      	cmp	r3, #64	@ 0x40
 8003916:	d016      	beq.n	8003946 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2200      	movs	r2, #0
 800391c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2220      	movs	r2, #32
 8003922:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2200      	movs	r2, #0
 800392a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003932:	f043 0220 	orr.w	r2, r3, #32
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	2200      	movs	r2, #0
 800393e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	e007      	b.n	8003956 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	695b      	ldr	r3, [r3, #20]
 800394c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003950:	2b40      	cmp	r3, #64	@ 0x40
 8003952:	d1ae      	bne.n	80038b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003954:	2300      	movs	r3, #0
}
 8003956:	4618      	mov	r0, r3
 8003958:	3710      	adds	r7, #16
 800395a:	46bd      	mov	sp, r7
 800395c:	bd80      	pop	{r7, pc}

0800395e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800395e:	b480      	push	{r7}
 8003960:	b083      	sub	sp, #12
 8003962:	af00      	add	r7, sp, #0
 8003964:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	695b      	ldr	r3, [r3, #20]
 800396c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003970:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003974:	d11b      	bne.n	80039ae <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800397e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2200      	movs	r2, #0
 8003984:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2220      	movs	r2, #32
 800398a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2200      	movs	r2, #0
 8003992:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800399a:	f043 0204 	orr.w	r2, r3, #4
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2200      	movs	r2, #0
 80039a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	e000      	b.n	80039b0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80039ae:	2300      	movs	r3, #0
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	370c      	adds	r7, #12
 80039b4:	46bd      	mov	sp, r7
 80039b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ba:	4770      	bx	lr

080039bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b084      	sub	sp, #16
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
 80039c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d101      	bne.n	80039d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80039cc:	2301      	movs	r3, #1
 80039ce:	e0cc      	b.n	8003b6a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80039d0:	4b68      	ldr	r3, [pc, #416]	@ (8003b74 <HAL_RCC_ClockConfig+0x1b8>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f003 030f 	and.w	r3, r3, #15
 80039d8:	683a      	ldr	r2, [r7, #0]
 80039da:	429a      	cmp	r2, r3
 80039dc:	d90c      	bls.n	80039f8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039de:	4b65      	ldr	r3, [pc, #404]	@ (8003b74 <HAL_RCC_ClockConfig+0x1b8>)
 80039e0:	683a      	ldr	r2, [r7, #0]
 80039e2:	b2d2      	uxtb	r2, r2
 80039e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039e6:	4b63      	ldr	r3, [pc, #396]	@ (8003b74 <HAL_RCC_ClockConfig+0x1b8>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f003 030f 	and.w	r3, r3, #15
 80039ee:	683a      	ldr	r2, [r7, #0]
 80039f0:	429a      	cmp	r2, r3
 80039f2:	d001      	beq.n	80039f8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
 80039f6:	e0b8      	b.n	8003b6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f003 0302 	and.w	r3, r3, #2
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d020      	beq.n	8003a46 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 0304 	and.w	r3, r3, #4
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d005      	beq.n	8003a1c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a10:	4b59      	ldr	r3, [pc, #356]	@ (8003b78 <HAL_RCC_ClockConfig+0x1bc>)
 8003a12:	689b      	ldr	r3, [r3, #8]
 8003a14:	4a58      	ldr	r2, [pc, #352]	@ (8003b78 <HAL_RCC_ClockConfig+0x1bc>)
 8003a16:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003a1a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f003 0308 	and.w	r3, r3, #8
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d005      	beq.n	8003a34 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a28:	4b53      	ldr	r3, [pc, #332]	@ (8003b78 <HAL_RCC_ClockConfig+0x1bc>)
 8003a2a:	689b      	ldr	r3, [r3, #8]
 8003a2c:	4a52      	ldr	r2, [pc, #328]	@ (8003b78 <HAL_RCC_ClockConfig+0x1bc>)
 8003a2e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003a32:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a34:	4b50      	ldr	r3, [pc, #320]	@ (8003b78 <HAL_RCC_ClockConfig+0x1bc>)
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	494d      	ldr	r1, [pc, #308]	@ (8003b78 <HAL_RCC_ClockConfig+0x1bc>)
 8003a42:	4313      	orrs	r3, r2
 8003a44:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f003 0301 	and.w	r3, r3, #1
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d044      	beq.n	8003adc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	2b01      	cmp	r3, #1
 8003a58:	d107      	bne.n	8003a6a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a5a:	4b47      	ldr	r3, [pc, #284]	@ (8003b78 <HAL_RCC_ClockConfig+0x1bc>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d119      	bne.n	8003a9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a66:	2301      	movs	r3, #1
 8003a68:	e07f      	b.n	8003b6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	2b02      	cmp	r3, #2
 8003a70:	d003      	beq.n	8003a7a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a76:	2b03      	cmp	r3, #3
 8003a78:	d107      	bne.n	8003a8a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a7a:	4b3f      	ldr	r3, [pc, #252]	@ (8003b78 <HAL_RCC_ClockConfig+0x1bc>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d109      	bne.n	8003a9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a86:	2301      	movs	r3, #1
 8003a88:	e06f      	b.n	8003b6a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a8a:	4b3b      	ldr	r3, [pc, #236]	@ (8003b78 <HAL_RCC_ClockConfig+0x1bc>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f003 0302 	and.w	r3, r3, #2
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d101      	bne.n	8003a9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a96:	2301      	movs	r3, #1
 8003a98:	e067      	b.n	8003b6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a9a:	4b37      	ldr	r3, [pc, #220]	@ (8003b78 <HAL_RCC_ClockConfig+0x1bc>)
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	f023 0203 	bic.w	r2, r3, #3
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	685b      	ldr	r3, [r3, #4]
 8003aa6:	4934      	ldr	r1, [pc, #208]	@ (8003b78 <HAL_RCC_ClockConfig+0x1bc>)
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003aac:	f7fe fc04 	bl	80022b8 <HAL_GetTick>
 8003ab0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ab2:	e00a      	b.n	8003aca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ab4:	f7fe fc00 	bl	80022b8 <HAL_GetTick>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d901      	bls.n	8003aca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003ac6:	2303      	movs	r3, #3
 8003ac8:	e04f      	b.n	8003b6a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003aca:	4b2b      	ldr	r3, [pc, #172]	@ (8003b78 <HAL_RCC_ClockConfig+0x1bc>)
 8003acc:	689b      	ldr	r3, [r3, #8]
 8003ace:	f003 020c 	and.w	r2, r3, #12
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	009b      	lsls	r3, r3, #2
 8003ad8:	429a      	cmp	r2, r3
 8003ada:	d1eb      	bne.n	8003ab4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003adc:	4b25      	ldr	r3, [pc, #148]	@ (8003b74 <HAL_RCC_ClockConfig+0x1b8>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f003 030f 	and.w	r3, r3, #15
 8003ae4:	683a      	ldr	r2, [r7, #0]
 8003ae6:	429a      	cmp	r2, r3
 8003ae8:	d20c      	bcs.n	8003b04 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003aea:	4b22      	ldr	r3, [pc, #136]	@ (8003b74 <HAL_RCC_ClockConfig+0x1b8>)
 8003aec:	683a      	ldr	r2, [r7, #0]
 8003aee:	b2d2      	uxtb	r2, r2
 8003af0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003af2:	4b20      	ldr	r3, [pc, #128]	@ (8003b74 <HAL_RCC_ClockConfig+0x1b8>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f003 030f 	and.w	r3, r3, #15
 8003afa:	683a      	ldr	r2, [r7, #0]
 8003afc:	429a      	cmp	r2, r3
 8003afe:	d001      	beq.n	8003b04 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003b00:	2301      	movs	r3, #1
 8003b02:	e032      	b.n	8003b6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f003 0304 	and.w	r3, r3, #4
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d008      	beq.n	8003b22 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b10:	4b19      	ldr	r3, [pc, #100]	@ (8003b78 <HAL_RCC_ClockConfig+0x1bc>)
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	68db      	ldr	r3, [r3, #12]
 8003b1c:	4916      	ldr	r1, [pc, #88]	@ (8003b78 <HAL_RCC_ClockConfig+0x1bc>)
 8003b1e:	4313      	orrs	r3, r2
 8003b20:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f003 0308 	and.w	r3, r3, #8
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d009      	beq.n	8003b42 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b2e:	4b12      	ldr	r3, [pc, #72]	@ (8003b78 <HAL_RCC_ClockConfig+0x1bc>)
 8003b30:	689b      	ldr	r3, [r3, #8]
 8003b32:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	691b      	ldr	r3, [r3, #16]
 8003b3a:	00db      	lsls	r3, r3, #3
 8003b3c:	490e      	ldr	r1, [pc, #56]	@ (8003b78 <HAL_RCC_ClockConfig+0x1bc>)
 8003b3e:	4313      	orrs	r3, r2
 8003b40:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003b42:	f000 f855 	bl	8003bf0 <HAL_RCC_GetSysClockFreq>
 8003b46:	4602      	mov	r2, r0
 8003b48:	4b0b      	ldr	r3, [pc, #44]	@ (8003b78 <HAL_RCC_ClockConfig+0x1bc>)
 8003b4a:	689b      	ldr	r3, [r3, #8]
 8003b4c:	091b      	lsrs	r3, r3, #4
 8003b4e:	f003 030f 	and.w	r3, r3, #15
 8003b52:	490a      	ldr	r1, [pc, #40]	@ (8003b7c <HAL_RCC_ClockConfig+0x1c0>)
 8003b54:	5ccb      	ldrb	r3, [r1, r3]
 8003b56:	fa22 f303 	lsr.w	r3, r2, r3
 8003b5a:	4a09      	ldr	r2, [pc, #36]	@ (8003b80 <HAL_RCC_ClockConfig+0x1c4>)
 8003b5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003b5e:	4b09      	ldr	r3, [pc, #36]	@ (8003b84 <HAL_RCC_ClockConfig+0x1c8>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4618      	mov	r0, r3
 8003b64:	f7fe fb64 	bl	8002230 <HAL_InitTick>

  return HAL_OK;
 8003b68:	2300      	movs	r3, #0
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	3710      	adds	r7, #16
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bd80      	pop	{r7, pc}
 8003b72:	bf00      	nop
 8003b74:	40023c00 	.word	0x40023c00
 8003b78:	40023800 	.word	0x40023800
 8003b7c:	08009720 	.word	0x08009720
 8003b80:	20000000 	.word	0x20000000
 8003b84:	20000004 	.word	0x20000004

08003b88 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b8c:	4b03      	ldr	r3, [pc, #12]	@ (8003b9c <HAL_RCC_GetHCLKFreq+0x14>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	46bd      	mov	sp, r7
 8003b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b98:	4770      	bx	lr
 8003b9a:	bf00      	nop
 8003b9c:	20000000 	.word	0x20000000

08003ba0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003ba4:	f7ff fff0 	bl	8003b88 <HAL_RCC_GetHCLKFreq>
 8003ba8:	4602      	mov	r2, r0
 8003baa:	4b05      	ldr	r3, [pc, #20]	@ (8003bc0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003bac:	689b      	ldr	r3, [r3, #8]
 8003bae:	0a9b      	lsrs	r3, r3, #10
 8003bb0:	f003 0307 	and.w	r3, r3, #7
 8003bb4:	4903      	ldr	r1, [pc, #12]	@ (8003bc4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003bb6:	5ccb      	ldrb	r3, [r1, r3]
 8003bb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	bd80      	pop	{r7, pc}
 8003bc0:	40023800 	.word	0x40023800
 8003bc4:	08009730 	.word	0x08009730

08003bc8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003bcc:	f7ff ffdc 	bl	8003b88 <HAL_RCC_GetHCLKFreq>
 8003bd0:	4602      	mov	r2, r0
 8003bd2:	4b05      	ldr	r3, [pc, #20]	@ (8003be8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003bd4:	689b      	ldr	r3, [r3, #8]
 8003bd6:	0b5b      	lsrs	r3, r3, #13
 8003bd8:	f003 0307 	and.w	r3, r3, #7
 8003bdc:	4903      	ldr	r1, [pc, #12]	@ (8003bec <HAL_RCC_GetPCLK2Freq+0x24>)
 8003bde:	5ccb      	ldrb	r3, [r1, r3]
 8003be0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	bd80      	pop	{r7, pc}
 8003be8:	40023800 	.word	0x40023800
 8003bec:	08009730 	.word	0x08009730

08003bf0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bf0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003bf4:	b0ae      	sub	sp, #184	@ 0xb8
 8003bf6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8003c04:	2300      	movs	r3, #0
 8003c06:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8003c10:	2300      	movs	r3, #0
 8003c12:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003c16:	4bcb      	ldr	r3, [pc, #812]	@ (8003f44 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	f003 030c 	and.w	r3, r3, #12
 8003c1e:	2b0c      	cmp	r3, #12
 8003c20:	f200 8206 	bhi.w	8004030 <HAL_RCC_GetSysClockFreq+0x440>
 8003c24:	a201      	add	r2, pc, #4	@ (adr r2, 8003c2c <HAL_RCC_GetSysClockFreq+0x3c>)
 8003c26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c2a:	bf00      	nop
 8003c2c:	08003c61 	.word	0x08003c61
 8003c30:	08004031 	.word	0x08004031
 8003c34:	08004031 	.word	0x08004031
 8003c38:	08004031 	.word	0x08004031
 8003c3c:	08003c69 	.word	0x08003c69
 8003c40:	08004031 	.word	0x08004031
 8003c44:	08004031 	.word	0x08004031
 8003c48:	08004031 	.word	0x08004031
 8003c4c:	08003c71 	.word	0x08003c71
 8003c50:	08004031 	.word	0x08004031
 8003c54:	08004031 	.word	0x08004031
 8003c58:	08004031 	.word	0x08004031
 8003c5c:	08003e61 	.word	0x08003e61
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003c60:	4bb9      	ldr	r3, [pc, #740]	@ (8003f48 <HAL_RCC_GetSysClockFreq+0x358>)
 8003c62:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003c66:	e1e7      	b.n	8004038 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003c68:	4bb8      	ldr	r3, [pc, #736]	@ (8003f4c <HAL_RCC_GetSysClockFreq+0x35c>)
 8003c6a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003c6e:	e1e3      	b.n	8004038 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c70:	4bb4      	ldr	r3, [pc, #720]	@ (8003f44 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003c78:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c7c:	4bb1      	ldr	r3, [pc, #708]	@ (8003f44 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d071      	beq.n	8003d6c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c88:	4bae      	ldr	r3, [pc, #696]	@ (8003f44 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	099b      	lsrs	r3, r3, #6
 8003c8e:	2200      	movs	r2, #0
 8003c90:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003c94:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003c98:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003c9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ca0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003caa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003cae:	4622      	mov	r2, r4
 8003cb0:	462b      	mov	r3, r5
 8003cb2:	f04f 0000 	mov.w	r0, #0
 8003cb6:	f04f 0100 	mov.w	r1, #0
 8003cba:	0159      	lsls	r1, r3, #5
 8003cbc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003cc0:	0150      	lsls	r0, r2, #5
 8003cc2:	4602      	mov	r2, r0
 8003cc4:	460b      	mov	r3, r1
 8003cc6:	4621      	mov	r1, r4
 8003cc8:	1a51      	subs	r1, r2, r1
 8003cca:	6439      	str	r1, [r7, #64]	@ 0x40
 8003ccc:	4629      	mov	r1, r5
 8003cce:	eb63 0301 	sbc.w	r3, r3, r1
 8003cd2:	647b      	str	r3, [r7, #68]	@ 0x44
 8003cd4:	f04f 0200 	mov.w	r2, #0
 8003cd8:	f04f 0300 	mov.w	r3, #0
 8003cdc:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003ce0:	4649      	mov	r1, r9
 8003ce2:	018b      	lsls	r3, r1, #6
 8003ce4:	4641      	mov	r1, r8
 8003ce6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003cea:	4641      	mov	r1, r8
 8003cec:	018a      	lsls	r2, r1, #6
 8003cee:	4641      	mov	r1, r8
 8003cf0:	1a51      	subs	r1, r2, r1
 8003cf2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003cf4:	4649      	mov	r1, r9
 8003cf6:	eb63 0301 	sbc.w	r3, r3, r1
 8003cfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003cfc:	f04f 0200 	mov.w	r2, #0
 8003d00:	f04f 0300 	mov.w	r3, #0
 8003d04:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8003d08:	4649      	mov	r1, r9
 8003d0a:	00cb      	lsls	r3, r1, #3
 8003d0c:	4641      	mov	r1, r8
 8003d0e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003d12:	4641      	mov	r1, r8
 8003d14:	00ca      	lsls	r2, r1, #3
 8003d16:	4610      	mov	r0, r2
 8003d18:	4619      	mov	r1, r3
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	4622      	mov	r2, r4
 8003d1e:	189b      	adds	r3, r3, r2
 8003d20:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d22:	462b      	mov	r3, r5
 8003d24:	460a      	mov	r2, r1
 8003d26:	eb42 0303 	adc.w	r3, r2, r3
 8003d2a:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d2c:	f04f 0200 	mov.w	r2, #0
 8003d30:	f04f 0300 	mov.w	r3, #0
 8003d34:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003d38:	4629      	mov	r1, r5
 8003d3a:	024b      	lsls	r3, r1, #9
 8003d3c:	4621      	mov	r1, r4
 8003d3e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003d42:	4621      	mov	r1, r4
 8003d44:	024a      	lsls	r2, r1, #9
 8003d46:	4610      	mov	r0, r2
 8003d48:	4619      	mov	r1, r3
 8003d4a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003d4e:	2200      	movs	r2, #0
 8003d50:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003d54:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003d58:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003d5c:	f7fc ff44 	bl	8000be8 <__aeabi_uldivmod>
 8003d60:	4602      	mov	r2, r0
 8003d62:	460b      	mov	r3, r1
 8003d64:	4613      	mov	r3, r2
 8003d66:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003d6a:	e067      	b.n	8003e3c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d6c:	4b75      	ldr	r3, [pc, #468]	@ (8003f44 <HAL_RCC_GetSysClockFreq+0x354>)
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	099b      	lsrs	r3, r3, #6
 8003d72:	2200      	movs	r2, #0
 8003d74:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003d78:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003d7c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003d80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d84:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003d86:	2300      	movs	r3, #0
 8003d88:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003d8a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8003d8e:	4622      	mov	r2, r4
 8003d90:	462b      	mov	r3, r5
 8003d92:	f04f 0000 	mov.w	r0, #0
 8003d96:	f04f 0100 	mov.w	r1, #0
 8003d9a:	0159      	lsls	r1, r3, #5
 8003d9c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003da0:	0150      	lsls	r0, r2, #5
 8003da2:	4602      	mov	r2, r0
 8003da4:	460b      	mov	r3, r1
 8003da6:	4621      	mov	r1, r4
 8003da8:	1a51      	subs	r1, r2, r1
 8003daa:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003dac:	4629      	mov	r1, r5
 8003dae:	eb63 0301 	sbc.w	r3, r3, r1
 8003db2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003db4:	f04f 0200 	mov.w	r2, #0
 8003db8:	f04f 0300 	mov.w	r3, #0
 8003dbc:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003dc0:	4649      	mov	r1, r9
 8003dc2:	018b      	lsls	r3, r1, #6
 8003dc4:	4641      	mov	r1, r8
 8003dc6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003dca:	4641      	mov	r1, r8
 8003dcc:	018a      	lsls	r2, r1, #6
 8003dce:	4641      	mov	r1, r8
 8003dd0:	ebb2 0a01 	subs.w	sl, r2, r1
 8003dd4:	4649      	mov	r1, r9
 8003dd6:	eb63 0b01 	sbc.w	fp, r3, r1
 8003dda:	f04f 0200 	mov.w	r2, #0
 8003dde:	f04f 0300 	mov.w	r3, #0
 8003de2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003de6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003dea:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003dee:	4692      	mov	sl, r2
 8003df0:	469b      	mov	fp, r3
 8003df2:	4623      	mov	r3, r4
 8003df4:	eb1a 0303 	adds.w	r3, sl, r3
 8003df8:	623b      	str	r3, [r7, #32]
 8003dfa:	462b      	mov	r3, r5
 8003dfc:	eb4b 0303 	adc.w	r3, fp, r3
 8003e00:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e02:	f04f 0200 	mov.w	r2, #0
 8003e06:	f04f 0300 	mov.w	r3, #0
 8003e0a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003e0e:	4629      	mov	r1, r5
 8003e10:	028b      	lsls	r3, r1, #10
 8003e12:	4621      	mov	r1, r4
 8003e14:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003e18:	4621      	mov	r1, r4
 8003e1a:	028a      	lsls	r2, r1, #10
 8003e1c:	4610      	mov	r0, r2
 8003e1e:	4619      	mov	r1, r3
 8003e20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003e24:	2200      	movs	r2, #0
 8003e26:	673b      	str	r3, [r7, #112]	@ 0x70
 8003e28:	677a      	str	r2, [r7, #116]	@ 0x74
 8003e2a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003e2e:	f7fc fedb 	bl	8000be8 <__aeabi_uldivmod>
 8003e32:	4602      	mov	r2, r0
 8003e34:	460b      	mov	r3, r1
 8003e36:	4613      	mov	r3, r2
 8003e38:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003e3c:	4b41      	ldr	r3, [pc, #260]	@ (8003f44 <HAL_RCC_GetSysClockFreq+0x354>)
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	0c1b      	lsrs	r3, r3, #16
 8003e42:	f003 0303 	and.w	r3, r3, #3
 8003e46:	3301      	adds	r3, #1
 8003e48:	005b      	lsls	r3, r3, #1
 8003e4a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8003e4e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003e52:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003e56:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e5a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003e5e:	e0eb      	b.n	8004038 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e60:	4b38      	ldr	r3, [pc, #224]	@ (8003f44 <HAL_RCC_GetSysClockFreq+0x354>)
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e68:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003e6c:	4b35      	ldr	r3, [pc, #212]	@ (8003f44 <HAL_RCC_GetSysClockFreq+0x354>)
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d06b      	beq.n	8003f50 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e78:	4b32      	ldr	r3, [pc, #200]	@ (8003f44 <HAL_RCC_GetSysClockFreq+0x354>)
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	099b      	lsrs	r3, r3, #6
 8003e7e:	2200      	movs	r2, #0
 8003e80:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003e82:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003e84:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003e86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e8a:	663b      	str	r3, [r7, #96]	@ 0x60
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	667b      	str	r3, [r7, #100]	@ 0x64
 8003e90:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003e94:	4622      	mov	r2, r4
 8003e96:	462b      	mov	r3, r5
 8003e98:	f04f 0000 	mov.w	r0, #0
 8003e9c:	f04f 0100 	mov.w	r1, #0
 8003ea0:	0159      	lsls	r1, r3, #5
 8003ea2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ea6:	0150      	lsls	r0, r2, #5
 8003ea8:	4602      	mov	r2, r0
 8003eaa:	460b      	mov	r3, r1
 8003eac:	4621      	mov	r1, r4
 8003eae:	1a51      	subs	r1, r2, r1
 8003eb0:	61b9      	str	r1, [r7, #24]
 8003eb2:	4629      	mov	r1, r5
 8003eb4:	eb63 0301 	sbc.w	r3, r3, r1
 8003eb8:	61fb      	str	r3, [r7, #28]
 8003eba:	f04f 0200 	mov.w	r2, #0
 8003ebe:	f04f 0300 	mov.w	r3, #0
 8003ec2:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003ec6:	4659      	mov	r1, fp
 8003ec8:	018b      	lsls	r3, r1, #6
 8003eca:	4651      	mov	r1, sl
 8003ecc:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003ed0:	4651      	mov	r1, sl
 8003ed2:	018a      	lsls	r2, r1, #6
 8003ed4:	4651      	mov	r1, sl
 8003ed6:	ebb2 0801 	subs.w	r8, r2, r1
 8003eda:	4659      	mov	r1, fp
 8003edc:	eb63 0901 	sbc.w	r9, r3, r1
 8003ee0:	f04f 0200 	mov.w	r2, #0
 8003ee4:	f04f 0300 	mov.w	r3, #0
 8003ee8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003eec:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003ef0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003ef4:	4690      	mov	r8, r2
 8003ef6:	4699      	mov	r9, r3
 8003ef8:	4623      	mov	r3, r4
 8003efa:	eb18 0303 	adds.w	r3, r8, r3
 8003efe:	613b      	str	r3, [r7, #16]
 8003f00:	462b      	mov	r3, r5
 8003f02:	eb49 0303 	adc.w	r3, r9, r3
 8003f06:	617b      	str	r3, [r7, #20]
 8003f08:	f04f 0200 	mov.w	r2, #0
 8003f0c:	f04f 0300 	mov.w	r3, #0
 8003f10:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003f14:	4629      	mov	r1, r5
 8003f16:	024b      	lsls	r3, r1, #9
 8003f18:	4621      	mov	r1, r4
 8003f1a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003f1e:	4621      	mov	r1, r4
 8003f20:	024a      	lsls	r2, r1, #9
 8003f22:	4610      	mov	r0, r2
 8003f24:	4619      	mov	r1, r3
 8003f26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003f2e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003f30:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003f34:	f7fc fe58 	bl	8000be8 <__aeabi_uldivmod>
 8003f38:	4602      	mov	r2, r0
 8003f3a:	460b      	mov	r3, r1
 8003f3c:	4613      	mov	r3, r2
 8003f3e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003f42:	e065      	b.n	8004010 <HAL_RCC_GetSysClockFreq+0x420>
 8003f44:	40023800 	.word	0x40023800
 8003f48:	00f42400 	.word	0x00f42400
 8003f4c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f50:	4b3d      	ldr	r3, [pc, #244]	@ (8004048 <HAL_RCC_GetSysClockFreq+0x458>)
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	099b      	lsrs	r3, r3, #6
 8003f56:	2200      	movs	r2, #0
 8003f58:	4618      	mov	r0, r3
 8003f5a:	4611      	mov	r1, r2
 8003f5c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003f60:	653b      	str	r3, [r7, #80]	@ 0x50
 8003f62:	2300      	movs	r3, #0
 8003f64:	657b      	str	r3, [r7, #84]	@ 0x54
 8003f66:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003f6a:	4642      	mov	r2, r8
 8003f6c:	464b      	mov	r3, r9
 8003f6e:	f04f 0000 	mov.w	r0, #0
 8003f72:	f04f 0100 	mov.w	r1, #0
 8003f76:	0159      	lsls	r1, r3, #5
 8003f78:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f7c:	0150      	lsls	r0, r2, #5
 8003f7e:	4602      	mov	r2, r0
 8003f80:	460b      	mov	r3, r1
 8003f82:	4641      	mov	r1, r8
 8003f84:	1a51      	subs	r1, r2, r1
 8003f86:	60b9      	str	r1, [r7, #8]
 8003f88:	4649      	mov	r1, r9
 8003f8a:	eb63 0301 	sbc.w	r3, r3, r1
 8003f8e:	60fb      	str	r3, [r7, #12]
 8003f90:	f04f 0200 	mov.w	r2, #0
 8003f94:	f04f 0300 	mov.w	r3, #0
 8003f98:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003f9c:	4659      	mov	r1, fp
 8003f9e:	018b      	lsls	r3, r1, #6
 8003fa0:	4651      	mov	r1, sl
 8003fa2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003fa6:	4651      	mov	r1, sl
 8003fa8:	018a      	lsls	r2, r1, #6
 8003faa:	4651      	mov	r1, sl
 8003fac:	1a54      	subs	r4, r2, r1
 8003fae:	4659      	mov	r1, fp
 8003fb0:	eb63 0501 	sbc.w	r5, r3, r1
 8003fb4:	f04f 0200 	mov.w	r2, #0
 8003fb8:	f04f 0300 	mov.w	r3, #0
 8003fbc:	00eb      	lsls	r3, r5, #3
 8003fbe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003fc2:	00e2      	lsls	r2, r4, #3
 8003fc4:	4614      	mov	r4, r2
 8003fc6:	461d      	mov	r5, r3
 8003fc8:	4643      	mov	r3, r8
 8003fca:	18e3      	adds	r3, r4, r3
 8003fcc:	603b      	str	r3, [r7, #0]
 8003fce:	464b      	mov	r3, r9
 8003fd0:	eb45 0303 	adc.w	r3, r5, r3
 8003fd4:	607b      	str	r3, [r7, #4]
 8003fd6:	f04f 0200 	mov.w	r2, #0
 8003fda:	f04f 0300 	mov.w	r3, #0
 8003fde:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003fe2:	4629      	mov	r1, r5
 8003fe4:	028b      	lsls	r3, r1, #10
 8003fe6:	4621      	mov	r1, r4
 8003fe8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003fec:	4621      	mov	r1, r4
 8003fee:	028a      	lsls	r2, r1, #10
 8003ff0:	4610      	mov	r0, r2
 8003ff2:	4619      	mov	r1, r3
 8003ff4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003ffc:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003ffe:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004002:	f7fc fdf1 	bl	8000be8 <__aeabi_uldivmod>
 8004006:	4602      	mov	r2, r0
 8004008:	460b      	mov	r3, r1
 800400a:	4613      	mov	r3, r2
 800400c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004010:	4b0d      	ldr	r3, [pc, #52]	@ (8004048 <HAL_RCC_GetSysClockFreq+0x458>)
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	0f1b      	lsrs	r3, r3, #28
 8004016:	f003 0307 	and.w	r3, r3, #7
 800401a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800401e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004022:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004026:	fbb2 f3f3 	udiv	r3, r2, r3
 800402a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800402e:	e003      	b.n	8004038 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004030:	4b06      	ldr	r3, [pc, #24]	@ (800404c <HAL_RCC_GetSysClockFreq+0x45c>)
 8004032:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004036:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004038:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 800403c:	4618      	mov	r0, r3
 800403e:	37b8      	adds	r7, #184	@ 0xb8
 8004040:	46bd      	mov	sp, r7
 8004042:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004046:	bf00      	nop
 8004048:	40023800 	.word	0x40023800
 800404c:	00f42400 	.word	0x00f42400

08004050 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b086      	sub	sp, #24
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d101      	bne.n	8004062 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800405e:	2301      	movs	r3, #1
 8004060:	e28d      	b.n	800457e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f003 0301 	and.w	r3, r3, #1
 800406a:	2b00      	cmp	r3, #0
 800406c:	f000 8083 	beq.w	8004176 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004070:	4b94      	ldr	r3, [pc, #592]	@ (80042c4 <HAL_RCC_OscConfig+0x274>)
 8004072:	689b      	ldr	r3, [r3, #8]
 8004074:	f003 030c 	and.w	r3, r3, #12
 8004078:	2b04      	cmp	r3, #4
 800407a:	d019      	beq.n	80040b0 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800407c:	4b91      	ldr	r3, [pc, #580]	@ (80042c4 <HAL_RCC_OscConfig+0x274>)
 800407e:	689b      	ldr	r3, [r3, #8]
 8004080:	f003 030c 	and.w	r3, r3, #12
        || \
 8004084:	2b08      	cmp	r3, #8
 8004086:	d106      	bne.n	8004096 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004088:	4b8e      	ldr	r3, [pc, #568]	@ (80042c4 <HAL_RCC_OscConfig+0x274>)
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004090:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004094:	d00c      	beq.n	80040b0 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004096:	4b8b      	ldr	r3, [pc, #556]	@ (80042c4 <HAL_RCC_OscConfig+0x274>)
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800409e:	2b0c      	cmp	r3, #12
 80040a0:	d112      	bne.n	80040c8 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80040a2:	4b88      	ldr	r3, [pc, #544]	@ (80042c4 <HAL_RCC_OscConfig+0x274>)
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040aa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80040ae:	d10b      	bne.n	80040c8 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040b0:	4b84      	ldr	r3, [pc, #528]	@ (80042c4 <HAL_RCC_OscConfig+0x274>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d05b      	beq.n	8004174 <HAL_RCC_OscConfig+0x124>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d157      	bne.n	8004174 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80040c4:	2301      	movs	r3, #1
 80040c6:	e25a      	b.n	800457e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040d0:	d106      	bne.n	80040e0 <HAL_RCC_OscConfig+0x90>
 80040d2:	4b7c      	ldr	r3, [pc, #496]	@ (80042c4 <HAL_RCC_OscConfig+0x274>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4a7b      	ldr	r2, [pc, #492]	@ (80042c4 <HAL_RCC_OscConfig+0x274>)
 80040d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040dc:	6013      	str	r3, [r2, #0]
 80040de:	e01d      	b.n	800411c <HAL_RCC_OscConfig+0xcc>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80040e8:	d10c      	bne.n	8004104 <HAL_RCC_OscConfig+0xb4>
 80040ea:	4b76      	ldr	r3, [pc, #472]	@ (80042c4 <HAL_RCC_OscConfig+0x274>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a75      	ldr	r2, [pc, #468]	@ (80042c4 <HAL_RCC_OscConfig+0x274>)
 80040f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80040f4:	6013      	str	r3, [r2, #0]
 80040f6:	4b73      	ldr	r3, [pc, #460]	@ (80042c4 <HAL_RCC_OscConfig+0x274>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a72      	ldr	r2, [pc, #456]	@ (80042c4 <HAL_RCC_OscConfig+0x274>)
 80040fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004100:	6013      	str	r3, [r2, #0]
 8004102:	e00b      	b.n	800411c <HAL_RCC_OscConfig+0xcc>
 8004104:	4b6f      	ldr	r3, [pc, #444]	@ (80042c4 <HAL_RCC_OscConfig+0x274>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4a6e      	ldr	r2, [pc, #440]	@ (80042c4 <HAL_RCC_OscConfig+0x274>)
 800410a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800410e:	6013      	str	r3, [r2, #0]
 8004110:	4b6c      	ldr	r3, [pc, #432]	@ (80042c4 <HAL_RCC_OscConfig+0x274>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a6b      	ldr	r2, [pc, #428]	@ (80042c4 <HAL_RCC_OscConfig+0x274>)
 8004116:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800411a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d013      	beq.n	800414c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004124:	f7fe f8c8 	bl	80022b8 <HAL_GetTick>
 8004128:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800412a:	e008      	b.n	800413e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800412c:	f7fe f8c4 	bl	80022b8 <HAL_GetTick>
 8004130:	4602      	mov	r2, r0
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	1ad3      	subs	r3, r2, r3
 8004136:	2b64      	cmp	r3, #100	@ 0x64
 8004138:	d901      	bls.n	800413e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800413a:	2303      	movs	r3, #3
 800413c:	e21f      	b.n	800457e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800413e:	4b61      	ldr	r3, [pc, #388]	@ (80042c4 <HAL_RCC_OscConfig+0x274>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004146:	2b00      	cmp	r3, #0
 8004148:	d0f0      	beq.n	800412c <HAL_RCC_OscConfig+0xdc>
 800414a:	e014      	b.n	8004176 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800414c:	f7fe f8b4 	bl	80022b8 <HAL_GetTick>
 8004150:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004152:	e008      	b.n	8004166 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004154:	f7fe f8b0 	bl	80022b8 <HAL_GetTick>
 8004158:	4602      	mov	r2, r0
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	1ad3      	subs	r3, r2, r3
 800415e:	2b64      	cmp	r3, #100	@ 0x64
 8004160:	d901      	bls.n	8004166 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004162:	2303      	movs	r3, #3
 8004164:	e20b      	b.n	800457e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004166:	4b57      	ldr	r3, [pc, #348]	@ (80042c4 <HAL_RCC_OscConfig+0x274>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800416e:	2b00      	cmp	r3, #0
 8004170:	d1f0      	bne.n	8004154 <HAL_RCC_OscConfig+0x104>
 8004172:	e000      	b.n	8004176 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004174:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f003 0302 	and.w	r3, r3, #2
 800417e:	2b00      	cmp	r3, #0
 8004180:	d06f      	beq.n	8004262 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004182:	4b50      	ldr	r3, [pc, #320]	@ (80042c4 <HAL_RCC_OscConfig+0x274>)
 8004184:	689b      	ldr	r3, [r3, #8]
 8004186:	f003 030c 	and.w	r3, r3, #12
 800418a:	2b00      	cmp	r3, #0
 800418c:	d017      	beq.n	80041be <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800418e:	4b4d      	ldr	r3, [pc, #308]	@ (80042c4 <HAL_RCC_OscConfig+0x274>)
 8004190:	689b      	ldr	r3, [r3, #8]
 8004192:	f003 030c 	and.w	r3, r3, #12
        || \
 8004196:	2b08      	cmp	r3, #8
 8004198:	d105      	bne.n	80041a6 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800419a:	4b4a      	ldr	r3, [pc, #296]	@ (80042c4 <HAL_RCC_OscConfig+0x274>)
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d00b      	beq.n	80041be <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80041a6:	4b47      	ldr	r3, [pc, #284]	@ (80042c4 <HAL_RCC_OscConfig+0x274>)
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80041ae:	2b0c      	cmp	r3, #12
 80041b0:	d11c      	bne.n	80041ec <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80041b2:	4b44      	ldr	r3, [pc, #272]	@ (80042c4 <HAL_RCC_OscConfig+0x274>)
 80041b4:	685b      	ldr	r3, [r3, #4]
 80041b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d116      	bne.n	80041ec <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041be:	4b41      	ldr	r3, [pc, #260]	@ (80042c4 <HAL_RCC_OscConfig+0x274>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f003 0302 	and.w	r3, r3, #2
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d005      	beq.n	80041d6 <HAL_RCC_OscConfig+0x186>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	68db      	ldr	r3, [r3, #12]
 80041ce:	2b01      	cmp	r3, #1
 80041d0:	d001      	beq.n	80041d6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80041d2:	2301      	movs	r3, #1
 80041d4:	e1d3      	b.n	800457e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041d6:	4b3b      	ldr	r3, [pc, #236]	@ (80042c4 <HAL_RCC_OscConfig+0x274>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	691b      	ldr	r3, [r3, #16]
 80041e2:	00db      	lsls	r3, r3, #3
 80041e4:	4937      	ldr	r1, [pc, #220]	@ (80042c4 <HAL_RCC_OscConfig+0x274>)
 80041e6:	4313      	orrs	r3, r2
 80041e8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041ea:	e03a      	b.n	8004262 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	68db      	ldr	r3, [r3, #12]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d020      	beq.n	8004236 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80041f4:	4b34      	ldr	r3, [pc, #208]	@ (80042c8 <HAL_RCC_OscConfig+0x278>)
 80041f6:	2201      	movs	r2, #1
 80041f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041fa:	f7fe f85d 	bl	80022b8 <HAL_GetTick>
 80041fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004200:	e008      	b.n	8004214 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004202:	f7fe f859 	bl	80022b8 <HAL_GetTick>
 8004206:	4602      	mov	r2, r0
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	1ad3      	subs	r3, r2, r3
 800420c:	2b02      	cmp	r3, #2
 800420e:	d901      	bls.n	8004214 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004210:	2303      	movs	r3, #3
 8004212:	e1b4      	b.n	800457e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004214:	4b2b      	ldr	r3, [pc, #172]	@ (80042c4 <HAL_RCC_OscConfig+0x274>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f003 0302 	and.w	r3, r3, #2
 800421c:	2b00      	cmp	r3, #0
 800421e:	d0f0      	beq.n	8004202 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004220:	4b28      	ldr	r3, [pc, #160]	@ (80042c4 <HAL_RCC_OscConfig+0x274>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	691b      	ldr	r3, [r3, #16]
 800422c:	00db      	lsls	r3, r3, #3
 800422e:	4925      	ldr	r1, [pc, #148]	@ (80042c4 <HAL_RCC_OscConfig+0x274>)
 8004230:	4313      	orrs	r3, r2
 8004232:	600b      	str	r3, [r1, #0]
 8004234:	e015      	b.n	8004262 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004236:	4b24      	ldr	r3, [pc, #144]	@ (80042c8 <HAL_RCC_OscConfig+0x278>)
 8004238:	2200      	movs	r2, #0
 800423a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800423c:	f7fe f83c 	bl	80022b8 <HAL_GetTick>
 8004240:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004242:	e008      	b.n	8004256 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004244:	f7fe f838 	bl	80022b8 <HAL_GetTick>
 8004248:	4602      	mov	r2, r0
 800424a:	693b      	ldr	r3, [r7, #16]
 800424c:	1ad3      	subs	r3, r2, r3
 800424e:	2b02      	cmp	r3, #2
 8004250:	d901      	bls.n	8004256 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004252:	2303      	movs	r3, #3
 8004254:	e193      	b.n	800457e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004256:	4b1b      	ldr	r3, [pc, #108]	@ (80042c4 <HAL_RCC_OscConfig+0x274>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f003 0302 	and.w	r3, r3, #2
 800425e:	2b00      	cmp	r3, #0
 8004260:	d1f0      	bne.n	8004244 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f003 0308 	and.w	r3, r3, #8
 800426a:	2b00      	cmp	r3, #0
 800426c:	d036      	beq.n	80042dc <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	695b      	ldr	r3, [r3, #20]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d016      	beq.n	80042a4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004276:	4b15      	ldr	r3, [pc, #84]	@ (80042cc <HAL_RCC_OscConfig+0x27c>)
 8004278:	2201      	movs	r2, #1
 800427a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800427c:	f7fe f81c 	bl	80022b8 <HAL_GetTick>
 8004280:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004282:	e008      	b.n	8004296 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004284:	f7fe f818 	bl	80022b8 <HAL_GetTick>
 8004288:	4602      	mov	r2, r0
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	1ad3      	subs	r3, r2, r3
 800428e:	2b02      	cmp	r3, #2
 8004290:	d901      	bls.n	8004296 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004292:	2303      	movs	r3, #3
 8004294:	e173      	b.n	800457e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004296:	4b0b      	ldr	r3, [pc, #44]	@ (80042c4 <HAL_RCC_OscConfig+0x274>)
 8004298:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800429a:	f003 0302 	and.w	r3, r3, #2
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d0f0      	beq.n	8004284 <HAL_RCC_OscConfig+0x234>
 80042a2:	e01b      	b.n	80042dc <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80042a4:	4b09      	ldr	r3, [pc, #36]	@ (80042cc <HAL_RCC_OscConfig+0x27c>)
 80042a6:	2200      	movs	r2, #0
 80042a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042aa:	f7fe f805 	bl	80022b8 <HAL_GetTick>
 80042ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042b0:	e00e      	b.n	80042d0 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042b2:	f7fe f801 	bl	80022b8 <HAL_GetTick>
 80042b6:	4602      	mov	r2, r0
 80042b8:	693b      	ldr	r3, [r7, #16]
 80042ba:	1ad3      	subs	r3, r2, r3
 80042bc:	2b02      	cmp	r3, #2
 80042be:	d907      	bls.n	80042d0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80042c0:	2303      	movs	r3, #3
 80042c2:	e15c      	b.n	800457e <HAL_RCC_OscConfig+0x52e>
 80042c4:	40023800 	.word	0x40023800
 80042c8:	42470000 	.word	0x42470000
 80042cc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042d0:	4b8a      	ldr	r3, [pc, #552]	@ (80044fc <HAL_RCC_OscConfig+0x4ac>)
 80042d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042d4:	f003 0302 	and.w	r3, r3, #2
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d1ea      	bne.n	80042b2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f003 0304 	and.w	r3, r3, #4
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	f000 8097 	beq.w	8004418 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042ea:	2300      	movs	r3, #0
 80042ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042ee:	4b83      	ldr	r3, [pc, #524]	@ (80044fc <HAL_RCC_OscConfig+0x4ac>)
 80042f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d10f      	bne.n	800431a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042fa:	2300      	movs	r3, #0
 80042fc:	60bb      	str	r3, [r7, #8]
 80042fe:	4b7f      	ldr	r3, [pc, #508]	@ (80044fc <HAL_RCC_OscConfig+0x4ac>)
 8004300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004302:	4a7e      	ldr	r2, [pc, #504]	@ (80044fc <HAL_RCC_OscConfig+0x4ac>)
 8004304:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004308:	6413      	str	r3, [r2, #64]	@ 0x40
 800430a:	4b7c      	ldr	r3, [pc, #496]	@ (80044fc <HAL_RCC_OscConfig+0x4ac>)
 800430c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800430e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004312:	60bb      	str	r3, [r7, #8]
 8004314:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004316:	2301      	movs	r3, #1
 8004318:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800431a:	4b79      	ldr	r3, [pc, #484]	@ (8004500 <HAL_RCC_OscConfig+0x4b0>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004322:	2b00      	cmp	r3, #0
 8004324:	d118      	bne.n	8004358 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004326:	4b76      	ldr	r3, [pc, #472]	@ (8004500 <HAL_RCC_OscConfig+0x4b0>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4a75      	ldr	r2, [pc, #468]	@ (8004500 <HAL_RCC_OscConfig+0x4b0>)
 800432c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004330:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004332:	f7fd ffc1 	bl	80022b8 <HAL_GetTick>
 8004336:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004338:	e008      	b.n	800434c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800433a:	f7fd ffbd 	bl	80022b8 <HAL_GetTick>
 800433e:	4602      	mov	r2, r0
 8004340:	693b      	ldr	r3, [r7, #16]
 8004342:	1ad3      	subs	r3, r2, r3
 8004344:	2b02      	cmp	r3, #2
 8004346:	d901      	bls.n	800434c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004348:	2303      	movs	r3, #3
 800434a:	e118      	b.n	800457e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800434c:	4b6c      	ldr	r3, [pc, #432]	@ (8004500 <HAL_RCC_OscConfig+0x4b0>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004354:	2b00      	cmp	r3, #0
 8004356:	d0f0      	beq.n	800433a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	2b01      	cmp	r3, #1
 800435e:	d106      	bne.n	800436e <HAL_RCC_OscConfig+0x31e>
 8004360:	4b66      	ldr	r3, [pc, #408]	@ (80044fc <HAL_RCC_OscConfig+0x4ac>)
 8004362:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004364:	4a65      	ldr	r2, [pc, #404]	@ (80044fc <HAL_RCC_OscConfig+0x4ac>)
 8004366:	f043 0301 	orr.w	r3, r3, #1
 800436a:	6713      	str	r3, [r2, #112]	@ 0x70
 800436c:	e01c      	b.n	80043a8 <HAL_RCC_OscConfig+0x358>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	689b      	ldr	r3, [r3, #8]
 8004372:	2b05      	cmp	r3, #5
 8004374:	d10c      	bne.n	8004390 <HAL_RCC_OscConfig+0x340>
 8004376:	4b61      	ldr	r3, [pc, #388]	@ (80044fc <HAL_RCC_OscConfig+0x4ac>)
 8004378:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800437a:	4a60      	ldr	r2, [pc, #384]	@ (80044fc <HAL_RCC_OscConfig+0x4ac>)
 800437c:	f043 0304 	orr.w	r3, r3, #4
 8004380:	6713      	str	r3, [r2, #112]	@ 0x70
 8004382:	4b5e      	ldr	r3, [pc, #376]	@ (80044fc <HAL_RCC_OscConfig+0x4ac>)
 8004384:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004386:	4a5d      	ldr	r2, [pc, #372]	@ (80044fc <HAL_RCC_OscConfig+0x4ac>)
 8004388:	f043 0301 	orr.w	r3, r3, #1
 800438c:	6713      	str	r3, [r2, #112]	@ 0x70
 800438e:	e00b      	b.n	80043a8 <HAL_RCC_OscConfig+0x358>
 8004390:	4b5a      	ldr	r3, [pc, #360]	@ (80044fc <HAL_RCC_OscConfig+0x4ac>)
 8004392:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004394:	4a59      	ldr	r2, [pc, #356]	@ (80044fc <HAL_RCC_OscConfig+0x4ac>)
 8004396:	f023 0301 	bic.w	r3, r3, #1
 800439a:	6713      	str	r3, [r2, #112]	@ 0x70
 800439c:	4b57      	ldr	r3, [pc, #348]	@ (80044fc <HAL_RCC_OscConfig+0x4ac>)
 800439e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043a0:	4a56      	ldr	r2, [pc, #344]	@ (80044fc <HAL_RCC_OscConfig+0x4ac>)
 80043a2:	f023 0304 	bic.w	r3, r3, #4
 80043a6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d015      	beq.n	80043dc <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043b0:	f7fd ff82 	bl	80022b8 <HAL_GetTick>
 80043b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043b6:	e00a      	b.n	80043ce <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043b8:	f7fd ff7e 	bl	80022b8 <HAL_GetTick>
 80043bc:	4602      	mov	r2, r0
 80043be:	693b      	ldr	r3, [r7, #16]
 80043c0:	1ad3      	subs	r3, r2, r3
 80043c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d901      	bls.n	80043ce <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80043ca:	2303      	movs	r3, #3
 80043cc:	e0d7      	b.n	800457e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043ce:	4b4b      	ldr	r3, [pc, #300]	@ (80044fc <HAL_RCC_OscConfig+0x4ac>)
 80043d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043d2:	f003 0302 	and.w	r3, r3, #2
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d0ee      	beq.n	80043b8 <HAL_RCC_OscConfig+0x368>
 80043da:	e014      	b.n	8004406 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043dc:	f7fd ff6c 	bl	80022b8 <HAL_GetTick>
 80043e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043e2:	e00a      	b.n	80043fa <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043e4:	f7fd ff68 	bl	80022b8 <HAL_GetTick>
 80043e8:	4602      	mov	r2, r0
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	1ad3      	subs	r3, r2, r3
 80043ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d901      	bls.n	80043fa <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80043f6:	2303      	movs	r3, #3
 80043f8:	e0c1      	b.n	800457e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043fa:	4b40      	ldr	r3, [pc, #256]	@ (80044fc <HAL_RCC_OscConfig+0x4ac>)
 80043fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043fe:	f003 0302 	and.w	r3, r3, #2
 8004402:	2b00      	cmp	r3, #0
 8004404:	d1ee      	bne.n	80043e4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004406:	7dfb      	ldrb	r3, [r7, #23]
 8004408:	2b01      	cmp	r3, #1
 800440a:	d105      	bne.n	8004418 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800440c:	4b3b      	ldr	r3, [pc, #236]	@ (80044fc <HAL_RCC_OscConfig+0x4ac>)
 800440e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004410:	4a3a      	ldr	r2, [pc, #232]	@ (80044fc <HAL_RCC_OscConfig+0x4ac>)
 8004412:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004416:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	699b      	ldr	r3, [r3, #24]
 800441c:	2b00      	cmp	r3, #0
 800441e:	f000 80ad 	beq.w	800457c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004422:	4b36      	ldr	r3, [pc, #216]	@ (80044fc <HAL_RCC_OscConfig+0x4ac>)
 8004424:	689b      	ldr	r3, [r3, #8]
 8004426:	f003 030c 	and.w	r3, r3, #12
 800442a:	2b08      	cmp	r3, #8
 800442c:	d060      	beq.n	80044f0 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	699b      	ldr	r3, [r3, #24]
 8004432:	2b02      	cmp	r3, #2
 8004434:	d145      	bne.n	80044c2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004436:	4b33      	ldr	r3, [pc, #204]	@ (8004504 <HAL_RCC_OscConfig+0x4b4>)
 8004438:	2200      	movs	r2, #0
 800443a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800443c:	f7fd ff3c 	bl	80022b8 <HAL_GetTick>
 8004440:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004442:	e008      	b.n	8004456 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004444:	f7fd ff38 	bl	80022b8 <HAL_GetTick>
 8004448:	4602      	mov	r2, r0
 800444a:	693b      	ldr	r3, [r7, #16]
 800444c:	1ad3      	subs	r3, r2, r3
 800444e:	2b02      	cmp	r3, #2
 8004450:	d901      	bls.n	8004456 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004452:	2303      	movs	r3, #3
 8004454:	e093      	b.n	800457e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004456:	4b29      	ldr	r3, [pc, #164]	@ (80044fc <HAL_RCC_OscConfig+0x4ac>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800445e:	2b00      	cmp	r3, #0
 8004460:	d1f0      	bne.n	8004444 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	69da      	ldr	r2, [r3, #28]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6a1b      	ldr	r3, [r3, #32]
 800446a:	431a      	orrs	r2, r3
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004470:	019b      	lsls	r3, r3, #6
 8004472:	431a      	orrs	r2, r3
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004478:	085b      	lsrs	r3, r3, #1
 800447a:	3b01      	subs	r3, #1
 800447c:	041b      	lsls	r3, r3, #16
 800447e:	431a      	orrs	r2, r3
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004484:	061b      	lsls	r3, r3, #24
 8004486:	431a      	orrs	r2, r3
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800448c:	071b      	lsls	r3, r3, #28
 800448e:	491b      	ldr	r1, [pc, #108]	@ (80044fc <HAL_RCC_OscConfig+0x4ac>)
 8004490:	4313      	orrs	r3, r2
 8004492:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004494:	4b1b      	ldr	r3, [pc, #108]	@ (8004504 <HAL_RCC_OscConfig+0x4b4>)
 8004496:	2201      	movs	r2, #1
 8004498:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800449a:	f7fd ff0d 	bl	80022b8 <HAL_GetTick>
 800449e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044a0:	e008      	b.n	80044b4 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044a2:	f7fd ff09 	bl	80022b8 <HAL_GetTick>
 80044a6:	4602      	mov	r2, r0
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	1ad3      	subs	r3, r2, r3
 80044ac:	2b02      	cmp	r3, #2
 80044ae:	d901      	bls.n	80044b4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80044b0:	2303      	movs	r3, #3
 80044b2:	e064      	b.n	800457e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044b4:	4b11      	ldr	r3, [pc, #68]	@ (80044fc <HAL_RCC_OscConfig+0x4ac>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d0f0      	beq.n	80044a2 <HAL_RCC_OscConfig+0x452>
 80044c0:	e05c      	b.n	800457c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044c2:	4b10      	ldr	r3, [pc, #64]	@ (8004504 <HAL_RCC_OscConfig+0x4b4>)
 80044c4:	2200      	movs	r2, #0
 80044c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044c8:	f7fd fef6 	bl	80022b8 <HAL_GetTick>
 80044cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044ce:	e008      	b.n	80044e2 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044d0:	f7fd fef2 	bl	80022b8 <HAL_GetTick>
 80044d4:	4602      	mov	r2, r0
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	1ad3      	subs	r3, r2, r3
 80044da:	2b02      	cmp	r3, #2
 80044dc:	d901      	bls.n	80044e2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80044de:	2303      	movs	r3, #3
 80044e0:	e04d      	b.n	800457e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044e2:	4b06      	ldr	r3, [pc, #24]	@ (80044fc <HAL_RCC_OscConfig+0x4ac>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d1f0      	bne.n	80044d0 <HAL_RCC_OscConfig+0x480>
 80044ee:	e045      	b.n	800457c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	699b      	ldr	r3, [r3, #24]
 80044f4:	2b01      	cmp	r3, #1
 80044f6:	d107      	bne.n	8004508 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80044f8:	2301      	movs	r3, #1
 80044fa:	e040      	b.n	800457e <HAL_RCC_OscConfig+0x52e>
 80044fc:	40023800 	.word	0x40023800
 8004500:	40007000 	.word	0x40007000
 8004504:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004508:	4b1f      	ldr	r3, [pc, #124]	@ (8004588 <HAL_RCC_OscConfig+0x538>)
 800450a:	685b      	ldr	r3, [r3, #4]
 800450c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	699b      	ldr	r3, [r3, #24]
 8004512:	2b01      	cmp	r3, #1
 8004514:	d030      	beq.n	8004578 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004520:	429a      	cmp	r2, r3
 8004522:	d129      	bne.n	8004578 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800452e:	429a      	cmp	r2, r3
 8004530:	d122      	bne.n	8004578 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004532:	68fa      	ldr	r2, [r7, #12]
 8004534:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004538:	4013      	ands	r3, r2
 800453a:	687a      	ldr	r2, [r7, #4]
 800453c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800453e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004540:	4293      	cmp	r3, r2
 8004542:	d119      	bne.n	8004578 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800454e:	085b      	lsrs	r3, r3, #1
 8004550:	3b01      	subs	r3, #1
 8004552:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004554:	429a      	cmp	r2, r3
 8004556:	d10f      	bne.n	8004578 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004562:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004564:	429a      	cmp	r2, r3
 8004566:	d107      	bne.n	8004578 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004572:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004574:	429a      	cmp	r2, r3
 8004576:	d001      	beq.n	800457c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004578:	2301      	movs	r3, #1
 800457a:	e000      	b.n	800457e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800457c:	2300      	movs	r3, #0
}
 800457e:	4618      	mov	r0, r3
 8004580:	3718      	adds	r7, #24
 8004582:	46bd      	mov	sp, r7
 8004584:	bd80      	pop	{r7, pc}
 8004586:	bf00      	nop
 8004588:	40023800 	.word	0x40023800

0800458c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b082      	sub	sp, #8
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d101      	bne.n	800459e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	e041      	b.n	8004622 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045a4:	b2db      	uxtb	r3, r3
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d106      	bne.n	80045b8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2200      	movs	r2, #0
 80045ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80045b2:	6878      	ldr	r0, [r7, #4]
 80045b4:	f7fd fb0c 	bl	8001bd0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2202      	movs	r2, #2
 80045bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	3304      	adds	r3, #4
 80045c8:	4619      	mov	r1, r3
 80045ca:	4610      	mov	r0, r2
 80045cc:	f000 fce6 	bl	8004f9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2201      	movs	r2, #1
 80045d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2201      	movs	r2, #1
 80045dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2201      	movs	r2, #1
 80045e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2201      	movs	r2, #1
 80045ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2201      	movs	r2, #1
 80045f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2201      	movs	r2, #1
 80045fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2201      	movs	r2, #1
 8004604:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2201      	movs	r2, #1
 800460c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2201      	movs	r2, #1
 8004614:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2201      	movs	r2, #1
 800461c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004620:	2300      	movs	r3, #0
}
 8004622:	4618      	mov	r0, r3
 8004624:	3708      	adds	r7, #8
 8004626:	46bd      	mov	sp, r7
 8004628:	bd80      	pop	{r7, pc}

0800462a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800462a:	b580      	push	{r7, lr}
 800462c:	b082      	sub	sp, #8
 800462e:	af00      	add	r7, sp, #0
 8004630:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d101      	bne.n	800463c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004638:	2301      	movs	r3, #1
 800463a:	e041      	b.n	80046c0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004642:	b2db      	uxtb	r3, r3
 8004644:	2b00      	cmp	r3, #0
 8004646:	d106      	bne.n	8004656 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2200      	movs	r2, #0
 800464c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004650:	6878      	ldr	r0, [r7, #4]
 8004652:	f7fd fb51 	bl	8001cf8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2202      	movs	r2, #2
 800465a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681a      	ldr	r2, [r3, #0]
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	3304      	adds	r3, #4
 8004666:	4619      	mov	r1, r3
 8004668:	4610      	mov	r0, r2
 800466a:	f000 fc97 	bl	8004f9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2201      	movs	r2, #1
 8004672:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2201      	movs	r2, #1
 800467a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2201      	movs	r2, #1
 8004682:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2201      	movs	r2, #1
 800468a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2201      	movs	r2, #1
 8004692:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2201      	movs	r2, #1
 800469a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2201      	movs	r2, #1
 80046a2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2201      	movs	r2, #1
 80046aa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2201      	movs	r2, #1
 80046b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2201      	movs	r2, #1
 80046ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80046be:	2300      	movs	r3, #0
}
 80046c0:	4618      	mov	r0, r3
 80046c2:	3708      	adds	r7, #8
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bd80      	pop	{r7, pc}

080046c8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b084      	sub	sp, #16
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
 80046d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d109      	bne.n	80046ec <HAL_TIM_PWM_Start+0x24>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80046de:	b2db      	uxtb	r3, r3
 80046e0:	2b01      	cmp	r3, #1
 80046e2:	bf14      	ite	ne
 80046e4:	2301      	movne	r3, #1
 80046e6:	2300      	moveq	r3, #0
 80046e8:	b2db      	uxtb	r3, r3
 80046ea:	e022      	b.n	8004732 <HAL_TIM_PWM_Start+0x6a>
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	2b04      	cmp	r3, #4
 80046f0:	d109      	bne.n	8004706 <HAL_TIM_PWM_Start+0x3e>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80046f8:	b2db      	uxtb	r3, r3
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	bf14      	ite	ne
 80046fe:	2301      	movne	r3, #1
 8004700:	2300      	moveq	r3, #0
 8004702:	b2db      	uxtb	r3, r3
 8004704:	e015      	b.n	8004732 <HAL_TIM_PWM_Start+0x6a>
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	2b08      	cmp	r3, #8
 800470a:	d109      	bne.n	8004720 <HAL_TIM_PWM_Start+0x58>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004712:	b2db      	uxtb	r3, r3
 8004714:	2b01      	cmp	r3, #1
 8004716:	bf14      	ite	ne
 8004718:	2301      	movne	r3, #1
 800471a:	2300      	moveq	r3, #0
 800471c:	b2db      	uxtb	r3, r3
 800471e:	e008      	b.n	8004732 <HAL_TIM_PWM_Start+0x6a>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004726:	b2db      	uxtb	r3, r3
 8004728:	2b01      	cmp	r3, #1
 800472a:	bf14      	ite	ne
 800472c:	2301      	movne	r3, #1
 800472e:	2300      	moveq	r3, #0
 8004730:	b2db      	uxtb	r3, r3
 8004732:	2b00      	cmp	r3, #0
 8004734:	d001      	beq.n	800473a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004736:	2301      	movs	r3, #1
 8004738:	e07c      	b.n	8004834 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d104      	bne.n	800474a <HAL_TIM_PWM_Start+0x82>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2202      	movs	r2, #2
 8004744:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004748:	e013      	b.n	8004772 <HAL_TIM_PWM_Start+0xaa>
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	2b04      	cmp	r3, #4
 800474e:	d104      	bne.n	800475a <HAL_TIM_PWM_Start+0x92>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2202      	movs	r2, #2
 8004754:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004758:	e00b      	b.n	8004772 <HAL_TIM_PWM_Start+0xaa>
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	2b08      	cmp	r3, #8
 800475e:	d104      	bne.n	800476a <HAL_TIM_PWM_Start+0xa2>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2202      	movs	r2, #2
 8004764:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004768:	e003      	b.n	8004772 <HAL_TIM_PWM_Start+0xaa>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2202      	movs	r2, #2
 800476e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	2201      	movs	r2, #1
 8004778:	6839      	ldr	r1, [r7, #0]
 800477a:	4618      	mov	r0, r3
 800477c:	f001 f828 	bl	80057d0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a2d      	ldr	r2, [pc, #180]	@ (800483c <HAL_TIM_PWM_Start+0x174>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d004      	beq.n	8004794 <HAL_TIM_PWM_Start+0xcc>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a2c      	ldr	r2, [pc, #176]	@ (8004840 <HAL_TIM_PWM_Start+0x178>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d101      	bne.n	8004798 <HAL_TIM_PWM_Start+0xd0>
 8004794:	2301      	movs	r3, #1
 8004796:	e000      	b.n	800479a <HAL_TIM_PWM_Start+0xd2>
 8004798:	2300      	movs	r3, #0
 800479a:	2b00      	cmp	r3, #0
 800479c:	d007      	beq.n	80047ae <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80047ac:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a22      	ldr	r2, [pc, #136]	@ (800483c <HAL_TIM_PWM_Start+0x174>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d022      	beq.n	80047fe <HAL_TIM_PWM_Start+0x136>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047c0:	d01d      	beq.n	80047fe <HAL_TIM_PWM_Start+0x136>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a1f      	ldr	r2, [pc, #124]	@ (8004844 <HAL_TIM_PWM_Start+0x17c>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d018      	beq.n	80047fe <HAL_TIM_PWM_Start+0x136>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a1d      	ldr	r2, [pc, #116]	@ (8004848 <HAL_TIM_PWM_Start+0x180>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d013      	beq.n	80047fe <HAL_TIM_PWM_Start+0x136>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a1c      	ldr	r2, [pc, #112]	@ (800484c <HAL_TIM_PWM_Start+0x184>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d00e      	beq.n	80047fe <HAL_TIM_PWM_Start+0x136>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a16      	ldr	r2, [pc, #88]	@ (8004840 <HAL_TIM_PWM_Start+0x178>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d009      	beq.n	80047fe <HAL_TIM_PWM_Start+0x136>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4a18      	ldr	r2, [pc, #96]	@ (8004850 <HAL_TIM_PWM_Start+0x188>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d004      	beq.n	80047fe <HAL_TIM_PWM_Start+0x136>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4a16      	ldr	r2, [pc, #88]	@ (8004854 <HAL_TIM_PWM_Start+0x18c>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d111      	bne.n	8004822 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	689b      	ldr	r3, [r3, #8]
 8004804:	f003 0307 	and.w	r3, r3, #7
 8004808:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2b06      	cmp	r3, #6
 800480e:	d010      	beq.n	8004832 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	681a      	ldr	r2, [r3, #0]
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f042 0201 	orr.w	r2, r2, #1
 800481e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004820:	e007      	b.n	8004832 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	681a      	ldr	r2, [r3, #0]
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f042 0201 	orr.w	r2, r2, #1
 8004830:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004832:	2300      	movs	r3, #0
}
 8004834:	4618      	mov	r0, r3
 8004836:	3710      	adds	r7, #16
 8004838:	46bd      	mov	sp, r7
 800483a:	bd80      	pop	{r7, pc}
 800483c:	40010000 	.word	0x40010000
 8004840:	40010400 	.word	0x40010400
 8004844:	40000400 	.word	0x40000400
 8004848:	40000800 	.word	0x40000800
 800484c:	40000c00 	.word	0x40000c00
 8004850:	40014000 	.word	0x40014000
 8004854:	40001800 	.word	0x40001800

08004858 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b082      	sub	sp, #8
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d101      	bne.n	800486a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004866:	2301      	movs	r3, #1
 8004868:	e041      	b.n	80048ee <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004870:	b2db      	uxtb	r3, r3
 8004872:	2b00      	cmp	r3, #0
 8004874:	d106      	bne.n	8004884 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2200      	movs	r2, #0
 800487a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800487e:	6878      	ldr	r0, [r7, #4]
 8004880:	f000 f839 	bl	80048f6 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2202      	movs	r2, #2
 8004888:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681a      	ldr	r2, [r3, #0]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	3304      	adds	r3, #4
 8004894:	4619      	mov	r1, r3
 8004896:	4610      	mov	r0, r2
 8004898:	f000 fb80 	bl	8004f9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2201      	movs	r2, #1
 80048a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2201      	movs	r2, #1
 80048a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2201      	movs	r2, #1
 80048b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2201      	movs	r2, #1
 80048b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2201      	movs	r2, #1
 80048c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2201      	movs	r2, #1
 80048c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2201      	movs	r2, #1
 80048d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2201      	movs	r2, #1
 80048d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2201      	movs	r2, #1
 80048e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2201      	movs	r2, #1
 80048e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80048ec:	2300      	movs	r3, #0
}
 80048ee:	4618      	mov	r0, r3
 80048f0:	3708      	adds	r7, #8
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bd80      	pop	{r7, pc}

080048f6 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80048f6:	b480      	push	{r7}
 80048f8:	b083      	sub	sp, #12
 80048fa:	af00      	add	r7, sp, #0
 80048fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80048fe:	bf00      	nop
 8004900:	370c      	adds	r7, #12
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr

0800490a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800490a:	b580      	push	{r7, lr}
 800490c:	b084      	sub	sp, #16
 800490e:	af00      	add	r7, sp, #0
 8004910:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	68db      	ldr	r3, [r3, #12]
 8004918:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	691b      	ldr	r3, [r3, #16]
 8004920:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	f003 0302 	and.w	r3, r3, #2
 8004928:	2b00      	cmp	r3, #0
 800492a:	d020      	beq.n	800496e <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	f003 0302 	and.w	r3, r3, #2
 8004932:	2b00      	cmp	r3, #0
 8004934:	d01b      	beq.n	800496e <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f06f 0202 	mvn.w	r2, #2
 800493e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2201      	movs	r2, #1
 8004944:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	699b      	ldr	r3, [r3, #24]
 800494c:	f003 0303 	and.w	r3, r3, #3
 8004950:	2b00      	cmp	r3, #0
 8004952:	d003      	beq.n	800495c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004954:	6878      	ldr	r0, [r7, #4]
 8004956:	f000 fb02 	bl	8004f5e <HAL_TIM_IC_CaptureCallback>
 800495a:	e005      	b.n	8004968 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800495c:	6878      	ldr	r0, [r7, #4]
 800495e:	f000 faf4 	bl	8004f4a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004962:	6878      	ldr	r0, [r7, #4]
 8004964:	f000 fb05 	bl	8004f72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2200      	movs	r2, #0
 800496c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800496e:	68bb      	ldr	r3, [r7, #8]
 8004970:	f003 0304 	and.w	r3, r3, #4
 8004974:	2b00      	cmp	r3, #0
 8004976:	d020      	beq.n	80049ba <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	f003 0304 	and.w	r3, r3, #4
 800497e:	2b00      	cmp	r3, #0
 8004980:	d01b      	beq.n	80049ba <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f06f 0204 	mvn.w	r2, #4
 800498a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2202      	movs	r2, #2
 8004990:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	699b      	ldr	r3, [r3, #24]
 8004998:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800499c:	2b00      	cmp	r3, #0
 800499e:	d003      	beq.n	80049a8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049a0:	6878      	ldr	r0, [r7, #4]
 80049a2:	f000 fadc 	bl	8004f5e <HAL_TIM_IC_CaptureCallback>
 80049a6:	e005      	b.n	80049b4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049a8:	6878      	ldr	r0, [r7, #4]
 80049aa:	f000 face 	bl	8004f4a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049ae:	6878      	ldr	r0, [r7, #4]
 80049b0:	f000 fadf 	bl	8004f72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2200      	movs	r2, #0
 80049b8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80049ba:	68bb      	ldr	r3, [r7, #8]
 80049bc:	f003 0308 	and.w	r3, r3, #8
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d020      	beq.n	8004a06 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	f003 0308 	and.w	r3, r3, #8
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d01b      	beq.n	8004a06 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f06f 0208 	mvn.w	r2, #8
 80049d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2204      	movs	r2, #4
 80049dc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	69db      	ldr	r3, [r3, #28]
 80049e4:	f003 0303 	and.w	r3, r3, #3
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d003      	beq.n	80049f4 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049ec:	6878      	ldr	r0, [r7, #4]
 80049ee:	f000 fab6 	bl	8004f5e <HAL_TIM_IC_CaptureCallback>
 80049f2:	e005      	b.n	8004a00 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049f4:	6878      	ldr	r0, [r7, #4]
 80049f6:	f000 faa8 	bl	8004f4a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049fa:	6878      	ldr	r0, [r7, #4]
 80049fc:	f000 fab9 	bl	8004f72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2200      	movs	r2, #0
 8004a04:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004a06:	68bb      	ldr	r3, [r7, #8]
 8004a08:	f003 0310 	and.w	r3, r3, #16
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d020      	beq.n	8004a52 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	f003 0310 	and.w	r3, r3, #16
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d01b      	beq.n	8004a52 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f06f 0210 	mvn.w	r2, #16
 8004a22:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2208      	movs	r2, #8
 8004a28:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	69db      	ldr	r3, [r3, #28]
 8004a30:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d003      	beq.n	8004a40 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a38:	6878      	ldr	r0, [r7, #4]
 8004a3a:	f000 fa90 	bl	8004f5e <HAL_TIM_IC_CaptureCallback>
 8004a3e:	e005      	b.n	8004a4c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a40:	6878      	ldr	r0, [r7, #4]
 8004a42:	f000 fa82 	bl	8004f4a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a46:	6878      	ldr	r0, [r7, #4]
 8004a48:	f000 fa93 	bl	8004f72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2200      	movs	r2, #0
 8004a50:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	f003 0301 	and.w	r3, r3, #1
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d00c      	beq.n	8004a76 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	f003 0301 	and.w	r3, r3, #1
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d007      	beq.n	8004a76 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f06f 0201 	mvn.w	r2, #1
 8004a6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	f000 fa60 	bl	8004f36 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004a76:	68bb      	ldr	r3, [r7, #8]
 8004a78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d00c      	beq.n	8004a9a <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d007      	beq.n	8004a9a <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004a92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004a94:	6878      	ldr	r0, [r7, #4]
 8004a96:	f000 ff99 	bl	80059cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d00c      	beq.n	8004abe <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d007      	beq.n	8004abe <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004ab6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004ab8:	6878      	ldr	r0, [r7, #4]
 8004aba:	f000 fa64 	bl	8004f86 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	f003 0320 	and.w	r3, r3, #32
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d00c      	beq.n	8004ae2 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	f003 0320 	and.w	r3, r3, #32
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d007      	beq.n	8004ae2 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f06f 0220 	mvn.w	r2, #32
 8004ada:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004adc:	6878      	ldr	r0, [r7, #4]
 8004ade:	f000 ff6b 	bl	80059b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004ae2:	bf00      	nop
 8004ae4:	3710      	adds	r7, #16
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bd80      	pop	{r7, pc}

08004aea <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004aea:	b580      	push	{r7, lr}
 8004aec:	b086      	sub	sp, #24
 8004aee:	af00      	add	r7, sp, #0
 8004af0:	60f8      	str	r0, [r7, #12]
 8004af2:	60b9      	str	r1, [r7, #8]
 8004af4:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004af6:	2300      	movs	r3, #0
 8004af8:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b00:	2b01      	cmp	r3, #1
 8004b02:	d101      	bne.n	8004b08 <HAL_TIM_IC_ConfigChannel+0x1e>
 8004b04:	2302      	movs	r3, #2
 8004b06:	e088      	b.n	8004c1a <HAL_TIM_IC_ConfigChannel+0x130>
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	2201      	movs	r2, #1
 8004b0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d11b      	bne.n	8004b4e <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004b1a:	68bb      	ldr	r3, [r7, #8]
 8004b1c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004b1e:	68bb      	ldr	r3, [r7, #8]
 8004b20:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004b22:	68bb      	ldr	r3, [r7, #8]
 8004b24:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8004b26:	f000 fc8f 	bl	8005448 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	699a      	ldr	r2, [r3, #24]
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f022 020c 	bic.w	r2, r2, #12
 8004b38:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	6999      	ldr	r1, [r3, #24]
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	689a      	ldr	r2, [r3, #8]
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	430a      	orrs	r2, r1
 8004b4a:	619a      	str	r2, [r3, #24]
 8004b4c:	e060      	b.n	8004c10 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2b04      	cmp	r3, #4
 8004b52:	d11c      	bne.n	8004b8e <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004b58:	68bb      	ldr	r3, [r7, #8]
 8004b5a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004b5c:	68bb      	ldr	r3, [r7, #8]
 8004b5e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004b60:	68bb      	ldr	r3, [r7, #8]
 8004b62:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8004b64:	f000 fd13 	bl	800558e <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	699a      	ldr	r2, [r3, #24]
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004b76:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	6999      	ldr	r1, [r3, #24]
 8004b7e:	68bb      	ldr	r3, [r7, #8]
 8004b80:	689b      	ldr	r3, [r3, #8]
 8004b82:	021a      	lsls	r2, r3, #8
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	430a      	orrs	r2, r1
 8004b8a:	619a      	str	r2, [r3, #24]
 8004b8c:	e040      	b.n	8004c10 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2b08      	cmp	r3, #8
 8004b92:	d11b      	bne.n	8004bcc <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8004ba4:	f000 fd60 	bl	8005668 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	69da      	ldr	r2, [r3, #28]
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f022 020c 	bic.w	r2, r2, #12
 8004bb6:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	69d9      	ldr	r1, [r3, #28]
 8004bbe:	68bb      	ldr	r3, [r7, #8]
 8004bc0:	689a      	ldr	r2, [r3, #8]
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	430a      	orrs	r2, r1
 8004bc8:	61da      	str	r2, [r3, #28]
 8004bca:	e021      	b.n	8004c10 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2b0c      	cmp	r3, #12
 8004bd0:	d11c      	bne.n	8004c0c <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004bd6:	68bb      	ldr	r3, [r7, #8]
 8004bd8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004bde:	68bb      	ldr	r3, [r7, #8]
 8004be0:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8004be2:	f000 fd7d 	bl	80056e0 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	69da      	ldr	r2, [r3, #28]
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004bf4:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	69d9      	ldr	r1, [r3, #28]
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	689b      	ldr	r3, [r3, #8]
 8004c00:	021a      	lsls	r2, r3, #8
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	430a      	orrs	r2, r1
 8004c08:	61da      	str	r2, [r3, #28]
 8004c0a:	e001      	b.n	8004c10 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	2200      	movs	r2, #0
 8004c14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004c18:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	3718      	adds	r7, #24
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}
	...

08004c24 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b086      	sub	sp, #24
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	60f8      	str	r0, [r7, #12]
 8004c2c:	60b9      	str	r1, [r7, #8]
 8004c2e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c30:	2300      	movs	r3, #0
 8004c32:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c3a:	2b01      	cmp	r3, #1
 8004c3c:	d101      	bne.n	8004c42 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004c3e:	2302      	movs	r3, #2
 8004c40:	e0ae      	b.n	8004da0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2201      	movs	r2, #1
 8004c46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2b0c      	cmp	r3, #12
 8004c4e:	f200 809f 	bhi.w	8004d90 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004c52:	a201      	add	r2, pc, #4	@ (adr r2, 8004c58 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004c54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c58:	08004c8d 	.word	0x08004c8d
 8004c5c:	08004d91 	.word	0x08004d91
 8004c60:	08004d91 	.word	0x08004d91
 8004c64:	08004d91 	.word	0x08004d91
 8004c68:	08004ccd 	.word	0x08004ccd
 8004c6c:	08004d91 	.word	0x08004d91
 8004c70:	08004d91 	.word	0x08004d91
 8004c74:	08004d91 	.word	0x08004d91
 8004c78:	08004d0f 	.word	0x08004d0f
 8004c7c:	08004d91 	.word	0x08004d91
 8004c80:	08004d91 	.word	0x08004d91
 8004c84:	08004d91 	.word	0x08004d91
 8004c88:	08004d4f 	.word	0x08004d4f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	68b9      	ldr	r1, [r7, #8]
 8004c92:	4618      	mov	r0, r3
 8004c94:	f000 fa28 	bl	80050e8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	699a      	ldr	r2, [r3, #24]
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f042 0208 	orr.w	r2, r2, #8
 8004ca6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	699a      	ldr	r2, [r3, #24]
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f022 0204 	bic.w	r2, r2, #4
 8004cb6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	6999      	ldr	r1, [r3, #24]
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	691a      	ldr	r2, [r3, #16]
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	430a      	orrs	r2, r1
 8004cc8:	619a      	str	r2, [r3, #24]
      break;
 8004cca:	e064      	b.n	8004d96 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	68b9      	ldr	r1, [r7, #8]
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f000 fa78 	bl	80051c8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	699a      	ldr	r2, [r3, #24]
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004ce6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	699a      	ldr	r2, [r3, #24]
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004cf6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	6999      	ldr	r1, [r3, #24]
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	691b      	ldr	r3, [r3, #16]
 8004d02:	021a      	lsls	r2, r3, #8
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	430a      	orrs	r2, r1
 8004d0a:	619a      	str	r2, [r3, #24]
      break;
 8004d0c:	e043      	b.n	8004d96 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	68b9      	ldr	r1, [r7, #8]
 8004d14:	4618      	mov	r0, r3
 8004d16:	f000 facd 	bl	80052b4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	69da      	ldr	r2, [r3, #28]
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f042 0208 	orr.w	r2, r2, #8
 8004d28:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	69da      	ldr	r2, [r3, #28]
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f022 0204 	bic.w	r2, r2, #4
 8004d38:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	69d9      	ldr	r1, [r3, #28]
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	691a      	ldr	r2, [r3, #16]
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	430a      	orrs	r2, r1
 8004d4a:	61da      	str	r2, [r3, #28]
      break;
 8004d4c:	e023      	b.n	8004d96 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	68b9      	ldr	r1, [r7, #8]
 8004d54:	4618      	mov	r0, r3
 8004d56:	f000 fb21 	bl	800539c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	69da      	ldr	r2, [r3, #28]
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004d68:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	69da      	ldr	r2, [r3, #28]
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d78:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	69d9      	ldr	r1, [r3, #28]
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	691b      	ldr	r3, [r3, #16]
 8004d84:	021a      	lsls	r2, r3, #8
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	430a      	orrs	r2, r1
 8004d8c:	61da      	str	r2, [r3, #28]
      break;
 8004d8e:	e002      	b.n	8004d96 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004d90:	2301      	movs	r3, #1
 8004d92:	75fb      	strb	r3, [r7, #23]
      break;
 8004d94:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004d9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	3718      	adds	r7, #24
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bd80      	pop	{r7, pc}

08004da8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b084      	sub	sp, #16
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
 8004db0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004db2:	2300      	movs	r3, #0
 8004db4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004dbc:	2b01      	cmp	r3, #1
 8004dbe:	d101      	bne.n	8004dc4 <HAL_TIM_ConfigClockSource+0x1c>
 8004dc0:	2302      	movs	r3, #2
 8004dc2:	e0b4      	b.n	8004f2e <HAL_TIM_ConfigClockSource+0x186>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2202      	movs	r2, #2
 8004dd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004ddc:	68bb      	ldr	r3, [r7, #8]
 8004dde:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004de2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004dea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	68ba      	ldr	r2, [r7, #8]
 8004df2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004dfc:	d03e      	beq.n	8004e7c <HAL_TIM_ConfigClockSource+0xd4>
 8004dfe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e02:	f200 8087 	bhi.w	8004f14 <HAL_TIM_ConfigClockSource+0x16c>
 8004e06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e0a:	f000 8086 	beq.w	8004f1a <HAL_TIM_ConfigClockSource+0x172>
 8004e0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e12:	d87f      	bhi.n	8004f14 <HAL_TIM_ConfigClockSource+0x16c>
 8004e14:	2b70      	cmp	r3, #112	@ 0x70
 8004e16:	d01a      	beq.n	8004e4e <HAL_TIM_ConfigClockSource+0xa6>
 8004e18:	2b70      	cmp	r3, #112	@ 0x70
 8004e1a:	d87b      	bhi.n	8004f14 <HAL_TIM_ConfigClockSource+0x16c>
 8004e1c:	2b60      	cmp	r3, #96	@ 0x60
 8004e1e:	d050      	beq.n	8004ec2 <HAL_TIM_ConfigClockSource+0x11a>
 8004e20:	2b60      	cmp	r3, #96	@ 0x60
 8004e22:	d877      	bhi.n	8004f14 <HAL_TIM_ConfigClockSource+0x16c>
 8004e24:	2b50      	cmp	r3, #80	@ 0x50
 8004e26:	d03c      	beq.n	8004ea2 <HAL_TIM_ConfigClockSource+0xfa>
 8004e28:	2b50      	cmp	r3, #80	@ 0x50
 8004e2a:	d873      	bhi.n	8004f14 <HAL_TIM_ConfigClockSource+0x16c>
 8004e2c:	2b40      	cmp	r3, #64	@ 0x40
 8004e2e:	d058      	beq.n	8004ee2 <HAL_TIM_ConfigClockSource+0x13a>
 8004e30:	2b40      	cmp	r3, #64	@ 0x40
 8004e32:	d86f      	bhi.n	8004f14 <HAL_TIM_ConfigClockSource+0x16c>
 8004e34:	2b30      	cmp	r3, #48	@ 0x30
 8004e36:	d064      	beq.n	8004f02 <HAL_TIM_ConfigClockSource+0x15a>
 8004e38:	2b30      	cmp	r3, #48	@ 0x30
 8004e3a:	d86b      	bhi.n	8004f14 <HAL_TIM_ConfigClockSource+0x16c>
 8004e3c:	2b20      	cmp	r3, #32
 8004e3e:	d060      	beq.n	8004f02 <HAL_TIM_ConfigClockSource+0x15a>
 8004e40:	2b20      	cmp	r3, #32
 8004e42:	d867      	bhi.n	8004f14 <HAL_TIM_ConfigClockSource+0x16c>
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d05c      	beq.n	8004f02 <HAL_TIM_ConfigClockSource+0x15a>
 8004e48:	2b10      	cmp	r3, #16
 8004e4a:	d05a      	beq.n	8004f02 <HAL_TIM_ConfigClockSource+0x15a>
 8004e4c:	e062      	b.n	8004f14 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004e5e:	f000 fc97 	bl	8005790 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	689b      	ldr	r3, [r3, #8]
 8004e68:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004e6a:	68bb      	ldr	r3, [r7, #8]
 8004e6c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004e70:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	68ba      	ldr	r2, [r7, #8]
 8004e78:	609a      	str	r2, [r3, #8]
      break;
 8004e7a:	e04f      	b.n	8004f1c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004e8c:	f000 fc80 	bl	8005790 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	689a      	ldr	r2, [r3, #8]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004e9e:	609a      	str	r2, [r3, #8]
      break;
 8004ea0:	e03c      	b.n	8004f1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004eae:	461a      	mov	r2, r3
 8004eb0:	f000 fb3e 	bl	8005530 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	2150      	movs	r1, #80	@ 0x50
 8004eba:	4618      	mov	r0, r3
 8004ebc:	f000 fc4d 	bl	800575a <TIM_ITRx_SetConfig>
      break;
 8004ec0:	e02c      	b.n	8004f1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ece:	461a      	mov	r2, r3
 8004ed0:	f000 fb9a 	bl	8005608 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	2160      	movs	r1, #96	@ 0x60
 8004eda:	4618      	mov	r0, r3
 8004edc:	f000 fc3d 	bl	800575a <TIM_ITRx_SetConfig>
      break;
 8004ee0:	e01c      	b.n	8004f1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004eee:	461a      	mov	r2, r3
 8004ef0:	f000 fb1e 	bl	8005530 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	2140      	movs	r1, #64	@ 0x40
 8004efa:	4618      	mov	r0, r3
 8004efc:	f000 fc2d 	bl	800575a <TIM_ITRx_SetConfig>
      break;
 8004f00:	e00c      	b.n	8004f1c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681a      	ldr	r2, [r3, #0]
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4619      	mov	r1, r3
 8004f0c:	4610      	mov	r0, r2
 8004f0e:	f000 fc24 	bl	800575a <TIM_ITRx_SetConfig>
      break;
 8004f12:	e003      	b.n	8004f1c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004f14:	2301      	movs	r3, #1
 8004f16:	73fb      	strb	r3, [r7, #15]
      break;
 8004f18:	e000      	b.n	8004f1c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004f1a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2200      	movs	r2, #0
 8004f28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004f2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f2e:	4618      	mov	r0, r3
 8004f30:	3710      	adds	r7, #16
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bd80      	pop	{r7, pc}

08004f36 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f36:	b480      	push	{r7}
 8004f38:	b083      	sub	sp, #12
 8004f3a:	af00      	add	r7, sp, #0
 8004f3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004f3e:	bf00      	nop
 8004f40:	370c      	adds	r7, #12
 8004f42:	46bd      	mov	sp, r7
 8004f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f48:	4770      	bx	lr

08004f4a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f4a:	b480      	push	{r7}
 8004f4c:	b083      	sub	sp, #12
 8004f4e:	af00      	add	r7, sp, #0
 8004f50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004f52:	bf00      	nop
 8004f54:	370c      	adds	r7, #12
 8004f56:	46bd      	mov	sp, r7
 8004f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5c:	4770      	bx	lr

08004f5e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004f5e:	b480      	push	{r7}
 8004f60:	b083      	sub	sp, #12
 8004f62:	af00      	add	r7, sp, #0
 8004f64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004f66:	bf00      	nop
 8004f68:	370c      	adds	r7, #12
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f70:	4770      	bx	lr

08004f72 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004f72:	b480      	push	{r7}
 8004f74:	b083      	sub	sp, #12
 8004f76:	af00      	add	r7, sp, #0
 8004f78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004f7a:	bf00      	nop
 8004f7c:	370c      	adds	r7, #12
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f84:	4770      	bx	lr

08004f86 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004f86:	b480      	push	{r7}
 8004f88:	b083      	sub	sp, #12
 8004f8a:	af00      	add	r7, sp, #0
 8004f8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004f8e:	bf00      	nop
 8004f90:	370c      	adds	r7, #12
 8004f92:	46bd      	mov	sp, r7
 8004f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f98:	4770      	bx	lr
	...

08004f9c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b085      	sub	sp, #20
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
 8004fa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	4a43      	ldr	r2, [pc, #268]	@ (80050bc <TIM_Base_SetConfig+0x120>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d013      	beq.n	8004fdc <TIM_Base_SetConfig+0x40>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fba:	d00f      	beq.n	8004fdc <TIM_Base_SetConfig+0x40>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	4a40      	ldr	r2, [pc, #256]	@ (80050c0 <TIM_Base_SetConfig+0x124>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d00b      	beq.n	8004fdc <TIM_Base_SetConfig+0x40>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	4a3f      	ldr	r2, [pc, #252]	@ (80050c4 <TIM_Base_SetConfig+0x128>)
 8004fc8:	4293      	cmp	r3, r2
 8004fca:	d007      	beq.n	8004fdc <TIM_Base_SetConfig+0x40>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	4a3e      	ldr	r2, [pc, #248]	@ (80050c8 <TIM_Base_SetConfig+0x12c>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d003      	beq.n	8004fdc <TIM_Base_SetConfig+0x40>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	4a3d      	ldr	r2, [pc, #244]	@ (80050cc <TIM_Base_SetConfig+0x130>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d108      	bne.n	8004fee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fe2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	685b      	ldr	r3, [r3, #4]
 8004fe8:	68fa      	ldr	r2, [r7, #12]
 8004fea:	4313      	orrs	r3, r2
 8004fec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	4a32      	ldr	r2, [pc, #200]	@ (80050bc <TIM_Base_SetConfig+0x120>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d02b      	beq.n	800504e <TIM_Base_SetConfig+0xb2>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ffc:	d027      	beq.n	800504e <TIM_Base_SetConfig+0xb2>
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	4a2f      	ldr	r2, [pc, #188]	@ (80050c0 <TIM_Base_SetConfig+0x124>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d023      	beq.n	800504e <TIM_Base_SetConfig+0xb2>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	4a2e      	ldr	r2, [pc, #184]	@ (80050c4 <TIM_Base_SetConfig+0x128>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d01f      	beq.n	800504e <TIM_Base_SetConfig+0xb2>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	4a2d      	ldr	r2, [pc, #180]	@ (80050c8 <TIM_Base_SetConfig+0x12c>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d01b      	beq.n	800504e <TIM_Base_SetConfig+0xb2>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	4a2c      	ldr	r2, [pc, #176]	@ (80050cc <TIM_Base_SetConfig+0x130>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d017      	beq.n	800504e <TIM_Base_SetConfig+0xb2>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	4a2b      	ldr	r2, [pc, #172]	@ (80050d0 <TIM_Base_SetConfig+0x134>)
 8005022:	4293      	cmp	r3, r2
 8005024:	d013      	beq.n	800504e <TIM_Base_SetConfig+0xb2>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	4a2a      	ldr	r2, [pc, #168]	@ (80050d4 <TIM_Base_SetConfig+0x138>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d00f      	beq.n	800504e <TIM_Base_SetConfig+0xb2>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	4a29      	ldr	r2, [pc, #164]	@ (80050d8 <TIM_Base_SetConfig+0x13c>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d00b      	beq.n	800504e <TIM_Base_SetConfig+0xb2>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	4a28      	ldr	r2, [pc, #160]	@ (80050dc <TIM_Base_SetConfig+0x140>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d007      	beq.n	800504e <TIM_Base_SetConfig+0xb2>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	4a27      	ldr	r2, [pc, #156]	@ (80050e0 <TIM_Base_SetConfig+0x144>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d003      	beq.n	800504e <TIM_Base_SetConfig+0xb2>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	4a26      	ldr	r2, [pc, #152]	@ (80050e4 <TIM_Base_SetConfig+0x148>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d108      	bne.n	8005060 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005054:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	68db      	ldr	r3, [r3, #12]
 800505a:	68fa      	ldr	r2, [r7, #12]
 800505c:	4313      	orrs	r3, r2
 800505e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	695b      	ldr	r3, [r3, #20]
 800506a:	4313      	orrs	r3, r2
 800506c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	689a      	ldr	r2, [r3, #8]
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	681a      	ldr	r2, [r3, #0]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	4a0e      	ldr	r2, [pc, #56]	@ (80050bc <TIM_Base_SetConfig+0x120>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d003      	beq.n	800508e <TIM_Base_SetConfig+0xf2>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	4a10      	ldr	r2, [pc, #64]	@ (80050cc <TIM_Base_SetConfig+0x130>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d103      	bne.n	8005096 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	691a      	ldr	r2, [r3, #16]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f043 0204 	orr.w	r2, r3, #4
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2201      	movs	r2, #1
 80050a6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	68fa      	ldr	r2, [r7, #12]
 80050ac:	601a      	str	r2, [r3, #0]
}
 80050ae:	bf00      	nop
 80050b0:	3714      	adds	r7, #20
 80050b2:	46bd      	mov	sp, r7
 80050b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b8:	4770      	bx	lr
 80050ba:	bf00      	nop
 80050bc:	40010000 	.word	0x40010000
 80050c0:	40000400 	.word	0x40000400
 80050c4:	40000800 	.word	0x40000800
 80050c8:	40000c00 	.word	0x40000c00
 80050cc:	40010400 	.word	0x40010400
 80050d0:	40014000 	.word	0x40014000
 80050d4:	40014400 	.word	0x40014400
 80050d8:	40014800 	.word	0x40014800
 80050dc:	40001800 	.word	0x40001800
 80050e0:	40001c00 	.word	0x40001c00
 80050e4:	40002000 	.word	0x40002000

080050e8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80050e8:	b480      	push	{r7}
 80050ea:	b087      	sub	sp, #28
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
 80050f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6a1b      	ldr	r3, [r3, #32]
 80050f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6a1b      	ldr	r3, [r3, #32]
 80050fc:	f023 0201 	bic.w	r2, r3, #1
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	685b      	ldr	r3, [r3, #4]
 8005108:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	699b      	ldr	r3, [r3, #24]
 800510e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005116:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	f023 0303 	bic.w	r3, r3, #3
 800511e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	68fa      	ldr	r2, [r7, #12]
 8005126:	4313      	orrs	r3, r2
 8005128:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800512a:	697b      	ldr	r3, [r7, #20]
 800512c:	f023 0302 	bic.w	r3, r3, #2
 8005130:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	689b      	ldr	r3, [r3, #8]
 8005136:	697a      	ldr	r2, [r7, #20]
 8005138:	4313      	orrs	r3, r2
 800513a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	4a20      	ldr	r2, [pc, #128]	@ (80051c0 <TIM_OC1_SetConfig+0xd8>)
 8005140:	4293      	cmp	r3, r2
 8005142:	d003      	beq.n	800514c <TIM_OC1_SetConfig+0x64>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	4a1f      	ldr	r2, [pc, #124]	@ (80051c4 <TIM_OC1_SetConfig+0xdc>)
 8005148:	4293      	cmp	r3, r2
 800514a:	d10c      	bne.n	8005166 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800514c:	697b      	ldr	r3, [r7, #20]
 800514e:	f023 0308 	bic.w	r3, r3, #8
 8005152:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	68db      	ldr	r3, [r3, #12]
 8005158:	697a      	ldr	r2, [r7, #20]
 800515a:	4313      	orrs	r3, r2
 800515c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	f023 0304 	bic.w	r3, r3, #4
 8005164:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	4a15      	ldr	r2, [pc, #84]	@ (80051c0 <TIM_OC1_SetConfig+0xd8>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d003      	beq.n	8005176 <TIM_OC1_SetConfig+0x8e>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	4a14      	ldr	r2, [pc, #80]	@ (80051c4 <TIM_OC1_SetConfig+0xdc>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d111      	bne.n	800519a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005176:	693b      	ldr	r3, [r7, #16]
 8005178:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800517c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800517e:	693b      	ldr	r3, [r7, #16]
 8005180:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005184:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	695b      	ldr	r3, [r3, #20]
 800518a:	693a      	ldr	r2, [r7, #16]
 800518c:	4313      	orrs	r3, r2
 800518e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	699b      	ldr	r3, [r3, #24]
 8005194:	693a      	ldr	r2, [r7, #16]
 8005196:	4313      	orrs	r3, r2
 8005198:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	693a      	ldr	r2, [r7, #16]
 800519e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	68fa      	ldr	r2, [r7, #12]
 80051a4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	685a      	ldr	r2, [r3, #4]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	697a      	ldr	r2, [r7, #20]
 80051b2:	621a      	str	r2, [r3, #32]
}
 80051b4:	bf00      	nop
 80051b6:	371c      	adds	r7, #28
 80051b8:	46bd      	mov	sp, r7
 80051ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051be:	4770      	bx	lr
 80051c0:	40010000 	.word	0x40010000
 80051c4:	40010400 	.word	0x40010400

080051c8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80051c8:	b480      	push	{r7}
 80051ca:	b087      	sub	sp, #28
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
 80051d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6a1b      	ldr	r3, [r3, #32]
 80051d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6a1b      	ldr	r3, [r3, #32]
 80051dc:	f023 0210 	bic.w	r2, r3, #16
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	685b      	ldr	r3, [r3, #4]
 80051e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	699b      	ldr	r3, [r3, #24]
 80051ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80051f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80051fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	021b      	lsls	r3, r3, #8
 8005206:	68fa      	ldr	r2, [r7, #12]
 8005208:	4313      	orrs	r3, r2
 800520a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800520c:	697b      	ldr	r3, [r7, #20]
 800520e:	f023 0320 	bic.w	r3, r3, #32
 8005212:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	689b      	ldr	r3, [r3, #8]
 8005218:	011b      	lsls	r3, r3, #4
 800521a:	697a      	ldr	r2, [r7, #20]
 800521c:	4313      	orrs	r3, r2
 800521e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	4a22      	ldr	r2, [pc, #136]	@ (80052ac <TIM_OC2_SetConfig+0xe4>)
 8005224:	4293      	cmp	r3, r2
 8005226:	d003      	beq.n	8005230 <TIM_OC2_SetConfig+0x68>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	4a21      	ldr	r2, [pc, #132]	@ (80052b0 <TIM_OC2_SetConfig+0xe8>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d10d      	bne.n	800524c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005230:	697b      	ldr	r3, [r7, #20]
 8005232:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005236:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	68db      	ldr	r3, [r3, #12]
 800523c:	011b      	lsls	r3, r3, #4
 800523e:	697a      	ldr	r2, [r7, #20]
 8005240:	4313      	orrs	r3, r2
 8005242:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005244:	697b      	ldr	r3, [r7, #20]
 8005246:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800524a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	4a17      	ldr	r2, [pc, #92]	@ (80052ac <TIM_OC2_SetConfig+0xe4>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d003      	beq.n	800525c <TIM_OC2_SetConfig+0x94>
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	4a16      	ldr	r2, [pc, #88]	@ (80052b0 <TIM_OC2_SetConfig+0xe8>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d113      	bne.n	8005284 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800525c:	693b      	ldr	r3, [r7, #16]
 800525e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005262:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005264:	693b      	ldr	r3, [r7, #16]
 8005266:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800526a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	695b      	ldr	r3, [r3, #20]
 8005270:	009b      	lsls	r3, r3, #2
 8005272:	693a      	ldr	r2, [r7, #16]
 8005274:	4313      	orrs	r3, r2
 8005276:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	699b      	ldr	r3, [r3, #24]
 800527c:	009b      	lsls	r3, r3, #2
 800527e:	693a      	ldr	r2, [r7, #16]
 8005280:	4313      	orrs	r3, r2
 8005282:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	693a      	ldr	r2, [r7, #16]
 8005288:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	68fa      	ldr	r2, [r7, #12]
 800528e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	685a      	ldr	r2, [r3, #4]
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	697a      	ldr	r2, [r7, #20]
 800529c:	621a      	str	r2, [r3, #32]
}
 800529e:	bf00      	nop
 80052a0:	371c      	adds	r7, #28
 80052a2:	46bd      	mov	sp, r7
 80052a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a8:	4770      	bx	lr
 80052aa:	bf00      	nop
 80052ac:	40010000 	.word	0x40010000
 80052b0:	40010400 	.word	0x40010400

080052b4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80052b4:	b480      	push	{r7}
 80052b6:	b087      	sub	sp, #28
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
 80052bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6a1b      	ldr	r3, [r3, #32]
 80052c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6a1b      	ldr	r3, [r3, #32]
 80052c8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	69db      	ldr	r3, [r3, #28]
 80052da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	f023 0303 	bic.w	r3, r3, #3
 80052ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	68fa      	ldr	r2, [r7, #12]
 80052f2:	4313      	orrs	r3, r2
 80052f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80052f6:	697b      	ldr	r3, [r7, #20]
 80052f8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80052fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	689b      	ldr	r3, [r3, #8]
 8005302:	021b      	lsls	r3, r3, #8
 8005304:	697a      	ldr	r2, [r7, #20]
 8005306:	4313      	orrs	r3, r2
 8005308:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	4a21      	ldr	r2, [pc, #132]	@ (8005394 <TIM_OC3_SetConfig+0xe0>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d003      	beq.n	800531a <TIM_OC3_SetConfig+0x66>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	4a20      	ldr	r2, [pc, #128]	@ (8005398 <TIM_OC3_SetConfig+0xe4>)
 8005316:	4293      	cmp	r3, r2
 8005318:	d10d      	bne.n	8005336 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800531a:	697b      	ldr	r3, [r7, #20]
 800531c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005320:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	68db      	ldr	r3, [r3, #12]
 8005326:	021b      	lsls	r3, r3, #8
 8005328:	697a      	ldr	r2, [r7, #20]
 800532a:	4313      	orrs	r3, r2
 800532c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005334:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	4a16      	ldr	r2, [pc, #88]	@ (8005394 <TIM_OC3_SetConfig+0xe0>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d003      	beq.n	8005346 <TIM_OC3_SetConfig+0x92>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	4a15      	ldr	r2, [pc, #84]	@ (8005398 <TIM_OC3_SetConfig+0xe4>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d113      	bne.n	800536e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005346:	693b      	ldr	r3, [r7, #16]
 8005348:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800534c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800534e:	693b      	ldr	r3, [r7, #16]
 8005350:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005354:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	695b      	ldr	r3, [r3, #20]
 800535a:	011b      	lsls	r3, r3, #4
 800535c:	693a      	ldr	r2, [r7, #16]
 800535e:	4313      	orrs	r3, r2
 8005360:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	699b      	ldr	r3, [r3, #24]
 8005366:	011b      	lsls	r3, r3, #4
 8005368:	693a      	ldr	r2, [r7, #16]
 800536a:	4313      	orrs	r3, r2
 800536c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	693a      	ldr	r2, [r7, #16]
 8005372:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	68fa      	ldr	r2, [r7, #12]
 8005378:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	685a      	ldr	r2, [r3, #4]
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	697a      	ldr	r2, [r7, #20]
 8005386:	621a      	str	r2, [r3, #32]
}
 8005388:	bf00      	nop
 800538a:	371c      	adds	r7, #28
 800538c:	46bd      	mov	sp, r7
 800538e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005392:	4770      	bx	lr
 8005394:	40010000 	.word	0x40010000
 8005398:	40010400 	.word	0x40010400

0800539c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800539c:	b480      	push	{r7}
 800539e:	b087      	sub	sp, #28
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
 80053a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6a1b      	ldr	r3, [r3, #32]
 80053aa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6a1b      	ldr	r3, [r3, #32]
 80053b0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	685b      	ldr	r3, [r3, #4]
 80053bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	69db      	ldr	r3, [r3, #28]
 80053c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80053ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	021b      	lsls	r3, r3, #8
 80053da:	68fa      	ldr	r2, [r7, #12]
 80053dc:	4313      	orrs	r3, r2
 80053de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80053e0:	693b      	ldr	r3, [r7, #16]
 80053e2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80053e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	689b      	ldr	r3, [r3, #8]
 80053ec:	031b      	lsls	r3, r3, #12
 80053ee:	693a      	ldr	r2, [r7, #16]
 80053f0:	4313      	orrs	r3, r2
 80053f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	4a12      	ldr	r2, [pc, #72]	@ (8005440 <TIM_OC4_SetConfig+0xa4>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d003      	beq.n	8005404 <TIM_OC4_SetConfig+0x68>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	4a11      	ldr	r2, [pc, #68]	@ (8005444 <TIM_OC4_SetConfig+0xa8>)
 8005400:	4293      	cmp	r3, r2
 8005402:	d109      	bne.n	8005418 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005404:	697b      	ldr	r3, [r7, #20]
 8005406:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800540a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	695b      	ldr	r3, [r3, #20]
 8005410:	019b      	lsls	r3, r3, #6
 8005412:	697a      	ldr	r2, [r7, #20]
 8005414:	4313      	orrs	r3, r2
 8005416:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	697a      	ldr	r2, [r7, #20]
 800541c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	68fa      	ldr	r2, [r7, #12]
 8005422:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	685a      	ldr	r2, [r3, #4]
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	693a      	ldr	r2, [r7, #16]
 8005430:	621a      	str	r2, [r3, #32]
}
 8005432:	bf00      	nop
 8005434:	371c      	adds	r7, #28
 8005436:	46bd      	mov	sp, r7
 8005438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543c:	4770      	bx	lr
 800543e:	bf00      	nop
 8005440:	40010000 	.word	0x40010000
 8005444:	40010400 	.word	0x40010400

08005448 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005448:	b480      	push	{r7}
 800544a:	b087      	sub	sp, #28
 800544c:	af00      	add	r7, sp, #0
 800544e:	60f8      	str	r0, [r7, #12]
 8005450:	60b9      	str	r1, [r7, #8]
 8005452:	607a      	str	r2, [r7, #4]
 8005454:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	6a1b      	ldr	r3, [r3, #32]
 800545a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	6a1b      	ldr	r3, [r3, #32]
 8005460:	f023 0201 	bic.w	r2, r3, #1
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	699b      	ldr	r3, [r3, #24]
 800546c:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	4a28      	ldr	r2, [pc, #160]	@ (8005514 <TIM_TI1_SetConfig+0xcc>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d01b      	beq.n	80054ae <TIM_TI1_SetConfig+0x66>
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800547c:	d017      	beq.n	80054ae <TIM_TI1_SetConfig+0x66>
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	4a25      	ldr	r2, [pc, #148]	@ (8005518 <TIM_TI1_SetConfig+0xd0>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d013      	beq.n	80054ae <TIM_TI1_SetConfig+0x66>
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	4a24      	ldr	r2, [pc, #144]	@ (800551c <TIM_TI1_SetConfig+0xd4>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d00f      	beq.n	80054ae <TIM_TI1_SetConfig+0x66>
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	4a23      	ldr	r2, [pc, #140]	@ (8005520 <TIM_TI1_SetConfig+0xd8>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d00b      	beq.n	80054ae <TIM_TI1_SetConfig+0x66>
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	4a22      	ldr	r2, [pc, #136]	@ (8005524 <TIM_TI1_SetConfig+0xdc>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d007      	beq.n	80054ae <TIM_TI1_SetConfig+0x66>
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	4a21      	ldr	r2, [pc, #132]	@ (8005528 <TIM_TI1_SetConfig+0xe0>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d003      	beq.n	80054ae <TIM_TI1_SetConfig+0x66>
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	4a20      	ldr	r2, [pc, #128]	@ (800552c <TIM_TI1_SetConfig+0xe4>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d101      	bne.n	80054b2 <TIM_TI1_SetConfig+0x6a>
 80054ae:	2301      	movs	r3, #1
 80054b0:	e000      	b.n	80054b4 <TIM_TI1_SetConfig+0x6c>
 80054b2:	2300      	movs	r3, #0
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d008      	beq.n	80054ca <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	f023 0303 	bic.w	r3, r3, #3
 80054be:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80054c0:	697a      	ldr	r2, [r7, #20]
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	4313      	orrs	r3, r2
 80054c6:	617b      	str	r3, [r7, #20]
 80054c8:	e003      	b.n	80054d2 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	f043 0301 	orr.w	r3, r3, #1
 80054d0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80054d2:	697b      	ldr	r3, [r7, #20]
 80054d4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80054d8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	011b      	lsls	r3, r3, #4
 80054de:	b2db      	uxtb	r3, r3
 80054e0:	697a      	ldr	r2, [r7, #20]
 80054e2:	4313      	orrs	r3, r2
 80054e4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80054e6:	693b      	ldr	r3, [r7, #16]
 80054e8:	f023 030a 	bic.w	r3, r3, #10
 80054ec:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80054ee:	68bb      	ldr	r3, [r7, #8]
 80054f0:	f003 030a 	and.w	r3, r3, #10
 80054f4:	693a      	ldr	r2, [r7, #16]
 80054f6:	4313      	orrs	r3, r2
 80054f8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	697a      	ldr	r2, [r7, #20]
 80054fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	693a      	ldr	r2, [r7, #16]
 8005504:	621a      	str	r2, [r3, #32]
}
 8005506:	bf00      	nop
 8005508:	371c      	adds	r7, #28
 800550a:	46bd      	mov	sp, r7
 800550c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005510:	4770      	bx	lr
 8005512:	bf00      	nop
 8005514:	40010000 	.word	0x40010000
 8005518:	40000400 	.word	0x40000400
 800551c:	40000800 	.word	0x40000800
 8005520:	40000c00 	.word	0x40000c00
 8005524:	40010400 	.word	0x40010400
 8005528:	40014000 	.word	0x40014000
 800552c:	40001800 	.word	0x40001800

08005530 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005530:	b480      	push	{r7}
 8005532:	b087      	sub	sp, #28
 8005534:	af00      	add	r7, sp, #0
 8005536:	60f8      	str	r0, [r7, #12]
 8005538:	60b9      	str	r1, [r7, #8]
 800553a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	6a1b      	ldr	r3, [r3, #32]
 8005540:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	6a1b      	ldr	r3, [r3, #32]
 8005546:	f023 0201 	bic.w	r2, r3, #1
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	699b      	ldr	r3, [r3, #24]
 8005552:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005554:	693b      	ldr	r3, [r7, #16]
 8005556:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800555a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	011b      	lsls	r3, r3, #4
 8005560:	693a      	ldr	r2, [r7, #16]
 8005562:	4313      	orrs	r3, r2
 8005564:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005566:	697b      	ldr	r3, [r7, #20]
 8005568:	f023 030a 	bic.w	r3, r3, #10
 800556c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800556e:	697a      	ldr	r2, [r7, #20]
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	4313      	orrs	r3, r2
 8005574:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	693a      	ldr	r2, [r7, #16]
 800557a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	697a      	ldr	r2, [r7, #20]
 8005580:	621a      	str	r2, [r3, #32]
}
 8005582:	bf00      	nop
 8005584:	371c      	adds	r7, #28
 8005586:	46bd      	mov	sp, r7
 8005588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558c:	4770      	bx	lr

0800558e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800558e:	b480      	push	{r7}
 8005590:	b087      	sub	sp, #28
 8005592:	af00      	add	r7, sp, #0
 8005594:	60f8      	str	r0, [r7, #12]
 8005596:	60b9      	str	r1, [r7, #8]
 8005598:	607a      	str	r2, [r7, #4]
 800559a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	6a1b      	ldr	r3, [r3, #32]
 80055a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	6a1b      	ldr	r3, [r3, #32]
 80055a6:	f023 0210 	bic.w	r2, r3, #16
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	699b      	ldr	r3, [r3, #24]
 80055b2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80055b4:	693b      	ldr	r3, [r7, #16]
 80055b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	021b      	lsls	r3, r3, #8
 80055c0:	693a      	ldr	r2, [r7, #16]
 80055c2:	4313      	orrs	r3, r2
 80055c4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80055c6:	693b      	ldr	r3, [r7, #16]
 80055c8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80055cc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	031b      	lsls	r3, r3, #12
 80055d2:	b29b      	uxth	r3, r3
 80055d4:	693a      	ldr	r2, [r7, #16]
 80055d6:	4313      	orrs	r3, r2
 80055d8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80055da:	697b      	ldr	r3, [r7, #20]
 80055dc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80055e0:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80055e2:	68bb      	ldr	r3, [r7, #8]
 80055e4:	011b      	lsls	r3, r3, #4
 80055e6:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80055ea:	697a      	ldr	r2, [r7, #20]
 80055ec:	4313      	orrs	r3, r2
 80055ee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	693a      	ldr	r2, [r7, #16]
 80055f4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	697a      	ldr	r2, [r7, #20]
 80055fa:	621a      	str	r2, [r3, #32]
}
 80055fc:	bf00      	nop
 80055fe:	371c      	adds	r7, #28
 8005600:	46bd      	mov	sp, r7
 8005602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005606:	4770      	bx	lr

08005608 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005608:	b480      	push	{r7}
 800560a:	b087      	sub	sp, #28
 800560c:	af00      	add	r7, sp, #0
 800560e:	60f8      	str	r0, [r7, #12]
 8005610:	60b9      	str	r1, [r7, #8]
 8005612:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	6a1b      	ldr	r3, [r3, #32]
 8005618:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	6a1b      	ldr	r3, [r3, #32]
 800561e:	f023 0210 	bic.w	r2, r3, #16
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	699b      	ldr	r3, [r3, #24]
 800562a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800562c:	693b      	ldr	r3, [r7, #16]
 800562e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005632:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	031b      	lsls	r3, r3, #12
 8005638:	693a      	ldr	r2, [r7, #16]
 800563a:	4313      	orrs	r3, r2
 800563c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005644:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005646:	68bb      	ldr	r3, [r7, #8]
 8005648:	011b      	lsls	r3, r3, #4
 800564a:	697a      	ldr	r2, [r7, #20]
 800564c:	4313      	orrs	r3, r2
 800564e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	693a      	ldr	r2, [r7, #16]
 8005654:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	697a      	ldr	r2, [r7, #20]
 800565a:	621a      	str	r2, [r3, #32]
}
 800565c:	bf00      	nop
 800565e:	371c      	adds	r7, #28
 8005660:	46bd      	mov	sp, r7
 8005662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005666:	4770      	bx	lr

08005668 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005668:	b480      	push	{r7}
 800566a:	b087      	sub	sp, #28
 800566c:	af00      	add	r7, sp, #0
 800566e:	60f8      	str	r0, [r7, #12]
 8005670:	60b9      	str	r1, [r7, #8]
 8005672:	607a      	str	r2, [r7, #4]
 8005674:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	6a1b      	ldr	r3, [r3, #32]
 800567a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	6a1b      	ldr	r3, [r3, #32]
 8005680:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	69db      	ldr	r3, [r3, #28]
 800568c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800568e:	693b      	ldr	r3, [r7, #16]
 8005690:	f023 0303 	bic.w	r3, r3, #3
 8005694:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8005696:	693a      	ldr	r2, [r7, #16]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	4313      	orrs	r3, r2
 800569c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800569e:	693b      	ldr	r3, [r7, #16]
 80056a0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80056a4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	011b      	lsls	r3, r3, #4
 80056aa:	b2db      	uxtb	r3, r3
 80056ac:	693a      	ldr	r2, [r7, #16]
 80056ae:	4313      	orrs	r3, r2
 80056b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80056b8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	021b      	lsls	r3, r3, #8
 80056be:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80056c2:	697a      	ldr	r2, [r7, #20]
 80056c4:	4313      	orrs	r3, r2
 80056c6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	693a      	ldr	r2, [r7, #16]
 80056cc:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	697a      	ldr	r2, [r7, #20]
 80056d2:	621a      	str	r2, [r3, #32]
}
 80056d4:	bf00      	nop
 80056d6:	371c      	adds	r7, #28
 80056d8:	46bd      	mov	sp, r7
 80056da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056de:	4770      	bx	lr

080056e0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80056e0:	b480      	push	{r7}
 80056e2:	b087      	sub	sp, #28
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	60f8      	str	r0, [r7, #12]
 80056e8:	60b9      	str	r1, [r7, #8]
 80056ea:	607a      	str	r2, [r7, #4]
 80056ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	6a1b      	ldr	r3, [r3, #32]
 80056f2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	6a1b      	ldr	r3, [r3, #32]
 80056f8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	69db      	ldr	r3, [r3, #28]
 8005704:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005706:	693b      	ldr	r3, [r7, #16]
 8005708:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800570c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	021b      	lsls	r3, r3, #8
 8005712:	693a      	ldr	r2, [r7, #16]
 8005714:	4313      	orrs	r3, r2
 8005716:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005718:	693b      	ldr	r3, [r7, #16]
 800571a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800571e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	031b      	lsls	r3, r3, #12
 8005724:	b29b      	uxth	r3, r3
 8005726:	693a      	ldr	r2, [r7, #16]
 8005728:	4313      	orrs	r3, r2
 800572a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8005732:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	031b      	lsls	r3, r3, #12
 8005738:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800573c:	697a      	ldr	r2, [r7, #20]
 800573e:	4313      	orrs	r3, r2
 8005740:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	693a      	ldr	r2, [r7, #16]
 8005746:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	697a      	ldr	r2, [r7, #20]
 800574c:	621a      	str	r2, [r3, #32]
}
 800574e:	bf00      	nop
 8005750:	371c      	adds	r7, #28
 8005752:	46bd      	mov	sp, r7
 8005754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005758:	4770      	bx	lr

0800575a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800575a:	b480      	push	{r7}
 800575c:	b085      	sub	sp, #20
 800575e:	af00      	add	r7, sp, #0
 8005760:	6078      	str	r0, [r7, #4]
 8005762:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	689b      	ldr	r3, [r3, #8]
 8005768:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005770:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005772:	683a      	ldr	r2, [r7, #0]
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	4313      	orrs	r3, r2
 8005778:	f043 0307 	orr.w	r3, r3, #7
 800577c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	68fa      	ldr	r2, [r7, #12]
 8005782:	609a      	str	r2, [r3, #8]
}
 8005784:	bf00      	nop
 8005786:	3714      	adds	r7, #20
 8005788:	46bd      	mov	sp, r7
 800578a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578e:	4770      	bx	lr

08005790 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005790:	b480      	push	{r7}
 8005792:	b087      	sub	sp, #28
 8005794:	af00      	add	r7, sp, #0
 8005796:	60f8      	str	r0, [r7, #12]
 8005798:	60b9      	str	r1, [r7, #8]
 800579a:	607a      	str	r2, [r7, #4]
 800579c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	689b      	ldr	r3, [r3, #8]
 80057a2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80057a4:	697b      	ldr	r3, [r7, #20]
 80057a6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80057aa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	021a      	lsls	r2, r3, #8
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	431a      	orrs	r2, r3
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	4313      	orrs	r3, r2
 80057b8:	697a      	ldr	r2, [r7, #20]
 80057ba:	4313      	orrs	r3, r2
 80057bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	697a      	ldr	r2, [r7, #20]
 80057c2:	609a      	str	r2, [r3, #8]
}
 80057c4:	bf00      	nop
 80057c6:	371c      	adds	r7, #28
 80057c8:	46bd      	mov	sp, r7
 80057ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ce:	4770      	bx	lr

080057d0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80057d0:	b480      	push	{r7}
 80057d2:	b087      	sub	sp, #28
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	60f8      	str	r0, [r7, #12]
 80057d8:	60b9      	str	r1, [r7, #8]
 80057da:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80057dc:	68bb      	ldr	r3, [r7, #8]
 80057de:	f003 031f 	and.w	r3, r3, #31
 80057e2:	2201      	movs	r2, #1
 80057e4:	fa02 f303 	lsl.w	r3, r2, r3
 80057e8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	6a1a      	ldr	r2, [r3, #32]
 80057ee:	697b      	ldr	r3, [r7, #20]
 80057f0:	43db      	mvns	r3, r3
 80057f2:	401a      	ands	r2, r3
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	6a1a      	ldr	r2, [r3, #32]
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	f003 031f 	and.w	r3, r3, #31
 8005802:	6879      	ldr	r1, [r7, #4]
 8005804:	fa01 f303 	lsl.w	r3, r1, r3
 8005808:	431a      	orrs	r2, r3
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	621a      	str	r2, [r3, #32]
}
 800580e:	bf00      	nop
 8005810:	371c      	adds	r7, #28
 8005812:	46bd      	mov	sp, r7
 8005814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005818:	4770      	bx	lr
	...

0800581c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800581c:	b480      	push	{r7}
 800581e:	b085      	sub	sp, #20
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
 8005824:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800582c:	2b01      	cmp	r3, #1
 800582e:	d101      	bne.n	8005834 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005830:	2302      	movs	r3, #2
 8005832:	e05a      	b.n	80058ea <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2201      	movs	r2, #1
 8005838:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2202      	movs	r2, #2
 8005840:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	689b      	ldr	r3, [r3, #8]
 8005852:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800585a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	68fa      	ldr	r2, [r7, #12]
 8005862:	4313      	orrs	r3, r2
 8005864:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	68fa      	ldr	r2, [r7, #12]
 800586c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	4a21      	ldr	r2, [pc, #132]	@ (80058f8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d022      	beq.n	80058be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005880:	d01d      	beq.n	80058be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4a1d      	ldr	r2, [pc, #116]	@ (80058fc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005888:	4293      	cmp	r3, r2
 800588a:	d018      	beq.n	80058be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4a1b      	ldr	r2, [pc, #108]	@ (8005900 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d013      	beq.n	80058be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4a1a      	ldr	r2, [pc, #104]	@ (8005904 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d00e      	beq.n	80058be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4a18      	ldr	r2, [pc, #96]	@ (8005908 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d009      	beq.n	80058be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	4a17      	ldr	r2, [pc, #92]	@ (800590c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d004      	beq.n	80058be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4a15      	ldr	r2, [pc, #84]	@ (8005910 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d10c      	bne.n	80058d8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80058c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	685b      	ldr	r3, [r3, #4]
 80058ca:	68ba      	ldr	r2, [r7, #8]
 80058cc:	4313      	orrs	r3, r2
 80058ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	68ba      	ldr	r2, [r7, #8]
 80058d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2201      	movs	r2, #1
 80058dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2200      	movs	r2, #0
 80058e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80058e8:	2300      	movs	r3, #0
}
 80058ea:	4618      	mov	r0, r3
 80058ec:	3714      	adds	r7, #20
 80058ee:	46bd      	mov	sp, r7
 80058f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f4:	4770      	bx	lr
 80058f6:	bf00      	nop
 80058f8:	40010000 	.word	0x40010000
 80058fc:	40000400 	.word	0x40000400
 8005900:	40000800 	.word	0x40000800
 8005904:	40000c00 	.word	0x40000c00
 8005908:	40010400 	.word	0x40010400
 800590c:	40014000 	.word	0x40014000
 8005910:	40001800 	.word	0x40001800

08005914 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005914:	b480      	push	{r7}
 8005916:	b085      	sub	sp, #20
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
 800591c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800591e:	2300      	movs	r3, #0
 8005920:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005928:	2b01      	cmp	r3, #1
 800592a:	d101      	bne.n	8005930 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800592c:	2302      	movs	r3, #2
 800592e:	e03d      	b.n	80059ac <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2201      	movs	r2, #1
 8005934:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	68db      	ldr	r3, [r3, #12]
 8005942:	4313      	orrs	r3, r2
 8005944:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	689b      	ldr	r3, [r3, #8]
 8005950:	4313      	orrs	r3, r2
 8005952:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	685b      	ldr	r3, [r3, #4]
 800595e:	4313      	orrs	r3, r2
 8005960:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	4313      	orrs	r3, r2
 800596e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	691b      	ldr	r3, [r3, #16]
 800597a:	4313      	orrs	r3, r2
 800597c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	695b      	ldr	r3, [r3, #20]
 8005988:	4313      	orrs	r3, r2
 800598a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	69db      	ldr	r3, [r3, #28]
 8005996:	4313      	orrs	r3, r2
 8005998:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	68fa      	ldr	r2, [r7, #12]
 80059a0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2200      	movs	r2, #0
 80059a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80059aa:	2300      	movs	r3, #0
}
 80059ac:	4618      	mov	r0, r3
 80059ae:	3714      	adds	r7, #20
 80059b0:	46bd      	mov	sp, r7
 80059b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b6:	4770      	bx	lr

080059b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80059b8:	b480      	push	{r7}
 80059ba:	b083      	sub	sp, #12
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80059c0:	bf00      	nop
 80059c2:	370c      	adds	r7, #12
 80059c4:	46bd      	mov	sp, r7
 80059c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ca:	4770      	bx	lr

080059cc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80059cc:	b480      	push	{r7}
 80059ce:	b083      	sub	sp, #12
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80059d4:	bf00      	nop
 80059d6:	370c      	adds	r7, #12
 80059d8:	46bd      	mov	sp, r7
 80059da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059de:	4770      	bx	lr

080059e0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b082      	sub	sp, #8
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d101      	bne.n	80059f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80059ee:	2301      	movs	r3, #1
 80059f0:	e042      	b.n	8005a78 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059f8:	b2db      	uxtb	r3, r3
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d106      	bne.n	8005a0c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2200      	movs	r2, #0
 8005a02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005a06:	6878      	ldr	r0, [r7, #4]
 8005a08:	f7fc f9fa 	bl	8001e00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2224      	movs	r2, #36	@ 0x24
 8005a10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	68da      	ldr	r2, [r3, #12]
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005a22:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005a24:	6878      	ldr	r0, [r7, #4]
 8005a26:	f000 fd7f 	bl	8006528 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	691a      	ldr	r2, [r3, #16]
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005a38:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	695a      	ldr	r2, [r3, #20]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005a48:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	68da      	ldr	r2, [r3, #12]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005a58:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2220      	movs	r2, #32
 8005a64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2220      	movs	r2, #32
 8005a6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2200      	movs	r2, #0
 8005a74:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005a76:	2300      	movs	r3, #0
}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	3708      	adds	r7, #8
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	bd80      	pop	{r7, pc}

08005a80 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b08a      	sub	sp, #40	@ 0x28
 8005a84:	af02      	add	r7, sp, #8
 8005a86:	60f8      	str	r0, [r7, #12]
 8005a88:	60b9      	str	r1, [r7, #8]
 8005a8a:	603b      	str	r3, [r7, #0]
 8005a8c:	4613      	mov	r3, r2
 8005a8e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005a90:	2300      	movs	r3, #0
 8005a92:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a9a:	b2db      	uxtb	r3, r3
 8005a9c:	2b20      	cmp	r3, #32
 8005a9e:	d175      	bne.n	8005b8c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005aa0:	68bb      	ldr	r3, [r7, #8]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d002      	beq.n	8005aac <HAL_UART_Transmit+0x2c>
 8005aa6:	88fb      	ldrh	r3, [r7, #6]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d101      	bne.n	8005ab0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005aac:	2301      	movs	r3, #1
 8005aae:	e06e      	b.n	8005b8e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	2221      	movs	r2, #33	@ 0x21
 8005aba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005abe:	f7fc fbfb 	bl	80022b8 <HAL_GetTick>
 8005ac2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	88fa      	ldrh	r2, [r7, #6]
 8005ac8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	88fa      	ldrh	r2, [r7, #6]
 8005ace:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	689b      	ldr	r3, [r3, #8]
 8005ad4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ad8:	d108      	bne.n	8005aec <HAL_UART_Transmit+0x6c>
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	691b      	ldr	r3, [r3, #16]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d104      	bne.n	8005aec <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005ae6:	68bb      	ldr	r3, [r7, #8]
 8005ae8:	61bb      	str	r3, [r7, #24]
 8005aea:	e003      	b.n	8005af4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005af0:	2300      	movs	r3, #0
 8005af2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005af4:	e02e      	b.n	8005b54 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	9300      	str	r3, [sp, #0]
 8005afa:	697b      	ldr	r3, [r7, #20]
 8005afc:	2200      	movs	r2, #0
 8005afe:	2180      	movs	r1, #128	@ 0x80
 8005b00:	68f8      	ldr	r0, [r7, #12]
 8005b02:	f000 fb1d 	bl	8006140 <UART_WaitOnFlagUntilTimeout>
 8005b06:	4603      	mov	r3, r0
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d005      	beq.n	8005b18 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	2220      	movs	r2, #32
 8005b10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005b14:	2303      	movs	r3, #3
 8005b16:	e03a      	b.n	8005b8e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005b18:	69fb      	ldr	r3, [r7, #28]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d10b      	bne.n	8005b36 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005b1e:	69bb      	ldr	r3, [r7, #24]
 8005b20:	881b      	ldrh	r3, [r3, #0]
 8005b22:	461a      	mov	r2, r3
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b2c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005b2e:	69bb      	ldr	r3, [r7, #24]
 8005b30:	3302      	adds	r3, #2
 8005b32:	61bb      	str	r3, [r7, #24]
 8005b34:	e007      	b.n	8005b46 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005b36:	69fb      	ldr	r3, [r7, #28]
 8005b38:	781a      	ldrb	r2, [r3, #0]
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005b40:	69fb      	ldr	r3, [r7, #28]
 8005b42:	3301      	adds	r3, #1
 8005b44:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005b4a:	b29b      	uxth	r3, r3
 8005b4c:	3b01      	subs	r3, #1
 8005b4e:	b29a      	uxth	r2, r3
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005b58:	b29b      	uxth	r3, r3
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d1cb      	bne.n	8005af6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	9300      	str	r3, [sp, #0]
 8005b62:	697b      	ldr	r3, [r7, #20]
 8005b64:	2200      	movs	r2, #0
 8005b66:	2140      	movs	r1, #64	@ 0x40
 8005b68:	68f8      	ldr	r0, [r7, #12]
 8005b6a:	f000 fae9 	bl	8006140 <UART_WaitOnFlagUntilTimeout>
 8005b6e:	4603      	mov	r3, r0
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d005      	beq.n	8005b80 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	2220      	movs	r2, #32
 8005b78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005b7c:	2303      	movs	r3, #3
 8005b7e:	e006      	b.n	8005b8e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	2220      	movs	r2, #32
 8005b84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	e000      	b.n	8005b8e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005b8c:	2302      	movs	r3, #2
  }
}
 8005b8e:	4618      	mov	r0, r3
 8005b90:	3720      	adds	r7, #32
 8005b92:	46bd      	mov	sp, r7
 8005b94:	bd80      	pop	{r7, pc}
	...

08005b98 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b0ba      	sub	sp, #232	@ 0xe8
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	68db      	ldr	r3, [r3, #12]
 8005bb0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	695b      	ldr	r3, [r3, #20]
 8005bba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005bca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bce:	f003 030f 	and.w	r3, r3, #15
 8005bd2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005bd6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d10f      	bne.n	8005bfe <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005bde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005be2:	f003 0320 	and.w	r3, r3, #32
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d009      	beq.n	8005bfe <HAL_UART_IRQHandler+0x66>
 8005bea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005bee:	f003 0320 	and.w	r3, r3, #32
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d003      	beq.n	8005bfe <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005bf6:	6878      	ldr	r0, [r7, #4]
 8005bf8:	f000 fbd7 	bl	80063aa <UART_Receive_IT>
      return;
 8005bfc:	e273      	b.n	80060e6 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005bfe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	f000 80de 	beq.w	8005dc4 <HAL_UART_IRQHandler+0x22c>
 8005c08:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c0c:	f003 0301 	and.w	r3, r3, #1
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d106      	bne.n	8005c22 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005c14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c18:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	f000 80d1 	beq.w	8005dc4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005c22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c26:	f003 0301 	and.w	r3, r3, #1
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d00b      	beq.n	8005c46 <HAL_UART_IRQHandler+0xae>
 8005c2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d005      	beq.n	8005c46 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c3e:	f043 0201 	orr.w	r2, r3, #1
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005c46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c4a:	f003 0304 	and.w	r3, r3, #4
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d00b      	beq.n	8005c6a <HAL_UART_IRQHandler+0xd2>
 8005c52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c56:	f003 0301 	and.w	r3, r3, #1
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d005      	beq.n	8005c6a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c62:	f043 0202 	orr.w	r2, r3, #2
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005c6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c6e:	f003 0302 	and.w	r3, r3, #2
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d00b      	beq.n	8005c8e <HAL_UART_IRQHandler+0xf6>
 8005c76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c7a:	f003 0301 	and.w	r3, r3, #1
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d005      	beq.n	8005c8e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c86:	f043 0204 	orr.w	r2, r3, #4
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005c8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c92:	f003 0308 	and.w	r3, r3, #8
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d011      	beq.n	8005cbe <HAL_UART_IRQHandler+0x126>
 8005c9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c9e:	f003 0320 	and.w	r3, r3, #32
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d105      	bne.n	8005cb2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005ca6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005caa:	f003 0301 	and.w	r3, r3, #1
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d005      	beq.n	8005cbe <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cb6:	f043 0208 	orr.w	r2, r3, #8
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	f000 820a 	beq.w	80060dc <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005cc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ccc:	f003 0320 	and.w	r3, r3, #32
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d008      	beq.n	8005ce6 <HAL_UART_IRQHandler+0x14e>
 8005cd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005cd8:	f003 0320 	and.w	r3, r3, #32
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d002      	beq.n	8005ce6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005ce0:	6878      	ldr	r0, [r7, #4]
 8005ce2:	f000 fb62 	bl	80063aa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	695b      	ldr	r3, [r3, #20]
 8005cec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cf0:	2b40      	cmp	r3, #64	@ 0x40
 8005cf2:	bf0c      	ite	eq
 8005cf4:	2301      	moveq	r3, #1
 8005cf6:	2300      	movne	r3, #0
 8005cf8:	b2db      	uxtb	r3, r3
 8005cfa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d02:	f003 0308 	and.w	r3, r3, #8
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d103      	bne.n	8005d12 <HAL_UART_IRQHandler+0x17a>
 8005d0a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d04f      	beq.n	8005db2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005d12:	6878      	ldr	r0, [r7, #4]
 8005d14:	f000 fa6d 	bl	80061f2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	695b      	ldr	r3, [r3, #20]
 8005d1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d22:	2b40      	cmp	r3, #64	@ 0x40
 8005d24:	d141      	bne.n	8005daa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	3314      	adds	r3, #20
 8005d2c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d30:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005d34:	e853 3f00 	ldrex	r3, [r3]
 8005d38:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005d3c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005d40:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005d44:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	3314      	adds	r3, #20
 8005d4e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005d52:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005d56:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d5a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005d5e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005d62:	e841 2300 	strex	r3, r2, [r1]
 8005d66:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005d6a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d1d9      	bne.n	8005d26 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d013      	beq.n	8005da2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d7e:	4a8a      	ldr	r2, [pc, #552]	@ (8005fa8 <HAL_UART_IRQHandler+0x410>)
 8005d80:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d86:	4618      	mov	r0, r3
 8005d88:	f7fc fc23 	bl	80025d2 <HAL_DMA_Abort_IT>
 8005d8c:	4603      	mov	r3, r0
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d016      	beq.n	8005dc0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d98:	687a      	ldr	r2, [r7, #4]
 8005d9a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005d9c:	4610      	mov	r0, r2
 8005d9e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005da0:	e00e      	b.n	8005dc0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005da2:	6878      	ldr	r0, [r7, #4]
 8005da4:	f000 f9b6 	bl	8006114 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005da8:	e00a      	b.n	8005dc0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005daa:	6878      	ldr	r0, [r7, #4]
 8005dac:	f000 f9b2 	bl	8006114 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005db0:	e006      	b.n	8005dc0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005db2:	6878      	ldr	r0, [r7, #4]
 8005db4:	f000 f9ae 	bl	8006114 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2200      	movs	r2, #0
 8005dbc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005dbe:	e18d      	b.n	80060dc <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005dc0:	bf00      	nop
    return;
 8005dc2:	e18b      	b.n	80060dc <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dc8:	2b01      	cmp	r3, #1
 8005dca:	f040 8167 	bne.w	800609c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005dce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005dd2:	f003 0310 	and.w	r3, r3, #16
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	f000 8160 	beq.w	800609c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005ddc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005de0:	f003 0310 	and.w	r3, r3, #16
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	f000 8159 	beq.w	800609c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005dea:	2300      	movs	r3, #0
 8005dec:	60bb      	str	r3, [r7, #8]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	60bb      	str	r3, [r7, #8]
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	685b      	ldr	r3, [r3, #4]
 8005dfc:	60bb      	str	r3, [r7, #8]
 8005dfe:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	695b      	ldr	r3, [r3, #20]
 8005e06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e0a:	2b40      	cmp	r3, #64	@ 0x40
 8005e0c:	f040 80ce 	bne.w	8005fac <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	685b      	ldr	r3, [r3, #4]
 8005e18:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005e1c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	f000 80a9 	beq.w	8005f78 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005e2a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005e2e:	429a      	cmp	r2, r3
 8005e30:	f080 80a2 	bcs.w	8005f78 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005e3a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e40:	69db      	ldr	r3, [r3, #28]
 8005e42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e46:	f000 8088 	beq.w	8005f5a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	330c      	adds	r3, #12
 8005e50:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e54:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005e58:	e853 3f00 	ldrex	r3, [r3]
 8005e5c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005e60:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005e64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e68:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	330c      	adds	r3, #12
 8005e72:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005e76:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005e7a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e7e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005e82:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005e86:	e841 2300 	strex	r3, r2, [r1]
 8005e8a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005e8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d1d9      	bne.n	8005e4a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	3314      	adds	r3, #20
 8005e9c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e9e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005ea0:	e853 3f00 	ldrex	r3, [r3]
 8005ea4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005ea6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005ea8:	f023 0301 	bic.w	r3, r3, #1
 8005eac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	3314      	adds	r3, #20
 8005eb6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005eba:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005ebe:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ec0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005ec2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005ec6:	e841 2300 	strex	r3, r2, [r1]
 8005eca:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005ecc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d1e1      	bne.n	8005e96 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	3314      	adds	r3, #20
 8005ed8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eda:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005edc:	e853 3f00 	ldrex	r3, [r3]
 8005ee0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005ee2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005ee4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005ee8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	3314      	adds	r3, #20
 8005ef2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005ef6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005ef8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005efa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005efc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005efe:	e841 2300 	strex	r3, r2, [r1]
 8005f02:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005f04:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d1e3      	bne.n	8005ed2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2220      	movs	r2, #32
 8005f0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2200      	movs	r2, #0
 8005f16:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	330c      	adds	r3, #12
 8005f1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f22:	e853 3f00 	ldrex	r3, [r3]
 8005f26:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005f28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005f2a:	f023 0310 	bic.w	r3, r3, #16
 8005f2e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	330c      	adds	r3, #12
 8005f38:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005f3c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005f3e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f40:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005f42:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005f44:	e841 2300 	strex	r3, r2, [r1]
 8005f48:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005f4a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d1e3      	bne.n	8005f18 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f54:	4618      	mov	r0, r3
 8005f56:	f7fc facc 	bl	80024f2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2202      	movs	r2, #2
 8005f5e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005f68:	b29b      	uxth	r3, r3
 8005f6a:	1ad3      	subs	r3, r2, r3
 8005f6c:	b29b      	uxth	r3, r3
 8005f6e:	4619      	mov	r1, r3
 8005f70:	6878      	ldr	r0, [r7, #4]
 8005f72:	f000 f8d9 	bl	8006128 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005f76:	e0b3      	b.n	80060e0 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005f7c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005f80:	429a      	cmp	r2, r3
 8005f82:	f040 80ad 	bne.w	80060e0 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f8a:	69db      	ldr	r3, [r3, #28]
 8005f8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f90:	f040 80a6 	bne.w	80060e0 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2202      	movs	r2, #2
 8005f98:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005f9e:	4619      	mov	r1, r3
 8005fa0:	6878      	ldr	r0, [r7, #4]
 8005fa2:	f000 f8c1 	bl	8006128 <HAL_UARTEx_RxEventCallback>
      return;
 8005fa6:	e09b      	b.n	80060e0 <HAL_UART_IRQHandler+0x548>
 8005fa8:	080062b9 	.word	0x080062b9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005fb4:	b29b      	uxth	r3, r3
 8005fb6:	1ad3      	subs	r3, r2, r3
 8005fb8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005fc0:	b29b      	uxth	r3, r3
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	f000 808e 	beq.w	80060e4 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005fc8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	f000 8089 	beq.w	80060e4 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	330c      	adds	r3, #12
 8005fd8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fdc:	e853 3f00 	ldrex	r3, [r3]
 8005fe0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005fe2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fe4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005fe8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	330c      	adds	r3, #12
 8005ff2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005ff6:	647a      	str	r2, [r7, #68]	@ 0x44
 8005ff8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ffa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005ffc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005ffe:	e841 2300 	strex	r3, r2, [r1]
 8006002:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006004:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006006:	2b00      	cmp	r3, #0
 8006008:	d1e3      	bne.n	8005fd2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	3314      	adds	r3, #20
 8006010:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006014:	e853 3f00 	ldrex	r3, [r3]
 8006018:	623b      	str	r3, [r7, #32]
   return(result);
 800601a:	6a3b      	ldr	r3, [r7, #32]
 800601c:	f023 0301 	bic.w	r3, r3, #1
 8006020:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	3314      	adds	r3, #20
 800602a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800602e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006030:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006032:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006034:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006036:	e841 2300 	strex	r3, r2, [r1]
 800603a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800603c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800603e:	2b00      	cmp	r3, #0
 8006040:	d1e3      	bne.n	800600a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2220      	movs	r2, #32
 8006046:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2200      	movs	r2, #0
 800604e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	330c      	adds	r3, #12
 8006056:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006058:	693b      	ldr	r3, [r7, #16]
 800605a:	e853 3f00 	ldrex	r3, [r3]
 800605e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	f023 0310 	bic.w	r3, r3, #16
 8006066:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	330c      	adds	r3, #12
 8006070:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006074:	61fa      	str	r2, [r7, #28]
 8006076:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006078:	69b9      	ldr	r1, [r7, #24]
 800607a:	69fa      	ldr	r2, [r7, #28]
 800607c:	e841 2300 	strex	r3, r2, [r1]
 8006080:	617b      	str	r3, [r7, #20]
   return(result);
 8006082:	697b      	ldr	r3, [r7, #20]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d1e3      	bne.n	8006050 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2202      	movs	r2, #2
 800608c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800608e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006092:	4619      	mov	r1, r3
 8006094:	6878      	ldr	r0, [r7, #4]
 8006096:	f000 f847 	bl	8006128 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800609a:	e023      	b.n	80060e4 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800609c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d009      	beq.n	80060bc <HAL_UART_IRQHandler+0x524>
 80060a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80060ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d003      	beq.n	80060bc <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80060b4:	6878      	ldr	r0, [r7, #4]
 80060b6:	f000 f910 	bl	80062da <UART_Transmit_IT>
    return;
 80060ba:	e014      	b.n	80060e6 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80060bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d00e      	beq.n	80060e6 <HAL_UART_IRQHandler+0x54e>
 80060c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80060cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d008      	beq.n	80060e6 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80060d4:	6878      	ldr	r0, [r7, #4]
 80060d6:	f000 f950 	bl	800637a <UART_EndTransmit_IT>
    return;
 80060da:	e004      	b.n	80060e6 <HAL_UART_IRQHandler+0x54e>
    return;
 80060dc:	bf00      	nop
 80060de:	e002      	b.n	80060e6 <HAL_UART_IRQHandler+0x54e>
      return;
 80060e0:	bf00      	nop
 80060e2:	e000      	b.n	80060e6 <HAL_UART_IRQHandler+0x54e>
      return;
 80060e4:	bf00      	nop
  }
}
 80060e6:	37e8      	adds	r7, #232	@ 0xe8
 80060e8:	46bd      	mov	sp, r7
 80060ea:	bd80      	pop	{r7, pc}

080060ec <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80060ec:	b480      	push	{r7}
 80060ee:	b083      	sub	sp, #12
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80060f4:	bf00      	nop
 80060f6:	370c      	adds	r7, #12
 80060f8:	46bd      	mov	sp, r7
 80060fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fe:	4770      	bx	lr

08006100 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006100:	b480      	push	{r7}
 8006102:	b083      	sub	sp, #12
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006108:	bf00      	nop
 800610a:	370c      	adds	r7, #12
 800610c:	46bd      	mov	sp, r7
 800610e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006112:	4770      	bx	lr

08006114 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006114:	b480      	push	{r7}
 8006116:	b083      	sub	sp, #12
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800611c:	bf00      	nop
 800611e:	370c      	adds	r7, #12
 8006120:	46bd      	mov	sp, r7
 8006122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006126:	4770      	bx	lr

08006128 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006128:	b480      	push	{r7}
 800612a:	b083      	sub	sp, #12
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
 8006130:	460b      	mov	r3, r1
 8006132:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006134:	bf00      	nop
 8006136:	370c      	adds	r7, #12
 8006138:	46bd      	mov	sp, r7
 800613a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613e:	4770      	bx	lr

08006140 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b086      	sub	sp, #24
 8006144:	af00      	add	r7, sp, #0
 8006146:	60f8      	str	r0, [r7, #12]
 8006148:	60b9      	str	r1, [r7, #8]
 800614a:	603b      	str	r3, [r7, #0]
 800614c:	4613      	mov	r3, r2
 800614e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006150:	e03b      	b.n	80061ca <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006152:	6a3b      	ldr	r3, [r7, #32]
 8006154:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006158:	d037      	beq.n	80061ca <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800615a:	f7fc f8ad 	bl	80022b8 <HAL_GetTick>
 800615e:	4602      	mov	r2, r0
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	1ad3      	subs	r3, r2, r3
 8006164:	6a3a      	ldr	r2, [r7, #32]
 8006166:	429a      	cmp	r2, r3
 8006168:	d302      	bcc.n	8006170 <UART_WaitOnFlagUntilTimeout+0x30>
 800616a:	6a3b      	ldr	r3, [r7, #32]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d101      	bne.n	8006174 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006170:	2303      	movs	r3, #3
 8006172:	e03a      	b.n	80061ea <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	68db      	ldr	r3, [r3, #12]
 800617a:	f003 0304 	and.w	r3, r3, #4
 800617e:	2b00      	cmp	r3, #0
 8006180:	d023      	beq.n	80061ca <UART_WaitOnFlagUntilTimeout+0x8a>
 8006182:	68bb      	ldr	r3, [r7, #8]
 8006184:	2b80      	cmp	r3, #128	@ 0x80
 8006186:	d020      	beq.n	80061ca <UART_WaitOnFlagUntilTimeout+0x8a>
 8006188:	68bb      	ldr	r3, [r7, #8]
 800618a:	2b40      	cmp	r3, #64	@ 0x40
 800618c:	d01d      	beq.n	80061ca <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f003 0308 	and.w	r3, r3, #8
 8006198:	2b08      	cmp	r3, #8
 800619a:	d116      	bne.n	80061ca <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800619c:	2300      	movs	r3, #0
 800619e:	617b      	str	r3, [r7, #20]
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	617b      	str	r3, [r7, #20]
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	685b      	ldr	r3, [r3, #4]
 80061ae:	617b      	str	r3, [r7, #20]
 80061b0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80061b2:	68f8      	ldr	r0, [r7, #12]
 80061b4:	f000 f81d 	bl	80061f2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	2208      	movs	r2, #8
 80061bc:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	2200      	movs	r2, #0
 80061c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80061c6:	2301      	movs	r3, #1
 80061c8:	e00f      	b.n	80061ea <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	681a      	ldr	r2, [r3, #0]
 80061d0:	68bb      	ldr	r3, [r7, #8]
 80061d2:	4013      	ands	r3, r2
 80061d4:	68ba      	ldr	r2, [r7, #8]
 80061d6:	429a      	cmp	r2, r3
 80061d8:	bf0c      	ite	eq
 80061da:	2301      	moveq	r3, #1
 80061dc:	2300      	movne	r3, #0
 80061de:	b2db      	uxtb	r3, r3
 80061e0:	461a      	mov	r2, r3
 80061e2:	79fb      	ldrb	r3, [r7, #7]
 80061e4:	429a      	cmp	r2, r3
 80061e6:	d0b4      	beq.n	8006152 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80061e8:	2300      	movs	r3, #0
}
 80061ea:	4618      	mov	r0, r3
 80061ec:	3718      	adds	r7, #24
 80061ee:	46bd      	mov	sp, r7
 80061f0:	bd80      	pop	{r7, pc}

080061f2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80061f2:	b480      	push	{r7}
 80061f4:	b095      	sub	sp, #84	@ 0x54
 80061f6:	af00      	add	r7, sp, #0
 80061f8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	330c      	adds	r3, #12
 8006200:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006202:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006204:	e853 3f00 	ldrex	r3, [r3]
 8006208:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800620a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800620c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006210:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	330c      	adds	r3, #12
 8006218:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800621a:	643a      	str	r2, [r7, #64]	@ 0x40
 800621c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800621e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006220:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006222:	e841 2300 	strex	r3, r2, [r1]
 8006226:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006228:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800622a:	2b00      	cmp	r3, #0
 800622c:	d1e5      	bne.n	80061fa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	3314      	adds	r3, #20
 8006234:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006236:	6a3b      	ldr	r3, [r7, #32]
 8006238:	e853 3f00 	ldrex	r3, [r3]
 800623c:	61fb      	str	r3, [r7, #28]
   return(result);
 800623e:	69fb      	ldr	r3, [r7, #28]
 8006240:	f023 0301 	bic.w	r3, r3, #1
 8006244:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	3314      	adds	r3, #20
 800624c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800624e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006250:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006252:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006254:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006256:	e841 2300 	strex	r3, r2, [r1]
 800625a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800625c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800625e:	2b00      	cmp	r3, #0
 8006260:	d1e5      	bne.n	800622e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006266:	2b01      	cmp	r3, #1
 8006268:	d119      	bne.n	800629e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	330c      	adds	r3, #12
 8006270:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	e853 3f00 	ldrex	r3, [r3]
 8006278:	60bb      	str	r3, [r7, #8]
   return(result);
 800627a:	68bb      	ldr	r3, [r7, #8]
 800627c:	f023 0310 	bic.w	r3, r3, #16
 8006280:	647b      	str	r3, [r7, #68]	@ 0x44
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	330c      	adds	r3, #12
 8006288:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800628a:	61ba      	str	r2, [r7, #24]
 800628c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800628e:	6979      	ldr	r1, [r7, #20]
 8006290:	69ba      	ldr	r2, [r7, #24]
 8006292:	e841 2300 	strex	r3, r2, [r1]
 8006296:	613b      	str	r3, [r7, #16]
   return(result);
 8006298:	693b      	ldr	r3, [r7, #16]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d1e5      	bne.n	800626a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2220      	movs	r2, #32
 80062a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2200      	movs	r2, #0
 80062aa:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80062ac:	bf00      	nop
 80062ae:	3754      	adds	r7, #84	@ 0x54
 80062b0:	46bd      	mov	sp, r7
 80062b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b6:	4770      	bx	lr

080062b8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b084      	sub	sp, #16
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062c4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	2200      	movs	r2, #0
 80062ca:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80062cc:	68f8      	ldr	r0, [r7, #12]
 80062ce:	f7ff ff21 	bl	8006114 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80062d2:	bf00      	nop
 80062d4:	3710      	adds	r7, #16
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bd80      	pop	{r7, pc}

080062da <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80062da:	b480      	push	{r7}
 80062dc:	b085      	sub	sp, #20
 80062de:	af00      	add	r7, sp, #0
 80062e0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80062e8:	b2db      	uxtb	r3, r3
 80062ea:	2b21      	cmp	r3, #33	@ 0x21
 80062ec:	d13e      	bne.n	800636c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	689b      	ldr	r3, [r3, #8]
 80062f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062f6:	d114      	bne.n	8006322 <UART_Transmit_IT+0x48>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	691b      	ldr	r3, [r3, #16]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d110      	bne.n	8006322 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6a1b      	ldr	r3, [r3, #32]
 8006304:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	881b      	ldrh	r3, [r3, #0]
 800630a:	461a      	mov	r2, r3
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006314:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6a1b      	ldr	r3, [r3, #32]
 800631a:	1c9a      	adds	r2, r3, #2
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	621a      	str	r2, [r3, #32]
 8006320:	e008      	b.n	8006334 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6a1b      	ldr	r3, [r3, #32]
 8006326:	1c59      	adds	r1, r3, #1
 8006328:	687a      	ldr	r2, [r7, #4]
 800632a:	6211      	str	r1, [r2, #32]
 800632c:	781a      	ldrb	r2, [r3, #0]
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006338:	b29b      	uxth	r3, r3
 800633a:	3b01      	subs	r3, #1
 800633c:	b29b      	uxth	r3, r3
 800633e:	687a      	ldr	r2, [r7, #4]
 8006340:	4619      	mov	r1, r3
 8006342:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006344:	2b00      	cmp	r3, #0
 8006346:	d10f      	bne.n	8006368 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	68da      	ldr	r2, [r3, #12]
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006356:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	68da      	ldr	r2, [r3, #12]
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006366:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006368:	2300      	movs	r3, #0
 800636a:	e000      	b.n	800636e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800636c:	2302      	movs	r3, #2
  }
}
 800636e:	4618      	mov	r0, r3
 8006370:	3714      	adds	r7, #20
 8006372:	46bd      	mov	sp, r7
 8006374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006378:	4770      	bx	lr

0800637a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800637a:	b580      	push	{r7, lr}
 800637c:	b082      	sub	sp, #8
 800637e:	af00      	add	r7, sp, #0
 8006380:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	68da      	ldr	r2, [r3, #12]
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006390:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2220      	movs	r2, #32
 8006396:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800639a:	6878      	ldr	r0, [r7, #4]
 800639c:	f7ff fea6 	bl	80060ec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80063a0:	2300      	movs	r3, #0
}
 80063a2:	4618      	mov	r0, r3
 80063a4:	3708      	adds	r7, #8
 80063a6:	46bd      	mov	sp, r7
 80063a8:	bd80      	pop	{r7, pc}

080063aa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80063aa:	b580      	push	{r7, lr}
 80063ac:	b08c      	sub	sp, #48	@ 0x30
 80063ae:	af00      	add	r7, sp, #0
 80063b0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80063b2:	2300      	movs	r3, #0
 80063b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80063b6:	2300      	movs	r3, #0
 80063b8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80063c0:	b2db      	uxtb	r3, r3
 80063c2:	2b22      	cmp	r3, #34	@ 0x22
 80063c4:	f040 80aa 	bne.w	800651c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	689b      	ldr	r3, [r3, #8]
 80063cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80063d0:	d115      	bne.n	80063fe <UART_Receive_IT+0x54>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	691b      	ldr	r3, [r3, #16]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d111      	bne.n	80063fe <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063de:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	b29b      	uxth	r3, r3
 80063e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063ec:	b29a      	uxth	r2, r3
 80063ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063f0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063f6:	1c9a      	adds	r2, r3, #2
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	629a      	str	r2, [r3, #40]	@ 0x28
 80063fc:	e024      	b.n	8006448 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006402:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	689b      	ldr	r3, [r3, #8]
 8006408:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800640c:	d007      	beq.n	800641e <UART_Receive_IT+0x74>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	689b      	ldr	r3, [r3, #8]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d10a      	bne.n	800642c <UART_Receive_IT+0x82>
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	691b      	ldr	r3, [r3, #16]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d106      	bne.n	800642c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	685b      	ldr	r3, [r3, #4]
 8006424:	b2da      	uxtb	r2, r3
 8006426:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006428:	701a      	strb	r2, [r3, #0]
 800642a:	e008      	b.n	800643e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	685b      	ldr	r3, [r3, #4]
 8006432:	b2db      	uxtb	r3, r3
 8006434:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006438:	b2da      	uxtb	r2, r3
 800643a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800643c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006442:	1c5a      	adds	r2, r3, #1
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800644c:	b29b      	uxth	r3, r3
 800644e:	3b01      	subs	r3, #1
 8006450:	b29b      	uxth	r3, r3
 8006452:	687a      	ldr	r2, [r7, #4]
 8006454:	4619      	mov	r1, r3
 8006456:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006458:	2b00      	cmp	r3, #0
 800645a:	d15d      	bne.n	8006518 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	68da      	ldr	r2, [r3, #12]
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f022 0220 	bic.w	r2, r2, #32
 800646a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	68da      	ldr	r2, [r3, #12]
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800647a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	695a      	ldr	r2, [r3, #20]
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f022 0201 	bic.w	r2, r2, #1
 800648a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2220      	movs	r2, #32
 8006490:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2200      	movs	r2, #0
 8006498:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800649e:	2b01      	cmp	r3, #1
 80064a0:	d135      	bne.n	800650e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2200      	movs	r2, #0
 80064a6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	330c      	adds	r3, #12
 80064ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064b0:	697b      	ldr	r3, [r7, #20]
 80064b2:	e853 3f00 	ldrex	r3, [r3]
 80064b6:	613b      	str	r3, [r7, #16]
   return(result);
 80064b8:	693b      	ldr	r3, [r7, #16]
 80064ba:	f023 0310 	bic.w	r3, r3, #16
 80064be:	627b      	str	r3, [r7, #36]	@ 0x24
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	330c      	adds	r3, #12
 80064c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064c8:	623a      	str	r2, [r7, #32]
 80064ca:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064cc:	69f9      	ldr	r1, [r7, #28]
 80064ce:	6a3a      	ldr	r2, [r7, #32]
 80064d0:	e841 2300 	strex	r3, r2, [r1]
 80064d4:	61bb      	str	r3, [r7, #24]
   return(result);
 80064d6:	69bb      	ldr	r3, [r7, #24]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d1e5      	bne.n	80064a8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f003 0310 	and.w	r3, r3, #16
 80064e6:	2b10      	cmp	r3, #16
 80064e8:	d10a      	bne.n	8006500 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80064ea:	2300      	movs	r3, #0
 80064ec:	60fb      	str	r3, [r7, #12]
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	60fb      	str	r3, [r7, #12]
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	685b      	ldr	r3, [r3, #4]
 80064fc:	60fb      	str	r3, [r7, #12]
 80064fe:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006504:	4619      	mov	r1, r3
 8006506:	6878      	ldr	r0, [r7, #4]
 8006508:	f7ff fe0e 	bl	8006128 <HAL_UARTEx_RxEventCallback>
 800650c:	e002      	b.n	8006514 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800650e:	6878      	ldr	r0, [r7, #4]
 8006510:	f7ff fdf6 	bl	8006100 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006514:	2300      	movs	r3, #0
 8006516:	e002      	b.n	800651e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006518:	2300      	movs	r3, #0
 800651a:	e000      	b.n	800651e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800651c:	2302      	movs	r3, #2
  }
}
 800651e:	4618      	mov	r0, r3
 8006520:	3730      	adds	r7, #48	@ 0x30
 8006522:	46bd      	mov	sp, r7
 8006524:	bd80      	pop	{r7, pc}
	...

08006528 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006528:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800652c:	b0c0      	sub	sp, #256	@ 0x100
 800652e:	af00      	add	r7, sp, #0
 8006530:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006534:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	691b      	ldr	r3, [r3, #16]
 800653c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006540:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006544:	68d9      	ldr	r1, [r3, #12]
 8006546:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800654a:	681a      	ldr	r2, [r3, #0]
 800654c:	ea40 0301 	orr.w	r3, r0, r1
 8006550:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006552:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006556:	689a      	ldr	r2, [r3, #8]
 8006558:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800655c:	691b      	ldr	r3, [r3, #16]
 800655e:	431a      	orrs	r2, r3
 8006560:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006564:	695b      	ldr	r3, [r3, #20]
 8006566:	431a      	orrs	r2, r3
 8006568:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800656c:	69db      	ldr	r3, [r3, #28]
 800656e:	4313      	orrs	r3, r2
 8006570:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006574:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	68db      	ldr	r3, [r3, #12]
 800657c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006580:	f021 010c 	bic.w	r1, r1, #12
 8006584:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006588:	681a      	ldr	r2, [r3, #0]
 800658a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800658e:	430b      	orrs	r3, r1
 8006590:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006592:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	695b      	ldr	r3, [r3, #20]
 800659a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800659e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065a2:	6999      	ldr	r1, [r3, #24]
 80065a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065a8:	681a      	ldr	r2, [r3, #0]
 80065aa:	ea40 0301 	orr.w	r3, r0, r1
 80065ae:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80065b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065b4:	681a      	ldr	r2, [r3, #0]
 80065b6:	4b8f      	ldr	r3, [pc, #572]	@ (80067f4 <UART_SetConfig+0x2cc>)
 80065b8:	429a      	cmp	r2, r3
 80065ba:	d005      	beq.n	80065c8 <UART_SetConfig+0xa0>
 80065bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065c0:	681a      	ldr	r2, [r3, #0]
 80065c2:	4b8d      	ldr	r3, [pc, #564]	@ (80067f8 <UART_SetConfig+0x2d0>)
 80065c4:	429a      	cmp	r2, r3
 80065c6:	d104      	bne.n	80065d2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80065c8:	f7fd fafe 	bl	8003bc8 <HAL_RCC_GetPCLK2Freq>
 80065cc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80065d0:	e003      	b.n	80065da <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80065d2:	f7fd fae5 	bl	8003ba0 <HAL_RCC_GetPCLK1Freq>
 80065d6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80065da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065de:	69db      	ldr	r3, [r3, #28]
 80065e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80065e4:	f040 810c 	bne.w	8006800 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80065e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80065ec:	2200      	movs	r2, #0
 80065ee:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80065f2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80065f6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80065fa:	4622      	mov	r2, r4
 80065fc:	462b      	mov	r3, r5
 80065fe:	1891      	adds	r1, r2, r2
 8006600:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006602:	415b      	adcs	r3, r3
 8006604:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006606:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800660a:	4621      	mov	r1, r4
 800660c:	eb12 0801 	adds.w	r8, r2, r1
 8006610:	4629      	mov	r1, r5
 8006612:	eb43 0901 	adc.w	r9, r3, r1
 8006616:	f04f 0200 	mov.w	r2, #0
 800661a:	f04f 0300 	mov.w	r3, #0
 800661e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006622:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006626:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800662a:	4690      	mov	r8, r2
 800662c:	4699      	mov	r9, r3
 800662e:	4623      	mov	r3, r4
 8006630:	eb18 0303 	adds.w	r3, r8, r3
 8006634:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006638:	462b      	mov	r3, r5
 800663a:	eb49 0303 	adc.w	r3, r9, r3
 800663e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006642:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006646:	685b      	ldr	r3, [r3, #4]
 8006648:	2200      	movs	r2, #0
 800664a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800664e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006652:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006656:	460b      	mov	r3, r1
 8006658:	18db      	adds	r3, r3, r3
 800665a:	653b      	str	r3, [r7, #80]	@ 0x50
 800665c:	4613      	mov	r3, r2
 800665e:	eb42 0303 	adc.w	r3, r2, r3
 8006662:	657b      	str	r3, [r7, #84]	@ 0x54
 8006664:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006668:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800666c:	f7fa fabc 	bl	8000be8 <__aeabi_uldivmod>
 8006670:	4602      	mov	r2, r0
 8006672:	460b      	mov	r3, r1
 8006674:	4b61      	ldr	r3, [pc, #388]	@ (80067fc <UART_SetConfig+0x2d4>)
 8006676:	fba3 2302 	umull	r2, r3, r3, r2
 800667a:	095b      	lsrs	r3, r3, #5
 800667c:	011c      	lsls	r4, r3, #4
 800667e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006682:	2200      	movs	r2, #0
 8006684:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006688:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800668c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006690:	4642      	mov	r2, r8
 8006692:	464b      	mov	r3, r9
 8006694:	1891      	adds	r1, r2, r2
 8006696:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006698:	415b      	adcs	r3, r3
 800669a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800669c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80066a0:	4641      	mov	r1, r8
 80066a2:	eb12 0a01 	adds.w	sl, r2, r1
 80066a6:	4649      	mov	r1, r9
 80066a8:	eb43 0b01 	adc.w	fp, r3, r1
 80066ac:	f04f 0200 	mov.w	r2, #0
 80066b0:	f04f 0300 	mov.w	r3, #0
 80066b4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80066b8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80066bc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80066c0:	4692      	mov	sl, r2
 80066c2:	469b      	mov	fp, r3
 80066c4:	4643      	mov	r3, r8
 80066c6:	eb1a 0303 	adds.w	r3, sl, r3
 80066ca:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80066ce:	464b      	mov	r3, r9
 80066d0:	eb4b 0303 	adc.w	r3, fp, r3
 80066d4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80066d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066dc:	685b      	ldr	r3, [r3, #4]
 80066de:	2200      	movs	r2, #0
 80066e0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80066e4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80066e8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80066ec:	460b      	mov	r3, r1
 80066ee:	18db      	adds	r3, r3, r3
 80066f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80066f2:	4613      	mov	r3, r2
 80066f4:	eb42 0303 	adc.w	r3, r2, r3
 80066f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80066fa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80066fe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006702:	f7fa fa71 	bl	8000be8 <__aeabi_uldivmod>
 8006706:	4602      	mov	r2, r0
 8006708:	460b      	mov	r3, r1
 800670a:	4611      	mov	r1, r2
 800670c:	4b3b      	ldr	r3, [pc, #236]	@ (80067fc <UART_SetConfig+0x2d4>)
 800670e:	fba3 2301 	umull	r2, r3, r3, r1
 8006712:	095b      	lsrs	r3, r3, #5
 8006714:	2264      	movs	r2, #100	@ 0x64
 8006716:	fb02 f303 	mul.w	r3, r2, r3
 800671a:	1acb      	subs	r3, r1, r3
 800671c:	00db      	lsls	r3, r3, #3
 800671e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006722:	4b36      	ldr	r3, [pc, #216]	@ (80067fc <UART_SetConfig+0x2d4>)
 8006724:	fba3 2302 	umull	r2, r3, r3, r2
 8006728:	095b      	lsrs	r3, r3, #5
 800672a:	005b      	lsls	r3, r3, #1
 800672c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006730:	441c      	add	r4, r3
 8006732:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006736:	2200      	movs	r2, #0
 8006738:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800673c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006740:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006744:	4642      	mov	r2, r8
 8006746:	464b      	mov	r3, r9
 8006748:	1891      	adds	r1, r2, r2
 800674a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800674c:	415b      	adcs	r3, r3
 800674e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006750:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006754:	4641      	mov	r1, r8
 8006756:	1851      	adds	r1, r2, r1
 8006758:	6339      	str	r1, [r7, #48]	@ 0x30
 800675a:	4649      	mov	r1, r9
 800675c:	414b      	adcs	r3, r1
 800675e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006760:	f04f 0200 	mov.w	r2, #0
 8006764:	f04f 0300 	mov.w	r3, #0
 8006768:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800676c:	4659      	mov	r1, fp
 800676e:	00cb      	lsls	r3, r1, #3
 8006770:	4651      	mov	r1, sl
 8006772:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006776:	4651      	mov	r1, sl
 8006778:	00ca      	lsls	r2, r1, #3
 800677a:	4610      	mov	r0, r2
 800677c:	4619      	mov	r1, r3
 800677e:	4603      	mov	r3, r0
 8006780:	4642      	mov	r2, r8
 8006782:	189b      	adds	r3, r3, r2
 8006784:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006788:	464b      	mov	r3, r9
 800678a:	460a      	mov	r2, r1
 800678c:	eb42 0303 	adc.w	r3, r2, r3
 8006790:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006794:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006798:	685b      	ldr	r3, [r3, #4]
 800679a:	2200      	movs	r2, #0
 800679c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80067a0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80067a4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80067a8:	460b      	mov	r3, r1
 80067aa:	18db      	adds	r3, r3, r3
 80067ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80067ae:	4613      	mov	r3, r2
 80067b0:	eb42 0303 	adc.w	r3, r2, r3
 80067b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80067b6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80067ba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80067be:	f7fa fa13 	bl	8000be8 <__aeabi_uldivmod>
 80067c2:	4602      	mov	r2, r0
 80067c4:	460b      	mov	r3, r1
 80067c6:	4b0d      	ldr	r3, [pc, #52]	@ (80067fc <UART_SetConfig+0x2d4>)
 80067c8:	fba3 1302 	umull	r1, r3, r3, r2
 80067cc:	095b      	lsrs	r3, r3, #5
 80067ce:	2164      	movs	r1, #100	@ 0x64
 80067d0:	fb01 f303 	mul.w	r3, r1, r3
 80067d4:	1ad3      	subs	r3, r2, r3
 80067d6:	00db      	lsls	r3, r3, #3
 80067d8:	3332      	adds	r3, #50	@ 0x32
 80067da:	4a08      	ldr	r2, [pc, #32]	@ (80067fc <UART_SetConfig+0x2d4>)
 80067dc:	fba2 2303 	umull	r2, r3, r2, r3
 80067e0:	095b      	lsrs	r3, r3, #5
 80067e2:	f003 0207 	and.w	r2, r3, #7
 80067e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	4422      	add	r2, r4
 80067ee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80067f0:	e106      	b.n	8006a00 <UART_SetConfig+0x4d8>
 80067f2:	bf00      	nop
 80067f4:	40011000 	.word	0x40011000
 80067f8:	40011400 	.word	0x40011400
 80067fc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006800:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006804:	2200      	movs	r2, #0
 8006806:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800680a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800680e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006812:	4642      	mov	r2, r8
 8006814:	464b      	mov	r3, r9
 8006816:	1891      	adds	r1, r2, r2
 8006818:	6239      	str	r1, [r7, #32]
 800681a:	415b      	adcs	r3, r3
 800681c:	627b      	str	r3, [r7, #36]	@ 0x24
 800681e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006822:	4641      	mov	r1, r8
 8006824:	1854      	adds	r4, r2, r1
 8006826:	4649      	mov	r1, r9
 8006828:	eb43 0501 	adc.w	r5, r3, r1
 800682c:	f04f 0200 	mov.w	r2, #0
 8006830:	f04f 0300 	mov.w	r3, #0
 8006834:	00eb      	lsls	r3, r5, #3
 8006836:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800683a:	00e2      	lsls	r2, r4, #3
 800683c:	4614      	mov	r4, r2
 800683e:	461d      	mov	r5, r3
 8006840:	4643      	mov	r3, r8
 8006842:	18e3      	adds	r3, r4, r3
 8006844:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006848:	464b      	mov	r3, r9
 800684a:	eb45 0303 	adc.w	r3, r5, r3
 800684e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006852:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006856:	685b      	ldr	r3, [r3, #4]
 8006858:	2200      	movs	r2, #0
 800685a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800685e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006862:	f04f 0200 	mov.w	r2, #0
 8006866:	f04f 0300 	mov.w	r3, #0
 800686a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800686e:	4629      	mov	r1, r5
 8006870:	008b      	lsls	r3, r1, #2
 8006872:	4621      	mov	r1, r4
 8006874:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006878:	4621      	mov	r1, r4
 800687a:	008a      	lsls	r2, r1, #2
 800687c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006880:	f7fa f9b2 	bl	8000be8 <__aeabi_uldivmod>
 8006884:	4602      	mov	r2, r0
 8006886:	460b      	mov	r3, r1
 8006888:	4b60      	ldr	r3, [pc, #384]	@ (8006a0c <UART_SetConfig+0x4e4>)
 800688a:	fba3 2302 	umull	r2, r3, r3, r2
 800688e:	095b      	lsrs	r3, r3, #5
 8006890:	011c      	lsls	r4, r3, #4
 8006892:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006896:	2200      	movs	r2, #0
 8006898:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800689c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80068a0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80068a4:	4642      	mov	r2, r8
 80068a6:	464b      	mov	r3, r9
 80068a8:	1891      	adds	r1, r2, r2
 80068aa:	61b9      	str	r1, [r7, #24]
 80068ac:	415b      	adcs	r3, r3
 80068ae:	61fb      	str	r3, [r7, #28]
 80068b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80068b4:	4641      	mov	r1, r8
 80068b6:	1851      	adds	r1, r2, r1
 80068b8:	6139      	str	r1, [r7, #16]
 80068ba:	4649      	mov	r1, r9
 80068bc:	414b      	adcs	r3, r1
 80068be:	617b      	str	r3, [r7, #20]
 80068c0:	f04f 0200 	mov.w	r2, #0
 80068c4:	f04f 0300 	mov.w	r3, #0
 80068c8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80068cc:	4659      	mov	r1, fp
 80068ce:	00cb      	lsls	r3, r1, #3
 80068d0:	4651      	mov	r1, sl
 80068d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80068d6:	4651      	mov	r1, sl
 80068d8:	00ca      	lsls	r2, r1, #3
 80068da:	4610      	mov	r0, r2
 80068dc:	4619      	mov	r1, r3
 80068de:	4603      	mov	r3, r0
 80068e0:	4642      	mov	r2, r8
 80068e2:	189b      	adds	r3, r3, r2
 80068e4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80068e8:	464b      	mov	r3, r9
 80068ea:	460a      	mov	r2, r1
 80068ec:	eb42 0303 	adc.w	r3, r2, r3
 80068f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80068f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068f8:	685b      	ldr	r3, [r3, #4]
 80068fa:	2200      	movs	r2, #0
 80068fc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80068fe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006900:	f04f 0200 	mov.w	r2, #0
 8006904:	f04f 0300 	mov.w	r3, #0
 8006908:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800690c:	4649      	mov	r1, r9
 800690e:	008b      	lsls	r3, r1, #2
 8006910:	4641      	mov	r1, r8
 8006912:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006916:	4641      	mov	r1, r8
 8006918:	008a      	lsls	r2, r1, #2
 800691a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800691e:	f7fa f963 	bl	8000be8 <__aeabi_uldivmod>
 8006922:	4602      	mov	r2, r0
 8006924:	460b      	mov	r3, r1
 8006926:	4611      	mov	r1, r2
 8006928:	4b38      	ldr	r3, [pc, #224]	@ (8006a0c <UART_SetConfig+0x4e4>)
 800692a:	fba3 2301 	umull	r2, r3, r3, r1
 800692e:	095b      	lsrs	r3, r3, #5
 8006930:	2264      	movs	r2, #100	@ 0x64
 8006932:	fb02 f303 	mul.w	r3, r2, r3
 8006936:	1acb      	subs	r3, r1, r3
 8006938:	011b      	lsls	r3, r3, #4
 800693a:	3332      	adds	r3, #50	@ 0x32
 800693c:	4a33      	ldr	r2, [pc, #204]	@ (8006a0c <UART_SetConfig+0x4e4>)
 800693e:	fba2 2303 	umull	r2, r3, r2, r3
 8006942:	095b      	lsrs	r3, r3, #5
 8006944:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006948:	441c      	add	r4, r3
 800694a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800694e:	2200      	movs	r2, #0
 8006950:	673b      	str	r3, [r7, #112]	@ 0x70
 8006952:	677a      	str	r2, [r7, #116]	@ 0x74
 8006954:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006958:	4642      	mov	r2, r8
 800695a:	464b      	mov	r3, r9
 800695c:	1891      	adds	r1, r2, r2
 800695e:	60b9      	str	r1, [r7, #8]
 8006960:	415b      	adcs	r3, r3
 8006962:	60fb      	str	r3, [r7, #12]
 8006964:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006968:	4641      	mov	r1, r8
 800696a:	1851      	adds	r1, r2, r1
 800696c:	6039      	str	r1, [r7, #0]
 800696e:	4649      	mov	r1, r9
 8006970:	414b      	adcs	r3, r1
 8006972:	607b      	str	r3, [r7, #4]
 8006974:	f04f 0200 	mov.w	r2, #0
 8006978:	f04f 0300 	mov.w	r3, #0
 800697c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006980:	4659      	mov	r1, fp
 8006982:	00cb      	lsls	r3, r1, #3
 8006984:	4651      	mov	r1, sl
 8006986:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800698a:	4651      	mov	r1, sl
 800698c:	00ca      	lsls	r2, r1, #3
 800698e:	4610      	mov	r0, r2
 8006990:	4619      	mov	r1, r3
 8006992:	4603      	mov	r3, r0
 8006994:	4642      	mov	r2, r8
 8006996:	189b      	adds	r3, r3, r2
 8006998:	66bb      	str	r3, [r7, #104]	@ 0x68
 800699a:	464b      	mov	r3, r9
 800699c:	460a      	mov	r2, r1
 800699e:	eb42 0303 	adc.w	r3, r2, r3
 80069a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80069a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069a8:	685b      	ldr	r3, [r3, #4]
 80069aa:	2200      	movs	r2, #0
 80069ac:	663b      	str	r3, [r7, #96]	@ 0x60
 80069ae:	667a      	str	r2, [r7, #100]	@ 0x64
 80069b0:	f04f 0200 	mov.w	r2, #0
 80069b4:	f04f 0300 	mov.w	r3, #0
 80069b8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80069bc:	4649      	mov	r1, r9
 80069be:	008b      	lsls	r3, r1, #2
 80069c0:	4641      	mov	r1, r8
 80069c2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80069c6:	4641      	mov	r1, r8
 80069c8:	008a      	lsls	r2, r1, #2
 80069ca:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80069ce:	f7fa f90b 	bl	8000be8 <__aeabi_uldivmod>
 80069d2:	4602      	mov	r2, r0
 80069d4:	460b      	mov	r3, r1
 80069d6:	4b0d      	ldr	r3, [pc, #52]	@ (8006a0c <UART_SetConfig+0x4e4>)
 80069d8:	fba3 1302 	umull	r1, r3, r3, r2
 80069dc:	095b      	lsrs	r3, r3, #5
 80069de:	2164      	movs	r1, #100	@ 0x64
 80069e0:	fb01 f303 	mul.w	r3, r1, r3
 80069e4:	1ad3      	subs	r3, r2, r3
 80069e6:	011b      	lsls	r3, r3, #4
 80069e8:	3332      	adds	r3, #50	@ 0x32
 80069ea:	4a08      	ldr	r2, [pc, #32]	@ (8006a0c <UART_SetConfig+0x4e4>)
 80069ec:	fba2 2303 	umull	r2, r3, r2, r3
 80069f0:	095b      	lsrs	r3, r3, #5
 80069f2:	f003 020f 	and.w	r2, r3, #15
 80069f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	4422      	add	r2, r4
 80069fe:	609a      	str	r2, [r3, #8]
}
 8006a00:	bf00      	nop
 8006a02:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006a06:	46bd      	mov	sp, r7
 8006a08:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006a0c:	51eb851f 	.word	0x51eb851f

08006a10 <__cvt>:
 8006a10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a14:	ec57 6b10 	vmov	r6, r7, d0
 8006a18:	2f00      	cmp	r7, #0
 8006a1a:	460c      	mov	r4, r1
 8006a1c:	4619      	mov	r1, r3
 8006a1e:	463b      	mov	r3, r7
 8006a20:	bfbb      	ittet	lt
 8006a22:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006a26:	461f      	movlt	r7, r3
 8006a28:	2300      	movge	r3, #0
 8006a2a:	232d      	movlt	r3, #45	@ 0x2d
 8006a2c:	700b      	strb	r3, [r1, #0]
 8006a2e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006a30:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006a34:	4691      	mov	r9, r2
 8006a36:	f023 0820 	bic.w	r8, r3, #32
 8006a3a:	bfbc      	itt	lt
 8006a3c:	4632      	movlt	r2, r6
 8006a3e:	4616      	movlt	r6, r2
 8006a40:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006a44:	d005      	beq.n	8006a52 <__cvt+0x42>
 8006a46:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006a4a:	d100      	bne.n	8006a4e <__cvt+0x3e>
 8006a4c:	3401      	adds	r4, #1
 8006a4e:	2102      	movs	r1, #2
 8006a50:	e000      	b.n	8006a54 <__cvt+0x44>
 8006a52:	2103      	movs	r1, #3
 8006a54:	ab03      	add	r3, sp, #12
 8006a56:	9301      	str	r3, [sp, #4]
 8006a58:	ab02      	add	r3, sp, #8
 8006a5a:	9300      	str	r3, [sp, #0]
 8006a5c:	ec47 6b10 	vmov	d0, r6, r7
 8006a60:	4653      	mov	r3, sl
 8006a62:	4622      	mov	r2, r4
 8006a64:	f000 fe58 	bl	8007718 <_dtoa_r>
 8006a68:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006a6c:	4605      	mov	r5, r0
 8006a6e:	d119      	bne.n	8006aa4 <__cvt+0x94>
 8006a70:	f019 0f01 	tst.w	r9, #1
 8006a74:	d00e      	beq.n	8006a94 <__cvt+0x84>
 8006a76:	eb00 0904 	add.w	r9, r0, r4
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	4630      	mov	r0, r6
 8006a80:	4639      	mov	r1, r7
 8006a82:	f7fa f841 	bl	8000b08 <__aeabi_dcmpeq>
 8006a86:	b108      	cbz	r0, 8006a8c <__cvt+0x7c>
 8006a88:	f8cd 900c 	str.w	r9, [sp, #12]
 8006a8c:	2230      	movs	r2, #48	@ 0x30
 8006a8e:	9b03      	ldr	r3, [sp, #12]
 8006a90:	454b      	cmp	r3, r9
 8006a92:	d31e      	bcc.n	8006ad2 <__cvt+0xc2>
 8006a94:	9b03      	ldr	r3, [sp, #12]
 8006a96:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006a98:	1b5b      	subs	r3, r3, r5
 8006a9a:	4628      	mov	r0, r5
 8006a9c:	6013      	str	r3, [r2, #0]
 8006a9e:	b004      	add	sp, #16
 8006aa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006aa4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006aa8:	eb00 0904 	add.w	r9, r0, r4
 8006aac:	d1e5      	bne.n	8006a7a <__cvt+0x6a>
 8006aae:	7803      	ldrb	r3, [r0, #0]
 8006ab0:	2b30      	cmp	r3, #48	@ 0x30
 8006ab2:	d10a      	bne.n	8006aca <__cvt+0xba>
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	4630      	mov	r0, r6
 8006aba:	4639      	mov	r1, r7
 8006abc:	f7fa f824 	bl	8000b08 <__aeabi_dcmpeq>
 8006ac0:	b918      	cbnz	r0, 8006aca <__cvt+0xba>
 8006ac2:	f1c4 0401 	rsb	r4, r4, #1
 8006ac6:	f8ca 4000 	str.w	r4, [sl]
 8006aca:	f8da 3000 	ldr.w	r3, [sl]
 8006ace:	4499      	add	r9, r3
 8006ad0:	e7d3      	b.n	8006a7a <__cvt+0x6a>
 8006ad2:	1c59      	adds	r1, r3, #1
 8006ad4:	9103      	str	r1, [sp, #12]
 8006ad6:	701a      	strb	r2, [r3, #0]
 8006ad8:	e7d9      	b.n	8006a8e <__cvt+0x7e>

08006ada <__exponent>:
 8006ada:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006adc:	2900      	cmp	r1, #0
 8006ade:	bfba      	itte	lt
 8006ae0:	4249      	neglt	r1, r1
 8006ae2:	232d      	movlt	r3, #45	@ 0x2d
 8006ae4:	232b      	movge	r3, #43	@ 0x2b
 8006ae6:	2909      	cmp	r1, #9
 8006ae8:	7002      	strb	r2, [r0, #0]
 8006aea:	7043      	strb	r3, [r0, #1]
 8006aec:	dd29      	ble.n	8006b42 <__exponent+0x68>
 8006aee:	f10d 0307 	add.w	r3, sp, #7
 8006af2:	461d      	mov	r5, r3
 8006af4:	270a      	movs	r7, #10
 8006af6:	461a      	mov	r2, r3
 8006af8:	fbb1 f6f7 	udiv	r6, r1, r7
 8006afc:	fb07 1416 	mls	r4, r7, r6, r1
 8006b00:	3430      	adds	r4, #48	@ 0x30
 8006b02:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006b06:	460c      	mov	r4, r1
 8006b08:	2c63      	cmp	r4, #99	@ 0x63
 8006b0a:	f103 33ff 	add.w	r3, r3, #4294967295
 8006b0e:	4631      	mov	r1, r6
 8006b10:	dcf1      	bgt.n	8006af6 <__exponent+0x1c>
 8006b12:	3130      	adds	r1, #48	@ 0x30
 8006b14:	1e94      	subs	r4, r2, #2
 8006b16:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006b1a:	1c41      	adds	r1, r0, #1
 8006b1c:	4623      	mov	r3, r4
 8006b1e:	42ab      	cmp	r3, r5
 8006b20:	d30a      	bcc.n	8006b38 <__exponent+0x5e>
 8006b22:	f10d 0309 	add.w	r3, sp, #9
 8006b26:	1a9b      	subs	r3, r3, r2
 8006b28:	42ac      	cmp	r4, r5
 8006b2a:	bf88      	it	hi
 8006b2c:	2300      	movhi	r3, #0
 8006b2e:	3302      	adds	r3, #2
 8006b30:	4403      	add	r3, r0
 8006b32:	1a18      	subs	r0, r3, r0
 8006b34:	b003      	add	sp, #12
 8006b36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b38:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006b3c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006b40:	e7ed      	b.n	8006b1e <__exponent+0x44>
 8006b42:	2330      	movs	r3, #48	@ 0x30
 8006b44:	3130      	adds	r1, #48	@ 0x30
 8006b46:	7083      	strb	r3, [r0, #2]
 8006b48:	70c1      	strb	r1, [r0, #3]
 8006b4a:	1d03      	adds	r3, r0, #4
 8006b4c:	e7f1      	b.n	8006b32 <__exponent+0x58>
	...

08006b50 <_printf_float>:
 8006b50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b54:	b08d      	sub	sp, #52	@ 0x34
 8006b56:	460c      	mov	r4, r1
 8006b58:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006b5c:	4616      	mov	r6, r2
 8006b5e:	461f      	mov	r7, r3
 8006b60:	4605      	mov	r5, r0
 8006b62:	f000 fcd9 	bl	8007518 <_localeconv_r>
 8006b66:	6803      	ldr	r3, [r0, #0]
 8006b68:	9304      	str	r3, [sp, #16]
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	f7f9 fba0 	bl	80002b0 <strlen>
 8006b70:	2300      	movs	r3, #0
 8006b72:	930a      	str	r3, [sp, #40]	@ 0x28
 8006b74:	f8d8 3000 	ldr.w	r3, [r8]
 8006b78:	9005      	str	r0, [sp, #20]
 8006b7a:	3307      	adds	r3, #7
 8006b7c:	f023 0307 	bic.w	r3, r3, #7
 8006b80:	f103 0208 	add.w	r2, r3, #8
 8006b84:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006b88:	f8d4 b000 	ldr.w	fp, [r4]
 8006b8c:	f8c8 2000 	str.w	r2, [r8]
 8006b90:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006b94:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006b98:	9307      	str	r3, [sp, #28]
 8006b9a:	f8cd 8018 	str.w	r8, [sp, #24]
 8006b9e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006ba2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ba6:	4b9c      	ldr	r3, [pc, #624]	@ (8006e18 <_printf_float+0x2c8>)
 8006ba8:	f04f 32ff 	mov.w	r2, #4294967295
 8006bac:	f7f9 ffde 	bl	8000b6c <__aeabi_dcmpun>
 8006bb0:	bb70      	cbnz	r0, 8006c10 <_printf_float+0xc0>
 8006bb2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006bb6:	4b98      	ldr	r3, [pc, #608]	@ (8006e18 <_printf_float+0x2c8>)
 8006bb8:	f04f 32ff 	mov.w	r2, #4294967295
 8006bbc:	f7f9 ffb8 	bl	8000b30 <__aeabi_dcmple>
 8006bc0:	bb30      	cbnz	r0, 8006c10 <_printf_float+0xc0>
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	4640      	mov	r0, r8
 8006bc8:	4649      	mov	r1, r9
 8006bca:	f7f9 ffa7 	bl	8000b1c <__aeabi_dcmplt>
 8006bce:	b110      	cbz	r0, 8006bd6 <_printf_float+0x86>
 8006bd0:	232d      	movs	r3, #45	@ 0x2d
 8006bd2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006bd6:	4a91      	ldr	r2, [pc, #580]	@ (8006e1c <_printf_float+0x2cc>)
 8006bd8:	4b91      	ldr	r3, [pc, #580]	@ (8006e20 <_printf_float+0x2d0>)
 8006bda:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006bde:	bf8c      	ite	hi
 8006be0:	4690      	movhi	r8, r2
 8006be2:	4698      	movls	r8, r3
 8006be4:	2303      	movs	r3, #3
 8006be6:	6123      	str	r3, [r4, #16]
 8006be8:	f02b 0304 	bic.w	r3, fp, #4
 8006bec:	6023      	str	r3, [r4, #0]
 8006bee:	f04f 0900 	mov.w	r9, #0
 8006bf2:	9700      	str	r7, [sp, #0]
 8006bf4:	4633      	mov	r3, r6
 8006bf6:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006bf8:	4621      	mov	r1, r4
 8006bfa:	4628      	mov	r0, r5
 8006bfc:	f000 f9d2 	bl	8006fa4 <_printf_common>
 8006c00:	3001      	adds	r0, #1
 8006c02:	f040 808d 	bne.w	8006d20 <_printf_float+0x1d0>
 8006c06:	f04f 30ff 	mov.w	r0, #4294967295
 8006c0a:	b00d      	add	sp, #52	@ 0x34
 8006c0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c10:	4642      	mov	r2, r8
 8006c12:	464b      	mov	r3, r9
 8006c14:	4640      	mov	r0, r8
 8006c16:	4649      	mov	r1, r9
 8006c18:	f7f9 ffa8 	bl	8000b6c <__aeabi_dcmpun>
 8006c1c:	b140      	cbz	r0, 8006c30 <_printf_float+0xe0>
 8006c1e:	464b      	mov	r3, r9
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	bfbc      	itt	lt
 8006c24:	232d      	movlt	r3, #45	@ 0x2d
 8006c26:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006c2a:	4a7e      	ldr	r2, [pc, #504]	@ (8006e24 <_printf_float+0x2d4>)
 8006c2c:	4b7e      	ldr	r3, [pc, #504]	@ (8006e28 <_printf_float+0x2d8>)
 8006c2e:	e7d4      	b.n	8006bda <_printf_float+0x8a>
 8006c30:	6863      	ldr	r3, [r4, #4]
 8006c32:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006c36:	9206      	str	r2, [sp, #24]
 8006c38:	1c5a      	adds	r2, r3, #1
 8006c3a:	d13b      	bne.n	8006cb4 <_printf_float+0x164>
 8006c3c:	2306      	movs	r3, #6
 8006c3e:	6063      	str	r3, [r4, #4]
 8006c40:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006c44:	2300      	movs	r3, #0
 8006c46:	6022      	str	r2, [r4, #0]
 8006c48:	9303      	str	r3, [sp, #12]
 8006c4a:	ab0a      	add	r3, sp, #40	@ 0x28
 8006c4c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006c50:	ab09      	add	r3, sp, #36	@ 0x24
 8006c52:	9300      	str	r3, [sp, #0]
 8006c54:	6861      	ldr	r1, [r4, #4]
 8006c56:	ec49 8b10 	vmov	d0, r8, r9
 8006c5a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006c5e:	4628      	mov	r0, r5
 8006c60:	f7ff fed6 	bl	8006a10 <__cvt>
 8006c64:	9b06      	ldr	r3, [sp, #24]
 8006c66:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006c68:	2b47      	cmp	r3, #71	@ 0x47
 8006c6a:	4680      	mov	r8, r0
 8006c6c:	d129      	bne.n	8006cc2 <_printf_float+0x172>
 8006c6e:	1cc8      	adds	r0, r1, #3
 8006c70:	db02      	blt.n	8006c78 <_printf_float+0x128>
 8006c72:	6863      	ldr	r3, [r4, #4]
 8006c74:	4299      	cmp	r1, r3
 8006c76:	dd41      	ble.n	8006cfc <_printf_float+0x1ac>
 8006c78:	f1aa 0a02 	sub.w	sl, sl, #2
 8006c7c:	fa5f fa8a 	uxtb.w	sl, sl
 8006c80:	3901      	subs	r1, #1
 8006c82:	4652      	mov	r2, sl
 8006c84:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006c88:	9109      	str	r1, [sp, #36]	@ 0x24
 8006c8a:	f7ff ff26 	bl	8006ada <__exponent>
 8006c8e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006c90:	1813      	adds	r3, r2, r0
 8006c92:	2a01      	cmp	r2, #1
 8006c94:	4681      	mov	r9, r0
 8006c96:	6123      	str	r3, [r4, #16]
 8006c98:	dc02      	bgt.n	8006ca0 <_printf_float+0x150>
 8006c9a:	6822      	ldr	r2, [r4, #0]
 8006c9c:	07d2      	lsls	r2, r2, #31
 8006c9e:	d501      	bpl.n	8006ca4 <_printf_float+0x154>
 8006ca0:	3301      	adds	r3, #1
 8006ca2:	6123      	str	r3, [r4, #16]
 8006ca4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d0a2      	beq.n	8006bf2 <_printf_float+0xa2>
 8006cac:	232d      	movs	r3, #45	@ 0x2d
 8006cae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006cb2:	e79e      	b.n	8006bf2 <_printf_float+0xa2>
 8006cb4:	9a06      	ldr	r2, [sp, #24]
 8006cb6:	2a47      	cmp	r2, #71	@ 0x47
 8006cb8:	d1c2      	bne.n	8006c40 <_printf_float+0xf0>
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d1c0      	bne.n	8006c40 <_printf_float+0xf0>
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	e7bd      	b.n	8006c3e <_printf_float+0xee>
 8006cc2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006cc6:	d9db      	bls.n	8006c80 <_printf_float+0x130>
 8006cc8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006ccc:	d118      	bne.n	8006d00 <_printf_float+0x1b0>
 8006cce:	2900      	cmp	r1, #0
 8006cd0:	6863      	ldr	r3, [r4, #4]
 8006cd2:	dd0b      	ble.n	8006cec <_printf_float+0x19c>
 8006cd4:	6121      	str	r1, [r4, #16]
 8006cd6:	b913      	cbnz	r3, 8006cde <_printf_float+0x18e>
 8006cd8:	6822      	ldr	r2, [r4, #0]
 8006cda:	07d0      	lsls	r0, r2, #31
 8006cdc:	d502      	bpl.n	8006ce4 <_printf_float+0x194>
 8006cde:	3301      	adds	r3, #1
 8006ce0:	440b      	add	r3, r1
 8006ce2:	6123      	str	r3, [r4, #16]
 8006ce4:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006ce6:	f04f 0900 	mov.w	r9, #0
 8006cea:	e7db      	b.n	8006ca4 <_printf_float+0x154>
 8006cec:	b913      	cbnz	r3, 8006cf4 <_printf_float+0x1a4>
 8006cee:	6822      	ldr	r2, [r4, #0]
 8006cf0:	07d2      	lsls	r2, r2, #31
 8006cf2:	d501      	bpl.n	8006cf8 <_printf_float+0x1a8>
 8006cf4:	3302      	adds	r3, #2
 8006cf6:	e7f4      	b.n	8006ce2 <_printf_float+0x192>
 8006cf8:	2301      	movs	r3, #1
 8006cfa:	e7f2      	b.n	8006ce2 <_printf_float+0x192>
 8006cfc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006d00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d02:	4299      	cmp	r1, r3
 8006d04:	db05      	blt.n	8006d12 <_printf_float+0x1c2>
 8006d06:	6823      	ldr	r3, [r4, #0]
 8006d08:	6121      	str	r1, [r4, #16]
 8006d0a:	07d8      	lsls	r0, r3, #31
 8006d0c:	d5ea      	bpl.n	8006ce4 <_printf_float+0x194>
 8006d0e:	1c4b      	adds	r3, r1, #1
 8006d10:	e7e7      	b.n	8006ce2 <_printf_float+0x192>
 8006d12:	2900      	cmp	r1, #0
 8006d14:	bfd4      	ite	le
 8006d16:	f1c1 0202 	rsble	r2, r1, #2
 8006d1a:	2201      	movgt	r2, #1
 8006d1c:	4413      	add	r3, r2
 8006d1e:	e7e0      	b.n	8006ce2 <_printf_float+0x192>
 8006d20:	6823      	ldr	r3, [r4, #0]
 8006d22:	055a      	lsls	r2, r3, #21
 8006d24:	d407      	bmi.n	8006d36 <_printf_float+0x1e6>
 8006d26:	6923      	ldr	r3, [r4, #16]
 8006d28:	4642      	mov	r2, r8
 8006d2a:	4631      	mov	r1, r6
 8006d2c:	4628      	mov	r0, r5
 8006d2e:	47b8      	blx	r7
 8006d30:	3001      	adds	r0, #1
 8006d32:	d12b      	bne.n	8006d8c <_printf_float+0x23c>
 8006d34:	e767      	b.n	8006c06 <_printf_float+0xb6>
 8006d36:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006d3a:	f240 80dd 	bls.w	8006ef8 <_printf_float+0x3a8>
 8006d3e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006d42:	2200      	movs	r2, #0
 8006d44:	2300      	movs	r3, #0
 8006d46:	f7f9 fedf 	bl	8000b08 <__aeabi_dcmpeq>
 8006d4a:	2800      	cmp	r0, #0
 8006d4c:	d033      	beq.n	8006db6 <_printf_float+0x266>
 8006d4e:	4a37      	ldr	r2, [pc, #220]	@ (8006e2c <_printf_float+0x2dc>)
 8006d50:	2301      	movs	r3, #1
 8006d52:	4631      	mov	r1, r6
 8006d54:	4628      	mov	r0, r5
 8006d56:	47b8      	blx	r7
 8006d58:	3001      	adds	r0, #1
 8006d5a:	f43f af54 	beq.w	8006c06 <_printf_float+0xb6>
 8006d5e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006d62:	4543      	cmp	r3, r8
 8006d64:	db02      	blt.n	8006d6c <_printf_float+0x21c>
 8006d66:	6823      	ldr	r3, [r4, #0]
 8006d68:	07d8      	lsls	r0, r3, #31
 8006d6a:	d50f      	bpl.n	8006d8c <_printf_float+0x23c>
 8006d6c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d70:	4631      	mov	r1, r6
 8006d72:	4628      	mov	r0, r5
 8006d74:	47b8      	blx	r7
 8006d76:	3001      	adds	r0, #1
 8006d78:	f43f af45 	beq.w	8006c06 <_printf_float+0xb6>
 8006d7c:	f04f 0900 	mov.w	r9, #0
 8006d80:	f108 38ff 	add.w	r8, r8, #4294967295
 8006d84:	f104 0a1a 	add.w	sl, r4, #26
 8006d88:	45c8      	cmp	r8, r9
 8006d8a:	dc09      	bgt.n	8006da0 <_printf_float+0x250>
 8006d8c:	6823      	ldr	r3, [r4, #0]
 8006d8e:	079b      	lsls	r3, r3, #30
 8006d90:	f100 8103 	bmi.w	8006f9a <_printf_float+0x44a>
 8006d94:	68e0      	ldr	r0, [r4, #12]
 8006d96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d98:	4298      	cmp	r0, r3
 8006d9a:	bfb8      	it	lt
 8006d9c:	4618      	movlt	r0, r3
 8006d9e:	e734      	b.n	8006c0a <_printf_float+0xba>
 8006da0:	2301      	movs	r3, #1
 8006da2:	4652      	mov	r2, sl
 8006da4:	4631      	mov	r1, r6
 8006da6:	4628      	mov	r0, r5
 8006da8:	47b8      	blx	r7
 8006daa:	3001      	adds	r0, #1
 8006dac:	f43f af2b 	beq.w	8006c06 <_printf_float+0xb6>
 8006db0:	f109 0901 	add.w	r9, r9, #1
 8006db4:	e7e8      	b.n	8006d88 <_printf_float+0x238>
 8006db6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	dc39      	bgt.n	8006e30 <_printf_float+0x2e0>
 8006dbc:	4a1b      	ldr	r2, [pc, #108]	@ (8006e2c <_printf_float+0x2dc>)
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	4631      	mov	r1, r6
 8006dc2:	4628      	mov	r0, r5
 8006dc4:	47b8      	blx	r7
 8006dc6:	3001      	adds	r0, #1
 8006dc8:	f43f af1d 	beq.w	8006c06 <_printf_float+0xb6>
 8006dcc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006dd0:	ea59 0303 	orrs.w	r3, r9, r3
 8006dd4:	d102      	bne.n	8006ddc <_printf_float+0x28c>
 8006dd6:	6823      	ldr	r3, [r4, #0]
 8006dd8:	07d9      	lsls	r1, r3, #31
 8006dda:	d5d7      	bpl.n	8006d8c <_printf_float+0x23c>
 8006ddc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006de0:	4631      	mov	r1, r6
 8006de2:	4628      	mov	r0, r5
 8006de4:	47b8      	blx	r7
 8006de6:	3001      	adds	r0, #1
 8006de8:	f43f af0d 	beq.w	8006c06 <_printf_float+0xb6>
 8006dec:	f04f 0a00 	mov.w	sl, #0
 8006df0:	f104 0b1a 	add.w	fp, r4, #26
 8006df4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006df6:	425b      	negs	r3, r3
 8006df8:	4553      	cmp	r3, sl
 8006dfa:	dc01      	bgt.n	8006e00 <_printf_float+0x2b0>
 8006dfc:	464b      	mov	r3, r9
 8006dfe:	e793      	b.n	8006d28 <_printf_float+0x1d8>
 8006e00:	2301      	movs	r3, #1
 8006e02:	465a      	mov	r2, fp
 8006e04:	4631      	mov	r1, r6
 8006e06:	4628      	mov	r0, r5
 8006e08:	47b8      	blx	r7
 8006e0a:	3001      	adds	r0, #1
 8006e0c:	f43f aefb 	beq.w	8006c06 <_printf_float+0xb6>
 8006e10:	f10a 0a01 	add.w	sl, sl, #1
 8006e14:	e7ee      	b.n	8006df4 <_printf_float+0x2a4>
 8006e16:	bf00      	nop
 8006e18:	7fefffff 	.word	0x7fefffff
 8006e1c:	0800973c 	.word	0x0800973c
 8006e20:	08009738 	.word	0x08009738
 8006e24:	08009744 	.word	0x08009744
 8006e28:	08009740 	.word	0x08009740
 8006e2c:	08009748 	.word	0x08009748
 8006e30:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006e32:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006e36:	4553      	cmp	r3, sl
 8006e38:	bfa8      	it	ge
 8006e3a:	4653      	movge	r3, sl
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	4699      	mov	r9, r3
 8006e40:	dc36      	bgt.n	8006eb0 <_printf_float+0x360>
 8006e42:	f04f 0b00 	mov.w	fp, #0
 8006e46:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006e4a:	f104 021a 	add.w	r2, r4, #26
 8006e4e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006e50:	9306      	str	r3, [sp, #24]
 8006e52:	eba3 0309 	sub.w	r3, r3, r9
 8006e56:	455b      	cmp	r3, fp
 8006e58:	dc31      	bgt.n	8006ebe <_printf_float+0x36e>
 8006e5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e5c:	459a      	cmp	sl, r3
 8006e5e:	dc3a      	bgt.n	8006ed6 <_printf_float+0x386>
 8006e60:	6823      	ldr	r3, [r4, #0]
 8006e62:	07da      	lsls	r2, r3, #31
 8006e64:	d437      	bmi.n	8006ed6 <_printf_float+0x386>
 8006e66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e68:	ebaa 0903 	sub.w	r9, sl, r3
 8006e6c:	9b06      	ldr	r3, [sp, #24]
 8006e6e:	ebaa 0303 	sub.w	r3, sl, r3
 8006e72:	4599      	cmp	r9, r3
 8006e74:	bfa8      	it	ge
 8006e76:	4699      	movge	r9, r3
 8006e78:	f1b9 0f00 	cmp.w	r9, #0
 8006e7c:	dc33      	bgt.n	8006ee6 <_printf_float+0x396>
 8006e7e:	f04f 0800 	mov.w	r8, #0
 8006e82:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006e86:	f104 0b1a 	add.w	fp, r4, #26
 8006e8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e8c:	ebaa 0303 	sub.w	r3, sl, r3
 8006e90:	eba3 0309 	sub.w	r3, r3, r9
 8006e94:	4543      	cmp	r3, r8
 8006e96:	f77f af79 	ble.w	8006d8c <_printf_float+0x23c>
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	465a      	mov	r2, fp
 8006e9e:	4631      	mov	r1, r6
 8006ea0:	4628      	mov	r0, r5
 8006ea2:	47b8      	blx	r7
 8006ea4:	3001      	adds	r0, #1
 8006ea6:	f43f aeae 	beq.w	8006c06 <_printf_float+0xb6>
 8006eaa:	f108 0801 	add.w	r8, r8, #1
 8006eae:	e7ec      	b.n	8006e8a <_printf_float+0x33a>
 8006eb0:	4642      	mov	r2, r8
 8006eb2:	4631      	mov	r1, r6
 8006eb4:	4628      	mov	r0, r5
 8006eb6:	47b8      	blx	r7
 8006eb8:	3001      	adds	r0, #1
 8006eba:	d1c2      	bne.n	8006e42 <_printf_float+0x2f2>
 8006ebc:	e6a3      	b.n	8006c06 <_printf_float+0xb6>
 8006ebe:	2301      	movs	r3, #1
 8006ec0:	4631      	mov	r1, r6
 8006ec2:	4628      	mov	r0, r5
 8006ec4:	9206      	str	r2, [sp, #24]
 8006ec6:	47b8      	blx	r7
 8006ec8:	3001      	adds	r0, #1
 8006eca:	f43f ae9c 	beq.w	8006c06 <_printf_float+0xb6>
 8006ece:	9a06      	ldr	r2, [sp, #24]
 8006ed0:	f10b 0b01 	add.w	fp, fp, #1
 8006ed4:	e7bb      	b.n	8006e4e <_printf_float+0x2fe>
 8006ed6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006eda:	4631      	mov	r1, r6
 8006edc:	4628      	mov	r0, r5
 8006ede:	47b8      	blx	r7
 8006ee0:	3001      	adds	r0, #1
 8006ee2:	d1c0      	bne.n	8006e66 <_printf_float+0x316>
 8006ee4:	e68f      	b.n	8006c06 <_printf_float+0xb6>
 8006ee6:	9a06      	ldr	r2, [sp, #24]
 8006ee8:	464b      	mov	r3, r9
 8006eea:	4442      	add	r2, r8
 8006eec:	4631      	mov	r1, r6
 8006eee:	4628      	mov	r0, r5
 8006ef0:	47b8      	blx	r7
 8006ef2:	3001      	adds	r0, #1
 8006ef4:	d1c3      	bne.n	8006e7e <_printf_float+0x32e>
 8006ef6:	e686      	b.n	8006c06 <_printf_float+0xb6>
 8006ef8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006efc:	f1ba 0f01 	cmp.w	sl, #1
 8006f00:	dc01      	bgt.n	8006f06 <_printf_float+0x3b6>
 8006f02:	07db      	lsls	r3, r3, #31
 8006f04:	d536      	bpl.n	8006f74 <_printf_float+0x424>
 8006f06:	2301      	movs	r3, #1
 8006f08:	4642      	mov	r2, r8
 8006f0a:	4631      	mov	r1, r6
 8006f0c:	4628      	mov	r0, r5
 8006f0e:	47b8      	blx	r7
 8006f10:	3001      	adds	r0, #1
 8006f12:	f43f ae78 	beq.w	8006c06 <_printf_float+0xb6>
 8006f16:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f1a:	4631      	mov	r1, r6
 8006f1c:	4628      	mov	r0, r5
 8006f1e:	47b8      	blx	r7
 8006f20:	3001      	adds	r0, #1
 8006f22:	f43f ae70 	beq.w	8006c06 <_printf_float+0xb6>
 8006f26:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006f32:	f7f9 fde9 	bl	8000b08 <__aeabi_dcmpeq>
 8006f36:	b9c0      	cbnz	r0, 8006f6a <_printf_float+0x41a>
 8006f38:	4653      	mov	r3, sl
 8006f3a:	f108 0201 	add.w	r2, r8, #1
 8006f3e:	4631      	mov	r1, r6
 8006f40:	4628      	mov	r0, r5
 8006f42:	47b8      	blx	r7
 8006f44:	3001      	adds	r0, #1
 8006f46:	d10c      	bne.n	8006f62 <_printf_float+0x412>
 8006f48:	e65d      	b.n	8006c06 <_printf_float+0xb6>
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	465a      	mov	r2, fp
 8006f4e:	4631      	mov	r1, r6
 8006f50:	4628      	mov	r0, r5
 8006f52:	47b8      	blx	r7
 8006f54:	3001      	adds	r0, #1
 8006f56:	f43f ae56 	beq.w	8006c06 <_printf_float+0xb6>
 8006f5a:	f108 0801 	add.w	r8, r8, #1
 8006f5e:	45d0      	cmp	r8, sl
 8006f60:	dbf3      	blt.n	8006f4a <_printf_float+0x3fa>
 8006f62:	464b      	mov	r3, r9
 8006f64:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006f68:	e6df      	b.n	8006d2a <_printf_float+0x1da>
 8006f6a:	f04f 0800 	mov.w	r8, #0
 8006f6e:	f104 0b1a 	add.w	fp, r4, #26
 8006f72:	e7f4      	b.n	8006f5e <_printf_float+0x40e>
 8006f74:	2301      	movs	r3, #1
 8006f76:	4642      	mov	r2, r8
 8006f78:	e7e1      	b.n	8006f3e <_printf_float+0x3ee>
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	464a      	mov	r2, r9
 8006f7e:	4631      	mov	r1, r6
 8006f80:	4628      	mov	r0, r5
 8006f82:	47b8      	blx	r7
 8006f84:	3001      	adds	r0, #1
 8006f86:	f43f ae3e 	beq.w	8006c06 <_printf_float+0xb6>
 8006f8a:	f108 0801 	add.w	r8, r8, #1
 8006f8e:	68e3      	ldr	r3, [r4, #12]
 8006f90:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006f92:	1a5b      	subs	r3, r3, r1
 8006f94:	4543      	cmp	r3, r8
 8006f96:	dcf0      	bgt.n	8006f7a <_printf_float+0x42a>
 8006f98:	e6fc      	b.n	8006d94 <_printf_float+0x244>
 8006f9a:	f04f 0800 	mov.w	r8, #0
 8006f9e:	f104 0919 	add.w	r9, r4, #25
 8006fa2:	e7f4      	b.n	8006f8e <_printf_float+0x43e>

08006fa4 <_printf_common>:
 8006fa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fa8:	4616      	mov	r6, r2
 8006faa:	4698      	mov	r8, r3
 8006fac:	688a      	ldr	r2, [r1, #8]
 8006fae:	690b      	ldr	r3, [r1, #16]
 8006fb0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006fb4:	4293      	cmp	r3, r2
 8006fb6:	bfb8      	it	lt
 8006fb8:	4613      	movlt	r3, r2
 8006fba:	6033      	str	r3, [r6, #0]
 8006fbc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006fc0:	4607      	mov	r7, r0
 8006fc2:	460c      	mov	r4, r1
 8006fc4:	b10a      	cbz	r2, 8006fca <_printf_common+0x26>
 8006fc6:	3301      	adds	r3, #1
 8006fc8:	6033      	str	r3, [r6, #0]
 8006fca:	6823      	ldr	r3, [r4, #0]
 8006fcc:	0699      	lsls	r1, r3, #26
 8006fce:	bf42      	ittt	mi
 8006fd0:	6833      	ldrmi	r3, [r6, #0]
 8006fd2:	3302      	addmi	r3, #2
 8006fd4:	6033      	strmi	r3, [r6, #0]
 8006fd6:	6825      	ldr	r5, [r4, #0]
 8006fd8:	f015 0506 	ands.w	r5, r5, #6
 8006fdc:	d106      	bne.n	8006fec <_printf_common+0x48>
 8006fde:	f104 0a19 	add.w	sl, r4, #25
 8006fe2:	68e3      	ldr	r3, [r4, #12]
 8006fe4:	6832      	ldr	r2, [r6, #0]
 8006fe6:	1a9b      	subs	r3, r3, r2
 8006fe8:	42ab      	cmp	r3, r5
 8006fea:	dc26      	bgt.n	800703a <_printf_common+0x96>
 8006fec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006ff0:	6822      	ldr	r2, [r4, #0]
 8006ff2:	3b00      	subs	r3, #0
 8006ff4:	bf18      	it	ne
 8006ff6:	2301      	movne	r3, #1
 8006ff8:	0692      	lsls	r2, r2, #26
 8006ffa:	d42b      	bmi.n	8007054 <_printf_common+0xb0>
 8006ffc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007000:	4641      	mov	r1, r8
 8007002:	4638      	mov	r0, r7
 8007004:	47c8      	blx	r9
 8007006:	3001      	adds	r0, #1
 8007008:	d01e      	beq.n	8007048 <_printf_common+0xa4>
 800700a:	6823      	ldr	r3, [r4, #0]
 800700c:	6922      	ldr	r2, [r4, #16]
 800700e:	f003 0306 	and.w	r3, r3, #6
 8007012:	2b04      	cmp	r3, #4
 8007014:	bf02      	ittt	eq
 8007016:	68e5      	ldreq	r5, [r4, #12]
 8007018:	6833      	ldreq	r3, [r6, #0]
 800701a:	1aed      	subeq	r5, r5, r3
 800701c:	68a3      	ldr	r3, [r4, #8]
 800701e:	bf0c      	ite	eq
 8007020:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007024:	2500      	movne	r5, #0
 8007026:	4293      	cmp	r3, r2
 8007028:	bfc4      	itt	gt
 800702a:	1a9b      	subgt	r3, r3, r2
 800702c:	18ed      	addgt	r5, r5, r3
 800702e:	2600      	movs	r6, #0
 8007030:	341a      	adds	r4, #26
 8007032:	42b5      	cmp	r5, r6
 8007034:	d11a      	bne.n	800706c <_printf_common+0xc8>
 8007036:	2000      	movs	r0, #0
 8007038:	e008      	b.n	800704c <_printf_common+0xa8>
 800703a:	2301      	movs	r3, #1
 800703c:	4652      	mov	r2, sl
 800703e:	4641      	mov	r1, r8
 8007040:	4638      	mov	r0, r7
 8007042:	47c8      	blx	r9
 8007044:	3001      	adds	r0, #1
 8007046:	d103      	bne.n	8007050 <_printf_common+0xac>
 8007048:	f04f 30ff 	mov.w	r0, #4294967295
 800704c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007050:	3501      	adds	r5, #1
 8007052:	e7c6      	b.n	8006fe2 <_printf_common+0x3e>
 8007054:	18e1      	adds	r1, r4, r3
 8007056:	1c5a      	adds	r2, r3, #1
 8007058:	2030      	movs	r0, #48	@ 0x30
 800705a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800705e:	4422      	add	r2, r4
 8007060:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007064:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007068:	3302      	adds	r3, #2
 800706a:	e7c7      	b.n	8006ffc <_printf_common+0x58>
 800706c:	2301      	movs	r3, #1
 800706e:	4622      	mov	r2, r4
 8007070:	4641      	mov	r1, r8
 8007072:	4638      	mov	r0, r7
 8007074:	47c8      	blx	r9
 8007076:	3001      	adds	r0, #1
 8007078:	d0e6      	beq.n	8007048 <_printf_common+0xa4>
 800707a:	3601      	adds	r6, #1
 800707c:	e7d9      	b.n	8007032 <_printf_common+0x8e>
	...

08007080 <_printf_i>:
 8007080:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007084:	7e0f      	ldrb	r7, [r1, #24]
 8007086:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007088:	2f78      	cmp	r7, #120	@ 0x78
 800708a:	4691      	mov	r9, r2
 800708c:	4680      	mov	r8, r0
 800708e:	460c      	mov	r4, r1
 8007090:	469a      	mov	sl, r3
 8007092:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007096:	d807      	bhi.n	80070a8 <_printf_i+0x28>
 8007098:	2f62      	cmp	r7, #98	@ 0x62
 800709a:	d80a      	bhi.n	80070b2 <_printf_i+0x32>
 800709c:	2f00      	cmp	r7, #0
 800709e:	f000 80d1 	beq.w	8007244 <_printf_i+0x1c4>
 80070a2:	2f58      	cmp	r7, #88	@ 0x58
 80070a4:	f000 80b8 	beq.w	8007218 <_printf_i+0x198>
 80070a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80070ac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80070b0:	e03a      	b.n	8007128 <_printf_i+0xa8>
 80070b2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80070b6:	2b15      	cmp	r3, #21
 80070b8:	d8f6      	bhi.n	80070a8 <_printf_i+0x28>
 80070ba:	a101      	add	r1, pc, #4	@ (adr r1, 80070c0 <_printf_i+0x40>)
 80070bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80070c0:	08007119 	.word	0x08007119
 80070c4:	0800712d 	.word	0x0800712d
 80070c8:	080070a9 	.word	0x080070a9
 80070cc:	080070a9 	.word	0x080070a9
 80070d0:	080070a9 	.word	0x080070a9
 80070d4:	080070a9 	.word	0x080070a9
 80070d8:	0800712d 	.word	0x0800712d
 80070dc:	080070a9 	.word	0x080070a9
 80070e0:	080070a9 	.word	0x080070a9
 80070e4:	080070a9 	.word	0x080070a9
 80070e8:	080070a9 	.word	0x080070a9
 80070ec:	0800722b 	.word	0x0800722b
 80070f0:	08007157 	.word	0x08007157
 80070f4:	080071e5 	.word	0x080071e5
 80070f8:	080070a9 	.word	0x080070a9
 80070fc:	080070a9 	.word	0x080070a9
 8007100:	0800724d 	.word	0x0800724d
 8007104:	080070a9 	.word	0x080070a9
 8007108:	08007157 	.word	0x08007157
 800710c:	080070a9 	.word	0x080070a9
 8007110:	080070a9 	.word	0x080070a9
 8007114:	080071ed 	.word	0x080071ed
 8007118:	6833      	ldr	r3, [r6, #0]
 800711a:	1d1a      	adds	r2, r3, #4
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	6032      	str	r2, [r6, #0]
 8007120:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007124:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007128:	2301      	movs	r3, #1
 800712a:	e09c      	b.n	8007266 <_printf_i+0x1e6>
 800712c:	6833      	ldr	r3, [r6, #0]
 800712e:	6820      	ldr	r0, [r4, #0]
 8007130:	1d19      	adds	r1, r3, #4
 8007132:	6031      	str	r1, [r6, #0]
 8007134:	0606      	lsls	r6, r0, #24
 8007136:	d501      	bpl.n	800713c <_printf_i+0xbc>
 8007138:	681d      	ldr	r5, [r3, #0]
 800713a:	e003      	b.n	8007144 <_printf_i+0xc4>
 800713c:	0645      	lsls	r5, r0, #25
 800713e:	d5fb      	bpl.n	8007138 <_printf_i+0xb8>
 8007140:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007144:	2d00      	cmp	r5, #0
 8007146:	da03      	bge.n	8007150 <_printf_i+0xd0>
 8007148:	232d      	movs	r3, #45	@ 0x2d
 800714a:	426d      	negs	r5, r5
 800714c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007150:	4858      	ldr	r0, [pc, #352]	@ (80072b4 <_printf_i+0x234>)
 8007152:	230a      	movs	r3, #10
 8007154:	e011      	b.n	800717a <_printf_i+0xfa>
 8007156:	6821      	ldr	r1, [r4, #0]
 8007158:	6833      	ldr	r3, [r6, #0]
 800715a:	0608      	lsls	r0, r1, #24
 800715c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007160:	d402      	bmi.n	8007168 <_printf_i+0xe8>
 8007162:	0649      	lsls	r1, r1, #25
 8007164:	bf48      	it	mi
 8007166:	b2ad      	uxthmi	r5, r5
 8007168:	2f6f      	cmp	r7, #111	@ 0x6f
 800716a:	4852      	ldr	r0, [pc, #328]	@ (80072b4 <_printf_i+0x234>)
 800716c:	6033      	str	r3, [r6, #0]
 800716e:	bf14      	ite	ne
 8007170:	230a      	movne	r3, #10
 8007172:	2308      	moveq	r3, #8
 8007174:	2100      	movs	r1, #0
 8007176:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800717a:	6866      	ldr	r6, [r4, #4]
 800717c:	60a6      	str	r6, [r4, #8]
 800717e:	2e00      	cmp	r6, #0
 8007180:	db05      	blt.n	800718e <_printf_i+0x10e>
 8007182:	6821      	ldr	r1, [r4, #0]
 8007184:	432e      	orrs	r6, r5
 8007186:	f021 0104 	bic.w	r1, r1, #4
 800718a:	6021      	str	r1, [r4, #0]
 800718c:	d04b      	beq.n	8007226 <_printf_i+0x1a6>
 800718e:	4616      	mov	r6, r2
 8007190:	fbb5 f1f3 	udiv	r1, r5, r3
 8007194:	fb03 5711 	mls	r7, r3, r1, r5
 8007198:	5dc7      	ldrb	r7, [r0, r7]
 800719a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800719e:	462f      	mov	r7, r5
 80071a0:	42bb      	cmp	r3, r7
 80071a2:	460d      	mov	r5, r1
 80071a4:	d9f4      	bls.n	8007190 <_printf_i+0x110>
 80071a6:	2b08      	cmp	r3, #8
 80071a8:	d10b      	bne.n	80071c2 <_printf_i+0x142>
 80071aa:	6823      	ldr	r3, [r4, #0]
 80071ac:	07df      	lsls	r7, r3, #31
 80071ae:	d508      	bpl.n	80071c2 <_printf_i+0x142>
 80071b0:	6923      	ldr	r3, [r4, #16]
 80071b2:	6861      	ldr	r1, [r4, #4]
 80071b4:	4299      	cmp	r1, r3
 80071b6:	bfde      	ittt	le
 80071b8:	2330      	movle	r3, #48	@ 0x30
 80071ba:	f806 3c01 	strble.w	r3, [r6, #-1]
 80071be:	f106 36ff 	addle.w	r6, r6, #4294967295
 80071c2:	1b92      	subs	r2, r2, r6
 80071c4:	6122      	str	r2, [r4, #16]
 80071c6:	f8cd a000 	str.w	sl, [sp]
 80071ca:	464b      	mov	r3, r9
 80071cc:	aa03      	add	r2, sp, #12
 80071ce:	4621      	mov	r1, r4
 80071d0:	4640      	mov	r0, r8
 80071d2:	f7ff fee7 	bl	8006fa4 <_printf_common>
 80071d6:	3001      	adds	r0, #1
 80071d8:	d14a      	bne.n	8007270 <_printf_i+0x1f0>
 80071da:	f04f 30ff 	mov.w	r0, #4294967295
 80071de:	b004      	add	sp, #16
 80071e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071e4:	6823      	ldr	r3, [r4, #0]
 80071e6:	f043 0320 	orr.w	r3, r3, #32
 80071ea:	6023      	str	r3, [r4, #0]
 80071ec:	4832      	ldr	r0, [pc, #200]	@ (80072b8 <_printf_i+0x238>)
 80071ee:	2778      	movs	r7, #120	@ 0x78
 80071f0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80071f4:	6823      	ldr	r3, [r4, #0]
 80071f6:	6831      	ldr	r1, [r6, #0]
 80071f8:	061f      	lsls	r7, r3, #24
 80071fa:	f851 5b04 	ldr.w	r5, [r1], #4
 80071fe:	d402      	bmi.n	8007206 <_printf_i+0x186>
 8007200:	065f      	lsls	r7, r3, #25
 8007202:	bf48      	it	mi
 8007204:	b2ad      	uxthmi	r5, r5
 8007206:	6031      	str	r1, [r6, #0]
 8007208:	07d9      	lsls	r1, r3, #31
 800720a:	bf44      	itt	mi
 800720c:	f043 0320 	orrmi.w	r3, r3, #32
 8007210:	6023      	strmi	r3, [r4, #0]
 8007212:	b11d      	cbz	r5, 800721c <_printf_i+0x19c>
 8007214:	2310      	movs	r3, #16
 8007216:	e7ad      	b.n	8007174 <_printf_i+0xf4>
 8007218:	4826      	ldr	r0, [pc, #152]	@ (80072b4 <_printf_i+0x234>)
 800721a:	e7e9      	b.n	80071f0 <_printf_i+0x170>
 800721c:	6823      	ldr	r3, [r4, #0]
 800721e:	f023 0320 	bic.w	r3, r3, #32
 8007222:	6023      	str	r3, [r4, #0]
 8007224:	e7f6      	b.n	8007214 <_printf_i+0x194>
 8007226:	4616      	mov	r6, r2
 8007228:	e7bd      	b.n	80071a6 <_printf_i+0x126>
 800722a:	6833      	ldr	r3, [r6, #0]
 800722c:	6825      	ldr	r5, [r4, #0]
 800722e:	6961      	ldr	r1, [r4, #20]
 8007230:	1d18      	adds	r0, r3, #4
 8007232:	6030      	str	r0, [r6, #0]
 8007234:	062e      	lsls	r6, r5, #24
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	d501      	bpl.n	800723e <_printf_i+0x1be>
 800723a:	6019      	str	r1, [r3, #0]
 800723c:	e002      	b.n	8007244 <_printf_i+0x1c4>
 800723e:	0668      	lsls	r0, r5, #25
 8007240:	d5fb      	bpl.n	800723a <_printf_i+0x1ba>
 8007242:	8019      	strh	r1, [r3, #0]
 8007244:	2300      	movs	r3, #0
 8007246:	6123      	str	r3, [r4, #16]
 8007248:	4616      	mov	r6, r2
 800724a:	e7bc      	b.n	80071c6 <_printf_i+0x146>
 800724c:	6833      	ldr	r3, [r6, #0]
 800724e:	1d1a      	adds	r2, r3, #4
 8007250:	6032      	str	r2, [r6, #0]
 8007252:	681e      	ldr	r6, [r3, #0]
 8007254:	6862      	ldr	r2, [r4, #4]
 8007256:	2100      	movs	r1, #0
 8007258:	4630      	mov	r0, r6
 800725a:	f7f8 ffd9 	bl	8000210 <memchr>
 800725e:	b108      	cbz	r0, 8007264 <_printf_i+0x1e4>
 8007260:	1b80      	subs	r0, r0, r6
 8007262:	6060      	str	r0, [r4, #4]
 8007264:	6863      	ldr	r3, [r4, #4]
 8007266:	6123      	str	r3, [r4, #16]
 8007268:	2300      	movs	r3, #0
 800726a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800726e:	e7aa      	b.n	80071c6 <_printf_i+0x146>
 8007270:	6923      	ldr	r3, [r4, #16]
 8007272:	4632      	mov	r2, r6
 8007274:	4649      	mov	r1, r9
 8007276:	4640      	mov	r0, r8
 8007278:	47d0      	blx	sl
 800727a:	3001      	adds	r0, #1
 800727c:	d0ad      	beq.n	80071da <_printf_i+0x15a>
 800727e:	6823      	ldr	r3, [r4, #0]
 8007280:	079b      	lsls	r3, r3, #30
 8007282:	d413      	bmi.n	80072ac <_printf_i+0x22c>
 8007284:	68e0      	ldr	r0, [r4, #12]
 8007286:	9b03      	ldr	r3, [sp, #12]
 8007288:	4298      	cmp	r0, r3
 800728a:	bfb8      	it	lt
 800728c:	4618      	movlt	r0, r3
 800728e:	e7a6      	b.n	80071de <_printf_i+0x15e>
 8007290:	2301      	movs	r3, #1
 8007292:	4632      	mov	r2, r6
 8007294:	4649      	mov	r1, r9
 8007296:	4640      	mov	r0, r8
 8007298:	47d0      	blx	sl
 800729a:	3001      	adds	r0, #1
 800729c:	d09d      	beq.n	80071da <_printf_i+0x15a>
 800729e:	3501      	adds	r5, #1
 80072a0:	68e3      	ldr	r3, [r4, #12]
 80072a2:	9903      	ldr	r1, [sp, #12]
 80072a4:	1a5b      	subs	r3, r3, r1
 80072a6:	42ab      	cmp	r3, r5
 80072a8:	dcf2      	bgt.n	8007290 <_printf_i+0x210>
 80072aa:	e7eb      	b.n	8007284 <_printf_i+0x204>
 80072ac:	2500      	movs	r5, #0
 80072ae:	f104 0619 	add.w	r6, r4, #25
 80072b2:	e7f5      	b.n	80072a0 <_printf_i+0x220>
 80072b4:	0800974a 	.word	0x0800974a
 80072b8:	0800975b 	.word	0x0800975b

080072bc <std>:
 80072bc:	2300      	movs	r3, #0
 80072be:	b510      	push	{r4, lr}
 80072c0:	4604      	mov	r4, r0
 80072c2:	e9c0 3300 	strd	r3, r3, [r0]
 80072c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80072ca:	6083      	str	r3, [r0, #8]
 80072cc:	8181      	strh	r1, [r0, #12]
 80072ce:	6643      	str	r3, [r0, #100]	@ 0x64
 80072d0:	81c2      	strh	r2, [r0, #14]
 80072d2:	6183      	str	r3, [r0, #24]
 80072d4:	4619      	mov	r1, r3
 80072d6:	2208      	movs	r2, #8
 80072d8:	305c      	adds	r0, #92	@ 0x5c
 80072da:	f000 f915 	bl	8007508 <memset>
 80072de:	4b0d      	ldr	r3, [pc, #52]	@ (8007314 <std+0x58>)
 80072e0:	6263      	str	r3, [r4, #36]	@ 0x24
 80072e2:	4b0d      	ldr	r3, [pc, #52]	@ (8007318 <std+0x5c>)
 80072e4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80072e6:	4b0d      	ldr	r3, [pc, #52]	@ (800731c <std+0x60>)
 80072e8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80072ea:	4b0d      	ldr	r3, [pc, #52]	@ (8007320 <std+0x64>)
 80072ec:	6323      	str	r3, [r4, #48]	@ 0x30
 80072ee:	4b0d      	ldr	r3, [pc, #52]	@ (8007324 <std+0x68>)
 80072f0:	6224      	str	r4, [r4, #32]
 80072f2:	429c      	cmp	r4, r3
 80072f4:	d006      	beq.n	8007304 <std+0x48>
 80072f6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80072fa:	4294      	cmp	r4, r2
 80072fc:	d002      	beq.n	8007304 <std+0x48>
 80072fe:	33d0      	adds	r3, #208	@ 0xd0
 8007300:	429c      	cmp	r4, r3
 8007302:	d105      	bne.n	8007310 <std+0x54>
 8007304:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007308:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800730c:	f000 b978 	b.w	8007600 <__retarget_lock_init_recursive>
 8007310:	bd10      	pop	{r4, pc}
 8007312:	bf00      	nop
 8007314:	08007441 	.word	0x08007441
 8007318:	08007463 	.word	0x08007463
 800731c:	0800749b 	.word	0x0800749b
 8007320:	080074bf 	.word	0x080074bf
 8007324:	2000044c 	.word	0x2000044c

08007328 <stdio_exit_handler>:
 8007328:	4a02      	ldr	r2, [pc, #8]	@ (8007334 <stdio_exit_handler+0xc>)
 800732a:	4903      	ldr	r1, [pc, #12]	@ (8007338 <stdio_exit_handler+0x10>)
 800732c:	4803      	ldr	r0, [pc, #12]	@ (800733c <stdio_exit_handler+0x14>)
 800732e:	f000 b869 	b.w	8007404 <_fwalk_sglue>
 8007332:	bf00      	nop
 8007334:	2000000c 	.word	0x2000000c
 8007338:	08008f65 	.word	0x08008f65
 800733c:	2000001c 	.word	0x2000001c

08007340 <cleanup_stdio>:
 8007340:	6841      	ldr	r1, [r0, #4]
 8007342:	4b0c      	ldr	r3, [pc, #48]	@ (8007374 <cleanup_stdio+0x34>)
 8007344:	4299      	cmp	r1, r3
 8007346:	b510      	push	{r4, lr}
 8007348:	4604      	mov	r4, r0
 800734a:	d001      	beq.n	8007350 <cleanup_stdio+0x10>
 800734c:	f001 fe0a 	bl	8008f64 <_fflush_r>
 8007350:	68a1      	ldr	r1, [r4, #8]
 8007352:	4b09      	ldr	r3, [pc, #36]	@ (8007378 <cleanup_stdio+0x38>)
 8007354:	4299      	cmp	r1, r3
 8007356:	d002      	beq.n	800735e <cleanup_stdio+0x1e>
 8007358:	4620      	mov	r0, r4
 800735a:	f001 fe03 	bl	8008f64 <_fflush_r>
 800735e:	68e1      	ldr	r1, [r4, #12]
 8007360:	4b06      	ldr	r3, [pc, #24]	@ (800737c <cleanup_stdio+0x3c>)
 8007362:	4299      	cmp	r1, r3
 8007364:	d004      	beq.n	8007370 <cleanup_stdio+0x30>
 8007366:	4620      	mov	r0, r4
 8007368:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800736c:	f001 bdfa 	b.w	8008f64 <_fflush_r>
 8007370:	bd10      	pop	{r4, pc}
 8007372:	bf00      	nop
 8007374:	2000044c 	.word	0x2000044c
 8007378:	200004b4 	.word	0x200004b4
 800737c:	2000051c 	.word	0x2000051c

08007380 <global_stdio_init.part.0>:
 8007380:	b510      	push	{r4, lr}
 8007382:	4b0b      	ldr	r3, [pc, #44]	@ (80073b0 <global_stdio_init.part.0+0x30>)
 8007384:	4c0b      	ldr	r4, [pc, #44]	@ (80073b4 <global_stdio_init.part.0+0x34>)
 8007386:	4a0c      	ldr	r2, [pc, #48]	@ (80073b8 <global_stdio_init.part.0+0x38>)
 8007388:	601a      	str	r2, [r3, #0]
 800738a:	4620      	mov	r0, r4
 800738c:	2200      	movs	r2, #0
 800738e:	2104      	movs	r1, #4
 8007390:	f7ff ff94 	bl	80072bc <std>
 8007394:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007398:	2201      	movs	r2, #1
 800739a:	2109      	movs	r1, #9
 800739c:	f7ff ff8e 	bl	80072bc <std>
 80073a0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80073a4:	2202      	movs	r2, #2
 80073a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073aa:	2112      	movs	r1, #18
 80073ac:	f7ff bf86 	b.w	80072bc <std>
 80073b0:	20000584 	.word	0x20000584
 80073b4:	2000044c 	.word	0x2000044c
 80073b8:	08007329 	.word	0x08007329

080073bc <__sfp_lock_acquire>:
 80073bc:	4801      	ldr	r0, [pc, #4]	@ (80073c4 <__sfp_lock_acquire+0x8>)
 80073be:	f000 b920 	b.w	8007602 <__retarget_lock_acquire_recursive>
 80073c2:	bf00      	nop
 80073c4:	2000058d 	.word	0x2000058d

080073c8 <__sfp_lock_release>:
 80073c8:	4801      	ldr	r0, [pc, #4]	@ (80073d0 <__sfp_lock_release+0x8>)
 80073ca:	f000 b91b 	b.w	8007604 <__retarget_lock_release_recursive>
 80073ce:	bf00      	nop
 80073d0:	2000058d 	.word	0x2000058d

080073d4 <__sinit>:
 80073d4:	b510      	push	{r4, lr}
 80073d6:	4604      	mov	r4, r0
 80073d8:	f7ff fff0 	bl	80073bc <__sfp_lock_acquire>
 80073dc:	6a23      	ldr	r3, [r4, #32]
 80073de:	b11b      	cbz	r3, 80073e8 <__sinit+0x14>
 80073e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073e4:	f7ff bff0 	b.w	80073c8 <__sfp_lock_release>
 80073e8:	4b04      	ldr	r3, [pc, #16]	@ (80073fc <__sinit+0x28>)
 80073ea:	6223      	str	r3, [r4, #32]
 80073ec:	4b04      	ldr	r3, [pc, #16]	@ (8007400 <__sinit+0x2c>)
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d1f5      	bne.n	80073e0 <__sinit+0xc>
 80073f4:	f7ff ffc4 	bl	8007380 <global_stdio_init.part.0>
 80073f8:	e7f2      	b.n	80073e0 <__sinit+0xc>
 80073fa:	bf00      	nop
 80073fc:	08007341 	.word	0x08007341
 8007400:	20000584 	.word	0x20000584

08007404 <_fwalk_sglue>:
 8007404:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007408:	4607      	mov	r7, r0
 800740a:	4688      	mov	r8, r1
 800740c:	4614      	mov	r4, r2
 800740e:	2600      	movs	r6, #0
 8007410:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007414:	f1b9 0901 	subs.w	r9, r9, #1
 8007418:	d505      	bpl.n	8007426 <_fwalk_sglue+0x22>
 800741a:	6824      	ldr	r4, [r4, #0]
 800741c:	2c00      	cmp	r4, #0
 800741e:	d1f7      	bne.n	8007410 <_fwalk_sglue+0xc>
 8007420:	4630      	mov	r0, r6
 8007422:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007426:	89ab      	ldrh	r3, [r5, #12]
 8007428:	2b01      	cmp	r3, #1
 800742a:	d907      	bls.n	800743c <_fwalk_sglue+0x38>
 800742c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007430:	3301      	adds	r3, #1
 8007432:	d003      	beq.n	800743c <_fwalk_sglue+0x38>
 8007434:	4629      	mov	r1, r5
 8007436:	4638      	mov	r0, r7
 8007438:	47c0      	blx	r8
 800743a:	4306      	orrs	r6, r0
 800743c:	3568      	adds	r5, #104	@ 0x68
 800743e:	e7e9      	b.n	8007414 <_fwalk_sglue+0x10>

08007440 <__sread>:
 8007440:	b510      	push	{r4, lr}
 8007442:	460c      	mov	r4, r1
 8007444:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007448:	f000 f88c 	bl	8007564 <_read_r>
 800744c:	2800      	cmp	r0, #0
 800744e:	bfab      	itete	ge
 8007450:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007452:	89a3      	ldrhlt	r3, [r4, #12]
 8007454:	181b      	addge	r3, r3, r0
 8007456:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800745a:	bfac      	ite	ge
 800745c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800745e:	81a3      	strhlt	r3, [r4, #12]
 8007460:	bd10      	pop	{r4, pc}

08007462 <__swrite>:
 8007462:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007466:	461f      	mov	r7, r3
 8007468:	898b      	ldrh	r3, [r1, #12]
 800746a:	05db      	lsls	r3, r3, #23
 800746c:	4605      	mov	r5, r0
 800746e:	460c      	mov	r4, r1
 8007470:	4616      	mov	r6, r2
 8007472:	d505      	bpl.n	8007480 <__swrite+0x1e>
 8007474:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007478:	2302      	movs	r3, #2
 800747a:	2200      	movs	r2, #0
 800747c:	f000 f860 	bl	8007540 <_lseek_r>
 8007480:	89a3      	ldrh	r3, [r4, #12]
 8007482:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007486:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800748a:	81a3      	strh	r3, [r4, #12]
 800748c:	4632      	mov	r2, r6
 800748e:	463b      	mov	r3, r7
 8007490:	4628      	mov	r0, r5
 8007492:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007496:	f000 b877 	b.w	8007588 <_write_r>

0800749a <__sseek>:
 800749a:	b510      	push	{r4, lr}
 800749c:	460c      	mov	r4, r1
 800749e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074a2:	f000 f84d 	bl	8007540 <_lseek_r>
 80074a6:	1c43      	adds	r3, r0, #1
 80074a8:	89a3      	ldrh	r3, [r4, #12]
 80074aa:	bf15      	itete	ne
 80074ac:	6560      	strne	r0, [r4, #84]	@ 0x54
 80074ae:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80074b2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80074b6:	81a3      	strheq	r3, [r4, #12]
 80074b8:	bf18      	it	ne
 80074ba:	81a3      	strhne	r3, [r4, #12]
 80074bc:	bd10      	pop	{r4, pc}

080074be <__sclose>:
 80074be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074c2:	f000 b82d 	b.w	8007520 <_close_r>
	...

080074c8 <_vsiprintf_r>:
 80074c8:	b510      	push	{r4, lr}
 80074ca:	b09a      	sub	sp, #104	@ 0x68
 80074cc:	2400      	movs	r4, #0
 80074ce:	9100      	str	r1, [sp, #0]
 80074d0:	9104      	str	r1, [sp, #16]
 80074d2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80074d6:	9105      	str	r1, [sp, #20]
 80074d8:	9102      	str	r1, [sp, #8]
 80074da:	4905      	ldr	r1, [pc, #20]	@ (80074f0 <_vsiprintf_r+0x28>)
 80074dc:	9103      	str	r1, [sp, #12]
 80074de:	4669      	mov	r1, sp
 80074e0:	9419      	str	r4, [sp, #100]	@ 0x64
 80074e2:	f001 fbbf 	bl	8008c64 <_svfiprintf_r>
 80074e6:	9b00      	ldr	r3, [sp, #0]
 80074e8:	701c      	strb	r4, [r3, #0]
 80074ea:	b01a      	add	sp, #104	@ 0x68
 80074ec:	bd10      	pop	{r4, pc}
 80074ee:	bf00      	nop
 80074f0:	ffff0208 	.word	0xffff0208

080074f4 <vsiprintf>:
 80074f4:	4613      	mov	r3, r2
 80074f6:	460a      	mov	r2, r1
 80074f8:	4601      	mov	r1, r0
 80074fa:	4802      	ldr	r0, [pc, #8]	@ (8007504 <vsiprintf+0x10>)
 80074fc:	6800      	ldr	r0, [r0, #0]
 80074fe:	f7ff bfe3 	b.w	80074c8 <_vsiprintf_r>
 8007502:	bf00      	nop
 8007504:	20000018 	.word	0x20000018

08007508 <memset>:
 8007508:	4402      	add	r2, r0
 800750a:	4603      	mov	r3, r0
 800750c:	4293      	cmp	r3, r2
 800750e:	d100      	bne.n	8007512 <memset+0xa>
 8007510:	4770      	bx	lr
 8007512:	f803 1b01 	strb.w	r1, [r3], #1
 8007516:	e7f9      	b.n	800750c <memset+0x4>

08007518 <_localeconv_r>:
 8007518:	4800      	ldr	r0, [pc, #0]	@ (800751c <_localeconv_r+0x4>)
 800751a:	4770      	bx	lr
 800751c:	20000158 	.word	0x20000158

08007520 <_close_r>:
 8007520:	b538      	push	{r3, r4, r5, lr}
 8007522:	4d06      	ldr	r5, [pc, #24]	@ (800753c <_close_r+0x1c>)
 8007524:	2300      	movs	r3, #0
 8007526:	4604      	mov	r4, r0
 8007528:	4608      	mov	r0, r1
 800752a:	602b      	str	r3, [r5, #0]
 800752c:	f7fa fdb8 	bl	80020a0 <_close>
 8007530:	1c43      	adds	r3, r0, #1
 8007532:	d102      	bne.n	800753a <_close_r+0x1a>
 8007534:	682b      	ldr	r3, [r5, #0]
 8007536:	b103      	cbz	r3, 800753a <_close_r+0x1a>
 8007538:	6023      	str	r3, [r4, #0]
 800753a:	bd38      	pop	{r3, r4, r5, pc}
 800753c:	20000588 	.word	0x20000588

08007540 <_lseek_r>:
 8007540:	b538      	push	{r3, r4, r5, lr}
 8007542:	4d07      	ldr	r5, [pc, #28]	@ (8007560 <_lseek_r+0x20>)
 8007544:	4604      	mov	r4, r0
 8007546:	4608      	mov	r0, r1
 8007548:	4611      	mov	r1, r2
 800754a:	2200      	movs	r2, #0
 800754c:	602a      	str	r2, [r5, #0]
 800754e:	461a      	mov	r2, r3
 8007550:	f7fa fdcd 	bl	80020ee <_lseek>
 8007554:	1c43      	adds	r3, r0, #1
 8007556:	d102      	bne.n	800755e <_lseek_r+0x1e>
 8007558:	682b      	ldr	r3, [r5, #0]
 800755a:	b103      	cbz	r3, 800755e <_lseek_r+0x1e>
 800755c:	6023      	str	r3, [r4, #0]
 800755e:	bd38      	pop	{r3, r4, r5, pc}
 8007560:	20000588 	.word	0x20000588

08007564 <_read_r>:
 8007564:	b538      	push	{r3, r4, r5, lr}
 8007566:	4d07      	ldr	r5, [pc, #28]	@ (8007584 <_read_r+0x20>)
 8007568:	4604      	mov	r4, r0
 800756a:	4608      	mov	r0, r1
 800756c:	4611      	mov	r1, r2
 800756e:	2200      	movs	r2, #0
 8007570:	602a      	str	r2, [r5, #0]
 8007572:	461a      	mov	r2, r3
 8007574:	f7fa fd5b 	bl	800202e <_read>
 8007578:	1c43      	adds	r3, r0, #1
 800757a:	d102      	bne.n	8007582 <_read_r+0x1e>
 800757c:	682b      	ldr	r3, [r5, #0]
 800757e:	b103      	cbz	r3, 8007582 <_read_r+0x1e>
 8007580:	6023      	str	r3, [r4, #0]
 8007582:	bd38      	pop	{r3, r4, r5, pc}
 8007584:	20000588 	.word	0x20000588

08007588 <_write_r>:
 8007588:	b538      	push	{r3, r4, r5, lr}
 800758a:	4d07      	ldr	r5, [pc, #28]	@ (80075a8 <_write_r+0x20>)
 800758c:	4604      	mov	r4, r0
 800758e:	4608      	mov	r0, r1
 8007590:	4611      	mov	r1, r2
 8007592:	2200      	movs	r2, #0
 8007594:	602a      	str	r2, [r5, #0]
 8007596:	461a      	mov	r2, r3
 8007598:	f7fa fd66 	bl	8002068 <_write>
 800759c:	1c43      	adds	r3, r0, #1
 800759e:	d102      	bne.n	80075a6 <_write_r+0x1e>
 80075a0:	682b      	ldr	r3, [r5, #0]
 80075a2:	b103      	cbz	r3, 80075a6 <_write_r+0x1e>
 80075a4:	6023      	str	r3, [r4, #0]
 80075a6:	bd38      	pop	{r3, r4, r5, pc}
 80075a8:	20000588 	.word	0x20000588

080075ac <__errno>:
 80075ac:	4b01      	ldr	r3, [pc, #4]	@ (80075b4 <__errno+0x8>)
 80075ae:	6818      	ldr	r0, [r3, #0]
 80075b0:	4770      	bx	lr
 80075b2:	bf00      	nop
 80075b4:	20000018 	.word	0x20000018

080075b8 <__libc_init_array>:
 80075b8:	b570      	push	{r4, r5, r6, lr}
 80075ba:	4d0d      	ldr	r5, [pc, #52]	@ (80075f0 <__libc_init_array+0x38>)
 80075bc:	4c0d      	ldr	r4, [pc, #52]	@ (80075f4 <__libc_init_array+0x3c>)
 80075be:	1b64      	subs	r4, r4, r5
 80075c0:	10a4      	asrs	r4, r4, #2
 80075c2:	2600      	movs	r6, #0
 80075c4:	42a6      	cmp	r6, r4
 80075c6:	d109      	bne.n	80075dc <__libc_init_array+0x24>
 80075c8:	4d0b      	ldr	r5, [pc, #44]	@ (80075f8 <__libc_init_array+0x40>)
 80075ca:	4c0c      	ldr	r4, [pc, #48]	@ (80075fc <__libc_init_array+0x44>)
 80075cc:	f002 f868 	bl	80096a0 <_init>
 80075d0:	1b64      	subs	r4, r4, r5
 80075d2:	10a4      	asrs	r4, r4, #2
 80075d4:	2600      	movs	r6, #0
 80075d6:	42a6      	cmp	r6, r4
 80075d8:	d105      	bne.n	80075e6 <__libc_init_array+0x2e>
 80075da:	bd70      	pop	{r4, r5, r6, pc}
 80075dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80075e0:	4798      	blx	r3
 80075e2:	3601      	adds	r6, #1
 80075e4:	e7ee      	b.n	80075c4 <__libc_init_array+0xc>
 80075e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80075ea:	4798      	blx	r3
 80075ec:	3601      	adds	r6, #1
 80075ee:	e7f2      	b.n	80075d6 <__libc_init_array+0x1e>
 80075f0:	08009ab4 	.word	0x08009ab4
 80075f4:	08009ab4 	.word	0x08009ab4
 80075f8:	08009ab4 	.word	0x08009ab4
 80075fc:	08009ab8 	.word	0x08009ab8

08007600 <__retarget_lock_init_recursive>:
 8007600:	4770      	bx	lr

08007602 <__retarget_lock_acquire_recursive>:
 8007602:	4770      	bx	lr

08007604 <__retarget_lock_release_recursive>:
 8007604:	4770      	bx	lr

08007606 <quorem>:
 8007606:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800760a:	6903      	ldr	r3, [r0, #16]
 800760c:	690c      	ldr	r4, [r1, #16]
 800760e:	42a3      	cmp	r3, r4
 8007610:	4607      	mov	r7, r0
 8007612:	db7e      	blt.n	8007712 <quorem+0x10c>
 8007614:	3c01      	subs	r4, #1
 8007616:	f101 0814 	add.w	r8, r1, #20
 800761a:	00a3      	lsls	r3, r4, #2
 800761c:	f100 0514 	add.w	r5, r0, #20
 8007620:	9300      	str	r3, [sp, #0]
 8007622:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007626:	9301      	str	r3, [sp, #4]
 8007628:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800762c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007630:	3301      	adds	r3, #1
 8007632:	429a      	cmp	r2, r3
 8007634:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007638:	fbb2 f6f3 	udiv	r6, r2, r3
 800763c:	d32e      	bcc.n	800769c <quorem+0x96>
 800763e:	f04f 0a00 	mov.w	sl, #0
 8007642:	46c4      	mov	ip, r8
 8007644:	46ae      	mov	lr, r5
 8007646:	46d3      	mov	fp, sl
 8007648:	f85c 3b04 	ldr.w	r3, [ip], #4
 800764c:	b298      	uxth	r0, r3
 800764e:	fb06 a000 	mla	r0, r6, r0, sl
 8007652:	0c02      	lsrs	r2, r0, #16
 8007654:	0c1b      	lsrs	r3, r3, #16
 8007656:	fb06 2303 	mla	r3, r6, r3, r2
 800765a:	f8de 2000 	ldr.w	r2, [lr]
 800765e:	b280      	uxth	r0, r0
 8007660:	b292      	uxth	r2, r2
 8007662:	1a12      	subs	r2, r2, r0
 8007664:	445a      	add	r2, fp
 8007666:	f8de 0000 	ldr.w	r0, [lr]
 800766a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800766e:	b29b      	uxth	r3, r3
 8007670:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007674:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007678:	b292      	uxth	r2, r2
 800767a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800767e:	45e1      	cmp	r9, ip
 8007680:	f84e 2b04 	str.w	r2, [lr], #4
 8007684:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007688:	d2de      	bcs.n	8007648 <quorem+0x42>
 800768a:	9b00      	ldr	r3, [sp, #0]
 800768c:	58eb      	ldr	r3, [r5, r3]
 800768e:	b92b      	cbnz	r3, 800769c <quorem+0x96>
 8007690:	9b01      	ldr	r3, [sp, #4]
 8007692:	3b04      	subs	r3, #4
 8007694:	429d      	cmp	r5, r3
 8007696:	461a      	mov	r2, r3
 8007698:	d32f      	bcc.n	80076fa <quorem+0xf4>
 800769a:	613c      	str	r4, [r7, #16]
 800769c:	4638      	mov	r0, r7
 800769e:	f001 f97d 	bl	800899c <__mcmp>
 80076a2:	2800      	cmp	r0, #0
 80076a4:	db25      	blt.n	80076f2 <quorem+0xec>
 80076a6:	4629      	mov	r1, r5
 80076a8:	2000      	movs	r0, #0
 80076aa:	f858 2b04 	ldr.w	r2, [r8], #4
 80076ae:	f8d1 c000 	ldr.w	ip, [r1]
 80076b2:	fa1f fe82 	uxth.w	lr, r2
 80076b6:	fa1f f38c 	uxth.w	r3, ip
 80076ba:	eba3 030e 	sub.w	r3, r3, lr
 80076be:	4403      	add	r3, r0
 80076c0:	0c12      	lsrs	r2, r2, #16
 80076c2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80076c6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80076ca:	b29b      	uxth	r3, r3
 80076cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80076d0:	45c1      	cmp	r9, r8
 80076d2:	f841 3b04 	str.w	r3, [r1], #4
 80076d6:	ea4f 4022 	mov.w	r0, r2, asr #16
 80076da:	d2e6      	bcs.n	80076aa <quorem+0xa4>
 80076dc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80076e0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80076e4:	b922      	cbnz	r2, 80076f0 <quorem+0xea>
 80076e6:	3b04      	subs	r3, #4
 80076e8:	429d      	cmp	r5, r3
 80076ea:	461a      	mov	r2, r3
 80076ec:	d30b      	bcc.n	8007706 <quorem+0x100>
 80076ee:	613c      	str	r4, [r7, #16]
 80076f0:	3601      	adds	r6, #1
 80076f2:	4630      	mov	r0, r6
 80076f4:	b003      	add	sp, #12
 80076f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076fa:	6812      	ldr	r2, [r2, #0]
 80076fc:	3b04      	subs	r3, #4
 80076fe:	2a00      	cmp	r2, #0
 8007700:	d1cb      	bne.n	800769a <quorem+0x94>
 8007702:	3c01      	subs	r4, #1
 8007704:	e7c6      	b.n	8007694 <quorem+0x8e>
 8007706:	6812      	ldr	r2, [r2, #0]
 8007708:	3b04      	subs	r3, #4
 800770a:	2a00      	cmp	r2, #0
 800770c:	d1ef      	bne.n	80076ee <quorem+0xe8>
 800770e:	3c01      	subs	r4, #1
 8007710:	e7ea      	b.n	80076e8 <quorem+0xe2>
 8007712:	2000      	movs	r0, #0
 8007714:	e7ee      	b.n	80076f4 <quorem+0xee>
	...

08007718 <_dtoa_r>:
 8007718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800771c:	69c7      	ldr	r7, [r0, #28]
 800771e:	b097      	sub	sp, #92	@ 0x5c
 8007720:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007724:	ec55 4b10 	vmov	r4, r5, d0
 8007728:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800772a:	9107      	str	r1, [sp, #28]
 800772c:	4681      	mov	r9, r0
 800772e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007730:	9311      	str	r3, [sp, #68]	@ 0x44
 8007732:	b97f      	cbnz	r7, 8007754 <_dtoa_r+0x3c>
 8007734:	2010      	movs	r0, #16
 8007736:	f000 fe09 	bl	800834c <malloc>
 800773a:	4602      	mov	r2, r0
 800773c:	f8c9 001c 	str.w	r0, [r9, #28]
 8007740:	b920      	cbnz	r0, 800774c <_dtoa_r+0x34>
 8007742:	4ba9      	ldr	r3, [pc, #676]	@ (80079e8 <_dtoa_r+0x2d0>)
 8007744:	21ef      	movs	r1, #239	@ 0xef
 8007746:	48a9      	ldr	r0, [pc, #676]	@ (80079ec <_dtoa_r+0x2d4>)
 8007748:	f001 fc6c 	bl	8009024 <__assert_func>
 800774c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007750:	6007      	str	r7, [r0, #0]
 8007752:	60c7      	str	r7, [r0, #12]
 8007754:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007758:	6819      	ldr	r1, [r3, #0]
 800775a:	b159      	cbz	r1, 8007774 <_dtoa_r+0x5c>
 800775c:	685a      	ldr	r2, [r3, #4]
 800775e:	604a      	str	r2, [r1, #4]
 8007760:	2301      	movs	r3, #1
 8007762:	4093      	lsls	r3, r2
 8007764:	608b      	str	r3, [r1, #8]
 8007766:	4648      	mov	r0, r9
 8007768:	f000 fee6 	bl	8008538 <_Bfree>
 800776c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007770:	2200      	movs	r2, #0
 8007772:	601a      	str	r2, [r3, #0]
 8007774:	1e2b      	subs	r3, r5, #0
 8007776:	bfb9      	ittee	lt
 8007778:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800777c:	9305      	strlt	r3, [sp, #20]
 800777e:	2300      	movge	r3, #0
 8007780:	6033      	strge	r3, [r6, #0]
 8007782:	9f05      	ldr	r7, [sp, #20]
 8007784:	4b9a      	ldr	r3, [pc, #616]	@ (80079f0 <_dtoa_r+0x2d8>)
 8007786:	bfbc      	itt	lt
 8007788:	2201      	movlt	r2, #1
 800778a:	6032      	strlt	r2, [r6, #0]
 800778c:	43bb      	bics	r3, r7
 800778e:	d112      	bne.n	80077b6 <_dtoa_r+0x9e>
 8007790:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007792:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007796:	6013      	str	r3, [r2, #0]
 8007798:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800779c:	4323      	orrs	r3, r4
 800779e:	f000 855a 	beq.w	8008256 <_dtoa_r+0xb3e>
 80077a2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80077a4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007a04 <_dtoa_r+0x2ec>
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	f000 855c 	beq.w	8008266 <_dtoa_r+0xb4e>
 80077ae:	f10a 0303 	add.w	r3, sl, #3
 80077b2:	f000 bd56 	b.w	8008262 <_dtoa_r+0xb4a>
 80077b6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80077ba:	2200      	movs	r2, #0
 80077bc:	ec51 0b17 	vmov	r0, r1, d7
 80077c0:	2300      	movs	r3, #0
 80077c2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80077c6:	f7f9 f99f 	bl	8000b08 <__aeabi_dcmpeq>
 80077ca:	4680      	mov	r8, r0
 80077cc:	b158      	cbz	r0, 80077e6 <_dtoa_r+0xce>
 80077ce:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80077d0:	2301      	movs	r3, #1
 80077d2:	6013      	str	r3, [r2, #0]
 80077d4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80077d6:	b113      	cbz	r3, 80077de <_dtoa_r+0xc6>
 80077d8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80077da:	4b86      	ldr	r3, [pc, #536]	@ (80079f4 <_dtoa_r+0x2dc>)
 80077dc:	6013      	str	r3, [r2, #0]
 80077de:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007a08 <_dtoa_r+0x2f0>
 80077e2:	f000 bd40 	b.w	8008266 <_dtoa_r+0xb4e>
 80077e6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80077ea:	aa14      	add	r2, sp, #80	@ 0x50
 80077ec:	a915      	add	r1, sp, #84	@ 0x54
 80077ee:	4648      	mov	r0, r9
 80077f0:	f001 f984 	bl	8008afc <__d2b>
 80077f4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80077f8:	9002      	str	r0, [sp, #8]
 80077fa:	2e00      	cmp	r6, #0
 80077fc:	d078      	beq.n	80078f0 <_dtoa_r+0x1d8>
 80077fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007800:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007804:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007808:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800780c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007810:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007814:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007818:	4619      	mov	r1, r3
 800781a:	2200      	movs	r2, #0
 800781c:	4b76      	ldr	r3, [pc, #472]	@ (80079f8 <_dtoa_r+0x2e0>)
 800781e:	f7f8 fd53 	bl	80002c8 <__aeabi_dsub>
 8007822:	a36b      	add	r3, pc, #428	@ (adr r3, 80079d0 <_dtoa_r+0x2b8>)
 8007824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007828:	f7f8 ff06 	bl	8000638 <__aeabi_dmul>
 800782c:	a36a      	add	r3, pc, #424	@ (adr r3, 80079d8 <_dtoa_r+0x2c0>)
 800782e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007832:	f7f8 fd4b 	bl	80002cc <__adddf3>
 8007836:	4604      	mov	r4, r0
 8007838:	4630      	mov	r0, r6
 800783a:	460d      	mov	r5, r1
 800783c:	f7f8 fe92 	bl	8000564 <__aeabi_i2d>
 8007840:	a367      	add	r3, pc, #412	@ (adr r3, 80079e0 <_dtoa_r+0x2c8>)
 8007842:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007846:	f7f8 fef7 	bl	8000638 <__aeabi_dmul>
 800784a:	4602      	mov	r2, r0
 800784c:	460b      	mov	r3, r1
 800784e:	4620      	mov	r0, r4
 8007850:	4629      	mov	r1, r5
 8007852:	f7f8 fd3b 	bl	80002cc <__adddf3>
 8007856:	4604      	mov	r4, r0
 8007858:	460d      	mov	r5, r1
 800785a:	f7f9 f99d 	bl	8000b98 <__aeabi_d2iz>
 800785e:	2200      	movs	r2, #0
 8007860:	4607      	mov	r7, r0
 8007862:	2300      	movs	r3, #0
 8007864:	4620      	mov	r0, r4
 8007866:	4629      	mov	r1, r5
 8007868:	f7f9 f958 	bl	8000b1c <__aeabi_dcmplt>
 800786c:	b140      	cbz	r0, 8007880 <_dtoa_r+0x168>
 800786e:	4638      	mov	r0, r7
 8007870:	f7f8 fe78 	bl	8000564 <__aeabi_i2d>
 8007874:	4622      	mov	r2, r4
 8007876:	462b      	mov	r3, r5
 8007878:	f7f9 f946 	bl	8000b08 <__aeabi_dcmpeq>
 800787c:	b900      	cbnz	r0, 8007880 <_dtoa_r+0x168>
 800787e:	3f01      	subs	r7, #1
 8007880:	2f16      	cmp	r7, #22
 8007882:	d852      	bhi.n	800792a <_dtoa_r+0x212>
 8007884:	4b5d      	ldr	r3, [pc, #372]	@ (80079fc <_dtoa_r+0x2e4>)
 8007886:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800788a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800788e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007892:	f7f9 f943 	bl	8000b1c <__aeabi_dcmplt>
 8007896:	2800      	cmp	r0, #0
 8007898:	d049      	beq.n	800792e <_dtoa_r+0x216>
 800789a:	3f01      	subs	r7, #1
 800789c:	2300      	movs	r3, #0
 800789e:	9310      	str	r3, [sp, #64]	@ 0x40
 80078a0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80078a2:	1b9b      	subs	r3, r3, r6
 80078a4:	1e5a      	subs	r2, r3, #1
 80078a6:	bf45      	ittet	mi
 80078a8:	f1c3 0301 	rsbmi	r3, r3, #1
 80078ac:	9300      	strmi	r3, [sp, #0]
 80078ae:	2300      	movpl	r3, #0
 80078b0:	2300      	movmi	r3, #0
 80078b2:	9206      	str	r2, [sp, #24]
 80078b4:	bf54      	ite	pl
 80078b6:	9300      	strpl	r3, [sp, #0]
 80078b8:	9306      	strmi	r3, [sp, #24]
 80078ba:	2f00      	cmp	r7, #0
 80078bc:	db39      	blt.n	8007932 <_dtoa_r+0x21a>
 80078be:	9b06      	ldr	r3, [sp, #24]
 80078c0:	970d      	str	r7, [sp, #52]	@ 0x34
 80078c2:	443b      	add	r3, r7
 80078c4:	9306      	str	r3, [sp, #24]
 80078c6:	2300      	movs	r3, #0
 80078c8:	9308      	str	r3, [sp, #32]
 80078ca:	9b07      	ldr	r3, [sp, #28]
 80078cc:	2b09      	cmp	r3, #9
 80078ce:	d863      	bhi.n	8007998 <_dtoa_r+0x280>
 80078d0:	2b05      	cmp	r3, #5
 80078d2:	bfc4      	itt	gt
 80078d4:	3b04      	subgt	r3, #4
 80078d6:	9307      	strgt	r3, [sp, #28]
 80078d8:	9b07      	ldr	r3, [sp, #28]
 80078da:	f1a3 0302 	sub.w	r3, r3, #2
 80078de:	bfcc      	ite	gt
 80078e0:	2400      	movgt	r4, #0
 80078e2:	2401      	movle	r4, #1
 80078e4:	2b03      	cmp	r3, #3
 80078e6:	d863      	bhi.n	80079b0 <_dtoa_r+0x298>
 80078e8:	e8df f003 	tbb	[pc, r3]
 80078ec:	2b375452 	.word	0x2b375452
 80078f0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80078f4:	441e      	add	r6, r3
 80078f6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80078fa:	2b20      	cmp	r3, #32
 80078fc:	bfc1      	itttt	gt
 80078fe:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007902:	409f      	lslgt	r7, r3
 8007904:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007908:	fa24 f303 	lsrgt.w	r3, r4, r3
 800790c:	bfd6      	itet	le
 800790e:	f1c3 0320 	rsble	r3, r3, #32
 8007912:	ea47 0003 	orrgt.w	r0, r7, r3
 8007916:	fa04 f003 	lslle.w	r0, r4, r3
 800791a:	f7f8 fe13 	bl	8000544 <__aeabi_ui2d>
 800791e:	2201      	movs	r2, #1
 8007920:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007924:	3e01      	subs	r6, #1
 8007926:	9212      	str	r2, [sp, #72]	@ 0x48
 8007928:	e776      	b.n	8007818 <_dtoa_r+0x100>
 800792a:	2301      	movs	r3, #1
 800792c:	e7b7      	b.n	800789e <_dtoa_r+0x186>
 800792e:	9010      	str	r0, [sp, #64]	@ 0x40
 8007930:	e7b6      	b.n	80078a0 <_dtoa_r+0x188>
 8007932:	9b00      	ldr	r3, [sp, #0]
 8007934:	1bdb      	subs	r3, r3, r7
 8007936:	9300      	str	r3, [sp, #0]
 8007938:	427b      	negs	r3, r7
 800793a:	9308      	str	r3, [sp, #32]
 800793c:	2300      	movs	r3, #0
 800793e:	930d      	str	r3, [sp, #52]	@ 0x34
 8007940:	e7c3      	b.n	80078ca <_dtoa_r+0x1b2>
 8007942:	2301      	movs	r3, #1
 8007944:	9309      	str	r3, [sp, #36]	@ 0x24
 8007946:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007948:	eb07 0b03 	add.w	fp, r7, r3
 800794c:	f10b 0301 	add.w	r3, fp, #1
 8007950:	2b01      	cmp	r3, #1
 8007952:	9303      	str	r3, [sp, #12]
 8007954:	bfb8      	it	lt
 8007956:	2301      	movlt	r3, #1
 8007958:	e006      	b.n	8007968 <_dtoa_r+0x250>
 800795a:	2301      	movs	r3, #1
 800795c:	9309      	str	r3, [sp, #36]	@ 0x24
 800795e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007960:	2b00      	cmp	r3, #0
 8007962:	dd28      	ble.n	80079b6 <_dtoa_r+0x29e>
 8007964:	469b      	mov	fp, r3
 8007966:	9303      	str	r3, [sp, #12]
 8007968:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800796c:	2100      	movs	r1, #0
 800796e:	2204      	movs	r2, #4
 8007970:	f102 0514 	add.w	r5, r2, #20
 8007974:	429d      	cmp	r5, r3
 8007976:	d926      	bls.n	80079c6 <_dtoa_r+0x2ae>
 8007978:	6041      	str	r1, [r0, #4]
 800797a:	4648      	mov	r0, r9
 800797c:	f000 fd9c 	bl	80084b8 <_Balloc>
 8007980:	4682      	mov	sl, r0
 8007982:	2800      	cmp	r0, #0
 8007984:	d142      	bne.n	8007a0c <_dtoa_r+0x2f4>
 8007986:	4b1e      	ldr	r3, [pc, #120]	@ (8007a00 <_dtoa_r+0x2e8>)
 8007988:	4602      	mov	r2, r0
 800798a:	f240 11af 	movw	r1, #431	@ 0x1af
 800798e:	e6da      	b.n	8007746 <_dtoa_r+0x2e>
 8007990:	2300      	movs	r3, #0
 8007992:	e7e3      	b.n	800795c <_dtoa_r+0x244>
 8007994:	2300      	movs	r3, #0
 8007996:	e7d5      	b.n	8007944 <_dtoa_r+0x22c>
 8007998:	2401      	movs	r4, #1
 800799a:	2300      	movs	r3, #0
 800799c:	9307      	str	r3, [sp, #28]
 800799e:	9409      	str	r4, [sp, #36]	@ 0x24
 80079a0:	f04f 3bff 	mov.w	fp, #4294967295
 80079a4:	2200      	movs	r2, #0
 80079a6:	f8cd b00c 	str.w	fp, [sp, #12]
 80079aa:	2312      	movs	r3, #18
 80079ac:	920c      	str	r2, [sp, #48]	@ 0x30
 80079ae:	e7db      	b.n	8007968 <_dtoa_r+0x250>
 80079b0:	2301      	movs	r3, #1
 80079b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80079b4:	e7f4      	b.n	80079a0 <_dtoa_r+0x288>
 80079b6:	f04f 0b01 	mov.w	fp, #1
 80079ba:	f8cd b00c 	str.w	fp, [sp, #12]
 80079be:	465b      	mov	r3, fp
 80079c0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80079c4:	e7d0      	b.n	8007968 <_dtoa_r+0x250>
 80079c6:	3101      	adds	r1, #1
 80079c8:	0052      	lsls	r2, r2, #1
 80079ca:	e7d1      	b.n	8007970 <_dtoa_r+0x258>
 80079cc:	f3af 8000 	nop.w
 80079d0:	636f4361 	.word	0x636f4361
 80079d4:	3fd287a7 	.word	0x3fd287a7
 80079d8:	8b60c8b3 	.word	0x8b60c8b3
 80079dc:	3fc68a28 	.word	0x3fc68a28
 80079e0:	509f79fb 	.word	0x509f79fb
 80079e4:	3fd34413 	.word	0x3fd34413
 80079e8:	08009779 	.word	0x08009779
 80079ec:	08009790 	.word	0x08009790
 80079f0:	7ff00000 	.word	0x7ff00000
 80079f4:	08009749 	.word	0x08009749
 80079f8:	3ff80000 	.word	0x3ff80000
 80079fc:	080098e0 	.word	0x080098e0
 8007a00:	080097e8 	.word	0x080097e8
 8007a04:	08009775 	.word	0x08009775
 8007a08:	08009748 	.word	0x08009748
 8007a0c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007a10:	6018      	str	r0, [r3, #0]
 8007a12:	9b03      	ldr	r3, [sp, #12]
 8007a14:	2b0e      	cmp	r3, #14
 8007a16:	f200 80a1 	bhi.w	8007b5c <_dtoa_r+0x444>
 8007a1a:	2c00      	cmp	r4, #0
 8007a1c:	f000 809e 	beq.w	8007b5c <_dtoa_r+0x444>
 8007a20:	2f00      	cmp	r7, #0
 8007a22:	dd33      	ble.n	8007a8c <_dtoa_r+0x374>
 8007a24:	4b9c      	ldr	r3, [pc, #624]	@ (8007c98 <_dtoa_r+0x580>)
 8007a26:	f007 020f 	and.w	r2, r7, #15
 8007a2a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007a2e:	ed93 7b00 	vldr	d7, [r3]
 8007a32:	05f8      	lsls	r0, r7, #23
 8007a34:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007a38:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007a3c:	d516      	bpl.n	8007a6c <_dtoa_r+0x354>
 8007a3e:	4b97      	ldr	r3, [pc, #604]	@ (8007c9c <_dtoa_r+0x584>)
 8007a40:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007a44:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007a48:	f7f8 ff20 	bl	800088c <__aeabi_ddiv>
 8007a4c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007a50:	f004 040f 	and.w	r4, r4, #15
 8007a54:	2603      	movs	r6, #3
 8007a56:	4d91      	ldr	r5, [pc, #580]	@ (8007c9c <_dtoa_r+0x584>)
 8007a58:	b954      	cbnz	r4, 8007a70 <_dtoa_r+0x358>
 8007a5a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007a5e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a62:	f7f8 ff13 	bl	800088c <__aeabi_ddiv>
 8007a66:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007a6a:	e028      	b.n	8007abe <_dtoa_r+0x3a6>
 8007a6c:	2602      	movs	r6, #2
 8007a6e:	e7f2      	b.n	8007a56 <_dtoa_r+0x33e>
 8007a70:	07e1      	lsls	r1, r4, #31
 8007a72:	d508      	bpl.n	8007a86 <_dtoa_r+0x36e>
 8007a74:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007a78:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007a7c:	f7f8 fddc 	bl	8000638 <__aeabi_dmul>
 8007a80:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007a84:	3601      	adds	r6, #1
 8007a86:	1064      	asrs	r4, r4, #1
 8007a88:	3508      	adds	r5, #8
 8007a8a:	e7e5      	b.n	8007a58 <_dtoa_r+0x340>
 8007a8c:	f000 80af 	beq.w	8007bee <_dtoa_r+0x4d6>
 8007a90:	427c      	negs	r4, r7
 8007a92:	4b81      	ldr	r3, [pc, #516]	@ (8007c98 <_dtoa_r+0x580>)
 8007a94:	4d81      	ldr	r5, [pc, #516]	@ (8007c9c <_dtoa_r+0x584>)
 8007a96:	f004 020f 	and.w	r2, r4, #15
 8007a9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aa2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007aa6:	f7f8 fdc7 	bl	8000638 <__aeabi_dmul>
 8007aaa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007aae:	1124      	asrs	r4, r4, #4
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	2602      	movs	r6, #2
 8007ab4:	2c00      	cmp	r4, #0
 8007ab6:	f040 808f 	bne.w	8007bd8 <_dtoa_r+0x4c0>
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d1d3      	bne.n	8007a66 <_dtoa_r+0x34e>
 8007abe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007ac0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	f000 8094 	beq.w	8007bf2 <_dtoa_r+0x4da>
 8007aca:	4b75      	ldr	r3, [pc, #468]	@ (8007ca0 <_dtoa_r+0x588>)
 8007acc:	2200      	movs	r2, #0
 8007ace:	4620      	mov	r0, r4
 8007ad0:	4629      	mov	r1, r5
 8007ad2:	f7f9 f823 	bl	8000b1c <__aeabi_dcmplt>
 8007ad6:	2800      	cmp	r0, #0
 8007ad8:	f000 808b 	beq.w	8007bf2 <_dtoa_r+0x4da>
 8007adc:	9b03      	ldr	r3, [sp, #12]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	f000 8087 	beq.w	8007bf2 <_dtoa_r+0x4da>
 8007ae4:	f1bb 0f00 	cmp.w	fp, #0
 8007ae8:	dd34      	ble.n	8007b54 <_dtoa_r+0x43c>
 8007aea:	4620      	mov	r0, r4
 8007aec:	4b6d      	ldr	r3, [pc, #436]	@ (8007ca4 <_dtoa_r+0x58c>)
 8007aee:	2200      	movs	r2, #0
 8007af0:	4629      	mov	r1, r5
 8007af2:	f7f8 fda1 	bl	8000638 <__aeabi_dmul>
 8007af6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007afa:	f107 38ff 	add.w	r8, r7, #4294967295
 8007afe:	3601      	adds	r6, #1
 8007b00:	465c      	mov	r4, fp
 8007b02:	4630      	mov	r0, r6
 8007b04:	f7f8 fd2e 	bl	8000564 <__aeabi_i2d>
 8007b08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b0c:	f7f8 fd94 	bl	8000638 <__aeabi_dmul>
 8007b10:	4b65      	ldr	r3, [pc, #404]	@ (8007ca8 <_dtoa_r+0x590>)
 8007b12:	2200      	movs	r2, #0
 8007b14:	f7f8 fbda 	bl	80002cc <__adddf3>
 8007b18:	4605      	mov	r5, r0
 8007b1a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007b1e:	2c00      	cmp	r4, #0
 8007b20:	d16a      	bne.n	8007bf8 <_dtoa_r+0x4e0>
 8007b22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b26:	4b61      	ldr	r3, [pc, #388]	@ (8007cac <_dtoa_r+0x594>)
 8007b28:	2200      	movs	r2, #0
 8007b2a:	f7f8 fbcd 	bl	80002c8 <__aeabi_dsub>
 8007b2e:	4602      	mov	r2, r0
 8007b30:	460b      	mov	r3, r1
 8007b32:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007b36:	462a      	mov	r2, r5
 8007b38:	4633      	mov	r3, r6
 8007b3a:	f7f9 f80d 	bl	8000b58 <__aeabi_dcmpgt>
 8007b3e:	2800      	cmp	r0, #0
 8007b40:	f040 8298 	bne.w	8008074 <_dtoa_r+0x95c>
 8007b44:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b48:	462a      	mov	r2, r5
 8007b4a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007b4e:	f7f8 ffe5 	bl	8000b1c <__aeabi_dcmplt>
 8007b52:	bb38      	cbnz	r0, 8007ba4 <_dtoa_r+0x48c>
 8007b54:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007b58:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007b5c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	f2c0 8157 	blt.w	8007e12 <_dtoa_r+0x6fa>
 8007b64:	2f0e      	cmp	r7, #14
 8007b66:	f300 8154 	bgt.w	8007e12 <_dtoa_r+0x6fa>
 8007b6a:	4b4b      	ldr	r3, [pc, #300]	@ (8007c98 <_dtoa_r+0x580>)
 8007b6c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007b70:	ed93 7b00 	vldr	d7, [r3]
 8007b74:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	ed8d 7b00 	vstr	d7, [sp]
 8007b7c:	f280 80e5 	bge.w	8007d4a <_dtoa_r+0x632>
 8007b80:	9b03      	ldr	r3, [sp, #12]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	f300 80e1 	bgt.w	8007d4a <_dtoa_r+0x632>
 8007b88:	d10c      	bne.n	8007ba4 <_dtoa_r+0x48c>
 8007b8a:	4b48      	ldr	r3, [pc, #288]	@ (8007cac <_dtoa_r+0x594>)
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	ec51 0b17 	vmov	r0, r1, d7
 8007b92:	f7f8 fd51 	bl	8000638 <__aeabi_dmul>
 8007b96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b9a:	f7f8 ffd3 	bl	8000b44 <__aeabi_dcmpge>
 8007b9e:	2800      	cmp	r0, #0
 8007ba0:	f000 8266 	beq.w	8008070 <_dtoa_r+0x958>
 8007ba4:	2400      	movs	r4, #0
 8007ba6:	4625      	mov	r5, r4
 8007ba8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007baa:	4656      	mov	r6, sl
 8007bac:	ea6f 0803 	mvn.w	r8, r3
 8007bb0:	2700      	movs	r7, #0
 8007bb2:	4621      	mov	r1, r4
 8007bb4:	4648      	mov	r0, r9
 8007bb6:	f000 fcbf 	bl	8008538 <_Bfree>
 8007bba:	2d00      	cmp	r5, #0
 8007bbc:	f000 80bd 	beq.w	8007d3a <_dtoa_r+0x622>
 8007bc0:	b12f      	cbz	r7, 8007bce <_dtoa_r+0x4b6>
 8007bc2:	42af      	cmp	r7, r5
 8007bc4:	d003      	beq.n	8007bce <_dtoa_r+0x4b6>
 8007bc6:	4639      	mov	r1, r7
 8007bc8:	4648      	mov	r0, r9
 8007bca:	f000 fcb5 	bl	8008538 <_Bfree>
 8007bce:	4629      	mov	r1, r5
 8007bd0:	4648      	mov	r0, r9
 8007bd2:	f000 fcb1 	bl	8008538 <_Bfree>
 8007bd6:	e0b0      	b.n	8007d3a <_dtoa_r+0x622>
 8007bd8:	07e2      	lsls	r2, r4, #31
 8007bda:	d505      	bpl.n	8007be8 <_dtoa_r+0x4d0>
 8007bdc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007be0:	f7f8 fd2a 	bl	8000638 <__aeabi_dmul>
 8007be4:	3601      	adds	r6, #1
 8007be6:	2301      	movs	r3, #1
 8007be8:	1064      	asrs	r4, r4, #1
 8007bea:	3508      	adds	r5, #8
 8007bec:	e762      	b.n	8007ab4 <_dtoa_r+0x39c>
 8007bee:	2602      	movs	r6, #2
 8007bf0:	e765      	b.n	8007abe <_dtoa_r+0x3a6>
 8007bf2:	9c03      	ldr	r4, [sp, #12]
 8007bf4:	46b8      	mov	r8, r7
 8007bf6:	e784      	b.n	8007b02 <_dtoa_r+0x3ea>
 8007bf8:	4b27      	ldr	r3, [pc, #156]	@ (8007c98 <_dtoa_r+0x580>)
 8007bfa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007bfc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007c00:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007c04:	4454      	add	r4, sl
 8007c06:	2900      	cmp	r1, #0
 8007c08:	d054      	beq.n	8007cb4 <_dtoa_r+0x59c>
 8007c0a:	4929      	ldr	r1, [pc, #164]	@ (8007cb0 <_dtoa_r+0x598>)
 8007c0c:	2000      	movs	r0, #0
 8007c0e:	f7f8 fe3d 	bl	800088c <__aeabi_ddiv>
 8007c12:	4633      	mov	r3, r6
 8007c14:	462a      	mov	r2, r5
 8007c16:	f7f8 fb57 	bl	80002c8 <__aeabi_dsub>
 8007c1a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007c1e:	4656      	mov	r6, sl
 8007c20:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c24:	f7f8 ffb8 	bl	8000b98 <__aeabi_d2iz>
 8007c28:	4605      	mov	r5, r0
 8007c2a:	f7f8 fc9b 	bl	8000564 <__aeabi_i2d>
 8007c2e:	4602      	mov	r2, r0
 8007c30:	460b      	mov	r3, r1
 8007c32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c36:	f7f8 fb47 	bl	80002c8 <__aeabi_dsub>
 8007c3a:	3530      	adds	r5, #48	@ 0x30
 8007c3c:	4602      	mov	r2, r0
 8007c3e:	460b      	mov	r3, r1
 8007c40:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007c44:	f806 5b01 	strb.w	r5, [r6], #1
 8007c48:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007c4c:	f7f8 ff66 	bl	8000b1c <__aeabi_dcmplt>
 8007c50:	2800      	cmp	r0, #0
 8007c52:	d172      	bne.n	8007d3a <_dtoa_r+0x622>
 8007c54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c58:	4911      	ldr	r1, [pc, #68]	@ (8007ca0 <_dtoa_r+0x588>)
 8007c5a:	2000      	movs	r0, #0
 8007c5c:	f7f8 fb34 	bl	80002c8 <__aeabi_dsub>
 8007c60:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007c64:	f7f8 ff5a 	bl	8000b1c <__aeabi_dcmplt>
 8007c68:	2800      	cmp	r0, #0
 8007c6a:	f040 80b4 	bne.w	8007dd6 <_dtoa_r+0x6be>
 8007c6e:	42a6      	cmp	r6, r4
 8007c70:	f43f af70 	beq.w	8007b54 <_dtoa_r+0x43c>
 8007c74:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007c78:	4b0a      	ldr	r3, [pc, #40]	@ (8007ca4 <_dtoa_r+0x58c>)
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	f7f8 fcdc 	bl	8000638 <__aeabi_dmul>
 8007c80:	4b08      	ldr	r3, [pc, #32]	@ (8007ca4 <_dtoa_r+0x58c>)
 8007c82:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007c86:	2200      	movs	r2, #0
 8007c88:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c8c:	f7f8 fcd4 	bl	8000638 <__aeabi_dmul>
 8007c90:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007c94:	e7c4      	b.n	8007c20 <_dtoa_r+0x508>
 8007c96:	bf00      	nop
 8007c98:	080098e0 	.word	0x080098e0
 8007c9c:	080098b8 	.word	0x080098b8
 8007ca0:	3ff00000 	.word	0x3ff00000
 8007ca4:	40240000 	.word	0x40240000
 8007ca8:	401c0000 	.word	0x401c0000
 8007cac:	40140000 	.word	0x40140000
 8007cb0:	3fe00000 	.word	0x3fe00000
 8007cb4:	4631      	mov	r1, r6
 8007cb6:	4628      	mov	r0, r5
 8007cb8:	f7f8 fcbe 	bl	8000638 <__aeabi_dmul>
 8007cbc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007cc0:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007cc2:	4656      	mov	r6, sl
 8007cc4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007cc8:	f7f8 ff66 	bl	8000b98 <__aeabi_d2iz>
 8007ccc:	4605      	mov	r5, r0
 8007cce:	f7f8 fc49 	bl	8000564 <__aeabi_i2d>
 8007cd2:	4602      	mov	r2, r0
 8007cd4:	460b      	mov	r3, r1
 8007cd6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007cda:	f7f8 faf5 	bl	80002c8 <__aeabi_dsub>
 8007cde:	3530      	adds	r5, #48	@ 0x30
 8007ce0:	f806 5b01 	strb.w	r5, [r6], #1
 8007ce4:	4602      	mov	r2, r0
 8007ce6:	460b      	mov	r3, r1
 8007ce8:	42a6      	cmp	r6, r4
 8007cea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007cee:	f04f 0200 	mov.w	r2, #0
 8007cf2:	d124      	bne.n	8007d3e <_dtoa_r+0x626>
 8007cf4:	4baf      	ldr	r3, [pc, #700]	@ (8007fb4 <_dtoa_r+0x89c>)
 8007cf6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007cfa:	f7f8 fae7 	bl	80002cc <__adddf3>
 8007cfe:	4602      	mov	r2, r0
 8007d00:	460b      	mov	r3, r1
 8007d02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007d06:	f7f8 ff27 	bl	8000b58 <__aeabi_dcmpgt>
 8007d0a:	2800      	cmp	r0, #0
 8007d0c:	d163      	bne.n	8007dd6 <_dtoa_r+0x6be>
 8007d0e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007d12:	49a8      	ldr	r1, [pc, #672]	@ (8007fb4 <_dtoa_r+0x89c>)
 8007d14:	2000      	movs	r0, #0
 8007d16:	f7f8 fad7 	bl	80002c8 <__aeabi_dsub>
 8007d1a:	4602      	mov	r2, r0
 8007d1c:	460b      	mov	r3, r1
 8007d1e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007d22:	f7f8 fefb 	bl	8000b1c <__aeabi_dcmplt>
 8007d26:	2800      	cmp	r0, #0
 8007d28:	f43f af14 	beq.w	8007b54 <_dtoa_r+0x43c>
 8007d2c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007d2e:	1e73      	subs	r3, r6, #1
 8007d30:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007d32:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007d36:	2b30      	cmp	r3, #48	@ 0x30
 8007d38:	d0f8      	beq.n	8007d2c <_dtoa_r+0x614>
 8007d3a:	4647      	mov	r7, r8
 8007d3c:	e03b      	b.n	8007db6 <_dtoa_r+0x69e>
 8007d3e:	4b9e      	ldr	r3, [pc, #632]	@ (8007fb8 <_dtoa_r+0x8a0>)
 8007d40:	f7f8 fc7a 	bl	8000638 <__aeabi_dmul>
 8007d44:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007d48:	e7bc      	b.n	8007cc4 <_dtoa_r+0x5ac>
 8007d4a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007d4e:	4656      	mov	r6, sl
 8007d50:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007d54:	4620      	mov	r0, r4
 8007d56:	4629      	mov	r1, r5
 8007d58:	f7f8 fd98 	bl	800088c <__aeabi_ddiv>
 8007d5c:	f7f8 ff1c 	bl	8000b98 <__aeabi_d2iz>
 8007d60:	4680      	mov	r8, r0
 8007d62:	f7f8 fbff 	bl	8000564 <__aeabi_i2d>
 8007d66:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007d6a:	f7f8 fc65 	bl	8000638 <__aeabi_dmul>
 8007d6e:	4602      	mov	r2, r0
 8007d70:	460b      	mov	r3, r1
 8007d72:	4620      	mov	r0, r4
 8007d74:	4629      	mov	r1, r5
 8007d76:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007d7a:	f7f8 faa5 	bl	80002c8 <__aeabi_dsub>
 8007d7e:	f806 4b01 	strb.w	r4, [r6], #1
 8007d82:	9d03      	ldr	r5, [sp, #12]
 8007d84:	eba6 040a 	sub.w	r4, r6, sl
 8007d88:	42a5      	cmp	r5, r4
 8007d8a:	4602      	mov	r2, r0
 8007d8c:	460b      	mov	r3, r1
 8007d8e:	d133      	bne.n	8007df8 <_dtoa_r+0x6e0>
 8007d90:	f7f8 fa9c 	bl	80002cc <__adddf3>
 8007d94:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007d98:	4604      	mov	r4, r0
 8007d9a:	460d      	mov	r5, r1
 8007d9c:	f7f8 fedc 	bl	8000b58 <__aeabi_dcmpgt>
 8007da0:	b9c0      	cbnz	r0, 8007dd4 <_dtoa_r+0x6bc>
 8007da2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007da6:	4620      	mov	r0, r4
 8007da8:	4629      	mov	r1, r5
 8007daa:	f7f8 fead 	bl	8000b08 <__aeabi_dcmpeq>
 8007dae:	b110      	cbz	r0, 8007db6 <_dtoa_r+0x69e>
 8007db0:	f018 0f01 	tst.w	r8, #1
 8007db4:	d10e      	bne.n	8007dd4 <_dtoa_r+0x6bc>
 8007db6:	9902      	ldr	r1, [sp, #8]
 8007db8:	4648      	mov	r0, r9
 8007dba:	f000 fbbd 	bl	8008538 <_Bfree>
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	7033      	strb	r3, [r6, #0]
 8007dc2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007dc4:	3701      	adds	r7, #1
 8007dc6:	601f      	str	r7, [r3, #0]
 8007dc8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	f000 824b 	beq.w	8008266 <_dtoa_r+0xb4e>
 8007dd0:	601e      	str	r6, [r3, #0]
 8007dd2:	e248      	b.n	8008266 <_dtoa_r+0xb4e>
 8007dd4:	46b8      	mov	r8, r7
 8007dd6:	4633      	mov	r3, r6
 8007dd8:	461e      	mov	r6, r3
 8007dda:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007dde:	2a39      	cmp	r2, #57	@ 0x39
 8007de0:	d106      	bne.n	8007df0 <_dtoa_r+0x6d8>
 8007de2:	459a      	cmp	sl, r3
 8007de4:	d1f8      	bne.n	8007dd8 <_dtoa_r+0x6c0>
 8007de6:	2230      	movs	r2, #48	@ 0x30
 8007de8:	f108 0801 	add.w	r8, r8, #1
 8007dec:	f88a 2000 	strb.w	r2, [sl]
 8007df0:	781a      	ldrb	r2, [r3, #0]
 8007df2:	3201      	adds	r2, #1
 8007df4:	701a      	strb	r2, [r3, #0]
 8007df6:	e7a0      	b.n	8007d3a <_dtoa_r+0x622>
 8007df8:	4b6f      	ldr	r3, [pc, #444]	@ (8007fb8 <_dtoa_r+0x8a0>)
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	f7f8 fc1c 	bl	8000638 <__aeabi_dmul>
 8007e00:	2200      	movs	r2, #0
 8007e02:	2300      	movs	r3, #0
 8007e04:	4604      	mov	r4, r0
 8007e06:	460d      	mov	r5, r1
 8007e08:	f7f8 fe7e 	bl	8000b08 <__aeabi_dcmpeq>
 8007e0c:	2800      	cmp	r0, #0
 8007e0e:	d09f      	beq.n	8007d50 <_dtoa_r+0x638>
 8007e10:	e7d1      	b.n	8007db6 <_dtoa_r+0x69e>
 8007e12:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007e14:	2a00      	cmp	r2, #0
 8007e16:	f000 80ea 	beq.w	8007fee <_dtoa_r+0x8d6>
 8007e1a:	9a07      	ldr	r2, [sp, #28]
 8007e1c:	2a01      	cmp	r2, #1
 8007e1e:	f300 80cd 	bgt.w	8007fbc <_dtoa_r+0x8a4>
 8007e22:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007e24:	2a00      	cmp	r2, #0
 8007e26:	f000 80c1 	beq.w	8007fac <_dtoa_r+0x894>
 8007e2a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007e2e:	9c08      	ldr	r4, [sp, #32]
 8007e30:	9e00      	ldr	r6, [sp, #0]
 8007e32:	9a00      	ldr	r2, [sp, #0]
 8007e34:	441a      	add	r2, r3
 8007e36:	9200      	str	r2, [sp, #0]
 8007e38:	9a06      	ldr	r2, [sp, #24]
 8007e3a:	2101      	movs	r1, #1
 8007e3c:	441a      	add	r2, r3
 8007e3e:	4648      	mov	r0, r9
 8007e40:	9206      	str	r2, [sp, #24]
 8007e42:	f000 fc2d 	bl	80086a0 <__i2b>
 8007e46:	4605      	mov	r5, r0
 8007e48:	b166      	cbz	r6, 8007e64 <_dtoa_r+0x74c>
 8007e4a:	9b06      	ldr	r3, [sp, #24]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	dd09      	ble.n	8007e64 <_dtoa_r+0x74c>
 8007e50:	42b3      	cmp	r3, r6
 8007e52:	9a00      	ldr	r2, [sp, #0]
 8007e54:	bfa8      	it	ge
 8007e56:	4633      	movge	r3, r6
 8007e58:	1ad2      	subs	r2, r2, r3
 8007e5a:	9200      	str	r2, [sp, #0]
 8007e5c:	9a06      	ldr	r2, [sp, #24]
 8007e5e:	1af6      	subs	r6, r6, r3
 8007e60:	1ad3      	subs	r3, r2, r3
 8007e62:	9306      	str	r3, [sp, #24]
 8007e64:	9b08      	ldr	r3, [sp, #32]
 8007e66:	b30b      	cbz	r3, 8007eac <_dtoa_r+0x794>
 8007e68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	f000 80c6 	beq.w	8007ffc <_dtoa_r+0x8e4>
 8007e70:	2c00      	cmp	r4, #0
 8007e72:	f000 80c0 	beq.w	8007ff6 <_dtoa_r+0x8de>
 8007e76:	4629      	mov	r1, r5
 8007e78:	4622      	mov	r2, r4
 8007e7a:	4648      	mov	r0, r9
 8007e7c:	f000 fcc8 	bl	8008810 <__pow5mult>
 8007e80:	9a02      	ldr	r2, [sp, #8]
 8007e82:	4601      	mov	r1, r0
 8007e84:	4605      	mov	r5, r0
 8007e86:	4648      	mov	r0, r9
 8007e88:	f000 fc20 	bl	80086cc <__multiply>
 8007e8c:	9902      	ldr	r1, [sp, #8]
 8007e8e:	4680      	mov	r8, r0
 8007e90:	4648      	mov	r0, r9
 8007e92:	f000 fb51 	bl	8008538 <_Bfree>
 8007e96:	9b08      	ldr	r3, [sp, #32]
 8007e98:	1b1b      	subs	r3, r3, r4
 8007e9a:	9308      	str	r3, [sp, #32]
 8007e9c:	f000 80b1 	beq.w	8008002 <_dtoa_r+0x8ea>
 8007ea0:	9a08      	ldr	r2, [sp, #32]
 8007ea2:	4641      	mov	r1, r8
 8007ea4:	4648      	mov	r0, r9
 8007ea6:	f000 fcb3 	bl	8008810 <__pow5mult>
 8007eaa:	9002      	str	r0, [sp, #8]
 8007eac:	2101      	movs	r1, #1
 8007eae:	4648      	mov	r0, r9
 8007eb0:	f000 fbf6 	bl	80086a0 <__i2b>
 8007eb4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007eb6:	4604      	mov	r4, r0
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	f000 81d8 	beq.w	800826e <_dtoa_r+0xb56>
 8007ebe:	461a      	mov	r2, r3
 8007ec0:	4601      	mov	r1, r0
 8007ec2:	4648      	mov	r0, r9
 8007ec4:	f000 fca4 	bl	8008810 <__pow5mult>
 8007ec8:	9b07      	ldr	r3, [sp, #28]
 8007eca:	2b01      	cmp	r3, #1
 8007ecc:	4604      	mov	r4, r0
 8007ece:	f300 809f 	bgt.w	8008010 <_dtoa_r+0x8f8>
 8007ed2:	9b04      	ldr	r3, [sp, #16]
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	f040 8097 	bne.w	8008008 <_dtoa_r+0x8f0>
 8007eda:	9b05      	ldr	r3, [sp, #20]
 8007edc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	f040 8093 	bne.w	800800c <_dtoa_r+0x8f4>
 8007ee6:	9b05      	ldr	r3, [sp, #20]
 8007ee8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007eec:	0d1b      	lsrs	r3, r3, #20
 8007eee:	051b      	lsls	r3, r3, #20
 8007ef0:	b133      	cbz	r3, 8007f00 <_dtoa_r+0x7e8>
 8007ef2:	9b00      	ldr	r3, [sp, #0]
 8007ef4:	3301      	adds	r3, #1
 8007ef6:	9300      	str	r3, [sp, #0]
 8007ef8:	9b06      	ldr	r3, [sp, #24]
 8007efa:	3301      	adds	r3, #1
 8007efc:	9306      	str	r3, [sp, #24]
 8007efe:	2301      	movs	r3, #1
 8007f00:	9308      	str	r3, [sp, #32]
 8007f02:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	f000 81b8 	beq.w	800827a <_dtoa_r+0xb62>
 8007f0a:	6923      	ldr	r3, [r4, #16]
 8007f0c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007f10:	6918      	ldr	r0, [r3, #16]
 8007f12:	f000 fb79 	bl	8008608 <__hi0bits>
 8007f16:	f1c0 0020 	rsb	r0, r0, #32
 8007f1a:	9b06      	ldr	r3, [sp, #24]
 8007f1c:	4418      	add	r0, r3
 8007f1e:	f010 001f 	ands.w	r0, r0, #31
 8007f22:	f000 8082 	beq.w	800802a <_dtoa_r+0x912>
 8007f26:	f1c0 0320 	rsb	r3, r0, #32
 8007f2a:	2b04      	cmp	r3, #4
 8007f2c:	dd73      	ble.n	8008016 <_dtoa_r+0x8fe>
 8007f2e:	9b00      	ldr	r3, [sp, #0]
 8007f30:	f1c0 001c 	rsb	r0, r0, #28
 8007f34:	4403      	add	r3, r0
 8007f36:	9300      	str	r3, [sp, #0]
 8007f38:	9b06      	ldr	r3, [sp, #24]
 8007f3a:	4403      	add	r3, r0
 8007f3c:	4406      	add	r6, r0
 8007f3e:	9306      	str	r3, [sp, #24]
 8007f40:	9b00      	ldr	r3, [sp, #0]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	dd05      	ble.n	8007f52 <_dtoa_r+0x83a>
 8007f46:	9902      	ldr	r1, [sp, #8]
 8007f48:	461a      	mov	r2, r3
 8007f4a:	4648      	mov	r0, r9
 8007f4c:	f000 fcba 	bl	80088c4 <__lshift>
 8007f50:	9002      	str	r0, [sp, #8]
 8007f52:	9b06      	ldr	r3, [sp, #24]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	dd05      	ble.n	8007f64 <_dtoa_r+0x84c>
 8007f58:	4621      	mov	r1, r4
 8007f5a:	461a      	mov	r2, r3
 8007f5c:	4648      	mov	r0, r9
 8007f5e:	f000 fcb1 	bl	80088c4 <__lshift>
 8007f62:	4604      	mov	r4, r0
 8007f64:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d061      	beq.n	800802e <_dtoa_r+0x916>
 8007f6a:	9802      	ldr	r0, [sp, #8]
 8007f6c:	4621      	mov	r1, r4
 8007f6e:	f000 fd15 	bl	800899c <__mcmp>
 8007f72:	2800      	cmp	r0, #0
 8007f74:	da5b      	bge.n	800802e <_dtoa_r+0x916>
 8007f76:	2300      	movs	r3, #0
 8007f78:	9902      	ldr	r1, [sp, #8]
 8007f7a:	220a      	movs	r2, #10
 8007f7c:	4648      	mov	r0, r9
 8007f7e:	f000 fafd 	bl	800857c <__multadd>
 8007f82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f84:	9002      	str	r0, [sp, #8]
 8007f86:	f107 38ff 	add.w	r8, r7, #4294967295
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	f000 8177 	beq.w	800827e <_dtoa_r+0xb66>
 8007f90:	4629      	mov	r1, r5
 8007f92:	2300      	movs	r3, #0
 8007f94:	220a      	movs	r2, #10
 8007f96:	4648      	mov	r0, r9
 8007f98:	f000 faf0 	bl	800857c <__multadd>
 8007f9c:	f1bb 0f00 	cmp.w	fp, #0
 8007fa0:	4605      	mov	r5, r0
 8007fa2:	dc6f      	bgt.n	8008084 <_dtoa_r+0x96c>
 8007fa4:	9b07      	ldr	r3, [sp, #28]
 8007fa6:	2b02      	cmp	r3, #2
 8007fa8:	dc49      	bgt.n	800803e <_dtoa_r+0x926>
 8007faa:	e06b      	b.n	8008084 <_dtoa_r+0x96c>
 8007fac:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007fae:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007fb2:	e73c      	b.n	8007e2e <_dtoa_r+0x716>
 8007fb4:	3fe00000 	.word	0x3fe00000
 8007fb8:	40240000 	.word	0x40240000
 8007fbc:	9b03      	ldr	r3, [sp, #12]
 8007fbe:	1e5c      	subs	r4, r3, #1
 8007fc0:	9b08      	ldr	r3, [sp, #32]
 8007fc2:	42a3      	cmp	r3, r4
 8007fc4:	db09      	blt.n	8007fda <_dtoa_r+0x8c2>
 8007fc6:	1b1c      	subs	r4, r3, r4
 8007fc8:	9b03      	ldr	r3, [sp, #12]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	f6bf af30 	bge.w	8007e30 <_dtoa_r+0x718>
 8007fd0:	9b00      	ldr	r3, [sp, #0]
 8007fd2:	9a03      	ldr	r2, [sp, #12]
 8007fd4:	1a9e      	subs	r6, r3, r2
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	e72b      	b.n	8007e32 <_dtoa_r+0x71a>
 8007fda:	9b08      	ldr	r3, [sp, #32]
 8007fdc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007fde:	9408      	str	r4, [sp, #32]
 8007fe0:	1ae3      	subs	r3, r4, r3
 8007fe2:	441a      	add	r2, r3
 8007fe4:	9e00      	ldr	r6, [sp, #0]
 8007fe6:	9b03      	ldr	r3, [sp, #12]
 8007fe8:	920d      	str	r2, [sp, #52]	@ 0x34
 8007fea:	2400      	movs	r4, #0
 8007fec:	e721      	b.n	8007e32 <_dtoa_r+0x71a>
 8007fee:	9c08      	ldr	r4, [sp, #32]
 8007ff0:	9e00      	ldr	r6, [sp, #0]
 8007ff2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007ff4:	e728      	b.n	8007e48 <_dtoa_r+0x730>
 8007ff6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007ffa:	e751      	b.n	8007ea0 <_dtoa_r+0x788>
 8007ffc:	9a08      	ldr	r2, [sp, #32]
 8007ffe:	9902      	ldr	r1, [sp, #8]
 8008000:	e750      	b.n	8007ea4 <_dtoa_r+0x78c>
 8008002:	f8cd 8008 	str.w	r8, [sp, #8]
 8008006:	e751      	b.n	8007eac <_dtoa_r+0x794>
 8008008:	2300      	movs	r3, #0
 800800a:	e779      	b.n	8007f00 <_dtoa_r+0x7e8>
 800800c:	9b04      	ldr	r3, [sp, #16]
 800800e:	e777      	b.n	8007f00 <_dtoa_r+0x7e8>
 8008010:	2300      	movs	r3, #0
 8008012:	9308      	str	r3, [sp, #32]
 8008014:	e779      	b.n	8007f0a <_dtoa_r+0x7f2>
 8008016:	d093      	beq.n	8007f40 <_dtoa_r+0x828>
 8008018:	9a00      	ldr	r2, [sp, #0]
 800801a:	331c      	adds	r3, #28
 800801c:	441a      	add	r2, r3
 800801e:	9200      	str	r2, [sp, #0]
 8008020:	9a06      	ldr	r2, [sp, #24]
 8008022:	441a      	add	r2, r3
 8008024:	441e      	add	r6, r3
 8008026:	9206      	str	r2, [sp, #24]
 8008028:	e78a      	b.n	8007f40 <_dtoa_r+0x828>
 800802a:	4603      	mov	r3, r0
 800802c:	e7f4      	b.n	8008018 <_dtoa_r+0x900>
 800802e:	9b03      	ldr	r3, [sp, #12]
 8008030:	2b00      	cmp	r3, #0
 8008032:	46b8      	mov	r8, r7
 8008034:	dc20      	bgt.n	8008078 <_dtoa_r+0x960>
 8008036:	469b      	mov	fp, r3
 8008038:	9b07      	ldr	r3, [sp, #28]
 800803a:	2b02      	cmp	r3, #2
 800803c:	dd1e      	ble.n	800807c <_dtoa_r+0x964>
 800803e:	f1bb 0f00 	cmp.w	fp, #0
 8008042:	f47f adb1 	bne.w	8007ba8 <_dtoa_r+0x490>
 8008046:	4621      	mov	r1, r4
 8008048:	465b      	mov	r3, fp
 800804a:	2205      	movs	r2, #5
 800804c:	4648      	mov	r0, r9
 800804e:	f000 fa95 	bl	800857c <__multadd>
 8008052:	4601      	mov	r1, r0
 8008054:	4604      	mov	r4, r0
 8008056:	9802      	ldr	r0, [sp, #8]
 8008058:	f000 fca0 	bl	800899c <__mcmp>
 800805c:	2800      	cmp	r0, #0
 800805e:	f77f ada3 	ble.w	8007ba8 <_dtoa_r+0x490>
 8008062:	4656      	mov	r6, sl
 8008064:	2331      	movs	r3, #49	@ 0x31
 8008066:	f806 3b01 	strb.w	r3, [r6], #1
 800806a:	f108 0801 	add.w	r8, r8, #1
 800806e:	e59f      	b.n	8007bb0 <_dtoa_r+0x498>
 8008070:	9c03      	ldr	r4, [sp, #12]
 8008072:	46b8      	mov	r8, r7
 8008074:	4625      	mov	r5, r4
 8008076:	e7f4      	b.n	8008062 <_dtoa_r+0x94a>
 8008078:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800807c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800807e:	2b00      	cmp	r3, #0
 8008080:	f000 8101 	beq.w	8008286 <_dtoa_r+0xb6e>
 8008084:	2e00      	cmp	r6, #0
 8008086:	dd05      	ble.n	8008094 <_dtoa_r+0x97c>
 8008088:	4629      	mov	r1, r5
 800808a:	4632      	mov	r2, r6
 800808c:	4648      	mov	r0, r9
 800808e:	f000 fc19 	bl	80088c4 <__lshift>
 8008092:	4605      	mov	r5, r0
 8008094:	9b08      	ldr	r3, [sp, #32]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d05c      	beq.n	8008154 <_dtoa_r+0xa3c>
 800809a:	6869      	ldr	r1, [r5, #4]
 800809c:	4648      	mov	r0, r9
 800809e:	f000 fa0b 	bl	80084b8 <_Balloc>
 80080a2:	4606      	mov	r6, r0
 80080a4:	b928      	cbnz	r0, 80080b2 <_dtoa_r+0x99a>
 80080a6:	4b82      	ldr	r3, [pc, #520]	@ (80082b0 <_dtoa_r+0xb98>)
 80080a8:	4602      	mov	r2, r0
 80080aa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80080ae:	f7ff bb4a 	b.w	8007746 <_dtoa_r+0x2e>
 80080b2:	692a      	ldr	r2, [r5, #16]
 80080b4:	3202      	adds	r2, #2
 80080b6:	0092      	lsls	r2, r2, #2
 80080b8:	f105 010c 	add.w	r1, r5, #12
 80080bc:	300c      	adds	r0, #12
 80080be:	f000 ffa3 	bl	8009008 <memcpy>
 80080c2:	2201      	movs	r2, #1
 80080c4:	4631      	mov	r1, r6
 80080c6:	4648      	mov	r0, r9
 80080c8:	f000 fbfc 	bl	80088c4 <__lshift>
 80080cc:	f10a 0301 	add.w	r3, sl, #1
 80080d0:	9300      	str	r3, [sp, #0]
 80080d2:	eb0a 030b 	add.w	r3, sl, fp
 80080d6:	9308      	str	r3, [sp, #32]
 80080d8:	9b04      	ldr	r3, [sp, #16]
 80080da:	f003 0301 	and.w	r3, r3, #1
 80080de:	462f      	mov	r7, r5
 80080e0:	9306      	str	r3, [sp, #24]
 80080e2:	4605      	mov	r5, r0
 80080e4:	9b00      	ldr	r3, [sp, #0]
 80080e6:	9802      	ldr	r0, [sp, #8]
 80080e8:	4621      	mov	r1, r4
 80080ea:	f103 3bff 	add.w	fp, r3, #4294967295
 80080ee:	f7ff fa8a 	bl	8007606 <quorem>
 80080f2:	4603      	mov	r3, r0
 80080f4:	3330      	adds	r3, #48	@ 0x30
 80080f6:	9003      	str	r0, [sp, #12]
 80080f8:	4639      	mov	r1, r7
 80080fa:	9802      	ldr	r0, [sp, #8]
 80080fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80080fe:	f000 fc4d 	bl	800899c <__mcmp>
 8008102:	462a      	mov	r2, r5
 8008104:	9004      	str	r0, [sp, #16]
 8008106:	4621      	mov	r1, r4
 8008108:	4648      	mov	r0, r9
 800810a:	f000 fc63 	bl	80089d4 <__mdiff>
 800810e:	68c2      	ldr	r2, [r0, #12]
 8008110:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008112:	4606      	mov	r6, r0
 8008114:	bb02      	cbnz	r2, 8008158 <_dtoa_r+0xa40>
 8008116:	4601      	mov	r1, r0
 8008118:	9802      	ldr	r0, [sp, #8]
 800811a:	f000 fc3f 	bl	800899c <__mcmp>
 800811e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008120:	4602      	mov	r2, r0
 8008122:	4631      	mov	r1, r6
 8008124:	4648      	mov	r0, r9
 8008126:	920c      	str	r2, [sp, #48]	@ 0x30
 8008128:	9309      	str	r3, [sp, #36]	@ 0x24
 800812a:	f000 fa05 	bl	8008538 <_Bfree>
 800812e:	9b07      	ldr	r3, [sp, #28]
 8008130:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008132:	9e00      	ldr	r6, [sp, #0]
 8008134:	ea42 0103 	orr.w	r1, r2, r3
 8008138:	9b06      	ldr	r3, [sp, #24]
 800813a:	4319      	orrs	r1, r3
 800813c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800813e:	d10d      	bne.n	800815c <_dtoa_r+0xa44>
 8008140:	2b39      	cmp	r3, #57	@ 0x39
 8008142:	d027      	beq.n	8008194 <_dtoa_r+0xa7c>
 8008144:	9a04      	ldr	r2, [sp, #16]
 8008146:	2a00      	cmp	r2, #0
 8008148:	dd01      	ble.n	800814e <_dtoa_r+0xa36>
 800814a:	9b03      	ldr	r3, [sp, #12]
 800814c:	3331      	adds	r3, #49	@ 0x31
 800814e:	f88b 3000 	strb.w	r3, [fp]
 8008152:	e52e      	b.n	8007bb2 <_dtoa_r+0x49a>
 8008154:	4628      	mov	r0, r5
 8008156:	e7b9      	b.n	80080cc <_dtoa_r+0x9b4>
 8008158:	2201      	movs	r2, #1
 800815a:	e7e2      	b.n	8008122 <_dtoa_r+0xa0a>
 800815c:	9904      	ldr	r1, [sp, #16]
 800815e:	2900      	cmp	r1, #0
 8008160:	db04      	blt.n	800816c <_dtoa_r+0xa54>
 8008162:	9807      	ldr	r0, [sp, #28]
 8008164:	4301      	orrs	r1, r0
 8008166:	9806      	ldr	r0, [sp, #24]
 8008168:	4301      	orrs	r1, r0
 800816a:	d120      	bne.n	80081ae <_dtoa_r+0xa96>
 800816c:	2a00      	cmp	r2, #0
 800816e:	ddee      	ble.n	800814e <_dtoa_r+0xa36>
 8008170:	9902      	ldr	r1, [sp, #8]
 8008172:	9300      	str	r3, [sp, #0]
 8008174:	2201      	movs	r2, #1
 8008176:	4648      	mov	r0, r9
 8008178:	f000 fba4 	bl	80088c4 <__lshift>
 800817c:	4621      	mov	r1, r4
 800817e:	9002      	str	r0, [sp, #8]
 8008180:	f000 fc0c 	bl	800899c <__mcmp>
 8008184:	2800      	cmp	r0, #0
 8008186:	9b00      	ldr	r3, [sp, #0]
 8008188:	dc02      	bgt.n	8008190 <_dtoa_r+0xa78>
 800818a:	d1e0      	bne.n	800814e <_dtoa_r+0xa36>
 800818c:	07da      	lsls	r2, r3, #31
 800818e:	d5de      	bpl.n	800814e <_dtoa_r+0xa36>
 8008190:	2b39      	cmp	r3, #57	@ 0x39
 8008192:	d1da      	bne.n	800814a <_dtoa_r+0xa32>
 8008194:	2339      	movs	r3, #57	@ 0x39
 8008196:	f88b 3000 	strb.w	r3, [fp]
 800819a:	4633      	mov	r3, r6
 800819c:	461e      	mov	r6, r3
 800819e:	3b01      	subs	r3, #1
 80081a0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80081a4:	2a39      	cmp	r2, #57	@ 0x39
 80081a6:	d04e      	beq.n	8008246 <_dtoa_r+0xb2e>
 80081a8:	3201      	adds	r2, #1
 80081aa:	701a      	strb	r2, [r3, #0]
 80081ac:	e501      	b.n	8007bb2 <_dtoa_r+0x49a>
 80081ae:	2a00      	cmp	r2, #0
 80081b0:	dd03      	ble.n	80081ba <_dtoa_r+0xaa2>
 80081b2:	2b39      	cmp	r3, #57	@ 0x39
 80081b4:	d0ee      	beq.n	8008194 <_dtoa_r+0xa7c>
 80081b6:	3301      	adds	r3, #1
 80081b8:	e7c9      	b.n	800814e <_dtoa_r+0xa36>
 80081ba:	9a00      	ldr	r2, [sp, #0]
 80081bc:	9908      	ldr	r1, [sp, #32]
 80081be:	f802 3c01 	strb.w	r3, [r2, #-1]
 80081c2:	428a      	cmp	r2, r1
 80081c4:	d028      	beq.n	8008218 <_dtoa_r+0xb00>
 80081c6:	9902      	ldr	r1, [sp, #8]
 80081c8:	2300      	movs	r3, #0
 80081ca:	220a      	movs	r2, #10
 80081cc:	4648      	mov	r0, r9
 80081ce:	f000 f9d5 	bl	800857c <__multadd>
 80081d2:	42af      	cmp	r7, r5
 80081d4:	9002      	str	r0, [sp, #8]
 80081d6:	f04f 0300 	mov.w	r3, #0
 80081da:	f04f 020a 	mov.w	r2, #10
 80081de:	4639      	mov	r1, r7
 80081e0:	4648      	mov	r0, r9
 80081e2:	d107      	bne.n	80081f4 <_dtoa_r+0xadc>
 80081e4:	f000 f9ca 	bl	800857c <__multadd>
 80081e8:	4607      	mov	r7, r0
 80081ea:	4605      	mov	r5, r0
 80081ec:	9b00      	ldr	r3, [sp, #0]
 80081ee:	3301      	adds	r3, #1
 80081f0:	9300      	str	r3, [sp, #0]
 80081f2:	e777      	b.n	80080e4 <_dtoa_r+0x9cc>
 80081f4:	f000 f9c2 	bl	800857c <__multadd>
 80081f8:	4629      	mov	r1, r5
 80081fa:	4607      	mov	r7, r0
 80081fc:	2300      	movs	r3, #0
 80081fe:	220a      	movs	r2, #10
 8008200:	4648      	mov	r0, r9
 8008202:	f000 f9bb 	bl	800857c <__multadd>
 8008206:	4605      	mov	r5, r0
 8008208:	e7f0      	b.n	80081ec <_dtoa_r+0xad4>
 800820a:	f1bb 0f00 	cmp.w	fp, #0
 800820e:	bfcc      	ite	gt
 8008210:	465e      	movgt	r6, fp
 8008212:	2601      	movle	r6, #1
 8008214:	4456      	add	r6, sl
 8008216:	2700      	movs	r7, #0
 8008218:	9902      	ldr	r1, [sp, #8]
 800821a:	9300      	str	r3, [sp, #0]
 800821c:	2201      	movs	r2, #1
 800821e:	4648      	mov	r0, r9
 8008220:	f000 fb50 	bl	80088c4 <__lshift>
 8008224:	4621      	mov	r1, r4
 8008226:	9002      	str	r0, [sp, #8]
 8008228:	f000 fbb8 	bl	800899c <__mcmp>
 800822c:	2800      	cmp	r0, #0
 800822e:	dcb4      	bgt.n	800819a <_dtoa_r+0xa82>
 8008230:	d102      	bne.n	8008238 <_dtoa_r+0xb20>
 8008232:	9b00      	ldr	r3, [sp, #0]
 8008234:	07db      	lsls	r3, r3, #31
 8008236:	d4b0      	bmi.n	800819a <_dtoa_r+0xa82>
 8008238:	4633      	mov	r3, r6
 800823a:	461e      	mov	r6, r3
 800823c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008240:	2a30      	cmp	r2, #48	@ 0x30
 8008242:	d0fa      	beq.n	800823a <_dtoa_r+0xb22>
 8008244:	e4b5      	b.n	8007bb2 <_dtoa_r+0x49a>
 8008246:	459a      	cmp	sl, r3
 8008248:	d1a8      	bne.n	800819c <_dtoa_r+0xa84>
 800824a:	2331      	movs	r3, #49	@ 0x31
 800824c:	f108 0801 	add.w	r8, r8, #1
 8008250:	f88a 3000 	strb.w	r3, [sl]
 8008254:	e4ad      	b.n	8007bb2 <_dtoa_r+0x49a>
 8008256:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008258:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80082b4 <_dtoa_r+0xb9c>
 800825c:	b11b      	cbz	r3, 8008266 <_dtoa_r+0xb4e>
 800825e:	f10a 0308 	add.w	r3, sl, #8
 8008262:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008264:	6013      	str	r3, [r2, #0]
 8008266:	4650      	mov	r0, sl
 8008268:	b017      	add	sp, #92	@ 0x5c
 800826a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800826e:	9b07      	ldr	r3, [sp, #28]
 8008270:	2b01      	cmp	r3, #1
 8008272:	f77f ae2e 	ble.w	8007ed2 <_dtoa_r+0x7ba>
 8008276:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008278:	9308      	str	r3, [sp, #32]
 800827a:	2001      	movs	r0, #1
 800827c:	e64d      	b.n	8007f1a <_dtoa_r+0x802>
 800827e:	f1bb 0f00 	cmp.w	fp, #0
 8008282:	f77f aed9 	ble.w	8008038 <_dtoa_r+0x920>
 8008286:	4656      	mov	r6, sl
 8008288:	9802      	ldr	r0, [sp, #8]
 800828a:	4621      	mov	r1, r4
 800828c:	f7ff f9bb 	bl	8007606 <quorem>
 8008290:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008294:	f806 3b01 	strb.w	r3, [r6], #1
 8008298:	eba6 020a 	sub.w	r2, r6, sl
 800829c:	4593      	cmp	fp, r2
 800829e:	ddb4      	ble.n	800820a <_dtoa_r+0xaf2>
 80082a0:	9902      	ldr	r1, [sp, #8]
 80082a2:	2300      	movs	r3, #0
 80082a4:	220a      	movs	r2, #10
 80082a6:	4648      	mov	r0, r9
 80082a8:	f000 f968 	bl	800857c <__multadd>
 80082ac:	9002      	str	r0, [sp, #8]
 80082ae:	e7eb      	b.n	8008288 <_dtoa_r+0xb70>
 80082b0:	080097e8 	.word	0x080097e8
 80082b4:	0800976c 	.word	0x0800976c

080082b8 <_free_r>:
 80082b8:	b538      	push	{r3, r4, r5, lr}
 80082ba:	4605      	mov	r5, r0
 80082bc:	2900      	cmp	r1, #0
 80082be:	d041      	beq.n	8008344 <_free_r+0x8c>
 80082c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80082c4:	1f0c      	subs	r4, r1, #4
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	bfb8      	it	lt
 80082ca:	18e4      	addlt	r4, r4, r3
 80082cc:	f000 f8e8 	bl	80084a0 <__malloc_lock>
 80082d0:	4a1d      	ldr	r2, [pc, #116]	@ (8008348 <_free_r+0x90>)
 80082d2:	6813      	ldr	r3, [r2, #0]
 80082d4:	b933      	cbnz	r3, 80082e4 <_free_r+0x2c>
 80082d6:	6063      	str	r3, [r4, #4]
 80082d8:	6014      	str	r4, [r2, #0]
 80082da:	4628      	mov	r0, r5
 80082dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80082e0:	f000 b8e4 	b.w	80084ac <__malloc_unlock>
 80082e4:	42a3      	cmp	r3, r4
 80082e6:	d908      	bls.n	80082fa <_free_r+0x42>
 80082e8:	6820      	ldr	r0, [r4, #0]
 80082ea:	1821      	adds	r1, r4, r0
 80082ec:	428b      	cmp	r3, r1
 80082ee:	bf01      	itttt	eq
 80082f0:	6819      	ldreq	r1, [r3, #0]
 80082f2:	685b      	ldreq	r3, [r3, #4]
 80082f4:	1809      	addeq	r1, r1, r0
 80082f6:	6021      	streq	r1, [r4, #0]
 80082f8:	e7ed      	b.n	80082d6 <_free_r+0x1e>
 80082fa:	461a      	mov	r2, r3
 80082fc:	685b      	ldr	r3, [r3, #4]
 80082fe:	b10b      	cbz	r3, 8008304 <_free_r+0x4c>
 8008300:	42a3      	cmp	r3, r4
 8008302:	d9fa      	bls.n	80082fa <_free_r+0x42>
 8008304:	6811      	ldr	r1, [r2, #0]
 8008306:	1850      	adds	r0, r2, r1
 8008308:	42a0      	cmp	r0, r4
 800830a:	d10b      	bne.n	8008324 <_free_r+0x6c>
 800830c:	6820      	ldr	r0, [r4, #0]
 800830e:	4401      	add	r1, r0
 8008310:	1850      	adds	r0, r2, r1
 8008312:	4283      	cmp	r3, r0
 8008314:	6011      	str	r1, [r2, #0]
 8008316:	d1e0      	bne.n	80082da <_free_r+0x22>
 8008318:	6818      	ldr	r0, [r3, #0]
 800831a:	685b      	ldr	r3, [r3, #4]
 800831c:	6053      	str	r3, [r2, #4]
 800831e:	4408      	add	r0, r1
 8008320:	6010      	str	r0, [r2, #0]
 8008322:	e7da      	b.n	80082da <_free_r+0x22>
 8008324:	d902      	bls.n	800832c <_free_r+0x74>
 8008326:	230c      	movs	r3, #12
 8008328:	602b      	str	r3, [r5, #0]
 800832a:	e7d6      	b.n	80082da <_free_r+0x22>
 800832c:	6820      	ldr	r0, [r4, #0]
 800832e:	1821      	adds	r1, r4, r0
 8008330:	428b      	cmp	r3, r1
 8008332:	bf04      	itt	eq
 8008334:	6819      	ldreq	r1, [r3, #0]
 8008336:	685b      	ldreq	r3, [r3, #4]
 8008338:	6063      	str	r3, [r4, #4]
 800833a:	bf04      	itt	eq
 800833c:	1809      	addeq	r1, r1, r0
 800833e:	6021      	streq	r1, [r4, #0]
 8008340:	6054      	str	r4, [r2, #4]
 8008342:	e7ca      	b.n	80082da <_free_r+0x22>
 8008344:	bd38      	pop	{r3, r4, r5, pc}
 8008346:	bf00      	nop
 8008348:	20000594 	.word	0x20000594

0800834c <malloc>:
 800834c:	4b02      	ldr	r3, [pc, #8]	@ (8008358 <malloc+0xc>)
 800834e:	4601      	mov	r1, r0
 8008350:	6818      	ldr	r0, [r3, #0]
 8008352:	f000 b825 	b.w	80083a0 <_malloc_r>
 8008356:	bf00      	nop
 8008358:	20000018 	.word	0x20000018

0800835c <sbrk_aligned>:
 800835c:	b570      	push	{r4, r5, r6, lr}
 800835e:	4e0f      	ldr	r6, [pc, #60]	@ (800839c <sbrk_aligned+0x40>)
 8008360:	460c      	mov	r4, r1
 8008362:	6831      	ldr	r1, [r6, #0]
 8008364:	4605      	mov	r5, r0
 8008366:	b911      	cbnz	r1, 800836e <sbrk_aligned+0x12>
 8008368:	f000 fe3e 	bl	8008fe8 <_sbrk_r>
 800836c:	6030      	str	r0, [r6, #0]
 800836e:	4621      	mov	r1, r4
 8008370:	4628      	mov	r0, r5
 8008372:	f000 fe39 	bl	8008fe8 <_sbrk_r>
 8008376:	1c43      	adds	r3, r0, #1
 8008378:	d103      	bne.n	8008382 <sbrk_aligned+0x26>
 800837a:	f04f 34ff 	mov.w	r4, #4294967295
 800837e:	4620      	mov	r0, r4
 8008380:	bd70      	pop	{r4, r5, r6, pc}
 8008382:	1cc4      	adds	r4, r0, #3
 8008384:	f024 0403 	bic.w	r4, r4, #3
 8008388:	42a0      	cmp	r0, r4
 800838a:	d0f8      	beq.n	800837e <sbrk_aligned+0x22>
 800838c:	1a21      	subs	r1, r4, r0
 800838e:	4628      	mov	r0, r5
 8008390:	f000 fe2a 	bl	8008fe8 <_sbrk_r>
 8008394:	3001      	adds	r0, #1
 8008396:	d1f2      	bne.n	800837e <sbrk_aligned+0x22>
 8008398:	e7ef      	b.n	800837a <sbrk_aligned+0x1e>
 800839a:	bf00      	nop
 800839c:	20000590 	.word	0x20000590

080083a0 <_malloc_r>:
 80083a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80083a4:	1ccd      	adds	r5, r1, #3
 80083a6:	f025 0503 	bic.w	r5, r5, #3
 80083aa:	3508      	adds	r5, #8
 80083ac:	2d0c      	cmp	r5, #12
 80083ae:	bf38      	it	cc
 80083b0:	250c      	movcc	r5, #12
 80083b2:	2d00      	cmp	r5, #0
 80083b4:	4606      	mov	r6, r0
 80083b6:	db01      	blt.n	80083bc <_malloc_r+0x1c>
 80083b8:	42a9      	cmp	r1, r5
 80083ba:	d904      	bls.n	80083c6 <_malloc_r+0x26>
 80083bc:	230c      	movs	r3, #12
 80083be:	6033      	str	r3, [r6, #0]
 80083c0:	2000      	movs	r0, #0
 80083c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083c6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800849c <_malloc_r+0xfc>
 80083ca:	f000 f869 	bl	80084a0 <__malloc_lock>
 80083ce:	f8d8 3000 	ldr.w	r3, [r8]
 80083d2:	461c      	mov	r4, r3
 80083d4:	bb44      	cbnz	r4, 8008428 <_malloc_r+0x88>
 80083d6:	4629      	mov	r1, r5
 80083d8:	4630      	mov	r0, r6
 80083da:	f7ff ffbf 	bl	800835c <sbrk_aligned>
 80083de:	1c43      	adds	r3, r0, #1
 80083e0:	4604      	mov	r4, r0
 80083e2:	d158      	bne.n	8008496 <_malloc_r+0xf6>
 80083e4:	f8d8 4000 	ldr.w	r4, [r8]
 80083e8:	4627      	mov	r7, r4
 80083ea:	2f00      	cmp	r7, #0
 80083ec:	d143      	bne.n	8008476 <_malloc_r+0xd6>
 80083ee:	2c00      	cmp	r4, #0
 80083f0:	d04b      	beq.n	800848a <_malloc_r+0xea>
 80083f2:	6823      	ldr	r3, [r4, #0]
 80083f4:	4639      	mov	r1, r7
 80083f6:	4630      	mov	r0, r6
 80083f8:	eb04 0903 	add.w	r9, r4, r3
 80083fc:	f000 fdf4 	bl	8008fe8 <_sbrk_r>
 8008400:	4581      	cmp	r9, r0
 8008402:	d142      	bne.n	800848a <_malloc_r+0xea>
 8008404:	6821      	ldr	r1, [r4, #0]
 8008406:	1a6d      	subs	r5, r5, r1
 8008408:	4629      	mov	r1, r5
 800840a:	4630      	mov	r0, r6
 800840c:	f7ff ffa6 	bl	800835c <sbrk_aligned>
 8008410:	3001      	adds	r0, #1
 8008412:	d03a      	beq.n	800848a <_malloc_r+0xea>
 8008414:	6823      	ldr	r3, [r4, #0]
 8008416:	442b      	add	r3, r5
 8008418:	6023      	str	r3, [r4, #0]
 800841a:	f8d8 3000 	ldr.w	r3, [r8]
 800841e:	685a      	ldr	r2, [r3, #4]
 8008420:	bb62      	cbnz	r2, 800847c <_malloc_r+0xdc>
 8008422:	f8c8 7000 	str.w	r7, [r8]
 8008426:	e00f      	b.n	8008448 <_malloc_r+0xa8>
 8008428:	6822      	ldr	r2, [r4, #0]
 800842a:	1b52      	subs	r2, r2, r5
 800842c:	d420      	bmi.n	8008470 <_malloc_r+0xd0>
 800842e:	2a0b      	cmp	r2, #11
 8008430:	d917      	bls.n	8008462 <_malloc_r+0xc2>
 8008432:	1961      	adds	r1, r4, r5
 8008434:	42a3      	cmp	r3, r4
 8008436:	6025      	str	r5, [r4, #0]
 8008438:	bf18      	it	ne
 800843a:	6059      	strne	r1, [r3, #4]
 800843c:	6863      	ldr	r3, [r4, #4]
 800843e:	bf08      	it	eq
 8008440:	f8c8 1000 	streq.w	r1, [r8]
 8008444:	5162      	str	r2, [r4, r5]
 8008446:	604b      	str	r3, [r1, #4]
 8008448:	4630      	mov	r0, r6
 800844a:	f000 f82f 	bl	80084ac <__malloc_unlock>
 800844e:	f104 000b 	add.w	r0, r4, #11
 8008452:	1d23      	adds	r3, r4, #4
 8008454:	f020 0007 	bic.w	r0, r0, #7
 8008458:	1ac2      	subs	r2, r0, r3
 800845a:	bf1c      	itt	ne
 800845c:	1a1b      	subne	r3, r3, r0
 800845e:	50a3      	strne	r3, [r4, r2]
 8008460:	e7af      	b.n	80083c2 <_malloc_r+0x22>
 8008462:	6862      	ldr	r2, [r4, #4]
 8008464:	42a3      	cmp	r3, r4
 8008466:	bf0c      	ite	eq
 8008468:	f8c8 2000 	streq.w	r2, [r8]
 800846c:	605a      	strne	r2, [r3, #4]
 800846e:	e7eb      	b.n	8008448 <_malloc_r+0xa8>
 8008470:	4623      	mov	r3, r4
 8008472:	6864      	ldr	r4, [r4, #4]
 8008474:	e7ae      	b.n	80083d4 <_malloc_r+0x34>
 8008476:	463c      	mov	r4, r7
 8008478:	687f      	ldr	r7, [r7, #4]
 800847a:	e7b6      	b.n	80083ea <_malloc_r+0x4a>
 800847c:	461a      	mov	r2, r3
 800847e:	685b      	ldr	r3, [r3, #4]
 8008480:	42a3      	cmp	r3, r4
 8008482:	d1fb      	bne.n	800847c <_malloc_r+0xdc>
 8008484:	2300      	movs	r3, #0
 8008486:	6053      	str	r3, [r2, #4]
 8008488:	e7de      	b.n	8008448 <_malloc_r+0xa8>
 800848a:	230c      	movs	r3, #12
 800848c:	6033      	str	r3, [r6, #0]
 800848e:	4630      	mov	r0, r6
 8008490:	f000 f80c 	bl	80084ac <__malloc_unlock>
 8008494:	e794      	b.n	80083c0 <_malloc_r+0x20>
 8008496:	6005      	str	r5, [r0, #0]
 8008498:	e7d6      	b.n	8008448 <_malloc_r+0xa8>
 800849a:	bf00      	nop
 800849c:	20000594 	.word	0x20000594

080084a0 <__malloc_lock>:
 80084a0:	4801      	ldr	r0, [pc, #4]	@ (80084a8 <__malloc_lock+0x8>)
 80084a2:	f7ff b8ae 	b.w	8007602 <__retarget_lock_acquire_recursive>
 80084a6:	bf00      	nop
 80084a8:	2000058c 	.word	0x2000058c

080084ac <__malloc_unlock>:
 80084ac:	4801      	ldr	r0, [pc, #4]	@ (80084b4 <__malloc_unlock+0x8>)
 80084ae:	f7ff b8a9 	b.w	8007604 <__retarget_lock_release_recursive>
 80084b2:	bf00      	nop
 80084b4:	2000058c 	.word	0x2000058c

080084b8 <_Balloc>:
 80084b8:	b570      	push	{r4, r5, r6, lr}
 80084ba:	69c6      	ldr	r6, [r0, #28]
 80084bc:	4604      	mov	r4, r0
 80084be:	460d      	mov	r5, r1
 80084c0:	b976      	cbnz	r6, 80084e0 <_Balloc+0x28>
 80084c2:	2010      	movs	r0, #16
 80084c4:	f7ff ff42 	bl	800834c <malloc>
 80084c8:	4602      	mov	r2, r0
 80084ca:	61e0      	str	r0, [r4, #28]
 80084cc:	b920      	cbnz	r0, 80084d8 <_Balloc+0x20>
 80084ce:	4b18      	ldr	r3, [pc, #96]	@ (8008530 <_Balloc+0x78>)
 80084d0:	4818      	ldr	r0, [pc, #96]	@ (8008534 <_Balloc+0x7c>)
 80084d2:	216b      	movs	r1, #107	@ 0x6b
 80084d4:	f000 fda6 	bl	8009024 <__assert_func>
 80084d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80084dc:	6006      	str	r6, [r0, #0]
 80084de:	60c6      	str	r6, [r0, #12]
 80084e0:	69e6      	ldr	r6, [r4, #28]
 80084e2:	68f3      	ldr	r3, [r6, #12]
 80084e4:	b183      	cbz	r3, 8008508 <_Balloc+0x50>
 80084e6:	69e3      	ldr	r3, [r4, #28]
 80084e8:	68db      	ldr	r3, [r3, #12]
 80084ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80084ee:	b9b8      	cbnz	r0, 8008520 <_Balloc+0x68>
 80084f0:	2101      	movs	r1, #1
 80084f2:	fa01 f605 	lsl.w	r6, r1, r5
 80084f6:	1d72      	adds	r2, r6, #5
 80084f8:	0092      	lsls	r2, r2, #2
 80084fa:	4620      	mov	r0, r4
 80084fc:	f000 fdb0 	bl	8009060 <_calloc_r>
 8008500:	b160      	cbz	r0, 800851c <_Balloc+0x64>
 8008502:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008506:	e00e      	b.n	8008526 <_Balloc+0x6e>
 8008508:	2221      	movs	r2, #33	@ 0x21
 800850a:	2104      	movs	r1, #4
 800850c:	4620      	mov	r0, r4
 800850e:	f000 fda7 	bl	8009060 <_calloc_r>
 8008512:	69e3      	ldr	r3, [r4, #28]
 8008514:	60f0      	str	r0, [r6, #12]
 8008516:	68db      	ldr	r3, [r3, #12]
 8008518:	2b00      	cmp	r3, #0
 800851a:	d1e4      	bne.n	80084e6 <_Balloc+0x2e>
 800851c:	2000      	movs	r0, #0
 800851e:	bd70      	pop	{r4, r5, r6, pc}
 8008520:	6802      	ldr	r2, [r0, #0]
 8008522:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008526:	2300      	movs	r3, #0
 8008528:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800852c:	e7f7      	b.n	800851e <_Balloc+0x66>
 800852e:	bf00      	nop
 8008530:	08009779 	.word	0x08009779
 8008534:	080097f9 	.word	0x080097f9

08008538 <_Bfree>:
 8008538:	b570      	push	{r4, r5, r6, lr}
 800853a:	69c6      	ldr	r6, [r0, #28]
 800853c:	4605      	mov	r5, r0
 800853e:	460c      	mov	r4, r1
 8008540:	b976      	cbnz	r6, 8008560 <_Bfree+0x28>
 8008542:	2010      	movs	r0, #16
 8008544:	f7ff ff02 	bl	800834c <malloc>
 8008548:	4602      	mov	r2, r0
 800854a:	61e8      	str	r0, [r5, #28]
 800854c:	b920      	cbnz	r0, 8008558 <_Bfree+0x20>
 800854e:	4b09      	ldr	r3, [pc, #36]	@ (8008574 <_Bfree+0x3c>)
 8008550:	4809      	ldr	r0, [pc, #36]	@ (8008578 <_Bfree+0x40>)
 8008552:	218f      	movs	r1, #143	@ 0x8f
 8008554:	f000 fd66 	bl	8009024 <__assert_func>
 8008558:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800855c:	6006      	str	r6, [r0, #0]
 800855e:	60c6      	str	r6, [r0, #12]
 8008560:	b13c      	cbz	r4, 8008572 <_Bfree+0x3a>
 8008562:	69eb      	ldr	r3, [r5, #28]
 8008564:	6862      	ldr	r2, [r4, #4]
 8008566:	68db      	ldr	r3, [r3, #12]
 8008568:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800856c:	6021      	str	r1, [r4, #0]
 800856e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008572:	bd70      	pop	{r4, r5, r6, pc}
 8008574:	08009779 	.word	0x08009779
 8008578:	080097f9 	.word	0x080097f9

0800857c <__multadd>:
 800857c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008580:	690d      	ldr	r5, [r1, #16]
 8008582:	4607      	mov	r7, r0
 8008584:	460c      	mov	r4, r1
 8008586:	461e      	mov	r6, r3
 8008588:	f101 0c14 	add.w	ip, r1, #20
 800858c:	2000      	movs	r0, #0
 800858e:	f8dc 3000 	ldr.w	r3, [ip]
 8008592:	b299      	uxth	r1, r3
 8008594:	fb02 6101 	mla	r1, r2, r1, r6
 8008598:	0c1e      	lsrs	r6, r3, #16
 800859a:	0c0b      	lsrs	r3, r1, #16
 800859c:	fb02 3306 	mla	r3, r2, r6, r3
 80085a0:	b289      	uxth	r1, r1
 80085a2:	3001      	adds	r0, #1
 80085a4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80085a8:	4285      	cmp	r5, r0
 80085aa:	f84c 1b04 	str.w	r1, [ip], #4
 80085ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80085b2:	dcec      	bgt.n	800858e <__multadd+0x12>
 80085b4:	b30e      	cbz	r6, 80085fa <__multadd+0x7e>
 80085b6:	68a3      	ldr	r3, [r4, #8]
 80085b8:	42ab      	cmp	r3, r5
 80085ba:	dc19      	bgt.n	80085f0 <__multadd+0x74>
 80085bc:	6861      	ldr	r1, [r4, #4]
 80085be:	4638      	mov	r0, r7
 80085c0:	3101      	adds	r1, #1
 80085c2:	f7ff ff79 	bl	80084b8 <_Balloc>
 80085c6:	4680      	mov	r8, r0
 80085c8:	b928      	cbnz	r0, 80085d6 <__multadd+0x5a>
 80085ca:	4602      	mov	r2, r0
 80085cc:	4b0c      	ldr	r3, [pc, #48]	@ (8008600 <__multadd+0x84>)
 80085ce:	480d      	ldr	r0, [pc, #52]	@ (8008604 <__multadd+0x88>)
 80085d0:	21ba      	movs	r1, #186	@ 0xba
 80085d2:	f000 fd27 	bl	8009024 <__assert_func>
 80085d6:	6922      	ldr	r2, [r4, #16]
 80085d8:	3202      	adds	r2, #2
 80085da:	f104 010c 	add.w	r1, r4, #12
 80085de:	0092      	lsls	r2, r2, #2
 80085e0:	300c      	adds	r0, #12
 80085e2:	f000 fd11 	bl	8009008 <memcpy>
 80085e6:	4621      	mov	r1, r4
 80085e8:	4638      	mov	r0, r7
 80085ea:	f7ff ffa5 	bl	8008538 <_Bfree>
 80085ee:	4644      	mov	r4, r8
 80085f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80085f4:	3501      	adds	r5, #1
 80085f6:	615e      	str	r6, [r3, #20]
 80085f8:	6125      	str	r5, [r4, #16]
 80085fa:	4620      	mov	r0, r4
 80085fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008600:	080097e8 	.word	0x080097e8
 8008604:	080097f9 	.word	0x080097f9

08008608 <__hi0bits>:
 8008608:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800860c:	4603      	mov	r3, r0
 800860e:	bf36      	itet	cc
 8008610:	0403      	lslcc	r3, r0, #16
 8008612:	2000      	movcs	r0, #0
 8008614:	2010      	movcc	r0, #16
 8008616:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800861a:	bf3c      	itt	cc
 800861c:	021b      	lslcc	r3, r3, #8
 800861e:	3008      	addcc	r0, #8
 8008620:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008624:	bf3c      	itt	cc
 8008626:	011b      	lslcc	r3, r3, #4
 8008628:	3004      	addcc	r0, #4
 800862a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800862e:	bf3c      	itt	cc
 8008630:	009b      	lslcc	r3, r3, #2
 8008632:	3002      	addcc	r0, #2
 8008634:	2b00      	cmp	r3, #0
 8008636:	db05      	blt.n	8008644 <__hi0bits+0x3c>
 8008638:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800863c:	f100 0001 	add.w	r0, r0, #1
 8008640:	bf08      	it	eq
 8008642:	2020      	moveq	r0, #32
 8008644:	4770      	bx	lr

08008646 <__lo0bits>:
 8008646:	6803      	ldr	r3, [r0, #0]
 8008648:	4602      	mov	r2, r0
 800864a:	f013 0007 	ands.w	r0, r3, #7
 800864e:	d00b      	beq.n	8008668 <__lo0bits+0x22>
 8008650:	07d9      	lsls	r1, r3, #31
 8008652:	d421      	bmi.n	8008698 <__lo0bits+0x52>
 8008654:	0798      	lsls	r0, r3, #30
 8008656:	bf49      	itett	mi
 8008658:	085b      	lsrmi	r3, r3, #1
 800865a:	089b      	lsrpl	r3, r3, #2
 800865c:	2001      	movmi	r0, #1
 800865e:	6013      	strmi	r3, [r2, #0]
 8008660:	bf5c      	itt	pl
 8008662:	6013      	strpl	r3, [r2, #0]
 8008664:	2002      	movpl	r0, #2
 8008666:	4770      	bx	lr
 8008668:	b299      	uxth	r1, r3
 800866a:	b909      	cbnz	r1, 8008670 <__lo0bits+0x2a>
 800866c:	0c1b      	lsrs	r3, r3, #16
 800866e:	2010      	movs	r0, #16
 8008670:	b2d9      	uxtb	r1, r3
 8008672:	b909      	cbnz	r1, 8008678 <__lo0bits+0x32>
 8008674:	3008      	adds	r0, #8
 8008676:	0a1b      	lsrs	r3, r3, #8
 8008678:	0719      	lsls	r1, r3, #28
 800867a:	bf04      	itt	eq
 800867c:	091b      	lsreq	r3, r3, #4
 800867e:	3004      	addeq	r0, #4
 8008680:	0799      	lsls	r1, r3, #30
 8008682:	bf04      	itt	eq
 8008684:	089b      	lsreq	r3, r3, #2
 8008686:	3002      	addeq	r0, #2
 8008688:	07d9      	lsls	r1, r3, #31
 800868a:	d403      	bmi.n	8008694 <__lo0bits+0x4e>
 800868c:	085b      	lsrs	r3, r3, #1
 800868e:	f100 0001 	add.w	r0, r0, #1
 8008692:	d003      	beq.n	800869c <__lo0bits+0x56>
 8008694:	6013      	str	r3, [r2, #0]
 8008696:	4770      	bx	lr
 8008698:	2000      	movs	r0, #0
 800869a:	4770      	bx	lr
 800869c:	2020      	movs	r0, #32
 800869e:	4770      	bx	lr

080086a0 <__i2b>:
 80086a0:	b510      	push	{r4, lr}
 80086a2:	460c      	mov	r4, r1
 80086a4:	2101      	movs	r1, #1
 80086a6:	f7ff ff07 	bl	80084b8 <_Balloc>
 80086aa:	4602      	mov	r2, r0
 80086ac:	b928      	cbnz	r0, 80086ba <__i2b+0x1a>
 80086ae:	4b05      	ldr	r3, [pc, #20]	@ (80086c4 <__i2b+0x24>)
 80086b0:	4805      	ldr	r0, [pc, #20]	@ (80086c8 <__i2b+0x28>)
 80086b2:	f240 1145 	movw	r1, #325	@ 0x145
 80086b6:	f000 fcb5 	bl	8009024 <__assert_func>
 80086ba:	2301      	movs	r3, #1
 80086bc:	6144      	str	r4, [r0, #20]
 80086be:	6103      	str	r3, [r0, #16]
 80086c0:	bd10      	pop	{r4, pc}
 80086c2:	bf00      	nop
 80086c4:	080097e8 	.word	0x080097e8
 80086c8:	080097f9 	.word	0x080097f9

080086cc <__multiply>:
 80086cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086d0:	4617      	mov	r7, r2
 80086d2:	690a      	ldr	r2, [r1, #16]
 80086d4:	693b      	ldr	r3, [r7, #16]
 80086d6:	429a      	cmp	r2, r3
 80086d8:	bfa8      	it	ge
 80086da:	463b      	movge	r3, r7
 80086dc:	4689      	mov	r9, r1
 80086de:	bfa4      	itt	ge
 80086e0:	460f      	movge	r7, r1
 80086e2:	4699      	movge	r9, r3
 80086e4:	693d      	ldr	r5, [r7, #16]
 80086e6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80086ea:	68bb      	ldr	r3, [r7, #8]
 80086ec:	6879      	ldr	r1, [r7, #4]
 80086ee:	eb05 060a 	add.w	r6, r5, sl
 80086f2:	42b3      	cmp	r3, r6
 80086f4:	b085      	sub	sp, #20
 80086f6:	bfb8      	it	lt
 80086f8:	3101      	addlt	r1, #1
 80086fa:	f7ff fedd 	bl	80084b8 <_Balloc>
 80086fe:	b930      	cbnz	r0, 800870e <__multiply+0x42>
 8008700:	4602      	mov	r2, r0
 8008702:	4b41      	ldr	r3, [pc, #260]	@ (8008808 <__multiply+0x13c>)
 8008704:	4841      	ldr	r0, [pc, #260]	@ (800880c <__multiply+0x140>)
 8008706:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800870a:	f000 fc8b 	bl	8009024 <__assert_func>
 800870e:	f100 0414 	add.w	r4, r0, #20
 8008712:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008716:	4623      	mov	r3, r4
 8008718:	2200      	movs	r2, #0
 800871a:	4573      	cmp	r3, lr
 800871c:	d320      	bcc.n	8008760 <__multiply+0x94>
 800871e:	f107 0814 	add.w	r8, r7, #20
 8008722:	f109 0114 	add.w	r1, r9, #20
 8008726:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800872a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800872e:	9302      	str	r3, [sp, #8]
 8008730:	1beb      	subs	r3, r5, r7
 8008732:	3b15      	subs	r3, #21
 8008734:	f023 0303 	bic.w	r3, r3, #3
 8008738:	3304      	adds	r3, #4
 800873a:	3715      	adds	r7, #21
 800873c:	42bd      	cmp	r5, r7
 800873e:	bf38      	it	cc
 8008740:	2304      	movcc	r3, #4
 8008742:	9301      	str	r3, [sp, #4]
 8008744:	9b02      	ldr	r3, [sp, #8]
 8008746:	9103      	str	r1, [sp, #12]
 8008748:	428b      	cmp	r3, r1
 800874a:	d80c      	bhi.n	8008766 <__multiply+0x9a>
 800874c:	2e00      	cmp	r6, #0
 800874e:	dd03      	ble.n	8008758 <__multiply+0x8c>
 8008750:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008754:	2b00      	cmp	r3, #0
 8008756:	d055      	beq.n	8008804 <__multiply+0x138>
 8008758:	6106      	str	r6, [r0, #16]
 800875a:	b005      	add	sp, #20
 800875c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008760:	f843 2b04 	str.w	r2, [r3], #4
 8008764:	e7d9      	b.n	800871a <__multiply+0x4e>
 8008766:	f8b1 a000 	ldrh.w	sl, [r1]
 800876a:	f1ba 0f00 	cmp.w	sl, #0
 800876e:	d01f      	beq.n	80087b0 <__multiply+0xe4>
 8008770:	46c4      	mov	ip, r8
 8008772:	46a1      	mov	r9, r4
 8008774:	2700      	movs	r7, #0
 8008776:	f85c 2b04 	ldr.w	r2, [ip], #4
 800877a:	f8d9 3000 	ldr.w	r3, [r9]
 800877e:	fa1f fb82 	uxth.w	fp, r2
 8008782:	b29b      	uxth	r3, r3
 8008784:	fb0a 330b 	mla	r3, sl, fp, r3
 8008788:	443b      	add	r3, r7
 800878a:	f8d9 7000 	ldr.w	r7, [r9]
 800878e:	0c12      	lsrs	r2, r2, #16
 8008790:	0c3f      	lsrs	r7, r7, #16
 8008792:	fb0a 7202 	mla	r2, sl, r2, r7
 8008796:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800879a:	b29b      	uxth	r3, r3
 800879c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80087a0:	4565      	cmp	r5, ip
 80087a2:	f849 3b04 	str.w	r3, [r9], #4
 80087a6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80087aa:	d8e4      	bhi.n	8008776 <__multiply+0xaa>
 80087ac:	9b01      	ldr	r3, [sp, #4]
 80087ae:	50e7      	str	r7, [r4, r3]
 80087b0:	9b03      	ldr	r3, [sp, #12]
 80087b2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80087b6:	3104      	adds	r1, #4
 80087b8:	f1b9 0f00 	cmp.w	r9, #0
 80087bc:	d020      	beq.n	8008800 <__multiply+0x134>
 80087be:	6823      	ldr	r3, [r4, #0]
 80087c0:	4647      	mov	r7, r8
 80087c2:	46a4      	mov	ip, r4
 80087c4:	f04f 0a00 	mov.w	sl, #0
 80087c8:	f8b7 b000 	ldrh.w	fp, [r7]
 80087cc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80087d0:	fb09 220b 	mla	r2, r9, fp, r2
 80087d4:	4452      	add	r2, sl
 80087d6:	b29b      	uxth	r3, r3
 80087d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80087dc:	f84c 3b04 	str.w	r3, [ip], #4
 80087e0:	f857 3b04 	ldr.w	r3, [r7], #4
 80087e4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80087e8:	f8bc 3000 	ldrh.w	r3, [ip]
 80087ec:	fb09 330a 	mla	r3, r9, sl, r3
 80087f0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80087f4:	42bd      	cmp	r5, r7
 80087f6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80087fa:	d8e5      	bhi.n	80087c8 <__multiply+0xfc>
 80087fc:	9a01      	ldr	r2, [sp, #4]
 80087fe:	50a3      	str	r3, [r4, r2]
 8008800:	3404      	adds	r4, #4
 8008802:	e79f      	b.n	8008744 <__multiply+0x78>
 8008804:	3e01      	subs	r6, #1
 8008806:	e7a1      	b.n	800874c <__multiply+0x80>
 8008808:	080097e8 	.word	0x080097e8
 800880c:	080097f9 	.word	0x080097f9

08008810 <__pow5mult>:
 8008810:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008814:	4615      	mov	r5, r2
 8008816:	f012 0203 	ands.w	r2, r2, #3
 800881a:	4607      	mov	r7, r0
 800881c:	460e      	mov	r6, r1
 800881e:	d007      	beq.n	8008830 <__pow5mult+0x20>
 8008820:	4c25      	ldr	r4, [pc, #148]	@ (80088b8 <__pow5mult+0xa8>)
 8008822:	3a01      	subs	r2, #1
 8008824:	2300      	movs	r3, #0
 8008826:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800882a:	f7ff fea7 	bl	800857c <__multadd>
 800882e:	4606      	mov	r6, r0
 8008830:	10ad      	asrs	r5, r5, #2
 8008832:	d03d      	beq.n	80088b0 <__pow5mult+0xa0>
 8008834:	69fc      	ldr	r4, [r7, #28]
 8008836:	b97c      	cbnz	r4, 8008858 <__pow5mult+0x48>
 8008838:	2010      	movs	r0, #16
 800883a:	f7ff fd87 	bl	800834c <malloc>
 800883e:	4602      	mov	r2, r0
 8008840:	61f8      	str	r0, [r7, #28]
 8008842:	b928      	cbnz	r0, 8008850 <__pow5mult+0x40>
 8008844:	4b1d      	ldr	r3, [pc, #116]	@ (80088bc <__pow5mult+0xac>)
 8008846:	481e      	ldr	r0, [pc, #120]	@ (80088c0 <__pow5mult+0xb0>)
 8008848:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800884c:	f000 fbea 	bl	8009024 <__assert_func>
 8008850:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008854:	6004      	str	r4, [r0, #0]
 8008856:	60c4      	str	r4, [r0, #12]
 8008858:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800885c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008860:	b94c      	cbnz	r4, 8008876 <__pow5mult+0x66>
 8008862:	f240 2171 	movw	r1, #625	@ 0x271
 8008866:	4638      	mov	r0, r7
 8008868:	f7ff ff1a 	bl	80086a0 <__i2b>
 800886c:	2300      	movs	r3, #0
 800886e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008872:	4604      	mov	r4, r0
 8008874:	6003      	str	r3, [r0, #0]
 8008876:	f04f 0900 	mov.w	r9, #0
 800887a:	07eb      	lsls	r3, r5, #31
 800887c:	d50a      	bpl.n	8008894 <__pow5mult+0x84>
 800887e:	4631      	mov	r1, r6
 8008880:	4622      	mov	r2, r4
 8008882:	4638      	mov	r0, r7
 8008884:	f7ff ff22 	bl	80086cc <__multiply>
 8008888:	4631      	mov	r1, r6
 800888a:	4680      	mov	r8, r0
 800888c:	4638      	mov	r0, r7
 800888e:	f7ff fe53 	bl	8008538 <_Bfree>
 8008892:	4646      	mov	r6, r8
 8008894:	106d      	asrs	r5, r5, #1
 8008896:	d00b      	beq.n	80088b0 <__pow5mult+0xa0>
 8008898:	6820      	ldr	r0, [r4, #0]
 800889a:	b938      	cbnz	r0, 80088ac <__pow5mult+0x9c>
 800889c:	4622      	mov	r2, r4
 800889e:	4621      	mov	r1, r4
 80088a0:	4638      	mov	r0, r7
 80088a2:	f7ff ff13 	bl	80086cc <__multiply>
 80088a6:	6020      	str	r0, [r4, #0]
 80088a8:	f8c0 9000 	str.w	r9, [r0]
 80088ac:	4604      	mov	r4, r0
 80088ae:	e7e4      	b.n	800887a <__pow5mult+0x6a>
 80088b0:	4630      	mov	r0, r6
 80088b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80088b6:	bf00      	nop
 80088b8:	080098ac 	.word	0x080098ac
 80088bc:	08009779 	.word	0x08009779
 80088c0:	080097f9 	.word	0x080097f9

080088c4 <__lshift>:
 80088c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80088c8:	460c      	mov	r4, r1
 80088ca:	6849      	ldr	r1, [r1, #4]
 80088cc:	6923      	ldr	r3, [r4, #16]
 80088ce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80088d2:	68a3      	ldr	r3, [r4, #8]
 80088d4:	4607      	mov	r7, r0
 80088d6:	4691      	mov	r9, r2
 80088d8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80088dc:	f108 0601 	add.w	r6, r8, #1
 80088e0:	42b3      	cmp	r3, r6
 80088e2:	db0b      	blt.n	80088fc <__lshift+0x38>
 80088e4:	4638      	mov	r0, r7
 80088e6:	f7ff fde7 	bl	80084b8 <_Balloc>
 80088ea:	4605      	mov	r5, r0
 80088ec:	b948      	cbnz	r0, 8008902 <__lshift+0x3e>
 80088ee:	4602      	mov	r2, r0
 80088f0:	4b28      	ldr	r3, [pc, #160]	@ (8008994 <__lshift+0xd0>)
 80088f2:	4829      	ldr	r0, [pc, #164]	@ (8008998 <__lshift+0xd4>)
 80088f4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80088f8:	f000 fb94 	bl	8009024 <__assert_func>
 80088fc:	3101      	adds	r1, #1
 80088fe:	005b      	lsls	r3, r3, #1
 8008900:	e7ee      	b.n	80088e0 <__lshift+0x1c>
 8008902:	2300      	movs	r3, #0
 8008904:	f100 0114 	add.w	r1, r0, #20
 8008908:	f100 0210 	add.w	r2, r0, #16
 800890c:	4618      	mov	r0, r3
 800890e:	4553      	cmp	r3, sl
 8008910:	db33      	blt.n	800897a <__lshift+0xb6>
 8008912:	6920      	ldr	r0, [r4, #16]
 8008914:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008918:	f104 0314 	add.w	r3, r4, #20
 800891c:	f019 091f 	ands.w	r9, r9, #31
 8008920:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008924:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008928:	d02b      	beq.n	8008982 <__lshift+0xbe>
 800892a:	f1c9 0e20 	rsb	lr, r9, #32
 800892e:	468a      	mov	sl, r1
 8008930:	2200      	movs	r2, #0
 8008932:	6818      	ldr	r0, [r3, #0]
 8008934:	fa00 f009 	lsl.w	r0, r0, r9
 8008938:	4310      	orrs	r0, r2
 800893a:	f84a 0b04 	str.w	r0, [sl], #4
 800893e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008942:	459c      	cmp	ip, r3
 8008944:	fa22 f20e 	lsr.w	r2, r2, lr
 8008948:	d8f3      	bhi.n	8008932 <__lshift+0x6e>
 800894a:	ebac 0304 	sub.w	r3, ip, r4
 800894e:	3b15      	subs	r3, #21
 8008950:	f023 0303 	bic.w	r3, r3, #3
 8008954:	3304      	adds	r3, #4
 8008956:	f104 0015 	add.w	r0, r4, #21
 800895a:	4560      	cmp	r0, ip
 800895c:	bf88      	it	hi
 800895e:	2304      	movhi	r3, #4
 8008960:	50ca      	str	r2, [r1, r3]
 8008962:	b10a      	cbz	r2, 8008968 <__lshift+0xa4>
 8008964:	f108 0602 	add.w	r6, r8, #2
 8008968:	3e01      	subs	r6, #1
 800896a:	4638      	mov	r0, r7
 800896c:	612e      	str	r6, [r5, #16]
 800896e:	4621      	mov	r1, r4
 8008970:	f7ff fde2 	bl	8008538 <_Bfree>
 8008974:	4628      	mov	r0, r5
 8008976:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800897a:	f842 0f04 	str.w	r0, [r2, #4]!
 800897e:	3301      	adds	r3, #1
 8008980:	e7c5      	b.n	800890e <__lshift+0x4a>
 8008982:	3904      	subs	r1, #4
 8008984:	f853 2b04 	ldr.w	r2, [r3], #4
 8008988:	f841 2f04 	str.w	r2, [r1, #4]!
 800898c:	459c      	cmp	ip, r3
 800898e:	d8f9      	bhi.n	8008984 <__lshift+0xc0>
 8008990:	e7ea      	b.n	8008968 <__lshift+0xa4>
 8008992:	bf00      	nop
 8008994:	080097e8 	.word	0x080097e8
 8008998:	080097f9 	.word	0x080097f9

0800899c <__mcmp>:
 800899c:	690a      	ldr	r2, [r1, #16]
 800899e:	4603      	mov	r3, r0
 80089a0:	6900      	ldr	r0, [r0, #16]
 80089a2:	1a80      	subs	r0, r0, r2
 80089a4:	b530      	push	{r4, r5, lr}
 80089a6:	d10e      	bne.n	80089c6 <__mcmp+0x2a>
 80089a8:	3314      	adds	r3, #20
 80089aa:	3114      	adds	r1, #20
 80089ac:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80089b0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80089b4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80089b8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80089bc:	4295      	cmp	r5, r2
 80089be:	d003      	beq.n	80089c8 <__mcmp+0x2c>
 80089c0:	d205      	bcs.n	80089ce <__mcmp+0x32>
 80089c2:	f04f 30ff 	mov.w	r0, #4294967295
 80089c6:	bd30      	pop	{r4, r5, pc}
 80089c8:	42a3      	cmp	r3, r4
 80089ca:	d3f3      	bcc.n	80089b4 <__mcmp+0x18>
 80089cc:	e7fb      	b.n	80089c6 <__mcmp+0x2a>
 80089ce:	2001      	movs	r0, #1
 80089d0:	e7f9      	b.n	80089c6 <__mcmp+0x2a>
	...

080089d4 <__mdiff>:
 80089d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089d8:	4689      	mov	r9, r1
 80089da:	4606      	mov	r6, r0
 80089dc:	4611      	mov	r1, r2
 80089de:	4648      	mov	r0, r9
 80089e0:	4614      	mov	r4, r2
 80089e2:	f7ff ffdb 	bl	800899c <__mcmp>
 80089e6:	1e05      	subs	r5, r0, #0
 80089e8:	d112      	bne.n	8008a10 <__mdiff+0x3c>
 80089ea:	4629      	mov	r1, r5
 80089ec:	4630      	mov	r0, r6
 80089ee:	f7ff fd63 	bl	80084b8 <_Balloc>
 80089f2:	4602      	mov	r2, r0
 80089f4:	b928      	cbnz	r0, 8008a02 <__mdiff+0x2e>
 80089f6:	4b3f      	ldr	r3, [pc, #252]	@ (8008af4 <__mdiff+0x120>)
 80089f8:	f240 2137 	movw	r1, #567	@ 0x237
 80089fc:	483e      	ldr	r0, [pc, #248]	@ (8008af8 <__mdiff+0x124>)
 80089fe:	f000 fb11 	bl	8009024 <__assert_func>
 8008a02:	2301      	movs	r3, #1
 8008a04:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008a08:	4610      	mov	r0, r2
 8008a0a:	b003      	add	sp, #12
 8008a0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a10:	bfbc      	itt	lt
 8008a12:	464b      	movlt	r3, r9
 8008a14:	46a1      	movlt	r9, r4
 8008a16:	4630      	mov	r0, r6
 8008a18:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008a1c:	bfba      	itte	lt
 8008a1e:	461c      	movlt	r4, r3
 8008a20:	2501      	movlt	r5, #1
 8008a22:	2500      	movge	r5, #0
 8008a24:	f7ff fd48 	bl	80084b8 <_Balloc>
 8008a28:	4602      	mov	r2, r0
 8008a2a:	b918      	cbnz	r0, 8008a34 <__mdiff+0x60>
 8008a2c:	4b31      	ldr	r3, [pc, #196]	@ (8008af4 <__mdiff+0x120>)
 8008a2e:	f240 2145 	movw	r1, #581	@ 0x245
 8008a32:	e7e3      	b.n	80089fc <__mdiff+0x28>
 8008a34:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008a38:	6926      	ldr	r6, [r4, #16]
 8008a3a:	60c5      	str	r5, [r0, #12]
 8008a3c:	f109 0310 	add.w	r3, r9, #16
 8008a40:	f109 0514 	add.w	r5, r9, #20
 8008a44:	f104 0e14 	add.w	lr, r4, #20
 8008a48:	f100 0b14 	add.w	fp, r0, #20
 8008a4c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008a50:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008a54:	9301      	str	r3, [sp, #4]
 8008a56:	46d9      	mov	r9, fp
 8008a58:	f04f 0c00 	mov.w	ip, #0
 8008a5c:	9b01      	ldr	r3, [sp, #4]
 8008a5e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008a62:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008a66:	9301      	str	r3, [sp, #4]
 8008a68:	fa1f f38a 	uxth.w	r3, sl
 8008a6c:	4619      	mov	r1, r3
 8008a6e:	b283      	uxth	r3, r0
 8008a70:	1acb      	subs	r3, r1, r3
 8008a72:	0c00      	lsrs	r0, r0, #16
 8008a74:	4463      	add	r3, ip
 8008a76:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008a7a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008a7e:	b29b      	uxth	r3, r3
 8008a80:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008a84:	4576      	cmp	r6, lr
 8008a86:	f849 3b04 	str.w	r3, [r9], #4
 8008a8a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008a8e:	d8e5      	bhi.n	8008a5c <__mdiff+0x88>
 8008a90:	1b33      	subs	r3, r6, r4
 8008a92:	3b15      	subs	r3, #21
 8008a94:	f023 0303 	bic.w	r3, r3, #3
 8008a98:	3415      	adds	r4, #21
 8008a9a:	3304      	adds	r3, #4
 8008a9c:	42a6      	cmp	r6, r4
 8008a9e:	bf38      	it	cc
 8008aa0:	2304      	movcc	r3, #4
 8008aa2:	441d      	add	r5, r3
 8008aa4:	445b      	add	r3, fp
 8008aa6:	461e      	mov	r6, r3
 8008aa8:	462c      	mov	r4, r5
 8008aaa:	4544      	cmp	r4, r8
 8008aac:	d30e      	bcc.n	8008acc <__mdiff+0xf8>
 8008aae:	f108 0103 	add.w	r1, r8, #3
 8008ab2:	1b49      	subs	r1, r1, r5
 8008ab4:	f021 0103 	bic.w	r1, r1, #3
 8008ab8:	3d03      	subs	r5, #3
 8008aba:	45a8      	cmp	r8, r5
 8008abc:	bf38      	it	cc
 8008abe:	2100      	movcc	r1, #0
 8008ac0:	440b      	add	r3, r1
 8008ac2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008ac6:	b191      	cbz	r1, 8008aee <__mdiff+0x11a>
 8008ac8:	6117      	str	r7, [r2, #16]
 8008aca:	e79d      	b.n	8008a08 <__mdiff+0x34>
 8008acc:	f854 1b04 	ldr.w	r1, [r4], #4
 8008ad0:	46e6      	mov	lr, ip
 8008ad2:	0c08      	lsrs	r0, r1, #16
 8008ad4:	fa1c fc81 	uxtah	ip, ip, r1
 8008ad8:	4471      	add	r1, lr
 8008ada:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008ade:	b289      	uxth	r1, r1
 8008ae0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008ae4:	f846 1b04 	str.w	r1, [r6], #4
 8008ae8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008aec:	e7dd      	b.n	8008aaa <__mdiff+0xd6>
 8008aee:	3f01      	subs	r7, #1
 8008af0:	e7e7      	b.n	8008ac2 <__mdiff+0xee>
 8008af2:	bf00      	nop
 8008af4:	080097e8 	.word	0x080097e8
 8008af8:	080097f9 	.word	0x080097f9

08008afc <__d2b>:
 8008afc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008b00:	460f      	mov	r7, r1
 8008b02:	2101      	movs	r1, #1
 8008b04:	ec59 8b10 	vmov	r8, r9, d0
 8008b08:	4616      	mov	r6, r2
 8008b0a:	f7ff fcd5 	bl	80084b8 <_Balloc>
 8008b0e:	4604      	mov	r4, r0
 8008b10:	b930      	cbnz	r0, 8008b20 <__d2b+0x24>
 8008b12:	4602      	mov	r2, r0
 8008b14:	4b23      	ldr	r3, [pc, #140]	@ (8008ba4 <__d2b+0xa8>)
 8008b16:	4824      	ldr	r0, [pc, #144]	@ (8008ba8 <__d2b+0xac>)
 8008b18:	f240 310f 	movw	r1, #783	@ 0x30f
 8008b1c:	f000 fa82 	bl	8009024 <__assert_func>
 8008b20:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008b24:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008b28:	b10d      	cbz	r5, 8008b2e <__d2b+0x32>
 8008b2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008b2e:	9301      	str	r3, [sp, #4]
 8008b30:	f1b8 0300 	subs.w	r3, r8, #0
 8008b34:	d023      	beq.n	8008b7e <__d2b+0x82>
 8008b36:	4668      	mov	r0, sp
 8008b38:	9300      	str	r3, [sp, #0]
 8008b3a:	f7ff fd84 	bl	8008646 <__lo0bits>
 8008b3e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008b42:	b1d0      	cbz	r0, 8008b7a <__d2b+0x7e>
 8008b44:	f1c0 0320 	rsb	r3, r0, #32
 8008b48:	fa02 f303 	lsl.w	r3, r2, r3
 8008b4c:	430b      	orrs	r3, r1
 8008b4e:	40c2      	lsrs	r2, r0
 8008b50:	6163      	str	r3, [r4, #20]
 8008b52:	9201      	str	r2, [sp, #4]
 8008b54:	9b01      	ldr	r3, [sp, #4]
 8008b56:	61a3      	str	r3, [r4, #24]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	bf0c      	ite	eq
 8008b5c:	2201      	moveq	r2, #1
 8008b5e:	2202      	movne	r2, #2
 8008b60:	6122      	str	r2, [r4, #16]
 8008b62:	b1a5      	cbz	r5, 8008b8e <__d2b+0x92>
 8008b64:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008b68:	4405      	add	r5, r0
 8008b6a:	603d      	str	r5, [r7, #0]
 8008b6c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008b70:	6030      	str	r0, [r6, #0]
 8008b72:	4620      	mov	r0, r4
 8008b74:	b003      	add	sp, #12
 8008b76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008b7a:	6161      	str	r1, [r4, #20]
 8008b7c:	e7ea      	b.n	8008b54 <__d2b+0x58>
 8008b7e:	a801      	add	r0, sp, #4
 8008b80:	f7ff fd61 	bl	8008646 <__lo0bits>
 8008b84:	9b01      	ldr	r3, [sp, #4]
 8008b86:	6163      	str	r3, [r4, #20]
 8008b88:	3020      	adds	r0, #32
 8008b8a:	2201      	movs	r2, #1
 8008b8c:	e7e8      	b.n	8008b60 <__d2b+0x64>
 8008b8e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008b92:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008b96:	6038      	str	r0, [r7, #0]
 8008b98:	6918      	ldr	r0, [r3, #16]
 8008b9a:	f7ff fd35 	bl	8008608 <__hi0bits>
 8008b9e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008ba2:	e7e5      	b.n	8008b70 <__d2b+0x74>
 8008ba4:	080097e8 	.word	0x080097e8
 8008ba8:	080097f9 	.word	0x080097f9

08008bac <__ssputs_r>:
 8008bac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008bb0:	688e      	ldr	r6, [r1, #8]
 8008bb2:	461f      	mov	r7, r3
 8008bb4:	42be      	cmp	r6, r7
 8008bb6:	680b      	ldr	r3, [r1, #0]
 8008bb8:	4682      	mov	sl, r0
 8008bba:	460c      	mov	r4, r1
 8008bbc:	4690      	mov	r8, r2
 8008bbe:	d82d      	bhi.n	8008c1c <__ssputs_r+0x70>
 8008bc0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008bc4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008bc8:	d026      	beq.n	8008c18 <__ssputs_r+0x6c>
 8008bca:	6965      	ldr	r5, [r4, #20]
 8008bcc:	6909      	ldr	r1, [r1, #16]
 8008bce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008bd2:	eba3 0901 	sub.w	r9, r3, r1
 8008bd6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008bda:	1c7b      	adds	r3, r7, #1
 8008bdc:	444b      	add	r3, r9
 8008bde:	106d      	asrs	r5, r5, #1
 8008be0:	429d      	cmp	r5, r3
 8008be2:	bf38      	it	cc
 8008be4:	461d      	movcc	r5, r3
 8008be6:	0553      	lsls	r3, r2, #21
 8008be8:	d527      	bpl.n	8008c3a <__ssputs_r+0x8e>
 8008bea:	4629      	mov	r1, r5
 8008bec:	f7ff fbd8 	bl	80083a0 <_malloc_r>
 8008bf0:	4606      	mov	r6, r0
 8008bf2:	b360      	cbz	r0, 8008c4e <__ssputs_r+0xa2>
 8008bf4:	6921      	ldr	r1, [r4, #16]
 8008bf6:	464a      	mov	r2, r9
 8008bf8:	f000 fa06 	bl	8009008 <memcpy>
 8008bfc:	89a3      	ldrh	r3, [r4, #12]
 8008bfe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008c02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c06:	81a3      	strh	r3, [r4, #12]
 8008c08:	6126      	str	r6, [r4, #16]
 8008c0a:	6165      	str	r5, [r4, #20]
 8008c0c:	444e      	add	r6, r9
 8008c0e:	eba5 0509 	sub.w	r5, r5, r9
 8008c12:	6026      	str	r6, [r4, #0]
 8008c14:	60a5      	str	r5, [r4, #8]
 8008c16:	463e      	mov	r6, r7
 8008c18:	42be      	cmp	r6, r7
 8008c1a:	d900      	bls.n	8008c1e <__ssputs_r+0x72>
 8008c1c:	463e      	mov	r6, r7
 8008c1e:	6820      	ldr	r0, [r4, #0]
 8008c20:	4632      	mov	r2, r6
 8008c22:	4641      	mov	r1, r8
 8008c24:	f000 f9c6 	bl	8008fb4 <memmove>
 8008c28:	68a3      	ldr	r3, [r4, #8]
 8008c2a:	1b9b      	subs	r3, r3, r6
 8008c2c:	60a3      	str	r3, [r4, #8]
 8008c2e:	6823      	ldr	r3, [r4, #0]
 8008c30:	4433      	add	r3, r6
 8008c32:	6023      	str	r3, [r4, #0]
 8008c34:	2000      	movs	r0, #0
 8008c36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c3a:	462a      	mov	r2, r5
 8008c3c:	f000 fa36 	bl	80090ac <_realloc_r>
 8008c40:	4606      	mov	r6, r0
 8008c42:	2800      	cmp	r0, #0
 8008c44:	d1e0      	bne.n	8008c08 <__ssputs_r+0x5c>
 8008c46:	6921      	ldr	r1, [r4, #16]
 8008c48:	4650      	mov	r0, sl
 8008c4a:	f7ff fb35 	bl	80082b8 <_free_r>
 8008c4e:	230c      	movs	r3, #12
 8008c50:	f8ca 3000 	str.w	r3, [sl]
 8008c54:	89a3      	ldrh	r3, [r4, #12]
 8008c56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c5a:	81a3      	strh	r3, [r4, #12]
 8008c5c:	f04f 30ff 	mov.w	r0, #4294967295
 8008c60:	e7e9      	b.n	8008c36 <__ssputs_r+0x8a>
	...

08008c64 <_svfiprintf_r>:
 8008c64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c68:	4698      	mov	r8, r3
 8008c6a:	898b      	ldrh	r3, [r1, #12]
 8008c6c:	061b      	lsls	r3, r3, #24
 8008c6e:	b09d      	sub	sp, #116	@ 0x74
 8008c70:	4607      	mov	r7, r0
 8008c72:	460d      	mov	r5, r1
 8008c74:	4614      	mov	r4, r2
 8008c76:	d510      	bpl.n	8008c9a <_svfiprintf_r+0x36>
 8008c78:	690b      	ldr	r3, [r1, #16]
 8008c7a:	b973      	cbnz	r3, 8008c9a <_svfiprintf_r+0x36>
 8008c7c:	2140      	movs	r1, #64	@ 0x40
 8008c7e:	f7ff fb8f 	bl	80083a0 <_malloc_r>
 8008c82:	6028      	str	r0, [r5, #0]
 8008c84:	6128      	str	r0, [r5, #16]
 8008c86:	b930      	cbnz	r0, 8008c96 <_svfiprintf_r+0x32>
 8008c88:	230c      	movs	r3, #12
 8008c8a:	603b      	str	r3, [r7, #0]
 8008c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8008c90:	b01d      	add	sp, #116	@ 0x74
 8008c92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c96:	2340      	movs	r3, #64	@ 0x40
 8008c98:	616b      	str	r3, [r5, #20]
 8008c9a:	2300      	movs	r3, #0
 8008c9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c9e:	2320      	movs	r3, #32
 8008ca0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008ca4:	f8cd 800c 	str.w	r8, [sp, #12]
 8008ca8:	2330      	movs	r3, #48	@ 0x30
 8008caa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008e48 <_svfiprintf_r+0x1e4>
 8008cae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008cb2:	f04f 0901 	mov.w	r9, #1
 8008cb6:	4623      	mov	r3, r4
 8008cb8:	469a      	mov	sl, r3
 8008cba:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008cbe:	b10a      	cbz	r2, 8008cc4 <_svfiprintf_r+0x60>
 8008cc0:	2a25      	cmp	r2, #37	@ 0x25
 8008cc2:	d1f9      	bne.n	8008cb8 <_svfiprintf_r+0x54>
 8008cc4:	ebba 0b04 	subs.w	fp, sl, r4
 8008cc8:	d00b      	beq.n	8008ce2 <_svfiprintf_r+0x7e>
 8008cca:	465b      	mov	r3, fp
 8008ccc:	4622      	mov	r2, r4
 8008cce:	4629      	mov	r1, r5
 8008cd0:	4638      	mov	r0, r7
 8008cd2:	f7ff ff6b 	bl	8008bac <__ssputs_r>
 8008cd6:	3001      	adds	r0, #1
 8008cd8:	f000 80a7 	beq.w	8008e2a <_svfiprintf_r+0x1c6>
 8008cdc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008cde:	445a      	add	r2, fp
 8008ce0:	9209      	str	r2, [sp, #36]	@ 0x24
 8008ce2:	f89a 3000 	ldrb.w	r3, [sl]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	f000 809f 	beq.w	8008e2a <_svfiprintf_r+0x1c6>
 8008cec:	2300      	movs	r3, #0
 8008cee:	f04f 32ff 	mov.w	r2, #4294967295
 8008cf2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008cf6:	f10a 0a01 	add.w	sl, sl, #1
 8008cfa:	9304      	str	r3, [sp, #16]
 8008cfc:	9307      	str	r3, [sp, #28]
 8008cfe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008d02:	931a      	str	r3, [sp, #104]	@ 0x68
 8008d04:	4654      	mov	r4, sl
 8008d06:	2205      	movs	r2, #5
 8008d08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d0c:	484e      	ldr	r0, [pc, #312]	@ (8008e48 <_svfiprintf_r+0x1e4>)
 8008d0e:	f7f7 fa7f 	bl	8000210 <memchr>
 8008d12:	9a04      	ldr	r2, [sp, #16]
 8008d14:	b9d8      	cbnz	r0, 8008d4e <_svfiprintf_r+0xea>
 8008d16:	06d0      	lsls	r0, r2, #27
 8008d18:	bf44      	itt	mi
 8008d1a:	2320      	movmi	r3, #32
 8008d1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008d20:	0711      	lsls	r1, r2, #28
 8008d22:	bf44      	itt	mi
 8008d24:	232b      	movmi	r3, #43	@ 0x2b
 8008d26:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008d2a:	f89a 3000 	ldrb.w	r3, [sl]
 8008d2e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008d30:	d015      	beq.n	8008d5e <_svfiprintf_r+0xfa>
 8008d32:	9a07      	ldr	r2, [sp, #28]
 8008d34:	4654      	mov	r4, sl
 8008d36:	2000      	movs	r0, #0
 8008d38:	f04f 0c0a 	mov.w	ip, #10
 8008d3c:	4621      	mov	r1, r4
 8008d3e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d42:	3b30      	subs	r3, #48	@ 0x30
 8008d44:	2b09      	cmp	r3, #9
 8008d46:	d94b      	bls.n	8008de0 <_svfiprintf_r+0x17c>
 8008d48:	b1b0      	cbz	r0, 8008d78 <_svfiprintf_r+0x114>
 8008d4a:	9207      	str	r2, [sp, #28]
 8008d4c:	e014      	b.n	8008d78 <_svfiprintf_r+0x114>
 8008d4e:	eba0 0308 	sub.w	r3, r0, r8
 8008d52:	fa09 f303 	lsl.w	r3, r9, r3
 8008d56:	4313      	orrs	r3, r2
 8008d58:	9304      	str	r3, [sp, #16]
 8008d5a:	46a2      	mov	sl, r4
 8008d5c:	e7d2      	b.n	8008d04 <_svfiprintf_r+0xa0>
 8008d5e:	9b03      	ldr	r3, [sp, #12]
 8008d60:	1d19      	adds	r1, r3, #4
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	9103      	str	r1, [sp, #12]
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	bfbb      	ittet	lt
 8008d6a:	425b      	neglt	r3, r3
 8008d6c:	f042 0202 	orrlt.w	r2, r2, #2
 8008d70:	9307      	strge	r3, [sp, #28]
 8008d72:	9307      	strlt	r3, [sp, #28]
 8008d74:	bfb8      	it	lt
 8008d76:	9204      	strlt	r2, [sp, #16]
 8008d78:	7823      	ldrb	r3, [r4, #0]
 8008d7a:	2b2e      	cmp	r3, #46	@ 0x2e
 8008d7c:	d10a      	bne.n	8008d94 <_svfiprintf_r+0x130>
 8008d7e:	7863      	ldrb	r3, [r4, #1]
 8008d80:	2b2a      	cmp	r3, #42	@ 0x2a
 8008d82:	d132      	bne.n	8008dea <_svfiprintf_r+0x186>
 8008d84:	9b03      	ldr	r3, [sp, #12]
 8008d86:	1d1a      	adds	r2, r3, #4
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	9203      	str	r2, [sp, #12]
 8008d8c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008d90:	3402      	adds	r4, #2
 8008d92:	9305      	str	r3, [sp, #20]
 8008d94:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008e58 <_svfiprintf_r+0x1f4>
 8008d98:	7821      	ldrb	r1, [r4, #0]
 8008d9a:	2203      	movs	r2, #3
 8008d9c:	4650      	mov	r0, sl
 8008d9e:	f7f7 fa37 	bl	8000210 <memchr>
 8008da2:	b138      	cbz	r0, 8008db4 <_svfiprintf_r+0x150>
 8008da4:	9b04      	ldr	r3, [sp, #16]
 8008da6:	eba0 000a 	sub.w	r0, r0, sl
 8008daa:	2240      	movs	r2, #64	@ 0x40
 8008dac:	4082      	lsls	r2, r0
 8008dae:	4313      	orrs	r3, r2
 8008db0:	3401      	adds	r4, #1
 8008db2:	9304      	str	r3, [sp, #16]
 8008db4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008db8:	4824      	ldr	r0, [pc, #144]	@ (8008e4c <_svfiprintf_r+0x1e8>)
 8008dba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008dbe:	2206      	movs	r2, #6
 8008dc0:	f7f7 fa26 	bl	8000210 <memchr>
 8008dc4:	2800      	cmp	r0, #0
 8008dc6:	d036      	beq.n	8008e36 <_svfiprintf_r+0x1d2>
 8008dc8:	4b21      	ldr	r3, [pc, #132]	@ (8008e50 <_svfiprintf_r+0x1ec>)
 8008dca:	bb1b      	cbnz	r3, 8008e14 <_svfiprintf_r+0x1b0>
 8008dcc:	9b03      	ldr	r3, [sp, #12]
 8008dce:	3307      	adds	r3, #7
 8008dd0:	f023 0307 	bic.w	r3, r3, #7
 8008dd4:	3308      	adds	r3, #8
 8008dd6:	9303      	str	r3, [sp, #12]
 8008dd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008dda:	4433      	add	r3, r6
 8008ddc:	9309      	str	r3, [sp, #36]	@ 0x24
 8008dde:	e76a      	b.n	8008cb6 <_svfiprintf_r+0x52>
 8008de0:	fb0c 3202 	mla	r2, ip, r2, r3
 8008de4:	460c      	mov	r4, r1
 8008de6:	2001      	movs	r0, #1
 8008de8:	e7a8      	b.n	8008d3c <_svfiprintf_r+0xd8>
 8008dea:	2300      	movs	r3, #0
 8008dec:	3401      	adds	r4, #1
 8008dee:	9305      	str	r3, [sp, #20]
 8008df0:	4619      	mov	r1, r3
 8008df2:	f04f 0c0a 	mov.w	ip, #10
 8008df6:	4620      	mov	r0, r4
 8008df8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008dfc:	3a30      	subs	r2, #48	@ 0x30
 8008dfe:	2a09      	cmp	r2, #9
 8008e00:	d903      	bls.n	8008e0a <_svfiprintf_r+0x1a6>
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d0c6      	beq.n	8008d94 <_svfiprintf_r+0x130>
 8008e06:	9105      	str	r1, [sp, #20]
 8008e08:	e7c4      	b.n	8008d94 <_svfiprintf_r+0x130>
 8008e0a:	fb0c 2101 	mla	r1, ip, r1, r2
 8008e0e:	4604      	mov	r4, r0
 8008e10:	2301      	movs	r3, #1
 8008e12:	e7f0      	b.n	8008df6 <_svfiprintf_r+0x192>
 8008e14:	ab03      	add	r3, sp, #12
 8008e16:	9300      	str	r3, [sp, #0]
 8008e18:	462a      	mov	r2, r5
 8008e1a:	4b0e      	ldr	r3, [pc, #56]	@ (8008e54 <_svfiprintf_r+0x1f0>)
 8008e1c:	a904      	add	r1, sp, #16
 8008e1e:	4638      	mov	r0, r7
 8008e20:	f7fd fe96 	bl	8006b50 <_printf_float>
 8008e24:	1c42      	adds	r2, r0, #1
 8008e26:	4606      	mov	r6, r0
 8008e28:	d1d6      	bne.n	8008dd8 <_svfiprintf_r+0x174>
 8008e2a:	89ab      	ldrh	r3, [r5, #12]
 8008e2c:	065b      	lsls	r3, r3, #25
 8008e2e:	f53f af2d 	bmi.w	8008c8c <_svfiprintf_r+0x28>
 8008e32:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008e34:	e72c      	b.n	8008c90 <_svfiprintf_r+0x2c>
 8008e36:	ab03      	add	r3, sp, #12
 8008e38:	9300      	str	r3, [sp, #0]
 8008e3a:	462a      	mov	r2, r5
 8008e3c:	4b05      	ldr	r3, [pc, #20]	@ (8008e54 <_svfiprintf_r+0x1f0>)
 8008e3e:	a904      	add	r1, sp, #16
 8008e40:	4638      	mov	r0, r7
 8008e42:	f7fe f91d 	bl	8007080 <_printf_i>
 8008e46:	e7ed      	b.n	8008e24 <_svfiprintf_r+0x1c0>
 8008e48:	08009852 	.word	0x08009852
 8008e4c:	0800985c 	.word	0x0800985c
 8008e50:	08006b51 	.word	0x08006b51
 8008e54:	08008bad 	.word	0x08008bad
 8008e58:	08009858 	.word	0x08009858

08008e5c <__sflush_r>:
 8008e5c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008e60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e64:	0716      	lsls	r6, r2, #28
 8008e66:	4605      	mov	r5, r0
 8008e68:	460c      	mov	r4, r1
 8008e6a:	d454      	bmi.n	8008f16 <__sflush_r+0xba>
 8008e6c:	684b      	ldr	r3, [r1, #4]
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	dc02      	bgt.n	8008e78 <__sflush_r+0x1c>
 8008e72:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	dd48      	ble.n	8008f0a <__sflush_r+0xae>
 8008e78:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008e7a:	2e00      	cmp	r6, #0
 8008e7c:	d045      	beq.n	8008f0a <__sflush_r+0xae>
 8008e7e:	2300      	movs	r3, #0
 8008e80:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008e84:	682f      	ldr	r7, [r5, #0]
 8008e86:	6a21      	ldr	r1, [r4, #32]
 8008e88:	602b      	str	r3, [r5, #0]
 8008e8a:	d030      	beq.n	8008eee <__sflush_r+0x92>
 8008e8c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008e8e:	89a3      	ldrh	r3, [r4, #12]
 8008e90:	0759      	lsls	r1, r3, #29
 8008e92:	d505      	bpl.n	8008ea0 <__sflush_r+0x44>
 8008e94:	6863      	ldr	r3, [r4, #4]
 8008e96:	1ad2      	subs	r2, r2, r3
 8008e98:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008e9a:	b10b      	cbz	r3, 8008ea0 <__sflush_r+0x44>
 8008e9c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008e9e:	1ad2      	subs	r2, r2, r3
 8008ea0:	2300      	movs	r3, #0
 8008ea2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008ea4:	6a21      	ldr	r1, [r4, #32]
 8008ea6:	4628      	mov	r0, r5
 8008ea8:	47b0      	blx	r6
 8008eaa:	1c43      	adds	r3, r0, #1
 8008eac:	89a3      	ldrh	r3, [r4, #12]
 8008eae:	d106      	bne.n	8008ebe <__sflush_r+0x62>
 8008eb0:	6829      	ldr	r1, [r5, #0]
 8008eb2:	291d      	cmp	r1, #29
 8008eb4:	d82b      	bhi.n	8008f0e <__sflush_r+0xb2>
 8008eb6:	4a2a      	ldr	r2, [pc, #168]	@ (8008f60 <__sflush_r+0x104>)
 8008eb8:	40ca      	lsrs	r2, r1
 8008eba:	07d6      	lsls	r6, r2, #31
 8008ebc:	d527      	bpl.n	8008f0e <__sflush_r+0xb2>
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	6062      	str	r2, [r4, #4]
 8008ec2:	04d9      	lsls	r1, r3, #19
 8008ec4:	6922      	ldr	r2, [r4, #16]
 8008ec6:	6022      	str	r2, [r4, #0]
 8008ec8:	d504      	bpl.n	8008ed4 <__sflush_r+0x78>
 8008eca:	1c42      	adds	r2, r0, #1
 8008ecc:	d101      	bne.n	8008ed2 <__sflush_r+0x76>
 8008ece:	682b      	ldr	r3, [r5, #0]
 8008ed0:	b903      	cbnz	r3, 8008ed4 <__sflush_r+0x78>
 8008ed2:	6560      	str	r0, [r4, #84]	@ 0x54
 8008ed4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008ed6:	602f      	str	r7, [r5, #0]
 8008ed8:	b1b9      	cbz	r1, 8008f0a <__sflush_r+0xae>
 8008eda:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008ede:	4299      	cmp	r1, r3
 8008ee0:	d002      	beq.n	8008ee8 <__sflush_r+0x8c>
 8008ee2:	4628      	mov	r0, r5
 8008ee4:	f7ff f9e8 	bl	80082b8 <_free_r>
 8008ee8:	2300      	movs	r3, #0
 8008eea:	6363      	str	r3, [r4, #52]	@ 0x34
 8008eec:	e00d      	b.n	8008f0a <__sflush_r+0xae>
 8008eee:	2301      	movs	r3, #1
 8008ef0:	4628      	mov	r0, r5
 8008ef2:	47b0      	blx	r6
 8008ef4:	4602      	mov	r2, r0
 8008ef6:	1c50      	adds	r0, r2, #1
 8008ef8:	d1c9      	bne.n	8008e8e <__sflush_r+0x32>
 8008efa:	682b      	ldr	r3, [r5, #0]
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d0c6      	beq.n	8008e8e <__sflush_r+0x32>
 8008f00:	2b1d      	cmp	r3, #29
 8008f02:	d001      	beq.n	8008f08 <__sflush_r+0xac>
 8008f04:	2b16      	cmp	r3, #22
 8008f06:	d11e      	bne.n	8008f46 <__sflush_r+0xea>
 8008f08:	602f      	str	r7, [r5, #0]
 8008f0a:	2000      	movs	r0, #0
 8008f0c:	e022      	b.n	8008f54 <__sflush_r+0xf8>
 8008f0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f12:	b21b      	sxth	r3, r3
 8008f14:	e01b      	b.n	8008f4e <__sflush_r+0xf2>
 8008f16:	690f      	ldr	r7, [r1, #16]
 8008f18:	2f00      	cmp	r7, #0
 8008f1a:	d0f6      	beq.n	8008f0a <__sflush_r+0xae>
 8008f1c:	0793      	lsls	r3, r2, #30
 8008f1e:	680e      	ldr	r6, [r1, #0]
 8008f20:	bf08      	it	eq
 8008f22:	694b      	ldreq	r3, [r1, #20]
 8008f24:	600f      	str	r7, [r1, #0]
 8008f26:	bf18      	it	ne
 8008f28:	2300      	movne	r3, #0
 8008f2a:	eba6 0807 	sub.w	r8, r6, r7
 8008f2e:	608b      	str	r3, [r1, #8]
 8008f30:	f1b8 0f00 	cmp.w	r8, #0
 8008f34:	dde9      	ble.n	8008f0a <__sflush_r+0xae>
 8008f36:	6a21      	ldr	r1, [r4, #32]
 8008f38:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008f3a:	4643      	mov	r3, r8
 8008f3c:	463a      	mov	r2, r7
 8008f3e:	4628      	mov	r0, r5
 8008f40:	47b0      	blx	r6
 8008f42:	2800      	cmp	r0, #0
 8008f44:	dc08      	bgt.n	8008f58 <__sflush_r+0xfc>
 8008f46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f4e:	81a3      	strh	r3, [r4, #12]
 8008f50:	f04f 30ff 	mov.w	r0, #4294967295
 8008f54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f58:	4407      	add	r7, r0
 8008f5a:	eba8 0800 	sub.w	r8, r8, r0
 8008f5e:	e7e7      	b.n	8008f30 <__sflush_r+0xd4>
 8008f60:	20400001 	.word	0x20400001

08008f64 <_fflush_r>:
 8008f64:	b538      	push	{r3, r4, r5, lr}
 8008f66:	690b      	ldr	r3, [r1, #16]
 8008f68:	4605      	mov	r5, r0
 8008f6a:	460c      	mov	r4, r1
 8008f6c:	b913      	cbnz	r3, 8008f74 <_fflush_r+0x10>
 8008f6e:	2500      	movs	r5, #0
 8008f70:	4628      	mov	r0, r5
 8008f72:	bd38      	pop	{r3, r4, r5, pc}
 8008f74:	b118      	cbz	r0, 8008f7e <_fflush_r+0x1a>
 8008f76:	6a03      	ldr	r3, [r0, #32]
 8008f78:	b90b      	cbnz	r3, 8008f7e <_fflush_r+0x1a>
 8008f7a:	f7fe fa2b 	bl	80073d4 <__sinit>
 8008f7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d0f3      	beq.n	8008f6e <_fflush_r+0xa>
 8008f86:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008f88:	07d0      	lsls	r0, r2, #31
 8008f8a:	d404      	bmi.n	8008f96 <_fflush_r+0x32>
 8008f8c:	0599      	lsls	r1, r3, #22
 8008f8e:	d402      	bmi.n	8008f96 <_fflush_r+0x32>
 8008f90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008f92:	f7fe fb36 	bl	8007602 <__retarget_lock_acquire_recursive>
 8008f96:	4628      	mov	r0, r5
 8008f98:	4621      	mov	r1, r4
 8008f9a:	f7ff ff5f 	bl	8008e5c <__sflush_r>
 8008f9e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008fa0:	07da      	lsls	r2, r3, #31
 8008fa2:	4605      	mov	r5, r0
 8008fa4:	d4e4      	bmi.n	8008f70 <_fflush_r+0xc>
 8008fa6:	89a3      	ldrh	r3, [r4, #12]
 8008fa8:	059b      	lsls	r3, r3, #22
 8008faa:	d4e1      	bmi.n	8008f70 <_fflush_r+0xc>
 8008fac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008fae:	f7fe fb29 	bl	8007604 <__retarget_lock_release_recursive>
 8008fb2:	e7dd      	b.n	8008f70 <_fflush_r+0xc>

08008fb4 <memmove>:
 8008fb4:	4288      	cmp	r0, r1
 8008fb6:	b510      	push	{r4, lr}
 8008fb8:	eb01 0402 	add.w	r4, r1, r2
 8008fbc:	d902      	bls.n	8008fc4 <memmove+0x10>
 8008fbe:	4284      	cmp	r4, r0
 8008fc0:	4623      	mov	r3, r4
 8008fc2:	d807      	bhi.n	8008fd4 <memmove+0x20>
 8008fc4:	1e43      	subs	r3, r0, #1
 8008fc6:	42a1      	cmp	r1, r4
 8008fc8:	d008      	beq.n	8008fdc <memmove+0x28>
 8008fca:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008fce:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008fd2:	e7f8      	b.n	8008fc6 <memmove+0x12>
 8008fd4:	4402      	add	r2, r0
 8008fd6:	4601      	mov	r1, r0
 8008fd8:	428a      	cmp	r2, r1
 8008fda:	d100      	bne.n	8008fde <memmove+0x2a>
 8008fdc:	bd10      	pop	{r4, pc}
 8008fde:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008fe2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008fe6:	e7f7      	b.n	8008fd8 <memmove+0x24>

08008fe8 <_sbrk_r>:
 8008fe8:	b538      	push	{r3, r4, r5, lr}
 8008fea:	4d06      	ldr	r5, [pc, #24]	@ (8009004 <_sbrk_r+0x1c>)
 8008fec:	2300      	movs	r3, #0
 8008fee:	4604      	mov	r4, r0
 8008ff0:	4608      	mov	r0, r1
 8008ff2:	602b      	str	r3, [r5, #0]
 8008ff4:	f7f9 f888 	bl	8002108 <_sbrk>
 8008ff8:	1c43      	adds	r3, r0, #1
 8008ffa:	d102      	bne.n	8009002 <_sbrk_r+0x1a>
 8008ffc:	682b      	ldr	r3, [r5, #0]
 8008ffe:	b103      	cbz	r3, 8009002 <_sbrk_r+0x1a>
 8009000:	6023      	str	r3, [r4, #0]
 8009002:	bd38      	pop	{r3, r4, r5, pc}
 8009004:	20000588 	.word	0x20000588

08009008 <memcpy>:
 8009008:	440a      	add	r2, r1
 800900a:	4291      	cmp	r1, r2
 800900c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009010:	d100      	bne.n	8009014 <memcpy+0xc>
 8009012:	4770      	bx	lr
 8009014:	b510      	push	{r4, lr}
 8009016:	f811 4b01 	ldrb.w	r4, [r1], #1
 800901a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800901e:	4291      	cmp	r1, r2
 8009020:	d1f9      	bne.n	8009016 <memcpy+0xe>
 8009022:	bd10      	pop	{r4, pc}

08009024 <__assert_func>:
 8009024:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009026:	4614      	mov	r4, r2
 8009028:	461a      	mov	r2, r3
 800902a:	4b09      	ldr	r3, [pc, #36]	@ (8009050 <__assert_func+0x2c>)
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	4605      	mov	r5, r0
 8009030:	68d8      	ldr	r0, [r3, #12]
 8009032:	b14c      	cbz	r4, 8009048 <__assert_func+0x24>
 8009034:	4b07      	ldr	r3, [pc, #28]	@ (8009054 <__assert_func+0x30>)
 8009036:	9100      	str	r1, [sp, #0]
 8009038:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800903c:	4906      	ldr	r1, [pc, #24]	@ (8009058 <__assert_func+0x34>)
 800903e:	462b      	mov	r3, r5
 8009040:	f000 f870 	bl	8009124 <fiprintf>
 8009044:	f000 f880 	bl	8009148 <abort>
 8009048:	4b04      	ldr	r3, [pc, #16]	@ (800905c <__assert_func+0x38>)
 800904a:	461c      	mov	r4, r3
 800904c:	e7f3      	b.n	8009036 <__assert_func+0x12>
 800904e:	bf00      	nop
 8009050:	20000018 	.word	0x20000018
 8009054:	0800986d 	.word	0x0800986d
 8009058:	0800987a 	.word	0x0800987a
 800905c:	080098a8 	.word	0x080098a8

08009060 <_calloc_r>:
 8009060:	b570      	push	{r4, r5, r6, lr}
 8009062:	fba1 5402 	umull	r5, r4, r1, r2
 8009066:	b934      	cbnz	r4, 8009076 <_calloc_r+0x16>
 8009068:	4629      	mov	r1, r5
 800906a:	f7ff f999 	bl	80083a0 <_malloc_r>
 800906e:	4606      	mov	r6, r0
 8009070:	b928      	cbnz	r0, 800907e <_calloc_r+0x1e>
 8009072:	4630      	mov	r0, r6
 8009074:	bd70      	pop	{r4, r5, r6, pc}
 8009076:	220c      	movs	r2, #12
 8009078:	6002      	str	r2, [r0, #0]
 800907a:	2600      	movs	r6, #0
 800907c:	e7f9      	b.n	8009072 <_calloc_r+0x12>
 800907e:	462a      	mov	r2, r5
 8009080:	4621      	mov	r1, r4
 8009082:	f7fe fa41 	bl	8007508 <memset>
 8009086:	e7f4      	b.n	8009072 <_calloc_r+0x12>

08009088 <__ascii_mbtowc>:
 8009088:	b082      	sub	sp, #8
 800908a:	b901      	cbnz	r1, 800908e <__ascii_mbtowc+0x6>
 800908c:	a901      	add	r1, sp, #4
 800908e:	b142      	cbz	r2, 80090a2 <__ascii_mbtowc+0x1a>
 8009090:	b14b      	cbz	r3, 80090a6 <__ascii_mbtowc+0x1e>
 8009092:	7813      	ldrb	r3, [r2, #0]
 8009094:	600b      	str	r3, [r1, #0]
 8009096:	7812      	ldrb	r2, [r2, #0]
 8009098:	1e10      	subs	r0, r2, #0
 800909a:	bf18      	it	ne
 800909c:	2001      	movne	r0, #1
 800909e:	b002      	add	sp, #8
 80090a0:	4770      	bx	lr
 80090a2:	4610      	mov	r0, r2
 80090a4:	e7fb      	b.n	800909e <__ascii_mbtowc+0x16>
 80090a6:	f06f 0001 	mvn.w	r0, #1
 80090aa:	e7f8      	b.n	800909e <__ascii_mbtowc+0x16>

080090ac <_realloc_r>:
 80090ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090b0:	4607      	mov	r7, r0
 80090b2:	4614      	mov	r4, r2
 80090b4:	460d      	mov	r5, r1
 80090b6:	b921      	cbnz	r1, 80090c2 <_realloc_r+0x16>
 80090b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80090bc:	4611      	mov	r1, r2
 80090be:	f7ff b96f 	b.w	80083a0 <_malloc_r>
 80090c2:	b92a      	cbnz	r2, 80090d0 <_realloc_r+0x24>
 80090c4:	f7ff f8f8 	bl	80082b8 <_free_r>
 80090c8:	4625      	mov	r5, r4
 80090ca:	4628      	mov	r0, r5
 80090cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090d0:	f000 f841 	bl	8009156 <_malloc_usable_size_r>
 80090d4:	4284      	cmp	r4, r0
 80090d6:	4606      	mov	r6, r0
 80090d8:	d802      	bhi.n	80090e0 <_realloc_r+0x34>
 80090da:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80090de:	d8f4      	bhi.n	80090ca <_realloc_r+0x1e>
 80090e0:	4621      	mov	r1, r4
 80090e2:	4638      	mov	r0, r7
 80090e4:	f7ff f95c 	bl	80083a0 <_malloc_r>
 80090e8:	4680      	mov	r8, r0
 80090ea:	b908      	cbnz	r0, 80090f0 <_realloc_r+0x44>
 80090ec:	4645      	mov	r5, r8
 80090ee:	e7ec      	b.n	80090ca <_realloc_r+0x1e>
 80090f0:	42b4      	cmp	r4, r6
 80090f2:	4622      	mov	r2, r4
 80090f4:	4629      	mov	r1, r5
 80090f6:	bf28      	it	cs
 80090f8:	4632      	movcs	r2, r6
 80090fa:	f7ff ff85 	bl	8009008 <memcpy>
 80090fe:	4629      	mov	r1, r5
 8009100:	4638      	mov	r0, r7
 8009102:	f7ff f8d9 	bl	80082b8 <_free_r>
 8009106:	e7f1      	b.n	80090ec <_realloc_r+0x40>

08009108 <__ascii_wctomb>:
 8009108:	4603      	mov	r3, r0
 800910a:	4608      	mov	r0, r1
 800910c:	b141      	cbz	r1, 8009120 <__ascii_wctomb+0x18>
 800910e:	2aff      	cmp	r2, #255	@ 0xff
 8009110:	d904      	bls.n	800911c <__ascii_wctomb+0x14>
 8009112:	228a      	movs	r2, #138	@ 0x8a
 8009114:	601a      	str	r2, [r3, #0]
 8009116:	f04f 30ff 	mov.w	r0, #4294967295
 800911a:	4770      	bx	lr
 800911c:	700a      	strb	r2, [r1, #0]
 800911e:	2001      	movs	r0, #1
 8009120:	4770      	bx	lr
	...

08009124 <fiprintf>:
 8009124:	b40e      	push	{r1, r2, r3}
 8009126:	b503      	push	{r0, r1, lr}
 8009128:	4601      	mov	r1, r0
 800912a:	ab03      	add	r3, sp, #12
 800912c:	4805      	ldr	r0, [pc, #20]	@ (8009144 <fiprintf+0x20>)
 800912e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009132:	6800      	ldr	r0, [r0, #0]
 8009134:	9301      	str	r3, [sp, #4]
 8009136:	f000 f83f 	bl	80091b8 <_vfiprintf_r>
 800913a:	b002      	add	sp, #8
 800913c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009140:	b003      	add	sp, #12
 8009142:	4770      	bx	lr
 8009144:	20000018 	.word	0x20000018

08009148 <abort>:
 8009148:	b508      	push	{r3, lr}
 800914a:	2006      	movs	r0, #6
 800914c:	f000 fa08 	bl	8009560 <raise>
 8009150:	2001      	movs	r0, #1
 8009152:	f7f8 ff61 	bl	8002018 <_exit>

08009156 <_malloc_usable_size_r>:
 8009156:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800915a:	1f18      	subs	r0, r3, #4
 800915c:	2b00      	cmp	r3, #0
 800915e:	bfbc      	itt	lt
 8009160:	580b      	ldrlt	r3, [r1, r0]
 8009162:	18c0      	addlt	r0, r0, r3
 8009164:	4770      	bx	lr

08009166 <__sfputc_r>:
 8009166:	6893      	ldr	r3, [r2, #8]
 8009168:	3b01      	subs	r3, #1
 800916a:	2b00      	cmp	r3, #0
 800916c:	b410      	push	{r4}
 800916e:	6093      	str	r3, [r2, #8]
 8009170:	da08      	bge.n	8009184 <__sfputc_r+0x1e>
 8009172:	6994      	ldr	r4, [r2, #24]
 8009174:	42a3      	cmp	r3, r4
 8009176:	db01      	blt.n	800917c <__sfputc_r+0x16>
 8009178:	290a      	cmp	r1, #10
 800917a:	d103      	bne.n	8009184 <__sfputc_r+0x1e>
 800917c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009180:	f000 b932 	b.w	80093e8 <__swbuf_r>
 8009184:	6813      	ldr	r3, [r2, #0]
 8009186:	1c58      	adds	r0, r3, #1
 8009188:	6010      	str	r0, [r2, #0]
 800918a:	7019      	strb	r1, [r3, #0]
 800918c:	4608      	mov	r0, r1
 800918e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009192:	4770      	bx	lr

08009194 <__sfputs_r>:
 8009194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009196:	4606      	mov	r6, r0
 8009198:	460f      	mov	r7, r1
 800919a:	4614      	mov	r4, r2
 800919c:	18d5      	adds	r5, r2, r3
 800919e:	42ac      	cmp	r4, r5
 80091a0:	d101      	bne.n	80091a6 <__sfputs_r+0x12>
 80091a2:	2000      	movs	r0, #0
 80091a4:	e007      	b.n	80091b6 <__sfputs_r+0x22>
 80091a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091aa:	463a      	mov	r2, r7
 80091ac:	4630      	mov	r0, r6
 80091ae:	f7ff ffda 	bl	8009166 <__sfputc_r>
 80091b2:	1c43      	adds	r3, r0, #1
 80091b4:	d1f3      	bne.n	800919e <__sfputs_r+0xa>
 80091b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080091b8 <_vfiprintf_r>:
 80091b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091bc:	460d      	mov	r5, r1
 80091be:	b09d      	sub	sp, #116	@ 0x74
 80091c0:	4614      	mov	r4, r2
 80091c2:	4698      	mov	r8, r3
 80091c4:	4606      	mov	r6, r0
 80091c6:	b118      	cbz	r0, 80091d0 <_vfiprintf_r+0x18>
 80091c8:	6a03      	ldr	r3, [r0, #32]
 80091ca:	b90b      	cbnz	r3, 80091d0 <_vfiprintf_r+0x18>
 80091cc:	f7fe f902 	bl	80073d4 <__sinit>
 80091d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80091d2:	07d9      	lsls	r1, r3, #31
 80091d4:	d405      	bmi.n	80091e2 <_vfiprintf_r+0x2a>
 80091d6:	89ab      	ldrh	r3, [r5, #12]
 80091d8:	059a      	lsls	r2, r3, #22
 80091da:	d402      	bmi.n	80091e2 <_vfiprintf_r+0x2a>
 80091dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80091de:	f7fe fa10 	bl	8007602 <__retarget_lock_acquire_recursive>
 80091e2:	89ab      	ldrh	r3, [r5, #12]
 80091e4:	071b      	lsls	r3, r3, #28
 80091e6:	d501      	bpl.n	80091ec <_vfiprintf_r+0x34>
 80091e8:	692b      	ldr	r3, [r5, #16]
 80091ea:	b99b      	cbnz	r3, 8009214 <_vfiprintf_r+0x5c>
 80091ec:	4629      	mov	r1, r5
 80091ee:	4630      	mov	r0, r6
 80091f0:	f000 f938 	bl	8009464 <__swsetup_r>
 80091f4:	b170      	cbz	r0, 8009214 <_vfiprintf_r+0x5c>
 80091f6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80091f8:	07dc      	lsls	r4, r3, #31
 80091fa:	d504      	bpl.n	8009206 <_vfiprintf_r+0x4e>
 80091fc:	f04f 30ff 	mov.w	r0, #4294967295
 8009200:	b01d      	add	sp, #116	@ 0x74
 8009202:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009206:	89ab      	ldrh	r3, [r5, #12]
 8009208:	0598      	lsls	r0, r3, #22
 800920a:	d4f7      	bmi.n	80091fc <_vfiprintf_r+0x44>
 800920c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800920e:	f7fe f9f9 	bl	8007604 <__retarget_lock_release_recursive>
 8009212:	e7f3      	b.n	80091fc <_vfiprintf_r+0x44>
 8009214:	2300      	movs	r3, #0
 8009216:	9309      	str	r3, [sp, #36]	@ 0x24
 8009218:	2320      	movs	r3, #32
 800921a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800921e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009222:	2330      	movs	r3, #48	@ 0x30
 8009224:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80093d4 <_vfiprintf_r+0x21c>
 8009228:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800922c:	f04f 0901 	mov.w	r9, #1
 8009230:	4623      	mov	r3, r4
 8009232:	469a      	mov	sl, r3
 8009234:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009238:	b10a      	cbz	r2, 800923e <_vfiprintf_r+0x86>
 800923a:	2a25      	cmp	r2, #37	@ 0x25
 800923c:	d1f9      	bne.n	8009232 <_vfiprintf_r+0x7a>
 800923e:	ebba 0b04 	subs.w	fp, sl, r4
 8009242:	d00b      	beq.n	800925c <_vfiprintf_r+0xa4>
 8009244:	465b      	mov	r3, fp
 8009246:	4622      	mov	r2, r4
 8009248:	4629      	mov	r1, r5
 800924a:	4630      	mov	r0, r6
 800924c:	f7ff ffa2 	bl	8009194 <__sfputs_r>
 8009250:	3001      	adds	r0, #1
 8009252:	f000 80a7 	beq.w	80093a4 <_vfiprintf_r+0x1ec>
 8009256:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009258:	445a      	add	r2, fp
 800925a:	9209      	str	r2, [sp, #36]	@ 0x24
 800925c:	f89a 3000 	ldrb.w	r3, [sl]
 8009260:	2b00      	cmp	r3, #0
 8009262:	f000 809f 	beq.w	80093a4 <_vfiprintf_r+0x1ec>
 8009266:	2300      	movs	r3, #0
 8009268:	f04f 32ff 	mov.w	r2, #4294967295
 800926c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009270:	f10a 0a01 	add.w	sl, sl, #1
 8009274:	9304      	str	r3, [sp, #16]
 8009276:	9307      	str	r3, [sp, #28]
 8009278:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800927c:	931a      	str	r3, [sp, #104]	@ 0x68
 800927e:	4654      	mov	r4, sl
 8009280:	2205      	movs	r2, #5
 8009282:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009286:	4853      	ldr	r0, [pc, #332]	@ (80093d4 <_vfiprintf_r+0x21c>)
 8009288:	f7f6 ffc2 	bl	8000210 <memchr>
 800928c:	9a04      	ldr	r2, [sp, #16]
 800928e:	b9d8      	cbnz	r0, 80092c8 <_vfiprintf_r+0x110>
 8009290:	06d1      	lsls	r1, r2, #27
 8009292:	bf44      	itt	mi
 8009294:	2320      	movmi	r3, #32
 8009296:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800929a:	0713      	lsls	r3, r2, #28
 800929c:	bf44      	itt	mi
 800929e:	232b      	movmi	r3, #43	@ 0x2b
 80092a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80092a4:	f89a 3000 	ldrb.w	r3, [sl]
 80092a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80092aa:	d015      	beq.n	80092d8 <_vfiprintf_r+0x120>
 80092ac:	9a07      	ldr	r2, [sp, #28]
 80092ae:	4654      	mov	r4, sl
 80092b0:	2000      	movs	r0, #0
 80092b2:	f04f 0c0a 	mov.w	ip, #10
 80092b6:	4621      	mov	r1, r4
 80092b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80092bc:	3b30      	subs	r3, #48	@ 0x30
 80092be:	2b09      	cmp	r3, #9
 80092c0:	d94b      	bls.n	800935a <_vfiprintf_r+0x1a2>
 80092c2:	b1b0      	cbz	r0, 80092f2 <_vfiprintf_r+0x13a>
 80092c4:	9207      	str	r2, [sp, #28]
 80092c6:	e014      	b.n	80092f2 <_vfiprintf_r+0x13a>
 80092c8:	eba0 0308 	sub.w	r3, r0, r8
 80092cc:	fa09 f303 	lsl.w	r3, r9, r3
 80092d0:	4313      	orrs	r3, r2
 80092d2:	9304      	str	r3, [sp, #16]
 80092d4:	46a2      	mov	sl, r4
 80092d6:	e7d2      	b.n	800927e <_vfiprintf_r+0xc6>
 80092d8:	9b03      	ldr	r3, [sp, #12]
 80092da:	1d19      	adds	r1, r3, #4
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	9103      	str	r1, [sp, #12]
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	bfbb      	ittet	lt
 80092e4:	425b      	neglt	r3, r3
 80092e6:	f042 0202 	orrlt.w	r2, r2, #2
 80092ea:	9307      	strge	r3, [sp, #28]
 80092ec:	9307      	strlt	r3, [sp, #28]
 80092ee:	bfb8      	it	lt
 80092f0:	9204      	strlt	r2, [sp, #16]
 80092f2:	7823      	ldrb	r3, [r4, #0]
 80092f4:	2b2e      	cmp	r3, #46	@ 0x2e
 80092f6:	d10a      	bne.n	800930e <_vfiprintf_r+0x156>
 80092f8:	7863      	ldrb	r3, [r4, #1]
 80092fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80092fc:	d132      	bne.n	8009364 <_vfiprintf_r+0x1ac>
 80092fe:	9b03      	ldr	r3, [sp, #12]
 8009300:	1d1a      	adds	r2, r3, #4
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	9203      	str	r2, [sp, #12]
 8009306:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800930a:	3402      	adds	r4, #2
 800930c:	9305      	str	r3, [sp, #20]
 800930e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80093e4 <_vfiprintf_r+0x22c>
 8009312:	7821      	ldrb	r1, [r4, #0]
 8009314:	2203      	movs	r2, #3
 8009316:	4650      	mov	r0, sl
 8009318:	f7f6 ff7a 	bl	8000210 <memchr>
 800931c:	b138      	cbz	r0, 800932e <_vfiprintf_r+0x176>
 800931e:	9b04      	ldr	r3, [sp, #16]
 8009320:	eba0 000a 	sub.w	r0, r0, sl
 8009324:	2240      	movs	r2, #64	@ 0x40
 8009326:	4082      	lsls	r2, r0
 8009328:	4313      	orrs	r3, r2
 800932a:	3401      	adds	r4, #1
 800932c:	9304      	str	r3, [sp, #16]
 800932e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009332:	4829      	ldr	r0, [pc, #164]	@ (80093d8 <_vfiprintf_r+0x220>)
 8009334:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009338:	2206      	movs	r2, #6
 800933a:	f7f6 ff69 	bl	8000210 <memchr>
 800933e:	2800      	cmp	r0, #0
 8009340:	d03f      	beq.n	80093c2 <_vfiprintf_r+0x20a>
 8009342:	4b26      	ldr	r3, [pc, #152]	@ (80093dc <_vfiprintf_r+0x224>)
 8009344:	bb1b      	cbnz	r3, 800938e <_vfiprintf_r+0x1d6>
 8009346:	9b03      	ldr	r3, [sp, #12]
 8009348:	3307      	adds	r3, #7
 800934a:	f023 0307 	bic.w	r3, r3, #7
 800934e:	3308      	adds	r3, #8
 8009350:	9303      	str	r3, [sp, #12]
 8009352:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009354:	443b      	add	r3, r7
 8009356:	9309      	str	r3, [sp, #36]	@ 0x24
 8009358:	e76a      	b.n	8009230 <_vfiprintf_r+0x78>
 800935a:	fb0c 3202 	mla	r2, ip, r2, r3
 800935e:	460c      	mov	r4, r1
 8009360:	2001      	movs	r0, #1
 8009362:	e7a8      	b.n	80092b6 <_vfiprintf_r+0xfe>
 8009364:	2300      	movs	r3, #0
 8009366:	3401      	adds	r4, #1
 8009368:	9305      	str	r3, [sp, #20]
 800936a:	4619      	mov	r1, r3
 800936c:	f04f 0c0a 	mov.w	ip, #10
 8009370:	4620      	mov	r0, r4
 8009372:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009376:	3a30      	subs	r2, #48	@ 0x30
 8009378:	2a09      	cmp	r2, #9
 800937a:	d903      	bls.n	8009384 <_vfiprintf_r+0x1cc>
 800937c:	2b00      	cmp	r3, #0
 800937e:	d0c6      	beq.n	800930e <_vfiprintf_r+0x156>
 8009380:	9105      	str	r1, [sp, #20]
 8009382:	e7c4      	b.n	800930e <_vfiprintf_r+0x156>
 8009384:	fb0c 2101 	mla	r1, ip, r1, r2
 8009388:	4604      	mov	r4, r0
 800938a:	2301      	movs	r3, #1
 800938c:	e7f0      	b.n	8009370 <_vfiprintf_r+0x1b8>
 800938e:	ab03      	add	r3, sp, #12
 8009390:	9300      	str	r3, [sp, #0]
 8009392:	462a      	mov	r2, r5
 8009394:	4b12      	ldr	r3, [pc, #72]	@ (80093e0 <_vfiprintf_r+0x228>)
 8009396:	a904      	add	r1, sp, #16
 8009398:	4630      	mov	r0, r6
 800939a:	f7fd fbd9 	bl	8006b50 <_printf_float>
 800939e:	4607      	mov	r7, r0
 80093a0:	1c78      	adds	r0, r7, #1
 80093a2:	d1d6      	bne.n	8009352 <_vfiprintf_r+0x19a>
 80093a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80093a6:	07d9      	lsls	r1, r3, #31
 80093a8:	d405      	bmi.n	80093b6 <_vfiprintf_r+0x1fe>
 80093aa:	89ab      	ldrh	r3, [r5, #12]
 80093ac:	059a      	lsls	r2, r3, #22
 80093ae:	d402      	bmi.n	80093b6 <_vfiprintf_r+0x1fe>
 80093b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80093b2:	f7fe f927 	bl	8007604 <__retarget_lock_release_recursive>
 80093b6:	89ab      	ldrh	r3, [r5, #12]
 80093b8:	065b      	lsls	r3, r3, #25
 80093ba:	f53f af1f 	bmi.w	80091fc <_vfiprintf_r+0x44>
 80093be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80093c0:	e71e      	b.n	8009200 <_vfiprintf_r+0x48>
 80093c2:	ab03      	add	r3, sp, #12
 80093c4:	9300      	str	r3, [sp, #0]
 80093c6:	462a      	mov	r2, r5
 80093c8:	4b05      	ldr	r3, [pc, #20]	@ (80093e0 <_vfiprintf_r+0x228>)
 80093ca:	a904      	add	r1, sp, #16
 80093cc:	4630      	mov	r0, r6
 80093ce:	f7fd fe57 	bl	8007080 <_printf_i>
 80093d2:	e7e4      	b.n	800939e <_vfiprintf_r+0x1e6>
 80093d4:	08009852 	.word	0x08009852
 80093d8:	0800985c 	.word	0x0800985c
 80093dc:	08006b51 	.word	0x08006b51
 80093e0:	08009195 	.word	0x08009195
 80093e4:	08009858 	.word	0x08009858

080093e8 <__swbuf_r>:
 80093e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093ea:	460e      	mov	r6, r1
 80093ec:	4614      	mov	r4, r2
 80093ee:	4605      	mov	r5, r0
 80093f0:	b118      	cbz	r0, 80093fa <__swbuf_r+0x12>
 80093f2:	6a03      	ldr	r3, [r0, #32]
 80093f4:	b90b      	cbnz	r3, 80093fa <__swbuf_r+0x12>
 80093f6:	f7fd ffed 	bl	80073d4 <__sinit>
 80093fa:	69a3      	ldr	r3, [r4, #24]
 80093fc:	60a3      	str	r3, [r4, #8]
 80093fe:	89a3      	ldrh	r3, [r4, #12]
 8009400:	071a      	lsls	r2, r3, #28
 8009402:	d501      	bpl.n	8009408 <__swbuf_r+0x20>
 8009404:	6923      	ldr	r3, [r4, #16]
 8009406:	b943      	cbnz	r3, 800941a <__swbuf_r+0x32>
 8009408:	4621      	mov	r1, r4
 800940a:	4628      	mov	r0, r5
 800940c:	f000 f82a 	bl	8009464 <__swsetup_r>
 8009410:	b118      	cbz	r0, 800941a <__swbuf_r+0x32>
 8009412:	f04f 37ff 	mov.w	r7, #4294967295
 8009416:	4638      	mov	r0, r7
 8009418:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800941a:	6823      	ldr	r3, [r4, #0]
 800941c:	6922      	ldr	r2, [r4, #16]
 800941e:	1a98      	subs	r0, r3, r2
 8009420:	6963      	ldr	r3, [r4, #20]
 8009422:	b2f6      	uxtb	r6, r6
 8009424:	4283      	cmp	r3, r0
 8009426:	4637      	mov	r7, r6
 8009428:	dc05      	bgt.n	8009436 <__swbuf_r+0x4e>
 800942a:	4621      	mov	r1, r4
 800942c:	4628      	mov	r0, r5
 800942e:	f7ff fd99 	bl	8008f64 <_fflush_r>
 8009432:	2800      	cmp	r0, #0
 8009434:	d1ed      	bne.n	8009412 <__swbuf_r+0x2a>
 8009436:	68a3      	ldr	r3, [r4, #8]
 8009438:	3b01      	subs	r3, #1
 800943a:	60a3      	str	r3, [r4, #8]
 800943c:	6823      	ldr	r3, [r4, #0]
 800943e:	1c5a      	adds	r2, r3, #1
 8009440:	6022      	str	r2, [r4, #0]
 8009442:	701e      	strb	r6, [r3, #0]
 8009444:	6962      	ldr	r2, [r4, #20]
 8009446:	1c43      	adds	r3, r0, #1
 8009448:	429a      	cmp	r2, r3
 800944a:	d004      	beq.n	8009456 <__swbuf_r+0x6e>
 800944c:	89a3      	ldrh	r3, [r4, #12]
 800944e:	07db      	lsls	r3, r3, #31
 8009450:	d5e1      	bpl.n	8009416 <__swbuf_r+0x2e>
 8009452:	2e0a      	cmp	r6, #10
 8009454:	d1df      	bne.n	8009416 <__swbuf_r+0x2e>
 8009456:	4621      	mov	r1, r4
 8009458:	4628      	mov	r0, r5
 800945a:	f7ff fd83 	bl	8008f64 <_fflush_r>
 800945e:	2800      	cmp	r0, #0
 8009460:	d0d9      	beq.n	8009416 <__swbuf_r+0x2e>
 8009462:	e7d6      	b.n	8009412 <__swbuf_r+0x2a>

08009464 <__swsetup_r>:
 8009464:	b538      	push	{r3, r4, r5, lr}
 8009466:	4b29      	ldr	r3, [pc, #164]	@ (800950c <__swsetup_r+0xa8>)
 8009468:	4605      	mov	r5, r0
 800946a:	6818      	ldr	r0, [r3, #0]
 800946c:	460c      	mov	r4, r1
 800946e:	b118      	cbz	r0, 8009478 <__swsetup_r+0x14>
 8009470:	6a03      	ldr	r3, [r0, #32]
 8009472:	b90b      	cbnz	r3, 8009478 <__swsetup_r+0x14>
 8009474:	f7fd ffae 	bl	80073d4 <__sinit>
 8009478:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800947c:	0719      	lsls	r1, r3, #28
 800947e:	d422      	bmi.n	80094c6 <__swsetup_r+0x62>
 8009480:	06da      	lsls	r2, r3, #27
 8009482:	d407      	bmi.n	8009494 <__swsetup_r+0x30>
 8009484:	2209      	movs	r2, #9
 8009486:	602a      	str	r2, [r5, #0]
 8009488:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800948c:	81a3      	strh	r3, [r4, #12]
 800948e:	f04f 30ff 	mov.w	r0, #4294967295
 8009492:	e033      	b.n	80094fc <__swsetup_r+0x98>
 8009494:	0758      	lsls	r0, r3, #29
 8009496:	d512      	bpl.n	80094be <__swsetup_r+0x5a>
 8009498:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800949a:	b141      	cbz	r1, 80094ae <__swsetup_r+0x4a>
 800949c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80094a0:	4299      	cmp	r1, r3
 80094a2:	d002      	beq.n	80094aa <__swsetup_r+0x46>
 80094a4:	4628      	mov	r0, r5
 80094a6:	f7fe ff07 	bl	80082b8 <_free_r>
 80094aa:	2300      	movs	r3, #0
 80094ac:	6363      	str	r3, [r4, #52]	@ 0x34
 80094ae:	89a3      	ldrh	r3, [r4, #12]
 80094b0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80094b4:	81a3      	strh	r3, [r4, #12]
 80094b6:	2300      	movs	r3, #0
 80094b8:	6063      	str	r3, [r4, #4]
 80094ba:	6923      	ldr	r3, [r4, #16]
 80094bc:	6023      	str	r3, [r4, #0]
 80094be:	89a3      	ldrh	r3, [r4, #12]
 80094c0:	f043 0308 	orr.w	r3, r3, #8
 80094c4:	81a3      	strh	r3, [r4, #12]
 80094c6:	6923      	ldr	r3, [r4, #16]
 80094c8:	b94b      	cbnz	r3, 80094de <__swsetup_r+0x7a>
 80094ca:	89a3      	ldrh	r3, [r4, #12]
 80094cc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80094d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80094d4:	d003      	beq.n	80094de <__swsetup_r+0x7a>
 80094d6:	4621      	mov	r1, r4
 80094d8:	4628      	mov	r0, r5
 80094da:	f000 f883 	bl	80095e4 <__smakebuf_r>
 80094de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094e2:	f013 0201 	ands.w	r2, r3, #1
 80094e6:	d00a      	beq.n	80094fe <__swsetup_r+0x9a>
 80094e8:	2200      	movs	r2, #0
 80094ea:	60a2      	str	r2, [r4, #8]
 80094ec:	6962      	ldr	r2, [r4, #20]
 80094ee:	4252      	negs	r2, r2
 80094f0:	61a2      	str	r2, [r4, #24]
 80094f2:	6922      	ldr	r2, [r4, #16]
 80094f4:	b942      	cbnz	r2, 8009508 <__swsetup_r+0xa4>
 80094f6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80094fa:	d1c5      	bne.n	8009488 <__swsetup_r+0x24>
 80094fc:	bd38      	pop	{r3, r4, r5, pc}
 80094fe:	0799      	lsls	r1, r3, #30
 8009500:	bf58      	it	pl
 8009502:	6962      	ldrpl	r2, [r4, #20]
 8009504:	60a2      	str	r2, [r4, #8]
 8009506:	e7f4      	b.n	80094f2 <__swsetup_r+0x8e>
 8009508:	2000      	movs	r0, #0
 800950a:	e7f7      	b.n	80094fc <__swsetup_r+0x98>
 800950c:	20000018 	.word	0x20000018

08009510 <_raise_r>:
 8009510:	291f      	cmp	r1, #31
 8009512:	b538      	push	{r3, r4, r5, lr}
 8009514:	4605      	mov	r5, r0
 8009516:	460c      	mov	r4, r1
 8009518:	d904      	bls.n	8009524 <_raise_r+0x14>
 800951a:	2316      	movs	r3, #22
 800951c:	6003      	str	r3, [r0, #0]
 800951e:	f04f 30ff 	mov.w	r0, #4294967295
 8009522:	bd38      	pop	{r3, r4, r5, pc}
 8009524:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009526:	b112      	cbz	r2, 800952e <_raise_r+0x1e>
 8009528:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800952c:	b94b      	cbnz	r3, 8009542 <_raise_r+0x32>
 800952e:	4628      	mov	r0, r5
 8009530:	f000 f830 	bl	8009594 <_getpid_r>
 8009534:	4622      	mov	r2, r4
 8009536:	4601      	mov	r1, r0
 8009538:	4628      	mov	r0, r5
 800953a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800953e:	f000 b817 	b.w	8009570 <_kill_r>
 8009542:	2b01      	cmp	r3, #1
 8009544:	d00a      	beq.n	800955c <_raise_r+0x4c>
 8009546:	1c59      	adds	r1, r3, #1
 8009548:	d103      	bne.n	8009552 <_raise_r+0x42>
 800954a:	2316      	movs	r3, #22
 800954c:	6003      	str	r3, [r0, #0]
 800954e:	2001      	movs	r0, #1
 8009550:	e7e7      	b.n	8009522 <_raise_r+0x12>
 8009552:	2100      	movs	r1, #0
 8009554:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009558:	4620      	mov	r0, r4
 800955a:	4798      	blx	r3
 800955c:	2000      	movs	r0, #0
 800955e:	e7e0      	b.n	8009522 <_raise_r+0x12>

08009560 <raise>:
 8009560:	4b02      	ldr	r3, [pc, #8]	@ (800956c <raise+0xc>)
 8009562:	4601      	mov	r1, r0
 8009564:	6818      	ldr	r0, [r3, #0]
 8009566:	f7ff bfd3 	b.w	8009510 <_raise_r>
 800956a:	bf00      	nop
 800956c:	20000018 	.word	0x20000018

08009570 <_kill_r>:
 8009570:	b538      	push	{r3, r4, r5, lr}
 8009572:	4d07      	ldr	r5, [pc, #28]	@ (8009590 <_kill_r+0x20>)
 8009574:	2300      	movs	r3, #0
 8009576:	4604      	mov	r4, r0
 8009578:	4608      	mov	r0, r1
 800957a:	4611      	mov	r1, r2
 800957c:	602b      	str	r3, [r5, #0]
 800957e:	f7f8 fd3b 	bl	8001ff8 <_kill>
 8009582:	1c43      	adds	r3, r0, #1
 8009584:	d102      	bne.n	800958c <_kill_r+0x1c>
 8009586:	682b      	ldr	r3, [r5, #0]
 8009588:	b103      	cbz	r3, 800958c <_kill_r+0x1c>
 800958a:	6023      	str	r3, [r4, #0]
 800958c:	bd38      	pop	{r3, r4, r5, pc}
 800958e:	bf00      	nop
 8009590:	20000588 	.word	0x20000588

08009594 <_getpid_r>:
 8009594:	f7f8 bd28 	b.w	8001fe8 <_getpid>

08009598 <__swhatbuf_r>:
 8009598:	b570      	push	{r4, r5, r6, lr}
 800959a:	460c      	mov	r4, r1
 800959c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095a0:	2900      	cmp	r1, #0
 80095a2:	b096      	sub	sp, #88	@ 0x58
 80095a4:	4615      	mov	r5, r2
 80095a6:	461e      	mov	r6, r3
 80095a8:	da0d      	bge.n	80095c6 <__swhatbuf_r+0x2e>
 80095aa:	89a3      	ldrh	r3, [r4, #12]
 80095ac:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80095b0:	f04f 0100 	mov.w	r1, #0
 80095b4:	bf14      	ite	ne
 80095b6:	2340      	movne	r3, #64	@ 0x40
 80095b8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80095bc:	2000      	movs	r0, #0
 80095be:	6031      	str	r1, [r6, #0]
 80095c0:	602b      	str	r3, [r5, #0]
 80095c2:	b016      	add	sp, #88	@ 0x58
 80095c4:	bd70      	pop	{r4, r5, r6, pc}
 80095c6:	466a      	mov	r2, sp
 80095c8:	f000 f848 	bl	800965c <_fstat_r>
 80095cc:	2800      	cmp	r0, #0
 80095ce:	dbec      	blt.n	80095aa <__swhatbuf_r+0x12>
 80095d0:	9901      	ldr	r1, [sp, #4]
 80095d2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80095d6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80095da:	4259      	negs	r1, r3
 80095dc:	4159      	adcs	r1, r3
 80095de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80095e2:	e7eb      	b.n	80095bc <__swhatbuf_r+0x24>

080095e4 <__smakebuf_r>:
 80095e4:	898b      	ldrh	r3, [r1, #12]
 80095e6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80095e8:	079d      	lsls	r5, r3, #30
 80095ea:	4606      	mov	r6, r0
 80095ec:	460c      	mov	r4, r1
 80095ee:	d507      	bpl.n	8009600 <__smakebuf_r+0x1c>
 80095f0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80095f4:	6023      	str	r3, [r4, #0]
 80095f6:	6123      	str	r3, [r4, #16]
 80095f8:	2301      	movs	r3, #1
 80095fa:	6163      	str	r3, [r4, #20]
 80095fc:	b003      	add	sp, #12
 80095fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009600:	ab01      	add	r3, sp, #4
 8009602:	466a      	mov	r2, sp
 8009604:	f7ff ffc8 	bl	8009598 <__swhatbuf_r>
 8009608:	9f00      	ldr	r7, [sp, #0]
 800960a:	4605      	mov	r5, r0
 800960c:	4639      	mov	r1, r7
 800960e:	4630      	mov	r0, r6
 8009610:	f7fe fec6 	bl	80083a0 <_malloc_r>
 8009614:	b948      	cbnz	r0, 800962a <__smakebuf_r+0x46>
 8009616:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800961a:	059a      	lsls	r2, r3, #22
 800961c:	d4ee      	bmi.n	80095fc <__smakebuf_r+0x18>
 800961e:	f023 0303 	bic.w	r3, r3, #3
 8009622:	f043 0302 	orr.w	r3, r3, #2
 8009626:	81a3      	strh	r3, [r4, #12]
 8009628:	e7e2      	b.n	80095f0 <__smakebuf_r+0xc>
 800962a:	89a3      	ldrh	r3, [r4, #12]
 800962c:	6020      	str	r0, [r4, #0]
 800962e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009632:	81a3      	strh	r3, [r4, #12]
 8009634:	9b01      	ldr	r3, [sp, #4]
 8009636:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800963a:	b15b      	cbz	r3, 8009654 <__smakebuf_r+0x70>
 800963c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009640:	4630      	mov	r0, r6
 8009642:	f000 f81d 	bl	8009680 <_isatty_r>
 8009646:	b128      	cbz	r0, 8009654 <__smakebuf_r+0x70>
 8009648:	89a3      	ldrh	r3, [r4, #12]
 800964a:	f023 0303 	bic.w	r3, r3, #3
 800964e:	f043 0301 	orr.w	r3, r3, #1
 8009652:	81a3      	strh	r3, [r4, #12]
 8009654:	89a3      	ldrh	r3, [r4, #12]
 8009656:	431d      	orrs	r5, r3
 8009658:	81a5      	strh	r5, [r4, #12]
 800965a:	e7cf      	b.n	80095fc <__smakebuf_r+0x18>

0800965c <_fstat_r>:
 800965c:	b538      	push	{r3, r4, r5, lr}
 800965e:	4d07      	ldr	r5, [pc, #28]	@ (800967c <_fstat_r+0x20>)
 8009660:	2300      	movs	r3, #0
 8009662:	4604      	mov	r4, r0
 8009664:	4608      	mov	r0, r1
 8009666:	4611      	mov	r1, r2
 8009668:	602b      	str	r3, [r5, #0]
 800966a:	f7f8 fd25 	bl	80020b8 <_fstat>
 800966e:	1c43      	adds	r3, r0, #1
 8009670:	d102      	bne.n	8009678 <_fstat_r+0x1c>
 8009672:	682b      	ldr	r3, [r5, #0]
 8009674:	b103      	cbz	r3, 8009678 <_fstat_r+0x1c>
 8009676:	6023      	str	r3, [r4, #0]
 8009678:	bd38      	pop	{r3, r4, r5, pc}
 800967a:	bf00      	nop
 800967c:	20000588 	.word	0x20000588

08009680 <_isatty_r>:
 8009680:	b538      	push	{r3, r4, r5, lr}
 8009682:	4d06      	ldr	r5, [pc, #24]	@ (800969c <_isatty_r+0x1c>)
 8009684:	2300      	movs	r3, #0
 8009686:	4604      	mov	r4, r0
 8009688:	4608      	mov	r0, r1
 800968a:	602b      	str	r3, [r5, #0]
 800968c:	f7f8 fd24 	bl	80020d8 <_isatty>
 8009690:	1c43      	adds	r3, r0, #1
 8009692:	d102      	bne.n	800969a <_isatty_r+0x1a>
 8009694:	682b      	ldr	r3, [r5, #0]
 8009696:	b103      	cbz	r3, 800969a <_isatty_r+0x1a>
 8009698:	6023      	str	r3, [r4, #0]
 800969a:	bd38      	pop	{r3, r4, r5, pc}
 800969c:	20000588 	.word	0x20000588

080096a0 <_init>:
 80096a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096a2:	bf00      	nop
 80096a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80096a6:	bc08      	pop	{r3}
 80096a8:	469e      	mov	lr, r3
 80096aa:	4770      	bx	lr

080096ac <_fini>:
 80096ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096ae:	bf00      	nop
 80096b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80096b2:	bc08      	pop	{r3}
 80096b4:	469e      	mov	lr, r3
 80096b6:	4770      	bx	lr
