{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1361895850012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1361895850012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 26 13:24:09 2013 " "Processing started: Tue Feb 26 13:24:09 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1361895850012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1361895850012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MonocycleMIPS -c MonocycleMIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MonocycleMIPS -c MonocycleMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1361895850012 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1361895851903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bregmips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bregmips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bregMIPS-behaviour " "Found design unit 1: bregMIPS-behaviour" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/bregMIPS.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1361895855216 ""} { "Info" "ISGN_ENTITY_NAME" "1 bregMIPS " "Found entity 1: bregMIPS" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/bregMIPS.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1361895855216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1361895855216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monocyclemips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file monocyclemips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MonocycleMIPS-behaviour " "Found design unit 1: MonocycleMIPS-behaviour" {  } { { "MonocycleMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/MonocycleMIPS.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1361895855341 ""} { "Info" "ISGN_ENTITY_NAME" "1 MonocycleMIPS " "Found entity 1: MonocycleMIPS" {  } { { "MonocycleMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/MonocycleMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1361895855341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1361895855341 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "reset MonocycleMIPS.vhd(18) " "VHDL error at MonocycleMIPS.vhd(18): object \"reset\" is used but not declared" {  } { { "MonocycleMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/MonocycleMIPS.vhd" 18 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1 1361895855372 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "308 " "Peak virtual memory: 308 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1361895855981 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 26 13:24:15 2013 " "Processing ended: Tue Feb 26 13:24:15 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1361895855981 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1361895855981 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1361895855981 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1361895855981 ""}
