{
	"finish__design__instance__count__class:buffer": 84,
	"finish__design__instance__area__class:buffer": 4515.84,
	"finish__design__instance__count__class:clock_buffer": 26,
	"finish__design__instance__area__class:clock_buffer": 3940.07,
	"finish__design__instance__count__class:timing_repair_buffer": 164,
	"finish__design__instance__area__class:timing_repair_buffer": 7245.1,
	"finish__design__instance__count__class:inverter": 230,
	"finish__design__instance__area__class:inverter": 4086.84,
	"finish__design__instance__count__class:clock_inverter": 6,
	"finish__design__instance__area__class:clock_inverter": 321.754,
	"finish__design__instance__count__class:sequential_cell": 169,
	"finish__design__instance__area__class:sequential_cell": 15980.4,
	"finish__design__instance__count__class:multi_input_combinational_cell": 1480,
	"finish__design__instance__area__class:multi_input_combinational_cell": 63639.5,
	"finish__design__instance__count": 2159,
	"finish__design__instance__area": 99729.5,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 4.68108,
	"finish__clock__skew__setup": 0.0356844,
	"finish__clock__skew__hold": 0.0356844,
	"finish__timing__drv__max_slew_limit": 0.688194,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.869352,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.105687,
	"finish__power__switching__total": 0.0451668,
	"finish__power__leakage__total": 8.31998e-07,
	"finish__power__total": 0.150855,
	"finish__design__io": 104,
	"finish__design__die__area": 206761,
	"finish__design__core__area": 202964,
	"finish__design__instance__count": 2519,
	"finish__design__instance__area": 101762,
	"finish__design__instance__count__stdcell": 2519,
	"finish__design__instance__area__stdcell": 101762,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.501377,
	"finish__design__instance__utilization__stdcell": 0.501377,
	"finish__design__rows": 89,
	"finish__design__rows:GF018hv5v_green_sc9": 89,
	"finish__design__sites": 71912,
	"finish__design__sites:GF018hv5v_green_sc9": 71912,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}