DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "work"
unitName "v1392pkg"
)
]
instances [
(Instance
name "I1"
duLibraryName "vx1392_lib"
duName "I2C_INTERF"
archName "RTL"
archFileType 10
elements [
]
mwi 0
uid 237,0
)
(Instance
name "I2"
duLibraryName "vx1392_lib"
duName "VINTERF"
archName "RTL"
archFileType 10
elements [
]
mwi 0
uid 1197,0
)
(Instance
name "I0"
duLibraryName "vx1392_lib"
duName "RESET_MOD"
archName "RTL"
archFileType 10
elements [
(GiElement
name "G_SIM_ON"
type "boolean"
value "FALSE"
e "-- TRUE=Fast simulation"
)
]
mwi 0
uid 2617,0
)
(Instance
name "I4"
duLibraryName "moduleware"
duName "vdd"
elements [
]
mwi 1
uid 3550,0
)
(Instance
name "I3"
duLibraryName "vx1392_lib"
duName "pdl_interf"
archName "rtl"
archFileType 10
elements [
]
mwi 0
uid 4424,0
)
(Instance
name "I8"
duLibraryName "vx1392_lib"
duName "DAC_INTERF"
archName "RTL"
archFileType 10
elements [
(GiElement
name "G_SIM_ON"
type "boolean"
value "FALSE"
e "-- Fast SPI"
)
]
mwi 0
uid 11624,0
)
(Instance
name "I9"
duLibraryName "vx1392_lib"
duName "CLK_INTERF"
archName "RTL"
archFileType 10
elements [
]
mwi 0
uid 13332,0
)
(Instance
name "I5"
duLibraryName "vx1392_lib"
duName "SPI_INTERF"
archName "RTL"
archFileType 10
elements [
(GiElement
name "G_SIM_ON"
type "boolean"
value "FALSE"
e "-- Fast SPI"
)
(GiElement
name "G_LOAD_DISABLE"
type "boolean"
value "FALSE"
e "-- Disable CRAM load"
)
]
mwi 0
uid 24025,0
)
(Instance
name "I6"
duLibraryName "vx1392_lib"
duName "CROM"
elements [
]
mwi 0
uid 24082,0
)
(Instance
name "I11"
duLibraryName "vx1392_lib"
duName "PDLCFG"
elements [
]
mwi 0
uid 25151,0
)
(Instance
name "I12"
duLibraryName "moduleware"
duName "pbuf"
elements [
]
mwi 1
uid 25648,0
)
(Instance
name "I13"
duLibraryName "moduleware"
duName "pbuf"
elements [
]
mwi 1
uid 25705,0
)
(Instance
name "I10"
duLibraryName "vx1392_lib"
duName "ROC32"
archName "RTL"
archFileType 10
elements [
(GiElement
name "SimCfg_NoADCEvent"
type "boolean"
value "FALSE"
)
]
mwi 0
uid 25959,0
)
(Instance
name "I14"
duLibraryName "vx1392_lib"
duName "DACCFG"
elements [
]
mwi 0
uid 26322,0
)
(Instance
name "I15"
duLibraryName "moduleware"
duName "pbuf"
elements [
]
mwi 1
uid 27205,0
)
(Instance
name "I16"
duLibraryName "vx1392_lib"
duName "lbspare"
elements [
]
mwi 0
uid 28319,0
)
(Instance
name "I7"
duLibraryName "vx1392_lib"
duName "ctrl"
archName "rtl"
archFileType 10
elements [
]
mwi 0
uid 31448,0
)
(Instance
name "I17"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 31987,0
)
(Instance
name "I18"
duLibraryName "moduleware"
duName "vdd"
elements [
]
mwi 1
uid 32017,0
)
(Instance
name "I19"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 32807,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
]
libraryRefs [
"ieee"
]
)
version "26.1"
appVersion "2005.3 (Build 74)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "D:\\luca\\Work\\VX1392_LTM_ALICE\\FPGA\\SRC\\vx1392_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "D:\\luca\\Work\\VX1392_LTM_ALICE\\FPGA\\SRC\\vx1392_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "D:\\luca\\Work\\VX1392_LTM_ALICE\\FPGA\\SRC\\vx1392_lib\\hds\\v1392ltm\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "D:\\luca\\Work\\VX1392_LTM_ALICE\\FPGA\\SRC\\vx1392_lib\\hds\\v1392ltm\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "D:\\luca\\Work\\VX1392_LTM_ALICE\\FPGA\\SRC\\vx1392_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Author"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "D:\\luca\\Work\\VX1392_LTM_ALICE\\FPGA\\SRC\\vx1392_lib\\hds\\v1392ltm"
)
(vvPair
variable "d_logical"
value "D:\\luca\\Work\\VX1392_LTM_ALICE\\FPGA\\SRC\\vx1392_lib\\hds\\v1392ltm"
)
(vvPair
variable "date"
value "10/06/2008"
)
(vvPair
variable "day"
value "mar"
)
(vvPair
variable "day_long"
value "martedì"
)
(vvPair
variable "dd"
value "10"
)
(vvPair
variable "entity_name"
value "v1392ltm"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "LUCA-FE"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "vx1392_lib"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "D:/luca/Work/VX1392_LTM_ALICE/FPGA/SRC/vx1392_lib/work"
)
(vvPair
variable "mm"
value "06"
)
(vvPair
variable "module_name"
value "v1392ltm"
)
(vvPair
variable "month"
value "giu"
)
(vvPair
variable "month_long"
value "giugno"
)
(vvPair
variable "p"
value "D:\\luca\\Work\\VX1392_LTM_ALICE\\FPGA\\SRC\\vx1392_lib\\hds\\v1392ltm\\struct.bd"
)
(vvPair
variable "p_logical"
value "D:\\luca\\Work\\VX1392_LTM_ALICE\\FPGA\\SRC\\vx1392_lib\\hds\\v1392ltm\\struct.bd"
)
(vvPair
variable "project_name"
value "vx1392"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\Modeltech_6.1b\\win32pe"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "c:\\epd\\2.0\\sim\\2001.2\\vcsi\\win32\\bin"
)
(vvPair
variable "time"
value "16:48:12"
)
(vvPair
variable "unit"
value "v1392ltm"
)
(vvPair
variable "user"
value "Colombini"
)
(vvPair
variable "version"
value "2005.3 (Build 74)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2008"
)
(vvPair
variable "yy"
value "08"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "94000,90000,111000,92000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "94200,90500,106600,91500"
st "
by Luca Colombini on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "111000,82000,115000,84000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "111200,82500,114200,83500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "94000,86000,111000,88000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "94200,86000,108000,88000"
st "
ALICE LTM SC (SLOW CONTROL) 
FPGA TOP-LEVEL
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "90000,86000,94000,88000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "90200,86500,92300,87500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "111000,84000,131000,92000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "111200,84200,120400,85200"
st "

"
tm "CommentText"
wrapOption 3
visibleHeight 8000
visibleWidth 20000
)
ignorePrefs 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "115000,82000,131000,84000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "115200,82500,117800,83500"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 16000
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "90000,82000,111000,86000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "98400,83500,102600,84500"
st "
CAEN SpA
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 21000
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "90000,88000,94000,90000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "90200,88500,92300,89500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "90000,90000,94000,92000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "90200,90500,92900,91500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "94000,88000,111000,90000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "94200,88500,104000,89500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "90000,82000,131000,92000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 237,0
optionalChildren [
*13 (CptPort
uid 176,0
ps "OnEdgeStrategy"
shape (Triangle
uid 177,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,19625,43000,20375"
)
tg (CPTG
uid 178,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 179,0
va (VaSet
font "arial,8,0"
)
xt "44000,19500,45900,20500"
st "CLK"
blo "44000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_logic"
o 1
)
)
)
*14 (CptPort
uid 180,0
ps "OnEdgeStrategy"
shape (Triangle
uid 181,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,20625,43000,21375"
)
tg (CPTG
uid 182,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 183,0
va (VaSet
font "arial,8,0"
)
xt "44000,20500,47300,21500"
st "HWRES"
blo "44000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "HWRES"
t "std_logic"
o 2
)
)
)
*15 (CptPort
uid 184,0
ps "OnEdgeStrategy"
shape (Diamond
uid 185,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61000,19625,61750,20375"
)
tg (CPTG
uid 186,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 187,0
va (VaSet
font "arial,8,0"
)
xt "57500,19500,60000,20500"
st "SDAA"
ju 2
blo "60000,20300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "SDAA"
t "std_logic"
o 3
)
)
)
*16 (CptPort
uid 188,0
ps "OnEdgeStrategy"
shape (Triangle
uid 189,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61000,20625,61750,21375"
)
tg (CPTG
uid 190,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 191,0
va (VaSet
font "arial,8,0"
)
xt "57600,20500,60000,21500"
st "SCLA"
ju 2
blo "60000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SCLA"
t "std_logic"
o 4
)
)
)
*17 (CptPort
uid 192,0
ps "OnEdgeStrategy"
shape (Diamond
uid 193,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61000,21625,61750,22375"
)
tg (CPTG
uid 194,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 195,0
va (VaSet
font "arial,8,0"
)
xt "57500,21500,60000,22500"
st "SDAB"
ju 2
blo "60000,22300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "SDAB"
t "std_logic"
o 5
)
)
)
*18 (CptPort
uid 196,0
ps "OnEdgeStrategy"
shape (Triangle
uid 197,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61000,22625,61750,23375"
)
tg (CPTG
uid 198,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 199,0
va (VaSet
font "arial,8,0"
)
xt "57600,22500,60000,23500"
st "SCLB"
ju 2
blo "60000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SCLB"
t "std_logic"
o 6
)
)
)
*19 (CptPort
uid 200,0
ps "OnEdgeStrategy"
shape (Diamond
uid 201,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61000,23625,61750,24375"
)
tg (CPTG
uid 202,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 203,0
va (VaSet
font "arial,8,0"
)
xt "57900,23500,60000,24500"
st "REG"
ju 2
blo "60000,24300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "REG"
t "reg_stream"
o 13
)
)
)
*20 (CptPort
uid 204,0
ps "OnEdgeStrategy"
shape (Triangle
uid 205,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,21625,43000,22375"
)
tg (CPTG
uid 206,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 207,0
va (VaSet
font "arial,8,0"
)
xt "44000,21500,46900,22500"
st "PULSE"
blo "44000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "PULSE"
t "reg_pulse"
o 14
)
)
)
*21 (CptPort
uid 208,0
ps "OnEdgeStrategy"
shape (Triangle
uid 209,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,22625,43000,23375"
)
tg (CPTG
uid 210,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 211,0
va (VaSet
font "arial,8,0"
)
xt "44000,22500,46200,23500"
st "TICK"
blo "44000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "TICK"
t "tick_pulses"
o 15
)
)
)
*22 (CptPort
uid 493,0
ps "OnEdgeStrategy"
shape (Diamond
uid 494,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61000,24625,61750,25375"
)
tg (CPTG
uid 495,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 496,0
va (VaSet
font "arial,8,0"
)
xt "56800,24500,60000,25500"
st "DEBUG"
ju 2
blo "60000,25300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "DEBUG"
t "debug_stream"
o 16
)
)
)
*23 (CptPort
uid 20910,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20911,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,23625,43000,24375"
)
tg (CPTG
uid 20912,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20913,0
va (VaSet
font "arial,8,0"
)
xt "44000,23500,50800,24500"
st "CHANNEL : (2:0)"
blo "44000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "CHANNEL"
t "std_logic_vector"
b "(2 downto 0)"
o 12
)
)
)
*24 (CptPort
uid 20914,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20915,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,24625,43000,25375"
)
tg (CPTG
uid 20916,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20917,0
va (VaSet
font "arial,8,0"
)
xt "44000,24500,51600,25500"
st "CHIP_ADDR : (2:0)"
blo "44000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "CHIP_ADDR"
t "std_logic_vector"
b "(2 downto 0)"
o 11
)
)
)
*25 (CptPort
uid 20918,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20919,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,25625,43000,26375"
)
tg (CPTG
uid 20920,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20921,0
va (VaSet
font "arial,8,0"
)
xt "44000,25500,48500,26500"
st "I2C_CHAIN"
blo "44000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "I2C_CHAIN"
t "std_logic"
o 10
)
)
)
*26 (CptPort
uid 21454,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21455,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61000,25625,61750,26375"
)
tg (CPTG
uid 21456,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21457,0
va (VaSet
font "arial,8,0"
)
xt "52700,25500,60000,26500"
st "I2C_RDATA : (9:0)"
ju 2
blo "60000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "I2C_RDATA"
t "std_logic_vector"
b "(9 downto 0)"
o 7
)
)
)
*27 (CptPort
uid 21458,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21459,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,26625,43000,27375"
)
tg (CPTG
uid 21460,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21461,0
va (VaSet
font "arial,8,0"
)
xt "44000,26500,48300,27500"
st "I2C_RREQ"
blo "44000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "I2C_RREQ"
t "std_logic"
o 8
)
)
)
*28 (CptPort
uid 30964,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30965,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61000,26625,61750,27375"
)
tg (CPTG
uid 30966,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30967,0
va (VaSet
font "arial,8,0"
)
xt "55800,26500,60000,27500"
st "I2C_RACK"
ju 2
blo "60000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "I2C_RACK"
t "std_logic"
o 9
)
)
)
]
shape (Rectangle
uid 238,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "43000,19000,61000,30000"
)
oxt "44000,22000,52000,34000"
ttg (MlTextGroup
uid 239,0
optionalChildren [
*29 (Text
uid 236,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "47350,32000,49350,33000"
st "RTL"
blo "47350,32800"
tm "SaCptArchNameMgr"
)
]
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*30 (Text
uid 240,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "47350,29000,51950,30000"
st "vx1392_lib"
blo "47350,29800"
tm "BdLibraryNameMgr"
)
*31 (Text
uid 241,0
va (VaSet
font "arial,8,1"
)
xt "47350,30000,52650,31000"
st "I2C_INTERF"
blo "47350,30800"
tm "CptNameMgr"
)
*32 (Text
uid 242,0
va (VaSet
font "arial,8,1"
)
xt "47350,31000,48350,32000"
st "I1"
blo "47350,31800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 243,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 244,0
text (MLText
uid 245,0
va (VaSet
font "Courier New,8,0"
)
xt "47000,19000,47000,19000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 33267,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "43250,28250,44750,29750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
connectByName 1
portVis (PortSigDisplay
)
archName "RTL"
archType 2
archFileType "VHDL_TEXT"
)
*33 (Mit
uid 484,0
isMain 1
label "All"
colInf [
(ColumnInfo
name "I0"
type 0
colInf [
]
)
(ColumnInfo
name "I1"
type 0
colInf [
]
)
]
IbdConnectivity (IbdConnectivity
exprUid 1
exprRows [
(IbdLogicalExprRow
mappings [
]
)
]
netData [
]
)
firstSync 0
)
*34 (SaComponent
uid 1197,0
optionalChildren [
*35 (CptPort
uid 996,0
ps "OnEdgeStrategy"
shape (Triangle
uid 997,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,29625,7000,30375"
)
tg (CPTG
uid 998,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 999,0
va (VaSet
font "arial,8,0"
)
xt "8000,29500,9900,30500"
st "CLK"
blo "8000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_logic"
o 1
)
)
)
*36 (CptPort
uid 1000,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1001,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,30625,7000,31375"
)
tg (CPTG
uid 1002,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1003,0
va (VaSet
font "arial,8,0"
)
xt "8000,30500,11300,31500"
st "HWRES"
blo "8000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "HWRES"
t "std_logic"
o 3
)
)
)
*37 (CptPort
uid 1004,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1005,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,31625,7000,32375"
)
tg (CPTG
uid 1006,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1007,0
va (VaSet
font "arial,8,0"
)
xt "8000,31500,11000,32500"
st "CLEAR"
blo "8000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "CLEAR"
t "std_logic"
o 4
)
)
)
*38 (CptPort
uid 1008,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1009,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,32625,7000,33375"
)
tg (CPTG
uid 1010,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1011,0
va (VaSet
font "arial,8,0"
)
xt "8000,32500,12300,33500"
st "HWCLEAR"
blo "8000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "HWCLEAR"
t "std_logic"
o 5
)
)
)
*39 (CptPort
uid 1012,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1013,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,29625,25750,30375"
)
tg (CPTG
uid 1014,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1015,0
va (VaSet
font "arial,8,0"
)
xt "20000,29500,24000,30500"
st "WDOGTO"
ju 2
blo "24000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WDOGTO"
t "std_logic"
o 6
)
)
)
*40 (CptPort
uid 1016,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1017,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,33625,7000,34375"
)
tg (CPTG
uid 1018,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1019,0
va (VaSet
font "arial,8,0"
)
xt "8000,33500,9900,34500"
st "ASB"
blo "8000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "ASB"
t "std_logic"
o 7
)
)
)
*41 (CptPort
uid 1020,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1021,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,34625,7000,35375"
)
tg (CPTG
uid 1022,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1023,0
va (VaSet
font "arial,8,0"
)
xt "8000,34500,10400,35500"
st "DS0B"
blo "8000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "DS0B"
t "std_logic"
o 8
)
)
)
*42 (CptPort
uid 1024,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1025,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,35625,7000,36375"
)
tg (CPTG
uid 1026,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1027,0
va (VaSet
font "arial,8,0"
)
xt "8000,35500,10400,36500"
st "DS1B"
blo "8000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "DS1B"
t "std_logic"
o 9
)
)
)
*43 (CptPort
uid 1028,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1029,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,36625,7000,37375"
)
tg (CPTG
uid 1030,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1031,0
va (VaSet
font "arial,8,0"
)
xt "8000,36500,11400,37500"
st "WRITEB"
blo "8000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "WRITEB"
t "std_logic"
o 10
)
)
)
*44 (CptPort
uid 1032,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1033,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,37625,7000,38375"
)
tg (CPTG
uid 1034,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1035,0
va (VaSet
font "arial,8,0"
)
xt "8000,37500,10700,38500"
st "IACKB"
blo "8000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "IACKB"
t "std_logic"
o 11
)
)
)
*45 (CptPort
uid 1036,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1037,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,38625,7000,39375"
)
tg (CPTG
uid 1038,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1039,0
va (VaSet
font "arial,8,0"
)
xt "8000,38500,11500,39500"
st "IACKINB"
blo "8000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "IACKINB"
t "std_logic"
o 12
)
)
)
*46 (CptPort
uid 1040,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1041,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,30625,25750,31375"
)
tg (CPTG
uid 1042,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1043,0
va (VaSet
font "arial,8,0"
)
xt "19600,30500,24000,31500"
st "IACKOUTB"
ju 2
blo "24000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "IACKOUTB"
t "std_logic"
o 13
)
)
)
*47 (CptPort
uid 1044,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1045,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,31625,25750,32375"
)
tg (CPTG
uid 1046,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1047,0
va (VaSet
font "arial,8,0"
)
xt "20600,31500,24000,32500"
st "NDTKIN"
ju 2
blo "24000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "NDTKIN"
t "std_logic"
o 14
)
)
)
*48 (CptPort
uid 1048,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1049,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,32625,25750,33375"
)
tg (CPTG
uid 1050,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1051,0
va (VaSet
font "arial,8,0"
)
xt "20300,32500,24000,33500"
st "NOEDTK"
ju 2
blo "24000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "NOEDTK"
t "std_logic"
o 15
)
)
)
*49 (CptPort
uid 1052,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1053,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,39625,7000,40375"
)
tg (CPTG
uid 1054,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1055,0
va (VaSet
font "arial,8,0"
)
xt "8000,39500,12300,40500"
st "BERRVME"
blo "8000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "BERRVME"
t "std_logic"
o 16
)
)
)
*50 (CptPort
uid 1056,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1057,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,33625,25750,34375"
)
tg (CPTG
uid 1058,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1059,0
va (VaSet
font "arial,8,0"
)
xt "20200,33500,24000,34500"
st "MYBERR"
ju 2
blo "24000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MYBERR"
t "std_logic"
o 17
)
)
)
*51 (CptPort
uid 1060,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1061,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,34625,25750,35375"
)
tg (CPTG
uid 1062,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1063,0
va (VaSet
font "arial,8,0"
)
xt "20200,34500,24000,35500"
st "LWORDB"
ju 2
blo "24000,35300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "LWORDB"
t "std_logic"
o 18
)
)
)
*52 (CptPort
uid 1064,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1065,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,35625,25750,36375"
)
tg (CPTG
uid 1066,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1067,0
va (VaSet
font "arial,8,0"
)
xt "19000,35500,24000,36500"
st "VAD : (31:1)"
ju 2
blo "24000,36300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "VAD"
t "std_logic_vector"
b "(31 downto 1)"
o 19
)
)
)
*53 (CptPort
uid 1068,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1069,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,36625,25750,37375"
)
tg (CPTG
uid 1070,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1071,0
va (VaSet
font "arial,8,0"
)
xt "19000,36500,24000,37500"
st "VDB : (31:0)"
ju 2
blo "24000,37300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "VDB"
t "std_logic_vector"
b "(31 downto 0)"
o 20
)
)
)
*54 (CptPort
uid 1072,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1073,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,40625,7000,41375"
)
tg (CPTG
uid 1074,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1075,0
va (VaSet
font "arial,8,0"
)
xt "8000,40500,12700,41500"
st "AMB : (5:0)"
blo "8000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "AMB"
t "std_logic_vector"
b "( 5 downto 0)"
o 21
)
)
)
*55 (CptPort
uid 1076,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1077,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,41625,7000,42375"
)
tg (CPTG
uid 1078,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1079,0
va (VaSet
font "arial,8,0"
)
xt "8000,41500,12100,42500"
st "GA : (3:0)"
blo "8000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "GA"
t "std_logic_vector"
b "( 3 downto 0)"
o 22
)
)
)
*56 (CptPort
uid 1080,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1081,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,37625,25750,38375"
)
tg (CPTG
uid 1082,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1083,0
va (VaSet
font "arial,8,0"
)
xt "21300,37500,24000,38500"
st "INTR1"
ju 2
blo "24000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "INTR1"
t "std_logic"
o 23
)
)
)
*57 (CptPort
uid 1084,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1085,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,38625,25750,39375"
)
tg (CPTG
uid 1086,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1087,0
va (VaSet
font "arial,8,0"
)
xt "21300,38500,24000,39500"
st "INTR2"
ju 2
blo "24000,39300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "INTR2"
t "std_logic"
o 24
)
)
)
*58 (CptPort
uid 1088,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1089,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,39625,25750,40375"
)
tg (CPTG
uid 1090,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1091,0
va (VaSet
font "arial,8,0"
)
xt "21000,39500,24000,40500"
st "ADLTC"
ju 2
blo "24000,40300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ADLTC"
t "std_logic"
o 25
)
)
)
*59 (CptPort
uid 1092,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1093,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,40625,25750,41375"
)
tg (CPTG
uid 1094,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1095,0
va (VaSet
font "arial,8,0"
)
xt "20500,40500,24000,41500"
st "NOE16R"
ju 2
blo "24000,41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "NOE16R"
t "std_logic"
o 26
)
)
)
*60 (CptPort
uid 1096,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1097,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,41625,25750,42375"
)
tg (CPTG
uid 1098,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1099,0
va (VaSet
font "arial,8,0"
)
xt "20400,41500,24000,42500"
st "NOE16W"
ju 2
blo "24000,42300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "NOE16W"
t "std_logic"
o 27
)
)
)
*61 (CptPort
uid 1100,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1101,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,42625,25750,43375"
)
tg (CPTG
uid 1102,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1103,0
va (VaSet
font "arial,8,0"
)
xt "20500,42500,24000,43500"
st "NOE32R"
ju 2
blo "24000,43300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "NOE32R"
t "std_logic"
o 28
)
)
)
*62 (CptPort
uid 1104,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1105,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,43625,25750,44375"
)
tg (CPTG
uid 1106,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1107,0
va (VaSet
font "arial,8,0"
)
xt "20400,43500,24000,44500"
st "NOE32W"
ju 2
blo "24000,44300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "NOE32W"
t "std_logic"
o 29
)
)
)
*63 (CptPort
uid 1108,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1109,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,44625,25750,45375"
)
tg (CPTG
uid 1110,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1111,0
va (VaSet
font "arial,8,0"
)
xt "20500,44500,24000,45500"
st "NOE64R"
ju 2
blo "24000,45300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "NOE64R"
t "std_logic"
o 30
)
)
)
*64 (CptPort
uid 1112,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1113,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,45625,25750,46375"
)
tg (CPTG
uid 1114,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1115,0
va (VaSet
font "arial,8,0"
)
xt "20800,45500,24000,46500"
st "NOEAD"
ju 2
blo "24000,46300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "NOEAD"
t "std_logic"
o 31
)
)
)
*65 (CptPort
uid 1124,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1125,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,42625,7000,43375"
)
tg (CPTG
uid 1126,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1127,0
va (VaSet
font "arial,8,0"
)
xt "8000,42500,13100,43500"
st "DPR : (31:0)"
blo "8000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "DPR"
t "std_logic_vector"
b "(31 downto 0)"
o 32
)
)
)
*66 (CptPort
uid 1128,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1129,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,43625,7000,44375"
)
tg (CPTG
uid 1130,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1131,0
va (VaSet
font "arial,8,0"
)
xt "8000,43500,13600,44500"
st "DPR_P : (3:0)"
blo "8000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "DPR_P"
t "std_logic_vector"
b "( 3 downto 0)"
o 33
)
)
)
*67 (CptPort
uid 1136,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1137,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,44625,7000,45375"
)
tg (CPTG
uid 1138,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1139,0
va (VaSet
font "arial,8,0"
)
xt "8000,44500,9900,45500"
st "PAF"
blo "8000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "PAF"
t "std_logic"
o 35
)
)
)
*68 (CptPort
uid 1140,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1141,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,45625,7000,46375"
)
tg (CPTG
uid 1142,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1143,0
va (VaSet
font "arial,8,0"
)
xt "8000,45500,9900,46500"
st "PAE"
blo "8000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "PAE"
t "std_logic"
o 36
)
)
)
*69 (CptPort
uid 1144,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1145,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,46625,7000,47375"
)
tg (CPTG
uid 1146,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1147,0
va (VaSet
font "arial,8,0"
)
xt "8000,46500,9400,47500"
st "EF"
blo "8000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "EF"
t "std_logic"
o 37
)
)
)
*70 (CptPort
uid 1148,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1149,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,47625,7000,48375"
)
tg (CPTG
uid 1150,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1151,0
va (VaSet
font "arial,8,0"
)
xt "8000,47500,8800,48500"
st "ff"
blo "8000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "ff"
t "std_logic"
o 38
)
)
)
*71 (CptPort
uid 1152,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1153,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,48625,7000,49375"
)
tg (CPTG
uid 1154,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1155,0
va (VaSet
font "arial,8,0"
)
xt "8000,48500,13900,49500"
st "RAMDT : (7:0)"
blo "8000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "RAMDT"
t "std_logic_vector"
b "(7 downto 0)"
o 43
)
)
)
*72 (CptPort
uid 1156,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1157,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,49625,25750,50375"
)
tg (CPTG
uid 1158,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1159,0
va (VaSet
font "arial,8,0"
)
xt "16000,49500,24000,50500"
st "RAMAD_VME : (8:0)"
ju 2
blo "24000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RAMAD_VME"
t "std_logic_vector"
b "(8 downto 0)"
o 44
)
)
)
*73 (CptPort
uid 1160,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1161,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,49625,7000,50375"
)
tg (CPTG
uid 1162,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1163,0
va (VaSet
font "arial,8,0"
)
xt "8000,49500,11100,50500"
st "EVRDY"
blo "8000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "EVRDY"
t "std_logic"
o 46
)
)
)
*74 (CptPort
uid 1164,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1165,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,50625,25750,51375"
)
tg (CPTG
uid 1166,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1167,0
va (VaSet
font "arial,8,0"
)
xt "20400,50500,24000,51500"
st "EVREAD"
ju 2
blo "24000,51300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EVREAD"
t "std_logic"
o 47
)
)
)
*75 (CptPort
uid 1168,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1169,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,50625,7000,51375"
)
tg (CPTG
uid 1170,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1171,0
va (VaSet
font "arial,8,0"
)
xt "8000,50500,13600,51500"
st "DTEST_FIFO"
blo "8000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "DTEST_FIFO"
t "std_logic"
o 48
)
)
)
*76 (CptPort
uid 1172,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1173,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,51625,7000,52375"
)
tg (CPTG
uid 1174,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1175,0
va (VaSet
font "arial,8,0"
)
xt "8000,51500,13700,52500"
st "FBOUT : (7:0)"
blo "8000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "FBOUT"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 62
)
)
)
*77 (CptPort
uid 1176,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1177,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,51625,25750,52375"
)
tg (CPTG
uid 1178,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1179,0
va (VaSet
font "arial,8,0"
)
xt "20800,51500,24000,52500"
st "DEBUG"
ju 2
blo "24000,52300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "DEBUG"
t "debug_stream"
o 63
)
)
)
*78 (CptPort
uid 1184,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1185,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,53625,25750,54375"
)
tg (CPTG
uid 1186,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1187,0
va (VaSet
font "arial,8,0"
)
xt "21900,53500,24000,54500"
st "REG"
ju 2
blo "24000,54300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "REG"
t "reg_stream"
o 65
)
)
)
*79 (CptPort
uid 1188,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1189,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,54625,25750,55375"
)
tg (CPTG
uid 1190,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1191,0
va (VaSet
font "arial,8,0"
)
xt "21100,54500,24000,55500"
st "PULSE"
ju 2
blo "24000,55300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PULSE"
t "reg_pulse"
o 66
)
)
)
*80 (CptPort
uid 1192,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29803,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,55625,25750,56375"
)
tg (CPTG
uid 1194,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1195,0
va (VaSet
font "arial,8,0"
)
xt "21800,55500,24000,56500"
st "TICK"
ju 2
blo "24000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "TICK"
t "tick_pulses"
o 67
)
)
)
*81 (CptPort
uid 17883,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17884,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,56625,25750,57375"
)
tg (CPTG
uid 17885,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17886,0
va (VaSet
font "arial,8,0"
)
xt "20100,56500,24000,57500"
st "NRDMEB"
ju 2
blo "24000,57300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "NRDMEB"
t "std_logic"
o 34
)
)
)
*82 (CptPort
uid 19031,0
ps "OnEdgeStrategy"
shape (Diamond
uid 19032,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,58625,25750,59375"
)
tg (CPTG
uid 19033,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19034,0
va (VaSet
font "arial,8,0"
)
xt "19700,58500,24000,59500"
st "LB : (31:0)"
ju 2
blo "24000,59300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "LB"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 59
)
)
)
*83 (CptPort
uid 19035,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27526,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,59625,25750,60375"
)
tg (CPTG
uid 19037,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19038,0
va (VaSet
font "arial,8,0"
)
xt "18700,59500,24000,60500"
st "LBSP : (31:0)"
ju 2
blo "24000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "LBSP"
t "std_logic_vector"
b "(31 downto 0)"
o 60
)
)
)
*84 (CptPort
uid 19039,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19040,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,60625,25750,61375"
)
tg (CPTG
uid 19041,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19042,0
va (VaSet
font "arial,8,0"
)
xt "21300,60500,24000,61500"
st "nLBAS"
ju 2
blo "24000,61300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "nLBAS"
t "std_logic"
o 49
)
)
)
*85 (CptPort
uid 19043,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19044,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,61625,25750,62375"
)
tg (CPTG
uid 19045,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19046,0
va (VaSet
font "arial,8,0"
)
xt "20700,61500,24000,62500"
st "nLBCLR"
ju 2
blo "24000,62300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "nLBCLR"
t "std_logic"
o 50
)
)
)
*86 (CptPort
uid 19047,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19048,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,62625,25750,63375"
)
tg (CPTG
uid 19049,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19050,0
va (VaSet
font "arial,8,0"
)
xt "21200,62500,24000,63500"
st "nLBCS"
ju 2
blo "24000,63300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "nLBCS"
t "std_logic"
o 51
)
)
)
*87 (CptPort
uid 19051,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19445,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,63625,25750,64375"
)
tg (CPTG
uid 19053,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19054,0
va (VaSet
font "arial,8,0"
)
xt "20400,63500,24000,64500"
st "nLBLAST"
ju 2
blo "24000,64300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "nLBLAST"
t "std_logic"
o 52
)
)
)
*88 (CptPort
uid 19055,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19056,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,58625,7000,59375"
)
tg (CPTG
uid 19057,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19058,0
va (VaSet
font "arial,8,0"
)
xt "8000,58500,11800,59500"
st "nLBPCKE"
blo "8000,59300"
)
)
thePort (LogicalPort
decl (Decl
n "nLBPCKE"
t "std_logic"
o 56
)
)
)
*89 (CptPort
uid 19059,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19060,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,59625,7000,60375"
)
tg (CPTG
uid 19061,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19062,0
va (VaSet
font "arial,8,0"
)
xt "8000,59500,11900,60500"
st "nLBPCKR"
blo "8000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "nLBPCKR"
t "std_logic"
o 57
)
)
)
*90 (CptPort
uid 19063,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19064,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,64625,25750,65375"
)
tg (CPTG
uid 19065,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19066,0
va (VaSet
font "arial,8,0"
)
xt "21100,64500,24000,65500"
st "nLBRD"
ju 2
blo "24000,65300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "nLBRD"
t "std_logic"
o 53
)
)
)
*91 (CptPort
uid 19067,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19068,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,60625,7000,61375"
)
tg (CPTG
uid 19069,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19070,0
va (VaSet
font "arial,8,0"
)
xt "8000,60500,11400,61500"
st "nLBRDY"
blo "8000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "nLBRDY"
t "std_logic"
o 58
)
)
)
*92 (CptPort
uid 19071,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19072,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,65625,25750,66375"
)
tg (CPTG
uid 19073,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19074,0
va (VaSet
font "arial,8,0"
)
xt "20700,65500,24000,66500"
st "nLBRES"
ju 2
blo "24000,66300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "nLBRES"
t "std_logic"
o 54
)
)
)
*93 (CptPort
uid 19075,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19076,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,66625,25750,67375"
)
tg (CPTG
uid 19077,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19078,0
va (VaSet
font "arial,8,0"
)
xt "20400,66500,24000,67500"
st "nLBWAIT"
ju 2
blo "24000,67300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "nLBWAIT"
t "std_logic"
o 55
)
)
)
*94 (CptPort
uid 19640,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19641,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,61625,7000,62375"
)
tg (CPTG
uid 19642,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19643,0
va (VaSet
font "arial,8,0"
)
xt "8000,61500,11000,62500"
st "ALICLK"
blo "8000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "ALICLK"
t "std_logic"
o 2
)
)
)
*95 (CptPort
uid 21610,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21611,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,62625,7000,63375"
)
tg (CPTG
uid 21612,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21613,0
va (VaSet
font "arial,8,0"
)
xt "8000,62500,15500,63500"
st "OR_RADDR : (5:0)"
blo "8000,63300"
)
)
thePort (LogicalPort
decl (Decl
n "OR_RADDR"
t "std_logic_vector"
b "(5 downto 0)"
o 40
)
)
)
*96 (CptPort
uid 21614,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21615,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,67625,25750,68375"
)
tg (CPTG
uid 21616,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21617,0
va (VaSet
font "arial,8,0"
)
xt "16700,67500,24000,68500"
st "OR_RDATA : (9:0)"
ju 2
blo "24000,68300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OR_RDATA"
t "std_logic_vector"
b "(9 downto 0)"
o 39
)
)
)
*97 (CptPort
uid 21618,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21619,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,63625,7000,64375"
)
tg (CPTG
uid 21620,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21621,0
va (VaSet
font "arial,8,0"
)
xt "8000,63500,12300,64500"
st "OR_RREQ"
blo "8000,64300"
)
)
thePort (LogicalPort
decl (Decl
n "OR_RREQ"
t "std_logic"
o 41
)
)
)
*98 (CptPort
uid 24169,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24170,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,48625,25750,49375"
)
tg (CPTG
uid 24171,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24172,0
va (VaSet
font "arial,8,0"
)
xt "20600,48500,24000,49500"
st "RAMRD"
ju 2
blo "24000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RAMRD"
t "std_logic"
o 45
)
)
)
*99 (CptPort
uid 30204,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30205,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,68625,25750,69375"
)
tg (CPTG
uid 30206,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30207,0
va (VaSet
font "arial,8,0"
)
xt "19800,68500,24000,69500"
st "OR_RACK"
ju 2
blo "24000,69300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OR_RACK"
t "std_logic"
o 42
)
)
)
*100 (CptPort
uid 33245,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33246,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,69625,25750,70375"
)
tg (CPTG
uid 33247,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33248,0
va (VaSet
font "arial,8,0"
)
xt "20200,69500,24000,70500"
st "SM_SIDE"
ju 2
blo "24000,70300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SM_SIDE"
t "std_logic"
o 61
)
)
)
*101 (CptPort
uid 34556,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34557,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,70625,25750,71375"
)
tg (CPTG
uid 34558,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 34559,0
va (VaSet
font "arial,8,0"
)
xt "18000,70500,24000,71500"
st "FWIMG2LOAD"
ju 2
blo "24000,71300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "FWIMG2LOAD"
t "std_logic"
o 64
)
)
)
]
shape (Rectangle
uid 1198,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "7000,29000,25000,72000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1199,0
optionalChildren [
*102 (Text
uid 1196,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "8200,69000,10200,70000"
st "RTL"
blo "8200,69800"
tm "SaCptArchNameMgr"
)
]
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*103 (Text
uid 1200,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "8200,66000,12800,67000"
st "vx1392_lib"
blo "8200,66800"
tm "BdLibraryNameMgr"
)
*104 (Text
uid 1201,0
va (VaSet
font "arial,8,1"
)
xt "8200,67000,12000,68000"
st "VINTERF"
blo "8200,67800"
tm "CptNameMgr"
)
*105 (Text
uid 1202,0
va (VaSet
font "arial,8,1"
)
xt "8200,68000,9200,69000"
st "I2"
blo "8200,68800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1203,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1204,0
text (MLText
uid 1205,0
va (VaSet
font "Courier New,8,0"
)
xt "15500,29000,15500,29000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 33268,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "7250,70250,8750,71750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archName "RTL"
archType 2
archFileType "VHDL_TEXT"
)
*106 (Net
uid 1584,0
decl (Decl
n "CLK"
t "std_logic"
o 99
suid 1,0
)
declText (MLText
uid 1585,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*107 (Net
uid 1592,0
decl (Decl
n "HWRES"
t "std_logic"
o 121
suid 2,0
)
declText (MLText
uid 1593,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*108 (Net
uid 1600,0
decl (Decl
n "CLEAR"
t "std_logic"
o 98
suid 3,0
)
declText (MLText
uid 1601,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*109 (Net
uid 1608,0
decl (Decl
n "HWCLEAR"
t "std_logic"
o 120
suid 4,0
)
declText (MLText
uid 1609,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*110 (Net
uid 1616,0
decl (Decl
n "ASB"
t "std_logic"
o 3
suid 5,0
)
declText (MLText
uid 1617,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*111 (Net
uid 1624,0
decl (Decl
n "DS0B"
t "std_logic"
o 6
suid 6,0
)
declText (MLText
uid 1625,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*112 (Net
uid 1632,0
decl (Decl
n "DS1B"
t "std_logic"
o 7
suid 7,0
)
declText (MLText
uid 1633,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*113 (Net
uid 1640,0
decl (Decl
n "WRITEB"
t "std_logic"
o 33
suid 8,0
)
declText (MLText
uid 1641,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*114 (Net
uid 1648,0
decl (Decl
n "IACKB"
t "std_logic"
o 11
suid 9,0
)
declText (MLText
uid 1649,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*115 (Net
uid 1656,0
decl (Decl
n "IACKINB"
t "std_logic"
o 12
suid 10,0
)
declText (MLText
uid 1657,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*116 (Net
uid 1664,0
decl (Decl
n "BERRVME"
t "std_logic"
o 4
suid 11,0
)
declText (MLText
uid 1665,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*117 (Net
uid 1672,0
decl (Decl
n "AMB"
t "std_logic_vector"
b "( 5 downto 0)"
o 2
suid 12,0
)
declText (MLText
uid 1673,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*118 (Net
uid 1688,0
decl (Decl
n "DPR"
t "std_logic_vector"
b "(31 downto 0)"
o 111
suid 13,0
)
declText (MLText
uid 1689,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*119 (Net
uid 1696,0
decl (Decl
n "DPR_P"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 112
suid 14,0
)
declText (MLText
uid 1697,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*120 (Net
uid 1704,0
decl (Decl
n "PAF"
t "std_logic"
o 133
suid 15,0
)
declText (MLText
uid 1705,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*121 (Net
uid 1712,0
decl (Decl
n "PAE"
t "std_logic"
o 132
suid 16,0
)
declText (MLText
uid 1713,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*122 (Net
uid 1760,0
decl (Decl
n "FBOUT"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 118
suid 17,0
)
declText (MLText
uid 1761,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*123 (PortIoOut
uid 2188,0
shape (CompositeShape
uid 2189,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2190,0
sl 0
ro 270
xt "29500,30625,31000,31375"
)
(Line
uid 2191,0
sl 0
ro 270
xt "29000,31000,29500,31000"
pts [
"29000,31000"
"29500,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2192,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2193,0
va (VaSet
font "arial,8,0"
)
xt "32000,30500,36400,31500"
st "IACKOUTB"
blo "32000,31300"
tm "WireNameMgr"
)
)
)
*124 (PortIoOut
uid 2194,0
shape (CompositeShape
uid 2195,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2196,0
sl 0
ro 270
xt "29500,31625,31000,32375"
)
(Line
uid 2197,0
sl 0
ro 270
xt "29000,32000,29500,32000"
pts [
"29000,32000"
"29500,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2198,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2199,0
va (VaSet
font "arial,8,0"
)
xt "32000,31500,35400,32500"
st "NDTKIN"
blo "32000,32300"
tm "WireNameMgr"
)
)
)
*125 (PortIoOut
uid 2200,0
shape (CompositeShape
uid 2201,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2202,0
sl 0
ro 270
xt "29500,32625,31000,33375"
)
(Line
uid 2203,0
sl 0
ro 270
xt "29000,33000,29500,33000"
pts [
"29000,33000"
"29500,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2204,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2205,0
va (VaSet
font "arial,8,0"
)
xt "32000,32500,35700,33500"
st "NOEDTK"
blo "32000,33300"
tm "WireNameMgr"
)
)
)
*126 (PortIoOut
uid 2206,0
shape (CompositeShape
uid 2207,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2208,0
sl 0
ro 270
xt "29500,33625,31000,34375"
)
(Line
uid 2209,0
sl 0
ro 270
xt "29000,34000,29500,34000"
pts [
"29000,34000"
"29500,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2210,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2211,0
va (VaSet
font "arial,8,0"
)
xt "32000,33500,35800,34500"
st "MYBERR"
blo "32000,34300"
tm "WireNameMgr"
)
)
)
*127 (PortIoInOut
uid 2212,0
shape (CompositeShape
uid 2213,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 2214,0
sl 0
xt "29500,34625,31000,35375"
)
(Line
uid 2215,0
sl 0
xt "29000,35000,29500,35000"
pts [
"29000,35000"
"29500,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2216,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2217,0
va (VaSet
font "arial,8,0"
)
xt "32000,34500,35800,35500"
st "LWORDB"
blo "32000,35300"
tm "WireNameMgr"
)
)
)
*128 (PortIoInOut
uid 2218,0
shape (CompositeShape
uid 2219,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 2220,0
sl 0
xt "29500,35625,31000,36375"
)
(Line
uid 2221,0
sl 0
xt "29000,36000,29500,36000"
pts [
"29000,36000"
"29500,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2222,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2223,0
va (VaSet
font "arial,8,0"
)
xt "32000,35500,34000,36500"
st "VAD"
blo "32000,36300"
tm "WireNameMgr"
)
)
)
*129 (PortIoInOut
uid 2224,0
shape (CompositeShape
uid 2225,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 2226,0
sl 0
xt "29500,36625,31000,37375"
)
(Line
uid 2227,0
sl 0
xt "29000,37000,29500,37000"
pts [
"29000,37000"
"29500,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2228,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2229,0
va (VaSet
font "arial,8,0"
)
xt "32000,36500,34000,37500"
st "VDB"
blo "32000,37300"
tm "WireNameMgr"
)
)
)
*130 (PortIoOut
uid 2230,0
shape (CompositeShape
uid 2231,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2232,0
sl 0
ro 270
xt "29500,37625,31000,38375"
)
(Line
uid 2233,0
sl 0
ro 270
xt "29000,38000,29500,38000"
pts [
"29000,38000"
"29500,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2234,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2235,0
va (VaSet
font "arial,8,0"
)
xt "32000,37500,34700,38500"
st "INTR1"
blo "32000,38300"
tm "WireNameMgr"
)
)
)
*131 (PortIoOut
uid 2236,0
shape (CompositeShape
uid 2237,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2238,0
sl 0
ro 270
xt "29500,38625,31000,39375"
)
(Line
uid 2239,0
sl 0
ro 270
xt "29000,39000,29500,39000"
pts [
"29000,39000"
"29500,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2240,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2241,0
va (VaSet
font "arial,8,0"
)
xt "32000,38500,34700,39500"
st "INTR2"
blo "32000,39300"
tm "WireNameMgr"
)
)
)
*132 (PortIoOut
uid 2242,0
shape (CompositeShape
uid 2243,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2244,0
sl 0
ro 270
xt "29500,39625,31000,40375"
)
(Line
uid 2245,0
sl 0
ro 270
xt "29000,40000,29500,40000"
pts [
"29000,40000"
"29500,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2246,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2247,0
va (VaSet
font "arial,8,0"
)
xt "32000,39500,35000,40500"
st "ADLTC"
blo "32000,40300"
tm "WireNameMgr"
)
)
)
*133 (PortIoOut
uid 2248,0
shape (CompositeShape
uid 2249,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2250,0
sl 0
ro 270
xt "29500,40625,31000,41375"
)
(Line
uid 2251,0
sl 0
ro 270
xt "29000,41000,29500,41000"
pts [
"29000,41000"
"29500,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2252,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2253,0
va (VaSet
font "arial,8,0"
)
xt "32000,40500,35500,41500"
st "NOE16R"
blo "32000,41300"
tm "WireNameMgr"
)
)
)
*134 (PortIoOut
uid 2254,0
shape (CompositeShape
uid 2255,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2256,0
sl 0
ro 270
xt "29500,41625,31000,42375"
)
(Line
uid 2257,0
sl 0
ro 270
xt "29000,42000,29500,42000"
pts [
"29000,42000"
"29500,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2258,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2259,0
va (VaSet
font "arial,8,0"
)
xt "32000,41500,35600,42500"
st "NOE16W"
blo "32000,42300"
tm "WireNameMgr"
)
)
)
*135 (PortIoOut
uid 2260,0
shape (CompositeShape
uid 2261,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2262,0
sl 0
ro 270
xt "29500,42625,31000,43375"
)
(Line
uid 2263,0
sl 0
ro 270
xt "29000,43000,29500,43000"
pts [
"29000,43000"
"29500,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2264,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2265,0
va (VaSet
font "arial,8,0"
)
xt "32000,42500,35500,43500"
st "NOE32R"
blo "32000,43300"
tm "WireNameMgr"
)
)
)
*136 (PortIoOut
uid 2266,0
shape (CompositeShape
uid 2267,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2268,0
sl 0
ro 270
xt "29500,43625,31000,44375"
)
(Line
uid 2269,0
sl 0
ro 270
xt "29000,44000,29500,44000"
pts [
"29000,44000"
"29500,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2270,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2271,0
va (VaSet
font "arial,8,0"
)
xt "32000,43500,35600,44500"
st "NOE32W"
blo "32000,44300"
tm "WireNameMgr"
)
)
)
*137 (PortIoOut
uid 2272,0
shape (CompositeShape
uid 2273,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2274,0
sl 0
ro 270
xt "29500,44625,31000,45375"
)
(Line
uid 2275,0
sl 0
ro 270
xt "29000,45000,29500,45000"
pts [
"29000,45000"
"29500,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2276,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2277,0
va (VaSet
font "arial,8,0"
)
xt "32000,44500,35500,45500"
st "NOE64R"
blo "32000,45300"
tm "WireNameMgr"
)
)
)
*138 (PortIoOut
uid 2278,0
shape (CompositeShape
uid 2279,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2280,0
sl 0
ro 270
xt "29500,45625,31000,46375"
)
(Line
uid 2281,0
sl 0
ro 270
xt "29000,46000,29500,46000"
pts [
"29000,46000"
"29500,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2282,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2283,0
va (VaSet
font "arial,8,0"
)
xt "32000,45500,35200,46500"
st "NOEAD"
blo "32000,46300"
tm "WireNameMgr"
)
)
)
*139 (Net
uid 2506,0
decl (Decl
n "NOE16R"
t "std_logic"
o 57
suid 18,0
)
declText (MLText
uid 2507,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*140 (Net
uid 2508,0
decl (Decl
n "NOE16W"
t "std_logic"
o 58
suid 19,0
)
declText (MLText
uid 2509,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*141 (Net
uid 2510,0
decl (Decl
n "NOE32R"
t "std_logic"
o 59
suid 20,0
)
declText (MLText
uid 2511,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*142 (Net
uid 2512,0
decl (Decl
n "REG"
t "reg_stream"
o 149
suid 21,0
)
declText (MLText
uid 2513,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*143 (Net
uid 2514,0
decl (Decl
n "TICK"
t "tick_pulses"
o 152
suid 22,0
)
declText (MLText
uid 2515,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*144 (Net
uid 2516,0
decl (Decl
n "PULSE"
t "reg_pulse"
o 145
suid 23,0
)
declText (MLText
uid 2517,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*145 (Net
uid 2518,0
decl (Decl
n "VAD"
t "std_logic_vector"
b "(31 downto 1)"
o 92
suid 24,0
)
declText (MLText
uid 2519,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*146 (Net
uid 2520,0
decl (Decl
n "INTR1"
t "std_logic"
o 43
suid 25,0
)
declText (MLText
uid 2521,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*147 (Net
uid 2522,0
decl (Decl
n "VDB"
t "std_logic_vector"
b "(31 downto 0)"
o 93
suid 26,0
)
declText (MLText
uid 2523,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*148 (Net
uid 2524,0
decl (Decl
n "INTR2"
t "std_logic"
o 44
suid 27,0
)
declText (MLText
uid 2525,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*149 (Net
uid 2526,0
decl (Decl
n "ADLTC"
t "std_logic"
o 35
suid 28,0
)
declText (MLText
uid 2527,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*150 (Net
uid 2528,0
decl (Decl
n "MYBERR"
t "std_logic"
o 49
suid 29,0
)
declText (MLText
uid 2529,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*151 (Net
uid 2530,0
decl (Decl
n "WDOGTO"
t "std_logic"
o 155
suid 30,0
)
declText (MLText
uid 2531,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*152 (Net
uid 2532,0
lang 2
decl (Decl
n "NOEDTK"
t "std_logic"
eolc "-- Pilotaggio led verde vicino a conn. TDC (su pannello)"
preAdd 0
posAdd 0
o 63
suid 31,0
)
declText (MLText
uid 2533,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*153 (Net
uid 2534,0
decl (Decl
n "NDTKIN"
t "std_logic"
o 51
suid 32,0
)
declText (MLText
uid 2535,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*154 (Net
uid 2536,0
decl (Decl
n "IACKOUTB"
t "std_logic"
o 42
suid 33,0
)
declText (MLText
uid 2537,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*155 (Net
uid 2538,0
decl (Decl
n "LWORDB"
t "std_logic"
o 87
suid 34,0
)
declText (MLText
uid 2539,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*156 (Net
uid 2540,0
decl (Decl
n "NOE32W"
t "std_logic"
o 60
suid 35,0
)
declText (MLText
uid 2541,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*157 (Net
uid 2542,0
decl (Decl
n "NOEAD"
t "std_logic"
o 62
suid 36,0
)
declText (MLText
uid 2543,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*158 (Net
uid 2544,0
decl (Decl
n "NOE64R"
t "std_logic"
o 61
suid 37,0
)
declText (MLText
uid 2545,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*159 (Net
uid 2552,0
decl (Decl
n "EVREAD"
t "std_logic"
o 116
suid 38,0
)
declText (MLText
uid 2553,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*160 (Net
uid 2556,0
decl (Decl
n "DEBUG"
t "debug_stream"
o 109
suid 40,0
)
declText (MLText
uid 2557,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*161 (Net
uid 2558,0
decl (Decl
n "LED"
t "display_stream"
o 45
suid 41,0
)
declText (MLText
uid 2559,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*162 (SaComponent
uid 2617,0
optionalChildren [
*163 (CptPort
uid 2560,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2561,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,1625,46000,2375"
)
tg (CPTG
uid 2562,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2563,0
va (VaSet
font "arial,8,0"
)
xt "47000,1500,48900,2500"
st "CLK"
blo "47000,2300"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_logic"
o 1
)
)
)
*164 (CptPort
uid 2564,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2565,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,2625,46000,3375"
)
tg (CPTG
uid 2566,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2567,0
va (VaSet
font "arial,8,0"
)
xt "47000,2500,50400,3500"
st "NPWON"
blo "47000,3300"
)
)
thePort (LogicalPort
decl (Decl
n "NPWON"
t "std_logic"
o 3
)
)
)
*165 (CptPort
uid 2568,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2569,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,3625,46000,4375"
)
tg (CPTG
uid 2570,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2571,0
va (VaSet
font "arial,8,0"
)
xt "47000,3500,51000,4500"
st "SYSRESB"
blo "47000,4300"
)
)
thePort (LogicalPort
decl (Decl
n "SYSRESB"
t "std_logic"
o 4
)
)
)
*166 (CptPort
uid 2572,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2573,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,4625,46000,5375"
)
tg (CPTG
uid 2574,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2575,0
va (VaSet
font "arial,8,0"
)
xt "47000,4500,51500,5500"
st "LOAD_RES"
blo "47000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "LOAD_RES"
t "std_logic"
o 5
)
)
)
*167 (CptPort
uid 2580,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2581,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,6625,46000,7375"
)
tg (CPTG
uid 2582,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2583,0
va (VaSet
font "arial,8,0"
)
xt "47000,6500,51000,7500"
st "WDOGTO"
blo "47000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "WDOGTO"
t "std_logic"
o 6
)
)
)
*168 (CptPort
uid 2584,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2585,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,1625,58750,2375"
)
tg (CPTG
uid 2586,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2587,0
va (VaSet
font "arial,8,0"
)
xt "53700,1500,57000,2500"
st "HWRES"
ju 2
blo "57000,2300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "HWRES"
t "std_logic"
o 7
)
)
)
*169 (CptPort
uid 2596,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2597,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,3625,58750,4375"
)
tg (CPTG
uid 2598,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2599,0
va (VaSet
font "arial,8,0"
)
xt "54000,3500,57000,4500"
st "CLEAR"
ju 2
blo "57000,4300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLEAR"
t "std_logic"
o 8
)
)
)
*170 (CptPort
uid 2600,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2601,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,4625,58750,5375"
)
tg (CPTG
uid 2602,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2603,0
va (VaSet
font "arial,8,0"
)
xt "52700,4500,57000,5500"
st "HWCLEAR"
ju 2
blo "57000,5300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "HWCLEAR"
t "std_logic"
o 9
)
)
)
*171 (CptPort
uid 2604,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2605,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,5625,58750,6375"
)
tg (CPTG
uid 2606,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2607,0
va (VaSet
font "arial,8,0"
)
xt "53800,5500,57000,6500"
st "DEBUG"
ju 2
blo "57000,6300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "DEBUG"
t "debug_stream"
o 16
)
)
)
*172 (CptPort
uid 2608,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2609,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,6625,58750,7375"
)
tg (CPTG
uid 2610,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2611,0
va (VaSet
font "arial,8,0"
)
xt "54900,6500,57000,7500"
st "REG"
ju 2
blo "57000,7300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "REG"
t "reg_stream"
o 18
)
)
)
*173 (CptPort
uid 2612,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2613,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,8625,46000,9375"
)
tg (CPTG
uid 2614,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2615,0
va (VaSet
font "arial,8,0"
)
xt "47000,8500,49900,9500"
st "PULSE"
blo "47000,9300"
)
)
thePort (LogicalPort
decl (Decl
n "PULSE"
t "reg_pulse"
o 17
)
)
)
*174 (CptPort
uid 17899,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17900,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,7625,58750,8375"
)
tg (CPTG
uid 17901,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17902,0
va (VaSet
font "arial,8,0"
)
xt "52900,7500,57000,8500"
st "BNC_RES"
ju 2
blo "57000,8300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "BNC_RES"
t "std_logic"
o 14
)
)
)
*175 (CptPort
uid 17903,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17904,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,9625,46000,10375"
)
tg (CPTG
uid 17905,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17906,0
va (VaSet
font "arial,8,0"
)
xt "47000,9500,51900,10500"
st "BNC_RESIN"
blo "47000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "BNC_RESIN"
t "std_logic"
o 12
)
)
)
*176 (CptPort
uid 17907,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17908,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,8625,58750,9375"
)
tg (CPTG
uid 17909,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17910,0
va (VaSet
font "arial,8,0"
)
xt "53600,8500,57000,9500"
st "EV_RES"
ju 2
blo "57000,9300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EV_RES"
t "std_logic"
o 15
)
)
)
*177 (CptPort
uid 17911,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17912,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,10625,46000,11375"
)
tg (CPTG
uid 17913,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17914,0
va (VaSet
font "arial,8,0"
)
xt "47000,10500,51200,11500"
st "EV_RESIN"
blo "47000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "EV_RESIN"
t "std_logic"
o 13
)
)
)
*178 (CptPort
uid 17973,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17974,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,11625,46000,12375"
)
tg (CPTG
uid 17975,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17976,0
va (VaSet
font "arial,8,0"
)
xt "47000,11500,49400,12500"
st "ACLK"
blo "47000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "ACLK"
t "std_logic"
o 2
)
)
)
*179 (CptPort
uid 27881,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27882,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,9625,58750,10375"
)
tg (CPTG
uid 27883,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 27884,0
va (VaSet
font "arial,8,0"
)
xt "54800,9500,57000,10500"
st "RUN"
ju 2
blo "57000,10300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RUN"
t "std_logic"
o 10
)
)
)
*180 (CptPort
uid 29483,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29484,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,10625,58750,11375"
)
tg (CPTG
uid 29485,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29486,0
va (VaSet
font "arial,8,0"
)
xt "52400,10500,57000,11500"
st "PON_LOAD"
ju 2
blo "57000,11300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PON_LOAD"
t "std_logic"
o 11
)
)
)
*181 (CptPort
uid 29487,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29488,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,11625,58750,12375"
)
tg (CPTG
uid 29489,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29490,0
va (VaSet
font "arial,8,0"
)
xt "54800,11500,57000,12500"
st "TICK"
ju 2
blo "57000,12300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TICK"
t "tick_pulses"
o 19
)
)
)
]
shape (Rectangle
uid 2618,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "46000,1000,58000,13000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2619,0
optionalChildren [
*182 (Text
uid 2616,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "48050,15000,50050,16000"
st "RTL"
blo "48050,15800"
tm "SaCptArchNameMgr"
)
]
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*183 (Text
uid 2620,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "48050,12000,52650,13000"
st "vx1392_lib"
blo "48050,12800"
tm "BdLibraryNameMgr"
)
*184 (Text
uid 2621,0
va (VaSet
font "arial,8,1"
)
xt "48050,13000,53350,14000"
st "RESET_MOD"
blo "48050,13800"
tm "CptNameMgr"
)
*185 (Text
uid 2622,0
va (VaSet
font "arial,8,1"
)
xt "48050,14000,49050,15000"
st "I0"
blo "48050,14800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2623,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2624,0
text (MLText
uid 2625,0
va (VaSet
font "Courier New,8,0"
)
xt "39000,-800,69000,0"
st "G_SIM_ON = FALSE    ( boolean ) -- TRUE=Fast simulation "
)
header ""
)
elements [
(GiElement
name "G_SIM_ON"
type "boolean"
value "FALSE"
e "-- TRUE=Fast simulation"
)
]
)
viewicon (ZoomableIcon
uid 33269,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "46250,11250,47750,12750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archName "RTL"
archType 2
archFileType "VHDL_TEXT"
)
*186 (PortIoInOut
uid 3150,0
shape (CompositeShape
uid 3151,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 3152,0
sl 0
xt "65500,19625,67000,20375"
)
(Line
uid 3153,0
sl 0
xt "65000,20000,65500,20000"
pts [
"65000,20000"
"65500,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3154,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3155,0
va (VaSet
font "arial,8,0"
)
xt "68000,19500,70400,20500"
st "SDA0"
blo "68000,20300"
tm "WireNameMgr"
)
)
)
*187 (PortIoOut
uid 3156,0
shape (CompositeShape
uid 3157,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3158,0
sl 0
ro 270
xt "65500,20625,67000,21375"
)
(Line
uid 3159,0
sl 0
ro 270
xt "65000,21000,65500,21000"
pts [
"65000,21000"
"65500,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3160,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3161,0
va (VaSet
font "arial,8,0"
)
xt "68000,20500,70300,21500"
st "SCL0"
blo "68000,21300"
tm "WireNameMgr"
)
)
)
*188 (PortIoInOut
uid 3162,0
shape (CompositeShape
uid 3163,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 3164,0
sl 0
xt "65500,21625,67000,22375"
)
(Line
uid 3165,0
sl 0
xt "65000,22000,65500,22000"
pts [
"65000,22000"
"65500,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3166,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3167,0
va (VaSet
font "arial,8,0"
)
xt "68000,21500,70400,22500"
st "SDA1"
blo "68000,22300"
tm "WireNameMgr"
)
)
)
*189 (PortIoOut
uid 3168,0
shape (CompositeShape
uid 3169,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3170,0
sl 0
ro 270
xt "65500,22625,67000,23375"
)
(Line
uid 3171,0
sl 0
ro 270
xt "65000,23000,65500,23000"
pts [
"65000,23000"
"65500,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3172,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3173,0
va (VaSet
font "arial,8,0"
)
xt "68000,22500,70300,23500"
st "SCL1"
blo "68000,23300"
tm "WireNameMgr"
)
)
)
*190 (MWC
uid 3550,0
optionalChildren [
*191 (CptPort
uid 3559,0
optionalChildren [
*192 (Line
uid 3564,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-3000,0,-2000,0"
pts [
"-2000,0"
"-3000,0"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3560,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-2000,-375,-1250,375"
)
tg (CPTG
uid 3561,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3562,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-23022,36710,-21222,37710"
st "dout"
ju 2
blo "-21222,37510"
)
s (Text
uid 3563,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "-21222,37710,-21222,37710"
ju 2
blo "-21222,37710"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 154
)
)
)
*193 (Grouping
uid 3565,0
optionalChildren [
*194 (CommentGraphic
uid 3567,0
shape (PolyLine2D
pts [
"-3000,0"
"-3000,-2000"
]
uid 3568,0
layer 0
sl 0
ro 90
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "-3000,-2000,-3000,0"
)
oxt "7000,6000,7000,8000"
)
*195 (CommentGraphic
uid 3569,0
shape (PolyLine2D
pts [
"-4000,-2000"
"-2000,-2000"
]
uid 3570,0
layer 0
sl 0
ro 90
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "-4000,-2000,-2000,-2000"
)
oxt "6000,6000,8000,6000"
)
]
shape (GroupingShape
uid 3566,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-4000,-2000,-2000,0"
)
oxt "6000,6000,8000,8000"
)
]
shape (Rectangle
uid 3551,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-4000,-2000,-2000,0"
fos 1
)
showPorts 0
oxt "6000,6000,8000,8000"
ttg (MlTextGroup
uid 3552,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*196 (Text
uid 3553,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "-2650,-2900,2550,-1900"
st "moduleware"
blo "-2650,-2100"
)
*197 (Text
uid 3554,0
va (VaSet
font "arial,8,1"
)
xt "-2650,-1900,-750,-900"
st "vdd"
blo "-2650,-1100"
)
*198 (Text
uid 3555,0
va (VaSet
font "arial,8,1"
)
xt "-2650,-900,-1650,100"
st "I4"
blo "-2650,-100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3556,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3557,0
text (MLText
uid 3558,0
va (VaSet
font "Courier New,8,0"
)
xt "-10000,-8000,-10000,-8000"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*199 (Net
uid 3589,0
decl (Decl
n "VDD"
t "std_logic"
o 154
suid 42,0
)
declText (MLText
uid 3590,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*200 (Net
uid 4177,0
decl (Decl
n "GA"
t "std_logic_vector"
b "( 3 downto 0)"
o 10
suid 44,0
)
declText (MLText
uid 4178,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*201 (SaComponent
uid 4424,0
optionalChildren [
*202 (CptPort
uid 4363,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4364,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,-17375,7000,-16625"
)
tg (CPTG
uid 4365,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4366,0
va (VaSet
font "arial,8,0"
)
xt "8000,-17500,9900,-16500"
st "CLK"
blo "8000,-16700"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_logic"
o 1
)
)
)
*203 (CptPort
uid 4367,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4368,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,-16375,7000,-15625"
)
tg (CPTG
uid 4369,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4370,0
va (VaSet
font "arial,8,0"
)
xt "8000,-16500,11300,-15500"
st "HWRES"
blo "8000,-15700"
)
)
thePort (LogicalPort
decl (Decl
n "HWRES"
t "std_logic"
o 2
)
)
)
*204 (CptPort
uid 4371,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4372,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,-15375,7000,-14625"
)
tg (CPTG
uid 4373,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4374,0
va (VaSet
font "arial,8,0"
)
xt "8000,-15500,11000,-14500"
st "CLEAR"
blo "8000,-14700"
)
)
thePort (LogicalPort
decl (Decl
n "CLEAR"
t "std_logic"
o 3
)
)
)
*205 (CptPort
uid 4379,0
ps "OnEdgeStrategy"
shape (Diamond
uid 4380,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,-17375,26750,-16625"
)
tg (CPTG
uid 4381,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4382,0
va (VaSet
font "arial,8,0"
)
xt "20200,-17500,25000,-16500"
st "SP0 : (47:0)"
ju 2
blo "25000,-16700"
)
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "SP0"
t "std_logic_vector"
b "(47 downto 0)"
o 5
)
)
)
*206 (CptPort
uid 4383,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4384,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,-16375,26750,-15625"
)
tg (CPTG
uid 4385,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4386,0
va (VaSet
font "arial,8,0"
)
xt "20600,-16500,25000,-15500"
st "AE : (47:0)"
ju 2
blo "25000,-15700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "AE"
t "std_logic_vector"
b "(47 downto 0)"
o 6
)
)
)
*207 (CptPort
uid 4387,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4388,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,-15375,26750,-14625"
)
tg (CPTG
uid 4389,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4390,0
va (VaSet
font "arial,8,0"
)
xt "24000,-15500,25000,-14500"
st "si"
ju 2
blo "25000,-14700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "si"
t "std_logic"
o 7
)
)
)
*208 (CptPort
uid 4391,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4392,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,-14375,26750,-13625"
)
tg (CPTG
uid 4393,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4394,0
va (VaSet
font "arial,8,0"
)
xt "23500,-14500,25000,-13500"
st "SC"
ju 2
blo "25000,-13700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "SC"
t "std_logic"
o 8
)
)
)
*209 (CptPort
uid 4395,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4396,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,-13375,26750,-12625"
)
tg (CPTG
uid 4397,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4398,0
va (VaSet
font "arial,8,0"
)
xt "23300,-13500,25000,-12500"
st "MD"
ju 2
blo "25000,-12700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "MD"
t "std_logic"
o 9
)
)
)
*210 (CptPort
uid 4399,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4400,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,-12375,26750,-11625"
)
tg (CPTG
uid 4401,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4402,0
va (VaSet
font "arial,8,0"
)
xt "21900,-12500,25000,-11500"
st "P : (7:1)"
ju 2
blo "25000,-11700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "P"
t "std_logic_vector"
b "(7 downto 1)"
o 10
)
)
)
*211 (CptPort
uid 4403,0
ps "OnEdgeStrategy"
shape (Diamond
uid 4404,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,-11375,26750,-10625"
)
tg (CPTG
uid 4405,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4406,0
va (VaSet
font "arial,8,0"
)
xt "21800,-11500,25000,-10500"
st "DEBUG"
ju 2
blo "25000,-10700"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "DEBUG"
t "debug_stream"
o 18
)
)
)
*212 (CptPort
uid 4411,0
ps "OnEdgeStrategy"
shape (Diamond
uid 4412,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,-9375,26750,-8625"
)
tg (CPTG
uid 4413,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4414,0
va (VaSet
font "arial,8,0"
)
xt "22900,-9500,25000,-8500"
st "REG"
ju 2
blo "25000,-8700"
)
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "REG"
t "reg_stream"
o 19
)
)
)
*213 (CptPort
uid 4415,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4416,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,-13375,7000,-12625"
)
tg (CPTG
uid 4417,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4418,0
va (VaSet
font "arial,8,0"
)
xt "8000,-13500,10900,-12500"
st "PULSE"
blo "8000,-12700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "PULSE"
t "reg_pulse"
o 20
)
)
)
*214 (CptPort
uid 4419,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4420,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,-12375,7000,-11625"
)
tg (CPTG
uid 4421,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4422,0
va (VaSet
font "arial,8,0"
)
xt "8000,-12500,10200,-11500"
st "TICK"
blo "8000,-11700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "TICK"
t "tick_pulses"
o 21
)
)
)
*215 (CptPort
uid 21590,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21591,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,-8375,26750,-7625"
)
tg (CPTG
uid 21592,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21593,0
va (VaSet
font "arial,8,0"
)
xt "17400,-8500,25000,-7500"
st "PDL_RDATA : (7:0)"
ju 2
blo "25000,-7700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "PDL_RDATA"
t "std_logic_vector"
b "(7 downto 0)"
o 11
)
)
)
*216 (CptPort
uid 21652,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21653,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,-11375,7000,-10625"
)
tg (CPTG
uid 21654,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21655,0
va (VaSet
font "arial,8,0"
)
xt "8000,-11500,15800,-10500"
st "PDL_RADDR : (5:0)"
blo "8000,-10700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "PDL_RADDR"
t "std_logic_vector"
b "(5 downto 0)"
o 12
)
)
)
*217 (CptPort
uid 21656,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21657,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,-10375,7000,-9625"
)
tg (CPTG
uid 21658,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21659,0
va (VaSet
font "arial,8,0"
)
xt "8000,-10500,12600,-9500"
st "PDL_RREQ"
blo "8000,-9700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "PDL_RREQ"
t "std_logic"
o 13
)
)
)
*218 (CptPort
uid 25248,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25249,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,-6375,26750,-5625"
)
tg (CPTG
uid 25250,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25251,0
va (VaSet
font "arial,8,0"
)
xt "19000,-6500,25000,-5500"
st "PDLCFG_nRD"
ju 2
blo "25000,-5700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "PDLCFG_nRD"
t "std_logic"
o 15
)
)
)
*219 (CptPort
uid 25252,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25253,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,-5375,26750,-4625"
)
tg (CPTG
uid 25254,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25255,0
va (VaSet
font "arial,8,0"
)
xt "16700,-5500,25000,-4500"
st "PDLCFG_RAD : (5:0)"
ju 2
blo "25000,-4700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PDLCFG_RAD"
t "std_logic_vector"
b "(5 downto 0)"
o 17
)
)
)
*220 (CptPort
uid 25312,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25313,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,-8375,7000,-7625"
)
tg (CPTG
uid 25314,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25315,0
va (VaSet
font "arial,8,0"
)
xt "8000,-8500,15700,-7500"
st "PDLCFG_DT : (7:0)"
blo "8000,-7700"
)
)
thePort (LogicalPort
decl (Decl
n "PDLCFG_DT"
t "std_logic_vector"
b "(7 downto 0)"
o 16
)
)
)
*221 (CptPort
uid 25324,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25325,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,-9375,7000,-8625"
)
tg (CPTG
uid 25326,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25327,0
va (VaSet
font "arial,8,0"
)
xt "8000,-9500,12500,-8500"
st "LOAD_RES"
blo "8000,-8700"
)
)
thePort (LogicalPort
decl (Decl
n "LOAD_RES"
t "std_logic"
o 4
)
)
)
*222 (CptPort
uid 30214,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30215,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,-7375,26750,-6625"
)
tg (CPTG
uid 30216,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30217,0
va (VaSet
font "arial,8,0"
)
xt "20500,-7500,25000,-6500"
st "PDL_RACK"
ju 2
blo "25000,-6700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PDL_RACK"
t "std_logic"
o 14
)
)
)
]
shape (Rectangle
uid 4425,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "7000,-18000,26000,-3000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 4426,0
optionalChildren [
*223 (Text
uid 4423,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "7700,-6000,8900,-5000"
st "rtl"
blo "7700,-5200"
tm "SaCptArchNameMgr"
)
]
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*224 (Text
uid 4427,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "7700,-9000,12300,-8000"
st "vx1392_lib"
blo "7700,-8200"
tm "BdLibraryNameMgr"
)
*225 (Text
uid 4428,0
va (VaSet
font "arial,8,1"
)
xt "7700,-8000,12100,-7000"
st "pdl_interf"
blo "7700,-7200"
tm "CptNameMgr"
)
*226 (Text
uid 4429,0
va (VaSet
font "arial,8,1"
)
xt "7700,-7000,8700,-6000"
st "I3"
blo "7700,-6200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4430,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4431,0
text (MLText
uid 4432,0
va (VaSet
font "Courier New,8,0"
)
xt "13000,-18000,13000,-18000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 33270,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "7250,-4750,8750,-3250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archName "rtl"
archType 2
archFileType "VHDL_TEXT"
)
*227 (Net
uid 5477,0
decl (Decl
n "LOAD_RES"
t "std_logic"
o 126
suid 45,0
)
declText (MLText
uid 5478,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*228 (PortIoIn
uid 8229,0
shape (CompositeShape
uid 8230,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8231,0
sl 0
ro 270
xt "-5000,33625,-3500,34375"
)
(Line
uid 8232,0
sl 0
ro 270
xt "-3500,34000,-3000,34000"
pts [
"-3500,34000"
"-3000,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8233,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8234,0
va (VaSet
font "arial,8,0"
)
xt "-7900,33500,-6000,34500"
st "ASB"
ju 2
blo "-6000,34300"
tm "WireNameMgr"
)
)
)
*229 (PortIoIn
uid 8235,0
shape (CompositeShape
uid 8236,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8237,0
sl 0
ro 270
xt "-5000,34625,-3500,35375"
)
(Line
uid 8238,0
sl 0
ro 270
xt "-3500,35000,-3000,35000"
pts [
"-3500,35000"
"-3000,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8239,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8240,0
va (VaSet
font "arial,8,0"
)
xt "-8400,34500,-6000,35500"
st "DS0B"
ju 2
blo "-6000,35300"
tm "WireNameMgr"
)
)
)
*230 (PortIoIn
uid 8241,0
shape (CompositeShape
uid 8242,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8243,0
sl 0
ro 270
xt "-5000,35625,-3500,36375"
)
(Line
uid 8244,0
sl 0
ro 270
xt "-3500,36000,-3000,36000"
pts [
"-3500,36000"
"-3000,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8245,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8246,0
va (VaSet
font "arial,8,0"
)
xt "-8400,35500,-6000,36500"
st "DS1B"
ju 2
blo "-6000,36300"
tm "WireNameMgr"
)
)
)
*231 (PortIoIn
uid 8247,0
shape (CompositeShape
uid 8248,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8249,0
sl 0
ro 270
xt "-5000,36625,-3500,37375"
)
(Line
uid 8250,0
sl 0
ro 270
xt "-3500,37000,-3000,37000"
pts [
"-3500,37000"
"-3000,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8251,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8252,0
va (VaSet
font "arial,8,0"
)
xt "-9400,36500,-6000,37500"
st "WRITEB"
ju 2
blo "-6000,37300"
tm "WireNameMgr"
)
)
)
*232 (PortIoIn
uid 8253,0
shape (CompositeShape
uid 8254,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8255,0
sl 0
ro 270
xt "-5000,37625,-3500,38375"
)
(Line
uid 8256,0
sl 0
ro 270
xt "-3500,38000,-3000,38000"
pts [
"-3500,38000"
"-3000,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8257,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8258,0
va (VaSet
font "arial,8,0"
)
xt "-8700,37500,-6000,38500"
st "IACKB"
ju 2
blo "-6000,38300"
tm "WireNameMgr"
)
)
)
*233 (PortIoIn
uid 8259,0
shape (CompositeShape
uid 8260,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8261,0
sl 0
ro 270
xt "-5000,38625,-3500,39375"
)
(Line
uid 8262,0
sl 0
ro 270
xt "-3500,39000,-3000,39000"
pts [
"-3500,39000"
"-3000,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8263,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8264,0
va (VaSet
font "arial,8,0"
)
xt "-9500,38500,-6000,39500"
st "IACKINB"
ju 2
blo "-6000,39300"
tm "WireNameMgr"
)
)
)
*234 (PortIoIn
uid 8265,0
shape (CompositeShape
uid 8266,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8267,0
sl 0
ro 270
xt "-5000,39625,-3500,40375"
)
(Line
uid 8268,0
sl 0
ro 270
xt "-3500,40000,-3000,40000"
pts [
"-3500,40000"
"-3000,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8269,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8270,0
va (VaSet
font "arial,8,0"
)
xt "-10300,39500,-6000,40500"
st "BERRVME"
ju 2
blo "-6000,40300"
tm "WireNameMgr"
)
)
)
*235 (PortIoIn
uid 8271,0
shape (CompositeShape
uid 8272,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8273,0
sl 0
ro 270
xt "-5000,40625,-3500,41375"
)
(Line
uid 8274,0
sl 0
ro 270
xt "-3500,41000,-3000,41000"
pts [
"-3500,41000"
"-3000,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8275,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8276,0
va (VaSet
font "arial,8,0"
)
xt "-8100,40500,-6000,41500"
st "AMB"
ju 2
blo "-6000,41300"
tm "WireNameMgr"
)
)
)
*236 (PortIoIn
uid 8277,0
shape (CompositeShape
uid 8278,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8279,0
sl 0
ro 270
xt "-5000,41625,-3500,42375"
)
(Line
uid 8280,0
sl 0
ro 270
xt "-3500,42000,-3000,42000"
pts [
"-3500,42000"
"-3000,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8281,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8282,0
va (VaSet
font "arial,8,0"
)
xt "-7500,41500,-6000,42500"
st "GA"
ju 2
blo "-6000,42300"
tm "WireNameMgr"
)
)
)
*237 (Net
uid 8337,0
decl (Decl
n "SDA0"
t "std_logic"
o 89
suid 46,0
)
declText (MLText
uid 8338,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*238 (Net
uid 8339,0
decl (Decl
n "SCL0"
t "std_logic"
o 75
suid 47,0
)
declText (MLText
uid 8340,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*239 (Net
uid 8341,0
decl (Decl
n "SDA1"
t "std_logic"
o 90
suid 48,0
)
declText (MLText
uid 8342,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*240 (Net
uid 8343,0
decl (Decl
n "SCL1"
t "std_logic"
o 76
suid 49,0
)
declText (MLText
uid 8344,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*241 (Net
uid 8357,0
decl (Decl
n "F_SO"
t "std_logic"
o 9
suid 50,0
)
declText (MLText
uid 8358,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*242 (PortIoOut
uid 8365,0
shape (CompositeShape
uid 8366,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8367,0
sl 0
ro 270
xt "67500,60625,69000,61375"
)
(Line
uid 8368,0
sl 0
ro 270
xt "67000,61000,67500,61000"
pts [
"67000,61000"
"67500,61000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8369,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8370,0
va (VaSet
font "arial,8,0"
)
xt "70000,60500,72000,61500"
st "FCS"
blo "70000,61300"
tm "WireNameMgr"
)
)
)
*243 (PortIoOut
uid 8371,0
shape (CompositeShape
uid 8372,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8373,0
sl 0
ro 270
xt "67500,61625,69000,62375"
)
(Line
uid 8374,0
sl 0
ro 270
xt "67000,62000,67500,62000"
pts [
"67000,62000"
"67500,62000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8375,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8376,0
va (VaSet
font "arial,8,0"
)
xt "70000,61500,72000,62500"
st "F_SI"
blo "70000,62300"
tm "WireNameMgr"
)
)
)
*244 (PortIoOut
uid 8377,0
shape (CompositeShape
uid 8378,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8379,0
sl 0
ro 270
xt "67500,62625,69000,63375"
)
(Line
uid 8380,0
sl 0
ro 270
xt "67000,63000,67500,63000"
pts [
"67000,63000"
"67500,63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8381,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8382,0
va (VaSet
font "arial,8,0"
)
xt "70000,62500,72900,63500"
st "F_SCK"
blo "70000,63300"
tm "WireNameMgr"
)
)
)
*245 (Net
uid 8401,0
decl (Decl
n "F_SCK"
t "std_logic"
o 40
suid 51,0
)
declText (MLText
uid 8402,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*246 (Net
uid 8403,0
decl (Decl
n "F_SI"
t "std_logic"
o 41
suid 52,0
)
declText (MLText
uid 8404,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*247 (Net
uid 8405,0
decl (Decl
n "FCS"
t "std_logic"
o 39
suid 53,0
)
declText (MLText
uid 8406,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*248 (PortIoInOut
uid 8425,0
shape (CompositeShape
uid 8426,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 8427,0
sl 0
xt "35500,-17375,37000,-16625"
)
(Line
uid 8428,0
sl 0
xt "35000,-17000,35500,-17000"
pts [
"35000,-17000"
"35500,-17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8429,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8430,0
va (VaSet
font "arial,8,0"
)
xt "38000,-17500,41300,-16500"
st "SP_PDL"
blo "38000,-16700"
tm "WireNameMgr"
)
)
)
*249 (PortIoOut
uid 8431,0
shape (CompositeShape
uid 8432,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8433,0
sl 0
ro 270
xt "35500,-16375,37000,-15625"
)
(Line
uid 8434,0
sl 0
ro 270
xt "35000,-16000,35500,-16000"
pts [
"35000,-16000"
"35500,-16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8435,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8436,0
va (VaSet
font "arial,8,0"
)
xt "38000,-16500,41300,-15500"
st "AE_PDL"
blo "38000,-15700"
tm "WireNameMgr"
)
)
)
*250 (PortIoOut
uid 8437,0
shape (CompositeShape
uid 8438,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8439,0
sl 0
ro 270
xt "35500,-15375,37000,-14625"
)
(Line
uid 8440,0
sl 0
ro 270
xt "35000,-15000,35500,-15000"
pts [
"35000,-15000"
"35500,-15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8441,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8442,0
va (VaSet
font "arial,8,0"
)
xt "38000,-15500,41000,-14500"
st "SI_PDL"
blo "38000,-14700"
tm "WireNameMgr"
)
)
)
*251 (PortIoOut
uid 8443,0
shape (CompositeShape
uid 8444,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8445,0
sl 0
ro 270
xt "35500,-14375,37000,-13625"
)
(Line
uid 8446,0
sl 0
ro 270
xt "35000,-14000,35500,-14000"
pts [
"35000,-14000"
"35500,-14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8447,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8448,0
va (VaSet
font "arial,8,0"
)
xt "38000,-14500,42300,-13500"
st "SCLK_PDL"
blo "38000,-13700"
tm "WireNameMgr"
)
)
)
*252 (PortIoOut
uid 8449,0
shape (CompositeShape
uid 8450,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8451,0
sl 0
ro 270
xt "35500,-13375,37000,-12625"
)
(Line
uid 8452,0
sl 0
ro 270
xt "35000,-13000,35500,-13000"
pts [
"35000,-13000"
"35500,-13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8453,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8454,0
va (VaSet
font "arial,8,0"
)
xt "38000,-13500,41600,-12500"
st "MD_PDL"
blo "38000,-12700"
tm "WireNameMgr"
)
)
)
*253 (PortIoOut
uid 8455,0
shape (CompositeShape
uid 8456,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8457,0
sl 0
ro 270
xt "35500,-12375,37000,-11625"
)
(Line
uid 8458,0
sl 0
ro 270
xt "35000,-12000,35500,-12000"
pts [
"35000,-12000"
"35500,-12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8459,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8460,0
va (VaSet
font "arial,8,0"
)
xt "38000,-12500,40800,-11500"
st "P_PDL"
blo "38000,-11700"
tm "WireNameMgr"
)
)
)
*254 (CommentText
uid 9131,0
shape (Rectangle
uid 9132,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-4000,71000,7000,73000"
)
oxt "0,0,15000,5000"
text (MLText
uid 9133,0
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "-3800,71200,6000,72200"
st "
LOCAL BUS INTERFACE
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 10600
)
)
*255 (PortIoOut
uid 10114,0
shape (CompositeShape
uid 10115,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10116,0
sl 0
ro 270
xt "106500,625,108000,1375"
)
(Line
uid 10117,0
sl 0
ro 270
xt "106000,1000,106500,1000"
pts [
"106000,1000"
"106500,1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10118,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10119,0
va (VaSet
font "arial,8,0"
)
xt "109000,500,113100,1500"
st "PSM_RES"
blo "109000,1300"
tm "WireNameMgr"
)
)
)
*256 (PortIoOut
uid 10120,0
shape (CompositeShape
uid 10121,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10122,0
sl 0
ro 270
xt "106500,1625,108000,2375"
)
(Line
uid 10123,0
sl 0
ro 270
xt "106000,2000,106500,2000"
pts [
"106000,2000"
"106500,2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10124,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10125,0
va (VaSet
font "arial,8,0"
)
xt "109000,1500,113500,2500"
st "DIR_CTTM"
blo "109000,2300"
tm "WireNameMgr"
)
)
)
*257 (Net
uid 10144,0
decl (Decl
n "DIR_CTTM"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 38
suid 54,0
)
declText (MLText
uid 10145,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*258 (Net
uid 10146,0
decl (Decl
n "PSM_RES"
t "std_logic"
o 65
suid 55,0
)
declText (MLText
uid 10147,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*259 (PortIoOut
uid 10164,0
shape (CompositeShape
uid 10165,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10166,0
sl 0
ro 270
xt "106750,2625,108250,3375"
)
(Line
uid 10167,0
sl 0
ro 270
xt "106250,3000,106750,3000"
pts [
"106250,3000"
"106750,3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10168,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10169,0
va (VaSet
font "arial,8,0"
)
xt "109000,2500,110900,3500"
st "LED"
blo "109000,3300"
tm "WireNameMgr"
)
)
)
*260 (PortIoOut
uid 11140,0
shape (CompositeShape
uid 11141,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11142,0
sl 0
ro 270
xt "81500,-17375,83000,-16625"
)
(Line
uid 11143,0
sl 0
ro 270
xt "81000,-17000,81500,-17000"
pts [
"81000,-17000"
"81500,-17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 11144,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11145,0
va (VaSet
font "arial,8,0"
)
xt "84000,-17500,88400,-16500"
st "SDIN_DAC"
blo "84000,-16700"
tm "WireNameMgr"
)
)
)
*261 (PortIoOut
uid 11146,0
shape (CompositeShape
uid 11147,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11148,0
sl 0
ro 270
xt "81500,-16375,83000,-15625"
)
(Line
uid 11149,0
sl 0
ro 270
xt "81000,-16000,81500,-16000"
pts [
"81000,-16000"
"81500,-16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 11150,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11151,0
va (VaSet
font "arial,8,0"
)
xt "84000,-16500,88500,-15500"
st "SCLK_DAC"
blo "84000,-15700"
tm "WireNameMgr"
)
)
)
*262 (PortIoOut
uid 11152,0
shape (CompositeShape
uid 11153,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11154,0
sl 0
ro 270
xt "81500,-18375,83000,-17625"
)
(Line
uid 11155,0
sl 0
ro 270
xt "81000,-18000,81500,-18000"
pts [
"81000,-18000"
"81500,-18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 11156,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11157,0
va (VaSet
font "arial,8,0"
)
xt "84000,-18500,86600,-17500"
st "SYNC"
blo "84000,-17700"
tm "WireNameMgr"
)
)
)
*263 (Net
uid 11176,0
decl (Decl
n "SYNC"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 82
suid 57,0
)
declText (MLText
uid 11177,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*264 (Net
uid 11178,0
decl (Decl
n "SDIN_DAC"
t "std_logic"
o 79
suid 58,0
)
declText (MLText
uid 11179,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*265 (Net
uid 11180,0
decl (Decl
n "SCLK_DAC"
t "std_logic"
o 77
suid 59,0
)
declText (MLText
uid 11181,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*266 (CommentText
uid 11182,0
shape (Rectangle
uid 11183,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "48000,-24000,56000,-22000"
)
oxt "0,0,15000,5000"
text (MLText
uid 11184,0
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "48200,-23800,55400,-22800"
st "
DAC INTERFACE
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 7600
)
)
*267 (SaComponent
uid 11624,0
optionalChildren [
*268 (CptPort
uid 11591,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11592,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56250,-18375,57000,-17625"
)
tg (CPTG
uid 11593,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11594,0
va (VaSet
font "arial,8,0"
)
xt "58000,-18500,59900,-17500"
st "CLK"
blo "58000,-17700"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_logic"
o 1
)
)
)
*269 (CptPort
uid 11595,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11596,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56250,-17375,57000,-16625"
)
tg (CPTG
uid 11597,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11598,0
va (VaSet
font "arial,8,0"
)
xt "58000,-17500,61300,-16500"
st "HWRES"
blo "58000,-16700"
)
)
thePort (LogicalPort
decl (Decl
n "HWRES"
t "std_logic"
o 2
)
)
)
*270 (CptPort
uid 11599,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11600,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,-18375,77750,-17625"
)
tg (CPTG
uid 11601,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11602,0
va (VaSet
font "arial,8,0"
)
xt "70400,-18500,76000,-17500"
st "SYNC : (15:0)"
ju 2
blo "76000,-17700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SYNC"
t "std_logic_vector"
b "(15 downto 0)"
o 3
)
)
)
*271 (CptPort
uid 11603,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11604,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,-17375,77750,-16625"
)
tg (CPTG
uid 11605,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11606,0
va (VaSet
font "arial,8,0"
)
xt "71600,-17500,76000,-16500"
st "SDIN_DAC"
ju 2
blo "76000,-16700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SDIN_DAC"
t "std_logic"
o 4
)
)
)
*272 (CptPort
uid 11607,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11608,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,-16375,77750,-15625"
)
tg (CPTG
uid 11609,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11610,0
va (VaSet
font "arial,8,0"
)
xt "71500,-16500,76000,-15500"
st "SCLK_DAC"
ju 2
blo "76000,-15700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SCLK_DAC"
t "std_logic"
o 5
)
)
)
*273 (CptPort
uid 11611,0
ps "OnEdgeStrategy"
shape (Diamond
uid 11612,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,-15375,77750,-14625"
)
tg (CPTG
uid 11613,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11614,0
va (VaSet
font "arial,8,0"
)
xt "73900,-15500,76000,-14500"
st "REG"
ju 2
blo "76000,-14700"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "REG"
t "reg_stream"
o 10
)
)
)
*274 (CptPort
uid 11615,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11616,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56250,-16375,57000,-15625"
)
tg (CPTG
uid 11617,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11618,0
va (VaSet
font "arial,8,0"
)
xt "58000,-16500,60900,-15500"
st "PULSE"
blo "58000,-15700"
)
)
thePort (LogicalPort
decl (Decl
n "PULSE"
t "reg_pulse"
o 11
)
)
)
*275 (CptPort
uid 11619,0
ps "OnEdgeStrategy"
shape (Diamond
uid 11620,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,-14375,77750,-13625"
)
tg (CPTG
uid 11621,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11622,0
va (VaSet
font "arial,8,0"
)
xt "72800,-14500,76000,-13500"
st "DEBUG"
ju 2
blo "76000,-13700"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "DEBUG"
t "debug_stream"
o 13
)
)
)
*276 (CptPort
uid 11645,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11646,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56250,-15375,57000,-14625"
)
tg (CPTG
uid 11647,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11648,0
va (VaSet
font "arial,8,0"
)
xt "58000,-15500,60200,-14500"
st "TICK"
blo "58000,-14700"
)
)
thePort (LogicalPort
decl (Decl
n "TICK"
t "tick_pulses"
o 12
)
)
)
*277 (CptPort
uid 26270,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26271,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56250,-14375,57000,-13625"
)
tg (CPTG
uid 26272,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26273,0
va (VaSet
font "arial,8,0"
)
xt "58000,-14500,66300,-13500"
st "DACCFG_DT : (15:0)"
blo "58000,-13700"
)
)
thePort (LogicalPort
decl (Decl
n "DACCFG_DT"
t "std_logic_vector"
b "(15 downto 0)"
o 8
)
)
)
*278 (CptPort
uid 26274,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26275,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,-13375,77750,-12625"
)
tg (CPTG
uid 26276,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26277,0
va (VaSet
font "arial,8,0"
)
xt "69800,-13500,76000,-12500"
st "DACCFG_nRD"
ju 2
blo "76000,-12700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DACCFG_nRD"
t "std_logic"
o 7
)
)
)
*279 (CptPort
uid 26278,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26279,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,-12375,77750,-11625"
)
tg (CPTG
uid 26280,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26281,0
va (VaSet
font "arial,8,0"
)
xt "67500,-12500,76000,-11500"
st "DACCFG_RAD : (3:0)"
ju 2
blo "76000,-11700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DACCFG_RAD"
t "std_logic_vector"
b "( 3 downto 0)"
o 9
)
)
)
*280 (CptPort
uid 26497,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26498,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56250,-13375,57000,-12625"
)
tg (CPTG
uid 26499,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26500,0
va (VaSet
font "arial,8,0"
)
xt "58000,-13500,64700,-12500"
st "DAC_REFRESH"
blo "58000,-12700"
)
)
thePort (LogicalPort
decl (Decl
n "DAC_REFRESH"
t "std_logic"
o 6
)
)
)
]
shape (Rectangle
uid 11625,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "57000,-19000,77000,-11000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 11626,0
optionalChildren [
*281 (Text
uid 11623,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "58100,-9000,60100,-8000"
st "RTL"
blo "58100,-8200"
tm "SaCptArchNameMgr"
)
]
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*282 (Text
uid 11627,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "58100,-12000,62700,-11000"
st "vx1392_lib"
blo "58100,-11200"
tm "BdLibraryNameMgr"
)
*283 (Text
uid 11628,0
va (VaSet
font "arial,8,1"
)
xt "58100,-11000,63900,-10000"
st "DAC_INTERF"
blo "58100,-10200"
tm "CptNameMgr"
)
*284 (Text
uid 11629,0
va (VaSet
font "arial,8,1"
)
xt "58100,-10000,59100,-9000"
st "I8"
blo "58100,-9200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 11630,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 11631,0
text (MLText
uid 11632,0
va (VaSet
font "Courier New,8,0"
)
xt "57000,-19800,81000,-19000"
st "G_SIM_ON = FALSE    ( boolean ) -- Fast SPI "
)
header ""
)
elements [
(GiElement
name "G_SIM_ON"
type "boolean"
value "FALSE"
e "-- Fast SPI"
)
]
)
viewicon (ZoomableIcon
uid 33271,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "57250,-12750,58750,-11250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archName "RTL"
archType 2
archFileType "VHDL_TEXT"
)
*285 (Net
uid 12471,0
decl (Decl
n "AE_PDL"
t "std_logic_vector"
b "(47 DOWNTO 0)"
o 36
suid 60,0
)
declText (MLText
uid 12472,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*286 (Net
uid 12865,0
decl (Decl
n "SP_PDL"
t "std_logic_vector"
b "(47 downto 0)"
o 91
suid 61,0
)
declText (MLText
uid 12866,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*287 (Net
uid 12867,0
decl (Decl
n "SI_PDL"
t "std_logic"
o 81
suid 62,0
)
declText (MLText
uid 12868,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*288 (Net
uid 12869,0
decl (Decl
n "SCLK_PDL"
t "std_logic"
o 78
suid 63,0
)
declText (MLText
uid 12870,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*289 (Net
uid 12871,0
decl (Decl
n "MD_PDL"
t "std_logic"
o 48
suid 64,0
)
declText (MLText
uid 12872,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*290 (Net
uid 12873,0
decl (Decl
n "P_PDL"
t "std_logic_vector"
b "(7 downto 1)"
o 66
suid 65,0
)
declText (MLText
uid 12874,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*291 (SaComponent
uid 13332,0
optionalChildren [
*292 (CptPort
uid 13267,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13268,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,41625,46000,42375"
)
tg (CPTG
uid 13269,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13270,0
va (VaSet
font "arial,8,0"
)
xt "47000,41500,48900,42500"
st "CLK"
blo "47000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_logic"
o 1
)
)
)
*293 (CptPort
uid 13271,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13272,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,42625,46000,43375"
)
tg (CPTG
uid 13273,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13274,0
va (VaSet
font "arial,8,0"
)
xt "47000,42500,50300,43500"
st "HWRES"
blo "47000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "HWRES"
t "std_logic"
o 2
)
)
)
*294 (CptPort
uid 13275,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13276,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,41625,58750,42375"
)
tg (CPTG
uid 13277,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13278,0
va (VaSet
font "arial,8,0"
)
xt "53700,41500,57000,42500"
st "RSELA0"
ju 2
blo "57000,42300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RSELA0"
t "std_logic"
o 3
)
)
)
*295 (CptPort
uid 13279,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13280,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,42625,58750,43375"
)
tg (CPTG
uid 13281,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13282,0
va (VaSet
font "arial,8,0"
)
xt "53700,42500,57000,43500"
st "RSELA1"
ju 2
blo "57000,43300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RSELA1"
t "std_logic"
o 4
)
)
)
*296 (CptPort
uid 13283,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13284,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,43625,58750,44375"
)
tg (CPTG
uid 13285,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13286,0
va (VaSet
font "arial,8,0"
)
xt "53700,43500,57000,44500"
st "RSELB0"
ju 2
blo "57000,44300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RSELB0"
t "std_logic"
o 5
)
)
)
*297 (CptPort
uid 13287,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13288,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,44625,58750,45375"
)
tg (CPTG
uid 13289,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13290,0
va (VaSet
font "arial,8,0"
)
xt "53700,44500,57000,45500"
st "RSELB1"
ju 2
blo "57000,45300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RSELB1"
t "std_logic"
o 6
)
)
)
*298 (CptPort
uid 13291,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13292,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,45625,58750,46375"
)
tg (CPTG
uid 13293,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13294,0
va (VaSet
font "arial,8,0"
)
xt "53600,45500,57000,46500"
st "RSELC0"
ju 2
blo "57000,46300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RSELC0"
t "std_logic"
o 7
)
)
)
*299 (CptPort
uid 13295,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13296,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,46625,58750,47375"
)
tg (CPTG
uid 13297,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13298,0
va (VaSet
font "arial,8,0"
)
xt "53600,46500,57000,47500"
st "RSELC1"
ju 2
blo "57000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RSELC1"
t "std_logic"
o 8
)
)
)
*300 (CptPort
uid 13299,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13300,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,47625,58750,48375"
)
tg (CPTG
uid 13301,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13302,0
va (VaSet
font "arial,8,0"
)
xt "53600,47500,57000,48500"
st "RSELD0"
ju 2
blo "57000,48300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RSELD0"
t "std_logic"
o 9
)
)
)
*301 (CptPort
uid 13303,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13304,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,48625,58750,49375"
)
tg (CPTG
uid 13305,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13306,0
va (VaSet
font "arial,8,0"
)
xt "53600,48500,57000,49500"
st "RSELD1"
ju 2
blo "57000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RSELD1"
t "std_logic"
o 10
)
)
)
*302 (CptPort
uid 13307,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13308,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,49625,58750,50375"
)
tg (CPTG
uid 13309,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13310,0
va (VaSet
font "arial,8,0"
)
xt "53700,49500,57000,50500"
st "SELCLK"
ju 2
blo "57000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SELCLK"
t "std_logic"
o 11
)
)
)
*303 (CptPort
uid 13311,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13312,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,50625,58750,51375"
)
tg (CPTG
uid 13313,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13314,0
va (VaSet
font "arial,8,0"
)
xt "53100,50500,57000,51500"
st "NSELCLK"
ju 2
blo "57000,51300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "NSELCLK"
t "std_logic"
o 12
)
)
)
*304 (CptPort
uid 13315,0
ps "OnEdgeStrategy"
shape (Diamond
uid 13316,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,51625,58750,52375"
)
tg (CPTG
uid 13317,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13318,0
va (VaSet
font "arial,8,0"
)
xt "54900,51500,57000,52500"
st "REG"
ju 2
blo "57000,52300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "REG"
t "reg_stream"
o 14
)
)
)
*305 (CptPort
uid 13319,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13320,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,43625,46000,44375"
)
tg (CPTG
uid 13321,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13322,0
va (VaSet
font "arial,8,0"
)
xt "47000,43500,49900,44500"
st "PULSE"
blo "47000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "PULSE"
t "reg_pulse"
o 15
)
)
)
*306 (CptPort
uid 13323,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13324,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,44625,46000,45375"
)
tg (CPTG
uid 13325,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13326,0
va (VaSet
font "arial,8,0"
)
xt "47000,44500,49200,45500"
st "TICK"
blo "47000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "TICK"
t "tick_pulses"
o 16
)
)
)
*307 (CptPort
uid 13327,0
ps "OnEdgeStrategy"
shape (Diamond
uid 13328,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,52625,58750,53375"
)
tg (CPTG
uid 13329,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13330,0
va (VaSet
font "arial,8,0"
)
xt "53800,52500,57000,53500"
st "DEBUG"
ju 2
blo "57000,53300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "DEBUG"
t "debug_stream"
o 17
)
)
)
*308 (CptPort
uid 15480,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15481,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,45625,46000,46375"
)
tg (CPTG
uid 15482,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15483,0
va (VaSet
font "arial,8,0"
)
xt "47000,45500,48900,46500"
st "LOS"
blo "47000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "LOS"
t "std_logic"
o 13
)
)
)
]
shape (Rectangle
uid 13333,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "46000,41000,58000,54000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 13334,0
optionalChildren [
*309 (Text
uid 13331,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "46600,56000,48600,57000"
st "RTL"
blo "46600,56800"
tm "SaCptArchNameMgr"
)
]
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*310 (Text
uid 13335,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "46600,53000,51200,54000"
st "vx1392_lib"
blo "46600,53800"
tm "BdLibraryNameMgr"
)
*311 (Text
uid 13336,0
va (VaSet
font "arial,8,1"
)
xt "46600,54000,52400,55000"
st "CLK_INTERF"
blo "46600,54800"
tm "CptNameMgr"
)
*312 (Text
uid 13337,0
va (VaSet
font "arial,8,1"
)
xt "46600,55000,47600,56000"
st "I9"
blo "46600,55800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 13338,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 13339,0
text (MLText
uid 13340,0
va (VaSet
font "Courier New,8,0"
)
xt "50500,41000,50500,41000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 33272,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "46250,52250,47750,53750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archName "RTL"
archType 2
archFileType "VHDL_TEXT"
)
*313 (CommentText
uid 13909,0
shape (Rectangle
uid 13910,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "135000,-21000,140000,-19000"
)
oxt "0,0,15000,5000"
text (MLText
uid 13911,0
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "135200,-20800,139600,-19800"
st "
TEST PINS

"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
)
*314 (PortIoOut
uid 14168,0
shape (CompositeShape
uid 14169,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14170,0
sl 0
ro 270
xt "148500,-17375,150000,-16625"
)
(Line
uid 14171,0
sl 0
ro 270
xt "148000,-17000,148500,-17000"
pts [
"148000,-17000"
"148500,-17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 14172,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14173,0
va (VaSet
font "arial,8,0"
)
xt "151000,-17500,152900,-16500"
st "TST"
blo "151000,-16700"
tm "WireNameMgr"
)
)
)
*315 (Net
uid 14174,0
decl (Decl
n "TST"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 83
suid 66,0
)
declText (MLText
uid 14175,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*316 (HdlText
uid 14213,0
optionalChildren [
*317 (EmbeddedText
uid 14218,0
commentText (CommentText
uid 14219,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 14220,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "125000,-17000,143000,2000"
)
oxt "0,0,18000,5000"
text (MLText
uid 14221,0
va (VaSet
font "arial,8,0"
)
xt "125200,-16800,135100,200"
st "
-- eb1 1
TST(0) <= DEBUG(0); 
TST(1) <= DEBUG(1);
TST(2) <= DEBUG(2);
TST(3) <= DEBUG(3);
TST(4) <= DEBUG(4);
TST(5) <= DEBUG(5);
TST(6) <= DEBUG(6);
TST(7) <= DEBUG(7);
TST(8) <= DEBUG(8);
TST(9) <= DEBUG(9);
TST(10) <= DEBUG(10);
TST(11) <= DEBUG(11);
TST(12) <= DEBUG(12);
TST(13) <= DEBUG(13);
TST(14) <= DEBUG(14);
TST(15) <= DEBUG(15);
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 19000
visibleWidth 18000
)
)
)
]
shape (Rectangle
uid 14214,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "130000,-21000,134000,-18000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 14215,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*318 (Text
uid 14216,0
va (VaSet
font "arial,8,1"
)
xt "133350,-17000,135050,-16000"
st "eb1"
blo "133350,-16200"
tm "HdlTextNameMgr"
)
*319 (Text
uid 14217,0
va (VaSet
font "arial,8,1"
)
xt "133350,-16000,134150,-15000"
st "1"
blo "133350,-15200"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 33273,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "130250,-19750,131750,-18250"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 20
)
viewiconposition 0
)
*320 (PortIoOut
uid 15906,0
shape (CompositeShape
uid 15907,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15908,0
sl 0
ro 270
xt "61500,41625,63000,42375"
)
(Line
uid 15909,0
sl 0
ro 270
xt "61000,42000,61500,42000"
pts [
"61000,42000"
"61500,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 15910,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15911,0
va (VaSet
font "arial,8,0"
)
xt "64000,41500,67300,42500"
st "RSELA0"
blo "64000,42300"
tm "WireNameMgr"
)
)
)
*321 (PortIoOut
uid 15912,0
shape (CompositeShape
uid 15913,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15914,0
sl 0
ro 270
xt "61500,42625,63000,43375"
)
(Line
uid 15915,0
sl 0
ro 270
xt "61000,43000,61500,43000"
pts [
"61000,43000"
"61500,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 15916,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15917,0
va (VaSet
font "arial,8,0"
)
xt "64000,42500,67300,43500"
st "RSELA1"
blo "64000,43300"
tm "WireNameMgr"
)
)
)
*322 (PortIoOut
uid 15918,0
shape (CompositeShape
uid 15919,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15920,0
sl 0
ro 270
xt "61500,43625,63000,44375"
)
(Line
uid 15921,0
sl 0
ro 270
xt "61000,44000,61500,44000"
pts [
"61000,44000"
"61500,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 15922,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15923,0
va (VaSet
font "arial,8,0"
)
xt "64000,43500,67300,44500"
st "RSELB0"
blo "64000,44300"
tm "WireNameMgr"
)
)
)
*323 (PortIoOut
uid 15924,0
shape (CompositeShape
uid 15925,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15926,0
sl 0
ro 270
xt "61500,44625,63000,45375"
)
(Line
uid 15927,0
sl 0
ro 270
xt "61000,45000,61500,45000"
pts [
"61000,45000"
"61500,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 15928,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15929,0
va (VaSet
font "arial,8,0"
)
xt "64000,44500,67300,45500"
st "RSELB1"
blo "64000,45300"
tm "WireNameMgr"
)
)
)
*324 (PortIoOut
uid 15930,0
shape (CompositeShape
uid 15931,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15932,0
sl 0
ro 270
xt "61500,45625,63000,46375"
)
(Line
uid 15933,0
sl 0
ro 270
xt "61000,46000,61500,46000"
pts [
"61000,46000"
"61500,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 15934,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15935,0
va (VaSet
font "arial,8,0"
)
xt "64000,45500,67400,46500"
st "RSELC0"
blo "64000,46300"
tm "WireNameMgr"
)
)
)
*325 (PortIoOut
uid 15936,0
shape (CompositeShape
uid 15937,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15938,0
sl 0
ro 270
xt "61500,46625,63000,47375"
)
(Line
uid 15939,0
sl 0
ro 270
xt "61000,47000,61500,47000"
pts [
"61000,47000"
"61500,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 15940,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15941,0
va (VaSet
font "arial,8,0"
)
xt "64000,46500,67400,47500"
st "RSELC1"
blo "64000,47300"
tm "WireNameMgr"
)
)
)
*326 (PortIoOut
uid 15942,0
shape (CompositeShape
uid 15943,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15944,0
sl 0
ro 270
xt "61500,47625,63000,48375"
)
(Line
uid 15945,0
sl 0
ro 270
xt "61000,48000,61500,48000"
pts [
"61000,48000"
"61500,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 15946,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15947,0
va (VaSet
font "arial,8,0"
)
xt "64000,47500,67400,48500"
st "RSELD0"
blo "64000,48300"
tm "WireNameMgr"
)
)
)
*327 (PortIoOut
uid 15948,0
shape (CompositeShape
uid 15949,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15950,0
sl 0
ro 270
xt "61500,48625,63000,49375"
)
(Line
uid 15951,0
sl 0
ro 270
xt "61000,49000,61500,49000"
pts [
"61000,49000"
"61500,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 15952,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15953,0
va (VaSet
font "arial,8,0"
)
xt "64000,48500,67400,49500"
st "RSELD1"
blo "64000,49300"
tm "WireNameMgr"
)
)
)
*328 (PortIoOut
uid 15954,0
shape (CompositeShape
uid 15955,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15956,0
sl 0
ro 270
xt "61500,49625,63000,50375"
)
(Line
uid 15957,0
sl 0
ro 270
xt "61000,50000,61500,50000"
pts [
"61000,50000"
"61500,50000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 15958,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15959,0
va (VaSet
font "arial,8,0"
)
xt "64000,49500,67300,50500"
st "SELCLK"
blo "64000,50300"
tm "WireNameMgr"
)
)
)
*329 (PortIoOut
uid 15960,0
shape (CompositeShape
uid 15961,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15962,0
sl 0
ro 270
xt "61500,50625,63000,51375"
)
(Line
uid 15963,0
sl 0
ro 270
xt "61000,51000,61500,51000"
pts [
"61000,51000"
"61500,51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 15964,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15965,0
va (VaSet
font "arial,8,0"
)
xt "64000,50500,67900,51500"
st "NSELCLK"
blo "64000,51300"
tm "WireNameMgr"
)
)
)
*330 (Net
uid 16026,0
decl (Decl
n "RSELA0"
t "std_logic"
o 67
suid 67,0
)
declText (MLText
uid 16027,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*331 (Net
uid 16028,0
decl (Decl
n "RSELB1"
t "std_logic"
o 70
suid 68,0
)
declText (MLText
uid 16029,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*332 (Net
uid 16030,0
decl (Decl
n "RSELB0"
t "std_logic"
o 69
suid 69,0
)
declText (MLText
uid 16031,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*333 (Net
uid 16032,0
decl (Decl
n "RSELA1"
t "std_logic"
o 68
suid 70,0
)
declText (MLText
uid 16033,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*334 (Net
uid 16034,0
decl (Decl
n "RSELD0"
t "std_logic"
o 73
suid 71,0
)
declText (MLText
uid 16035,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*335 (Net
uid 16036,0
decl (Decl
n "RSELC1"
t "std_logic"
o 72
suid 72,0
)
declText (MLText
uid 16037,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*336 (Net
uid 16038,0
decl (Decl
n "RSELC0"
t "std_logic"
o 71
suid 73,0
)
declText (MLText
uid 16039,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*337 (Net
uid 16040,0
decl (Decl
n "NSELCLK"
t "std_logic"
o 64
suid 74,0
)
declText (MLText
uid 16041,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*338 (Net
uid 16042,0
decl (Decl
n "SELCLK"
t "std_logic"
o 80
suid 75,0
)
declText (MLText
uid 16043,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*339 (Net
uid 16044,0
decl (Decl
n "RSELD1"
t "std_logic"
o 74
suid 76,0
)
declText (MLText
uid 16045,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*340 (CommentText
uid 16046,0
shape (Rectangle
uid 16047,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "48000,38000,56000,40000"
)
oxt "0,0,15000,5000"
text (MLText
uid 16048,0
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "48200,38200,55800,39200"
st "
CLOCK CONTROL
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 7600
)
)
*341 (Net
uid 16709,0
decl (Decl
n "L0"
t "std_logic"
o 13
suid 78,0
)
declText (MLText
uid 16710,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*342 (PortIoIn
uid 16717,0
shape (CompositeShape
uid 16718,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16719,0
sl 0
ro 270
xt "76000,27625,77500,28375"
)
(Line
uid 16720,0
sl 0
ro 270
xt "77500,28000,78000,28000"
pts [
"77500,28000"
"78000,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16721,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16722,0
va (VaSet
font "arial,8,0"
)
xt "73800,27500,75000,28500"
st "L0"
ju 2
blo "75000,28300"
tm "WireNameMgr"
)
)
)
*343 (Net
uid 16731,0
decl (Decl
n "L1A"
t "std_logic"
o 14
suid 79,0
)
declText (MLText
uid 16732,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*344 (PortIoIn
uid 16739,0
shape (CompositeShape
uid 16740,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16741,0
sl 0
ro 270
xt "76000,28625,77500,29375"
)
(Line
uid 16742,0
sl 0
ro 270
xt "77500,29000,78000,29000"
pts [
"77500,29000"
"78000,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16743,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16744,0
va (VaSet
font "arial,8,0"
)
xt "73300,28500,75000,29500"
st "L1A"
ju 2
blo "75000,29300"
tm "WireNameMgr"
)
)
)
*345 (Net
uid 16745,0
decl (Decl
n "L1R"
t "std_logic"
o 15
suid 80,0
)
declText (MLText
uid 16746,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*346 (PortIoIn
uid 16753,0
shape (CompositeShape
uid 16754,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16755,0
sl 0
ro 270
xt "76000,29625,77500,30375"
)
(Line
uid 16756,0
sl 0
ro 270
xt "77500,30000,78000,30000"
pts [
"77500,30000"
"78000,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16757,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16758,0
va (VaSet
font "arial,8,0"
)
xt "73200,29500,75000,30500"
st "L1R"
ju 2
blo "75000,30300"
tm "WireNameMgr"
)
)
)
*347 (Net
uid 16759,0
decl (Decl
n "L2A"
t "std_logic"
o 16
suid 81,0
)
declText (MLText
uid 16760,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*348 (PortIoIn
uid 16767,0
shape (CompositeShape
uid 16768,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16769,0
sl 0
ro 270
xt "76000,30625,77500,31375"
)
(Line
uid 16770,0
sl 0
ro 270
xt "77500,31000,78000,31000"
pts [
"77500,31000"
"78000,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16771,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16772,0
va (VaSet
font "arial,8,0"
)
xt "73300,30500,75000,31500"
st "L2A"
ju 2
blo "75000,31300"
tm "WireNameMgr"
)
)
)
*349 (Net
uid 16773,0
decl (Decl
n "L2R"
t "std_logic"
o 17
suid 82,0
)
declText (MLText
uid 16774,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*350 (PortIoIn
uid 16781,0
shape (CompositeShape
uid 16782,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16783,0
sl 0
ro 270
xt "76000,31625,77500,32375"
)
(Line
uid 16784,0
sl 0
ro 270
xt "77500,32000,78000,32000"
pts [
"77500,32000"
"78000,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16785,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16786,0
va (VaSet
font "arial,8,0"
)
xt "73200,31500,75000,32500"
st "L2R"
ju 2
blo "75000,32300"
tm "WireNameMgr"
)
)
)
*351 (Net
uid 16787,0
decl (Decl
n "BNC_RES"
t "std_logic"
o 95
suid 83,0
)
declText (MLText
uid 16788,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*352 (Net
uid 16795,0
decl (Decl
n "NRDMEB"
t "std_logic"
o 127
suid 84,0
)
declText (MLText
uid 16796,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*353 (Net
uid 16823,0
decl (Decl
n "LTM_DRDY"
t "std_logic"
o 47
suid 86,0
)
declText (MLText
uid 16824,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*354 (PortIoOut
uid 16831,0
shape (CompositeShape
uid 16832,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16833,0
sl 0
ro 270
xt "116500,22625,118000,23375"
)
(Line
uid 16834,0
sl 0
ro 270
xt "116000,23000,116500,23000"
pts [
"116000,23000"
"116500,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16835,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16836,0
va (VaSet
font "arial,8,0"
)
xt "119000,22500,123700,23500"
st "LTM_DRDY"
blo "119000,23300"
tm "WireNameMgr"
)
)
)
*355 (Net
uid 16837,0
decl (Decl
n "LTM_BUSY"
t "std_logic"
o 46
suid 87,0
)
declText (MLText
uid 16838,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*356 (PortIoOut
uid 16845,0
shape (CompositeShape
uid 16846,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16847,0
sl 0
ro 270
xt "116500,23625,118000,24375"
)
(Line
uid 16848,0
sl 0
ro 270
xt "116000,24000,116500,24000"
pts [
"116000,24000"
"116500,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16849,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16850,0
va (VaSet
font "arial,8,0"
)
xt "119000,23500,123500,24500"
st "LTM_BUSY"
blo "119000,24300"
tm "WireNameMgr"
)
)
)
*357 (Net
uid 16875,0
decl (Decl
n "EF"
t "std_logic"
o 114
suid 88,0
)
declText (MLText
uid 16876,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*358 (Net
uid 16883,0
decl (Decl
n "FF"
t "std_logic"
o 119
suid 89,0
)
declText (MLText
uid 16884,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*359 (Net
uid 16891,0
decl (Decl
n "EVRDY"
t "std_logic"
o 115
suid 90,0
)
declText (MLText
uid 16892,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*360 (Net
uid 16905,0
decl (Decl
n "DTEST_FIFO"
t "std_logic"
o 113
suid 91,0
)
declText (MLText
uid 16906,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*361 (Net
uid 17413,0
decl (Decl
n "ALICLK"
t "std_logic"
o 1
suid 93,0
)
declText (MLText
uid 17414,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*362 (PortIoIn
uid 17927,0
shape (CompositeShape
uid 17928,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 17929,0
sl 0
ro 270
xt "36000,9625,37500,10375"
)
(Line
uid 17930,0
sl 0
ro 270
xt "37500,10000,38000,10000"
pts [
"37500,10000"
"38000,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 17931,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17932,0
va (VaSet
font "arial,8,0"
)
xt "31300,9500,35000,10500"
st "BNCRES"
ju 2
blo "35000,10300"
tm "WireNameMgr"
)
)
)
*363 (Net
uid 17935,0
decl (Decl
n "BNCRES"
t "std_logic"
o 5
suid 94,0
)
declText (MLText
uid 17936,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*364 (Net
uid 17943,0
decl (Decl
n "EV_RES"
t "std_logic"
o 117
suid 95,0
)
declText (MLText
uid 17944,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*365 (PortIoIn
uid 17959,0
shape (CompositeShape
uid 17960,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 17961,0
sl 0
ro 270
xt "36000,10625,37500,11375"
)
(Line
uid 17962,0
sl 0
ro 270
xt "37500,11000,38000,11000"
pts [
"37500,11000"
"38000,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 17963,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17964,0
va (VaSet
font "arial,8,0"
)
xt "32000,10500,35000,11500"
st "EVRES"
ju 2
blo "35000,11300"
tm "WireNameMgr"
)
)
)
*366 (Net
uid 17965,0
decl (Decl
n "EVRES"
t "std_logic"
o 8
suid 96,0
)
declText (MLText
uid 17966,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*367 (Net
uid 17977,0
decl (Decl
n "ACLK"
t "std_logic"
o 94
suid 97,0
)
declText (MLText
uid 17978,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*368 (PortIoIn
uid 18051,0
shape (CompositeShape
uid 18052,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 18053,0
sl 0
ro 270
xt "36000,2625,37500,3375"
)
(Line
uid 18054,0
sl 0
ro 270
xt "37500,3000,38000,3000"
pts [
"37500,3000"
"38000,3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 18055,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18056,0
va (VaSet
font "arial,8,0"
)
xt "31600,2500,35000,3500"
st "NPWON"
ju 2
blo "35000,3300"
tm "WireNameMgr"
)
)
)
*369 (Net
uid 18063,0
decl (Decl
n "NPWON"
t "std_logic"
o 22
suid 98,0
)
declText (MLText
uid 18064,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*370 (PortIoIn
uid 18065,0
shape (CompositeShape
uid 18066,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 18067,0
sl 0
ro 270
xt "36000,3625,37500,4375"
)
(Line
uid 18068,0
sl 0
ro 270
xt "37500,4000,38000,4000"
pts [
"37500,4000"
"38000,4000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 18069,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18070,0
va (VaSet
font "arial,8,0"
)
xt "31000,3500,35000,4500"
st "SYSRESB"
ju 2
blo "35000,4300"
tm "WireNameMgr"
)
)
)
*371 (Net
uid 18077,0
decl (Decl
n "SYSRESB"
t "std_logic"
o 32
suid 99,0
)
declText (MLText
uid 18078,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*372 (PortIoIn
uid 18079,0
shape (CompositeShape
uid 18080,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 18081,0
sl 0
ro 270
xt "40000,45625,41500,46375"
)
(Line
uid 18082,0
sl 0
ro 270
xt "41500,46000,42000,46000"
pts [
"41500,46000"
"42000,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 18083,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18084,0
va (VaSet
font "arial,8,0"
)
xt "37100,45500,39000,46500"
st "LOS"
ju 2
blo "39000,46300"
tm "WireNameMgr"
)
)
)
*373 (Net
uid 18091,0
decl (Decl
n "LOS"
t "std_logic"
o 19
suid 100,0
)
declText (MLText
uid 18092,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*374 (PortIoIn
uid 18093,0
shape (CompositeShape
uid 18094,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 18095,0
sl 0
ro 270
xt "41000,62625,42500,63375"
)
(Line
uid 18096,0
sl 0
ro 270
xt "42500,63000,43000,63000"
pts [
"42500,63000"
"43000,63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 18097,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18098,0
va (VaSet
font "arial,8,0"
)
xt "37600,62500,40000,63500"
st "F_SO"
ju 2
blo "40000,63300"
tm "WireNameMgr"
)
)
)
*375 (Net
uid 18321,0
decl (Decl
n "NCYC_RELOAD"
t "std_logic"
o 50
suid 101,0
)
declText (MLText
uid 18322,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*376 (PortIoOut
uid 19079,0
shape (CompositeShape
uid 19080,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19081,0
sl 0
ro 270
xt "28500,62625,30000,63375"
)
(Line
uid 19082,0
sl 0
ro 270
xt "28000,63000,28500,63000"
pts [
"28000,63000"
"28500,63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 19083,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19084,0
va (VaSet
font "arial,8,0"
)
xt "31000,62500,34000,63500"
st "NLBCS"
blo "31000,63300"
tm "WireNameMgr"
)
)
)
*377 (PortIoOut
uid 19085,0
shape (CompositeShape
uid 19086,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19087,0
sl 0
ro 270
xt "28500,60625,30000,61375"
)
(Line
uid 19088,0
sl 0
ro 270
xt "28000,61000,28500,61000"
pts [
"28000,61000"
"28500,61000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 19089,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19090,0
va (VaSet
font "arial,8,0"
)
xt "31000,60500,33700,61500"
st "nLBAS"
blo "31000,61300"
tm "WireNameMgr"
)
)
)
*378 (PortIoOut
uid 19091,0
shape (CompositeShape
uid 19092,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19093,0
sl 0
ro 270
xt "28500,64625,30000,65375"
)
(Line
uid 19094,0
sl 0
ro 270
xt "28000,65000,28500,65000"
pts [
"28000,65000"
"28500,65000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 19095,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19096,0
va (VaSet
font "arial,8,0"
)
xt "31000,64500,34100,65500"
st "NLBRD"
blo "31000,65300"
tm "WireNameMgr"
)
)
)
*379 (PortIoOut
uid 19097,0
shape (CompositeShape
uid 19098,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19099,0
sl 0
ro 270
xt "28500,66625,30000,67375"
)
(Line
uid 19100,0
sl 0
ro 270
xt "28000,67000,28500,67000"
pts [
"28000,67000"
"28500,67000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 19101,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19102,0
va (VaSet
font "arial,8,0"
)
xt "31000,66500,34800,67500"
st "NLBWAIT"
blo "31000,67300"
tm "WireNameMgr"
)
)
)
*380 (PortIoInOut
uid 19103,0
shape (CompositeShape
uid 19104,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 19105,0
sl 0
xt "28500,63625,30000,64375"
)
(Line
uid 19106,0
sl 0
xt "28000,64000,28500,64000"
pts [
"28000,64000"
"28500,64000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 19107,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19108,0
va (VaSet
font "arial,8,0"
)
xt "31000,63500,34800,64500"
st "NLBLAST"
blo "31000,64300"
tm "WireNameMgr"
)
)
)
*381 (PortIoOut
uid 19109,0
shape (CompositeShape
uid 19110,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19111,0
sl 0
ro 270
xt "28500,65625,30000,66375"
)
(Line
uid 19112,0
sl 0
ro 270
xt "28000,66000,28500,66000"
pts [
"28000,66000"
"28500,66000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 19113,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19114,0
va (VaSet
font "arial,8,0"
)
xt "31000,65500,34500,66500"
st "NLBRES"
blo "31000,66300"
tm "WireNameMgr"
)
)
)
*382 (PortIoOut
uid 19115,0
shape (CompositeShape
uid 19116,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19117,0
sl 0
ro 270
xt "28500,61625,30000,62375"
)
(Line
uid 19118,0
sl 0
ro 270
xt "28000,62000,28500,62000"
pts [
"28000,62000"
"28500,62000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 19119,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19120,0
va (VaSet
font "arial,8,0"
)
xt "31000,61500,34500,62500"
st "NLBCLR"
blo "31000,62300"
tm "WireNameMgr"
)
)
)
*383 (Net
uid 19163,0
decl (Decl
n "NLBCLR"
t "std_logic"
o 52
suid 102,0
)
declText (MLText
uid 19164,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*384 (Net
uid 19165,0
decl (Decl
n "NLBLAST"
t "std_logic"
o 88
suid 103,0
)
declText (MLText
uid 19166,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*385 (Net
uid 19167,0
decl (Decl
n "NLBWAIT"
t "std_logic"
o 56
suid 104,0
)
declText (MLText
uid 19168,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*386 (Net
uid 19169,0
decl (Decl
n "NLBRD"
t "std_logic"
o 54
suid 105,0
)
declText (MLText
uid 19170,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*387 (Net
uid 19171,0
lang 2
decl (Decl
n "nLBAS"
t "std_logic"
eolc "-- Pilotaggio led rosso vicino a conn. TDC (su pannello)"
posAdd 0
o 84
suid 106,0
)
declText (MLText
uid 19172,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*388 (Net
uid 19173,0
decl (Decl
n "NLBRES"
t "std_logic"
o 55
suid 107,0
)
declText (MLText
uid 19174,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*389 (Net
uid 19175,0
decl (Decl
n "NLBCS"
t "std_logic"
o 53
suid 108,0
)
declText (MLText
uid 19176,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*390 (PortIoInOut
uid 19177,0
shape (CompositeShape
uid 19178,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 19179,0
sl 0
xt "28500,58625,30000,59375"
)
(Line
uid 19180,0
sl 0
xt "28000,59000,28500,59000"
pts [
"28000,59000"
"28500,59000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 19181,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19182,0
va (VaSet
font "arial,8,0"
)
xt "27000,57500,28300,58500"
st "LB"
blo "27000,58300"
tm "WireNameMgr"
)
)
)
*391 (Net
uid 19189,0
decl (Decl
n "LB"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 85
suid 109,0
)
declText (MLText
uid 19190,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*392 (Net
uid 19203,0
decl (Decl
n "LBSP"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 86
suid 110,0
)
declText (MLText
uid 19204,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*393 (PortIoIn
uid 19205,0
shape (CompositeShape
uid 19206,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19207,0
sl 0
ro 270
xt "-6000,60625,-4500,61375"
)
(Line
uid 19208,0
sl 0
ro 270
xt "-4500,61000,-4000,61000"
pts [
"-4500,61000"
"-4000,61000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 19209,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19210,0
va (VaSet
font "arial,8,0"
)
xt "-10400,60500,-7000,61500"
st "nLBRDY"
ju 2
blo "-7000,61300"
tm "WireNameMgr"
)
)
)
*394 (PortIoIn
uid 19211,0
shape (CompositeShape
uid 19212,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19213,0
sl 0
ro 270
xt "-6000,58625,-4500,59375"
)
(Line
uid 19214,0
sl 0
ro 270
xt "-4500,59000,-4000,59000"
pts [
"-4500,59000"
"-4000,59000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 19215,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19216,0
va (VaSet
font "arial,8,0"
)
xt "-11000,58500,-7000,59500"
st "NLBPCKE"
ju 2
blo "-7000,59300"
tm "WireNameMgr"
)
)
)
*395 (PortIoIn
uid 19217,0
shape (CompositeShape
uid 19218,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19219,0
sl 0
ro 270
xt "-6000,59625,-4500,60375"
)
(Line
uid 19220,0
sl 0
ro 270
xt "-4500,60000,-4000,60000"
pts [
"-4500,60000"
"-4000,60000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 19221,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19222,0
va (VaSet
font "arial,8,0"
)
xt "-11100,59500,-7000,60500"
st "NLBPCKR"
ju 2
blo "-7000,60300"
tm "WireNameMgr"
)
)
)
*396 (Net
uid 19241,0
decl (Decl
n "NLBPCKR"
t "std_logic"
o 21
suid 111,0
)
declText (MLText
uid 19242,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*397 (Net
uid 19243,0
decl (Decl
n "NLBPCKE"
t "std_logic"
o 20
suid 112,0
)
declText (MLText
uid 19244,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*398 (Net
uid 19245,0
lang 2
decl (Decl
n "nLBRDY"
t "std_logic"
eolc "-- Pilotaggio led rosso vicino a conn. TDC (su pannello)"
posAdd 0
o 34
suid 113,0
)
declText (MLText
uid 19246,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*399 (Net
uid 19858,0
decl (Decl
n "SPULSE0"
t "std_logic"
o 29
suid 114,0
)
declText (MLText
uid 19859,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*400 (Net
uid 19866,0
decl (Decl
n "SPULSE1"
t "std_logic"
o 30
suid 115,0
)
declText (MLText
uid 19867,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*401 (Net
uid 19874,0
decl (Decl
n "SPULSE2"
t "std_logic"
o 31
suid 116,0
)
declText (MLText
uid 19875,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*402 (PortIoIn
uid 19882,0
shape (CompositeShape
uid 19883,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19884,0
sl 0
ro 270
xt "76000,36625,77500,37375"
)
(Line
uid 19885,0
sl 0
ro 270
xt "77500,37000,78000,37000"
pts [
"77500,37000"
"78000,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 19886,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19887,0
va (VaSet
font "arial,8,0"
)
xt "71200,36500,75000,37500"
st "SPULSE0"
ju 2
blo "75000,37300"
tm "WireNameMgr"
)
)
)
*403 (PortIoIn
uid 19888,0
shape (CompositeShape
uid 19889,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19890,0
sl 0
ro 270
xt "76000,37625,77500,38375"
)
(Line
uid 19891,0
sl 0
ro 270
xt "77500,38000,78000,38000"
pts [
"77500,38000"
"78000,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 19892,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19893,0
va (VaSet
font "arial,8,0"
)
xt "71200,37500,75000,38500"
st "SPULSE1"
ju 2
blo "75000,38300"
tm "WireNameMgr"
)
)
)
*404 (PortIoIn
uid 19894,0
shape (CompositeShape
uid 19895,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19896,0
sl 0
ro 270
xt "76000,38625,77500,39375"
)
(Line
uid 19897,0
sl 0
ro 270
xt "77500,39000,78000,39000"
pts [
"77500,39000"
"78000,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 19898,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19899,0
va (VaSet
font "arial,8,0"
)
xt "71200,38500,75000,39500"
st "SPULSE2"
ju 2
blo "75000,39300"
tm "WireNameMgr"
)
)
)
*405 (Net
uid 20962,0
decl (Decl
n "I2C_CHAIN"
t "std_logic"
o 122
suid 119,0
)
declText (MLText
uid 20963,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*406 (Net
uid 20970,0
decl (Decl
n "CHIP_ADDR"
t "std_logic_vector"
b "(2 downto 0)"
o 97
suid 120,0
)
declText (MLText
uid 20971,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*407 (Net
uid 20978,0
decl (Decl
n "CHANNEL"
t "std_logic_vector"
b "(2 downto 0)"
o 96
suid 121,0
)
declText (MLText
uid 20979,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*408 (Net
uid 21466,0
decl (Decl
n "I2C_RDATA"
t "std_logic_vector"
b "(9 downto 0)"
o 124
suid 131,0
)
declText (MLText
uid 21467,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*409 (Net
uid 21482,0
decl (Decl
n "I2C_RREQ"
t "std_logic"
o 125
suid 133,0
)
declText (MLText
uid 21483,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*410 (Net
uid 21518,0
decl (Decl
n "OR_RDATA"
t "std_logic_vector"
b "(9 downto 0)"
o 130
suid 134,0
)
declText (MLText
uid 21519,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*411 (Net
uid 21534,0
decl (Decl
n "PDL_RDATA"
t "std_logic_vector"
b "(7 downto 0)"
o 142
suid 136,0
)
declText (MLText
uid 21535,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*412 (Net
uid 21556,0
decl (Decl
n "OR_RREQ"
t "std_logic"
o 131
suid 138,0
)
declText (MLText
uid 21557,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*413 (Net
uid 21564,0
decl (Decl
n "PDL_RREQ"
t "std_logic"
o 143
suid 139,0
)
declText (MLText
uid 21565,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*414 (Net
uid 21638,0
decl (Decl
n "OR_RADDR"
t "std_logic_vector"
b "(5 downto 0)"
o 129
suid 140,0
)
declText (MLText
uid 21639,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*415 (Net
uid 21660,0
decl (Decl
n "PDL_RADDR"
t "std_logic_vector"
b "(5 downto 0)"
o 141
suid 141,0
)
declText (MLText
uid 21661,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*416 (Net
uid 22016,0
decl (Decl
n "PSM_SP0"
t "std_logic"
o 23
suid 142,0
)
declText (MLText
uid 22017,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*417 (Net
uid 22024,0
decl (Decl
n "PSM_SP1"
t "std_logic"
o 24
suid 143,0
)
declText (MLText
uid 22025,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*418 (Net
uid 22032,0
decl (Decl
n "PSM_SP2"
t "std_logic"
o 25
suid 144,0
)
declText (MLText
uid 22033,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*419 (Net
uid 22040,0
decl (Decl
n "PSM_SP3"
t "std_logic"
o 26
suid 145,0
)
declText (MLText
uid 22041,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*420 (Net
uid 22048,0
decl (Decl
n "PSM_SP4"
t "std_logic"
o 27
suid 146,0
)
declText (MLText
uid 22049,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*421 (Net
uid 22056,0
decl (Decl
n "PSM_SP5"
t "std_logic"
o 28
suid 147,0
)
declText (MLText
uid 22057,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*422 (PortIoIn
uid 22064,0
shape (CompositeShape
uid 22065,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 22066,0
sl 0
ro 270
xt "76000,48625,77500,49375"
)
(Line
uid 22067,0
sl 0
ro 270
xt "77500,49000,78000,49000"
pts [
"77500,49000"
"78000,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 22068,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22069,0
va (VaSet
font "arial,8,0"
)
xt "71100,48500,75000,49500"
st "PSM_SP0"
ju 2
blo "75000,49300"
tm "WireNameMgr"
)
)
)
*423 (PortIoIn
uid 22070,0
shape (CompositeShape
uid 22071,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 22072,0
sl 0
ro 270
xt "76000,49625,77500,50375"
)
(Line
uid 22073,0
sl 0
ro 270
xt "77500,50000,78000,50000"
pts [
"77500,50000"
"78000,50000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 22074,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22075,0
va (VaSet
font "arial,8,0"
)
xt "71100,49500,75000,50500"
st "PSM_SP1"
ju 2
blo "75000,50300"
tm "WireNameMgr"
)
)
)
*424 (PortIoIn
uid 22076,0
shape (CompositeShape
uid 22077,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 22078,0
sl 0
ro 270
xt "76000,50625,77500,51375"
)
(Line
uid 22079,0
sl 0
ro 270
xt "77500,51000,78000,51000"
pts [
"77500,51000"
"78000,51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 22080,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22081,0
va (VaSet
font "arial,8,0"
)
xt "71100,50500,75000,51500"
st "PSM_SP2"
ju 2
blo "75000,51300"
tm "WireNameMgr"
)
)
)
*425 (PortIoIn
uid 22082,0
shape (CompositeShape
uid 22083,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 22084,0
sl 0
ro 270
xt "76000,51625,77500,52375"
)
(Line
uid 22085,0
sl 0
ro 270
xt "77500,52000,78000,52000"
pts [
"77500,52000"
"78000,52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 22086,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22087,0
va (VaSet
font "arial,8,0"
)
xt "71100,51500,75000,52500"
st "PSM_SP3"
ju 2
blo "75000,52300"
tm "WireNameMgr"
)
)
)
*426 (PortIoIn
uid 22088,0
shape (CompositeShape
uid 22089,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 22090,0
sl 0
ro 270
xt "76000,52625,77500,53375"
)
(Line
uid 22091,0
sl 0
ro 270
xt "77500,53000,78000,53000"
pts [
"77500,53000"
"78000,53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 22092,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22093,0
va (VaSet
font "arial,8,0"
)
xt "71100,52500,75000,53500"
st "PSM_SP4"
ju 2
blo "75000,53300"
tm "WireNameMgr"
)
)
)
*427 (PortIoIn
uid 22094,0
shape (CompositeShape
uid 22095,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 22096,0
sl 0
ro 270
xt "76000,53625,77500,54375"
)
(Line
uid 22097,0
sl 0
ro 270
xt "77500,54000,78000,54000"
pts [
"77500,54000"
"78000,54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 22098,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22099,0
va (VaSet
font "arial,8,0"
)
xt "71100,53500,75000,54500"
st "PSM_SP5"
ju 2
blo "75000,54300"
tm "WireNameMgr"
)
)
)
*428 (SaComponent
uid 24025,0
optionalChildren [
*429 (CptPort
uid 23960,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23961,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,60625,48000,61375"
)
tg (CPTG
uid 23962,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23963,0
va (VaSet
font "arial,8,0"
)
xt "49000,60500,50900,61500"
st "CLK"
blo "49000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_logic"
o 1
)
)
)
*430 (CptPort
uid 23964,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23965,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,61625,48000,62375"
)
tg (CPTG
uid 23966,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23967,0
va (VaSet
font "arial,8,0"
)
xt "49000,61500,52300,62500"
st "HWRES"
blo "49000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "HWRES"
t "std_logic"
o 2
)
)
)
*431 (CptPort
uid 23968,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23969,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65000,60625,65750,61375"
)
tg (CPTG
uid 23970,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23971,0
va (VaSet
font "arial,8,0"
)
xt "62000,60500,64000,61500"
st "FCS"
ju 2
blo "64000,61300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "FCS"
t "std_logic"
o 4
)
)
)
*432 (CptPort
uid 23972,0
ps "OnEdgeStrategy"
shape (Diamond
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65000,67625,65750,68375"
)
tg (CPTG
uid 23974,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23975,0
va (VaSet
font "arial,8,0"
)
xt "57500,67500,64000,68500"
st "nCYC_RELOAD"
ju 2
blo "64000,68300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "nCYC_RELOAD"
t "std_logic"
o 5
)
)
)
*433 (CptPort
uid 23976,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23977,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65000,61625,65750,62375"
)
tg (CPTG
uid 23978,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23979,0
va (VaSet
font "arial,8,0"
)
xt "62000,61500,64000,62500"
st "F_SI"
ju 2
blo "64000,62300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "F_SI"
t "std_logic"
o 6
)
)
)
*434 (CptPort
uid 23980,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23981,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,62625,48000,63375"
)
tg (CPTG
uid 23982,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23983,0
va (VaSet
font "arial,8,0"
)
xt "49000,62500,51400,63500"
st "F_SO"
blo "49000,63300"
)
)
thePort (LogicalPort
decl (Decl
n "F_SO"
t "std_logic"
o 7
)
)
)
*435 (CptPort
uid 23984,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23985,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65000,62625,65750,63375"
)
tg (CPTG
uid 23986,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23987,0
va (VaSet
font "arial,8,0"
)
xt "61100,62500,64000,63500"
st "F_SCK"
ju 2
blo "64000,63300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "F_SCK"
t "std_logic"
o 8
)
)
)
*436 (CptPort
uid 23988,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23989,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65000,63625,65750,64375"
)
tg (CPTG
uid 23990,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23991,0
va (VaSet
font "arial,8,0"
)
xt "58300,63500,64000,64500"
st "FBOUT : (7:0)"
ju 2
blo "64000,64300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "FBOUT"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 9
)
)
)
*437 (CptPort
uid 23992,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23993,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65000,64625,65750,65375"
)
tg (CPTG
uid 23994,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23995,0
va (VaSet
font "arial,8,0"
)
xt "59500,64500,64000,65500"
st "LOAD_RES"
ju 2
blo "64000,65300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "LOAD_RES"
t "std_logic"
o 10
)
)
)
*438 (CptPort
uid 23996,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23997,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65000,68625,65750,69375"
)
tg (CPTG
uid 23998,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23999,0
va (VaSet
font "arial,8,0"
)
xt "56700,68500,64000,69500"
st "CROMWAD : (8:0)"
ju 2
blo "64000,69300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CROMWAD"
t "std_logic_vector"
b "(8 downto 0)"
o 13
)
)
)
*439 (CptPort
uid 24000,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24001,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65000,69625,65750,70375"
)
tg (CPTG
uid 24002,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24003,0
va (VaSet
font "arial,8,0"
)
xt "56700,69500,64000,70500"
st "CROMWDT : (7:0)"
ju 2
blo "64000,70300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CROMWDT"
t "std_logic_vector"
b "(7 downto 0)"
o 14
)
)
)
*440 (CptPort
uid 24004,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24005,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65000,70625,65750,71375"
)
tg (CPTG
uid 24006,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24007,0
va (VaSet
font "arial,8,0"
)
xt "59800,70500,64000,71500"
st "WRCROM"
ju 2
blo "64000,71300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WRCROM"
t "std_logic"
o 15
)
)
)
*441 (CptPort
uid 24008,0
ps "OnEdgeStrategy"
shape (Diamond
uid 24009,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65000,65625,65750,66375"
)
tg (CPTG
uid 24010,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24011,0
va (VaSet
font "arial,8,0"
)
xt "61900,65500,64000,66500"
st "REG"
ju 2
blo "64000,66300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "REG"
t "reg_stream"
o 22
)
)
)
*442 (CptPort
uid 24012,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24013,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,63625,48000,64375"
)
tg (CPTG
uid 24014,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24015,0
va (VaSet
font "arial,8,0"
)
xt "49000,63500,51900,64500"
st "PULSE"
blo "49000,64300"
)
)
thePort (LogicalPort
decl (Decl
n "PULSE"
t "reg_pulse"
o 23
)
)
)
*443 (CptPort
uid 24016,0
ps "OnEdgeStrategy"
shape (Diamond
uid 24017,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65000,66625,65750,67375"
)
tg (CPTG
uid 24018,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24019,0
va (VaSet
font "arial,8,0"
)
xt "60800,66500,64000,67500"
st "DEBUG"
ju 2
blo "64000,67300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "DEBUG"
t "debug_stream"
o 24
)
)
)
*444 (CptPort
uid 24020,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24021,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,64625,48000,65375"
)
tg (CPTG
uid 24022,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24023,0
va (VaSet
font "arial,8,0"
)
xt "49000,64500,51200,65500"
st "TICK"
blo "49000,65300"
)
)
thePort (LogicalPort
decl (Decl
n "TICK"
t "tick_pulses"
o 25
)
)
)
*445 (CptPort
uid 25224,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25225,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65000,73625,65750,74375"
)
tg (CPTG
uid 25226,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25227,0
va (VaSet
font "arial,8,0"
)
xt "57900,73500,64000,74500"
st "PDLCFG_nWR"
ju 2
blo "64000,74300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PDLCFG_nWR"
t "std_logic"
o 16
)
)
)
*446 (CptPort
uid 25228,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25229,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65000,74625,65750,75375"
)
tg (CPTG
uid 25230,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25231,0
va (VaSet
font "arial,8,0"
)
xt "55600,74500,64000,75500"
st "PDLCFG_WAD : (5:0)"
ju 2
blo "64000,75300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PDLCFG_WAD"
t "std_logic_vector"
b "(5 downto 0)"
o 17
)
)
)
*447 (CptPort
uid 26399,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26400,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65000,76625,65750,77375"
)
tg (CPTG
uid 26401,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26402,0
va (VaSet
font "arial,8,0"
)
xt "57700,76500,64000,77500"
st "DACCFG_nWR"
ju 2
blo "64000,77300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DACCFG_nWR"
t "std_logic"
o 19
)
)
)
*448 (CptPort
uid 26403,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26404,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65000,77625,65750,78375"
)
tg (CPTG
uid 26405,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26406,0
va (VaSet
font "arial,8,0"
)
xt "55400,77500,64000,78500"
st "DACCFG_WAD : (3:0)"
ju 2
blo "64000,78300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DACCFG_WAD"
t "std_logic_vector"
b "( 3 downto 0)"
o 20
)
)
)
*449 (CptPort
uid 26407,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26408,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65000,78625,65750,79375"
)
tg (CPTG
uid 26409,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26410,0
va (VaSet
font "arial,8,0"
)
xt "55000,78500,64000,79500"
st "DACCFG_WDT : (15:0)"
ju 2
blo "64000,79300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DACCFG_WDT"
t "std_logic_vector"
b "(15 downto 0)"
o 21
)
)
)
*450 (CptPort
uid 26411,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26412,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65000,75625,65750,76375"
)
tg (CPTG
uid 26413,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26414,0
va (VaSet
font "arial,8,0"
)
xt "55600,75500,64000,76500"
st "PDLCFG_WDT : (7:0)"
ju 2
blo "64000,76300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PDLCFG_WDT"
t "std_logic_vector"
b "(7 downto 0)"
o 18
)
)
)
*451 (CptPort
uid 29781,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29782,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,65625,48000,66375"
)
tg (CPTG
uid 29783,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29784,0
va (VaSet
font "arial,8,0"
)
xt "49000,65500,53600,66500"
st "PON_LOAD"
blo "49000,66300"
)
)
thePort (LogicalPort
decl (Decl
n "PON_LOAD"
t "std_logic"
o 11
)
)
)
*452 (CptPort
uid 34037,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34038,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,66625,48000,67375"
)
tg (CPTG
uid 34039,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34040,0
va (VaSet
font "arial,8,0"
)
xt "49000,66500,53300,67500"
st "HWCLEAR"
blo "49000,67300"
)
)
thePort (LogicalPort
decl (Decl
n "HWCLEAR"
t "std_logic"
o 3
)
)
)
*453 (CptPort
uid 34544,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34545,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,67625,48000,68375"
)
tg (CPTG
uid 34546,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34547,0
va (VaSet
font "arial,8,0"
)
xt "49000,67500,55000,68500"
st "FWIMG2LOAD"
blo "49000,68300"
)
)
thePort (LogicalPort
decl (Decl
n "FWIMG2LOAD"
t "std_logic"
o 12
)
)
)
]
shape (Rectangle
uid 24026,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "48000,60000,65000,80000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 24027,0
optionalChildren [
*454 (Text
uid 24024,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "48350,70000,50350,71000"
st "RTL"
blo "48350,70800"
tm "SaCptArchNameMgr"
)
]
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*455 (Text
uid 24028,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "48350,67000,52950,68000"
st "vx1392_lib"
blo "48350,67800"
tm "BdLibraryNameMgr"
)
*456 (Text
uid 24029,0
va (VaSet
font "arial,8,1"
)
xt "48350,68000,53650,69000"
st "SPI_INTERF"
blo "48350,68800"
tm "CptNameMgr"
)
*457 (Text
uid 24030,0
va (VaSet
font "arial,8,1"
)
xt "48350,69000,49350,70000"
st "I5"
blo "48350,69800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 24031,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 24032,0
text (MLText
uid 24033,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,58400,79500,60000"
st "G_SIM_ON       = FALSE    ( boolean ) -- Fast SPI          
G_LOAD_DISABLE = FALSE    ( boolean ) -- Disable CRAM load "
)
header ""
)
elements [
(GiElement
name "G_SIM_ON"
type "boolean"
value "FALSE"
e "-- Fast SPI"
)
(GiElement
name "G_LOAD_DISABLE"
type "boolean"
value "FALSE"
e "-- Disable CRAM load"
)
]
)
viewicon (ZoomableIcon
uid 33274,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "48250,78250,49750,79750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archName "RTL"
archType 2
archFileType "VHDL_TEXT"
)
*458 (SaComponent
uid 24082,0
optionalChildren [
*459 (CptPort
uid 24034,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24035,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,63625,114750,64375"
)
tg (CPTG
uid 24036,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24037,0
va (VaSet
font "arial,8,0"
)
xt "108800,63500,113000,64500"
st "DO : (7:0)"
ju 2
blo "113000,64300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DO"
t "std_logic_vector"
b "(7 downto 0)"
o 1
)
)
)
*460 (CptPort
uid 24038,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24039,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100250,59625,101000,60375"
)
tg (CPTG
uid 24040,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24041,0
va (VaSet
font "arial,8,0"
)
xt "102000,59500,105700,60500"
st "RCLOCK"
blo "102000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "RCLOCK"
t "std_logic"
o 2
)
)
)
*461 (CptPort
uid 24042,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24043,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100250,60625,101000,61375"
)
tg (CPTG
uid 24044,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24045,0
va (VaSet
font "arial,8,0"
)
xt "102000,60500,105800,61500"
st "WCLOCK"
blo "102000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "WCLOCK"
t "std_logic"
o 3
)
)
)
*462 (CptPort
uid 24046,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24047,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100250,69625,101000,70375"
)
tg (CPTG
uid 24048,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24049,0
va (VaSet
font "arial,8,0"
)
xt "102000,69500,105800,70500"
st "DI : (7:0)"
blo "102000,70300"
)
)
thePort (LogicalPort
decl (Decl
n "DI"
t "std_logic_vector"
b "(7 downto 0)"
o 4
)
)
)
*463 (CptPort
uid 24050,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24051,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,64625,114750,65375"
)
tg (CPTG
uid 24052,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24053,0
va (VaSet
font "arial,8,0"
)
xt "111500,64500,113000,65500"
st "PO"
ju 2
blo "113000,65300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PO"
t "std_logic"
o 5
)
)
)
*464 (CptPort
uid 24058,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24059,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100250,70625,101000,71375"
)
tg (CPTG
uid 24060,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24061,0
va (VaSet
font "arial,8,0"
)
xt "102000,70500,104200,71500"
st "WRB"
blo "102000,71300"
)
)
thePort (LogicalPort
decl (Decl
n "WRB"
t "std_logic"
o 6
)
)
)
*465 (CptPort
uid 24062,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24063,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100250,64625,101000,65375"
)
tg (CPTG
uid 24064,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24065,0
va (VaSet
font "arial,8,0"
)
xt "102000,64500,104100,65500"
st "RDB"
blo "102000,65300"
)
)
thePort (LogicalPort
decl (Decl
n "RDB"
t "std_logic"
o 7
)
)
)
*466 (CptPort
uid 24066,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24067,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100250,68625,101000,69375"
)
tg (CPTG
uid 24068,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24069,0
va (VaSet
font "arial,8,0"
)
xt "102000,68500,108000,69500"
st "WADDR : (8:0)"
blo "102000,69300"
)
)
thePort (LogicalPort
decl (Decl
n "WADDR"
t "std_logic_vector"
b "(8 downto 0)"
o 8
)
)
)
*467 (CptPort
uid 24070,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24071,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100250,63625,101000,64375"
)
tg (CPTG
uid 24072,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24073,0
va (VaSet
font "arial,8,0"
)
xt "102000,63500,107900,64500"
st "RADDR : (8:0)"
blo "102000,64300"
)
)
thePort (LogicalPort
decl (Decl
n "RADDR"
t "std_logic_vector"
b "(8 downto 0)"
o 9
)
)
)
]
shape (Rectangle
uid 24083,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "101000,59000,114000,72000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 24084,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*468 (Text
uid 24085,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "108200,66000,112800,67000"
st "vx1392_lib"
blo "108200,66800"
tm "BdLibraryNameMgr"
)
*469 (Text
uid 24086,0
va (VaSet
font "arial,8,1"
)
xt "108200,67000,111100,68000"
st "CROM"
blo "108200,67800"
tm "CptNameMgr"
)
*470 (Text
uid 24087,0
va (VaSet
font "arial,8,1"
)
xt "108200,68000,109200,69000"
st "I6"
blo "108200,68800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 24088,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 24089,0
text (MLText
uid 24090,0
va (VaSet
font "Courier New,8,0"
)
xt "107500,63000,107500,63000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 33275,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "101250,70250,102750,71750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*471 (Net
uid 24099,0
decl (Decl
n "CROMWDT"
t "std_logic_vector"
b "(7 downto 0)"
o 101
suid 150,0
)
declText (MLText
uid 24100,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*472 (Net
uid 24107,0
decl (Decl
n "WRCROM"
t "std_logic"
o 156
suid 151,0
)
declText (MLText
uid 24108,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*473 (Net
uid 24173,0
decl (Decl
n "RAMRD"
t "std_logic"
o 148
suid 153,0
)
declText (MLText
uid 24174,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*474 (Net
uid 24183,0
decl (Decl
n "RAMDT"
t "std_logic_vector"
b "(7 downto 0)"
o 147
suid 154,0
)
declText (MLText
uid 24184,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*475 (Net
uid 24201,0
decl (Decl
n "RAMAD_VME"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 146
suid 156,0
)
declText (MLText
uid 24202,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*476 (Net
uid 24263,0
decl (Decl
n "CROMWAD"
t "std_logic_vector"
b "(8 downto 0)"
o 100
suid 161,0
)
declText (MLText
uid 24264,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*477 (SaComponent
uid 25151,0
optionalChildren [
*478 (CptPort
uid 25115,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25116,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "145000,63625,145750,64375"
)
tg (CPTG
uid 25117,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25118,0
va (VaSet
font "arial,8,0"
)
xt "139800,63500,144000,64500"
st "DO : (7:0)"
ju 2
blo "144000,64300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DO"
t "std_logic_vector"
b "(7 downto 0)"
o 1
)
)
)
*479 (CptPort
uid 25119,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25120,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131250,63625,132000,64375"
)
tg (CPTG
uid 25121,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25122,0
va (VaSet
font "arial,8,0"
)
xt "133000,63500,136700,64500"
st "RCLOCK"
blo "133000,64300"
)
)
thePort (LogicalPort
decl (Decl
n "RCLOCK"
t "std_logic"
o 2
)
)
)
*480 (CptPort
uid 25123,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25124,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131250,64625,132000,65375"
)
tg (CPTG
uid 25125,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25126,0
va (VaSet
font "arial,8,0"
)
xt "133000,64500,136800,65500"
st "WCLOCK"
blo "133000,65300"
)
)
thePort (LogicalPort
decl (Decl
n "WCLOCK"
t "std_logic"
o 3
)
)
)
*481 (CptPort
uid 25127,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25128,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131250,65625,132000,66375"
)
tg (CPTG
uid 25129,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25130,0
va (VaSet
font "arial,8,0"
)
xt "133000,65500,136800,66500"
st "DI : (7:0)"
blo "133000,66300"
)
)
thePort (LogicalPort
decl (Decl
n "DI"
t "std_logic_vector"
b "(7 downto 0)"
o 4
)
)
)
*482 (CptPort
uid 25131,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25132,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "145000,64625,145750,65375"
)
tg (CPTG
uid 25133,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25134,0
va (VaSet
font "arial,8,0"
)
xt "142500,64500,144000,65500"
st "PO"
ju 2
blo "144000,65300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PO"
t "std_logic"
o 5
)
)
)
*483 (CptPort
uid 25135,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25136,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131250,66625,132000,67375"
)
tg (CPTG
uid 25137,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25138,0
va (VaSet
font "arial,8,0"
)
xt "133000,66500,135200,67500"
st "WRB"
blo "133000,67300"
)
)
thePort (LogicalPort
decl (Decl
n "WRB"
t "std_logic"
o 6
)
)
)
*484 (CptPort
uid 25139,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25140,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131250,67625,132000,68375"
)
tg (CPTG
uid 25141,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25142,0
va (VaSet
font "arial,8,0"
)
xt "133000,67500,135100,68500"
st "RDB"
blo "133000,68300"
)
)
thePort (LogicalPort
decl (Decl
n "RDB"
t "std_logic"
o 7
)
)
)
*485 (CptPort
uid 25143,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25144,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131250,68625,132000,69375"
)
tg (CPTG
uid 25145,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25146,0
va (VaSet
font "arial,8,0"
)
xt "133000,68500,139000,69500"
st "WADDR : (5:0)"
blo "133000,69300"
)
)
thePort (LogicalPort
decl (Decl
n "WADDR"
t "std_logic_vector"
b "(5 downto 0)"
o 8
)
)
)
*486 (CptPort
uid 25147,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25148,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131250,69625,132000,70375"
)
tg (CPTG
uid 25149,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25150,0
va (VaSet
font "arial,8,0"
)
xt "133000,69500,138900,70500"
st "RADDR : (5:0)"
blo "133000,70300"
)
)
thePort (LogicalPort
decl (Decl
n "RADDR"
t "std_logic_vector"
b "(5 downto 0)"
o 9
)
)
)
]
shape (Rectangle
uid 25152,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "132000,63000,145000,71000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 25153,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*487 (Text
uid 25154,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "139200,67000,143800,68000"
st "vx1392_lib"
blo "139200,67800"
tm "BdLibraryNameMgr"
)
*488 (Text
uid 25155,0
va (VaSet
font "arial,8,1"
)
xt "139200,68000,142900,69000"
st "PDLCFG"
blo "139200,68800"
tm "CptNameMgr"
)
*489 (Text
uid 25156,0
va (VaSet
font "arial,8,1"
)
xt "139200,69000,140600,70000"
st "I11"
blo "139200,69800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 25157,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 25158,0
text (MLText
uid 25159,0
va (VaSet
font "Courier New,8,0"
)
xt "138500,63000,138500,63000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 33276,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "132250,69250,133750,70750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*490 (Net
uid 25208,0
decl (Decl
n "PDLCFG_nWR"
t "std_logic"
o 139
suid 163,0
)
declText (MLText
uid 25209,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*491 (Net
uid 25218,0
decl (Decl
n "PDLCFG_WAD"
t "std_logic_vector"
b "(5 downto 0)"
o 136
suid 165,0
)
declText (MLText
uid 25219,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*492 (Net
uid 25264,0
lang 2
decl (Decl
n "PDLCFG_nRD"
t "std_logic"
o 138
suid 167,0
)
declText (MLText
uid 25265,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*493 (Net
uid 25272,0
lang 2
decl (Decl
n "PDLCFG_RAD"
t "std_logic_vector"
b "(5 downto 0)"
o 135
suid 168,0
)
declText (MLText
uid 25273,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*494 (Net
uid 25310,0
decl (Decl
n "PDLCFG_DT"
t "std_logic_vector"
b "(7 downto 0)"
o 134
suid 170,0
)
declText (MLText
uid 25311,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*495 (MWC
uid 25648,0
optionalChildren [
*496 (CptPort
uid 25636,0
optionalChildren [
*497 (Line
uid 25640,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "15000,5000,16000,5000"
pts [
"15000,5000"
"16000,5000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 25637,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "14250,4625,15000,5375"
)
tg (CPTG
uid 25638,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25639,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "12000,4500,13400,5500"
st "din"
blo "12000,5300"
)
s (Text
uid 25657,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "12000,5500,12000,5500"
blo "12000,5500"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 1
suid 1,0
)
)
)
*498 (CptPort
uid 25641,0
optionalChildren [
*499 (Line
uid 25645,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "19000,5000,20000,5000"
pts [
"20000,5000"
"19000,5000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 25642,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "20000,4625,20750,5375"
)
tg (CPTG
uid 25643,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25644,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "21200,4500,23000,5500"
st "dout"
ju 2
blo "23000,5300"
)
s (Text
uid 25658,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "23000,5500,23000,5500"
ju 2
blo "23000,5500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 94
suid 2,0
)
)
)
*500 (CommentGraphic
uid 25646,0
shape (CustomPolygon
pts [
"16000,3000"
"19000,5000"
"16000,7000"
"16000,3000"
]
uid 25647,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "16000,3000,19000,7000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 25649,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "15000,3000,20000,7000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 25650,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*501 (Text
uid 25651,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "17350,5100,22550,6100"
st "moduleware"
blo "17350,5900"
)
*502 (Text
uid 25652,0
va (VaSet
font "arial,8,1"
)
xt "17350,6100,19550,7100"
st "pbuf"
blo "17350,6900"
)
*503 (Text
uid 25653,0
va (VaSet
font "arial,8,1"
)
xt "17350,7100,18750,8100"
st "I12"
blo "17350,7900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 25654,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 25655,0
text (MLText
uid 25656,0
va (VaSet
font "Courier New,8,0"
)
xt "15000,-15600,15000,-15600"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*504 (PortIoIn
uid 25667,0
shape (CompositeShape
uid 25668,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25669,0
sl 0
ro 270
xt "2000,4625,3500,5375"
)
(Line
uid 25670,0
sl 0
ro 270
xt "3500,5000,4000,5000"
pts [
"3500,5000"
"4000,5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 25671,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25672,0
va (VaSet
font "arial,8,0"
)
xt "-2000,4500,1000,5500"
st "ALICLK"
ju 2
blo "1000,5300"
tm "WireNameMgr"
)
)
)
*505 (PortIoIn
uid 25679,0
shape (CompositeShape
uid 25680,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25681,0
sl 0
ro 270
xt "2000,11625,3500,12375"
)
(Line
uid 25682,0
sl 0
ro 270
xt "3500,12000,4000,12000"
pts [
"3500,12000"
"4000,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 25683,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25684,0
va (VaSet
font "arial,8,0"
)
xt "-1300,11500,1000,12500"
st "LCLK"
ju 2
blo "1000,12300"
tm "WireNameMgr"
)
)
)
*506 (Net
uid 25691,0
decl (Decl
n "LCLK"
t "std_logic"
o 18
suid 172,0
)
declText (MLText
uid 25692,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*507 (MWC
uid 25705,0
optionalChildren [
*508 (CptPort
uid 25693,0
optionalChildren [
*509 (Line
uid 25697,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "15000,12000,16000,12000"
pts [
"15000,12000"
"16000,12000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 25694,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "14250,11625,15000,12375"
)
tg (CPTG
uid 25695,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25696,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "12000,11500,13400,12500"
st "din"
blo "12000,12300"
)
s (Text
uid 25714,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "12000,12500,12000,12500"
blo "12000,12500"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 18
suid 1,0
)
)
)
*510 (CptPort
uid 25698,0
optionalChildren [
*511 (Line
uid 25702,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "19000,12000,20000,12000"
pts [
"20000,12000"
"19000,12000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 25699,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "20000,11625,20750,12375"
)
tg (CPTG
uid 25700,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25701,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "21200,11500,23000,12500"
st "dout"
ju 2
blo "23000,12300"
)
s (Text
uid 25715,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "23000,12500,23000,12500"
ju 2
blo "23000,12500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 99
suid 2,0
)
)
)
*512 (CommentGraphic
uid 25703,0
shape (CustomPolygon
pts [
"16000,10000"
"19000,12000"
"16000,14000"
"16000,10000"
]
uid 25704,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "16000,10000,19000,14000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 25706,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "15000,10000,20000,14000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 25707,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*513 (Text
uid 25708,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "17350,12100,22550,13100"
st "moduleware"
blo "17350,12900"
)
*514 (Text
uid 25709,0
va (VaSet
font "arial,8,1"
)
xt "17350,13100,19550,14100"
st "pbuf"
blo "17350,13900"
)
*515 (Text
uid 25710,0
va (VaSet
font "arial,8,1"
)
xt "17350,14100,18750,15100"
st "I13"
blo "17350,14900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 25711,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 25712,0
text (MLText
uid 25713,0
va (VaSet
font "Courier New,8,0"
)
xt "15000,-8600,15000,-8600"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*516 (SaComponent
uid 25959,0
optionalChildren [
*517 (CptPort
uid 25746,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25747,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,56625,89000,57375"
)
tg (CPTG
uid 25748,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25749,0
va (VaSet
font "arial,8,0"
)
xt "90000,56500,91900,57500"
st "CLK"
blo "90000,57300"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_logic"
o 1
)
)
)
*518 (CptPort
uid 25750,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25751,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,55625,89000,56375"
)
tg (CPTG
uid 25752,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25753,0
va (VaSet
font "arial,8,0"
)
xt "90000,55500,92400,56500"
st "ACLK"
blo "90000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "ACLK"
t "std_logic"
o 2
)
)
)
*519 (CptPort
uid 25762,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25763,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,23625,89000,24375"
)
tg (CPTG
uid 25764,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25765,0
va (VaSet
font "arial,8,0"
)
xt "90000,23500,93300,24500"
st "HWRES"
blo "90000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "HWRES"
t "std_logic"
o 3
)
)
)
*520 (CptPort
uid 25766,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25767,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,24625,89000,25375"
)
tg (CPTG
uid 25768,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25769,0
va (VaSet
font "arial,8,0"
)
xt "90000,24500,93000,25500"
st "CLEAR"
blo "90000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "CLEAR"
t "std_logic"
o 4
)
)
)
*521 (CptPort
uid 25774,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25775,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,26625,89000,27375"
)
tg (CPTG
uid 25776,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25777,0
va (VaSet
font "arial,8,0"
)
xt "90000,26500,94100,27500"
st "GA : (3:0)"
blo "90000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "GA"
t "std_logic_vector"
b "( 3 downto 0)"
o 5
)
)
)
*522 (CptPort
uid 25778,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25779,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,27625,89000,28375"
)
tg (CPTG
uid 25780,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25781,0
va (VaSet
font "arial,8,0"
)
xt "90000,27500,91200,28500"
st "L0"
blo "90000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "L0"
t "std_logic"
o 6
)
)
)
*523 (CptPort
uid 25782,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25783,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,28625,89000,29375"
)
tg (CPTG
uid 25784,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25785,0
va (VaSet
font "arial,8,0"
)
xt "90000,28500,91700,29500"
st "L1A"
blo "90000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "L1A"
t "std_logic"
o 7
)
)
)
*524 (CptPort
uid 25786,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25787,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,29625,89000,30375"
)
tg (CPTG
uid 25788,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25789,0
va (VaSet
font "arial,8,0"
)
xt "90000,29500,91800,30500"
st "L1R"
blo "90000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "L1R"
t "std_logic"
o 8
)
)
)
*525 (CptPort
uid 25790,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25791,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,30625,89000,31375"
)
tg (CPTG
uid 25792,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25793,0
va (VaSet
font "arial,8,0"
)
xt "90000,30500,91700,31500"
st "L2A"
blo "90000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "L2A"
t "std_logic"
o 9
)
)
)
*526 (CptPort
uid 25794,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25795,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,31625,89000,32375"
)
tg (CPTG
uid 25796,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25797,0
va (VaSet
font "arial,8,0"
)
xt "90000,31500,91800,32500"
st "L2R"
blo "90000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "L2R"
t "std_logic"
o 10
)
)
)
*527 (CptPort
uid 25798,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25799,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,32625,89000,33375"
)
tg (CPTG
uid 25800,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25801,0
va (VaSet
font "arial,8,0"
)
xt "90000,32500,94100,33500"
st "BNC_RES"
blo "90000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "BNC_RES"
t "std_logic"
o 11
)
)
)
*528 (CptPort
uid 25802,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25803,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,36625,89000,37375"
)
tg (CPTG
uid 25804,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25805,0
va (VaSet
font "arial,8,0"
)
xt "90000,36500,93800,37500"
st "SPULSE0"
blo "90000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "SPULSE0"
t "std_logic"
o 12
)
)
)
*529 (CptPort
uid 25806,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25807,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,37625,89000,38375"
)
tg (CPTG
uid 25808,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25809,0
va (VaSet
font "arial,8,0"
)
xt "90000,37500,93800,38500"
st "SPULSE1"
blo "90000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "SPULSE1"
t "std_logic"
o 13
)
)
)
*530 (CptPort
uid 25810,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25811,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,38625,89000,39375"
)
tg (CPTG
uid 25812,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25813,0
va (VaSet
font "arial,8,0"
)
xt "90000,38500,93800,39500"
st "SPULSE2"
blo "90000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "SPULSE2"
t "std_logic"
o 14
)
)
)
*531 (CptPort
uid 25814,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25815,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107000,22625,107750,23375"
)
tg (CPTG
uid 25816,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25817,0
va (VaSet
font "arial,8,0"
)
xt "101300,22500,106000,23500"
st "LTM_DRDY"
ju 2
blo "106000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "LTM_DRDY"
t "std_logic"
o 15
)
)
)
*532 (CptPort
uid 25818,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25819,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107000,23625,107750,24375"
)
tg (CPTG
uid 25820,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25821,0
va (VaSet
font "arial,8,0"
)
xt "101500,23500,106000,24500"
st "LTM_BUSY"
ju 2
blo "106000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "LTM_BUSY"
t "std_logic"
o 16
)
)
)
*533 (CptPort
uid 25822,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25823,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,46625,89000,47375"
)
tg (CPTG
uid 25824,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25825,0
va (VaSet
font "arial,8,0"
)
xt "90000,46500,97300,47500"
st "I2C_RDATA : (9:0)"
blo "90000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "I2C_RDATA"
t "std_logic_vector"
b "(9 downto 0)"
o 17
)
)
)
*534 (CptPort
uid 25826,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25827,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107000,43625,107750,44375"
)
tg (CPTG
uid 25828,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25829,0
va (VaSet
font "arial,8,0"
)
xt "101700,43500,106000,44500"
st "I2C_RREQ"
ju 2
blo "106000,44300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "I2C_RREQ"
t "std_logic"
o 18
)
)
)
*535 (CptPort
uid 25834,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25835,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107000,38625,107750,39375"
)
tg (CPTG
uid 25836,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25837,0
va (VaSet
font "arial,8,0"
)
xt "101500,38500,106000,39500"
st "I2C_CHAIN"
ju 2
blo "106000,39300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "I2C_CHAIN"
t "std_logic"
o 20
)
)
)
*536 (CptPort
uid 25838,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25839,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107000,37625,107750,38375"
)
tg (CPTG
uid 25840,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25841,0
va (VaSet
font "arial,8,0"
)
xt "98400,37500,106000,38500"
st "CHIP_ADDR : (2:0)"
ju 2
blo "106000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CHIP_ADDR"
t "std_logic_vector"
b "(2 downto 0)"
o 21
)
)
)
*537 (CptPort
uid 25842,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25843,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107000,36625,107750,37375"
)
tg (CPTG
uid 25844,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25845,0
va (VaSet
font "arial,8,0"
)
xt "99200,36500,106000,37500"
st "CHANNEL : (2:0)"
ju 2
blo "106000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CHANNEL"
t "std_logic_vector"
b "(2 downto 0)"
o 22
)
)
)
*538 (CptPort
uid 25846,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25847,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,44625,89000,45375"
)
tg (CPTG
uid 25848,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25849,0
va (VaSet
font "arial,8,0"
)
xt "90000,44500,97600,45500"
st "PDL_RDATA : (7:0)"
blo "90000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "PDL_RDATA"
t "std_logic_vector"
b "(7 downto 0)"
o 23
)
)
)
*539 (CptPort
uid 25850,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25851,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107000,47625,107750,48375"
)
tg (CPTG
uid 25852,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25853,0
va (VaSet
font "arial,8,0"
)
xt "98200,47500,106000,48500"
st "PDL_RADDR : (5:0)"
ju 2
blo "106000,48300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PDL_RADDR"
t "std_logic_vector"
b "(5 downto 0)"
o 24
)
)
)
*540 (CptPort
uid 25854,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25855,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107000,45625,107750,46375"
)
tg (CPTG
uid 25856,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25857,0
va (VaSet
font "arial,8,0"
)
xt "101400,45500,106000,46500"
st "PDL_RREQ"
ju 2
blo "106000,46300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PDL_RREQ"
t "std_logic"
o 25
)
)
)
*541 (CptPort
uid 25862,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25863,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,42625,89000,43375"
)
tg (CPTG
uid 25864,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25865,0
va (VaSet
font "arial,8,0"
)
xt "90000,42500,97300,43500"
st "OR_RDATA : (9:0)"
blo "90000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "OR_RDATA"
t "std_logic_vector"
b "(9 downto 0)"
o 27
)
)
)
*542 (CptPort
uid 25866,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25867,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107000,46625,107750,47375"
)
tg (CPTG
uid 25868,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25869,0
va (VaSet
font "arial,8,0"
)
xt "98500,46500,106000,47500"
st "OR_RADDR : (5:0)"
ju 2
blo "106000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OR_RADDR"
t "std_logic_vector"
b "(5 downto 0)"
o 28
)
)
)
*543 (CptPort
uid 25870,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25871,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107000,44625,107750,45375"
)
tg (CPTG
uid 25872,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25873,0
va (VaSet
font "arial,8,0"
)
xt "101700,44500,106000,45500"
st "OR_RREQ"
ju 2
blo "106000,45300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OR_RREQ"
t "std_logic"
o 29
)
)
)
*544 (CptPort
uid 25878,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25879,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,48625,89000,49375"
)
tg (CPTG
uid 25880,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25881,0
va (VaSet
font "arial,8,0"
)
xt "90000,48500,93900,49500"
st "PSM_SP0"
blo "90000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "PSM_SP0"
t "std_logic"
o 32
)
)
)
*545 (CptPort
uid 25882,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25883,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,49625,89000,50375"
)
tg (CPTG
uid 25884,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25885,0
va (VaSet
font "arial,8,0"
)
xt "90000,49500,93900,50500"
st "PSM_SP1"
blo "90000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "PSM_SP1"
t "std_logic"
o 33
)
)
)
*546 (CptPort
uid 25886,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25887,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,50625,89000,51375"
)
tg (CPTG
uid 25888,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25889,0
va (VaSet
font "arial,8,0"
)
xt "90000,50500,93900,51500"
st "PSM_SP2"
blo "90000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "PSM_SP2"
t "std_logic"
o 34
)
)
)
*547 (CptPort
uid 25890,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25891,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,51625,89000,52375"
)
tg (CPTG
uid 25892,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25893,0
va (VaSet
font "arial,8,0"
)
xt "90000,51500,93900,52500"
st "PSM_SP3"
blo "90000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "PSM_SP3"
t "std_logic"
o 35
)
)
)
*548 (CptPort
uid 25894,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25895,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,52625,89000,53375"
)
tg (CPTG
uid 25896,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25897,0
va (VaSet
font "arial,8,0"
)
xt "90000,52500,93900,53500"
st "PSM_SP4"
blo "90000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "PSM_SP4"
t "std_logic"
o 36
)
)
)
*549 (CptPort
uid 25898,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25899,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,53625,89000,54375"
)
tg (CPTG
uid 25900,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25901,0
va (VaSet
font "arial,8,0"
)
xt "90000,53500,93900,54500"
st "PSM_SP5"
blo "90000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "PSM_SP5"
t "std_logic"
o 37
)
)
)
*550 (CptPort
uid 25902,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25903,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107000,24625,107750,25375"
)
tg (CPTG
uid 25904,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25905,0
va (VaSet
font "arial,8,0"
)
xt "100900,24500,106000,25500"
st "DPR : (31:0)"
ju 2
blo "106000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DPR"
t "std_logic_vector"
b "(31 downto 0)"
o 38
)
)
)
*551 (CptPort
uid 25906,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25907,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107000,25625,107750,26375"
)
tg (CPTG
uid 25908,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25909,0
va (VaSet
font "arial,8,0"
)
xt "100400,25500,106000,26500"
st "DPR_P : (3:0)"
ju 2
blo "106000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DPR_P"
t "std_logic_vector"
b "( 3 downto 0)"
o 39
)
)
)
*552 (CptPort
uid 25910,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25911,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,33625,89000,34375"
)
tg (CPTG
uid 25912,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25913,0
va (VaSet
font "arial,8,0"
)
xt "90000,33500,93900,34500"
st "NRDMEB"
blo "90000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "NRDMEB"
t "std_logic"
o 40
)
)
)
*553 (CptPort
uid 25914,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25915,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107000,26625,107750,27375"
)
tg (CPTG
uid 25916,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25917,0
va (VaSet
font "arial,8,0"
)
xt "104100,26500,106000,27500"
st "PAF"
ju 2
blo "106000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PAF"
t "std_logic"
o 41
)
)
)
*554 (CptPort
uid 25918,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25919,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107000,27625,107750,28375"
)
tg (CPTG
uid 25920,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25921,0
va (VaSet
font "arial,8,0"
)
xt "104100,27500,106000,28500"
st "PAE"
ju 2
blo "106000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PAE"
t "std_logic"
o 42
)
)
)
*555 (CptPort
uid 25922,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25923,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107000,28625,107750,29375"
)
tg (CPTG
uid 25924,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25925,0
va (VaSet
font "arial,8,0"
)
xt "104600,28500,106000,29500"
st "EF"
ju 2
blo "106000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EF"
t "std_logic"
o 43
)
)
)
*556 (CptPort
uid 25926,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25927,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107000,29625,107750,30375"
)
tg (CPTG
uid 25928,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25929,0
va (VaSet
font "arial,8,0"
)
xt "105200,29500,106000,30500"
st "ff"
ju 2
blo "106000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ff"
t "std_logic"
o 44
)
)
)
*557 (CptPort
uid 25930,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25931,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107000,30625,107750,31375"
)
tg (CPTG
uid 25932,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25933,0
va (VaSet
font "arial,8,0"
)
xt "102900,30500,106000,31500"
st "EVRDY"
ju 2
blo "106000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EVRDY"
t "std_logic"
o 45
)
)
)
*558 (CptPort
uid 25934,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25935,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,34625,89000,35375"
)
tg (CPTG
uid 25936,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25937,0
va (VaSet
font "arial,8,0"
)
xt "90000,34500,93600,35500"
st "EVREAD"
blo "90000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "EVREAD"
t "std_logic"
o 46
)
)
)
*559 (CptPort
uid 25938,0
ps "OnEdgeStrategy"
shape (Diamond
uid 25939,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107000,31625,107750,32375"
)
tg (CPTG
uid 25940,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25941,0
va (VaSet
font "arial,8,0"
)
xt "102800,31500,106000,32500"
st "DEBUG"
ju 2
blo "106000,32300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "DEBUG"
t "debug_stream"
o 48
)
)
)
*560 (CptPort
uid 25942,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25943,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107000,32625,107750,33375"
)
tg (CPTG
uid 25944,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25945,0
va (VaSet
font "arial,8,0"
)
xt "100400,32500,106000,33500"
st "DTEST_FIFO"
ju 2
blo "106000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DTEST_FIFO"
t "std_logic"
o 49
)
)
)
*561 (CptPort
uid 25946,0
ps "OnEdgeStrategy"
shape (Diamond
uid 25947,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107000,54625,107750,55375"
)
tg (CPTG
uid 25948,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25949,0
va (VaSet
font "arial,8,0"
)
xt "103900,54500,106000,55500"
st "REG"
ju 2
blo "106000,55300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "REG"
t "reg_stream"
o 50
)
)
)
*562 (CptPort
uid 25950,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25951,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,54625,89000,55375"
)
tg (CPTG
uid 25952,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25953,0
va (VaSet
font "arial,8,0"
)
xt "90000,54500,92200,55500"
st "TICK"
blo "90000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "TICK"
t "tick_pulses"
o 51
)
)
)
*563 (CptPort
uid 25954,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25955,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,35625,89000,36375"
)
tg (CPTG
uid 25956,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25957,0
va (VaSet
font "arial,8,0"
)
xt "90000,35500,92900,36500"
st "PULSE"
blo "90000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "PULSE"
t "reg_pulse"
o 52
)
)
)
*564 (CptPort
uid 26511,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26512,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107000,40625,107750,41375"
)
tg (CPTG
uid 26513,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26514,0
va (VaSet
font "arial,8,0"
)
xt "99300,40500,106000,41500"
st "DAC_REFRESH"
ju 2
blo "106000,41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DAC_REFRESH"
t "std_logic"
o 31
)
)
)
*565 (CptPort
uid 30162,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30163,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,47625,89000,48375"
)
tg (CPTG
uid 30164,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30165,0
va (VaSet
font "arial,8,0"
)
xt "90000,47500,94200,48500"
st "I2C_RACK"
blo "90000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "I2C_RACK"
t "std_logic"
o 19
)
)
)
*566 (CptPort
uid 30166,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30167,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,43625,89000,44375"
)
tg (CPTG
uid 30168,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30169,0
va (VaSet
font "arial,8,0"
)
xt "90000,43500,94200,44500"
st "OR_RACK"
blo "90000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "OR_RACK"
t "std_logic"
o 30
)
)
)
*567 (CptPort
uid 30170,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30171,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,45625,89000,46375"
)
tg (CPTG
uid 30172,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30173,0
va (VaSet
font "arial,8,0"
)
xt "90000,45500,94500,46500"
st "PDL_RACK"
blo "90000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "PDL_RACK"
t "std_logic"
o 26
)
)
)
*568 (CptPort
uid 32849,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32850,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107000,55625,107750,56375"
)
tg (CPTG
uid 32851,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32852,0
va (VaSet
font "arial,8,0"
)
xt "102200,55500,106000,56500"
st "TRIGLED"
ju 2
blo "106000,56300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TRIGLED"
t "std_logic"
o 47
)
)
)
]
shape (Rectangle
uid 25960,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "89000,21000,107000,58000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 25961,0
optionalChildren [
*569 (Text
uid 25958,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "95200,53000,97200,54000"
st "RTL"
blo "95200,53800"
tm "SaCptArchNameMgr"
)
]
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*570 (Text
uid 25962,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "95200,50000,99800,51000"
st "vx1392_lib"
blo "95200,50800"
tm "BdLibraryNameMgr"
)
*571 (Text
uid 25963,0
va (VaSet
font "arial,8,1"
)
xt "95200,51000,98200,52000"
st "ROC32"
blo "95200,51800"
tm "CptNameMgr"
)
*572 (Text
uid 25964,0
va (VaSet
font "arial,8,1"
)
xt "95200,52000,96600,53000"
st "I10"
blo "95200,52800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 25965,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 25966,0
text (MLText
uid 25967,0
va (VaSet
font "Courier New,8,0"
)
xt "89000,19400,112000,20200"
st "SimCfg_NoADCEvent = FALSE    ( boolean )  "
)
header ""
)
elements [
(GiElement
name "SimCfg_NoADCEvent"
type "boolean"
value "FALSE"
)
]
)
viewicon (ZoomableIcon
uid 33277,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "89250,56250,90750,57750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archName "RTL"
archType 2
archFileType "VHDL_TEXT"
)
*573 (SaComponent
uid 26322,0
optionalChildren [
*574 (CptPort
uid 26286,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26287,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,-19375,114750,-18625"
)
tg (CPTG
uid 26288,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26289,0
va (VaSet
font "arial,8,0"
)
xt "108400,-19500,113000,-18500"
st "DO : (15:0)"
ju 2
blo "113000,-18700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DO"
t "std_logic_vector"
b "(15 downto 0)"
o 1
)
)
)
*575 (CptPort
uid 26290,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26291,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,-19375,100000,-18625"
)
tg (CPTG
uid 26292,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26293,0
va (VaSet
font "arial,8,0"
)
xt "101000,-19500,104700,-18500"
st "RCLOCK"
blo "101000,-18700"
)
)
thePort (LogicalPort
decl (Decl
n "RCLOCK"
t "std_logic"
o 2
)
)
)
*576 (CptPort
uid 26294,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26295,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,-18375,100000,-17625"
)
tg (CPTG
uid 26296,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26297,0
va (VaSet
font "arial,8,0"
)
xt "101000,-18500,104800,-17500"
st "WCLOCK"
blo "101000,-17700"
)
)
thePort (LogicalPort
decl (Decl
n "WCLOCK"
t "std_logic"
o 3
)
)
)
*577 (CptPort
uid 26298,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26299,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,-17375,100000,-16625"
)
tg (CPTG
uid 26300,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26301,0
va (VaSet
font "arial,8,0"
)
xt "101000,-17500,105200,-16500"
st "DI : (15:0)"
blo "101000,-16700"
)
)
thePort (LogicalPort
decl (Decl
n "DI"
t "std_logic_vector"
b "(15 downto 0)"
o 4
)
)
)
*578 (CptPort
uid 26302,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26303,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,-18375,114750,-17625"
)
tg (CPTG
uid 26304,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26305,0
va (VaSet
font "arial,8,0"
)
xt "108900,-18500,113000,-17500"
st "PO : (1:0)"
ju 2
blo "113000,-17700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PO"
t "std_logic_vector"
b "(1 downto 0)"
o 5
)
)
)
*579 (CptPort
uid 26306,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26307,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,-16375,100000,-15625"
)
tg (CPTG
uid 26308,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26309,0
va (VaSet
font "arial,8,0"
)
xt "101000,-16500,103200,-15500"
st "WRB"
blo "101000,-15700"
)
)
thePort (LogicalPort
decl (Decl
n "WRB"
t "std_logic"
o 6
)
)
)
*580 (CptPort
uid 26310,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26311,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,-15375,100000,-14625"
)
tg (CPTG
uid 26312,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26313,0
va (VaSet
font "arial,8,0"
)
xt "101000,-15500,103100,-14500"
st "RDB"
blo "101000,-14700"
)
)
thePort (LogicalPort
decl (Decl
n "RDB"
t "std_logic"
o 7
)
)
)
*581 (CptPort
uid 26314,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26315,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,-14375,100000,-13625"
)
tg (CPTG
uid 26316,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26317,0
va (VaSet
font "arial,8,0"
)
xt "101000,-14500,107000,-13500"
st "WADDR : (3:0)"
blo "101000,-13700"
)
)
thePort (LogicalPort
decl (Decl
n "WADDR"
t "std_logic_vector"
b "(3 downto 0)"
o 8
)
)
)
*582 (CptPort
uid 26318,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26319,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,-13375,100000,-12625"
)
tg (CPTG
uid 26320,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26321,0
va (VaSet
font "arial,8,0"
)
xt "101000,-13500,106900,-12500"
st "RADDR : (3:0)"
blo "101000,-12700"
)
)
thePort (LogicalPort
decl (Decl
n "RADDR"
t "std_logic_vector"
b "(3 downto 0)"
o 9
)
)
)
]
shape (Rectangle
uid 26323,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "100000,-20000,114000,-12000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 26324,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*583 (Text
uid 26325,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "107700,-17000,112300,-16000"
st "vx1392_lib"
blo "107700,-16200"
tm "BdLibraryNameMgr"
)
*584 (Text
uid 26326,0
va (VaSet
font "arial,8,1"
)
xt "107700,-16000,111500,-15000"
st "DACCFG"
blo "107700,-15200"
tm "CptNameMgr"
)
*585 (Text
uid 26327,0
va (VaSet
font "arial,8,1"
)
xt "107700,-15000,109100,-14000"
st "I14"
blo "107700,-14200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 26328,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 26329,0
text (MLText
uid 26330,0
va (VaSet
font "Courier New,8,0"
)
xt "107000,-20000,107000,-20000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 33278,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "100250,-13750,101750,-12250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*586 (Net
uid 26345,0
decl (Decl
n "DACCFG_nRD"
t "std_logic"
o 106
suid 174,0
)
declText (MLText
uid 26346,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*587 (Net
uid 26363,0
decl (Decl
n "DACCFG_DT"
t "std_logic_vector"
b "(15 downto 0)"
o 102
suid 175,0
)
declText (MLText
uid 26364,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*588 (Net
uid 26381,0
decl (Decl
n "DACCFG_RAD"
t "std_logic_vector"
b "( 3 downto 0)"
o 103
suid 176,0
)
declText (MLText
uid 26382,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*589 (Net
uid 26415,0
decl (Decl
n "PDLCFG_WDT"
t "std_logic_vector"
b "(7 downto 0)"
o 137
suid 177,0
)
declText (MLText
uid 26416,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*590 (Net
uid 26433,0
decl (Decl
n "DACCFG_nWR"
t "std_logic"
o 107
suid 178,0
)
declText (MLText
uid 26434,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*591 (Net
uid 26441,0
decl (Decl
n "DACCFG_WAD"
t "std_logic_vector"
b "( 3 downto 0)"
o 104
suid 179,0
)
declText (MLText
uid 26442,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*592 (Net
uid 26449,0
decl (Decl
n "DACCFG_WDT"
t "std_logic_vector"
b "(15 downto 0)"
o 105
suid 180,0
)
declText (MLText
uid 26450,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*593 (Net
uid 26501,0
decl (Decl
n "DAC_REFRESH"
t "std_logic"
o 108
suid 182,0
)
declText (MLText
uid 26502,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*594 (PortIoOut
uid 27189,0
shape (CompositeShape
uid 27190,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 27191,0
sl 0
ro 270
xt "22500,17625,24000,18375"
)
(Line
uid 27192,0
sl 0
ro 270
xt "22000,18000,22500,18000"
pts [
"22000,18000"
"22500,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27193,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27194,0
va (VaSet
font "arial,8,0"
)
xt "25000,17500,28800,18500"
st "APACLK0"
blo "25000,18300"
tm "WireNameMgr"
)
)
)
*595 (Net
uid 27203,0
decl (Decl
n "APACLK0"
t "std_logic"
o 37
suid 184,0
)
declText (MLText
uid 27204,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*596 (MWC
uid 27205,0
optionalChildren [
*597 (CptPort
uid 27214,0
optionalChildren [
*598 (Line
uid 27219,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "6000,18000,7000,18000"
pts [
"6000,18000"
"7000,18000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 27215,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "5250,17625,6000,18375"
)
tg (CPTG
uid 27216,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27217,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "3000,17500,4400,18500"
st "din"
blo "3000,18300"
)
s (Text
uid 27218,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "3000,18500,3000,18500"
blo "3000,18500"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 99
)
)
)
*599 (CptPort
uid 27220,0
optionalChildren [
*600 (Line
uid 27225,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "10000,18000,11000,18000"
pts [
"11000,18000"
"10000,18000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 27221,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "11000,17625,11750,18375"
)
tg (CPTG
uid 27222,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 27223,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "12200,17500,14000,18500"
st "dout"
ju 2
blo "14000,18300"
)
s (Text
uid 27224,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "14000,18500,14000,18500"
ju 2
blo "14000,18500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 37
)
)
)
*601 (CommentGraphic
uid 27226,0
shape (CustomPolygon
pts [
"7000,16000"
"10000,18000"
"7000,20000"
"7000,16000"
]
uid 27227,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "7000,16000,10000,20000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 27206,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "6000,16000,11000,20000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 27207,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*602 (Text
uid 27208,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "8350,18100,13550,19100"
st "moduleware"
blo "8350,18900"
)
*603 (Text
uid 27209,0
va (VaSet
font "arial,8,1"
)
xt "8350,19100,10550,20100"
st "pbuf"
blo "8350,19900"
)
*604 (Text
uid 27210,0
va (VaSet
font "arial,8,1"
)
xt "8350,20100,9750,21100"
st "I15"
blo "8350,20900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 27211,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 27212,0
text (MLText
uid 27213,0
va (VaSet
font "Courier New,8,0"
)
xt "6000,-2600,6000,-2600"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*605 (PortIoInOut
uid 27315,0
shape (CompositeShape
uid 27316,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 27317,0
sl 0
xt "31500,76625,33000,77375"
)
(Line
uid 27318,0
sl 0
xt "31000,77000,31500,77000"
pts [
"31000,77000"
"31500,77000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27319,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27320,0
va (VaSet
font "arial,8,0"
)
xt "34000,76500,36300,77500"
st "LBSP"
blo "34000,77300"
tm "WireNameMgr"
)
)
)
*606 (Net
uid 27351,0
lang 2
decl (Decl
n "RUN"
t "std_logic"
o 150
suid 186,0
)
declText (MLText
uid 27352,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*607 (Net
uid 27365,0
lang 2
decl (Decl
n "SM_SIDE"
t "std_logic"
o 151
suid 187,0
)
declText (MLText
uid 27366,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*608 (SaComponent
uid 28319,0
optionalChildren [
*609 (CptPort
uid 28259,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28260,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,76625,11000,77375"
)
tg (CPTG
uid 28261,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28262,0
va (VaSet
font "arial,8,0"
)
xt "12000,76500,14200,77500"
st "RUN"
blo "12000,77300"
)
)
thePort (LogicalPort
decl (Decl
n "RUN"
t "std_logic"
o 1
)
)
)
*610 (CptPort
uid 28263,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28264,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,77625,11000,78375"
)
tg (CPTG
uid 28265,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28266,0
va (VaSet
font "arial,8,0"
)
xt "12000,77500,13900,78500"
st "LOS"
blo "12000,78300"
)
)
thePort (LogicalPort
decl (Decl
n "LOS"
t "std_logic"
o 2
)
)
)
*611 (CptPort
uid 28267,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28268,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,78625,11000,79375"
)
tg (CPTG
uid 28269,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28270,0
va (VaSet
font "arial,8,0"
)
xt "12000,78500,15800,79500"
st "SM_SIDE"
blo "12000,79300"
)
)
thePort (LogicalPort
decl (Decl
n "SM_SIDE"
t "std_logic"
o 3
)
)
)
*612 (CptPort
uid 28271,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28272,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,79625,11000,80375"
)
tg (CPTG
uid 28273,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28274,0
va (VaSet
font "arial,8,0"
)
xt "12000,79500,13200,80500"
st "L0"
blo "12000,80300"
)
)
thePort (LogicalPort
decl (Decl
n "L0"
t "std_logic"
o 4
)
)
)
*613 (CptPort
uid 28275,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28276,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,80625,11000,81375"
)
tg (CPTG
uid 28277,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28278,0
va (VaSet
font "arial,8,0"
)
xt "12000,80500,13700,81500"
st "L1A"
blo "12000,81300"
)
)
thePort (LogicalPort
decl (Decl
n "L1A"
t "std_logic"
o 5
)
)
)
*614 (CptPort
uid 28279,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28280,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,81625,11000,82375"
)
tg (CPTG
uid 28281,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28282,0
va (VaSet
font "arial,8,0"
)
xt "12000,81500,13800,82500"
st "L1R"
blo "12000,82300"
)
)
thePort (LogicalPort
decl (Decl
n "L1R"
t "std_logic"
o 6
)
)
)
*615 (CptPort
uid 28283,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28284,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,82625,11000,83375"
)
tg (CPTG
uid 28285,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28286,0
va (VaSet
font "arial,8,0"
)
xt "12000,82500,13700,83500"
st "L2A"
blo "12000,83300"
)
)
thePort (LogicalPort
decl (Decl
n "L2A"
t "std_logic"
o 7
)
)
)
*616 (CptPort
uid 28287,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28288,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,83625,11000,84375"
)
tg (CPTG
uid 28289,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28290,0
va (VaSet
font "arial,8,0"
)
xt "12000,83500,13800,84500"
st "L2R"
blo "12000,84300"
)
)
thePort (LogicalPort
decl (Decl
n "L2R"
t "std_logic"
o 8
)
)
)
*617 (CptPort
uid 28291,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28292,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,84625,11000,85375"
)
tg (CPTG
uid 28293,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28294,0
va (VaSet
font "arial,8,0"
)
xt "12000,84500,16100,85500"
st "BNC_RES"
blo "12000,85300"
)
)
thePort (LogicalPort
decl (Decl
n "BNC_RES"
t "std_logic"
o 9
)
)
)
*618 (CptPort
uid 28295,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28296,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,85625,11000,86375"
)
tg (CPTG
uid 28297,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28298,0
va (VaSet
font "arial,8,0"
)
xt "12000,85500,15400,86500"
st "EV_RES"
blo "12000,86300"
)
)
thePort (LogicalPort
decl (Decl
n "EV_RES"
t "std_logic"
o 10
)
)
)
*619 (CptPort
uid 28299,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28300,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,86625,11000,87375"
)
tg (CPTG
uid 28301,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28302,0
va (VaSet
font "arial,8,0"
)
xt "12000,86500,15800,87500"
st "SPULSE0"
blo "12000,87300"
)
)
thePort (LogicalPort
decl (Decl
n "SPULSE0"
t "std_logic"
o 11
)
)
)
*620 (CptPort
uid 28303,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28304,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,87625,11000,88375"
)
tg (CPTG
uid 28305,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28306,0
va (VaSet
font "arial,8,0"
)
xt "12000,87500,15800,88500"
st "SPULSE1"
blo "12000,88300"
)
)
thePort (LogicalPort
decl (Decl
n "SPULSE1"
t "std_logic"
o 12
)
)
)
*621 (CptPort
uid 28307,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28308,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,88625,11000,89375"
)
tg (CPTG
uid 28309,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28310,0
va (VaSet
font "arial,8,0"
)
xt "12000,88500,15800,89500"
st "SPULSE2"
blo "12000,89300"
)
)
thePort (LogicalPort
decl (Decl
n "SPULSE2"
t "std_logic"
o 13
)
)
)
*622 (CptPort
uid 28311,0
ps "OnEdgeStrategy"
shape (Diamond
uid 28312,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23000,76625,23750,77375"
)
tg (CPTG
uid 28313,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28314,0
va (VaSet
font "arial,8,0"
)
xt "16700,76500,22000,77500"
st "LBSP : (31:0)"
ju 2
blo "22000,77300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "LBSP"
t "std_logic_vector"
b "(31 downto 0)"
o 14
)
)
)
*623 (CptPort
uid 28315,0
ps "OnEdgeStrategy"
shape (Diamond
uid 28316,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23000,77625,23750,78375"
)
tg (CPTG
uid 28317,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28318,0
va (VaSet
font "arial,8,0"
)
xt "19900,77500,22000,78500"
st "REG"
ju 2
blo "22000,78300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "REG"
t "reg_stream"
o 15
)
)
)
]
shape (Rectangle
uid 28320,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "11000,76000,23000,90000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 28321,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*624 (Text
uid 28322,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "24700,85000,29300,86000"
st "vx1392_lib"
blo "24700,85800"
tm "BdLibraryNameMgr"
)
*625 (Text
uid 28323,0
va (VaSet
font "arial,8,1"
)
xt "24700,86000,27800,87000"
st "lbspare"
blo "24700,86800"
tm "CptNameMgr"
)
*626 (Text
uid 28324,0
va (VaSet
font "arial,8,1"
)
xt "24700,87000,26100,88000"
st "I16"
blo "24700,87800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 28325,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 28326,0
text (MLText
uid 28327,0
va (VaSet
font "Courier New,8,0"
)
xt "17000,76000,17000,76000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 33279,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "11250,88250,12750,89750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*627 (Net
uid 29491,0
decl (Decl
n "PON_LOAD"
t "std_logic"
o 144
suid 193,0
)
declText (MLText
uid 29492,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*628 (Net
uid 30174,0
decl (Decl
n "OR_RACK"
t "std_logic"
o 128
suid 194,0
)
declText (MLText
uid 30175,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*629 (Net
uid 30182,0
decl (Decl
n "PDL_RACK"
t "std_logic"
o 140
suid 195,0
)
declText (MLText
uid 30183,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*630 (Net
uid 30190,0
decl (Decl
n "I2C_RACK"
t "std_logic"
o 123
suid 196,0
)
declText (MLText
uid 30191,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*631 (SaComponent
uid 31448,0
optionalChildren [
*632 (CptPort
uid 31443,0
ps "OnEdgeStrategy"
shape (Diamond
uid 31444,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101000,4625,101750,5375"
)
tg (CPTG
uid 31445,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 31446,0
va (VaSet
font "arial,8,0"
)
xt "97900,4500,100000,5500"
st "REG"
ju 2
blo "100000,5300"
)
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "REG"
t "reg_stream"
o 13
suid 7,0
)
)
)
*633 (CptPort
uid 31439,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31440,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,-375,89000,375"
)
tg (CPTG
uid 31441,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31442,0
va (VaSet
font "arial,8,0"
)
xt "90000,-500,92900,500"
st "PULSE"
blo "90000,300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "PULSE"
t "reg_pulse"
o 14
suid 6,0
)
)
)
*634 (CptPort
uid 31435,0
ps "OnEdgeStrategy"
shape (Diamond
uid 31436,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101000,3625,101750,4375"
)
tg (CPTG
uid 31437,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 31438,0
va (VaSet
font "arial,8,0"
)
xt "96800,3500,100000,4500"
st "DEBUG"
ju 2
blo "100000,4300"
)
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "DEBUG"
t "debug_stream"
o 15
suid 5,0
)
)
)
*635 (CptPort
uid 31431,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31432,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101000,2625,101750,3375"
)
tg (CPTG
uid 31433,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 31434,0
va (VaSet
font "arial,8,0"
)
xt "95500,2500,100000,3500"
st "LED : (5:0)"
ju 2
blo "100000,3300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "LED"
t "std_logic_vector"
b "(5 DOWNTO 0)"
eolc "-- LED driver"
o 10
suid 4,0
)
)
)
*636 (CptPort
uid 31427,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31428,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101000,1625,101750,2375"
)
tg (CPTG
uid 31429,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 31430,0
va (VaSet
font "arial,8,0"
)
xt "92900,1500,100000,2500"
st "DIR_CTTM : (7:0)"
ju 2
blo "100000,2300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "DIR_CTTM"
t "std_logic_vector"
b "(7 DOWNTO 0)"
eolc "-- CTTM LVDS Buffers dir ('0' = RX, '1' = TX)"
preAdd 0
o 9
suid 3,0
)
)
)
*637 (CptPort
uid 31423,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31424,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101000,625,101750,1375"
)
tg (CPTG
uid 31425,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 31426,0
va (VaSet
font "arial,8,0"
)
xt "95900,500,100000,1500"
st "PSM_RES"
ju 2
blo "100000,1300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "PSM_RES"
t "std_logic"
eolc "-- Reset micro (active high)"
o 11
suid 2,0
)
)
)
*638 (CptPort
uid 31419,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31420,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101000,-375,101750,375"
)
tg (CPTG
uid 31421,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 31422,0
va (VaSet
font "arial,8,0"
)
xt "96000,-500,100000,500"
st "SP : (5:0)"
ju 2
blo "100000,300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "SP"
t "std_logic_vector"
b "(5 DOWNTO 0)"
eolc "-- Spare conn. w/ micro"
o 12
suid 1,0
)
)
)
*639 (CptPort
uid 31860,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31861,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,-1375,89000,-625"
)
tg (CPTG
uid 31862,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31863,0
va (VaSet
font "arial,8,0"
)
xt "90000,-1500,91900,-500"
st "CLK"
blo "90000,-700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK"
t "std_logic"
o 2
suid 2008,0
)
)
)
*640 (CptPort
uid 31864,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31865,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,3625,89000,4375"
)
tg (CPTG
uid 31866,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31867,0
va (VaSet
font "arial,8,0"
)
xt "90000,3500,91800,4500"
st "DL1"
blo "90000,4300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "DL1"
t "std_logic"
eolc "-- Pilotaggio led rosso vicino a conn. TDC (su pannello)"
posAdd 0
o 3
suid 2009,0
)
)
)
*641 (CptPort
uid 31868,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31869,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,4625,89000,5375"
)
tg (CPTG
uid 31870,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31871,0
va (VaSet
font "arial,8,0"
)
xt "90000,4500,91800,5500"
st "DL2"
blo "90000,5300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "DL2"
t "std_logic"
eolc "-- Pilotaggio led verde vicino a conn. TDC (su pannello)"
preAdd 0
posAdd 0
o 4
suid 2010,0
)
)
)
*642 (CptPort
uid 31872,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31873,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,5625,89000,6375"
)
tg (CPTG
uid 31874,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31875,0
va (VaSet
font "arial,8,0"
)
xt "90000,5500,91800,6500"
st "DL5"
blo "90000,6300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "DL5"
t "std_logic"
eolc "-- Pilotaggio led verde vicino a CTTM (non visibile su pannello)"
preAdd 0
posAdd 0
o 5
suid 2011,0
)
)
)
*643 (CptPort
uid 31876,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31877,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,6625,89000,7375"
)
tg (CPTG
uid 31878,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31879,0
va (VaSet
font "arial,8,0"
)
xt "90000,6500,91800,7500"
st "DL6"
blo "90000,7300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "DL6"
t "std_logic"
eolc "-- Pilotaggio led giallo vicino a CTTM (non visibile su pannello)"
preAdd 0
posAdd 0
o 6
suid 2012,0
)
)
)
*644 (CptPort
uid 31880,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31881,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,7625,89000,8375"
)
tg (CPTG
uid 31882,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31883,0
va (VaSet
font "arial,8,0"
)
xt "90000,7500,91800,8500"
st "DL7"
blo "90000,8300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "DL7"
t "std_logic"
eolc "-- Pilotaggio led rosso vicino a ALICLK (su pannello)"
preAdd 0
posAdd 0
o 7
suid 2013,0
)
)
)
*645 (CptPort
uid 31884,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31885,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,8625,89000,9375"
)
tg (CPTG
uid 31886,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31887,0
va (VaSet
font "arial,8,0"
)
xt "90000,8500,91800,9500"
st "DL8"
blo "90000,9300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "DL8"
t "std_logic"
eolc "-- Pilotaggio led giallo vicino a ALICLK (su pannello)"
preAdd 0
posAdd 0
o 8
suid 2014,0
)
)
)
*646 (CptPort
uid 31888,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31889,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,-2375,89000,-1625"
)
tg (CPTG
uid 31890,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31891,0
va (VaSet
font "arial,8,0"
)
xt "90000,-2500,93300,-1500"
st "HWRES"
blo "90000,-1700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "HWRES"
t "std_logic"
o 1
suid 2015,0
)
)
)
*647 (CptPort
uid 31892,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31893,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88250,625,89000,1375"
)
tg (CPTG
uid 31894,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31895,0
va (VaSet
font "arial,8,0"
)
xt "90000,500,92200,1500"
st "TICK"
blo "90000,1300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "TICK"
t "tick_pulses"
o 16
suid 2016,0
)
)
)
]
shape (Rectangle
uid 31449,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "89000,-3000,101000,10000"
)
oxt "18000,6000,30000,14000"
ttg (MlTextGroup
uid 31450,0
optionalChildren [
*648 (Text
uid 31447,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "95400,9000,96600,10000"
st "rtl"
blo "95400,9800"
tm "SaCptArchNameMgr"
)
]
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*649 (Text
uid 31451,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "95400,6000,100000,7000"
st "vx1392_lib"
blo "95400,6800"
tm "BdLibraryNameMgr"
)
*650 (Text
uid 31452,0
va (VaSet
font "arial,8,1"
)
xt "95400,7000,97000,8000"
st "ctrl"
blo "95400,7800"
tm "CptNameMgr"
)
*651 (Text
uid 31453,0
va (VaSet
font "arial,8,1"
)
xt "95400,8000,96400,9000"
st "I7"
blo "95400,8800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 31454,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 31455,0
text (MLText
uid 31456,0
va (VaSet
font "Courier New,8,0"
)
xt "71000,-7000,71000,-7000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 33280,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "89250,8250,90750,9750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archName "rtl"
archType 2
archFileType "VHDL_TEXT"
)
*652 (Net
uid 31946,0
lang 2
decl (Decl
n "DL7"
t "std_logic"
eolc "-- Pilotaggio led rosso vicino a ALICLK (su pannello)"
preAdd 0
posAdd 0
o 110
suid 201,0
)
declText (MLText
uid 31947,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*653 (MWC
uid 31987,0
optionalChildren [
*654 (CptPort
uid 31974,0
optionalChildren [
*655 (Line
uid 31978,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "74000,8000,75000,8000"
pts [
"74000,8000"
"75000,8000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 31975,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "73250,7625,74000,8375"
)
tg (CPTG
uid 31976,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31977,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "71000,7500,72400,8500"
st "din"
blo "71000,8300"
)
s (Text
uid 31996,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "71000,8500,71000,8500"
blo "71000,8500"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "din"
t "std_logic"
o 150
suid 1,0
)
)
)
*656 (CptPort
uid 31979,0
optionalChildren [
*657 (Line
uid 31983,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "78750,8000,79000,8000"
pts [
"79000,8000"
"78750,8000"
]
)
*658 (Circle
uid 31984,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "78000,7625,78750,8375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 31980,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "79000,7625,79750,8375"
)
tg (CPTG
uid 31981,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 31982,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "80950,7500,82750,8500"
st "dout"
ju 2
blo "82750,8300"
)
s (Text
uid 31997,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "82750,8500,82750,8500"
ju 2
blo "82750,8500"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "-- Pilotaggio led rosso vicino a ALICLK (su pannello)"
preAdd 0
posAdd 0
o 110
suid 2,0
)
)
)
*659 (CommentGraphic
uid 31985,0
shape (CustomPolygon
pts [
"75000,6000"
"78000,8000"
"75000,10000"
"75000,6000"
]
uid 31986,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "75000,6000,78000,10000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 31988,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "74000,6000,79000,10000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 31989,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*660 (Text
uid 31990,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "76350,8100,81550,9100"
st "moduleware"
blo "76350,8900"
)
*661 (Text
uid 31991,0
va (VaSet
font "arial,8,1"
)
xt "76350,9100,77950,10100"
st "inv"
blo "76350,9900"
)
*662 (Text
uid 31992,0
va (VaSet
font "arial,8,1"
)
xt "76350,10100,77750,11100"
st "I17"
blo "76350,10900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 31993,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 31994,0
text (MLText
uid 31995,0
va (VaSet
font "Courier New,8,0"
)
xt "71000,-12600,71000,-12600"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*663 (MWC
uid 32017,0
optionalChildren [
*664 (CptPort
uid 32006,0
optionalChildren [
*665 (Line
uid 32010,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "79000,-2000,79000,-2000"
pts [
"79000,-2000"
"79000,-2000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 32007,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "78625,-2000,79375,-1250"
)
tg (CPTG
uid 32008,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32009,0
sl 0
ro 270
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "78578,-890,79578,910"
st "dout"
blo "79378,910"
)
s (Text
uid 32026,0
sl 0
ro 270
va (VaSet
font "arial,8,0"
)
xt "79578,910,79578,910"
blo "79578,910"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 157
suid 1,0
)
)
)
*666 (Grouping
uid 32011,0
optionalChildren [
*667 (CommentGraphic
uid 32013,0
shape (PolyLine2D
pts [
"79000,-2000"
"79000,-4000"
]
uid 32014,0
layer 0
sl 0
ro 90
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "79000,-4000,79000,-2000"
)
oxt "7000,6000,7000,8000"
)
*668 (CommentGraphic
uid 32015,0
shape (PolyLine2D
pts [
"78000,-4000"
"80000,-4000"
]
uid 32016,0
layer 0
sl 0
ro 90
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "78000,-4000,80000,-4000"
)
oxt "6000,6000,8000,6000"
)
]
shape (GroupingShape
uid 32012,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "78000,-4000,80000,-2000"
)
oxt "6000,6000,8000,8000"
)
]
shape (Rectangle
uid 32018,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "78000,-4000,80000,-2000"
fos 1
)
showPorts 0
oxt "6000,6000,8000,8000"
ttg (MlTextGroup
uid 32019,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*669 (Text
uid 32020,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "79350,-4900,84550,-3900"
st "moduleware"
blo "79350,-4100"
)
*670 (Text
uid 32021,0
va (VaSet
font "arial,8,1"
)
xt "79350,-3900,81250,-2900"
st "vdd"
blo "79350,-3100"
)
*671 (Text
uid 32022,0
va (VaSet
font "arial,8,1"
)
xt "79350,-2900,80750,-1900"
st "I18"
blo "79350,-2100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 32023,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 32024,0
text (MLText
uid 32025,0
va (VaSet
font "Courier New,8,0"
)
xt "78400,-23600,78400,-23600"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*672 (Net
uid 32409,0
decl (Decl
n "dout"
t "std_logic"
o 157
suid 204,0
)
declText (MLText
uid 32410,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*673 (MWC
uid 32807,0
optionalChildren [
*674 (CptPort
uid 32816,0
optionalChildren [
*675 (Line
uid 32821,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "74000,14000,75000,14000"
pts [
"74000,14000"
"75000,14000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 32817,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "73250,13625,74000,14375"
)
tg (CPTG
uid 32818,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32819,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "71000,13500,72400,14500"
st "din"
blo "71000,14300"
)
s (Text
uid 32820,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "71000,14500,71000,14500"
blo "71000,14500"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 153
)
)
)
*676 (CptPort
uid 32822,0
optionalChildren [
*677 (Line
uid 32827,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "78750,14000,79000,14000"
pts [
"79000,14000"
"78750,14000"
]
)
*678 (Circle
uid 32828,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "78000,13625,78750,14375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 32823,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "79000,13625,79750,14375"
)
tg (CPTG
uid 32824,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32825,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "80950,13500,82750,14500"
st "dout"
ju 2
blo "82750,14300"
)
s (Text
uid 32826,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "82750,14500,82750,14500"
ju 2
blo "82750,14500"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dout"
t "std_logic"
o 158
)
)
)
*679 (CommentGraphic
uid 32829,0
shape (CustomPolygon
pts [
"75000,12000"
"78000,14000"
"75000,16000"
"75000,12000"
]
uid 32830,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "75000,12000,78000,16000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 32808,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "74000,12000,79000,16000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 32809,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*680 (Text
uid 32810,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "76350,14100,81550,15100"
st "moduleware"
blo "76350,14900"
)
*681 (Text
uid 32811,0
va (VaSet
font "arial,8,1"
)
xt "76350,15100,77950,16100"
st "inv"
blo "76350,15900"
)
*682 (Text
uid 32812,0
va (VaSet
font "arial,8,1"
)
xt "76350,16100,77750,17100"
st "I19"
blo "76350,16900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 32813,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 32814,0
text (MLText
uid 32815,0
va (VaSet
font "Courier New,8,0"
)
xt "71000,-6600,71000,-6600"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*683 (Net
uid 32839,0
lang 2
decl (Decl
n "dout1"
t "std_logic"
o 158
suid 206,0
)
declText (MLText
uid 32840,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*684 (Net
uid 32853,0
decl (Decl
n "TRIGLED"
t "std_logic"
o 153
suid 207,0
)
declText (MLText
uid 32854,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*685 (Net
uid 34548,0
decl (Decl
n "FWIMG2LOAD"
t "std_logic"
o 159
suid 208,0
)
declText (MLText
uid 34549,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*686 (PortIoInOut
uid 34568,0
shape (CompositeShape
uid 34569,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 34570,0
sl 0
xt "67500,67625,69000,68375"
)
(Line
uid 34571,0
sl 0
xt "67000,68000,67500,68000"
pts [
"67000,68000"
"67500,68000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 34572,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34573,0
va (VaSet
font "arial,8,0"
)
xt "70000,67500,76700,68500"
st "NCYC_RELOAD"
blo "70000,68300"
tm "WireNameMgr"
)
)
)
*687 (Wire
uid 2344,0
shape (OrthoPolyLine
uid 2345,0
va (VaSet
vasetType 3
)
xt "25750,42000,29000,42000"
pts [
"25750,42000"
"29000,42000"
]
)
start &60
end &134
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2348,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2349,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "27000,41000,30600,42000"
st "NOE16W"
blo "27000,41800"
tm "WireNameMgr"
)
)
on &140
)
*688 (Wire
uid 2350,0
shape (OrthoPolyLine
uid 2351,0
va (VaSet
vasetType 3
)
xt "25750,41000,29000,41000"
pts [
"25750,41000"
"29000,41000"
]
)
start &59
end &133
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2354,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2355,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "27000,40000,30500,41000"
st "NOE16R"
blo "27000,40800"
tm "WireNameMgr"
)
)
on &139
)
*689 (Wire
uid 2356,0
shape (OrthoPolyLine
uid 2357,0
va (VaSet
vasetType 3
)
xt "25750,43000,29000,43000"
pts [
"25750,43000"
"29000,43000"
]
)
start &61
end &135
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2360,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2361,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "27000,42000,30500,43000"
st "NOE32R"
blo "27000,42800"
tm "WireNameMgr"
)
)
on &141
)
*690 (Wire
uid 2380,0
shape (OrthoPolyLine
uid 2381,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "25750,36000,29000,36000"
pts [
"25750,36000"
"29000,36000"
]
)
start &52
end &128
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2384,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2385,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "27000,35000,32000,36000"
st "VAD : (31:1)"
blo "27000,35800"
tm "WireNameMgr"
)
)
on &145
)
*691 (Wire
uid 2386,0
shape (OrthoPolyLine
uid 2387,0
va (VaSet
vasetType 3
)
xt "25750,38000,29000,38000"
pts [
"25750,38000"
"29000,38000"
]
)
start &56
end &130
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2390,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2391,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "27000,37000,29700,38000"
st "INTR1"
blo "27000,37800"
tm "WireNameMgr"
)
)
on &146
)
*692 (Wire
uid 2392,0
shape (OrthoPolyLine
uid 2393,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "25750,37000,29000,37000"
pts [
"25750,37000"
"29000,37000"
]
)
start &53
end &129
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2396,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2397,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "27000,36000,32000,37000"
st "VDB : (31:0)"
blo "27000,36800"
tm "WireNameMgr"
)
)
on &147
)
*693 (Wire
uid 2398,0
shape (OrthoPolyLine
uid 2399,0
va (VaSet
vasetType 3
)
xt "25750,39000,29000,39000"
pts [
"25750,39000"
"29000,39000"
]
)
start &57
end &131
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2402,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2403,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "27000,38000,29700,39000"
st "INTR2"
blo "27000,38800"
tm "WireNameMgr"
)
)
on &148
)
*694 (Wire
uid 2404,0
shape (OrthoPolyLine
uid 2405,0
va (VaSet
vasetType 3
)
xt "25750,40000,29000,40000"
pts [
"25750,40000"
"29000,40000"
]
)
start &58
end &132
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2408,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2409,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "27000,39000,30000,40000"
st "ADLTC"
blo "27000,39800"
tm "WireNameMgr"
)
)
on &149
)
*695 (Wire
uid 2410,0
shape (OrthoPolyLine
uid 2411,0
va (VaSet
vasetType 3
)
xt "25750,31000,29000,31000"
pts [
"25750,31000"
"29000,31000"
]
)
start &46
end &123
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2414,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2415,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "27000,30000,31400,31000"
st "IACKOUTB"
blo "27000,30800"
tm "WireNameMgr"
)
)
on &154
)
*696 (Wire
uid 2416,0
shape (OrthoPolyLine
uid 2417,0
va (VaSet
vasetType 3
)
xt "25750,34000,29000,34000"
pts [
"25750,34000"
"29000,34000"
]
)
start &50
end &126
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2420,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2421,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "27000,33000,30800,34000"
st "MYBERR"
blo "27000,33800"
tm "WireNameMgr"
)
)
on &150
)
*697 (Wire
uid 2428,0
shape (OrthoPolyLine
uid 2429,0
va (VaSet
vasetType 3
)
xt "25750,33000,29000,33000"
pts [
"25750,33000"
"29000,33000"
]
)
start &48
end &125
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2432,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2433,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "27000,32000,30700,33000"
st "NOEDTK"
blo "27000,32800"
tm "WireNameMgr"
)
)
on &152
)
*698 (Wire
uid 2434,0
shape (OrthoPolyLine
uid 2435,0
va (VaSet
vasetType 3
)
xt "25750,32000,29000,32000"
pts [
"25750,32000"
"29000,32000"
]
)
start &47
end &124
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2438,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2439,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "27000,31000,30400,32000"
st "NDTKIN"
blo "27000,31800"
tm "WireNameMgr"
)
)
on &153
)
*699 (Wire
uid 2440,0
shape (OrthoPolyLine
uid 2441,0
va (VaSet
vasetType 3
)
xt "25750,35000,29000,35000"
pts [
"25750,35000"
"29000,35000"
]
)
start &51
end &127
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2444,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2445,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "27000,34000,30800,35000"
st "LWORDB"
blo "27000,34800"
tm "WireNameMgr"
)
)
on &155
)
*700 (Wire
uid 2446,0
shape (OrthoPolyLine
uid 2447,0
va (VaSet
vasetType 3
)
xt "25750,44000,29000,44000"
pts [
"25750,44000"
"29000,44000"
]
)
start &62
end &136
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2450,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2451,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "27000,43000,30600,44000"
st "NOE32W"
blo "27000,43800"
tm "WireNameMgr"
)
)
on &156
)
*701 (Wire
uid 2452,0
shape (OrthoPolyLine
uid 2453,0
va (VaSet
vasetType 3
)
xt "25750,45000,29000,45000"
pts [
"25750,45000"
"29000,45000"
]
)
start &63
end &137
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2456,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2457,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "27000,44000,30500,45000"
st "NOE64R"
blo "27000,44800"
tm "WireNameMgr"
)
)
on &158
)
*702 (Wire
uid 2464,0
shape (OrthoPolyLine
uid 2465,0
va (VaSet
vasetType 3
)
xt "25750,46000,29000,46000"
pts [
"25750,46000"
"29000,46000"
]
)
start &64
end &138
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2468,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2469,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "27000,45000,30200,46000"
st "NOEAD"
blo "27000,45800"
tm "WireNameMgr"
)
)
on &157
)
*703 (Wire
uid 2658,0
shape (OrthoPolyLine
uid 2659,0
va (VaSet
vasetType 3
)
xt "61750,24000,66000,24000"
pts [
"61750,24000"
"66000,24000"
]
)
start &19
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 2662,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2663,0
va (VaSet
font "arial,8,0"
)
xt "62000,23000,64100,24000"
st "REG"
blo "62000,23800"
tm "WireNameMgr"
)
)
on &142
)
*704 (Wire
uid 2664,0
shape (OrthoPolyLine
uid 2665,0
va (VaSet
vasetType 3
)
xt "61750,25000,66000,25000"
pts [
"61750,25000"
"66000,25000"
]
)
start &22
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 2668,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2669,0
va (VaSet
font "arial,8,0"
)
xt "62000,24000,65200,25000"
st "DEBUG"
blo "62000,24800"
tm "WireNameMgr"
)
)
on &160
)
*705 (Wire
uid 2694,0
shape (OrthoPolyLine
uid 2695,0
va (VaSet
vasetType 3
)
xt "37000,20000,42250,20000"
pts [
"37000,20000"
"42250,20000"
]
)
end &13
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2698,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2699,0
va (VaSet
font "arial,8,0"
)
xt "38000,19000,39900,20000"
st "CLK"
blo "38000,19800"
tm "WireNameMgr"
)
)
on &106
)
*706 (Wire
uid 2700,0
shape (OrthoPolyLine
uid 2701,0
va (VaSet
vasetType 3
)
xt "37000,21000,42250,21000"
pts [
"37000,21000"
"42250,21000"
]
)
end &14
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2704,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2705,0
va (VaSet
font "arial,8,0"
)
xt "38000,20000,41300,21000"
st "HWRES"
blo "38000,20800"
tm "WireNameMgr"
)
)
on &107
)
*707 (Wire
uid 2706,0
shape (OrthoPolyLine
uid 2707,0
va (VaSet
vasetType 3
)
xt "37000,22000,42250,22000"
pts [
"37000,22000"
"42250,22000"
]
)
end &20
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2710,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2711,0
va (VaSet
font "arial,8,0"
)
xt "38000,21000,40900,22000"
st "PULSE"
blo "38000,21800"
tm "WireNameMgr"
)
)
on &144
)
*708 (Wire
uid 2712,0
shape (OrthoPolyLine
uid 2713,0
va (VaSet
vasetType 3
)
xt "37000,23000,42250,23000"
pts [
"37000,23000"
"42250,23000"
]
)
end &21
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2716,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2717,0
va (VaSet
font "arial,8,0"
)
xt "38000,22000,40200,23000"
st "TICK"
blo "38000,22800"
tm "WireNameMgr"
)
)
on &143
)
*709 (Wire
uid 2718,0
shape (OrthoPolyLine
uid 2719,0
va (VaSet
vasetType 3
)
xt "58750,2000,65000,2000"
pts [
"58750,2000"
"65000,2000"
]
)
start &168
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 2722,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2723,0
va (VaSet
font "arial,8,0"
)
xt "60000,1000,63300,2000"
st "HWRES"
blo "60000,1800"
tm "WireNameMgr"
)
)
on &107
)
*710 (Wire
uid 2732,0
shape (OrthoPolyLine
uid 2733,0
va (VaSet
vasetType 3
)
xt "58750,4000,65000,4000"
pts [
"58750,4000"
"65000,4000"
]
)
start &169
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 2736,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2737,0
va (VaSet
font "arial,8,0"
)
xt "60000,3000,63000,4000"
st "CLEAR"
blo "60000,3800"
tm "WireNameMgr"
)
)
on &108
)
*711 (Wire
uid 2738,0
shape (OrthoPolyLine
uid 2739,0
va (VaSet
vasetType 3
)
xt "58750,5000,65000,5000"
pts [
"58750,5000"
"65000,5000"
]
)
start &170
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 2742,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2743,0
va (VaSet
font "arial,8,0"
)
xt "60000,4000,64300,5000"
st "HWCLEAR"
blo "60000,4800"
tm "WireNameMgr"
)
)
on &109
)
*712 (Wire
uid 2744,0
shape (OrthoPolyLine
uid 2745,0
va (VaSet
vasetType 3
)
xt "58750,6000,65000,6000"
pts [
"58750,6000"
"65000,6000"
]
)
start &171
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 2748,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2749,0
va (VaSet
font "arial,8,0"
)
xt "60000,5000,63200,6000"
st "DEBUG"
blo "60000,5800"
tm "WireNameMgr"
)
)
on &160
)
*713 (Wire
uid 2750,0
shape (OrthoPolyLine
uid 2751,0
va (VaSet
vasetType 3
)
xt "58750,7000,65000,7000"
pts [
"58750,7000"
"65000,7000"
]
)
start &172
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 2754,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2755,0
va (VaSet
font "arial,8,0"
)
xt "60000,6000,62100,7000"
st "REG"
blo "60000,6800"
tm "WireNameMgr"
)
)
on &142
)
*714 (Wire
uid 2762,0
shape (OrthoPolyLine
uid 2763,0
va (VaSet
vasetType 3
)
xt "39000,2000,45250,2000"
pts [
"39000,2000"
"45250,2000"
]
)
end &163
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2766,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2767,0
va (VaSet
font "arial,8,0"
)
xt "40000,1000,41900,2000"
st "CLK"
blo "40000,1800"
tm "WireNameMgr"
)
)
on &106
)
*715 (Wire
uid 2800,0
shape (OrthoPolyLine
uid 2801,0
va (VaSet
vasetType 3
)
xt "39000,7000,45250,7000"
pts [
"39000,7000"
"45250,7000"
]
)
end &167
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2804,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2805,0
va (VaSet
font "arial,8,0"
)
xt "40000,6000,44000,7000"
st "WDOGTO"
blo "40000,6800"
tm "WireNameMgr"
)
)
on &151
)
*716 (Wire
uid 2814,0
shape (OrthoPolyLine
uid 2815,0
va (VaSet
vasetType 3
)
xt "39000,9000,45250,9000"
pts [
"39000,9000"
"45250,9000"
]
)
end &173
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2818,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2819,0
va (VaSet
font "arial,8,0"
)
xt "40000,8000,42900,9000"
st "PULSE"
blo "40000,8800"
tm "WireNameMgr"
)
)
on &144
)
*717 (Wire
uid 2850,0
shape (OrthoPolyLine
uid 2851,0
va (VaSet
vasetType 3
)
xt "25750,30000,36000,30000"
pts [
"25750,30000"
"36000,30000"
]
)
start &39
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 2854,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2855,0
va (VaSet
font "arial,8,0"
)
xt "27000,29000,31000,30000"
st "WDOGTO"
blo "27000,29800"
tm "WireNameMgr"
)
)
on &151
)
*718 (Wire
uid 2976,0
shape (OrthoPolyLine
uid 2977,0
va (VaSet
vasetType 3
)
xt "25750,51000,36000,51000"
pts [
"25750,51000"
"36000,51000"
]
)
start &74
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 2980,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2981,0
va (VaSet
font "arial,8,0"
)
xt "27000,50000,30600,51000"
st "EVREAD"
blo "27000,50800"
tm "WireNameMgr"
)
)
on &159
)
*719 (Wire
uid 2982,0
shape (OrthoPolyLine
uid 2983,0
va (VaSet
vasetType 3
)
xt "25750,52000,36000,52000"
pts [
"25750,52000"
"36000,52000"
]
)
start &77
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 2986,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2987,0
va (VaSet
font "arial,8,0"
)
xt "27000,51000,30200,52000"
st "DEBUG"
blo "27000,51800"
tm "WireNameMgr"
)
)
on &160
)
*720 (Wire
uid 2994,0
shape (OrthoPolyLine
uid 2995,0
va (VaSet
vasetType 3
)
xt "25750,54000,36000,54000"
pts [
"25750,54000"
"36000,54000"
]
)
start &78
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 2998,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2999,0
va (VaSet
font "arial,8,0"
)
xt "27000,53000,29100,54000"
st "REG"
blo "27000,53800"
tm "WireNameMgr"
)
)
on &142
)
*721 (Wire
uid 3000,0
shape (OrthoPolyLine
uid 3001,0
va (VaSet
vasetType 3
)
xt "25750,55000,36000,55000"
pts [
"25750,55000"
"36000,55000"
]
)
start &79
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 3004,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3005,0
va (VaSet
font "arial,8,0"
)
xt "27000,54000,29900,55000"
st "PULSE"
blo "27000,54800"
tm "WireNameMgr"
)
)
on &144
)
*722 (Wire
uid 3006,0
shape (OrthoPolyLine
uid 3007,0
va (VaSet
vasetType 3
)
xt "25750,56000,36000,56000"
pts [
"25750,56000"
"36000,56000"
]
)
start &80
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 3010,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3011,0
va (VaSet
font "arial,8,0"
)
xt "27000,55000,29200,56000"
st "TICK"
blo "27000,55800"
tm "WireNameMgr"
)
)
on &143
)
*723 (Wire
uid 3174,0
shape (OrthoPolyLine
uid 3175,0
va (VaSet
vasetType 3
)
xt "61750,23000,65000,23000"
pts [
"61750,23000"
"65000,23000"
]
)
start &18
end &189
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3178,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3179,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "65000,22000,67300,23000"
st "SCL1"
blo "65000,22800"
tm "WireNameMgr"
)
)
on &240
)
*724 (Wire
uid 3180,0
shape (OrthoPolyLine
uid 3181,0
va (VaSet
vasetType 3
)
xt "61750,22000,65000,22000"
pts [
"61750,22000"
"65000,22000"
]
)
start &17
end &188
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3184,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3185,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "65000,21000,67400,22000"
st "SDA1"
blo "65000,21800"
tm "WireNameMgr"
)
)
on &239
)
*725 (Wire
uid 3186,0
shape (OrthoPolyLine
uid 3187,0
va (VaSet
vasetType 3
)
xt "61750,21000,65000,21000"
pts [
"61750,21000"
"65000,21000"
]
)
start &16
end &187
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3190,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3191,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "65000,20000,67300,21000"
st "SCL0"
blo "65000,20800"
tm "WireNameMgr"
)
)
on &238
)
*726 (Wire
uid 3192,0
shape (OrthoPolyLine
uid 3193,0
va (VaSet
vasetType 3
)
xt "61750,20000,65000,20000"
pts [
"61750,20000"
"65000,20000"
]
)
start &15
end &186
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3196,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3197,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "65000,19000,67400,20000"
st "SDA0"
blo "65000,19800"
tm "WireNameMgr"
)
)
on &237
)
*727 (Wire
uid 3320,0
shape (OrthoPolyLine
uid 3321,0
va (VaSet
vasetType 3
)
xt "-4000,31000,6250,31000"
pts [
"-4000,31000"
"6250,31000"
]
)
end &36
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3324,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3325,0
va (VaSet
font "arial,8,0"
)
xt "-3000,30000,300,31000"
st "HWRES"
blo "-3000,30800"
tm "WireNameMgr"
)
)
on &107
)
*728 (Wire
uid 3326,0
shape (OrthoPolyLine
uid 3327,0
va (VaSet
vasetType 3
)
xt "-4000,32000,6250,32000"
pts [
"-4000,32000"
"6250,32000"
]
)
end &37
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3330,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3331,0
va (VaSet
font "arial,8,0"
)
xt "-3000,31000,0,32000"
st "CLEAR"
blo "-3000,31800"
tm "WireNameMgr"
)
)
on &108
)
*729 (Wire
uid 3332,0
shape (OrthoPolyLine
uid 3333,0
va (VaSet
vasetType 3
)
xt "-4000,33000,6250,33000"
pts [
"-4000,33000"
"6250,33000"
]
)
end &38
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3336,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3337,0
va (VaSet
font "arial,8,0"
)
xt "-3000,32000,1300,33000"
st "HWCLEAR"
blo "-3000,32800"
tm "WireNameMgr"
)
)
on &109
)
*730 (Wire
uid 3571,0
shape (OrthoPolyLine
uid 3572,0
va (VaSet
vasetType 3
)
xt "-2000,0,5000,0"
pts [
"-2000,0"
"5000,0"
]
)
start &191
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 3575,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3576,0
va (VaSet
font "arial,8,0"
)
xt "0,-1000,2100,0"
st "VDD"
blo "0,-200"
tm "WireNameMgr"
)
)
on &199
)
*731 (Wire
uid 4481,0
shape (OrthoPolyLine
uid 4482,0
va (VaSet
vasetType 3
)
xt "26750,-11000,37000,-11000"
pts [
"26750,-11000"
"37000,-11000"
]
)
start &211
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 4485,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4486,0
va (VaSet
font "arial,8,0"
)
xt "28000,-12000,31200,-11000"
st "DEBUG"
blo "28000,-11200"
tm "WireNameMgr"
)
)
on &160
)
*732 (Wire
uid 4493,0
shape (OrthoPolyLine
uid 4494,0
va (VaSet
vasetType 3
)
xt "26750,-9000,37000,-9000"
pts [
"26750,-9000"
"37000,-9000"
]
)
start &212
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 4497,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4498,0
va (VaSet
font "arial,8,0"
)
xt "28000,-10000,30100,-9000"
st "REG"
blo "28000,-9200"
tm "WireNameMgr"
)
)
on &142
)
*733 (Wire
uid 4499,0
shape (OrthoPolyLine
uid 4500,0
va (VaSet
vasetType 3
)
xt "-4000,-17000,6250,-17000"
pts [
"-4000,-17000"
"6250,-17000"
]
)
end &202
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4503,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4504,0
va (VaSet
font "arial,8,0"
)
xt "-3000,-18000,-1100,-17000"
st "CLK"
blo "-3000,-17200"
tm "WireNameMgr"
)
)
on &106
)
*734 (Wire
uid 4505,0
shape (OrthoPolyLine
uid 4506,0
va (VaSet
vasetType 3
)
xt "-4000,-16000,6250,-16000"
pts [
"-4000,-16000"
"6250,-16000"
]
)
end &203
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4509,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4510,0
va (VaSet
font "arial,8,0"
)
xt "-3000,-17000,300,-16000"
st "HWRES"
blo "-3000,-16200"
tm "WireNameMgr"
)
)
on &107
)
*735 (Wire
uid 4511,0
shape (OrthoPolyLine
uid 4512,0
va (VaSet
vasetType 3
)
xt "-4000,-15000,6250,-15000"
pts [
"-4000,-15000"
"6250,-15000"
]
)
end &204
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4515,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4516,0
va (VaSet
font "arial,8,0"
)
xt "-3000,-16000,0,-15000"
st "CLEAR"
blo "-3000,-15200"
tm "WireNameMgr"
)
)
on &108
)
*736 (Wire
uid 4523,0
shape (OrthoPolyLine
uid 4524,0
va (VaSet
vasetType 3
)
xt "-4000,-13000,6250,-13000"
pts [
"-4000,-13000"
"6250,-13000"
]
)
end &213
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4527,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4528,0
va (VaSet
font "arial,8,0"
)
xt "-3000,-14000,-100,-13000"
st "PULSE"
blo "-3000,-13200"
tm "WireNameMgr"
)
)
on &144
)
*737 (Wire
uid 4529,0
shape (OrthoPolyLine
uid 4530,0
va (VaSet
vasetType 3
)
xt "-4000,-12000,6250,-12000"
pts [
"-4000,-12000"
"6250,-12000"
]
)
end &214
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4533,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4534,0
va (VaSet
font "arial,8,0"
)
xt "-3000,-13000,-800,-12000"
st "TICK"
blo "-3000,-12200"
tm "WireNameMgr"
)
)
on &143
)
*738 (Wire
uid 5471,0
shape (OrthoPolyLine
uid 5472,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "65750,64000,73000,64000"
pts [
"65750,64000"
"73000,64000"
]
)
start &436
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 5475,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5476,0
va (VaSet
font "arial,8,0"
)
xt "66000,63000,71700,64000"
st "FBOUT : (7:0)"
blo "66000,63800"
tm "WireNameMgr"
)
)
on &122
)
*739 (Wire
uid 5479,0
shape (OrthoPolyLine
uid 5480,0
va (VaSet
vasetType 3
)
xt "65750,65000,73000,65000"
pts [
"65750,65000"
"73000,65000"
]
)
start &437
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 5483,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5484,0
va (VaSet
font "arial,8,0"
)
xt "66000,64000,70500,65000"
st "LOAD_RES"
blo "66000,64800"
tm "WireNameMgr"
)
)
on &227
)
*740 (Wire
uid 5485,0
shape (OrthoPolyLine
uid 5486,0
va (VaSet
vasetType 3
)
xt "65750,66000,73000,66000"
pts [
"65750,66000"
"73000,66000"
]
)
start &441
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 5489,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5490,0
va (VaSet
font "arial,8,0"
)
xt "66000,65000,68100,66000"
st "REG"
blo "66000,65800"
tm "WireNameMgr"
)
)
on &142
)
*741 (Wire
uid 5491,0
shape (OrthoPolyLine
uid 5492,0
va (VaSet
vasetType 3
)
xt "65750,67000,73000,67000"
pts [
"65750,67000"
"73000,67000"
]
)
start &443
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 5495,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5496,0
va (VaSet
font "arial,8,0"
)
xt "66000,66000,69200,67000"
st "DEBUG"
blo "66000,66800"
tm "WireNameMgr"
)
)
on &160
)
*742 (Wire
uid 5497,0
shape (OrthoPolyLine
uid 5498,0
va (VaSet
vasetType 3
)
xt "42000,61000,47250,61000"
pts [
"42000,61000"
"47250,61000"
]
)
end &429
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5501,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5502,0
va (VaSet
font "arial,8,0"
)
xt "43000,60000,44900,61000"
st "CLK"
blo "43000,60800"
tm "WireNameMgr"
)
)
on &106
)
*743 (Wire
uid 5503,0
shape (OrthoPolyLine
uid 5504,0
va (VaSet
vasetType 3
)
xt "42000,62000,47250,62000"
pts [
"42000,62000"
"47250,62000"
]
)
end &430
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5507,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5508,0
va (VaSet
font "arial,8,0"
)
xt "43000,61000,46300,62000"
st "HWRES"
blo "43000,61800"
tm "WireNameMgr"
)
)
on &107
)
*744 (Wire
uid 5517,0
shape (OrthoPolyLine
uid 5518,0
va (VaSet
vasetType 3
)
xt "42000,64000,47250,64000"
pts [
"42000,64000"
"47250,64000"
]
)
end &442
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5521,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5522,0
va (VaSet
font "arial,8,0"
)
xt "43000,63000,45900,64000"
st "PULSE"
blo "43000,63800"
tm "WireNameMgr"
)
)
on &144
)
*745 (Wire
uid 5777,0
shape (OrthoPolyLine
uid 5778,0
va (VaSet
vasetType 3
)
xt "39000,5000,45250,5000"
pts [
"39000,5000"
"45250,5000"
]
)
end &166
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5781,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5782,0
va (VaSet
font "arial,8,0"
)
xt "40000,4000,44500,5000"
st "LOAD_RES"
blo "40000,4800"
tm "WireNameMgr"
)
)
on &227
)
*746 (Wire
uid 7485,0
shape (OrthoPolyLine
uid 7486,0
va (VaSet
vasetType 3
)
xt "-4000,30000,6250,30000"
pts [
"-4000,30000"
"6250,30000"
]
)
end &35
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 7489,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7490,0
va (VaSet
font "arial,8,0"
)
xt "-3000,29000,-1100,30000"
st "CLK"
blo "-3000,29800"
tm "WireNameMgr"
)
)
on &106
)
*747 (Wire
uid 8283,0
shape (OrthoPolyLine
uid 8284,0
va (VaSet
vasetType 3
)
xt "-3000,36000,6250,36000"
pts [
"-3000,36000"
"6250,36000"
]
)
start &230
end &42
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8287,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8288,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-2000,35000,400,36000"
st "DS1B"
blo "-2000,35800"
tm "WireNameMgr"
)
)
on &112
)
*748 (Wire
uid 8289,0
shape (OrthoPolyLine
uid 8290,0
va (VaSet
vasetType 3
)
xt "-3000,37000,6250,37000"
pts [
"-3000,37000"
"6250,37000"
]
)
start &231
end &43
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8293,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8294,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-2000,36000,1400,37000"
st "WRITEB"
blo "-2000,36800"
tm "WireNameMgr"
)
)
on &113
)
*749 (Wire
uid 8295,0
shape (OrthoPolyLine
uid 8296,0
va (VaSet
vasetType 3
)
xt "-3000,35000,6250,35000"
pts [
"-3000,35000"
"6250,35000"
]
)
start &229
end &41
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8299,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8300,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-2000,34000,400,35000"
st "DS0B"
blo "-2000,34800"
tm "WireNameMgr"
)
)
on &111
)
*750 (Wire
uid 8301,0
shape (OrthoPolyLine
uid 8302,0
va (VaSet
vasetType 3
)
xt "-3000,34000,6250,34000"
pts [
"-3000,34000"
"6250,34000"
]
)
start &228
end &40
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8305,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8306,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-2000,33000,-100,34000"
st "ASB"
blo "-2000,33800"
tm "WireNameMgr"
)
)
on &110
)
*751 (Wire
uid 8307,0
shape (OrthoPolyLine
uid 8308,0
va (VaSet
vasetType 3
)
xt "-3000,40000,6250,40000"
pts [
"-3000,40000"
"6250,40000"
]
)
start &234
end &49
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8311,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8312,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-2000,39000,2300,40000"
st "BERRVME"
blo "-2000,39800"
tm "WireNameMgr"
)
)
on &116
)
*752 (Wire
uid 8313,0
shape (OrthoPolyLine
uid 8314,0
va (VaSet
vasetType 3
)
xt "-3000,39000,6250,39000"
pts [
"-3000,39000"
"6250,39000"
]
)
start &233
end &45
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8317,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8318,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-2000,38000,1500,39000"
st "IACKINB"
blo "-2000,38800"
tm "WireNameMgr"
)
)
on &115
)
*753 (Wire
uid 8319,0
shape (OrthoPolyLine
uid 8320,0
va (VaSet
vasetType 3
)
xt "-3000,38000,6250,38000"
pts [
"-3000,38000"
"6250,38000"
]
)
start &232
end &44
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8323,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8324,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-2000,37000,700,38000"
st "IACKB"
blo "-2000,37800"
tm "WireNameMgr"
)
)
on &114
)
*754 (Wire
uid 8325,0
shape (OrthoPolyLine
uid 8326,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-3000,41000,6250,41000"
pts [
"-3000,41000"
"6250,41000"
]
)
start &235
end &54
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 8329,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8330,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-2000,40000,2700,41000"
st "AMB : (5:0)"
blo "-2000,40800"
tm "WireNameMgr"
)
)
on &117
)
*755 (Wire
uid 8331,0
shape (OrthoPolyLine
uid 8332,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-3000,42000,6250,42000"
pts [
"-3000,42000"
"6250,42000"
]
)
start &236
end &55
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 8335,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8336,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-2000,41000,2100,42000"
st "GA : (3:0)"
blo "-2000,41800"
tm "WireNameMgr"
)
)
on &200
)
*756 (Wire
uid 8383,0
shape (OrthoPolyLine
uid 8384,0
va (VaSet
vasetType 3
)
xt "65750,63000,67000,63000"
pts [
"65750,63000"
"66000,63000"
"67000,63000"
]
)
start &435
end &244
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8387,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8388,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "67000,62000,69900,63000"
st "F_SCK"
blo "67000,62800"
tm "WireNameMgr"
)
)
on &245
)
*757 (Wire
uid 8389,0
shape (OrthoPolyLine
uid 8390,0
va (VaSet
vasetType 3
)
xt "65750,62000,67000,62000"
pts [
"65750,62000"
"66000,62000"
"67000,62000"
]
)
start &433
end &243
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8393,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8394,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "67000,61000,69000,62000"
st "F_SI"
blo "67000,61800"
tm "WireNameMgr"
)
)
on &246
)
*758 (Wire
uid 8395,0
shape (OrthoPolyLine
uid 8396,0
va (VaSet
vasetType 3
)
xt "65750,61000,67000,61000"
pts [
"65750,61000"
"66000,61000"
"67000,61000"
]
)
start &431
end &242
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8399,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8400,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "67000,60000,69000,61000"
st "FCS"
blo "67000,60800"
tm "WireNameMgr"
)
)
on &247
)
*759 (Wire
uid 8461,0
shape (OrthoPolyLine
uid 8462,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,-17000,35000,-17000"
pts [
"26750,-17000"
"35000,-17000"
]
)
start &205
end &248
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 8465,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8466,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "28000,-18000,34300,-17000"
st "SP_PDL : (47:0)"
blo "28000,-17200"
tm "WireNameMgr"
)
)
on &286
)
*760 (Wire
uid 8467,0
shape (OrthoPolyLine
uid 8468,0
va (VaSet
vasetType 3
)
xt "26750,-14000,35000,-14000"
pts [
"26750,-14000"
"35000,-14000"
]
)
start &208
end &251
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8471,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8472,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "28000,-15000,32300,-14000"
st "SCLK_PDL"
blo "28000,-14200"
tm "WireNameMgr"
)
)
on &288
)
*761 (Wire
uid 8473,0
shape (OrthoPolyLine
uid 8474,0
va (VaSet
vasetType 3
)
xt "26750,-15000,35000,-15000"
pts [
"26750,-15000"
"35000,-15000"
]
)
start &207
end &250
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8477,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8478,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "28000,-16000,31000,-15000"
st "SI_PDL"
blo "28000,-15200"
tm "WireNameMgr"
)
)
on &287
)
*762 (Wire
uid 8479,0
shape (OrthoPolyLine
uid 8480,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,-16000,35000,-16000"
pts [
"26750,-16000"
"35000,-16000"
]
)
start &206
end &249
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 8483,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8484,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "28000,-17000,34300,-16000"
st "AE_PDL : (47:0)"
blo "28000,-16200"
tm "WireNameMgr"
)
)
on &285
)
*763 (Wire
uid 8485,0
shape (OrthoPolyLine
uid 8486,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,-12000,35000,-12000"
pts [
"26750,-12000"
"35000,-12000"
]
)
start &210
end &253
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 8489,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8490,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "28000,-13000,33400,-12000"
st "P_PDL : (7:1)"
blo "28000,-12200"
tm "WireNameMgr"
)
)
on &290
)
*764 (Wire
uid 8491,0
shape (OrthoPolyLine
uid 8492,0
va (VaSet
vasetType 3
)
xt "26750,-13000,35000,-13000"
pts [
"26750,-13000"
"35000,-13000"
]
)
start &209
end &252
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8495,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8496,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "28000,-14000,31600,-13000"
st "MD_PDL"
blo "28000,-13200"
tm "WireNameMgr"
)
)
on &289
)
*765 (Wire
uid 10090,0
shape (OrthoPolyLine
uid 10091,0
va (VaSet
vasetType 3
)
xt "101750,4000,110000,4000"
pts [
"101750,4000"
"110000,4000"
]
)
start &634
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 10094,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10095,0
va (VaSet
font "arial,8,0"
)
xt "103000,3000,106200,4000"
st "DEBUG"
blo "103000,3800"
tm "WireNameMgr"
)
)
on &160
)
*766 (Wire
uid 10096,0
shape (OrthoPolyLine
uid 10097,0
va (VaSet
vasetType 3
)
xt "101750,5000,110000,5000"
pts [
"101750,5000"
"110000,5000"
]
)
start &632
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 10100,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10101,0
va (VaSet
font "arial,8,0"
)
xt "103000,4000,105100,5000"
st "REG"
blo "103000,4800"
tm "WireNameMgr"
)
)
on &142
)
*767 (Wire
uid 10102,0
shape (OrthoPolyLine
uid 10103,0
va (VaSet
vasetType 3
)
xt "83000,0,88250,0"
pts [
"83000,0"
"88250,0"
]
)
end &633
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 10106,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10107,0
va (VaSet
font "arial,8,0"
)
xt "85000,-1000,87900,0"
st "PULSE"
blo "85000,-200"
tm "WireNameMgr"
)
)
on &144
)
*768 (Wire
uid 10126,0
shape (OrthoPolyLine
uid 10127,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "101750,2000,106000,2000"
pts [
"101750,2000"
"106000,2000"
]
)
start &636
end &256
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 10130,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10131,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "103000,1000,110100,2000"
st "DIR_CTTM : (7:0)"
blo "103000,1800"
tm "WireNameMgr"
)
)
on &257
)
*769 (Wire
uid 10132,0
shape (OrthoPolyLine
uid 10133,0
va (VaSet
vasetType 3
)
xt "101750,1000,106000,1000"
pts [
"101750,1000"
"106000,1000"
]
)
start &637
end &255
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 10136,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10137,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "103000,0,107100,1000"
st "PSM_RES"
blo "103000,800"
tm "WireNameMgr"
)
)
on &258
)
*770 (Wire
uid 10156,0
shape (OrthoPolyLine
uid 10157,0
va (VaSet
vasetType 3
)
xt "101750,3000,106250,3000"
pts [
"101750,3000"
"106250,3000"
]
)
start &635
end &259
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 10162,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10163,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "103250,2000,105150,3000"
st "LED"
blo "103250,2800"
tm "WireNameMgr"
)
)
on &161
)
*771 (Wire
uid 11068,0
shape (OrthoPolyLine
uid 11069,0
va (VaSet
vasetType 3
)
xt "51000,-18000,56250,-18000"
pts [
"51000,-18000"
"56250,-18000"
]
)
end &268
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 11072,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11073,0
va (VaSet
font "arial,8,0"
)
xt "52000,-19000,53900,-18000"
st "CLK"
blo "52000,-18200"
tm "WireNameMgr"
)
)
on &106
)
*772 (Wire
uid 11074,0
shape (OrthoPolyLine
uid 11075,0
va (VaSet
vasetType 3
)
xt "51000,-17000,56250,-17000"
pts [
"51000,-17000"
"56250,-17000"
]
)
end &269
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 11078,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11079,0
va (VaSet
font "arial,8,0"
)
xt "52000,-18000,55300,-17000"
st "HWRES"
blo "52000,-17200"
tm "WireNameMgr"
)
)
on &107
)
*773 (Wire
uid 11080,0
shape (OrthoPolyLine
uid 11081,0
va (VaSet
vasetType 3
)
xt "51000,-16000,56250,-16000"
pts [
"51000,-16000"
"56250,-16000"
]
)
end &274
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 11084,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11085,0
va (VaSet
font "arial,8,0"
)
xt "52000,-17000,54900,-16000"
st "PULSE"
blo "52000,-16200"
tm "WireNameMgr"
)
)
on &144
)
*774 (Wire
uid 11128,0
shape (OrthoPolyLine
uid 11129,0
va (VaSet
vasetType 3
)
xt "77750,-15000,82000,-15000"
pts [
"77750,-15000"
"82000,-15000"
]
)
start &273
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 11132,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11133,0
va (VaSet
font "arial,8,0"
)
xt "78000,-16000,80100,-15000"
st "REG"
blo "78000,-15200"
tm "WireNameMgr"
)
)
on &142
)
*775 (Wire
uid 11134,0
shape (OrthoPolyLine
uid 11135,0
va (VaSet
vasetType 3
)
xt "77750,-14000,82000,-14000"
pts [
"77750,-14000"
"82000,-14000"
]
)
start &275
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 11138,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11139,0
va (VaSet
font "arial,8,0"
)
xt "78000,-15000,81200,-14000"
st "DEBUG"
blo "78000,-14200"
tm "WireNameMgr"
)
)
on &160
)
*776 (Wire
uid 11158,0
shape (OrthoPolyLine
uid 11159,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "77750,-18000,81000,-18000"
pts [
"77750,-18000"
"81000,-18000"
]
)
start &270
end &262
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 11162,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11163,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "88000,-19000,93600,-18000"
st "SYNC : (15:0)"
blo "88000,-18200"
tm "WireNameMgr"
)
)
on &263
)
*777 (Wire
uid 11164,0
shape (OrthoPolyLine
uid 11165,0
va (VaSet
vasetType 3
)
xt "77750,-17000,81000,-17000"
pts [
"77750,-17000"
"81000,-17000"
]
)
start &271
end &260
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 11168,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11169,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "88000,-18000,92400,-17000"
st "SDIN_DAC"
blo "88000,-17200"
tm "WireNameMgr"
)
)
on &264
)
*778 (Wire
uid 11170,0
shape (OrthoPolyLine
uid 11171,0
va (VaSet
vasetType 3
)
xt "77750,-16000,81000,-16000"
pts [
"77750,-16000"
"81000,-16000"
]
)
start &272
end &261
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 11174,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11175,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "88000,-17000,92500,-16000"
st "SCLK_DAC"
blo "88000,-16200"
tm "WireNameMgr"
)
)
on &265
)
*779 (Wire
uid 11649,0
shape (OrthoPolyLine
uid 11650,0
va (VaSet
vasetType 3
)
xt "51000,-15000,56250,-15000"
pts [
"51000,-15000"
"56250,-15000"
]
)
end &276
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 11653,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11654,0
va (VaSet
font "arial,8,0"
)
xt "52000,-16000,54200,-15000"
st "TICK"
blo "52000,-15200"
tm "WireNameMgr"
)
)
on &143
)
*780 (Wire
uid 13341,0
shape (OrthoPolyLine
uid 13342,0
va (VaSet
vasetType 3
)
xt "40000,42000,45250,42000"
pts [
"40000,42000"
"45250,42000"
]
)
end &292
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 13345,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13346,0
va (VaSet
font "arial,8,0"
)
xt "41000,41000,42900,42000"
st "CLK"
blo "41000,41800"
tm "WireNameMgr"
)
)
on &106
)
*781 (Wire
uid 13347,0
shape (OrthoPolyLine
uid 13348,0
va (VaSet
vasetType 3
)
xt "40000,43000,45250,43000"
pts [
"40000,43000"
"45250,43000"
]
)
end &293
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 13351,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13352,0
va (VaSet
font "arial,8,0"
)
xt "41000,42000,44300,43000"
st "HWRES"
blo "41000,42800"
tm "WireNameMgr"
)
)
on &107
)
*782 (Wire
uid 13353,0
shape (OrthoPolyLine
uid 13354,0
va (VaSet
vasetType 3
)
xt "40000,44000,45250,44000"
pts [
"40000,44000"
"45250,44000"
]
)
end &305
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 13357,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13358,0
va (VaSet
font "arial,8,0"
)
xt "41000,43000,43900,44000"
st "PULSE"
blo "41000,43800"
tm "WireNameMgr"
)
)
on &144
)
*783 (Wire
uid 13359,0
shape (OrthoPolyLine
uid 13360,0
va (VaSet
vasetType 3
)
xt "40000,45000,45250,45000"
pts [
"40000,45000"
"45250,45000"
]
)
end &306
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 13363,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13364,0
va (VaSet
font "arial,8,0"
)
xt "41000,44000,43200,45000"
st "TICK"
blo "41000,44800"
tm "WireNameMgr"
)
)
on &143
)
*784 (Wire
uid 13505,0
shape (OrthoPolyLine
uid 13506,0
va (VaSet
vasetType 3
)
xt "58750,52000,63000,52000"
pts [
"58750,52000"
"63000,52000"
]
)
start &304
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 13509,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13510,0
va (VaSet
font "arial,8,0"
)
xt "59000,51000,61100,52000"
st "REG"
blo "59000,51800"
tm "WireNameMgr"
)
)
on &142
)
*785 (Wire
uid 13511,0
shape (OrthoPolyLine
uid 13512,0
va (VaSet
vasetType 3
)
xt "58750,53000,63000,53000"
pts [
"58750,53000"
"63000,53000"
]
)
start &307
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 13515,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13516,0
va (VaSet
font "arial,8,0"
)
xt "59000,52000,62200,53000"
st "DEBUG"
blo "59000,52800"
tm "WireNameMgr"
)
)
on &160
)
*786 (Wire
uid 14156,0
shape (OrthoPolyLine
uid 14157,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "144000,-17000,148000,-17000"
pts [
"148000,-17000"
"144000,-17000"
]
)
start &314
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 14160,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14161,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "151000,-18000,155900,-17000"
st "TST : (15:0)"
blo "151000,-17200"
tm "WireNameMgr"
)
)
on &315
)
*787 (Wire
uid 15966,0
shape (OrthoPolyLine
uid 15967,0
va (VaSet
vasetType 3
)
xt "58750,42000,61000,42000"
pts [
"58750,42000"
"61000,42000"
]
)
start &294
end &320
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 15970,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15971,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "60000,41000,63300,42000"
st "RSELA0"
blo "60000,41800"
tm "WireNameMgr"
)
)
on &330
)
*788 (Wire
uid 15972,0
shape (OrthoPolyLine
uid 15973,0
va (VaSet
vasetType 3
)
xt "58750,45000,61000,45000"
pts [
"58750,45000"
"61000,45000"
]
)
start &297
end &323
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 15976,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15977,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "60000,44000,63300,45000"
st "RSELB1"
blo "60000,44800"
tm "WireNameMgr"
)
)
on &331
)
*789 (Wire
uid 15978,0
shape (OrthoPolyLine
uid 15979,0
va (VaSet
vasetType 3
)
xt "58750,44000,61000,44000"
pts [
"58750,44000"
"61000,44000"
]
)
start &296
end &322
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 15982,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15983,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "60000,43000,63300,44000"
st "RSELB0"
blo "60000,43800"
tm "WireNameMgr"
)
)
on &332
)
*790 (Wire
uid 15984,0
shape (OrthoPolyLine
uid 15985,0
va (VaSet
vasetType 3
)
xt "58750,43000,61000,43000"
pts [
"58750,43000"
"61000,43000"
]
)
start &295
end &321
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 15988,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15989,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "60000,42000,63300,43000"
st "RSELA1"
blo "60000,42800"
tm "WireNameMgr"
)
)
on &333
)
*791 (Wire
uid 15990,0
shape (OrthoPolyLine
uid 15991,0
va (VaSet
vasetType 3
)
xt "58750,48000,61000,48000"
pts [
"58750,48000"
"61000,48000"
]
)
start &300
end &326
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 15994,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15995,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "60000,47000,63400,48000"
st "RSELD0"
blo "60000,47800"
tm "WireNameMgr"
)
)
on &334
)
*792 (Wire
uid 15996,0
shape (OrthoPolyLine
uid 15997,0
va (VaSet
vasetType 3
)
xt "58750,47000,61000,47000"
pts [
"58750,47000"
"61000,47000"
]
)
start &299
end &325
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 16000,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16001,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "60000,46000,63400,47000"
st "RSELC1"
blo "60000,46800"
tm "WireNameMgr"
)
)
on &335
)
*793 (Wire
uid 16002,0
shape (OrthoPolyLine
uid 16003,0
va (VaSet
vasetType 3
)
xt "58750,46000,61000,46000"
pts [
"58750,46000"
"61000,46000"
]
)
start &298
end &324
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 16006,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16007,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "60000,45000,63400,46000"
st "RSELC0"
blo "60000,45800"
tm "WireNameMgr"
)
)
on &336
)
*794 (Wire
uid 16008,0
shape (OrthoPolyLine
uid 16009,0
va (VaSet
vasetType 3
)
xt "58750,51000,61000,51000"
pts [
"58750,51000"
"61000,51000"
]
)
start &303
end &329
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 16012,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16013,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "60000,50000,63900,51000"
st "NSELCLK"
blo "60000,50800"
tm "WireNameMgr"
)
)
on &337
)
*795 (Wire
uid 16014,0
shape (OrthoPolyLine
uid 16015,0
va (VaSet
vasetType 3
)
xt "58750,50000,61000,50000"
pts [
"58750,50000"
"61000,50000"
]
)
start &302
end &328
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 16018,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16019,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "60000,49000,63300,50000"
st "SELCLK"
blo "60000,49800"
tm "WireNameMgr"
)
)
on &338
)
*796 (Wire
uid 16020,0
shape (OrthoPolyLine
uid 16021,0
va (VaSet
vasetType 3
)
xt "58750,49000,61000,49000"
pts [
"58750,49000"
"61000,49000"
]
)
start &301
end &327
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 16024,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16025,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "60000,48000,63400,49000"
st "RSELD1"
blo "60000,48800"
tm "WireNameMgr"
)
)
on &339
)
*797 (Wire
uid 16675,0
shape (OrthoPolyLine
uid 16676,0
va (VaSet
vasetType 3
)
xt "82000,24000,88250,24000"
pts [
"82000,24000"
"88250,24000"
]
)
end &519
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 16679,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16680,0
va (VaSet
font "arial,8,0"
)
xt "83000,23000,86300,24000"
st "HWRES"
blo "83000,23800"
tm "WireNameMgr"
)
)
on &107
)
*798 (Wire
uid 16681,0
shape (OrthoPolyLine
uid 16682,0
va (VaSet
vasetType 3
)
xt "82000,25000,88250,25000"
pts [
"82000,25000"
"88250,25000"
]
)
end &520
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 16685,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16686,0
va (VaSet
font "arial,8,0"
)
xt "83000,24000,86000,25000"
st "CLEAR"
blo "83000,24800"
tm "WireNameMgr"
)
)
on &108
)
*799 (Wire
uid 16695,0
shape (OrthoPolyLine
uid 16696,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82000,27000,88250,27000"
pts [
"82000,27000"
"88250,27000"
]
)
end &521
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 16699,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16700,0
va (VaSet
font "arial,8,0"
)
xt "83000,26000,87100,27000"
st "GA : (3:0)"
blo "83000,26800"
tm "WireNameMgr"
)
)
on &200
)
*800 (Wire
uid 16711,0
shape (OrthoPolyLine
uid 16712,0
va (VaSet
vasetType 3
)
xt "78000,28000,88250,28000"
pts [
"78000,28000"
"88250,28000"
]
)
start &342
end &522
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 16715,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16716,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "79000,27000,80200,28000"
st "L0"
blo "79000,27800"
tm "WireNameMgr"
)
)
on &341
)
*801 (Wire
uid 16733,0
shape (OrthoPolyLine
uid 16734,0
va (VaSet
vasetType 3
)
xt "78000,29000,88250,29000"
pts [
"78000,29000"
"88250,29000"
]
)
start &344
end &523
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 16737,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16738,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "79000,28000,80700,29000"
st "L1A"
blo "79000,28800"
tm "WireNameMgr"
)
)
on &343
)
*802 (Wire
uid 16747,0
shape (OrthoPolyLine
uid 16748,0
va (VaSet
vasetType 3
)
xt "78000,30000,88250,30000"
pts [
"78000,30000"
"88250,30000"
]
)
start &346
end &524
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 16751,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16752,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "79000,29000,80800,30000"
st "L1R"
blo "79000,29800"
tm "WireNameMgr"
)
)
on &345
)
*803 (Wire
uid 16761,0
shape (OrthoPolyLine
uid 16762,0
va (VaSet
vasetType 3
)
xt "78000,31000,88250,31000"
pts [
"78000,31000"
"88250,31000"
]
)
start &348
end &525
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 16765,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16766,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "79000,30000,80700,31000"
st "L2A"
blo "79000,30800"
tm "WireNameMgr"
)
)
on &347
)
*804 (Wire
uid 16775,0
shape (OrthoPolyLine
uid 16776,0
va (VaSet
vasetType 3
)
xt "78000,32000,88250,32000"
pts [
"78000,32000"
"88250,32000"
]
)
start &350
end &526
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 16779,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16780,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "79000,31000,80800,32000"
st "L2R"
blo "79000,31800"
tm "WireNameMgr"
)
)
on &349
)
*805 (Wire
uid 16789,0
shape (OrthoPolyLine
uid 16790,0
va (VaSet
vasetType 3
)
xt "82000,33000,88250,33000"
pts [
"82000,33000"
"88250,33000"
]
)
end &527
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 16793,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16794,0
va (VaSet
font "arial,8,0"
)
xt "83000,32000,87100,33000"
st "BNC_RES"
blo "83000,32800"
tm "WireNameMgr"
)
)
on &351
)
*806 (Wire
uid 16797,0
shape (OrthoPolyLine
uid 16798,0
va (VaSet
vasetType 3
)
xt "82000,34000,88250,34000"
pts [
"82000,34000"
"88250,34000"
]
)
end &552
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 16801,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16802,0
va (VaSet
font "arial,8,0"
)
xt "83000,33000,86900,34000"
st "NRDMEB"
blo "83000,33800"
tm "WireNameMgr"
)
)
on &352
)
*807 (Wire
uid 16803,0
shape (OrthoPolyLine
uid 16804,0
va (VaSet
vasetType 3
)
xt "82000,35000,88250,35000"
pts [
"82000,35000"
"88250,35000"
]
)
end &558
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 16807,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16808,0
va (VaSet
font "arial,8,0"
)
xt "83000,34000,86600,35000"
st "EVREAD"
blo "83000,34800"
tm "WireNameMgr"
)
)
on &159
)
*808 (Wire
uid 16809,0
shape (OrthoPolyLine
uid 16810,0
va (VaSet
vasetType 3
)
xt "82000,36000,88250,36000"
pts [
"82000,36000"
"88250,36000"
]
)
end &563
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 16813,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16814,0
va (VaSet
font "arial,8,0"
)
xt "83000,35000,85900,36000"
st "PULSE"
blo "83000,35800"
tm "WireNameMgr"
)
)
on &144
)
*809 (Wire
uid 16825,0
shape (OrthoPolyLine
uid 16826,0
va (VaSet
vasetType 3
)
xt "107750,23000,116000,23000"
pts [
"107750,23000"
"116000,23000"
]
)
start &531
end &354
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 16829,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16830,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "109000,22000,113700,23000"
st "LTM_DRDY"
blo "109000,22800"
tm "WireNameMgr"
)
)
on &353
)
*810 (Wire
uid 16839,0
shape (OrthoPolyLine
uid 16840,0
va (VaSet
vasetType 3
)
xt "107750,24000,116000,24000"
pts [
"107750,24000"
"116000,24000"
]
)
start &532
end &356
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 16843,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16844,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "109000,23000,113500,24000"
st "LTM_BUSY"
blo "109000,23800"
tm "WireNameMgr"
)
)
on &355
)
*811 (Wire
uid 16851,0
shape (OrthoPolyLine
uid 16852,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "107750,25000,118000,25000"
pts [
"107750,25000"
"118000,25000"
]
)
start &550
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 16855,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16856,0
va (VaSet
font "arial,8,0"
)
xt "109000,24000,114100,25000"
st "DPR : (31:0)"
blo "109000,24800"
tm "WireNameMgr"
)
)
on &118
)
*812 (Wire
uid 16857,0
shape (OrthoPolyLine
uid 16858,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "107750,26000,118000,26000"
pts [
"107750,26000"
"118000,26000"
]
)
start &551
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 16861,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16862,0
va (VaSet
font "arial,8,0"
)
xt "109000,25000,114600,26000"
st "DPR_P : (3:0)"
blo "109000,25800"
tm "WireNameMgr"
)
)
on &119
)
*813 (Wire
uid 16863,0
shape (OrthoPolyLine
uid 16864,0
va (VaSet
vasetType 3
)
xt "107750,27000,118000,27000"
pts [
"107750,27000"
"118000,27000"
]
)
start &553
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 16867,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16868,0
va (VaSet
font "arial,8,0"
)
xt "109000,26000,110900,27000"
st "PAF"
blo "109000,26800"
tm "WireNameMgr"
)
)
on &120
)
*814 (Wire
uid 16869,0
shape (OrthoPolyLine
uid 16870,0
va (VaSet
vasetType 3
)
xt "107750,28000,118000,28000"
pts [
"107750,28000"
"118000,28000"
]
)
start &554
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 16873,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16874,0
va (VaSet
font "arial,8,0"
)
xt "109000,27000,110900,28000"
st "PAE"
blo "109000,27800"
tm "WireNameMgr"
)
)
on &121
)
*815 (Wire
uid 16877,0
shape (OrthoPolyLine
uid 16878,0
va (VaSet
vasetType 3
)
xt "107750,29000,118000,29000"
pts [
"107750,29000"
"118000,29000"
]
)
start &555
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 16881,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16882,0
va (VaSet
font "arial,8,0"
)
xt "109000,28000,110400,29000"
st "EF"
blo "109000,28800"
tm "WireNameMgr"
)
)
on &357
)
*816 (Wire
uid 16885,0
shape (OrthoPolyLine
uid 16886,0
va (VaSet
vasetType 3
)
xt "107750,30000,118000,30000"
pts [
"107750,30000"
"118000,30000"
]
)
start &556
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 16889,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16890,0
va (VaSet
font "arial,8,0"
)
xt "109000,29000,110400,30000"
st "FF"
blo "109000,29800"
tm "WireNameMgr"
)
)
on &358
)
*817 (Wire
uid 16893,0
shape (OrthoPolyLine
uid 16894,0
va (VaSet
vasetType 3
)
xt "107750,31000,118000,31000"
pts [
"107750,31000"
"118000,31000"
]
)
start &557
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 16897,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16898,0
va (VaSet
font "arial,8,0"
)
xt "109000,30000,112100,31000"
st "EVRDY"
blo "109000,30800"
tm "WireNameMgr"
)
)
on &359
)
*818 (Wire
uid 16899,0
shape (OrthoPolyLine
uid 16900,0
va (VaSet
vasetType 3
)
xt "107750,32000,118000,32000"
pts [
"107750,32000"
"118000,32000"
]
)
start &559
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 16903,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16904,0
va (VaSet
font "arial,8,0"
)
xt "109000,31000,112200,32000"
st "DEBUG"
blo "109000,31800"
tm "WireNameMgr"
)
)
on &160
)
*819 (Wire
uid 16907,0
shape (OrthoPolyLine
uid 16908,0
va (VaSet
vasetType 3
)
xt "107750,33000,118000,33000"
pts [
"107750,33000"
"118000,33000"
]
)
start &560
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 16911,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16912,0
va (VaSet
font "arial,8,0"
)
xt "109000,32000,114600,33000"
st "DTEST_FIFO"
blo "109000,32800"
tm "WireNameMgr"
)
)
on &360
)
*820 (Wire
uid 16913,0
shape (OrthoPolyLine
uid 16914,0
va (VaSet
vasetType 3
)
xt "107750,55000,118000,55000"
pts [
"107750,55000"
"118000,55000"
]
)
start &561
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 16917,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16918,0
va (VaSet
font "arial,8,0"
)
xt "109000,54000,111100,55000"
st "REG"
blo "109000,54800"
tm "WireNameMgr"
)
)
on &142
)
*821 (Wire
uid 17887,0
shape (OrthoPolyLine
uid 17888,0
va (VaSet
vasetType 3
)
xt "25750,57000,36000,57000"
pts [
"25750,57000"
"36000,57000"
]
)
start &81
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 17891,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17892,0
va (VaSet
font "arial,8,0"
)
xt "27000,56000,30900,57000"
st "NRDMEB"
blo "27000,56800"
tm "WireNameMgr"
)
)
on &352
)
*822 (Wire
uid 17921,0
shape (OrthoPolyLine
uid 17922,0
va (VaSet
vasetType 3
)
xt "38000,10000,45250,10000"
pts [
"38000,10000"
"45250,10000"
]
)
start &362
end &175
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 17925,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17926,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "39000,9000,42700,10000"
st "BNCRES"
blo "39000,9800"
tm "WireNameMgr"
)
)
on &363
)
*823 (Wire
uid 17937,0
shape (OrthoPolyLine
uid 17938,0
va (VaSet
vasetType 3
)
xt "58750,8000,65000,8000"
pts [
"58750,8000"
"65000,8000"
]
)
start &174
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 17941,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17942,0
va (VaSet
font "arial,8,0"
)
xt "60000,7000,64100,8000"
st "BNC_RES"
blo "60000,7800"
tm "WireNameMgr"
)
)
on &351
)
*824 (Wire
uid 17945,0
shape (OrthoPolyLine
uid 17946,0
va (VaSet
vasetType 3
)
xt "58750,9000,65000,9000"
pts [
"58750,9000"
"65000,9000"
]
)
start &176
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 17949,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17950,0
va (VaSet
font "arial,8,0"
)
xt "60000,8000,63400,9000"
st "EV_RES"
blo "60000,8800"
tm "WireNameMgr"
)
)
on &364
)
*825 (Wire
uid 17953,0
shape (OrthoPolyLine
uid 17954,0
va (VaSet
vasetType 3
)
xt "38000,11000,45250,11000"
pts [
"38000,11000"
"45250,11000"
]
)
start &365
end &177
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 17957,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17958,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "39000,10000,42000,11000"
st "EVRES"
blo "39000,10800"
tm "WireNameMgr"
)
)
on &366
)
*826 (Wire
uid 17979,0
shape (OrthoPolyLine
uid 17980,0
va (VaSet
vasetType 3
)
xt "39000,12000,45250,12000"
pts [
"39000,12000"
"45250,12000"
]
)
end &178
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 17983,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17984,0
va (VaSet
font "arial,8,0"
)
xt "40000,11000,42400,12000"
st "ACLK"
blo "40000,11800"
tm "WireNameMgr"
)
)
on &367
)
*827 (Wire
uid 17997,0
shape (OrthoPolyLine
uid 17998,0
va (VaSet
vasetType 3
)
xt "-4000,51000,6250,51000"
pts [
"-4000,51000"
"6250,51000"
]
)
end &75
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 18001,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18002,0
va (VaSet
font "arial,8,0"
)
xt "-3000,50000,2600,51000"
st "DTEST_FIFO"
blo "-3000,50800"
tm "WireNameMgr"
)
)
on &360
)
*828 (Wire
uid 18003,0
shape (OrthoPolyLine
uid 18004,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-4000,52000,6250,52000"
pts [
"-4000,52000"
"6250,52000"
]
)
end &76
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 18007,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18008,0
va (VaSet
font "arial,8,0"
)
xt "-3000,51000,2700,52000"
st "FBOUT : (7:0)"
blo "-3000,51800"
tm "WireNameMgr"
)
)
on &122
)
*829 (Wire
uid 18009,0
shape (OrthoPolyLine
uid 18010,0
va (VaSet
vasetType 3
)
xt "-4000,50000,6250,50000"
pts [
"-4000,50000"
"6250,50000"
]
)
end &73
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 18013,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18014,0
va (VaSet
font "arial,8,0"
)
xt "-3000,49000,100,50000"
st "EVRDY"
blo "-3000,49800"
tm "WireNameMgr"
)
)
on &359
)
*830 (Wire
uid 18015,0
shape (OrthoPolyLine
uid 18016,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-4000,43000,6250,43000"
pts [
"-4000,43000"
"6250,43000"
]
)
end &65
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 18019,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18020,0
va (VaSet
font "arial,8,0"
)
xt "-3000,42000,2100,43000"
st "DPR : (31:0)"
blo "-3000,42800"
tm "WireNameMgr"
)
)
on &118
)
*831 (Wire
uid 18021,0
shape (OrthoPolyLine
uid 18022,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-4000,44000,6250,44000"
pts [
"-4000,44000"
"6250,44000"
]
)
end &66
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 18025,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18026,0
va (VaSet
font "arial,8,0"
)
xt "-3000,43000,2600,44000"
st "DPR_P : (3:0)"
blo "-3000,43800"
tm "WireNameMgr"
)
)
on &119
)
*832 (Wire
uid 18027,0
shape (OrthoPolyLine
uid 18028,0
va (VaSet
vasetType 3
)
xt "-4000,45000,6250,45000"
pts [
"-4000,45000"
"6250,45000"
]
)
end &67
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 18031,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18032,0
va (VaSet
font "arial,8,0"
)
xt "-3000,44000,-1100,45000"
st "PAF"
blo "-3000,44800"
tm "WireNameMgr"
)
)
on &120
)
*833 (Wire
uid 18033,0
shape (OrthoPolyLine
uid 18034,0
va (VaSet
vasetType 3
)
xt "-4000,46000,6250,46000"
pts [
"-4000,46000"
"6250,46000"
]
)
end &68
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 18037,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18038,0
va (VaSet
font "arial,8,0"
)
xt "-3000,45000,-1100,46000"
st "PAE"
blo "-3000,45800"
tm "WireNameMgr"
)
)
on &121
)
*834 (Wire
uid 18039,0
shape (OrthoPolyLine
uid 18040,0
va (VaSet
vasetType 3
)
xt "-4000,47000,6250,47000"
pts [
"-4000,47000"
"6250,47000"
]
)
end &69
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 18043,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18044,0
va (VaSet
font "arial,8,0"
)
xt "-3000,46000,-1600,47000"
st "EF"
blo "-3000,46800"
tm "WireNameMgr"
)
)
on &357
)
*835 (Wire
uid 18045,0
shape (OrthoPolyLine
uid 18046,0
va (VaSet
vasetType 3
)
xt "-4000,48000,6250,48000"
pts [
"-4000,48000"
"6250,48000"
]
)
end &70
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 18049,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18050,0
va (VaSet
font "arial,8,0"
)
xt "-3000,47000,-1600,48000"
st "FF"
blo "-3000,47800"
tm "WireNameMgr"
)
)
on &358
)
*836 (Wire
uid 18057,0
shape (OrthoPolyLine
uid 18058,0
va (VaSet
vasetType 3
)
xt "38000,3000,45250,3000"
pts [
"38000,3000"
"45250,3000"
]
)
start &368
end &164
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 18061,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18062,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "39000,2000,42400,3000"
st "NPWON"
blo "39000,2800"
tm "WireNameMgr"
)
)
on &369
)
*837 (Wire
uid 18071,0
shape (OrthoPolyLine
uid 18072,0
va (VaSet
vasetType 3
)
xt "38000,4000,45250,4000"
pts [
"38000,4000"
"45250,4000"
]
)
start &370
end &165
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 18075,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18076,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "39000,3000,43000,4000"
st "SYSRESB"
blo "39000,3800"
tm "WireNameMgr"
)
)
on &371
)
*838 (Wire
uid 18085,0
shape (OrthoPolyLine
uid 18086,0
va (VaSet
vasetType 3
)
xt "42000,46000,45250,46000"
pts [
"45250,46000"
"42000,46000"
]
)
start &308
end &372
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 18089,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18090,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "48000,45000,49900,46000"
st "LOS"
blo "48000,45800"
tm "WireNameMgr"
)
)
on &373
)
*839 (Wire
uid 18099,0
shape (OrthoPolyLine
uid 18100,0
va (VaSet
vasetType 3
)
xt "43000,63000,47250,63000"
pts [
"43000,63000"
"47250,63000"
]
)
start &374
end &434
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 18103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18104,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "44000,62000,46400,63000"
st "F_SO"
blo "44000,62800"
tm "WireNameMgr"
)
)
on &241
)
*840 (Wire
uid 18315,0
shape (OrthoPolyLine
uid 18316,0
va (VaSet
vasetType 3
)
xt "65750,68000,67000,68000"
pts [
"65750,68000"
"66000,68000"
"67000,68000"
]
)
start &432
end &686
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 18319,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18320,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "67000,67000,73700,68000"
st "NCYC_RELOAD"
blo "67000,67800"
tm "WireNameMgr"
)
)
on &375
)
*841 (Wire
uid 19121,0
shape (OrthoPolyLine
uid 19122,0
va (VaSet
vasetType 3
)
xt "25750,62000,28000,62000"
pts [
"28000,62000"
"25750,62000"
]
)
start &382
end &85
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 19125,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19126,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "27000,62000,30500,63000"
st "NLBCLR"
blo "27000,62800"
tm "WireNameMgr"
)
)
on &383
)
*842 (Wire
uid 19127,0
shape (OrthoPolyLine
uid 19128,0
va (VaSet
vasetType 3
)
xt "25750,64000,28000,64000"
pts [
"28000,64000"
"25750,64000"
]
)
start &380
end &87
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 19131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19132,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "27000,64000,30800,65000"
st "NLBLAST"
blo "27000,64800"
tm "WireNameMgr"
)
)
on &384
)
*843 (Wire
uid 19133,0
shape (OrthoPolyLine
uid 19134,0
va (VaSet
vasetType 3
)
xt "25750,67000,28000,67000"
pts [
"28000,67000"
"25750,67000"
]
)
start &379
end &93
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 19137,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19138,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "27000,67000,30800,68000"
st "NLBWAIT"
blo "27000,67800"
tm "WireNameMgr"
)
)
on &385
)
*844 (Wire
uid 19139,0
shape (OrthoPolyLine
uid 19140,0
va (VaSet
vasetType 3
)
xt "25750,65000,28000,65000"
pts [
"28000,65000"
"25750,65000"
]
)
start &378
end &90
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 19143,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19144,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "27000,65000,30100,66000"
st "NLBRD"
blo "27000,65800"
tm "WireNameMgr"
)
)
on &386
)
*845 (Wire
uid 19145,0
shape (OrthoPolyLine
uid 19146,0
va (VaSet
vasetType 3
)
xt "25750,61000,28000,61000"
pts [
"28000,61000"
"25750,61000"
]
)
start &377
end &84
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 19149,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19150,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "27000,62000,29700,63000"
st "nLBAS"
blo "27000,62800"
tm "WireNameMgr"
)
)
on &387
)
*846 (Wire
uid 19151,0
shape (OrthoPolyLine
uid 19152,0
va (VaSet
vasetType 3
)
xt "25750,66000,28000,66000"
pts [
"28000,66000"
"25750,66000"
]
)
start &381
end &92
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 19155,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19156,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "27000,66000,30500,67000"
st "NLBRES"
blo "27000,66800"
tm "WireNameMgr"
)
)
on &388
)
*847 (Wire
uid 19157,0
shape (OrthoPolyLine
uid 19158,0
va (VaSet
vasetType 3
)
xt "25750,63000,28000,63000"
pts [
"28000,63000"
"25750,63000"
]
)
start &376
end &86
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 19161,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19162,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "27000,63000,30000,64000"
st "NLBCS"
blo "27000,63800"
tm "WireNameMgr"
)
)
on &389
)
*848 (Wire
uid 19183,0
shape (OrthoPolyLine
uid 19184,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "25750,59000,28000,59000"
pts [
"25750,59000"
"28000,59000"
]
)
start &82
end &390
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 19187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19188,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "27000,57000,31300,58000"
st "LB : (31:0)"
blo "27000,57800"
tm "WireNameMgr"
)
)
on &391
)
*849 (Wire
uid 19197,0
shape (OrthoPolyLine
uid 19198,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "25750,60000,36000,60000"
pts [
"25750,60000"
"36000,60000"
]
)
start &83
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 19201,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19202,0
va (VaSet
font "arial,8,0"
)
xt "31000,59000,36300,60000"
st "LBSP : (31:0)"
blo "31000,59800"
tm "WireNameMgr"
)
)
on &392
)
*850 (Wire
uid 19223,0
shape (OrthoPolyLine
uid 19224,0
va (VaSet
vasetType 3
)
xt "-4000,59000,6250,59000"
pts [
"6250,59000"
"-4000,59000"
]
)
start &88
end &394
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 19227,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19228,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-7000,58000,-3000,59000"
st "NLBPCKE"
blo "-7000,58800"
tm "WireNameMgr"
)
)
on &397
)
*851 (Wire
uid 19229,0
shape (OrthoPolyLine
uid 19230,0
va (VaSet
vasetType 3
)
xt "-4000,61000,6250,61000"
pts [
"6250,61000"
"-4000,61000"
]
)
start &91
end &393
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 19233,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19234,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-7000,60000,-3600,61000"
st "nLBRDY"
blo "-7000,60800"
tm "WireNameMgr"
)
)
on &398
)
*852 (Wire
uid 19235,0
shape (OrthoPolyLine
uid 19236,0
va (VaSet
vasetType 3
)
xt "-4000,60000,6250,60000"
pts [
"6250,60000"
"-4000,60000"
]
)
start &89
end &395
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 19239,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19240,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-7000,59000,-2900,60000"
st "NLBPCKR"
blo "-7000,59800"
tm "WireNameMgr"
)
)
on &396
)
*853 (Wire
uid 19644,0
shape (OrthoPolyLine
uid 19645,0
va (VaSet
vasetType 3
)
xt "-4000,62000,6250,62000"
pts [
"-4000,62000"
"6250,62000"
]
)
end &94
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 19648,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19649,0
va (VaSet
font "arial,8,0"
)
xt "-3000,61000,0,62000"
st "ALICLK"
blo "-3000,61800"
tm "WireNameMgr"
)
)
on &361
)
*854 (Wire
uid 19860,0
shape (OrthoPolyLine
uid 19861,0
va (VaSet
vasetType 3
)
xt "78000,37000,88250,37000"
pts [
"78000,37000"
"88250,37000"
]
)
start &402
end &528
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 19864,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19865,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "79000,36000,82800,37000"
st "SPULSE0"
blo "79000,36800"
tm "WireNameMgr"
)
)
on &399
)
*855 (Wire
uid 19868,0
shape (OrthoPolyLine
uid 19869,0
va (VaSet
vasetType 3
)
xt "78000,38000,88250,38000"
pts [
"78000,38000"
"88250,38000"
]
)
start &403
end &529
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 19872,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19873,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "79000,37000,82800,38000"
st "SPULSE1"
blo "79000,37800"
tm "WireNameMgr"
)
)
on &400
)
*856 (Wire
uid 19876,0
shape (OrthoPolyLine
uid 19877,0
va (VaSet
vasetType 3
)
xt "78000,39000,88250,39000"
pts [
"78000,39000"
"88250,39000"
]
)
start &404
end &530
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 19880,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19881,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "79000,38000,82800,39000"
st "SPULSE2"
blo "79000,38800"
tm "WireNameMgr"
)
)
on &401
)
*857 (Wire
uid 20964,0
shape (OrthoPolyLine
uid 20965,0
va (VaSet
vasetType 3
)
xt "107750,39000,118000,39000"
pts [
"107750,39000"
"118000,39000"
]
)
start &535
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 20968,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20969,0
va (VaSet
font "arial,8,0"
)
xt "109000,38000,113500,39000"
st "I2C_CHAIN"
blo "109000,38800"
tm "WireNameMgr"
)
)
on &405
)
*858 (Wire
uid 20972,0
shape (OrthoPolyLine
uid 20973,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "107750,38000,118000,38000"
pts [
"107750,38000"
"118000,38000"
]
)
start &536
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 20976,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20977,0
va (VaSet
font "arial,8,0"
)
xt "109000,37000,116600,38000"
st "CHIP_ADDR : (2:0)"
blo "109000,37800"
tm "WireNameMgr"
)
)
on &406
)
*859 (Wire
uid 20980,0
shape (OrthoPolyLine
uid 20981,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "107750,37000,118000,37000"
pts [
"107750,37000"
"118000,37000"
]
)
start &537
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 20984,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20985,0
va (VaSet
font "arial,8,0"
)
xt "109000,36000,115800,37000"
st "CHANNEL : (2:0)"
blo "109000,36800"
tm "WireNameMgr"
)
)
on &407
)
*860 (Wire
uid 20994,0
shape (OrthoPolyLine
uid 20995,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "32000,24000,42250,24000"
pts [
"32000,24000"
"42250,24000"
]
)
end &23
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 20998,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20999,0
va (VaSet
font "arial,8,0"
)
xt "33000,23000,39800,24000"
st "CHANNEL : (2:0)"
blo "33000,23800"
tm "WireNameMgr"
)
)
on &407
)
*861 (Wire
uid 21000,0
shape (OrthoPolyLine
uid 21001,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "32000,25000,42250,25000"
pts [
"32000,25000"
"42250,25000"
]
)
end &24
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 21004,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21005,0
va (VaSet
font "arial,8,0"
)
xt "33000,24000,40600,25000"
st "CHIP_ADDR : (2:0)"
blo "33000,24800"
tm "WireNameMgr"
)
)
on &406
)
*862 (Wire
uid 21006,0
shape (OrthoPolyLine
uid 21007,0
va (VaSet
vasetType 3
)
xt "32000,26000,42250,26000"
pts [
"32000,26000"
"42250,26000"
]
)
end &25
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 21010,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21011,0
va (VaSet
font "arial,8,0"
)
xt "33000,25000,37500,26000"
st "I2C_CHAIN"
blo "33000,25800"
tm "WireNameMgr"
)
)
on &405
)
*863 (Wire
uid 21468,0
shape (OrthoPolyLine
uid 21469,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "61750,26000,71000,26000"
pts [
"61750,26000"
"71000,26000"
]
)
start &26
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 21472,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21473,0
va (VaSet
font "arial,8,0"
)
xt "63000,25000,70300,26000"
st "I2C_RDATA : (9:0)"
blo "63000,25800"
tm "WireNameMgr"
)
)
on &408
)
*864 (Wire
uid 21484,0
shape (OrthoPolyLine
uid 21485,0
va (VaSet
vasetType 3
)
xt "36000,27000,42250,27000"
pts [
"36000,27000"
"42250,27000"
]
)
end &27
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 21488,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21489,0
va (VaSet
font "arial,8,0"
)
xt "37000,26000,41300,27000"
st "I2C_RREQ"
blo "37000,26800"
tm "WireNameMgr"
)
)
on &409
)
*865 (Wire
uid 21520,0
shape (OrthoPolyLine
uid 21521,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "78000,43000,88250,43000"
pts [
"78000,43000"
"88250,43000"
]
)
end &541
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 21524,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21525,0
va (VaSet
font "arial,8,0"
)
xt "79000,42000,86300,43000"
st "OR_RDATA : (9:0)"
blo "79000,42800"
tm "WireNameMgr"
)
)
on &410
)
*866 (Wire
uid 21536,0
shape (OrthoPolyLine
uid 21537,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "78000,45000,88250,45000"
pts [
"78000,45000"
"88250,45000"
]
)
end &538
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 21540,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21541,0
va (VaSet
font "arial,8,0"
)
xt "79000,44000,86600,45000"
st "PDL_RDATA : (7:0)"
blo "79000,44800"
tm "WireNameMgr"
)
)
on &411
)
*867 (Wire
uid 21550,0
shape (OrthoPolyLine
uid 21551,0
va (VaSet
vasetType 3
)
xt "107750,44000,118000,44000"
pts [
"107750,44000"
"118000,44000"
]
)
start &534
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 21554,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21555,0
va (VaSet
font "arial,8,0"
)
xt "109000,43000,113300,44000"
st "I2C_RREQ"
blo "109000,43800"
tm "WireNameMgr"
)
)
on &409
)
*868 (Wire
uid 21558,0
shape (OrthoPolyLine
uid 21559,0
va (VaSet
vasetType 3
)
xt "107750,45000,118000,45000"
pts [
"107750,45000"
"118000,45000"
]
)
start &543
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 21562,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21563,0
va (VaSet
font "arial,8,0"
)
xt "109000,44000,113300,45000"
st "OR_RREQ"
blo "109000,44800"
tm "WireNameMgr"
)
)
on &412
)
*869 (Wire
uid 21566,0
shape (OrthoPolyLine
uid 21567,0
va (VaSet
vasetType 3
)
xt "107750,46000,118000,46000"
pts [
"107750,46000"
"118000,46000"
]
)
start &540
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 21570,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21571,0
va (VaSet
font "arial,8,0"
)
xt "109000,45000,113600,46000"
st "PDL_RREQ"
blo "109000,45800"
tm "WireNameMgr"
)
)
on &413
)
*870 (Wire
uid 21598,0
shape (OrthoPolyLine
uid 21599,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,-8000,37000,-8000"
pts [
"26750,-8000"
"37000,-8000"
]
)
start &215
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 21602,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21603,0
va (VaSet
font "arial,8,0"
)
xt "28000,-9000,35600,-8000"
st "PDL_RDATA : (7:0)"
blo "28000,-8200"
tm "WireNameMgr"
)
)
on &411
)
*871 (Wire
uid 21626,0
shape (OrthoPolyLine
uid 21627,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "25750,68000,35000,68000"
pts [
"25750,68000"
"35000,68000"
]
)
start &96
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 21630,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21631,0
va (VaSet
font "arial,8,0"
)
xt "27000,67000,34300,68000"
st "OR_RDATA : (9:0)"
blo "27000,67800"
tm "WireNameMgr"
)
)
on &410
)
*872 (Wire
uid 21640,0
shape (OrthoPolyLine
uid 21641,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-4000,63000,6250,63000"
pts [
"-4000,63000"
"6250,63000"
]
)
end &95
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 21644,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21645,0
va (VaSet
font "arial,8,0"
)
xt "-3000,62000,4500,63000"
st "OR_RADDR : (5:0)"
blo "-3000,62800"
tm "WireNameMgr"
)
)
on &414
)
*873 (Wire
uid 21646,0
shape (OrthoPolyLine
uid 21647,0
va (VaSet
vasetType 3
)
xt "-4000,64000,6250,64000"
pts [
"-4000,64000"
"6250,64000"
]
)
end &97
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 21650,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21651,0
va (VaSet
font "arial,8,0"
)
xt "-3000,63000,1300,64000"
st "OR_RREQ"
blo "-3000,63800"
tm "WireNameMgr"
)
)
on &412
)
*874 (Wire
uid 21662,0
shape (OrthoPolyLine
uid 21663,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-4000,-11000,6250,-11000"
pts [
"-4000,-11000"
"6250,-11000"
]
)
end &216
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 21666,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21667,0
va (VaSet
font "arial,8,0"
)
xt "-3000,-12000,4800,-11000"
st "PDL_RADDR : (5:0)"
blo "-3000,-11200"
tm "WireNameMgr"
)
)
on &415
)
*875 (Wire
uid 21668,0
shape (OrthoPolyLine
uid 21669,0
va (VaSet
vasetType 3
)
xt "-4000,-10000,6250,-10000"
pts [
"-4000,-10000"
"6250,-10000"
]
)
end &217
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 21672,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21673,0
va (VaSet
font "arial,8,0"
)
xt "-3000,-11000,1600,-10000"
st "PDL_RREQ"
blo "-3000,-10200"
tm "WireNameMgr"
)
)
on &413
)
*876 (Wire
uid 21690,0
shape (OrthoPolyLine
uid 21691,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "107750,47000,118000,47000"
pts [
"107750,47000"
"118000,47000"
]
)
start &542
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 21694,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21695,0
va (VaSet
font "arial,8,0"
)
xt "109000,46000,116500,47000"
st "OR_RADDR : (5:0)"
blo "109000,46800"
tm "WireNameMgr"
)
)
on &414
)
*877 (Wire
uid 21696,0
shape (OrthoPolyLine
uid 21697,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "107750,48000,118000,48000"
pts [
"107750,48000"
"118000,48000"
]
)
start &539
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 21700,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21701,0
va (VaSet
font "arial,8,0"
)
xt "109000,47000,116800,48000"
st "PDL_RADDR : (5:0)"
blo "109000,47800"
tm "WireNameMgr"
)
)
on &415
)
*878 (Wire
uid 21702,0
shape (OrthoPolyLine
uid 21703,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "78000,47000,88250,47000"
pts [
"78000,47000"
"88250,47000"
]
)
end &533
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 21706,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21707,0
va (VaSet
font "arial,8,0"
)
xt "79000,46000,86300,47000"
st "I2C_RDATA : (9:0)"
blo "79000,46800"
tm "WireNameMgr"
)
)
on &408
)
*879 (Wire
uid 22010,0
shape (OrthoPolyLine
uid 22011,0
va (VaSet
vasetType 3
)
xt "84000,55000,88250,55000"
pts [
"84000,55000"
"88250,55000"
]
)
end &562
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 22014,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22015,0
va (VaSet
font "arial,8,0"
)
xt "85000,54000,87200,55000"
st "TICK"
blo "85000,54800"
tm "WireNameMgr"
)
)
on &143
)
*880 (Wire
uid 22018,0
shape (OrthoPolyLine
uid 22019,0
va (VaSet
vasetType 3
)
xt "78000,49000,88250,49000"
pts [
"78000,49000"
"88250,49000"
]
)
start &422
end &544
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 22022,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22023,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "79000,48000,82900,49000"
st "PSM_SP0"
blo "79000,48800"
tm "WireNameMgr"
)
)
on &416
)
*881 (Wire
uid 22026,0
shape (OrthoPolyLine
uid 22027,0
va (VaSet
vasetType 3
)
xt "78000,50000,88250,50000"
pts [
"78000,50000"
"88250,50000"
]
)
start &423
end &545
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 22030,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22031,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "79000,49000,82900,50000"
st "PSM_SP1"
blo "79000,49800"
tm "WireNameMgr"
)
)
on &417
)
*882 (Wire
uid 22034,0
shape (OrthoPolyLine
uid 22035,0
va (VaSet
vasetType 3
)
xt "78000,51000,88250,51000"
pts [
"78000,51000"
"88250,51000"
]
)
start &424
end &546
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 22038,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22039,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "79000,50000,82900,51000"
st "PSM_SP2"
blo "79000,50800"
tm "WireNameMgr"
)
)
on &418
)
*883 (Wire
uid 22042,0
shape (OrthoPolyLine
uid 22043,0
va (VaSet
vasetType 3
)
xt "78000,52000,88250,52000"
pts [
"78000,52000"
"88250,52000"
]
)
start &425
end &547
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 22046,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22047,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "79000,51000,82900,52000"
st "PSM_SP3"
blo "79000,51800"
tm "WireNameMgr"
)
)
on &419
)
*884 (Wire
uid 22050,0
shape (OrthoPolyLine
uid 22051,0
va (VaSet
vasetType 3
)
xt "78000,53000,88250,53000"
pts [
"78000,53000"
"88250,53000"
]
)
start &426
end &548
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 22054,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22055,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "79000,52000,82900,53000"
st "PSM_SP4"
blo "79000,52800"
tm "WireNameMgr"
)
)
on &420
)
*885 (Wire
uid 22058,0
shape (OrthoPolyLine
uid 22059,0
va (VaSet
vasetType 3
)
xt "78000,54000,88250,54000"
pts [
"78000,54000"
"88250,54000"
]
)
start &427
end &549
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 22062,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22063,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "79000,53000,82900,54000"
st "PSM_SP5"
blo "79000,53800"
tm "WireNameMgr"
)
)
on &421
)
*886 (Wire
uid 23728,0
shape (OrthoPolyLine
uid 23729,0
va (VaSet
vasetType 3
)
xt "42000,65000,47250,65000"
pts [
"42000,65000"
"47250,65000"
]
)
end &444
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 23732,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23733,0
va (VaSet
font "arial,8,0"
)
xt "43000,64000,45200,65000"
st "TICK"
blo "43000,64800"
tm "WireNameMgr"
)
)
on &143
)
*887 (Wire
uid 24101,0
shape (OrthoPolyLine
uid 24102,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "65750,70000,100250,70000"
pts [
"65750,70000"
"83000,70000"
"100250,70000"
]
)
start &439
end &462
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 24105,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24106,0
va (VaSet
font "arial,8,0"
)
xt "85000,69000,92300,70000"
st "CROMWDT : (7:0)"
blo "85000,69800"
tm "WireNameMgr"
)
)
on &471
)
*888 (Wire
uid 24109,0
shape (OrthoPolyLine
uid 24110,0
va (VaSet
vasetType 3
)
xt "65750,71000,100250,71000"
pts [
"65750,71000"
"83000,71000"
"100250,71000"
]
)
start &440
end &464
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 24113,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24114,0
va (VaSet
font "arial,8,0"
)
xt "67000,70000,71200,71000"
st "WRCROM"
blo "67000,70800"
tm "WireNameMgr"
)
)
on &472
)
*889 (Wire
uid 24145,0
optionalChildren [
*890 (BdJunction
uid 25184,0
ps "OnConnectorStrategy"
shape (Circle
uid 25185,0
va (VaSet
vasetType 1
)
xt "98600,59600,99400,60400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 24146,0
va (VaSet
vasetType 3
)
xt "95000,60000,100250,60000"
pts [
"95000,60000"
"100250,60000"
]
)
end &460
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 24151,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24152,0
va (VaSet
font "arial,8,0"
)
xt "96000,59000,97900,60000"
st "CLK"
blo "96000,59800"
tm "WireNameMgr"
)
)
on &106
)
*891 (Wire
uid 24175,0
shape (OrthoPolyLine
uid 24176,0
va (VaSet
vasetType 3
)
xt "25750,49000,36000,49000"
pts [
"25750,49000"
"36000,49000"
]
)
start &98
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 24179,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24180,0
va (VaSet
font "arial,8,0"
)
xt "27000,48000,30400,49000"
st "RAMRD"
blo "27000,48800"
tm "WireNameMgr"
)
)
on &473
)
*892 (Wire
uid 24185,0
shape (OrthoPolyLine
uid 24186,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-4000,49000,6250,49000"
pts [
"-4000,49000"
"6250,49000"
]
)
end &71
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 24189,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24190,0
va (VaSet
font "arial,8,0"
)
xt "-3000,48000,2900,49000"
st "RAMDT : (7:0)"
blo "-3000,48800"
tm "WireNameMgr"
)
)
on &474
)
*893 (Wire
uid 24195,0
shape (OrthoPolyLine
uid 24196,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,64000,100250,64000"
pts [
"88000,64000"
"100250,64000"
]
)
end &467
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 24199,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24200,0
va (VaSet
font "arial,8,0"
)
xt "89000,63000,97000,64000"
st "RAMAD_VME : (8:0)"
blo "89000,63800"
tm "WireNameMgr"
)
)
on &475
)
*894 (Wire
uid 24203,0
shape (OrthoPolyLine
uid 24204,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "25750,50000,36000,50000"
pts [
"25750,50000"
"36000,50000"
]
)
start &72
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 24207,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24208,0
va (VaSet
font "arial,8,0"
)
xt "27000,49000,35000,50000"
st "RAMAD_VME : (8:0)"
blo "27000,49800"
tm "WireNameMgr"
)
)
on &475
)
*895 (Wire
uid 24247,0
shape (OrthoPolyLine
uid 24248,0
va (VaSet
vasetType 3
)
xt "88000,65000,100250,65000"
pts [
"88000,65000"
"100250,65000"
]
)
end &465
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 24251,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24252,0
va (VaSet
font "arial,8,0"
)
xt "89000,64000,92400,65000"
st "RAMRD"
blo "89000,64800"
tm "WireNameMgr"
)
)
on &473
)
*896 (Wire
uid 24257,0
shape (OrthoPolyLine
uid 24258,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "114750,64000,121000,64000"
pts [
"114750,64000"
"121000,64000"
]
)
start &459
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 24261,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24262,0
va (VaSet
font "arial,8,0"
)
xt "116000,63000,121900,64000"
st "RAMDT : (7:0)"
blo "116000,63800"
tm "WireNameMgr"
)
)
on &474
)
*897 (Wire
uid 24265,0
shape (OrthoPolyLine
uid 24266,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "65750,69000,100250,69000"
pts [
"65750,69000"
"83000,69000"
"100250,69000"
]
)
start &438
end &466
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 24269,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24270,0
va (VaSet
font "arial,8,0"
)
xt "85000,68000,92300,69000"
st "CROMWAD : (8:0)"
blo "85000,68800"
tm "WireNameMgr"
)
)
on &476
)
*898 (Wire
uid 25160,0
optionalChildren [
*899 (BdJunction
uid 25190,0
ps "OnConnectorStrategy"
shape (Circle
uid 25191,0
va (VaSet
vasetType 1
)
xt "128600,63600,129400,64400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 25161,0
va (VaSet
vasetType 3
)
xt "126000,64000,131250,64000"
pts [
"126000,64000"
"131250,64000"
]
)
end &479
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 25166,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25167,0
va (VaSet
font "arial,8,0"
)
xt "127000,63000,128900,64000"
st "CLK"
blo "127000,63800"
tm "WireNameMgr"
)
)
on &106
)
*900 (Wire
uid 25176,0
shape (OrthoPolyLine
uid 25177,0
va (VaSet
vasetType 3
)
xt "99000,60000,100250,61000"
pts [
"99000,60000"
"99000,61000"
"100250,61000"
]
)
start &890
end &461
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 25178,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25179,0
va (VaSet
font "arial,8,0"
)
xt "98250,60000,100150,61000"
st "CLK"
blo "98250,60800"
tm "WireNameMgr"
)
)
on &106
)
*901 (Wire
uid 25186,0
shape (OrthoPolyLine
uid 25187,0
va (VaSet
vasetType 3
)
xt "129000,64000,131250,65000"
pts [
"131250,65000"
"129000,65000"
"129000,64000"
]
)
start &480
end &899
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 25188,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25189,0
va (VaSet
font "arial,8,0"
)
xt "128250,64000,130150,65000"
st "CLK"
blo "128250,64800"
tm "WireNameMgr"
)
)
on &106
)
*902 (Wire
uid 25202,0
shape (OrthoPolyLine
uid 25203,0
va (VaSet
vasetType 3
)
xt "121000,67000,131250,67000"
pts [
"121000,67000"
"131250,67000"
]
)
end &483
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 25206,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25207,0
va (VaSet
font "arial,8,0"
)
xt "122000,66000,128100,67000"
st "PDLCFG_nWR"
blo "122000,66800"
tm "WireNameMgr"
)
)
on &490
)
*903 (Wire
uid 25212,0
shape (OrthoPolyLine
uid 25213,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,69000,131250,69000"
pts [
"121000,69000"
"131250,69000"
]
)
end &485
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 25216,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25217,0
va (VaSet
font "arial,8,0"
)
xt "122000,68000,130400,69000"
st "PDLCFG_WAD : (5:0)"
blo "122000,68800"
tm "WireNameMgr"
)
)
on &491
)
*904 (Wire
uid 25232,0
shape (OrthoPolyLine
uid 25233,0
va (VaSet
vasetType 3
)
xt "65750,74000,76000,74000"
pts [
"65750,74000"
"76000,74000"
]
)
start &445
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 25236,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25237,0
va (VaSet
font "arial,8,0"
)
xt "67000,73000,73100,74000"
st "PDLCFG_nWR"
blo "67000,73800"
tm "WireNameMgr"
)
)
on &490
)
*905 (Wire
uid 25238,0
shape (OrthoPolyLine
uid 25239,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "65750,75000,76000,75000"
pts [
"65750,75000"
"76000,75000"
]
)
start &446
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 25242,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25243,0
va (VaSet
font "arial,8,0"
)
xt "67000,74000,75400,75000"
st "PDLCFG_WAD : (5:0)"
blo "67000,74800"
tm "WireNameMgr"
)
)
on &491
)
*906 (Wire
uid 25266,0
shape (OrthoPolyLine
uid 25267,0
va (VaSet
vasetType 3
)
xt "26750,-6000,37000,-6000"
pts [
"26750,-6000"
"37000,-6000"
]
)
start &218
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 25270,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25271,0
va (VaSet
font "arial,8,0"
)
xt "28000,-7000,34000,-6000"
st "PDLCFG_nRD"
blo "28000,-6200"
tm "WireNameMgr"
)
)
on &492
)
*907 (Wire
uid 25274,0
shape (OrthoPolyLine
uid 25275,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,-5000,37000,-5000"
pts [
"26750,-5000"
"37000,-5000"
]
)
start &219
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 25278,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25279,0
va (VaSet
font "arial,8,0"
)
xt "28000,-6000,36300,-5000"
st "PDLCFG_RAD : (5:0)"
blo "28000,-5200"
tm "WireNameMgr"
)
)
on &493
)
*908 (Wire
uid 25280,0
shape (OrthoPolyLine
uid 25281,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,70000,131250,70000"
pts [
"121000,70000"
"131250,70000"
]
)
end &486
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 25286,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25287,0
va (VaSet
font "arial,8,0"
)
xt "122000,69000,130300,70000"
st "PDLCFG_RAD : (5:0)"
blo "122000,69800"
tm "WireNameMgr"
)
)
on &493
)
*909 (Wire
uid 25288,0
shape (OrthoPolyLine
uid 25289,0
va (VaSet
vasetType 3
)
xt "121000,68000,131250,68000"
pts [
"121000,68000"
"131250,68000"
]
)
end &484
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 25294,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25295,0
va (VaSet
font "arial,8,0"
)
xt "122000,67000,128000,68000"
st "PDLCFG_nRD"
blo "122000,67800"
tm "WireNameMgr"
)
)
on &492
)
*910 (Wire
uid 25304,0
shape (OrthoPolyLine
uid 25305,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "145750,64000,152000,64000"
pts [
"145750,64000"
"152000,64000"
]
)
start &478
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 25308,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25309,0
va (VaSet
font "arial,8,0"
)
xt "147000,63000,154700,64000"
st "PDLCFG_DT : (7:0)"
blo "147000,63800"
tm "WireNameMgr"
)
)
on &494
)
*911 (Wire
uid 25316,0
shape (OrthoPolyLine
uid 25317,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-4000,-8000,6250,-8000"
pts [
"-4000,-8000"
"6250,-8000"
]
)
end &220
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 25320,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25321,0
va (VaSet
font "arial,8,0"
)
xt "-3000,-9000,4700,-8000"
st "PDLCFG_DT : (7:0)"
blo "-3000,-8200"
tm "WireNameMgr"
)
)
on &494
)
*912 (Wire
uid 25328,0
shape (OrthoPolyLine
uid 25329,0
va (VaSet
vasetType 3
)
xt "-4000,-9000,6250,-9000"
pts [
"-4000,-9000"
"6250,-9000"
]
)
end &221
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 25332,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25333,0
va (VaSet
font "arial,8,0"
)
xt "-3000,-10000,1500,-9000"
st "LOAD_RES"
blo "-3000,-9200"
tm "WireNameMgr"
)
)
on &227
)
*913 (Wire
uid 25661,0
shape (OrthoPolyLine
uid 25662,0
va (VaSet
vasetType 3
)
xt "20000,5000,23000,5000"
pts [
"20000,5000"
"23000,5000"
]
)
start &498
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 25665,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25666,0
va (VaSet
font "arial,8,0"
)
xt "21000,4000,23400,5000"
st "ACLK"
blo "21000,4800"
tm "WireNameMgr"
)
)
on &367
)
*914 (Wire
uid 25673,0
shape (OrthoPolyLine
uid 25674,0
va (VaSet
vasetType 3
)
xt "4000,5000,15000,5000"
pts [
"4000,5000"
"15000,5000"
]
)
start &504
end &496
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 25677,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25678,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "5000,4000,8000,5000"
st "ALICLK"
blo "5000,4800"
tm "WireNameMgr"
)
)
on &361
)
*915 (Wire
uid 25685,0
shape (OrthoPolyLine
uid 25686,0
va (VaSet
vasetType 3
)
xt "4000,12000,15000,12000"
pts [
"4000,12000"
"15000,12000"
]
)
start &505
end &508
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 25689,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25690,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "5000,11000,7300,12000"
st "LCLK"
blo "5000,11800"
tm "WireNameMgr"
)
)
on &506
)
*916 (Wire
uid 25718,0
shape (OrthoPolyLine
uid 25719,0
va (VaSet
vasetType 3
)
xt "20000,12000,23000,12000"
pts [
"20000,12000"
"23000,12000"
]
)
start &510
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 25722,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25723,0
va (VaSet
font "arial,8,0"
)
xt "21000,11000,22900,12000"
st "CLK"
blo "21000,11800"
tm "WireNameMgr"
)
)
on &106
)
*917 (Wire
uid 25734,0
shape (OrthoPolyLine
uid 25735,0
va (VaSet
vasetType 3
)
xt "84000,56000,88250,56000"
pts [
"84000,56000"
"88250,56000"
]
)
end &518
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 25738,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25739,0
va (VaSet
font "arial,8,0"
)
xt "85000,55000,87400,56000"
st "ACLK"
blo "85000,55800"
tm "WireNameMgr"
)
)
on &367
)
*918 (Wire
uid 25740,0
shape (OrthoPolyLine
uid 25741,0
va (VaSet
vasetType 3
)
xt "84000,57000,88250,57000"
pts [
"84000,57000"
"88250,57000"
]
)
end &517
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 25744,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25745,0
va (VaSet
font "arial,8,0"
)
xt "85000,56000,86900,57000"
st "CLK"
blo "85000,56800"
tm "WireNameMgr"
)
)
on &106
)
*919 (Wire
uid 26331,0
optionalChildren [
*920 (BdJunction
uid 26343,0
ps "OnConnectorStrategy"
shape (Circle
uid 26344,0
va (VaSet
vasetType 1
)
xt "95600,-19399,96400,-18599"
radius 400
)
)
]
shape (OrthoPolyLine
uid 26332,0
va (VaSet
vasetType 3
)
xt "94000,-19000,99250,-19000"
pts [
"94000,-19000"
"99250,-19000"
]
)
end &575
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 26337,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26338,0
va (VaSet
font "arial,8,0"
)
xt "95000,-20000,96900,-19000"
st "CLK"
blo "95000,-19200"
tm "WireNameMgr"
)
)
on &106
)
*921 (Wire
uid 26339,0
shape (OrthoPolyLine
uid 26340,0
va (VaSet
vasetType 3
)
xt "96000,-19000,99250,-18000"
pts [
"96000,-19000"
"96000,-18000"
"99250,-18000"
]
)
start &920
end &576
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 26341,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26342,0
va (VaSet
font "arial,8,0"
)
xt "96250,-19000,98150,-18000"
st "CLK"
blo "96250,-18200"
tm "WireNameMgr"
)
)
on &106
)
*922 (Wire
uid 26347,0
shape (OrthoPolyLine
uid 26348,0
va (VaSet
vasetType 3
)
xt "77750,-13000,86000,-13000"
pts [
"77750,-13000"
"86000,-13000"
]
)
start &278
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 26351,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26352,0
va (VaSet
font "arial,8,0"
)
xt "79000,-14000,85200,-13000"
st "DACCFG_nRD"
blo "79000,-13200"
tm "WireNameMgr"
)
)
on &586
)
*923 (Wire
uid 26353,0
shape (OrthoPolyLine
uid 26354,0
va (VaSet
vasetType 3
)
xt "88000,-15000,99250,-15000"
pts [
"88000,-15000"
"99250,-15000"
]
)
end &580
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 26359,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26360,0
va (VaSet
font "arial,8,0"
)
xt "89000,-16000,95200,-15000"
st "DACCFG_nRD"
blo "89000,-15200"
tm "WireNameMgr"
)
)
on &586
)
*924 (Wire
uid 26365,0
shape (OrthoPolyLine
uid 26366,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46000,-14000,56250,-14000"
pts [
"46000,-14000"
"56250,-14000"
]
)
end &277
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 26369,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26370,0
va (VaSet
font "arial,8,0"
)
xt "47000,-15000,55300,-14000"
st "DACCFG_DT : (15:0)"
blo "47000,-14200"
tm "WireNameMgr"
)
)
on &587
)
*925 (Wire
uid 26371,0
shape (OrthoPolyLine
uid 26372,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "114750,-19000,124250,-19000"
pts [
"114750,-19000"
"124250,-19000"
]
)
start &574
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 26377,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26378,0
va (VaSet
font "arial,8,0"
)
xt "115000,-20000,123300,-19000"
st "DACCFG_DT : (15:0)"
blo "115000,-19200"
tm "WireNameMgr"
)
)
on &587
)
*926 (Wire
uid 26383,0
shape (OrthoPolyLine
uid 26384,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "77750,-12000,86000,-12000"
pts [
"77750,-12000"
"86000,-12000"
]
)
start &279
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 26387,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26388,0
va (VaSet
font "arial,8,0"
)
xt "79000,-13000,87500,-12000"
st "DACCFG_RAD : (3:0)"
blo "79000,-12200"
tm "WireNameMgr"
)
)
on &588
)
*927 (Wire
uid 26389,0
shape (OrthoPolyLine
uid 26390,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,-13000,99250,-13000"
pts [
"88000,-13000"
"99250,-13000"
]
)
end &582
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 26395,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26396,0
va (VaSet
font "arial,8,0"
)
xt "89000,-14000,97500,-13000"
st "DACCFG_RAD : (3:0)"
blo "89000,-13200"
tm "WireNameMgr"
)
)
on &588
)
*928 (Wire
uid 26417,0
shape (OrthoPolyLine
uid 26418,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "65750,76000,76000,76000"
pts [
"65750,76000"
"76000,76000"
]
)
start &450
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 26421,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26422,0
va (VaSet
font "arial,8,0"
)
xt "67000,75000,75400,76000"
st "PDLCFG_WDT : (7:0)"
blo "67000,75800"
tm "WireNameMgr"
)
)
on &589
)
*929 (Wire
uid 26423,0
shape (OrthoPolyLine
uid 26424,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "121000,66000,131250,66000"
pts [
"121000,66000"
"131250,66000"
]
)
end &481
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 26429,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26430,0
va (VaSet
font "arial,8,0"
)
xt "122000,65000,130400,66000"
st "PDLCFG_WDT : (7:0)"
blo "122000,65800"
tm "WireNameMgr"
)
)
on &589
)
*930 (Wire
uid 26435,0
shape (OrthoPolyLine
uid 26436,0
va (VaSet
vasetType 3
)
xt "65750,77000,77000,77000"
pts [
"65750,77000"
"77000,77000"
]
)
start &447
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 26439,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26440,0
va (VaSet
font "arial,8,0"
)
xt "67000,76000,73300,77000"
st "DACCFG_nWR"
blo "67000,76800"
tm "WireNameMgr"
)
)
on &590
)
*931 (Wire
uid 26443,0
shape (OrthoPolyLine
uid 26444,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "65750,78000,77000,78000"
pts [
"65750,78000"
"77000,78000"
]
)
start &448
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 26447,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26448,0
va (VaSet
font "arial,8,0"
)
xt "67000,77000,75600,78000"
st "DACCFG_WAD : (3:0)"
blo "67000,77800"
tm "WireNameMgr"
)
)
on &591
)
*932 (Wire
uid 26451,0
shape (OrthoPolyLine
uid 26452,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "65750,79000,77000,79000"
pts [
"65750,79000"
"77000,79000"
]
)
start &449
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 26455,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26456,0
va (VaSet
font "arial,8,0"
)
xt "67000,78000,76000,79000"
st "DACCFG_WDT : (15:0)"
blo "67000,78800"
tm "WireNameMgr"
)
)
on &592
)
*933 (Wire
uid 26457,0
shape (OrthoPolyLine
uid 26458,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87750,-17000,99250,-17000"
pts [
"87750,-17000"
"99250,-17000"
]
)
end &577
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 26463,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26464,0
va (VaSet
font "arial,8,0"
)
xt "89000,-18000,98000,-17000"
st "DACCFG_WDT : (15:0)"
blo "89000,-17200"
tm "WireNameMgr"
)
)
on &592
)
*934 (Wire
uid 26465,0
shape (OrthoPolyLine
uid 26466,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,-14000,99250,-14000"
pts [
"88000,-14000"
"99250,-14000"
]
)
end &581
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 26471,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26472,0
va (VaSet
font "arial,8,0"
)
xt "89000,-15000,97600,-14000"
st "DACCFG_WAD : (3:0)"
blo "89000,-14200"
tm "WireNameMgr"
)
)
on &591
)
*935 (Wire
uid 26473,0
shape (OrthoPolyLine
uid 26474,0
va (VaSet
vasetType 3
)
xt "88000,-16000,99250,-16000"
pts [
"88000,-16000"
"99250,-16000"
]
)
end &579
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 26479,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26480,0
va (VaSet
font "arial,8,0"
)
xt "89000,-17000,95300,-16000"
st "DACCFG_nWR"
blo "89000,-16200"
tm "WireNameMgr"
)
)
on &590
)
*936 (Wire
uid 26503,0
shape (OrthoPolyLine
uid 26504,0
va (VaSet
vasetType 3
)
xt "46000,-13000,56250,-13000"
pts [
"46000,-13000"
"56250,-13000"
]
)
end &280
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 26507,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26508,0
va (VaSet
font "arial,8,0"
)
xt "47000,-14000,53700,-13000"
st "DAC_REFRESH"
blo "47000,-13200"
tm "WireNameMgr"
)
)
on &593
)
*937 (Wire
uid 26515,0
shape (OrthoPolyLine
uid 26516,0
va (VaSet
vasetType 3
)
xt "107750,41000,117000,41000"
pts [
"107750,41000"
"117000,41000"
]
)
start &564
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 26519,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26520,0
va (VaSet
font "arial,8,0"
)
xt "109000,40000,115700,41000"
st "DAC_REFRESH"
blo "109000,40800"
tm "WireNameMgr"
)
)
on &593
)
*938 (Wire
uid 27197,0
shape (OrthoPolyLine
uid 27198,0
va (VaSet
vasetType 3
)
xt "11000,18000,22000,18000"
pts [
"22000,18000"
"11000,18000"
]
)
start &594
end &599
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 27201,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27202,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "16000,17000,19800,18000"
st "APACLK0"
blo "16000,17800"
tm "WireNameMgr"
)
)
on &595
)
*939 (Wire
uid 27228,0
shape (OrthoPolyLine
uid 27229,0
va (VaSet
vasetType 3
)
xt "2000,18000,6000,18000"
pts [
"2000,18000"
"6000,18000"
]
)
end &597
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 27234,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27235,0
va (VaSet
font "arial,8,0"
)
xt "4000,17000,5900,18000"
st "CLK"
blo "4000,17800"
tm "WireNameMgr"
)
)
on &106
)
*940 (Wire
uid 27323,0
shape (OrthoPolyLine
uid 27324,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "23750,77000,31000,77000"
pts [
"23750,77000"
"31000,77000"
]
)
start &622
end &605
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 27325,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27326,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "25750,76000,31050,77000"
st "LBSP : (31:0)"
blo "25750,76800"
tm "WireNameMgr"
)
)
on &392
)
*941 (Wire
uid 27333,0
shape (OrthoPolyLine
uid 27334,0
va (VaSet
vasetType 3
)
xt "23750,78000,28000,78000"
pts [
"23750,78000"
"28000,78000"
]
)
start &623
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 27337,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27338,0
va (VaSet
font "arial,8,0"
)
xt "25000,77000,27100,78000"
st "REG"
blo "25000,77800"
tm "WireNameMgr"
)
)
on &142
)
*942 (Wire
uid 27353,0
shape (OrthoPolyLine
uid 27354,0
va (VaSet
vasetType 3
)
xt "4000,77000,10250,77000"
pts [
"4000,77000"
"10250,77000"
]
)
end &609
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 27357,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27358,0
va (VaSet
font "arial,8,0"
)
xt "5000,76000,7200,77000"
st "RUN"
blo "5000,76800"
tm "WireNameMgr"
)
)
on &606
)
*943 (Wire
uid 27359,0
shape (OrthoPolyLine
uid 27360,0
va (VaSet
vasetType 3
)
xt "4000,78000,10250,78000"
pts [
"4000,78000"
"10250,78000"
]
)
end &610
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 27363,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27364,0
va (VaSet
font "arial,8,0"
)
xt "5000,77000,6900,78000"
st "LOS"
blo "5000,77800"
tm "WireNameMgr"
)
)
on &373
)
*944 (Wire
uid 27367,0
shape (OrthoPolyLine
uid 27368,0
va (VaSet
vasetType 3
)
xt "4000,79000,10250,79000"
pts [
"4000,79000"
"10250,79000"
]
)
end &611
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 27371,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27372,0
va (VaSet
font "arial,8,0"
)
xt "5000,78000,8800,79000"
st "SM_SIDE"
blo "5000,78800"
tm "WireNameMgr"
)
)
on &607
)
*945 (Wire
uid 27373,0
shape (OrthoPolyLine
uid 27374,0
va (VaSet
vasetType 3
)
xt "4000,80000,10250,80000"
pts [
"4000,80000"
"10250,80000"
]
)
end &612
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 27377,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27378,0
va (VaSet
font "arial,8,0"
)
xt "5000,79000,6200,80000"
st "L0"
blo "5000,79800"
tm "WireNameMgr"
)
)
on &341
)
*946 (Wire
uid 27379,0
shape (OrthoPolyLine
uid 27380,0
va (VaSet
vasetType 3
)
xt "4000,81000,10250,81000"
pts [
"4000,81000"
"10250,81000"
]
)
end &613
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 27383,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27384,0
va (VaSet
font "arial,8,0"
)
xt "5000,80000,6700,81000"
st "L1A"
blo "5000,80800"
tm "WireNameMgr"
)
)
on &343
)
*947 (Wire
uid 27385,0
shape (OrthoPolyLine
uid 27386,0
va (VaSet
vasetType 3
)
xt "4000,82000,10250,82000"
pts [
"4000,82000"
"10250,82000"
]
)
end &614
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 27389,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27390,0
va (VaSet
font "arial,8,0"
)
xt "5000,81000,6800,82000"
st "L1R"
blo "5000,81800"
tm "WireNameMgr"
)
)
on &345
)
*948 (Wire
uid 27391,0
shape (OrthoPolyLine
uid 27392,0
va (VaSet
vasetType 3
)
xt "4000,83000,10250,83000"
pts [
"4000,83000"
"10250,83000"
]
)
end &615
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 27395,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27396,0
va (VaSet
font "arial,8,0"
)
xt "5000,82000,6700,83000"
st "L2A"
blo "5000,82800"
tm "WireNameMgr"
)
)
on &347
)
*949 (Wire
uid 27397,0
shape (OrthoPolyLine
uid 27398,0
va (VaSet
vasetType 3
)
xt "4000,84000,10250,84000"
pts [
"4000,84000"
"10250,84000"
]
)
end &616
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 27401,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27402,0
va (VaSet
font "arial,8,0"
)
xt "5000,83000,6800,84000"
st "L2R"
blo "5000,83800"
tm "WireNameMgr"
)
)
on &349
)
*950 (Wire
uid 27403,0
shape (OrthoPolyLine
uid 27404,0
va (VaSet
vasetType 3
)
xt "4000,85000,10250,85000"
pts [
"4000,85000"
"10250,85000"
]
)
end &617
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 27407,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27408,0
va (VaSet
font "arial,8,0"
)
xt "5000,84000,9100,85000"
st "BNC_RES"
blo "5000,84800"
tm "WireNameMgr"
)
)
on &351
)
*951 (Wire
uid 27409,0
shape (OrthoPolyLine
uid 27410,0
va (VaSet
vasetType 3
)
xt "4000,86000,10250,86000"
pts [
"4000,86000"
"10250,86000"
]
)
end &618
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 27413,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27414,0
va (VaSet
font "arial,8,0"
)
xt "5000,85000,8400,86000"
st "EV_RES"
blo "5000,85800"
tm "WireNameMgr"
)
)
on &364
)
*952 (Wire
uid 27415,0
shape (OrthoPolyLine
uid 27416,0
va (VaSet
vasetType 3
)
xt "4000,87000,10250,87000"
pts [
"4000,87000"
"10250,87000"
]
)
end &619
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 27419,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27420,0
va (VaSet
font "arial,8,0"
)
xt "5000,86000,8800,87000"
st "SPULSE0"
blo "5000,86800"
tm "WireNameMgr"
)
)
on &399
)
*953 (Wire
uid 27421,0
shape (OrthoPolyLine
uid 27422,0
va (VaSet
vasetType 3
)
xt "4000,88000,10250,88000"
pts [
"4000,88000"
"10250,88000"
]
)
end &620
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 27425,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27426,0
va (VaSet
font "arial,8,0"
)
xt "5000,87000,8800,88000"
st "SPULSE1"
blo "5000,87800"
tm "WireNameMgr"
)
)
on &400
)
*954 (Wire
uid 27427,0
shape (OrthoPolyLine
uid 27428,0
va (VaSet
vasetType 3
)
xt "4000,89000,10250,89000"
pts [
"4000,89000"
"10250,89000"
]
)
end &621
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 27431,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27432,0
va (VaSet
font "arial,8,0"
)
xt "5000,88000,8800,89000"
st "SPULSE2"
blo "5000,88800"
tm "WireNameMgr"
)
)
on &401
)
*955 (Wire
uid 27885,0
shape (OrthoPolyLine
uid 27886,0
va (VaSet
vasetType 3
)
xt "58750,10000,65000,10000"
pts [
"58750,10000"
"65000,10000"
]
)
start &179
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 27889,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27890,0
va (VaSet
font "arial,8,0"
)
xt "60000,9000,62200,10000"
st "RUN"
blo "60000,9800"
tm "WireNameMgr"
)
)
on &606
)
*956 (Wire
uid 29493,0
shape (OrthoPolyLine
uid 29494,0
va (VaSet
vasetType 3
)
xt "58750,11000,65000,11000"
pts [
"58750,11000"
"65000,11000"
]
)
start &180
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 29497,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29498,0
va (VaSet
font "arial,8,0"
)
xt "60000,10000,64600,11000"
st "PON_LOAD"
blo "60000,10800"
tm "WireNameMgr"
)
)
on &627
)
*957 (Wire
uid 29499,0
shape (OrthoPolyLine
uid 29500,0
va (VaSet
vasetType 3
)
xt "58750,12000,65000,12000"
pts [
"58750,12000"
"65000,12000"
]
)
start &181
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 29503,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29504,0
va (VaSet
font "arial,8,0"
)
xt "60000,11000,62200,12000"
st "TICK"
blo "60000,11800"
tm "WireNameMgr"
)
)
on &143
)
*958 (Wire
uid 29785,0
shape (OrthoPolyLine
uid 29786,0
va (VaSet
vasetType 3
)
xt "42000,66000,47250,66000"
pts [
"42000,66000"
"47250,66000"
]
)
end &451
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 29789,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29790,0
va (VaSet
font "arial,8,0"
)
xt "43000,65000,47600,66000"
st "PON_LOAD"
blo "43000,65800"
tm "WireNameMgr"
)
)
on &627
)
*959 (Wire
uid 30176,0
shape (OrthoPolyLine
uid 30177,0
va (VaSet
vasetType 3
)
xt "78000,44000,88250,44000"
pts [
"78000,44000"
"88250,44000"
]
)
end &566
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 30180,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30181,0
va (VaSet
font "arial,8,0"
)
xt "79000,43000,83200,44000"
st "OR_RACK"
blo "79000,43800"
tm "WireNameMgr"
)
)
on &628
)
*960 (Wire
uid 30184,0
shape (OrthoPolyLine
uid 30185,0
va (VaSet
vasetType 3
)
xt "78000,46000,88250,46000"
pts [
"78000,46000"
"88250,46000"
]
)
end &567
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 30188,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30189,0
va (VaSet
font "arial,8,0"
)
xt "79000,45000,83500,46000"
st "PDL_RACK"
blo "79000,45800"
tm "WireNameMgr"
)
)
on &629
)
*961 (Wire
uid 30192,0
shape (OrthoPolyLine
uid 30193,0
va (VaSet
vasetType 3
)
xt "78000,48000,88250,48000"
pts [
"78000,48000"
"88250,48000"
]
)
end &565
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 30196,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30197,0
va (VaSet
font "arial,8,0"
)
xt "79000,47000,83200,48000"
st "I2C_RACK"
blo "79000,47800"
tm "WireNameMgr"
)
)
on &630
)
*962 (Wire
uid 30208,0
shape (OrthoPolyLine
uid 30209,0
va (VaSet
vasetType 3
)
xt "25750,69000,35000,69000"
pts [
"25750,69000"
"35000,69000"
]
)
start &99
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 30212,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30213,0
va (VaSet
font "arial,8,0"
)
xt "27000,68000,31200,69000"
st "OR_RACK"
blo "27000,68800"
tm "WireNameMgr"
)
)
on &628
)
*963 (Wire
uid 30218,0
shape (OrthoPolyLine
uid 30219,0
va (VaSet
vasetType 3
)
xt "26750,-7000,37000,-7000"
pts [
"26750,-7000"
"37000,-7000"
]
)
start &222
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 30222,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30223,0
va (VaSet
font "arial,8,0"
)
xt "28000,-8000,32500,-7000"
st "PDL_RACK"
blo "28000,-7200"
tm "WireNameMgr"
)
)
on &629
)
*964 (Wire
uid 30968,0
shape (OrthoPolyLine
uid 30969,0
va (VaSet
vasetType 3
)
xt "61750,27000,71000,27000"
pts [
"61750,27000"
"71000,27000"
]
)
start &28
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 30972,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30973,0
va (VaSet
font "arial,8,0"
)
xt "63000,26000,67200,27000"
st "I2C_RACK"
blo "63000,26800"
tm "WireNameMgr"
)
)
on &630
)
*965 (Wire
uid 31896,0
shape (OrthoPolyLine
uid 31897,0
va (VaSet
vasetType 3
)
xt "83000,-1000,88250,-1000"
pts [
"83000,-1000"
"88250,-1000"
]
)
end &639
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 31900,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31901,0
va (VaSet
font "arial,8,0"
)
xt "84000,-2000,85900,-1000"
st "CLK"
blo "84000,-1200"
tm "WireNameMgr"
)
)
on &106
)
*966 (Wire
uid 31902,0
shape (OrthoPolyLine
uid 31903,0
va (VaSet
vasetType 3
)
xt "83000,1000,88250,1000"
pts [
"83000,1000"
"88250,1000"
]
)
end &647
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 31906,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31907,0
va (VaSet
font "arial,8,0"
)
xt "84000,0,86200,1000"
st "TICK"
blo "84000,800"
tm "WireNameMgr"
)
)
on &143
)
*967 (Wire
uid 31908,0
shape (OrthoPolyLine
uid 31909,0
va (VaSet
vasetType 3
)
xt "83000,-2000,88250,-2000"
pts [
"83000,-2000"
"88250,-2000"
]
)
end &646
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 31912,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31913,0
va (VaSet
font "arial,8,0"
)
xt "84000,-3000,87300,-2000"
st "HWRES"
blo "84000,-2200"
tm "WireNameMgr"
)
)
on &107
)
*968 (Wire
uid 31916,0
shape (OrthoPolyLine
uid 31917,0
va (VaSet
vasetType 3
)
xt "84000,4000,88250,4000"
pts [
"84000,4000"
"88250,4000"
]
)
end &640
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 31920,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31921,0
va (VaSet
font "arial,8,0"
)
xt "85000,3000,88400,4000"
st "nLBRDY"
blo "85000,3800"
tm "WireNameMgr"
)
)
on &398
)
*969 (Wire
uid 31924,0
shape (OrthoPolyLine
uid 31925,0
va (VaSet
vasetType 3
)
xt "84000,5000,88250,5000"
pts [
"84000,5000"
"88250,5000"
]
)
end &641
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 31928,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31929,0
va (VaSet
font "arial,8,0"
)
xt "85000,4000,88700,5000"
st "NOEDTK"
blo "85000,4800"
tm "WireNameMgr"
)
)
on &152
)
*970 (Wire
uid 31948,0
shape (OrthoPolyLine
uid 31949,0
va (VaSet
vasetType 3
)
xt "79000,8000,88250,8000"
pts [
"79000,8000"
"88250,8000"
]
)
start &656
end &644
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 31952,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31953,0
va (VaSet
font "arial,8,0"
)
xt "85000,7000,86800,8000"
st "DL7"
blo "85000,7800"
tm "WireNameMgr"
)
)
on &652
)
*971 (Wire
uid 32000,0
shape (OrthoPolyLine
uid 32001,0
va (VaSet
vasetType 3
)
xt "71000,8000,74000,8000"
pts [
"71000,8000"
"74000,8000"
]
)
end &654
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 32004,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32005,0
va (VaSet
font "arial,8,0"
)
xt "72000,7000,74200,8000"
st "RUN"
blo "72000,7800"
tm "WireNameMgr"
)
)
on &606
)
*972 (Wire
uid 32411,0
optionalChildren [
*973 (BdJunction
uid 32419,0
ps "OnConnectorStrategy"
shape (Circle
uid 32420,0
va (VaSet
vasetType 1
)
xt "83600,6600,84400,7400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 32412,0
va (VaSet
vasetType 3
)
xt "79000,-2000,88250,7000"
pts [
"79000,-2000"
"79000,7000"
"88250,7000"
]
)
start &664
end &643
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 32413,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32414,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "78000,-1800,79000,0"
st "dout"
blo "78800,0"
tm "WireNameMgr"
)
)
on &672
)
*974 (Wire
uid 32415,0
shape (OrthoPolyLine
uid 32416,0
va (VaSet
vasetType 3
)
xt "84000,6000,88250,7000"
pts [
"88250,6000"
"84000,6000"
"84000,7000"
]
)
start &642
end &973
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 32417,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32418,0
va (VaSet
font "arial,8,0"
)
xt "85250,5000,87050,6000"
st "dout"
blo "85250,5800"
tm "WireNameMgr"
)
)
on &672
)
*975 (Wire
uid 32833,0
shape (OrthoPolyLine
uid 32834,0
va (VaSet
vasetType 3
)
xt "71000,14000,74000,14000"
pts [
"71000,14000"
"74000,14000"
]
)
end &674
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 32837,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32838,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "72000,13000,75800,14000"
st "TRIGLED"
blo "72000,13800"
tm "WireNameMgr"
)
)
on &684
)
*976 (Wire
uid 32841,0
shape (OrthoPolyLine
uid 32842,0
va (VaSet
vasetType 3
)
xt "79000,9000,88250,14000"
pts [
"79000,14000"
"84000,14000"
"84000,9000"
"88250,9000"
]
)
start &676
end &645
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 32843,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32844,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "81000,13000,83200,14000"
st "dout1"
blo "81000,13800"
tm "WireNameMgr"
)
)
on &683
)
*977 (Wire
uid 32855,0
shape (OrthoPolyLine
uid 32856,0
va (VaSet
vasetType 3
)
xt "107750,56000,114000,56000"
pts [
"107750,56000"
"114000,56000"
]
)
start &568
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 32859,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32860,0
va (VaSet
font "arial,8,0"
)
xt "109000,55000,112800,56000"
st "TRIGLED"
blo "109000,55800"
tm "WireNameMgr"
)
)
on &684
)
*978 (Wire
uid 33249,0
shape (OrthoPolyLine
uid 33250,0
va (VaSet
vasetType 3
)
xt "25750,70000,35000,70000"
pts [
"25750,70000"
"35000,70000"
]
)
start &100
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 33253,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33254,0
va (VaSet
font "arial,8,0"
)
xt "27000,69000,30800,70000"
st "SM_SIDE"
blo "27000,69800"
tm "WireNameMgr"
)
)
on &607
)
*979 (Wire
uid 34041,0
shape (OrthoPolyLine
uid 34042,0
va (VaSet
vasetType 3
)
xt "42000,67000,47250,67000"
pts [
"42000,67000"
"47250,67000"
]
)
end &452
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 34045,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34046,0
va (VaSet
font "arial,8,0"
)
xt "43000,66000,47300,67000"
st "HWCLEAR"
blo "43000,66800"
tm "WireNameMgr"
)
)
on &109
)
*980 (Wire
uid 34550,0
shape (OrthoPolyLine
uid 34551,0
va (VaSet
vasetType 3
)
xt "39000,68000,47250,68000"
pts [
"39000,68000"
"47250,68000"
]
)
end &453
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 34554,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34555,0
va (VaSet
font "arial,8,0"
)
xt "40000,67000,46000,68000"
st "FWIMG2LOAD"
blo "40000,67800"
tm "WireNameMgr"
)
)
on &685
)
*981 (Wire
uid 34560,0
shape (OrthoPolyLine
uid 34561,0
va (VaSet
vasetType 3
)
xt "25750,71000,35000,71000"
pts [
"25750,71000"
"35000,71000"
]
)
start &101
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 34564,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34565,0
va (VaSet
font "arial,8,0"
)
xt "27000,70000,33000,71000"
st "FWIMG2LOAD"
blo "27000,70800"
tm "WireNameMgr"
)
)
on &685
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *982 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*983 (Text
uid 43,0
va (VaSet
font "arial,8,1"
)
xt "-11000,-24000,-5600,-23000"
st "Package List"
blo "-11000,-23200"
)
*984 (MLText
uid 44,0
va (VaSet
font "arial,8,0"
)
xt "-11000,-23000,1400,-18000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.std_logic_unsigned.all;
USE work.v1392pkg.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*985 (Text
uid 46,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*986 (Text
uid 47,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*987 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*988 (Text
uid 49,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*989 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*990 (Text
uid 51,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*991 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,22,1281,1024"
viewArea "-1337,34635,81701,101394"
cachedDiagramExtent "-23022,-24000,155900,92000"
pageSetupInfo (PageSetupInfo
ptrCmd "HP LaserJet 4050 Series PCL6,winspool,"
fileName "IP_192.9.200.41"
toPrinter 1
xMargin 0
yMargin 0
paperWidth 1077
paperHeight 761
windowsPaperWidth 1077
windowsPaperHeight 761
paperType "A4"
windowsPaperName "A4"
useAdjustTo 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
active 1
lastUid 34573,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "800,1000,3600,2000"
st "Panel0"
blo "800,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*992 (Text
va (VaSet
font "arial,8,1"
)
xt "2400,3500,6000,4500"
st "<library>"
blo "2400,4300"
tm "BdLibraryNameMgr"
)
*993 (Text
va (VaSet
font "arial,8,1"
)
xt "2400,4500,5800,5500"
st "<block>"
blo "2400,5300"
tm "BlkNameMgr"
)
*994 (Text
va (VaSet
font "arial,8,1"
)
xt "2400,5500,4200,6500"
st "U_0"
blo "2400,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "2400,13500,2400,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
gi *995 (BdGenericInterface
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,0,8000,0"
)
header "Generic Declarations"
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*996 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*997 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*998 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*999 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*1000 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*1001 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1002 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*1003 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*1004 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1005 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*1006 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*1007 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1008 (Text
va (VaSet
font "arial,8,1"
)
xt "3350,4000,5050,5000"
st "eb1"
blo "3350,4800"
tm "HdlTextNameMgr"
)
*1009 (Text
va (VaSet
font "arial,8,1"
)
xt "3350,5000,4150,6000"
st "1"
blo "3350,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
xt "0,0,3100,1000"
st "Auto list"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,6300,2000"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "150,250,950,1250"
st "1"
blo "150,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1010 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*1011 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "150,250,950,1250"
st "1"
blo "150,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1012 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*1013 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,27100,2000"
st "Diagram Signals:"
blo "20000,1800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 208,0
usingSuid 1
emptyRow *1014 (LEmptyRow
)
uid 20133,0
optionalChildren [
*1015 (RefLabelRowHdr
)
*1016 (TitleRowHdr
)
*1017 (FilterRowHdr
)
*1018 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*1019 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*1020 (GroupColHdr
tm "GroupColHdrMgr"
)
*1021 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*1022 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*1023 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*1024 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*1025 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*1026 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*1027 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CLK"
t "std_logic"
o 99
suid 1,0
)
)
uid 19900,0
)
*1028 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HWRES"
t "std_logic"
o 121
suid 2,0
)
)
uid 19902,0
)
*1029 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CLEAR"
t "std_logic"
o 98
suid 3,0
)
)
uid 19904,0
)
*1030 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HWCLEAR"
t "std_logic"
o 120
suid 4,0
)
)
uid 19906,0
)
*1031 (LeafLogPort
port (LogicalPort
decl (Decl
n "ASB"
t "std_logic"
o 3
suid 5,0
)
)
uid 19908,0
)
*1032 (LeafLogPort
port (LogicalPort
decl (Decl
n "DS0B"
t "std_logic"
o 6
suid 6,0
)
)
uid 19910,0
)
*1033 (LeafLogPort
port (LogicalPort
decl (Decl
n "DS1B"
t "std_logic"
o 7
suid 7,0
)
)
uid 19912,0
)
*1034 (LeafLogPort
port (LogicalPort
decl (Decl
n "WRITEB"
t "std_logic"
o 33
suid 8,0
)
)
uid 19914,0
)
*1035 (LeafLogPort
port (LogicalPort
decl (Decl
n "IACKB"
t "std_logic"
o 11
suid 9,0
)
)
uid 19916,0
)
*1036 (LeafLogPort
port (LogicalPort
decl (Decl
n "IACKINB"
t "std_logic"
o 12
suid 10,0
)
)
uid 19918,0
)
*1037 (LeafLogPort
port (LogicalPort
decl (Decl
n "BERRVME"
t "std_logic"
o 4
suid 11,0
)
)
uid 19920,0
)
*1038 (LeafLogPort
port (LogicalPort
decl (Decl
n "AMB"
t "std_logic_vector"
b "( 5 downto 0)"
o 2
suid 12,0
)
)
uid 19922,0
)
*1039 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DPR"
t "std_logic_vector"
b "(31 downto 0)"
o 111
suid 13,0
)
)
uid 19924,0
)
*1040 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DPR_P"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 112
suid 14,0
)
)
uid 19926,0
)
*1041 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PAF"
t "std_logic"
o 133
suid 15,0
)
)
uid 19928,0
)
*1042 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PAE"
t "std_logic"
o 132
suid 16,0
)
)
uid 19930,0
)
*1043 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "FBOUT"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 118
suid 17,0
)
)
uid 19932,0
)
*1044 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "NOE16R"
t "std_logic"
o 57
suid 18,0
)
)
uid 19934,0
)
*1045 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "NOE16W"
t "std_logic"
o 58
suid 19,0
)
)
uid 19936,0
)
*1046 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "NOE32R"
t "std_logic"
o 59
suid 20,0
)
)
uid 19938,0
)
*1047 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "REG"
t "reg_stream"
o 149
suid 21,0
)
)
uid 19940,0
)
*1048 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "TICK"
t "tick_pulses"
o 152
suid 22,0
)
)
uid 19942,0
)
*1049 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PULSE"
t "reg_pulse"
o 145
suid 23,0
)
)
uid 19944,0
)
*1050 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "VAD"
t "std_logic_vector"
b "(31 downto 1)"
o 92
suid 24,0
)
)
uid 19946,0
)
*1051 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "INTR1"
t "std_logic"
o 43
suid 25,0
)
)
uid 19948,0
)
*1052 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "VDB"
t "std_logic_vector"
b "(31 downto 0)"
o 93
suid 26,0
)
)
uid 19950,0
)
*1053 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "INTR2"
t "std_logic"
o 44
suid 27,0
)
)
uid 19952,0
)
*1054 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ADLTC"
t "std_logic"
o 35
suid 28,0
)
)
uid 19954,0
)
*1055 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "MYBERR"
t "std_logic"
o 49
suid 29,0
)
)
uid 19956,0
)
*1056 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WDOGTO"
t "std_logic"
o 155
suid 30,0
)
)
uid 19958,0
)
*1057 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "NOEDTK"
t "std_logic"
eolc "-- Pilotaggio led verde vicino a conn. TDC (su pannello)"
preAdd 0
posAdd 0
o 63
suid 31,0
)
)
uid 19960,0
)
*1058 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "NDTKIN"
t "std_logic"
o 51
suid 32,0
)
)
uid 19962,0
)
*1059 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "IACKOUTB"
t "std_logic"
o 42
suid 33,0
)
)
uid 19964,0
)
*1060 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "LWORDB"
t "std_logic"
o 87
suid 34,0
)
)
uid 19966,0
)
*1061 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "NOE32W"
t "std_logic"
o 60
suid 35,0
)
)
uid 19968,0
)
*1062 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "NOEAD"
t "std_logic"
o 62
suid 36,0
)
)
uid 19970,0
)
*1063 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "NOE64R"
t "std_logic"
o 61
suid 37,0
)
)
uid 19972,0
)
*1064 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EVREAD"
t "std_logic"
o 116
suid 38,0
)
)
uid 19974,0
)
*1065 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DEBUG"
t "debug_stream"
o 109
suid 40,0
)
)
uid 19978,0
)
*1066 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LED"
t "display_stream"
o 45
suid 41,0
)
)
uid 19980,0
)
*1067 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "VDD"
t "std_logic"
o 154
suid 42,0
)
)
uid 19982,0
)
*1068 (LeafLogPort
port (LogicalPort
decl (Decl
n "GA"
t "std_logic_vector"
b "( 3 downto 0)"
o 10
suid 44,0
)
)
uid 19986,0
)
*1069 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LOAD_RES"
t "std_logic"
o 126
suid 45,0
)
)
uid 19988,0
)
*1070 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "SDA0"
t "std_logic"
o 89
suid 46,0
)
)
uid 19990,0
)
*1071 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SCL0"
t "std_logic"
o 75
suid 47,0
)
)
uid 19992,0
)
*1072 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "SDA1"
t "std_logic"
o 90
suid 48,0
)
)
uid 19994,0
)
*1073 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SCL1"
t "std_logic"
o 76
suid 49,0
)
)
uid 19996,0
)
*1074 (LeafLogPort
port (LogicalPort
decl (Decl
n "F_SO"
t "std_logic"
o 9
suid 50,0
)
)
uid 19998,0
)
*1075 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "F_SCK"
t "std_logic"
o 40
suid 51,0
)
)
uid 20000,0
)
*1076 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "F_SI"
t "std_logic"
o 41
suid 52,0
)
)
uid 20002,0
)
*1077 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "FCS"
t "std_logic"
o 39
suid 53,0
)
)
uid 20004,0
)
*1078 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DIR_CTTM"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 38
suid 54,0
)
)
uid 20006,0
)
*1079 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "PSM_RES"
t "std_logic"
o 65
suid 55,0
)
)
uid 20008,0
)
*1080 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SYNC"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 82
suid 57,0
)
)
uid 20012,0
)
*1081 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SDIN_DAC"
t "std_logic"
o 79
suid 58,0
)
)
uid 20014,0
)
*1082 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SCLK_DAC"
t "std_logic"
o 77
suid 59,0
)
)
uid 20016,0
)
*1083 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "AE_PDL"
t "std_logic_vector"
b "(47 DOWNTO 0)"
o 36
suid 60,0
)
)
uid 20018,0
)
*1084 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "SP_PDL"
t "std_logic_vector"
b "(47 downto 0)"
o 91
suid 61,0
)
)
uid 20020,0
)
*1085 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SI_PDL"
t "std_logic"
o 81
suid 62,0
)
)
uid 20022,0
)
*1086 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SCLK_PDL"
t "std_logic"
o 78
suid 63,0
)
)
uid 20024,0
)
*1087 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "MD_PDL"
t "std_logic"
o 48
suid 64,0
)
)
uid 20026,0
)
*1088 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "P_PDL"
t "std_logic_vector"
b "(7 downto 1)"
o 66
suid 65,0
)
)
uid 20028,0
)
*1089 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "TST"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 83
suid 66,0
)
)
uid 20030,0
)
*1090 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RSELA0"
t "std_logic"
o 67
suid 67,0
)
)
uid 20032,0
)
*1091 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RSELB1"
t "std_logic"
o 70
suid 68,0
)
)
uid 20034,0
)
*1092 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RSELB0"
t "std_logic"
o 69
suid 69,0
)
)
uid 20036,0
)
*1093 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RSELA1"
t "std_logic"
o 68
suid 70,0
)
)
uid 20038,0
)
*1094 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RSELD0"
t "std_logic"
o 73
suid 71,0
)
)
uid 20040,0
)
*1095 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RSELC1"
t "std_logic"
o 72
suid 72,0
)
)
uid 20042,0
)
*1096 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RSELC0"
t "std_logic"
o 71
suid 73,0
)
)
uid 20044,0
)
*1097 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "NSELCLK"
t "std_logic"
o 64
suid 74,0
)
)
uid 20046,0
)
*1098 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SELCLK"
t "std_logic"
o 80
suid 75,0
)
)
uid 20048,0
)
*1099 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RSELD1"
t "std_logic"
o 74
suid 76,0
)
)
uid 20050,0
)
*1100 (LeafLogPort
port (LogicalPort
decl (Decl
n "L0"
t "std_logic"
o 13
suid 78,0
)
)
uid 20054,0
)
*1101 (LeafLogPort
port (LogicalPort
decl (Decl
n "L1A"
t "std_logic"
o 14
suid 79,0
)
)
uid 20056,0
)
*1102 (LeafLogPort
port (LogicalPort
decl (Decl
n "L1R"
t "std_logic"
o 15
suid 80,0
)
)
uid 20058,0
)
*1103 (LeafLogPort
port (LogicalPort
decl (Decl
n "L2A"
t "std_logic"
o 16
suid 81,0
)
)
uid 20060,0
)
*1104 (LeafLogPort
port (LogicalPort
decl (Decl
n "L2R"
t "std_logic"
o 17
suid 82,0
)
)
uid 20062,0
)
*1105 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BNC_RES"
t "std_logic"
o 95
suid 83,0
)
)
uid 20064,0
)
*1106 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "NRDMEB"
t "std_logic"
o 127
suid 84,0
)
)
uid 20066,0
)
*1107 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LTM_DRDY"
t "std_logic"
o 47
suid 86,0
)
)
uid 20070,0
)
*1108 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LTM_BUSY"
t "std_logic"
o 46
suid 87,0
)
)
uid 20072,0
)
*1109 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EF"
t "std_logic"
o 114
suid 88,0
)
)
uid 20074,0
)
*1110 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "FF"
t "std_logic"
o 119
suid 89,0
)
)
uid 20076,0
)
*1111 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EVRDY"
t "std_logic"
o 115
suid 90,0
)
)
uid 20078,0
)
*1112 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DTEST_FIFO"
t "std_logic"
o 113
suid 91,0
)
)
uid 20080,0
)
*1113 (LeafLogPort
port (LogicalPort
decl (Decl
n "ALICLK"
t "std_logic"
o 1
suid 93,0
)
)
uid 20084,0
)
*1114 (LeafLogPort
port (LogicalPort
decl (Decl
n "BNCRES"
t "std_logic"
o 5
suid 94,0
)
)
uid 20086,0
)
*1115 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EV_RES"
t "std_logic"
o 117
suid 95,0
)
)
uid 20088,0
)
*1116 (LeafLogPort
port (LogicalPort
decl (Decl
n "EVRES"
t "std_logic"
o 8
suid 96,0
)
)
uid 20090,0
)
*1117 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ACLK"
t "std_logic"
o 94
suid 97,0
)
)
uid 20092,0
)
*1118 (LeafLogPort
port (LogicalPort
decl (Decl
n "NPWON"
t "std_logic"
o 22
suid 98,0
)
)
uid 20094,0
)
*1119 (LeafLogPort
port (LogicalPort
decl (Decl
n "SYSRESB"
t "std_logic"
o 32
suid 99,0
)
)
uid 20096,0
)
*1120 (LeafLogPort
port (LogicalPort
decl (Decl
n "LOS"
t "std_logic"
o 19
suid 100,0
)
)
uid 20098,0
)
*1121 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "NCYC_RELOAD"
t "std_logic"
o 50
suid 101,0
)
)
uid 20100,0
)
*1122 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "NLBCLR"
t "std_logic"
o 52
suid 102,0
)
)
uid 20102,0
)
*1123 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "NLBLAST"
t "std_logic"
o 88
suid 103,0
)
)
uid 20104,0
)
*1124 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "NLBWAIT"
t "std_logic"
o 56
suid 104,0
)
)
uid 20106,0
)
*1125 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "NLBRD"
t "std_logic"
o 54
suid 105,0
)
)
uid 20108,0
)
*1126 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "nLBAS"
t "std_logic"
eolc "-- Pilotaggio led rosso vicino a conn. TDC (su pannello)"
posAdd 0
o 84
suid 106,0
)
)
uid 20110,0
)
*1127 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "NLBRES"
t "std_logic"
o 55
suid 107,0
)
)
uid 20112,0
)
*1128 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "NLBCS"
t "std_logic"
o 53
suid 108,0
)
)
uid 20114,0
)
*1129 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "LB"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 85
suid 109,0
)
)
uid 20116,0
)
*1130 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "LBSP"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 86
suid 110,0
)
)
uid 20118,0
)
*1131 (LeafLogPort
port (LogicalPort
decl (Decl
n "NLBPCKR"
t "std_logic"
o 21
suid 111,0
)
)
uid 20120,0
)
*1132 (LeafLogPort
port (LogicalPort
decl (Decl
n "NLBPCKE"
t "std_logic"
o 20
suid 112,0
)
)
uid 20122,0
)
*1133 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "nLBRDY"
t "std_logic"
eolc "-- Pilotaggio led rosso vicino a conn. TDC (su pannello)"
posAdd 0
o 34
suid 113,0
)
)
uid 20124,0
)
*1134 (LeafLogPort
port (LogicalPort
decl (Decl
n "SPULSE0"
t "std_logic"
o 29
suid 114,0
)
)
uid 20126,0
)
*1135 (LeafLogPort
port (LogicalPort
decl (Decl
n "SPULSE1"
t "std_logic"
o 30
suid 115,0
)
)
uid 20128,0
)
*1136 (LeafLogPort
port (LogicalPort
decl (Decl
n "SPULSE2"
t "std_logic"
o 31
suid 116,0
)
)
uid 20130,0
)
*1137 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "I2C_CHAIN"
t "std_logic"
o 122
suid 119,0
)
)
uid 21022,0
)
*1138 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CHIP_ADDR"
t "std_logic_vector"
b "(2 downto 0)"
o 97
suid 120,0
)
)
uid 21024,0
)
*1139 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CHANNEL"
t "std_logic_vector"
b "(2 downto 0)"
o 96
suid 121,0
)
)
uid 21026,0
)
*1140 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "I2C_RDATA"
t "std_logic_vector"
b "(9 downto 0)"
o 124
suid 131,0
)
)
uid 21572,0
)
*1141 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "I2C_RREQ"
t "std_logic"
o 125
suid 133,0
)
)
uid 21576,0
)
*1142 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "OR_RDATA"
t "std_logic_vector"
b "(9 downto 0)"
o 130
suid 134,0
)
)
uid 21578,0
)
*1143 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PDL_RDATA"
t "std_logic_vector"
b "(7 downto 0)"
o 142
suid 136,0
)
)
uid 21582,0
)
*1144 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "OR_RREQ"
t "std_logic"
o 131
suid 138,0
)
)
uid 21586,0
)
*1145 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PDL_RREQ"
t "std_logic"
o 143
suid 139,0
)
)
uid 21588,0
)
*1146 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "OR_RADDR"
t "std_logic_vector"
b "(5 downto 0)"
o 129
suid 140,0
)
)
uid 21714,0
)
*1147 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PDL_RADDR"
t "std_logic_vector"
b "(5 downto 0)"
o 141
suid 141,0
)
)
uid 21716,0
)
*1148 (LeafLogPort
port (LogicalPort
decl (Decl
n "PSM_SP0"
t "std_logic"
o 23
suid 142,0
)
)
uid 22100,0
)
*1149 (LeafLogPort
port (LogicalPort
decl (Decl
n "PSM_SP1"
t "std_logic"
o 24
suid 143,0
)
)
uid 22102,0
)
*1150 (LeafLogPort
port (LogicalPort
decl (Decl
n "PSM_SP2"
t "std_logic"
o 25
suid 144,0
)
)
uid 22104,0
)
*1151 (LeafLogPort
port (LogicalPort
decl (Decl
n "PSM_SP3"
t "std_logic"
o 26
suid 145,0
)
)
uid 22106,0
)
*1152 (LeafLogPort
port (LogicalPort
decl (Decl
n "PSM_SP4"
t "std_logic"
o 27
suid 146,0
)
)
uid 22108,0
)
*1153 (LeafLogPort
port (LogicalPort
decl (Decl
n "PSM_SP5"
t "std_logic"
o 28
suid 147,0
)
)
uid 22110,0
)
*1154 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CROMWDT"
t "std_logic_vector"
b "(7 downto 0)"
o 101
suid 150,0
)
)
uid 24163,0
)
*1155 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WRCROM"
t "std_logic"
o 156
suid 151,0
)
)
uid 24165,0
)
*1156 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RAMRD"
t "std_logic"
o 148
suid 153,0
)
)
uid 24181,0
)
*1157 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RAMDT"
t "std_logic_vector"
b "(7 downto 0)"
o 147
suid 154,0
)
)
uid 24191,0
)
*1158 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RAMAD_VME"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 146
suid 156,0
)
)
uid 24211,0
)
*1159 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CROMWAD"
t "std_logic_vector"
b "(8 downto 0)"
o 100
suid 161,0
)
)
uid 24271,0
)
*1160 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PDLCFG_nWR"
t "std_logic"
o 139
suid 163,0
)
)
uid 25220,0
)
*1161 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PDLCFG_WAD"
t "std_logic_vector"
b "(5 downto 0)"
o 136
suid 165,0
)
)
uid 25222,0
)
*1162 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "PDLCFG_nRD"
t "std_logic"
o 138
suid 167,0
)
)
uid 25298,0
)
*1163 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "PDLCFG_RAD"
t "std_logic_vector"
b "(5 downto 0)"
o 135
suid 168,0
)
)
uid 25300,0
)
*1164 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PDLCFG_DT"
t "std_logic_vector"
b "(7 downto 0)"
o 134
suid 170,0
)
)
uid 25322,0
)
*1165 (LeafLogPort
port (LogicalPort
decl (Decl
n "LCLK"
t "std_logic"
o 18
suid 172,0
)
)
uid 25724,0
)
*1166 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DACCFG_nRD"
t "std_logic"
o 106
suid 174,0
)
)
uid 26361,0
)
*1167 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DACCFG_DT"
t "std_logic_vector"
b "(15 downto 0)"
o 102
suid 175,0
)
)
uid 26379,0
)
*1168 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DACCFG_RAD"
t "std_logic_vector"
b "( 3 downto 0)"
o 103
suid 176,0
)
)
uid 26397,0
)
*1169 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PDLCFG_WDT"
t "std_logic_vector"
b "(7 downto 0)"
o 137
suid 177,0
)
)
uid 26431,0
)
*1170 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DACCFG_nWR"
t "std_logic"
o 107
suid 178,0
)
)
uid 26481,0
)
*1171 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DACCFG_WAD"
t "std_logic_vector"
b "( 3 downto 0)"
o 104
suid 179,0
)
)
uid 26483,0
)
*1172 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DACCFG_WDT"
t "std_logic_vector"
b "(15 downto 0)"
o 105
suid 180,0
)
)
uid 26485,0
)
*1173 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DAC_REFRESH"
t "std_logic"
o 108
suid 182,0
)
)
uid 26509,0
)
*1174 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "APACLK0"
t "std_logic"
o 37
suid 184,0
)
)
uid 27236,0
)
*1175 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "RUN"
t "std_logic"
o 150
suid 186,0
)
)
uid 27510,0
)
*1176 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "SM_SIDE"
t "std_logic"
o 151
suid 187,0
)
)
uid 27512,0
)
*1177 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PON_LOAD"
t "std_logic"
o 144
suid 193,0
)
)
uid 29505,0
)
*1178 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "OR_RACK"
t "std_logic"
o 128
suid 194,0
)
)
uid 30198,0
)
*1179 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PDL_RACK"
t "std_logic"
o 140
suid 195,0
)
)
uid 30200,0
)
*1180 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "I2C_RACK"
t "std_logic"
o 123
suid 196,0
)
)
uid 30202,0
)
*1181 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "DL7"
t "std_logic"
eolc "-- Pilotaggio led rosso vicino a ALICLK (su pannello)"
preAdd 0
posAdd 0
o 110
suid 201,0
)
)
uid 31970,0
)
*1182 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dout"
t "std_logic"
o 157
suid 204,0
)
)
uid 32427,0
)
*1183 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "dout1"
t "std_logic"
o 158
suid 206,0
)
)
uid 32847,0
)
*1184 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "TRIGLED"
t "std_logic"
o 153
suid 207,0
)
)
uid 32861,0
)
*1185 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "FWIMG2LOAD"
t "std_logic"
o 159
suid 208,0
)
)
uid 34566,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 20146,0
optionalChildren [
*1186 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *1187 (MRCItem
litem &1014
pos 159
dimension 20
)
uid 20148,0
optionalChildren [
*1188 (MRCItem
litem &1015
pos 0
dimension 20
uid 20149,0
)
*1189 (MRCItem
litem &1016
pos 1
dimension 23
uid 20150,0
)
*1190 (MRCItem
litem &1017
pos 2
hidden 1
dimension 20
uid 20151,0
)
*1191 (MRCItem
litem &1027
pos 93
dimension 20
uid 19901,0
)
*1192 (MRCItem
litem &1028
pos 94
dimension 20
uid 19903,0
)
*1193 (MRCItem
litem &1029
pos 95
dimension 20
uid 19905,0
)
*1194 (MRCItem
litem &1030
pos 96
dimension 20
uid 19907,0
)
*1195 (MRCItem
litem &1031
pos 0
dimension 20
uid 19909,0
)
*1196 (MRCItem
litem &1032
pos 1
dimension 20
uid 19911,0
)
*1197 (MRCItem
litem &1033
pos 2
dimension 20
uid 19913,0
)
*1198 (MRCItem
litem &1034
pos 3
dimension 20
uid 19915,0
)
*1199 (MRCItem
litem &1035
pos 4
dimension 20
uid 19917,0
)
*1200 (MRCItem
litem &1036
pos 5
dimension 20
uid 19919,0
)
*1201 (MRCItem
litem &1037
pos 6
dimension 20
uid 19921,0
)
*1202 (MRCItem
litem &1038
pos 7
dimension 20
uid 19923,0
)
*1203 (MRCItem
litem &1039
pos 97
dimension 20
uid 19925,0
)
*1204 (MRCItem
litem &1040
pos 98
dimension 20
uid 19927,0
)
*1205 (MRCItem
litem &1041
pos 99
dimension 20
uid 19929,0
)
*1206 (MRCItem
litem &1042
pos 100
dimension 20
uid 19931,0
)
*1207 (MRCItem
litem &1043
pos 101
dimension 20
uid 19933,0
)
*1208 (MRCItem
litem &1044
pos 8
dimension 20
uid 19935,0
)
*1209 (MRCItem
litem &1045
pos 9
dimension 20
uid 19937,0
)
*1210 (MRCItem
litem &1046
pos 10
dimension 20
uid 19939,0
)
*1211 (MRCItem
litem &1047
pos 102
dimension 20
uid 19941,0
)
*1212 (MRCItem
litem &1048
pos 103
dimension 20
uid 19943,0
)
*1213 (MRCItem
litem &1049
pos 104
dimension 20
uid 19945,0
)
*1214 (MRCItem
litem &1050
pos 11
dimension 20
uid 19947,0
)
*1215 (MRCItem
litem &1051
pos 12
dimension 20
uid 19949,0
)
*1216 (MRCItem
litem &1052
pos 13
dimension 20
uid 19951,0
)
*1217 (MRCItem
litem &1053
pos 14
dimension 20
uid 19953,0
)
*1218 (MRCItem
litem &1054
pos 15
dimension 20
uid 19955,0
)
*1219 (MRCItem
litem &1055
pos 16
dimension 20
uid 19957,0
)
*1220 (MRCItem
litem &1056
pos 105
dimension 20
uid 19959,0
)
*1221 (MRCItem
litem &1057
pos 17
dimension 20
uid 19961,0
)
*1222 (MRCItem
litem &1058
pos 18
dimension 20
uid 19963,0
)
*1223 (MRCItem
litem &1059
pos 19
dimension 20
uid 19965,0
)
*1224 (MRCItem
litem &1060
pos 20
dimension 20
uid 19967,0
)
*1225 (MRCItem
litem &1061
pos 21
dimension 20
uid 19969,0
)
*1226 (MRCItem
litem &1062
pos 22
dimension 20
uid 19971,0
)
*1227 (MRCItem
litem &1063
pos 23
dimension 20
uid 19973,0
)
*1228 (MRCItem
litem &1064
pos 106
dimension 20
uid 19975,0
)
*1229 (MRCItem
litem &1065
pos 107
dimension 20
uid 19979,0
)
*1230 (MRCItem
litem &1066
pos 24
dimension 20
uid 19981,0
)
*1231 (MRCItem
litem &1067
pos 108
dimension 20
uid 19983,0
)
*1232 (MRCItem
litem &1068
pos 25
dimension 20
uid 19987,0
)
*1233 (MRCItem
litem &1069
pos 109
dimension 20
uid 19989,0
)
*1234 (MRCItem
litem &1070
pos 26
dimension 20
uid 19991,0
)
*1235 (MRCItem
litem &1071
pos 27
dimension 20
uid 19993,0
)
*1236 (MRCItem
litem &1072
pos 28
dimension 20
uid 19995,0
)
*1237 (MRCItem
litem &1073
pos 29
dimension 20
uid 19997,0
)
*1238 (MRCItem
litem &1074
pos 30
dimension 20
uid 19999,0
)
*1239 (MRCItem
litem &1075
pos 31
dimension 20
uid 20001,0
)
*1240 (MRCItem
litem &1076
pos 32
dimension 20
uid 20003,0
)
*1241 (MRCItem
litem &1077
pos 33
dimension 20
uid 20005,0
)
*1242 (MRCItem
litem &1078
pos 34
dimension 20
uid 20007,0
)
*1243 (MRCItem
litem &1079
pos 35
dimension 20
uid 20009,0
)
*1244 (MRCItem
litem &1080
pos 36
dimension 20
uid 20013,0
)
*1245 (MRCItem
litem &1081
pos 37
dimension 20
uid 20015,0
)
*1246 (MRCItem
litem &1082
pos 38
dimension 20
uid 20017,0
)
*1247 (MRCItem
litem &1083
pos 39
dimension 20
uid 20019,0
)
*1248 (MRCItem
litem &1084
pos 40
dimension 20
uid 20021,0
)
*1249 (MRCItem
litem &1085
pos 41
dimension 20
uid 20023,0
)
*1250 (MRCItem
litem &1086
pos 42
dimension 20
uid 20025,0
)
*1251 (MRCItem
litem &1087
pos 43
dimension 20
uid 20027,0
)
*1252 (MRCItem
litem &1088
pos 44
dimension 20
uid 20029,0
)
*1253 (MRCItem
litem &1089
pos 45
dimension 20
uid 20031,0
)
*1254 (MRCItem
litem &1090
pos 46
dimension 20
uid 20033,0
)
*1255 (MRCItem
litem &1091
pos 47
dimension 20
uid 20035,0
)
*1256 (MRCItem
litem &1092
pos 48
dimension 20
uid 20037,0
)
*1257 (MRCItem
litem &1093
pos 49
dimension 20
uid 20039,0
)
*1258 (MRCItem
litem &1094
pos 50
dimension 20
uid 20041,0
)
*1259 (MRCItem
litem &1095
pos 51
dimension 20
uid 20043,0
)
*1260 (MRCItem
litem &1096
pos 52
dimension 20
uid 20045,0
)
*1261 (MRCItem
litem &1097
pos 53
dimension 20
uid 20047,0
)
*1262 (MRCItem
litem &1098
pos 54
dimension 20
uid 20049,0
)
*1263 (MRCItem
litem &1099
pos 55
dimension 20
uid 20051,0
)
*1264 (MRCItem
litem &1100
pos 56
dimension 20
uid 20055,0
)
*1265 (MRCItem
litem &1101
pos 57
dimension 20
uid 20057,0
)
*1266 (MRCItem
litem &1102
pos 58
dimension 20
uid 20059,0
)
*1267 (MRCItem
litem &1103
pos 59
dimension 20
uid 20061,0
)
*1268 (MRCItem
litem &1104
pos 60
dimension 20
uid 20063,0
)
*1269 (MRCItem
litem &1105
pos 110
dimension 20
uid 20065,0
)
*1270 (MRCItem
litem &1106
pos 111
dimension 20
uid 20067,0
)
*1271 (MRCItem
litem &1107
pos 61
dimension 20
uid 20071,0
)
*1272 (MRCItem
litem &1108
pos 62
dimension 20
uid 20073,0
)
*1273 (MRCItem
litem &1109
pos 112
dimension 20
uid 20075,0
)
*1274 (MRCItem
litem &1110
pos 113
dimension 20
uid 20077,0
)
*1275 (MRCItem
litem &1111
pos 114
dimension 20
uid 20079,0
)
*1276 (MRCItem
litem &1112
pos 115
dimension 20
uid 20081,0
)
*1277 (MRCItem
litem &1113
pos 63
dimension 20
uid 20085,0
)
*1278 (MRCItem
litem &1114
pos 64
dimension 20
uid 20087,0
)
*1279 (MRCItem
litem &1115
pos 116
dimension 20
uid 20089,0
)
*1280 (MRCItem
litem &1116
pos 65
dimension 20
uid 20091,0
)
*1281 (MRCItem
litem &1117
pos 117
dimension 20
uid 20093,0
)
*1282 (MRCItem
litem &1118
pos 66
dimension 20
uid 20095,0
)
*1283 (MRCItem
litem &1119
pos 67
dimension 20
uid 20097,0
)
*1284 (MRCItem
litem &1120
pos 68
dimension 20
uid 20099,0
)
*1285 (MRCItem
litem &1121
pos 69
dimension 20
uid 20101,0
)
*1286 (MRCItem
litem &1122
pos 70
dimension 20
uid 20103,0
)
*1287 (MRCItem
litem &1123
pos 71
dimension 20
uid 20105,0
)
*1288 (MRCItem
litem &1124
pos 72
dimension 20
uid 20107,0
)
*1289 (MRCItem
litem &1125
pos 73
dimension 20
uid 20109,0
)
*1290 (MRCItem
litem &1126
pos 74
dimension 20
uid 20111,0
)
*1291 (MRCItem
litem &1127
pos 75
dimension 20
uid 20113,0
)
*1292 (MRCItem
litem &1128
pos 76
dimension 20
uid 20115,0
)
*1293 (MRCItem
litem &1129
pos 77
dimension 20
uid 20117,0
)
*1294 (MRCItem
litem &1130
pos 78
dimension 20
uid 20119,0
)
*1295 (MRCItem
litem &1131
pos 79
dimension 20
uid 20121,0
)
*1296 (MRCItem
litem &1132
pos 80
dimension 20
uid 20123,0
)
*1297 (MRCItem
litem &1133
pos 81
dimension 20
uid 20125,0
)
*1298 (MRCItem
litem &1134
pos 82
dimension 20
uid 20127,0
)
*1299 (MRCItem
litem &1135
pos 83
dimension 20
uid 20129,0
)
*1300 (MRCItem
litem &1136
pos 84
dimension 20
uid 20131,0
)
*1301 (MRCItem
litem &1137
pos 118
dimension 20
uid 21023,0
)
*1302 (MRCItem
litem &1138
pos 119
dimension 20
uid 21025,0
)
*1303 (MRCItem
litem &1139
pos 120
dimension 20
uid 21027,0
)
*1304 (MRCItem
litem &1140
pos 121
dimension 20
uid 21573,0
)
*1305 (MRCItem
litem &1141
pos 122
dimension 20
uid 21577,0
)
*1306 (MRCItem
litem &1142
pos 123
dimension 20
uid 21579,0
)
*1307 (MRCItem
litem &1143
pos 124
dimension 20
uid 21583,0
)
*1308 (MRCItem
litem &1144
pos 125
dimension 20
uid 21587,0
)
*1309 (MRCItem
litem &1145
pos 126
dimension 20
uid 21589,0
)
*1310 (MRCItem
litem &1146
pos 127
dimension 20
uid 21715,0
)
*1311 (MRCItem
litem &1147
pos 128
dimension 20
uid 21717,0
)
*1312 (MRCItem
litem &1148
pos 85
dimension 20
uid 22101,0
)
*1313 (MRCItem
litem &1149
pos 86
dimension 20
uid 22103,0
)
*1314 (MRCItem
litem &1150
pos 87
dimension 20
uid 22105,0
)
*1315 (MRCItem
litem &1151
pos 88
dimension 20
uid 22107,0
)
*1316 (MRCItem
litem &1152
pos 89
dimension 20
uid 22109,0
)
*1317 (MRCItem
litem &1153
pos 90
dimension 20
uid 22111,0
)
*1318 (MRCItem
litem &1154
pos 129
dimension 20
uid 24164,0
)
*1319 (MRCItem
litem &1155
pos 130
dimension 20
uid 24166,0
)
*1320 (MRCItem
litem &1156
pos 131
dimension 20
uid 24182,0
)
*1321 (MRCItem
litem &1157
pos 132
dimension 20
uid 24192,0
)
*1322 (MRCItem
litem &1158
pos 133
dimension 20
uid 24212,0
)
*1323 (MRCItem
litem &1159
pos 134
dimension 20
uid 24272,0
)
*1324 (MRCItem
litem &1160
pos 135
dimension 20
uid 25221,0
)
*1325 (MRCItem
litem &1161
pos 136
dimension 20
uid 25223,0
)
*1326 (MRCItem
litem &1162
pos 137
dimension 20
uid 25299,0
)
*1327 (MRCItem
litem &1163
pos 138
dimension 20
uid 25301,0
)
*1328 (MRCItem
litem &1164
pos 139
dimension 20
uid 25323,0
)
*1329 (MRCItem
litem &1165
pos 91
dimension 20
uid 25725,0
)
*1330 (MRCItem
litem &1166
pos 140
dimension 20
uid 26362,0
)
*1331 (MRCItem
litem &1167
pos 141
dimension 20
uid 26380,0
)
*1332 (MRCItem
litem &1168
pos 142
dimension 20
uid 26398,0
)
*1333 (MRCItem
litem &1169
pos 143
dimension 20
uid 26432,0
)
*1334 (MRCItem
litem &1170
pos 144
dimension 20
uid 26482,0
)
*1335 (MRCItem
litem &1171
pos 145
dimension 20
uid 26484,0
)
*1336 (MRCItem
litem &1172
pos 146
dimension 20
uid 26486,0
)
*1337 (MRCItem
litem &1173
pos 147
dimension 20
uid 26510,0
)
*1338 (MRCItem
litem &1174
pos 92
dimension 20
uid 27237,0
)
*1339 (MRCItem
litem &1175
pos 148
dimension 20
uid 27511,0
)
*1340 (MRCItem
litem &1176
pos 149
dimension 20
uid 27513,0
)
*1341 (MRCItem
litem &1177
pos 150
dimension 20
uid 29506,0
)
*1342 (MRCItem
litem &1178
pos 151
dimension 20
uid 30199,0
)
*1343 (MRCItem
litem &1179
pos 152
dimension 20
uid 30201,0
)
*1344 (MRCItem
litem &1180
pos 153
dimension 20
uid 30203,0
)
*1345 (MRCItem
litem &1181
pos 154
dimension 20
uid 31971,0
)
*1346 (MRCItem
litem &1182
pos 155
dimension 20
uid 32428,0
)
*1347 (MRCItem
litem &1183
pos 156
dimension 20
uid 32848,0
)
*1348 (MRCItem
litem &1184
pos 157
dimension 20
uid 32862,0
)
*1349 (MRCItem
litem &1185
pos 158
dimension 20
uid 34567,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 20152,0
optionalChildren [
*1350 (MRCItem
litem &1018
pos 0
dimension 20
uid 20153,0
)
*1351 (MRCItem
litem &1020
pos 1
dimension 50
uid 20154,0
)
*1352 (MRCItem
litem &1021
pos 2
dimension 100
uid 20155,0
)
*1353 (MRCItem
litem &1022
pos 3
dimension 50
uid 20156,0
)
*1354 (MRCItem
litem &1023
pos 4
dimension 100
uid 20157,0
)
*1355 (MRCItem
litem &1024
pos 5
dimension 100
uid 20158,0
)
*1356 (MRCItem
litem &1025
pos 6
dimension 50
uid 20159,0
)
*1357 (MRCItem
litem &1026
pos 7
dimension 80
uid 20160,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 20147,0
vaOverrides [
]
)
]
)
uid 20132,0
)
)
