<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64ExpandImm.cpp source code [llvm/llvm/lib/Target/AArch64/AArch64ExpandImm.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/AArch64ExpandImm.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AArch64</a>/<a href='AArch64ExpandImm.cpp.html'>AArch64ExpandImm.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AArch64ExpandImm.h - AArch64 Immediate Expansion -------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file implements the AArch64ExpandImm stuff.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="AArch64.h.html">"AArch64.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="AArch64ExpandImm.h.html">"AArch64ExpandImm.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="MCTargetDesc/AArch64AddressingModes.h.html">"MCTargetDesc/AArch64AddressingModes.h"</a></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><b>namespace</b> <span class="namespace">AArch64_IMM</span> {</td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><i class="doc" data-doc="_ZN4llvm11AArch64_IMML8getChunkEmj">/// Helper function which extracts the specified 16-bit chunk from a</i></td></tr>
<tr><th id="22">22</th><td><i class="doc" data-doc="_ZN4llvm11AArch64_IMML8getChunkEmj">/// 64-bit value.</i></td></tr>
<tr><th id="23">23</th><td><em>static</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="tu decl def" id="_ZN4llvm11AArch64_IMML8getChunkEmj" title='llvm::AArch64_IMM::getChunk' data-type='uint64_t llvm::AArch64_IMM::getChunk(uint64_t Imm, unsigned int ChunkIdx)' data-ref="_ZN4llvm11AArch64_IMML8getChunkEmj">getChunk</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="4Imm" title='Imm' data-type='uint64_t' data-ref="4Imm">Imm</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="5ChunkIdx" title='ChunkIdx' data-type='unsigned int' data-ref="5ChunkIdx">ChunkIdx</dfn>) {</td></tr>
<tr><th id="24">24</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ChunkIdx &lt; 4 &amp;&amp; &quot;Out of range chunk index specified!&quot;) ? void (0) : __assert_fail (&quot;ChunkIdx &lt; 4 &amp;&amp; \&quot;Out of range chunk index specified!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ExpandImm.cpp&quot;, 24, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#5ChunkIdx" title='ChunkIdx' data-ref="5ChunkIdx">ChunkIdx</a> &lt; <var>4</var> &amp;&amp; <q>"Out of range chunk index specified!"</q>);</td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td>  <b>return</b> (<a class="local col4 ref" href="#4Imm" title='Imm' data-ref="4Imm">Imm</a> &gt;&gt; (<a class="local col5 ref" href="#5ChunkIdx" title='ChunkIdx' data-ref="5ChunkIdx">ChunkIdx</a> * <var>16</var>)) &amp; <var>0xFFFF</var>;</td></tr>
<tr><th id="27">27</th><td>}</td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><i class="doc" data-doc="_ZN4llvm11AArch64_IMML9canUseOrrEmRm">/// Check whether the given 16-bit chunk replicated to full 64-bit width</i></td></tr>
<tr><th id="30">30</th><td><i class="doc" data-doc="_ZN4llvm11AArch64_IMML9canUseOrrEmRm">/// can be materialized with an ORR instruction.</i></td></tr>
<tr><th id="31">31</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZN4llvm11AArch64_IMML9canUseOrrEmRm" title='llvm::AArch64_IMM::canUseOrr' data-type='bool llvm::AArch64_IMM::canUseOrr(uint64_t Chunk, uint64_t &amp; Encoding)' data-ref="_ZN4llvm11AArch64_IMML9canUseOrrEmRm">canUseOrr</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="6Chunk" title='Chunk' data-type='uint64_t' data-ref="6Chunk">Chunk</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> &amp;<dfn class="local col7 decl" id="7Encoding" title='Encoding' data-type='uint64_t &amp;' data-ref="7Encoding">Encoding</dfn>) {</td></tr>
<tr><th id="32">32</th><td>  <a class="local col6 ref" href="#6Chunk" title='Chunk' data-ref="6Chunk">Chunk</a> = (<a class="local col6 ref" href="#6Chunk" title='Chunk' data-ref="6Chunk">Chunk</a> &lt;&lt; <var>48</var>) | (<a class="local col6 ref" href="#6Chunk" title='Chunk' data-ref="6Chunk">Chunk</a> &lt;&lt; <var>32</var>) | (<a class="local col6 ref" href="#6Chunk" title='Chunk' data-ref="6Chunk">Chunk</a> &lt;&lt; <var>16</var>) | <a class="local col6 ref" href="#6Chunk" title='Chunk' data-ref="6Chunk">Chunk</a>;</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td>  <b>return</b> <span class="namespace">AArch64_AM::</span><a class="ref" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML23processLogicalImmediateEmjRm" title='llvm::AArch64_AM::processLogicalImmediate' data-ref="_ZN4llvm10AArch64_AML23processLogicalImmediateEmjRm">processLogicalImmediate</a>(<a class="local col6 ref" href="#6Chunk" title='Chunk' data-ref="6Chunk">Chunk</a>, <var>64</var>, <span class='refarg'><a class="local col7 ref" href="#7Encoding" title='Encoding' data-ref="7Encoding">Encoding</a></span>);</td></tr>
<tr><th id="35">35</th><td>}</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i class="doc" data-doc="_ZN4llvm11AArch64_IMML20tryToreplicateChunksEmRNS_15SmallVectorImplINS0_12ImmInsnModelEEE">/// Check for identical 16-bit chunks within the constant and if so</i></td></tr>
<tr><th id="38">38</th><td><i class="doc" data-doc="_ZN4llvm11AArch64_IMML20tryToreplicateChunksEmRNS_15SmallVectorImplINS0_12ImmInsnModelEEE">/// materialize them with a single ORR instruction. The remaining one or two</i></td></tr>
<tr><th id="39">39</th><td><i class="doc" data-doc="_ZN4llvm11AArch64_IMML20tryToreplicateChunksEmRNS_15SmallVectorImplINS0_12ImmInsnModelEEE">/// 16-bit chunks will be materialized with MOVK instructions.</i></td></tr>
<tr><th id="40">40</th><td><i class="doc" data-doc="_ZN4llvm11AArch64_IMML20tryToreplicateChunksEmRNS_15SmallVectorImplINS0_12ImmInsnModelEEE">///</i></td></tr>
<tr><th id="41">41</th><td><i class="doc" data-doc="_ZN4llvm11AArch64_IMML20tryToreplicateChunksEmRNS_15SmallVectorImplINS0_12ImmInsnModelEEE">/// This allows us to materialize constants like |A|B|A|A| or |A|B|C|A| (order</i></td></tr>
<tr><th id="42">42</th><td><i class="doc" data-doc="_ZN4llvm11AArch64_IMML20tryToreplicateChunksEmRNS_15SmallVectorImplINS0_12ImmInsnModelEEE">/// of the chunks doesn't matter), assuming |A|A|A|A| can be materialized with</i></td></tr>
<tr><th id="43">43</th><td><i class="doc" data-doc="_ZN4llvm11AArch64_IMML20tryToreplicateChunksEmRNS_15SmallVectorImplINS0_12ImmInsnModelEEE">/// an ORR instruction.</i></td></tr>
<tr><th id="44">44</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZN4llvm11AArch64_IMML20tryToreplicateChunksEmRNS_15SmallVectorImplINS0_12ImmInsnModelEEE" title='llvm::AArch64_IMM::tryToreplicateChunks' data-type='bool llvm::AArch64_IMM::tryToreplicateChunks(uint64_t UImm, SmallVectorImpl&lt;llvm::AArch64_IMM::ImmInsnModel&gt; &amp; Insn)' data-ref="_ZN4llvm11AArch64_IMML20tryToreplicateChunksEmRNS_15SmallVectorImplINS0_12ImmInsnModelEEE">tryToreplicateChunks</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="8UImm" title='UImm' data-type='uint64_t' data-ref="8UImm">UImm</dfn>,</td></tr>
<tr><th id="45">45</th><td>				 <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="AArch64ExpandImm.h.html#llvm::AArch64_IMM::ImmInsnModel" title='llvm::AArch64_IMM::ImmInsnModel' data-ref="llvm::AArch64_IMM::ImmInsnModel">ImmInsnModel</a>&gt; &amp;<dfn class="local col9 decl" id="9Insn" title='Insn' data-type='SmallVectorImpl&lt;llvm::AArch64_IMM::ImmInsnModel&gt; &amp;' data-ref="9Insn">Insn</dfn>) {</td></tr>
<tr><th id="46">46</th><td>  <b>using</b> <dfn class="local col0 typedef" id="10CountMap" title='CountMap' data-type='DenseMap&lt;uint64_t, unsigned int&gt;' data-ref="10CountMap">CountMap</dfn> = <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>, <em>unsigned</em>&gt;;</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>  <a class="local col0 typedef" href="#10CountMap" title='CountMap' data-type='DenseMap&lt;uint64_t, unsigned int&gt;' data-ref="10CountMap">CountMap</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col1 decl" id="11Counts" title='Counts' data-type='CountMap' data-ref="11Counts">Counts</dfn>;</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>  <i>// Scan the constant and count how often every chunk occurs.</i></td></tr>
<tr><th id="51">51</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="12Idx" title='Idx' data-type='unsigned int' data-ref="12Idx">Idx</dfn> = <var>0</var>; <a class="local col2 ref" href="#12Idx" title='Idx' data-ref="12Idx">Idx</a> &lt; <var>4</var>; ++<a class="local col2 ref" href="#12Idx" title='Idx' data-ref="12Idx">Idx</a>)</td></tr>
<tr><th id="52">52</th><td>    ++<a class="local col1 ref" href="#11Counts" title='Counts' data-ref="11Counts">Counts</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="tu ref" href="#_ZN4llvm11AArch64_IMML8getChunkEmj" title='llvm::AArch64_IMM::getChunk' data-use='c' data-ref="_ZN4llvm11AArch64_IMML8getChunkEmj">getChunk</a>(<a class="local col8 ref" href="#8UImm" title='UImm' data-ref="8UImm">UImm</a>, <a class="local col2 ref" href="#12Idx" title='Idx' data-ref="12Idx">Idx</a>)]</a>;</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>  <i>// Traverse the chunks to find one which occurs more than once.</i></td></tr>
<tr><th id="55">55</th><td>  <b>for</b> (<a class="local col0 typedef" href="#10CountMap" title='CountMap' data-type='DenseMap&lt;uint64_t, unsigned int&gt;' data-ref="10CountMap">CountMap</a>::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedlong,unsignedint,llvm::DenseMapInfo{unsignedlong},llvm::detail::DenseMapPair{unsignedlong,unsignedint}},unsi15907800" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned long, unsigned int, llvm::DenseMapInfo&lt;unsigned long&gt;, llvm::detail::DenseMapPair&lt;unsigned long, unsigned int&gt; &gt;, unsigned long, unsigned int, llvm::DenseMapInfo&lt;unsigned long&gt;, llvm::detail::DenseMapPair&lt;unsigned long, unsigned int&gt; &gt;::const_iterator' data-type='DenseMapIterator&lt;unsigned long, unsigned int, llvm::DenseMapInfo&lt;unsigned long&gt;, llvm::detail::DenseMapPair&lt;unsigned long, unsigned int&gt;, true&gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedlong,unsignedint,llvm::DenseMapInfo{unsignedlong},llvm::detail::DenseMapPair{unsignedlong,unsignedint}},unsi15907800">const_iterator</a> <dfn class="local col3 decl" id="13Chunk" title='Chunk' data-type='CountMap::const_iterator' data-ref="13Chunk">Chunk</dfn> = <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col1 ref" href="#11Counts" title='Counts' data-ref="11Counts">Counts</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5beginEv" title='llvm::DenseMapBase::begin' data-ref="_ZN4llvm12DenseMapBase5beginEv">begin</a>(), <dfn class="local col4 decl" id="14End" title='End' data-type='CountMap::const_iterator' data-ref="14End">End</dfn> = <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col1 ref" href="#11Counts" title='Counts' data-ref="11Counts">Counts</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>();</td></tr>
<tr><th id="56">56</th><td>       <a class="local col3 ref" href="#13Chunk" title='Chunk' data-ref="13Chunk">Chunk</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="local col4 ref" href="#14End" title='End' data-ref="14End">End</a>; <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorppEv" title='llvm::DenseMapIterator::operator++' data-ref="_ZN4llvm16DenseMapIteratorppEv">++</a><a class="local col3 ref" href="#13Chunk" title='Chunk' data-ref="13Chunk">Chunk</a>) {</td></tr>
<tr><th id="57">57</th><td>    <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="15ChunkVal" title='ChunkVal' data-type='const uint64_t' data-ref="15ChunkVal">ChunkVal</dfn> = <a class="local col3 ref" href="#13Chunk" title='Chunk' data-ref="13Chunk">Chunk</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned long, unsigned int&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="58">58</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="16Count" title='Count' data-type='const unsigned int' data-ref="16Count">Count</dfn> = <a class="local col3 ref" href="#13Chunk" title='Chunk' data-ref="13Chunk">Chunk</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned long, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="17Encoding" title='Encoding' data-type='uint64_t' data-ref="17Encoding">Encoding</dfn> = <var>0</var>;</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>    <i>// We are looking for chunks which have two or three instances and can be</i></td></tr>
<tr><th id="63">63</th><td><i>    // materialized with an ORR instruction.</i></td></tr>
<tr><th id="64">64</th><td>    <b>if</b> ((<a class="local col6 ref" href="#16Count" title='Count' data-ref="16Count">Count</a> != <var>2</var> &amp;&amp; <a class="local col6 ref" href="#16Count" title='Count' data-ref="16Count">Count</a> != <var>3</var>) || !<a class="tu ref" href="#_ZN4llvm11AArch64_IMML9canUseOrrEmRm" title='llvm::AArch64_IMM::canUseOrr' data-use='c' data-ref="_ZN4llvm11AArch64_IMML9canUseOrrEmRm">canUseOrr</a>(<a class="local col5 ref" href="#15ChunkVal" title='ChunkVal' data-ref="15ChunkVal">ChunkVal</a>, <span class='refarg'><a class="local col7 ref" href="#17Encoding" title='Encoding' data-ref="17Encoding">Encoding</a></span>))</td></tr>
<tr><th id="65">65</th><td>      <b>continue</b>;</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>    <em>const</em> <em>bool</em> <dfn class="local col8 decl" id="18CountThree" title='CountThree' data-type='const bool' data-ref="18CountThree">CountThree</dfn> = <a class="local col6 ref" href="#16Count" title='Count' data-ref="16Count">Count</a> == <var>3</var>;</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>    Insn.push_back({ <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::ORRXri, <var>0</var>, Encoding });</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="19ShiftAmt" title='ShiftAmt' data-type='unsigned int' data-ref="19ShiftAmt">ShiftAmt</dfn> = <var>0</var>;</td></tr>
<tr><th id="72">72</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="20Imm16" title='Imm16' data-type='uint64_t' data-ref="20Imm16">Imm16</dfn> = <var>0</var>;</td></tr>
<tr><th id="73">73</th><td>    <i>// Find the first chunk not materialized with the ORR instruction.</i></td></tr>
<tr><th id="74">74</th><td>    <b>for</b> (; <a class="local col9 ref" href="#19ShiftAmt" title='ShiftAmt' data-ref="19ShiftAmt">ShiftAmt</a> &lt; <var>64</var>; <a class="local col9 ref" href="#19ShiftAmt" title='ShiftAmt' data-ref="19ShiftAmt">ShiftAmt</a> += <var>16</var>) {</td></tr>
<tr><th id="75">75</th><td>      <a class="local col0 ref" href="#20Imm16" title='Imm16' data-ref="20Imm16">Imm16</a> = (<a class="local col8 ref" href="#8UImm" title='UImm' data-ref="8UImm">UImm</a> &gt;&gt; <a class="local col9 ref" href="#19ShiftAmt" title='ShiftAmt' data-ref="19ShiftAmt">ShiftAmt</a>) &amp; <var>0xFFFF</var>;</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>      <b>if</b> (<a class="local col0 ref" href="#20Imm16" title='Imm16' data-ref="20Imm16">Imm16</a> != <a class="local col5 ref" href="#15ChunkVal" title='ChunkVal' data-ref="15ChunkVal">ChunkVal</a>)</td></tr>
<tr><th id="78">78</th><td>        <b>break</b>;</td></tr>
<tr><th id="79">79</th><td>    }</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>    <i>// Create the first MOVK instruction.</i></td></tr>
<tr><th id="82">82</th><td>    Insn.push_back({ <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::MOVKXi, Imm16,</td></tr>
<tr><th id="83">83</th><td>		     AArch64_AM::getShifterImm(AArch64_AM::LSL, ShiftAmt) });</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>    <i>// In case we have three instances the whole constant is now materialized</i></td></tr>
<tr><th id="86">86</th><td><i>    // and we can exit.</i></td></tr>
<tr><th id="87">87</th><td>    <b>if</b> (<a class="local col8 ref" href="#18CountThree" title='CountThree' data-ref="18CountThree">CountThree</a>)</td></tr>
<tr><th id="88">88</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>    <i>// Find the remaining chunk which needs to be materialized.</i></td></tr>
<tr><th id="91">91</th><td>    <b>for</b> (<a class="local col9 ref" href="#19ShiftAmt" title='ShiftAmt' data-ref="19ShiftAmt">ShiftAmt</a> += <var>16</var>; <a class="local col9 ref" href="#19ShiftAmt" title='ShiftAmt' data-ref="19ShiftAmt">ShiftAmt</a> &lt; <var>64</var>; <a class="local col9 ref" href="#19ShiftAmt" title='ShiftAmt' data-ref="19ShiftAmt">ShiftAmt</a> += <var>16</var>) {</td></tr>
<tr><th id="92">92</th><td>      <a class="local col0 ref" href="#20Imm16" title='Imm16' data-ref="20Imm16">Imm16</a> = (<a class="local col8 ref" href="#8UImm" title='UImm' data-ref="8UImm">UImm</a> &gt;&gt; <a class="local col9 ref" href="#19ShiftAmt" title='ShiftAmt' data-ref="19ShiftAmt">ShiftAmt</a>) &amp; <var>0xFFFF</var>;</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>      <b>if</b> (<a class="local col0 ref" href="#20Imm16" title='Imm16' data-ref="20Imm16">Imm16</a> != <a class="local col5 ref" href="#15ChunkVal" title='ChunkVal' data-ref="15ChunkVal">ChunkVal</a>)</td></tr>
<tr><th id="95">95</th><td>        <b>break</b>;</td></tr>
<tr><th id="96">96</th><td>    }</td></tr>
<tr><th id="97">97</th><td>    Insn.push_back({ <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::MOVKXi, Imm16,</td></tr>
<tr><th id="98">98</th><td>                     AArch64_AM::getShifterImm(AArch64_AM::LSL, ShiftAmt) });</td></tr>
<tr><th id="99">99</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="100">100</th><td>  }</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="103">103</th><td>}</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><i class="doc" data-doc="_ZN4llvm11AArch64_IMML12isStartChunkEm">/// Check whether this chunk matches the pattern '1...0...'. This pattern</i></td></tr>
<tr><th id="106">106</th><td><i class="doc" data-doc="_ZN4llvm11AArch64_IMML12isStartChunkEm">/// starts a contiguous sequence of ones if we look at the bits from the LSB</i></td></tr>
<tr><th id="107">107</th><td><i class="doc" data-doc="_ZN4llvm11AArch64_IMML12isStartChunkEm">/// towards the MSB.</i></td></tr>
<tr><th id="108">108</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZN4llvm11AArch64_IMML12isStartChunkEm" title='llvm::AArch64_IMM::isStartChunk' data-type='bool llvm::AArch64_IMM::isStartChunk(uint64_t Chunk)' data-ref="_ZN4llvm11AArch64_IMML12isStartChunkEm">isStartChunk</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="21Chunk" title='Chunk' data-type='uint64_t' data-ref="21Chunk">Chunk</dfn>) {</td></tr>
<tr><th id="109">109</th><td>  <b>if</b> (<a class="local col1 ref" href="#21Chunk" title='Chunk' data-ref="21Chunk">Chunk</a> == <var>0</var> || <a class="local col1 ref" href="#21Chunk" title='Chunk' data-ref="21Chunk">Chunk</a> == <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsImE3maxEv" title='std::numeric_limits&lt;unsigned long&gt;::max' data-ref="_ZNSt14numeric_limitsImE3maxEv">max</a>())</td></tr>
<tr><th id="110">110</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm9isMask_64Em" title='llvm::isMask_64' data-ref="_ZN4llvm9isMask_64Em">isMask_64</a>(~<a class="local col1 ref" href="#21Chunk" title='Chunk' data-ref="21Chunk">Chunk</a>);</td></tr>
<tr><th id="113">113</th><td>}</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><i class="doc" data-doc="_ZN4llvm11AArch64_IMML10isEndChunkEm">/// Check whether this chunk matches the pattern '0...1...' This pattern</i></td></tr>
<tr><th id="116">116</th><td><i class="doc" data-doc="_ZN4llvm11AArch64_IMML10isEndChunkEm">/// ends a contiguous sequence of ones if we look at the bits from the LSB</i></td></tr>
<tr><th id="117">117</th><td><i class="doc" data-doc="_ZN4llvm11AArch64_IMML10isEndChunkEm">/// towards the MSB.</i></td></tr>
<tr><th id="118">118</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZN4llvm11AArch64_IMML10isEndChunkEm" title='llvm::AArch64_IMM::isEndChunk' data-type='bool llvm::AArch64_IMM::isEndChunk(uint64_t Chunk)' data-ref="_ZN4llvm11AArch64_IMML10isEndChunkEm">isEndChunk</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="22Chunk" title='Chunk' data-type='uint64_t' data-ref="22Chunk">Chunk</dfn>) {</td></tr>
<tr><th id="119">119</th><td>  <b>if</b> (<a class="local col2 ref" href="#22Chunk" title='Chunk' data-ref="22Chunk">Chunk</a> == <var>0</var> || <a class="local col2 ref" href="#22Chunk" title='Chunk' data-ref="22Chunk">Chunk</a> == <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsImE3maxEv" title='std::numeric_limits&lt;unsigned long&gt;::max' data-ref="_ZNSt14numeric_limitsImE3maxEv">max</a>())</td></tr>
<tr><th id="120">120</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm9isMask_64Em" title='llvm::isMask_64' data-ref="_ZN4llvm9isMask_64Em">isMask_64</a>(<a class="local col2 ref" href="#22Chunk" title='Chunk' data-ref="22Chunk">Chunk</a>);</td></tr>
<tr><th id="123">123</th><td>}</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><i class="doc" data-doc="_ZN4llvm11AArch64_IMML9updateImmEmjb">/// Clear or set all bits in the chunk at the given index.</i></td></tr>
<tr><th id="126">126</th><td><em>static</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="tu decl def" id="_ZN4llvm11AArch64_IMML9updateImmEmjb" title='llvm::AArch64_IMM::updateImm' data-type='uint64_t llvm::AArch64_IMM::updateImm(uint64_t Imm, unsigned int Idx, bool Clear)' data-ref="_ZN4llvm11AArch64_IMML9updateImmEmjb">updateImm</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="23Imm" title='Imm' data-type='uint64_t' data-ref="23Imm">Imm</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="24Idx" title='Idx' data-type='unsigned int' data-ref="24Idx">Idx</dfn>, <em>bool</em> <dfn class="local col5 decl" id="25Clear" title='Clear' data-type='bool' data-ref="25Clear">Clear</dfn>) {</td></tr>
<tr><th id="127">127</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="26Mask" title='Mask' data-type='const uint64_t' data-ref="26Mask">Mask</dfn> = <var>0xFFFF</var>;</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>  <b>if</b> (<a class="local col5 ref" href="#25Clear" title='Clear' data-ref="25Clear">Clear</a>)</td></tr>
<tr><th id="130">130</th><td>    <i>// Clear chunk in the immediate.</i></td></tr>
<tr><th id="131">131</th><td>    <a class="local col3 ref" href="#23Imm" title='Imm' data-ref="23Imm">Imm</a> &amp;= ~(<a class="local col6 ref" href="#26Mask" title='Mask' data-ref="26Mask">Mask</a> &lt;&lt; (<a class="local col4 ref" href="#24Idx" title='Idx' data-ref="24Idx">Idx</a> * <var>16</var>));</td></tr>
<tr><th id="132">132</th><td>  <b>else</b></td></tr>
<tr><th id="133">133</th><td>    <i>// Set all bits in the immediate for the particular chunk.</i></td></tr>
<tr><th id="134">134</th><td>    <a class="local col3 ref" href="#23Imm" title='Imm' data-ref="23Imm">Imm</a> |= <a class="local col6 ref" href="#26Mask" title='Mask' data-ref="26Mask">Mask</a> &lt;&lt; (<a class="local col4 ref" href="#24Idx" title='Idx' data-ref="24Idx">Idx</a> * <var>16</var>);</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>  <b>return</b> <a class="local col3 ref" href="#23Imm" title='Imm' data-ref="23Imm">Imm</a>;</td></tr>
<tr><th id="137">137</th><td>}</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><i class="doc" data-doc="_ZN4llvm11AArch64_IMML17trySequenceOfOnesEmRNS_15SmallVectorImplINS0_12ImmInsnModelEEE">/// Check whether the constant contains a sequence of contiguous ones,</i></td></tr>
<tr><th id="140">140</th><td><i class="doc" data-doc="_ZN4llvm11AArch64_IMML17trySequenceOfOnesEmRNS_15SmallVectorImplINS0_12ImmInsnModelEEE">/// which might be interrupted by one or two chunks. If so, materialize the</i></td></tr>
<tr><th id="141">141</th><td><i class="doc" data-doc="_ZN4llvm11AArch64_IMML17trySequenceOfOnesEmRNS_15SmallVectorImplINS0_12ImmInsnModelEEE">/// sequence of contiguous ones with an ORR instruction.</i></td></tr>
<tr><th id="142">142</th><td><i class="doc" data-doc="_ZN4llvm11AArch64_IMML17trySequenceOfOnesEmRNS_15SmallVectorImplINS0_12ImmInsnModelEEE">/// Materialize the chunks which are either interrupting the sequence or outside</i></td></tr>
<tr><th id="143">143</th><td><i class="doc" data-doc="_ZN4llvm11AArch64_IMML17trySequenceOfOnesEmRNS_15SmallVectorImplINS0_12ImmInsnModelEEE">/// of the sequence with a MOVK instruction.</i></td></tr>
<tr><th id="144">144</th><td><i class="doc" data-doc="_ZN4llvm11AArch64_IMML17trySequenceOfOnesEmRNS_15SmallVectorImplINS0_12ImmInsnModelEEE">///</i></td></tr>
<tr><th id="145">145</th><td><i class="doc" data-doc="_ZN4llvm11AArch64_IMML17trySequenceOfOnesEmRNS_15SmallVectorImplINS0_12ImmInsnModelEEE">/// Assuming S is a chunk which starts the sequence (1...0...), E is a chunk</i></td></tr>
<tr><th id="146">146</th><td><i class="doc" data-doc="_ZN4llvm11AArch64_IMML17trySequenceOfOnesEmRNS_15SmallVectorImplINS0_12ImmInsnModelEEE">/// which ends the sequence (0...1...). Then we are looking for constants which</i></td></tr>
<tr><th id="147">147</th><td><i class="doc" data-doc="_ZN4llvm11AArch64_IMML17trySequenceOfOnesEmRNS_15SmallVectorImplINS0_12ImmInsnModelEEE">/// contain at least one S and E chunk.</i></td></tr>
<tr><th id="148">148</th><td><i class="doc" data-doc="_ZN4llvm11AArch64_IMML17trySequenceOfOnesEmRNS_15SmallVectorImplINS0_12ImmInsnModelEEE">/// E.g. |E|A|B|S|, |A|E|B|S| or |A|B|E|S|.</i></td></tr>
<tr><th id="149">149</th><td><i class="doc" data-doc="_ZN4llvm11AArch64_IMML17trySequenceOfOnesEmRNS_15SmallVectorImplINS0_12ImmInsnModelEEE">///</i></td></tr>
<tr><th id="150">150</th><td><i class="doc" data-doc="_ZN4llvm11AArch64_IMML17trySequenceOfOnesEmRNS_15SmallVectorImplINS0_12ImmInsnModelEEE">/// We are also looking for constants like |S|A|B|E| where the contiguous</i></td></tr>
<tr><th id="151">151</th><td><i class="doc" data-doc="_ZN4llvm11AArch64_IMML17trySequenceOfOnesEmRNS_15SmallVectorImplINS0_12ImmInsnModelEEE">/// sequence of ones wraps around the MSB into the LSB.</i></td></tr>
<tr><th id="152">152</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZN4llvm11AArch64_IMML17trySequenceOfOnesEmRNS_15SmallVectorImplINS0_12ImmInsnModelEEE" title='llvm::AArch64_IMM::trySequenceOfOnes' data-type='bool llvm::AArch64_IMM::trySequenceOfOnes(uint64_t UImm, SmallVectorImpl&lt;llvm::AArch64_IMM::ImmInsnModel&gt; &amp; Insn)' data-ref="_ZN4llvm11AArch64_IMML17trySequenceOfOnesEmRNS_15SmallVectorImplINS0_12ImmInsnModelEEE">trySequenceOfOnes</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="27UImm" title='UImm' data-type='uint64_t' data-ref="27UImm">UImm</dfn>,</td></tr>
<tr><th id="153">153</th><td>                              <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="AArch64ExpandImm.h.html#llvm::AArch64_IMM::ImmInsnModel" title='llvm::AArch64_IMM::ImmInsnModel' data-ref="llvm::AArch64_IMM::ImmInsnModel">ImmInsnModel</a>&gt; &amp;<dfn class="local col8 decl" id="28Insn" title='Insn' data-type='SmallVectorImpl&lt;llvm::AArch64_IMM::ImmInsnModel&gt; &amp;' data-ref="28Insn">Insn</dfn>) {</td></tr>
<tr><th id="154">154</th><td>  <em>const</em> <em>int</em> <dfn class="local col9 decl" id="29NotSet" title='NotSet' data-type='const int' data-ref="29NotSet">NotSet</dfn> = -<var>1</var>;</td></tr>
<tr><th id="155">155</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="30Mask" title='Mask' data-type='const uint64_t' data-ref="30Mask">Mask</dfn> = <var>0xFFFF</var>;</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>  <em>int</em> <dfn class="local col1 decl" id="31StartIdx" title='StartIdx' data-type='int' data-ref="31StartIdx">StartIdx</dfn> = <a class="local col9 ref" href="#29NotSet" title='NotSet' data-ref="29NotSet">NotSet</a>;</td></tr>
<tr><th id="158">158</th><td>  <em>int</em> <dfn class="local col2 decl" id="32EndIdx" title='EndIdx' data-type='int' data-ref="32EndIdx">EndIdx</dfn> = <a class="local col9 ref" href="#29NotSet" title='NotSet' data-ref="29NotSet">NotSet</a>;</td></tr>
<tr><th id="159">159</th><td>  <i>// Try to find the chunks which start/end a contiguous sequence of ones.</i></td></tr>
<tr><th id="160">160</th><td>  <b>for</b> (<em>int</em> <dfn class="local col3 decl" id="33Idx" title='Idx' data-type='int' data-ref="33Idx">Idx</dfn> = <var>0</var>; <a class="local col3 ref" href="#33Idx" title='Idx' data-ref="33Idx">Idx</a> &lt; <var>4</var>; ++<a class="local col3 ref" href="#33Idx" title='Idx' data-ref="33Idx">Idx</a>) {</td></tr>
<tr><th id="161">161</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="34Chunk" title='Chunk' data-type='int64_t' data-ref="34Chunk">Chunk</dfn> = <a class="tu ref" href="#_ZN4llvm11AArch64_IMML8getChunkEmj" title='llvm::AArch64_IMM::getChunk' data-use='c' data-ref="_ZN4llvm11AArch64_IMML8getChunkEmj">getChunk</a>(<a class="local col7 ref" href="#27UImm" title='UImm' data-ref="27UImm">UImm</a>, <a class="local col3 ref" href="#33Idx" title='Idx' data-ref="33Idx">Idx</a>);</td></tr>
<tr><th id="162">162</th><td>    <i>// Sign extend the 16-bit chunk to 64-bit.</i></td></tr>
<tr><th id="163">163</th><td>    <a class="local col4 ref" href="#34Chunk" title='Chunk' data-ref="34Chunk">Chunk</a> = (<a class="local col4 ref" href="#34Chunk" title='Chunk' data-ref="34Chunk">Chunk</a> &lt;&lt; <var>48</var>) &gt;&gt; <var>48</var>;</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>    <b>if</b> (<a class="tu ref" href="#_ZN4llvm11AArch64_IMML12isStartChunkEm" title='llvm::AArch64_IMM::isStartChunk' data-use='c' data-ref="_ZN4llvm11AArch64_IMML12isStartChunkEm">isStartChunk</a>(<a class="local col4 ref" href="#34Chunk" title='Chunk' data-ref="34Chunk">Chunk</a>))</td></tr>
<tr><th id="166">166</th><td>      <a class="local col1 ref" href="#31StartIdx" title='StartIdx' data-ref="31StartIdx">StartIdx</a> = <a class="local col3 ref" href="#33Idx" title='Idx' data-ref="33Idx">Idx</a>;</td></tr>
<tr><th id="167">167</th><td>    <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZN4llvm11AArch64_IMML10isEndChunkEm" title='llvm::AArch64_IMM::isEndChunk' data-use='c' data-ref="_ZN4llvm11AArch64_IMML10isEndChunkEm">isEndChunk</a>(<a class="local col4 ref" href="#34Chunk" title='Chunk' data-ref="34Chunk">Chunk</a>))</td></tr>
<tr><th id="168">168</th><td>      <a class="local col2 ref" href="#32EndIdx" title='EndIdx' data-ref="32EndIdx">EndIdx</a> = <a class="local col3 ref" href="#33Idx" title='Idx' data-ref="33Idx">Idx</a>;</td></tr>
<tr><th id="169">169</th><td>  }</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>  <i>// Early exit in case we can't find a start/end chunk.</i></td></tr>
<tr><th id="172">172</th><td>  <b>if</b> (<a class="local col1 ref" href="#31StartIdx" title='StartIdx' data-ref="31StartIdx">StartIdx</a> == <a class="local col9 ref" href="#29NotSet" title='NotSet' data-ref="29NotSet">NotSet</a> || <a class="local col2 ref" href="#32EndIdx" title='EndIdx' data-ref="32EndIdx">EndIdx</a> == <a class="local col9 ref" href="#29NotSet" title='NotSet' data-ref="29NotSet">NotSet</a>)</td></tr>
<tr><th id="173">173</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <i>// Outside of the contiguous sequence of ones everything needs to be zero.</i></td></tr>
<tr><th id="176">176</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="35Outside" title='Outside' data-type='uint64_t' data-ref="35Outside">Outside</dfn> = <var>0</var>;</td></tr>
<tr><th id="177">177</th><td>  <i>// Chunks between the start and end chunk need to have all their bits set.</i></td></tr>
<tr><th id="178">178</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="36Inside" title='Inside' data-type='uint64_t' data-ref="36Inside">Inside</dfn> = <a class="local col0 ref" href="#30Mask" title='Mask' data-ref="30Mask">Mask</a>;</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <i>// If our contiguous sequence of ones wraps around from the MSB into the LSB,</i></td></tr>
<tr><th id="181">181</th><td><i>  // just swap indices and pretend we are materializing a contiguous sequence</i></td></tr>
<tr><th id="182">182</th><td><i>  // of zeros surrounded by a contiguous sequence of ones.</i></td></tr>
<tr><th id="183">183</th><td>  <b>if</b> (<a class="local col1 ref" href="#31StartIdx" title='StartIdx' data-ref="31StartIdx">StartIdx</a> &gt; <a class="local col2 ref" href="#32EndIdx" title='EndIdx' data-ref="32EndIdx">EndIdx</a>) {</td></tr>
<tr><th id="184">184</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col1 ref" href="#31StartIdx" title='StartIdx' data-ref="31StartIdx">StartIdx</a></span>, <span class='refarg'><a class="local col2 ref" href="#32EndIdx" title='EndIdx' data-ref="32EndIdx">EndIdx</a></span>);</td></tr>
<tr><th id="185">185</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col5 ref" href="#35Outside" title='Outside' data-ref="35Outside">Outside</a></span>, <span class='refarg'><a class="local col6 ref" href="#36Inside" title='Inside' data-ref="36Inside">Inside</a></span>);</td></tr>
<tr><th id="186">186</th><td>  }</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="37OrrImm" title='OrrImm' data-type='uint64_t' data-ref="37OrrImm">OrrImm</dfn> = <a class="local col7 ref" href="#27UImm" title='UImm' data-ref="27UImm">UImm</a>;</td></tr>
<tr><th id="189">189</th><td>  <em>int</em> <dfn class="local col8 decl" id="38FirstMovkIdx" title='FirstMovkIdx' data-type='int' data-ref="38FirstMovkIdx">FirstMovkIdx</dfn> = <a class="local col9 ref" href="#29NotSet" title='NotSet' data-ref="29NotSet">NotSet</a>;</td></tr>
<tr><th id="190">190</th><td>  <em>int</em> <dfn class="local col9 decl" id="39SecondMovkIdx" title='SecondMovkIdx' data-type='int' data-ref="39SecondMovkIdx">SecondMovkIdx</dfn> = <a class="local col9 ref" href="#29NotSet" title='NotSet' data-ref="29NotSet">NotSet</a>;</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>  <i>// Find out which chunks we need to patch up to obtain a contiguous sequence</i></td></tr>
<tr><th id="193">193</th><td><i>  // of ones.</i></td></tr>
<tr><th id="194">194</th><td>  <b>for</b> (<em>int</em> <dfn class="local col0 decl" id="40Idx" title='Idx' data-type='int' data-ref="40Idx">Idx</dfn> = <var>0</var>; <a class="local col0 ref" href="#40Idx" title='Idx' data-ref="40Idx">Idx</a> &lt; <var>4</var>; ++<a class="local col0 ref" href="#40Idx" title='Idx' data-ref="40Idx">Idx</a>) {</td></tr>
<tr><th id="195">195</th><td>    <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="41Chunk" title='Chunk' data-type='const uint64_t' data-ref="41Chunk">Chunk</dfn> = <a class="tu ref" href="#_ZN4llvm11AArch64_IMML8getChunkEmj" title='llvm::AArch64_IMM::getChunk' data-use='c' data-ref="_ZN4llvm11AArch64_IMML8getChunkEmj">getChunk</a>(<a class="local col7 ref" href="#27UImm" title='UImm' data-ref="27UImm">UImm</a>, <a class="local col0 ref" href="#40Idx" title='Idx' data-ref="40Idx">Idx</a>);</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>    <i>// Check whether we are looking at a chunk which is not part of the</i></td></tr>
<tr><th id="198">198</th><td><i>    // contiguous sequence of ones.</i></td></tr>
<tr><th id="199">199</th><td>    <b>if</b> ((<a class="local col0 ref" href="#40Idx" title='Idx' data-ref="40Idx">Idx</a> &lt; <a class="local col1 ref" href="#31StartIdx" title='StartIdx' data-ref="31StartIdx">StartIdx</a> || <a class="local col2 ref" href="#32EndIdx" title='EndIdx' data-ref="32EndIdx">EndIdx</a> &lt; <a class="local col0 ref" href="#40Idx" title='Idx' data-ref="40Idx">Idx</a>) &amp;&amp; <a class="local col1 ref" href="#41Chunk" title='Chunk' data-ref="41Chunk">Chunk</a> != <a class="local col5 ref" href="#35Outside" title='Outside' data-ref="35Outside">Outside</a>) {</td></tr>
<tr><th id="200">200</th><td>      <a class="local col7 ref" href="#37OrrImm" title='OrrImm' data-ref="37OrrImm">OrrImm</a> = <a class="tu ref" href="#_ZN4llvm11AArch64_IMML9updateImmEmjb" title='llvm::AArch64_IMM::updateImm' data-use='c' data-ref="_ZN4llvm11AArch64_IMML9updateImmEmjb">updateImm</a>(<a class="local col7 ref" href="#37OrrImm" title='OrrImm' data-ref="37OrrImm">OrrImm</a>, <a class="local col0 ref" href="#40Idx" title='Idx' data-ref="40Idx">Idx</a>, <a class="local col5 ref" href="#35Outside" title='Outside' data-ref="35Outside">Outside</a> == <var>0</var>);</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>      <i>// Remember the index we need to patch.</i></td></tr>
<tr><th id="203">203</th><td>      <b>if</b> (<a class="local col8 ref" href="#38FirstMovkIdx" title='FirstMovkIdx' data-ref="38FirstMovkIdx">FirstMovkIdx</a> == <a class="local col9 ref" href="#29NotSet" title='NotSet' data-ref="29NotSet">NotSet</a>)</td></tr>
<tr><th id="204">204</th><td>        <a class="local col8 ref" href="#38FirstMovkIdx" title='FirstMovkIdx' data-ref="38FirstMovkIdx">FirstMovkIdx</a> = <a class="local col0 ref" href="#40Idx" title='Idx' data-ref="40Idx">Idx</a>;</td></tr>
<tr><th id="205">205</th><td>      <b>else</b></td></tr>
<tr><th id="206">206</th><td>        <a class="local col9 ref" href="#39SecondMovkIdx" title='SecondMovkIdx' data-ref="39SecondMovkIdx">SecondMovkIdx</a> = <a class="local col0 ref" href="#40Idx" title='Idx' data-ref="40Idx">Idx</a>;</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>      <i>// Check whether we are looking a chunk which is part of the contiguous</i></td></tr>
<tr><th id="209">209</th><td><i>      // sequence of ones.</i></td></tr>
<tr><th id="210">210</th><td>    } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#40Idx" title='Idx' data-ref="40Idx">Idx</a> &gt; <a class="local col1 ref" href="#31StartIdx" title='StartIdx' data-ref="31StartIdx">StartIdx</a> &amp;&amp; <a class="local col0 ref" href="#40Idx" title='Idx' data-ref="40Idx">Idx</a> &lt; <a class="local col2 ref" href="#32EndIdx" title='EndIdx' data-ref="32EndIdx">EndIdx</a> &amp;&amp; <a class="local col1 ref" href="#41Chunk" title='Chunk' data-ref="41Chunk">Chunk</a> != <a class="local col6 ref" href="#36Inside" title='Inside' data-ref="36Inside">Inside</a>) {</td></tr>
<tr><th id="211">211</th><td>      <a class="local col7 ref" href="#37OrrImm" title='OrrImm' data-ref="37OrrImm">OrrImm</a> = <a class="tu ref" href="#_ZN4llvm11AArch64_IMML9updateImmEmjb" title='llvm::AArch64_IMM::updateImm' data-use='c' data-ref="_ZN4llvm11AArch64_IMML9updateImmEmjb">updateImm</a>(<a class="local col7 ref" href="#37OrrImm" title='OrrImm' data-ref="37OrrImm">OrrImm</a>, <a class="local col0 ref" href="#40Idx" title='Idx' data-ref="40Idx">Idx</a>, <a class="local col6 ref" href="#36Inside" title='Inside' data-ref="36Inside">Inside</a> != <a class="local col0 ref" href="#30Mask" title='Mask' data-ref="30Mask">Mask</a>);</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td>      <i>// Remember the index we need to patch.</i></td></tr>
<tr><th id="214">214</th><td>      <b>if</b> (<a class="local col8 ref" href="#38FirstMovkIdx" title='FirstMovkIdx' data-ref="38FirstMovkIdx">FirstMovkIdx</a> == <a class="local col9 ref" href="#29NotSet" title='NotSet' data-ref="29NotSet">NotSet</a>)</td></tr>
<tr><th id="215">215</th><td>        <a class="local col8 ref" href="#38FirstMovkIdx" title='FirstMovkIdx' data-ref="38FirstMovkIdx">FirstMovkIdx</a> = <a class="local col0 ref" href="#40Idx" title='Idx' data-ref="40Idx">Idx</a>;</td></tr>
<tr><th id="216">216</th><td>      <b>else</b></td></tr>
<tr><th id="217">217</th><td>        <a class="local col9 ref" href="#39SecondMovkIdx" title='SecondMovkIdx' data-ref="39SecondMovkIdx">SecondMovkIdx</a> = <a class="local col0 ref" href="#40Idx" title='Idx' data-ref="40Idx">Idx</a>;</td></tr>
<tr><th id="218">218</th><td>    }</td></tr>
<tr><th id="219">219</th><td>  }</td></tr>
<tr><th id="220">220</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (FirstMovkIdx != NotSet &amp;&amp; &quot;Constant materializable with single ORR!&quot;) ? void (0) : __assert_fail (&quot;FirstMovkIdx != NotSet &amp;&amp; \&quot;Constant materializable with single ORR!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ExpandImm.cpp&quot;, 220, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#38FirstMovkIdx" title='FirstMovkIdx' data-ref="38FirstMovkIdx">FirstMovkIdx</a> != <a class="local col9 ref" href="#29NotSet" title='NotSet' data-ref="29NotSet">NotSet</a> &amp;&amp; <q>"Constant materializable with single ORR!"</q>);</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>  <i>// Create the ORR-immediate instruction.</i></td></tr>
<tr><th id="223">223</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="42Encoding" title='Encoding' data-type='uint64_t' data-ref="42Encoding">Encoding</dfn> = <var>0</var>;</td></tr>
<tr><th id="224">224</th><td>  <span class="namespace">AArch64_AM::</span><a class="ref" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML23processLogicalImmediateEmjRm" title='llvm::AArch64_AM::processLogicalImmediate' data-ref="_ZN4llvm10AArch64_AML23processLogicalImmediateEmjRm">processLogicalImmediate</a>(<a class="local col7 ref" href="#37OrrImm" title='OrrImm' data-ref="37OrrImm">OrrImm</a>, <var>64</var>, <span class='refarg'><a class="local col2 ref" href="#42Encoding" title='Encoding' data-ref="42Encoding">Encoding</a></span>);</td></tr>
<tr><th id="225">225</th><td>  Insn.push_back({ <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::ORRXri, <var>0</var>, Encoding });</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td>  <em>const</em> <em>bool</em> <dfn class="local col3 decl" id="43SingleMovk" title='SingleMovk' data-type='const bool' data-ref="43SingleMovk">SingleMovk</dfn> = <a class="local col9 ref" href="#39SecondMovkIdx" title='SecondMovkIdx' data-ref="39SecondMovkIdx">SecondMovkIdx</a> == <a class="local col9 ref" href="#29NotSet" title='NotSet' data-ref="29NotSet">NotSet</a>;</td></tr>
<tr><th id="228">228</th><td>  Insn.push_back({ <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::MOVKXi, getChunk(UImm, FirstMovkIdx),</td></tr>
<tr><th id="229">229</th><td>                   AArch64_AM::getShifterImm(AArch64_AM::LSL,</td></tr>
<tr><th id="230">230</th><td>                                             FirstMovkIdx * <var>16</var>) });</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td>  <i>// Early exit in case we only need to emit a single MOVK instruction.</i></td></tr>
<tr><th id="233">233</th><td>  <b>if</b> (<a class="local col3 ref" href="#43SingleMovk" title='SingleMovk' data-ref="43SingleMovk">SingleMovk</a>)</td></tr>
<tr><th id="234">234</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>  <i>// Create the second MOVK instruction.</i></td></tr>
<tr><th id="237">237</th><td>  Insn.push_back({ <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::MOVKXi, getChunk(UImm, SecondMovkIdx),</td></tr>
<tr><th id="238">238</th><td>	           AArch64_AM::getShifterImm(AArch64_AM::LSL,</td></tr>
<tr><th id="239">239</th><td>                                             SecondMovkIdx * <var>16</var>) });</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="242">242</th><td>}</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td><i class="doc" data-doc="_ZN4llvm11AArch64_IMML18expandMOVImmSimpleEmjjjRNS_15SmallVectorImplINS0_12ImmInsnModelEEE">/// <span class="command">\brief</span> Expand a MOVi32imm or MOVi64imm pseudo instruction to a</i></td></tr>
<tr><th id="245">245</th><td><i class="doc" data-doc="_ZN4llvm11AArch64_IMML18expandMOVImmSimpleEmjjjRNS_15SmallVectorImplINS0_12ImmInsnModelEEE">/// MOVZ or MOVN of width BitSize followed by up to 3 MOVK instructions.</i></td></tr>
<tr><th id="246">246</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="_ZN4llvm11AArch64_IMML18expandMOVImmSimpleEmjjjRNS_15SmallVectorImplINS0_12ImmInsnModelEEE" title='llvm::AArch64_IMM::expandMOVImmSimple' data-type='void llvm::AArch64_IMM::expandMOVImmSimple(uint64_t Imm, unsigned int BitSize, unsigned int OneChunks, unsigned int ZeroChunks, SmallVectorImpl&lt;llvm::AArch64_IMM::ImmInsnModel&gt; &amp; Insn)' data-ref="_ZN4llvm11AArch64_IMML18expandMOVImmSimpleEmjjjRNS_15SmallVectorImplINS0_12ImmInsnModelEEE">expandMOVImmSimple</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="44Imm" title='Imm' data-type='uint64_t' data-ref="44Imm">Imm</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="45BitSize" title='BitSize' data-type='unsigned int' data-ref="45BitSize">BitSize</dfn>,</td></tr>
<tr><th id="247">247</th><td>				      <em>unsigned</em> <dfn class="local col6 decl" id="46OneChunks" title='OneChunks' data-type='unsigned int' data-ref="46OneChunks">OneChunks</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="47ZeroChunks" title='ZeroChunks' data-type='unsigned int' data-ref="47ZeroChunks">ZeroChunks</dfn>,</td></tr>
<tr><th id="248">248</th><td>				      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="AArch64ExpandImm.h.html#llvm::AArch64_IMM::ImmInsnModel" title='llvm::AArch64_IMM::ImmInsnModel' data-ref="llvm::AArch64_IMM::ImmInsnModel">ImmInsnModel</a>&gt; &amp;<dfn class="local col8 decl" id="48Insn" title='Insn' data-type='SmallVectorImpl&lt;llvm::AArch64_IMM::ImmInsnModel&gt; &amp;' data-ref="48Insn">Insn</dfn>) {</td></tr>
<tr><th id="249">249</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="49Mask" title='Mask' data-type='const unsigned int' data-ref="49Mask">Mask</dfn> = <var>0xFFFF</var>;</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>  <i>// Use a MOVZ or MOVN instruction to set the high bits, followed by one or</i></td></tr>
<tr><th id="252">252</th><td><i>  // more MOVK instructions to insert additional 16-bit portions into the</i></td></tr>
<tr><th id="253">253</th><td><i>  // lower bits.</i></td></tr>
<tr><th id="254">254</th><td>  <em>bool</em> <dfn class="local col0 decl" id="50isNeg" title='isNeg' data-type='bool' data-ref="50isNeg">isNeg</dfn> = <b>false</b>;</td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td>  <i>// Use MOVN to materialize the high bits if we have more all one chunks</i></td></tr>
<tr><th id="257">257</th><td><i>  // than all zero chunks.</i></td></tr>
<tr><th id="258">258</th><td>  <b>if</b> (<a class="local col6 ref" href="#46OneChunks" title='OneChunks' data-ref="46OneChunks">OneChunks</a> &gt; <a class="local col7 ref" href="#47ZeroChunks" title='ZeroChunks' data-ref="47ZeroChunks">ZeroChunks</a>) {</td></tr>
<tr><th id="259">259</th><td>    <a class="local col0 ref" href="#50isNeg" title='isNeg' data-ref="50isNeg">isNeg</a> = <b>true</b>;</td></tr>
<tr><th id="260">260</th><td>    <a class="local col4 ref" href="#44Imm" title='Imm' data-ref="44Imm">Imm</a> = ~<a class="local col4 ref" href="#44Imm" title='Imm' data-ref="44Imm">Imm</a>;</td></tr>
<tr><th id="261">261</th><td>  }</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="51FirstOpc" title='FirstOpc' data-type='unsigned int' data-ref="51FirstOpc">FirstOpc</dfn>;</td></tr>
<tr><th id="264">264</th><td>  <b>if</b> (<a class="local col5 ref" href="#45BitSize" title='BitSize' data-ref="45BitSize">BitSize</a> == <var>32</var>) {</td></tr>
<tr><th id="265">265</th><td>    <a class="local col4 ref" href="#44Imm" title='Imm' data-ref="44Imm">Imm</a> &amp;= (<var>1LL</var> &lt;&lt; <var>32</var>) - <var>1</var>;</td></tr>
<tr><th id="266">266</th><td>    FirstOpc = (isNeg ? <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::MOVNWi : <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::MOVZWi);</td></tr>
<tr><th id="267">267</th><td>  } <b>else</b> {</td></tr>
<tr><th id="268">268</th><td>    FirstOpc = (isNeg ? <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::MOVNXi : <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::MOVZXi);</td></tr>
<tr><th id="269">269</th><td>  }</td></tr>
<tr><th id="270">270</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="52Shift" title='Shift' data-type='unsigned int' data-ref="52Shift">Shift</dfn> = <var>0</var>;     <i>// LSL amount for high bits with MOVZ/MOVN</i></td></tr>
<tr><th id="271">271</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="53LastShift" title='LastShift' data-type='unsigned int' data-ref="53LastShift">LastShift</dfn> = <var>0</var>; <i>// LSL amount for last MOVK</i></td></tr>
<tr><th id="272">272</th><td>  <b>if</b> (<a class="local col4 ref" href="#44Imm" title='Imm' data-ref="44Imm">Imm</a> != <var>0</var>) {</td></tr>
<tr><th id="273">273</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="54LZ" title='LZ' data-type='unsigned int' data-ref="54LZ">LZ</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm17countLeadingZerosET_NS_12ZeroBehaviorE" title='llvm::countLeadingZeros' data-ref="_ZN4llvm17countLeadingZerosET_NS_12ZeroBehaviorE">countLeadingZeros</a>(<a class="local col4 ref" href="#44Imm" title='Imm' data-ref="44Imm">Imm</a>);</td></tr>
<tr><th id="274">274</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="55TZ" title='TZ' data-type='unsigned int' data-ref="55TZ">TZ</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE" title='llvm::countTrailingZeros' data-ref="_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE">countTrailingZeros</a>(<a class="local col4 ref" href="#44Imm" title='Imm' data-ref="44Imm">Imm</a>);</td></tr>
<tr><th id="275">275</th><td>    <a class="local col2 ref" href="#52Shift" title='Shift' data-ref="52Shift">Shift</a> = (<a class="local col5 ref" href="#55TZ" title='TZ' data-ref="55TZ">TZ</a> / <var>16</var>) * <var>16</var>;</td></tr>
<tr><th id="276">276</th><td>    <a class="local col3 ref" href="#53LastShift" title='LastShift' data-ref="53LastShift">LastShift</a> = ((<var>63</var> - <a class="local col4 ref" href="#54LZ" title='LZ' data-ref="54LZ">LZ</a>) / <var>16</var>) * <var>16</var>;</td></tr>
<tr><th id="277">277</th><td>  }</td></tr>
<tr><th id="278">278</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="56Imm16" title='Imm16' data-type='unsigned int' data-ref="56Imm16">Imm16</dfn> = (<a class="local col4 ref" href="#44Imm" title='Imm' data-ref="44Imm">Imm</a> &gt;&gt; <a class="local col2 ref" href="#52Shift" title='Shift' data-ref="52Shift">Shift</a>) &amp; <a class="local col9 ref" href="#49Mask" title='Mask' data-ref="49Mask">Mask</a>;</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>  <a class="local col8 ref" href="#48Insn" title='Insn' data-ref="48Insn">Insn</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>({ <a class="local col1 ref" href="#51FirstOpc" title='FirstOpc' data-ref="51FirstOpc">FirstOpc</a>, <a class="local col6 ref" href="#56Imm16" title='Imm16' data-ref="56Imm16">Imm16</a>,</td></tr>
<tr><th id="281">281</th><td>                   <span class="namespace">AArch64_AM::</span><a class="ref" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj" title='llvm::AArch64_AM::getShifterImm' data-ref="_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj">getShifterImm</a>(<span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::LSL" title='llvm::AArch64_AM::ShiftExtendType::LSL' data-ref="llvm::AArch64_AM::ShiftExtendType::LSL">LSL</a>, <a class="local col2 ref" href="#52Shift" title='Shift' data-ref="52Shift">Shift</a>) });</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>  <b>if</b> (<a class="local col2 ref" href="#52Shift" title='Shift' data-ref="52Shift">Shift</a> == <a class="local col3 ref" href="#53LastShift" title='LastShift' data-ref="53LastShift">LastShift</a>)</td></tr>
<tr><th id="284">284</th><td>    <b>return</b>;</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td>  <i>// If a MOVN was used for the high bits of a negative value, flip the rest</i></td></tr>
<tr><th id="287">287</th><td><i>  // of the bits back for use with MOVK.</i></td></tr>
<tr><th id="288">288</th><td>  <b>if</b> (<a class="local col0 ref" href="#50isNeg" title='isNeg' data-ref="50isNeg">isNeg</a>)</td></tr>
<tr><th id="289">289</th><td>    <a class="local col4 ref" href="#44Imm" title='Imm' data-ref="44Imm">Imm</a> = ~<a class="local col4 ref" href="#44Imm" title='Imm' data-ref="44Imm">Imm</a>;</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="57Opc" title='Opc' data-type='unsigned int' data-ref="57Opc">Opc</dfn> = (BitSize == <var>32</var> ? <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::MOVKWi : <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::MOVKXi);</td></tr>
<tr><th id="292">292</th><td>  <b>while</b> (<a class="local col2 ref" href="#52Shift" title='Shift' data-ref="52Shift">Shift</a> &lt; <a class="local col3 ref" href="#53LastShift" title='LastShift' data-ref="53LastShift">LastShift</a>) {</td></tr>
<tr><th id="293">293</th><td>    <a class="local col2 ref" href="#52Shift" title='Shift' data-ref="52Shift">Shift</a> += <var>16</var>;</td></tr>
<tr><th id="294">294</th><td>    <a class="local col6 ref" href="#56Imm16" title='Imm16' data-ref="56Imm16">Imm16</a> = (<a class="local col4 ref" href="#44Imm" title='Imm' data-ref="44Imm">Imm</a> &gt;&gt; <a class="local col2 ref" href="#52Shift" title='Shift' data-ref="52Shift">Shift</a>) &amp; <a class="local col9 ref" href="#49Mask" title='Mask' data-ref="49Mask">Mask</a>;</td></tr>
<tr><th id="295">295</th><td>    <b>if</b> (<a class="local col6 ref" href="#56Imm16" title='Imm16' data-ref="56Imm16">Imm16</a> == (<a class="local col0 ref" href="#50isNeg" title='isNeg' data-ref="50isNeg">isNeg</a> ? <a class="local col9 ref" href="#49Mask" title='Mask' data-ref="49Mask">Mask</a> : <var>0</var>))</td></tr>
<tr><th id="296">296</th><td>      <b>continue</b>; <i>// This 16-bit portion is already set correctly.</i></td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td>    <a class="local col8 ref" href="#48Insn" title='Insn' data-ref="48Insn">Insn</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>({ <a class="local col7 ref" href="#57Opc" title='Opc' data-ref="57Opc">Opc</a>, <a class="local col6 ref" href="#56Imm16" title='Imm16' data-ref="56Imm16">Imm16</a>,</td></tr>
<tr><th id="299">299</th><td>                     <span class="namespace">AArch64_AM::</span><a class="ref" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj" title='llvm::AArch64_AM::getShifterImm' data-ref="_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj">getShifterImm</a>(<span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::LSL" title='llvm::AArch64_AM::ShiftExtendType::LSL' data-ref="llvm::AArch64_AM::ShiftExtendType::LSL">LSL</a>, <a class="local col2 ref" href="#52Shift" title='Shift' data-ref="52Shift">Shift</a>) });</td></tr>
<tr><th id="300">300</th><td>  }</td></tr>
<tr><th id="301">301</th><td>}</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td><i class="doc">/// Expand a MOVi32imm or MOVi64imm pseudo instruction to one or more</i></td></tr>
<tr><th id="304">304</th><td><i class="doc">/// real move-immediate instructions to synthesize the immediate.</i></td></tr>
<tr><th id="305">305</th><td><em>void</em> <dfn class="decl def" id="_ZN4llvm11AArch64_IMM12expandMOVImmEmjRNS_15SmallVectorImplINS0_12ImmInsnModelEEE" title='llvm::AArch64_IMM::expandMOVImm' data-ref="_ZN4llvm11AArch64_IMM12expandMOVImmEmjRNS_15SmallVectorImplINS0_12ImmInsnModelEEE">expandMOVImm</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="58Imm" title='Imm' data-type='uint64_t' data-ref="58Imm">Imm</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="59BitSize" title='BitSize' data-type='unsigned int' data-ref="59BitSize">BitSize</dfn>,</td></tr>
<tr><th id="306">306</th><td>		  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="AArch64ExpandImm.h.html#llvm::AArch64_IMM::ImmInsnModel" title='llvm::AArch64_IMM::ImmInsnModel' data-ref="llvm::AArch64_IMM::ImmInsnModel">ImmInsnModel</a>&gt; &amp;<dfn class="local col0 decl" id="60Insn" title='Insn' data-type='SmallVectorImpl&lt;llvm::AArch64_IMM::ImmInsnModel&gt; &amp;' data-ref="60Insn">Insn</dfn>) {</td></tr>
<tr><th id="307">307</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="61Mask" title='Mask' data-type='const unsigned int' data-ref="61Mask">Mask</dfn> = <var>0xFFFF</var>;</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>  <i>// Scan the immediate and count the number of 16-bit chunks which are either</i></td></tr>
<tr><th id="310">310</th><td><i>  // all ones or all zeros.</i></td></tr>
<tr><th id="311">311</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="62OneChunks" title='OneChunks' data-type='unsigned int' data-ref="62OneChunks">OneChunks</dfn> = <var>0</var>;</td></tr>
<tr><th id="312">312</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="63ZeroChunks" title='ZeroChunks' data-type='unsigned int' data-ref="63ZeroChunks">ZeroChunks</dfn> = <var>0</var>;</td></tr>
<tr><th id="313">313</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="64Shift" title='Shift' data-type='unsigned int' data-ref="64Shift">Shift</dfn> = <var>0</var>; <a class="local col4 ref" href="#64Shift" title='Shift' data-ref="64Shift">Shift</a> &lt; <a class="local col9 ref" href="#59BitSize" title='BitSize' data-ref="59BitSize">BitSize</a>; <a class="local col4 ref" href="#64Shift" title='Shift' data-ref="64Shift">Shift</a> += <var>16</var>) {</td></tr>
<tr><th id="314">314</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="65Chunk" title='Chunk' data-type='const unsigned int' data-ref="65Chunk">Chunk</dfn> = (<a class="local col8 ref" href="#58Imm" title='Imm' data-ref="58Imm">Imm</a> &gt;&gt; <a class="local col4 ref" href="#64Shift" title='Shift' data-ref="64Shift">Shift</a>) &amp; <a class="local col1 ref" href="#61Mask" title='Mask' data-ref="61Mask">Mask</a>;</td></tr>
<tr><th id="315">315</th><td>    <b>if</b> (<a class="local col5 ref" href="#65Chunk" title='Chunk' data-ref="65Chunk">Chunk</a> == <a class="local col1 ref" href="#61Mask" title='Mask' data-ref="61Mask">Mask</a>)</td></tr>
<tr><th id="316">316</th><td>      <a class="local col2 ref" href="#62OneChunks" title='OneChunks' data-ref="62OneChunks">OneChunks</a>++;</td></tr>
<tr><th id="317">317</th><td>    <b>else</b> <b>if</b> (<a class="local col5 ref" href="#65Chunk" title='Chunk' data-ref="65Chunk">Chunk</a> == <var>0</var>)</td></tr>
<tr><th id="318">318</th><td>      <a class="local col3 ref" href="#63ZeroChunks" title='ZeroChunks' data-ref="63ZeroChunks">ZeroChunks</a>++;</td></tr>
<tr><th id="319">319</th><td>  }</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>  <i>// Prefer MOVZ/MOVN over ORR because of the rules for the "mov" alias.</i></td></tr>
<tr><th id="322">322</th><td>  <b>if</b> ((<a class="local col9 ref" href="#59BitSize" title='BitSize' data-ref="59BitSize">BitSize</a> / <var>16</var>) - <a class="local col2 ref" href="#62OneChunks" title='OneChunks' data-ref="62OneChunks">OneChunks</a> &lt;= <var>1</var> || (<a class="local col9 ref" href="#59BitSize" title='BitSize' data-ref="59BitSize">BitSize</a> / <var>16</var>) - <a class="local col3 ref" href="#63ZeroChunks" title='ZeroChunks' data-ref="63ZeroChunks">ZeroChunks</a> &lt;= <var>1</var>) {</td></tr>
<tr><th id="323">323</th><td>    <a class="tu ref" href="#_ZN4llvm11AArch64_IMML18expandMOVImmSimpleEmjjjRNS_15SmallVectorImplINS0_12ImmInsnModelEEE" title='llvm::AArch64_IMM::expandMOVImmSimple' data-use='c' data-ref="_ZN4llvm11AArch64_IMML18expandMOVImmSimpleEmjjjRNS_15SmallVectorImplINS0_12ImmInsnModelEEE">expandMOVImmSimple</a>(<a class="local col8 ref" href="#58Imm" title='Imm' data-ref="58Imm">Imm</a>, <a class="local col9 ref" href="#59BitSize" title='BitSize' data-ref="59BitSize">BitSize</a>, <a class="local col2 ref" href="#62OneChunks" title='OneChunks' data-ref="62OneChunks">OneChunks</a>, <a class="local col3 ref" href="#63ZeroChunks" title='ZeroChunks' data-ref="63ZeroChunks">ZeroChunks</a>, <span class='refarg'><a class="local col0 ref" href="#60Insn" title='Insn' data-ref="60Insn">Insn</a></span>);</td></tr>
<tr><th id="324">324</th><td>    <b>return</b>;</td></tr>
<tr><th id="325">325</th><td>  }</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>  <i>// Try a single ORR.</i></td></tr>
<tr><th id="328">328</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="66UImm" title='UImm' data-type='uint64_t' data-ref="66UImm">UImm</dfn> = <a class="local col8 ref" href="#58Imm" title='Imm' data-ref="58Imm">Imm</a> &lt;&lt; (<var>64</var> - <a class="local col9 ref" href="#59BitSize" title='BitSize' data-ref="59BitSize">BitSize</a>) &gt;&gt; (<var>64</var> - <a class="local col9 ref" href="#59BitSize" title='BitSize' data-ref="59BitSize">BitSize</a>);</td></tr>
<tr><th id="329">329</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="67Encoding" title='Encoding' data-type='uint64_t' data-ref="67Encoding">Encoding</dfn>;</td></tr>
<tr><th id="330">330</th><td>  <b>if</b> (<span class="namespace">AArch64_AM::</span><a class="ref" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML23processLogicalImmediateEmjRm" title='llvm::AArch64_AM::processLogicalImmediate' data-ref="_ZN4llvm10AArch64_AML23processLogicalImmediateEmjRm">processLogicalImmediate</a>(<a class="local col6 ref" href="#66UImm" title='UImm' data-ref="66UImm">UImm</a>, <a class="local col9 ref" href="#59BitSize" title='BitSize' data-ref="59BitSize">BitSize</a>, <span class='refarg'><a class="local col7 ref" href="#67Encoding" title='Encoding' data-ref="67Encoding">Encoding</a></span>)) {</td></tr>
<tr><th id="331">331</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="68Opc" title='Opc' data-type='unsigned int' data-ref="68Opc">Opc</dfn> = (BitSize == <var>32</var> ? <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::ORRWri : <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::ORRXri);</td></tr>
<tr><th id="332">332</th><td>    <a class="local col0 ref" href="#60Insn" title='Insn' data-ref="60Insn">Insn</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>({ <a class="local col8 ref" href="#68Opc" title='Opc' data-ref="68Opc">Opc</a>, <var>0</var>, <a class="local col7 ref" href="#67Encoding" title='Encoding' data-ref="67Encoding">Encoding</a> });</td></tr>
<tr><th id="333">333</th><td>    <b>return</b>;</td></tr>
<tr><th id="334">334</th><td>  }</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td>  <i>// One to up three instruction sequences.</i></td></tr>
<tr><th id="337">337</th><td><i>  //</i></td></tr>
<tr><th id="338">338</th><td><i>  // Prefer MOVZ/MOVN followed by MOVK; it's more readable, and possibly the</i></td></tr>
<tr><th id="339">339</th><td><i>  // fastest sequence with fast literal generation.</i></td></tr>
<tr><th id="340">340</th><td>  <b>if</b> (<a class="local col2 ref" href="#62OneChunks" title='OneChunks' data-ref="62OneChunks">OneChunks</a> &gt;= (<a class="local col9 ref" href="#59BitSize" title='BitSize' data-ref="59BitSize">BitSize</a> / <var>16</var>) - <var>2</var> || <a class="local col3 ref" href="#63ZeroChunks" title='ZeroChunks' data-ref="63ZeroChunks">ZeroChunks</a> &gt;= (<a class="local col9 ref" href="#59BitSize" title='BitSize' data-ref="59BitSize">BitSize</a> / <var>16</var>) - <var>2</var>) {</td></tr>
<tr><th id="341">341</th><td>    <a class="tu ref" href="#_ZN4llvm11AArch64_IMML18expandMOVImmSimpleEmjjjRNS_15SmallVectorImplINS0_12ImmInsnModelEEE" title='llvm::AArch64_IMM::expandMOVImmSimple' data-use='c' data-ref="_ZN4llvm11AArch64_IMML18expandMOVImmSimpleEmjjjRNS_15SmallVectorImplINS0_12ImmInsnModelEEE">expandMOVImmSimple</a>(<a class="local col8 ref" href="#58Imm" title='Imm' data-ref="58Imm">Imm</a>, <a class="local col9 ref" href="#59BitSize" title='BitSize' data-ref="59BitSize">BitSize</a>, <a class="local col2 ref" href="#62OneChunks" title='OneChunks' data-ref="62OneChunks">OneChunks</a>, <a class="local col3 ref" href="#63ZeroChunks" title='ZeroChunks' data-ref="63ZeroChunks">ZeroChunks</a>, <span class='refarg'><a class="local col0 ref" href="#60Insn" title='Insn' data-ref="60Insn">Insn</a></span>);</td></tr>
<tr><th id="342">342</th><td>    <b>return</b>;</td></tr>
<tr><th id="343">343</th><td>  }</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BitSize == 64 &amp;&amp; &quot;All 32-bit immediates can be expanded with a&quot; &quot;MOVZ/MOVK pair&quot;) ? void (0) : __assert_fail (&quot;BitSize == 64 &amp;&amp; \&quot;All 32-bit immediates can be expanded with a\&quot; \&quot;MOVZ/MOVK pair\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ExpandImm.cpp&quot;, 346, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#59BitSize" title='BitSize' data-ref="59BitSize">BitSize</a> == <var>64</var> &amp;&amp; <q>"All 32-bit immediates can be expanded with a"</q></td></tr>
<tr><th id="346">346</th><td>                          <q>"MOVZ/MOVK pair"</q>);</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td>  <i>// Try other two-instruction sequences.</i></td></tr>
<tr><th id="349">349</th><td><i></i></td></tr>
<tr><th id="350">350</th><td><i>  // 64-bit ORR followed by MOVK.</i></td></tr>
<tr><th id="351">351</th><td><i>  // We try to construct the ORR immediate in three different ways: either we</i></td></tr>
<tr><th id="352">352</th><td><i>  // zero out the chunk which will be replaced, we fill the chunk which will</i></td></tr>
<tr><th id="353">353</th><td><i>  // be replaced with ones, or we take the bit pattern from the other half of</i></td></tr>
<tr><th id="354">354</th><td><i>  // the 64-bit immediate. This is comprehensive because of the way ORR</i></td></tr>
<tr><th id="355">355</th><td><i>  // immediates are constructed.</i></td></tr>
<tr><th id="356">356</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="69Shift" title='Shift' data-type='unsigned int' data-ref="69Shift">Shift</dfn> = <var>0</var>; <a class="local col9 ref" href="#69Shift" title='Shift' data-ref="69Shift">Shift</a> &lt; <a class="local col9 ref" href="#59BitSize" title='BitSize' data-ref="59BitSize">BitSize</a>; <a class="local col9 ref" href="#69Shift" title='Shift' data-ref="69Shift">Shift</a> += <var>16</var>) {</td></tr>
<tr><th id="357">357</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="70ShiftedMask" title='ShiftedMask' data-type='uint64_t' data-ref="70ShiftedMask">ShiftedMask</dfn> = (<var>0xFFFFULL</var> &lt;&lt; <a class="local col9 ref" href="#69Shift" title='Shift' data-ref="69Shift">Shift</a>);</td></tr>
<tr><th id="358">358</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="71ZeroChunk" title='ZeroChunk' data-type='uint64_t' data-ref="71ZeroChunk">ZeroChunk</dfn> = <a class="local col6 ref" href="#66UImm" title='UImm' data-ref="66UImm">UImm</a> &amp; ~<a class="local col0 ref" href="#70ShiftedMask" title='ShiftedMask' data-ref="70ShiftedMask">ShiftedMask</a>;</td></tr>
<tr><th id="359">359</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="72OneChunk" title='OneChunk' data-type='uint64_t' data-ref="72OneChunk">OneChunk</dfn> = <a class="local col6 ref" href="#66UImm" title='UImm' data-ref="66UImm">UImm</a> | <a class="local col0 ref" href="#70ShiftedMask" title='ShiftedMask' data-ref="70ShiftedMask">ShiftedMask</a>;</td></tr>
<tr><th id="360">360</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="73RotatedImm" title='RotatedImm' data-type='uint64_t' data-ref="73RotatedImm">RotatedImm</dfn> = (<a class="local col6 ref" href="#66UImm" title='UImm' data-ref="66UImm">UImm</a> &lt;&lt; <var>32</var>) | (<a class="local col6 ref" href="#66UImm" title='UImm' data-ref="66UImm">UImm</a> &gt;&gt; <var>32</var>);</td></tr>
<tr><th id="361">361</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="74ReplicateChunk" title='ReplicateChunk' data-type='uint64_t' data-ref="74ReplicateChunk">ReplicateChunk</dfn> = <a class="local col1 ref" href="#71ZeroChunk" title='ZeroChunk' data-ref="71ZeroChunk">ZeroChunk</a> | (<a class="local col3 ref" href="#73RotatedImm" title='RotatedImm' data-ref="73RotatedImm">RotatedImm</a> &amp; <a class="local col0 ref" href="#70ShiftedMask" title='ShiftedMask' data-ref="70ShiftedMask">ShiftedMask</a>);</td></tr>
<tr><th id="362">362</th><td>    <b>if</b> (<span class="namespace">AArch64_AM::</span><a class="ref" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML23processLogicalImmediateEmjRm" title='llvm::AArch64_AM::processLogicalImmediate' data-ref="_ZN4llvm10AArch64_AML23processLogicalImmediateEmjRm">processLogicalImmediate</a>(<a class="local col1 ref" href="#71ZeroChunk" title='ZeroChunk' data-ref="71ZeroChunk">ZeroChunk</a>, <a class="local col9 ref" href="#59BitSize" title='BitSize' data-ref="59BitSize">BitSize</a>, <span class='refarg'><a class="local col7 ref" href="#67Encoding" title='Encoding' data-ref="67Encoding">Encoding</a></span>) ||</td></tr>
<tr><th id="363">363</th><td>        <span class="namespace">AArch64_AM::</span><a class="ref" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML23processLogicalImmediateEmjRm" title='llvm::AArch64_AM::processLogicalImmediate' data-ref="_ZN4llvm10AArch64_AML23processLogicalImmediateEmjRm">processLogicalImmediate</a>(<a class="local col2 ref" href="#72OneChunk" title='OneChunk' data-ref="72OneChunk">OneChunk</a>, <a class="local col9 ref" href="#59BitSize" title='BitSize' data-ref="59BitSize">BitSize</a>, <span class='refarg'><a class="local col7 ref" href="#67Encoding" title='Encoding' data-ref="67Encoding">Encoding</a></span>) ||</td></tr>
<tr><th id="364">364</th><td>        <span class="namespace">AArch64_AM::</span><a class="ref" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML23processLogicalImmediateEmjRm" title='llvm::AArch64_AM::processLogicalImmediate' data-ref="_ZN4llvm10AArch64_AML23processLogicalImmediateEmjRm">processLogicalImmediate</a>(<a class="local col4 ref" href="#74ReplicateChunk" title='ReplicateChunk' data-ref="74ReplicateChunk">ReplicateChunk</a>, <a class="local col9 ref" href="#59BitSize" title='BitSize' data-ref="59BitSize">BitSize</a>,</td></tr>
<tr><th id="365">365</th><td>                                            <span class='refarg'><a class="local col7 ref" href="#67Encoding" title='Encoding' data-ref="67Encoding">Encoding</a></span>)) {</td></tr>
<tr><th id="366">366</th><td>      <i>// Create the ORR-immediate instruction.</i></td></tr>
<tr><th id="367">367</th><td>      Insn.push_back({ <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::ORRXri, <var>0</var>, Encoding });</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td>      <i>// Create the MOVK instruction.</i></td></tr>
<tr><th id="370">370</th><td>      <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="75Imm16" title='Imm16' data-type='const unsigned int' data-ref="75Imm16">Imm16</dfn> = <a class="tu ref" href="#_ZN4llvm11AArch64_IMML8getChunkEmj" title='llvm::AArch64_IMM::getChunk' data-use='c' data-ref="_ZN4llvm11AArch64_IMML8getChunkEmj">getChunk</a>(<a class="local col6 ref" href="#66UImm" title='UImm' data-ref="66UImm">UImm</a>, <a class="local col9 ref" href="#69Shift" title='Shift' data-ref="69Shift">Shift</a> / <var>16</var>);</td></tr>
<tr><th id="371">371</th><td>      Insn.push_back({ <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::MOVKXi, Imm16,</td></tr>
<tr><th id="372">372</th><td>		       AArch64_AM::getShifterImm(AArch64_AM::LSL, Shift) });</td></tr>
<tr><th id="373">373</th><td>      <b>return</b>;</td></tr>
<tr><th id="374">374</th><td>    }</td></tr>
<tr><th id="375">375</th><td>  }</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>  <i>// FIXME: Add more two-instruction sequences.</i></td></tr>
<tr><th id="378">378</th><td><i></i></td></tr>
<tr><th id="379">379</th><td><i>  // Three instruction sequences.</i></td></tr>
<tr><th id="380">380</th><td><i>  //</i></td></tr>
<tr><th id="381">381</th><td><i>  // Prefer MOVZ/MOVN followed by two MOVK; it's more readable, and possibly</i></td></tr>
<tr><th id="382">382</th><td><i>  // the fastest sequence with fast literal generation. (If neither MOVK is</i></td></tr>
<tr><th id="383">383</th><td><i>  // part of a fast literal generation pair, it could be slower than the</i></td></tr>
<tr><th id="384">384</th><td><i>  // four-instruction sequence, but we won't worry about that for now.)</i></td></tr>
<tr><th id="385">385</th><td>  <b>if</b> (<a class="local col2 ref" href="#62OneChunks" title='OneChunks' data-ref="62OneChunks">OneChunks</a> || <a class="local col3 ref" href="#63ZeroChunks" title='ZeroChunks' data-ref="63ZeroChunks">ZeroChunks</a>) {</td></tr>
<tr><th id="386">386</th><td>    <a class="tu ref" href="#_ZN4llvm11AArch64_IMML18expandMOVImmSimpleEmjjjRNS_15SmallVectorImplINS0_12ImmInsnModelEEE" title='llvm::AArch64_IMM::expandMOVImmSimple' data-use='c' data-ref="_ZN4llvm11AArch64_IMML18expandMOVImmSimpleEmjjjRNS_15SmallVectorImplINS0_12ImmInsnModelEEE">expandMOVImmSimple</a>(<a class="local col8 ref" href="#58Imm" title='Imm' data-ref="58Imm">Imm</a>, <a class="local col9 ref" href="#59BitSize" title='BitSize' data-ref="59BitSize">BitSize</a>, <a class="local col2 ref" href="#62OneChunks" title='OneChunks' data-ref="62OneChunks">OneChunks</a>, <a class="local col3 ref" href="#63ZeroChunks" title='ZeroChunks' data-ref="63ZeroChunks">ZeroChunks</a>, <span class='refarg'><a class="local col0 ref" href="#60Insn" title='Insn' data-ref="60Insn">Insn</a></span>);</td></tr>
<tr><th id="387">387</th><td>    <b>return</b>;</td></tr>
<tr><th id="388">388</th><td>  }</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td>  <i>// Check for identical 16-bit chunks within the constant and if so materialize</i></td></tr>
<tr><th id="391">391</th><td><i>  // them with a single ORR instruction. The remaining one or two 16-bit chunks</i></td></tr>
<tr><th id="392">392</th><td><i>  // will be materialized with MOVK instructions.</i></td></tr>
<tr><th id="393">393</th><td>  <b>if</b> (<a class="local col9 ref" href="#59BitSize" title='BitSize' data-ref="59BitSize">BitSize</a> == <var>64</var> &amp;&amp; <a class="tu ref" href="#_ZN4llvm11AArch64_IMML20tryToreplicateChunksEmRNS_15SmallVectorImplINS0_12ImmInsnModelEEE" title='llvm::AArch64_IMM::tryToreplicateChunks' data-use='c' data-ref="_ZN4llvm11AArch64_IMML20tryToreplicateChunksEmRNS_15SmallVectorImplINS0_12ImmInsnModelEEE">tryToreplicateChunks</a>(<a class="local col6 ref" href="#66UImm" title='UImm' data-ref="66UImm">UImm</a>, <span class='refarg'><a class="local col0 ref" href="#60Insn" title='Insn' data-ref="60Insn">Insn</a></span>))</td></tr>
<tr><th id="394">394</th><td>    <b>return</b>;</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>  <i>// Check whether the constant contains a sequence of contiguous ones, which</i></td></tr>
<tr><th id="397">397</th><td><i>  // might be interrupted by one or two chunks. If so, materialize the sequence</i></td></tr>
<tr><th id="398">398</th><td><i>  // of contiguous ones with an ORR instruction. Materialize the chunks which</i></td></tr>
<tr><th id="399">399</th><td><i>  // are either interrupting the sequence or outside of the sequence with a</i></td></tr>
<tr><th id="400">400</th><td><i>  // MOVK instruction.</i></td></tr>
<tr><th id="401">401</th><td>  <b>if</b> (<a class="local col9 ref" href="#59BitSize" title='BitSize' data-ref="59BitSize">BitSize</a> == <var>64</var> &amp;&amp; <a class="tu ref" href="#_ZN4llvm11AArch64_IMML17trySequenceOfOnesEmRNS_15SmallVectorImplINS0_12ImmInsnModelEEE" title='llvm::AArch64_IMM::trySequenceOfOnes' data-use='c' data-ref="_ZN4llvm11AArch64_IMML17trySequenceOfOnesEmRNS_15SmallVectorImplINS0_12ImmInsnModelEEE">trySequenceOfOnes</a>(<a class="local col6 ref" href="#66UImm" title='UImm' data-ref="66UImm">UImm</a>, <span class='refarg'><a class="local col0 ref" href="#60Insn" title='Insn' data-ref="60Insn">Insn</a></span>))</td></tr>
<tr><th id="402">402</th><td>    <b>return</b>;</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>  <i>// We found no possible two or three instruction sequence; use the general</i></td></tr>
<tr><th id="405">405</th><td><i>  // four-instruction sequence.</i></td></tr>
<tr><th id="406">406</th><td>  <a class="tu ref" href="#_ZN4llvm11AArch64_IMML18expandMOVImmSimpleEmjjjRNS_15SmallVectorImplINS0_12ImmInsnModelEEE" title='llvm::AArch64_IMM::expandMOVImmSimple' data-use='c' data-ref="_ZN4llvm11AArch64_IMML18expandMOVImmSimpleEmjjjRNS_15SmallVectorImplINS0_12ImmInsnModelEEE">expandMOVImmSimple</a>(<a class="local col8 ref" href="#58Imm" title='Imm' data-ref="58Imm">Imm</a>, <a class="local col9 ref" href="#59BitSize" title='BitSize' data-ref="59BitSize">BitSize</a>, <a class="local col2 ref" href="#62OneChunks" title='OneChunks' data-ref="62OneChunks">OneChunks</a>, <a class="local col3 ref" href="#63ZeroChunks" title='ZeroChunks' data-ref="63ZeroChunks">ZeroChunks</a>, <span class='refarg'><a class="local col0 ref" href="#60Insn" title='Insn' data-ref="60Insn">Insn</a></span>);</td></tr>
<tr><th id="407">407</th><td>}</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td>} <i>// end namespace AArch64_AM</i></td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="412">412</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
