v 20070216 1
P 100 5100 400 5100 1 0 0
{
T 300 5150 5 8 1 1 0 6 1
pinnumber=1
T 300 5050 5 8 0 1 0 8 1
pinseq=1
T 450 5100 9 8 1 1 0 0 1
pinlabel=LVDS_23p INIT_DONE
T 450 5100 5 8 0 1 0 2 1
pintype=io
}
P 100 4600 400 4600 1 0 0
{
T 300 4650 5 8 1 1 0 6 1
pinnumber=2
T 300 4550 5 8 0 1 0 8 1
pinseq=2
T 450 4600 9 8 1 1 0 0 1
pinlabel=LVDS_23n
T 450 4600 5 8 0 1 0 2 1
pintype=io
}
P 100 4100 400 4100 1 0 0
{
T 300 4150 5 8 1 1 0 6 1
pinnumber=3
T 300 4050 5 8 0 1 0 8 1
pinseq=3
T 450 4100 9 8 1 1 0 0 1
pinlabel=LVDS_22p CLKUSR
T 450 4100 5 8 0 1 0 2 1
pintype=io
}
P 100 3600 400 3600 1 0 0
{
T 300 3650 5 8 1 1 0 6 1
pinnumber=4
T 300 3550 5 8 0 1 0 8 1
pinseq=4
T 450 3600 9 8 1 1 0 0 1
pinlabel=LVDS_22n
T 450 3600 5 8 0 1 0 2 1
pintype=io
}
P 100 3100 400 3100 1 0 0
{
T 300 3150 5 8 1 1 0 6 1
pinnumber=5
T 300 3050 5 8 0 1 0 8 1
pinseq=5
T 450 3100 9 8 1 1 0 0 1
pinlabel=VREF_0B1
T 450 3100 5 8 0 1 0 2 1
pintype=io
}
P 100 2600 400 2600 1 0 0
{
T 300 2650 5 8 1 1 0 6 1
pinnumber=6
T 300 2550 5 8 0 1 0 8 1
pinseq=6
T 450 2600 9 8 0 1 0 0 1
pinlabel=
T 450 2600 5 8 0 1 0 2 1
pintype=io
}
P 100 2100 400 2100 1 0 0
{
T 300 2150 5 8 1 1 0 6 1
pinnumber=7
T 300 2050 5 8 0 1 0 8 1
pinseq=7
T 450 2100 9 8 1 1 0 0 1
pinlabel=LVDS_21p
T 450 2100 5 8 0 1 0 2 1
pintype=io
}
P 100 1600 400 1600 1 0 0
{
T 300 1650 5 8 1 1 0 6 1
pinnumber=8
T 300 1550 5 8 0 1 0 8 1
pinseq=8
T 450 1600 9 8 1 1 0 0 1
pinlabel=LVDS_21n
T 450 1600 5 8 0 1 0 2 1
pintype=io
}
P 100 1100 400 1100 1 0 0
{
T 300 1150 5 8 1 1 0 6 1
pinnumber=9
T 300 1050 5 8 0 1 0 8 1
pinseq=9
T 450 1100 9 8 1 1 0 0 1
pinlabel=VCCIO_1
T 450 1100 5 8 0 1 0 2 1
pintype=pwr
}
P 100 600 400 600 1 0 0
{
T 300 650 5 8 1 1 0 6 1
pinnumber=10
T 300 550 5 8 0 1 0 8 1
pinseq=10
T 450 600 9 8 1 1 0 0 1
pinlabel=GND
T 450 600 5 8 0 1 0 2 1
pintype=pwr
}
P 800 7600 800 7300 1 0 0
{
T 750 7450 5 8 1 1 90 0 1
pinnumber=240
T 850 7450 5 8 0 1 90 2 1
pinseq=11
T 800 7250 9 8 1 1 90 6 1
pinlabel=LVDS_24p / DEV_CLRn 
T 800 7250 5 8 0 1 90 8 1
pintype=io
}
P 1200 7600 1200 7300 1 0 0
{
T 1150 7450 5 8 1 1 90 0 1
pinnumber=239
T 1250 7450 5 8 0 1 90 2 1
pinseq=12
T 1200 7250 9 8 1 1 90 6 1
pinlabel=LVDS_24n / DEV_OE 
T 1200 7250 5 8 0 1 90 8 1
pintype=io
}
P 1600 7600 1600 7300 1 0 0
{
T 1550 7450 5 8 1 1 90 0 1
pinnumber=238
T 1650 7450 5 8 0 1 90 2 1
pinseq=13
T 1600 7250 9 8 1 1 90 6 1
pinlabel=LVDS_25p
T 1600 7250 5 8 0 1 90 8 1
pintype=io
}
P 2000 7600 2000 7300 1 0 0
{
T 1950 7450 5 8 1 1 90 0 1
pinnumber=237
T 2050 7450 5 8 0 1 90 2 1
pinseq=14
T 2000 7250 9 8 1 1 90 6 1
pinlabel=LVDS_25n
T 2000 7250 5 8 0 1 90 8 1
pintype=io
}
P 2400 7600 2400 7300 1 0 0
{
T 2350 7450 5 8 1 1 90 0 1
pinnumber=236
T 2450 7450 5 8 0 1 90 2 1
pinseq=15
T 2400 7250 9 8 1 1 90 6 1
pinlabel=LVDS_26p
T 2400 7250 5 8 0 1 90 8 1
pintype=io
}
P 2800 7600 2800 7300 1 0 0
{
T 2750 7450 5 8 1 1 90 0 1
pinnumber=235
T 2850 7450 5 8 0 1 90 2 1
pinseq=16
T 2800 7250 9 8 1 1 90 6 1
pinlabel=LVDS_26n
T 2800 7250 5 8 0 1 90 8 1
pintype=io
}
P 3200 7600 3200 7300 1 0 0
{
T 3150 7450 5 8 1 1 90 0 1
pinnumber=234
T 3250 7450 5 8 0 1 90 2 1
pinseq=17
T 3200 7250 9 8 1 1 90 6 1
pinlabel=LVDS_27p
T 3200 7250 5 8 0 1 90 8 1
pintype=io
}
P 3600 7600 3600 7300 1 0 0
{
T 3550 7450 5 8 1 1 90 0 1
pinnumber=233
T 3650 7450 5 8 0 1 90 2 1
pinseq=18
T 3600 7250 9 8 1 1 90 6 1
pinlabel=LVDS_27n
T 3600 7250 5 8 0 1 90 8 1
pintype=io
}
P 4000 7600 4000 7300 1 0 0
{
T 3950 7450 5 8 1 1 90 0 1
pinnumber=232
T 4050 7450 5 8 0 1 90 2 1
pinseq=19
T 4000 7250 9 8 1 1 90 6 1
pinlabel=GND
T 4000 7250 5 8 0 1 90 8 1
pintype=pwr
}
P 4400 7600 4400 7300 1 0 0
{
T 4350 7450 5 8 1 1 90 0 1
pinnumber=231
T 4450 7450 5 8 0 1 90 2 1
pinseq=20
T 4400 7250 9 8 1 1 90 6 1
pinlabel=VCCIO_2
T 4400 7250 5 8 0 1 90 8 1
pintype=pwr
}
P 4800 7600 4800 7300 1 0 0
{
T 4750 7450 5 8 1 1 90 0 1
pinnumber=230
T 4850 7450 5 8 0 1 90 2 1
pinseq=21
T 4800 7250 9 8 1 1 90 6 1
pinlabel=GND
T 4800 7250 5 8 0 1 90 8 1
pintype=pwr
}
P 5200 7600 5200 7300 1 0 0
{
T 5150 7450 5 8 1 1 90 0 1
pinnumber=229
T 5250 7450 5 8 0 1 90 2 1
pinseq=22
T 5200 7250 9 8 1 1 90 6 1
pinlabel=VCCINT
T 5200 7250 5 8 0 1 90 8 1
pintype=pwr
}
P 5600 7600 5600 7300 1 0 0
{
T 5550 7450 5 8 1 1 90 0 1
pinnumber=228
T 5650 7450 5 8 0 1 90 2 1
pinseq=23
T 5600 7250 9 8 1 1 90 6 1
pinlabel=DPCLK2
T 5600 7250 5 8 0 1 90 8 1
pintype=io
}
P 6000 7600 6000 7300 1 0 0
{
T 5950 7450 5 8 1 1 90 0 1
pinnumber=227
T 6050 7450 5 8 0 1 90 2 1
pinseq=24
T 6000 7250 9 8 1 1 90 6 1
pinlabel=VREF_2B2
T 6000 7250 5 8 0 1 90 8 1
pintype=io
}
P 6400 7600 6400 7300 1 0 0
{
T 6350 7450 5 8 1 1 90 0 1
pinnumber=226
T 6450 7450 5 8 0 1 90 2 1
pinseq=25
T 6400 7250 9 8 1 1 90 6 1
pinlabel=LVDS_28p
T 6400 7250 5 8 0 1 90 8 1
pintype=io
}
P 6800 7600 6800 7300 1 0 0
{
T 6750 7450 5 8 1 1 90 0 1
pinnumber=225
T 6850 7450 5 8 0 1 90 2 1
pinseq=26
T 6800 7250 9 8 1 1 90 6 1
pinlabel=LVDS_28n
T 6800 7250 5 8 0 1 90 8 1
pintype=io
}
P 7200 7600 7200 7300 1 0 0
{
T 7150 7450 5 8 1 1 90 0 1
pinnumber=224
T 7250 7450 5 8 0 1 90 2 1
pinseq=27
T 7200 7250 9 8 1 1 90 6 1
pinlabel=LVDS_29p
T 7200 7250 5 8 0 1 90 8 1
pintype=io
}
P 7600 7600 7600 7300 1 0 0
{
T 7550 7450 5 8 1 1 90 0 1
pinnumber=223
T 7650 7450 5 8 0 1 90 2 1
pinseq=28
T 7600 7250 9 8 1 1 90 6 1
pinlabel=LVDS_29n
T 7600 7250 5 8 0 1 90 8 1
pintype=io
}
P 8000 7600 8000 7300 1 0 0
{
T 7950 7450 5 8 1 1 90 0 1
pinnumber=222
T 8050 7450 5 8 0 1 90 2 1
pinseq=29
T 8000 7250 9 8 1 1 90 6 1
pinlabel=LVDS_30p
T 8000 7250 5 8 0 1 90 8 1
pintype=io
}
P 8400 7600 8400 7300 1 0 0
{
T 8350 7450 5 8 1 1 90 0 1
pinnumber=221
T 8450 7450 5 8 0 1 90 2 1
pinseq=30
T 8400 7250 9 8 1 1 90 6 1
pinlabel=GND
T 8400 7250 5 8 0 1 90 8 1
pintype=pwr
}
P 8800 7600 8800 7300 1 0 0
{
T 8750 7450 5 8 1 1 90 0 1
pinnumber=220
T 8850 7450 5 8 0 1 90 2 1
pinseq=31
T 8800 7250 9 8 1 1 90 6 1
pinlabel=VCCINT
T 8800 7250 5 8 0 1 90 8 1
pintype=pwr
}
P 9200 7600 9200 7300 1 0 0
{
T 9150 7450 5 8 1 1 90 0 1
pinnumber=219
T 9250 7450 5 8 0 1 90 2 1
pinseq=32
T 9200 7250 9 8 1 1 90 6 1
pinlabel=LVDS_31p
T 9200 7250 5 8 0 1 90 8 1
pintype=io
}
P 9600 7600 9600 7300 1 0 0
{
T 9550 7450 5 8 1 1 90 0 1
pinnumber=218
T 9650 7450 5 8 0 1 90 2 1
pinseq=33
T 9600 7250 9 8 1 1 90 6 1
pinlabel=LVDS_31n
T 9600 7250 5 8 0 1 90 8 1
pintype=io
}
P 10000 7600 10000 7300 1 0 0
{
T 9950 7450 5 8 1 1 90 0 1
pinnumber=217
T 10050 7450 5 8 0 1 90 2 1
pinseq=34
T 10000 7250 9 8 1 1 90 6 1
pinlabel=LVDS_32p
T 10000 7250 5 8 0 1 90 8 1
pintype=io
}
P 10400 7600 10400 7300 1 0 0
{
T 10350 7450 5 8 1 1 90 0 1
pinnumber=216
T 10450 7450 5 8 0 1 90 2 1
pinseq=35
T 10400 7250 9 8 1 1 90 6 1
pinlabel=LVDS_32n
T 10400 7250 5 8 0 1 90 8 1
pintype=io
}
P 10800 7600 10800 7300 1 0 0
{
T 10750 7450 5 8 1 1 90 0 1
pinnumber=215
T 10850 7450 5 8 0 1 90 2 1
pinseq=36
T 10800 7250 9 8 1 1 90 6 1
pinlabel=LVDS_33p
T 10800 7250 5 8 0 1 90 8 1
pintype=io
}
P 11200 7600 11200 7300 1 0 0
{
T 11150 7450 5 8 1 1 90 0 1
pinnumber=214
T 11250 7450 5 8 0 1 90 2 1
pinseq=37
T 11200 7250 9 8 1 1 90 6 1
pinlabel=LVDS_33n
T 11200 7250 5 8 0 1 90 8 1
pintype=io
}
P 11600 7600 11600 7300 1 0 0
{
T 11550 7450 5 8 1 1 90 0 1
pinnumber=213
T 11650 7450 5 8 0 1 90 2 1
pinseq=38
T 11600 7250 9 8 1 1 90 6 1
pinlabel=LVDS_34p
T 11600 7250 5 8 0 1 90 8 1
pintype=io
}
P 12000 7600 12000 7300 1 0 0
{
T 11950 7450 5 8 1 1 90 0 1
pinnumber=212
T 12050 7450 5 8 0 1 90 2 1
pinseq=39
T 12000 7250 9 8 1 1 90 6 1
pinlabel=GND
T 12000 7250 5 8 0 1 90 8 1
pintype=pwr
}
P 12400 7600 12400 7300 1 0 0
{
T 12350 7450 5 8 1 1 90 0 1
pinnumber=211
T 12450 7450 5 8 0 1 90 2 1
pinseq=40
T 12400 7250 9 8 1 1 90 6 1
pinlabel=VCCINT
T 12400 7250 5 8 0 1 90 8 1
pintype=pwr
}
P 12800 7600 12800 7300 1 0 0
{
T 12750 7450 5 8 1 1 90 0 1
pinnumber=210
T 12850 7450 5 8 0 1 90 2 1
pinseq=41
T 12800 7250 9 8 1 1 90 6 1
pinlabel=GND
T 12800 7250 5 8 0 1 90 8 1
pintype=pwr
}
P 13200 7600 13200 7300 1 0 0
{
T 13150 7450 5 8 1 1 90 0 1
pinnumber=209
T 13250 7450 5 8 0 1 90 2 1
pinseq=42
T 13200 7250 9 8 1 1 90 6 1
pinlabel=VCCIO_2
T 13200 7250 5 8 0 1 90 8 1
pintype=pwr
}
P 13600 7600 13600 7300 1 0 0
{
T 13550 7450 5 8 1 1 90 0 1
pinnumber=208
T 13650 7450 5 8 0 1 90 2 1
pinseq=43
T 13600 7250 9 8 1 1 90 6 1
pinlabel=VREF_1B2
T 13600 7250 5 8 0 1 90 8 1
pintype=io
}
P 14000 7600 14000 7300 1 0 0
{
T 13950 7450 5 8 1 1 90 0 1
pinnumber=207
T 14050 7450 5 8 0 1 90 2 1
pinseq=44
T 14000 7250 9 8 1 1 90 6 1
pinlabel=LVDS_39p
T 14000 7250 5 8 0 1 90 8 1
pintype=io
}
P 14400 7600 14400 7300 1 0 0
{
T 14350 7450 5 8 1 1 90 0 1
pinnumber=206
T 14450 7450 5 8 0 1 90 2 1
pinseq=45
T 14400 7250 9 8 1 1 90 6 1
pinlabel=LVDS_39n
T 14400 7250 5 8 0 1 90 8 1
pintype=io
}
P 14800 7600 14800 7300 1 0 0
{
T 14750 7450 5 8 1 1 90 0 1
pinnumber=205
T 14850 7450 5 8 0 1 90 2 1
pinseq=46
T 14800 7250 9 8 1 1 90 6 1
pinlabel=GND
T 14800 7250 5 8 0 1 90 8 1
pintype=pwr
}
P 15200 7600 15200 7300 1 0 0
{
T 15150 7450 5 8 1 1 90 0 1
pinnumber=204
T 15250 7450 5 8 0 1 90 2 1
pinseq=47
T 15200 7250 9 8 1 1 90 6 1
pinlabel=VCCINT
T 15200 7250 5 8 0 1 90 8 1
pintype=pwr
}
P 15600 7600 15600 7300 1 0 0
{
T 15550 7450 5 8 1 1 90 0 1
pinnumber=203
T 15650 7450 5 8 0 1 90 2 1
pinseq=48
T 15600 7250 9 8 1 1 90 6 1
pinlabel=LVDS_40p
T 15600 7250 5 8 0 1 90 8 1
pintype=io
}
P 16000 7600 16000 7300 1 0 0
{
T 15950 7450 5 8 1 1 90 0 1
pinnumber=202
T 16050 7450 5 8 0 1 90 2 1
pinseq=49
T 16000 7250 9 8 1 1 90 6 1
pinlabel=LVDS_40n
T 16000 7250 5 8 0 1 90 8 1
pintype=io
}
P 16400 7600 16400 7300 1 0 0
{
T 16350 7450 5 8 1 1 90 0 1
pinnumber=201
T 16450 7450 5 8 0 1 90 2 1
pinseq=50
T 16400 7250 9 8 1 1 90 6 1
pinlabel=LVDS_41p
T 16400 7250 5 8 0 1 90 8 1
pintype=io
}
P 16800 7600 16800 7300 1 0 0
{
T 16750 7450 5 8 1 1 90 0 1
pinnumber=200
T 16850 7450 5 8 0 1 90 2 1
pinseq=51
T 16800 7250 9 8 1 1 90 6 1
pinlabel=LVDS_41n
T 16800 7250 5 8 0 1 90 8 1
pintype=io
}
P 17200 7600 17200 7300 1 0 0
{
T 17150 7450 5 8 1 1 90 0 1
pinnumber=199
T 17250 7450 5 8 0 1 90 2 1
pinseq=52
T 17200 7250 9 8 1 1 90 6 1
pinlabel=GND
T 17200 7250 5 8 0 1 90 8 1
pintype=pwr
}
P 17600 7600 17600 7300 1 0 0
{
T 17550 7450 5 8 1 1 90 0 1
pinnumber=198
T 17650 7450 5 8 0 1 90 2 1
pinseq=53
T 17600 7250 9 8 1 1 90 6 1
pinlabel=VCCINT
T 17600 7250 5 8 0 1 90 8 1
pintype=pwr
}
P 18000 7600 18000 7300 1 0 0
{
T 17950 7450 5 8 1 1 90 0 1
pinnumber=197
T 18050 7450 5 8 0 1 90 2 1
pinseq=54
T 18000 7250 9 8 1 1 90 6 1
pinlabel=LVDS_46p
T 18000 7250 5 8 0 1 90 8 1
pintype=io
}
P 18400 7600 18400 7300 1 0 0
{
T 18350 7450 5 8 1 1 90 0 1
pinnumber=196
T 18450 7450 5 8 0 1 90 2 1
pinseq=55
T 18400 7250 9 8 1 1 90 6 1
pinlabel=LVDS_46n
T 18400 7250 5 8 0 1 90 8 1
pintype=io
}
P 18800 7600 18800 7300 1 0 0
{
T 18750 7450 5 8 1 1 90 0 1
pinnumber=195
T 18850 7450 5 8 0 1 90 2 1
pinseq=56
T 18800 7250 9 8 0 1 90 6 1
pinlabel=
T 18800 7250 5 8 0 1 90 8 1
pintype=io
}
P 19200 7600 19200 7300 1 0 0
{
T 19150 7450 5 8 1 1 90 0 1
pinnumber=194
T 19250 7450 5 8 0 1 90 2 1
pinseq=57
T 19200 7250 9 8 1 1 90 6 1
pinlabel=VREF_0B2
T 19200 7250 5 8 0 1 90 8 1
pintype=io
}
P 19600 7600 19600 7300 1 0 0
{
T 19550 7450 5 8 1 1 90 0 1
pinnumber=193
T 19650 7450 5 8 0 1 90 2 1
pinseq=58
T 19600 7250 9 8 1 1 90 6 1
pinlabel=DPCLK3
T 19600 7250 5 8 0 1 90 8 1
pintype=io
}
P 20000 7600 20000 7300 1 0 0
{
T 19950 7450 5 8 1 1 90 0 1
pinnumber=192
T 20050 7450 5 8 0 1 90 2 1
pinseq=59
T 20000 7250 9 8 1 1 90 6 1
pinlabel=GND
T 20000 7250 5 8 0 1 90 8 1
pintype=pwr
}
P 20400 7600 20400 7300 1 0 0
{
T 20350 7450 5 8 1 1 90 0 1
pinnumber=191
T 20450 7450 5 8 0 1 90 2 1
pinseq=60
T 20400 7250 9 8 1 1 90 6 1
pinlabel=VCCINT
T 20400 7250 5 8 0 1 90 8 1
pintype=pwr
}
P 20800 7600 20800 7300 1 0 0
{
T 20750 7450 5 8 1 1 90 0 1
pinnumber=190
T 20850 7450 5 8 0 1 90 2 1
pinseq=61
T 20800 7250 9 8 1 1 90 6 1
pinlabel=GND
T 20800 7250 5 8 0 1 90 8 1
pintype=pwr
}
P 21200 7600 21200 7300 1 0 0
{
T 21150 7450 5 8 1 1 90 0 1
pinnumber=189
T 21250 7450 5 8 0 1 90 2 1
pinseq=62
T 21200 7250 9 8 1 1 90 6 1
pinlabel=VCCIO_2
T 21200 7250 5 8 0 1 90 8 1
pintype=pwr
}
P 21600 7600 21600 7300 1 0 0
{
T 21550 7450 5 8 1 1 90 0 1
pinnumber=188
T 21650 7450 5 8 0 1 90 2 1
pinseq=63
T 21600 7250 9 8 1 1 90 6 1
pinlabel=LVDS_47p
T 21600 7250 5 8 0 1 90 8 1
pintype=io
}
P 22000 7600 22000 7300 1 0 0
{
T 21950 7450 5 8 1 1 90 0 1
pinnumber=187
T 22050 7450 5 8 0 1 90 2 1
pinseq=64
T 22000 7250 9 8 1 1 90 6 1
pinlabel=LVDS_47n
T 22000 7250 5 8 0 1 90 8 1
pintype=io
}
P 22400 7600 22400 7300 1 0 0
{
T 22350 7450 5 8 1 1 90 0 1
pinnumber=186
T 22450 7450 5 8 0 1 90 2 1
pinseq=65
T 22400 7250 9 8 1 1 90 6 1
pinlabel=LVDS_48p
T 22400 7250 5 8 0 1 90 8 1
pintype=io
}
P 22800 7600 22800 7300 1 0 0
{
T 22750 7450 5 8 1 1 90 0 1
pinnumber=185
T 22850 7450 5 8 0 1 90 2 1
pinseq=66
T 22800 7250 9 8 1 1 90 6 1
pinlabel=LVDS_48n
T 22800 7250 5 8 0 1 90 8 1
pintype=io
}
P 23200 7600 23200 7300 1 0 0
{
T 23150 7450 5 8 1 1 90 0 1
pinnumber=184
T 23250 7450 5 8 0 1 90 2 1
pinseq=67
T 23200 7250 9 8 1 1 90 6 1
pinlabel=LVDS_49p
T 23200 7250 5 8 0 1 90 8 1
pintype=io
}
P 23600 7600 23600 7300 1 0 0
{
T 23550 7450 5 8 1 1 90 0 1
pinnumber=183
T 23650 7450 5 8 0 1 90 2 1
pinseq=68
T 23600 7250 9 8 1 1 90 6 1
pinlabel=LVDS_49n
T 23600 7250 5 8 0 1 90 8 1
pintype=io
}
P 24000 7600 24000 7300 1 0 0
{
T 23950 7450 5 8 1 1 90 0 1
pinnumber=182
T 24050 7450 5 8 0 1 90 2 1
pinseq=69
T 24000 7250 9 8 1 1 90 6 1
pinlabel=LVDS_50p
T 24000 7250 5 8 0 1 90 8 1
pintype=io
}
P 24400 7600 24400 7300 1 0 0
{
T 24350 7450 5 8 1 1 90 0 1
pinnumber=181
T 24450 7450 5 8 0 1 90 2 1
pinseq=70
T 24400 7250 9 8 1 1 90 6 1
pinlabel=LVDS_50n
T 24400 7250 5 8 0 1 90 8 1
pintype=io
}
P 25200 5000 24900 5000 1 0 0
{
T 25000 5050 5 8 1 1 0 0 1
pinnumber=180
T 25000 4950 5 8 0 1 0 2 1
pinseq=71
T 24850 5000 9 8 1 1 0 6 1
pinlabel=LVDS_51p
T 24850 5000 5 8 0 1 0 8 1
pintype=io
}
P 25200 4500 24900 4500 1 0 0
{
T 25000 4550 5 8 1 1 0 0 1
pinnumber=179
T 25000 4450 5 8 0 1 0 2 1
pinseq=72
T 24850 4500 9 8 1 1 0 6 1
pinlabel=LVDS_51n
T 24850 4500 5 8 0 1 0 8 1
pintype=io
}
P 25200 4000 24900 4000 1 0 0
{
T 25000 4050 5 8 1 1 0 0 1
pinnumber=178
T 25000 3950 5 8 0 1 0 2 1
pinseq=73
T 24850 4000 9 8 1 1 0 6 1
pinlabel=LVDS_52p
T 24850 4000 5 8 0 1 0 8 1
pintype=io
}
P 25200 3500 24900 3500 1 0 0
{
T 25000 3550 5 8 1 1 0 0 1
pinnumber=177
T 25000 3450 5 8 0 1 0 2 1
pinseq=74
T 24850 3500 9 8 1 1 0 6 1
pinlabel=LVDS_52n
T 24850 3500 5 8 0 1 0 8 1
pintype=io
}
P 25200 3000 24900 3000 1 0 0
{
T 25000 3050 5 8 1 1 0 0 1
pinnumber=176
T 25000 2950 5 8 0 1 0 2 1
pinseq=75
T 24850 3000 9 8 1 1 0 6 1
pinlabel=VREF_0B3
T 24850 3000 5 8 0 1 0 8 1
pintype=io
}
P 25200 2500 24900 2500 1 0 0
{
T 25000 2550 5 8 1 1 0 0 1
pinnumber=175
T 25000 2450 5 8 0 1 0 2 1
pinseq=76
T 24850 2500 9 8 0 1 0 6 1
pinlabel=
T 24850 2500 5 8 0 1 0 8 1
pintype=io
}
P 25200 2000 24900 2000 1 0 0
{
T 25000 2050 5 8 1 1 0 0 1
pinnumber=174
T 25000 1950 5 8 0 1 0 2 1
pinseq=77
T 24850 2000 9 8 1 1 0 6 1
pinlabel=LVDS_53p
T 24850 2000 5 8 0 1 0 8 1
pintype=io
}
P 25200 1500 24900 1500 1 0 0
{
T 25000 1550 5 8 1 1 0 0 1
pinnumber=173
T 25000 1450 5 8 0 1 0 2 1
pinseq=78
T 24850 1500 9 8 1 1 0 6 1
pinlabel=LVDS_53n
T 24850 1500 5 8 0 1 0 8 1
pintype=io
}
P 25200 1000 24900 1000 1 0 0
{
T 25000 1050 5 8 1 1 0 0 1
pinnumber=172
T 25000 950 5 8 0 1 0 2 1
pinseq=79
T 24850 1000 9 8 1 1 0 6 1
pinlabel=VCCIO_3
T 24850 1000 5 8 0 1 0 8 1
pintype=pwr
}
P 25200 500 24900 500 1 0 0
{
T 25000 550 5 8 1 1 0 0 1
pinnumber=171
T 25000 450 5 8 0 1 0 2 1
pinseq=80
T 24850 500 9 8 1 1 0 6 1
pinlabel=GND
T 24850 500 5 8 0 1 0 8 1
pintype=pwr
}
B 400 100 24500 7200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 300 7100 8 10 1 1 0 6 1
refdes=U?
T 23500 7300 9 10 1 0 0 0 1

T 400 6000 5 10 0 0 0 0 1
device=EP1C12Q240
T 400 6200 5 10 0 0 0 0 1
footprint=PQFP-240
T 400 6400 5 10 0 0 0 0 1
author=Paul Pham
T 400 6600 5 10 0 0 0 0 1
documentation=
T 400 6800 5 10 0 0 0 0 1
description="Altera Cyclone FPGA EP1C12, Package PQFP-240, Northside"
T 400 7000 5 10 0 0 0 0 1
numslots=0
T 12500 3100 9 24 1 0 0 4 1
Top Quarter
