Marketing name: Apple A7

Performance counters:
- CORE_ACTIVE_CYCLE (2, 0x2): Cycles while the core was active
- L2_TLB_MISS_INSTRUCTION (16, 0x10): Instruction fetches that missed in the L2 TLB
- L2_TLB_MISS_DATA (17, 0x11): Loads and stores that missed in the L2 TLB
- SCHEDULE_UOP (88, 0x58): Uops issued by the scheduler to any execution unit
- MAP_REWIND (97, 0x61): Cycles while the Map Unit was blocked while rewinding due to flush and restart
- MAP_STALL (98, 0x62): Cycles while the Map Unit was stalled for any reason
- FLUSH_RESTART_OTHER_NONSPEC (110, 0x6e): Pipeline flush and restarts that were not due to branch mispredictions or memory order violations
- INST_ALL (122, 0x7a): All retired instructions
- INST_BRANCH (123, 0x7b): Retired branch instructions including calls and returns
- INST_BRANCH_CALL (124, 0x7c): Retired subroutine call instructions
- INST_BRANCH_RET (125, 0x7d): Retired subroutine return instructions
- INST_BRANCH_TAKEN (126, 0x7e): Retired taken branch instructions
- INST_BRANCH_INDIR (129, 0x81): Retired indirect branch instructions including indirect calls
- INST_BRANCH_COND (130, 0x82): Retired conditional branch instructions (counts only B.cond)
- INST_INT_LD (131, 0x83): Retired load Integer Unit instructions
- INST_INT_ST (132, 0x84): Retired store Integer Unit instructions
- INST_INT_ALU (133, 0x85): Retired non-branch and non-load/store Integer Unit instructions
- INST_SIMD_LD (134, 0x86): Retired load Advanced SIMD and FP Unit instructions
- INST_SIMD_ST (135, 0x87): Retired store Advanced SIMD and FP Unit instructions
- INST_SIMD_ALU (136, 0x88): Retired non-load/store Advanced SIMD and FP Unit instructions
- INST_LDST (137, 0x89): Retired load and store instructions
- L1D_TLB_ACCESS (150, 0x96): Load and store accesses to the L1 Data TLB
- L1D_TLB_MISS (151, 0x97): Load and store accesses that missed the L1 Data TLB
- L1D_CACHE_MISS_ST (152, 0x98): Stores that missed the L1 Data Cache
- L1D_CACHE_MISS_LD (153, 0x99): Loads that missed the L1 Data Cache
- LD_UNIT_UOP (156, 0x9c): Uops that flowed through the Load Unit
- ST_UNIT_UOP (157, 0x9d): Uops that flowed through the Store Unit
- L1D_CACHE_WRITEBACK (158, 0x9e): Dirty cache lines written back from the L1D Cache toward the Shared L2 Cache
- LDST_X64_UOP (167, 0xa7): Load and store uops that crossed a 64B boundary
- L1D_CACHE_MISS_LD_NONSPEC (180, 0xb4): Retired loads that missed in the L1 Data Cache
- L1D_CACHE_MISS_ST_NONSPEC (181, 0xb5): Retired stores that missed in the L1 Data Cache
- L1D_TLB_MISS_NONSPEC (182, 0xb6): Retired loads and stores that missed in the L1 Data TLB
- ST_MEMORY_ORDER_VIOLATION_NONSPEC (185, 0xb9): Retired stores that triggered memory order violations
- BRANCH_COND_MISPRED_NONSPEC (186, 0xba): Retired conditional branch instructions that mispredicted
- BRANCH_INDIR_MISPRED_NONSPEC (187, 0xbb): Retired indirect branch instructions including calls and returns that mispredicted
- BRANCH_RET_INDIR_MISPRED_NONSPEC (189, 0xbd): Retired return instructions that mispredicted
- BRANCH_CALL_INDIR_MISPRED_NONSPEC (191, 0xbf): Retired indirect call instructions mispredicted
- BRANCH_MISPRED_NONSPEC (192, 0xc0): Retired branch instructions including calls and returns that mispredicted
- L1I_TLB_MISS_DEMAND (207, 0xcf): Demand instruction fetches that missed in the L1 Instruction TLB
