
Minotauro_Micro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000086cc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000184  0800885c  0800885c  0000985c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080089e0  080089e0  0000a064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080089e0  080089e0  000099e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080089e8  080089e8  0000a064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080089e8  080089e8  000099e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080089ec  080089ec  000099ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  080089f0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a064  2**0
                  CONTENTS
 10 .bss          00004ca8  20000064  20000064  0000a064  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004d0c  20004d0c  0000a064  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a064  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a67a  00000000  00000000  0000a094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003b5c  00000000  00000000  0002470e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015c8  00000000  00000000  00028270  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010e2  00000000  00000000  00029838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023cd1  00000000  00000000  0002a91a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018c6b  00000000  00000000  0004e5eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d67c5  00000000  00000000  00067256  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013da1b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000060d0  00000000  00000000  0013da60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000076  00000000  00000000  00143b30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000064 	.word	0x20000064
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008844 	.word	0x08008844

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000068 	.word	0x20000068
 80001cc:	08008844 	.word	0x08008844

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_dmul>:
 8000270:	b570      	push	{r4, r5, r6, lr}
 8000272:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000276:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800027a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800027e:	bf1d      	ittte	ne
 8000280:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000284:	ea94 0f0c 	teqne	r4, ip
 8000288:	ea95 0f0c 	teqne	r5, ip
 800028c:	f000 f8de 	bleq	800044c <__aeabi_dmul+0x1dc>
 8000290:	442c      	add	r4, r5
 8000292:	ea81 0603 	eor.w	r6, r1, r3
 8000296:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800029a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800029e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002a2:	bf18      	it	ne
 80002a4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002b0:	d038      	beq.n	8000324 <__aeabi_dmul+0xb4>
 80002b2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002b6:	f04f 0500 	mov.w	r5, #0
 80002ba:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002be:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80002c2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002c6:	f04f 0600 	mov.w	r6, #0
 80002ca:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002ce:	f09c 0f00 	teq	ip, #0
 80002d2:	bf18      	it	ne
 80002d4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002d8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80002dc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80002e0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80002e4:	d204      	bcs.n	80002f0 <__aeabi_dmul+0x80>
 80002e6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002ea:	416d      	adcs	r5, r5
 80002ec:	eb46 0606 	adc.w	r6, r6, r6
 80002f0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002f4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002f8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002fc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000300:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000304:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000308:	bf88      	it	hi
 800030a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800030e:	d81e      	bhi.n	800034e <__aeabi_dmul+0xde>
 8000310:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000314:	bf08      	it	eq
 8000316:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800031a:	f150 0000 	adcs.w	r0, r0, #0
 800031e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000322:	bd70      	pop	{r4, r5, r6, pc}
 8000324:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000328:	ea46 0101 	orr.w	r1, r6, r1
 800032c:	ea40 0002 	orr.w	r0, r0, r2
 8000330:	ea81 0103 	eor.w	r1, r1, r3
 8000334:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000338:	bfc2      	ittt	gt
 800033a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800033e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000342:	bd70      	popgt	{r4, r5, r6, pc}
 8000344:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000348:	f04f 0e00 	mov.w	lr, #0
 800034c:	3c01      	subs	r4, #1
 800034e:	f300 80ab 	bgt.w	80004a8 <__aeabi_dmul+0x238>
 8000352:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000356:	bfde      	ittt	le
 8000358:	2000      	movle	r0, #0
 800035a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800035e:	bd70      	pople	{r4, r5, r6, pc}
 8000360:	f1c4 0400 	rsb	r4, r4, #0
 8000364:	3c20      	subs	r4, #32
 8000366:	da35      	bge.n	80003d4 <__aeabi_dmul+0x164>
 8000368:	340c      	adds	r4, #12
 800036a:	dc1b      	bgt.n	80003a4 <__aeabi_dmul+0x134>
 800036c:	f104 0414 	add.w	r4, r4, #20
 8000370:	f1c4 0520 	rsb	r5, r4, #32
 8000374:	fa00 f305 	lsl.w	r3, r0, r5
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f205 	lsl.w	r2, r1, r5
 8000380:	ea40 0002 	orr.w	r0, r0, r2
 8000384:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000388:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800038c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000390:	fa21 f604 	lsr.w	r6, r1, r4
 8000394:	eb42 0106 	adc.w	r1, r2, r6
 8000398:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800039c:	bf08      	it	eq
 800039e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003a2:	bd70      	pop	{r4, r5, r6, pc}
 80003a4:	f1c4 040c 	rsb	r4, r4, #12
 80003a8:	f1c4 0520 	rsb	r5, r4, #32
 80003ac:	fa00 f304 	lsl.w	r3, r0, r4
 80003b0:	fa20 f005 	lsr.w	r0, r0, r5
 80003b4:	fa01 f204 	lsl.w	r2, r1, r4
 80003b8:	ea40 0002 	orr.w	r0, r0, r2
 80003bc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003c0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003c4:	f141 0100 	adc.w	r1, r1, #0
 80003c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003cc:	bf08      	it	eq
 80003ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003d2:	bd70      	pop	{r4, r5, r6, pc}
 80003d4:	f1c4 0520 	rsb	r5, r4, #32
 80003d8:	fa00 f205 	lsl.w	r2, r0, r5
 80003dc:	ea4e 0e02 	orr.w	lr, lr, r2
 80003e0:	fa20 f304 	lsr.w	r3, r0, r4
 80003e4:	fa01 f205 	lsl.w	r2, r1, r5
 80003e8:	ea43 0302 	orr.w	r3, r3, r2
 80003ec:	fa21 f004 	lsr.w	r0, r1, r4
 80003f0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003f4:	fa21 f204 	lsr.w	r2, r1, r4
 80003f8:	ea20 0002 	bic.w	r0, r0, r2
 80003fc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000400:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000404:	bf08      	it	eq
 8000406:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800040a:	bd70      	pop	{r4, r5, r6, pc}
 800040c:	f094 0f00 	teq	r4, #0
 8000410:	d10f      	bne.n	8000432 <__aeabi_dmul+0x1c2>
 8000412:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000416:	0040      	lsls	r0, r0, #1
 8000418:	eb41 0101 	adc.w	r1, r1, r1
 800041c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000420:	bf08      	it	eq
 8000422:	3c01      	subeq	r4, #1
 8000424:	d0f7      	beq.n	8000416 <__aeabi_dmul+0x1a6>
 8000426:	ea41 0106 	orr.w	r1, r1, r6
 800042a:	f095 0f00 	teq	r5, #0
 800042e:	bf18      	it	ne
 8000430:	4770      	bxne	lr
 8000432:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000436:	0052      	lsls	r2, r2, #1
 8000438:	eb43 0303 	adc.w	r3, r3, r3
 800043c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000440:	bf08      	it	eq
 8000442:	3d01      	subeq	r5, #1
 8000444:	d0f7      	beq.n	8000436 <__aeabi_dmul+0x1c6>
 8000446:	ea43 0306 	orr.w	r3, r3, r6
 800044a:	4770      	bx	lr
 800044c:	ea94 0f0c 	teq	r4, ip
 8000450:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000454:	bf18      	it	ne
 8000456:	ea95 0f0c 	teqne	r5, ip
 800045a:	d00c      	beq.n	8000476 <__aeabi_dmul+0x206>
 800045c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000460:	bf18      	it	ne
 8000462:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000466:	d1d1      	bne.n	800040c <__aeabi_dmul+0x19c>
 8000468:	ea81 0103 	eor.w	r1, r1, r3
 800046c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000470:	f04f 0000 	mov.w	r0, #0
 8000474:	bd70      	pop	{r4, r5, r6, pc}
 8000476:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800047a:	bf06      	itte	eq
 800047c:	4610      	moveq	r0, r2
 800047e:	4619      	moveq	r1, r3
 8000480:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000484:	d019      	beq.n	80004ba <__aeabi_dmul+0x24a>
 8000486:	ea94 0f0c 	teq	r4, ip
 800048a:	d102      	bne.n	8000492 <__aeabi_dmul+0x222>
 800048c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000490:	d113      	bne.n	80004ba <__aeabi_dmul+0x24a>
 8000492:	ea95 0f0c 	teq	r5, ip
 8000496:	d105      	bne.n	80004a4 <__aeabi_dmul+0x234>
 8000498:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800049c:	bf1c      	itt	ne
 800049e:	4610      	movne	r0, r2
 80004a0:	4619      	movne	r1, r3
 80004a2:	d10a      	bne.n	80004ba <__aeabi_dmul+0x24a>
 80004a4:	ea81 0103 	eor.w	r1, r1, r3
 80004a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004ac:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004b4:	f04f 0000 	mov.w	r0, #0
 80004b8:	bd70      	pop	{r4, r5, r6, pc}
 80004ba:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004be:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80004c2:	bd70      	pop	{r4, r5, r6, pc}

080004c4 <__aeabi_drsub>:
 80004c4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004c8:	e002      	b.n	80004d0 <__adddf3>
 80004ca:	bf00      	nop

080004cc <__aeabi_dsub>:
 80004cc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004d0 <__adddf3>:
 80004d0:	b530      	push	{r4, r5, lr}
 80004d2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004d6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004da:	ea94 0f05 	teq	r4, r5
 80004de:	bf08      	it	eq
 80004e0:	ea90 0f02 	teqeq	r0, r2
 80004e4:	bf1f      	itttt	ne
 80004e6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004ea:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004ee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004f2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f6:	f000 80e2 	beq.w	80006be <__adddf3+0x1ee>
 80004fa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004fe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000502:	bfb8      	it	lt
 8000504:	426d      	neglt	r5, r5
 8000506:	dd0c      	ble.n	8000522 <__adddf3+0x52>
 8000508:	442c      	add	r4, r5
 800050a:	ea80 0202 	eor.w	r2, r0, r2
 800050e:	ea81 0303 	eor.w	r3, r1, r3
 8000512:	ea82 0000 	eor.w	r0, r2, r0
 8000516:	ea83 0101 	eor.w	r1, r3, r1
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	2d36      	cmp	r5, #54	@ 0x36
 8000524:	bf88      	it	hi
 8000526:	bd30      	pophi	{r4, r5, pc}
 8000528:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800052c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000530:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000534:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000538:	d002      	beq.n	8000540 <__adddf3+0x70>
 800053a:	4240      	negs	r0, r0
 800053c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000540:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000544:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000548:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800054c:	d002      	beq.n	8000554 <__adddf3+0x84>
 800054e:	4252      	negs	r2, r2
 8000550:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000554:	ea94 0f05 	teq	r4, r5
 8000558:	f000 80a7 	beq.w	80006aa <__adddf3+0x1da>
 800055c:	f1a4 0401 	sub.w	r4, r4, #1
 8000560:	f1d5 0e20 	rsbs	lr, r5, #32
 8000564:	db0d      	blt.n	8000582 <__adddf3+0xb2>
 8000566:	fa02 fc0e 	lsl.w	ip, r2, lr
 800056a:	fa22 f205 	lsr.w	r2, r2, r5
 800056e:	1880      	adds	r0, r0, r2
 8000570:	f141 0100 	adc.w	r1, r1, #0
 8000574:	fa03 f20e 	lsl.w	r2, r3, lr
 8000578:	1880      	adds	r0, r0, r2
 800057a:	fa43 f305 	asr.w	r3, r3, r5
 800057e:	4159      	adcs	r1, r3
 8000580:	e00e      	b.n	80005a0 <__adddf3+0xd0>
 8000582:	f1a5 0520 	sub.w	r5, r5, #32
 8000586:	f10e 0e20 	add.w	lr, lr, #32
 800058a:	2a01      	cmp	r2, #1
 800058c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000590:	bf28      	it	cs
 8000592:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000596:	fa43 f305 	asr.w	r3, r3, r5
 800059a:	18c0      	adds	r0, r0, r3
 800059c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	d507      	bpl.n	80005b6 <__adddf3+0xe6>
 80005a6:	f04f 0e00 	mov.w	lr, #0
 80005aa:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ae:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005b2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005b6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005ba:	d31b      	bcc.n	80005f4 <__adddf3+0x124>
 80005bc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005c0:	d30c      	bcc.n	80005dc <__adddf3+0x10c>
 80005c2:	0849      	lsrs	r1, r1, #1
 80005c4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005c8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005cc:	f104 0401 	add.w	r4, r4, #1
 80005d0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005d4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80005d8:	f080 809a 	bcs.w	8000710 <__adddf3+0x240>
 80005dc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005e0:	bf08      	it	eq
 80005e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005e6:	f150 0000 	adcs.w	r0, r0, #0
 80005ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ee:	ea41 0105 	orr.w	r1, r1, r5
 80005f2:	bd30      	pop	{r4, r5, pc}
 80005f4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005f8:	4140      	adcs	r0, r0
 80005fa:	eb41 0101 	adc.w	r1, r1, r1
 80005fe:	3c01      	subs	r4, #1
 8000600:	bf28      	it	cs
 8000602:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000606:	d2e9      	bcs.n	80005dc <__adddf3+0x10c>
 8000608:	f091 0f00 	teq	r1, #0
 800060c:	bf04      	itt	eq
 800060e:	4601      	moveq	r1, r0
 8000610:	2000      	moveq	r0, #0
 8000612:	fab1 f381 	clz	r3, r1
 8000616:	bf08      	it	eq
 8000618:	3320      	addeq	r3, #32
 800061a:	f1a3 030b 	sub.w	r3, r3, #11
 800061e:	f1b3 0220 	subs.w	r2, r3, #32
 8000622:	da0c      	bge.n	800063e <__adddf3+0x16e>
 8000624:	320c      	adds	r2, #12
 8000626:	dd08      	ble.n	800063a <__adddf3+0x16a>
 8000628:	f102 0c14 	add.w	ip, r2, #20
 800062c:	f1c2 020c 	rsb	r2, r2, #12
 8000630:	fa01 f00c 	lsl.w	r0, r1, ip
 8000634:	fa21 f102 	lsr.w	r1, r1, r2
 8000638:	e00c      	b.n	8000654 <__adddf3+0x184>
 800063a:	f102 0214 	add.w	r2, r2, #20
 800063e:	bfd8      	it	le
 8000640:	f1c2 0c20 	rsble	ip, r2, #32
 8000644:	fa01 f102 	lsl.w	r1, r1, r2
 8000648:	fa20 fc0c 	lsr.w	ip, r0, ip
 800064c:	bfdc      	itt	le
 800064e:	ea41 010c 	orrle.w	r1, r1, ip
 8000652:	4090      	lslle	r0, r2
 8000654:	1ae4      	subs	r4, r4, r3
 8000656:	bfa2      	ittt	ge
 8000658:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800065c:	4329      	orrge	r1, r5
 800065e:	bd30      	popge	{r4, r5, pc}
 8000660:	ea6f 0404 	mvn.w	r4, r4
 8000664:	3c1f      	subs	r4, #31
 8000666:	da1c      	bge.n	80006a2 <__adddf3+0x1d2>
 8000668:	340c      	adds	r4, #12
 800066a:	dc0e      	bgt.n	800068a <__adddf3+0x1ba>
 800066c:	f104 0414 	add.w	r4, r4, #20
 8000670:	f1c4 0220 	rsb	r2, r4, #32
 8000674:	fa20 f004 	lsr.w	r0, r0, r4
 8000678:	fa01 f302 	lsl.w	r3, r1, r2
 800067c:	ea40 0003 	orr.w	r0, r0, r3
 8000680:	fa21 f304 	lsr.w	r3, r1, r4
 8000684:	ea45 0103 	orr.w	r1, r5, r3
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	f1c4 040c 	rsb	r4, r4, #12
 800068e:	f1c4 0220 	rsb	r2, r4, #32
 8000692:	fa20 f002 	lsr.w	r0, r0, r2
 8000696:	fa01 f304 	lsl.w	r3, r1, r4
 800069a:	ea40 0003 	orr.w	r0, r0, r3
 800069e:	4629      	mov	r1, r5
 80006a0:	bd30      	pop	{r4, r5, pc}
 80006a2:	fa21 f004 	lsr.w	r0, r1, r4
 80006a6:	4629      	mov	r1, r5
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f094 0f00 	teq	r4, #0
 80006ae:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006b2:	bf06      	itte	eq
 80006b4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006b8:	3401      	addeq	r4, #1
 80006ba:	3d01      	subne	r5, #1
 80006bc:	e74e      	b.n	800055c <__adddf3+0x8c>
 80006be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006c2:	bf18      	it	ne
 80006c4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006c8:	d029      	beq.n	800071e <__adddf3+0x24e>
 80006ca:	ea94 0f05 	teq	r4, r5
 80006ce:	bf08      	it	eq
 80006d0:	ea90 0f02 	teqeq	r0, r2
 80006d4:	d005      	beq.n	80006e2 <__adddf3+0x212>
 80006d6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006da:	bf04      	itt	eq
 80006dc:	4619      	moveq	r1, r3
 80006de:	4610      	moveq	r0, r2
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	ea91 0f03 	teq	r1, r3
 80006e6:	bf1e      	ittt	ne
 80006e8:	2100      	movne	r1, #0
 80006ea:	2000      	movne	r0, #0
 80006ec:	bd30      	popne	{r4, r5, pc}
 80006ee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006f2:	d105      	bne.n	8000700 <__adddf3+0x230>
 80006f4:	0040      	lsls	r0, r0, #1
 80006f6:	4149      	adcs	r1, r1
 80006f8:	bf28      	it	cs
 80006fa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006fe:	bd30      	pop	{r4, r5, pc}
 8000700:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000704:	bf3c      	itt	cc
 8000706:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800070a:	bd30      	popcc	{r4, r5, pc}
 800070c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000710:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000714:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000718:	f04f 0000 	mov.w	r0, #0
 800071c:	bd30      	pop	{r4, r5, pc}
 800071e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000722:	bf1a      	itte	ne
 8000724:	4619      	movne	r1, r3
 8000726:	4610      	movne	r0, r2
 8000728:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800072c:	bf1c      	itt	ne
 800072e:	460b      	movne	r3, r1
 8000730:	4602      	movne	r2, r0
 8000732:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000736:	bf06      	itte	eq
 8000738:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800073c:	ea91 0f03 	teqeq	r1, r3
 8000740:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000744:	bd30      	pop	{r4, r5, pc}
 8000746:	bf00      	nop

08000748 <__aeabi_ui2d>:
 8000748:	f090 0f00 	teq	r0, #0
 800074c:	bf04      	itt	eq
 800074e:	2100      	moveq	r1, #0
 8000750:	4770      	bxeq	lr
 8000752:	b530      	push	{r4, r5, lr}
 8000754:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000758:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800075c:	f04f 0500 	mov.w	r5, #0
 8000760:	f04f 0100 	mov.w	r1, #0
 8000764:	e750      	b.n	8000608 <__adddf3+0x138>
 8000766:	bf00      	nop

08000768 <__aeabi_i2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800077c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000780:	bf48      	it	mi
 8000782:	4240      	negmi	r0, r0
 8000784:	f04f 0100 	mov.w	r1, #0
 8000788:	e73e      	b.n	8000608 <__adddf3+0x138>
 800078a:	bf00      	nop

0800078c <__aeabi_f2d>:
 800078c:	0042      	lsls	r2, r0, #1
 800078e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000792:	ea4f 0131 	mov.w	r1, r1, rrx
 8000796:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800079a:	bf1f      	itttt	ne
 800079c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007a0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007a4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007a8:	4770      	bxne	lr
 80007aa:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007ae:	bf08      	it	eq
 80007b0:	4770      	bxeq	lr
 80007b2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007b6:	bf04      	itt	eq
 80007b8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007bc:	4770      	bxeq	lr
 80007be:	b530      	push	{r4, r5, lr}
 80007c0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007c4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	e71c      	b.n	8000608 <__adddf3+0x138>
 80007ce:	bf00      	nop

080007d0 <__aeabi_ul2d>:
 80007d0:	ea50 0201 	orrs.w	r2, r0, r1
 80007d4:	bf08      	it	eq
 80007d6:	4770      	bxeq	lr
 80007d8:	b530      	push	{r4, r5, lr}
 80007da:	f04f 0500 	mov.w	r5, #0
 80007de:	e00a      	b.n	80007f6 <__aeabi_l2d+0x16>

080007e0 <__aeabi_l2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007ee:	d502      	bpl.n	80007f6 <__aeabi_l2d+0x16>
 80007f0:	4240      	negs	r0, r0
 80007f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007f6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007fa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007fe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000802:	f43f aed8 	beq.w	80005b6 <__adddf3+0xe6>
 8000806:	f04f 0203 	mov.w	r2, #3
 800080a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800080e:	bf18      	it	ne
 8000810:	3203      	addne	r2, #3
 8000812:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000816:	bf18      	it	ne
 8000818:	3203      	addne	r2, #3
 800081a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800081e:	f1c2 0320 	rsb	r3, r2, #32
 8000822:	fa00 fc03 	lsl.w	ip, r0, r3
 8000826:	fa20 f002 	lsr.w	r0, r0, r2
 800082a:	fa01 fe03 	lsl.w	lr, r1, r3
 800082e:	ea40 000e 	orr.w	r0, r0, lr
 8000832:	fa21 f102 	lsr.w	r1, r1, r2
 8000836:	4414      	add	r4, r2
 8000838:	e6bd      	b.n	80005b6 <__adddf3+0xe6>
 800083a:	bf00      	nop

0800083c <__aeabi_d2uiz>:
 800083c:	004a      	lsls	r2, r1, #1
 800083e:	d211      	bcs.n	8000864 <__aeabi_d2uiz+0x28>
 8000840:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000844:	d211      	bcs.n	800086a <__aeabi_d2uiz+0x2e>
 8000846:	d50d      	bpl.n	8000864 <__aeabi_d2uiz+0x28>
 8000848:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800084c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000850:	d40e      	bmi.n	8000870 <__aeabi_d2uiz+0x34>
 8000852:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000856:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800085a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800085e:	fa23 f002 	lsr.w	r0, r3, r2
 8000862:	4770      	bx	lr
 8000864:	f04f 0000 	mov.w	r0, #0
 8000868:	4770      	bx	lr
 800086a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800086e:	d102      	bne.n	8000876 <__aeabi_d2uiz+0x3a>
 8000870:	f04f 30ff 	mov.w	r0, #4294967295
 8000874:	4770      	bx	lr
 8000876:	f04f 0000 	mov.w	r0, #0
 800087a:	4770      	bx	lr

0800087c <__aeabi_uldivmod>:
 800087c:	b953      	cbnz	r3, 8000894 <__aeabi_uldivmod+0x18>
 800087e:	b94a      	cbnz	r2, 8000894 <__aeabi_uldivmod+0x18>
 8000880:	2900      	cmp	r1, #0
 8000882:	bf08      	it	eq
 8000884:	2800      	cmpeq	r0, #0
 8000886:	bf1c      	itt	ne
 8000888:	f04f 31ff 	movne.w	r1, #4294967295
 800088c:	f04f 30ff 	movne.w	r0, #4294967295
 8000890:	f000 b988 	b.w	8000ba4 <__aeabi_idiv0>
 8000894:	f1ad 0c08 	sub.w	ip, sp, #8
 8000898:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800089c:	f000 f806 	bl	80008ac <__udivmoddi4>
 80008a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008a8:	b004      	add	sp, #16
 80008aa:	4770      	bx	lr

080008ac <__udivmoddi4>:
 80008ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008b0:	9d08      	ldr	r5, [sp, #32]
 80008b2:	468e      	mov	lr, r1
 80008b4:	4604      	mov	r4, r0
 80008b6:	4688      	mov	r8, r1
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d14a      	bne.n	8000952 <__udivmoddi4+0xa6>
 80008bc:	428a      	cmp	r2, r1
 80008be:	4617      	mov	r7, r2
 80008c0:	d962      	bls.n	8000988 <__udivmoddi4+0xdc>
 80008c2:	fab2 f682 	clz	r6, r2
 80008c6:	b14e      	cbz	r6, 80008dc <__udivmoddi4+0x30>
 80008c8:	f1c6 0320 	rsb	r3, r6, #32
 80008cc:	fa01 f806 	lsl.w	r8, r1, r6
 80008d0:	fa20 f303 	lsr.w	r3, r0, r3
 80008d4:	40b7      	lsls	r7, r6
 80008d6:	ea43 0808 	orr.w	r8, r3, r8
 80008da:	40b4      	lsls	r4, r6
 80008dc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008e0:	fa1f fc87 	uxth.w	ip, r7
 80008e4:	fbb8 f1fe 	udiv	r1, r8, lr
 80008e8:	0c23      	lsrs	r3, r4, #16
 80008ea:	fb0e 8811 	mls	r8, lr, r1, r8
 80008ee:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80008f2:	fb01 f20c 	mul.w	r2, r1, ip
 80008f6:	429a      	cmp	r2, r3
 80008f8:	d909      	bls.n	800090e <__udivmoddi4+0x62>
 80008fa:	18fb      	adds	r3, r7, r3
 80008fc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000900:	f080 80ea 	bcs.w	8000ad8 <__udivmoddi4+0x22c>
 8000904:	429a      	cmp	r2, r3
 8000906:	f240 80e7 	bls.w	8000ad8 <__udivmoddi4+0x22c>
 800090a:	3902      	subs	r1, #2
 800090c:	443b      	add	r3, r7
 800090e:	1a9a      	subs	r2, r3, r2
 8000910:	b2a3      	uxth	r3, r4
 8000912:	fbb2 f0fe 	udiv	r0, r2, lr
 8000916:	fb0e 2210 	mls	r2, lr, r0, r2
 800091a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800091e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000922:	459c      	cmp	ip, r3
 8000924:	d909      	bls.n	800093a <__udivmoddi4+0x8e>
 8000926:	18fb      	adds	r3, r7, r3
 8000928:	f100 32ff 	add.w	r2, r0, #4294967295
 800092c:	f080 80d6 	bcs.w	8000adc <__udivmoddi4+0x230>
 8000930:	459c      	cmp	ip, r3
 8000932:	f240 80d3 	bls.w	8000adc <__udivmoddi4+0x230>
 8000936:	443b      	add	r3, r7
 8000938:	3802      	subs	r0, #2
 800093a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800093e:	eba3 030c 	sub.w	r3, r3, ip
 8000942:	2100      	movs	r1, #0
 8000944:	b11d      	cbz	r5, 800094e <__udivmoddi4+0xa2>
 8000946:	40f3      	lsrs	r3, r6
 8000948:	2200      	movs	r2, #0
 800094a:	e9c5 3200 	strd	r3, r2, [r5]
 800094e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000952:	428b      	cmp	r3, r1
 8000954:	d905      	bls.n	8000962 <__udivmoddi4+0xb6>
 8000956:	b10d      	cbz	r5, 800095c <__udivmoddi4+0xb0>
 8000958:	e9c5 0100 	strd	r0, r1, [r5]
 800095c:	2100      	movs	r1, #0
 800095e:	4608      	mov	r0, r1
 8000960:	e7f5      	b.n	800094e <__udivmoddi4+0xa2>
 8000962:	fab3 f183 	clz	r1, r3
 8000966:	2900      	cmp	r1, #0
 8000968:	d146      	bne.n	80009f8 <__udivmoddi4+0x14c>
 800096a:	4573      	cmp	r3, lr
 800096c:	d302      	bcc.n	8000974 <__udivmoddi4+0xc8>
 800096e:	4282      	cmp	r2, r0
 8000970:	f200 8105 	bhi.w	8000b7e <__udivmoddi4+0x2d2>
 8000974:	1a84      	subs	r4, r0, r2
 8000976:	eb6e 0203 	sbc.w	r2, lr, r3
 800097a:	2001      	movs	r0, #1
 800097c:	4690      	mov	r8, r2
 800097e:	2d00      	cmp	r5, #0
 8000980:	d0e5      	beq.n	800094e <__udivmoddi4+0xa2>
 8000982:	e9c5 4800 	strd	r4, r8, [r5]
 8000986:	e7e2      	b.n	800094e <__udivmoddi4+0xa2>
 8000988:	2a00      	cmp	r2, #0
 800098a:	f000 8090 	beq.w	8000aae <__udivmoddi4+0x202>
 800098e:	fab2 f682 	clz	r6, r2
 8000992:	2e00      	cmp	r6, #0
 8000994:	f040 80a4 	bne.w	8000ae0 <__udivmoddi4+0x234>
 8000998:	1a8a      	subs	r2, r1, r2
 800099a:	0c03      	lsrs	r3, r0, #16
 800099c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009a0:	b280      	uxth	r0, r0
 80009a2:	b2bc      	uxth	r4, r7
 80009a4:	2101      	movs	r1, #1
 80009a6:	fbb2 fcfe 	udiv	ip, r2, lr
 80009aa:	fb0e 221c 	mls	r2, lr, ip, r2
 80009ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80009b2:	fb04 f20c 	mul.w	r2, r4, ip
 80009b6:	429a      	cmp	r2, r3
 80009b8:	d907      	bls.n	80009ca <__udivmoddi4+0x11e>
 80009ba:	18fb      	adds	r3, r7, r3
 80009bc:	f10c 38ff 	add.w	r8, ip, #4294967295
 80009c0:	d202      	bcs.n	80009c8 <__udivmoddi4+0x11c>
 80009c2:	429a      	cmp	r2, r3
 80009c4:	f200 80e0 	bhi.w	8000b88 <__udivmoddi4+0x2dc>
 80009c8:	46c4      	mov	ip, r8
 80009ca:	1a9b      	subs	r3, r3, r2
 80009cc:	fbb3 f2fe 	udiv	r2, r3, lr
 80009d0:	fb0e 3312 	mls	r3, lr, r2, r3
 80009d4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80009d8:	fb02 f404 	mul.w	r4, r2, r4
 80009dc:	429c      	cmp	r4, r3
 80009de:	d907      	bls.n	80009f0 <__udivmoddi4+0x144>
 80009e0:	18fb      	adds	r3, r7, r3
 80009e2:	f102 30ff 	add.w	r0, r2, #4294967295
 80009e6:	d202      	bcs.n	80009ee <__udivmoddi4+0x142>
 80009e8:	429c      	cmp	r4, r3
 80009ea:	f200 80ca 	bhi.w	8000b82 <__udivmoddi4+0x2d6>
 80009ee:	4602      	mov	r2, r0
 80009f0:	1b1b      	subs	r3, r3, r4
 80009f2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80009f6:	e7a5      	b.n	8000944 <__udivmoddi4+0x98>
 80009f8:	f1c1 0620 	rsb	r6, r1, #32
 80009fc:	408b      	lsls	r3, r1
 80009fe:	fa22 f706 	lsr.w	r7, r2, r6
 8000a02:	431f      	orrs	r7, r3
 8000a04:	fa0e f401 	lsl.w	r4, lr, r1
 8000a08:	fa20 f306 	lsr.w	r3, r0, r6
 8000a0c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000a10:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000a14:	4323      	orrs	r3, r4
 8000a16:	fa00 f801 	lsl.w	r8, r0, r1
 8000a1a:	fa1f fc87 	uxth.w	ip, r7
 8000a1e:	fbbe f0f9 	udiv	r0, lr, r9
 8000a22:	0c1c      	lsrs	r4, r3, #16
 8000a24:	fb09 ee10 	mls	lr, r9, r0, lr
 8000a28:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000a2c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000a30:	45a6      	cmp	lr, r4
 8000a32:	fa02 f201 	lsl.w	r2, r2, r1
 8000a36:	d909      	bls.n	8000a4c <__udivmoddi4+0x1a0>
 8000a38:	193c      	adds	r4, r7, r4
 8000a3a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000a3e:	f080 809c 	bcs.w	8000b7a <__udivmoddi4+0x2ce>
 8000a42:	45a6      	cmp	lr, r4
 8000a44:	f240 8099 	bls.w	8000b7a <__udivmoddi4+0x2ce>
 8000a48:	3802      	subs	r0, #2
 8000a4a:	443c      	add	r4, r7
 8000a4c:	eba4 040e 	sub.w	r4, r4, lr
 8000a50:	fa1f fe83 	uxth.w	lr, r3
 8000a54:	fbb4 f3f9 	udiv	r3, r4, r9
 8000a58:	fb09 4413 	mls	r4, r9, r3, r4
 8000a5c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000a60:	fb03 fc0c 	mul.w	ip, r3, ip
 8000a64:	45a4      	cmp	ip, r4
 8000a66:	d908      	bls.n	8000a7a <__udivmoddi4+0x1ce>
 8000a68:	193c      	adds	r4, r7, r4
 8000a6a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000a6e:	f080 8082 	bcs.w	8000b76 <__udivmoddi4+0x2ca>
 8000a72:	45a4      	cmp	ip, r4
 8000a74:	d97f      	bls.n	8000b76 <__udivmoddi4+0x2ca>
 8000a76:	3b02      	subs	r3, #2
 8000a78:	443c      	add	r4, r7
 8000a7a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000a7e:	eba4 040c 	sub.w	r4, r4, ip
 8000a82:	fba0 ec02 	umull	lr, ip, r0, r2
 8000a86:	4564      	cmp	r4, ip
 8000a88:	4673      	mov	r3, lr
 8000a8a:	46e1      	mov	r9, ip
 8000a8c:	d362      	bcc.n	8000b54 <__udivmoddi4+0x2a8>
 8000a8e:	d05f      	beq.n	8000b50 <__udivmoddi4+0x2a4>
 8000a90:	b15d      	cbz	r5, 8000aaa <__udivmoddi4+0x1fe>
 8000a92:	ebb8 0203 	subs.w	r2, r8, r3
 8000a96:	eb64 0409 	sbc.w	r4, r4, r9
 8000a9a:	fa04 f606 	lsl.w	r6, r4, r6
 8000a9e:	fa22 f301 	lsr.w	r3, r2, r1
 8000aa2:	431e      	orrs	r6, r3
 8000aa4:	40cc      	lsrs	r4, r1
 8000aa6:	e9c5 6400 	strd	r6, r4, [r5]
 8000aaa:	2100      	movs	r1, #0
 8000aac:	e74f      	b.n	800094e <__udivmoddi4+0xa2>
 8000aae:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ab2:	0c01      	lsrs	r1, r0, #16
 8000ab4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ab8:	b280      	uxth	r0, r0
 8000aba:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000abe:	463b      	mov	r3, r7
 8000ac0:	4638      	mov	r0, r7
 8000ac2:	463c      	mov	r4, r7
 8000ac4:	46b8      	mov	r8, r7
 8000ac6:	46be      	mov	lr, r7
 8000ac8:	2620      	movs	r6, #32
 8000aca:	fbb1 f1f7 	udiv	r1, r1, r7
 8000ace:	eba2 0208 	sub.w	r2, r2, r8
 8000ad2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ad6:	e766      	b.n	80009a6 <__udivmoddi4+0xfa>
 8000ad8:	4601      	mov	r1, r0
 8000ada:	e718      	b.n	800090e <__udivmoddi4+0x62>
 8000adc:	4610      	mov	r0, r2
 8000ade:	e72c      	b.n	800093a <__udivmoddi4+0x8e>
 8000ae0:	f1c6 0220 	rsb	r2, r6, #32
 8000ae4:	fa2e f302 	lsr.w	r3, lr, r2
 8000ae8:	40b7      	lsls	r7, r6
 8000aea:	40b1      	lsls	r1, r6
 8000aec:	fa20 f202 	lsr.w	r2, r0, r2
 8000af0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000af4:	430a      	orrs	r2, r1
 8000af6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000afa:	b2bc      	uxth	r4, r7
 8000afc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000b00:	0c11      	lsrs	r1, r2, #16
 8000b02:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b06:	fb08 f904 	mul.w	r9, r8, r4
 8000b0a:	40b0      	lsls	r0, r6
 8000b0c:	4589      	cmp	r9, r1
 8000b0e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000b12:	b280      	uxth	r0, r0
 8000b14:	d93e      	bls.n	8000b94 <__udivmoddi4+0x2e8>
 8000b16:	1879      	adds	r1, r7, r1
 8000b18:	f108 3cff 	add.w	ip, r8, #4294967295
 8000b1c:	d201      	bcs.n	8000b22 <__udivmoddi4+0x276>
 8000b1e:	4589      	cmp	r9, r1
 8000b20:	d81f      	bhi.n	8000b62 <__udivmoddi4+0x2b6>
 8000b22:	eba1 0109 	sub.w	r1, r1, r9
 8000b26:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b2a:	fb09 f804 	mul.w	r8, r9, r4
 8000b2e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000b32:	b292      	uxth	r2, r2
 8000b34:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000b38:	4542      	cmp	r2, r8
 8000b3a:	d229      	bcs.n	8000b90 <__udivmoddi4+0x2e4>
 8000b3c:	18ba      	adds	r2, r7, r2
 8000b3e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000b42:	d2c4      	bcs.n	8000ace <__udivmoddi4+0x222>
 8000b44:	4542      	cmp	r2, r8
 8000b46:	d2c2      	bcs.n	8000ace <__udivmoddi4+0x222>
 8000b48:	f1a9 0102 	sub.w	r1, r9, #2
 8000b4c:	443a      	add	r2, r7
 8000b4e:	e7be      	b.n	8000ace <__udivmoddi4+0x222>
 8000b50:	45f0      	cmp	r8, lr
 8000b52:	d29d      	bcs.n	8000a90 <__udivmoddi4+0x1e4>
 8000b54:	ebbe 0302 	subs.w	r3, lr, r2
 8000b58:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000b5c:	3801      	subs	r0, #1
 8000b5e:	46e1      	mov	r9, ip
 8000b60:	e796      	b.n	8000a90 <__udivmoddi4+0x1e4>
 8000b62:	eba7 0909 	sub.w	r9, r7, r9
 8000b66:	4449      	add	r1, r9
 8000b68:	f1a8 0c02 	sub.w	ip, r8, #2
 8000b6c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b70:	fb09 f804 	mul.w	r8, r9, r4
 8000b74:	e7db      	b.n	8000b2e <__udivmoddi4+0x282>
 8000b76:	4673      	mov	r3, lr
 8000b78:	e77f      	b.n	8000a7a <__udivmoddi4+0x1ce>
 8000b7a:	4650      	mov	r0, sl
 8000b7c:	e766      	b.n	8000a4c <__udivmoddi4+0x1a0>
 8000b7e:	4608      	mov	r0, r1
 8000b80:	e6fd      	b.n	800097e <__udivmoddi4+0xd2>
 8000b82:	443b      	add	r3, r7
 8000b84:	3a02      	subs	r2, #2
 8000b86:	e733      	b.n	80009f0 <__udivmoddi4+0x144>
 8000b88:	f1ac 0c02 	sub.w	ip, ip, #2
 8000b8c:	443b      	add	r3, r7
 8000b8e:	e71c      	b.n	80009ca <__udivmoddi4+0x11e>
 8000b90:	4649      	mov	r1, r9
 8000b92:	e79c      	b.n	8000ace <__udivmoddi4+0x222>
 8000b94:	eba1 0109 	sub.w	r1, r1, r9
 8000b98:	46c4      	mov	ip, r8
 8000b9a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b9e:	fb09 f804 	mul.w	r8, r9, r4
 8000ba2:	e7c4      	b.n	8000b2e <__udivmoddi4+0x282>

08000ba4 <__aeabi_idiv0>:
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <StartGameTask>:
uint8_t jugador_actual;
static Jugador jugadores[NUM_JUGADORES];


void StartGameTask(void *argument)
{
 8000ba8:	b5b0      	push	{r4, r5, r7, lr}
 8000baa:	b086      	sub	sp, #24
 8000bac:	af02      	add	r7, sp, #8
 8000bae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	HAL_TIM_Base_Start_IT(&htim2);//arrancamos el temporizador una vez empieza el juego
 8000bb0:	4872      	ldr	r0, [pc, #456]	@ (8000d7c <StartGameTask+0x1d4>)
 8000bb2:	f002 f981 	bl	8002eb8 <HAL_TIM_Base_Start_IT>

	jugador_actual=0;
 8000bb6:	4b72      	ldr	r3, [pc, #456]	@ (8000d80 <StartGameTask+0x1d8>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	701a      	strb	r2, [r3, #0]
	temp_turno = 45;
 8000bbc:	4b71      	ldr	r3, [pc, #452]	@ (8000d84 <StartGameTask+0x1dc>)
 8000bbe:	222d      	movs	r2, #45	@ 0x2d
 8000bc0:	701a      	strb	r2, [r3, #0]

	EventoJuego evento_recibido;

	for(uint8_t i=0;i<NUM_JUGADORES;i++){
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	73fb      	strb	r3, [r7, #15]
 8000bc6:	e023      	b.n	8000c10 <StartGameTask+0x68>
		jugadores[i].id=i+1;
 8000bc8:	7bfa      	ldrb	r2, [r7, #15]
 8000bca:	7bfb      	ldrb	r3, [r7, #15]
 8000bcc:	3301      	adds	r3, #1
 8000bce:	b2d8      	uxtb	r0, r3
 8000bd0:	496d      	ldr	r1, [pc, #436]	@ (8000d88 <StartGameTask+0x1e0>)
 8000bd2:	4613      	mov	r3, r2
 8000bd4:	011b      	lsls	r3, r3, #4
 8000bd6:	4413      	add	r3, r2
 8000bd8:	440b      	add	r3, r1
 8000bda:	330f      	adds	r3, #15
 8000bdc:	4602      	mov	r2, r0
 8000bde:	701a      	strb	r2, [r3, #0]
		sprintf(jugadores[i].nombre, "J%d", i + 1);
 8000be0:	7bfa      	ldrb	r2, [r7, #15]
 8000be2:	4613      	mov	r3, r2
 8000be4:	011b      	lsls	r3, r3, #4
 8000be6:	4413      	add	r3, r2
 8000be8:	4a67      	ldr	r2, [pc, #412]	@ (8000d88 <StartGameTask+0x1e0>)
 8000bea:	1898      	adds	r0, r3, r2
 8000bec:	7bfb      	ldrb	r3, [r7, #15]
 8000bee:	3301      	adds	r3, #1
 8000bf0:	461a      	mov	r2, r3
 8000bf2:	4966      	ldr	r1, [pc, #408]	@ (8000d8c <StartGameTask+0x1e4>)
 8000bf4:	f007 f928 	bl	8007e48 <siprintf>
		jugadores[i].golpes= 0;
 8000bf8:	7bfa      	ldrb	r2, [r7, #15]
 8000bfa:	4963      	ldr	r1, [pc, #396]	@ (8000d88 <StartGameTask+0x1e0>)
 8000bfc:	4613      	mov	r3, r2
 8000bfe:	011b      	lsls	r3, r3, #4
 8000c00:	4413      	add	r3, r2
 8000c02:	440b      	add	r3, r1
 8000c04:	3310      	adds	r3, #16
 8000c06:	2200      	movs	r2, #0
 8000c08:	701a      	strb	r2, [r3, #0]
	for(uint8_t i=0;i<NUM_JUGADORES;i++){
 8000c0a:	7bfb      	ldrb	r3, [r7, #15]
 8000c0c:	3301      	adds	r3, #1
 8000c0e:	73fb      	strb	r3, [r7, #15]
 8000c10:	7bfb      	ldrb	r3, [r7, #15]
 8000c12:	2b03      	cmp	r3, #3
 8000c14:	d9d8      	bls.n	8000bc8 <StartGameTask+0x20>
	}
	TurnoLEDS(jugadores[jugador_actual]);
 8000c16:	4b5a      	ldr	r3, [pc, #360]	@ (8000d80 <StartGameTask+0x1d8>)
 8000c18:	781b      	ldrb	r3, [r3, #0]
 8000c1a:	4619      	mov	r1, r3
 8000c1c:	4a5a      	ldr	r2, [pc, #360]	@ (8000d88 <StartGameTask+0x1e0>)
 8000c1e:	460b      	mov	r3, r1
 8000c20:	011b      	lsls	r3, r3, #4
 8000c22:	440b      	add	r3, r1
 8000c24:	4413      	add	r3, r2
 8000c26:	681a      	ldr	r2, [r3, #0]
 8000c28:	4610      	mov	r0, r2
 8000c2a:	685a      	ldr	r2, [r3, #4]
 8000c2c:	4611      	mov	r1, r2
 8000c2e:	689c      	ldr	r4, [r3, #8]
 8000c30:	4622      	mov	r2, r4
 8000c32:	68dd      	ldr	r5, [r3, #12]
 8000c34:	462c      	mov	r4, r5
 8000c36:	7c1b      	ldrb	r3, [r3, #16]
 8000c38:	f88d 3000 	strb.w	r3, [sp]
 8000c3c:	4623      	mov	r3, r4
 8000c3e:	f000 f8b3 	bl	8000da8 <TurnoLEDS>

  /* Infinite loop */
  for(;;)
  {
	  //leemos cola a ver si hay algun mensaje nuevo
	  if(osMessageQueueGet(ColaEventoHandle, &evento_recibido, NULL, 0) == osOK)
 8000c42:	4b53      	ldr	r3, [pc, #332]	@ (8000d90 <StartGameTask+0x1e8>)
 8000c44:	6818      	ldr	r0, [r3, #0]
 8000c46:	f107 010e 	add.w	r1, r7, #14
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	f003 ffb3 	bl	8004bb8 <osMessageQueueGet>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d161      	bne.n	8000d1c <StartGameTask+0x174>
	  {
		  switch (evento_recibido)
 8000c58:	7bbb      	ldrb	r3, [r7, #14]
 8000c5a:	2b01      	cmp	r3, #1
 8000c5c:	d002      	beq.n	8000c64 <StartGameTask+0xbc>
 8000c5e:	2b03      	cmp	r3, #3
 8000c60:	d04e      	beq.n	8000d00 <StartGameTask+0x158>
 8000c62:	e05b      	b.n	8000d1c <StartGameTask+0x174>
		  {
		    case Event_GOLPE:
		    	jugadores[jugador_actual].golpes++;
 8000c64:	4b46      	ldr	r3, [pc, #280]	@ (8000d80 <StartGameTask+0x1d8>)
 8000c66:	781b      	ldrb	r3, [r3, #0]
 8000c68:	461a      	mov	r2, r3
 8000c6a:	4947      	ldr	r1, [pc, #284]	@ (8000d88 <StartGameTask+0x1e0>)
 8000c6c:	4613      	mov	r3, r2
 8000c6e:	011b      	lsls	r3, r3, #4
 8000c70:	4413      	add	r3, r2
 8000c72:	440b      	add	r3, r1
 8000c74:	3310      	adds	r3, #16
 8000c76:	781b      	ldrb	r3, [r3, #0]
 8000c78:	3301      	adds	r3, #1
 8000c7a:	b2d8      	uxtb	r0, r3
 8000c7c:	4942      	ldr	r1, [pc, #264]	@ (8000d88 <StartGameTask+0x1e0>)
 8000c7e:	4613      	mov	r3, r2
 8000c80:	011b      	lsls	r3, r3, #4
 8000c82:	4413      	add	r3, r2
 8000c84:	440b      	add	r3, r1
 8000c86:	3310      	adds	r3, #16
 8000c88:	4602      	mov	r2, r0
 8000c8a:	701a      	strb	r2, [r3, #0]
		    	if(jugadores[jugador_actual].golpes == 10)
 8000c8c:	4b3c      	ldr	r3, [pc, #240]	@ (8000d80 <StartGameTask+0x1d8>)
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	4619      	mov	r1, r3
 8000c92:	4a3d      	ldr	r2, [pc, #244]	@ (8000d88 <StartGameTask+0x1e0>)
 8000c94:	460b      	mov	r3, r1
 8000c96:	011b      	lsls	r3, r3, #4
 8000c98:	440b      	add	r3, r1
 8000c9a:	4413      	add	r3, r2
 8000c9c:	3310      	adds	r3, #16
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	2b0a      	cmp	r3, #10
 8000ca2:	d13a      	bne.n	8000d1a <StartGameTask+0x172>
		    	{
		    		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 8000ca4:	2201      	movs	r2, #1
 8000ca6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000caa:	483a      	ldr	r0, [pc, #232]	@ (8000d94 <StartGameTask+0x1ec>)
 8000cac:	f001 fbb8 	bl	8002420 <HAL_GPIO_WritePin>
		    		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 8000cb0:	2201      	movs	r2, #1
 8000cb2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000cb6:	4837      	ldr	r0, [pc, #220]	@ (8000d94 <StartGameTask+0x1ec>)
 8000cb8:	f001 fbb2 	bl	8002420 <HAL_GPIO_WritePin>
		    		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000cbc:	2201      	movs	r2, #1
 8000cbe:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000cc2:	4834      	ldr	r0, [pc, #208]	@ (8000d94 <StartGameTask+0x1ec>)
 8000cc4:	f001 fbac 	bl	8002420 <HAL_GPIO_WritePin>
		    		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
 8000cc8:	2201      	movs	r2, #1
 8000cca:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000cce:	4831      	ldr	r0, [pc, #196]	@ (8000d94 <StartGameTask+0x1ec>)
 8000cd0:	f001 fba6 	bl	8002420 <HAL_GPIO_WritePin>

		    		//Mensaje fin de partida
		    		LCD1602_clear();
 8000cd4:	f000 fb94 	bl	8001400 <LCD1602_clear>
		    		        LCD1602_print("!!! GAME OVER !!!");
 8000cd8:	482f      	ldr	r0, [pc, #188]	@ (8000d98 <StartGameTask+0x1f0>)
 8000cda:	f000 fb3d 	bl	8001358 <LCD1602_print>
		    		        LCD1602_2ndLine();
 8000cde:	f000 fb87 	bl	80013f0 <LCD1602_2ndLine>
		    		        LCD1602_print("Jugador ");
 8000ce2:	482e      	ldr	r0, [pc, #184]	@ (8000d9c <StartGameTask+0x1f4>)
 8000ce4:	f000 fb38 	bl	8001358 <LCD1602_print>
		    		        LCD1602_print(jugadores[jugador_actual].nombre);
 8000ce8:	4b25      	ldr	r3, [pc, #148]	@ (8000d80 <StartGameTask+0x1d8>)
 8000cea:	781b      	ldrb	r3, [r3, #0]
 8000cec:	461a      	mov	r2, r3
 8000cee:	4613      	mov	r3, r2
 8000cf0:	011b      	lsls	r3, r3, #4
 8000cf2:	4413      	add	r3, r2
 8000cf4:	4a24      	ldr	r2, [pc, #144]	@ (8000d88 <StartGameTask+0x1e0>)
 8000cf6:	4413      	add	r3, r2
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f000 fb2d 	bl	8001358 <LCD1602_print>

		    	}
		    	break;
 8000cfe:	e00c      	b.n	8000d1a <StartGameTask+0x172>
		    case Event_IR_DETECTED:
		    	 // Visualizaci√≥n en LCD
		    	                LCD1602_clear();
 8000d00:	f000 fb7e 	bl	8001400 <LCD1602_clear>
		    	                LCD1602_1stLine();
 8000d04:	f000 fb6c 	bl	80013e0 <LCD1602_1stLine>
		    	                LCD1602_print("JUGADOR CAIDO!!");
 8000d08:	4825      	ldr	r0, [pc, #148]	@ (8000da0 <StartGameTask+0x1f8>)
 8000d0a:	f000 fb25 	bl	8001358 <LCD1602_print>
		    	                LCD1602_2ndLine();
 8000d0e:	f000 fb6f 	bl	80013f0 <LCD1602_2ndLine>
		    	                LCD1602_print("Vuelva al inicio");
 8000d12:	4824      	ldr	r0, [pc, #144]	@ (8000da4 <StartGameTask+0x1fc>)
 8000d14:	f000 fb20 	bl	8001358 <LCD1602_print>
		    	                break;
 8000d18:	e000      	b.n	8000d1c <StartGameTask+0x174>
		    	break;
 8000d1a:	bf00      	nop

		  }
	  }
	  //chequeamos el tiempo
	  if(temp_turno==0)
 8000d1c:	4b19      	ldr	r3, [pc, #100]	@ (8000d84 <StartGameTask+0x1dc>)
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	b2db      	uxtb	r3, r3
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d125      	bne.n	8000d72 <StartGameTask+0x1ca>
	  {
		  jugador_actual++;
 8000d26:	4b16      	ldr	r3, [pc, #88]	@ (8000d80 <StartGameTask+0x1d8>)
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	3301      	adds	r3, #1
 8000d2c:	b2da      	uxtb	r2, r3
 8000d2e:	4b14      	ldr	r3, [pc, #80]	@ (8000d80 <StartGameTask+0x1d8>)
 8000d30:	701a      	strb	r2, [r3, #0]
		  if(jugador_actual>(NUM_JUGADORES-1)){jugador_actual=0;}
 8000d32:	4b13      	ldr	r3, [pc, #76]	@ (8000d80 <StartGameTask+0x1d8>)
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	2b03      	cmp	r3, #3
 8000d38:	d902      	bls.n	8000d40 <StartGameTask+0x198>
 8000d3a:	4b11      	ldr	r3, [pc, #68]	@ (8000d80 <StartGameTask+0x1d8>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	701a      	strb	r2, [r3, #0]

		  //actualizamos LED
		  TurnoLEDS(jugadores[jugador_actual]);
 8000d40:	4b0f      	ldr	r3, [pc, #60]	@ (8000d80 <StartGameTask+0x1d8>)
 8000d42:	781b      	ldrb	r3, [r3, #0]
 8000d44:	4619      	mov	r1, r3
 8000d46:	4a10      	ldr	r2, [pc, #64]	@ (8000d88 <StartGameTask+0x1e0>)
 8000d48:	460b      	mov	r3, r1
 8000d4a:	011b      	lsls	r3, r3, #4
 8000d4c:	440b      	add	r3, r1
 8000d4e:	4413      	add	r3, r2
 8000d50:	681a      	ldr	r2, [r3, #0]
 8000d52:	4610      	mov	r0, r2
 8000d54:	685a      	ldr	r2, [r3, #4]
 8000d56:	4611      	mov	r1, r2
 8000d58:	689c      	ldr	r4, [r3, #8]
 8000d5a:	4622      	mov	r2, r4
 8000d5c:	68dd      	ldr	r5, [r3, #12]
 8000d5e:	462c      	mov	r4, r5
 8000d60:	7c1b      	ldrb	r3, [r3, #16]
 8000d62:	f88d 3000 	strb.w	r3, [sp]
 8000d66:	4623      	mov	r3, r4
 8000d68:	f000 f81e 	bl	8000da8 <TurnoLEDS>

		  //reiniciamos el reloj
		  temp_turno=45;
 8000d6c:	4b05      	ldr	r3, [pc, #20]	@ (8000d84 <StartGameTask+0x1dc>)
 8000d6e:	222d      	movs	r2, #45	@ 0x2d
 8000d70:	701a      	strb	r2, [r3, #0]
	  }

    osDelay(100);
 8000d72:	2064      	movs	r0, #100	@ 0x64
 8000d74:	f003 fd12 	bl	800479c <osDelay>
	  if(osMessageQueueGet(ColaEventoHandle, &evento_recibido, NULL, 0) == osOK)
 8000d78:	e763      	b.n	8000c42 <StartGameTask+0x9a>
 8000d7a:	bf00      	nop
 8000d7c:	200000e8 	.word	0x200000e8
 8000d80:	20000081 	.word	0x20000081
 8000d84:	20000080 	.word	0x20000080
 8000d88:	20000084 	.word	0x20000084
 8000d8c:	0800885c 	.word	0x0800885c
 8000d90:	20000180 	.word	0x20000180
 8000d94:	40020c00 	.word	0x40020c00
 8000d98:	08008860 	.word	0x08008860
 8000d9c:	08008874 	.word	0x08008874
 8000da0:	08008880 	.word	0x08008880
 8000da4:	08008890 	.word	0x08008890

08000da8 <TurnoLEDS>:
  }
}

  void TurnoLEDS(Jugador jugador){
 8000da8:	b084      	sub	sp, #16
 8000daa:	b580      	push	{r7, lr}
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	f107 0c08 	add.w	ip, r7, #8
 8000db2:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);//limpiamos los leds
 8000db6:	2200      	movs	r2, #0
 8000db8:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8000dbc:	4819      	ldr	r0, [pc, #100]	@ (8000e24 <TurnoLEDS+0x7c>)
 8000dbe:	f001 fb2f 	bl	8002420 <HAL_GPIO_WritePin>

  	switch (jugador.id){
 8000dc2:	7dfb      	ldrb	r3, [r7, #23]
 8000dc4:	3b01      	subs	r3, #1
 8000dc6:	2b03      	cmp	r3, #3
 8000dc8:	d826      	bhi.n	8000e18 <TurnoLEDS+0x70>
 8000dca:	a201      	add	r2, pc, #4	@ (adr r2, 8000dd0 <TurnoLEDS+0x28>)
 8000dcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dd0:	08000de1 	.word	0x08000de1
 8000dd4:	08000def 	.word	0x08000def
 8000dd8:	08000dfd 	.word	0x08000dfd
 8000ddc:	08000e0b 	.word	0x08000e0b
  	case 1:
  		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 8000de0:	2201      	movs	r2, #1
 8000de2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000de6:	480f      	ldr	r0, [pc, #60]	@ (8000e24 <TurnoLEDS+0x7c>)
 8000de8:	f001 fb1a 	bl	8002420 <HAL_GPIO_WritePin>
  		break;
 8000dec:	e014      	b.n	8000e18 <TurnoLEDS+0x70>
  	case 2:
  		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 8000dee:	2201      	movs	r2, #1
 8000df0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000df4:	480b      	ldr	r0, [pc, #44]	@ (8000e24 <TurnoLEDS+0x7c>)
 8000df6:	f001 fb13 	bl	8002420 <HAL_GPIO_WritePin>
  		break;
 8000dfa:	e00d      	b.n	8000e18 <TurnoLEDS+0x70>
  	case 3:
  		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e02:	4808      	ldr	r0, [pc, #32]	@ (8000e24 <TurnoLEDS+0x7c>)
 8000e04:	f001 fb0c 	bl	8002420 <HAL_GPIO_WritePin>
  		break;
 8000e08:	e006      	b.n	8000e18 <TurnoLEDS+0x70>
  	case 4:
  		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
 8000e0a:	2201      	movs	r2, #1
 8000e0c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000e10:	4804      	ldr	r0, [pc, #16]	@ (8000e24 <TurnoLEDS+0x7c>)
 8000e12:	f001 fb05 	bl	8002420 <HAL_GPIO_WritePin>
  		break;
 8000e16:	bf00      	nop



  	}
  }
 8000e18:	bf00      	nop
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000e20:	b004      	add	sp, #16
 8000e22:	4770      	bx	lr
 8000e24:	40020c00 	.word	0x40020c00

08000e28 <Temp_Tick_Turno>:

  void Temp_Tick_Turno(void){
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0
	  if (temp_turno>0)
 8000e2c:	4b08      	ldr	r3, [pc, #32]	@ (8000e50 <Temp_Tick_Turno+0x28>)
 8000e2e:	781b      	ldrb	r3, [r3, #0]
 8000e30:	b2db      	uxtb	r3, r3
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d006      	beq.n	8000e44 <Temp_Tick_Turno+0x1c>
	  {
		  temp_turno--;
 8000e36:	4b06      	ldr	r3, [pc, #24]	@ (8000e50 <Temp_Tick_Turno+0x28>)
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	b2db      	uxtb	r3, r3
 8000e3c:	3b01      	subs	r3, #1
 8000e3e:	b2da      	uxtb	r2, r3
 8000e40:	4b03      	ldr	r3, [pc, #12]	@ (8000e50 <Temp_Tick_Turno+0x28>)
 8000e42:	701a      	strb	r2, [r3, #0]
	  }
  }
 8000e44:	bf00      	nop
 8000e46:	46bd      	mov	sp, r7
 8000e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop
 8000e50:	20000080 	.word	0x20000080

08000e54 <LCD1602_EnablePulse>:

//***** Functions definitions *****//
//Private functions
//1) Enable EN pulse
static void LCD1602_EnablePulse(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_SET);
 8000e58:	4b0c      	ldr	r3, [pc, #48]	@ (8000e8c <LCD1602_EnablePulse+0x38>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	4a0c      	ldr	r2, [pc, #48]	@ (8000e90 <LCD1602_EnablePulse+0x3c>)
 8000e5e:	8811      	ldrh	r1, [r2, #0]
 8000e60:	2201      	movs	r2, #1
 8000e62:	4618      	mov	r0, r3
 8000e64:	f001 fadc 	bl	8002420 <HAL_GPIO_WritePin>
	LCD1602_TIM_MicorSecDelay(writeTimeConstant);
 8000e68:	230a      	movs	r3, #10
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f000 f97c 	bl	8001168 <LCD1602_TIM_MicorSecDelay>
	HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_RESET);
 8000e70:	4b06      	ldr	r3, [pc, #24]	@ (8000e8c <LCD1602_EnablePulse+0x38>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	4a06      	ldr	r2, [pc, #24]	@ (8000e90 <LCD1602_EnablePulse+0x3c>)
 8000e76:	8811      	ldrh	r1, [r2, #0]
 8000e78:	2200      	movs	r2, #0
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f001 fad0 	bl	8002420 <HAL_GPIO_WritePin>
	LCD1602_TIM_MicorSecDelay(60);
 8000e80:	203c      	movs	r0, #60	@ 0x3c
 8000e82:	f000 f971 	bl	8001168 <LCD1602_TIM_MicorSecDelay>
}
 8000e86:	bf00      	nop
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	200000c8 	.word	0x200000c8
 8000e90:	200000ce 	.word	0x200000ce

08000e94 <LCD1602_RS>:
//2) RS control
static void LCD1602_RS(bool state)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	71fb      	strb	r3, [r7, #7]
	if(state) HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_SET);
 8000e9e:	79fb      	ldrb	r3, [r7, #7]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d008      	beq.n	8000eb6 <LCD1602_RS+0x22>
 8000ea4:	4b0a      	ldr	r3, [pc, #40]	@ (8000ed0 <LCD1602_RS+0x3c>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	4a0a      	ldr	r2, [pc, #40]	@ (8000ed4 <LCD1602_RS+0x40>)
 8000eaa:	8811      	ldrh	r1, [r2, #0]
 8000eac:	2201      	movs	r2, #1
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f001 fab6 	bl	8002420 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_RESET);
}
 8000eb4:	e007      	b.n	8000ec6 <LCD1602_RS+0x32>
	else HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_RESET);
 8000eb6:	4b06      	ldr	r3, [pc, #24]	@ (8000ed0 <LCD1602_RS+0x3c>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	4a06      	ldr	r2, [pc, #24]	@ (8000ed4 <LCD1602_RS+0x40>)
 8000ebc:	8811      	ldrh	r1, [r2, #0]
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f001 faad 	bl	8002420 <HAL_GPIO_WritePin>
}
 8000ec6:	bf00      	nop
 8000ec8:	3708      	adds	r7, #8
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	200000c8 	.word	0x200000c8
 8000ed4:	200000cc 	.word	0x200000cc

08000ed8 <LCD1602_write>:

//3) Write Parallel interface
static void LCD1602_write(uint8_t byte)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b084      	sub	sp, #16
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	4603      	mov	r3, r0
 8000ee0:	71fb      	strb	r3, [r7, #7]
	uint8_t LSB_nibble = byte&0xF, MSB_nibble = (byte>>4)&0xF;
 8000ee2:	79fb      	ldrb	r3, [r7, #7]
 8000ee4:	f003 030f 	and.w	r3, r3, #15
 8000ee8:	73fb      	strb	r3, [r7, #15]
 8000eea:	79fb      	ldrb	r3, [r7, #7]
 8000eec:	091b      	lsrs	r3, r3, #4
 8000eee:	73bb      	strb	r3, [r7, #14]
	 
	if(mode_8_4_I2C == 1)		//8bits mode
 8000ef0:	4b61      	ldr	r3, [pc, #388]	@ (8001078 <LCD1602_write+0x1a0>)
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	2b01      	cmp	r3, #1
 8000ef6:	d15a      	bne.n	8000fae <LCD1602_write+0xd6>
	{
		//write data to output pins
		//LSB data
		HAL_GPIO_WritePin(PORT_LSB, D0_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 8000ef8:	4b60      	ldr	r3, [pc, #384]	@ (800107c <LCD1602_write+0x1a4>)
 8000efa:	6818      	ldr	r0, [r3, #0]
 8000efc:	4b60      	ldr	r3, [pc, #384]	@ (8001080 <LCD1602_write+0x1a8>)
 8000efe:	8819      	ldrh	r1, [r3, #0]
 8000f00:	7bfb      	ldrb	r3, [r7, #15]
 8000f02:	f003 0301 	and.w	r3, r3, #1
 8000f06:	b2db      	uxtb	r3, r3
 8000f08:	461a      	mov	r2, r3
 8000f0a:	f001 fa89 	bl	8002420 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_LSB, D1_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 8000f0e:	4b5b      	ldr	r3, [pc, #364]	@ (800107c <LCD1602_write+0x1a4>)
 8000f10:	6818      	ldr	r0, [r3, #0]
 8000f12:	4b5c      	ldr	r3, [pc, #368]	@ (8001084 <LCD1602_write+0x1ac>)
 8000f14:	8819      	ldrh	r1, [r3, #0]
 8000f16:	7bfb      	ldrb	r3, [r7, #15]
 8000f18:	f003 0302 	and.w	r3, r3, #2
 8000f1c:	b2db      	uxtb	r3, r3
 8000f1e:	461a      	mov	r2, r3
 8000f20:	f001 fa7e 	bl	8002420 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_LSB, D2_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 8000f24:	4b55      	ldr	r3, [pc, #340]	@ (800107c <LCD1602_write+0x1a4>)
 8000f26:	6818      	ldr	r0, [r3, #0]
 8000f28:	4b57      	ldr	r3, [pc, #348]	@ (8001088 <LCD1602_write+0x1b0>)
 8000f2a:	8819      	ldrh	r1, [r3, #0]
 8000f2c:	7bfb      	ldrb	r3, [r7, #15]
 8000f2e:	f003 0304 	and.w	r3, r3, #4
 8000f32:	b2db      	uxtb	r3, r3
 8000f34:	461a      	mov	r2, r3
 8000f36:	f001 fa73 	bl	8002420 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_LSB, D3_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 8000f3a:	4b50      	ldr	r3, [pc, #320]	@ (800107c <LCD1602_write+0x1a4>)
 8000f3c:	6818      	ldr	r0, [r3, #0]
 8000f3e:	4b53      	ldr	r3, [pc, #332]	@ (800108c <LCD1602_write+0x1b4>)
 8000f40:	8819      	ldrh	r1, [r3, #0]
 8000f42:	7bfb      	ldrb	r3, [r7, #15]
 8000f44:	f003 0308 	and.w	r3, r3, #8
 8000f48:	b2db      	uxtb	r3, r3
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	f001 fa68 	bl	8002420 <HAL_GPIO_WritePin>
		//MSB data
		HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 8000f50:	4b4f      	ldr	r3, [pc, #316]	@ (8001090 <LCD1602_write+0x1b8>)
 8000f52:	6818      	ldr	r0, [r3, #0]
 8000f54:	4b4f      	ldr	r3, [pc, #316]	@ (8001094 <LCD1602_write+0x1bc>)
 8000f56:	8819      	ldrh	r1, [r3, #0]
 8000f58:	7bbb      	ldrb	r3, [r7, #14]
 8000f5a:	f003 0301 	and.w	r3, r3, #1
 8000f5e:	b2db      	uxtb	r3, r3
 8000f60:	461a      	mov	r2, r3
 8000f62:	f001 fa5d 	bl	8002420 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 8000f66:	4b4a      	ldr	r3, [pc, #296]	@ (8001090 <LCD1602_write+0x1b8>)
 8000f68:	6818      	ldr	r0, [r3, #0]
 8000f6a:	4b4b      	ldr	r3, [pc, #300]	@ (8001098 <LCD1602_write+0x1c0>)
 8000f6c:	8819      	ldrh	r1, [r3, #0]
 8000f6e:	7bbb      	ldrb	r3, [r7, #14]
 8000f70:	f003 0302 	and.w	r3, r3, #2
 8000f74:	b2db      	uxtb	r3, r3
 8000f76:	461a      	mov	r2, r3
 8000f78:	f001 fa52 	bl	8002420 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 8000f7c:	4b44      	ldr	r3, [pc, #272]	@ (8001090 <LCD1602_write+0x1b8>)
 8000f7e:	6818      	ldr	r0, [r3, #0]
 8000f80:	4b46      	ldr	r3, [pc, #280]	@ (800109c <LCD1602_write+0x1c4>)
 8000f82:	8819      	ldrh	r1, [r3, #0]
 8000f84:	7bbb      	ldrb	r3, [r7, #14]
 8000f86:	f003 0304 	and.w	r3, r3, #4
 8000f8a:	b2db      	uxtb	r3, r3
 8000f8c:	461a      	mov	r2, r3
 8000f8e:	f001 fa47 	bl	8002420 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 8000f92:	4b3f      	ldr	r3, [pc, #252]	@ (8001090 <LCD1602_write+0x1b8>)
 8000f94:	6818      	ldr	r0, [r3, #0]
 8000f96:	4b42      	ldr	r3, [pc, #264]	@ (80010a0 <LCD1602_write+0x1c8>)
 8000f98:	8819      	ldrh	r1, [r3, #0]
 8000f9a:	7bbb      	ldrb	r3, [r7, #14]
 8000f9c:	f003 0308 	and.w	r3, r3, #8
 8000fa0:	b2db      	uxtb	r3, r3
 8000fa2:	461a      	mov	r2, r3
 8000fa4:	f001 fa3c 	bl	8002420 <HAL_GPIO_WritePin>
		//Write the Enable pulse
		LCD1602_EnablePulse();
 8000fa8:	f7ff ff54 	bl	8000e54 <LCD1602_EnablePulse>
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
		//Write the Enable pulse
		LCD1602_EnablePulse();
	}
}
 8000fac:	e05f      	b.n	800106e <LCD1602_write+0x196>
	else if(mode_8_4_I2C == 2)	//4 bits mode
 8000fae:	4b32      	ldr	r3, [pc, #200]	@ (8001078 <LCD1602_write+0x1a0>)
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	2b02      	cmp	r3, #2
 8000fb4:	d15b      	bne.n	800106e <LCD1602_write+0x196>
		HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 8000fb6:	4b36      	ldr	r3, [pc, #216]	@ (8001090 <LCD1602_write+0x1b8>)
 8000fb8:	6818      	ldr	r0, [r3, #0]
 8000fba:	4b36      	ldr	r3, [pc, #216]	@ (8001094 <LCD1602_write+0x1bc>)
 8000fbc:	8819      	ldrh	r1, [r3, #0]
 8000fbe:	7bbb      	ldrb	r3, [r7, #14]
 8000fc0:	f003 0301 	and.w	r3, r3, #1
 8000fc4:	b2db      	uxtb	r3, r3
 8000fc6:	461a      	mov	r2, r3
 8000fc8:	f001 fa2a 	bl	8002420 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 8000fcc:	4b30      	ldr	r3, [pc, #192]	@ (8001090 <LCD1602_write+0x1b8>)
 8000fce:	6818      	ldr	r0, [r3, #0]
 8000fd0:	4b31      	ldr	r3, [pc, #196]	@ (8001098 <LCD1602_write+0x1c0>)
 8000fd2:	8819      	ldrh	r1, [r3, #0]
 8000fd4:	7bbb      	ldrb	r3, [r7, #14]
 8000fd6:	f003 0302 	and.w	r3, r3, #2
 8000fda:	b2db      	uxtb	r3, r3
 8000fdc:	461a      	mov	r2, r3
 8000fde:	f001 fa1f 	bl	8002420 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 8000fe2:	4b2b      	ldr	r3, [pc, #172]	@ (8001090 <LCD1602_write+0x1b8>)
 8000fe4:	6818      	ldr	r0, [r3, #0]
 8000fe6:	4b2d      	ldr	r3, [pc, #180]	@ (800109c <LCD1602_write+0x1c4>)
 8000fe8:	8819      	ldrh	r1, [r3, #0]
 8000fea:	7bbb      	ldrb	r3, [r7, #14]
 8000fec:	f003 0304 	and.w	r3, r3, #4
 8000ff0:	b2db      	uxtb	r3, r3
 8000ff2:	461a      	mov	r2, r3
 8000ff4:	f001 fa14 	bl	8002420 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 8000ff8:	4b25      	ldr	r3, [pc, #148]	@ (8001090 <LCD1602_write+0x1b8>)
 8000ffa:	6818      	ldr	r0, [r3, #0]
 8000ffc:	4b28      	ldr	r3, [pc, #160]	@ (80010a0 <LCD1602_write+0x1c8>)
 8000ffe:	8819      	ldrh	r1, [r3, #0]
 8001000:	7bbb      	ldrb	r3, [r7, #14]
 8001002:	f003 0308 	and.w	r3, r3, #8
 8001006:	b2db      	uxtb	r3, r3
 8001008:	461a      	mov	r2, r3
 800100a:	f001 fa09 	bl	8002420 <HAL_GPIO_WritePin>
		LCD1602_EnablePulse();
 800100e:	f7ff ff21 	bl	8000e54 <LCD1602_EnablePulse>
		HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 8001012:	4b1f      	ldr	r3, [pc, #124]	@ (8001090 <LCD1602_write+0x1b8>)
 8001014:	6818      	ldr	r0, [r3, #0]
 8001016:	4b1f      	ldr	r3, [pc, #124]	@ (8001094 <LCD1602_write+0x1bc>)
 8001018:	8819      	ldrh	r1, [r3, #0]
 800101a:	7bfb      	ldrb	r3, [r7, #15]
 800101c:	f003 0301 	and.w	r3, r3, #1
 8001020:	b2db      	uxtb	r3, r3
 8001022:	461a      	mov	r2, r3
 8001024:	f001 f9fc 	bl	8002420 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 8001028:	4b19      	ldr	r3, [pc, #100]	@ (8001090 <LCD1602_write+0x1b8>)
 800102a:	6818      	ldr	r0, [r3, #0]
 800102c:	4b1a      	ldr	r3, [pc, #104]	@ (8001098 <LCD1602_write+0x1c0>)
 800102e:	8819      	ldrh	r1, [r3, #0]
 8001030:	7bfb      	ldrb	r3, [r7, #15]
 8001032:	f003 0302 	and.w	r3, r3, #2
 8001036:	b2db      	uxtb	r3, r3
 8001038:	461a      	mov	r2, r3
 800103a:	f001 f9f1 	bl	8002420 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 800103e:	4b14      	ldr	r3, [pc, #80]	@ (8001090 <LCD1602_write+0x1b8>)
 8001040:	6818      	ldr	r0, [r3, #0]
 8001042:	4b16      	ldr	r3, [pc, #88]	@ (800109c <LCD1602_write+0x1c4>)
 8001044:	8819      	ldrh	r1, [r3, #0]
 8001046:	7bfb      	ldrb	r3, [r7, #15]
 8001048:	f003 0304 	and.w	r3, r3, #4
 800104c:	b2db      	uxtb	r3, r3
 800104e:	461a      	mov	r2, r3
 8001050:	f001 f9e6 	bl	8002420 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 8001054:	4b0e      	ldr	r3, [pc, #56]	@ (8001090 <LCD1602_write+0x1b8>)
 8001056:	6818      	ldr	r0, [r3, #0]
 8001058:	4b11      	ldr	r3, [pc, #68]	@ (80010a0 <LCD1602_write+0x1c8>)
 800105a:	8819      	ldrh	r1, [r3, #0]
 800105c:	7bfb      	ldrb	r3, [r7, #15]
 800105e:	f003 0308 	and.w	r3, r3, #8
 8001062:	b2db      	uxtb	r3, r3
 8001064:	461a      	mov	r2, r3
 8001066:	f001 f9db 	bl	8002420 <HAL_GPIO_WritePin>
		LCD1602_EnablePulse();
 800106a:	f7ff fef3 	bl	8000e54 <LCD1602_EnablePulse>
}
 800106e:	bf00      	nop
 8001070:	3710      	adds	r7, #16
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	20000000 	.word	0x20000000
 800107c:	200000d0 	.word	0x200000d0
 8001080:	200000d4 	.word	0x200000d4
 8001084:	200000d6 	.word	0x200000d6
 8001088:	200000d8 	.word	0x200000d8
 800108c:	200000da 	.word	0x200000da
 8001090:	200000dc 	.word	0x200000dc
 8001094:	200000e0 	.word	0x200000e0
 8001098:	200000e2 	.word	0x200000e2
 800109c:	200000e4 	.word	0x200000e4
 80010a0:	200000e6 	.word	0x200000e6
 80010a4:	00000000 	.word	0x00000000

080010a8 <LCD1602_TIM_Config>:
//4) Microsecond delay functions
static void LCD1602_TIM_Config(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b088      	sub	sp, #32
 80010ac:	af00      	add	r7, sp, #0
	RCC_ClkInitTypeDef myCLKtypeDef;
	uint32_t clockSpeed;
	uint32_t flashLatencyVar;
	HAL_RCC_GetClockConfig(&myCLKtypeDef, &flashLatencyVar);
 80010ae:	1d3a      	adds	r2, r7, #4
 80010b0:	f107 0308 	add.w	r3, r7, #8
 80010b4:	4611      	mov	r1, r2
 80010b6:	4618      	mov	r0, r3
 80010b8:	f001 fe7c 	bl	8002db4 <HAL_RCC_GetClockConfig>
	if(myCLKtypeDef.APB1CLKDivider == RCC_HCLK_DIV1)
 80010bc:	697b      	ldr	r3, [r7, #20]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d103      	bne.n	80010ca <LCD1602_TIM_Config+0x22>
	{
		clockSpeed = HAL_RCC_GetPCLK1Freq();
 80010c2:	f001 fe4f 	bl	8002d64 <HAL_RCC_GetPCLK1Freq>
 80010c6:	61f8      	str	r0, [r7, #28]
 80010c8:	e004      	b.n	80010d4 <LCD1602_TIM_Config+0x2c>
	}
	else
	{
		clockSpeed = HAL_RCC_GetPCLK1Freq()*2;
 80010ca:	f001 fe4b 	bl	8002d64 <HAL_RCC_GetPCLK1Freq>
 80010ce:	4603      	mov	r3, r0
 80010d0:	005b      	lsls	r3, r3, #1
 80010d2:	61fb      	str	r3, [r7, #28]
	}
	clockSpeed *= 0.000001;
 80010d4:	69f8      	ldr	r0, [r7, #28]
 80010d6:	f7ff fb37 	bl	8000748 <__aeabi_ui2d>
 80010da:	a321      	add	r3, pc, #132	@ (adr r3, 8001160 <LCD1602_TIM_Config+0xb8>)
 80010dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010e0:	f7ff f8c6 	bl	8000270 <__aeabi_dmul>
 80010e4:	4602      	mov	r2, r0
 80010e6:	460b      	mov	r3, r1
 80010e8:	4610      	mov	r0, r2
 80010ea:	4619      	mov	r1, r3
 80010ec:	f7ff fba6 	bl	800083c <__aeabi_d2uiz>
 80010f0:	4603      	mov	r3, r0
 80010f2:	61fb      	str	r3, [r7, #28]
	
	//Enable clock for TIM2 timer
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;  // 0x1
 80010f4:	4b18      	ldr	r3, [pc, #96]	@ (8001158 <LCD1602_TIM_Config+0xb0>)
 80010f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010f8:	4a17      	ldr	r2, [pc, #92]	@ (8001158 <LCD1602_TIM_Config+0xb0>)
 80010fa:	f043 0302 	orr.w	r3, r3, #2
 80010fe:	6413      	str	r3, [r2, #64]	@ 0x40
	//Set the mode to Count up
	TIM3->CR1 &= ~(0x0010);
 8001100:	4b16      	ldr	r3, [pc, #88]	@ (800115c <LCD1602_TIM_Config+0xb4>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	4a15      	ldr	r2, [pc, #84]	@ (800115c <LCD1602_TIM_Config+0xb4>)
 8001106:	f023 0310 	bic.w	r3, r3, #16
 800110a:	6013      	str	r3, [r2, #0]
	//Enable Update Event
	TIM3->CR1 &= ~(0x0001);
 800110c:	4b13      	ldr	r3, [pc, #76]	@ (800115c <LCD1602_TIM_Config+0xb4>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a12      	ldr	r2, [pc, #72]	@ (800115c <LCD1602_TIM_Config+0xb4>)
 8001112:	f023 0301 	bic.w	r3, r3, #1
 8001116:	6013      	str	r3, [r2, #0]
	//Update request source 
	TIM3->CR1 &= ~(1UL << 2);
 8001118:	4b10      	ldr	r3, [pc, #64]	@ (800115c <LCD1602_TIM_Config+0xb4>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4a0f      	ldr	r2, [pc, #60]	@ (800115c <LCD1602_TIM_Config+0xb4>)
 800111e:	f023 0304 	bic.w	r3, r3, #4
 8001122:	6013      	str	r3, [r2, #0]
	// Set bit 3 High to enable One-Pulse mode
	TIM3->CR1 |= (1UL << 3);				  
 8001124:	4b0d      	ldr	r3, [pc, #52]	@ (800115c <LCD1602_TIM_Config+0xb4>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4a0c      	ldr	r2, [pc, #48]	@ (800115c <LCD1602_TIM_Config+0xb4>)
 800112a:	f043 0308 	orr.w	r3, r3, #8
 800112e:	6013      	str	r3, [r2, #0]
	//Set the Prescalar
	TIM3->PSC = clockSpeed-1;
 8001130:	4a0a      	ldr	r2, [pc, #40]	@ (800115c <LCD1602_TIM_Config+0xb4>)
 8001132:	69fb      	ldr	r3, [r7, #28]
 8001134:	3b01      	subs	r3, #1
 8001136:	6293      	str	r3, [r2, #40]	@ 0x28
	//Set and Auto-Reload Value to delay the timer 1 sec
	TIM3->ARR = 10-1; 								// The Flag sets when overflows
 8001138:	4b08      	ldr	r3, [pc, #32]	@ (800115c <LCD1602_TIM_Config+0xb4>)
 800113a:	2209      	movs	r2, #9
 800113c:	62da      	str	r2, [r3, #44]	@ 0x2c
	//Event generation handling to reset the counter
	TIM3->EGR = 1; 					//Update generate auto
 800113e:	4b07      	ldr	r3, [pc, #28]	@ (800115c <LCD1602_TIM_Config+0xb4>)
 8001140:	2201      	movs	r2, #1
 8001142:	615a      	str	r2, [r3, #20]
	TIM3->SR &= ~(0x0001);	//Clear Update interrupt flag
 8001144:	4b05      	ldr	r3, [pc, #20]	@ (800115c <LCD1602_TIM_Config+0xb4>)
 8001146:	691b      	ldr	r3, [r3, #16]
 8001148:	4a04      	ldr	r2, [pc, #16]	@ (800115c <LCD1602_TIM_Config+0xb4>)
 800114a:	f023 0301 	bic.w	r3, r3, #1
 800114e:	6113      	str	r3, [r2, #16]
}
 8001150:	bf00      	nop
 8001152:	3720      	adds	r7, #32
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	40023800 	.word	0x40023800
 800115c:	40000400 	.word	0x40000400
 8001160:	a0b5ed8d 	.word	0xa0b5ed8d
 8001164:	3eb0c6f7 	.word	0x3eb0c6f7

08001168 <LCD1602_TIM_MicorSecDelay>:
static void LCD1602_TIM_MicorSecDelay(uint32_t uSecDelay)
{
 8001168:	b480      	push	{r7}
 800116a:	b083      	sub	sp, #12
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
	TIM3->ARR = uSecDelay-1;
 8001170:	4a0e      	ldr	r2, [pc, #56]	@ (80011ac <LCD1602_TIM_MicorSecDelay+0x44>)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	3b01      	subs	r3, #1
 8001176:	62d3      	str	r3, [r2, #44]	@ 0x2c
	TIM3->SR &= ~(0x0001);  // Clear UEV flag
 8001178:	4b0c      	ldr	r3, [pc, #48]	@ (80011ac <LCD1602_TIM_MicorSecDelay+0x44>)
 800117a:	691b      	ldr	r3, [r3, #16]
 800117c:	4a0b      	ldr	r2, [pc, #44]	@ (80011ac <LCD1602_TIM_MicorSecDelay+0x44>)
 800117e:	f023 0301 	bic.w	r3, r3, #1
 8001182:	6113      	str	r3, [r2, #16]
	TIM3->CR1 |= 1UL;
 8001184:	4b09      	ldr	r3, [pc, #36]	@ (80011ac <LCD1602_TIM_MicorSecDelay+0x44>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	4a08      	ldr	r2, [pc, #32]	@ (80011ac <LCD1602_TIM_MicorSecDelay+0x44>)
 800118a:	f043 0301 	orr.w	r3, r3, #1
 800118e:	6013      	str	r3, [r2, #0]
	while((TIM3->SR&0x0001) != 1);
 8001190:	bf00      	nop
 8001192:	4b06      	ldr	r3, [pc, #24]	@ (80011ac <LCD1602_TIM_MicorSecDelay+0x44>)
 8001194:	691b      	ldr	r3, [r3, #16]
 8001196:	f003 0301 	and.w	r3, r3, #1
 800119a:	2b01      	cmp	r3, #1
 800119c:	d1f9      	bne.n	8001192 <LCD1602_TIM_MicorSecDelay+0x2a>
}
 800119e:	bf00      	nop
 80011a0:	bf00      	nop
 80011a2:	370c      	adds	r7, #12
 80011a4:	46bd      	mov	sp, r7
 80011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011aa:	4770      	bx	lr
 80011ac:	40000400 	.word	0x40000400

080011b0 <LCD1602_writeCommand>:
//5) Write command
static void LCD1602_writeCommand(uint8_t command)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b082      	sub	sp, #8
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	4603      	mov	r3, r0
 80011b8:	71fb      	strb	r3, [r7, #7]
	//Set RS to 0
	LCD1602_RS(false);
 80011ba:	2000      	movs	r0, #0
 80011bc:	f7ff fe6a 	bl	8000e94 <LCD1602_RS>
	//Call low level write parallel function
	LCD1602_write(command);
 80011c0:	79fb      	ldrb	r3, [r7, #7]
 80011c2:	4618      	mov	r0, r3
 80011c4:	f7ff fe88 	bl	8000ed8 <LCD1602_write>
}
 80011c8:	bf00      	nop
 80011ca:	3708      	adds	r7, #8
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}

080011d0 <LCD1602_writeData>:
//6) Write 8 bits data
static void LCD1602_writeData(uint8_t data)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	4603      	mov	r3, r0
 80011d8:	71fb      	strb	r3, [r7, #7]
	//Set RS to 1
	LCD1602_RS(true);
 80011da:	2001      	movs	r0, #1
 80011dc:	f7ff fe5a 	bl	8000e94 <LCD1602_RS>
	//Call low level write parallel function
	LCD1602_write(data);
 80011e0:	79fb      	ldrb	r3, [r7, #7]
 80011e2:	4618      	mov	r0, r3
 80011e4:	f7ff fe78 	bl	8000ed8 <LCD1602_write>
}
 80011e8:	bf00      	nop
 80011ea:	3708      	adds	r7, #8
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}

080011f0 <LCD1602_write4bitCommand>:
//7) Write 4 bits command, *FOR 4 BITS MODE ONLY*
static void LCD1602_write4bitCommand(uint8_t nibble)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b084      	sub	sp, #16
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	4603      	mov	r3, r0
 80011f8:	71fb      	strb	r3, [r7, #7]
	uint8_t LSB_nibble = nibble&0xF;
 80011fa:	79fb      	ldrb	r3, [r7, #7]
 80011fc:	f003 030f 	and.w	r3, r3, #15
 8001200:	73fb      	strb	r3, [r7, #15]
	//Set RS to 0
	LCD1602_RS(false);
 8001202:	2000      	movs	r0, #0
 8001204:	f7ff fe46 	bl	8000e94 <LCD1602_RS>
	//LSB data
	HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 8001208:	4b18      	ldr	r3, [pc, #96]	@ (800126c <LCD1602_write4bitCommand+0x7c>)
 800120a:	6818      	ldr	r0, [r3, #0]
 800120c:	4b18      	ldr	r3, [pc, #96]	@ (8001270 <LCD1602_write4bitCommand+0x80>)
 800120e:	8819      	ldrh	r1, [r3, #0]
 8001210:	7bfb      	ldrb	r3, [r7, #15]
 8001212:	f003 0301 	and.w	r3, r3, #1
 8001216:	b2db      	uxtb	r3, r3
 8001218:	461a      	mov	r2, r3
 800121a:	f001 f901 	bl	8002420 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 800121e:	4b13      	ldr	r3, [pc, #76]	@ (800126c <LCD1602_write4bitCommand+0x7c>)
 8001220:	6818      	ldr	r0, [r3, #0]
 8001222:	4b14      	ldr	r3, [pc, #80]	@ (8001274 <LCD1602_write4bitCommand+0x84>)
 8001224:	8819      	ldrh	r1, [r3, #0]
 8001226:	7bfb      	ldrb	r3, [r7, #15]
 8001228:	f003 0302 	and.w	r3, r3, #2
 800122c:	b2db      	uxtb	r3, r3
 800122e:	461a      	mov	r2, r3
 8001230:	f001 f8f6 	bl	8002420 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 8001234:	4b0d      	ldr	r3, [pc, #52]	@ (800126c <LCD1602_write4bitCommand+0x7c>)
 8001236:	6818      	ldr	r0, [r3, #0]
 8001238:	4b0f      	ldr	r3, [pc, #60]	@ (8001278 <LCD1602_write4bitCommand+0x88>)
 800123a:	8819      	ldrh	r1, [r3, #0]
 800123c:	7bfb      	ldrb	r3, [r7, #15]
 800123e:	f003 0304 	and.w	r3, r3, #4
 8001242:	b2db      	uxtb	r3, r3
 8001244:	461a      	mov	r2, r3
 8001246:	f001 f8eb 	bl	8002420 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 800124a:	4b08      	ldr	r3, [pc, #32]	@ (800126c <LCD1602_write4bitCommand+0x7c>)
 800124c:	6818      	ldr	r0, [r3, #0]
 800124e:	4b0b      	ldr	r3, [pc, #44]	@ (800127c <LCD1602_write4bitCommand+0x8c>)
 8001250:	8819      	ldrh	r1, [r3, #0]
 8001252:	7bfb      	ldrb	r3, [r7, #15]
 8001254:	f003 0308 	and.w	r3, r3, #8
 8001258:	b2db      	uxtb	r3, r3
 800125a:	461a      	mov	r2, r3
 800125c:	f001 f8e0 	bl	8002420 <HAL_GPIO_WritePin>
	//Write the Enable pulse
	LCD1602_EnablePulse();
 8001260:	f7ff fdf8 	bl	8000e54 <LCD1602_EnablePulse>
}
 8001264:	bf00      	nop
 8001266:	3710      	adds	r7, #16
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	200000dc 	.word	0x200000dc
 8001270:	200000e0 	.word	0x200000e0
 8001274:	200000e2 	.word	0x200000e2
 8001278:	200000e4 	.word	0x200000e4
 800127c:	200000e6 	.word	0x200000e6

08001280 <LCD1602_Begin4BIT>:
	LCD1602_writeCommand(LCD_CLEARDISPLAY);
	HAL_Delay(2);
}
//2) LCD begin 4 bits function
void LCD1602_Begin4BIT(GPIO_TypeDef* PORT_RS_E, uint16_t RS, uint16_t E, GPIO_TypeDef* PORT_MSBs4to7, uint16_t D4, uint16_t D5, uint16_t D6, uint16_t D7)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b084      	sub	sp, #16
 8001284:	af00      	add	r7, sp, #0
 8001286:	60f8      	str	r0, [r7, #12]
 8001288:	607b      	str	r3, [r7, #4]
 800128a:	460b      	mov	r3, r1
 800128c:	817b      	strh	r3, [r7, #10]
 800128e:	4613      	mov	r3, r2
 8001290:	813b      	strh	r3, [r7, #8]
	//Set GPIO Ports and Pins data
	PORT_RS_and_E = PORT_RS_E;
 8001292:	4a27      	ldr	r2, [pc, #156]	@ (8001330 <LCD1602_Begin4BIT+0xb0>)
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	6013      	str	r3, [r2, #0]
	PIN_RS = RS;
 8001298:	4a26      	ldr	r2, [pc, #152]	@ (8001334 <LCD1602_Begin4BIT+0xb4>)
 800129a:	897b      	ldrh	r3, [r7, #10]
 800129c:	8013      	strh	r3, [r2, #0]
	PIN_E = E;
 800129e:	4a26      	ldr	r2, [pc, #152]	@ (8001338 <LCD1602_Begin4BIT+0xb8>)
 80012a0:	893b      	ldrh	r3, [r7, #8]
 80012a2:	8013      	strh	r3, [r2, #0]
	PORT_MSB = PORT_MSBs4to7;
 80012a4:	4a25      	ldr	r2, [pc, #148]	@ (800133c <LCD1602_Begin4BIT+0xbc>)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	6013      	str	r3, [r2, #0]
	D4_PIN = D4;
 80012aa:	4a25      	ldr	r2, [pc, #148]	@ (8001340 <LCD1602_Begin4BIT+0xc0>)
 80012ac:	8b3b      	ldrh	r3, [r7, #24]
 80012ae:	8013      	strh	r3, [r2, #0]
	D5_PIN = D5;
 80012b0:	4a24      	ldr	r2, [pc, #144]	@ (8001344 <LCD1602_Begin4BIT+0xc4>)
 80012b2:	8bbb      	ldrh	r3, [r7, #28]
 80012b4:	8013      	strh	r3, [r2, #0]
	D6_PIN = D6;
 80012b6:	4a24      	ldr	r2, [pc, #144]	@ (8001348 <LCD1602_Begin4BIT+0xc8>)
 80012b8:	8c3b      	ldrh	r3, [r7, #32]
 80012ba:	8013      	strh	r3, [r2, #0]
	D7_PIN = D7;
 80012bc:	4a23      	ldr	r2, [pc, #140]	@ (800134c <LCD1602_Begin4BIT+0xcc>)
 80012be:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80012c0:	8013      	strh	r3, [r2, #0]
	//Initialise microsecond timer
	LCD1602_TIM_Config();
 80012c2:	f7ff fef1 	bl	80010a8 <LCD1602_TIM_Config>
	//Set the mode to 4 bits
	mode_8_4_I2C = 2;
 80012c6:	4b22      	ldr	r3, [pc, #136]	@ (8001350 <LCD1602_Begin4BIT+0xd0>)
 80012c8:	2202      	movs	r2, #2
 80012ca:	701a      	strb	r2, [r3, #0]
	//Function set variable to 4 bits mode
	FunctionSet = 0x28;
 80012cc:	4b21      	ldr	r3, [pc, #132]	@ (8001354 <LCD1602_Begin4BIT+0xd4>)
 80012ce:	2228      	movs	r2, #40	@ 0x28
 80012d0:	701a      	strb	r2, [r3, #0]
	
	//Initialise LCD
	//1. Wait at least 15ms
	HAL_Delay(20);
 80012d2:	2014      	movs	r0, #20
 80012d4:	f000 fd58 	bl	8001d88 <HAL_Delay>
	//2. Attentions sequence
	LCD1602_write4bitCommand(0x3);
 80012d8:	2003      	movs	r0, #3
 80012da:	f7ff ff89 	bl	80011f0 <LCD1602_write4bitCommand>
	HAL_Delay(5);
 80012de:	2005      	movs	r0, #5
 80012e0:	f000 fd52 	bl	8001d88 <HAL_Delay>
	LCD1602_write4bitCommand(0x3);
 80012e4:	2003      	movs	r0, #3
 80012e6:	f7ff ff83 	bl	80011f0 <LCD1602_write4bitCommand>
	HAL_Delay(1);
 80012ea:	2001      	movs	r0, #1
 80012ec:	f000 fd4c 	bl	8001d88 <HAL_Delay>
	LCD1602_write4bitCommand(0x3);
 80012f0:	2003      	movs	r0, #3
 80012f2:	f7ff ff7d 	bl	80011f0 <LCD1602_write4bitCommand>
	HAL_Delay(1);
 80012f6:	2001      	movs	r0, #1
 80012f8:	f000 fd46 	bl	8001d88 <HAL_Delay>
	LCD1602_write4bitCommand(0x2);  //4 bit mode
 80012fc:	2002      	movs	r0, #2
 80012fe:	f7ff ff77 	bl	80011f0 <LCD1602_write4bitCommand>
	HAL_Delay(1);
 8001302:	2001      	movs	r0, #1
 8001304:	f000 fd40 	bl	8001d88 <HAL_Delay>
	//3. Display control (Display ON, Cursor ON, blink cursor)
	LCD1602_writeCommand(LCD_DISPLAYCONTROL | LCD_DISPLAY_B | LCD_DISPLAY_C | LCD_DISPLAY_D);
 8001308:	200f      	movs	r0, #15
 800130a:	f7ff ff51 	bl	80011b0 <LCD1602_writeCommand>
	//4. Clear LCD and return home
	LCD1602_writeCommand(LCD_CLEARDISPLAY);
 800130e:	2001      	movs	r0, #1
 8001310:	f7ff ff4e 	bl	80011b0 <LCD1602_writeCommand>
	HAL_Delay(3);
 8001314:	2003      	movs	r0, #3
 8001316:	f000 fd37 	bl	8001d88 <HAL_Delay>
	//4. Function set; Enable 2 lines, Data length to 8 bits
	LCD1602_writeCommand(LCD_FUNCTIONSET | LCD_FUNCTION_N);
 800131a:	2028      	movs	r0, #40	@ 0x28
 800131c:	f7ff ff48 	bl	80011b0 <LCD1602_writeCommand>
	HAL_Delay(3);
 8001320:	2003      	movs	r0, #3
 8001322:	f000 fd31 	bl	8001d88 <HAL_Delay>
}
 8001326:	bf00      	nop
 8001328:	3710      	adds	r7, #16
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	200000c8 	.word	0x200000c8
 8001334:	200000cc 	.word	0x200000cc
 8001338:	200000ce 	.word	0x200000ce
 800133c:	200000dc 	.word	0x200000dc
 8001340:	200000e0 	.word	0x200000e0
 8001344:	200000e2 	.word	0x200000e2
 8001348:	200000e4 	.word	0x200000e4
 800134c:	200000e6 	.word	0x200000e6
 8001350:	20000000 	.word	0x20000000
 8001354:	20000002 	.word	0x20000002

08001358 <LCD1602_print>:
//3) LCD print string
void LCD1602_print(char string[])
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b084      	sub	sp, #16
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
	for(uint8_t i=0;  i< 16 && string[i]!=NULL; i++)
 8001360:	2300      	movs	r3, #0
 8001362:	73fb      	strb	r3, [r7, #15]
 8001364:	e009      	b.n	800137a <LCD1602_print+0x22>
	{
		LCD1602_writeData((uint8_t)string[i]);
 8001366:	7bfb      	ldrb	r3, [r7, #15]
 8001368:	687a      	ldr	r2, [r7, #4]
 800136a:	4413      	add	r3, r2
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	4618      	mov	r0, r3
 8001370:	f7ff ff2e 	bl	80011d0 <LCD1602_writeData>
	for(uint8_t i=0;  i< 16 && string[i]!=NULL; i++)
 8001374:	7bfb      	ldrb	r3, [r7, #15]
 8001376:	3301      	adds	r3, #1
 8001378:	73fb      	strb	r3, [r7, #15]
 800137a:	7bfb      	ldrb	r3, [r7, #15]
 800137c:	2b0f      	cmp	r3, #15
 800137e:	d805      	bhi.n	800138c <LCD1602_print+0x34>
 8001380:	7bfb      	ldrb	r3, [r7, #15]
 8001382:	687a      	ldr	r2, [r7, #4]
 8001384:	4413      	add	r3, r2
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d1ec      	bne.n	8001366 <LCD1602_print+0xe>
	}
}
 800138c:	bf00      	nop
 800138e:	3710      	adds	r7, #16
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}

08001394 <LCD1602_setCursor>:
//4) set cursor position
void LCD1602_setCursor(uint8_t row, uint8_t col)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b084      	sub	sp, #16
 8001398:	af00      	add	r7, sp, #0
 800139a:	4603      	mov	r3, r0
 800139c:	460a      	mov	r2, r1
 800139e:	71fb      	strb	r3, [r7, #7]
 80013a0:	4613      	mov	r3, r2
 80013a2:	71bb      	strb	r3, [r7, #6]
	uint8_t maskData;
	maskData = (col-1)&0x0F;
 80013a4:	79bb      	ldrb	r3, [r7, #6]
 80013a6:	3b01      	subs	r3, #1
 80013a8:	b2db      	uxtb	r3, r3
 80013aa:	f003 030f 	and.w	r3, r3, #15
 80013ae:	73fb      	strb	r3, [r7, #15]
	if(row==1)
 80013b0:	79fb      	ldrb	r3, [r7, #7]
 80013b2:	2b01      	cmp	r3, #1
 80013b4:	d108      	bne.n	80013c8 <LCD1602_setCursor+0x34>
	{
		maskData |= (0x80);
 80013b6:	7bfb      	ldrb	r3, [r7, #15]
 80013b8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80013bc:	73fb      	strb	r3, [r7, #15]
		LCD1602_writeCommand(maskData);
 80013be:	7bfb      	ldrb	r3, [r7, #15]
 80013c0:	4618      	mov	r0, r3
 80013c2:	f7ff fef5 	bl	80011b0 <LCD1602_writeCommand>
	else
	{
		maskData |= (0xc0);
		LCD1602_writeCommand(maskData);
	}
}	
 80013c6:	e007      	b.n	80013d8 <LCD1602_setCursor+0x44>
		maskData |= (0xc0);
 80013c8:	7bfb      	ldrb	r3, [r7, #15]
 80013ca:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 80013ce:	73fb      	strb	r3, [r7, #15]
		LCD1602_writeCommand(maskData);
 80013d0:	7bfb      	ldrb	r3, [r7, #15]
 80013d2:	4618      	mov	r0, r3
 80013d4:	f7ff feec 	bl	80011b0 <LCD1602_writeCommand>
}	
 80013d8:	bf00      	nop
 80013da:	3710      	adds	r7, #16
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}

080013e0 <LCD1602_1stLine>:
void LCD1602_1stLine(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
	LCD1602_setCursor(1,1);
 80013e4:	2101      	movs	r1, #1
 80013e6:	2001      	movs	r0, #1
 80013e8:	f7ff ffd4 	bl	8001394 <LCD1602_setCursor>
}
 80013ec:	bf00      	nop
 80013ee:	bd80      	pop	{r7, pc}

080013f0 <LCD1602_2ndLine>:
void LCD1602_2ndLine(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
	LCD1602_setCursor(2,1);
 80013f4:	2101      	movs	r1, #1
 80013f6:	2002      	movs	r0, #2
 80013f8:	f7ff ffcc 	bl	8001394 <LCD1602_setCursor>
}
 80013fc:	bf00      	nop
 80013fe:	bd80      	pop	{r7, pc}

08001400 <LCD1602_clear>:
	DisplayControl |= (0x02);
	LCD1602_writeCommand(DisplayControl);
}
//7) Clear display
void LCD1602_clear(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0
	LCD1602_writeCommand(LCD_CLEARDISPLAY);
 8001404:	2001      	movs	r0, #1
 8001406:	f7ff fed3 	bl	80011b0 <LCD1602_writeCommand>
	HAL_Delay(3);
 800140a:	2003      	movs	r0, #3
 800140c:	f000 fcbc 	bl	8001d88 <HAL_Delay>
}
 8001410:	bf00      	nop
 8001412:	bd80      	pop	{r7, pc}

08001414 <LCD1602_noBlink>:
//8) Blinking cursor
void LCD1602_noBlink(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
	DisplayControl &= ~(0x01);
 8001418:	4b06      	ldr	r3, [pc, #24]	@ (8001434 <LCD1602_noBlink+0x20>)
 800141a:	781b      	ldrb	r3, [r3, #0]
 800141c:	f023 0301 	bic.w	r3, r3, #1
 8001420:	b2da      	uxtb	r2, r3
 8001422:	4b04      	ldr	r3, [pc, #16]	@ (8001434 <LCD1602_noBlink+0x20>)
 8001424:	701a      	strb	r2, [r3, #0]
	LCD1602_writeCommand(DisplayControl);
 8001426:	4b03      	ldr	r3, [pc, #12]	@ (8001434 <LCD1602_noBlink+0x20>)
 8001428:	781b      	ldrb	r3, [r3, #0]
 800142a:	4618      	mov	r0, r3
 800142c:	f7ff fec0 	bl	80011b0 <LCD1602_writeCommand>
}
 8001430:	bf00      	nop
 8001432:	bd80      	pop	{r7, pc}
 8001434:	20000001 	.word	0x20000001

08001438 <HAL_GPIO_EXTI_Callback>:

extern osSemaphoreId_t SemBinGolpeHandle;
extern osMessageQueueId_t ColaEventoHandle;
extern osSemaphoreId_t SemBinIRHandle;//Sem√°foro para el sensor IR

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af00      	add	r7, sp, #0
 800143e:	4603      	mov	r3, r0
 8001440:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_0)
 8001442:	88fb      	ldrh	r3, [r7, #6]
 8001444:	2b01      	cmp	r3, #1
 8001446:	d104      	bne.n	8001452 <HAL_GPIO_EXTI_Callback+0x1a>
	{
		//liberamos al semaforo con la interrupcion
		osSemaphoreRelease(SemBinGolpeHandle);
 8001448:	4b08      	ldr	r3, [pc, #32]	@ (800146c <HAL_GPIO_EXTI_Callback+0x34>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4618      	mov	r0, r3
 800144e:	f003 fa9b 	bl	8004988 <osSemaphoreRelease>
	}
	if (GPIO_Pin == IR1_SENSOR_Pin)
 8001452:	88fb      	ldrh	r3, [r7, #6]
 8001454:	2b02      	cmp	r3, #2
 8001456:	d104      	bne.n	8001462 <HAL_GPIO_EXTI_Callback+0x2a>
	    {
	            osSemaphoreRelease(SemBinIRHandle);
 8001458:	4b05      	ldr	r3, [pc, #20]	@ (8001470 <HAL_GPIO_EXTI_Callback+0x38>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4618      	mov	r0, r3
 800145e:	f003 fa93 	bl	8004988 <osSemaphoreRelease>
	    }
}
 8001462:	bf00      	nop
 8001464:	3708      	adds	r7, #8
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	20000184 	.word	0x20000184
 8001470:	20000188 	.word	0x20000188

08001474 <Start_Input_Task>:
// ASUMIMOS:
// 1. Existe 'SemBinIRHandle' (creado en main.c)
// 2. La ISR de GPIOC_PIN_1 libera 'SemBinIRHandle'.

void Start_Input_Task(void *argument)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b084      	sub	sp, #16
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
    EventoJuego mensaje_evento;
    // Timeout peque√±o para evitar bloqueo infinito y ceder CPU a otras tareas
    const uint32_t check_timeout = 10;
 800147c:	230a      	movs	r3, #10
 800147e:	60fb      	str	r3, [r7, #12]
    for(;;)
    {
        // ----------------------------------------------------
        // 1. MANEJO DE EVENTO GOLPE (GPIOA, PIN_0)
        // ----------------------------------------------------
        if (osSemaphoreAcquire(SemBinGolpeHandle, check_timeout) == osOK)
 8001480:	4b22      	ldr	r3, [pc, #136]	@ (800150c <Start_Input_Task+0x98>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	68f9      	ldr	r1, [r7, #12]
 8001486:	4618      	mov	r0, r3
 8001488:	f003 fa2c 	bl	80048e4 <osSemaphoreAcquire>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d11e      	bne.n	80014d0 <Start_Input_Task+0x5c>
        {
            // Retardo para el anti-rebote (despu√©s de despertar)
            osDelay(50);
 8001492:	2032      	movs	r0, #50	@ 0x32
 8001494:	f003 f982 	bl	800479c <osDelay>

            // Confirmamos que la se√±al sigue activa (Golpe)
            if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET)
 8001498:	2101      	movs	r1, #1
 800149a:	481d      	ldr	r0, [pc, #116]	@ (8001510 <Start_Input_Task+0x9c>)
 800149c:	f000 ffa8 	bl	80023f0 <HAL_GPIO_ReadPin>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b01      	cmp	r3, #1
 80014a4:	d114      	bne.n	80014d0 <Start_Input_Task+0x5c>
            {
                mensaje_evento = Event_GOLPE;
 80014a6:	2301      	movs	r3, #1
 80014a8:	72fb      	strb	r3, [r7, #11]
                osMessageQueuePut(ColaEventoHandle, &mensaje_evento, 0, 0);
 80014aa:	4b1a      	ldr	r3, [pc, #104]	@ (8001514 <Start_Input_Task+0xa0>)
 80014ac:	6818      	ldr	r0, [r3, #0]
 80014ae:	f107 010b 	add.w	r1, r7, #11
 80014b2:	2300      	movs	r3, #0
 80014b4:	2200      	movs	r2, #0
 80014b6:	f003 fb1f 	bl	8004af8 <osMessageQueuePut>

                // L√≥gica LCD si fuera necesaria para el golpe

                // Esperamos a que se libere el pulsador
                while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET){
 80014ba:	e002      	b.n	80014c2 <Start_Input_Task+0x4e>
                    osDelay(10);
 80014bc:	200a      	movs	r0, #10
 80014be:	f003 f96d 	bl	800479c <osDelay>
                while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET){
 80014c2:	2101      	movs	r1, #1
 80014c4:	4812      	ldr	r0, [pc, #72]	@ (8001510 <Start_Input_Task+0x9c>)
 80014c6:	f000 ff93 	bl	80023f0 <HAL_GPIO_ReadPin>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b01      	cmp	r3, #1
 80014ce:	d0f5      	beq.n	80014bc <Start_Input_Task+0x48>
        }

        // ----------------------------------------------------
        // 2. MANEJO DE EVENTO IR (GPIOC, PIN_1)
        // ----------------------------------------------------
        if (osSemaphoreAcquire(SemBinIRHandle, 20) == osOK)
 80014d0:	4b11      	ldr	r3, [pc, #68]	@ (8001518 <Start_Input_Task+0xa4>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	2114      	movs	r1, #20
 80014d6:	4618      	mov	r0, r3
 80014d8:	f003 fa04 	bl	80048e4 <osSemaphoreAcquire>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d1ce      	bne.n	8001480 <Start_Input_Task+0xc>
        {
            osDelay(5); // antirrebote
 80014e2:	2005      	movs	r0, #5
 80014e4:	f003 f95a 	bl	800479c <osDelay>

            if (HAL_GPIO_ReadPin(GPIOC, IR1_SENSOR_Pin) == GPIO_PIN_RESET)
 80014e8:	2102      	movs	r1, #2
 80014ea:	480c      	ldr	r0, [pc, #48]	@ (800151c <Start_Input_Task+0xa8>)
 80014ec:	f000 ff80 	bl	80023f0 <HAL_GPIO_ReadPin>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d1c4      	bne.n	8001480 <Start_Input_Task+0xc>
            {
                mensaje_evento = Event_IR_DETECTED;
 80014f6:	2303      	movs	r3, #3
 80014f8:	72fb      	strb	r3, [r7, #11]
                osMessageQueuePut(ColaEventoHandle, &mensaje_evento, 0, 0);
 80014fa:	4b06      	ldr	r3, [pc, #24]	@ (8001514 <Start_Input_Task+0xa0>)
 80014fc:	6818      	ldr	r0, [r3, #0]
 80014fe:	f107 010b 	add.w	r1, r7, #11
 8001502:	2300      	movs	r3, #0
 8001504:	2200      	movs	r2, #0
 8001506:	f003 faf7 	bl	8004af8 <osMessageQueuePut>
        if (osSemaphoreAcquire(SemBinGolpeHandle, check_timeout) == osOK)
 800150a:	e7b9      	b.n	8001480 <Start_Input_Task+0xc>
 800150c:	20000184 	.word	0x20000184
 8001510:	40020000 	.word	0x40020000
 8001514:	20000180 	.word	0x20000180
 8001518:	20000188 	.word	0x20000188
 800151c:	40020800 	.word	0x40020800

08001520 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b084      	sub	sp, #16
 8001524:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001526:	f000 fbed 	bl	8001d04 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800152a:	f000 f871 	bl	8001610 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800152e:	f000 f951 	bl	80017d4 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001532:	f000 f8d7 	bl	80016e4 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8001536:	f000 f923 	bl	8001780 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  // INICIALIZACI√ìN DEL LCD
    LCD1602_Begin4BIT(GPIOE, RS_Pin, E_Pin, GPIOD, D4_Pin, D5_Pin, D6_Pin, D7_Pin);
 800153a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800153e:	9303      	str	r3, [sp, #12]
 8001540:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001544:	9302      	str	r3, [sp, #8]
 8001546:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800154a:	9301      	str	r3, [sp, #4]
 800154c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001550:	9300      	str	r3, [sp, #0]
 8001552:	4b1f      	ldr	r3, [pc, #124]	@ (80015d0 <main+0xb0>)
 8001554:	2202      	movs	r2, #2
 8001556:	2101      	movs	r1, #1
 8001558:	481e      	ldr	r0, [pc, #120]	@ (80015d4 <main+0xb4>)
 800155a:	f7ff fe91 	bl	8001280 <LCD1602_Begin4BIT>

    // Imprimimos el mensaje en pantalla
    LCD1602_print("  El MINOTAURO");
 800155e:	481e      	ldr	r0, [pc, #120]	@ (80015d8 <main+0xb8>)
 8001560:	f7ff fefa 	bl	8001358 <LCD1602_print>
    LCD1602_2ndLine();
 8001564:	f7ff ff44 	bl	80013f0 <LCD1602_2ndLine>
    LCD1602_print("    A jugar");
 8001568:	481c      	ldr	r0, [pc, #112]	@ (80015dc <main+0xbc>)
 800156a:	f7ff fef5 	bl	8001358 <LCD1602_print>
    LCD1602_noBlink();
 800156e:	f7ff ff51 	bl	8001414 <LCD1602_noBlink>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001572:	f003 f837 	bl	80045e4 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of SemBinGolpe */
  SemBinGolpeHandle = osSemaphoreNew(1, 1, &SemBinGolpe_attributes);
 8001576:	4a1a      	ldr	r2, [pc, #104]	@ (80015e0 <main+0xc0>)
 8001578:	2101      	movs	r1, #1
 800157a:	2001      	movs	r0, #1
 800157c:	f003 f929 	bl	80047d2 <osSemaphoreNew>
 8001580:	4603      	mov	r3, r0
 8001582:	4a18      	ldr	r2, [pc, #96]	@ (80015e4 <main+0xc4>)
 8001584:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */
  /* creation of SemBinIR */
  SemBinIRHandle = osSemaphoreNew(1, 1, &SemBinIR_attributes);
 8001586:	4a18      	ldr	r2, [pc, #96]	@ (80015e8 <main+0xc8>)
 8001588:	2101      	movs	r1, #1
 800158a:	2001      	movs	r0, #1
 800158c:	f003 f921 	bl	80047d2 <osSemaphoreNew>
 8001590:	4603      	mov	r3, r0
 8001592:	4a16      	ldr	r2, [pc, #88]	@ (80015ec <main+0xcc>)
 8001594:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of ColaEvento */
  ColaEventoHandle = osMessageQueueNew (16, sizeof(uint8_t), &ColaEvento_attributes);
 8001596:	4a16      	ldr	r2, [pc, #88]	@ (80015f0 <main+0xd0>)
 8001598:	2101      	movs	r1, #1
 800159a:	2010      	movs	r0, #16
 800159c:	f003 fa38 	bl	8004a10 <osMessageQueueNew>
 80015a0:	4603      	mov	r3, r0
 80015a2:	4a14      	ldr	r2, [pc, #80]	@ (80015f4 <main+0xd4>)
 80015a4:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of GameTask */
  GameTaskHandle = osThreadNew(StartGameTask, NULL, &GameTask_attributes);
 80015a6:	4a14      	ldr	r2, [pc, #80]	@ (80015f8 <main+0xd8>)
 80015a8:	2100      	movs	r1, #0
 80015aa:	4814      	ldr	r0, [pc, #80]	@ (80015fc <main+0xdc>)
 80015ac:	f003 f864 	bl	8004678 <osThreadNew>
 80015b0:	4603      	mov	r3, r0
 80015b2:	4a13      	ldr	r2, [pc, #76]	@ (8001600 <main+0xe0>)
 80015b4:	6013      	str	r3, [r2, #0]

  /* creation of Input_Task */
  Input_TaskHandle = osThreadNew(Start_Input_Task, NULL, &Input_Task_attributes);
 80015b6:	4a13      	ldr	r2, [pc, #76]	@ (8001604 <main+0xe4>)
 80015b8:	2100      	movs	r1, #0
 80015ba:	4813      	ldr	r0, [pc, #76]	@ (8001608 <main+0xe8>)
 80015bc:	f003 f85c 	bl	8004678 <osThreadNew>
 80015c0:	4603      	mov	r3, r0
 80015c2:	4a12      	ldr	r2, [pc, #72]	@ (800160c <main+0xec>)
 80015c4:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80015c6:	f003 f831 	bl	800462c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80015ca:	bf00      	nop
 80015cc:	e7fd      	b.n	80015ca <main+0xaa>
 80015ce:	bf00      	nop
 80015d0:	40020c00 	.word	0x40020c00
 80015d4:	40021000 	.word	0x40021000
 80015d8:	080088e0 	.word	0x080088e0
 80015dc:	080088f0 	.word	0x080088f0
 80015e0:	08008974 	.word	0x08008974
 80015e4:	20000184 	.word	0x20000184
 80015e8:	08008984 	.word	0x08008984
 80015ec:	20000188 	.word	0x20000188
 80015f0:	0800895c 	.word	0x0800895c
 80015f4:	20000180 	.word	0x20000180
 80015f8:	08008914 	.word	0x08008914
 80015fc:	08000ba9 	.word	0x08000ba9
 8001600:	20000178 	.word	0x20000178
 8001604:	08008938 	.word	0x08008938
 8001608:	08001475 	.word	0x08001475
 800160c:	2000017c 	.word	0x2000017c

08001610 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b094      	sub	sp, #80	@ 0x50
 8001614:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001616:	f107 0320 	add.w	r3, r7, #32
 800161a:	2230      	movs	r2, #48	@ 0x30
 800161c:	2100      	movs	r1, #0
 800161e:	4618      	mov	r0, r3
 8001620:	f006 fc34 	bl	8007e8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001624:	f107 030c 	add.w	r3, r7, #12
 8001628:	2200      	movs	r2, #0
 800162a:	601a      	str	r2, [r3, #0]
 800162c:	605a      	str	r2, [r3, #4]
 800162e:	609a      	str	r2, [r3, #8]
 8001630:	60da      	str	r2, [r3, #12]
 8001632:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001634:	2300      	movs	r3, #0
 8001636:	60bb      	str	r3, [r7, #8]
 8001638:	4b28      	ldr	r3, [pc, #160]	@ (80016dc <SystemClock_Config+0xcc>)
 800163a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800163c:	4a27      	ldr	r2, [pc, #156]	@ (80016dc <SystemClock_Config+0xcc>)
 800163e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001642:	6413      	str	r3, [r2, #64]	@ 0x40
 8001644:	4b25      	ldr	r3, [pc, #148]	@ (80016dc <SystemClock_Config+0xcc>)
 8001646:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001648:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800164c:	60bb      	str	r3, [r7, #8]
 800164e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001650:	2300      	movs	r3, #0
 8001652:	607b      	str	r3, [r7, #4]
 8001654:	4b22      	ldr	r3, [pc, #136]	@ (80016e0 <SystemClock_Config+0xd0>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a21      	ldr	r2, [pc, #132]	@ (80016e0 <SystemClock_Config+0xd0>)
 800165a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800165e:	6013      	str	r3, [r2, #0]
 8001660:	4b1f      	ldr	r3, [pc, #124]	@ (80016e0 <SystemClock_Config+0xd0>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001668:	607b      	str	r3, [r7, #4]
 800166a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800166c:	2301      	movs	r3, #1
 800166e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001670:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001674:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001676:	2302      	movs	r3, #2
 8001678:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800167a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800167e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001680:	2308      	movs	r3, #8
 8001682:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001684:	23a8      	movs	r3, #168	@ 0xa8
 8001686:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001688:	2302      	movs	r3, #2
 800168a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800168c:	2307      	movs	r3, #7
 800168e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001690:	f107 0320 	add.w	r3, r7, #32
 8001694:	4618      	mov	r0, r3
 8001696:	f000 fef5 	bl	8002484 <HAL_RCC_OscConfig>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d001      	beq.n	80016a4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80016a0:	f000 f95a 	bl	8001958 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016a4:	230f      	movs	r3, #15
 80016a6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016a8:	2302      	movs	r3, #2
 80016aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016ac:	2300      	movs	r3, #0
 80016ae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80016b0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80016b4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80016b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016ba:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80016bc:	f107 030c 	add.w	r3, r7, #12
 80016c0:	2102      	movs	r1, #2
 80016c2:	4618      	mov	r0, r3
 80016c4:	f001 f956 	bl	8002974 <HAL_RCC_ClockConfig>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80016ce:	f000 f943 	bl	8001958 <Error_Handler>
  }
}
 80016d2:	bf00      	nop
 80016d4:	3750      	adds	r7, #80	@ 0x50
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	40023800 	.word	0x40023800
 80016e0:	40007000 	.word	0x40007000

080016e4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b086      	sub	sp, #24
 80016e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016ea:	f107 0308 	add.w	r3, r7, #8
 80016ee:	2200      	movs	r2, #0
 80016f0:	601a      	str	r2, [r3, #0]
 80016f2:	605a      	str	r2, [r3, #4]
 80016f4:	609a      	str	r2, [r3, #8]
 80016f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016f8:	463b      	mov	r3, r7
 80016fa:	2200      	movs	r2, #0
 80016fc:	601a      	str	r2, [r3, #0]
 80016fe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001700:	4b1e      	ldr	r3, [pc, #120]	@ (800177c <MX_TIM2_Init+0x98>)
 8001702:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001706:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4199;
 8001708:	4b1c      	ldr	r3, [pc, #112]	@ (800177c <MX_TIM2_Init+0x98>)
 800170a:	f241 0267 	movw	r2, #4199	@ 0x1067
 800170e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001710:	4b1a      	ldr	r3, [pc, #104]	@ (800177c <MX_TIM2_Init+0x98>)
 8001712:	2200      	movs	r2, #0
 8001714:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 8001716:	4b19      	ldr	r3, [pc, #100]	@ (800177c <MX_TIM2_Init+0x98>)
 8001718:	f242 720f 	movw	r2, #9999	@ 0x270f
 800171c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800171e:	4b17      	ldr	r3, [pc, #92]	@ (800177c <MX_TIM2_Init+0x98>)
 8001720:	2200      	movs	r2, #0
 8001722:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001724:	4b15      	ldr	r3, [pc, #84]	@ (800177c <MX_TIM2_Init+0x98>)
 8001726:	2280      	movs	r2, #128	@ 0x80
 8001728:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800172a:	4814      	ldr	r0, [pc, #80]	@ (800177c <MX_TIM2_Init+0x98>)
 800172c:	f001 fb74 	bl	8002e18 <HAL_TIM_Base_Init>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d001      	beq.n	800173a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001736:	f000 f90f 	bl	8001958 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800173a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800173e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001740:	f107 0308 	add.w	r3, r7, #8
 8001744:	4619      	mov	r1, r3
 8001746:	480d      	ldr	r0, [pc, #52]	@ (800177c <MX_TIM2_Init+0x98>)
 8001748:	f001 fd16 	bl	8003178 <HAL_TIM_ConfigClockSource>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001752:	f000 f901 	bl	8001958 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001756:	2300      	movs	r3, #0
 8001758:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800175a:	2300      	movs	r3, #0
 800175c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800175e:	463b      	mov	r3, r7
 8001760:	4619      	mov	r1, r3
 8001762:	4806      	ldr	r0, [pc, #24]	@ (800177c <MX_TIM2_Init+0x98>)
 8001764:	f001 ff38 	bl	80035d8 <HAL_TIMEx_MasterConfigSynchronization>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800176e:	f000 f8f3 	bl	8001958 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001772:	bf00      	nop
 8001774:	3718      	adds	r7, #24
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	200000e8 	.word	0x200000e8

08001780 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001784:	4b11      	ldr	r3, [pc, #68]	@ (80017cc <MX_USART2_UART_Init+0x4c>)
 8001786:	4a12      	ldr	r2, [pc, #72]	@ (80017d0 <MX_USART2_UART_Init+0x50>)
 8001788:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800178a:	4b10      	ldr	r3, [pc, #64]	@ (80017cc <MX_USART2_UART_Init+0x4c>)
 800178c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001790:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001792:	4b0e      	ldr	r3, [pc, #56]	@ (80017cc <MX_USART2_UART_Init+0x4c>)
 8001794:	2200      	movs	r2, #0
 8001796:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001798:	4b0c      	ldr	r3, [pc, #48]	@ (80017cc <MX_USART2_UART_Init+0x4c>)
 800179a:	2200      	movs	r2, #0
 800179c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800179e:	4b0b      	ldr	r3, [pc, #44]	@ (80017cc <MX_USART2_UART_Init+0x4c>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017a4:	4b09      	ldr	r3, [pc, #36]	@ (80017cc <MX_USART2_UART_Init+0x4c>)
 80017a6:	220c      	movs	r2, #12
 80017a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017aa:	4b08      	ldr	r3, [pc, #32]	@ (80017cc <MX_USART2_UART_Init+0x4c>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017b0:	4b06      	ldr	r3, [pc, #24]	@ (80017cc <MX_USART2_UART_Init+0x4c>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017b6:	4805      	ldr	r0, [pc, #20]	@ (80017cc <MX_USART2_UART_Init+0x4c>)
 80017b8:	f001 ff9e 	bl	80036f8 <HAL_UART_Init>
 80017bc:	4603      	mov	r3, r0
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d001      	beq.n	80017c6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80017c2:	f000 f8c9 	bl	8001958 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80017c6:	bf00      	nop
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	20000130 	.word	0x20000130
 80017d0:	40004400 	.word	0x40004400

080017d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b08a      	sub	sp, #40	@ 0x28
 80017d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017da:	f107 0314 	add.w	r3, r7, #20
 80017de:	2200      	movs	r2, #0
 80017e0:	601a      	str	r2, [r3, #0]
 80017e2:	605a      	str	r2, [r3, #4]
 80017e4:	609a      	str	r2, [r3, #8]
 80017e6:	60da      	str	r2, [r3, #12]
 80017e8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017ea:	2300      	movs	r3, #0
 80017ec:	613b      	str	r3, [r7, #16]
 80017ee:	4b49      	ldr	r3, [pc, #292]	@ (8001914 <MX_GPIO_Init+0x140>)
 80017f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017f2:	4a48      	ldr	r2, [pc, #288]	@ (8001914 <MX_GPIO_Init+0x140>)
 80017f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80017f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017fa:	4b46      	ldr	r3, [pc, #280]	@ (8001914 <MX_GPIO_Init+0x140>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001802:	613b      	str	r3, [r7, #16]
 8001804:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001806:	2300      	movs	r3, #0
 8001808:	60fb      	str	r3, [r7, #12]
 800180a:	4b42      	ldr	r3, [pc, #264]	@ (8001914 <MX_GPIO_Init+0x140>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180e:	4a41      	ldr	r2, [pc, #260]	@ (8001914 <MX_GPIO_Init+0x140>)
 8001810:	f043 0304 	orr.w	r3, r3, #4
 8001814:	6313      	str	r3, [r2, #48]	@ 0x30
 8001816:	4b3f      	ldr	r3, [pc, #252]	@ (8001914 <MX_GPIO_Init+0x140>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800181a:	f003 0304 	and.w	r3, r3, #4
 800181e:	60fb      	str	r3, [r7, #12]
 8001820:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001822:	2300      	movs	r3, #0
 8001824:	60bb      	str	r3, [r7, #8]
 8001826:	4b3b      	ldr	r3, [pc, #236]	@ (8001914 <MX_GPIO_Init+0x140>)
 8001828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800182a:	4a3a      	ldr	r2, [pc, #232]	@ (8001914 <MX_GPIO_Init+0x140>)
 800182c:	f043 0301 	orr.w	r3, r3, #1
 8001830:	6313      	str	r3, [r2, #48]	@ 0x30
 8001832:	4b38      	ldr	r3, [pc, #224]	@ (8001914 <MX_GPIO_Init+0x140>)
 8001834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001836:	f003 0301 	and.w	r3, r3, #1
 800183a:	60bb      	str	r3, [r7, #8]
 800183c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800183e:	2300      	movs	r3, #0
 8001840:	607b      	str	r3, [r7, #4]
 8001842:	4b34      	ldr	r3, [pc, #208]	@ (8001914 <MX_GPIO_Init+0x140>)
 8001844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001846:	4a33      	ldr	r2, [pc, #204]	@ (8001914 <MX_GPIO_Init+0x140>)
 8001848:	f043 0308 	orr.w	r3, r3, #8
 800184c:	6313      	str	r3, [r2, #48]	@ 0x30
 800184e:	4b31      	ldr	r3, [pc, #196]	@ (8001914 <MX_GPIO_Init+0x140>)
 8001850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001852:	f003 0308 	and.w	r3, r3, #8
 8001856:	607b      	str	r3, [r7, #4]
 8001858:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800185a:	2300      	movs	r3, #0
 800185c:	603b      	str	r3, [r7, #0]
 800185e:	4b2d      	ldr	r3, [pc, #180]	@ (8001914 <MX_GPIO_Init+0x140>)
 8001860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001862:	4a2c      	ldr	r2, [pc, #176]	@ (8001914 <MX_GPIO_Init+0x140>)
 8001864:	f043 0310 	orr.w	r3, r3, #16
 8001868:	6313      	str	r3, [r2, #48]	@ 0x30
 800186a:	4b2a      	ldr	r3, [pc, #168]	@ (8001914 <MX_GPIO_Init+0x140>)
 800186c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800186e:	f003 0310 	and.w	r3, r3, #16
 8001872:	603b      	str	r3, [r7, #0]
 8001874:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8001876:	2200      	movs	r2, #0
 8001878:	f44f 417f 	mov.w	r1, #65280	@ 0xff00
 800187c:	4826      	ldr	r0, [pc, #152]	@ (8001918 <MX_GPIO_Init+0x144>)
 800187e:	f000 fdcf 	bl	8002420 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, RS_Pin|E_Pin, GPIO_PIN_RESET);
 8001882:	2200      	movs	r2, #0
 8001884:	2103      	movs	r1, #3
 8001886:	4825      	ldr	r0, [pc, #148]	@ (800191c <MX_GPIO_Init+0x148>)
 8001888:	f000 fdca 	bl	8002420 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : IR1_SENSOR_Pin */
  GPIO_InitStruct.Pin = IR1_SENSOR_Pin;
 800188c:	2302      	movs	r3, #2
 800188e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001890:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001894:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001896:	2301      	movs	r3, #1
 8001898:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IR1_SENSOR_GPIO_Port, &GPIO_InitStruct);
 800189a:	f107 0314 	add.w	r3, r7, #20
 800189e:	4619      	mov	r1, r3
 80018a0:	481f      	ldr	r0, [pc, #124]	@ (8001920 <MX_GPIO_Init+0x14c>)
 80018a2:	f000 fc09 	bl	80020b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80018a6:	2301      	movs	r3, #1
 80018a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018aa:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80018ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b0:	2300      	movs	r3, #0
 80018b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018b4:	f107 0314 	add.w	r3, r7, #20
 80018b8:	4619      	mov	r1, r3
 80018ba:	481a      	ldr	r0, [pc, #104]	@ (8001924 <MX_GPIO_Init+0x150>)
 80018bc:	f000 fbfc 	bl	80020b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
                           PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 80018c0:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 80018c4:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018c6:	2301      	movs	r3, #1
 80018c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ca:	2300      	movs	r3, #0
 80018cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ce:	2300      	movs	r3, #0
 80018d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018d2:	f107 0314 	add.w	r3, r7, #20
 80018d6:	4619      	mov	r1, r3
 80018d8:	480f      	ldr	r0, [pc, #60]	@ (8001918 <MX_GPIO_Init+0x144>)
 80018da:	f000 fbed 	bl	80020b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS_Pin E_Pin */
  GPIO_InitStruct.Pin = RS_Pin|E_Pin;
 80018de:	2303      	movs	r3, #3
 80018e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018e2:	2301      	movs	r3, #1
 80018e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e6:	2300      	movs	r3, #0
 80018e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ea:	2300      	movs	r3, #0
 80018ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80018ee:	f107 0314 	add.w	r3, r7, #20
 80018f2:	4619      	mov	r1, r3
 80018f4:	4809      	ldr	r0, [pc, #36]	@ (800191c <MX_GPIO_Init+0x148>)
 80018f6:	f000 fbdf 	bl	80020b8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 80018fa:	2200      	movs	r2, #0
 80018fc:	2105      	movs	r1, #5
 80018fe:	2006      	movs	r0, #6
 8001900:	f000 fb1e 	bl	8001f40 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001904:	2006      	movs	r0, #6
 8001906:	f000 fb37 	bl	8001f78 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800190a:	bf00      	nop
 800190c:	3728      	adds	r7, #40	@ 0x28
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	40023800 	.word	0x40023800
 8001918:	40020c00 	.word	0x40020c00
 800191c:	40021000 	.word	0x40021000
 8001920:	40020800 	.word	0x40020800
 8001924:	40020000 	.word	0x40020000

08001928 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4a07      	ldr	r2, [pc, #28]	@ (8001954 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d101      	bne.n	800193e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800193a:	f000 fa05 	bl	8001d48 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM2)//esta interrupcion se ejecuta cada segundo
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001946:	d101      	bne.n	800194c <HAL_TIM_PeriodElapsedCallback+0x24>
  {
	  Temp_Tick_Turno();
 8001948:	f7ff fa6e 	bl	8000e28 <Temp_Tick_Turno>
  }

  /* USER CODE END Callback 1 */
}
 800194c:	bf00      	nop
 800194e:	3708      	adds	r7, #8
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	40001000 	.word	0x40001000

08001958 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800195c:	b672      	cpsid	i
}
 800195e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001960:	bf00      	nop
 8001962:	e7fd      	b.n	8001960 <Error_Handler+0x8>

08001964 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b082      	sub	sp, #8
 8001968:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800196a:	2300      	movs	r3, #0
 800196c:	607b      	str	r3, [r7, #4]
 800196e:	4b12      	ldr	r3, [pc, #72]	@ (80019b8 <HAL_MspInit+0x54>)
 8001970:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001972:	4a11      	ldr	r2, [pc, #68]	@ (80019b8 <HAL_MspInit+0x54>)
 8001974:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001978:	6453      	str	r3, [r2, #68]	@ 0x44
 800197a:	4b0f      	ldr	r3, [pc, #60]	@ (80019b8 <HAL_MspInit+0x54>)
 800197c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800197e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001982:	607b      	str	r3, [r7, #4]
 8001984:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001986:	2300      	movs	r3, #0
 8001988:	603b      	str	r3, [r7, #0]
 800198a:	4b0b      	ldr	r3, [pc, #44]	@ (80019b8 <HAL_MspInit+0x54>)
 800198c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800198e:	4a0a      	ldr	r2, [pc, #40]	@ (80019b8 <HAL_MspInit+0x54>)
 8001990:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001994:	6413      	str	r3, [r2, #64]	@ 0x40
 8001996:	4b08      	ldr	r3, [pc, #32]	@ (80019b8 <HAL_MspInit+0x54>)
 8001998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800199a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800199e:	603b      	str	r3, [r7, #0]
 80019a0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80019a2:	2200      	movs	r2, #0
 80019a4:	210f      	movs	r1, #15
 80019a6:	f06f 0001 	mvn.w	r0, #1
 80019aa:	f000 fac9 	bl	8001f40 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019ae:	bf00      	nop
 80019b0:	3708      	adds	r7, #8
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	40023800 	.word	0x40023800

080019bc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b084      	sub	sp, #16
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80019cc:	d115      	bne.n	80019fa <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80019ce:	2300      	movs	r3, #0
 80019d0:	60fb      	str	r3, [r7, #12]
 80019d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001a04 <HAL_TIM_Base_MspInit+0x48>)
 80019d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019d6:	4a0b      	ldr	r2, [pc, #44]	@ (8001a04 <HAL_TIM_Base_MspInit+0x48>)
 80019d8:	f043 0301 	orr.w	r3, r3, #1
 80019dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80019de:	4b09      	ldr	r3, [pc, #36]	@ (8001a04 <HAL_TIM_Base_MspInit+0x48>)
 80019e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019e2:	f003 0301 	and.w	r3, r3, #1
 80019e6:	60fb      	str	r3, [r7, #12]
 80019e8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80019ea:	2200      	movs	r2, #0
 80019ec:	2105      	movs	r1, #5
 80019ee:	201c      	movs	r0, #28
 80019f0:	f000 faa6 	bl	8001f40 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80019f4:	201c      	movs	r0, #28
 80019f6:	f000 fabf 	bl	8001f78 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80019fa:	bf00      	nop
 80019fc:	3710      	adds	r7, #16
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	40023800 	.word	0x40023800

08001a08 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b08a      	sub	sp, #40	@ 0x28
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a10:	f107 0314 	add.w	r3, r7, #20
 8001a14:	2200      	movs	r2, #0
 8001a16:	601a      	str	r2, [r3, #0]
 8001a18:	605a      	str	r2, [r3, #4]
 8001a1a:	609a      	str	r2, [r3, #8]
 8001a1c:	60da      	str	r2, [r3, #12]
 8001a1e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a1d      	ldr	r2, [pc, #116]	@ (8001a9c <HAL_UART_MspInit+0x94>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d133      	bne.n	8001a92 <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	613b      	str	r3, [r7, #16]
 8001a2e:	4b1c      	ldr	r3, [pc, #112]	@ (8001aa0 <HAL_UART_MspInit+0x98>)
 8001a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a32:	4a1b      	ldr	r2, [pc, #108]	@ (8001aa0 <HAL_UART_MspInit+0x98>)
 8001a34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a38:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a3a:	4b19      	ldr	r3, [pc, #100]	@ (8001aa0 <HAL_UART_MspInit+0x98>)
 8001a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a42:	613b      	str	r3, [r7, #16]
 8001a44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a46:	2300      	movs	r3, #0
 8001a48:	60fb      	str	r3, [r7, #12]
 8001a4a:	4b15      	ldr	r3, [pc, #84]	@ (8001aa0 <HAL_UART_MspInit+0x98>)
 8001a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a4e:	4a14      	ldr	r2, [pc, #80]	@ (8001aa0 <HAL_UART_MspInit+0x98>)
 8001a50:	f043 0301 	orr.w	r3, r3, #1
 8001a54:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a56:	4b12      	ldr	r3, [pc, #72]	@ (8001aa0 <HAL_UART_MspInit+0x98>)
 8001a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a5a:	f003 0301 	and.w	r3, r3, #1
 8001a5e:	60fb      	str	r3, [r7, #12]
 8001a60:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001a62:	230c      	movs	r3, #12
 8001a64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a66:	2302      	movs	r3, #2
 8001a68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a6e:	2303      	movs	r3, #3
 8001a70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a72:	2307      	movs	r3, #7
 8001a74:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a76:	f107 0314 	add.w	r3, r7, #20
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	4809      	ldr	r0, [pc, #36]	@ (8001aa4 <HAL_UART_MspInit+0x9c>)
 8001a7e:	f000 fb1b 	bl	80020b8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001a82:	2200      	movs	r2, #0
 8001a84:	2105      	movs	r1, #5
 8001a86:	2026      	movs	r0, #38	@ 0x26
 8001a88:	f000 fa5a 	bl	8001f40 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001a8c:	2026      	movs	r0, #38	@ 0x26
 8001a8e:	f000 fa73 	bl	8001f78 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001a92:	bf00      	nop
 8001a94:	3728      	adds	r7, #40	@ 0x28
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	40004400 	.word	0x40004400
 8001aa0:	40023800 	.word	0x40023800
 8001aa4:	40020000 	.word	0x40020000

08001aa8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b08e      	sub	sp, #56	@ 0x38
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001ab8:	2300      	movs	r3, #0
 8001aba:	60fb      	str	r3, [r7, #12]
 8001abc:	4b33      	ldr	r3, [pc, #204]	@ (8001b8c <HAL_InitTick+0xe4>)
 8001abe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ac0:	4a32      	ldr	r2, [pc, #200]	@ (8001b8c <HAL_InitTick+0xe4>)
 8001ac2:	f043 0310 	orr.w	r3, r3, #16
 8001ac6:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ac8:	4b30      	ldr	r3, [pc, #192]	@ (8001b8c <HAL_InitTick+0xe4>)
 8001aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001acc:	f003 0310 	and.w	r3, r3, #16
 8001ad0:	60fb      	str	r3, [r7, #12]
 8001ad2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001ad4:	f107 0210 	add.w	r2, r7, #16
 8001ad8:	f107 0314 	add.w	r3, r7, #20
 8001adc:	4611      	mov	r1, r2
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f001 f968 	bl	8002db4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001ae4:	6a3b      	ldr	r3, [r7, #32]
 8001ae6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001ae8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d103      	bne.n	8001af6 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001aee:	f001 f939 	bl	8002d64 <HAL_RCC_GetPCLK1Freq>
 8001af2:	6378      	str	r0, [r7, #52]	@ 0x34
 8001af4:	e004      	b.n	8001b00 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001af6:	f001 f935 	bl	8002d64 <HAL_RCC_GetPCLK1Freq>
 8001afa:	4603      	mov	r3, r0
 8001afc:	005b      	lsls	r3, r3, #1
 8001afe:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001b00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b02:	4a23      	ldr	r2, [pc, #140]	@ (8001b90 <HAL_InitTick+0xe8>)
 8001b04:	fba2 2303 	umull	r2, r3, r2, r3
 8001b08:	0c9b      	lsrs	r3, r3, #18
 8001b0a:	3b01      	subs	r3, #1
 8001b0c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001b0e:	4b21      	ldr	r3, [pc, #132]	@ (8001b94 <HAL_InitTick+0xec>)
 8001b10:	4a21      	ldr	r2, [pc, #132]	@ (8001b98 <HAL_InitTick+0xf0>)
 8001b12:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001b14:	4b1f      	ldr	r3, [pc, #124]	@ (8001b94 <HAL_InitTick+0xec>)
 8001b16:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001b1a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001b1c:	4a1d      	ldr	r2, [pc, #116]	@ (8001b94 <HAL_InitTick+0xec>)
 8001b1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b20:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001b22:	4b1c      	ldr	r3, [pc, #112]	@ (8001b94 <HAL_InitTick+0xec>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b28:	4b1a      	ldr	r3, [pc, #104]	@ (8001b94 <HAL_InitTick+0xec>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b2e:	4b19      	ldr	r3, [pc, #100]	@ (8001b94 <HAL_InitTick+0xec>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001b34:	4817      	ldr	r0, [pc, #92]	@ (8001b94 <HAL_InitTick+0xec>)
 8001b36:	f001 f96f 	bl	8002e18 <HAL_TIM_Base_Init>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001b40:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d11b      	bne.n	8001b80 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001b48:	4812      	ldr	r0, [pc, #72]	@ (8001b94 <HAL_InitTick+0xec>)
 8001b4a:	f001 f9b5 	bl	8002eb8 <HAL_TIM_Base_Start_IT>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001b54:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d111      	bne.n	8001b80 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001b5c:	2036      	movs	r0, #54	@ 0x36
 8001b5e:	f000 fa0b 	bl	8001f78 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2b0f      	cmp	r3, #15
 8001b66:	d808      	bhi.n	8001b7a <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001b68:	2200      	movs	r2, #0
 8001b6a:	6879      	ldr	r1, [r7, #4]
 8001b6c:	2036      	movs	r0, #54	@ 0x36
 8001b6e:	f000 f9e7 	bl	8001f40 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001b72:	4a0a      	ldr	r2, [pc, #40]	@ (8001b9c <HAL_InitTick+0xf4>)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6013      	str	r3, [r2, #0]
 8001b78:	e002      	b.n	8001b80 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001b80:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	3738      	adds	r7, #56	@ 0x38
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	40023800 	.word	0x40023800
 8001b90:	431bde83 	.word	0x431bde83
 8001b94:	2000018c 	.word	0x2000018c
 8001b98:	40001000 	.word	0x40001000
 8001b9c:	20000008 	.word	0x20000008

08001ba0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ba4:	bf00      	nop
 8001ba6:	e7fd      	b.n	8001ba4 <NMI_Handler+0x4>

08001ba8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bac:	bf00      	nop
 8001bae:	e7fd      	b.n	8001bac <HardFault_Handler+0x4>

08001bb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bb4:	bf00      	nop
 8001bb6:	e7fd      	b.n	8001bb4 <MemManage_Handler+0x4>

08001bb8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bbc:	bf00      	nop
 8001bbe:	e7fd      	b.n	8001bbc <BusFault_Handler+0x4>

08001bc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bc4:	bf00      	nop
 8001bc6:	e7fd      	b.n	8001bc4 <UsageFault_Handler+0x4>

08001bc8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bcc:	bf00      	nop
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr

08001bd6 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001bd6:	b580      	push	{r7, lr}
 8001bd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001bda:	2001      	movs	r0, #1
 8001bdc:	f000 fc3a 	bl	8002454 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001be0:	bf00      	nop
 8001be2:	bd80      	pop	{r7, pc}

08001be4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001be8:	4802      	ldr	r0, [pc, #8]	@ (8001bf4 <TIM2_IRQHandler+0x10>)
 8001bea:	f001 f9d5 	bl	8002f98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001bee:	bf00      	nop
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	200000e8 	.word	0x200000e8

08001bf8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001bfc:	4802      	ldr	r0, [pc, #8]	@ (8001c08 <USART2_IRQHandler+0x10>)
 8001bfe:	f001 fdcb 	bl	8003798 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001c02:	bf00      	nop
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	20000130 	.word	0x20000130

08001c0c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001c10:	4802      	ldr	r0, [pc, #8]	@ (8001c1c <TIM6_DAC_IRQHandler+0x10>)
 8001c12:	f001 f9c1 	bl	8002f98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001c16:	bf00      	nop
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	2000018c 	.word	0x2000018c

08001c20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b086      	sub	sp, #24
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c28:	4a14      	ldr	r2, [pc, #80]	@ (8001c7c <_sbrk+0x5c>)
 8001c2a:	4b15      	ldr	r3, [pc, #84]	@ (8001c80 <_sbrk+0x60>)
 8001c2c:	1ad3      	subs	r3, r2, r3
 8001c2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c34:	4b13      	ldr	r3, [pc, #76]	@ (8001c84 <_sbrk+0x64>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d102      	bne.n	8001c42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c3c:	4b11      	ldr	r3, [pc, #68]	@ (8001c84 <_sbrk+0x64>)
 8001c3e:	4a12      	ldr	r2, [pc, #72]	@ (8001c88 <_sbrk+0x68>)
 8001c40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c42:	4b10      	ldr	r3, [pc, #64]	@ (8001c84 <_sbrk+0x64>)
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	4413      	add	r3, r2
 8001c4a:	693a      	ldr	r2, [r7, #16]
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	d207      	bcs.n	8001c60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c50:	f006 f982 	bl	8007f58 <__errno>
 8001c54:	4603      	mov	r3, r0
 8001c56:	220c      	movs	r2, #12
 8001c58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c5a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c5e:	e009      	b.n	8001c74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c60:	4b08      	ldr	r3, [pc, #32]	@ (8001c84 <_sbrk+0x64>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c66:	4b07      	ldr	r3, [pc, #28]	@ (8001c84 <_sbrk+0x64>)
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	4413      	add	r3, r2
 8001c6e:	4a05      	ldr	r2, [pc, #20]	@ (8001c84 <_sbrk+0x64>)
 8001c70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c72:	68fb      	ldr	r3, [r7, #12]
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	3718      	adds	r7, #24
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	20020000 	.word	0x20020000
 8001c80:	00000400 	.word	0x00000400
 8001c84:	200001d4 	.word	0x200001d4
 8001c88:	20004d10 	.word	0x20004d10

08001c8c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c90:	4b06      	ldr	r3, [pc, #24]	@ (8001cac <SystemInit+0x20>)
 8001c92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c96:	4a05      	ldr	r2, [pc, #20]	@ (8001cac <SystemInit+0x20>)
 8001c98:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c9c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ca0:	bf00      	nop
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	e000ed00 	.word	0xe000ed00

08001cb0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001cb0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ce8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001cb4:	f7ff ffea 	bl	8001c8c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001cb8:	480c      	ldr	r0, [pc, #48]	@ (8001cec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001cba:	490d      	ldr	r1, [pc, #52]	@ (8001cf0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001cbc:	4a0d      	ldr	r2, [pc, #52]	@ (8001cf4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001cbe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cc0:	e002      	b.n	8001cc8 <LoopCopyDataInit>

08001cc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cc6:	3304      	adds	r3, #4

08001cc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ccc:	d3f9      	bcc.n	8001cc2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cce:	4a0a      	ldr	r2, [pc, #40]	@ (8001cf8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001cd0:	4c0a      	ldr	r4, [pc, #40]	@ (8001cfc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001cd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cd4:	e001      	b.n	8001cda <LoopFillZerobss>

08001cd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cd8:	3204      	adds	r2, #4

08001cda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cdc:	d3fb      	bcc.n	8001cd6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001cde:	f006 f941 	bl	8007f64 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ce2:	f7ff fc1d 	bl	8001520 <main>
  bx  lr    
 8001ce6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001ce8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001cec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cf0:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001cf4:	080089f0 	.word	0x080089f0
  ldr r2, =_sbss
 8001cf8:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001cfc:	20004d0c 	.word	0x20004d0c

08001d00 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d00:	e7fe      	b.n	8001d00 <ADC_IRQHandler>
	...

08001d04 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d08:	4b0e      	ldr	r3, [pc, #56]	@ (8001d44 <HAL_Init+0x40>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a0d      	ldr	r2, [pc, #52]	@ (8001d44 <HAL_Init+0x40>)
 8001d0e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d12:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d14:	4b0b      	ldr	r3, [pc, #44]	@ (8001d44 <HAL_Init+0x40>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a0a      	ldr	r2, [pc, #40]	@ (8001d44 <HAL_Init+0x40>)
 8001d1a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d1e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d20:	4b08      	ldr	r3, [pc, #32]	@ (8001d44 <HAL_Init+0x40>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a07      	ldr	r2, [pc, #28]	@ (8001d44 <HAL_Init+0x40>)
 8001d26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d2a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d2c:	2003      	movs	r0, #3
 8001d2e:	f000 f8fc 	bl	8001f2a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d32:	200f      	movs	r0, #15
 8001d34:	f7ff feb8 	bl	8001aa8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d38:	f7ff fe14 	bl	8001964 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d3c:	2300      	movs	r3, #0
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	40023c00 	.word	0x40023c00

08001d48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d4c:	4b06      	ldr	r3, [pc, #24]	@ (8001d68 <HAL_IncTick+0x20>)
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	461a      	mov	r2, r3
 8001d52:	4b06      	ldr	r3, [pc, #24]	@ (8001d6c <HAL_IncTick+0x24>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4413      	add	r3, r2
 8001d58:	4a04      	ldr	r2, [pc, #16]	@ (8001d6c <HAL_IncTick+0x24>)
 8001d5a:	6013      	str	r3, [r2, #0]
}
 8001d5c:	bf00      	nop
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr
 8001d66:	bf00      	nop
 8001d68:	2000000c 	.word	0x2000000c
 8001d6c:	200001d8 	.word	0x200001d8

08001d70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0
  return uwTick;
 8001d74:	4b03      	ldr	r3, [pc, #12]	@ (8001d84 <HAL_GetTick+0x14>)
 8001d76:	681b      	ldr	r3, [r3, #0]
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr
 8001d82:	bf00      	nop
 8001d84:	200001d8 	.word	0x200001d8

08001d88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b084      	sub	sp, #16
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d90:	f7ff ffee 	bl	8001d70 <HAL_GetTick>
 8001d94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001da0:	d005      	beq.n	8001dae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001da2:	4b0a      	ldr	r3, [pc, #40]	@ (8001dcc <HAL_Delay+0x44>)
 8001da4:	781b      	ldrb	r3, [r3, #0]
 8001da6:	461a      	mov	r2, r3
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	4413      	add	r3, r2
 8001dac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001dae:	bf00      	nop
 8001db0:	f7ff ffde 	bl	8001d70 <HAL_GetTick>
 8001db4:	4602      	mov	r2, r0
 8001db6:	68bb      	ldr	r3, [r7, #8]
 8001db8:	1ad3      	subs	r3, r2, r3
 8001dba:	68fa      	ldr	r2, [r7, #12]
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d8f7      	bhi.n	8001db0 <HAL_Delay+0x28>
  {
  }
}
 8001dc0:	bf00      	nop
 8001dc2:	bf00      	nop
 8001dc4:	3710      	adds	r7, #16
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	2000000c 	.word	0x2000000c

08001dd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b085      	sub	sp, #20
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	f003 0307 	and.w	r3, r3, #7
 8001dde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001de0:	4b0c      	ldr	r3, [pc, #48]	@ (8001e14 <__NVIC_SetPriorityGrouping+0x44>)
 8001de2:	68db      	ldr	r3, [r3, #12]
 8001de4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001de6:	68ba      	ldr	r2, [r7, #8]
 8001de8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001dec:	4013      	ands	r3, r2
 8001dee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001df4:	68bb      	ldr	r3, [r7, #8]
 8001df6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001df8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001dfc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e02:	4a04      	ldr	r2, [pc, #16]	@ (8001e14 <__NVIC_SetPriorityGrouping+0x44>)
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	60d3      	str	r3, [r2, #12]
}
 8001e08:	bf00      	nop
 8001e0a:	3714      	adds	r7, #20
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e12:	4770      	bx	lr
 8001e14:	e000ed00 	.word	0xe000ed00

08001e18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e1c:	4b04      	ldr	r3, [pc, #16]	@ (8001e30 <__NVIC_GetPriorityGrouping+0x18>)
 8001e1e:	68db      	ldr	r3, [r3, #12]
 8001e20:	0a1b      	lsrs	r3, r3, #8
 8001e22:	f003 0307 	and.w	r3, r3, #7
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2e:	4770      	bx	lr
 8001e30:	e000ed00 	.word	0xe000ed00

08001e34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	db0b      	blt.n	8001e5e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e46:	79fb      	ldrb	r3, [r7, #7]
 8001e48:	f003 021f 	and.w	r2, r3, #31
 8001e4c:	4907      	ldr	r1, [pc, #28]	@ (8001e6c <__NVIC_EnableIRQ+0x38>)
 8001e4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e52:	095b      	lsrs	r3, r3, #5
 8001e54:	2001      	movs	r0, #1
 8001e56:	fa00 f202 	lsl.w	r2, r0, r2
 8001e5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001e5e:	bf00      	nop
 8001e60:	370c      	adds	r7, #12
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr
 8001e6a:	bf00      	nop
 8001e6c:	e000e100 	.word	0xe000e100

08001e70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b083      	sub	sp, #12
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	4603      	mov	r3, r0
 8001e78:	6039      	str	r1, [r7, #0]
 8001e7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	db0a      	blt.n	8001e9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	b2da      	uxtb	r2, r3
 8001e88:	490c      	ldr	r1, [pc, #48]	@ (8001ebc <__NVIC_SetPriority+0x4c>)
 8001e8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e8e:	0112      	lsls	r2, r2, #4
 8001e90:	b2d2      	uxtb	r2, r2
 8001e92:	440b      	add	r3, r1
 8001e94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e98:	e00a      	b.n	8001eb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	b2da      	uxtb	r2, r3
 8001e9e:	4908      	ldr	r1, [pc, #32]	@ (8001ec0 <__NVIC_SetPriority+0x50>)
 8001ea0:	79fb      	ldrb	r3, [r7, #7]
 8001ea2:	f003 030f 	and.w	r3, r3, #15
 8001ea6:	3b04      	subs	r3, #4
 8001ea8:	0112      	lsls	r2, r2, #4
 8001eaa:	b2d2      	uxtb	r2, r2
 8001eac:	440b      	add	r3, r1
 8001eae:	761a      	strb	r2, [r3, #24]
}
 8001eb0:	bf00      	nop
 8001eb2:	370c      	adds	r7, #12
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr
 8001ebc:	e000e100 	.word	0xe000e100
 8001ec0:	e000ed00 	.word	0xe000ed00

08001ec4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b089      	sub	sp, #36	@ 0x24
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	60f8      	str	r0, [r7, #12]
 8001ecc:	60b9      	str	r1, [r7, #8]
 8001ece:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	f003 0307 	and.w	r3, r3, #7
 8001ed6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ed8:	69fb      	ldr	r3, [r7, #28]
 8001eda:	f1c3 0307 	rsb	r3, r3, #7
 8001ede:	2b04      	cmp	r3, #4
 8001ee0:	bf28      	it	cs
 8001ee2:	2304      	movcs	r3, #4
 8001ee4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ee6:	69fb      	ldr	r3, [r7, #28]
 8001ee8:	3304      	adds	r3, #4
 8001eea:	2b06      	cmp	r3, #6
 8001eec:	d902      	bls.n	8001ef4 <NVIC_EncodePriority+0x30>
 8001eee:	69fb      	ldr	r3, [r7, #28]
 8001ef0:	3b03      	subs	r3, #3
 8001ef2:	e000      	b.n	8001ef6 <NVIC_EncodePriority+0x32>
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ef8:	f04f 32ff 	mov.w	r2, #4294967295
 8001efc:	69bb      	ldr	r3, [r7, #24]
 8001efe:	fa02 f303 	lsl.w	r3, r2, r3
 8001f02:	43da      	mvns	r2, r3
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	401a      	ands	r2, r3
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f0c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	fa01 f303 	lsl.w	r3, r1, r3
 8001f16:	43d9      	mvns	r1, r3
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f1c:	4313      	orrs	r3, r2
         );
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	3724      	adds	r7, #36	@ 0x24
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr

08001f2a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f2a:	b580      	push	{r7, lr}
 8001f2c:	b082      	sub	sp, #8
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f32:	6878      	ldr	r0, [r7, #4]
 8001f34:	f7ff ff4c 	bl	8001dd0 <__NVIC_SetPriorityGrouping>
}
 8001f38:	bf00      	nop
 8001f3a:	3708      	adds	r7, #8
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}

08001f40 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b086      	sub	sp, #24
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	4603      	mov	r3, r0
 8001f48:	60b9      	str	r1, [r7, #8]
 8001f4a:	607a      	str	r2, [r7, #4]
 8001f4c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f52:	f7ff ff61 	bl	8001e18 <__NVIC_GetPriorityGrouping>
 8001f56:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f58:	687a      	ldr	r2, [r7, #4]
 8001f5a:	68b9      	ldr	r1, [r7, #8]
 8001f5c:	6978      	ldr	r0, [r7, #20]
 8001f5e:	f7ff ffb1 	bl	8001ec4 <NVIC_EncodePriority>
 8001f62:	4602      	mov	r2, r0
 8001f64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f68:	4611      	mov	r1, r2
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f7ff ff80 	bl	8001e70 <__NVIC_SetPriority>
}
 8001f70:	bf00      	nop
 8001f72:	3718      	adds	r7, #24
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}

08001f78 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	4603      	mov	r3, r0
 8001f80:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f86:	4618      	mov	r0, r3
 8001f88:	f7ff ff54 	bl	8001e34 <__NVIC_EnableIRQ>
}
 8001f8c:	bf00      	nop
 8001f8e:	3708      	adds	r7, #8
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}

08001f94 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b084      	sub	sp, #16
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fa0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001fa2:	f7ff fee5 	bl	8001d70 <HAL_GetTick>
 8001fa6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001fae:	b2db      	uxtb	r3, r3
 8001fb0:	2b02      	cmp	r3, #2
 8001fb2:	d008      	beq.n	8001fc6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2280      	movs	r2, #128	@ 0x80
 8001fb8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e052      	b.n	800206c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	681a      	ldr	r2, [r3, #0]
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f022 0216 	bic.w	r2, r2, #22
 8001fd4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	695a      	ldr	r2, [r3, #20]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001fe4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d103      	bne.n	8001ff6 <HAL_DMA_Abort+0x62>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d007      	beq.n	8002006 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	681a      	ldr	r2, [r3, #0]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f022 0208 	bic.w	r2, r2, #8
 8002004:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f022 0201 	bic.w	r2, r2, #1
 8002014:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002016:	e013      	b.n	8002040 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002018:	f7ff feaa 	bl	8001d70 <HAL_GetTick>
 800201c:	4602      	mov	r2, r0
 800201e:	68bb      	ldr	r3, [r7, #8]
 8002020:	1ad3      	subs	r3, r2, r3
 8002022:	2b05      	cmp	r3, #5
 8002024:	d90c      	bls.n	8002040 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2220      	movs	r2, #32
 800202a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2203      	movs	r2, #3
 8002030:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2200      	movs	r2, #0
 8002038:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800203c:	2303      	movs	r3, #3
 800203e:	e015      	b.n	800206c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 0301 	and.w	r3, r3, #1
 800204a:	2b00      	cmp	r3, #0
 800204c:	d1e4      	bne.n	8002018 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002052:	223f      	movs	r2, #63	@ 0x3f
 8002054:	409a      	lsls	r2, r3
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2201      	movs	r2, #1
 800205e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2200      	movs	r2, #0
 8002066:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800206a:	2300      	movs	r3, #0
}
 800206c:	4618      	mov	r0, r3
 800206e:	3710      	adds	r7, #16
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}

08002074 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002074:	b480      	push	{r7}
 8002076:	b083      	sub	sp, #12
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002082:	b2db      	uxtb	r3, r3
 8002084:	2b02      	cmp	r3, #2
 8002086:	d004      	beq.n	8002092 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2280      	movs	r2, #128	@ 0x80
 800208c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800208e:	2301      	movs	r3, #1
 8002090:	e00c      	b.n	80020ac <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2205      	movs	r2, #5
 8002096:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f022 0201 	bic.w	r2, r2, #1
 80020a8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80020aa:	2300      	movs	r3, #0
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	370c      	adds	r7, #12
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr

080020b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b089      	sub	sp, #36	@ 0x24
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
 80020c0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80020c2:	2300      	movs	r3, #0
 80020c4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80020c6:	2300      	movs	r3, #0
 80020c8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80020ca:	2300      	movs	r3, #0
 80020cc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80020ce:	2300      	movs	r3, #0
 80020d0:	61fb      	str	r3, [r7, #28]
 80020d2:	e16b      	b.n	80023ac <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80020d4:	2201      	movs	r2, #1
 80020d6:	69fb      	ldr	r3, [r7, #28]
 80020d8:	fa02 f303 	lsl.w	r3, r2, r3
 80020dc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	697a      	ldr	r2, [r7, #20]
 80020e4:	4013      	ands	r3, r2
 80020e6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80020e8:	693a      	ldr	r2, [r7, #16]
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	429a      	cmp	r2, r3
 80020ee:	f040 815a 	bne.w	80023a6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	f003 0303 	and.w	r3, r3, #3
 80020fa:	2b01      	cmp	r3, #1
 80020fc:	d005      	beq.n	800210a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002106:	2b02      	cmp	r3, #2
 8002108:	d130      	bne.n	800216c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	689b      	ldr	r3, [r3, #8]
 800210e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002110:	69fb      	ldr	r3, [r7, #28]
 8002112:	005b      	lsls	r3, r3, #1
 8002114:	2203      	movs	r2, #3
 8002116:	fa02 f303 	lsl.w	r3, r2, r3
 800211a:	43db      	mvns	r3, r3
 800211c:	69ba      	ldr	r2, [r7, #24]
 800211e:	4013      	ands	r3, r2
 8002120:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	68da      	ldr	r2, [r3, #12]
 8002126:	69fb      	ldr	r3, [r7, #28]
 8002128:	005b      	lsls	r3, r3, #1
 800212a:	fa02 f303 	lsl.w	r3, r2, r3
 800212e:	69ba      	ldr	r2, [r7, #24]
 8002130:	4313      	orrs	r3, r2
 8002132:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	69ba      	ldr	r2, [r7, #24]
 8002138:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002140:	2201      	movs	r2, #1
 8002142:	69fb      	ldr	r3, [r7, #28]
 8002144:	fa02 f303 	lsl.w	r3, r2, r3
 8002148:	43db      	mvns	r3, r3
 800214a:	69ba      	ldr	r2, [r7, #24]
 800214c:	4013      	ands	r3, r2
 800214e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	091b      	lsrs	r3, r3, #4
 8002156:	f003 0201 	and.w	r2, r3, #1
 800215a:	69fb      	ldr	r3, [r7, #28]
 800215c:	fa02 f303 	lsl.w	r3, r2, r3
 8002160:	69ba      	ldr	r2, [r7, #24]
 8002162:	4313      	orrs	r3, r2
 8002164:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	69ba      	ldr	r2, [r7, #24]
 800216a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	f003 0303 	and.w	r3, r3, #3
 8002174:	2b03      	cmp	r3, #3
 8002176:	d017      	beq.n	80021a8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	68db      	ldr	r3, [r3, #12]
 800217c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800217e:	69fb      	ldr	r3, [r7, #28]
 8002180:	005b      	lsls	r3, r3, #1
 8002182:	2203      	movs	r2, #3
 8002184:	fa02 f303 	lsl.w	r3, r2, r3
 8002188:	43db      	mvns	r3, r3
 800218a:	69ba      	ldr	r2, [r7, #24]
 800218c:	4013      	ands	r3, r2
 800218e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	689a      	ldr	r2, [r3, #8]
 8002194:	69fb      	ldr	r3, [r7, #28]
 8002196:	005b      	lsls	r3, r3, #1
 8002198:	fa02 f303 	lsl.w	r3, r2, r3
 800219c:	69ba      	ldr	r2, [r7, #24]
 800219e:	4313      	orrs	r3, r2
 80021a0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	69ba      	ldr	r2, [r7, #24]
 80021a6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	f003 0303 	and.w	r3, r3, #3
 80021b0:	2b02      	cmp	r3, #2
 80021b2:	d123      	bne.n	80021fc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80021b4:	69fb      	ldr	r3, [r7, #28]
 80021b6:	08da      	lsrs	r2, r3, #3
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	3208      	adds	r2, #8
 80021bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80021c2:	69fb      	ldr	r3, [r7, #28]
 80021c4:	f003 0307 	and.w	r3, r3, #7
 80021c8:	009b      	lsls	r3, r3, #2
 80021ca:	220f      	movs	r2, #15
 80021cc:	fa02 f303 	lsl.w	r3, r2, r3
 80021d0:	43db      	mvns	r3, r3
 80021d2:	69ba      	ldr	r2, [r7, #24]
 80021d4:	4013      	ands	r3, r2
 80021d6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	691a      	ldr	r2, [r3, #16]
 80021dc:	69fb      	ldr	r3, [r7, #28]
 80021de:	f003 0307 	and.w	r3, r3, #7
 80021e2:	009b      	lsls	r3, r3, #2
 80021e4:	fa02 f303 	lsl.w	r3, r2, r3
 80021e8:	69ba      	ldr	r2, [r7, #24]
 80021ea:	4313      	orrs	r3, r2
 80021ec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80021ee:	69fb      	ldr	r3, [r7, #28]
 80021f0:	08da      	lsrs	r2, r3, #3
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	3208      	adds	r2, #8
 80021f6:	69b9      	ldr	r1, [r7, #24]
 80021f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002202:	69fb      	ldr	r3, [r7, #28]
 8002204:	005b      	lsls	r3, r3, #1
 8002206:	2203      	movs	r2, #3
 8002208:	fa02 f303 	lsl.w	r3, r2, r3
 800220c:	43db      	mvns	r3, r3
 800220e:	69ba      	ldr	r2, [r7, #24]
 8002210:	4013      	ands	r3, r2
 8002212:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	f003 0203 	and.w	r2, r3, #3
 800221c:	69fb      	ldr	r3, [r7, #28]
 800221e:	005b      	lsls	r3, r3, #1
 8002220:	fa02 f303 	lsl.w	r3, r2, r3
 8002224:	69ba      	ldr	r2, [r7, #24]
 8002226:	4313      	orrs	r3, r2
 8002228:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	69ba      	ldr	r2, [r7, #24]
 800222e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002238:	2b00      	cmp	r3, #0
 800223a:	f000 80b4 	beq.w	80023a6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800223e:	2300      	movs	r3, #0
 8002240:	60fb      	str	r3, [r7, #12]
 8002242:	4b60      	ldr	r3, [pc, #384]	@ (80023c4 <HAL_GPIO_Init+0x30c>)
 8002244:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002246:	4a5f      	ldr	r2, [pc, #380]	@ (80023c4 <HAL_GPIO_Init+0x30c>)
 8002248:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800224c:	6453      	str	r3, [r2, #68]	@ 0x44
 800224e:	4b5d      	ldr	r3, [pc, #372]	@ (80023c4 <HAL_GPIO_Init+0x30c>)
 8002250:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002252:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002256:	60fb      	str	r3, [r7, #12]
 8002258:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800225a:	4a5b      	ldr	r2, [pc, #364]	@ (80023c8 <HAL_GPIO_Init+0x310>)
 800225c:	69fb      	ldr	r3, [r7, #28]
 800225e:	089b      	lsrs	r3, r3, #2
 8002260:	3302      	adds	r3, #2
 8002262:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002266:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002268:	69fb      	ldr	r3, [r7, #28]
 800226a:	f003 0303 	and.w	r3, r3, #3
 800226e:	009b      	lsls	r3, r3, #2
 8002270:	220f      	movs	r2, #15
 8002272:	fa02 f303 	lsl.w	r3, r2, r3
 8002276:	43db      	mvns	r3, r3
 8002278:	69ba      	ldr	r2, [r7, #24]
 800227a:	4013      	ands	r3, r2
 800227c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4a52      	ldr	r2, [pc, #328]	@ (80023cc <HAL_GPIO_Init+0x314>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d02b      	beq.n	80022de <HAL_GPIO_Init+0x226>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	4a51      	ldr	r2, [pc, #324]	@ (80023d0 <HAL_GPIO_Init+0x318>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d025      	beq.n	80022da <HAL_GPIO_Init+0x222>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4a50      	ldr	r2, [pc, #320]	@ (80023d4 <HAL_GPIO_Init+0x31c>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d01f      	beq.n	80022d6 <HAL_GPIO_Init+0x21e>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	4a4f      	ldr	r2, [pc, #316]	@ (80023d8 <HAL_GPIO_Init+0x320>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d019      	beq.n	80022d2 <HAL_GPIO_Init+0x21a>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	4a4e      	ldr	r2, [pc, #312]	@ (80023dc <HAL_GPIO_Init+0x324>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d013      	beq.n	80022ce <HAL_GPIO_Init+0x216>
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	4a4d      	ldr	r2, [pc, #308]	@ (80023e0 <HAL_GPIO_Init+0x328>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d00d      	beq.n	80022ca <HAL_GPIO_Init+0x212>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	4a4c      	ldr	r2, [pc, #304]	@ (80023e4 <HAL_GPIO_Init+0x32c>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d007      	beq.n	80022c6 <HAL_GPIO_Init+0x20e>
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	4a4b      	ldr	r2, [pc, #300]	@ (80023e8 <HAL_GPIO_Init+0x330>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d101      	bne.n	80022c2 <HAL_GPIO_Init+0x20a>
 80022be:	2307      	movs	r3, #7
 80022c0:	e00e      	b.n	80022e0 <HAL_GPIO_Init+0x228>
 80022c2:	2308      	movs	r3, #8
 80022c4:	e00c      	b.n	80022e0 <HAL_GPIO_Init+0x228>
 80022c6:	2306      	movs	r3, #6
 80022c8:	e00a      	b.n	80022e0 <HAL_GPIO_Init+0x228>
 80022ca:	2305      	movs	r3, #5
 80022cc:	e008      	b.n	80022e0 <HAL_GPIO_Init+0x228>
 80022ce:	2304      	movs	r3, #4
 80022d0:	e006      	b.n	80022e0 <HAL_GPIO_Init+0x228>
 80022d2:	2303      	movs	r3, #3
 80022d4:	e004      	b.n	80022e0 <HAL_GPIO_Init+0x228>
 80022d6:	2302      	movs	r3, #2
 80022d8:	e002      	b.n	80022e0 <HAL_GPIO_Init+0x228>
 80022da:	2301      	movs	r3, #1
 80022dc:	e000      	b.n	80022e0 <HAL_GPIO_Init+0x228>
 80022de:	2300      	movs	r3, #0
 80022e0:	69fa      	ldr	r2, [r7, #28]
 80022e2:	f002 0203 	and.w	r2, r2, #3
 80022e6:	0092      	lsls	r2, r2, #2
 80022e8:	4093      	lsls	r3, r2
 80022ea:	69ba      	ldr	r2, [r7, #24]
 80022ec:	4313      	orrs	r3, r2
 80022ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80022f0:	4935      	ldr	r1, [pc, #212]	@ (80023c8 <HAL_GPIO_Init+0x310>)
 80022f2:	69fb      	ldr	r3, [r7, #28]
 80022f4:	089b      	lsrs	r3, r3, #2
 80022f6:	3302      	adds	r3, #2
 80022f8:	69ba      	ldr	r2, [r7, #24]
 80022fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022fe:	4b3b      	ldr	r3, [pc, #236]	@ (80023ec <HAL_GPIO_Init+0x334>)
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	43db      	mvns	r3, r3
 8002308:	69ba      	ldr	r2, [r7, #24]
 800230a:	4013      	ands	r3, r2
 800230c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002316:	2b00      	cmp	r3, #0
 8002318:	d003      	beq.n	8002322 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800231a:	69ba      	ldr	r2, [r7, #24]
 800231c:	693b      	ldr	r3, [r7, #16]
 800231e:	4313      	orrs	r3, r2
 8002320:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002322:	4a32      	ldr	r2, [pc, #200]	@ (80023ec <HAL_GPIO_Init+0x334>)
 8002324:	69bb      	ldr	r3, [r7, #24]
 8002326:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002328:	4b30      	ldr	r3, [pc, #192]	@ (80023ec <HAL_GPIO_Init+0x334>)
 800232a:	68db      	ldr	r3, [r3, #12]
 800232c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	43db      	mvns	r3, r3
 8002332:	69ba      	ldr	r2, [r7, #24]
 8002334:	4013      	ands	r3, r2
 8002336:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002340:	2b00      	cmp	r3, #0
 8002342:	d003      	beq.n	800234c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002344:	69ba      	ldr	r2, [r7, #24]
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	4313      	orrs	r3, r2
 800234a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800234c:	4a27      	ldr	r2, [pc, #156]	@ (80023ec <HAL_GPIO_Init+0x334>)
 800234e:	69bb      	ldr	r3, [r7, #24]
 8002350:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002352:	4b26      	ldr	r3, [pc, #152]	@ (80023ec <HAL_GPIO_Init+0x334>)
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002358:	693b      	ldr	r3, [r7, #16]
 800235a:	43db      	mvns	r3, r3
 800235c:	69ba      	ldr	r2, [r7, #24]
 800235e:	4013      	ands	r3, r2
 8002360:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800236a:	2b00      	cmp	r3, #0
 800236c:	d003      	beq.n	8002376 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800236e:	69ba      	ldr	r2, [r7, #24]
 8002370:	693b      	ldr	r3, [r7, #16]
 8002372:	4313      	orrs	r3, r2
 8002374:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002376:	4a1d      	ldr	r2, [pc, #116]	@ (80023ec <HAL_GPIO_Init+0x334>)
 8002378:	69bb      	ldr	r3, [r7, #24]
 800237a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800237c:	4b1b      	ldr	r3, [pc, #108]	@ (80023ec <HAL_GPIO_Init+0x334>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002382:	693b      	ldr	r3, [r7, #16]
 8002384:	43db      	mvns	r3, r3
 8002386:	69ba      	ldr	r2, [r7, #24]
 8002388:	4013      	ands	r3, r2
 800238a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002394:	2b00      	cmp	r3, #0
 8002396:	d003      	beq.n	80023a0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002398:	69ba      	ldr	r2, [r7, #24]
 800239a:	693b      	ldr	r3, [r7, #16]
 800239c:	4313      	orrs	r3, r2
 800239e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80023a0:	4a12      	ldr	r2, [pc, #72]	@ (80023ec <HAL_GPIO_Init+0x334>)
 80023a2:	69bb      	ldr	r3, [r7, #24]
 80023a4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023a6:	69fb      	ldr	r3, [r7, #28]
 80023a8:	3301      	adds	r3, #1
 80023aa:	61fb      	str	r3, [r7, #28]
 80023ac:	69fb      	ldr	r3, [r7, #28]
 80023ae:	2b0f      	cmp	r3, #15
 80023b0:	f67f ae90 	bls.w	80020d4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80023b4:	bf00      	nop
 80023b6:	bf00      	nop
 80023b8:	3724      	adds	r7, #36	@ 0x24
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr
 80023c2:	bf00      	nop
 80023c4:	40023800 	.word	0x40023800
 80023c8:	40013800 	.word	0x40013800
 80023cc:	40020000 	.word	0x40020000
 80023d0:	40020400 	.word	0x40020400
 80023d4:	40020800 	.word	0x40020800
 80023d8:	40020c00 	.word	0x40020c00
 80023dc:	40021000 	.word	0x40021000
 80023e0:	40021400 	.word	0x40021400
 80023e4:	40021800 	.word	0x40021800
 80023e8:	40021c00 	.word	0x40021c00
 80023ec:	40013c00 	.word	0x40013c00

080023f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b085      	sub	sp, #20
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
 80023f8:	460b      	mov	r3, r1
 80023fa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	691a      	ldr	r2, [r3, #16]
 8002400:	887b      	ldrh	r3, [r7, #2]
 8002402:	4013      	ands	r3, r2
 8002404:	2b00      	cmp	r3, #0
 8002406:	d002      	beq.n	800240e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002408:	2301      	movs	r3, #1
 800240a:	73fb      	strb	r3, [r7, #15]
 800240c:	e001      	b.n	8002412 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800240e:	2300      	movs	r3, #0
 8002410:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002412:	7bfb      	ldrb	r3, [r7, #15]
}
 8002414:	4618      	mov	r0, r3
 8002416:	3714      	adds	r7, #20
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr

08002420 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002420:	b480      	push	{r7}
 8002422:	b083      	sub	sp, #12
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
 8002428:	460b      	mov	r3, r1
 800242a:	807b      	strh	r3, [r7, #2]
 800242c:	4613      	mov	r3, r2
 800242e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002430:	787b      	ldrb	r3, [r7, #1]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d003      	beq.n	800243e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002436:	887a      	ldrh	r2, [r7, #2]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800243c:	e003      	b.n	8002446 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800243e:	887b      	ldrh	r3, [r7, #2]
 8002440:	041a      	lsls	r2, r3, #16
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	619a      	str	r2, [r3, #24]
}
 8002446:	bf00      	nop
 8002448:	370c      	adds	r7, #12
 800244a:	46bd      	mov	sp, r7
 800244c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002450:	4770      	bx	lr
	...

08002454 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b082      	sub	sp, #8
 8002458:	af00      	add	r7, sp, #0
 800245a:	4603      	mov	r3, r0
 800245c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800245e:	4b08      	ldr	r3, [pc, #32]	@ (8002480 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002460:	695a      	ldr	r2, [r3, #20]
 8002462:	88fb      	ldrh	r3, [r7, #6]
 8002464:	4013      	ands	r3, r2
 8002466:	2b00      	cmp	r3, #0
 8002468:	d006      	beq.n	8002478 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800246a:	4a05      	ldr	r2, [pc, #20]	@ (8002480 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800246c:	88fb      	ldrh	r3, [r7, #6]
 800246e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002470:	88fb      	ldrh	r3, [r7, #6]
 8002472:	4618      	mov	r0, r3
 8002474:	f7fe ffe0 	bl	8001438 <HAL_GPIO_EXTI_Callback>
  }
}
 8002478:	bf00      	nop
 800247a:	3708      	adds	r7, #8
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}
 8002480:	40013c00 	.word	0x40013c00

08002484 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b086      	sub	sp, #24
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d101      	bne.n	8002496 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	e267      	b.n	8002966 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f003 0301 	and.w	r3, r3, #1
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d075      	beq.n	800258e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80024a2:	4b88      	ldr	r3, [pc, #544]	@ (80026c4 <HAL_RCC_OscConfig+0x240>)
 80024a4:	689b      	ldr	r3, [r3, #8]
 80024a6:	f003 030c 	and.w	r3, r3, #12
 80024aa:	2b04      	cmp	r3, #4
 80024ac:	d00c      	beq.n	80024c8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024ae:	4b85      	ldr	r3, [pc, #532]	@ (80026c4 <HAL_RCC_OscConfig+0x240>)
 80024b0:	689b      	ldr	r3, [r3, #8]
 80024b2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80024b6:	2b08      	cmp	r3, #8
 80024b8:	d112      	bne.n	80024e0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024ba:	4b82      	ldr	r3, [pc, #520]	@ (80026c4 <HAL_RCC_OscConfig+0x240>)
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80024c6:	d10b      	bne.n	80024e0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024c8:	4b7e      	ldr	r3, [pc, #504]	@ (80026c4 <HAL_RCC_OscConfig+0x240>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d05b      	beq.n	800258c <HAL_RCC_OscConfig+0x108>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d157      	bne.n	800258c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80024dc:	2301      	movs	r3, #1
 80024de:	e242      	b.n	8002966 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80024e8:	d106      	bne.n	80024f8 <HAL_RCC_OscConfig+0x74>
 80024ea:	4b76      	ldr	r3, [pc, #472]	@ (80026c4 <HAL_RCC_OscConfig+0x240>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4a75      	ldr	r2, [pc, #468]	@ (80026c4 <HAL_RCC_OscConfig+0x240>)
 80024f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024f4:	6013      	str	r3, [r2, #0]
 80024f6:	e01d      	b.n	8002534 <HAL_RCC_OscConfig+0xb0>
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002500:	d10c      	bne.n	800251c <HAL_RCC_OscConfig+0x98>
 8002502:	4b70      	ldr	r3, [pc, #448]	@ (80026c4 <HAL_RCC_OscConfig+0x240>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4a6f      	ldr	r2, [pc, #444]	@ (80026c4 <HAL_RCC_OscConfig+0x240>)
 8002508:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800250c:	6013      	str	r3, [r2, #0]
 800250e:	4b6d      	ldr	r3, [pc, #436]	@ (80026c4 <HAL_RCC_OscConfig+0x240>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a6c      	ldr	r2, [pc, #432]	@ (80026c4 <HAL_RCC_OscConfig+0x240>)
 8002514:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002518:	6013      	str	r3, [r2, #0]
 800251a:	e00b      	b.n	8002534 <HAL_RCC_OscConfig+0xb0>
 800251c:	4b69      	ldr	r3, [pc, #420]	@ (80026c4 <HAL_RCC_OscConfig+0x240>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a68      	ldr	r2, [pc, #416]	@ (80026c4 <HAL_RCC_OscConfig+0x240>)
 8002522:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002526:	6013      	str	r3, [r2, #0]
 8002528:	4b66      	ldr	r3, [pc, #408]	@ (80026c4 <HAL_RCC_OscConfig+0x240>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a65      	ldr	r2, [pc, #404]	@ (80026c4 <HAL_RCC_OscConfig+0x240>)
 800252e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002532:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d013      	beq.n	8002564 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800253c:	f7ff fc18 	bl	8001d70 <HAL_GetTick>
 8002540:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002542:	e008      	b.n	8002556 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002544:	f7ff fc14 	bl	8001d70 <HAL_GetTick>
 8002548:	4602      	mov	r2, r0
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	2b64      	cmp	r3, #100	@ 0x64
 8002550:	d901      	bls.n	8002556 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002552:	2303      	movs	r3, #3
 8002554:	e207      	b.n	8002966 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002556:	4b5b      	ldr	r3, [pc, #364]	@ (80026c4 <HAL_RCC_OscConfig+0x240>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800255e:	2b00      	cmp	r3, #0
 8002560:	d0f0      	beq.n	8002544 <HAL_RCC_OscConfig+0xc0>
 8002562:	e014      	b.n	800258e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002564:	f7ff fc04 	bl	8001d70 <HAL_GetTick>
 8002568:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800256a:	e008      	b.n	800257e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800256c:	f7ff fc00 	bl	8001d70 <HAL_GetTick>
 8002570:	4602      	mov	r2, r0
 8002572:	693b      	ldr	r3, [r7, #16]
 8002574:	1ad3      	subs	r3, r2, r3
 8002576:	2b64      	cmp	r3, #100	@ 0x64
 8002578:	d901      	bls.n	800257e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800257a:	2303      	movs	r3, #3
 800257c:	e1f3      	b.n	8002966 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800257e:	4b51      	ldr	r3, [pc, #324]	@ (80026c4 <HAL_RCC_OscConfig+0x240>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002586:	2b00      	cmp	r3, #0
 8002588:	d1f0      	bne.n	800256c <HAL_RCC_OscConfig+0xe8>
 800258a:	e000      	b.n	800258e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800258c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f003 0302 	and.w	r3, r3, #2
 8002596:	2b00      	cmp	r3, #0
 8002598:	d063      	beq.n	8002662 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800259a:	4b4a      	ldr	r3, [pc, #296]	@ (80026c4 <HAL_RCC_OscConfig+0x240>)
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	f003 030c 	and.w	r3, r3, #12
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d00b      	beq.n	80025be <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025a6:	4b47      	ldr	r3, [pc, #284]	@ (80026c4 <HAL_RCC_OscConfig+0x240>)
 80025a8:	689b      	ldr	r3, [r3, #8]
 80025aa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80025ae:	2b08      	cmp	r3, #8
 80025b0:	d11c      	bne.n	80025ec <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025b2:	4b44      	ldr	r3, [pc, #272]	@ (80026c4 <HAL_RCC_OscConfig+0x240>)
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d116      	bne.n	80025ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025be:	4b41      	ldr	r3, [pc, #260]	@ (80026c4 <HAL_RCC_OscConfig+0x240>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f003 0302 	and.w	r3, r3, #2
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d005      	beq.n	80025d6 <HAL_RCC_OscConfig+0x152>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	68db      	ldr	r3, [r3, #12]
 80025ce:	2b01      	cmp	r3, #1
 80025d0:	d001      	beq.n	80025d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	e1c7      	b.n	8002966 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025d6:	4b3b      	ldr	r3, [pc, #236]	@ (80026c4 <HAL_RCC_OscConfig+0x240>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	691b      	ldr	r3, [r3, #16]
 80025e2:	00db      	lsls	r3, r3, #3
 80025e4:	4937      	ldr	r1, [pc, #220]	@ (80026c4 <HAL_RCC_OscConfig+0x240>)
 80025e6:	4313      	orrs	r3, r2
 80025e8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025ea:	e03a      	b.n	8002662 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	68db      	ldr	r3, [r3, #12]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d020      	beq.n	8002636 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025f4:	4b34      	ldr	r3, [pc, #208]	@ (80026c8 <HAL_RCC_OscConfig+0x244>)
 80025f6:	2201      	movs	r2, #1
 80025f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025fa:	f7ff fbb9 	bl	8001d70 <HAL_GetTick>
 80025fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002600:	e008      	b.n	8002614 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002602:	f7ff fbb5 	bl	8001d70 <HAL_GetTick>
 8002606:	4602      	mov	r2, r0
 8002608:	693b      	ldr	r3, [r7, #16]
 800260a:	1ad3      	subs	r3, r2, r3
 800260c:	2b02      	cmp	r3, #2
 800260e:	d901      	bls.n	8002614 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002610:	2303      	movs	r3, #3
 8002612:	e1a8      	b.n	8002966 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002614:	4b2b      	ldr	r3, [pc, #172]	@ (80026c4 <HAL_RCC_OscConfig+0x240>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f003 0302 	and.w	r3, r3, #2
 800261c:	2b00      	cmp	r3, #0
 800261e:	d0f0      	beq.n	8002602 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002620:	4b28      	ldr	r3, [pc, #160]	@ (80026c4 <HAL_RCC_OscConfig+0x240>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	691b      	ldr	r3, [r3, #16]
 800262c:	00db      	lsls	r3, r3, #3
 800262e:	4925      	ldr	r1, [pc, #148]	@ (80026c4 <HAL_RCC_OscConfig+0x240>)
 8002630:	4313      	orrs	r3, r2
 8002632:	600b      	str	r3, [r1, #0]
 8002634:	e015      	b.n	8002662 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002636:	4b24      	ldr	r3, [pc, #144]	@ (80026c8 <HAL_RCC_OscConfig+0x244>)
 8002638:	2200      	movs	r2, #0
 800263a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800263c:	f7ff fb98 	bl	8001d70 <HAL_GetTick>
 8002640:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002642:	e008      	b.n	8002656 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002644:	f7ff fb94 	bl	8001d70 <HAL_GetTick>
 8002648:	4602      	mov	r2, r0
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	1ad3      	subs	r3, r2, r3
 800264e:	2b02      	cmp	r3, #2
 8002650:	d901      	bls.n	8002656 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002652:	2303      	movs	r3, #3
 8002654:	e187      	b.n	8002966 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002656:	4b1b      	ldr	r3, [pc, #108]	@ (80026c4 <HAL_RCC_OscConfig+0x240>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f003 0302 	and.w	r3, r3, #2
 800265e:	2b00      	cmp	r3, #0
 8002660:	d1f0      	bne.n	8002644 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f003 0308 	and.w	r3, r3, #8
 800266a:	2b00      	cmp	r3, #0
 800266c:	d036      	beq.n	80026dc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	695b      	ldr	r3, [r3, #20]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d016      	beq.n	80026a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002676:	4b15      	ldr	r3, [pc, #84]	@ (80026cc <HAL_RCC_OscConfig+0x248>)
 8002678:	2201      	movs	r2, #1
 800267a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800267c:	f7ff fb78 	bl	8001d70 <HAL_GetTick>
 8002680:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002682:	e008      	b.n	8002696 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002684:	f7ff fb74 	bl	8001d70 <HAL_GetTick>
 8002688:	4602      	mov	r2, r0
 800268a:	693b      	ldr	r3, [r7, #16]
 800268c:	1ad3      	subs	r3, r2, r3
 800268e:	2b02      	cmp	r3, #2
 8002690:	d901      	bls.n	8002696 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002692:	2303      	movs	r3, #3
 8002694:	e167      	b.n	8002966 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002696:	4b0b      	ldr	r3, [pc, #44]	@ (80026c4 <HAL_RCC_OscConfig+0x240>)
 8002698:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800269a:	f003 0302 	and.w	r3, r3, #2
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d0f0      	beq.n	8002684 <HAL_RCC_OscConfig+0x200>
 80026a2:	e01b      	b.n	80026dc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026a4:	4b09      	ldr	r3, [pc, #36]	@ (80026cc <HAL_RCC_OscConfig+0x248>)
 80026a6:	2200      	movs	r2, #0
 80026a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026aa:	f7ff fb61 	bl	8001d70 <HAL_GetTick>
 80026ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026b0:	e00e      	b.n	80026d0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026b2:	f7ff fb5d 	bl	8001d70 <HAL_GetTick>
 80026b6:	4602      	mov	r2, r0
 80026b8:	693b      	ldr	r3, [r7, #16]
 80026ba:	1ad3      	subs	r3, r2, r3
 80026bc:	2b02      	cmp	r3, #2
 80026be:	d907      	bls.n	80026d0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80026c0:	2303      	movs	r3, #3
 80026c2:	e150      	b.n	8002966 <HAL_RCC_OscConfig+0x4e2>
 80026c4:	40023800 	.word	0x40023800
 80026c8:	42470000 	.word	0x42470000
 80026cc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026d0:	4b88      	ldr	r3, [pc, #544]	@ (80028f4 <HAL_RCC_OscConfig+0x470>)
 80026d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026d4:	f003 0302 	and.w	r3, r3, #2
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d1ea      	bne.n	80026b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f003 0304 	and.w	r3, r3, #4
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	f000 8097 	beq.w	8002818 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026ea:	2300      	movs	r3, #0
 80026ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026ee:	4b81      	ldr	r3, [pc, #516]	@ (80028f4 <HAL_RCC_OscConfig+0x470>)
 80026f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d10f      	bne.n	800271a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026fa:	2300      	movs	r3, #0
 80026fc:	60bb      	str	r3, [r7, #8]
 80026fe:	4b7d      	ldr	r3, [pc, #500]	@ (80028f4 <HAL_RCC_OscConfig+0x470>)
 8002700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002702:	4a7c      	ldr	r2, [pc, #496]	@ (80028f4 <HAL_RCC_OscConfig+0x470>)
 8002704:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002708:	6413      	str	r3, [r2, #64]	@ 0x40
 800270a:	4b7a      	ldr	r3, [pc, #488]	@ (80028f4 <HAL_RCC_OscConfig+0x470>)
 800270c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800270e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002712:	60bb      	str	r3, [r7, #8]
 8002714:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002716:	2301      	movs	r3, #1
 8002718:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800271a:	4b77      	ldr	r3, [pc, #476]	@ (80028f8 <HAL_RCC_OscConfig+0x474>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002722:	2b00      	cmp	r3, #0
 8002724:	d118      	bne.n	8002758 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002726:	4b74      	ldr	r3, [pc, #464]	@ (80028f8 <HAL_RCC_OscConfig+0x474>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a73      	ldr	r2, [pc, #460]	@ (80028f8 <HAL_RCC_OscConfig+0x474>)
 800272c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002730:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002732:	f7ff fb1d 	bl	8001d70 <HAL_GetTick>
 8002736:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002738:	e008      	b.n	800274c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800273a:	f7ff fb19 	bl	8001d70 <HAL_GetTick>
 800273e:	4602      	mov	r2, r0
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	1ad3      	subs	r3, r2, r3
 8002744:	2b02      	cmp	r3, #2
 8002746:	d901      	bls.n	800274c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002748:	2303      	movs	r3, #3
 800274a:	e10c      	b.n	8002966 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800274c:	4b6a      	ldr	r3, [pc, #424]	@ (80028f8 <HAL_RCC_OscConfig+0x474>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002754:	2b00      	cmp	r3, #0
 8002756:	d0f0      	beq.n	800273a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	689b      	ldr	r3, [r3, #8]
 800275c:	2b01      	cmp	r3, #1
 800275e:	d106      	bne.n	800276e <HAL_RCC_OscConfig+0x2ea>
 8002760:	4b64      	ldr	r3, [pc, #400]	@ (80028f4 <HAL_RCC_OscConfig+0x470>)
 8002762:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002764:	4a63      	ldr	r2, [pc, #396]	@ (80028f4 <HAL_RCC_OscConfig+0x470>)
 8002766:	f043 0301 	orr.w	r3, r3, #1
 800276a:	6713      	str	r3, [r2, #112]	@ 0x70
 800276c:	e01c      	b.n	80027a8 <HAL_RCC_OscConfig+0x324>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	689b      	ldr	r3, [r3, #8]
 8002772:	2b05      	cmp	r3, #5
 8002774:	d10c      	bne.n	8002790 <HAL_RCC_OscConfig+0x30c>
 8002776:	4b5f      	ldr	r3, [pc, #380]	@ (80028f4 <HAL_RCC_OscConfig+0x470>)
 8002778:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800277a:	4a5e      	ldr	r2, [pc, #376]	@ (80028f4 <HAL_RCC_OscConfig+0x470>)
 800277c:	f043 0304 	orr.w	r3, r3, #4
 8002780:	6713      	str	r3, [r2, #112]	@ 0x70
 8002782:	4b5c      	ldr	r3, [pc, #368]	@ (80028f4 <HAL_RCC_OscConfig+0x470>)
 8002784:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002786:	4a5b      	ldr	r2, [pc, #364]	@ (80028f4 <HAL_RCC_OscConfig+0x470>)
 8002788:	f043 0301 	orr.w	r3, r3, #1
 800278c:	6713      	str	r3, [r2, #112]	@ 0x70
 800278e:	e00b      	b.n	80027a8 <HAL_RCC_OscConfig+0x324>
 8002790:	4b58      	ldr	r3, [pc, #352]	@ (80028f4 <HAL_RCC_OscConfig+0x470>)
 8002792:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002794:	4a57      	ldr	r2, [pc, #348]	@ (80028f4 <HAL_RCC_OscConfig+0x470>)
 8002796:	f023 0301 	bic.w	r3, r3, #1
 800279a:	6713      	str	r3, [r2, #112]	@ 0x70
 800279c:	4b55      	ldr	r3, [pc, #340]	@ (80028f4 <HAL_RCC_OscConfig+0x470>)
 800279e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027a0:	4a54      	ldr	r2, [pc, #336]	@ (80028f4 <HAL_RCC_OscConfig+0x470>)
 80027a2:	f023 0304 	bic.w	r3, r3, #4
 80027a6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	689b      	ldr	r3, [r3, #8]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d015      	beq.n	80027dc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027b0:	f7ff fade 	bl	8001d70 <HAL_GetTick>
 80027b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027b6:	e00a      	b.n	80027ce <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027b8:	f7ff fada 	bl	8001d70 <HAL_GetTick>
 80027bc:	4602      	mov	r2, r0
 80027be:	693b      	ldr	r3, [r7, #16]
 80027c0:	1ad3      	subs	r3, r2, r3
 80027c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d901      	bls.n	80027ce <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80027ca:	2303      	movs	r3, #3
 80027cc:	e0cb      	b.n	8002966 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027ce:	4b49      	ldr	r3, [pc, #292]	@ (80028f4 <HAL_RCC_OscConfig+0x470>)
 80027d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027d2:	f003 0302 	and.w	r3, r3, #2
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d0ee      	beq.n	80027b8 <HAL_RCC_OscConfig+0x334>
 80027da:	e014      	b.n	8002806 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027dc:	f7ff fac8 	bl	8001d70 <HAL_GetTick>
 80027e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027e2:	e00a      	b.n	80027fa <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027e4:	f7ff fac4 	bl	8001d70 <HAL_GetTick>
 80027e8:	4602      	mov	r2, r0
 80027ea:	693b      	ldr	r3, [r7, #16]
 80027ec:	1ad3      	subs	r3, r2, r3
 80027ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d901      	bls.n	80027fa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80027f6:	2303      	movs	r3, #3
 80027f8:	e0b5      	b.n	8002966 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027fa:	4b3e      	ldr	r3, [pc, #248]	@ (80028f4 <HAL_RCC_OscConfig+0x470>)
 80027fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027fe:	f003 0302 	and.w	r3, r3, #2
 8002802:	2b00      	cmp	r3, #0
 8002804:	d1ee      	bne.n	80027e4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002806:	7dfb      	ldrb	r3, [r7, #23]
 8002808:	2b01      	cmp	r3, #1
 800280a:	d105      	bne.n	8002818 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800280c:	4b39      	ldr	r3, [pc, #228]	@ (80028f4 <HAL_RCC_OscConfig+0x470>)
 800280e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002810:	4a38      	ldr	r2, [pc, #224]	@ (80028f4 <HAL_RCC_OscConfig+0x470>)
 8002812:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002816:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	699b      	ldr	r3, [r3, #24]
 800281c:	2b00      	cmp	r3, #0
 800281e:	f000 80a1 	beq.w	8002964 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002822:	4b34      	ldr	r3, [pc, #208]	@ (80028f4 <HAL_RCC_OscConfig+0x470>)
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	f003 030c 	and.w	r3, r3, #12
 800282a:	2b08      	cmp	r3, #8
 800282c:	d05c      	beq.n	80028e8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	699b      	ldr	r3, [r3, #24]
 8002832:	2b02      	cmp	r3, #2
 8002834:	d141      	bne.n	80028ba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002836:	4b31      	ldr	r3, [pc, #196]	@ (80028fc <HAL_RCC_OscConfig+0x478>)
 8002838:	2200      	movs	r2, #0
 800283a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800283c:	f7ff fa98 	bl	8001d70 <HAL_GetTick>
 8002840:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002842:	e008      	b.n	8002856 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002844:	f7ff fa94 	bl	8001d70 <HAL_GetTick>
 8002848:	4602      	mov	r2, r0
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	1ad3      	subs	r3, r2, r3
 800284e:	2b02      	cmp	r3, #2
 8002850:	d901      	bls.n	8002856 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002852:	2303      	movs	r3, #3
 8002854:	e087      	b.n	8002966 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002856:	4b27      	ldr	r3, [pc, #156]	@ (80028f4 <HAL_RCC_OscConfig+0x470>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800285e:	2b00      	cmp	r3, #0
 8002860:	d1f0      	bne.n	8002844 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	69da      	ldr	r2, [r3, #28]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6a1b      	ldr	r3, [r3, #32]
 800286a:	431a      	orrs	r2, r3
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002870:	019b      	lsls	r3, r3, #6
 8002872:	431a      	orrs	r2, r3
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002878:	085b      	lsrs	r3, r3, #1
 800287a:	3b01      	subs	r3, #1
 800287c:	041b      	lsls	r3, r3, #16
 800287e:	431a      	orrs	r2, r3
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002884:	061b      	lsls	r3, r3, #24
 8002886:	491b      	ldr	r1, [pc, #108]	@ (80028f4 <HAL_RCC_OscConfig+0x470>)
 8002888:	4313      	orrs	r3, r2
 800288a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800288c:	4b1b      	ldr	r3, [pc, #108]	@ (80028fc <HAL_RCC_OscConfig+0x478>)
 800288e:	2201      	movs	r2, #1
 8002890:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002892:	f7ff fa6d 	bl	8001d70 <HAL_GetTick>
 8002896:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002898:	e008      	b.n	80028ac <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800289a:	f7ff fa69 	bl	8001d70 <HAL_GetTick>
 800289e:	4602      	mov	r2, r0
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	1ad3      	subs	r3, r2, r3
 80028a4:	2b02      	cmp	r3, #2
 80028a6:	d901      	bls.n	80028ac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80028a8:	2303      	movs	r3, #3
 80028aa:	e05c      	b.n	8002966 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028ac:	4b11      	ldr	r3, [pc, #68]	@ (80028f4 <HAL_RCC_OscConfig+0x470>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d0f0      	beq.n	800289a <HAL_RCC_OscConfig+0x416>
 80028b8:	e054      	b.n	8002964 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028ba:	4b10      	ldr	r3, [pc, #64]	@ (80028fc <HAL_RCC_OscConfig+0x478>)
 80028bc:	2200      	movs	r2, #0
 80028be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028c0:	f7ff fa56 	bl	8001d70 <HAL_GetTick>
 80028c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028c6:	e008      	b.n	80028da <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028c8:	f7ff fa52 	bl	8001d70 <HAL_GetTick>
 80028cc:	4602      	mov	r2, r0
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	2b02      	cmp	r3, #2
 80028d4:	d901      	bls.n	80028da <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80028d6:	2303      	movs	r3, #3
 80028d8:	e045      	b.n	8002966 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028da:	4b06      	ldr	r3, [pc, #24]	@ (80028f4 <HAL_RCC_OscConfig+0x470>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d1f0      	bne.n	80028c8 <HAL_RCC_OscConfig+0x444>
 80028e6:	e03d      	b.n	8002964 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	699b      	ldr	r3, [r3, #24]
 80028ec:	2b01      	cmp	r3, #1
 80028ee:	d107      	bne.n	8002900 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80028f0:	2301      	movs	r3, #1
 80028f2:	e038      	b.n	8002966 <HAL_RCC_OscConfig+0x4e2>
 80028f4:	40023800 	.word	0x40023800
 80028f8:	40007000 	.word	0x40007000
 80028fc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002900:	4b1b      	ldr	r3, [pc, #108]	@ (8002970 <HAL_RCC_OscConfig+0x4ec>)
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	699b      	ldr	r3, [r3, #24]
 800290a:	2b01      	cmp	r3, #1
 800290c:	d028      	beq.n	8002960 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002918:	429a      	cmp	r2, r3
 800291a:	d121      	bne.n	8002960 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002926:	429a      	cmp	r2, r3
 8002928:	d11a      	bne.n	8002960 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800292a:	68fa      	ldr	r2, [r7, #12]
 800292c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002930:	4013      	ands	r3, r2
 8002932:	687a      	ldr	r2, [r7, #4]
 8002934:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002936:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002938:	4293      	cmp	r3, r2
 800293a:	d111      	bne.n	8002960 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002946:	085b      	lsrs	r3, r3, #1
 8002948:	3b01      	subs	r3, #1
 800294a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800294c:	429a      	cmp	r2, r3
 800294e:	d107      	bne.n	8002960 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800295a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800295c:	429a      	cmp	r2, r3
 800295e:	d001      	beq.n	8002964 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	e000      	b.n	8002966 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002964:	2300      	movs	r3, #0
}
 8002966:	4618      	mov	r0, r3
 8002968:	3718      	adds	r7, #24
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}
 800296e:	bf00      	nop
 8002970:	40023800 	.word	0x40023800

08002974 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b084      	sub	sp, #16
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
 800297c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d101      	bne.n	8002988 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002984:	2301      	movs	r3, #1
 8002986:	e0cc      	b.n	8002b22 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002988:	4b68      	ldr	r3, [pc, #416]	@ (8002b2c <HAL_RCC_ClockConfig+0x1b8>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f003 0307 	and.w	r3, r3, #7
 8002990:	683a      	ldr	r2, [r7, #0]
 8002992:	429a      	cmp	r2, r3
 8002994:	d90c      	bls.n	80029b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002996:	4b65      	ldr	r3, [pc, #404]	@ (8002b2c <HAL_RCC_ClockConfig+0x1b8>)
 8002998:	683a      	ldr	r2, [r7, #0]
 800299a:	b2d2      	uxtb	r2, r2
 800299c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800299e:	4b63      	ldr	r3, [pc, #396]	@ (8002b2c <HAL_RCC_ClockConfig+0x1b8>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f003 0307 	and.w	r3, r3, #7
 80029a6:	683a      	ldr	r2, [r7, #0]
 80029a8:	429a      	cmp	r2, r3
 80029aa:	d001      	beq.n	80029b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80029ac:	2301      	movs	r3, #1
 80029ae:	e0b8      	b.n	8002b22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f003 0302 	and.w	r3, r3, #2
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d020      	beq.n	80029fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f003 0304 	and.w	r3, r3, #4
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d005      	beq.n	80029d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80029c8:	4b59      	ldr	r3, [pc, #356]	@ (8002b30 <HAL_RCC_ClockConfig+0x1bc>)
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	4a58      	ldr	r2, [pc, #352]	@ (8002b30 <HAL_RCC_ClockConfig+0x1bc>)
 80029ce:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80029d2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f003 0308 	and.w	r3, r3, #8
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d005      	beq.n	80029ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80029e0:	4b53      	ldr	r3, [pc, #332]	@ (8002b30 <HAL_RCC_ClockConfig+0x1bc>)
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	4a52      	ldr	r2, [pc, #328]	@ (8002b30 <HAL_RCC_ClockConfig+0x1bc>)
 80029e6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80029ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029ec:	4b50      	ldr	r3, [pc, #320]	@ (8002b30 <HAL_RCC_ClockConfig+0x1bc>)
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	689b      	ldr	r3, [r3, #8]
 80029f8:	494d      	ldr	r1, [pc, #308]	@ (8002b30 <HAL_RCC_ClockConfig+0x1bc>)
 80029fa:	4313      	orrs	r3, r2
 80029fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f003 0301 	and.w	r3, r3, #1
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d044      	beq.n	8002a94 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	2b01      	cmp	r3, #1
 8002a10:	d107      	bne.n	8002a22 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a12:	4b47      	ldr	r3, [pc, #284]	@ (8002b30 <HAL_RCC_ClockConfig+0x1bc>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d119      	bne.n	8002a52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	e07f      	b.n	8002b22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	2b02      	cmp	r3, #2
 8002a28:	d003      	beq.n	8002a32 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a2e:	2b03      	cmp	r3, #3
 8002a30:	d107      	bne.n	8002a42 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a32:	4b3f      	ldr	r3, [pc, #252]	@ (8002b30 <HAL_RCC_ClockConfig+0x1bc>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d109      	bne.n	8002a52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e06f      	b.n	8002b22 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a42:	4b3b      	ldr	r3, [pc, #236]	@ (8002b30 <HAL_RCC_ClockConfig+0x1bc>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f003 0302 	and.w	r3, r3, #2
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d101      	bne.n	8002a52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e067      	b.n	8002b22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a52:	4b37      	ldr	r3, [pc, #220]	@ (8002b30 <HAL_RCC_ClockConfig+0x1bc>)
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	f023 0203 	bic.w	r2, r3, #3
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	4934      	ldr	r1, [pc, #208]	@ (8002b30 <HAL_RCC_ClockConfig+0x1bc>)
 8002a60:	4313      	orrs	r3, r2
 8002a62:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a64:	f7ff f984 	bl	8001d70 <HAL_GetTick>
 8002a68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a6a:	e00a      	b.n	8002a82 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a6c:	f7ff f980 	bl	8001d70 <HAL_GetTick>
 8002a70:	4602      	mov	r2, r0
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	1ad3      	subs	r3, r2, r3
 8002a76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d901      	bls.n	8002a82 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a7e:	2303      	movs	r3, #3
 8002a80:	e04f      	b.n	8002b22 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a82:	4b2b      	ldr	r3, [pc, #172]	@ (8002b30 <HAL_RCC_ClockConfig+0x1bc>)
 8002a84:	689b      	ldr	r3, [r3, #8]
 8002a86:	f003 020c 	and.w	r2, r3, #12
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	009b      	lsls	r3, r3, #2
 8002a90:	429a      	cmp	r2, r3
 8002a92:	d1eb      	bne.n	8002a6c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a94:	4b25      	ldr	r3, [pc, #148]	@ (8002b2c <HAL_RCC_ClockConfig+0x1b8>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f003 0307 	and.w	r3, r3, #7
 8002a9c:	683a      	ldr	r2, [r7, #0]
 8002a9e:	429a      	cmp	r2, r3
 8002aa0:	d20c      	bcs.n	8002abc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aa2:	4b22      	ldr	r3, [pc, #136]	@ (8002b2c <HAL_RCC_ClockConfig+0x1b8>)
 8002aa4:	683a      	ldr	r2, [r7, #0]
 8002aa6:	b2d2      	uxtb	r2, r2
 8002aa8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002aaa:	4b20      	ldr	r3, [pc, #128]	@ (8002b2c <HAL_RCC_ClockConfig+0x1b8>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f003 0307 	and.w	r3, r3, #7
 8002ab2:	683a      	ldr	r2, [r7, #0]
 8002ab4:	429a      	cmp	r2, r3
 8002ab6:	d001      	beq.n	8002abc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002ab8:	2301      	movs	r3, #1
 8002aba:	e032      	b.n	8002b22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f003 0304 	and.w	r3, r3, #4
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d008      	beq.n	8002ada <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ac8:	4b19      	ldr	r3, [pc, #100]	@ (8002b30 <HAL_RCC_ClockConfig+0x1bc>)
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	68db      	ldr	r3, [r3, #12]
 8002ad4:	4916      	ldr	r1, [pc, #88]	@ (8002b30 <HAL_RCC_ClockConfig+0x1bc>)
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f003 0308 	and.w	r3, r3, #8
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d009      	beq.n	8002afa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ae6:	4b12      	ldr	r3, [pc, #72]	@ (8002b30 <HAL_RCC_ClockConfig+0x1bc>)
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	691b      	ldr	r3, [r3, #16]
 8002af2:	00db      	lsls	r3, r3, #3
 8002af4:	490e      	ldr	r1, [pc, #56]	@ (8002b30 <HAL_RCC_ClockConfig+0x1bc>)
 8002af6:	4313      	orrs	r3, r2
 8002af8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002afa:	f000 f821 	bl	8002b40 <HAL_RCC_GetSysClockFreq>
 8002afe:	4602      	mov	r2, r0
 8002b00:	4b0b      	ldr	r3, [pc, #44]	@ (8002b30 <HAL_RCC_ClockConfig+0x1bc>)
 8002b02:	689b      	ldr	r3, [r3, #8]
 8002b04:	091b      	lsrs	r3, r3, #4
 8002b06:	f003 030f 	and.w	r3, r3, #15
 8002b0a:	490a      	ldr	r1, [pc, #40]	@ (8002b34 <HAL_RCC_ClockConfig+0x1c0>)
 8002b0c:	5ccb      	ldrb	r3, [r1, r3]
 8002b0e:	fa22 f303 	lsr.w	r3, r2, r3
 8002b12:	4a09      	ldr	r2, [pc, #36]	@ (8002b38 <HAL_RCC_ClockConfig+0x1c4>)
 8002b14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002b16:	4b09      	ldr	r3, [pc, #36]	@ (8002b3c <HAL_RCC_ClockConfig+0x1c8>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f7fe ffc4 	bl	8001aa8 <HAL_InitTick>

  return HAL_OK;
 8002b20:	2300      	movs	r3, #0
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	3710      	adds	r7, #16
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	40023c00 	.word	0x40023c00
 8002b30:	40023800 	.word	0x40023800
 8002b34:	08008994 	.word	0x08008994
 8002b38:	20000004 	.word	0x20000004
 8002b3c:	20000008 	.word	0x20000008

08002b40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b44:	b094      	sub	sp, #80	@ 0x50
 8002b46:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002b50:	2300      	movs	r3, #0
 8002b52:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002b54:	2300      	movs	r3, #0
 8002b56:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b58:	4b79      	ldr	r3, [pc, #484]	@ (8002d40 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	f003 030c 	and.w	r3, r3, #12
 8002b60:	2b08      	cmp	r3, #8
 8002b62:	d00d      	beq.n	8002b80 <HAL_RCC_GetSysClockFreq+0x40>
 8002b64:	2b08      	cmp	r3, #8
 8002b66:	f200 80e1 	bhi.w	8002d2c <HAL_RCC_GetSysClockFreq+0x1ec>
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d002      	beq.n	8002b74 <HAL_RCC_GetSysClockFreq+0x34>
 8002b6e:	2b04      	cmp	r3, #4
 8002b70:	d003      	beq.n	8002b7a <HAL_RCC_GetSysClockFreq+0x3a>
 8002b72:	e0db      	b.n	8002d2c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002b74:	4b73      	ldr	r3, [pc, #460]	@ (8002d44 <HAL_RCC_GetSysClockFreq+0x204>)
 8002b76:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002b78:	e0db      	b.n	8002d32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002b7a:	4b73      	ldr	r3, [pc, #460]	@ (8002d48 <HAL_RCC_GetSysClockFreq+0x208>)
 8002b7c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002b7e:	e0d8      	b.n	8002d32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b80:	4b6f      	ldr	r3, [pc, #444]	@ (8002d40 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002b88:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b8a:	4b6d      	ldr	r3, [pc, #436]	@ (8002d40 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d063      	beq.n	8002c5e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b96:	4b6a      	ldr	r3, [pc, #424]	@ (8002d40 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	099b      	lsrs	r3, r3, #6
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002ba0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002ba2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ba4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ba8:	633b      	str	r3, [r7, #48]	@ 0x30
 8002baa:	2300      	movs	r3, #0
 8002bac:	637b      	str	r3, [r7, #52]	@ 0x34
 8002bae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002bb2:	4622      	mov	r2, r4
 8002bb4:	462b      	mov	r3, r5
 8002bb6:	f04f 0000 	mov.w	r0, #0
 8002bba:	f04f 0100 	mov.w	r1, #0
 8002bbe:	0159      	lsls	r1, r3, #5
 8002bc0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002bc4:	0150      	lsls	r0, r2, #5
 8002bc6:	4602      	mov	r2, r0
 8002bc8:	460b      	mov	r3, r1
 8002bca:	4621      	mov	r1, r4
 8002bcc:	1a51      	subs	r1, r2, r1
 8002bce:	6139      	str	r1, [r7, #16]
 8002bd0:	4629      	mov	r1, r5
 8002bd2:	eb63 0301 	sbc.w	r3, r3, r1
 8002bd6:	617b      	str	r3, [r7, #20]
 8002bd8:	f04f 0200 	mov.w	r2, #0
 8002bdc:	f04f 0300 	mov.w	r3, #0
 8002be0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002be4:	4659      	mov	r1, fp
 8002be6:	018b      	lsls	r3, r1, #6
 8002be8:	4651      	mov	r1, sl
 8002bea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002bee:	4651      	mov	r1, sl
 8002bf0:	018a      	lsls	r2, r1, #6
 8002bf2:	4651      	mov	r1, sl
 8002bf4:	ebb2 0801 	subs.w	r8, r2, r1
 8002bf8:	4659      	mov	r1, fp
 8002bfa:	eb63 0901 	sbc.w	r9, r3, r1
 8002bfe:	f04f 0200 	mov.w	r2, #0
 8002c02:	f04f 0300 	mov.w	r3, #0
 8002c06:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002c0a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002c0e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002c12:	4690      	mov	r8, r2
 8002c14:	4699      	mov	r9, r3
 8002c16:	4623      	mov	r3, r4
 8002c18:	eb18 0303 	adds.w	r3, r8, r3
 8002c1c:	60bb      	str	r3, [r7, #8]
 8002c1e:	462b      	mov	r3, r5
 8002c20:	eb49 0303 	adc.w	r3, r9, r3
 8002c24:	60fb      	str	r3, [r7, #12]
 8002c26:	f04f 0200 	mov.w	r2, #0
 8002c2a:	f04f 0300 	mov.w	r3, #0
 8002c2e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002c32:	4629      	mov	r1, r5
 8002c34:	024b      	lsls	r3, r1, #9
 8002c36:	4621      	mov	r1, r4
 8002c38:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002c3c:	4621      	mov	r1, r4
 8002c3e:	024a      	lsls	r2, r1, #9
 8002c40:	4610      	mov	r0, r2
 8002c42:	4619      	mov	r1, r3
 8002c44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c46:	2200      	movs	r2, #0
 8002c48:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002c4a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002c4c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002c50:	f7fd fe14 	bl	800087c <__aeabi_uldivmod>
 8002c54:	4602      	mov	r2, r0
 8002c56:	460b      	mov	r3, r1
 8002c58:	4613      	mov	r3, r2
 8002c5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002c5c:	e058      	b.n	8002d10 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c5e:	4b38      	ldr	r3, [pc, #224]	@ (8002d40 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	099b      	lsrs	r3, r3, #6
 8002c64:	2200      	movs	r2, #0
 8002c66:	4618      	mov	r0, r3
 8002c68:	4611      	mov	r1, r2
 8002c6a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002c6e:	623b      	str	r3, [r7, #32]
 8002c70:	2300      	movs	r3, #0
 8002c72:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c74:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002c78:	4642      	mov	r2, r8
 8002c7a:	464b      	mov	r3, r9
 8002c7c:	f04f 0000 	mov.w	r0, #0
 8002c80:	f04f 0100 	mov.w	r1, #0
 8002c84:	0159      	lsls	r1, r3, #5
 8002c86:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c8a:	0150      	lsls	r0, r2, #5
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	460b      	mov	r3, r1
 8002c90:	4641      	mov	r1, r8
 8002c92:	ebb2 0a01 	subs.w	sl, r2, r1
 8002c96:	4649      	mov	r1, r9
 8002c98:	eb63 0b01 	sbc.w	fp, r3, r1
 8002c9c:	f04f 0200 	mov.w	r2, #0
 8002ca0:	f04f 0300 	mov.w	r3, #0
 8002ca4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002ca8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002cac:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002cb0:	ebb2 040a 	subs.w	r4, r2, sl
 8002cb4:	eb63 050b 	sbc.w	r5, r3, fp
 8002cb8:	f04f 0200 	mov.w	r2, #0
 8002cbc:	f04f 0300 	mov.w	r3, #0
 8002cc0:	00eb      	lsls	r3, r5, #3
 8002cc2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002cc6:	00e2      	lsls	r2, r4, #3
 8002cc8:	4614      	mov	r4, r2
 8002cca:	461d      	mov	r5, r3
 8002ccc:	4643      	mov	r3, r8
 8002cce:	18e3      	adds	r3, r4, r3
 8002cd0:	603b      	str	r3, [r7, #0]
 8002cd2:	464b      	mov	r3, r9
 8002cd4:	eb45 0303 	adc.w	r3, r5, r3
 8002cd8:	607b      	str	r3, [r7, #4]
 8002cda:	f04f 0200 	mov.w	r2, #0
 8002cde:	f04f 0300 	mov.w	r3, #0
 8002ce2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002ce6:	4629      	mov	r1, r5
 8002ce8:	028b      	lsls	r3, r1, #10
 8002cea:	4621      	mov	r1, r4
 8002cec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002cf0:	4621      	mov	r1, r4
 8002cf2:	028a      	lsls	r2, r1, #10
 8002cf4:	4610      	mov	r0, r2
 8002cf6:	4619      	mov	r1, r3
 8002cf8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	61bb      	str	r3, [r7, #24]
 8002cfe:	61fa      	str	r2, [r7, #28]
 8002d00:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002d04:	f7fd fdba 	bl	800087c <__aeabi_uldivmod>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	460b      	mov	r3, r1
 8002d0c:	4613      	mov	r3, r2
 8002d0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002d10:	4b0b      	ldr	r3, [pc, #44]	@ (8002d40 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	0c1b      	lsrs	r3, r3, #16
 8002d16:	f003 0303 	and.w	r3, r3, #3
 8002d1a:	3301      	adds	r3, #1
 8002d1c:	005b      	lsls	r3, r3, #1
 8002d1e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002d20:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002d22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d24:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d28:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002d2a:	e002      	b.n	8002d32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002d2c:	4b05      	ldr	r3, [pc, #20]	@ (8002d44 <HAL_RCC_GetSysClockFreq+0x204>)
 8002d2e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002d30:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002d34:	4618      	mov	r0, r3
 8002d36:	3750      	adds	r7, #80	@ 0x50
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d3e:	bf00      	nop
 8002d40:	40023800 	.word	0x40023800
 8002d44:	00f42400 	.word	0x00f42400
 8002d48:	007a1200 	.word	0x007a1200

08002d4c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d50:	4b03      	ldr	r3, [pc, #12]	@ (8002d60 <HAL_RCC_GetHCLKFreq+0x14>)
 8002d52:	681b      	ldr	r3, [r3, #0]
}
 8002d54:	4618      	mov	r0, r3
 8002d56:	46bd      	mov	sp, r7
 8002d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5c:	4770      	bx	lr
 8002d5e:	bf00      	nop
 8002d60:	20000004 	.word	0x20000004

08002d64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002d68:	f7ff fff0 	bl	8002d4c <HAL_RCC_GetHCLKFreq>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	4b05      	ldr	r3, [pc, #20]	@ (8002d84 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d70:	689b      	ldr	r3, [r3, #8]
 8002d72:	0a9b      	lsrs	r3, r3, #10
 8002d74:	f003 0307 	and.w	r3, r3, #7
 8002d78:	4903      	ldr	r1, [pc, #12]	@ (8002d88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d7a:	5ccb      	ldrb	r3, [r1, r3]
 8002d7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	bd80      	pop	{r7, pc}
 8002d84:	40023800 	.word	0x40023800
 8002d88:	080089a4 	.word	0x080089a4

08002d8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002d90:	f7ff ffdc 	bl	8002d4c <HAL_RCC_GetHCLKFreq>
 8002d94:	4602      	mov	r2, r0
 8002d96:	4b05      	ldr	r3, [pc, #20]	@ (8002dac <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	0b5b      	lsrs	r3, r3, #13
 8002d9c:	f003 0307 	and.w	r3, r3, #7
 8002da0:	4903      	ldr	r1, [pc, #12]	@ (8002db0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002da2:	5ccb      	ldrb	r3, [r1, r3]
 8002da4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	bd80      	pop	{r7, pc}
 8002dac:	40023800 	.word	0x40023800
 8002db0:	080089a4 	.word	0x080089a4

08002db4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002db4:	b480      	push	{r7}
 8002db6:	b083      	sub	sp, #12
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
 8002dbc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	220f      	movs	r2, #15
 8002dc2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002dc4:	4b12      	ldr	r3, [pc, #72]	@ (8002e10 <HAL_RCC_GetClockConfig+0x5c>)
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	f003 0203 	and.w	r2, r3, #3
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002dd0:	4b0f      	ldr	r3, [pc, #60]	@ (8002e10 <HAL_RCC_GetClockConfig+0x5c>)
 8002dd2:	689b      	ldr	r3, [r3, #8]
 8002dd4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002ddc:	4b0c      	ldr	r3, [pc, #48]	@ (8002e10 <HAL_RCC_GetClockConfig+0x5c>)
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002de8:	4b09      	ldr	r3, [pc, #36]	@ (8002e10 <HAL_RCC_GetClockConfig+0x5c>)
 8002dea:	689b      	ldr	r3, [r3, #8]
 8002dec:	08db      	lsrs	r3, r3, #3
 8002dee:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002df6:	4b07      	ldr	r3, [pc, #28]	@ (8002e14 <HAL_RCC_GetClockConfig+0x60>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f003 0207 	and.w	r2, r3, #7
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	601a      	str	r2, [r3, #0]
}
 8002e02:	bf00      	nop
 8002e04:	370c      	adds	r7, #12
 8002e06:	46bd      	mov	sp, r7
 8002e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0c:	4770      	bx	lr
 8002e0e:	bf00      	nop
 8002e10:	40023800 	.word	0x40023800
 8002e14:	40023c00 	.word	0x40023c00

08002e18 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b082      	sub	sp, #8
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d101      	bne.n	8002e2a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	e041      	b.n	8002eae <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e30:	b2db      	uxtb	r3, r3
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d106      	bne.n	8002e44 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2200      	movs	r2, #0
 8002e3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002e3e:	6878      	ldr	r0, [r7, #4]
 8002e40:	f7fe fdbc 	bl	80019bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2202      	movs	r2, #2
 8002e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681a      	ldr	r2, [r3, #0]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	3304      	adds	r3, #4
 8002e54:	4619      	mov	r1, r3
 8002e56:	4610      	mov	r0, r2
 8002e58:	f000 fa7e 	bl	8003358 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2201      	movs	r2, #1
 8002e60:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2201      	movs	r2, #1
 8002e68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2201      	movs	r2, #1
 8002e70:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2201      	movs	r2, #1
 8002e78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2201      	movs	r2, #1
 8002e80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2201      	movs	r2, #1
 8002e88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2201      	movs	r2, #1
 8002e90:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2201      	movs	r2, #1
 8002e98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2201      	movs	r2, #1
 8002ea0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2201      	movs	r2, #1
 8002ea8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002eac:	2300      	movs	r3, #0
}
 8002eae:	4618      	mov	r0, r3
 8002eb0:	3708      	adds	r7, #8
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd80      	pop	{r7, pc}
	...

08002eb8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b085      	sub	sp, #20
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ec6:	b2db      	uxtb	r3, r3
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	d001      	beq.n	8002ed0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e04e      	b.n	8002f6e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2202      	movs	r2, #2
 8002ed4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	68da      	ldr	r2, [r3, #12]
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f042 0201 	orr.w	r2, r2, #1
 8002ee6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a23      	ldr	r2, [pc, #140]	@ (8002f7c <HAL_TIM_Base_Start_IT+0xc4>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d022      	beq.n	8002f38 <HAL_TIM_Base_Start_IT+0x80>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002efa:	d01d      	beq.n	8002f38 <HAL_TIM_Base_Start_IT+0x80>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a1f      	ldr	r2, [pc, #124]	@ (8002f80 <HAL_TIM_Base_Start_IT+0xc8>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d018      	beq.n	8002f38 <HAL_TIM_Base_Start_IT+0x80>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4a1e      	ldr	r2, [pc, #120]	@ (8002f84 <HAL_TIM_Base_Start_IT+0xcc>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d013      	beq.n	8002f38 <HAL_TIM_Base_Start_IT+0x80>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a1c      	ldr	r2, [pc, #112]	@ (8002f88 <HAL_TIM_Base_Start_IT+0xd0>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d00e      	beq.n	8002f38 <HAL_TIM_Base_Start_IT+0x80>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a1b      	ldr	r2, [pc, #108]	@ (8002f8c <HAL_TIM_Base_Start_IT+0xd4>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d009      	beq.n	8002f38 <HAL_TIM_Base_Start_IT+0x80>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a19      	ldr	r2, [pc, #100]	@ (8002f90 <HAL_TIM_Base_Start_IT+0xd8>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d004      	beq.n	8002f38 <HAL_TIM_Base_Start_IT+0x80>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a18      	ldr	r2, [pc, #96]	@ (8002f94 <HAL_TIM_Base_Start_IT+0xdc>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d111      	bne.n	8002f5c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	f003 0307 	and.w	r3, r3, #7
 8002f42:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	2b06      	cmp	r3, #6
 8002f48:	d010      	beq.n	8002f6c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	681a      	ldr	r2, [r3, #0]
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f042 0201 	orr.w	r2, r2, #1
 8002f58:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f5a:	e007      	b.n	8002f6c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f042 0201 	orr.w	r2, r2, #1
 8002f6a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002f6c:	2300      	movs	r3, #0
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3714      	adds	r7, #20
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr
 8002f7a:	bf00      	nop
 8002f7c:	40010000 	.word	0x40010000
 8002f80:	40000400 	.word	0x40000400
 8002f84:	40000800 	.word	0x40000800
 8002f88:	40000c00 	.word	0x40000c00
 8002f8c:	40010400 	.word	0x40010400
 8002f90:	40014000 	.word	0x40014000
 8002f94:	40001800 	.word	0x40001800

08002f98 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b084      	sub	sp, #16
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	68db      	ldr	r3, [r3, #12]
 8002fa6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	691b      	ldr	r3, [r3, #16]
 8002fae:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	f003 0302 	and.w	r3, r3, #2
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d020      	beq.n	8002ffc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	f003 0302 	and.w	r3, r3, #2
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d01b      	beq.n	8002ffc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f06f 0202 	mvn.w	r2, #2
 8002fcc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	699b      	ldr	r3, [r3, #24]
 8002fda:	f003 0303 	and.w	r3, r3, #3
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d003      	beq.n	8002fea <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002fe2:	6878      	ldr	r0, [r7, #4]
 8002fe4:	f000 f999 	bl	800331a <HAL_TIM_IC_CaptureCallback>
 8002fe8:	e005      	b.n	8002ff6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fea:	6878      	ldr	r0, [r7, #4]
 8002fec:	f000 f98b 	bl	8003306 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ff0:	6878      	ldr	r0, [r7, #4]
 8002ff2:	f000 f99c 	bl	800332e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	f003 0304 	and.w	r3, r3, #4
 8003002:	2b00      	cmp	r3, #0
 8003004:	d020      	beq.n	8003048 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	f003 0304 	and.w	r3, r3, #4
 800300c:	2b00      	cmp	r3, #0
 800300e:	d01b      	beq.n	8003048 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f06f 0204 	mvn.w	r2, #4
 8003018:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2202      	movs	r2, #2
 800301e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	699b      	ldr	r3, [r3, #24]
 8003026:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800302a:	2b00      	cmp	r3, #0
 800302c:	d003      	beq.n	8003036 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800302e:	6878      	ldr	r0, [r7, #4]
 8003030:	f000 f973 	bl	800331a <HAL_TIM_IC_CaptureCallback>
 8003034:	e005      	b.n	8003042 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003036:	6878      	ldr	r0, [r7, #4]
 8003038:	f000 f965 	bl	8003306 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800303c:	6878      	ldr	r0, [r7, #4]
 800303e:	f000 f976 	bl	800332e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2200      	movs	r2, #0
 8003046:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	f003 0308 	and.w	r3, r3, #8
 800304e:	2b00      	cmp	r3, #0
 8003050:	d020      	beq.n	8003094 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	f003 0308 	and.w	r3, r3, #8
 8003058:	2b00      	cmp	r3, #0
 800305a:	d01b      	beq.n	8003094 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f06f 0208 	mvn.w	r2, #8
 8003064:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2204      	movs	r2, #4
 800306a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	69db      	ldr	r3, [r3, #28]
 8003072:	f003 0303 	and.w	r3, r3, #3
 8003076:	2b00      	cmp	r3, #0
 8003078:	d003      	beq.n	8003082 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800307a:	6878      	ldr	r0, [r7, #4]
 800307c:	f000 f94d 	bl	800331a <HAL_TIM_IC_CaptureCallback>
 8003080:	e005      	b.n	800308e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003082:	6878      	ldr	r0, [r7, #4]
 8003084:	f000 f93f 	bl	8003306 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003088:	6878      	ldr	r0, [r7, #4]
 800308a:	f000 f950 	bl	800332e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2200      	movs	r2, #0
 8003092:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	f003 0310 	and.w	r3, r3, #16
 800309a:	2b00      	cmp	r3, #0
 800309c:	d020      	beq.n	80030e0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	f003 0310 	and.w	r3, r3, #16
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d01b      	beq.n	80030e0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f06f 0210 	mvn.w	r2, #16
 80030b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2208      	movs	r2, #8
 80030b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	69db      	ldr	r3, [r3, #28]
 80030be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d003      	beq.n	80030ce <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80030c6:	6878      	ldr	r0, [r7, #4]
 80030c8:	f000 f927 	bl	800331a <HAL_TIM_IC_CaptureCallback>
 80030cc:	e005      	b.n	80030da <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030ce:	6878      	ldr	r0, [r7, #4]
 80030d0:	f000 f919 	bl	8003306 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030d4:	6878      	ldr	r0, [r7, #4]
 80030d6:	f000 f92a 	bl	800332e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2200      	movs	r2, #0
 80030de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	f003 0301 	and.w	r3, r3, #1
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d00c      	beq.n	8003104 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	f003 0301 	and.w	r3, r3, #1
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d007      	beq.n	8003104 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f06f 0201 	mvn.w	r2, #1
 80030fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80030fe:	6878      	ldr	r0, [r7, #4]
 8003100:	f7fe fc12 	bl	8001928 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800310a:	2b00      	cmp	r3, #0
 800310c:	d00c      	beq.n	8003128 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003114:	2b00      	cmp	r3, #0
 8003116:	d007      	beq.n	8003128 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003120:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003122:	6878      	ldr	r0, [r7, #4]
 8003124:	f000 fade 	bl	80036e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800312e:	2b00      	cmp	r3, #0
 8003130:	d00c      	beq.n	800314c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003138:	2b00      	cmp	r3, #0
 800313a:	d007      	beq.n	800314c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003144:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003146:	6878      	ldr	r0, [r7, #4]
 8003148:	f000 f8fb 	bl	8003342 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	f003 0320 	and.w	r3, r3, #32
 8003152:	2b00      	cmp	r3, #0
 8003154:	d00c      	beq.n	8003170 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	f003 0320 	and.w	r3, r3, #32
 800315c:	2b00      	cmp	r3, #0
 800315e:	d007      	beq.n	8003170 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f06f 0220 	mvn.w	r2, #32
 8003168:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800316a:	6878      	ldr	r0, [r7, #4]
 800316c:	f000 fab0 	bl	80036d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003170:	bf00      	nop
 8003172:	3710      	adds	r7, #16
 8003174:	46bd      	mov	sp, r7
 8003176:	bd80      	pop	{r7, pc}

08003178 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b084      	sub	sp, #16
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
 8003180:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003182:	2300      	movs	r3, #0
 8003184:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800318c:	2b01      	cmp	r3, #1
 800318e:	d101      	bne.n	8003194 <HAL_TIM_ConfigClockSource+0x1c>
 8003190:	2302      	movs	r3, #2
 8003192:	e0b4      	b.n	80032fe <HAL_TIM_ConfigClockSource+0x186>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2201      	movs	r2, #1
 8003198:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2202      	movs	r2, #2
 80031a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	689b      	ldr	r3, [r3, #8]
 80031aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80031b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80031ba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	68ba      	ldr	r2, [r7, #8]
 80031c2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80031cc:	d03e      	beq.n	800324c <HAL_TIM_ConfigClockSource+0xd4>
 80031ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80031d2:	f200 8087 	bhi.w	80032e4 <HAL_TIM_ConfigClockSource+0x16c>
 80031d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031da:	f000 8086 	beq.w	80032ea <HAL_TIM_ConfigClockSource+0x172>
 80031de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031e2:	d87f      	bhi.n	80032e4 <HAL_TIM_ConfigClockSource+0x16c>
 80031e4:	2b70      	cmp	r3, #112	@ 0x70
 80031e6:	d01a      	beq.n	800321e <HAL_TIM_ConfigClockSource+0xa6>
 80031e8:	2b70      	cmp	r3, #112	@ 0x70
 80031ea:	d87b      	bhi.n	80032e4 <HAL_TIM_ConfigClockSource+0x16c>
 80031ec:	2b60      	cmp	r3, #96	@ 0x60
 80031ee:	d050      	beq.n	8003292 <HAL_TIM_ConfigClockSource+0x11a>
 80031f0:	2b60      	cmp	r3, #96	@ 0x60
 80031f2:	d877      	bhi.n	80032e4 <HAL_TIM_ConfigClockSource+0x16c>
 80031f4:	2b50      	cmp	r3, #80	@ 0x50
 80031f6:	d03c      	beq.n	8003272 <HAL_TIM_ConfigClockSource+0xfa>
 80031f8:	2b50      	cmp	r3, #80	@ 0x50
 80031fa:	d873      	bhi.n	80032e4 <HAL_TIM_ConfigClockSource+0x16c>
 80031fc:	2b40      	cmp	r3, #64	@ 0x40
 80031fe:	d058      	beq.n	80032b2 <HAL_TIM_ConfigClockSource+0x13a>
 8003200:	2b40      	cmp	r3, #64	@ 0x40
 8003202:	d86f      	bhi.n	80032e4 <HAL_TIM_ConfigClockSource+0x16c>
 8003204:	2b30      	cmp	r3, #48	@ 0x30
 8003206:	d064      	beq.n	80032d2 <HAL_TIM_ConfigClockSource+0x15a>
 8003208:	2b30      	cmp	r3, #48	@ 0x30
 800320a:	d86b      	bhi.n	80032e4 <HAL_TIM_ConfigClockSource+0x16c>
 800320c:	2b20      	cmp	r3, #32
 800320e:	d060      	beq.n	80032d2 <HAL_TIM_ConfigClockSource+0x15a>
 8003210:	2b20      	cmp	r3, #32
 8003212:	d867      	bhi.n	80032e4 <HAL_TIM_ConfigClockSource+0x16c>
 8003214:	2b00      	cmp	r3, #0
 8003216:	d05c      	beq.n	80032d2 <HAL_TIM_ConfigClockSource+0x15a>
 8003218:	2b10      	cmp	r3, #16
 800321a:	d05a      	beq.n	80032d2 <HAL_TIM_ConfigClockSource+0x15a>
 800321c:	e062      	b.n	80032e4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800322e:	f000 f9b3 	bl	8003598 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800323a:	68bb      	ldr	r3, [r7, #8]
 800323c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003240:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	68ba      	ldr	r2, [r7, #8]
 8003248:	609a      	str	r2, [r3, #8]
      break;
 800324a:	e04f      	b.n	80032ec <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800325c:	f000 f99c 	bl	8003598 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	689a      	ldr	r2, [r3, #8]
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800326e:	609a      	str	r2, [r3, #8]
      break;
 8003270:	e03c      	b.n	80032ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800327e:	461a      	mov	r2, r3
 8003280:	f000 f910 	bl	80034a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	2150      	movs	r1, #80	@ 0x50
 800328a:	4618      	mov	r0, r3
 800328c:	f000 f969 	bl	8003562 <TIM_ITRx_SetConfig>
      break;
 8003290:	e02c      	b.n	80032ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800329e:	461a      	mov	r2, r3
 80032a0:	f000 f92f 	bl	8003502 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	2160      	movs	r1, #96	@ 0x60
 80032aa:	4618      	mov	r0, r3
 80032ac:	f000 f959 	bl	8003562 <TIM_ITRx_SetConfig>
      break;
 80032b0:	e01c      	b.n	80032ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80032be:	461a      	mov	r2, r3
 80032c0:	f000 f8f0 	bl	80034a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	2140      	movs	r1, #64	@ 0x40
 80032ca:	4618      	mov	r0, r3
 80032cc:	f000 f949 	bl	8003562 <TIM_ITRx_SetConfig>
      break;
 80032d0:	e00c      	b.n	80032ec <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681a      	ldr	r2, [r3, #0]
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4619      	mov	r1, r3
 80032dc:	4610      	mov	r0, r2
 80032de:	f000 f940 	bl	8003562 <TIM_ITRx_SetConfig>
      break;
 80032e2:	e003      	b.n	80032ec <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80032e4:	2301      	movs	r3, #1
 80032e6:	73fb      	strb	r3, [r7, #15]
      break;
 80032e8:	e000      	b.n	80032ec <HAL_TIM_ConfigClockSource+0x174>
      break;
 80032ea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2201      	movs	r2, #1
 80032f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2200      	movs	r2, #0
 80032f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80032fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3710      	adds	r7, #16
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}

08003306 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003306:	b480      	push	{r7}
 8003308:	b083      	sub	sp, #12
 800330a:	af00      	add	r7, sp, #0
 800330c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800330e:	bf00      	nop
 8003310:	370c      	adds	r7, #12
 8003312:	46bd      	mov	sp, r7
 8003314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003318:	4770      	bx	lr

0800331a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800331a:	b480      	push	{r7}
 800331c:	b083      	sub	sp, #12
 800331e:	af00      	add	r7, sp, #0
 8003320:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003322:	bf00      	nop
 8003324:	370c      	adds	r7, #12
 8003326:	46bd      	mov	sp, r7
 8003328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332c:	4770      	bx	lr

0800332e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800332e:	b480      	push	{r7}
 8003330:	b083      	sub	sp, #12
 8003332:	af00      	add	r7, sp, #0
 8003334:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003336:	bf00      	nop
 8003338:	370c      	adds	r7, #12
 800333a:	46bd      	mov	sp, r7
 800333c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003340:	4770      	bx	lr

08003342 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003342:	b480      	push	{r7}
 8003344:	b083      	sub	sp, #12
 8003346:	af00      	add	r7, sp, #0
 8003348:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800334a:	bf00      	nop
 800334c:	370c      	adds	r7, #12
 800334e:	46bd      	mov	sp, r7
 8003350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003354:	4770      	bx	lr
	...

08003358 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003358:	b480      	push	{r7}
 800335a:	b085      	sub	sp, #20
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
 8003360:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	4a43      	ldr	r2, [pc, #268]	@ (8003478 <TIM_Base_SetConfig+0x120>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d013      	beq.n	8003398 <TIM_Base_SetConfig+0x40>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003376:	d00f      	beq.n	8003398 <TIM_Base_SetConfig+0x40>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	4a40      	ldr	r2, [pc, #256]	@ (800347c <TIM_Base_SetConfig+0x124>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d00b      	beq.n	8003398 <TIM_Base_SetConfig+0x40>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	4a3f      	ldr	r2, [pc, #252]	@ (8003480 <TIM_Base_SetConfig+0x128>)
 8003384:	4293      	cmp	r3, r2
 8003386:	d007      	beq.n	8003398 <TIM_Base_SetConfig+0x40>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	4a3e      	ldr	r2, [pc, #248]	@ (8003484 <TIM_Base_SetConfig+0x12c>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d003      	beq.n	8003398 <TIM_Base_SetConfig+0x40>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	4a3d      	ldr	r2, [pc, #244]	@ (8003488 <TIM_Base_SetConfig+0x130>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d108      	bne.n	80033aa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800339e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	68fa      	ldr	r2, [r7, #12]
 80033a6:	4313      	orrs	r3, r2
 80033a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	4a32      	ldr	r2, [pc, #200]	@ (8003478 <TIM_Base_SetConfig+0x120>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d02b      	beq.n	800340a <TIM_Base_SetConfig+0xb2>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033b8:	d027      	beq.n	800340a <TIM_Base_SetConfig+0xb2>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	4a2f      	ldr	r2, [pc, #188]	@ (800347c <TIM_Base_SetConfig+0x124>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d023      	beq.n	800340a <TIM_Base_SetConfig+0xb2>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	4a2e      	ldr	r2, [pc, #184]	@ (8003480 <TIM_Base_SetConfig+0x128>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d01f      	beq.n	800340a <TIM_Base_SetConfig+0xb2>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	4a2d      	ldr	r2, [pc, #180]	@ (8003484 <TIM_Base_SetConfig+0x12c>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d01b      	beq.n	800340a <TIM_Base_SetConfig+0xb2>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	4a2c      	ldr	r2, [pc, #176]	@ (8003488 <TIM_Base_SetConfig+0x130>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d017      	beq.n	800340a <TIM_Base_SetConfig+0xb2>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	4a2b      	ldr	r2, [pc, #172]	@ (800348c <TIM_Base_SetConfig+0x134>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d013      	beq.n	800340a <TIM_Base_SetConfig+0xb2>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	4a2a      	ldr	r2, [pc, #168]	@ (8003490 <TIM_Base_SetConfig+0x138>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d00f      	beq.n	800340a <TIM_Base_SetConfig+0xb2>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	4a29      	ldr	r2, [pc, #164]	@ (8003494 <TIM_Base_SetConfig+0x13c>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d00b      	beq.n	800340a <TIM_Base_SetConfig+0xb2>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	4a28      	ldr	r2, [pc, #160]	@ (8003498 <TIM_Base_SetConfig+0x140>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d007      	beq.n	800340a <TIM_Base_SetConfig+0xb2>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	4a27      	ldr	r2, [pc, #156]	@ (800349c <TIM_Base_SetConfig+0x144>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d003      	beq.n	800340a <TIM_Base_SetConfig+0xb2>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	4a26      	ldr	r2, [pc, #152]	@ (80034a0 <TIM_Base_SetConfig+0x148>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d108      	bne.n	800341c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003410:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	68db      	ldr	r3, [r3, #12]
 8003416:	68fa      	ldr	r2, [r7, #12]
 8003418:	4313      	orrs	r3, r2
 800341a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	695b      	ldr	r3, [r3, #20]
 8003426:	4313      	orrs	r3, r2
 8003428:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	689a      	ldr	r2, [r3, #8]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	681a      	ldr	r2, [r3, #0]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	4a0e      	ldr	r2, [pc, #56]	@ (8003478 <TIM_Base_SetConfig+0x120>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d003      	beq.n	800344a <TIM_Base_SetConfig+0xf2>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	4a10      	ldr	r2, [pc, #64]	@ (8003488 <TIM_Base_SetConfig+0x130>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d103      	bne.n	8003452 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	691a      	ldr	r2, [r3, #16]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f043 0204 	orr.w	r2, r3, #4
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2201      	movs	r2, #1
 8003462:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	68fa      	ldr	r2, [r7, #12]
 8003468:	601a      	str	r2, [r3, #0]
}
 800346a:	bf00      	nop
 800346c:	3714      	adds	r7, #20
 800346e:	46bd      	mov	sp, r7
 8003470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003474:	4770      	bx	lr
 8003476:	bf00      	nop
 8003478:	40010000 	.word	0x40010000
 800347c:	40000400 	.word	0x40000400
 8003480:	40000800 	.word	0x40000800
 8003484:	40000c00 	.word	0x40000c00
 8003488:	40010400 	.word	0x40010400
 800348c:	40014000 	.word	0x40014000
 8003490:	40014400 	.word	0x40014400
 8003494:	40014800 	.word	0x40014800
 8003498:	40001800 	.word	0x40001800
 800349c:	40001c00 	.word	0x40001c00
 80034a0:	40002000 	.word	0x40002000

080034a4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b087      	sub	sp, #28
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	60f8      	str	r0, [r7, #12]
 80034ac:	60b9      	str	r1, [r7, #8]
 80034ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	6a1b      	ldr	r3, [r3, #32]
 80034b4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	6a1b      	ldr	r3, [r3, #32]
 80034ba:	f023 0201 	bic.w	r2, r3, #1
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	699b      	ldr	r3, [r3, #24]
 80034c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80034ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	011b      	lsls	r3, r3, #4
 80034d4:	693a      	ldr	r2, [r7, #16]
 80034d6:	4313      	orrs	r3, r2
 80034d8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	f023 030a 	bic.w	r3, r3, #10
 80034e0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80034e2:	697a      	ldr	r2, [r7, #20]
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	4313      	orrs	r3, r2
 80034e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	693a      	ldr	r2, [r7, #16]
 80034ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	697a      	ldr	r2, [r7, #20]
 80034f4:	621a      	str	r2, [r3, #32]
}
 80034f6:	bf00      	nop
 80034f8:	371c      	adds	r7, #28
 80034fa:	46bd      	mov	sp, r7
 80034fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003500:	4770      	bx	lr

08003502 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003502:	b480      	push	{r7}
 8003504:	b087      	sub	sp, #28
 8003506:	af00      	add	r7, sp, #0
 8003508:	60f8      	str	r0, [r7, #12]
 800350a:	60b9      	str	r1, [r7, #8]
 800350c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	6a1b      	ldr	r3, [r3, #32]
 8003512:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	6a1b      	ldr	r3, [r3, #32]
 8003518:	f023 0210 	bic.w	r2, r3, #16
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	699b      	ldr	r3, [r3, #24]
 8003524:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800352c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	031b      	lsls	r3, r3, #12
 8003532:	693a      	ldr	r2, [r7, #16]
 8003534:	4313      	orrs	r3, r2
 8003536:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003538:	697b      	ldr	r3, [r7, #20]
 800353a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800353e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003540:	68bb      	ldr	r3, [r7, #8]
 8003542:	011b      	lsls	r3, r3, #4
 8003544:	697a      	ldr	r2, [r7, #20]
 8003546:	4313      	orrs	r3, r2
 8003548:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	693a      	ldr	r2, [r7, #16]
 800354e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	697a      	ldr	r2, [r7, #20]
 8003554:	621a      	str	r2, [r3, #32]
}
 8003556:	bf00      	nop
 8003558:	371c      	adds	r7, #28
 800355a:	46bd      	mov	sp, r7
 800355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003560:	4770      	bx	lr

08003562 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003562:	b480      	push	{r7}
 8003564:	b085      	sub	sp, #20
 8003566:	af00      	add	r7, sp, #0
 8003568:	6078      	str	r0, [r7, #4]
 800356a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003578:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800357a:	683a      	ldr	r2, [r7, #0]
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	4313      	orrs	r3, r2
 8003580:	f043 0307 	orr.w	r3, r3, #7
 8003584:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	68fa      	ldr	r2, [r7, #12]
 800358a:	609a      	str	r2, [r3, #8]
}
 800358c:	bf00      	nop
 800358e:	3714      	adds	r7, #20
 8003590:	46bd      	mov	sp, r7
 8003592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003596:	4770      	bx	lr

08003598 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003598:	b480      	push	{r7}
 800359a:	b087      	sub	sp, #28
 800359c:	af00      	add	r7, sp, #0
 800359e:	60f8      	str	r0, [r7, #12]
 80035a0:	60b9      	str	r1, [r7, #8]
 80035a2:	607a      	str	r2, [r7, #4]
 80035a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	689b      	ldr	r3, [r3, #8]
 80035aa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035ac:	697b      	ldr	r3, [r7, #20]
 80035ae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80035b2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	021a      	lsls	r2, r3, #8
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	431a      	orrs	r2, r3
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	4313      	orrs	r3, r2
 80035c0:	697a      	ldr	r2, [r7, #20]
 80035c2:	4313      	orrs	r3, r2
 80035c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	697a      	ldr	r2, [r7, #20]
 80035ca:	609a      	str	r2, [r3, #8]
}
 80035cc:	bf00      	nop
 80035ce:	371c      	adds	r7, #28
 80035d0:	46bd      	mov	sp, r7
 80035d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d6:	4770      	bx	lr

080035d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80035d8:	b480      	push	{r7}
 80035da:	b085      	sub	sp, #20
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
 80035e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035e8:	2b01      	cmp	r3, #1
 80035ea:	d101      	bne.n	80035f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80035ec:	2302      	movs	r3, #2
 80035ee:	e05a      	b.n	80036a6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2201      	movs	r2, #1
 80035f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2202      	movs	r2, #2
 80035fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003616:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	68fa      	ldr	r2, [r7, #12]
 800361e:	4313      	orrs	r3, r2
 8003620:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	68fa      	ldr	r2, [r7, #12]
 8003628:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a21      	ldr	r2, [pc, #132]	@ (80036b4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d022      	beq.n	800367a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800363c:	d01d      	beq.n	800367a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a1d      	ldr	r2, [pc, #116]	@ (80036b8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d018      	beq.n	800367a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a1b      	ldr	r2, [pc, #108]	@ (80036bc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d013      	beq.n	800367a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a1a      	ldr	r2, [pc, #104]	@ (80036c0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003658:	4293      	cmp	r3, r2
 800365a:	d00e      	beq.n	800367a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a18      	ldr	r2, [pc, #96]	@ (80036c4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d009      	beq.n	800367a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4a17      	ldr	r2, [pc, #92]	@ (80036c8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d004      	beq.n	800367a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a15      	ldr	r2, [pc, #84]	@ (80036cc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d10c      	bne.n	8003694 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800367a:	68bb      	ldr	r3, [r7, #8]
 800367c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003680:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	68ba      	ldr	r2, [r7, #8]
 8003688:	4313      	orrs	r3, r2
 800368a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	68ba      	ldr	r2, [r7, #8]
 8003692:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2201      	movs	r2, #1
 8003698:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2200      	movs	r2, #0
 80036a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80036a4:	2300      	movs	r3, #0
}
 80036a6:	4618      	mov	r0, r3
 80036a8:	3714      	adds	r7, #20
 80036aa:	46bd      	mov	sp, r7
 80036ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b0:	4770      	bx	lr
 80036b2:	bf00      	nop
 80036b4:	40010000 	.word	0x40010000
 80036b8:	40000400 	.word	0x40000400
 80036bc:	40000800 	.word	0x40000800
 80036c0:	40000c00 	.word	0x40000c00
 80036c4:	40010400 	.word	0x40010400
 80036c8:	40014000 	.word	0x40014000
 80036cc:	40001800 	.word	0x40001800

080036d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b083      	sub	sp, #12
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80036d8:	bf00      	nop
 80036da:	370c      	adds	r7, #12
 80036dc:	46bd      	mov	sp, r7
 80036de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e2:	4770      	bx	lr

080036e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b083      	sub	sp, #12
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80036ec:	bf00      	nop
 80036ee:	370c      	adds	r7, #12
 80036f0:	46bd      	mov	sp, r7
 80036f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f6:	4770      	bx	lr

080036f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b082      	sub	sp, #8
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d101      	bne.n	800370a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003706:	2301      	movs	r3, #1
 8003708:	e042      	b.n	8003790 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003710:	b2db      	uxtb	r3, r3
 8003712:	2b00      	cmp	r3, #0
 8003714:	d106      	bne.n	8003724 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2200      	movs	r2, #0
 800371a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800371e:	6878      	ldr	r0, [r7, #4]
 8003720:	f7fe f972 	bl	8001a08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2224      	movs	r2, #36	@ 0x24
 8003728:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	68da      	ldr	r2, [r3, #12]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800373a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800373c:	6878      	ldr	r0, [r7, #4]
 800373e:	f000 fc99 	bl	8004074 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	691a      	ldr	r2, [r3, #16]
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003750:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	695a      	ldr	r2, [r3, #20]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003760:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	68da      	ldr	r2, [r3, #12]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003770:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2200      	movs	r2, #0
 8003776:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2220      	movs	r2, #32
 800377c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2220      	movs	r2, #32
 8003784:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2200      	movs	r2, #0
 800378c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800378e:	2300      	movs	r3, #0
}
 8003790:	4618      	mov	r0, r3
 8003792:	3708      	adds	r7, #8
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}

08003798 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b0ba      	sub	sp, #232	@ 0xe8
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	68db      	ldr	r3, [r3, #12]
 80037b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	695b      	ldr	r3, [r3, #20]
 80037ba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80037be:	2300      	movs	r3, #0
 80037c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80037c4:	2300      	movs	r3, #0
 80037c6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80037ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037ce:	f003 030f 	and.w	r3, r3, #15
 80037d2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80037d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d10f      	bne.n	80037fe <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80037de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037e2:	f003 0320 	and.w	r3, r3, #32
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d009      	beq.n	80037fe <HAL_UART_IRQHandler+0x66>
 80037ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80037ee:	f003 0320 	and.w	r3, r3, #32
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d003      	beq.n	80037fe <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80037f6:	6878      	ldr	r0, [r7, #4]
 80037f8:	f000 fb7e 	bl	8003ef8 <UART_Receive_IT>
      return;
 80037fc:	e273      	b.n	8003ce6 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80037fe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003802:	2b00      	cmp	r3, #0
 8003804:	f000 80de 	beq.w	80039c4 <HAL_UART_IRQHandler+0x22c>
 8003808:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800380c:	f003 0301 	and.w	r3, r3, #1
 8003810:	2b00      	cmp	r3, #0
 8003812:	d106      	bne.n	8003822 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003814:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003818:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800381c:	2b00      	cmp	r3, #0
 800381e:	f000 80d1 	beq.w	80039c4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003822:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003826:	f003 0301 	and.w	r3, r3, #1
 800382a:	2b00      	cmp	r3, #0
 800382c:	d00b      	beq.n	8003846 <HAL_UART_IRQHandler+0xae>
 800382e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003832:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003836:	2b00      	cmp	r3, #0
 8003838:	d005      	beq.n	8003846 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800383e:	f043 0201 	orr.w	r2, r3, #1
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003846:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800384a:	f003 0304 	and.w	r3, r3, #4
 800384e:	2b00      	cmp	r3, #0
 8003850:	d00b      	beq.n	800386a <HAL_UART_IRQHandler+0xd2>
 8003852:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003856:	f003 0301 	and.w	r3, r3, #1
 800385a:	2b00      	cmp	r3, #0
 800385c:	d005      	beq.n	800386a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003862:	f043 0202 	orr.w	r2, r3, #2
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800386a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800386e:	f003 0302 	and.w	r3, r3, #2
 8003872:	2b00      	cmp	r3, #0
 8003874:	d00b      	beq.n	800388e <HAL_UART_IRQHandler+0xf6>
 8003876:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800387a:	f003 0301 	and.w	r3, r3, #1
 800387e:	2b00      	cmp	r3, #0
 8003880:	d005      	beq.n	800388e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003886:	f043 0204 	orr.w	r2, r3, #4
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800388e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003892:	f003 0308 	and.w	r3, r3, #8
 8003896:	2b00      	cmp	r3, #0
 8003898:	d011      	beq.n	80038be <HAL_UART_IRQHandler+0x126>
 800389a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800389e:	f003 0320 	and.w	r3, r3, #32
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d105      	bne.n	80038b2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80038a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80038aa:	f003 0301 	and.w	r3, r3, #1
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d005      	beq.n	80038be <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038b6:	f043 0208 	orr.w	r2, r3, #8
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	f000 820a 	beq.w	8003cdc <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80038c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80038cc:	f003 0320 	and.w	r3, r3, #32
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d008      	beq.n	80038e6 <HAL_UART_IRQHandler+0x14e>
 80038d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80038d8:	f003 0320 	and.w	r3, r3, #32
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d002      	beq.n	80038e6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80038e0:	6878      	ldr	r0, [r7, #4]
 80038e2:	f000 fb09 	bl	8003ef8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	695b      	ldr	r3, [r3, #20]
 80038ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038f0:	2b40      	cmp	r3, #64	@ 0x40
 80038f2:	bf0c      	ite	eq
 80038f4:	2301      	moveq	r3, #1
 80038f6:	2300      	movne	r3, #0
 80038f8:	b2db      	uxtb	r3, r3
 80038fa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003902:	f003 0308 	and.w	r3, r3, #8
 8003906:	2b00      	cmp	r3, #0
 8003908:	d103      	bne.n	8003912 <HAL_UART_IRQHandler+0x17a>
 800390a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800390e:	2b00      	cmp	r3, #0
 8003910:	d04f      	beq.n	80039b2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	f000 fa14 	bl	8003d40 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	695b      	ldr	r3, [r3, #20]
 800391e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003922:	2b40      	cmp	r3, #64	@ 0x40
 8003924:	d141      	bne.n	80039aa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	3314      	adds	r3, #20
 800392c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003930:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003934:	e853 3f00 	ldrex	r3, [r3]
 8003938:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800393c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003940:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003944:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	3314      	adds	r3, #20
 800394e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003952:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003956:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800395a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800395e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003962:	e841 2300 	strex	r3, r2, [r1]
 8003966:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800396a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800396e:	2b00      	cmp	r3, #0
 8003970:	d1d9      	bne.n	8003926 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003976:	2b00      	cmp	r3, #0
 8003978:	d013      	beq.n	80039a2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800397e:	4a8a      	ldr	r2, [pc, #552]	@ (8003ba8 <HAL_UART_IRQHandler+0x410>)
 8003980:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003986:	4618      	mov	r0, r3
 8003988:	f7fe fb74 	bl	8002074 <HAL_DMA_Abort_IT>
 800398c:	4603      	mov	r3, r0
 800398e:	2b00      	cmp	r3, #0
 8003990:	d016      	beq.n	80039c0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003996:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003998:	687a      	ldr	r2, [r7, #4]
 800399a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800399c:	4610      	mov	r0, r2
 800399e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039a0:	e00e      	b.n	80039c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80039a2:	6878      	ldr	r0, [r7, #4]
 80039a4:	f000 f9b6 	bl	8003d14 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039a8:	e00a      	b.n	80039c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80039aa:	6878      	ldr	r0, [r7, #4]
 80039ac:	f000 f9b2 	bl	8003d14 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039b0:	e006      	b.n	80039c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80039b2:	6878      	ldr	r0, [r7, #4]
 80039b4:	f000 f9ae 	bl	8003d14 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2200      	movs	r2, #0
 80039bc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80039be:	e18d      	b.n	8003cdc <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039c0:	bf00      	nop
    return;
 80039c2:	e18b      	b.n	8003cdc <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039c8:	2b01      	cmp	r3, #1
 80039ca:	f040 8167 	bne.w	8003c9c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80039ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80039d2:	f003 0310 	and.w	r3, r3, #16
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	f000 8160 	beq.w	8003c9c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80039dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80039e0:	f003 0310 	and.w	r3, r3, #16
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	f000 8159 	beq.w	8003c9c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80039ea:	2300      	movs	r3, #0
 80039ec:	60bb      	str	r3, [r7, #8]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	60bb      	str	r3, [r7, #8]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	60bb      	str	r3, [r7, #8]
 80039fe:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	695b      	ldr	r3, [r3, #20]
 8003a06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a0a:	2b40      	cmp	r3, #64	@ 0x40
 8003a0c:	f040 80ce 	bne.w	8003bac <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003a1c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	f000 80a9 	beq.w	8003b78 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003a2a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003a2e:	429a      	cmp	r2, r3
 8003a30:	f080 80a2 	bcs.w	8003b78 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003a3a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a40:	69db      	ldr	r3, [r3, #28]
 8003a42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a46:	f000 8088 	beq.w	8003b5a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	330c      	adds	r3, #12
 8003a50:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a54:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003a58:	e853 3f00 	ldrex	r3, [r3]
 8003a5c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003a60:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003a64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a68:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	330c      	adds	r3, #12
 8003a72:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003a76:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003a7a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a7e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003a82:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003a86:	e841 2300 	strex	r3, r2, [r1]
 8003a8a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003a8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d1d9      	bne.n	8003a4a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	3314      	adds	r3, #20
 8003a9c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a9e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003aa0:	e853 3f00 	ldrex	r3, [r3]
 8003aa4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003aa6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003aa8:	f023 0301 	bic.w	r3, r3, #1
 8003aac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	3314      	adds	r3, #20
 8003ab6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003aba:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003abe:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ac0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003ac2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003ac6:	e841 2300 	strex	r3, r2, [r1]
 8003aca:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003acc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d1e1      	bne.n	8003a96 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	3314      	adds	r3, #20
 8003ad8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ada:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003adc:	e853 3f00 	ldrex	r3, [r3]
 8003ae0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003ae2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003ae4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003ae8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	3314      	adds	r3, #20
 8003af2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003af6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003af8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003afa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003afc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003afe:	e841 2300 	strex	r3, r2, [r1]
 8003b02:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003b04:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d1e3      	bne.n	8003ad2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2220      	movs	r2, #32
 8003b0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2200      	movs	r2, #0
 8003b16:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	330c      	adds	r3, #12
 8003b1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003b22:	e853 3f00 	ldrex	r3, [r3]
 8003b26:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003b28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003b2a:	f023 0310 	bic.w	r3, r3, #16
 8003b2e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	330c      	adds	r3, #12
 8003b38:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003b3c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003b3e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b40:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003b42:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003b44:	e841 2300 	strex	r3, r2, [r1]
 8003b48:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003b4a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d1e3      	bne.n	8003b18 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b54:	4618      	mov	r0, r3
 8003b56:	f7fe fa1d 	bl	8001f94 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2202      	movs	r2, #2
 8003b5e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003b68:	b29b      	uxth	r3, r3
 8003b6a:	1ad3      	subs	r3, r2, r3
 8003b6c:	b29b      	uxth	r3, r3
 8003b6e:	4619      	mov	r1, r3
 8003b70:	6878      	ldr	r0, [r7, #4]
 8003b72:	f000 f8d9 	bl	8003d28 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003b76:	e0b3      	b.n	8003ce0 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003b7c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003b80:	429a      	cmp	r2, r3
 8003b82:	f040 80ad 	bne.w	8003ce0 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b8a:	69db      	ldr	r3, [r3, #28]
 8003b8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b90:	f040 80a6 	bne.w	8003ce0 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2202      	movs	r2, #2
 8003b98:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003b9e:	4619      	mov	r1, r3
 8003ba0:	6878      	ldr	r0, [r7, #4]
 8003ba2:	f000 f8c1 	bl	8003d28 <HAL_UARTEx_RxEventCallback>
      return;
 8003ba6:	e09b      	b.n	8003ce0 <HAL_UART_IRQHandler+0x548>
 8003ba8:	08003e07 	.word	0x08003e07
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003bb4:	b29b      	uxth	r3, r3
 8003bb6:	1ad3      	subs	r3, r2, r3
 8003bb8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003bc0:	b29b      	uxth	r3, r3
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	f000 808e 	beq.w	8003ce4 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8003bc8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	f000 8089 	beq.w	8003ce4 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	330c      	adds	r3, #12
 8003bd8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bdc:	e853 3f00 	ldrex	r3, [r3]
 8003be0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003be2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003be4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003be8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	330c      	adds	r3, #12
 8003bf2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003bf6:	647a      	str	r2, [r7, #68]	@ 0x44
 8003bf8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bfa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003bfc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003bfe:	e841 2300 	strex	r3, r2, [r1]
 8003c02:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003c04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d1e3      	bne.n	8003bd2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	3314      	adds	r3, #20
 8003c10:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c14:	e853 3f00 	ldrex	r3, [r3]
 8003c18:	623b      	str	r3, [r7, #32]
   return(result);
 8003c1a:	6a3b      	ldr	r3, [r7, #32]
 8003c1c:	f023 0301 	bic.w	r3, r3, #1
 8003c20:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	3314      	adds	r3, #20
 8003c2a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003c2e:	633a      	str	r2, [r7, #48]	@ 0x30
 8003c30:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c32:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003c34:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c36:	e841 2300 	strex	r3, r2, [r1]
 8003c3a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003c3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d1e3      	bne.n	8003c0a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2220      	movs	r2, #32
 8003c46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	330c      	adds	r3, #12
 8003c56:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c58:	693b      	ldr	r3, [r7, #16]
 8003c5a:	e853 3f00 	ldrex	r3, [r3]
 8003c5e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	f023 0310 	bic.w	r3, r3, #16
 8003c66:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	330c      	adds	r3, #12
 8003c70:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003c74:	61fa      	str	r2, [r7, #28]
 8003c76:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c78:	69b9      	ldr	r1, [r7, #24]
 8003c7a:	69fa      	ldr	r2, [r7, #28]
 8003c7c:	e841 2300 	strex	r3, r2, [r1]
 8003c80:	617b      	str	r3, [r7, #20]
   return(result);
 8003c82:	697b      	ldr	r3, [r7, #20]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d1e3      	bne.n	8003c50 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2202      	movs	r2, #2
 8003c8c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003c8e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003c92:	4619      	mov	r1, r3
 8003c94:	6878      	ldr	r0, [r7, #4]
 8003c96:	f000 f847 	bl	8003d28 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003c9a:	e023      	b.n	8003ce4 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003c9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ca0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d009      	beq.n	8003cbc <HAL_UART_IRQHandler+0x524>
 8003ca8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003cac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d003      	beq.n	8003cbc <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8003cb4:	6878      	ldr	r0, [r7, #4]
 8003cb6:	f000 f8b7 	bl	8003e28 <UART_Transmit_IT>
    return;
 8003cba:	e014      	b.n	8003ce6 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003cbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003cc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d00e      	beq.n	8003ce6 <HAL_UART_IRQHandler+0x54e>
 8003cc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ccc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d008      	beq.n	8003ce6 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8003cd4:	6878      	ldr	r0, [r7, #4]
 8003cd6:	f000 f8f7 	bl	8003ec8 <UART_EndTransmit_IT>
    return;
 8003cda:	e004      	b.n	8003ce6 <HAL_UART_IRQHandler+0x54e>
    return;
 8003cdc:	bf00      	nop
 8003cde:	e002      	b.n	8003ce6 <HAL_UART_IRQHandler+0x54e>
      return;
 8003ce0:	bf00      	nop
 8003ce2:	e000      	b.n	8003ce6 <HAL_UART_IRQHandler+0x54e>
      return;
 8003ce4:	bf00      	nop
  }
}
 8003ce6:	37e8      	adds	r7, #232	@ 0xe8
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	bd80      	pop	{r7, pc}

08003cec <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003cec:	b480      	push	{r7}
 8003cee:	b083      	sub	sp, #12
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003cf4:	bf00      	nop
 8003cf6:	370c      	adds	r7, #12
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfe:	4770      	bx	lr

08003d00 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b083      	sub	sp, #12
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003d08:	bf00      	nop
 8003d0a:	370c      	adds	r7, #12
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d12:	4770      	bx	lr

08003d14 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b083      	sub	sp, #12
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003d1c:	bf00      	nop
 8003d1e:	370c      	adds	r7, #12
 8003d20:	46bd      	mov	sp, r7
 8003d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d26:	4770      	bx	lr

08003d28 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b083      	sub	sp, #12
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
 8003d30:	460b      	mov	r3, r1
 8003d32:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003d34:	bf00      	nop
 8003d36:	370c      	adds	r7, #12
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3e:	4770      	bx	lr

08003d40 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b095      	sub	sp, #84	@ 0x54
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	330c      	adds	r3, #12
 8003d4e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d52:	e853 3f00 	ldrex	r3, [r3]
 8003d56:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003d58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d5a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003d5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	330c      	adds	r3, #12
 8003d66:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003d68:	643a      	str	r2, [r7, #64]	@ 0x40
 8003d6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d6c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003d6e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003d70:	e841 2300 	strex	r3, r2, [r1]
 8003d74:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003d76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d1e5      	bne.n	8003d48 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	3314      	adds	r3, #20
 8003d82:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d84:	6a3b      	ldr	r3, [r7, #32]
 8003d86:	e853 3f00 	ldrex	r3, [r3]
 8003d8a:	61fb      	str	r3, [r7, #28]
   return(result);
 8003d8c:	69fb      	ldr	r3, [r7, #28]
 8003d8e:	f023 0301 	bic.w	r3, r3, #1
 8003d92:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	3314      	adds	r3, #20
 8003d9a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003d9c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003d9e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003da0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003da2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003da4:	e841 2300 	strex	r3, r2, [r1]
 8003da8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d1e5      	bne.n	8003d7c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003db4:	2b01      	cmp	r3, #1
 8003db6:	d119      	bne.n	8003dec <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	330c      	adds	r3, #12
 8003dbe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	e853 3f00 	ldrex	r3, [r3]
 8003dc6:	60bb      	str	r3, [r7, #8]
   return(result);
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	f023 0310 	bic.w	r3, r3, #16
 8003dce:	647b      	str	r3, [r7, #68]	@ 0x44
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	330c      	adds	r3, #12
 8003dd6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003dd8:	61ba      	str	r2, [r7, #24]
 8003dda:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ddc:	6979      	ldr	r1, [r7, #20]
 8003dde:	69ba      	ldr	r2, [r7, #24]
 8003de0:	e841 2300 	strex	r3, r2, [r1]
 8003de4:	613b      	str	r3, [r7, #16]
   return(result);
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d1e5      	bne.n	8003db8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2220      	movs	r2, #32
 8003df0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2200      	movs	r2, #0
 8003df8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003dfa:	bf00      	nop
 8003dfc:	3754      	adds	r7, #84	@ 0x54
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e04:	4770      	bx	lr

08003e06 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003e06:	b580      	push	{r7, lr}
 8003e08:	b084      	sub	sp, #16
 8003e0a:	af00      	add	r7, sp, #0
 8003e0c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e12:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2200      	movs	r2, #0
 8003e18:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003e1a:	68f8      	ldr	r0, [r7, #12]
 8003e1c:	f7ff ff7a 	bl	8003d14 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003e20:	bf00      	nop
 8003e22:	3710      	adds	r7, #16
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}

08003e28 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b085      	sub	sp, #20
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e36:	b2db      	uxtb	r3, r3
 8003e38:	2b21      	cmp	r3, #33	@ 0x21
 8003e3a:	d13e      	bne.n	8003eba <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e44:	d114      	bne.n	8003e70 <UART_Transmit_IT+0x48>
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	691b      	ldr	r3, [r3, #16]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d110      	bne.n	8003e70 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6a1b      	ldr	r3, [r3, #32]
 8003e52:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	881b      	ldrh	r3, [r3, #0]
 8003e58:	461a      	mov	r2, r3
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e62:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6a1b      	ldr	r3, [r3, #32]
 8003e68:	1c9a      	adds	r2, r3, #2
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	621a      	str	r2, [r3, #32]
 8003e6e:	e008      	b.n	8003e82 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6a1b      	ldr	r3, [r3, #32]
 8003e74:	1c59      	adds	r1, r3, #1
 8003e76:	687a      	ldr	r2, [r7, #4]
 8003e78:	6211      	str	r1, [r2, #32]
 8003e7a:	781a      	ldrb	r2, [r3, #0]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003e86:	b29b      	uxth	r3, r3
 8003e88:	3b01      	subs	r3, #1
 8003e8a:	b29b      	uxth	r3, r3
 8003e8c:	687a      	ldr	r2, [r7, #4]
 8003e8e:	4619      	mov	r1, r3
 8003e90:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d10f      	bne.n	8003eb6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	68da      	ldr	r2, [r3, #12]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003ea4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	68da      	ldr	r2, [r3, #12]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003eb4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	e000      	b.n	8003ebc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003eba:	2302      	movs	r3, #2
  }
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	3714      	adds	r7, #20
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec6:	4770      	bx	lr

08003ec8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b082      	sub	sp, #8
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	68da      	ldr	r2, [r3, #12]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ede:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2220      	movs	r2, #32
 8003ee4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003ee8:	6878      	ldr	r0, [r7, #4]
 8003eea:	f7ff feff 	bl	8003cec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003eee:	2300      	movs	r3, #0
}
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	3708      	adds	r7, #8
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bd80      	pop	{r7, pc}

08003ef8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b08c      	sub	sp, #48	@ 0x30
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8003f00:	2300      	movs	r3, #0
 8003f02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8003f04:	2300      	movs	r3, #0
 8003f06:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003f0e:	b2db      	uxtb	r3, r3
 8003f10:	2b22      	cmp	r3, #34	@ 0x22
 8003f12:	f040 80aa 	bne.w	800406a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f1e:	d115      	bne.n	8003f4c <UART_Receive_IT+0x54>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	691b      	ldr	r3, [r3, #16]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d111      	bne.n	8003f4c <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f2c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	b29b      	uxth	r3, r3
 8003f36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f3a:	b29a      	uxth	r2, r3
 8003f3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f3e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f44:	1c9a      	adds	r2, r3, #2
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	629a      	str	r2, [r3, #40]	@ 0x28
 8003f4a:	e024      	b.n	8003f96 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f50:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f5a:	d007      	beq.n	8003f6c <UART_Receive_IT+0x74>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	689b      	ldr	r3, [r3, #8]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d10a      	bne.n	8003f7a <UART_Receive_IT+0x82>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	691b      	ldr	r3, [r3, #16]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d106      	bne.n	8003f7a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	b2da      	uxtb	r2, r3
 8003f74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f76:	701a      	strb	r2, [r3, #0]
 8003f78:	e008      	b.n	8003f8c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003f86:	b2da      	uxtb	r2, r3
 8003f88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f8a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f90:	1c5a      	adds	r2, r3, #1
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003f9a:	b29b      	uxth	r3, r3
 8003f9c:	3b01      	subs	r3, #1
 8003f9e:	b29b      	uxth	r3, r3
 8003fa0:	687a      	ldr	r2, [r7, #4]
 8003fa2:	4619      	mov	r1, r3
 8003fa4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d15d      	bne.n	8004066 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	68da      	ldr	r2, [r3, #12]
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f022 0220 	bic.w	r2, r2, #32
 8003fb8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	68da      	ldr	r2, [r3, #12]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003fc8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	695a      	ldr	r2, [r3, #20]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f022 0201 	bic.w	r2, r2, #1
 8003fd8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2220      	movs	r2, #32
 8003fde:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fec:	2b01      	cmp	r3, #1
 8003fee:	d135      	bne.n	800405c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	330c      	adds	r3, #12
 8003ffc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ffe:	697b      	ldr	r3, [r7, #20]
 8004000:	e853 3f00 	ldrex	r3, [r3]
 8004004:	613b      	str	r3, [r7, #16]
   return(result);
 8004006:	693b      	ldr	r3, [r7, #16]
 8004008:	f023 0310 	bic.w	r3, r3, #16
 800400c:	627b      	str	r3, [r7, #36]	@ 0x24
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	330c      	adds	r3, #12
 8004014:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004016:	623a      	str	r2, [r7, #32]
 8004018:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800401a:	69f9      	ldr	r1, [r7, #28]
 800401c:	6a3a      	ldr	r2, [r7, #32]
 800401e:	e841 2300 	strex	r3, r2, [r1]
 8004022:	61bb      	str	r3, [r7, #24]
   return(result);
 8004024:	69bb      	ldr	r3, [r7, #24]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d1e5      	bne.n	8003ff6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f003 0310 	and.w	r3, r3, #16
 8004034:	2b10      	cmp	r3, #16
 8004036:	d10a      	bne.n	800404e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004038:	2300      	movs	r3, #0
 800403a:	60fb      	str	r3, [r7, #12]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	60fb      	str	r3, [r7, #12]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	60fb      	str	r3, [r7, #12]
 800404c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004052:	4619      	mov	r1, r3
 8004054:	6878      	ldr	r0, [r7, #4]
 8004056:	f7ff fe67 	bl	8003d28 <HAL_UARTEx_RxEventCallback>
 800405a:	e002      	b.n	8004062 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800405c:	6878      	ldr	r0, [r7, #4]
 800405e:	f7ff fe4f 	bl	8003d00 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004062:	2300      	movs	r3, #0
 8004064:	e002      	b.n	800406c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004066:	2300      	movs	r3, #0
 8004068:	e000      	b.n	800406c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800406a:	2302      	movs	r3, #2
  }
}
 800406c:	4618      	mov	r0, r3
 800406e:	3730      	adds	r7, #48	@ 0x30
 8004070:	46bd      	mov	sp, r7
 8004072:	bd80      	pop	{r7, pc}

08004074 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004074:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004078:	b0c0      	sub	sp, #256	@ 0x100
 800407a:	af00      	add	r7, sp, #0
 800407c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	691b      	ldr	r3, [r3, #16]
 8004088:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800408c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004090:	68d9      	ldr	r1, [r3, #12]
 8004092:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	ea40 0301 	orr.w	r3, r0, r1
 800409c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800409e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040a2:	689a      	ldr	r2, [r3, #8]
 80040a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040a8:	691b      	ldr	r3, [r3, #16]
 80040aa:	431a      	orrs	r2, r3
 80040ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040b0:	695b      	ldr	r3, [r3, #20]
 80040b2:	431a      	orrs	r2, r3
 80040b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040b8:	69db      	ldr	r3, [r3, #28]
 80040ba:	4313      	orrs	r3, r2
 80040bc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80040c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	68db      	ldr	r3, [r3, #12]
 80040c8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80040cc:	f021 010c 	bic.w	r1, r1, #12
 80040d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040d4:	681a      	ldr	r2, [r3, #0]
 80040d6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80040da:	430b      	orrs	r3, r1
 80040dc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80040de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	695b      	ldr	r3, [r3, #20]
 80040e6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80040ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040ee:	6999      	ldr	r1, [r3, #24]
 80040f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040f4:	681a      	ldr	r2, [r3, #0]
 80040f6:	ea40 0301 	orr.w	r3, r0, r1
 80040fa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80040fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004100:	681a      	ldr	r2, [r3, #0]
 8004102:	4b8f      	ldr	r3, [pc, #572]	@ (8004340 <UART_SetConfig+0x2cc>)
 8004104:	429a      	cmp	r2, r3
 8004106:	d005      	beq.n	8004114 <UART_SetConfig+0xa0>
 8004108:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800410c:	681a      	ldr	r2, [r3, #0]
 800410e:	4b8d      	ldr	r3, [pc, #564]	@ (8004344 <UART_SetConfig+0x2d0>)
 8004110:	429a      	cmp	r2, r3
 8004112:	d104      	bne.n	800411e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004114:	f7fe fe3a 	bl	8002d8c <HAL_RCC_GetPCLK2Freq>
 8004118:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800411c:	e003      	b.n	8004126 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800411e:	f7fe fe21 	bl	8002d64 <HAL_RCC_GetPCLK1Freq>
 8004122:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004126:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800412a:	69db      	ldr	r3, [r3, #28]
 800412c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004130:	f040 810c 	bne.w	800434c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004134:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004138:	2200      	movs	r2, #0
 800413a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800413e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004142:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004146:	4622      	mov	r2, r4
 8004148:	462b      	mov	r3, r5
 800414a:	1891      	adds	r1, r2, r2
 800414c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800414e:	415b      	adcs	r3, r3
 8004150:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004152:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004156:	4621      	mov	r1, r4
 8004158:	eb12 0801 	adds.w	r8, r2, r1
 800415c:	4629      	mov	r1, r5
 800415e:	eb43 0901 	adc.w	r9, r3, r1
 8004162:	f04f 0200 	mov.w	r2, #0
 8004166:	f04f 0300 	mov.w	r3, #0
 800416a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800416e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004172:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004176:	4690      	mov	r8, r2
 8004178:	4699      	mov	r9, r3
 800417a:	4623      	mov	r3, r4
 800417c:	eb18 0303 	adds.w	r3, r8, r3
 8004180:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004184:	462b      	mov	r3, r5
 8004186:	eb49 0303 	adc.w	r3, r9, r3
 800418a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800418e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	2200      	movs	r2, #0
 8004196:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800419a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800419e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80041a2:	460b      	mov	r3, r1
 80041a4:	18db      	adds	r3, r3, r3
 80041a6:	653b      	str	r3, [r7, #80]	@ 0x50
 80041a8:	4613      	mov	r3, r2
 80041aa:	eb42 0303 	adc.w	r3, r2, r3
 80041ae:	657b      	str	r3, [r7, #84]	@ 0x54
 80041b0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80041b4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80041b8:	f7fc fb60 	bl	800087c <__aeabi_uldivmod>
 80041bc:	4602      	mov	r2, r0
 80041be:	460b      	mov	r3, r1
 80041c0:	4b61      	ldr	r3, [pc, #388]	@ (8004348 <UART_SetConfig+0x2d4>)
 80041c2:	fba3 2302 	umull	r2, r3, r3, r2
 80041c6:	095b      	lsrs	r3, r3, #5
 80041c8:	011c      	lsls	r4, r3, #4
 80041ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80041ce:	2200      	movs	r2, #0
 80041d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80041d4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80041d8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80041dc:	4642      	mov	r2, r8
 80041de:	464b      	mov	r3, r9
 80041e0:	1891      	adds	r1, r2, r2
 80041e2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80041e4:	415b      	adcs	r3, r3
 80041e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80041e8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80041ec:	4641      	mov	r1, r8
 80041ee:	eb12 0a01 	adds.w	sl, r2, r1
 80041f2:	4649      	mov	r1, r9
 80041f4:	eb43 0b01 	adc.w	fp, r3, r1
 80041f8:	f04f 0200 	mov.w	r2, #0
 80041fc:	f04f 0300 	mov.w	r3, #0
 8004200:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004204:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004208:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800420c:	4692      	mov	sl, r2
 800420e:	469b      	mov	fp, r3
 8004210:	4643      	mov	r3, r8
 8004212:	eb1a 0303 	adds.w	r3, sl, r3
 8004216:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800421a:	464b      	mov	r3, r9
 800421c:	eb4b 0303 	adc.w	r3, fp, r3
 8004220:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004224:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	2200      	movs	r2, #0
 800422c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004230:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004234:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004238:	460b      	mov	r3, r1
 800423a:	18db      	adds	r3, r3, r3
 800423c:	643b      	str	r3, [r7, #64]	@ 0x40
 800423e:	4613      	mov	r3, r2
 8004240:	eb42 0303 	adc.w	r3, r2, r3
 8004244:	647b      	str	r3, [r7, #68]	@ 0x44
 8004246:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800424a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800424e:	f7fc fb15 	bl	800087c <__aeabi_uldivmod>
 8004252:	4602      	mov	r2, r0
 8004254:	460b      	mov	r3, r1
 8004256:	4611      	mov	r1, r2
 8004258:	4b3b      	ldr	r3, [pc, #236]	@ (8004348 <UART_SetConfig+0x2d4>)
 800425a:	fba3 2301 	umull	r2, r3, r3, r1
 800425e:	095b      	lsrs	r3, r3, #5
 8004260:	2264      	movs	r2, #100	@ 0x64
 8004262:	fb02 f303 	mul.w	r3, r2, r3
 8004266:	1acb      	subs	r3, r1, r3
 8004268:	00db      	lsls	r3, r3, #3
 800426a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800426e:	4b36      	ldr	r3, [pc, #216]	@ (8004348 <UART_SetConfig+0x2d4>)
 8004270:	fba3 2302 	umull	r2, r3, r3, r2
 8004274:	095b      	lsrs	r3, r3, #5
 8004276:	005b      	lsls	r3, r3, #1
 8004278:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800427c:	441c      	add	r4, r3
 800427e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004282:	2200      	movs	r2, #0
 8004284:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004288:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800428c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004290:	4642      	mov	r2, r8
 8004292:	464b      	mov	r3, r9
 8004294:	1891      	adds	r1, r2, r2
 8004296:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004298:	415b      	adcs	r3, r3
 800429a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800429c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80042a0:	4641      	mov	r1, r8
 80042a2:	1851      	adds	r1, r2, r1
 80042a4:	6339      	str	r1, [r7, #48]	@ 0x30
 80042a6:	4649      	mov	r1, r9
 80042a8:	414b      	adcs	r3, r1
 80042aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80042ac:	f04f 0200 	mov.w	r2, #0
 80042b0:	f04f 0300 	mov.w	r3, #0
 80042b4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80042b8:	4659      	mov	r1, fp
 80042ba:	00cb      	lsls	r3, r1, #3
 80042bc:	4651      	mov	r1, sl
 80042be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80042c2:	4651      	mov	r1, sl
 80042c4:	00ca      	lsls	r2, r1, #3
 80042c6:	4610      	mov	r0, r2
 80042c8:	4619      	mov	r1, r3
 80042ca:	4603      	mov	r3, r0
 80042cc:	4642      	mov	r2, r8
 80042ce:	189b      	adds	r3, r3, r2
 80042d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80042d4:	464b      	mov	r3, r9
 80042d6:	460a      	mov	r2, r1
 80042d8:	eb42 0303 	adc.w	r3, r2, r3
 80042dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80042e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	2200      	movs	r2, #0
 80042e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80042ec:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80042f0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80042f4:	460b      	mov	r3, r1
 80042f6:	18db      	adds	r3, r3, r3
 80042f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80042fa:	4613      	mov	r3, r2
 80042fc:	eb42 0303 	adc.w	r3, r2, r3
 8004300:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004302:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004306:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800430a:	f7fc fab7 	bl	800087c <__aeabi_uldivmod>
 800430e:	4602      	mov	r2, r0
 8004310:	460b      	mov	r3, r1
 8004312:	4b0d      	ldr	r3, [pc, #52]	@ (8004348 <UART_SetConfig+0x2d4>)
 8004314:	fba3 1302 	umull	r1, r3, r3, r2
 8004318:	095b      	lsrs	r3, r3, #5
 800431a:	2164      	movs	r1, #100	@ 0x64
 800431c:	fb01 f303 	mul.w	r3, r1, r3
 8004320:	1ad3      	subs	r3, r2, r3
 8004322:	00db      	lsls	r3, r3, #3
 8004324:	3332      	adds	r3, #50	@ 0x32
 8004326:	4a08      	ldr	r2, [pc, #32]	@ (8004348 <UART_SetConfig+0x2d4>)
 8004328:	fba2 2303 	umull	r2, r3, r2, r3
 800432c:	095b      	lsrs	r3, r3, #5
 800432e:	f003 0207 	and.w	r2, r3, #7
 8004332:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4422      	add	r2, r4
 800433a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800433c:	e106      	b.n	800454c <UART_SetConfig+0x4d8>
 800433e:	bf00      	nop
 8004340:	40011000 	.word	0x40011000
 8004344:	40011400 	.word	0x40011400
 8004348:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800434c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004350:	2200      	movs	r2, #0
 8004352:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004356:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800435a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800435e:	4642      	mov	r2, r8
 8004360:	464b      	mov	r3, r9
 8004362:	1891      	adds	r1, r2, r2
 8004364:	6239      	str	r1, [r7, #32]
 8004366:	415b      	adcs	r3, r3
 8004368:	627b      	str	r3, [r7, #36]	@ 0x24
 800436a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800436e:	4641      	mov	r1, r8
 8004370:	1854      	adds	r4, r2, r1
 8004372:	4649      	mov	r1, r9
 8004374:	eb43 0501 	adc.w	r5, r3, r1
 8004378:	f04f 0200 	mov.w	r2, #0
 800437c:	f04f 0300 	mov.w	r3, #0
 8004380:	00eb      	lsls	r3, r5, #3
 8004382:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004386:	00e2      	lsls	r2, r4, #3
 8004388:	4614      	mov	r4, r2
 800438a:	461d      	mov	r5, r3
 800438c:	4643      	mov	r3, r8
 800438e:	18e3      	adds	r3, r4, r3
 8004390:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004394:	464b      	mov	r3, r9
 8004396:	eb45 0303 	adc.w	r3, r5, r3
 800439a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800439e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	2200      	movs	r2, #0
 80043a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80043aa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80043ae:	f04f 0200 	mov.w	r2, #0
 80043b2:	f04f 0300 	mov.w	r3, #0
 80043b6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80043ba:	4629      	mov	r1, r5
 80043bc:	008b      	lsls	r3, r1, #2
 80043be:	4621      	mov	r1, r4
 80043c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80043c4:	4621      	mov	r1, r4
 80043c6:	008a      	lsls	r2, r1, #2
 80043c8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80043cc:	f7fc fa56 	bl	800087c <__aeabi_uldivmod>
 80043d0:	4602      	mov	r2, r0
 80043d2:	460b      	mov	r3, r1
 80043d4:	4b60      	ldr	r3, [pc, #384]	@ (8004558 <UART_SetConfig+0x4e4>)
 80043d6:	fba3 2302 	umull	r2, r3, r3, r2
 80043da:	095b      	lsrs	r3, r3, #5
 80043dc:	011c      	lsls	r4, r3, #4
 80043de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80043e2:	2200      	movs	r2, #0
 80043e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80043e8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80043ec:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80043f0:	4642      	mov	r2, r8
 80043f2:	464b      	mov	r3, r9
 80043f4:	1891      	adds	r1, r2, r2
 80043f6:	61b9      	str	r1, [r7, #24]
 80043f8:	415b      	adcs	r3, r3
 80043fa:	61fb      	str	r3, [r7, #28]
 80043fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004400:	4641      	mov	r1, r8
 8004402:	1851      	adds	r1, r2, r1
 8004404:	6139      	str	r1, [r7, #16]
 8004406:	4649      	mov	r1, r9
 8004408:	414b      	adcs	r3, r1
 800440a:	617b      	str	r3, [r7, #20]
 800440c:	f04f 0200 	mov.w	r2, #0
 8004410:	f04f 0300 	mov.w	r3, #0
 8004414:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004418:	4659      	mov	r1, fp
 800441a:	00cb      	lsls	r3, r1, #3
 800441c:	4651      	mov	r1, sl
 800441e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004422:	4651      	mov	r1, sl
 8004424:	00ca      	lsls	r2, r1, #3
 8004426:	4610      	mov	r0, r2
 8004428:	4619      	mov	r1, r3
 800442a:	4603      	mov	r3, r0
 800442c:	4642      	mov	r2, r8
 800442e:	189b      	adds	r3, r3, r2
 8004430:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004434:	464b      	mov	r3, r9
 8004436:	460a      	mov	r2, r1
 8004438:	eb42 0303 	adc.w	r3, r2, r3
 800443c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004440:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	2200      	movs	r2, #0
 8004448:	67bb      	str	r3, [r7, #120]	@ 0x78
 800444a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800444c:	f04f 0200 	mov.w	r2, #0
 8004450:	f04f 0300 	mov.w	r3, #0
 8004454:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004458:	4649      	mov	r1, r9
 800445a:	008b      	lsls	r3, r1, #2
 800445c:	4641      	mov	r1, r8
 800445e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004462:	4641      	mov	r1, r8
 8004464:	008a      	lsls	r2, r1, #2
 8004466:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800446a:	f7fc fa07 	bl	800087c <__aeabi_uldivmod>
 800446e:	4602      	mov	r2, r0
 8004470:	460b      	mov	r3, r1
 8004472:	4611      	mov	r1, r2
 8004474:	4b38      	ldr	r3, [pc, #224]	@ (8004558 <UART_SetConfig+0x4e4>)
 8004476:	fba3 2301 	umull	r2, r3, r3, r1
 800447a:	095b      	lsrs	r3, r3, #5
 800447c:	2264      	movs	r2, #100	@ 0x64
 800447e:	fb02 f303 	mul.w	r3, r2, r3
 8004482:	1acb      	subs	r3, r1, r3
 8004484:	011b      	lsls	r3, r3, #4
 8004486:	3332      	adds	r3, #50	@ 0x32
 8004488:	4a33      	ldr	r2, [pc, #204]	@ (8004558 <UART_SetConfig+0x4e4>)
 800448a:	fba2 2303 	umull	r2, r3, r2, r3
 800448e:	095b      	lsrs	r3, r3, #5
 8004490:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004494:	441c      	add	r4, r3
 8004496:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800449a:	2200      	movs	r2, #0
 800449c:	673b      	str	r3, [r7, #112]	@ 0x70
 800449e:	677a      	str	r2, [r7, #116]	@ 0x74
 80044a0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80044a4:	4642      	mov	r2, r8
 80044a6:	464b      	mov	r3, r9
 80044a8:	1891      	adds	r1, r2, r2
 80044aa:	60b9      	str	r1, [r7, #8]
 80044ac:	415b      	adcs	r3, r3
 80044ae:	60fb      	str	r3, [r7, #12]
 80044b0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80044b4:	4641      	mov	r1, r8
 80044b6:	1851      	adds	r1, r2, r1
 80044b8:	6039      	str	r1, [r7, #0]
 80044ba:	4649      	mov	r1, r9
 80044bc:	414b      	adcs	r3, r1
 80044be:	607b      	str	r3, [r7, #4]
 80044c0:	f04f 0200 	mov.w	r2, #0
 80044c4:	f04f 0300 	mov.w	r3, #0
 80044c8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80044cc:	4659      	mov	r1, fp
 80044ce:	00cb      	lsls	r3, r1, #3
 80044d0:	4651      	mov	r1, sl
 80044d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80044d6:	4651      	mov	r1, sl
 80044d8:	00ca      	lsls	r2, r1, #3
 80044da:	4610      	mov	r0, r2
 80044dc:	4619      	mov	r1, r3
 80044de:	4603      	mov	r3, r0
 80044e0:	4642      	mov	r2, r8
 80044e2:	189b      	adds	r3, r3, r2
 80044e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80044e6:	464b      	mov	r3, r9
 80044e8:	460a      	mov	r2, r1
 80044ea:	eb42 0303 	adc.w	r3, r2, r3
 80044ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80044f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	2200      	movs	r2, #0
 80044f8:	663b      	str	r3, [r7, #96]	@ 0x60
 80044fa:	667a      	str	r2, [r7, #100]	@ 0x64
 80044fc:	f04f 0200 	mov.w	r2, #0
 8004500:	f04f 0300 	mov.w	r3, #0
 8004504:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004508:	4649      	mov	r1, r9
 800450a:	008b      	lsls	r3, r1, #2
 800450c:	4641      	mov	r1, r8
 800450e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004512:	4641      	mov	r1, r8
 8004514:	008a      	lsls	r2, r1, #2
 8004516:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800451a:	f7fc f9af 	bl	800087c <__aeabi_uldivmod>
 800451e:	4602      	mov	r2, r0
 8004520:	460b      	mov	r3, r1
 8004522:	4b0d      	ldr	r3, [pc, #52]	@ (8004558 <UART_SetConfig+0x4e4>)
 8004524:	fba3 1302 	umull	r1, r3, r3, r2
 8004528:	095b      	lsrs	r3, r3, #5
 800452a:	2164      	movs	r1, #100	@ 0x64
 800452c:	fb01 f303 	mul.w	r3, r1, r3
 8004530:	1ad3      	subs	r3, r2, r3
 8004532:	011b      	lsls	r3, r3, #4
 8004534:	3332      	adds	r3, #50	@ 0x32
 8004536:	4a08      	ldr	r2, [pc, #32]	@ (8004558 <UART_SetConfig+0x4e4>)
 8004538:	fba2 2303 	umull	r2, r3, r2, r3
 800453c:	095b      	lsrs	r3, r3, #5
 800453e:	f003 020f 	and.w	r2, r3, #15
 8004542:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4422      	add	r2, r4
 800454a:	609a      	str	r2, [r3, #8]
}
 800454c:	bf00      	nop
 800454e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004552:	46bd      	mov	sp, r7
 8004554:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004558:	51eb851f 	.word	0x51eb851f

0800455c <__NVIC_SetPriority>:
{
 800455c:	b480      	push	{r7}
 800455e:	b083      	sub	sp, #12
 8004560:	af00      	add	r7, sp, #0
 8004562:	4603      	mov	r3, r0
 8004564:	6039      	str	r1, [r7, #0]
 8004566:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004568:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800456c:	2b00      	cmp	r3, #0
 800456e:	db0a      	blt.n	8004586 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	b2da      	uxtb	r2, r3
 8004574:	490c      	ldr	r1, [pc, #48]	@ (80045a8 <__NVIC_SetPriority+0x4c>)
 8004576:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800457a:	0112      	lsls	r2, r2, #4
 800457c:	b2d2      	uxtb	r2, r2
 800457e:	440b      	add	r3, r1
 8004580:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004584:	e00a      	b.n	800459c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	b2da      	uxtb	r2, r3
 800458a:	4908      	ldr	r1, [pc, #32]	@ (80045ac <__NVIC_SetPriority+0x50>)
 800458c:	79fb      	ldrb	r3, [r7, #7]
 800458e:	f003 030f 	and.w	r3, r3, #15
 8004592:	3b04      	subs	r3, #4
 8004594:	0112      	lsls	r2, r2, #4
 8004596:	b2d2      	uxtb	r2, r2
 8004598:	440b      	add	r3, r1
 800459a:	761a      	strb	r2, [r3, #24]
}
 800459c:	bf00      	nop
 800459e:	370c      	adds	r7, #12
 80045a0:	46bd      	mov	sp, r7
 80045a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a6:	4770      	bx	lr
 80045a8:	e000e100 	.word	0xe000e100
 80045ac:	e000ed00 	.word	0xe000ed00

080045b0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80045b0:	b580      	push	{r7, lr}
 80045b2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80045b4:	4b05      	ldr	r3, [pc, #20]	@ (80045cc <SysTick_Handler+0x1c>)
 80045b6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80045b8:	f002 fac8 	bl	8006b4c <xTaskGetSchedulerState>
 80045bc:	4603      	mov	r3, r0
 80045be:	2b01      	cmp	r3, #1
 80045c0:	d001      	beq.n	80045c6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80045c2:	f003 f9c1 	bl	8007948 <xPortSysTickHandler>
  }
}
 80045c6:	bf00      	nop
 80045c8:	bd80      	pop	{r7, pc}
 80045ca:	bf00      	nop
 80045cc:	e000e010 	.word	0xe000e010

080045d0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80045d0:	b580      	push	{r7, lr}
 80045d2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80045d4:	2100      	movs	r1, #0
 80045d6:	f06f 0004 	mvn.w	r0, #4
 80045da:	f7ff ffbf 	bl	800455c <__NVIC_SetPriority>
#endif
}
 80045de:	bf00      	nop
 80045e0:	bd80      	pop	{r7, pc}
	...

080045e4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80045e4:	b480      	push	{r7}
 80045e6:	b083      	sub	sp, #12
 80045e8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80045ea:	f3ef 8305 	mrs	r3, IPSR
 80045ee:	603b      	str	r3, [r7, #0]
  return(result);
 80045f0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d003      	beq.n	80045fe <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80045f6:	f06f 0305 	mvn.w	r3, #5
 80045fa:	607b      	str	r3, [r7, #4]
 80045fc:	e00c      	b.n	8004618 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80045fe:	4b0a      	ldr	r3, [pc, #40]	@ (8004628 <osKernelInitialize+0x44>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d105      	bne.n	8004612 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004606:	4b08      	ldr	r3, [pc, #32]	@ (8004628 <osKernelInitialize+0x44>)
 8004608:	2201      	movs	r2, #1
 800460a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800460c:	2300      	movs	r3, #0
 800460e:	607b      	str	r3, [r7, #4]
 8004610:	e002      	b.n	8004618 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004612:	f04f 33ff 	mov.w	r3, #4294967295
 8004616:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004618:	687b      	ldr	r3, [r7, #4]
}
 800461a:	4618      	mov	r0, r3
 800461c:	370c      	adds	r7, #12
 800461e:	46bd      	mov	sp, r7
 8004620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004624:	4770      	bx	lr
 8004626:	bf00      	nop
 8004628:	200001dc 	.word	0x200001dc

0800462c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800462c:	b580      	push	{r7, lr}
 800462e:	b082      	sub	sp, #8
 8004630:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004632:	f3ef 8305 	mrs	r3, IPSR
 8004636:	603b      	str	r3, [r7, #0]
  return(result);
 8004638:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800463a:	2b00      	cmp	r3, #0
 800463c:	d003      	beq.n	8004646 <osKernelStart+0x1a>
    stat = osErrorISR;
 800463e:	f06f 0305 	mvn.w	r3, #5
 8004642:	607b      	str	r3, [r7, #4]
 8004644:	e010      	b.n	8004668 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004646:	4b0b      	ldr	r3, [pc, #44]	@ (8004674 <osKernelStart+0x48>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	2b01      	cmp	r3, #1
 800464c:	d109      	bne.n	8004662 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800464e:	f7ff ffbf 	bl	80045d0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004652:	4b08      	ldr	r3, [pc, #32]	@ (8004674 <osKernelStart+0x48>)
 8004654:	2202      	movs	r2, #2
 8004656:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004658:	f001 fe14 	bl	8006284 <vTaskStartScheduler>
      stat = osOK;
 800465c:	2300      	movs	r3, #0
 800465e:	607b      	str	r3, [r7, #4]
 8004660:	e002      	b.n	8004668 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004662:	f04f 33ff 	mov.w	r3, #4294967295
 8004666:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004668:	687b      	ldr	r3, [r7, #4]
}
 800466a:	4618      	mov	r0, r3
 800466c:	3708      	adds	r7, #8
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}
 8004672:	bf00      	nop
 8004674:	200001dc 	.word	0x200001dc

08004678 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004678:	b580      	push	{r7, lr}
 800467a:	b08e      	sub	sp, #56	@ 0x38
 800467c:	af04      	add	r7, sp, #16
 800467e:	60f8      	str	r0, [r7, #12]
 8004680:	60b9      	str	r1, [r7, #8]
 8004682:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004684:	2300      	movs	r3, #0
 8004686:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004688:	f3ef 8305 	mrs	r3, IPSR
 800468c:	617b      	str	r3, [r7, #20]
  return(result);
 800468e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004690:	2b00      	cmp	r3, #0
 8004692:	d17e      	bne.n	8004792 <osThreadNew+0x11a>
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d07b      	beq.n	8004792 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800469a:	2380      	movs	r3, #128	@ 0x80
 800469c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800469e:	2318      	movs	r3, #24
 80046a0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80046a2:	2300      	movs	r3, #0
 80046a4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80046a6:	f04f 33ff 	mov.w	r3, #4294967295
 80046aa:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d045      	beq.n	800473e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d002      	beq.n	80046c0 <osThreadNew+0x48>
        name = attr->name;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	699b      	ldr	r3, [r3, #24]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d002      	beq.n	80046ce <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	699b      	ldr	r3, [r3, #24]
 80046cc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80046ce:	69fb      	ldr	r3, [r7, #28]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d008      	beq.n	80046e6 <osThreadNew+0x6e>
 80046d4:	69fb      	ldr	r3, [r7, #28]
 80046d6:	2b38      	cmp	r3, #56	@ 0x38
 80046d8:	d805      	bhi.n	80046e6 <osThreadNew+0x6e>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	f003 0301 	and.w	r3, r3, #1
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d001      	beq.n	80046ea <osThreadNew+0x72>
        return (NULL);
 80046e6:	2300      	movs	r3, #0
 80046e8:	e054      	b.n	8004794 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	695b      	ldr	r3, [r3, #20]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d003      	beq.n	80046fa <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	695b      	ldr	r3, [r3, #20]
 80046f6:	089b      	lsrs	r3, r3, #2
 80046f8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	689b      	ldr	r3, [r3, #8]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d00e      	beq.n	8004720 <osThreadNew+0xa8>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	68db      	ldr	r3, [r3, #12]
 8004706:	2ba7      	cmp	r3, #167	@ 0xa7
 8004708:	d90a      	bls.n	8004720 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800470e:	2b00      	cmp	r3, #0
 8004710:	d006      	beq.n	8004720 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	695b      	ldr	r3, [r3, #20]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d002      	beq.n	8004720 <osThreadNew+0xa8>
        mem = 1;
 800471a:	2301      	movs	r3, #1
 800471c:	61bb      	str	r3, [r7, #24]
 800471e:	e010      	b.n	8004742 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	689b      	ldr	r3, [r3, #8]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d10c      	bne.n	8004742 <osThreadNew+0xca>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	68db      	ldr	r3, [r3, #12]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d108      	bne.n	8004742 <osThreadNew+0xca>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	691b      	ldr	r3, [r3, #16]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d104      	bne.n	8004742 <osThreadNew+0xca>
          mem = 0;
 8004738:	2300      	movs	r3, #0
 800473a:	61bb      	str	r3, [r7, #24]
 800473c:	e001      	b.n	8004742 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800473e:	2300      	movs	r3, #0
 8004740:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004742:	69bb      	ldr	r3, [r7, #24]
 8004744:	2b01      	cmp	r3, #1
 8004746:	d110      	bne.n	800476a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800474c:	687a      	ldr	r2, [r7, #4]
 800474e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004750:	9202      	str	r2, [sp, #8]
 8004752:	9301      	str	r3, [sp, #4]
 8004754:	69fb      	ldr	r3, [r7, #28]
 8004756:	9300      	str	r3, [sp, #0]
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	6a3a      	ldr	r2, [r7, #32]
 800475c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800475e:	68f8      	ldr	r0, [r7, #12]
 8004760:	f001 fb9c 	bl	8005e9c <xTaskCreateStatic>
 8004764:	4603      	mov	r3, r0
 8004766:	613b      	str	r3, [r7, #16]
 8004768:	e013      	b.n	8004792 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800476a:	69bb      	ldr	r3, [r7, #24]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d110      	bne.n	8004792 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004770:	6a3b      	ldr	r3, [r7, #32]
 8004772:	b29a      	uxth	r2, r3
 8004774:	f107 0310 	add.w	r3, r7, #16
 8004778:	9301      	str	r3, [sp, #4]
 800477a:	69fb      	ldr	r3, [r7, #28]
 800477c:	9300      	str	r3, [sp, #0]
 800477e:	68bb      	ldr	r3, [r7, #8]
 8004780:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004782:	68f8      	ldr	r0, [r7, #12]
 8004784:	f001 fbea 	bl	8005f5c <xTaskCreate>
 8004788:	4603      	mov	r3, r0
 800478a:	2b01      	cmp	r3, #1
 800478c:	d001      	beq.n	8004792 <osThreadNew+0x11a>
            hTask = NULL;
 800478e:	2300      	movs	r3, #0
 8004790:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004792:	693b      	ldr	r3, [r7, #16]
}
 8004794:	4618      	mov	r0, r3
 8004796:	3728      	adds	r7, #40	@ 0x28
 8004798:	46bd      	mov	sp, r7
 800479a:	bd80      	pop	{r7, pc}

0800479c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800479c:	b580      	push	{r7, lr}
 800479e:	b084      	sub	sp, #16
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80047a4:	f3ef 8305 	mrs	r3, IPSR
 80047a8:	60bb      	str	r3, [r7, #8]
  return(result);
 80047aa:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d003      	beq.n	80047b8 <osDelay+0x1c>
    stat = osErrorISR;
 80047b0:	f06f 0305 	mvn.w	r3, #5
 80047b4:	60fb      	str	r3, [r7, #12]
 80047b6:	e007      	b.n	80047c8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80047b8:	2300      	movs	r3, #0
 80047ba:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d002      	beq.n	80047c8 <osDelay+0x2c>
      vTaskDelay(ticks);
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	f001 fd28 	bl	8006218 <vTaskDelay>
    }
  }

  return (stat);
 80047c8:	68fb      	ldr	r3, [r7, #12]
}
 80047ca:	4618      	mov	r0, r3
 80047cc:	3710      	adds	r7, #16
 80047ce:	46bd      	mov	sp, r7
 80047d0:	bd80      	pop	{r7, pc}

080047d2 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80047d2:	b580      	push	{r7, lr}
 80047d4:	b08a      	sub	sp, #40	@ 0x28
 80047d6:	af02      	add	r7, sp, #8
 80047d8:	60f8      	str	r0, [r7, #12]
 80047da:	60b9      	str	r1, [r7, #8]
 80047dc:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80047de:	2300      	movs	r3, #0
 80047e0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80047e2:	f3ef 8305 	mrs	r3, IPSR
 80047e6:	613b      	str	r3, [r7, #16]
  return(result);
 80047e8:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d175      	bne.n	80048da <osSemaphoreNew+0x108>
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d072      	beq.n	80048da <osSemaphoreNew+0x108>
 80047f4:	68ba      	ldr	r2, [r7, #8]
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	429a      	cmp	r2, r3
 80047fa:	d86e      	bhi.n	80048da <osSemaphoreNew+0x108>
    mem = -1;
 80047fc:	f04f 33ff 	mov.w	r3, #4294967295
 8004800:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d015      	beq.n	8004834 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	689b      	ldr	r3, [r3, #8]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d006      	beq.n	800481e <osSemaphoreNew+0x4c>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	68db      	ldr	r3, [r3, #12]
 8004814:	2b4f      	cmp	r3, #79	@ 0x4f
 8004816:	d902      	bls.n	800481e <osSemaphoreNew+0x4c>
        mem = 1;
 8004818:	2301      	movs	r3, #1
 800481a:	61bb      	str	r3, [r7, #24]
 800481c:	e00c      	b.n	8004838 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	689b      	ldr	r3, [r3, #8]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d108      	bne.n	8004838 <osSemaphoreNew+0x66>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	68db      	ldr	r3, [r3, #12]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d104      	bne.n	8004838 <osSemaphoreNew+0x66>
          mem = 0;
 800482e:	2300      	movs	r3, #0
 8004830:	61bb      	str	r3, [r7, #24]
 8004832:	e001      	b.n	8004838 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8004834:	2300      	movs	r3, #0
 8004836:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8004838:	69bb      	ldr	r3, [r7, #24]
 800483a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800483e:	d04c      	beq.n	80048da <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	2b01      	cmp	r3, #1
 8004844:	d128      	bne.n	8004898 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8004846:	69bb      	ldr	r3, [r7, #24]
 8004848:	2b01      	cmp	r3, #1
 800484a:	d10a      	bne.n	8004862 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	2203      	movs	r2, #3
 8004852:	9200      	str	r2, [sp, #0]
 8004854:	2200      	movs	r2, #0
 8004856:	2100      	movs	r1, #0
 8004858:	2001      	movs	r0, #1
 800485a:	f000 fb5d 	bl	8004f18 <xQueueGenericCreateStatic>
 800485e:	61f8      	str	r0, [r7, #28]
 8004860:	e005      	b.n	800486e <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8004862:	2203      	movs	r2, #3
 8004864:	2100      	movs	r1, #0
 8004866:	2001      	movs	r0, #1
 8004868:	f000 fbd3 	bl	8005012 <xQueueGenericCreate>
 800486c:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800486e:	69fb      	ldr	r3, [r7, #28]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d022      	beq.n	80048ba <osSemaphoreNew+0xe8>
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d01f      	beq.n	80048ba <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800487a:	2300      	movs	r3, #0
 800487c:	2200      	movs	r2, #0
 800487e:	2100      	movs	r1, #0
 8004880:	69f8      	ldr	r0, [r7, #28]
 8004882:	f000 fc93 	bl	80051ac <xQueueGenericSend>
 8004886:	4603      	mov	r3, r0
 8004888:	2b01      	cmp	r3, #1
 800488a:	d016      	beq.n	80048ba <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800488c:	69f8      	ldr	r0, [r7, #28]
 800488e:	f001 f931 	bl	8005af4 <vQueueDelete>
            hSemaphore = NULL;
 8004892:	2300      	movs	r3, #0
 8004894:	61fb      	str	r3, [r7, #28]
 8004896:	e010      	b.n	80048ba <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8004898:	69bb      	ldr	r3, [r7, #24]
 800489a:	2b01      	cmp	r3, #1
 800489c:	d108      	bne.n	80048b0 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	689b      	ldr	r3, [r3, #8]
 80048a2:	461a      	mov	r2, r3
 80048a4:	68b9      	ldr	r1, [r7, #8]
 80048a6:	68f8      	ldr	r0, [r7, #12]
 80048a8:	f000 fc11 	bl	80050ce <xQueueCreateCountingSemaphoreStatic>
 80048ac:	61f8      	str	r0, [r7, #28]
 80048ae:	e004      	b.n	80048ba <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80048b0:	68b9      	ldr	r1, [r7, #8]
 80048b2:	68f8      	ldr	r0, [r7, #12]
 80048b4:	f000 fc44 	bl	8005140 <xQueueCreateCountingSemaphore>
 80048b8:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80048ba:	69fb      	ldr	r3, [r7, #28]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d00c      	beq.n	80048da <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d003      	beq.n	80048ce <osSemaphoreNew+0xfc>
          name = attr->name;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	617b      	str	r3, [r7, #20]
 80048cc:	e001      	b.n	80048d2 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 80048ce:	2300      	movs	r3, #0
 80048d0:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80048d2:	6979      	ldr	r1, [r7, #20]
 80048d4:	69f8      	ldr	r0, [r7, #28]
 80048d6:	f001 fa59 	bl	8005d8c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80048da:	69fb      	ldr	r3, [r7, #28]
}
 80048dc:	4618      	mov	r0, r3
 80048de:	3720      	adds	r7, #32
 80048e0:	46bd      	mov	sp, r7
 80048e2:	bd80      	pop	{r7, pc}

080048e4 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b086      	sub	sp, #24
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
 80048ec:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80048f2:	2300      	movs	r3, #0
 80048f4:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d103      	bne.n	8004904 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 80048fc:	f06f 0303 	mvn.w	r3, #3
 8004900:	617b      	str	r3, [r7, #20]
 8004902:	e039      	b.n	8004978 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004904:	f3ef 8305 	mrs	r3, IPSR
 8004908:	60fb      	str	r3, [r7, #12]
  return(result);
 800490a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800490c:	2b00      	cmp	r3, #0
 800490e:	d022      	beq.n	8004956 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d003      	beq.n	800491e <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8004916:	f06f 0303 	mvn.w	r3, #3
 800491a:	617b      	str	r3, [r7, #20]
 800491c:	e02c      	b.n	8004978 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800491e:	2300      	movs	r3, #0
 8004920:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8004922:	f107 0308 	add.w	r3, r7, #8
 8004926:	461a      	mov	r2, r3
 8004928:	2100      	movs	r1, #0
 800492a:	6938      	ldr	r0, [r7, #16]
 800492c:	f001 f860 	bl	80059f0 <xQueueReceiveFromISR>
 8004930:	4603      	mov	r3, r0
 8004932:	2b01      	cmp	r3, #1
 8004934:	d003      	beq.n	800493e <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8004936:	f06f 0302 	mvn.w	r3, #2
 800493a:	617b      	str	r3, [r7, #20]
 800493c:	e01c      	b.n	8004978 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800493e:	68bb      	ldr	r3, [r7, #8]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d019      	beq.n	8004978 <osSemaphoreAcquire+0x94>
 8004944:	4b0f      	ldr	r3, [pc, #60]	@ (8004984 <osSemaphoreAcquire+0xa0>)
 8004946:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800494a:	601a      	str	r2, [r3, #0]
 800494c:	f3bf 8f4f 	dsb	sy
 8004950:	f3bf 8f6f 	isb	sy
 8004954:	e010      	b.n	8004978 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8004956:	6839      	ldr	r1, [r7, #0]
 8004958:	6938      	ldr	r0, [r7, #16]
 800495a:	f000 ff39 	bl	80057d0 <xQueueSemaphoreTake>
 800495e:	4603      	mov	r3, r0
 8004960:	2b01      	cmp	r3, #1
 8004962:	d009      	beq.n	8004978 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d003      	beq.n	8004972 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800496a:	f06f 0301 	mvn.w	r3, #1
 800496e:	617b      	str	r3, [r7, #20]
 8004970:	e002      	b.n	8004978 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8004972:	f06f 0302 	mvn.w	r3, #2
 8004976:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8004978:	697b      	ldr	r3, [r7, #20]
}
 800497a:	4618      	mov	r0, r3
 800497c:	3718      	adds	r7, #24
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}
 8004982:	bf00      	nop
 8004984:	e000ed04 	.word	0xe000ed04

08004988 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8004988:	b580      	push	{r7, lr}
 800498a:	b086      	sub	sp, #24
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8004994:	2300      	movs	r3, #0
 8004996:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8004998:	693b      	ldr	r3, [r7, #16]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d103      	bne.n	80049a6 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800499e:	f06f 0303 	mvn.w	r3, #3
 80049a2:	617b      	str	r3, [r7, #20]
 80049a4:	e02c      	b.n	8004a00 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80049a6:	f3ef 8305 	mrs	r3, IPSR
 80049aa:	60fb      	str	r3, [r7, #12]
  return(result);
 80049ac:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d01a      	beq.n	80049e8 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 80049b2:	2300      	movs	r3, #0
 80049b4:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80049b6:	f107 0308 	add.w	r3, r7, #8
 80049ba:	4619      	mov	r1, r3
 80049bc:	6938      	ldr	r0, [r7, #16]
 80049be:	f000 fd95 	bl	80054ec <xQueueGiveFromISR>
 80049c2:	4603      	mov	r3, r0
 80049c4:	2b01      	cmp	r3, #1
 80049c6:	d003      	beq.n	80049d0 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 80049c8:	f06f 0302 	mvn.w	r3, #2
 80049cc:	617b      	str	r3, [r7, #20]
 80049ce:	e017      	b.n	8004a00 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 80049d0:	68bb      	ldr	r3, [r7, #8]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d014      	beq.n	8004a00 <osSemaphoreRelease+0x78>
 80049d6:	4b0d      	ldr	r3, [pc, #52]	@ (8004a0c <osSemaphoreRelease+0x84>)
 80049d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80049dc:	601a      	str	r2, [r3, #0]
 80049de:	f3bf 8f4f 	dsb	sy
 80049e2:	f3bf 8f6f 	isb	sy
 80049e6:	e00b      	b.n	8004a00 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80049e8:	2300      	movs	r3, #0
 80049ea:	2200      	movs	r2, #0
 80049ec:	2100      	movs	r1, #0
 80049ee:	6938      	ldr	r0, [r7, #16]
 80049f0:	f000 fbdc 	bl	80051ac <xQueueGenericSend>
 80049f4:	4603      	mov	r3, r0
 80049f6:	2b01      	cmp	r3, #1
 80049f8:	d002      	beq.n	8004a00 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 80049fa:	f06f 0302 	mvn.w	r3, #2
 80049fe:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8004a00:	697b      	ldr	r3, [r7, #20]
}
 8004a02:	4618      	mov	r0, r3
 8004a04:	3718      	adds	r7, #24
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd80      	pop	{r7, pc}
 8004a0a:	bf00      	nop
 8004a0c:	e000ed04 	.word	0xe000ed04

08004a10 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b08a      	sub	sp, #40	@ 0x28
 8004a14:	af02      	add	r7, sp, #8
 8004a16:	60f8      	str	r0, [r7, #12]
 8004a18:	60b9      	str	r1, [r7, #8]
 8004a1a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a20:	f3ef 8305 	mrs	r3, IPSR
 8004a24:	613b      	str	r3, [r7, #16]
  return(result);
 8004a26:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d15f      	bne.n	8004aec <osMessageQueueNew+0xdc>
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d05c      	beq.n	8004aec <osMessageQueueNew+0xdc>
 8004a32:	68bb      	ldr	r3, [r7, #8]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d059      	beq.n	8004aec <osMessageQueueNew+0xdc>
    mem = -1;
 8004a38:	f04f 33ff 	mov.w	r3, #4294967295
 8004a3c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d029      	beq.n	8004a98 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	689b      	ldr	r3, [r3, #8]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d012      	beq.n	8004a72 <osMessageQueueNew+0x62>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	68db      	ldr	r3, [r3, #12]
 8004a50:	2b4f      	cmp	r3, #79	@ 0x4f
 8004a52:	d90e      	bls.n	8004a72 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d00a      	beq.n	8004a72 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	695a      	ldr	r2, [r3, #20]
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	68b9      	ldr	r1, [r7, #8]
 8004a64:	fb01 f303 	mul.w	r3, r1, r3
 8004a68:	429a      	cmp	r2, r3
 8004a6a:	d302      	bcc.n	8004a72 <osMessageQueueNew+0x62>
        mem = 1;
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	61bb      	str	r3, [r7, #24]
 8004a70:	e014      	b.n	8004a9c <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	689b      	ldr	r3, [r3, #8]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d110      	bne.n	8004a9c <osMessageQueueNew+0x8c>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	68db      	ldr	r3, [r3, #12]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d10c      	bne.n	8004a9c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d108      	bne.n	8004a9c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	695b      	ldr	r3, [r3, #20]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d104      	bne.n	8004a9c <osMessageQueueNew+0x8c>
          mem = 0;
 8004a92:	2300      	movs	r3, #0
 8004a94:	61bb      	str	r3, [r7, #24]
 8004a96:	e001      	b.n	8004a9c <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8004a98:	2300      	movs	r3, #0
 8004a9a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004a9c:	69bb      	ldr	r3, [r7, #24]
 8004a9e:	2b01      	cmp	r3, #1
 8004aa0:	d10b      	bne.n	8004aba <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	691a      	ldr	r2, [r3, #16]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	689b      	ldr	r3, [r3, #8]
 8004aaa:	2100      	movs	r1, #0
 8004aac:	9100      	str	r1, [sp, #0]
 8004aae:	68b9      	ldr	r1, [r7, #8]
 8004ab0:	68f8      	ldr	r0, [r7, #12]
 8004ab2:	f000 fa31 	bl	8004f18 <xQueueGenericCreateStatic>
 8004ab6:	61f8      	str	r0, [r7, #28]
 8004ab8:	e008      	b.n	8004acc <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8004aba:	69bb      	ldr	r3, [r7, #24]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d105      	bne.n	8004acc <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	68b9      	ldr	r1, [r7, #8]
 8004ac4:	68f8      	ldr	r0, [r7, #12]
 8004ac6:	f000 faa4 	bl	8005012 <xQueueGenericCreate>
 8004aca:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8004acc:	69fb      	ldr	r3, [r7, #28]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d00c      	beq.n	8004aec <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d003      	beq.n	8004ae0 <osMessageQueueNew+0xd0>
        name = attr->name;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	617b      	str	r3, [r7, #20]
 8004ade:	e001      	b.n	8004ae4 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8004ae4:	6979      	ldr	r1, [r7, #20]
 8004ae6:	69f8      	ldr	r0, [r7, #28]
 8004ae8:	f001 f950 	bl	8005d8c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8004aec:	69fb      	ldr	r3, [r7, #28]
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	3720      	adds	r7, #32
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}
	...

08004af8 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b088      	sub	sp, #32
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	60f8      	str	r0, [r7, #12]
 8004b00:	60b9      	str	r1, [r7, #8]
 8004b02:	603b      	str	r3, [r7, #0]
 8004b04:	4613      	mov	r3, r2
 8004b06:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b10:	f3ef 8305 	mrs	r3, IPSR
 8004b14:	617b      	str	r3, [r7, #20]
  return(result);
 8004b16:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d028      	beq.n	8004b6e <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004b1c:	69bb      	ldr	r3, [r7, #24]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d005      	beq.n	8004b2e <osMessageQueuePut+0x36>
 8004b22:	68bb      	ldr	r3, [r7, #8]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d002      	beq.n	8004b2e <osMessageQueuePut+0x36>
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d003      	beq.n	8004b36 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8004b2e:	f06f 0303 	mvn.w	r3, #3
 8004b32:	61fb      	str	r3, [r7, #28]
 8004b34:	e038      	b.n	8004ba8 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8004b36:	2300      	movs	r3, #0
 8004b38:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8004b3a:	f107 0210 	add.w	r2, r7, #16
 8004b3e:	2300      	movs	r3, #0
 8004b40:	68b9      	ldr	r1, [r7, #8]
 8004b42:	69b8      	ldr	r0, [r7, #24]
 8004b44:	f000 fc34 	bl	80053b0 <xQueueGenericSendFromISR>
 8004b48:	4603      	mov	r3, r0
 8004b4a:	2b01      	cmp	r3, #1
 8004b4c:	d003      	beq.n	8004b56 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8004b4e:	f06f 0302 	mvn.w	r3, #2
 8004b52:	61fb      	str	r3, [r7, #28]
 8004b54:	e028      	b.n	8004ba8 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d025      	beq.n	8004ba8 <osMessageQueuePut+0xb0>
 8004b5c:	4b15      	ldr	r3, [pc, #84]	@ (8004bb4 <osMessageQueuePut+0xbc>)
 8004b5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b62:	601a      	str	r2, [r3, #0]
 8004b64:	f3bf 8f4f 	dsb	sy
 8004b68:	f3bf 8f6f 	isb	sy
 8004b6c:	e01c      	b.n	8004ba8 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8004b6e:	69bb      	ldr	r3, [r7, #24]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d002      	beq.n	8004b7a <osMessageQueuePut+0x82>
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d103      	bne.n	8004b82 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8004b7a:	f06f 0303 	mvn.w	r3, #3
 8004b7e:	61fb      	str	r3, [r7, #28]
 8004b80:	e012      	b.n	8004ba8 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8004b82:	2300      	movs	r3, #0
 8004b84:	683a      	ldr	r2, [r7, #0]
 8004b86:	68b9      	ldr	r1, [r7, #8]
 8004b88:	69b8      	ldr	r0, [r7, #24]
 8004b8a:	f000 fb0f 	bl	80051ac <xQueueGenericSend>
 8004b8e:	4603      	mov	r3, r0
 8004b90:	2b01      	cmp	r3, #1
 8004b92:	d009      	beq.n	8004ba8 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d003      	beq.n	8004ba2 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8004b9a:	f06f 0301 	mvn.w	r3, #1
 8004b9e:	61fb      	str	r3, [r7, #28]
 8004ba0:	e002      	b.n	8004ba8 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8004ba2:	f06f 0302 	mvn.w	r3, #2
 8004ba6:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8004ba8:	69fb      	ldr	r3, [r7, #28]
}
 8004baa:	4618      	mov	r0, r3
 8004bac:	3720      	adds	r7, #32
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	bd80      	pop	{r7, pc}
 8004bb2:	bf00      	nop
 8004bb4:	e000ed04 	.word	0xe000ed04

08004bb8 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b088      	sub	sp, #32
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	60f8      	str	r0, [r7, #12]
 8004bc0:	60b9      	str	r1, [r7, #8]
 8004bc2:	607a      	str	r2, [r7, #4]
 8004bc4:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004bca:	2300      	movs	r3, #0
 8004bcc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004bce:	f3ef 8305 	mrs	r3, IPSR
 8004bd2:	617b      	str	r3, [r7, #20]
  return(result);
 8004bd4:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d028      	beq.n	8004c2c <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004bda:	69bb      	ldr	r3, [r7, #24]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d005      	beq.n	8004bec <osMessageQueueGet+0x34>
 8004be0:	68bb      	ldr	r3, [r7, #8]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d002      	beq.n	8004bec <osMessageQueueGet+0x34>
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d003      	beq.n	8004bf4 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8004bec:	f06f 0303 	mvn.w	r3, #3
 8004bf0:	61fb      	str	r3, [r7, #28]
 8004bf2:	e037      	b.n	8004c64 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8004bf8:	f107 0310 	add.w	r3, r7, #16
 8004bfc:	461a      	mov	r2, r3
 8004bfe:	68b9      	ldr	r1, [r7, #8]
 8004c00:	69b8      	ldr	r0, [r7, #24]
 8004c02:	f000 fef5 	bl	80059f0 <xQueueReceiveFromISR>
 8004c06:	4603      	mov	r3, r0
 8004c08:	2b01      	cmp	r3, #1
 8004c0a:	d003      	beq.n	8004c14 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8004c0c:	f06f 0302 	mvn.w	r3, #2
 8004c10:	61fb      	str	r3, [r7, #28]
 8004c12:	e027      	b.n	8004c64 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8004c14:	693b      	ldr	r3, [r7, #16]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d024      	beq.n	8004c64 <osMessageQueueGet+0xac>
 8004c1a:	4b15      	ldr	r3, [pc, #84]	@ (8004c70 <osMessageQueueGet+0xb8>)
 8004c1c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c20:	601a      	str	r2, [r3, #0]
 8004c22:	f3bf 8f4f 	dsb	sy
 8004c26:	f3bf 8f6f 	isb	sy
 8004c2a:	e01b      	b.n	8004c64 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8004c2c:	69bb      	ldr	r3, [r7, #24]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d002      	beq.n	8004c38 <osMessageQueueGet+0x80>
 8004c32:	68bb      	ldr	r3, [r7, #8]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d103      	bne.n	8004c40 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8004c38:	f06f 0303 	mvn.w	r3, #3
 8004c3c:	61fb      	str	r3, [r7, #28]
 8004c3e:	e011      	b.n	8004c64 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8004c40:	683a      	ldr	r2, [r7, #0]
 8004c42:	68b9      	ldr	r1, [r7, #8]
 8004c44:	69b8      	ldr	r0, [r7, #24]
 8004c46:	f000 fce1 	bl	800560c <xQueueReceive>
 8004c4a:	4603      	mov	r3, r0
 8004c4c:	2b01      	cmp	r3, #1
 8004c4e:	d009      	beq.n	8004c64 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d003      	beq.n	8004c5e <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8004c56:	f06f 0301 	mvn.w	r3, #1
 8004c5a:	61fb      	str	r3, [r7, #28]
 8004c5c:	e002      	b.n	8004c64 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8004c5e:	f06f 0302 	mvn.w	r3, #2
 8004c62:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8004c64:	69fb      	ldr	r3, [r7, #28]
}
 8004c66:	4618      	mov	r0, r3
 8004c68:	3720      	adds	r7, #32
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd80      	pop	{r7, pc}
 8004c6e:	bf00      	nop
 8004c70:	e000ed04 	.word	0xe000ed04

08004c74 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004c74:	b480      	push	{r7}
 8004c76:	b085      	sub	sp, #20
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	60f8      	str	r0, [r7, #12]
 8004c7c:	60b9      	str	r1, [r7, #8]
 8004c7e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	4a07      	ldr	r2, [pc, #28]	@ (8004ca0 <vApplicationGetIdleTaskMemory+0x2c>)
 8004c84:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004c86:	68bb      	ldr	r3, [r7, #8]
 8004c88:	4a06      	ldr	r2, [pc, #24]	@ (8004ca4 <vApplicationGetIdleTaskMemory+0x30>)
 8004c8a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2280      	movs	r2, #128	@ 0x80
 8004c90:	601a      	str	r2, [r3, #0]
}
 8004c92:	bf00      	nop
 8004c94:	3714      	adds	r7, #20
 8004c96:	46bd      	mov	sp, r7
 8004c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9c:	4770      	bx	lr
 8004c9e:	bf00      	nop
 8004ca0:	200001e0 	.word	0x200001e0
 8004ca4:	20000288 	.word	0x20000288

08004ca8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004ca8:	b480      	push	{r7}
 8004caa:	b085      	sub	sp, #20
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	60f8      	str	r0, [r7, #12]
 8004cb0:	60b9      	str	r1, [r7, #8]
 8004cb2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	4a07      	ldr	r2, [pc, #28]	@ (8004cd4 <vApplicationGetTimerTaskMemory+0x2c>)
 8004cb8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004cba:	68bb      	ldr	r3, [r7, #8]
 8004cbc:	4a06      	ldr	r2, [pc, #24]	@ (8004cd8 <vApplicationGetTimerTaskMemory+0x30>)
 8004cbe:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004cc6:	601a      	str	r2, [r3, #0]
}
 8004cc8:	bf00      	nop
 8004cca:	3714      	adds	r7, #20
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd2:	4770      	bx	lr
 8004cd4:	20000488 	.word	0x20000488
 8004cd8:	20000530 	.word	0x20000530

08004cdc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004cdc:	b480      	push	{r7}
 8004cde:	b083      	sub	sp, #12
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	f103 0208 	add.w	r2, r3, #8
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	f04f 32ff 	mov.w	r2, #4294967295
 8004cf4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	f103 0208 	add.w	r2, r3, #8
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	f103 0208 	add.w	r2, r3, #8
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004d10:	bf00      	nop
 8004d12:	370c      	adds	r7, #12
 8004d14:	46bd      	mov	sp, r7
 8004d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1a:	4770      	bx	lr

08004d1c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	b083      	sub	sp, #12
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2200      	movs	r2, #0
 8004d28:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004d2a:	bf00      	nop
 8004d2c:	370c      	adds	r7, #12
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d34:	4770      	bx	lr

08004d36 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004d36:	b480      	push	{r7}
 8004d38:	b085      	sub	sp, #20
 8004d3a:	af00      	add	r7, sp, #0
 8004d3c:	6078      	str	r0, [r7, #4]
 8004d3e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	68fa      	ldr	r2, [r7, #12]
 8004d4a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	689a      	ldr	r2, [r3, #8]
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	689b      	ldr	r3, [r3, #8]
 8004d58:	683a      	ldr	r2, [r7, #0]
 8004d5a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	683a      	ldr	r2, [r7, #0]
 8004d60:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	687a      	ldr	r2, [r7, #4]
 8004d66:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	1c5a      	adds	r2, r3, #1
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	601a      	str	r2, [r3, #0]
}
 8004d72:	bf00      	nop
 8004d74:	3714      	adds	r7, #20
 8004d76:	46bd      	mov	sp, r7
 8004d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7c:	4770      	bx	lr

08004d7e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004d7e:	b480      	push	{r7}
 8004d80:	b085      	sub	sp, #20
 8004d82:	af00      	add	r7, sp, #0
 8004d84:	6078      	str	r0, [r7, #4]
 8004d86:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004d8e:	68bb      	ldr	r3, [r7, #8]
 8004d90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d94:	d103      	bne.n	8004d9e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	691b      	ldr	r3, [r3, #16]
 8004d9a:	60fb      	str	r3, [r7, #12]
 8004d9c:	e00c      	b.n	8004db8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	3308      	adds	r3, #8
 8004da2:	60fb      	str	r3, [r7, #12]
 8004da4:	e002      	b.n	8004dac <vListInsert+0x2e>
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	60fb      	str	r3, [r7, #12]
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	68ba      	ldr	r2, [r7, #8]
 8004db4:	429a      	cmp	r2, r3
 8004db6:	d2f6      	bcs.n	8004da6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	685a      	ldr	r2, [r3, #4]
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	683a      	ldr	r2, [r7, #0]
 8004dc6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	68fa      	ldr	r2, [r7, #12]
 8004dcc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	683a      	ldr	r2, [r7, #0]
 8004dd2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	687a      	ldr	r2, [r7, #4]
 8004dd8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	1c5a      	adds	r2, r3, #1
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	601a      	str	r2, [r3, #0]
}
 8004de4:	bf00      	nop
 8004de6:	3714      	adds	r7, #20
 8004de8:	46bd      	mov	sp, r7
 8004dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dee:	4770      	bx	lr

08004df0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004df0:	b480      	push	{r7}
 8004df2:	b085      	sub	sp, #20
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	691b      	ldr	r3, [r3, #16]
 8004dfc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	685b      	ldr	r3, [r3, #4]
 8004e02:	687a      	ldr	r2, [r7, #4]
 8004e04:	6892      	ldr	r2, [r2, #8]
 8004e06:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	689b      	ldr	r3, [r3, #8]
 8004e0c:	687a      	ldr	r2, [r7, #4]
 8004e0e:	6852      	ldr	r2, [r2, #4]
 8004e10:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	687a      	ldr	r2, [r7, #4]
 8004e18:	429a      	cmp	r2, r3
 8004e1a:	d103      	bne.n	8004e24 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	689a      	ldr	r2, [r3, #8]
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2200      	movs	r2, #0
 8004e28:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	1e5a      	subs	r2, r3, #1
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
}
 8004e38:	4618      	mov	r0, r3
 8004e3a:	3714      	adds	r7, #20
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e42:	4770      	bx	lr

08004e44 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b084      	sub	sp, #16
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
 8004e4c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d10b      	bne.n	8004e70 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004e58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e5c:	f383 8811 	msr	BASEPRI, r3
 8004e60:	f3bf 8f6f 	isb	sy
 8004e64:	f3bf 8f4f 	dsb	sy
 8004e68:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004e6a:	bf00      	nop
 8004e6c:	bf00      	nop
 8004e6e:	e7fd      	b.n	8004e6c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004e70:	f002 fcda 	bl	8007828 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681a      	ldr	r2, [r3, #0]
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e7c:	68f9      	ldr	r1, [r7, #12]
 8004e7e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004e80:	fb01 f303 	mul.w	r3, r1, r3
 8004e84:	441a      	add	r2, r3
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681a      	ldr	r2, [r3, #0]
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681a      	ldr	r2, [r3, #0]
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ea0:	3b01      	subs	r3, #1
 8004ea2:	68f9      	ldr	r1, [r7, #12]
 8004ea4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004ea6:	fb01 f303 	mul.w	r3, r1, r3
 8004eaa:	441a      	add	r2, r3
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	22ff      	movs	r2, #255	@ 0xff
 8004eb4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	22ff      	movs	r2, #255	@ 0xff
 8004ebc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d114      	bne.n	8004ef0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	691b      	ldr	r3, [r3, #16]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d01a      	beq.n	8004f04 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	3310      	adds	r3, #16
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	f001 fc74 	bl	80067c0 <xTaskRemoveFromEventList>
 8004ed8:	4603      	mov	r3, r0
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d012      	beq.n	8004f04 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004ede:	4b0d      	ldr	r3, [pc, #52]	@ (8004f14 <xQueueGenericReset+0xd0>)
 8004ee0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ee4:	601a      	str	r2, [r3, #0]
 8004ee6:	f3bf 8f4f 	dsb	sy
 8004eea:	f3bf 8f6f 	isb	sy
 8004eee:	e009      	b.n	8004f04 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	3310      	adds	r3, #16
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	f7ff fef1 	bl	8004cdc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	3324      	adds	r3, #36	@ 0x24
 8004efe:	4618      	mov	r0, r3
 8004f00:	f7ff feec 	bl	8004cdc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004f04:	f002 fcc2 	bl	800788c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004f08:	2301      	movs	r3, #1
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	3710      	adds	r7, #16
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bd80      	pop	{r7, pc}
 8004f12:	bf00      	nop
 8004f14:	e000ed04 	.word	0xe000ed04

08004f18 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b08e      	sub	sp, #56	@ 0x38
 8004f1c:	af02      	add	r7, sp, #8
 8004f1e:	60f8      	str	r0, [r7, #12]
 8004f20:	60b9      	str	r1, [r7, #8]
 8004f22:	607a      	str	r2, [r7, #4]
 8004f24:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d10b      	bne.n	8004f44 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004f2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f30:	f383 8811 	msr	BASEPRI, r3
 8004f34:	f3bf 8f6f 	isb	sy
 8004f38:	f3bf 8f4f 	dsb	sy
 8004f3c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004f3e:	bf00      	nop
 8004f40:	bf00      	nop
 8004f42:	e7fd      	b.n	8004f40 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d10b      	bne.n	8004f62 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004f4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f4e:	f383 8811 	msr	BASEPRI, r3
 8004f52:	f3bf 8f6f 	isb	sy
 8004f56:	f3bf 8f4f 	dsb	sy
 8004f5a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004f5c:	bf00      	nop
 8004f5e:	bf00      	nop
 8004f60:	e7fd      	b.n	8004f5e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d002      	beq.n	8004f6e <xQueueGenericCreateStatic+0x56>
 8004f68:	68bb      	ldr	r3, [r7, #8]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d001      	beq.n	8004f72 <xQueueGenericCreateStatic+0x5a>
 8004f6e:	2301      	movs	r3, #1
 8004f70:	e000      	b.n	8004f74 <xQueueGenericCreateStatic+0x5c>
 8004f72:	2300      	movs	r3, #0
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d10b      	bne.n	8004f90 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004f78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f7c:	f383 8811 	msr	BASEPRI, r3
 8004f80:	f3bf 8f6f 	isb	sy
 8004f84:	f3bf 8f4f 	dsb	sy
 8004f88:	623b      	str	r3, [r7, #32]
}
 8004f8a:	bf00      	nop
 8004f8c:	bf00      	nop
 8004f8e:	e7fd      	b.n	8004f8c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d102      	bne.n	8004f9c <xQueueGenericCreateStatic+0x84>
 8004f96:	68bb      	ldr	r3, [r7, #8]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d101      	bne.n	8004fa0 <xQueueGenericCreateStatic+0x88>
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	e000      	b.n	8004fa2 <xQueueGenericCreateStatic+0x8a>
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d10b      	bne.n	8004fbe <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004fa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004faa:	f383 8811 	msr	BASEPRI, r3
 8004fae:	f3bf 8f6f 	isb	sy
 8004fb2:	f3bf 8f4f 	dsb	sy
 8004fb6:	61fb      	str	r3, [r7, #28]
}
 8004fb8:	bf00      	nop
 8004fba:	bf00      	nop
 8004fbc:	e7fd      	b.n	8004fba <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004fbe:	2350      	movs	r3, #80	@ 0x50
 8004fc0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004fc2:	697b      	ldr	r3, [r7, #20]
 8004fc4:	2b50      	cmp	r3, #80	@ 0x50
 8004fc6:	d00b      	beq.n	8004fe0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004fc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fcc:	f383 8811 	msr	BASEPRI, r3
 8004fd0:	f3bf 8f6f 	isb	sy
 8004fd4:	f3bf 8f4f 	dsb	sy
 8004fd8:	61bb      	str	r3, [r7, #24]
}
 8004fda:	bf00      	nop
 8004fdc:	bf00      	nop
 8004fde:	e7fd      	b.n	8004fdc <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004fe0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004fe6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d00d      	beq.n	8005008 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004fec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fee:	2201      	movs	r2, #1
 8004ff0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004ff4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004ff8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ffa:	9300      	str	r3, [sp, #0]
 8004ffc:	4613      	mov	r3, r2
 8004ffe:	687a      	ldr	r2, [r7, #4]
 8005000:	68b9      	ldr	r1, [r7, #8]
 8005002:	68f8      	ldr	r0, [r7, #12]
 8005004:	f000 f840 	bl	8005088 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800500a:	4618      	mov	r0, r3
 800500c:	3730      	adds	r7, #48	@ 0x30
 800500e:	46bd      	mov	sp, r7
 8005010:	bd80      	pop	{r7, pc}

08005012 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005012:	b580      	push	{r7, lr}
 8005014:	b08a      	sub	sp, #40	@ 0x28
 8005016:	af02      	add	r7, sp, #8
 8005018:	60f8      	str	r0, [r7, #12]
 800501a:	60b9      	str	r1, [r7, #8]
 800501c:	4613      	mov	r3, r2
 800501e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d10b      	bne.n	800503e <xQueueGenericCreate+0x2c>
	__asm volatile
 8005026:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800502a:	f383 8811 	msr	BASEPRI, r3
 800502e:	f3bf 8f6f 	isb	sy
 8005032:	f3bf 8f4f 	dsb	sy
 8005036:	613b      	str	r3, [r7, #16]
}
 8005038:	bf00      	nop
 800503a:	bf00      	nop
 800503c:	e7fd      	b.n	800503a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	68ba      	ldr	r2, [r7, #8]
 8005042:	fb02 f303 	mul.w	r3, r2, r3
 8005046:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005048:	69fb      	ldr	r3, [r7, #28]
 800504a:	3350      	adds	r3, #80	@ 0x50
 800504c:	4618      	mov	r0, r3
 800504e:	f002 fd0d 	bl	8007a6c <pvPortMalloc>
 8005052:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005054:	69bb      	ldr	r3, [r7, #24]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d011      	beq.n	800507e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800505a:	69bb      	ldr	r3, [r7, #24]
 800505c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800505e:	697b      	ldr	r3, [r7, #20]
 8005060:	3350      	adds	r3, #80	@ 0x50
 8005062:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005064:	69bb      	ldr	r3, [r7, #24]
 8005066:	2200      	movs	r2, #0
 8005068:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800506c:	79fa      	ldrb	r2, [r7, #7]
 800506e:	69bb      	ldr	r3, [r7, #24]
 8005070:	9300      	str	r3, [sp, #0]
 8005072:	4613      	mov	r3, r2
 8005074:	697a      	ldr	r2, [r7, #20]
 8005076:	68b9      	ldr	r1, [r7, #8]
 8005078:	68f8      	ldr	r0, [r7, #12]
 800507a:	f000 f805 	bl	8005088 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800507e:	69bb      	ldr	r3, [r7, #24]
	}
 8005080:	4618      	mov	r0, r3
 8005082:	3720      	adds	r7, #32
 8005084:	46bd      	mov	sp, r7
 8005086:	bd80      	pop	{r7, pc}

08005088 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b084      	sub	sp, #16
 800508c:	af00      	add	r7, sp, #0
 800508e:	60f8      	str	r0, [r7, #12]
 8005090:	60b9      	str	r1, [r7, #8]
 8005092:	607a      	str	r2, [r7, #4]
 8005094:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d103      	bne.n	80050a4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800509c:	69bb      	ldr	r3, [r7, #24]
 800509e:	69ba      	ldr	r2, [r7, #24]
 80050a0:	601a      	str	r2, [r3, #0]
 80050a2:	e002      	b.n	80050aa <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80050a4:	69bb      	ldr	r3, [r7, #24]
 80050a6:	687a      	ldr	r2, [r7, #4]
 80050a8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80050aa:	69bb      	ldr	r3, [r7, #24]
 80050ac:	68fa      	ldr	r2, [r7, #12]
 80050ae:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80050b0:	69bb      	ldr	r3, [r7, #24]
 80050b2:	68ba      	ldr	r2, [r7, #8]
 80050b4:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80050b6:	2101      	movs	r1, #1
 80050b8:	69b8      	ldr	r0, [r7, #24]
 80050ba:	f7ff fec3 	bl	8004e44 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80050be:	69bb      	ldr	r3, [r7, #24]
 80050c0:	78fa      	ldrb	r2, [r7, #3]
 80050c2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80050c6:	bf00      	nop
 80050c8:	3710      	adds	r7, #16
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}

080050ce <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80050ce:	b580      	push	{r7, lr}
 80050d0:	b08a      	sub	sp, #40	@ 0x28
 80050d2:	af02      	add	r7, sp, #8
 80050d4:	60f8      	str	r0, [r7, #12]
 80050d6:	60b9      	str	r1, [r7, #8]
 80050d8:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d10b      	bne.n	80050f8 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 80050e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050e4:	f383 8811 	msr	BASEPRI, r3
 80050e8:	f3bf 8f6f 	isb	sy
 80050ec:	f3bf 8f4f 	dsb	sy
 80050f0:	61bb      	str	r3, [r7, #24]
}
 80050f2:	bf00      	nop
 80050f4:	bf00      	nop
 80050f6:	e7fd      	b.n	80050f4 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 80050f8:	68ba      	ldr	r2, [r7, #8]
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	429a      	cmp	r2, r3
 80050fe:	d90b      	bls.n	8005118 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8005100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005104:	f383 8811 	msr	BASEPRI, r3
 8005108:	f3bf 8f6f 	isb	sy
 800510c:	f3bf 8f4f 	dsb	sy
 8005110:	617b      	str	r3, [r7, #20]
}
 8005112:	bf00      	nop
 8005114:	bf00      	nop
 8005116:	e7fd      	b.n	8005114 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8005118:	2302      	movs	r3, #2
 800511a:	9300      	str	r3, [sp, #0]
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2200      	movs	r2, #0
 8005120:	2100      	movs	r1, #0
 8005122:	68f8      	ldr	r0, [r7, #12]
 8005124:	f7ff fef8 	bl	8004f18 <xQueueGenericCreateStatic>
 8005128:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800512a:	69fb      	ldr	r3, [r7, #28]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d002      	beq.n	8005136 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8005130:	69fb      	ldr	r3, [r7, #28]
 8005132:	68ba      	ldr	r2, [r7, #8]
 8005134:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8005136:	69fb      	ldr	r3, [r7, #28]
	}
 8005138:	4618      	mov	r0, r3
 800513a:	3720      	adds	r7, #32
 800513c:	46bd      	mov	sp, r7
 800513e:	bd80      	pop	{r7, pc}

08005140 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8005140:	b580      	push	{r7, lr}
 8005142:	b086      	sub	sp, #24
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
 8005148:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d10b      	bne.n	8005168 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8005150:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005154:	f383 8811 	msr	BASEPRI, r3
 8005158:	f3bf 8f6f 	isb	sy
 800515c:	f3bf 8f4f 	dsb	sy
 8005160:	613b      	str	r3, [r7, #16]
}
 8005162:	bf00      	nop
 8005164:	bf00      	nop
 8005166:	e7fd      	b.n	8005164 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8005168:	683a      	ldr	r2, [r7, #0]
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	429a      	cmp	r2, r3
 800516e:	d90b      	bls.n	8005188 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8005170:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005174:	f383 8811 	msr	BASEPRI, r3
 8005178:	f3bf 8f6f 	isb	sy
 800517c:	f3bf 8f4f 	dsb	sy
 8005180:	60fb      	str	r3, [r7, #12]
}
 8005182:	bf00      	nop
 8005184:	bf00      	nop
 8005186:	e7fd      	b.n	8005184 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8005188:	2202      	movs	r2, #2
 800518a:	2100      	movs	r1, #0
 800518c:	6878      	ldr	r0, [r7, #4]
 800518e:	f7ff ff40 	bl	8005012 <xQueueGenericCreate>
 8005192:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d002      	beq.n	80051a0 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800519a:	697b      	ldr	r3, [r7, #20]
 800519c:	683a      	ldr	r2, [r7, #0]
 800519e:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80051a0:	697b      	ldr	r3, [r7, #20]
	}
 80051a2:	4618      	mov	r0, r3
 80051a4:	3718      	adds	r7, #24
 80051a6:	46bd      	mov	sp, r7
 80051a8:	bd80      	pop	{r7, pc}
	...

080051ac <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b08e      	sub	sp, #56	@ 0x38
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	60f8      	str	r0, [r7, #12]
 80051b4:	60b9      	str	r1, [r7, #8]
 80051b6:	607a      	str	r2, [r7, #4]
 80051b8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80051ba:	2300      	movs	r3, #0
 80051bc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80051c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d10b      	bne.n	80051e0 <xQueueGenericSend+0x34>
	__asm volatile
 80051c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051cc:	f383 8811 	msr	BASEPRI, r3
 80051d0:	f3bf 8f6f 	isb	sy
 80051d4:	f3bf 8f4f 	dsb	sy
 80051d8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80051da:	bf00      	nop
 80051dc:	bf00      	nop
 80051de:	e7fd      	b.n	80051dc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d103      	bne.n	80051ee <xQueueGenericSend+0x42>
 80051e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d101      	bne.n	80051f2 <xQueueGenericSend+0x46>
 80051ee:	2301      	movs	r3, #1
 80051f0:	e000      	b.n	80051f4 <xQueueGenericSend+0x48>
 80051f2:	2300      	movs	r3, #0
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d10b      	bne.n	8005210 <xQueueGenericSend+0x64>
	__asm volatile
 80051f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051fc:	f383 8811 	msr	BASEPRI, r3
 8005200:	f3bf 8f6f 	isb	sy
 8005204:	f3bf 8f4f 	dsb	sy
 8005208:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800520a:	bf00      	nop
 800520c:	bf00      	nop
 800520e:	e7fd      	b.n	800520c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	2b02      	cmp	r3, #2
 8005214:	d103      	bne.n	800521e <xQueueGenericSend+0x72>
 8005216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005218:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800521a:	2b01      	cmp	r3, #1
 800521c:	d101      	bne.n	8005222 <xQueueGenericSend+0x76>
 800521e:	2301      	movs	r3, #1
 8005220:	e000      	b.n	8005224 <xQueueGenericSend+0x78>
 8005222:	2300      	movs	r3, #0
 8005224:	2b00      	cmp	r3, #0
 8005226:	d10b      	bne.n	8005240 <xQueueGenericSend+0x94>
	__asm volatile
 8005228:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800522c:	f383 8811 	msr	BASEPRI, r3
 8005230:	f3bf 8f6f 	isb	sy
 8005234:	f3bf 8f4f 	dsb	sy
 8005238:	623b      	str	r3, [r7, #32]
}
 800523a:	bf00      	nop
 800523c:	bf00      	nop
 800523e:	e7fd      	b.n	800523c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005240:	f001 fc84 	bl	8006b4c <xTaskGetSchedulerState>
 8005244:	4603      	mov	r3, r0
 8005246:	2b00      	cmp	r3, #0
 8005248:	d102      	bne.n	8005250 <xQueueGenericSend+0xa4>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d101      	bne.n	8005254 <xQueueGenericSend+0xa8>
 8005250:	2301      	movs	r3, #1
 8005252:	e000      	b.n	8005256 <xQueueGenericSend+0xaa>
 8005254:	2300      	movs	r3, #0
 8005256:	2b00      	cmp	r3, #0
 8005258:	d10b      	bne.n	8005272 <xQueueGenericSend+0xc6>
	__asm volatile
 800525a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800525e:	f383 8811 	msr	BASEPRI, r3
 8005262:	f3bf 8f6f 	isb	sy
 8005266:	f3bf 8f4f 	dsb	sy
 800526a:	61fb      	str	r3, [r7, #28]
}
 800526c:	bf00      	nop
 800526e:	bf00      	nop
 8005270:	e7fd      	b.n	800526e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005272:	f002 fad9 	bl	8007828 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005278:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800527a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800527c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800527e:	429a      	cmp	r2, r3
 8005280:	d302      	bcc.n	8005288 <xQueueGenericSend+0xdc>
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	2b02      	cmp	r3, #2
 8005286:	d129      	bne.n	80052dc <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005288:	683a      	ldr	r2, [r7, #0]
 800528a:	68b9      	ldr	r1, [r7, #8]
 800528c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800528e:	f000 fc6d 	bl	8005b6c <prvCopyDataToQueue>
 8005292:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005296:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005298:	2b00      	cmp	r3, #0
 800529a:	d010      	beq.n	80052be <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800529c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800529e:	3324      	adds	r3, #36	@ 0x24
 80052a0:	4618      	mov	r0, r3
 80052a2:	f001 fa8d 	bl	80067c0 <xTaskRemoveFromEventList>
 80052a6:	4603      	mov	r3, r0
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d013      	beq.n	80052d4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80052ac:	4b3f      	ldr	r3, [pc, #252]	@ (80053ac <xQueueGenericSend+0x200>)
 80052ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052b2:	601a      	str	r2, [r3, #0]
 80052b4:	f3bf 8f4f 	dsb	sy
 80052b8:	f3bf 8f6f 	isb	sy
 80052bc:	e00a      	b.n	80052d4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80052be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d007      	beq.n	80052d4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80052c4:	4b39      	ldr	r3, [pc, #228]	@ (80053ac <xQueueGenericSend+0x200>)
 80052c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052ca:	601a      	str	r2, [r3, #0]
 80052cc:	f3bf 8f4f 	dsb	sy
 80052d0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80052d4:	f002 fada 	bl	800788c <vPortExitCritical>
				return pdPASS;
 80052d8:	2301      	movs	r3, #1
 80052da:	e063      	b.n	80053a4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d103      	bne.n	80052ea <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80052e2:	f002 fad3 	bl	800788c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80052e6:	2300      	movs	r3, #0
 80052e8:	e05c      	b.n	80053a4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80052ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d106      	bne.n	80052fe <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80052f0:	f107 0314 	add.w	r3, r7, #20
 80052f4:	4618      	mov	r0, r3
 80052f6:	f001 fac7 	bl	8006888 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80052fa:	2301      	movs	r3, #1
 80052fc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80052fe:	f002 fac5 	bl	800788c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005302:	f001 f82f 	bl	8006364 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005306:	f002 fa8f 	bl	8007828 <vPortEnterCritical>
 800530a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800530c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005310:	b25b      	sxtb	r3, r3
 8005312:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005316:	d103      	bne.n	8005320 <xQueueGenericSend+0x174>
 8005318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800531a:	2200      	movs	r2, #0
 800531c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005322:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005326:	b25b      	sxtb	r3, r3
 8005328:	f1b3 3fff 	cmp.w	r3, #4294967295
 800532c:	d103      	bne.n	8005336 <xQueueGenericSend+0x18a>
 800532e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005330:	2200      	movs	r2, #0
 8005332:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005336:	f002 faa9 	bl	800788c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800533a:	1d3a      	adds	r2, r7, #4
 800533c:	f107 0314 	add.w	r3, r7, #20
 8005340:	4611      	mov	r1, r2
 8005342:	4618      	mov	r0, r3
 8005344:	f001 fab6 	bl	80068b4 <xTaskCheckForTimeOut>
 8005348:	4603      	mov	r3, r0
 800534a:	2b00      	cmp	r3, #0
 800534c:	d124      	bne.n	8005398 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800534e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005350:	f000 fd04 	bl	8005d5c <prvIsQueueFull>
 8005354:	4603      	mov	r3, r0
 8005356:	2b00      	cmp	r3, #0
 8005358:	d018      	beq.n	800538c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800535a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800535c:	3310      	adds	r3, #16
 800535e:	687a      	ldr	r2, [r7, #4]
 8005360:	4611      	mov	r1, r2
 8005362:	4618      	mov	r0, r3
 8005364:	f001 f9da 	bl	800671c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005368:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800536a:	f000 fc8f 	bl	8005c8c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800536e:	f001 f807 	bl	8006380 <xTaskResumeAll>
 8005372:	4603      	mov	r3, r0
 8005374:	2b00      	cmp	r3, #0
 8005376:	f47f af7c 	bne.w	8005272 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800537a:	4b0c      	ldr	r3, [pc, #48]	@ (80053ac <xQueueGenericSend+0x200>)
 800537c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005380:	601a      	str	r2, [r3, #0]
 8005382:	f3bf 8f4f 	dsb	sy
 8005386:	f3bf 8f6f 	isb	sy
 800538a:	e772      	b.n	8005272 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800538c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800538e:	f000 fc7d 	bl	8005c8c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005392:	f000 fff5 	bl	8006380 <xTaskResumeAll>
 8005396:	e76c      	b.n	8005272 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005398:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800539a:	f000 fc77 	bl	8005c8c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800539e:	f000 ffef 	bl	8006380 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80053a2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80053a4:	4618      	mov	r0, r3
 80053a6:	3738      	adds	r7, #56	@ 0x38
 80053a8:	46bd      	mov	sp, r7
 80053aa:	bd80      	pop	{r7, pc}
 80053ac:	e000ed04 	.word	0xe000ed04

080053b0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b090      	sub	sp, #64	@ 0x40
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	60f8      	str	r0, [r7, #12]
 80053b8:	60b9      	str	r1, [r7, #8]
 80053ba:	607a      	str	r2, [r7, #4]
 80053bc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80053c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d10b      	bne.n	80053e0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80053c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053cc:	f383 8811 	msr	BASEPRI, r3
 80053d0:	f3bf 8f6f 	isb	sy
 80053d4:	f3bf 8f4f 	dsb	sy
 80053d8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80053da:	bf00      	nop
 80053dc:	bf00      	nop
 80053de:	e7fd      	b.n	80053dc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80053e0:	68bb      	ldr	r3, [r7, #8]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d103      	bne.n	80053ee <xQueueGenericSendFromISR+0x3e>
 80053e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d101      	bne.n	80053f2 <xQueueGenericSendFromISR+0x42>
 80053ee:	2301      	movs	r3, #1
 80053f0:	e000      	b.n	80053f4 <xQueueGenericSendFromISR+0x44>
 80053f2:	2300      	movs	r3, #0
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d10b      	bne.n	8005410 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80053f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053fc:	f383 8811 	msr	BASEPRI, r3
 8005400:	f3bf 8f6f 	isb	sy
 8005404:	f3bf 8f4f 	dsb	sy
 8005408:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800540a:	bf00      	nop
 800540c:	bf00      	nop
 800540e:	e7fd      	b.n	800540c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	2b02      	cmp	r3, #2
 8005414:	d103      	bne.n	800541e <xQueueGenericSendFromISR+0x6e>
 8005416:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005418:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800541a:	2b01      	cmp	r3, #1
 800541c:	d101      	bne.n	8005422 <xQueueGenericSendFromISR+0x72>
 800541e:	2301      	movs	r3, #1
 8005420:	e000      	b.n	8005424 <xQueueGenericSendFromISR+0x74>
 8005422:	2300      	movs	r3, #0
 8005424:	2b00      	cmp	r3, #0
 8005426:	d10b      	bne.n	8005440 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005428:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800542c:	f383 8811 	msr	BASEPRI, r3
 8005430:	f3bf 8f6f 	isb	sy
 8005434:	f3bf 8f4f 	dsb	sy
 8005438:	623b      	str	r3, [r7, #32]
}
 800543a:	bf00      	nop
 800543c:	bf00      	nop
 800543e:	e7fd      	b.n	800543c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005440:	f002 fad2 	bl	80079e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005444:	f3ef 8211 	mrs	r2, BASEPRI
 8005448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800544c:	f383 8811 	msr	BASEPRI, r3
 8005450:	f3bf 8f6f 	isb	sy
 8005454:	f3bf 8f4f 	dsb	sy
 8005458:	61fa      	str	r2, [r7, #28]
 800545a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800545c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800545e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005460:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005462:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005464:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005466:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005468:	429a      	cmp	r2, r3
 800546a:	d302      	bcc.n	8005472 <xQueueGenericSendFromISR+0xc2>
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	2b02      	cmp	r3, #2
 8005470:	d12f      	bne.n	80054d2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005472:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005474:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005478:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800547c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800547e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005480:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005482:	683a      	ldr	r2, [r7, #0]
 8005484:	68b9      	ldr	r1, [r7, #8]
 8005486:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005488:	f000 fb70 	bl	8005b6c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800548c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005490:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005494:	d112      	bne.n	80054bc <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005496:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800549a:	2b00      	cmp	r3, #0
 800549c:	d016      	beq.n	80054cc <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800549e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054a0:	3324      	adds	r3, #36	@ 0x24
 80054a2:	4618      	mov	r0, r3
 80054a4:	f001 f98c 	bl	80067c0 <xTaskRemoveFromEventList>
 80054a8:	4603      	mov	r3, r0
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d00e      	beq.n	80054cc <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d00b      	beq.n	80054cc <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2201      	movs	r2, #1
 80054b8:	601a      	str	r2, [r3, #0]
 80054ba:	e007      	b.n	80054cc <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80054bc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80054c0:	3301      	adds	r3, #1
 80054c2:	b2db      	uxtb	r3, r3
 80054c4:	b25a      	sxtb	r2, r3
 80054c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80054cc:	2301      	movs	r3, #1
 80054ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80054d0:	e001      	b.n	80054d6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80054d2:	2300      	movs	r3, #0
 80054d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80054d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054d8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80054da:	697b      	ldr	r3, [r7, #20]
 80054dc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80054e0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80054e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80054e4:	4618      	mov	r0, r3
 80054e6:	3740      	adds	r7, #64	@ 0x40
 80054e8:	46bd      	mov	sp, r7
 80054ea:	bd80      	pop	{r7, pc}

080054ec <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b08e      	sub	sp, #56	@ 0x38
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
 80054f4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80054fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d10b      	bne.n	8005518 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8005500:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005504:	f383 8811 	msr	BASEPRI, r3
 8005508:	f3bf 8f6f 	isb	sy
 800550c:	f3bf 8f4f 	dsb	sy
 8005510:	623b      	str	r3, [r7, #32]
}
 8005512:	bf00      	nop
 8005514:	bf00      	nop
 8005516:	e7fd      	b.n	8005514 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800551a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800551c:	2b00      	cmp	r3, #0
 800551e:	d00b      	beq.n	8005538 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8005520:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005524:	f383 8811 	msr	BASEPRI, r3
 8005528:	f3bf 8f6f 	isb	sy
 800552c:	f3bf 8f4f 	dsb	sy
 8005530:	61fb      	str	r3, [r7, #28]
}
 8005532:	bf00      	nop
 8005534:	bf00      	nop
 8005536:	e7fd      	b.n	8005534 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8005538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d103      	bne.n	8005548 <xQueueGiveFromISR+0x5c>
 8005540:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005542:	689b      	ldr	r3, [r3, #8]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d101      	bne.n	800554c <xQueueGiveFromISR+0x60>
 8005548:	2301      	movs	r3, #1
 800554a:	e000      	b.n	800554e <xQueueGiveFromISR+0x62>
 800554c:	2300      	movs	r3, #0
 800554e:	2b00      	cmp	r3, #0
 8005550:	d10b      	bne.n	800556a <xQueueGiveFromISR+0x7e>
	__asm volatile
 8005552:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005556:	f383 8811 	msr	BASEPRI, r3
 800555a:	f3bf 8f6f 	isb	sy
 800555e:	f3bf 8f4f 	dsb	sy
 8005562:	61bb      	str	r3, [r7, #24]
}
 8005564:	bf00      	nop
 8005566:	bf00      	nop
 8005568:	e7fd      	b.n	8005566 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800556a:	f002 fa3d 	bl	80079e8 <vPortValidateInterruptPriority>
	__asm volatile
 800556e:	f3ef 8211 	mrs	r2, BASEPRI
 8005572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005576:	f383 8811 	msr	BASEPRI, r3
 800557a:	f3bf 8f6f 	isb	sy
 800557e:	f3bf 8f4f 	dsb	sy
 8005582:	617a      	str	r2, [r7, #20]
 8005584:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8005586:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005588:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800558a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800558c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800558e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8005590:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005592:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005594:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005596:	429a      	cmp	r2, r3
 8005598:	d22b      	bcs.n	80055f2 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800559a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800559c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80055a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80055a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055a6:	1c5a      	adds	r2, r3, #1
 80055a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055aa:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80055ac:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80055b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055b4:	d112      	bne.n	80055dc <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80055b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d016      	beq.n	80055ec <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80055be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055c0:	3324      	adds	r3, #36	@ 0x24
 80055c2:	4618      	mov	r0, r3
 80055c4:	f001 f8fc 	bl	80067c0 <xTaskRemoveFromEventList>
 80055c8:	4603      	mov	r3, r0
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d00e      	beq.n	80055ec <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d00b      	beq.n	80055ec <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	2201      	movs	r2, #1
 80055d8:	601a      	str	r2, [r3, #0]
 80055da:	e007      	b.n	80055ec <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80055dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80055e0:	3301      	adds	r3, #1
 80055e2:	b2db      	uxtb	r3, r3
 80055e4:	b25a      	sxtb	r2, r3
 80055e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80055ec:	2301      	movs	r3, #1
 80055ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80055f0:	e001      	b.n	80055f6 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80055f2:	2300      	movs	r3, #0
 80055f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80055f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055f8:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	f383 8811 	msr	BASEPRI, r3
}
 8005600:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005602:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005604:	4618      	mov	r0, r3
 8005606:	3738      	adds	r7, #56	@ 0x38
 8005608:	46bd      	mov	sp, r7
 800560a:	bd80      	pop	{r7, pc}

0800560c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800560c:	b580      	push	{r7, lr}
 800560e:	b08c      	sub	sp, #48	@ 0x30
 8005610:	af00      	add	r7, sp, #0
 8005612:	60f8      	str	r0, [r7, #12]
 8005614:	60b9      	str	r1, [r7, #8]
 8005616:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005618:	2300      	movs	r3, #0
 800561a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005620:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005622:	2b00      	cmp	r3, #0
 8005624:	d10b      	bne.n	800563e <xQueueReceive+0x32>
	__asm volatile
 8005626:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800562a:	f383 8811 	msr	BASEPRI, r3
 800562e:	f3bf 8f6f 	isb	sy
 8005632:	f3bf 8f4f 	dsb	sy
 8005636:	623b      	str	r3, [r7, #32]
}
 8005638:	bf00      	nop
 800563a:	bf00      	nop
 800563c:	e7fd      	b.n	800563a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800563e:	68bb      	ldr	r3, [r7, #8]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d103      	bne.n	800564c <xQueueReceive+0x40>
 8005644:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005646:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005648:	2b00      	cmp	r3, #0
 800564a:	d101      	bne.n	8005650 <xQueueReceive+0x44>
 800564c:	2301      	movs	r3, #1
 800564e:	e000      	b.n	8005652 <xQueueReceive+0x46>
 8005650:	2300      	movs	r3, #0
 8005652:	2b00      	cmp	r3, #0
 8005654:	d10b      	bne.n	800566e <xQueueReceive+0x62>
	__asm volatile
 8005656:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800565a:	f383 8811 	msr	BASEPRI, r3
 800565e:	f3bf 8f6f 	isb	sy
 8005662:	f3bf 8f4f 	dsb	sy
 8005666:	61fb      	str	r3, [r7, #28]
}
 8005668:	bf00      	nop
 800566a:	bf00      	nop
 800566c:	e7fd      	b.n	800566a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800566e:	f001 fa6d 	bl	8006b4c <xTaskGetSchedulerState>
 8005672:	4603      	mov	r3, r0
 8005674:	2b00      	cmp	r3, #0
 8005676:	d102      	bne.n	800567e <xQueueReceive+0x72>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d101      	bne.n	8005682 <xQueueReceive+0x76>
 800567e:	2301      	movs	r3, #1
 8005680:	e000      	b.n	8005684 <xQueueReceive+0x78>
 8005682:	2300      	movs	r3, #0
 8005684:	2b00      	cmp	r3, #0
 8005686:	d10b      	bne.n	80056a0 <xQueueReceive+0x94>
	__asm volatile
 8005688:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800568c:	f383 8811 	msr	BASEPRI, r3
 8005690:	f3bf 8f6f 	isb	sy
 8005694:	f3bf 8f4f 	dsb	sy
 8005698:	61bb      	str	r3, [r7, #24]
}
 800569a:	bf00      	nop
 800569c:	bf00      	nop
 800569e:	e7fd      	b.n	800569c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80056a0:	f002 f8c2 	bl	8007828 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80056a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056a8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80056aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d01f      	beq.n	80056f0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80056b0:	68b9      	ldr	r1, [r7, #8]
 80056b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80056b4:	f000 fac4 	bl	8005c40 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80056b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ba:	1e5a      	subs	r2, r3, #1
 80056bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056be:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80056c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056c2:	691b      	ldr	r3, [r3, #16]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d00f      	beq.n	80056e8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80056c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056ca:	3310      	adds	r3, #16
 80056cc:	4618      	mov	r0, r3
 80056ce:	f001 f877 	bl	80067c0 <xTaskRemoveFromEventList>
 80056d2:	4603      	mov	r3, r0
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d007      	beq.n	80056e8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80056d8:	4b3c      	ldr	r3, [pc, #240]	@ (80057cc <xQueueReceive+0x1c0>)
 80056da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80056de:	601a      	str	r2, [r3, #0]
 80056e0:	f3bf 8f4f 	dsb	sy
 80056e4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80056e8:	f002 f8d0 	bl	800788c <vPortExitCritical>
				return pdPASS;
 80056ec:	2301      	movs	r3, #1
 80056ee:	e069      	b.n	80057c4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d103      	bne.n	80056fe <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80056f6:	f002 f8c9 	bl	800788c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80056fa:	2300      	movs	r3, #0
 80056fc:	e062      	b.n	80057c4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80056fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005700:	2b00      	cmp	r3, #0
 8005702:	d106      	bne.n	8005712 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005704:	f107 0310 	add.w	r3, r7, #16
 8005708:	4618      	mov	r0, r3
 800570a:	f001 f8bd 	bl	8006888 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800570e:	2301      	movs	r3, #1
 8005710:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005712:	f002 f8bb 	bl	800788c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005716:	f000 fe25 	bl	8006364 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800571a:	f002 f885 	bl	8007828 <vPortEnterCritical>
 800571e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005720:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005724:	b25b      	sxtb	r3, r3
 8005726:	f1b3 3fff 	cmp.w	r3, #4294967295
 800572a:	d103      	bne.n	8005734 <xQueueReceive+0x128>
 800572c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800572e:	2200      	movs	r2, #0
 8005730:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005736:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800573a:	b25b      	sxtb	r3, r3
 800573c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005740:	d103      	bne.n	800574a <xQueueReceive+0x13e>
 8005742:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005744:	2200      	movs	r2, #0
 8005746:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800574a:	f002 f89f 	bl	800788c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800574e:	1d3a      	adds	r2, r7, #4
 8005750:	f107 0310 	add.w	r3, r7, #16
 8005754:	4611      	mov	r1, r2
 8005756:	4618      	mov	r0, r3
 8005758:	f001 f8ac 	bl	80068b4 <xTaskCheckForTimeOut>
 800575c:	4603      	mov	r3, r0
 800575e:	2b00      	cmp	r3, #0
 8005760:	d123      	bne.n	80057aa <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005762:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005764:	f000 fae4 	bl	8005d30 <prvIsQueueEmpty>
 8005768:	4603      	mov	r3, r0
 800576a:	2b00      	cmp	r3, #0
 800576c:	d017      	beq.n	800579e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800576e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005770:	3324      	adds	r3, #36	@ 0x24
 8005772:	687a      	ldr	r2, [r7, #4]
 8005774:	4611      	mov	r1, r2
 8005776:	4618      	mov	r0, r3
 8005778:	f000 ffd0 	bl	800671c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800577c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800577e:	f000 fa85 	bl	8005c8c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005782:	f000 fdfd 	bl	8006380 <xTaskResumeAll>
 8005786:	4603      	mov	r3, r0
 8005788:	2b00      	cmp	r3, #0
 800578a:	d189      	bne.n	80056a0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800578c:	4b0f      	ldr	r3, [pc, #60]	@ (80057cc <xQueueReceive+0x1c0>)
 800578e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005792:	601a      	str	r2, [r3, #0]
 8005794:	f3bf 8f4f 	dsb	sy
 8005798:	f3bf 8f6f 	isb	sy
 800579c:	e780      	b.n	80056a0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800579e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80057a0:	f000 fa74 	bl	8005c8c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80057a4:	f000 fdec 	bl	8006380 <xTaskResumeAll>
 80057a8:	e77a      	b.n	80056a0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80057aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80057ac:	f000 fa6e 	bl	8005c8c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80057b0:	f000 fde6 	bl	8006380 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80057b4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80057b6:	f000 fabb 	bl	8005d30 <prvIsQueueEmpty>
 80057ba:	4603      	mov	r3, r0
 80057bc:	2b00      	cmp	r3, #0
 80057be:	f43f af6f 	beq.w	80056a0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80057c2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80057c4:	4618      	mov	r0, r3
 80057c6:	3730      	adds	r7, #48	@ 0x30
 80057c8:	46bd      	mov	sp, r7
 80057ca:	bd80      	pop	{r7, pc}
 80057cc:	e000ed04 	.word	0xe000ed04

080057d0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b08e      	sub	sp, #56	@ 0x38
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
 80057d8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80057da:	2300      	movs	r3, #0
 80057dc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80057e2:	2300      	movs	r3, #0
 80057e4:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80057e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d10b      	bne.n	8005804 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80057ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057f0:	f383 8811 	msr	BASEPRI, r3
 80057f4:	f3bf 8f6f 	isb	sy
 80057f8:	f3bf 8f4f 	dsb	sy
 80057fc:	623b      	str	r3, [r7, #32]
}
 80057fe:	bf00      	nop
 8005800:	bf00      	nop
 8005802:	e7fd      	b.n	8005800 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005804:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005808:	2b00      	cmp	r3, #0
 800580a:	d00b      	beq.n	8005824 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800580c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005810:	f383 8811 	msr	BASEPRI, r3
 8005814:	f3bf 8f6f 	isb	sy
 8005818:	f3bf 8f4f 	dsb	sy
 800581c:	61fb      	str	r3, [r7, #28]
}
 800581e:	bf00      	nop
 8005820:	bf00      	nop
 8005822:	e7fd      	b.n	8005820 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005824:	f001 f992 	bl	8006b4c <xTaskGetSchedulerState>
 8005828:	4603      	mov	r3, r0
 800582a:	2b00      	cmp	r3, #0
 800582c:	d102      	bne.n	8005834 <xQueueSemaphoreTake+0x64>
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d101      	bne.n	8005838 <xQueueSemaphoreTake+0x68>
 8005834:	2301      	movs	r3, #1
 8005836:	e000      	b.n	800583a <xQueueSemaphoreTake+0x6a>
 8005838:	2300      	movs	r3, #0
 800583a:	2b00      	cmp	r3, #0
 800583c:	d10b      	bne.n	8005856 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800583e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005842:	f383 8811 	msr	BASEPRI, r3
 8005846:	f3bf 8f6f 	isb	sy
 800584a:	f3bf 8f4f 	dsb	sy
 800584e:	61bb      	str	r3, [r7, #24]
}
 8005850:	bf00      	nop
 8005852:	bf00      	nop
 8005854:	e7fd      	b.n	8005852 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005856:	f001 ffe7 	bl	8007828 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800585a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800585c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800585e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005860:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005862:	2b00      	cmp	r3, #0
 8005864:	d024      	beq.n	80058b0 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005866:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005868:	1e5a      	subs	r2, r3, #1
 800586a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800586c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800586e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d104      	bne.n	8005880 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005876:	f001 fae3 	bl	8006e40 <pvTaskIncrementMutexHeldCount>
 800587a:	4602      	mov	r2, r0
 800587c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800587e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005880:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005882:	691b      	ldr	r3, [r3, #16]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d00f      	beq.n	80058a8 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005888:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800588a:	3310      	adds	r3, #16
 800588c:	4618      	mov	r0, r3
 800588e:	f000 ff97 	bl	80067c0 <xTaskRemoveFromEventList>
 8005892:	4603      	mov	r3, r0
 8005894:	2b00      	cmp	r3, #0
 8005896:	d007      	beq.n	80058a8 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005898:	4b54      	ldr	r3, [pc, #336]	@ (80059ec <xQueueSemaphoreTake+0x21c>)
 800589a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800589e:	601a      	str	r2, [r3, #0]
 80058a0:	f3bf 8f4f 	dsb	sy
 80058a4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80058a8:	f001 fff0 	bl	800788c <vPortExitCritical>
				return pdPASS;
 80058ac:	2301      	movs	r3, #1
 80058ae:	e098      	b.n	80059e2 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d112      	bne.n	80058dc <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80058b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d00b      	beq.n	80058d4 <xQueueSemaphoreTake+0x104>
	__asm volatile
 80058bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058c0:	f383 8811 	msr	BASEPRI, r3
 80058c4:	f3bf 8f6f 	isb	sy
 80058c8:	f3bf 8f4f 	dsb	sy
 80058cc:	617b      	str	r3, [r7, #20]
}
 80058ce:	bf00      	nop
 80058d0:	bf00      	nop
 80058d2:	e7fd      	b.n	80058d0 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80058d4:	f001 ffda 	bl	800788c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80058d8:	2300      	movs	r3, #0
 80058da:	e082      	b.n	80059e2 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80058dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d106      	bne.n	80058f0 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80058e2:	f107 030c 	add.w	r3, r7, #12
 80058e6:	4618      	mov	r0, r3
 80058e8:	f000 ffce 	bl	8006888 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80058ec:	2301      	movs	r3, #1
 80058ee:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80058f0:	f001 ffcc 	bl	800788c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80058f4:	f000 fd36 	bl	8006364 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80058f8:	f001 ff96 	bl	8007828 <vPortEnterCritical>
 80058fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058fe:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005902:	b25b      	sxtb	r3, r3
 8005904:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005908:	d103      	bne.n	8005912 <xQueueSemaphoreTake+0x142>
 800590a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800590c:	2200      	movs	r2, #0
 800590e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005912:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005914:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005918:	b25b      	sxtb	r3, r3
 800591a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800591e:	d103      	bne.n	8005928 <xQueueSemaphoreTake+0x158>
 8005920:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005922:	2200      	movs	r2, #0
 8005924:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005928:	f001 ffb0 	bl	800788c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800592c:	463a      	mov	r2, r7
 800592e:	f107 030c 	add.w	r3, r7, #12
 8005932:	4611      	mov	r1, r2
 8005934:	4618      	mov	r0, r3
 8005936:	f000 ffbd 	bl	80068b4 <xTaskCheckForTimeOut>
 800593a:	4603      	mov	r3, r0
 800593c:	2b00      	cmp	r3, #0
 800593e:	d132      	bne.n	80059a6 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005940:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005942:	f000 f9f5 	bl	8005d30 <prvIsQueueEmpty>
 8005946:	4603      	mov	r3, r0
 8005948:	2b00      	cmp	r3, #0
 800594a:	d026      	beq.n	800599a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800594c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d109      	bne.n	8005968 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8005954:	f001 ff68 	bl	8007828 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005958:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800595a:	689b      	ldr	r3, [r3, #8]
 800595c:	4618      	mov	r0, r3
 800595e:	f001 f913 	bl	8006b88 <xTaskPriorityInherit>
 8005962:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8005964:	f001 ff92 	bl	800788c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005968:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800596a:	3324      	adds	r3, #36	@ 0x24
 800596c:	683a      	ldr	r2, [r7, #0]
 800596e:	4611      	mov	r1, r2
 8005970:	4618      	mov	r0, r3
 8005972:	f000 fed3 	bl	800671c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005976:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005978:	f000 f988 	bl	8005c8c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800597c:	f000 fd00 	bl	8006380 <xTaskResumeAll>
 8005980:	4603      	mov	r3, r0
 8005982:	2b00      	cmp	r3, #0
 8005984:	f47f af67 	bne.w	8005856 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8005988:	4b18      	ldr	r3, [pc, #96]	@ (80059ec <xQueueSemaphoreTake+0x21c>)
 800598a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800598e:	601a      	str	r2, [r3, #0]
 8005990:	f3bf 8f4f 	dsb	sy
 8005994:	f3bf 8f6f 	isb	sy
 8005998:	e75d      	b.n	8005856 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800599a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800599c:	f000 f976 	bl	8005c8c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80059a0:	f000 fcee 	bl	8006380 <xTaskResumeAll>
 80059a4:	e757      	b.n	8005856 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80059a6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80059a8:	f000 f970 	bl	8005c8c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80059ac:	f000 fce8 	bl	8006380 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80059b0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80059b2:	f000 f9bd 	bl	8005d30 <prvIsQueueEmpty>
 80059b6:	4603      	mov	r3, r0
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	f43f af4c 	beq.w	8005856 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80059be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d00d      	beq.n	80059e0 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80059c4:	f001 ff30 	bl	8007828 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80059c8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80059ca:	f000 f8b7 	bl	8005b3c <prvGetDisinheritPriorityAfterTimeout>
 80059ce:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80059d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059d2:	689b      	ldr	r3, [r3, #8]
 80059d4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80059d6:	4618      	mov	r0, r3
 80059d8:	f001 f9ae 	bl	8006d38 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80059dc:	f001 ff56 	bl	800788c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80059e0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80059e2:	4618      	mov	r0, r3
 80059e4:	3738      	adds	r7, #56	@ 0x38
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bd80      	pop	{r7, pc}
 80059ea:	bf00      	nop
 80059ec:	e000ed04 	.word	0xe000ed04

080059f0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b08e      	sub	sp, #56	@ 0x38
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	60f8      	str	r0, [r7, #12]
 80059f8:	60b9      	str	r1, [r7, #8]
 80059fa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005a00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d10b      	bne.n	8005a1e <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8005a06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a0a:	f383 8811 	msr	BASEPRI, r3
 8005a0e:	f3bf 8f6f 	isb	sy
 8005a12:	f3bf 8f4f 	dsb	sy
 8005a16:	623b      	str	r3, [r7, #32]
}
 8005a18:	bf00      	nop
 8005a1a:	bf00      	nop
 8005a1c:	e7fd      	b.n	8005a1a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d103      	bne.n	8005a2c <xQueueReceiveFromISR+0x3c>
 8005a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d101      	bne.n	8005a30 <xQueueReceiveFromISR+0x40>
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	e000      	b.n	8005a32 <xQueueReceiveFromISR+0x42>
 8005a30:	2300      	movs	r3, #0
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d10b      	bne.n	8005a4e <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8005a36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a3a:	f383 8811 	msr	BASEPRI, r3
 8005a3e:	f3bf 8f6f 	isb	sy
 8005a42:	f3bf 8f4f 	dsb	sy
 8005a46:	61fb      	str	r3, [r7, #28]
}
 8005a48:	bf00      	nop
 8005a4a:	bf00      	nop
 8005a4c:	e7fd      	b.n	8005a4a <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005a4e:	f001 ffcb 	bl	80079e8 <vPortValidateInterruptPriority>
	__asm volatile
 8005a52:	f3ef 8211 	mrs	r2, BASEPRI
 8005a56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a5a:	f383 8811 	msr	BASEPRI, r3
 8005a5e:	f3bf 8f6f 	isb	sy
 8005a62:	f3bf 8f4f 	dsb	sy
 8005a66:	61ba      	str	r2, [r7, #24]
 8005a68:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8005a6a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005a6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a72:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005a74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d02f      	beq.n	8005ada <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8005a7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a7c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005a80:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005a84:	68b9      	ldr	r1, [r7, #8]
 8005a86:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005a88:	f000 f8da 	bl	8005c40 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005a8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a8e:	1e5a      	subs	r2, r3, #1
 8005a90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a92:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8005a94:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005a98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a9c:	d112      	bne.n	8005ac4 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aa0:	691b      	ldr	r3, [r3, #16]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d016      	beq.n	8005ad4 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005aa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aa8:	3310      	adds	r3, #16
 8005aaa:	4618      	mov	r0, r3
 8005aac:	f000 fe88 	bl	80067c0 <xTaskRemoveFromEventList>
 8005ab0:	4603      	mov	r3, r0
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d00e      	beq.n	8005ad4 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d00b      	beq.n	8005ad4 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2201      	movs	r2, #1
 8005ac0:	601a      	str	r2, [r3, #0]
 8005ac2:	e007      	b.n	8005ad4 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005ac4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005ac8:	3301      	adds	r3, #1
 8005aca:	b2db      	uxtb	r3, r3
 8005acc:	b25a      	sxtb	r2, r3
 8005ace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ad0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ad8:	e001      	b.n	8005ade <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8005ada:	2300      	movs	r3, #0
 8005adc:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ade:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ae0:	613b      	str	r3, [r7, #16]
	__asm volatile
 8005ae2:	693b      	ldr	r3, [r7, #16]
 8005ae4:	f383 8811 	msr	BASEPRI, r3
}
 8005ae8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005aea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005aec:	4618      	mov	r0, r3
 8005aee:	3738      	adds	r7, #56	@ 0x38
 8005af0:	46bd      	mov	sp, r7
 8005af2:	bd80      	pop	{r7, pc}

08005af4 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b084      	sub	sp, #16
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d10b      	bne.n	8005b1e <vQueueDelete+0x2a>
	__asm volatile
 8005b06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b0a:	f383 8811 	msr	BASEPRI, r3
 8005b0e:	f3bf 8f6f 	isb	sy
 8005b12:	f3bf 8f4f 	dsb	sy
 8005b16:	60bb      	str	r3, [r7, #8]
}
 8005b18:	bf00      	nop
 8005b1a:	bf00      	nop
 8005b1c:	e7fd      	b.n	8005b1a <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8005b1e:	68f8      	ldr	r0, [r7, #12]
 8005b20:	f000 f95e 	bl	8005de0 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d102      	bne.n	8005b34 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8005b2e:	68f8      	ldr	r0, [r7, #12]
 8005b30:	f002 f86a 	bl	8007c08 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8005b34:	bf00      	nop
 8005b36:	3710      	adds	r7, #16
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bd80      	pop	{r7, pc}

08005b3c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b085      	sub	sp, #20
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d006      	beq.n	8005b5a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8005b56:	60fb      	str	r3, [r7, #12]
 8005b58:	e001      	b.n	8005b5e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
	}
 8005b60:	4618      	mov	r0, r3
 8005b62:	3714      	adds	r7, #20
 8005b64:	46bd      	mov	sp, r7
 8005b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6a:	4770      	bx	lr

08005b6c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b086      	sub	sp, #24
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	60f8      	str	r0, [r7, #12]
 8005b74:	60b9      	str	r1, [r7, #8]
 8005b76:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005b78:	2300      	movs	r3, #0
 8005b7a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b80:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d10d      	bne.n	8005ba6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d14d      	bne.n	8005c2e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	689b      	ldr	r3, [r3, #8]
 8005b96:	4618      	mov	r0, r3
 8005b98:	f001 f85e 	bl	8006c58 <xTaskPriorityDisinherit>
 8005b9c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	609a      	str	r2, [r3, #8]
 8005ba4:	e043      	b.n	8005c2e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d119      	bne.n	8005be0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	6858      	ldr	r0, [r3, #4]
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bb4:	461a      	mov	r2, r3
 8005bb6:	68b9      	ldr	r1, [r7, #8]
 8005bb8:	f002 f9fa 	bl	8007fb0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	685a      	ldr	r2, [r3, #4]
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bc4:	441a      	add	r2, r3
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	685a      	ldr	r2, [r3, #4]
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	689b      	ldr	r3, [r3, #8]
 8005bd2:	429a      	cmp	r2, r3
 8005bd4:	d32b      	bcc.n	8005c2e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681a      	ldr	r2, [r3, #0]
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	605a      	str	r2, [r3, #4]
 8005bde:	e026      	b.n	8005c2e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	68d8      	ldr	r0, [r3, #12]
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005be8:	461a      	mov	r2, r3
 8005bea:	68b9      	ldr	r1, [r7, #8]
 8005bec:	f002 f9e0 	bl	8007fb0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	68da      	ldr	r2, [r3, #12]
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bf8:	425b      	negs	r3, r3
 8005bfa:	441a      	add	r2, r3
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	68da      	ldr	r2, [r3, #12]
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	429a      	cmp	r2, r3
 8005c0a:	d207      	bcs.n	8005c1c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	689a      	ldr	r2, [r3, #8]
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c14:	425b      	negs	r3, r3
 8005c16:	441a      	add	r2, r3
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2b02      	cmp	r3, #2
 8005c20:	d105      	bne.n	8005c2e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005c22:	693b      	ldr	r3, [r7, #16]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d002      	beq.n	8005c2e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005c28:	693b      	ldr	r3, [r7, #16]
 8005c2a:	3b01      	subs	r3, #1
 8005c2c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005c2e:	693b      	ldr	r3, [r7, #16]
 8005c30:	1c5a      	adds	r2, r3, #1
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005c36:	697b      	ldr	r3, [r7, #20]
}
 8005c38:	4618      	mov	r0, r3
 8005c3a:	3718      	adds	r7, #24
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	bd80      	pop	{r7, pc}

08005c40 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b082      	sub	sp, #8
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
 8005c48:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d018      	beq.n	8005c84 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	68da      	ldr	r2, [r3, #12]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c5a:	441a      	add	r2, r3
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	68da      	ldr	r2, [r3, #12]
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	689b      	ldr	r3, [r3, #8]
 8005c68:	429a      	cmp	r2, r3
 8005c6a:	d303      	bcc.n	8005c74 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681a      	ldr	r2, [r3, #0]
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	68d9      	ldr	r1, [r3, #12]
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c7c:	461a      	mov	r2, r3
 8005c7e:	6838      	ldr	r0, [r7, #0]
 8005c80:	f002 f996 	bl	8007fb0 <memcpy>
	}
}
 8005c84:	bf00      	nop
 8005c86:	3708      	adds	r7, #8
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	bd80      	pop	{r7, pc}

08005c8c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b084      	sub	sp, #16
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005c94:	f001 fdc8 	bl	8007828 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005c9e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005ca0:	e011      	b.n	8005cc6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d012      	beq.n	8005cd0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	3324      	adds	r3, #36	@ 0x24
 8005cae:	4618      	mov	r0, r3
 8005cb0:	f000 fd86 	bl	80067c0 <xTaskRemoveFromEventList>
 8005cb4:	4603      	mov	r3, r0
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d001      	beq.n	8005cbe <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005cba:	f000 fe5f 	bl	800697c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005cbe:	7bfb      	ldrb	r3, [r7, #15]
 8005cc0:	3b01      	subs	r3, #1
 8005cc2:	b2db      	uxtb	r3, r3
 8005cc4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005cc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	dce9      	bgt.n	8005ca2 <prvUnlockQueue+0x16>
 8005cce:	e000      	b.n	8005cd2 <prvUnlockQueue+0x46>
					break;
 8005cd0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	22ff      	movs	r2, #255	@ 0xff
 8005cd6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005cda:	f001 fdd7 	bl	800788c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005cde:	f001 fda3 	bl	8007828 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005ce8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005cea:	e011      	b.n	8005d10 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	691b      	ldr	r3, [r3, #16]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d012      	beq.n	8005d1a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	3310      	adds	r3, #16
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	f000 fd61 	bl	80067c0 <xTaskRemoveFromEventList>
 8005cfe:	4603      	mov	r3, r0
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d001      	beq.n	8005d08 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005d04:	f000 fe3a 	bl	800697c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005d08:	7bbb      	ldrb	r3, [r7, #14]
 8005d0a:	3b01      	subs	r3, #1
 8005d0c:	b2db      	uxtb	r3, r3
 8005d0e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005d10:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	dce9      	bgt.n	8005cec <prvUnlockQueue+0x60>
 8005d18:	e000      	b.n	8005d1c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005d1a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	22ff      	movs	r2, #255	@ 0xff
 8005d20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005d24:	f001 fdb2 	bl	800788c <vPortExitCritical>
}
 8005d28:	bf00      	nop
 8005d2a:	3710      	adds	r7, #16
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	bd80      	pop	{r7, pc}

08005d30 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	b084      	sub	sp, #16
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005d38:	f001 fd76 	bl	8007828 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d102      	bne.n	8005d4a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005d44:	2301      	movs	r3, #1
 8005d46:	60fb      	str	r3, [r7, #12]
 8005d48:	e001      	b.n	8005d4e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005d4e:	f001 fd9d 	bl	800788c <vPortExitCritical>

	return xReturn;
 8005d52:	68fb      	ldr	r3, [r7, #12]
}
 8005d54:	4618      	mov	r0, r3
 8005d56:	3710      	adds	r7, #16
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bd80      	pop	{r7, pc}

08005d5c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b084      	sub	sp, #16
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005d64:	f001 fd60 	bl	8007828 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d70:	429a      	cmp	r2, r3
 8005d72:	d102      	bne.n	8005d7a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005d74:	2301      	movs	r3, #1
 8005d76:	60fb      	str	r3, [r7, #12]
 8005d78:	e001      	b.n	8005d7e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005d7e:	f001 fd85 	bl	800788c <vPortExitCritical>

	return xReturn;
 8005d82:	68fb      	ldr	r3, [r7, #12]
}
 8005d84:	4618      	mov	r0, r3
 8005d86:	3710      	adds	r7, #16
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bd80      	pop	{r7, pc}

08005d8c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b085      	sub	sp, #20
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
 8005d94:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005d96:	2300      	movs	r3, #0
 8005d98:	60fb      	str	r3, [r7, #12]
 8005d9a:	e014      	b.n	8005dc6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005d9c:	4a0f      	ldr	r2, [pc, #60]	@ (8005ddc <vQueueAddToRegistry+0x50>)
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d10b      	bne.n	8005dc0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005da8:	490c      	ldr	r1, [pc, #48]	@ (8005ddc <vQueueAddToRegistry+0x50>)
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	683a      	ldr	r2, [r7, #0]
 8005dae:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005db2:	4a0a      	ldr	r2, [pc, #40]	@ (8005ddc <vQueueAddToRegistry+0x50>)
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	00db      	lsls	r3, r3, #3
 8005db8:	4413      	add	r3, r2
 8005dba:	687a      	ldr	r2, [r7, #4]
 8005dbc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005dbe:	e006      	b.n	8005dce <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	3301      	adds	r3, #1
 8005dc4:	60fb      	str	r3, [r7, #12]
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	2b07      	cmp	r3, #7
 8005dca:	d9e7      	bls.n	8005d9c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005dcc:	bf00      	nop
 8005dce:	bf00      	nop
 8005dd0:	3714      	adds	r7, #20
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd8:	4770      	bx	lr
 8005dda:	bf00      	nop
 8005ddc:	20000930 	.word	0x20000930

08005de0 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8005de0:	b480      	push	{r7}
 8005de2:	b085      	sub	sp, #20
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005de8:	2300      	movs	r3, #0
 8005dea:	60fb      	str	r3, [r7, #12]
 8005dec:	e016      	b.n	8005e1c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8005dee:	4a10      	ldr	r2, [pc, #64]	@ (8005e30 <vQueueUnregisterQueue+0x50>)
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	00db      	lsls	r3, r3, #3
 8005df4:	4413      	add	r3, r2
 8005df6:	685b      	ldr	r3, [r3, #4]
 8005df8:	687a      	ldr	r2, [r7, #4]
 8005dfa:	429a      	cmp	r2, r3
 8005dfc:	d10b      	bne.n	8005e16 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8005dfe:	4a0c      	ldr	r2, [pc, #48]	@ (8005e30 <vQueueUnregisterQueue+0x50>)
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	2100      	movs	r1, #0
 8005e04:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8005e08:	4a09      	ldr	r2, [pc, #36]	@ (8005e30 <vQueueUnregisterQueue+0x50>)
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	00db      	lsls	r3, r3, #3
 8005e0e:	4413      	add	r3, r2
 8005e10:	2200      	movs	r2, #0
 8005e12:	605a      	str	r2, [r3, #4]
				break;
 8005e14:	e006      	b.n	8005e24 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	3301      	adds	r3, #1
 8005e1a:	60fb      	str	r3, [r7, #12]
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	2b07      	cmp	r3, #7
 8005e20:	d9e5      	bls.n	8005dee <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8005e22:	bf00      	nop
 8005e24:	bf00      	nop
 8005e26:	3714      	adds	r7, #20
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2e:	4770      	bx	lr
 8005e30:	20000930 	.word	0x20000930

08005e34 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b086      	sub	sp, #24
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	60f8      	str	r0, [r7, #12]
 8005e3c:	60b9      	str	r1, [r7, #8]
 8005e3e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005e44:	f001 fcf0 	bl	8007828 <vPortEnterCritical>
 8005e48:	697b      	ldr	r3, [r7, #20]
 8005e4a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005e4e:	b25b      	sxtb	r3, r3
 8005e50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e54:	d103      	bne.n	8005e5e <vQueueWaitForMessageRestricted+0x2a>
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e5e:	697b      	ldr	r3, [r7, #20]
 8005e60:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005e64:	b25b      	sxtb	r3, r3
 8005e66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e6a:	d103      	bne.n	8005e74 <vQueueWaitForMessageRestricted+0x40>
 8005e6c:	697b      	ldr	r3, [r7, #20]
 8005e6e:	2200      	movs	r2, #0
 8005e70:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005e74:	f001 fd0a 	bl	800788c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005e78:	697b      	ldr	r3, [r7, #20]
 8005e7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d106      	bne.n	8005e8e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005e80:	697b      	ldr	r3, [r7, #20]
 8005e82:	3324      	adds	r3, #36	@ 0x24
 8005e84:	687a      	ldr	r2, [r7, #4]
 8005e86:	68b9      	ldr	r1, [r7, #8]
 8005e88:	4618      	mov	r0, r3
 8005e8a:	f000 fc6d 	bl	8006768 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005e8e:	6978      	ldr	r0, [r7, #20]
 8005e90:	f7ff fefc 	bl	8005c8c <prvUnlockQueue>
	}
 8005e94:	bf00      	nop
 8005e96:	3718      	adds	r7, #24
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	bd80      	pop	{r7, pc}

08005e9c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	b08e      	sub	sp, #56	@ 0x38
 8005ea0:	af04      	add	r7, sp, #16
 8005ea2:	60f8      	str	r0, [r7, #12]
 8005ea4:	60b9      	str	r1, [r7, #8]
 8005ea6:	607a      	str	r2, [r7, #4]
 8005ea8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005eaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d10b      	bne.n	8005ec8 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005eb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eb4:	f383 8811 	msr	BASEPRI, r3
 8005eb8:	f3bf 8f6f 	isb	sy
 8005ebc:	f3bf 8f4f 	dsb	sy
 8005ec0:	623b      	str	r3, [r7, #32]
}
 8005ec2:	bf00      	nop
 8005ec4:	bf00      	nop
 8005ec6:	e7fd      	b.n	8005ec4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005ec8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d10b      	bne.n	8005ee6 <xTaskCreateStatic+0x4a>
	__asm volatile
 8005ece:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ed2:	f383 8811 	msr	BASEPRI, r3
 8005ed6:	f3bf 8f6f 	isb	sy
 8005eda:	f3bf 8f4f 	dsb	sy
 8005ede:	61fb      	str	r3, [r7, #28]
}
 8005ee0:	bf00      	nop
 8005ee2:	bf00      	nop
 8005ee4:	e7fd      	b.n	8005ee2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005ee6:	23a8      	movs	r3, #168	@ 0xa8
 8005ee8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005eea:	693b      	ldr	r3, [r7, #16]
 8005eec:	2ba8      	cmp	r3, #168	@ 0xa8
 8005eee:	d00b      	beq.n	8005f08 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005ef0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ef4:	f383 8811 	msr	BASEPRI, r3
 8005ef8:	f3bf 8f6f 	isb	sy
 8005efc:	f3bf 8f4f 	dsb	sy
 8005f00:	61bb      	str	r3, [r7, #24]
}
 8005f02:	bf00      	nop
 8005f04:	bf00      	nop
 8005f06:	e7fd      	b.n	8005f04 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005f08:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005f0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d01e      	beq.n	8005f4e <xTaskCreateStatic+0xb2>
 8005f10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d01b      	beq.n	8005f4e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005f16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f18:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f1c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005f1e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f22:	2202      	movs	r2, #2
 8005f24:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005f28:	2300      	movs	r3, #0
 8005f2a:	9303      	str	r3, [sp, #12]
 8005f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f2e:	9302      	str	r3, [sp, #8]
 8005f30:	f107 0314 	add.w	r3, r7, #20
 8005f34:	9301      	str	r3, [sp, #4]
 8005f36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f38:	9300      	str	r3, [sp, #0]
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	687a      	ldr	r2, [r7, #4]
 8005f3e:	68b9      	ldr	r1, [r7, #8]
 8005f40:	68f8      	ldr	r0, [r7, #12]
 8005f42:	f000 f851 	bl	8005fe8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005f46:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005f48:	f000 f8f6 	bl	8006138 <prvAddNewTaskToReadyList>
 8005f4c:	e001      	b.n	8005f52 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005f4e:	2300      	movs	r3, #0
 8005f50:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005f52:	697b      	ldr	r3, [r7, #20]
	}
 8005f54:	4618      	mov	r0, r3
 8005f56:	3728      	adds	r7, #40	@ 0x28
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	bd80      	pop	{r7, pc}

08005f5c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	b08c      	sub	sp, #48	@ 0x30
 8005f60:	af04      	add	r7, sp, #16
 8005f62:	60f8      	str	r0, [r7, #12]
 8005f64:	60b9      	str	r1, [r7, #8]
 8005f66:	603b      	str	r3, [r7, #0]
 8005f68:	4613      	mov	r3, r2
 8005f6a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005f6c:	88fb      	ldrh	r3, [r7, #6]
 8005f6e:	009b      	lsls	r3, r3, #2
 8005f70:	4618      	mov	r0, r3
 8005f72:	f001 fd7b 	bl	8007a6c <pvPortMalloc>
 8005f76:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005f78:	697b      	ldr	r3, [r7, #20]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d00e      	beq.n	8005f9c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005f7e:	20a8      	movs	r0, #168	@ 0xa8
 8005f80:	f001 fd74 	bl	8007a6c <pvPortMalloc>
 8005f84:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005f86:	69fb      	ldr	r3, [r7, #28]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d003      	beq.n	8005f94 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005f8c:	69fb      	ldr	r3, [r7, #28]
 8005f8e:	697a      	ldr	r2, [r7, #20]
 8005f90:	631a      	str	r2, [r3, #48]	@ 0x30
 8005f92:	e005      	b.n	8005fa0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005f94:	6978      	ldr	r0, [r7, #20]
 8005f96:	f001 fe37 	bl	8007c08 <vPortFree>
 8005f9a:	e001      	b.n	8005fa0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005fa0:	69fb      	ldr	r3, [r7, #28]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d017      	beq.n	8005fd6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005fa6:	69fb      	ldr	r3, [r7, #28]
 8005fa8:	2200      	movs	r2, #0
 8005faa:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005fae:	88fa      	ldrh	r2, [r7, #6]
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	9303      	str	r3, [sp, #12]
 8005fb4:	69fb      	ldr	r3, [r7, #28]
 8005fb6:	9302      	str	r3, [sp, #8]
 8005fb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fba:	9301      	str	r3, [sp, #4]
 8005fbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fbe:	9300      	str	r3, [sp, #0]
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	68b9      	ldr	r1, [r7, #8]
 8005fc4:	68f8      	ldr	r0, [r7, #12]
 8005fc6:	f000 f80f 	bl	8005fe8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005fca:	69f8      	ldr	r0, [r7, #28]
 8005fcc:	f000 f8b4 	bl	8006138 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005fd0:	2301      	movs	r3, #1
 8005fd2:	61bb      	str	r3, [r7, #24]
 8005fd4:	e002      	b.n	8005fdc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005fd6:	f04f 33ff 	mov.w	r3, #4294967295
 8005fda:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005fdc:	69bb      	ldr	r3, [r7, #24]
	}
 8005fde:	4618      	mov	r0, r3
 8005fe0:	3720      	adds	r7, #32
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	bd80      	pop	{r7, pc}
	...

08005fe8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b088      	sub	sp, #32
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	60f8      	str	r0, [r7, #12]
 8005ff0:	60b9      	str	r1, [r7, #8]
 8005ff2:	607a      	str	r2, [r7, #4]
 8005ff4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005ff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ff8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	009b      	lsls	r3, r3, #2
 8005ffe:	461a      	mov	r2, r3
 8006000:	21a5      	movs	r1, #165	@ 0xa5
 8006002:	f001 ff43 	bl	8007e8c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006006:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006008:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006010:	3b01      	subs	r3, #1
 8006012:	009b      	lsls	r3, r3, #2
 8006014:	4413      	add	r3, r2
 8006016:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006018:	69bb      	ldr	r3, [r7, #24]
 800601a:	f023 0307 	bic.w	r3, r3, #7
 800601e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006020:	69bb      	ldr	r3, [r7, #24]
 8006022:	f003 0307 	and.w	r3, r3, #7
 8006026:	2b00      	cmp	r3, #0
 8006028:	d00b      	beq.n	8006042 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800602a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800602e:	f383 8811 	msr	BASEPRI, r3
 8006032:	f3bf 8f6f 	isb	sy
 8006036:	f3bf 8f4f 	dsb	sy
 800603a:	617b      	str	r3, [r7, #20]
}
 800603c:	bf00      	nop
 800603e:	bf00      	nop
 8006040:	e7fd      	b.n	800603e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d01f      	beq.n	8006088 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006048:	2300      	movs	r3, #0
 800604a:	61fb      	str	r3, [r7, #28]
 800604c:	e012      	b.n	8006074 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800604e:	68ba      	ldr	r2, [r7, #8]
 8006050:	69fb      	ldr	r3, [r7, #28]
 8006052:	4413      	add	r3, r2
 8006054:	7819      	ldrb	r1, [r3, #0]
 8006056:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006058:	69fb      	ldr	r3, [r7, #28]
 800605a:	4413      	add	r3, r2
 800605c:	3334      	adds	r3, #52	@ 0x34
 800605e:	460a      	mov	r2, r1
 8006060:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006062:	68ba      	ldr	r2, [r7, #8]
 8006064:	69fb      	ldr	r3, [r7, #28]
 8006066:	4413      	add	r3, r2
 8006068:	781b      	ldrb	r3, [r3, #0]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d006      	beq.n	800607c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800606e:	69fb      	ldr	r3, [r7, #28]
 8006070:	3301      	adds	r3, #1
 8006072:	61fb      	str	r3, [r7, #28]
 8006074:	69fb      	ldr	r3, [r7, #28]
 8006076:	2b0f      	cmp	r3, #15
 8006078:	d9e9      	bls.n	800604e <prvInitialiseNewTask+0x66>
 800607a:	e000      	b.n	800607e <prvInitialiseNewTask+0x96>
			{
				break;
 800607c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800607e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006080:	2200      	movs	r2, #0
 8006082:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006086:	e003      	b.n	8006090 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006088:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800608a:	2200      	movs	r2, #0
 800608c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006090:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006092:	2b37      	cmp	r3, #55	@ 0x37
 8006094:	d901      	bls.n	800609a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006096:	2337      	movs	r3, #55	@ 0x37
 8006098:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800609a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800609c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800609e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80060a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80060a4:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80060a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060a8:	2200      	movs	r2, #0
 80060aa:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80060ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060ae:	3304      	adds	r3, #4
 80060b0:	4618      	mov	r0, r3
 80060b2:	f7fe fe33 	bl	8004d1c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80060b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060b8:	3318      	adds	r3, #24
 80060ba:	4618      	mov	r0, r3
 80060bc:	f7fe fe2e 	bl	8004d1c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80060c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80060c4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80060c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060c8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80060cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060ce:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80060d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80060d4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80060d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060d8:	2200      	movs	r2, #0
 80060da:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80060de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060e0:	2200      	movs	r2, #0
 80060e2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80060e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060e8:	3354      	adds	r3, #84	@ 0x54
 80060ea:	224c      	movs	r2, #76	@ 0x4c
 80060ec:	2100      	movs	r1, #0
 80060ee:	4618      	mov	r0, r3
 80060f0:	f001 fecc 	bl	8007e8c <memset>
 80060f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060f6:	4a0d      	ldr	r2, [pc, #52]	@ (800612c <prvInitialiseNewTask+0x144>)
 80060f8:	659a      	str	r2, [r3, #88]	@ 0x58
 80060fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060fc:	4a0c      	ldr	r2, [pc, #48]	@ (8006130 <prvInitialiseNewTask+0x148>)
 80060fe:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006100:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006102:	4a0c      	ldr	r2, [pc, #48]	@ (8006134 <prvInitialiseNewTask+0x14c>)
 8006104:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006106:	683a      	ldr	r2, [r7, #0]
 8006108:	68f9      	ldr	r1, [r7, #12]
 800610a:	69b8      	ldr	r0, [r7, #24]
 800610c:	f001 fa5a 	bl	80075c4 <pxPortInitialiseStack>
 8006110:	4602      	mov	r2, r0
 8006112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006114:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006116:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006118:	2b00      	cmp	r3, #0
 800611a:	d002      	beq.n	8006122 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800611c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800611e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006120:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006122:	bf00      	nop
 8006124:	3720      	adds	r7, #32
 8006126:	46bd      	mov	sp, r7
 8006128:	bd80      	pop	{r7, pc}
 800612a:	bf00      	nop
 800612c:	20004bc4 	.word	0x20004bc4
 8006130:	20004c2c 	.word	0x20004c2c
 8006134:	20004c94 	.word	0x20004c94

08006138 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b082      	sub	sp, #8
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006140:	f001 fb72 	bl	8007828 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006144:	4b2d      	ldr	r3, [pc, #180]	@ (80061fc <prvAddNewTaskToReadyList+0xc4>)
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	3301      	adds	r3, #1
 800614a:	4a2c      	ldr	r2, [pc, #176]	@ (80061fc <prvAddNewTaskToReadyList+0xc4>)
 800614c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800614e:	4b2c      	ldr	r3, [pc, #176]	@ (8006200 <prvAddNewTaskToReadyList+0xc8>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d109      	bne.n	800616a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006156:	4a2a      	ldr	r2, [pc, #168]	@ (8006200 <prvAddNewTaskToReadyList+0xc8>)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800615c:	4b27      	ldr	r3, [pc, #156]	@ (80061fc <prvAddNewTaskToReadyList+0xc4>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	2b01      	cmp	r3, #1
 8006162:	d110      	bne.n	8006186 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006164:	f000 fc2e 	bl	80069c4 <prvInitialiseTaskLists>
 8006168:	e00d      	b.n	8006186 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800616a:	4b26      	ldr	r3, [pc, #152]	@ (8006204 <prvAddNewTaskToReadyList+0xcc>)
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d109      	bne.n	8006186 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006172:	4b23      	ldr	r3, [pc, #140]	@ (8006200 <prvAddNewTaskToReadyList+0xc8>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800617c:	429a      	cmp	r2, r3
 800617e:	d802      	bhi.n	8006186 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006180:	4a1f      	ldr	r2, [pc, #124]	@ (8006200 <prvAddNewTaskToReadyList+0xc8>)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006186:	4b20      	ldr	r3, [pc, #128]	@ (8006208 <prvAddNewTaskToReadyList+0xd0>)
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	3301      	adds	r3, #1
 800618c:	4a1e      	ldr	r2, [pc, #120]	@ (8006208 <prvAddNewTaskToReadyList+0xd0>)
 800618e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006190:	4b1d      	ldr	r3, [pc, #116]	@ (8006208 <prvAddNewTaskToReadyList+0xd0>)
 8006192:	681a      	ldr	r2, [r3, #0]
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800619c:	4b1b      	ldr	r3, [pc, #108]	@ (800620c <prvAddNewTaskToReadyList+0xd4>)
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	429a      	cmp	r2, r3
 80061a2:	d903      	bls.n	80061ac <prvAddNewTaskToReadyList+0x74>
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061a8:	4a18      	ldr	r2, [pc, #96]	@ (800620c <prvAddNewTaskToReadyList+0xd4>)
 80061aa:	6013      	str	r3, [r2, #0]
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061b0:	4613      	mov	r3, r2
 80061b2:	009b      	lsls	r3, r3, #2
 80061b4:	4413      	add	r3, r2
 80061b6:	009b      	lsls	r3, r3, #2
 80061b8:	4a15      	ldr	r2, [pc, #84]	@ (8006210 <prvAddNewTaskToReadyList+0xd8>)
 80061ba:	441a      	add	r2, r3
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	3304      	adds	r3, #4
 80061c0:	4619      	mov	r1, r3
 80061c2:	4610      	mov	r0, r2
 80061c4:	f7fe fdb7 	bl	8004d36 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80061c8:	f001 fb60 	bl	800788c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80061cc:	4b0d      	ldr	r3, [pc, #52]	@ (8006204 <prvAddNewTaskToReadyList+0xcc>)
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d00e      	beq.n	80061f2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80061d4:	4b0a      	ldr	r3, [pc, #40]	@ (8006200 <prvAddNewTaskToReadyList+0xc8>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061de:	429a      	cmp	r2, r3
 80061e0:	d207      	bcs.n	80061f2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80061e2:	4b0c      	ldr	r3, [pc, #48]	@ (8006214 <prvAddNewTaskToReadyList+0xdc>)
 80061e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80061e8:	601a      	str	r2, [r3, #0]
 80061ea:	f3bf 8f4f 	dsb	sy
 80061ee:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80061f2:	bf00      	nop
 80061f4:	3708      	adds	r7, #8
 80061f6:	46bd      	mov	sp, r7
 80061f8:	bd80      	pop	{r7, pc}
 80061fa:	bf00      	nop
 80061fc:	20000e44 	.word	0x20000e44
 8006200:	20000970 	.word	0x20000970
 8006204:	20000e50 	.word	0x20000e50
 8006208:	20000e60 	.word	0x20000e60
 800620c:	20000e4c 	.word	0x20000e4c
 8006210:	20000974 	.word	0x20000974
 8006214:	e000ed04 	.word	0xe000ed04

08006218 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006218:	b580      	push	{r7, lr}
 800621a:	b084      	sub	sp, #16
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006220:	2300      	movs	r3, #0
 8006222:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d018      	beq.n	800625c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800622a:	4b14      	ldr	r3, [pc, #80]	@ (800627c <vTaskDelay+0x64>)
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d00b      	beq.n	800624a <vTaskDelay+0x32>
	__asm volatile
 8006232:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006236:	f383 8811 	msr	BASEPRI, r3
 800623a:	f3bf 8f6f 	isb	sy
 800623e:	f3bf 8f4f 	dsb	sy
 8006242:	60bb      	str	r3, [r7, #8]
}
 8006244:	bf00      	nop
 8006246:	bf00      	nop
 8006248:	e7fd      	b.n	8006246 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800624a:	f000 f88b 	bl	8006364 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800624e:	2100      	movs	r1, #0
 8006250:	6878      	ldr	r0, [r7, #4]
 8006252:	f000 fe09 	bl	8006e68 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006256:	f000 f893 	bl	8006380 <xTaskResumeAll>
 800625a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d107      	bne.n	8006272 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8006262:	4b07      	ldr	r3, [pc, #28]	@ (8006280 <vTaskDelay+0x68>)
 8006264:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006268:	601a      	str	r2, [r3, #0]
 800626a:	f3bf 8f4f 	dsb	sy
 800626e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006272:	bf00      	nop
 8006274:	3710      	adds	r7, #16
 8006276:	46bd      	mov	sp, r7
 8006278:	bd80      	pop	{r7, pc}
 800627a:	bf00      	nop
 800627c:	20000e6c 	.word	0x20000e6c
 8006280:	e000ed04 	.word	0xe000ed04

08006284 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006284:	b580      	push	{r7, lr}
 8006286:	b08a      	sub	sp, #40	@ 0x28
 8006288:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800628a:	2300      	movs	r3, #0
 800628c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800628e:	2300      	movs	r3, #0
 8006290:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006292:	463a      	mov	r2, r7
 8006294:	1d39      	adds	r1, r7, #4
 8006296:	f107 0308 	add.w	r3, r7, #8
 800629a:	4618      	mov	r0, r3
 800629c:	f7fe fcea 	bl	8004c74 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80062a0:	6839      	ldr	r1, [r7, #0]
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	68ba      	ldr	r2, [r7, #8]
 80062a6:	9202      	str	r2, [sp, #8]
 80062a8:	9301      	str	r3, [sp, #4]
 80062aa:	2300      	movs	r3, #0
 80062ac:	9300      	str	r3, [sp, #0]
 80062ae:	2300      	movs	r3, #0
 80062b0:	460a      	mov	r2, r1
 80062b2:	4924      	ldr	r1, [pc, #144]	@ (8006344 <vTaskStartScheduler+0xc0>)
 80062b4:	4824      	ldr	r0, [pc, #144]	@ (8006348 <vTaskStartScheduler+0xc4>)
 80062b6:	f7ff fdf1 	bl	8005e9c <xTaskCreateStatic>
 80062ba:	4603      	mov	r3, r0
 80062bc:	4a23      	ldr	r2, [pc, #140]	@ (800634c <vTaskStartScheduler+0xc8>)
 80062be:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80062c0:	4b22      	ldr	r3, [pc, #136]	@ (800634c <vTaskStartScheduler+0xc8>)
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d002      	beq.n	80062ce <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80062c8:	2301      	movs	r3, #1
 80062ca:	617b      	str	r3, [r7, #20]
 80062cc:	e001      	b.n	80062d2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80062ce:	2300      	movs	r3, #0
 80062d0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80062d2:	697b      	ldr	r3, [r7, #20]
 80062d4:	2b01      	cmp	r3, #1
 80062d6:	d102      	bne.n	80062de <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80062d8:	f000 fe1a 	bl	8006f10 <xTimerCreateTimerTask>
 80062dc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80062de:	697b      	ldr	r3, [r7, #20]
 80062e0:	2b01      	cmp	r3, #1
 80062e2:	d11b      	bne.n	800631c <vTaskStartScheduler+0x98>
	__asm volatile
 80062e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062e8:	f383 8811 	msr	BASEPRI, r3
 80062ec:	f3bf 8f6f 	isb	sy
 80062f0:	f3bf 8f4f 	dsb	sy
 80062f4:	613b      	str	r3, [r7, #16]
}
 80062f6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80062f8:	4b15      	ldr	r3, [pc, #84]	@ (8006350 <vTaskStartScheduler+0xcc>)
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	3354      	adds	r3, #84	@ 0x54
 80062fe:	4a15      	ldr	r2, [pc, #84]	@ (8006354 <vTaskStartScheduler+0xd0>)
 8006300:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006302:	4b15      	ldr	r3, [pc, #84]	@ (8006358 <vTaskStartScheduler+0xd4>)
 8006304:	f04f 32ff 	mov.w	r2, #4294967295
 8006308:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800630a:	4b14      	ldr	r3, [pc, #80]	@ (800635c <vTaskStartScheduler+0xd8>)
 800630c:	2201      	movs	r2, #1
 800630e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006310:	4b13      	ldr	r3, [pc, #76]	@ (8006360 <vTaskStartScheduler+0xdc>)
 8006312:	2200      	movs	r2, #0
 8006314:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006316:	f001 f9e3 	bl	80076e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800631a:	e00f      	b.n	800633c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800631c:	697b      	ldr	r3, [r7, #20]
 800631e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006322:	d10b      	bne.n	800633c <vTaskStartScheduler+0xb8>
	__asm volatile
 8006324:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006328:	f383 8811 	msr	BASEPRI, r3
 800632c:	f3bf 8f6f 	isb	sy
 8006330:	f3bf 8f4f 	dsb	sy
 8006334:	60fb      	str	r3, [r7, #12]
}
 8006336:	bf00      	nop
 8006338:	bf00      	nop
 800633a:	e7fd      	b.n	8006338 <vTaskStartScheduler+0xb4>
}
 800633c:	bf00      	nop
 800633e:	3718      	adds	r7, #24
 8006340:	46bd      	mov	sp, r7
 8006342:	bd80      	pop	{r7, pc}
 8006344:	080088fc 	.word	0x080088fc
 8006348:	08006995 	.word	0x08006995
 800634c:	20000e68 	.word	0x20000e68
 8006350:	20000970 	.word	0x20000970
 8006354:	20000014 	.word	0x20000014
 8006358:	20000e64 	.word	0x20000e64
 800635c:	20000e50 	.word	0x20000e50
 8006360:	20000e48 	.word	0x20000e48

08006364 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006364:	b480      	push	{r7}
 8006366:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006368:	4b04      	ldr	r3, [pc, #16]	@ (800637c <vTaskSuspendAll+0x18>)
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	3301      	adds	r3, #1
 800636e:	4a03      	ldr	r2, [pc, #12]	@ (800637c <vTaskSuspendAll+0x18>)
 8006370:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006372:	bf00      	nop
 8006374:	46bd      	mov	sp, r7
 8006376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637a:	4770      	bx	lr
 800637c:	20000e6c 	.word	0x20000e6c

08006380 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006380:	b580      	push	{r7, lr}
 8006382:	b084      	sub	sp, #16
 8006384:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006386:	2300      	movs	r3, #0
 8006388:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800638a:	2300      	movs	r3, #0
 800638c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800638e:	4b42      	ldr	r3, [pc, #264]	@ (8006498 <xTaskResumeAll+0x118>)
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d10b      	bne.n	80063ae <xTaskResumeAll+0x2e>
	__asm volatile
 8006396:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800639a:	f383 8811 	msr	BASEPRI, r3
 800639e:	f3bf 8f6f 	isb	sy
 80063a2:	f3bf 8f4f 	dsb	sy
 80063a6:	603b      	str	r3, [r7, #0]
}
 80063a8:	bf00      	nop
 80063aa:	bf00      	nop
 80063ac:	e7fd      	b.n	80063aa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80063ae:	f001 fa3b 	bl	8007828 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80063b2:	4b39      	ldr	r3, [pc, #228]	@ (8006498 <xTaskResumeAll+0x118>)
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	3b01      	subs	r3, #1
 80063b8:	4a37      	ldr	r2, [pc, #220]	@ (8006498 <xTaskResumeAll+0x118>)
 80063ba:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80063bc:	4b36      	ldr	r3, [pc, #216]	@ (8006498 <xTaskResumeAll+0x118>)
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d162      	bne.n	800648a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80063c4:	4b35      	ldr	r3, [pc, #212]	@ (800649c <xTaskResumeAll+0x11c>)
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d05e      	beq.n	800648a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80063cc:	e02f      	b.n	800642e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063ce:	4b34      	ldr	r3, [pc, #208]	@ (80064a0 <xTaskResumeAll+0x120>)
 80063d0:	68db      	ldr	r3, [r3, #12]
 80063d2:	68db      	ldr	r3, [r3, #12]
 80063d4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	3318      	adds	r3, #24
 80063da:	4618      	mov	r0, r3
 80063dc:	f7fe fd08 	bl	8004df0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	3304      	adds	r3, #4
 80063e4:	4618      	mov	r0, r3
 80063e6:	f7fe fd03 	bl	8004df0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063ee:	4b2d      	ldr	r3, [pc, #180]	@ (80064a4 <xTaskResumeAll+0x124>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	429a      	cmp	r2, r3
 80063f4:	d903      	bls.n	80063fe <xTaskResumeAll+0x7e>
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063fa:	4a2a      	ldr	r2, [pc, #168]	@ (80064a4 <xTaskResumeAll+0x124>)
 80063fc:	6013      	str	r3, [r2, #0]
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006402:	4613      	mov	r3, r2
 8006404:	009b      	lsls	r3, r3, #2
 8006406:	4413      	add	r3, r2
 8006408:	009b      	lsls	r3, r3, #2
 800640a:	4a27      	ldr	r2, [pc, #156]	@ (80064a8 <xTaskResumeAll+0x128>)
 800640c:	441a      	add	r2, r3
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	3304      	adds	r3, #4
 8006412:	4619      	mov	r1, r3
 8006414:	4610      	mov	r0, r2
 8006416:	f7fe fc8e 	bl	8004d36 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800641e:	4b23      	ldr	r3, [pc, #140]	@ (80064ac <xTaskResumeAll+0x12c>)
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006424:	429a      	cmp	r2, r3
 8006426:	d302      	bcc.n	800642e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006428:	4b21      	ldr	r3, [pc, #132]	@ (80064b0 <xTaskResumeAll+0x130>)
 800642a:	2201      	movs	r2, #1
 800642c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800642e:	4b1c      	ldr	r3, [pc, #112]	@ (80064a0 <xTaskResumeAll+0x120>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d1cb      	bne.n	80063ce <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d001      	beq.n	8006440 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800643c:	f000 fb66 	bl	8006b0c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006440:	4b1c      	ldr	r3, [pc, #112]	@ (80064b4 <xTaskResumeAll+0x134>)
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d010      	beq.n	800646e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800644c:	f000 f846 	bl	80064dc <xTaskIncrementTick>
 8006450:	4603      	mov	r3, r0
 8006452:	2b00      	cmp	r3, #0
 8006454:	d002      	beq.n	800645c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8006456:	4b16      	ldr	r3, [pc, #88]	@ (80064b0 <xTaskResumeAll+0x130>)
 8006458:	2201      	movs	r2, #1
 800645a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	3b01      	subs	r3, #1
 8006460:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d1f1      	bne.n	800644c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006468:	4b12      	ldr	r3, [pc, #72]	@ (80064b4 <xTaskResumeAll+0x134>)
 800646a:	2200      	movs	r2, #0
 800646c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800646e:	4b10      	ldr	r3, [pc, #64]	@ (80064b0 <xTaskResumeAll+0x130>)
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d009      	beq.n	800648a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006476:	2301      	movs	r3, #1
 8006478:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800647a:	4b0f      	ldr	r3, [pc, #60]	@ (80064b8 <xTaskResumeAll+0x138>)
 800647c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006480:	601a      	str	r2, [r3, #0]
 8006482:	f3bf 8f4f 	dsb	sy
 8006486:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800648a:	f001 f9ff 	bl	800788c <vPortExitCritical>

	return xAlreadyYielded;
 800648e:	68bb      	ldr	r3, [r7, #8]
}
 8006490:	4618      	mov	r0, r3
 8006492:	3710      	adds	r7, #16
 8006494:	46bd      	mov	sp, r7
 8006496:	bd80      	pop	{r7, pc}
 8006498:	20000e6c 	.word	0x20000e6c
 800649c:	20000e44 	.word	0x20000e44
 80064a0:	20000e04 	.word	0x20000e04
 80064a4:	20000e4c 	.word	0x20000e4c
 80064a8:	20000974 	.word	0x20000974
 80064ac:	20000970 	.word	0x20000970
 80064b0:	20000e58 	.word	0x20000e58
 80064b4:	20000e54 	.word	0x20000e54
 80064b8:	e000ed04 	.word	0xe000ed04

080064bc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80064bc:	b480      	push	{r7}
 80064be:	b083      	sub	sp, #12
 80064c0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80064c2:	4b05      	ldr	r3, [pc, #20]	@ (80064d8 <xTaskGetTickCount+0x1c>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80064c8:	687b      	ldr	r3, [r7, #4]
}
 80064ca:	4618      	mov	r0, r3
 80064cc:	370c      	adds	r7, #12
 80064ce:	46bd      	mov	sp, r7
 80064d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d4:	4770      	bx	lr
 80064d6:	bf00      	nop
 80064d8:	20000e48 	.word	0x20000e48

080064dc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b086      	sub	sp, #24
 80064e0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80064e2:	2300      	movs	r3, #0
 80064e4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80064e6:	4b4f      	ldr	r3, [pc, #316]	@ (8006624 <xTaskIncrementTick+0x148>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	f040 8090 	bne.w	8006610 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80064f0:	4b4d      	ldr	r3, [pc, #308]	@ (8006628 <xTaskIncrementTick+0x14c>)
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	3301      	adds	r3, #1
 80064f6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80064f8:	4a4b      	ldr	r2, [pc, #300]	@ (8006628 <xTaskIncrementTick+0x14c>)
 80064fa:	693b      	ldr	r3, [r7, #16]
 80064fc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80064fe:	693b      	ldr	r3, [r7, #16]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d121      	bne.n	8006548 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006504:	4b49      	ldr	r3, [pc, #292]	@ (800662c <xTaskIncrementTick+0x150>)
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	2b00      	cmp	r3, #0
 800650c:	d00b      	beq.n	8006526 <xTaskIncrementTick+0x4a>
	__asm volatile
 800650e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006512:	f383 8811 	msr	BASEPRI, r3
 8006516:	f3bf 8f6f 	isb	sy
 800651a:	f3bf 8f4f 	dsb	sy
 800651e:	603b      	str	r3, [r7, #0]
}
 8006520:	bf00      	nop
 8006522:	bf00      	nop
 8006524:	e7fd      	b.n	8006522 <xTaskIncrementTick+0x46>
 8006526:	4b41      	ldr	r3, [pc, #260]	@ (800662c <xTaskIncrementTick+0x150>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	60fb      	str	r3, [r7, #12]
 800652c:	4b40      	ldr	r3, [pc, #256]	@ (8006630 <xTaskIncrementTick+0x154>)
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	4a3e      	ldr	r2, [pc, #248]	@ (800662c <xTaskIncrementTick+0x150>)
 8006532:	6013      	str	r3, [r2, #0]
 8006534:	4a3e      	ldr	r2, [pc, #248]	@ (8006630 <xTaskIncrementTick+0x154>)
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	6013      	str	r3, [r2, #0]
 800653a:	4b3e      	ldr	r3, [pc, #248]	@ (8006634 <xTaskIncrementTick+0x158>)
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	3301      	adds	r3, #1
 8006540:	4a3c      	ldr	r2, [pc, #240]	@ (8006634 <xTaskIncrementTick+0x158>)
 8006542:	6013      	str	r3, [r2, #0]
 8006544:	f000 fae2 	bl	8006b0c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006548:	4b3b      	ldr	r3, [pc, #236]	@ (8006638 <xTaskIncrementTick+0x15c>)
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	693a      	ldr	r2, [r7, #16]
 800654e:	429a      	cmp	r2, r3
 8006550:	d349      	bcc.n	80065e6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006552:	4b36      	ldr	r3, [pc, #216]	@ (800662c <xTaskIncrementTick+0x150>)
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d104      	bne.n	8006566 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800655c:	4b36      	ldr	r3, [pc, #216]	@ (8006638 <xTaskIncrementTick+0x15c>)
 800655e:	f04f 32ff 	mov.w	r2, #4294967295
 8006562:	601a      	str	r2, [r3, #0]
					break;
 8006564:	e03f      	b.n	80065e6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006566:	4b31      	ldr	r3, [pc, #196]	@ (800662c <xTaskIncrementTick+0x150>)
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	68db      	ldr	r3, [r3, #12]
 800656c:	68db      	ldr	r3, [r3, #12]
 800656e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006570:	68bb      	ldr	r3, [r7, #8]
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006576:	693a      	ldr	r2, [r7, #16]
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	429a      	cmp	r2, r3
 800657c:	d203      	bcs.n	8006586 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800657e:	4a2e      	ldr	r2, [pc, #184]	@ (8006638 <xTaskIncrementTick+0x15c>)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006584:	e02f      	b.n	80065e6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006586:	68bb      	ldr	r3, [r7, #8]
 8006588:	3304      	adds	r3, #4
 800658a:	4618      	mov	r0, r3
 800658c:	f7fe fc30 	bl	8004df0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006590:	68bb      	ldr	r3, [r7, #8]
 8006592:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006594:	2b00      	cmp	r3, #0
 8006596:	d004      	beq.n	80065a2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006598:	68bb      	ldr	r3, [r7, #8]
 800659a:	3318      	adds	r3, #24
 800659c:	4618      	mov	r0, r3
 800659e:	f7fe fc27 	bl	8004df0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80065a2:	68bb      	ldr	r3, [r7, #8]
 80065a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065a6:	4b25      	ldr	r3, [pc, #148]	@ (800663c <xTaskIncrementTick+0x160>)
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	429a      	cmp	r2, r3
 80065ac:	d903      	bls.n	80065b6 <xTaskIncrementTick+0xda>
 80065ae:	68bb      	ldr	r3, [r7, #8]
 80065b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065b2:	4a22      	ldr	r2, [pc, #136]	@ (800663c <xTaskIncrementTick+0x160>)
 80065b4:	6013      	str	r3, [r2, #0]
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065ba:	4613      	mov	r3, r2
 80065bc:	009b      	lsls	r3, r3, #2
 80065be:	4413      	add	r3, r2
 80065c0:	009b      	lsls	r3, r3, #2
 80065c2:	4a1f      	ldr	r2, [pc, #124]	@ (8006640 <xTaskIncrementTick+0x164>)
 80065c4:	441a      	add	r2, r3
 80065c6:	68bb      	ldr	r3, [r7, #8]
 80065c8:	3304      	adds	r3, #4
 80065ca:	4619      	mov	r1, r3
 80065cc:	4610      	mov	r0, r2
 80065ce:	f7fe fbb2 	bl	8004d36 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80065d2:	68bb      	ldr	r3, [r7, #8]
 80065d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065d6:	4b1b      	ldr	r3, [pc, #108]	@ (8006644 <xTaskIncrementTick+0x168>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065dc:	429a      	cmp	r2, r3
 80065de:	d3b8      	bcc.n	8006552 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80065e0:	2301      	movs	r3, #1
 80065e2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80065e4:	e7b5      	b.n	8006552 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80065e6:	4b17      	ldr	r3, [pc, #92]	@ (8006644 <xTaskIncrementTick+0x168>)
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065ec:	4914      	ldr	r1, [pc, #80]	@ (8006640 <xTaskIncrementTick+0x164>)
 80065ee:	4613      	mov	r3, r2
 80065f0:	009b      	lsls	r3, r3, #2
 80065f2:	4413      	add	r3, r2
 80065f4:	009b      	lsls	r3, r3, #2
 80065f6:	440b      	add	r3, r1
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	2b01      	cmp	r3, #1
 80065fc:	d901      	bls.n	8006602 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80065fe:	2301      	movs	r3, #1
 8006600:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006602:	4b11      	ldr	r3, [pc, #68]	@ (8006648 <xTaskIncrementTick+0x16c>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d007      	beq.n	800661a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800660a:	2301      	movs	r3, #1
 800660c:	617b      	str	r3, [r7, #20]
 800660e:	e004      	b.n	800661a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006610:	4b0e      	ldr	r3, [pc, #56]	@ (800664c <xTaskIncrementTick+0x170>)
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	3301      	adds	r3, #1
 8006616:	4a0d      	ldr	r2, [pc, #52]	@ (800664c <xTaskIncrementTick+0x170>)
 8006618:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800661a:	697b      	ldr	r3, [r7, #20]
}
 800661c:	4618      	mov	r0, r3
 800661e:	3718      	adds	r7, #24
 8006620:	46bd      	mov	sp, r7
 8006622:	bd80      	pop	{r7, pc}
 8006624:	20000e6c 	.word	0x20000e6c
 8006628:	20000e48 	.word	0x20000e48
 800662c:	20000dfc 	.word	0x20000dfc
 8006630:	20000e00 	.word	0x20000e00
 8006634:	20000e5c 	.word	0x20000e5c
 8006638:	20000e64 	.word	0x20000e64
 800663c:	20000e4c 	.word	0x20000e4c
 8006640:	20000974 	.word	0x20000974
 8006644:	20000970 	.word	0x20000970
 8006648:	20000e58 	.word	0x20000e58
 800664c:	20000e54 	.word	0x20000e54

08006650 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006650:	b480      	push	{r7}
 8006652:	b085      	sub	sp, #20
 8006654:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006656:	4b2b      	ldr	r3, [pc, #172]	@ (8006704 <vTaskSwitchContext+0xb4>)
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	2b00      	cmp	r3, #0
 800665c:	d003      	beq.n	8006666 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800665e:	4b2a      	ldr	r3, [pc, #168]	@ (8006708 <vTaskSwitchContext+0xb8>)
 8006660:	2201      	movs	r2, #1
 8006662:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006664:	e047      	b.n	80066f6 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8006666:	4b28      	ldr	r3, [pc, #160]	@ (8006708 <vTaskSwitchContext+0xb8>)
 8006668:	2200      	movs	r2, #0
 800666a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800666c:	4b27      	ldr	r3, [pc, #156]	@ (800670c <vTaskSwitchContext+0xbc>)
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	60fb      	str	r3, [r7, #12]
 8006672:	e011      	b.n	8006698 <vTaskSwitchContext+0x48>
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d10b      	bne.n	8006692 <vTaskSwitchContext+0x42>
	__asm volatile
 800667a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800667e:	f383 8811 	msr	BASEPRI, r3
 8006682:	f3bf 8f6f 	isb	sy
 8006686:	f3bf 8f4f 	dsb	sy
 800668a:	607b      	str	r3, [r7, #4]
}
 800668c:	bf00      	nop
 800668e:	bf00      	nop
 8006690:	e7fd      	b.n	800668e <vTaskSwitchContext+0x3e>
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	3b01      	subs	r3, #1
 8006696:	60fb      	str	r3, [r7, #12]
 8006698:	491d      	ldr	r1, [pc, #116]	@ (8006710 <vTaskSwitchContext+0xc0>)
 800669a:	68fa      	ldr	r2, [r7, #12]
 800669c:	4613      	mov	r3, r2
 800669e:	009b      	lsls	r3, r3, #2
 80066a0:	4413      	add	r3, r2
 80066a2:	009b      	lsls	r3, r3, #2
 80066a4:	440b      	add	r3, r1
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d0e3      	beq.n	8006674 <vTaskSwitchContext+0x24>
 80066ac:	68fa      	ldr	r2, [r7, #12]
 80066ae:	4613      	mov	r3, r2
 80066b0:	009b      	lsls	r3, r3, #2
 80066b2:	4413      	add	r3, r2
 80066b4:	009b      	lsls	r3, r3, #2
 80066b6:	4a16      	ldr	r2, [pc, #88]	@ (8006710 <vTaskSwitchContext+0xc0>)
 80066b8:	4413      	add	r3, r2
 80066ba:	60bb      	str	r3, [r7, #8]
 80066bc:	68bb      	ldr	r3, [r7, #8]
 80066be:	685b      	ldr	r3, [r3, #4]
 80066c0:	685a      	ldr	r2, [r3, #4]
 80066c2:	68bb      	ldr	r3, [r7, #8]
 80066c4:	605a      	str	r2, [r3, #4]
 80066c6:	68bb      	ldr	r3, [r7, #8]
 80066c8:	685a      	ldr	r2, [r3, #4]
 80066ca:	68bb      	ldr	r3, [r7, #8]
 80066cc:	3308      	adds	r3, #8
 80066ce:	429a      	cmp	r2, r3
 80066d0:	d104      	bne.n	80066dc <vTaskSwitchContext+0x8c>
 80066d2:	68bb      	ldr	r3, [r7, #8]
 80066d4:	685b      	ldr	r3, [r3, #4]
 80066d6:	685a      	ldr	r2, [r3, #4]
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	605a      	str	r2, [r3, #4]
 80066dc:	68bb      	ldr	r3, [r7, #8]
 80066de:	685b      	ldr	r3, [r3, #4]
 80066e0:	68db      	ldr	r3, [r3, #12]
 80066e2:	4a0c      	ldr	r2, [pc, #48]	@ (8006714 <vTaskSwitchContext+0xc4>)
 80066e4:	6013      	str	r3, [r2, #0]
 80066e6:	4a09      	ldr	r2, [pc, #36]	@ (800670c <vTaskSwitchContext+0xbc>)
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80066ec:	4b09      	ldr	r3, [pc, #36]	@ (8006714 <vTaskSwitchContext+0xc4>)
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	3354      	adds	r3, #84	@ 0x54
 80066f2:	4a09      	ldr	r2, [pc, #36]	@ (8006718 <vTaskSwitchContext+0xc8>)
 80066f4:	6013      	str	r3, [r2, #0]
}
 80066f6:	bf00      	nop
 80066f8:	3714      	adds	r7, #20
 80066fa:	46bd      	mov	sp, r7
 80066fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006700:	4770      	bx	lr
 8006702:	bf00      	nop
 8006704:	20000e6c 	.word	0x20000e6c
 8006708:	20000e58 	.word	0x20000e58
 800670c:	20000e4c 	.word	0x20000e4c
 8006710:	20000974 	.word	0x20000974
 8006714:	20000970 	.word	0x20000970
 8006718:	20000014 	.word	0x20000014

0800671c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800671c:	b580      	push	{r7, lr}
 800671e:	b084      	sub	sp, #16
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
 8006724:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d10b      	bne.n	8006744 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800672c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006730:	f383 8811 	msr	BASEPRI, r3
 8006734:	f3bf 8f6f 	isb	sy
 8006738:	f3bf 8f4f 	dsb	sy
 800673c:	60fb      	str	r3, [r7, #12]
}
 800673e:	bf00      	nop
 8006740:	bf00      	nop
 8006742:	e7fd      	b.n	8006740 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006744:	4b07      	ldr	r3, [pc, #28]	@ (8006764 <vTaskPlaceOnEventList+0x48>)
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	3318      	adds	r3, #24
 800674a:	4619      	mov	r1, r3
 800674c:	6878      	ldr	r0, [r7, #4]
 800674e:	f7fe fb16 	bl	8004d7e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006752:	2101      	movs	r1, #1
 8006754:	6838      	ldr	r0, [r7, #0]
 8006756:	f000 fb87 	bl	8006e68 <prvAddCurrentTaskToDelayedList>
}
 800675a:	bf00      	nop
 800675c:	3710      	adds	r7, #16
 800675e:	46bd      	mov	sp, r7
 8006760:	bd80      	pop	{r7, pc}
 8006762:	bf00      	nop
 8006764:	20000970 	.word	0x20000970

08006768 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006768:	b580      	push	{r7, lr}
 800676a:	b086      	sub	sp, #24
 800676c:	af00      	add	r7, sp, #0
 800676e:	60f8      	str	r0, [r7, #12]
 8006770:	60b9      	str	r1, [r7, #8]
 8006772:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d10b      	bne.n	8006792 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800677a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800677e:	f383 8811 	msr	BASEPRI, r3
 8006782:	f3bf 8f6f 	isb	sy
 8006786:	f3bf 8f4f 	dsb	sy
 800678a:	617b      	str	r3, [r7, #20]
}
 800678c:	bf00      	nop
 800678e:	bf00      	nop
 8006790:	e7fd      	b.n	800678e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006792:	4b0a      	ldr	r3, [pc, #40]	@ (80067bc <vTaskPlaceOnEventListRestricted+0x54>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	3318      	adds	r3, #24
 8006798:	4619      	mov	r1, r3
 800679a:	68f8      	ldr	r0, [r7, #12]
 800679c:	f7fe facb 	bl	8004d36 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d002      	beq.n	80067ac <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80067a6:	f04f 33ff 	mov.w	r3, #4294967295
 80067aa:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80067ac:	6879      	ldr	r1, [r7, #4]
 80067ae:	68b8      	ldr	r0, [r7, #8]
 80067b0:	f000 fb5a 	bl	8006e68 <prvAddCurrentTaskToDelayedList>
	}
 80067b4:	bf00      	nop
 80067b6:	3718      	adds	r7, #24
 80067b8:	46bd      	mov	sp, r7
 80067ba:	bd80      	pop	{r7, pc}
 80067bc:	20000970 	.word	0x20000970

080067c0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b086      	sub	sp, #24
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	68db      	ldr	r3, [r3, #12]
 80067cc:	68db      	ldr	r3, [r3, #12]
 80067ce:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80067d0:	693b      	ldr	r3, [r7, #16]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d10b      	bne.n	80067ee <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80067d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067da:	f383 8811 	msr	BASEPRI, r3
 80067de:	f3bf 8f6f 	isb	sy
 80067e2:	f3bf 8f4f 	dsb	sy
 80067e6:	60fb      	str	r3, [r7, #12]
}
 80067e8:	bf00      	nop
 80067ea:	bf00      	nop
 80067ec:	e7fd      	b.n	80067ea <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80067ee:	693b      	ldr	r3, [r7, #16]
 80067f0:	3318      	adds	r3, #24
 80067f2:	4618      	mov	r0, r3
 80067f4:	f7fe fafc 	bl	8004df0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80067f8:	4b1d      	ldr	r3, [pc, #116]	@ (8006870 <xTaskRemoveFromEventList+0xb0>)
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d11d      	bne.n	800683c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006800:	693b      	ldr	r3, [r7, #16]
 8006802:	3304      	adds	r3, #4
 8006804:	4618      	mov	r0, r3
 8006806:	f7fe faf3 	bl	8004df0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800680a:	693b      	ldr	r3, [r7, #16]
 800680c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800680e:	4b19      	ldr	r3, [pc, #100]	@ (8006874 <xTaskRemoveFromEventList+0xb4>)
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	429a      	cmp	r2, r3
 8006814:	d903      	bls.n	800681e <xTaskRemoveFromEventList+0x5e>
 8006816:	693b      	ldr	r3, [r7, #16]
 8006818:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800681a:	4a16      	ldr	r2, [pc, #88]	@ (8006874 <xTaskRemoveFromEventList+0xb4>)
 800681c:	6013      	str	r3, [r2, #0]
 800681e:	693b      	ldr	r3, [r7, #16]
 8006820:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006822:	4613      	mov	r3, r2
 8006824:	009b      	lsls	r3, r3, #2
 8006826:	4413      	add	r3, r2
 8006828:	009b      	lsls	r3, r3, #2
 800682a:	4a13      	ldr	r2, [pc, #76]	@ (8006878 <xTaskRemoveFromEventList+0xb8>)
 800682c:	441a      	add	r2, r3
 800682e:	693b      	ldr	r3, [r7, #16]
 8006830:	3304      	adds	r3, #4
 8006832:	4619      	mov	r1, r3
 8006834:	4610      	mov	r0, r2
 8006836:	f7fe fa7e 	bl	8004d36 <vListInsertEnd>
 800683a:	e005      	b.n	8006848 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800683c:	693b      	ldr	r3, [r7, #16]
 800683e:	3318      	adds	r3, #24
 8006840:	4619      	mov	r1, r3
 8006842:	480e      	ldr	r0, [pc, #56]	@ (800687c <xTaskRemoveFromEventList+0xbc>)
 8006844:	f7fe fa77 	bl	8004d36 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006848:	693b      	ldr	r3, [r7, #16]
 800684a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800684c:	4b0c      	ldr	r3, [pc, #48]	@ (8006880 <xTaskRemoveFromEventList+0xc0>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006852:	429a      	cmp	r2, r3
 8006854:	d905      	bls.n	8006862 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006856:	2301      	movs	r3, #1
 8006858:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800685a:	4b0a      	ldr	r3, [pc, #40]	@ (8006884 <xTaskRemoveFromEventList+0xc4>)
 800685c:	2201      	movs	r2, #1
 800685e:	601a      	str	r2, [r3, #0]
 8006860:	e001      	b.n	8006866 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006862:	2300      	movs	r3, #0
 8006864:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006866:	697b      	ldr	r3, [r7, #20]
}
 8006868:	4618      	mov	r0, r3
 800686a:	3718      	adds	r7, #24
 800686c:	46bd      	mov	sp, r7
 800686e:	bd80      	pop	{r7, pc}
 8006870:	20000e6c 	.word	0x20000e6c
 8006874:	20000e4c 	.word	0x20000e4c
 8006878:	20000974 	.word	0x20000974
 800687c:	20000e04 	.word	0x20000e04
 8006880:	20000970 	.word	0x20000970
 8006884:	20000e58 	.word	0x20000e58

08006888 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006888:	b480      	push	{r7}
 800688a:	b083      	sub	sp, #12
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006890:	4b06      	ldr	r3, [pc, #24]	@ (80068ac <vTaskInternalSetTimeOutState+0x24>)
 8006892:	681a      	ldr	r2, [r3, #0]
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006898:	4b05      	ldr	r3, [pc, #20]	@ (80068b0 <vTaskInternalSetTimeOutState+0x28>)
 800689a:	681a      	ldr	r2, [r3, #0]
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	605a      	str	r2, [r3, #4]
}
 80068a0:	bf00      	nop
 80068a2:	370c      	adds	r7, #12
 80068a4:	46bd      	mov	sp, r7
 80068a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068aa:	4770      	bx	lr
 80068ac:	20000e5c 	.word	0x20000e5c
 80068b0:	20000e48 	.word	0x20000e48

080068b4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b088      	sub	sp, #32
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
 80068bc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d10b      	bne.n	80068dc <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80068c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068c8:	f383 8811 	msr	BASEPRI, r3
 80068cc:	f3bf 8f6f 	isb	sy
 80068d0:	f3bf 8f4f 	dsb	sy
 80068d4:	613b      	str	r3, [r7, #16]
}
 80068d6:	bf00      	nop
 80068d8:	bf00      	nop
 80068da:	e7fd      	b.n	80068d8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d10b      	bne.n	80068fa <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80068e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068e6:	f383 8811 	msr	BASEPRI, r3
 80068ea:	f3bf 8f6f 	isb	sy
 80068ee:	f3bf 8f4f 	dsb	sy
 80068f2:	60fb      	str	r3, [r7, #12]
}
 80068f4:	bf00      	nop
 80068f6:	bf00      	nop
 80068f8:	e7fd      	b.n	80068f6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80068fa:	f000 ff95 	bl	8007828 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80068fe:	4b1d      	ldr	r3, [pc, #116]	@ (8006974 <xTaskCheckForTimeOut+0xc0>)
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	685b      	ldr	r3, [r3, #4]
 8006908:	69ba      	ldr	r2, [r7, #24]
 800690a:	1ad3      	subs	r3, r2, r3
 800690c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006916:	d102      	bne.n	800691e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006918:	2300      	movs	r3, #0
 800691a:	61fb      	str	r3, [r7, #28]
 800691c:	e023      	b.n	8006966 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681a      	ldr	r2, [r3, #0]
 8006922:	4b15      	ldr	r3, [pc, #84]	@ (8006978 <xTaskCheckForTimeOut+0xc4>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	429a      	cmp	r2, r3
 8006928:	d007      	beq.n	800693a <xTaskCheckForTimeOut+0x86>
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	685b      	ldr	r3, [r3, #4]
 800692e:	69ba      	ldr	r2, [r7, #24]
 8006930:	429a      	cmp	r2, r3
 8006932:	d302      	bcc.n	800693a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006934:	2301      	movs	r3, #1
 8006936:	61fb      	str	r3, [r7, #28]
 8006938:	e015      	b.n	8006966 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800693a:	683b      	ldr	r3, [r7, #0]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	697a      	ldr	r2, [r7, #20]
 8006940:	429a      	cmp	r2, r3
 8006942:	d20b      	bcs.n	800695c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	681a      	ldr	r2, [r3, #0]
 8006948:	697b      	ldr	r3, [r7, #20]
 800694a:	1ad2      	subs	r2, r2, r3
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006950:	6878      	ldr	r0, [r7, #4]
 8006952:	f7ff ff99 	bl	8006888 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006956:	2300      	movs	r3, #0
 8006958:	61fb      	str	r3, [r7, #28]
 800695a:	e004      	b.n	8006966 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	2200      	movs	r2, #0
 8006960:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006962:	2301      	movs	r3, #1
 8006964:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006966:	f000 ff91 	bl	800788c <vPortExitCritical>

	return xReturn;
 800696a:	69fb      	ldr	r3, [r7, #28]
}
 800696c:	4618      	mov	r0, r3
 800696e:	3720      	adds	r7, #32
 8006970:	46bd      	mov	sp, r7
 8006972:	bd80      	pop	{r7, pc}
 8006974:	20000e48 	.word	0x20000e48
 8006978:	20000e5c 	.word	0x20000e5c

0800697c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800697c:	b480      	push	{r7}
 800697e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006980:	4b03      	ldr	r3, [pc, #12]	@ (8006990 <vTaskMissedYield+0x14>)
 8006982:	2201      	movs	r2, #1
 8006984:	601a      	str	r2, [r3, #0]
}
 8006986:	bf00      	nop
 8006988:	46bd      	mov	sp, r7
 800698a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698e:	4770      	bx	lr
 8006990:	20000e58 	.word	0x20000e58

08006994 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006994:	b580      	push	{r7, lr}
 8006996:	b082      	sub	sp, #8
 8006998:	af00      	add	r7, sp, #0
 800699a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800699c:	f000 f852 	bl	8006a44 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80069a0:	4b06      	ldr	r3, [pc, #24]	@ (80069bc <prvIdleTask+0x28>)
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	2b01      	cmp	r3, #1
 80069a6:	d9f9      	bls.n	800699c <prvIdleTask+0x8>
			{
				taskYIELD();
 80069a8:	4b05      	ldr	r3, [pc, #20]	@ (80069c0 <prvIdleTask+0x2c>)
 80069aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80069ae:	601a      	str	r2, [r3, #0]
 80069b0:	f3bf 8f4f 	dsb	sy
 80069b4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80069b8:	e7f0      	b.n	800699c <prvIdleTask+0x8>
 80069ba:	bf00      	nop
 80069bc:	20000974 	.word	0x20000974
 80069c0:	e000ed04 	.word	0xe000ed04

080069c4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b082      	sub	sp, #8
 80069c8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80069ca:	2300      	movs	r3, #0
 80069cc:	607b      	str	r3, [r7, #4]
 80069ce:	e00c      	b.n	80069ea <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80069d0:	687a      	ldr	r2, [r7, #4]
 80069d2:	4613      	mov	r3, r2
 80069d4:	009b      	lsls	r3, r3, #2
 80069d6:	4413      	add	r3, r2
 80069d8:	009b      	lsls	r3, r3, #2
 80069da:	4a12      	ldr	r2, [pc, #72]	@ (8006a24 <prvInitialiseTaskLists+0x60>)
 80069dc:	4413      	add	r3, r2
 80069de:	4618      	mov	r0, r3
 80069e0:	f7fe f97c 	bl	8004cdc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	3301      	adds	r3, #1
 80069e8:	607b      	str	r3, [r7, #4]
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2b37      	cmp	r3, #55	@ 0x37
 80069ee:	d9ef      	bls.n	80069d0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80069f0:	480d      	ldr	r0, [pc, #52]	@ (8006a28 <prvInitialiseTaskLists+0x64>)
 80069f2:	f7fe f973 	bl	8004cdc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80069f6:	480d      	ldr	r0, [pc, #52]	@ (8006a2c <prvInitialiseTaskLists+0x68>)
 80069f8:	f7fe f970 	bl	8004cdc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80069fc:	480c      	ldr	r0, [pc, #48]	@ (8006a30 <prvInitialiseTaskLists+0x6c>)
 80069fe:	f7fe f96d 	bl	8004cdc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006a02:	480c      	ldr	r0, [pc, #48]	@ (8006a34 <prvInitialiseTaskLists+0x70>)
 8006a04:	f7fe f96a 	bl	8004cdc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006a08:	480b      	ldr	r0, [pc, #44]	@ (8006a38 <prvInitialiseTaskLists+0x74>)
 8006a0a:	f7fe f967 	bl	8004cdc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006a0e:	4b0b      	ldr	r3, [pc, #44]	@ (8006a3c <prvInitialiseTaskLists+0x78>)
 8006a10:	4a05      	ldr	r2, [pc, #20]	@ (8006a28 <prvInitialiseTaskLists+0x64>)
 8006a12:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006a14:	4b0a      	ldr	r3, [pc, #40]	@ (8006a40 <prvInitialiseTaskLists+0x7c>)
 8006a16:	4a05      	ldr	r2, [pc, #20]	@ (8006a2c <prvInitialiseTaskLists+0x68>)
 8006a18:	601a      	str	r2, [r3, #0]
}
 8006a1a:	bf00      	nop
 8006a1c:	3708      	adds	r7, #8
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	bd80      	pop	{r7, pc}
 8006a22:	bf00      	nop
 8006a24:	20000974 	.word	0x20000974
 8006a28:	20000dd4 	.word	0x20000dd4
 8006a2c:	20000de8 	.word	0x20000de8
 8006a30:	20000e04 	.word	0x20000e04
 8006a34:	20000e18 	.word	0x20000e18
 8006a38:	20000e30 	.word	0x20000e30
 8006a3c:	20000dfc 	.word	0x20000dfc
 8006a40:	20000e00 	.word	0x20000e00

08006a44 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b082      	sub	sp, #8
 8006a48:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006a4a:	e019      	b.n	8006a80 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006a4c:	f000 feec 	bl	8007828 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a50:	4b10      	ldr	r3, [pc, #64]	@ (8006a94 <prvCheckTasksWaitingTermination+0x50>)
 8006a52:	68db      	ldr	r3, [r3, #12]
 8006a54:	68db      	ldr	r3, [r3, #12]
 8006a56:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	3304      	adds	r3, #4
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	f7fe f9c7 	bl	8004df0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006a62:	4b0d      	ldr	r3, [pc, #52]	@ (8006a98 <prvCheckTasksWaitingTermination+0x54>)
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	3b01      	subs	r3, #1
 8006a68:	4a0b      	ldr	r2, [pc, #44]	@ (8006a98 <prvCheckTasksWaitingTermination+0x54>)
 8006a6a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006a6c:	4b0b      	ldr	r3, [pc, #44]	@ (8006a9c <prvCheckTasksWaitingTermination+0x58>)
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	3b01      	subs	r3, #1
 8006a72:	4a0a      	ldr	r2, [pc, #40]	@ (8006a9c <prvCheckTasksWaitingTermination+0x58>)
 8006a74:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006a76:	f000 ff09 	bl	800788c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006a7a:	6878      	ldr	r0, [r7, #4]
 8006a7c:	f000 f810 	bl	8006aa0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006a80:	4b06      	ldr	r3, [pc, #24]	@ (8006a9c <prvCheckTasksWaitingTermination+0x58>)
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d1e1      	bne.n	8006a4c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006a88:	bf00      	nop
 8006a8a:	bf00      	nop
 8006a8c:	3708      	adds	r7, #8
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	bd80      	pop	{r7, pc}
 8006a92:	bf00      	nop
 8006a94:	20000e18 	.word	0x20000e18
 8006a98:	20000e44 	.word	0x20000e44
 8006a9c:	20000e2c 	.word	0x20000e2c

08006aa0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b084      	sub	sp, #16
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	3354      	adds	r3, #84	@ 0x54
 8006aac:	4618      	mov	r0, r3
 8006aae:	f001 f9f5 	bl	8007e9c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d108      	bne.n	8006ace <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	f001 f8a1 	bl	8007c08 <vPortFree>
				vPortFree( pxTCB );
 8006ac6:	6878      	ldr	r0, [r7, #4]
 8006ac8:	f001 f89e 	bl	8007c08 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006acc:	e019      	b.n	8006b02 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006ad4:	2b01      	cmp	r3, #1
 8006ad6:	d103      	bne.n	8006ae0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006ad8:	6878      	ldr	r0, [r7, #4]
 8006ada:	f001 f895 	bl	8007c08 <vPortFree>
	}
 8006ade:	e010      	b.n	8006b02 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006ae6:	2b02      	cmp	r3, #2
 8006ae8:	d00b      	beq.n	8006b02 <prvDeleteTCB+0x62>
	__asm volatile
 8006aea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006aee:	f383 8811 	msr	BASEPRI, r3
 8006af2:	f3bf 8f6f 	isb	sy
 8006af6:	f3bf 8f4f 	dsb	sy
 8006afa:	60fb      	str	r3, [r7, #12]
}
 8006afc:	bf00      	nop
 8006afe:	bf00      	nop
 8006b00:	e7fd      	b.n	8006afe <prvDeleteTCB+0x5e>
	}
 8006b02:	bf00      	nop
 8006b04:	3710      	adds	r7, #16
 8006b06:	46bd      	mov	sp, r7
 8006b08:	bd80      	pop	{r7, pc}
	...

08006b0c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006b0c:	b480      	push	{r7}
 8006b0e:	b083      	sub	sp, #12
 8006b10:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006b12:	4b0c      	ldr	r3, [pc, #48]	@ (8006b44 <prvResetNextTaskUnblockTime+0x38>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d104      	bne.n	8006b26 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006b1c:	4b0a      	ldr	r3, [pc, #40]	@ (8006b48 <prvResetNextTaskUnblockTime+0x3c>)
 8006b1e:	f04f 32ff 	mov.w	r2, #4294967295
 8006b22:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006b24:	e008      	b.n	8006b38 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b26:	4b07      	ldr	r3, [pc, #28]	@ (8006b44 <prvResetNextTaskUnblockTime+0x38>)
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	68db      	ldr	r3, [r3, #12]
 8006b2c:	68db      	ldr	r3, [r3, #12]
 8006b2e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	685b      	ldr	r3, [r3, #4]
 8006b34:	4a04      	ldr	r2, [pc, #16]	@ (8006b48 <prvResetNextTaskUnblockTime+0x3c>)
 8006b36:	6013      	str	r3, [r2, #0]
}
 8006b38:	bf00      	nop
 8006b3a:	370c      	adds	r7, #12
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b42:	4770      	bx	lr
 8006b44:	20000dfc 	.word	0x20000dfc
 8006b48:	20000e64 	.word	0x20000e64

08006b4c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006b4c:	b480      	push	{r7}
 8006b4e:	b083      	sub	sp, #12
 8006b50:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006b52:	4b0b      	ldr	r3, [pc, #44]	@ (8006b80 <xTaskGetSchedulerState+0x34>)
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d102      	bne.n	8006b60 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	607b      	str	r3, [r7, #4]
 8006b5e:	e008      	b.n	8006b72 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006b60:	4b08      	ldr	r3, [pc, #32]	@ (8006b84 <xTaskGetSchedulerState+0x38>)
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d102      	bne.n	8006b6e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006b68:	2302      	movs	r3, #2
 8006b6a:	607b      	str	r3, [r7, #4]
 8006b6c:	e001      	b.n	8006b72 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006b6e:	2300      	movs	r3, #0
 8006b70:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006b72:	687b      	ldr	r3, [r7, #4]
	}
 8006b74:	4618      	mov	r0, r3
 8006b76:	370c      	adds	r7, #12
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7e:	4770      	bx	lr
 8006b80:	20000e50 	.word	0x20000e50
 8006b84:	20000e6c 	.word	0x20000e6c

08006b88 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b084      	sub	sp, #16
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006b94:	2300      	movs	r3, #0
 8006b96:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d051      	beq.n	8006c42 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006b9e:	68bb      	ldr	r3, [r7, #8]
 8006ba0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ba2:	4b2a      	ldr	r3, [pc, #168]	@ (8006c4c <xTaskPriorityInherit+0xc4>)
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ba8:	429a      	cmp	r2, r3
 8006baa:	d241      	bcs.n	8006c30 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006bac:	68bb      	ldr	r3, [r7, #8]
 8006bae:	699b      	ldr	r3, [r3, #24]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	db06      	blt.n	8006bc2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006bb4:	4b25      	ldr	r3, [pc, #148]	@ (8006c4c <xTaskPriorityInherit+0xc4>)
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bba:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006bbe:	68bb      	ldr	r3, [r7, #8]
 8006bc0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006bc2:	68bb      	ldr	r3, [r7, #8]
 8006bc4:	6959      	ldr	r1, [r3, #20]
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006bca:	4613      	mov	r3, r2
 8006bcc:	009b      	lsls	r3, r3, #2
 8006bce:	4413      	add	r3, r2
 8006bd0:	009b      	lsls	r3, r3, #2
 8006bd2:	4a1f      	ldr	r2, [pc, #124]	@ (8006c50 <xTaskPriorityInherit+0xc8>)
 8006bd4:	4413      	add	r3, r2
 8006bd6:	4299      	cmp	r1, r3
 8006bd8:	d122      	bne.n	8006c20 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006bda:	68bb      	ldr	r3, [r7, #8]
 8006bdc:	3304      	adds	r3, #4
 8006bde:	4618      	mov	r0, r3
 8006be0:	f7fe f906 	bl	8004df0 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006be4:	4b19      	ldr	r3, [pc, #100]	@ (8006c4c <xTaskPriorityInherit+0xc4>)
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006bea:	68bb      	ldr	r3, [r7, #8]
 8006bec:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006bee:	68bb      	ldr	r3, [r7, #8]
 8006bf0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006bf2:	4b18      	ldr	r3, [pc, #96]	@ (8006c54 <xTaskPriorityInherit+0xcc>)
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	429a      	cmp	r2, r3
 8006bf8:	d903      	bls.n	8006c02 <xTaskPriorityInherit+0x7a>
 8006bfa:	68bb      	ldr	r3, [r7, #8]
 8006bfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bfe:	4a15      	ldr	r2, [pc, #84]	@ (8006c54 <xTaskPriorityInherit+0xcc>)
 8006c00:	6013      	str	r3, [r2, #0]
 8006c02:	68bb      	ldr	r3, [r7, #8]
 8006c04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c06:	4613      	mov	r3, r2
 8006c08:	009b      	lsls	r3, r3, #2
 8006c0a:	4413      	add	r3, r2
 8006c0c:	009b      	lsls	r3, r3, #2
 8006c0e:	4a10      	ldr	r2, [pc, #64]	@ (8006c50 <xTaskPriorityInherit+0xc8>)
 8006c10:	441a      	add	r2, r3
 8006c12:	68bb      	ldr	r3, [r7, #8]
 8006c14:	3304      	adds	r3, #4
 8006c16:	4619      	mov	r1, r3
 8006c18:	4610      	mov	r0, r2
 8006c1a:	f7fe f88c 	bl	8004d36 <vListInsertEnd>
 8006c1e:	e004      	b.n	8006c2a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006c20:	4b0a      	ldr	r3, [pc, #40]	@ (8006c4c <xTaskPriorityInherit+0xc4>)
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c26:	68bb      	ldr	r3, [r7, #8]
 8006c28:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	60fb      	str	r3, [r7, #12]
 8006c2e:	e008      	b.n	8006c42 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006c34:	4b05      	ldr	r3, [pc, #20]	@ (8006c4c <xTaskPriorityInherit+0xc4>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c3a:	429a      	cmp	r2, r3
 8006c3c:	d201      	bcs.n	8006c42 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006c3e:	2301      	movs	r3, #1
 8006c40:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006c42:	68fb      	ldr	r3, [r7, #12]
	}
 8006c44:	4618      	mov	r0, r3
 8006c46:	3710      	adds	r7, #16
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	bd80      	pop	{r7, pc}
 8006c4c:	20000970 	.word	0x20000970
 8006c50:	20000974 	.word	0x20000974
 8006c54:	20000e4c 	.word	0x20000e4c

08006c58 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b086      	sub	sp, #24
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006c64:	2300      	movs	r3, #0
 8006c66:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d058      	beq.n	8006d20 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006c6e:	4b2f      	ldr	r3, [pc, #188]	@ (8006d2c <xTaskPriorityDisinherit+0xd4>)
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	693a      	ldr	r2, [r7, #16]
 8006c74:	429a      	cmp	r2, r3
 8006c76:	d00b      	beq.n	8006c90 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006c78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c7c:	f383 8811 	msr	BASEPRI, r3
 8006c80:	f3bf 8f6f 	isb	sy
 8006c84:	f3bf 8f4f 	dsb	sy
 8006c88:	60fb      	str	r3, [r7, #12]
}
 8006c8a:	bf00      	nop
 8006c8c:	bf00      	nop
 8006c8e:	e7fd      	b.n	8006c8c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006c90:	693b      	ldr	r3, [r7, #16]
 8006c92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d10b      	bne.n	8006cb0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006c98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c9c:	f383 8811 	msr	BASEPRI, r3
 8006ca0:	f3bf 8f6f 	isb	sy
 8006ca4:	f3bf 8f4f 	dsb	sy
 8006ca8:	60bb      	str	r3, [r7, #8]
}
 8006caa:	bf00      	nop
 8006cac:	bf00      	nop
 8006cae:	e7fd      	b.n	8006cac <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006cb0:	693b      	ldr	r3, [r7, #16]
 8006cb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006cb4:	1e5a      	subs	r2, r3, #1
 8006cb6:	693b      	ldr	r3, [r7, #16]
 8006cb8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006cba:	693b      	ldr	r3, [r7, #16]
 8006cbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cbe:	693b      	ldr	r3, [r7, #16]
 8006cc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006cc2:	429a      	cmp	r2, r3
 8006cc4:	d02c      	beq.n	8006d20 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006cc6:	693b      	ldr	r3, [r7, #16]
 8006cc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d128      	bne.n	8006d20 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006cce:	693b      	ldr	r3, [r7, #16]
 8006cd0:	3304      	adds	r3, #4
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	f7fe f88c 	bl	8004df0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006cd8:	693b      	ldr	r3, [r7, #16]
 8006cda:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006cdc:	693b      	ldr	r3, [r7, #16]
 8006cde:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ce0:	693b      	ldr	r3, [r7, #16]
 8006ce2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ce4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006ce8:	693b      	ldr	r3, [r7, #16]
 8006cea:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006cec:	693b      	ldr	r3, [r7, #16]
 8006cee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cf0:	4b0f      	ldr	r3, [pc, #60]	@ (8006d30 <xTaskPriorityDisinherit+0xd8>)
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	429a      	cmp	r2, r3
 8006cf6:	d903      	bls.n	8006d00 <xTaskPriorityDisinherit+0xa8>
 8006cf8:	693b      	ldr	r3, [r7, #16]
 8006cfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cfc:	4a0c      	ldr	r2, [pc, #48]	@ (8006d30 <xTaskPriorityDisinherit+0xd8>)
 8006cfe:	6013      	str	r3, [r2, #0]
 8006d00:	693b      	ldr	r3, [r7, #16]
 8006d02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d04:	4613      	mov	r3, r2
 8006d06:	009b      	lsls	r3, r3, #2
 8006d08:	4413      	add	r3, r2
 8006d0a:	009b      	lsls	r3, r3, #2
 8006d0c:	4a09      	ldr	r2, [pc, #36]	@ (8006d34 <xTaskPriorityDisinherit+0xdc>)
 8006d0e:	441a      	add	r2, r3
 8006d10:	693b      	ldr	r3, [r7, #16]
 8006d12:	3304      	adds	r3, #4
 8006d14:	4619      	mov	r1, r3
 8006d16:	4610      	mov	r0, r2
 8006d18:	f7fe f80d 	bl	8004d36 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006d20:	697b      	ldr	r3, [r7, #20]
	}
 8006d22:	4618      	mov	r0, r3
 8006d24:	3718      	adds	r7, #24
 8006d26:	46bd      	mov	sp, r7
 8006d28:	bd80      	pop	{r7, pc}
 8006d2a:	bf00      	nop
 8006d2c:	20000970 	.word	0x20000970
 8006d30:	20000e4c 	.word	0x20000e4c
 8006d34:	20000974 	.word	0x20000974

08006d38 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b088      	sub	sp, #32
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
 8006d40:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8006d46:	2301      	movs	r3, #1
 8006d48:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d06c      	beq.n	8006e2a <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006d50:	69bb      	ldr	r3, [r7, #24]
 8006d52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d10b      	bne.n	8006d70 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8006d58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d5c:	f383 8811 	msr	BASEPRI, r3
 8006d60:	f3bf 8f6f 	isb	sy
 8006d64:	f3bf 8f4f 	dsb	sy
 8006d68:	60fb      	str	r3, [r7, #12]
}
 8006d6a:	bf00      	nop
 8006d6c:	bf00      	nop
 8006d6e:	e7fd      	b.n	8006d6c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006d70:	69bb      	ldr	r3, [r7, #24]
 8006d72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d74:	683a      	ldr	r2, [r7, #0]
 8006d76:	429a      	cmp	r2, r3
 8006d78:	d902      	bls.n	8006d80 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	61fb      	str	r3, [r7, #28]
 8006d7e:	e002      	b.n	8006d86 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006d80:	69bb      	ldr	r3, [r7, #24]
 8006d82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d84:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8006d86:	69bb      	ldr	r3, [r7, #24]
 8006d88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d8a:	69fa      	ldr	r2, [r7, #28]
 8006d8c:	429a      	cmp	r2, r3
 8006d8e:	d04c      	beq.n	8006e2a <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006d90:	69bb      	ldr	r3, [r7, #24]
 8006d92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d94:	697a      	ldr	r2, [r7, #20]
 8006d96:	429a      	cmp	r2, r3
 8006d98:	d147      	bne.n	8006e2a <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006d9a:	4b26      	ldr	r3, [pc, #152]	@ (8006e34 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	69ba      	ldr	r2, [r7, #24]
 8006da0:	429a      	cmp	r2, r3
 8006da2:	d10b      	bne.n	8006dbc <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8006da4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006da8:	f383 8811 	msr	BASEPRI, r3
 8006dac:	f3bf 8f6f 	isb	sy
 8006db0:	f3bf 8f4f 	dsb	sy
 8006db4:	60bb      	str	r3, [r7, #8]
}
 8006db6:	bf00      	nop
 8006db8:	bf00      	nop
 8006dba:	e7fd      	b.n	8006db8 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006dbc:	69bb      	ldr	r3, [r7, #24]
 8006dbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dc0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8006dc2:	69bb      	ldr	r3, [r7, #24]
 8006dc4:	69fa      	ldr	r2, [r7, #28]
 8006dc6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006dc8:	69bb      	ldr	r3, [r7, #24]
 8006dca:	699b      	ldr	r3, [r3, #24]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	db04      	blt.n	8006dda <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006dd0:	69fb      	ldr	r3, [r7, #28]
 8006dd2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006dd6:	69bb      	ldr	r3, [r7, #24]
 8006dd8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006dda:	69bb      	ldr	r3, [r7, #24]
 8006ddc:	6959      	ldr	r1, [r3, #20]
 8006dde:	693a      	ldr	r2, [r7, #16]
 8006de0:	4613      	mov	r3, r2
 8006de2:	009b      	lsls	r3, r3, #2
 8006de4:	4413      	add	r3, r2
 8006de6:	009b      	lsls	r3, r3, #2
 8006de8:	4a13      	ldr	r2, [pc, #76]	@ (8006e38 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006dea:	4413      	add	r3, r2
 8006dec:	4299      	cmp	r1, r3
 8006dee:	d11c      	bne.n	8006e2a <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006df0:	69bb      	ldr	r3, [r7, #24]
 8006df2:	3304      	adds	r3, #4
 8006df4:	4618      	mov	r0, r3
 8006df6:	f7fd fffb 	bl	8004df0 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006dfa:	69bb      	ldr	r3, [r7, #24]
 8006dfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006dfe:	4b0f      	ldr	r3, [pc, #60]	@ (8006e3c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	429a      	cmp	r2, r3
 8006e04:	d903      	bls.n	8006e0e <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8006e06:	69bb      	ldr	r3, [r7, #24]
 8006e08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e0a:	4a0c      	ldr	r2, [pc, #48]	@ (8006e3c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006e0c:	6013      	str	r3, [r2, #0]
 8006e0e:	69bb      	ldr	r3, [r7, #24]
 8006e10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e12:	4613      	mov	r3, r2
 8006e14:	009b      	lsls	r3, r3, #2
 8006e16:	4413      	add	r3, r2
 8006e18:	009b      	lsls	r3, r3, #2
 8006e1a:	4a07      	ldr	r2, [pc, #28]	@ (8006e38 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006e1c:	441a      	add	r2, r3
 8006e1e:	69bb      	ldr	r3, [r7, #24]
 8006e20:	3304      	adds	r3, #4
 8006e22:	4619      	mov	r1, r3
 8006e24:	4610      	mov	r0, r2
 8006e26:	f7fd ff86 	bl	8004d36 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006e2a:	bf00      	nop
 8006e2c:	3720      	adds	r7, #32
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}
 8006e32:	bf00      	nop
 8006e34:	20000970 	.word	0x20000970
 8006e38:	20000974 	.word	0x20000974
 8006e3c:	20000e4c 	.word	0x20000e4c

08006e40 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006e40:	b480      	push	{r7}
 8006e42:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006e44:	4b07      	ldr	r3, [pc, #28]	@ (8006e64 <pvTaskIncrementMutexHeldCount+0x24>)
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d004      	beq.n	8006e56 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006e4c:	4b05      	ldr	r3, [pc, #20]	@ (8006e64 <pvTaskIncrementMutexHeldCount+0x24>)
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006e52:	3201      	adds	r2, #1
 8006e54:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8006e56:	4b03      	ldr	r3, [pc, #12]	@ (8006e64 <pvTaskIncrementMutexHeldCount+0x24>)
 8006e58:	681b      	ldr	r3, [r3, #0]
	}
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e62:	4770      	bx	lr
 8006e64:	20000970 	.word	0x20000970

08006e68 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b084      	sub	sp, #16
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
 8006e70:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006e72:	4b21      	ldr	r3, [pc, #132]	@ (8006ef8 <prvAddCurrentTaskToDelayedList+0x90>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006e78:	4b20      	ldr	r3, [pc, #128]	@ (8006efc <prvAddCurrentTaskToDelayedList+0x94>)
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	3304      	adds	r3, #4
 8006e7e:	4618      	mov	r0, r3
 8006e80:	f7fd ffb6 	bl	8004df0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e8a:	d10a      	bne.n	8006ea2 <prvAddCurrentTaskToDelayedList+0x3a>
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d007      	beq.n	8006ea2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006e92:	4b1a      	ldr	r3, [pc, #104]	@ (8006efc <prvAddCurrentTaskToDelayedList+0x94>)
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	3304      	adds	r3, #4
 8006e98:	4619      	mov	r1, r3
 8006e9a:	4819      	ldr	r0, [pc, #100]	@ (8006f00 <prvAddCurrentTaskToDelayedList+0x98>)
 8006e9c:	f7fd ff4b 	bl	8004d36 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006ea0:	e026      	b.n	8006ef0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006ea2:	68fa      	ldr	r2, [r7, #12]
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	4413      	add	r3, r2
 8006ea8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006eaa:	4b14      	ldr	r3, [pc, #80]	@ (8006efc <prvAddCurrentTaskToDelayedList+0x94>)
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	68ba      	ldr	r2, [r7, #8]
 8006eb0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006eb2:	68ba      	ldr	r2, [r7, #8]
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	429a      	cmp	r2, r3
 8006eb8:	d209      	bcs.n	8006ece <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006eba:	4b12      	ldr	r3, [pc, #72]	@ (8006f04 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006ebc:	681a      	ldr	r2, [r3, #0]
 8006ebe:	4b0f      	ldr	r3, [pc, #60]	@ (8006efc <prvAddCurrentTaskToDelayedList+0x94>)
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	3304      	adds	r3, #4
 8006ec4:	4619      	mov	r1, r3
 8006ec6:	4610      	mov	r0, r2
 8006ec8:	f7fd ff59 	bl	8004d7e <vListInsert>
}
 8006ecc:	e010      	b.n	8006ef0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006ece:	4b0e      	ldr	r3, [pc, #56]	@ (8006f08 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006ed0:	681a      	ldr	r2, [r3, #0]
 8006ed2:	4b0a      	ldr	r3, [pc, #40]	@ (8006efc <prvAddCurrentTaskToDelayedList+0x94>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	3304      	adds	r3, #4
 8006ed8:	4619      	mov	r1, r3
 8006eda:	4610      	mov	r0, r2
 8006edc:	f7fd ff4f 	bl	8004d7e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006ee0:	4b0a      	ldr	r3, [pc, #40]	@ (8006f0c <prvAddCurrentTaskToDelayedList+0xa4>)
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	68ba      	ldr	r2, [r7, #8]
 8006ee6:	429a      	cmp	r2, r3
 8006ee8:	d202      	bcs.n	8006ef0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006eea:	4a08      	ldr	r2, [pc, #32]	@ (8006f0c <prvAddCurrentTaskToDelayedList+0xa4>)
 8006eec:	68bb      	ldr	r3, [r7, #8]
 8006eee:	6013      	str	r3, [r2, #0]
}
 8006ef0:	bf00      	nop
 8006ef2:	3710      	adds	r7, #16
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	bd80      	pop	{r7, pc}
 8006ef8:	20000e48 	.word	0x20000e48
 8006efc:	20000970 	.word	0x20000970
 8006f00:	20000e30 	.word	0x20000e30
 8006f04:	20000e00 	.word	0x20000e00
 8006f08:	20000dfc 	.word	0x20000dfc
 8006f0c:	20000e64 	.word	0x20000e64

08006f10 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006f10:	b580      	push	{r7, lr}
 8006f12:	b08a      	sub	sp, #40	@ 0x28
 8006f14:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006f16:	2300      	movs	r3, #0
 8006f18:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006f1a:	f000 fb13 	bl	8007544 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006f1e:	4b1d      	ldr	r3, [pc, #116]	@ (8006f94 <xTimerCreateTimerTask+0x84>)
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d021      	beq.n	8006f6a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006f26:	2300      	movs	r3, #0
 8006f28:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006f2a:	2300      	movs	r3, #0
 8006f2c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006f2e:	1d3a      	adds	r2, r7, #4
 8006f30:	f107 0108 	add.w	r1, r7, #8
 8006f34:	f107 030c 	add.w	r3, r7, #12
 8006f38:	4618      	mov	r0, r3
 8006f3a:	f7fd feb5 	bl	8004ca8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006f3e:	6879      	ldr	r1, [r7, #4]
 8006f40:	68bb      	ldr	r3, [r7, #8]
 8006f42:	68fa      	ldr	r2, [r7, #12]
 8006f44:	9202      	str	r2, [sp, #8]
 8006f46:	9301      	str	r3, [sp, #4]
 8006f48:	2302      	movs	r3, #2
 8006f4a:	9300      	str	r3, [sp, #0]
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	460a      	mov	r2, r1
 8006f50:	4911      	ldr	r1, [pc, #68]	@ (8006f98 <xTimerCreateTimerTask+0x88>)
 8006f52:	4812      	ldr	r0, [pc, #72]	@ (8006f9c <xTimerCreateTimerTask+0x8c>)
 8006f54:	f7fe ffa2 	bl	8005e9c <xTaskCreateStatic>
 8006f58:	4603      	mov	r3, r0
 8006f5a:	4a11      	ldr	r2, [pc, #68]	@ (8006fa0 <xTimerCreateTimerTask+0x90>)
 8006f5c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006f5e:	4b10      	ldr	r3, [pc, #64]	@ (8006fa0 <xTimerCreateTimerTask+0x90>)
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d001      	beq.n	8006f6a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006f66:	2301      	movs	r3, #1
 8006f68:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006f6a:	697b      	ldr	r3, [r7, #20]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d10b      	bne.n	8006f88 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006f70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f74:	f383 8811 	msr	BASEPRI, r3
 8006f78:	f3bf 8f6f 	isb	sy
 8006f7c:	f3bf 8f4f 	dsb	sy
 8006f80:	613b      	str	r3, [r7, #16]
}
 8006f82:	bf00      	nop
 8006f84:	bf00      	nop
 8006f86:	e7fd      	b.n	8006f84 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006f88:	697b      	ldr	r3, [r7, #20]
}
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	3718      	adds	r7, #24
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	bd80      	pop	{r7, pc}
 8006f92:	bf00      	nop
 8006f94:	20000ea0 	.word	0x20000ea0
 8006f98:	08008904 	.word	0x08008904
 8006f9c:	080070dd 	.word	0x080070dd
 8006fa0:	20000ea4 	.word	0x20000ea4

08006fa4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b08a      	sub	sp, #40	@ 0x28
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	60f8      	str	r0, [r7, #12]
 8006fac:	60b9      	str	r1, [r7, #8]
 8006fae:	607a      	str	r2, [r7, #4]
 8006fb0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d10b      	bne.n	8006fd4 <xTimerGenericCommand+0x30>
	__asm volatile
 8006fbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fc0:	f383 8811 	msr	BASEPRI, r3
 8006fc4:	f3bf 8f6f 	isb	sy
 8006fc8:	f3bf 8f4f 	dsb	sy
 8006fcc:	623b      	str	r3, [r7, #32]
}
 8006fce:	bf00      	nop
 8006fd0:	bf00      	nop
 8006fd2:	e7fd      	b.n	8006fd0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006fd4:	4b19      	ldr	r3, [pc, #100]	@ (800703c <xTimerGenericCommand+0x98>)
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d02a      	beq.n	8007032 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006fdc:	68bb      	ldr	r3, [r7, #8]
 8006fde:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006fe8:	68bb      	ldr	r3, [r7, #8]
 8006fea:	2b05      	cmp	r3, #5
 8006fec:	dc18      	bgt.n	8007020 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006fee:	f7ff fdad 	bl	8006b4c <xTaskGetSchedulerState>
 8006ff2:	4603      	mov	r3, r0
 8006ff4:	2b02      	cmp	r3, #2
 8006ff6:	d109      	bne.n	800700c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006ff8:	4b10      	ldr	r3, [pc, #64]	@ (800703c <xTimerGenericCommand+0x98>)
 8006ffa:	6818      	ldr	r0, [r3, #0]
 8006ffc:	f107 0110 	add.w	r1, r7, #16
 8007000:	2300      	movs	r3, #0
 8007002:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007004:	f7fe f8d2 	bl	80051ac <xQueueGenericSend>
 8007008:	6278      	str	r0, [r7, #36]	@ 0x24
 800700a:	e012      	b.n	8007032 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800700c:	4b0b      	ldr	r3, [pc, #44]	@ (800703c <xTimerGenericCommand+0x98>)
 800700e:	6818      	ldr	r0, [r3, #0]
 8007010:	f107 0110 	add.w	r1, r7, #16
 8007014:	2300      	movs	r3, #0
 8007016:	2200      	movs	r2, #0
 8007018:	f7fe f8c8 	bl	80051ac <xQueueGenericSend>
 800701c:	6278      	str	r0, [r7, #36]	@ 0x24
 800701e:	e008      	b.n	8007032 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007020:	4b06      	ldr	r3, [pc, #24]	@ (800703c <xTimerGenericCommand+0x98>)
 8007022:	6818      	ldr	r0, [r3, #0]
 8007024:	f107 0110 	add.w	r1, r7, #16
 8007028:	2300      	movs	r3, #0
 800702a:	683a      	ldr	r2, [r7, #0]
 800702c:	f7fe f9c0 	bl	80053b0 <xQueueGenericSendFromISR>
 8007030:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007034:	4618      	mov	r0, r3
 8007036:	3728      	adds	r7, #40	@ 0x28
 8007038:	46bd      	mov	sp, r7
 800703a:	bd80      	pop	{r7, pc}
 800703c:	20000ea0 	.word	0x20000ea0

08007040 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007040:	b580      	push	{r7, lr}
 8007042:	b088      	sub	sp, #32
 8007044:	af02      	add	r7, sp, #8
 8007046:	6078      	str	r0, [r7, #4]
 8007048:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800704a:	4b23      	ldr	r3, [pc, #140]	@ (80070d8 <prvProcessExpiredTimer+0x98>)
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	68db      	ldr	r3, [r3, #12]
 8007050:	68db      	ldr	r3, [r3, #12]
 8007052:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007054:	697b      	ldr	r3, [r7, #20]
 8007056:	3304      	adds	r3, #4
 8007058:	4618      	mov	r0, r3
 800705a:	f7fd fec9 	bl	8004df0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800705e:	697b      	ldr	r3, [r7, #20]
 8007060:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007064:	f003 0304 	and.w	r3, r3, #4
 8007068:	2b00      	cmp	r3, #0
 800706a:	d023      	beq.n	80070b4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800706c:	697b      	ldr	r3, [r7, #20]
 800706e:	699a      	ldr	r2, [r3, #24]
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	18d1      	adds	r1, r2, r3
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	683a      	ldr	r2, [r7, #0]
 8007078:	6978      	ldr	r0, [r7, #20]
 800707a:	f000 f8d5 	bl	8007228 <prvInsertTimerInActiveList>
 800707e:	4603      	mov	r3, r0
 8007080:	2b00      	cmp	r3, #0
 8007082:	d020      	beq.n	80070c6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007084:	2300      	movs	r3, #0
 8007086:	9300      	str	r3, [sp, #0]
 8007088:	2300      	movs	r3, #0
 800708a:	687a      	ldr	r2, [r7, #4]
 800708c:	2100      	movs	r1, #0
 800708e:	6978      	ldr	r0, [r7, #20]
 8007090:	f7ff ff88 	bl	8006fa4 <xTimerGenericCommand>
 8007094:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007096:	693b      	ldr	r3, [r7, #16]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d114      	bne.n	80070c6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800709c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070a0:	f383 8811 	msr	BASEPRI, r3
 80070a4:	f3bf 8f6f 	isb	sy
 80070a8:	f3bf 8f4f 	dsb	sy
 80070ac:	60fb      	str	r3, [r7, #12]
}
 80070ae:	bf00      	nop
 80070b0:	bf00      	nop
 80070b2:	e7fd      	b.n	80070b0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80070b4:	697b      	ldr	r3, [r7, #20]
 80070b6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80070ba:	f023 0301 	bic.w	r3, r3, #1
 80070be:	b2da      	uxtb	r2, r3
 80070c0:	697b      	ldr	r3, [r7, #20]
 80070c2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80070c6:	697b      	ldr	r3, [r7, #20]
 80070c8:	6a1b      	ldr	r3, [r3, #32]
 80070ca:	6978      	ldr	r0, [r7, #20]
 80070cc:	4798      	blx	r3
}
 80070ce:	bf00      	nop
 80070d0:	3718      	adds	r7, #24
 80070d2:	46bd      	mov	sp, r7
 80070d4:	bd80      	pop	{r7, pc}
 80070d6:	bf00      	nop
 80070d8:	20000e98 	.word	0x20000e98

080070dc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80070dc:	b580      	push	{r7, lr}
 80070de:	b084      	sub	sp, #16
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80070e4:	f107 0308 	add.w	r3, r7, #8
 80070e8:	4618      	mov	r0, r3
 80070ea:	f000 f859 	bl	80071a0 <prvGetNextExpireTime>
 80070ee:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	4619      	mov	r1, r3
 80070f4:	68f8      	ldr	r0, [r7, #12]
 80070f6:	f000 f805 	bl	8007104 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80070fa:	f000 f8d7 	bl	80072ac <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80070fe:	bf00      	nop
 8007100:	e7f0      	b.n	80070e4 <prvTimerTask+0x8>
	...

08007104 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007104:	b580      	push	{r7, lr}
 8007106:	b084      	sub	sp, #16
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
 800710c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800710e:	f7ff f929 	bl	8006364 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007112:	f107 0308 	add.w	r3, r7, #8
 8007116:	4618      	mov	r0, r3
 8007118:	f000 f866 	bl	80071e8 <prvSampleTimeNow>
 800711c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800711e:	68bb      	ldr	r3, [r7, #8]
 8007120:	2b00      	cmp	r3, #0
 8007122:	d130      	bne.n	8007186 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d10a      	bne.n	8007140 <prvProcessTimerOrBlockTask+0x3c>
 800712a:	687a      	ldr	r2, [r7, #4]
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	429a      	cmp	r2, r3
 8007130:	d806      	bhi.n	8007140 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007132:	f7ff f925 	bl	8006380 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007136:	68f9      	ldr	r1, [r7, #12]
 8007138:	6878      	ldr	r0, [r7, #4]
 800713a:	f7ff ff81 	bl	8007040 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800713e:	e024      	b.n	800718a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007140:	683b      	ldr	r3, [r7, #0]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d008      	beq.n	8007158 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007146:	4b13      	ldr	r3, [pc, #76]	@ (8007194 <prvProcessTimerOrBlockTask+0x90>)
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	2b00      	cmp	r3, #0
 800714e:	d101      	bne.n	8007154 <prvProcessTimerOrBlockTask+0x50>
 8007150:	2301      	movs	r3, #1
 8007152:	e000      	b.n	8007156 <prvProcessTimerOrBlockTask+0x52>
 8007154:	2300      	movs	r3, #0
 8007156:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007158:	4b0f      	ldr	r3, [pc, #60]	@ (8007198 <prvProcessTimerOrBlockTask+0x94>)
 800715a:	6818      	ldr	r0, [r3, #0]
 800715c:	687a      	ldr	r2, [r7, #4]
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	1ad3      	subs	r3, r2, r3
 8007162:	683a      	ldr	r2, [r7, #0]
 8007164:	4619      	mov	r1, r3
 8007166:	f7fe fe65 	bl	8005e34 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800716a:	f7ff f909 	bl	8006380 <xTaskResumeAll>
 800716e:	4603      	mov	r3, r0
 8007170:	2b00      	cmp	r3, #0
 8007172:	d10a      	bne.n	800718a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007174:	4b09      	ldr	r3, [pc, #36]	@ (800719c <prvProcessTimerOrBlockTask+0x98>)
 8007176:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800717a:	601a      	str	r2, [r3, #0]
 800717c:	f3bf 8f4f 	dsb	sy
 8007180:	f3bf 8f6f 	isb	sy
}
 8007184:	e001      	b.n	800718a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007186:	f7ff f8fb 	bl	8006380 <xTaskResumeAll>
}
 800718a:	bf00      	nop
 800718c:	3710      	adds	r7, #16
 800718e:	46bd      	mov	sp, r7
 8007190:	bd80      	pop	{r7, pc}
 8007192:	bf00      	nop
 8007194:	20000e9c 	.word	0x20000e9c
 8007198:	20000ea0 	.word	0x20000ea0
 800719c:	e000ed04 	.word	0xe000ed04

080071a0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80071a0:	b480      	push	{r7}
 80071a2:	b085      	sub	sp, #20
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80071a8:	4b0e      	ldr	r3, [pc, #56]	@ (80071e4 <prvGetNextExpireTime+0x44>)
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d101      	bne.n	80071b6 <prvGetNextExpireTime+0x16>
 80071b2:	2201      	movs	r2, #1
 80071b4:	e000      	b.n	80071b8 <prvGetNextExpireTime+0x18>
 80071b6:	2200      	movs	r2, #0
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d105      	bne.n	80071d0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80071c4:	4b07      	ldr	r3, [pc, #28]	@ (80071e4 <prvGetNextExpireTime+0x44>)
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	68db      	ldr	r3, [r3, #12]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	60fb      	str	r3, [r7, #12]
 80071ce:	e001      	b.n	80071d4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80071d0:	2300      	movs	r3, #0
 80071d2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80071d4:	68fb      	ldr	r3, [r7, #12]
}
 80071d6:	4618      	mov	r0, r3
 80071d8:	3714      	adds	r7, #20
 80071da:	46bd      	mov	sp, r7
 80071dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e0:	4770      	bx	lr
 80071e2:	bf00      	nop
 80071e4:	20000e98 	.word	0x20000e98

080071e8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80071e8:	b580      	push	{r7, lr}
 80071ea:	b084      	sub	sp, #16
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80071f0:	f7ff f964 	bl	80064bc <xTaskGetTickCount>
 80071f4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80071f6:	4b0b      	ldr	r3, [pc, #44]	@ (8007224 <prvSampleTimeNow+0x3c>)
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	68fa      	ldr	r2, [r7, #12]
 80071fc:	429a      	cmp	r2, r3
 80071fe:	d205      	bcs.n	800720c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007200:	f000 f93a 	bl	8007478 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2201      	movs	r2, #1
 8007208:	601a      	str	r2, [r3, #0]
 800720a:	e002      	b.n	8007212 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2200      	movs	r2, #0
 8007210:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007212:	4a04      	ldr	r2, [pc, #16]	@ (8007224 <prvSampleTimeNow+0x3c>)
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007218:	68fb      	ldr	r3, [r7, #12]
}
 800721a:	4618      	mov	r0, r3
 800721c:	3710      	adds	r7, #16
 800721e:	46bd      	mov	sp, r7
 8007220:	bd80      	pop	{r7, pc}
 8007222:	bf00      	nop
 8007224:	20000ea8 	.word	0x20000ea8

08007228 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007228:	b580      	push	{r7, lr}
 800722a:	b086      	sub	sp, #24
 800722c:	af00      	add	r7, sp, #0
 800722e:	60f8      	str	r0, [r7, #12]
 8007230:	60b9      	str	r1, [r7, #8]
 8007232:	607a      	str	r2, [r7, #4]
 8007234:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007236:	2300      	movs	r3, #0
 8007238:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	68ba      	ldr	r2, [r7, #8]
 800723e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	68fa      	ldr	r2, [r7, #12]
 8007244:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007246:	68ba      	ldr	r2, [r7, #8]
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	429a      	cmp	r2, r3
 800724c:	d812      	bhi.n	8007274 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800724e:	687a      	ldr	r2, [r7, #4]
 8007250:	683b      	ldr	r3, [r7, #0]
 8007252:	1ad2      	subs	r2, r2, r3
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	699b      	ldr	r3, [r3, #24]
 8007258:	429a      	cmp	r2, r3
 800725a:	d302      	bcc.n	8007262 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800725c:	2301      	movs	r3, #1
 800725e:	617b      	str	r3, [r7, #20]
 8007260:	e01b      	b.n	800729a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007262:	4b10      	ldr	r3, [pc, #64]	@ (80072a4 <prvInsertTimerInActiveList+0x7c>)
 8007264:	681a      	ldr	r2, [r3, #0]
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	3304      	adds	r3, #4
 800726a:	4619      	mov	r1, r3
 800726c:	4610      	mov	r0, r2
 800726e:	f7fd fd86 	bl	8004d7e <vListInsert>
 8007272:	e012      	b.n	800729a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007274:	687a      	ldr	r2, [r7, #4]
 8007276:	683b      	ldr	r3, [r7, #0]
 8007278:	429a      	cmp	r2, r3
 800727a:	d206      	bcs.n	800728a <prvInsertTimerInActiveList+0x62>
 800727c:	68ba      	ldr	r2, [r7, #8]
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	429a      	cmp	r2, r3
 8007282:	d302      	bcc.n	800728a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007284:	2301      	movs	r3, #1
 8007286:	617b      	str	r3, [r7, #20]
 8007288:	e007      	b.n	800729a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800728a:	4b07      	ldr	r3, [pc, #28]	@ (80072a8 <prvInsertTimerInActiveList+0x80>)
 800728c:	681a      	ldr	r2, [r3, #0]
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	3304      	adds	r3, #4
 8007292:	4619      	mov	r1, r3
 8007294:	4610      	mov	r0, r2
 8007296:	f7fd fd72 	bl	8004d7e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800729a:	697b      	ldr	r3, [r7, #20]
}
 800729c:	4618      	mov	r0, r3
 800729e:	3718      	adds	r7, #24
 80072a0:	46bd      	mov	sp, r7
 80072a2:	bd80      	pop	{r7, pc}
 80072a4:	20000e9c 	.word	0x20000e9c
 80072a8:	20000e98 	.word	0x20000e98

080072ac <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b08e      	sub	sp, #56	@ 0x38
 80072b0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80072b2:	e0ce      	b.n	8007452 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	da19      	bge.n	80072ee <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80072ba:	1d3b      	adds	r3, r7, #4
 80072bc:	3304      	adds	r3, #4
 80072be:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80072c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d10b      	bne.n	80072de <prvProcessReceivedCommands+0x32>
	__asm volatile
 80072c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072ca:	f383 8811 	msr	BASEPRI, r3
 80072ce:	f3bf 8f6f 	isb	sy
 80072d2:	f3bf 8f4f 	dsb	sy
 80072d6:	61fb      	str	r3, [r7, #28]
}
 80072d8:	bf00      	nop
 80072da:	bf00      	nop
 80072dc:	e7fd      	b.n	80072da <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80072de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80072e4:	6850      	ldr	r0, [r2, #4]
 80072e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80072e8:	6892      	ldr	r2, [r2, #8]
 80072ea:	4611      	mov	r1, r2
 80072ec:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	f2c0 80ae 	blt.w	8007452 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80072fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072fc:	695b      	ldr	r3, [r3, #20]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d004      	beq.n	800730c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007302:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007304:	3304      	adds	r3, #4
 8007306:	4618      	mov	r0, r3
 8007308:	f7fd fd72 	bl	8004df0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800730c:	463b      	mov	r3, r7
 800730e:	4618      	mov	r0, r3
 8007310:	f7ff ff6a 	bl	80071e8 <prvSampleTimeNow>
 8007314:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	2b09      	cmp	r3, #9
 800731a:	f200 8097 	bhi.w	800744c <prvProcessReceivedCommands+0x1a0>
 800731e:	a201      	add	r2, pc, #4	@ (adr r2, 8007324 <prvProcessReceivedCommands+0x78>)
 8007320:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007324:	0800734d 	.word	0x0800734d
 8007328:	0800734d 	.word	0x0800734d
 800732c:	0800734d 	.word	0x0800734d
 8007330:	080073c3 	.word	0x080073c3
 8007334:	080073d7 	.word	0x080073d7
 8007338:	08007423 	.word	0x08007423
 800733c:	0800734d 	.word	0x0800734d
 8007340:	0800734d 	.word	0x0800734d
 8007344:	080073c3 	.word	0x080073c3
 8007348:	080073d7 	.word	0x080073d7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800734c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800734e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007352:	f043 0301 	orr.w	r3, r3, #1
 8007356:	b2da      	uxtb	r2, r3
 8007358:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800735a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800735e:	68ba      	ldr	r2, [r7, #8]
 8007360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007362:	699b      	ldr	r3, [r3, #24]
 8007364:	18d1      	adds	r1, r2, r3
 8007366:	68bb      	ldr	r3, [r7, #8]
 8007368:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800736a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800736c:	f7ff ff5c 	bl	8007228 <prvInsertTimerInActiveList>
 8007370:	4603      	mov	r3, r0
 8007372:	2b00      	cmp	r3, #0
 8007374:	d06c      	beq.n	8007450 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007376:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007378:	6a1b      	ldr	r3, [r3, #32]
 800737a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800737c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800737e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007380:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007384:	f003 0304 	and.w	r3, r3, #4
 8007388:	2b00      	cmp	r3, #0
 800738a:	d061      	beq.n	8007450 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800738c:	68ba      	ldr	r2, [r7, #8]
 800738e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007390:	699b      	ldr	r3, [r3, #24]
 8007392:	441a      	add	r2, r3
 8007394:	2300      	movs	r3, #0
 8007396:	9300      	str	r3, [sp, #0]
 8007398:	2300      	movs	r3, #0
 800739a:	2100      	movs	r1, #0
 800739c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800739e:	f7ff fe01 	bl	8006fa4 <xTimerGenericCommand>
 80073a2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80073a4:	6a3b      	ldr	r3, [r7, #32]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d152      	bne.n	8007450 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80073aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073ae:	f383 8811 	msr	BASEPRI, r3
 80073b2:	f3bf 8f6f 	isb	sy
 80073b6:	f3bf 8f4f 	dsb	sy
 80073ba:	61bb      	str	r3, [r7, #24]
}
 80073bc:	bf00      	nop
 80073be:	bf00      	nop
 80073c0:	e7fd      	b.n	80073be <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80073c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80073c8:	f023 0301 	bic.w	r3, r3, #1
 80073cc:	b2da      	uxtb	r2, r3
 80073ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073d0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80073d4:	e03d      	b.n	8007452 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80073d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80073dc:	f043 0301 	orr.w	r3, r3, #1
 80073e0:	b2da      	uxtb	r2, r3
 80073e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073e4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80073e8:	68ba      	ldr	r2, [r7, #8]
 80073ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073ec:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80073ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073f0:	699b      	ldr	r3, [r3, #24]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d10b      	bne.n	800740e <prvProcessReceivedCommands+0x162>
	__asm volatile
 80073f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073fa:	f383 8811 	msr	BASEPRI, r3
 80073fe:	f3bf 8f6f 	isb	sy
 8007402:	f3bf 8f4f 	dsb	sy
 8007406:	617b      	str	r3, [r7, #20]
}
 8007408:	bf00      	nop
 800740a:	bf00      	nop
 800740c:	e7fd      	b.n	800740a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800740e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007410:	699a      	ldr	r2, [r3, #24]
 8007412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007414:	18d1      	adds	r1, r2, r3
 8007416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007418:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800741a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800741c:	f7ff ff04 	bl	8007228 <prvInsertTimerInActiveList>
					break;
 8007420:	e017      	b.n	8007452 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007424:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007428:	f003 0302 	and.w	r3, r3, #2
 800742c:	2b00      	cmp	r3, #0
 800742e:	d103      	bne.n	8007438 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007430:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007432:	f000 fbe9 	bl	8007c08 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007436:	e00c      	b.n	8007452 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007438:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800743a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800743e:	f023 0301 	bic.w	r3, r3, #1
 8007442:	b2da      	uxtb	r2, r3
 8007444:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007446:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800744a:	e002      	b.n	8007452 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800744c:	bf00      	nop
 800744e:	e000      	b.n	8007452 <prvProcessReceivedCommands+0x1a6>
					break;
 8007450:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007452:	4b08      	ldr	r3, [pc, #32]	@ (8007474 <prvProcessReceivedCommands+0x1c8>)
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	1d39      	adds	r1, r7, #4
 8007458:	2200      	movs	r2, #0
 800745a:	4618      	mov	r0, r3
 800745c:	f7fe f8d6 	bl	800560c <xQueueReceive>
 8007460:	4603      	mov	r3, r0
 8007462:	2b00      	cmp	r3, #0
 8007464:	f47f af26 	bne.w	80072b4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007468:	bf00      	nop
 800746a:	bf00      	nop
 800746c:	3730      	adds	r7, #48	@ 0x30
 800746e:	46bd      	mov	sp, r7
 8007470:	bd80      	pop	{r7, pc}
 8007472:	bf00      	nop
 8007474:	20000ea0 	.word	0x20000ea0

08007478 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007478:	b580      	push	{r7, lr}
 800747a:	b088      	sub	sp, #32
 800747c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800747e:	e049      	b.n	8007514 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007480:	4b2e      	ldr	r3, [pc, #184]	@ (800753c <prvSwitchTimerLists+0xc4>)
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	68db      	ldr	r3, [r3, #12]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800748a:	4b2c      	ldr	r3, [pc, #176]	@ (800753c <prvSwitchTimerLists+0xc4>)
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	68db      	ldr	r3, [r3, #12]
 8007490:	68db      	ldr	r3, [r3, #12]
 8007492:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	3304      	adds	r3, #4
 8007498:	4618      	mov	r0, r3
 800749a:	f7fd fca9 	bl	8004df0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	6a1b      	ldr	r3, [r3, #32]
 80074a2:	68f8      	ldr	r0, [r7, #12]
 80074a4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80074ac:	f003 0304 	and.w	r3, r3, #4
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d02f      	beq.n	8007514 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	699b      	ldr	r3, [r3, #24]
 80074b8:	693a      	ldr	r2, [r7, #16]
 80074ba:	4413      	add	r3, r2
 80074bc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80074be:	68ba      	ldr	r2, [r7, #8]
 80074c0:	693b      	ldr	r3, [r7, #16]
 80074c2:	429a      	cmp	r2, r3
 80074c4:	d90e      	bls.n	80074e4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	68ba      	ldr	r2, [r7, #8]
 80074ca:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	68fa      	ldr	r2, [r7, #12]
 80074d0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80074d2:	4b1a      	ldr	r3, [pc, #104]	@ (800753c <prvSwitchTimerLists+0xc4>)
 80074d4:	681a      	ldr	r2, [r3, #0]
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	3304      	adds	r3, #4
 80074da:	4619      	mov	r1, r3
 80074dc:	4610      	mov	r0, r2
 80074de:	f7fd fc4e 	bl	8004d7e <vListInsert>
 80074e2:	e017      	b.n	8007514 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80074e4:	2300      	movs	r3, #0
 80074e6:	9300      	str	r3, [sp, #0]
 80074e8:	2300      	movs	r3, #0
 80074ea:	693a      	ldr	r2, [r7, #16]
 80074ec:	2100      	movs	r1, #0
 80074ee:	68f8      	ldr	r0, [r7, #12]
 80074f0:	f7ff fd58 	bl	8006fa4 <xTimerGenericCommand>
 80074f4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d10b      	bne.n	8007514 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80074fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007500:	f383 8811 	msr	BASEPRI, r3
 8007504:	f3bf 8f6f 	isb	sy
 8007508:	f3bf 8f4f 	dsb	sy
 800750c:	603b      	str	r3, [r7, #0]
}
 800750e:	bf00      	nop
 8007510:	bf00      	nop
 8007512:	e7fd      	b.n	8007510 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007514:	4b09      	ldr	r3, [pc, #36]	@ (800753c <prvSwitchTimerLists+0xc4>)
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d1b0      	bne.n	8007480 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800751e:	4b07      	ldr	r3, [pc, #28]	@ (800753c <prvSwitchTimerLists+0xc4>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007524:	4b06      	ldr	r3, [pc, #24]	@ (8007540 <prvSwitchTimerLists+0xc8>)
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	4a04      	ldr	r2, [pc, #16]	@ (800753c <prvSwitchTimerLists+0xc4>)
 800752a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800752c:	4a04      	ldr	r2, [pc, #16]	@ (8007540 <prvSwitchTimerLists+0xc8>)
 800752e:	697b      	ldr	r3, [r7, #20]
 8007530:	6013      	str	r3, [r2, #0]
}
 8007532:	bf00      	nop
 8007534:	3718      	adds	r7, #24
 8007536:	46bd      	mov	sp, r7
 8007538:	bd80      	pop	{r7, pc}
 800753a:	bf00      	nop
 800753c:	20000e98 	.word	0x20000e98
 8007540:	20000e9c 	.word	0x20000e9c

08007544 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b082      	sub	sp, #8
 8007548:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800754a:	f000 f96d 	bl	8007828 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800754e:	4b15      	ldr	r3, [pc, #84]	@ (80075a4 <prvCheckForValidListAndQueue+0x60>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d120      	bne.n	8007598 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007556:	4814      	ldr	r0, [pc, #80]	@ (80075a8 <prvCheckForValidListAndQueue+0x64>)
 8007558:	f7fd fbc0 	bl	8004cdc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800755c:	4813      	ldr	r0, [pc, #76]	@ (80075ac <prvCheckForValidListAndQueue+0x68>)
 800755e:	f7fd fbbd 	bl	8004cdc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007562:	4b13      	ldr	r3, [pc, #76]	@ (80075b0 <prvCheckForValidListAndQueue+0x6c>)
 8007564:	4a10      	ldr	r2, [pc, #64]	@ (80075a8 <prvCheckForValidListAndQueue+0x64>)
 8007566:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007568:	4b12      	ldr	r3, [pc, #72]	@ (80075b4 <prvCheckForValidListAndQueue+0x70>)
 800756a:	4a10      	ldr	r2, [pc, #64]	@ (80075ac <prvCheckForValidListAndQueue+0x68>)
 800756c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800756e:	2300      	movs	r3, #0
 8007570:	9300      	str	r3, [sp, #0]
 8007572:	4b11      	ldr	r3, [pc, #68]	@ (80075b8 <prvCheckForValidListAndQueue+0x74>)
 8007574:	4a11      	ldr	r2, [pc, #68]	@ (80075bc <prvCheckForValidListAndQueue+0x78>)
 8007576:	2110      	movs	r1, #16
 8007578:	200a      	movs	r0, #10
 800757a:	f7fd fccd 	bl	8004f18 <xQueueGenericCreateStatic>
 800757e:	4603      	mov	r3, r0
 8007580:	4a08      	ldr	r2, [pc, #32]	@ (80075a4 <prvCheckForValidListAndQueue+0x60>)
 8007582:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007584:	4b07      	ldr	r3, [pc, #28]	@ (80075a4 <prvCheckForValidListAndQueue+0x60>)
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	2b00      	cmp	r3, #0
 800758a:	d005      	beq.n	8007598 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800758c:	4b05      	ldr	r3, [pc, #20]	@ (80075a4 <prvCheckForValidListAndQueue+0x60>)
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	490b      	ldr	r1, [pc, #44]	@ (80075c0 <prvCheckForValidListAndQueue+0x7c>)
 8007592:	4618      	mov	r0, r3
 8007594:	f7fe fbfa 	bl	8005d8c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007598:	f000 f978 	bl	800788c <vPortExitCritical>
}
 800759c:	bf00      	nop
 800759e:	46bd      	mov	sp, r7
 80075a0:	bd80      	pop	{r7, pc}
 80075a2:	bf00      	nop
 80075a4:	20000ea0 	.word	0x20000ea0
 80075a8:	20000e70 	.word	0x20000e70
 80075ac:	20000e84 	.word	0x20000e84
 80075b0:	20000e98 	.word	0x20000e98
 80075b4:	20000e9c 	.word	0x20000e9c
 80075b8:	20000f4c 	.word	0x20000f4c
 80075bc:	20000eac 	.word	0x20000eac
 80075c0:	0800890c 	.word	0x0800890c

080075c4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80075c4:	b480      	push	{r7}
 80075c6:	b085      	sub	sp, #20
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	60f8      	str	r0, [r7, #12]
 80075cc:	60b9      	str	r1, [r7, #8]
 80075ce:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	3b04      	subs	r3, #4
 80075d4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80075dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	3b04      	subs	r3, #4
 80075e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80075e4:	68bb      	ldr	r3, [r7, #8]
 80075e6:	f023 0201 	bic.w	r2, r3, #1
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	3b04      	subs	r3, #4
 80075f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80075f4:	4a0c      	ldr	r2, [pc, #48]	@ (8007628 <pxPortInitialiseStack+0x64>)
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	3b14      	subs	r3, #20
 80075fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007600:	687a      	ldr	r2, [r7, #4]
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	3b04      	subs	r3, #4
 800760a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	f06f 0202 	mvn.w	r2, #2
 8007612:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	3b20      	subs	r3, #32
 8007618:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800761a:	68fb      	ldr	r3, [r7, #12]
}
 800761c:	4618      	mov	r0, r3
 800761e:	3714      	adds	r7, #20
 8007620:	46bd      	mov	sp, r7
 8007622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007626:	4770      	bx	lr
 8007628:	0800762d 	.word	0x0800762d

0800762c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800762c:	b480      	push	{r7}
 800762e:	b085      	sub	sp, #20
 8007630:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007632:	2300      	movs	r3, #0
 8007634:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007636:	4b13      	ldr	r3, [pc, #76]	@ (8007684 <prvTaskExitError+0x58>)
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800763e:	d00b      	beq.n	8007658 <prvTaskExitError+0x2c>
	__asm volatile
 8007640:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007644:	f383 8811 	msr	BASEPRI, r3
 8007648:	f3bf 8f6f 	isb	sy
 800764c:	f3bf 8f4f 	dsb	sy
 8007650:	60fb      	str	r3, [r7, #12]
}
 8007652:	bf00      	nop
 8007654:	bf00      	nop
 8007656:	e7fd      	b.n	8007654 <prvTaskExitError+0x28>
	__asm volatile
 8007658:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800765c:	f383 8811 	msr	BASEPRI, r3
 8007660:	f3bf 8f6f 	isb	sy
 8007664:	f3bf 8f4f 	dsb	sy
 8007668:	60bb      	str	r3, [r7, #8]
}
 800766a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800766c:	bf00      	nop
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	2b00      	cmp	r3, #0
 8007672:	d0fc      	beq.n	800766e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007674:	bf00      	nop
 8007676:	bf00      	nop
 8007678:	3714      	adds	r7, #20
 800767a:	46bd      	mov	sp, r7
 800767c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007680:	4770      	bx	lr
 8007682:	bf00      	nop
 8007684:	20000010 	.word	0x20000010
	...

08007690 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007690:	4b07      	ldr	r3, [pc, #28]	@ (80076b0 <pxCurrentTCBConst2>)
 8007692:	6819      	ldr	r1, [r3, #0]
 8007694:	6808      	ldr	r0, [r1, #0]
 8007696:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800769a:	f380 8809 	msr	PSP, r0
 800769e:	f3bf 8f6f 	isb	sy
 80076a2:	f04f 0000 	mov.w	r0, #0
 80076a6:	f380 8811 	msr	BASEPRI, r0
 80076aa:	4770      	bx	lr
 80076ac:	f3af 8000 	nop.w

080076b0 <pxCurrentTCBConst2>:
 80076b0:	20000970 	.word	0x20000970
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80076b4:	bf00      	nop
 80076b6:	bf00      	nop

080076b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80076b8:	4808      	ldr	r0, [pc, #32]	@ (80076dc <prvPortStartFirstTask+0x24>)
 80076ba:	6800      	ldr	r0, [r0, #0]
 80076bc:	6800      	ldr	r0, [r0, #0]
 80076be:	f380 8808 	msr	MSP, r0
 80076c2:	f04f 0000 	mov.w	r0, #0
 80076c6:	f380 8814 	msr	CONTROL, r0
 80076ca:	b662      	cpsie	i
 80076cc:	b661      	cpsie	f
 80076ce:	f3bf 8f4f 	dsb	sy
 80076d2:	f3bf 8f6f 	isb	sy
 80076d6:	df00      	svc	0
 80076d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80076da:	bf00      	nop
 80076dc:	e000ed08 	.word	0xe000ed08

080076e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b086      	sub	sp, #24
 80076e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80076e6:	4b47      	ldr	r3, [pc, #284]	@ (8007804 <xPortStartScheduler+0x124>)
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	4a47      	ldr	r2, [pc, #284]	@ (8007808 <xPortStartScheduler+0x128>)
 80076ec:	4293      	cmp	r3, r2
 80076ee:	d10b      	bne.n	8007708 <xPortStartScheduler+0x28>
	__asm volatile
 80076f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076f4:	f383 8811 	msr	BASEPRI, r3
 80076f8:	f3bf 8f6f 	isb	sy
 80076fc:	f3bf 8f4f 	dsb	sy
 8007700:	60fb      	str	r3, [r7, #12]
}
 8007702:	bf00      	nop
 8007704:	bf00      	nop
 8007706:	e7fd      	b.n	8007704 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007708:	4b3e      	ldr	r3, [pc, #248]	@ (8007804 <xPortStartScheduler+0x124>)
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	4a3f      	ldr	r2, [pc, #252]	@ (800780c <xPortStartScheduler+0x12c>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d10b      	bne.n	800772a <xPortStartScheduler+0x4a>
	__asm volatile
 8007712:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007716:	f383 8811 	msr	BASEPRI, r3
 800771a:	f3bf 8f6f 	isb	sy
 800771e:	f3bf 8f4f 	dsb	sy
 8007722:	613b      	str	r3, [r7, #16]
}
 8007724:	bf00      	nop
 8007726:	bf00      	nop
 8007728:	e7fd      	b.n	8007726 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800772a:	4b39      	ldr	r3, [pc, #228]	@ (8007810 <xPortStartScheduler+0x130>)
 800772c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800772e:	697b      	ldr	r3, [r7, #20]
 8007730:	781b      	ldrb	r3, [r3, #0]
 8007732:	b2db      	uxtb	r3, r3
 8007734:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007736:	697b      	ldr	r3, [r7, #20]
 8007738:	22ff      	movs	r2, #255	@ 0xff
 800773a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800773c:	697b      	ldr	r3, [r7, #20]
 800773e:	781b      	ldrb	r3, [r3, #0]
 8007740:	b2db      	uxtb	r3, r3
 8007742:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007744:	78fb      	ldrb	r3, [r7, #3]
 8007746:	b2db      	uxtb	r3, r3
 8007748:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800774c:	b2da      	uxtb	r2, r3
 800774e:	4b31      	ldr	r3, [pc, #196]	@ (8007814 <xPortStartScheduler+0x134>)
 8007750:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007752:	4b31      	ldr	r3, [pc, #196]	@ (8007818 <xPortStartScheduler+0x138>)
 8007754:	2207      	movs	r2, #7
 8007756:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007758:	e009      	b.n	800776e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800775a:	4b2f      	ldr	r3, [pc, #188]	@ (8007818 <xPortStartScheduler+0x138>)
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	3b01      	subs	r3, #1
 8007760:	4a2d      	ldr	r2, [pc, #180]	@ (8007818 <xPortStartScheduler+0x138>)
 8007762:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007764:	78fb      	ldrb	r3, [r7, #3]
 8007766:	b2db      	uxtb	r3, r3
 8007768:	005b      	lsls	r3, r3, #1
 800776a:	b2db      	uxtb	r3, r3
 800776c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800776e:	78fb      	ldrb	r3, [r7, #3]
 8007770:	b2db      	uxtb	r3, r3
 8007772:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007776:	2b80      	cmp	r3, #128	@ 0x80
 8007778:	d0ef      	beq.n	800775a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800777a:	4b27      	ldr	r3, [pc, #156]	@ (8007818 <xPortStartScheduler+0x138>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f1c3 0307 	rsb	r3, r3, #7
 8007782:	2b04      	cmp	r3, #4
 8007784:	d00b      	beq.n	800779e <xPortStartScheduler+0xbe>
	__asm volatile
 8007786:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800778a:	f383 8811 	msr	BASEPRI, r3
 800778e:	f3bf 8f6f 	isb	sy
 8007792:	f3bf 8f4f 	dsb	sy
 8007796:	60bb      	str	r3, [r7, #8]
}
 8007798:	bf00      	nop
 800779a:	bf00      	nop
 800779c:	e7fd      	b.n	800779a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800779e:	4b1e      	ldr	r3, [pc, #120]	@ (8007818 <xPortStartScheduler+0x138>)
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	021b      	lsls	r3, r3, #8
 80077a4:	4a1c      	ldr	r2, [pc, #112]	@ (8007818 <xPortStartScheduler+0x138>)
 80077a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80077a8:	4b1b      	ldr	r3, [pc, #108]	@ (8007818 <xPortStartScheduler+0x138>)
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80077b0:	4a19      	ldr	r2, [pc, #100]	@ (8007818 <xPortStartScheduler+0x138>)
 80077b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	b2da      	uxtb	r2, r3
 80077b8:	697b      	ldr	r3, [r7, #20]
 80077ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80077bc:	4b17      	ldr	r3, [pc, #92]	@ (800781c <xPortStartScheduler+0x13c>)
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	4a16      	ldr	r2, [pc, #88]	@ (800781c <xPortStartScheduler+0x13c>)
 80077c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80077c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80077c8:	4b14      	ldr	r3, [pc, #80]	@ (800781c <xPortStartScheduler+0x13c>)
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	4a13      	ldr	r2, [pc, #76]	@ (800781c <xPortStartScheduler+0x13c>)
 80077ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80077d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80077d4:	f000 f8da 	bl	800798c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80077d8:	4b11      	ldr	r3, [pc, #68]	@ (8007820 <xPortStartScheduler+0x140>)
 80077da:	2200      	movs	r2, #0
 80077dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80077de:	f000 f8f9 	bl	80079d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80077e2:	4b10      	ldr	r3, [pc, #64]	@ (8007824 <xPortStartScheduler+0x144>)
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	4a0f      	ldr	r2, [pc, #60]	@ (8007824 <xPortStartScheduler+0x144>)
 80077e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80077ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80077ee:	f7ff ff63 	bl	80076b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80077f2:	f7fe ff2d 	bl	8006650 <vTaskSwitchContext>
	prvTaskExitError();
 80077f6:	f7ff ff19 	bl	800762c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80077fa:	2300      	movs	r3, #0
}
 80077fc:	4618      	mov	r0, r3
 80077fe:	3718      	adds	r7, #24
 8007800:	46bd      	mov	sp, r7
 8007802:	bd80      	pop	{r7, pc}
 8007804:	e000ed00 	.word	0xe000ed00
 8007808:	410fc271 	.word	0x410fc271
 800780c:	410fc270 	.word	0x410fc270
 8007810:	e000e400 	.word	0xe000e400
 8007814:	20000f9c 	.word	0x20000f9c
 8007818:	20000fa0 	.word	0x20000fa0
 800781c:	e000ed20 	.word	0xe000ed20
 8007820:	20000010 	.word	0x20000010
 8007824:	e000ef34 	.word	0xe000ef34

08007828 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007828:	b480      	push	{r7}
 800782a:	b083      	sub	sp, #12
 800782c:	af00      	add	r7, sp, #0
	__asm volatile
 800782e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007832:	f383 8811 	msr	BASEPRI, r3
 8007836:	f3bf 8f6f 	isb	sy
 800783a:	f3bf 8f4f 	dsb	sy
 800783e:	607b      	str	r3, [r7, #4]
}
 8007840:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007842:	4b10      	ldr	r3, [pc, #64]	@ (8007884 <vPortEnterCritical+0x5c>)
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	3301      	adds	r3, #1
 8007848:	4a0e      	ldr	r2, [pc, #56]	@ (8007884 <vPortEnterCritical+0x5c>)
 800784a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800784c:	4b0d      	ldr	r3, [pc, #52]	@ (8007884 <vPortEnterCritical+0x5c>)
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	2b01      	cmp	r3, #1
 8007852:	d110      	bne.n	8007876 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007854:	4b0c      	ldr	r3, [pc, #48]	@ (8007888 <vPortEnterCritical+0x60>)
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	b2db      	uxtb	r3, r3
 800785a:	2b00      	cmp	r3, #0
 800785c:	d00b      	beq.n	8007876 <vPortEnterCritical+0x4e>
	__asm volatile
 800785e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007862:	f383 8811 	msr	BASEPRI, r3
 8007866:	f3bf 8f6f 	isb	sy
 800786a:	f3bf 8f4f 	dsb	sy
 800786e:	603b      	str	r3, [r7, #0]
}
 8007870:	bf00      	nop
 8007872:	bf00      	nop
 8007874:	e7fd      	b.n	8007872 <vPortEnterCritical+0x4a>
	}
}
 8007876:	bf00      	nop
 8007878:	370c      	adds	r7, #12
 800787a:	46bd      	mov	sp, r7
 800787c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007880:	4770      	bx	lr
 8007882:	bf00      	nop
 8007884:	20000010 	.word	0x20000010
 8007888:	e000ed04 	.word	0xe000ed04

0800788c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800788c:	b480      	push	{r7}
 800788e:	b083      	sub	sp, #12
 8007890:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007892:	4b12      	ldr	r3, [pc, #72]	@ (80078dc <vPortExitCritical+0x50>)
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d10b      	bne.n	80078b2 <vPortExitCritical+0x26>
	__asm volatile
 800789a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800789e:	f383 8811 	msr	BASEPRI, r3
 80078a2:	f3bf 8f6f 	isb	sy
 80078a6:	f3bf 8f4f 	dsb	sy
 80078aa:	607b      	str	r3, [r7, #4]
}
 80078ac:	bf00      	nop
 80078ae:	bf00      	nop
 80078b0:	e7fd      	b.n	80078ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80078b2:	4b0a      	ldr	r3, [pc, #40]	@ (80078dc <vPortExitCritical+0x50>)
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	3b01      	subs	r3, #1
 80078b8:	4a08      	ldr	r2, [pc, #32]	@ (80078dc <vPortExitCritical+0x50>)
 80078ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80078bc:	4b07      	ldr	r3, [pc, #28]	@ (80078dc <vPortExitCritical+0x50>)
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d105      	bne.n	80078d0 <vPortExitCritical+0x44>
 80078c4:	2300      	movs	r3, #0
 80078c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	f383 8811 	msr	BASEPRI, r3
}
 80078ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80078d0:	bf00      	nop
 80078d2:	370c      	adds	r7, #12
 80078d4:	46bd      	mov	sp, r7
 80078d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078da:	4770      	bx	lr
 80078dc:	20000010 	.word	0x20000010

080078e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80078e0:	f3ef 8009 	mrs	r0, PSP
 80078e4:	f3bf 8f6f 	isb	sy
 80078e8:	4b15      	ldr	r3, [pc, #84]	@ (8007940 <pxCurrentTCBConst>)
 80078ea:	681a      	ldr	r2, [r3, #0]
 80078ec:	f01e 0f10 	tst.w	lr, #16
 80078f0:	bf08      	it	eq
 80078f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80078f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078fa:	6010      	str	r0, [r2, #0]
 80078fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007900:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007904:	f380 8811 	msr	BASEPRI, r0
 8007908:	f3bf 8f4f 	dsb	sy
 800790c:	f3bf 8f6f 	isb	sy
 8007910:	f7fe fe9e 	bl	8006650 <vTaskSwitchContext>
 8007914:	f04f 0000 	mov.w	r0, #0
 8007918:	f380 8811 	msr	BASEPRI, r0
 800791c:	bc09      	pop	{r0, r3}
 800791e:	6819      	ldr	r1, [r3, #0]
 8007920:	6808      	ldr	r0, [r1, #0]
 8007922:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007926:	f01e 0f10 	tst.w	lr, #16
 800792a:	bf08      	it	eq
 800792c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007930:	f380 8809 	msr	PSP, r0
 8007934:	f3bf 8f6f 	isb	sy
 8007938:	4770      	bx	lr
 800793a:	bf00      	nop
 800793c:	f3af 8000 	nop.w

08007940 <pxCurrentTCBConst>:
 8007940:	20000970 	.word	0x20000970
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007944:	bf00      	nop
 8007946:	bf00      	nop

08007948 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007948:	b580      	push	{r7, lr}
 800794a:	b082      	sub	sp, #8
 800794c:	af00      	add	r7, sp, #0
	__asm volatile
 800794e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007952:	f383 8811 	msr	BASEPRI, r3
 8007956:	f3bf 8f6f 	isb	sy
 800795a:	f3bf 8f4f 	dsb	sy
 800795e:	607b      	str	r3, [r7, #4]
}
 8007960:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007962:	f7fe fdbb 	bl	80064dc <xTaskIncrementTick>
 8007966:	4603      	mov	r3, r0
 8007968:	2b00      	cmp	r3, #0
 800796a:	d003      	beq.n	8007974 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800796c:	4b06      	ldr	r3, [pc, #24]	@ (8007988 <xPortSysTickHandler+0x40>)
 800796e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007972:	601a      	str	r2, [r3, #0]
 8007974:	2300      	movs	r3, #0
 8007976:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	f383 8811 	msr	BASEPRI, r3
}
 800797e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007980:	bf00      	nop
 8007982:	3708      	adds	r7, #8
 8007984:	46bd      	mov	sp, r7
 8007986:	bd80      	pop	{r7, pc}
 8007988:	e000ed04 	.word	0xe000ed04

0800798c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800798c:	b480      	push	{r7}
 800798e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007990:	4b0b      	ldr	r3, [pc, #44]	@ (80079c0 <vPortSetupTimerInterrupt+0x34>)
 8007992:	2200      	movs	r2, #0
 8007994:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007996:	4b0b      	ldr	r3, [pc, #44]	@ (80079c4 <vPortSetupTimerInterrupt+0x38>)
 8007998:	2200      	movs	r2, #0
 800799a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800799c:	4b0a      	ldr	r3, [pc, #40]	@ (80079c8 <vPortSetupTimerInterrupt+0x3c>)
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	4a0a      	ldr	r2, [pc, #40]	@ (80079cc <vPortSetupTimerInterrupt+0x40>)
 80079a2:	fba2 2303 	umull	r2, r3, r2, r3
 80079a6:	099b      	lsrs	r3, r3, #6
 80079a8:	4a09      	ldr	r2, [pc, #36]	@ (80079d0 <vPortSetupTimerInterrupt+0x44>)
 80079aa:	3b01      	subs	r3, #1
 80079ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80079ae:	4b04      	ldr	r3, [pc, #16]	@ (80079c0 <vPortSetupTimerInterrupt+0x34>)
 80079b0:	2207      	movs	r2, #7
 80079b2:	601a      	str	r2, [r3, #0]
}
 80079b4:	bf00      	nop
 80079b6:	46bd      	mov	sp, r7
 80079b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079bc:	4770      	bx	lr
 80079be:	bf00      	nop
 80079c0:	e000e010 	.word	0xe000e010
 80079c4:	e000e018 	.word	0xe000e018
 80079c8:	20000004 	.word	0x20000004
 80079cc:	10624dd3 	.word	0x10624dd3
 80079d0:	e000e014 	.word	0xe000e014

080079d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80079d4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80079e4 <vPortEnableVFP+0x10>
 80079d8:	6801      	ldr	r1, [r0, #0]
 80079da:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80079de:	6001      	str	r1, [r0, #0]
 80079e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80079e2:	bf00      	nop
 80079e4:	e000ed88 	.word	0xe000ed88

080079e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80079e8:	b480      	push	{r7}
 80079ea:	b085      	sub	sp, #20
 80079ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80079ee:	f3ef 8305 	mrs	r3, IPSR
 80079f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	2b0f      	cmp	r3, #15
 80079f8:	d915      	bls.n	8007a26 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80079fa:	4a18      	ldr	r2, [pc, #96]	@ (8007a5c <vPortValidateInterruptPriority+0x74>)
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	4413      	add	r3, r2
 8007a00:	781b      	ldrb	r3, [r3, #0]
 8007a02:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007a04:	4b16      	ldr	r3, [pc, #88]	@ (8007a60 <vPortValidateInterruptPriority+0x78>)
 8007a06:	781b      	ldrb	r3, [r3, #0]
 8007a08:	7afa      	ldrb	r2, [r7, #11]
 8007a0a:	429a      	cmp	r2, r3
 8007a0c:	d20b      	bcs.n	8007a26 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8007a0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a12:	f383 8811 	msr	BASEPRI, r3
 8007a16:	f3bf 8f6f 	isb	sy
 8007a1a:	f3bf 8f4f 	dsb	sy
 8007a1e:	607b      	str	r3, [r7, #4]
}
 8007a20:	bf00      	nop
 8007a22:	bf00      	nop
 8007a24:	e7fd      	b.n	8007a22 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007a26:	4b0f      	ldr	r3, [pc, #60]	@ (8007a64 <vPortValidateInterruptPriority+0x7c>)
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007a2e:	4b0e      	ldr	r3, [pc, #56]	@ (8007a68 <vPortValidateInterruptPriority+0x80>)
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	429a      	cmp	r2, r3
 8007a34:	d90b      	bls.n	8007a4e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007a36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a3a:	f383 8811 	msr	BASEPRI, r3
 8007a3e:	f3bf 8f6f 	isb	sy
 8007a42:	f3bf 8f4f 	dsb	sy
 8007a46:	603b      	str	r3, [r7, #0]
}
 8007a48:	bf00      	nop
 8007a4a:	bf00      	nop
 8007a4c:	e7fd      	b.n	8007a4a <vPortValidateInterruptPriority+0x62>
	}
 8007a4e:	bf00      	nop
 8007a50:	3714      	adds	r7, #20
 8007a52:	46bd      	mov	sp, r7
 8007a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a58:	4770      	bx	lr
 8007a5a:	bf00      	nop
 8007a5c:	e000e3f0 	.word	0xe000e3f0
 8007a60:	20000f9c 	.word	0x20000f9c
 8007a64:	e000ed0c 	.word	0xe000ed0c
 8007a68:	20000fa0 	.word	0x20000fa0

08007a6c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007a6c:	b580      	push	{r7, lr}
 8007a6e:	b08a      	sub	sp, #40	@ 0x28
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007a74:	2300      	movs	r3, #0
 8007a76:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007a78:	f7fe fc74 	bl	8006364 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007a7c:	4b5c      	ldr	r3, [pc, #368]	@ (8007bf0 <pvPortMalloc+0x184>)
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d101      	bne.n	8007a88 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007a84:	f000 f924 	bl	8007cd0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007a88:	4b5a      	ldr	r3, [pc, #360]	@ (8007bf4 <pvPortMalloc+0x188>)
 8007a8a:	681a      	ldr	r2, [r3, #0]
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	4013      	ands	r3, r2
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	f040 8095 	bne.w	8007bc0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d01e      	beq.n	8007ada <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007a9c:	2208      	movs	r2, #8
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	4413      	add	r3, r2
 8007aa2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	f003 0307 	and.w	r3, r3, #7
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d015      	beq.n	8007ada <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	f023 0307 	bic.w	r3, r3, #7
 8007ab4:	3308      	adds	r3, #8
 8007ab6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	f003 0307 	and.w	r3, r3, #7
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d00b      	beq.n	8007ada <pvPortMalloc+0x6e>
	__asm volatile
 8007ac2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ac6:	f383 8811 	msr	BASEPRI, r3
 8007aca:	f3bf 8f6f 	isb	sy
 8007ace:	f3bf 8f4f 	dsb	sy
 8007ad2:	617b      	str	r3, [r7, #20]
}
 8007ad4:	bf00      	nop
 8007ad6:	bf00      	nop
 8007ad8:	e7fd      	b.n	8007ad6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d06f      	beq.n	8007bc0 <pvPortMalloc+0x154>
 8007ae0:	4b45      	ldr	r3, [pc, #276]	@ (8007bf8 <pvPortMalloc+0x18c>)
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	687a      	ldr	r2, [r7, #4]
 8007ae6:	429a      	cmp	r2, r3
 8007ae8:	d86a      	bhi.n	8007bc0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007aea:	4b44      	ldr	r3, [pc, #272]	@ (8007bfc <pvPortMalloc+0x190>)
 8007aec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007aee:	4b43      	ldr	r3, [pc, #268]	@ (8007bfc <pvPortMalloc+0x190>)
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007af4:	e004      	b.n	8007b00 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007af8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b02:	685b      	ldr	r3, [r3, #4]
 8007b04:	687a      	ldr	r2, [r7, #4]
 8007b06:	429a      	cmp	r2, r3
 8007b08:	d903      	bls.n	8007b12 <pvPortMalloc+0xa6>
 8007b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d1f1      	bne.n	8007af6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007b12:	4b37      	ldr	r3, [pc, #220]	@ (8007bf0 <pvPortMalloc+0x184>)
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b18:	429a      	cmp	r2, r3
 8007b1a:	d051      	beq.n	8007bc0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007b1c:	6a3b      	ldr	r3, [r7, #32]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	2208      	movs	r2, #8
 8007b22:	4413      	add	r3, r2
 8007b24:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b28:	681a      	ldr	r2, [r3, #0]
 8007b2a:	6a3b      	ldr	r3, [r7, #32]
 8007b2c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b30:	685a      	ldr	r2, [r3, #4]
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	1ad2      	subs	r2, r2, r3
 8007b36:	2308      	movs	r3, #8
 8007b38:	005b      	lsls	r3, r3, #1
 8007b3a:	429a      	cmp	r2, r3
 8007b3c:	d920      	bls.n	8007b80 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007b3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	4413      	add	r3, r2
 8007b44:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007b46:	69bb      	ldr	r3, [r7, #24]
 8007b48:	f003 0307 	and.w	r3, r3, #7
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d00b      	beq.n	8007b68 <pvPortMalloc+0xfc>
	__asm volatile
 8007b50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b54:	f383 8811 	msr	BASEPRI, r3
 8007b58:	f3bf 8f6f 	isb	sy
 8007b5c:	f3bf 8f4f 	dsb	sy
 8007b60:	613b      	str	r3, [r7, #16]
}
 8007b62:	bf00      	nop
 8007b64:	bf00      	nop
 8007b66:	e7fd      	b.n	8007b64 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b6a:	685a      	ldr	r2, [r3, #4]
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	1ad2      	subs	r2, r2, r3
 8007b70:	69bb      	ldr	r3, [r7, #24]
 8007b72:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007b74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b76:	687a      	ldr	r2, [r7, #4]
 8007b78:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007b7a:	69b8      	ldr	r0, [r7, #24]
 8007b7c:	f000 f90a 	bl	8007d94 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007b80:	4b1d      	ldr	r3, [pc, #116]	@ (8007bf8 <pvPortMalloc+0x18c>)
 8007b82:	681a      	ldr	r2, [r3, #0]
 8007b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b86:	685b      	ldr	r3, [r3, #4]
 8007b88:	1ad3      	subs	r3, r2, r3
 8007b8a:	4a1b      	ldr	r2, [pc, #108]	@ (8007bf8 <pvPortMalloc+0x18c>)
 8007b8c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007b8e:	4b1a      	ldr	r3, [pc, #104]	@ (8007bf8 <pvPortMalloc+0x18c>)
 8007b90:	681a      	ldr	r2, [r3, #0]
 8007b92:	4b1b      	ldr	r3, [pc, #108]	@ (8007c00 <pvPortMalloc+0x194>)
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	429a      	cmp	r2, r3
 8007b98:	d203      	bcs.n	8007ba2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007b9a:	4b17      	ldr	r3, [pc, #92]	@ (8007bf8 <pvPortMalloc+0x18c>)
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	4a18      	ldr	r2, [pc, #96]	@ (8007c00 <pvPortMalloc+0x194>)
 8007ba0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ba4:	685a      	ldr	r2, [r3, #4]
 8007ba6:	4b13      	ldr	r3, [pc, #76]	@ (8007bf4 <pvPortMalloc+0x188>)
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	431a      	orrs	r2, r3
 8007bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007bb6:	4b13      	ldr	r3, [pc, #76]	@ (8007c04 <pvPortMalloc+0x198>)
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	3301      	adds	r3, #1
 8007bbc:	4a11      	ldr	r2, [pc, #68]	@ (8007c04 <pvPortMalloc+0x198>)
 8007bbe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007bc0:	f7fe fbde 	bl	8006380 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007bc4:	69fb      	ldr	r3, [r7, #28]
 8007bc6:	f003 0307 	and.w	r3, r3, #7
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d00b      	beq.n	8007be6 <pvPortMalloc+0x17a>
	__asm volatile
 8007bce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bd2:	f383 8811 	msr	BASEPRI, r3
 8007bd6:	f3bf 8f6f 	isb	sy
 8007bda:	f3bf 8f4f 	dsb	sy
 8007bde:	60fb      	str	r3, [r7, #12]
}
 8007be0:	bf00      	nop
 8007be2:	bf00      	nop
 8007be4:	e7fd      	b.n	8007be2 <pvPortMalloc+0x176>
	return pvReturn;
 8007be6:	69fb      	ldr	r3, [r7, #28]
}
 8007be8:	4618      	mov	r0, r3
 8007bea:	3728      	adds	r7, #40	@ 0x28
 8007bec:	46bd      	mov	sp, r7
 8007bee:	bd80      	pop	{r7, pc}
 8007bf0:	20004bac 	.word	0x20004bac
 8007bf4:	20004bc0 	.word	0x20004bc0
 8007bf8:	20004bb0 	.word	0x20004bb0
 8007bfc:	20004ba4 	.word	0x20004ba4
 8007c00:	20004bb4 	.word	0x20004bb4
 8007c04:	20004bb8 	.word	0x20004bb8

08007c08 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b086      	sub	sp, #24
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d04f      	beq.n	8007cba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007c1a:	2308      	movs	r3, #8
 8007c1c:	425b      	negs	r3, r3
 8007c1e:	697a      	ldr	r2, [r7, #20]
 8007c20:	4413      	add	r3, r2
 8007c22:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007c24:	697b      	ldr	r3, [r7, #20]
 8007c26:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007c28:	693b      	ldr	r3, [r7, #16]
 8007c2a:	685a      	ldr	r2, [r3, #4]
 8007c2c:	4b25      	ldr	r3, [pc, #148]	@ (8007cc4 <vPortFree+0xbc>)
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	4013      	ands	r3, r2
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d10b      	bne.n	8007c4e <vPortFree+0x46>
	__asm volatile
 8007c36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c3a:	f383 8811 	msr	BASEPRI, r3
 8007c3e:	f3bf 8f6f 	isb	sy
 8007c42:	f3bf 8f4f 	dsb	sy
 8007c46:	60fb      	str	r3, [r7, #12]
}
 8007c48:	bf00      	nop
 8007c4a:	bf00      	nop
 8007c4c:	e7fd      	b.n	8007c4a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007c4e:	693b      	ldr	r3, [r7, #16]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d00b      	beq.n	8007c6e <vPortFree+0x66>
	__asm volatile
 8007c56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c5a:	f383 8811 	msr	BASEPRI, r3
 8007c5e:	f3bf 8f6f 	isb	sy
 8007c62:	f3bf 8f4f 	dsb	sy
 8007c66:	60bb      	str	r3, [r7, #8]
}
 8007c68:	bf00      	nop
 8007c6a:	bf00      	nop
 8007c6c:	e7fd      	b.n	8007c6a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007c6e:	693b      	ldr	r3, [r7, #16]
 8007c70:	685a      	ldr	r2, [r3, #4]
 8007c72:	4b14      	ldr	r3, [pc, #80]	@ (8007cc4 <vPortFree+0xbc>)
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	4013      	ands	r3, r2
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d01e      	beq.n	8007cba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007c7c:	693b      	ldr	r3, [r7, #16]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d11a      	bne.n	8007cba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007c84:	693b      	ldr	r3, [r7, #16]
 8007c86:	685a      	ldr	r2, [r3, #4]
 8007c88:	4b0e      	ldr	r3, [pc, #56]	@ (8007cc4 <vPortFree+0xbc>)
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	43db      	mvns	r3, r3
 8007c8e:	401a      	ands	r2, r3
 8007c90:	693b      	ldr	r3, [r7, #16]
 8007c92:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007c94:	f7fe fb66 	bl	8006364 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007c98:	693b      	ldr	r3, [r7, #16]
 8007c9a:	685a      	ldr	r2, [r3, #4]
 8007c9c:	4b0a      	ldr	r3, [pc, #40]	@ (8007cc8 <vPortFree+0xc0>)
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	4413      	add	r3, r2
 8007ca2:	4a09      	ldr	r2, [pc, #36]	@ (8007cc8 <vPortFree+0xc0>)
 8007ca4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007ca6:	6938      	ldr	r0, [r7, #16]
 8007ca8:	f000 f874 	bl	8007d94 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007cac:	4b07      	ldr	r3, [pc, #28]	@ (8007ccc <vPortFree+0xc4>)
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	3301      	adds	r3, #1
 8007cb2:	4a06      	ldr	r2, [pc, #24]	@ (8007ccc <vPortFree+0xc4>)
 8007cb4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007cb6:	f7fe fb63 	bl	8006380 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007cba:	bf00      	nop
 8007cbc:	3718      	adds	r7, #24
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	bd80      	pop	{r7, pc}
 8007cc2:	bf00      	nop
 8007cc4:	20004bc0 	.word	0x20004bc0
 8007cc8:	20004bb0 	.word	0x20004bb0
 8007ccc:	20004bbc 	.word	0x20004bbc

08007cd0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007cd0:	b480      	push	{r7}
 8007cd2:	b085      	sub	sp, #20
 8007cd4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007cd6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8007cda:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007cdc:	4b27      	ldr	r3, [pc, #156]	@ (8007d7c <prvHeapInit+0xac>)
 8007cde:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	f003 0307 	and.w	r3, r3, #7
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d00c      	beq.n	8007d04 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	3307      	adds	r3, #7
 8007cee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	f023 0307 	bic.w	r3, r3, #7
 8007cf6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007cf8:	68ba      	ldr	r2, [r7, #8]
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	1ad3      	subs	r3, r2, r3
 8007cfe:	4a1f      	ldr	r2, [pc, #124]	@ (8007d7c <prvHeapInit+0xac>)
 8007d00:	4413      	add	r3, r2
 8007d02:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007d08:	4a1d      	ldr	r2, [pc, #116]	@ (8007d80 <prvHeapInit+0xb0>)
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007d0e:	4b1c      	ldr	r3, [pc, #112]	@ (8007d80 <prvHeapInit+0xb0>)
 8007d10:	2200      	movs	r2, #0
 8007d12:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	68ba      	ldr	r2, [r7, #8]
 8007d18:	4413      	add	r3, r2
 8007d1a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007d1c:	2208      	movs	r2, #8
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	1a9b      	subs	r3, r3, r2
 8007d22:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	f023 0307 	bic.w	r3, r3, #7
 8007d2a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	4a15      	ldr	r2, [pc, #84]	@ (8007d84 <prvHeapInit+0xb4>)
 8007d30:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007d32:	4b14      	ldr	r3, [pc, #80]	@ (8007d84 <prvHeapInit+0xb4>)
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	2200      	movs	r2, #0
 8007d38:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007d3a:	4b12      	ldr	r3, [pc, #72]	@ (8007d84 <prvHeapInit+0xb4>)
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	2200      	movs	r2, #0
 8007d40:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007d46:	683b      	ldr	r3, [r7, #0]
 8007d48:	68fa      	ldr	r2, [r7, #12]
 8007d4a:	1ad2      	subs	r2, r2, r3
 8007d4c:	683b      	ldr	r3, [r7, #0]
 8007d4e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007d50:	4b0c      	ldr	r3, [pc, #48]	@ (8007d84 <prvHeapInit+0xb4>)
 8007d52:	681a      	ldr	r2, [r3, #0]
 8007d54:	683b      	ldr	r3, [r7, #0]
 8007d56:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007d58:	683b      	ldr	r3, [r7, #0]
 8007d5a:	685b      	ldr	r3, [r3, #4]
 8007d5c:	4a0a      	ldr	r2, [pc, #40]	@ (8007d88 <prvHeapInit+0xb8>)
 8007d5e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007d60:	683b      	ldr	r3, [r7, #0]
 8007d62:	685b      	ldr	r3, [r3, #4]
 8007d64:	4a09      	ldr	r2, [pc, #36]	@ (8007d8c <prvHeapInit+0xbc>)
 8007d66:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007d68:	4b09      	ldr	r3, [pc, #36]	@ (8007d90 <prvHeapInit+0xc0>)
 8007d6a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007d6e:	601a      	str	r2, [r3, #0]
}
 8007d70:	bf00      	nop
 8007d72:	3714      	adds	r7, #20
 8007d74:	46bd      	mov	sp, r7
 8007d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7a:	4770      	bx	lr
 8007d7c:	20000fa4 	.word	0x20000fa4
 8007d80:	20004ba4 	.word	0x20004ba4
 8007d84:	20004bac 	.word	0x20004bac
 8007d88:	20004bb4 	.word	0x20004bb4
 8007d8c:	20004bb0 	.word	0x20004bb0
 8007d90:	20004bc0 	.word	0x20004bc0

08007d94 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007d94:	b480      	push	{r7}
 8007d96:	b085      	sub	sp, #20
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007d9c:	4b28      	ldr	r3, [pc, #160]	@ (8007e40 <prvInsertBlockIntoFreeList+0xac>)
 8007d9e:	60fb      	str	r3, [r7, #12]
 8007da0:	e002      	b.n	8007da8 <prvInsertBlockIntoFreeList+0x14>
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	60fb      	str	r3, [r7, #12]
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	687a      	ldr	r2, [r7, #4]
 8007dae:	429a      	cmp	r2, r3
 8007db0:	d8f7      	bhi.n	8007da2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	685b      	ldr	r3, [r3, #4]
 8007dba:	68ba      	ldr	r2, [r7, #8]
 8007dbc:	4413      	add	r3, r2
 8007dbe:	687a      	ldr	r2, [r7, #4]
 8007dc0:	429a      	cmp	r2, r3
 8007dc2:	d108      	bne.n	8007dd6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	685a      	ldr	r2, [r3, #4]
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	685b      	ldr	r3, [r3, #4]
 8007dcc:	441a      	add	r2, r3
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	685b      	ldr	r3, [r3, #4]
 8007dde:	68ba      	ldr	r2, [r7, #8]
 8007de0:	441a      	add	r2, r3
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	429a      	cmp	r2, r3
 8007de8:	d118      	bne.n	8007e1c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	681a      	ldr	r2, [r3, #0]
 8007dee:	4b15      	ldr	r3, [pc, #84]	@ (8007e44 <prvInsertBlockIntoFreeList+0xb0>)
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	429a      	cmp	r2, r3
 8007df4:	d00d      	beq.n	8007e12 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	685a      	ldr	r2, [r3, #4]
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	685b      	ldr	r3, [r3, #4]
 8007e00:	441a      	add	r2, r3
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	681a      	ldr	r2, [r3, #0]
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	601a      	str	r2, [r3, #0]
 8007e10:	e008      	b.n	8007e24 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007e12:	4b0c      	ldr	r3, [pc, #48]	@ (8007e44 <prvInsertBlockIntoFreeList+0xb0>)
 8007e14:	681a      	ldr	r2, [r3, #0]
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	601a      	str	r2, [r3, #0]
 8007e1a:	e003      	b.n	8007e24 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	681a      	ldr	r2, [r3, #0]
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007e24:	68fa      	ldr	r2, [r7, #12]
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	429a      	cmp	r2, r3
 8007e2a:	d002      	beq.n	8007e32 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	687a      	ldr	r2, [r7, #4]
 8007e30:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007e32:	bf00      	nop
 8007e34:	3714      	adds	r7, #20
 8007e36:	46bd      	mov	sp, r7
 8007e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3c:	4770      	bx	lr
 8007e3e:	bf00      	nop
 8007e40:	20004ba4 	.word	0x20004ba4
 8007e44:	20004bac 	.word	0x20004bac

08007e48 <siprintf>:
 8007e48:	b40e      	push	{r1, r2, r3}
 8007e4a:	b510      	push	{r4, lr}
 8007e4c:	b09d      	sub	sp, #116	@ 0x74
 8007e4e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007e50:	9002      	str	r0, [sp, #8]
 8007e52:	9006      	str	r0, [sp, #24]
 8007e54:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007e58:	480a      	ldr	r0, [pc, #40]	@ (8007e84 <siprintf+0x3c>)
 8007e5a:	9107      	str	r1, [sp, #28]
 8007e5c:	9104      	str	r1, [sp, #16]
 8007e5e:	490a      	ldr	r1, [pc, #40]	@ (8007e88 <siprintf+0x40>)
 8007e60:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e64:	9105      	str	r1, [sp, #20]
 8007e66:	2400      	movs	r4, #0
 8007e68:	a902      	add	r1, sp, #8
 8007e6a:	6800      	ldr	r0, [r0, #0]
 8007e6c:	9301      	str	r3, [sp, #4]
 8007e6e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007e70:	f000 fa00 	bl	8008274 <_svfiprintf_r>
 8007e74:	9b02      	ldr	r3, [sp, #8]
 8007e76:	701c      	strb	r4, [r3, #0]
 8007e78:	b01d      	add	sp, #116	@ 0x74
 8007e7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e7e:	b003      	add	sp, #12
 8007e80:	4770      	bx	lr
 8007e82:	bf00      	nop
 8007e84:	20000014 	.word	0x20000014
 8007e88:	ffff0208 	.word	0xffff0208

08007e8c <memset>:
 8007e8c:	4402      	add	r2, r0
 8007e8e:	4603      	mov	r3, r0
 8007e90:	4293      	cmp	r3, r2
 8007e92:	d100      	bne.n	8007e96 <memset+0xa>
 8007e94:	4770      	bx	lr
 8007e96:	f803 1b01 	strb.w	r1, [r3], #1
 8007e9a:	e7f9      	b.n	8007e90 <memset+0x4>

08007e9c <_reclaim_reent>:
 8007e9c:	4b2d      	ldr	r3, [pc, #180]	@ (8007f54 <_reclaim_reent+0xb8>)
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	4283      	cmp	r3, r0
 8007ea2:	b570      	push	{r4, r5, r6, lr}
 8007ea4:	4604      	mov	r4, r0
 8007ea6:	d053      	beq.n	8007f50 <_reclaim_reent+0xb4>
 8007ea8:	69c3      	ldr	r3, [r0, #28]
 8007eaa:	b31b      	cbz	r3, 8007ef4 <_reclaim_reent+0x58>
 8007eac:	68db      	ldr	r3, [r3, #12]
 8007eae:	b163      	cbz	r3, 8007eca <_reclaim_reent+0x2e>
 8007eb0:	2500      	movs	r5, #0
 8007eb2:	69e3      	ldr	r3, [r4, #28]
 8007eb4:	68db      	ldr	r3, [r3, #12]
 8007eb6:	5959      	ldr	r1, [r3, r5]
 8007eb8:	b9b1      	cbnz	r1, 8007ee8 <_reclaim_reent+0x4c>
 8007eba:	3504      	adds	r5, #4
 8007ebc:	2d80      	cmp	r5, #128	@ 0x80
 8007ebe:	d1f8      	bne.n	8007eb2 <_reclaim_reent+0x16>
 8007ec0:	69e3      	ldr	r3, [r4, #28]
 8007ec2:	4620      	mov	r0, r4
 8007ec4:	68d9      	ldr	r1, [r3, #12]
 8007ec6:	f000 f881 	bl	8007fcc <_free_r>
 8007eca:	69e3      	ldr	r3, [r4, #28]
 8007ecc:	6819      	ldr	r1, [r3, #0]
 8007ece:	b111      	cbz	r1, 8007ed6 <_reclaim_reent+0x3a>
 8007ed0:	4620      	mov	r0, r4
 8007ed2:	f000 f87b 	bl	8007fcc <_free_r>
 8007ed6:	69e3      	ldr	r3, [r4, #28]
 8007ed8:	689d      	ldr	r5, [r3, #8]
 8007eda:	b15d      	cbz	r5, 8007ef4 <_reclaim_reent+0x58>
 8007edc:	4629      	mov	r1, r5
 8007ede:	4620      	mov	r0, r4
 8007ee0:	682d      	ldr	r5, [r5, #0]
 8007ee2:	f000 f873 	bl	8007fcc <_free_r>
 8007ee6:	e7f8      	b.n	8007eda <_reclaim_reent+0x3e>
 8007ee8:	680e      	ldr	r6, [r1, #0]
 8007eea:	4620      	mov	r0, r4
 8007eec:	f000 f86e 	bl	8007fcc <_free_r>
 8007ef0:	4631      	mov	r1, r6
 8007ef2:	e7e1      	b.n	8007eb8 <_reclaim_reent+0x1c>
 8007ef4:	6961      	ldr	r1, [r4, #20]
 8007ef6:	b111      	cbz	r1, 8007efe <_reclaim_reent+0x62>
 8007ef8:	4620      	mov	r0, r4
 8007efa:	f000 f867 	bl	8007fcc <_free_r>
 8007efe:	69e1      	ldr	r1, [r4, #28]
 8007f00:	b111      	cbz	r1, 8007f08 <_reclaim_reent+0x6c>
 8007f02:	4620      	mov	r0, r4
 8007f04:	f000 f862 	bl	8007fcc <_free_r>
 8007f08:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007f0a:	b111      	cbz	r1, 8007f12 <_reclaim_reent+0x76>
 8007f0c:	4620      	mov	r0, r4
 8007f0e:	f000 f85d 	bl	8007fcc <_free_r>
 8007f12:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007f14:	b111      	cbz	r1, 8007f1c <_reclaim_reent+0x80>
 8007f16:	4620      	mov	r0, r4
 8007f18:	f000 f858 	bl	8007fcc <_free_r>
 8007f1c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8007f1e:	b111      	cbz	r1, 8007f26 <_reclaim_reent+0x8a>
 8007f20:	4620      	mov	r0, r4
 8007f22:	f000 f853 	bl	8007fcc <_free_r>
 8007f26:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007f28:	b111      	cbz	r1, 8007f30 <_reclaim_reent+0x94>
 8007f2a:	4620      	mov	r0, r4
 8007f2c:	f000 f84e 	bl	8007fcc <_free_r>
 8007f30:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007f32:	b111      	cbz	r1, 8007f3a <_reclaim_reent+0x9e>
 8007f34:	4620      	mov	r0, r4
 8007f36:	f000 f849 	bl	8007fcc <_free_r>
 8007f3a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007f3c:	b111      	cbz	r1, 8007f44 <_reclaim_reent+0xa8>
 8007f3e:	4620      	mov	r0, r4
 8007f40:	f000 f844 	bl	8007fcc <_free_r>
 8007f44:	6a23      	ldr	r3, [r4, #32]
 8007f46:	b11b      	cbz	r3, 8007f50 <_reclaim_reent+0xb4>
 8007f48:	4620      	mov	r0, r4
 8007f4a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007f4e:	4718      	bx	r3
 8007f50:	bd70      	pop	{r4, r5, r6, pc}
 8007f52:	bf00      	nop
 8007f54:	20000014 	.word	0x20000014

08007f58 <__errno>:
 8007f58:	4b01      	ldr	r3, [pc, #4]	@ (8007f60 <__errno+0x8>)
 8007f5a:	6818      	ldr	r0, [r3, #0]
 8007f5c:	4770      	bx	lr
 8007f5e:	bf00      	nop
 8007f60:	20000014 	.word	0x20000014

08007f64 <__libc_init_array>:
 8007f64:	b570      	push	{r4, r5, r6, lr}
 8007f66:	4d0d      	ldr	r5, [pc, #52]	@ (8007f9c <__libc_init_array+0x38>)
 8007f68:	4c0d      	ldr	r4, [pc, #52]	@ (8007fa0 <__libc_init_array+0x3c>)
 8007f6a:	1b64      	subs	r4, r4, r5
 8007f6c:	10a4      	asrs	r4, r4, #2
 8007f6e:	2600      	movs	r6, #0
 8007f70:	42a6      	cmp	r6, r4
 8007f72:	d109      	bne.n	8007f88 <__libc_init_array+0x24>
 8007f74:	4d0b      	ldr	r5, [pc, #44]	@ (8007fa4 <__libc_init_array+0x40>)
 8007f76:	4c0c      	ldr	r4, [pc, #48]	@ (8007fa8 <__libc_init_array+0x44>)
 8007f78:	f000 fc64 	bl	8008844 <_init>
 8007f7c:	1b64      	subs	r4, r4, r5
 8007f7e:	10a4      	asrs	r4, r4, #2
 8007f80:	2600      	movs	r6, #0
 8007f82:	42a6      	cmp	r6, r4
 8007f84:	d105      	bne.n	8007f92 <__libc_init_array+0x2e>
 8007f86:	bd70      	pop	{r4, r5, r6, pc}
 8007f88:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f8c:	4798      	blx	r3
 8007f8e:	3601      	adds	r6, #1
 8007f90:	e7ee      	b.n	8007f70 <__libc_init_array+0xc>
 8007f92:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f96:	4798      	blx	r3
 8007f98:	3601      	adds	r6, #1
 8007f9a:	e7f2      	b.n	8007f82 <__libc_init_array+0x1e>
 8007f9c:	080089e8 	.word	0x080089e8
 8007fa0:	080089e8 	.word	0x080089e8
 8007fa4:	080089e8 	.word	0x080089e8
 8007fa8:	080089ec 	.word	0x080089ec

08007fac <__retarget_lock_acquire_recursive>:
 8007fac:	4770      	bx	lr

08007fae <__retarget_lock_release_recursive>:
 8007fae:	4770      	bx	lr

08007fb0 <memcpy>:
 8007fb0:	440a      	add	r2, r1
 8007fb2:	4291      	cmp	r1, r2
 8007fb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8007fb8:	d100      	bne.n	8007fbc <memcpy+0xc>
 8007fba:	4770      	bx	lr
 8007fbc:	b510      	push	{r4, lr}
 8007fbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007fc2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007fc6:	4291      	cmp	r1, r2
 8007fc8:	d1f9      	bne.n	8007fbe <memcpy+0xe>
 8007fca:	bd10      	pop	{r4, pc}

08007fcc <_free_r>:
 8007fcc:	b538      	push	{r3, r4, r5, lr}
 8007fce:	4605      	mov	r5, r0
 8007fd0:	2900      	cmp	r1, #0
 8007fd2:	d041      	beq.n	8008058 <_free_r+0x8c>
 8007fd4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007fd8:	1f0c      	subs	r4, r1, #4
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	bfb8      	it	lt
 8007fde:	18e4      	addlt	r4, r4, r3
 8007fe0:	f000 f8e0 	bl	80081a4 <__malloc_lock>
 8007fe4:	4a1d      	ldr	r2, [pc, #116]	@ (800805c <_free_r+0x90>)
 8007fe6:	6813      	ldr	r3, [r2, #0]
 8007fe8:	b933      	cbnz	r3, 8007ff8 <_free_r+0x2c>
 8007fea:	6063      	str	r3, [r4, #4]
 8007fec:	6014      	str	r4, [r2, #0]
 8007fee:	4628      	mov	r0, r5
 8007ff0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ff4:	f000 b8dc 	b.w	80081b0 <__malloc_unlock>
 8007ff8:	42a3      	cmp	r3, r4
 8007ffa:	d908      	bls.n	800800e <_free_r+0x42>
 8007ffc:	6820      	ldr	r0, [r4, #0]
 8007ffe:	1821      	adds	r1, r4, r0
 8008000:	428b      	cmp	r3, r1
 8008002:	bf01      	itttt	eq
 8008004:	6819      	ldreq	r1, [r3, #0]
 8008006:	685b      	ldreq	r3, [r3, #4]
 8008008:	1809      	addeq	r1, r1, r0
 800800a:	6021      	streq	r1, [r4, #0]
 800800c:	e7ed      	b.n	8007fea <_free_r+0x1e>
 800800e:	461a      	mov	r2, r3
 8008010:	685b      	ldr	r3, [r3, #4]
 8008012:	b10b      	cbz	r3, 8008018 <_free_r+0x4c>
 8008014:	42a3      	cmp	r3, r4
 8008016:	d9fa      	bls.n	800800e <_free_r+0x42>
 8008018:	6811      	ldr	r1, [r2, #0]
 800801a:	1850      	adds	r0, r2, r1
 800801c:	42a0      	cmp	r0, r4
 800801e:	d10b      	bne.n	8008038 <_free_r+0x6c>
 8008020:	6820      	ldr	r0, [r4, #0]
 8008022:	4401      	add	r1, r0
 8008024:	1850      	adds	r0, r2, r1
 8008026:	4283      	cmp	r3, r0
 8008028:	6011      	str	r1, [r2, #0]
 800802a:	d1e0      	bne.n	8007fee <_free_r+0x22>
 800802c:	6818      	ldr	r0, [r3, #0]
 800802e:	685b      	ldr	r3, [r3, #4]
 8008030:	6053      	str	r3, [r2, #4]
 8008032:	4408      	add	r0, r1
 8008034:	6010      	str	r0, [r2, #0]
 8008036:	e7da      	b.n	8007fee <_free_r+0x22>
 8008038:	d902      	bls.n	8008040 <_free_r+0x74>
 800803a:	230c      	movs	r3, #12
 800803c:	602b      	str	r3, [r5, #0]
 800803e:	e7d6      	b.n	8007fee <_free_r+0x22>
 8008040:	6820      	ldr	r0, [r4, #0]
 8008042:	1821      	adds	r1, r4, r0
 8008044:	428b      	cmp	r3, r1
 8008046:	bf04      	itt	eq
 8008048:	6819      	ldreq	r1, [r3, #0]
 800804a:	685b      	ldreq	r3, [r3, #4]
 800804c:	6063      	str	r3, [r4, #4]
 800804e:	bf04      	itt	eq
 8008050:	1809      	addeq	r1, r1, r0
 8008052:	6021      	streq	r1, [r4, #0]
 8008054:	6054      	str	r4, [r2, #4]
 8008056:	e7ca      	b.n	8007fee <_free_r+0x22>
 8008058:	bd38      	pop	{r3, r4, r5, pc}
 800805a:	bf00      	nop
 800805c:	20004d08 	.word	0x20004d08

08008060 <sbrk_aligned>:
 8008060:	b570      	push	{r4, r5, r6, lr}
 8008062:	4e0f      	ldr	r6, [pc, #60]	@ (80080a0 <sbrk_aligned+0x40>)
 8008064:	460c      	mov	r4, r1
 8008066:	6831      	ldr	r1, [r6, #0]
 8008068:	4605      	mov	r5, r0
 800806a:	b911      	cbnz	r1, 8008072 <sbrk_aligned+0x12>
 800806c:	f000 fba4 	bl	80087b8 <_sbrk_r>
 8008070:	6030      	str	r0, [r6, #0]
 8008072:	4621      	mov	r1, r4
 8008074:	4628      	mov	r0, r5
 8008076:	f000 fb9f 	bl	80087b8 <_sbrk_r>
 800807a:	1c43      	adds	r3, r0, #1
 800807c:	d103      	bne.n	8008086 <sbrk_aligned+0x26>
 800807e:	f04f 34ff 	mov.w	r4, #4294967295
 8008082:	4620      	mov	r0, r4
 8008084:	bd70      	pop	{r4, r5, r6, pc}
 8008086:	1cc4      	adds	r4, r0, #3
 8008088:	f024 0403 	bic.w	r4, r4, #3
 800808c:	42a0      	cmp	r0, r4
 800808e:	d0f8      	beq.n	8008082 <sbrk_aligned+0x22>
 8008090:	1a21      	subs	r1, r4, r0
 8008092:	4628      	mov	r0, r5
 8008094:	f000 fb90 	bl	80087b8 <_sbrk_r>
 8008098:	3001      	adds	r0, #1
 800809a:	d1f2      	bne.n	8008082 <sbrk_aligned+0x22>
 800809c:	e7ef      	b.n	800807e <sbrk_aligned+0x1e>
 800809e:	bf00      	nop
 80080a0:	20004d04 	.word	0x20004d04

080080a4 <_malloc_r>:
 80080a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80080a8:	1ccd      	adds	r5, r1, #3
 80080aa:	f025 0503 	bic.w	r5, r5, #3
 80080ae:	3508      	adds	r5, #8
 80080b0:	2d0c      	cmp	r5, #12
 80080b2:	bf38      	it	cc
 80080b4:	250c      	movcc	r5, #12
 80080b6:	2d00      	cmp	r5, #0
 80080b8:	4606      	mov	r6, r0
 80080ba:	db01      	blt.n	80080c0 <_malloc_r+0x1c>
 80080bc:	42a9      	cmp	r1, r5
 80080be:	d904      	bls.n	80080ca <_malloc_r+0x26>
 80080c0:	230c      	movs	r3, #12
 80080c2:	6033      	str	r3, [r6, #0]
 80080c4:	2000      	movs	r0, #0
 80080c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080ca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80081a0 <_malloc_r+0xfc>
 80080ce:	f000 f869 	bl	80081a4 <__malloc_lock>
 80080d2:	f8d8 3000 	ldr.w	r3, [r8]
 80080d6:	461c      	mov	r4, r3
 80080d8:	bb44      	cbnz	r4, 800812c <_malloc_r+0x88>
 80080da:	4629      	mov	r1, r5
 80080dc:	4630      	mov	r0, r6
 80080de:	f7ff ffbf 	bl	8008060 <sbrk_aligned>
 80080e2:	1c43      	adds	r3, r0, #1
 80080e4:	4604      	mov	r4, r0
 80080e6:	d158      	bne.n	800819a <_malloc_r+0xf6>
 80080e8:	f8d8 4000 	ldr.w	r4, [r8]
 80080ec:	4627      	mov	r7, r4
 80080ee:	2f00      	cmp	r7, #0
 80080f0:	d143      	bne.n	800817a <_malloc_r+0xd6>
 80080f2:	2c00      	cmp	r4, #0
 80080f4:	d04b      	beq.n	800818e <_malloc_r+0xea>
 80080f6:	6823      	ldr	r3, [r4, #0]
 80080f8:	4639      	mov	r1, r7
 80080fa:	4630      	mov	r0, r6
 80080fc:	eb04 0903 	add.w	r9, r4, r3
 8008100:	f000 fb5a 	bl	80087b8 <_sbrk_r>
 8008104:	4581      	cmp	r9, r0
 8008106:	d142      	bne.n	800818e <_malloc_r+0xea>
 8008108:	6821      	ldr	r1, [r4, #0]
 800810a:	1a6d      	subs	r5, r5, r1
 800810c:	4629      	mov	r1, r5
 800810e:	4630      	mov	r0, r6
 8008110:	f7ff ffa6 	bl	8008060 <sbrk_aligned>
 8008114:	3001      	adds	r0, #1
 8008116:	d03a      	beq.n	800818e <_malloc_r+0xea>
 8008118:	6823      	ldr	r3, [r4, #0]
 800811a:	442b      	add	r3, r5
 800811c:	6023      	str	r3, [r4, #0]
 800811e:	f8d8 3000 	ldr.w	r3, [r8]
 8008122:	685a      	ldr	r2, [r3, #4]
 8008124:	bb62      	cbnz	r2, 8008180 <_malloc_r+0xdc>
 8008126:	f8c8 7000 	str.w	r7, [r8]
 800812a:	e00f      	b.n	800814c <_malloc_r+0xa8>
 800812c:	6822      	ldr	r2, [r4, #0]
 800812e:	1b52      	subs	r2, r2, r5
 8008130:	d420      	bmi.n	8008174 <_malloc_r+0xd0>
 8008132:	2a0b      	cmp	r2, #11
 8008134:	d917      	bls.n	8008166 <_malloc_r+0xc2>
 8008136:	1961      	adds	r1, r4, r5
 8008138:	42a3      	cmp	r3, r4
 800813a:	6025      	str	r5, [r4, #0]
 800813c:	bf18      	it	ne
 800813e:	6059      	strne	r1, [r3, #4]
 8008140:	6863      	ldr	r3, [r4, #4]
 8008142:	bf08      	it	eq
 8008144:	f8c8 1000 	streq.w	r1, [r8]
 8008148:	5162      	str	r2, [r4, r5]
 800814a:	604b      	str	r3, [r1, #4]
 800814c:	4630      	mov	r0, r6
 800814e:	f000 f82f 	bl	80081b0 <__malloc_unlock>
 8008152:	f104 000b 	add.w	r0, r4, #11
 8008156:	1d23      	adds	r3, r4, #4
 8008158:	f020 0007 	bic.w	r0, r0, #7
 800815c:	1ac2      	subs	r2, r0, r3
 800815e:	bf1c      	itt	ne
 8008160:	1a1b      	subne	r3, r3, r0
 8008162:	50a3      	strne	r3, [r4, r2]
 8008164:	e7af      	b.n	80080c6 <_malloc_r+0x22>
 8008166:	6862      	ldr	r2, [r4, #4]
 8008168:	42a3      	cmp	r3, r4
 800816a:	bf0c      	ite	eq
 800816c:	f8c8 2000 	streq.w	r2, [r8]
 8008170:	605a      	strne	r2, [r3, #4]
 8008172:	e7eb      	b.n	800814c <_malloc_r+0xa8>
 8008174:	4623      	mov	r3, r4
 8008176:	6864      	ldr	r4, [r4, #4]
 8008178:	e7ae      	b.n	80080d8 <_malloc_r+0x34>
 800817a:	463c      	mov	r4, r7
 800817c:	687f      	ldr	r7, [r7, #4]
 800817e:	e7b6      	b.n	80080ee <_malloc_r+0x4a>
 8008180:	461a      	mov	r2, r3
 8008182:	685b      	ldr	r3, [r3, #4]
 8008184:	42a3      	cmp	r3, r4
 8008186:	d1fb      	bne.n	8008180 <_malloc_r+0xdc>
 8008188:	2300      	movs	r3, #0
 800818a:	6053      	str	r3, [r2, #4]
 800818c:	e7de      	b.n	800814c <_malloc_r+0xa8>
 800818e:	230c      	movs	r3, #12
 8008190:	6033      	str	r3, [r6, #0]
 8008192:	4630      	mov	r0, r6
 8008194:	f000 f80c 	bl	80081b0 <__malloc_unlock>
 8008198:	e794      	b.n	80080c4 <_malloc_r+0x20>
 800819a:	6005      	str	r5, [r0, #0]
 800819c:	e7d6      	b.n	800814c <_malloc_r+0xa8>
 800819e:	bf00      	nop
 80081a0:	20004d08 	.word	0x20004d08

080081a4 <__malloc_lock>:
 80081a4:	4801      	ldr	r0, [pc, #4]	@ (80081ac <__malloc_lock+0x8>)
 80081a6:	f7ff bf01 	b.w	8007fac <__retarget_lock_acquire_recursive>
 80081aa:	bf00      	nop
 80081ac:	20004d00 	.word	0x20004d00

080081b0 <__malloc_unlock>:
 80081b0:	4801      	ldr	r0, [pc, #4]	@ (80081b8 <__malloc_unlock+0x8>)
 80081b2:	f7ff befc 	b.w	8007fae <__retarget_lock_release_recursive>
 80081b6:	bf00      	nop
 80081b8:	20004d00 	.word	0x20004d00

080081bc <__ssputs_r>:
 80081bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081c0:	688e      	ldr	r6, [r1, #8]
 80081c2:	461f      	mov	r7, r3
 80081c4:	42be      	cmp	r6, r7
 80081c6:	680b      	ldr	r3, [r1, #0]
 80081c8:	4682      	mov	sl, r0
 80081ca:	460c      	mov	r4, r1
 80081cc:	4690      	mov	r8, r2
 80081ce:	d82d      	bhi.n	800822c <__ssputs_r+0x70>
 80081d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80081d4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80081d8:	d026      	beq.n	8008228 <__ssputs_r+0x6c>
 80081da:	6965      	ldr	r5, [r4, #20]
 80081dc:	6909      	ldr	r1, [r1, #16]
 80081de:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80081e2:	eba3 0901 	sub.w	r9, r3, r1
 80081e6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80081ea:	1c7b      	adds	r3, r7, #1
 80081ec:	444b      	add	r3, r9
 80081ee:	106d      	asrs	r5, r5, #1
 80081f0:	429d      	cmp	r5, r3
 80081f2:	bf38      	it	cc
 80081f4:	461d      	movcc	r5, r3
 80081f6:	0553      	lsls	r3, r2, #21
 80081f8:	d527      	bpl.n	800824a <__ssputs_r+0x8e>
 80081fa:	4629      	mov	r1, r5
 80081fc:	f7ff ff52 	bl	80080a4 <_malloc_r>
 8008200:	4606      	mov	r6, r0
 8008202:	b360      	cbz	r0, 800825e <__ssputs_r+0xa2>
 8008204:	6921      	ldr	r1, [r4, #16]
 8008206:	464a      	mov	r2, r9
 8008208:	f7ff fed2 	bl	8007fb0 <memcpy>
 800820c:	89a3      	ldrh	r3, [r4, #12]
 800820e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008212:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008216:	81a3      	strh	r3, [r4, #12]
 8008218:	6126      	str	r6, [r4, #16]
 800821a:	6165      	str	r5, [r4, #20]
 800821c:	444e      	add	r6, r9
 800821e:	eba5 0509 	sub.w	r5, r5, r9
 8008222:	6026      	str	r6, [r4, #0]
 8008224:	60a5      	str	r5, [r4, #8]
 8008226:	463e      	mov	r6, r7
 8008228:	42be      	cmp	r6, r7
 800822a:	d900      	bls.n	800822e <__ssputs_r+0x72>
 800822c:	463e      	mov	r6, r7
 800822e:	6820      	ldr	r0, [r4, #0]
 8008230:	4632      	mov	r2, r6
 8008232:	4641      	mov	r1, r8
 8008234:	f000 faa6 	bl	8008784 <memmove>
 8008238:	68a3      	ldr	r3, [r4, #8]
 800823a:	1b9b      	subs	r3, r3, r6
 800823c:	60a3      	str	r3, [r4, #8]
 800823e:	6823      	ldr	r3, [r4, #0]
 8008240:	4433      	add	r3, r6
 8008242:	6023      	str	r3, [r4, #0]
 8008244:	2000      	movs	r0, #0
 8008246:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800824a:	462a      	mov	r2, r5
 800824c:	f000 fac4 	bl	80087d8 <_realloc_r>
 8008250:	4606      	mov	r6, r0
 8008252:	2800      	cmp	r0, #0
 8008254:	d1e0      	bne.n	8008218 <__ssputs_r+0x5c>
 8008256:	6921      	ldr	r1, [r4, #16]
 8008258:	4650      	mov	r0, sl
 800825a:	f7ff feb7 	bl	8007fcc <_free_r>
 800825e:	230c      	movs	r3, #12
 8008260:	f8ca 3000 	str.w	r3, [sl]
 8008264:	89a3      	ldrh	r3, [r4, #12]
 8008266:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800826a:	81a3      	strh	r3, [r4, #12]
 800826c:	f04f 30ff 	mov.w	r0, #4294967295
 8008270:	e7e9      	b.n	8008246 <__ssputs_r+0x8a>
	...

08008274 <_svfiprintf_r>:
 8008274:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008278:	4698      	mov	r8, r3
 800827a:	898b      	ldrh	r3, [r1, #12]
 800827c:	061b      	lsls	r3, r3, #24
 800827e:	b09d      	sub	sp, #116	@ 0x74
 8008280:	4607      	mov	r7, r0
 8008282:	460d      	mov	r5, r1
 8008284:	4614      	mov	r4, r2
 8008286:	d510      	bpl.n	80082aa <_svfiprintf_r+0x36>
 8008288:	690b      	ldr	r3, [r1, #16]
 800828a:	b973      	cbnz	r3, 80082aa <_svfiprintf_r+0x36>
 800828c:	2140      	movs	r1, #64	@ 0x40
 800828e:	f7ff ff09 	bl	80080a4 <_malloc_r>
 8008292:	6028      	str	r0, [r5, #0]
 8008294:	6128      	str	r0, [r5, #16]
 8008296:	b930      	cbnz	r0, 80082a6 <_svfiprintf_r+0x32>
 8008298:	230c      	movs	r3, #12
 800829a:	603b      	str	r3, [r7, #0]
 800829c:	f04f 30ff 	mov.w	r0, #4294967295
 80082a0:	b01d      	add	sp, #116	@ 0x74
 80082a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082a6:	2340      	movs	r3, #64	@ 0x40
 80082a8:	616b      	str	r3, [r5, #20]
 80082aa:	2300      	movs	r3, #0
 80082ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80082ae:	2320      	movs	r3, #32
 80082b0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80082b4:	f8cd 800c 	str.w	r8, [sp, #12]
 80082b8:	2330      	movs	r3, #48	@ 0x30
 80082ba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008458 <_svfiprintf_r+0x1e4>
 80082be:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80082c2:	f04f 0901 	mov.w	r9, #1
 80082c6:	4623      	mov	r3, r4
 80082c8:	469a      	mov	sl, r3
 80082ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80082ce:	b10a      	cbz	r2, 80082d4 <_svfiprintf_r+0x60>
 80082d0:	2a25      	cmp	r2, #37	@ 0x25
 80082d2:	d1f9      	bne.n	80082c8 <_svfiprintf_r+0x54>
 80082d4:	ebba 0b04 	subs.w	fp, sl, r4
 80082d8:	d00b      	beq.n	80082f2 <_svfiprintf_r+0x7e>
 80082da:	465b      	mov	r3, fp
 80082dc:	4622      	mov	r2, r4
 80082de:	4629      	mov	r1, r5
 80082e0:	4638      	mov	r0, r7
 80082e2:	f7ff ff6b 	bl	80081bc <__ssputs_r>
 80082e6:	3001      	adds	r0, #1
 80082e8:	f000 80a7 	beq.w	800843a <_svfiprintf_r+0x1c6>
 80082ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80082ee:	445a      	add	r2, fp
 80082f0:	9209      	str	r2, [sp, #36]	@ 0x24
 80082f2:	f89a 3000 	ldrb.w	r3, [sl]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	f000 809f 	beq.w	800843a <_svfiprintf_r+0x1c6>
 80082fc:	2300      	movs	r3, #0
 80082fe:	f04f 32ff 	mov.w	r2, #4294967295
 8008302:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008306:	f10a 0a01 	add.w	sl, sl, #1
 800830a:	9304      	str	r3, [sp, #16]
 800830c:	9307      	str	r3, [sp, #28]
 800830e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008312:	931a      	str	r3, [sp, #104]	@ 0x68
 8008314:	4654      	mov	r4, sl
 8008316:	2205      	movs	r2, #5
 8008318:	f814 1b01 	ldrb.w	r1, [r4], #1
 800831c:	484e      	ldr	r0, [pc, #312]	@ (8008458 <_svfiprintf_r+0x1e4>)
 800831e:	f7f7 ff57 	bl	80001d0 <memchr>
 8008322:	9a04      	ldr	r2, [sp, #16]
 8008324:	b9d8      	cbnz	r0, 800835e <_svfiprintf_r+0xea>
 8008326:	06d0      	lsls	r0, r2, #27
 8008328:	bf44      	itt	mi
 800832a:	2320      	movmi	r3, #32
 800832c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008330:	0711      	lsls	r1, r2, #28
 8008332:	bf44      	itt	mi
 8008334:	232b      	movmi	r3, #43	@ 0x2b
 8008336:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800833a:	f89a 3000 	ldrb.w	r3, [sl]
 800833e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008340:	d015      	beq.n	800836e <_svfiprintf_r+0xfa>
 8008342:	9a07      	ldr	r2, [sp, #28]
 8008344:	4654      	mov	r4, sl
 8008346:	2000      	movs	r0, #0
 8008348:	f04f 0c0a 	mov.w	ip, #10
 800834c:	4621      	mov	r1, r4
 800834e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008352:	3b30      	subs	r3, #48	@ 0x30
 8008354:	2b09      	cmp	r3, #9
 8008356:	d94b      	bls.n	80083f0 <_svfiprintf_r+0x17c>
 8008358:	b1b0      	cbz	r0, 8008388 <_svfiprintf_r+0x114>
 800835a:	9207      	str	r2, [sp, #28]
 800835c:	e014      	b.n	8008388 <_svfiprintf_r+0x114>
 800835e:	eba0 0308 	sub.w	r3, r0, r8
 8008362:	fa09 f303 	lsl.w	r3, r9, r3
 8008366:	4313      	orrs	r3, r2
 8008368:	9304      	str	r3, [sp, #16]
 800836a:	46a2      	mov	sl, r4
 800836c:	e7d2      	b.n	8008314 <_svfiprintf_r+0xa0>
 800836e:	9b03      	ldr	r3, [sp, #12]
 8008370:	1d19      	adds	r1, r3, #4
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	9103      	str	r1, [sp, #12]
 8008376:	2b00      	cmp	r3, #0
 8008378:	bfbb      	ittet	lt
 800837a:	425b      	neglt	r3, r3
 800837c:	f042 0202 	orrlt.w	r2, r2, #2
 8008380:	9307      	strge	r3, [sp, #28]
 8008382:	9307      	strlt	r3, [sp, #28]
 8008384:	bfb8      	it	lt
 8008386:	9204      	strlt	r2, [sp, #16]
 8008388:	7823      	ldrb	r3, [r4, #0]
 800838a:	2b2e      	cmp	r3, #46	@ 0x2e
 800838c:	d10a      	bne.n	80083a4 <_svfiprintf_r+0x130>
 800838e:	7863      	ldrb	r3, [r4, #1]
 8008390:	2b2a      	cmp	r3, #42	@ 0x2a
 8008392:	d132      	bne.n	80083fa <_svfiprintf_r+0x186>
 8008394:	9b03      	ldr	r3, [sp, #12]
 8008396:	1d1a      	adds	r2, r3, #4
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	9203      	str	r2, [sp, #12]
 800839c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80083a0:	3402      	adds	r4, #2
 80083a2:	9305      	str	r3, [sp, #20]
 80083a4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008468 <_svfiprintf_r+0x1f4>
 80083a8:	7821      	ldrb	r1, [r4, #0]
 80083aa:	2203      	movs	r2, #3
 80083ac:	4650      	mov	r0, sl
 80083ae:	f7f7 ff0f 	bl	80001d0 <memchr>
 80083b2:	b138      	cbz	r0, 80083c4 <_svfiprintf_r+0x150>
 80083b4:	9b04      	ldr	r3, [sp, #16]
 80083b6:	eba0 000a 	sub.w	r0, r0, sl
 80083ba:	2240      	movs	r2, #64	@ 0x40
 80083bc:	4082      	lsls	r2, r0
 80083be:	4313      	orrs	r3, r2
 80083c0:	3401      	adds	r4, #1
 80083c2:	9304      	str	r3, [sp, #16]
 80083c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083c8:	4824      	ldr	r0, [pc, #144]	@ (800845c <_svfiprintf_r+0x1e8>)
 80083ca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80083ce:	2206      	movs	r2, #6
 80083d0:	f7f7 fefe 	bl	80001d0 <memchr>
 80083d4:	2800      	cmp	r0, #0
 80083d6:	d036      	beq.n	8008446 <_svfiprintf_r+0x1d2>
 80083d8:	4b21      	ldr	r3, [pc, #132]	@ (8008460 <_svfiprintf_r+0x1ec>)
 80083da:	bb1b      	cbnz	r3, 8008424 <_svfiprintf_r+0x1b0>
 80083dc:	9b03      	ldr	r3, [sp, #12]
 80083de:	3307      	adds	r3, #7
 80083e0:	f023 0307 	bic.w	r3, r3, #7
 80083e4:	3308      	adds	r3, #8
 80083e6:	9303      	str	r3, [sp, #12]
 80083e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083ea:	4433      	add	r3, r6
 80083ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80083ee:	e76a      	b.n	80082c6 <_svfiprintf_r+0x52>
 80083f0:	fb0c 3202 	mla	r2, ip, r2, r3
 80083f4:	460c      	mov	r4, r1
 80083f6:	2001      	movs	r0, #1
 80083f8:	e7a8      	b.n	800834c <_svfiprintf_r+0xd8>
 80083fa:	2300      	movs	r3, #0
 80083fc:	3401      	adds	r4, #1
 80083fe:	9305      	str	r3, [sp, #20]
 8008400:	4619      	mov	r1, r3
 8008402:	f04f 0c0a 	mov.w	ip, #10
 8008406:	4620      	mov	r0, r4
 8008408:	f810 2b01 	ldrb.w	r2, [r0], #1
 800840c:	3a30      	subs	r2, #48	@ 0x30
 800840e:	2a09      	cmp	r2, #9
 8008410:	d903      	bls.n	800841a <_svfiprintf_r+0x1a6>
 8008412:	2b00      	cmp	r3, #0
 8008414:	d0c6      	beq.n	80083a4 <_svfiprintf_r+0x130>
 8008416:	9105      	str	r1, [sp, #20]
 8008418:	e7c4      	b.n	80083a4 <_svfiprintf_r+0x130>
 800841a:	fb0c 2101 	mla	r1, ip, r1, r2
 800841e:	4604      	mov	r4, r0
 8008420:	2301      	movs	r3, #1
 8008422:	e7f0      	b.n	8008406 <_svfiprintf_r+0x192>
 8008424:	ab03      	add	r3, sp, #12
 8008426:	9300      	str	r3, [sp, #0]
 8008428:	462a      	mov	r2, r5
 800842a:	4b0e      	ldr	r3, [pc, #56]	@ (8008464 <_svfiprintf_r+0x1f0>)
 800842c:	a904      	add	r1, sp, #16
 800842e:	4638      	mov	r0, r7
 8008430:	f3af 8000 	nop.w
 8008434:	1c42      	adds	r2, r0, #1
 8008436:	4606      	mov	r6, r0
 8008438:	d1d6      	bne.n	80083e8 <_svfiprintf_r+0x174>
 800843a:	89ab      	ldrh	r3, [r5, #12]
 800843c:	065b      	lsls	r3, r3, #25
 800843e:	f53f af2d 	bmi.w	800829c <_svfiprintf_r+0x28>
 8008442:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008444:	e72c      	b.n	80082a0 <_svfiprintf_r+0x2c>
 8008446:	ab03      	add	r3, sp, #12
 8008448:	9300      	str	r3, [sp, #0]
 800844a:	462a      	mov	r2, r5
 800844c:	4b05      	ldr	r3, [pc, #20]	@ (8008464 <_svfiprintf_r+0x1f0>)
 800844e:	a904      	add	r1, sp, #16
 8008450:	4638      	mov	r0, r7
 8008452:	f000 f879 	bl	8008548 <_printf_i>
 8008456:	e7ed      	b.n	8008434 <_svfiprintf_r+0x1c0>
 8008458:	080089ac 	.word	0x080089ac
 800845c:	080089b6 	.word	0x080089b6
 8008460:	00000000 	.word	0x00000000
 8008464:	080081bd 	.word	0x080081bd
 8008468:	080089b2 	.word	0x080089b2

0800846c <_printf_common>:
 800846c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008470:	4616      	mov	r6, r2
 8008472:	4698      	mov	r8, r3
 8008474:	688a      	ldr	r2, [r1, #8]
 8008476:	690b      	ldr	r3, [r1, #16]
 8008478:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800847c:	4293      	cmp	r3, r2
 800847e:	bfb8      	it	lt
 8008480:	4613      	movlt	r3, r2
 8008482:	6033      	str	r3, [r6, #0]
 8008484:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008488:	4607      	mov	r7, r0
 800848a:	460c      	mov	r4, r1
 800848c:	b10a      	cbz	r2, 8008492 <_printf_common+0x26>
 800848e:	3301      	adds	r3, #1
 8008490:	6033      	str	r3, [r6, #0]
 8008492:	6823      	ldr	r3, [r4, #0]
 8008494:	0699      	lsls	r1, r3, #26
 8008496:	bf42      	ittt	mi
 8008498:	6833      	ldrmi	r3, [r6, #0]
 800849a:	3302      	addmi	r3, #2
 800849c:	6033      	strmi	r3, [r6, #0]
 800849e:	6825      	ldr	r5, [r4, #0]
 80084a0:	f015 0506 	ands.w	r5, r5, #6
 80084a4:	d106      	bne.n	80084b4 <_printf_common+0x48>
 80084a6:	f104 0a19 	add.w	sl, r4, #25
 80084aa:	68e3      	ldr	r3, [r4, #12]
 80084ac:	6832      	ldr	r2, [r6, #0]
 80084ae:	1a9b      	subs	r3, r3, r2
 80084b0:	42ab      	cmp	r3, r5
 80084b2:	dc26      	bgt.n	8008502 <_printf_common+0x96>
 80084b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80084b8:	6822      	ldr	r2, [r4, #0]
 80084ba:	3b00      	subs	r3, #0
 80084bc:	bf18      	it	ne
 80084be:	2301      	movne	r3, #1
 80084c0:	0692      	lsls	r2, r2, #26
 80084c2:	d42b      	bmi.n	800851c <_printf_common+0xb0>
 80084c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80084c8:	4641      	mov	r1, r8
 80084ca:	4638      	mov	r0, r7
 80084cc:	47c8      	blx	r9
 80084ce:	3001      	adds	r0, #1
 80084d0:	d01e      	beq.n	8008510 <_printf_common+0xa4>
 80084d2:	6823      	ldr	r3, [r4, #0]
 80084d4:	6922      	ldr	r2, [r4, #16]
 80084d6:	f003 0306 	and.w	r3, r3, #6
 80084da:	2b04      	cmp	r3, #4
 80084dc:	bf02      	ittt	eq
 80084de:	68e5      	ldreq	r5, [r4, #12]
 80084e0:	6833      	ldreq	r3, [r6, #0]
 80084e2:	1aed      	subeq	r5, r5, r3
 80084e4:	68a3      	ldr	r3, [r4, #8]
 80084e6:	bf0c      	ite	eq
 80084e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80084ec:	2500      	movne	r5, #0
 80084ee:	4293      	cmp	r3, r2
 80084f0:	bfc4      	itt	gt
 80084f2:	1a9b      	subgt	r3, r3, r2
 80084f4:	18ed      	addgt	r5, r5, r3
 80084f6:	2600      	movs	r6, #0
 80084f8:	341a      	adds	r4, #26
 80084fa:	42b5      	cmp	r5, r6
 80084fc:	d11a      	bne.n	8008534 <_printf_common+0xc8>
 80084fe:	2000      	movs	r0, #0
 8008500:	e008      	b.n	8008514 <_printf_common+0xa8>
 8008502:	2301      	movs	r3, #1
 8008504:	4652      	mov	r2, sl
 8008506:	4641      	mov	r1, r8
 8008508:	4638      	mov	r0, r7
 800850a:	47c8      	blx	r9
 800850c:	3001      	adds	r0, #1
 800850e:	d103      	bne.n	8008518 <_printf_common+0xac>
 8008510:	f04f 30ff 	mov.w	r0, #4294967295
 8008514:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008518:	3501      	adds	r5, #1
 800851a:	e7c6      	b.n	80084aa <_printf_common+0x3e>
 800851c:	18e1      	adds	r1, r4, r3
 800851e:	1c5a      	adds	r2, r3, #1
 8008520:	2030      	movs	r0, #48	@ 0x30
 8008522:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008526:	4422      	add	r2, r4
 8008528:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800852c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008530:	3302      	adds	r3, #2
 8008532:	e7c7      	b.n	80084c4 <_printf_common+0x58>
 8008534:	2301      	movs	r3, #1
 8008536:	4622      	mov	r2, r4
 8008538:	4641      	mov	r1, r8
 800853a:	4638      	mov	r0, r7
 800853c:	47c8      	blx	r9
 800853e:	3001      	adds	r0, #1
 8008540:	d0e6      	beq.n	8008510 <_printf_common+0xa4>
 8008542:	3601      	adds	r6, #1
 8008544:	e7d9      	b.n	80084fa <_printf_common+0x8e>
	...

08008548 <_printf_i>:
 8008548:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800854c:	7e0f      	ldrb	r7, [r1, #24]
 800854e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008550:	2f78      	cmp	r7, #120	@ 0x78
 8008552:	4691      	mov	r9, r2
 8008554:	4680      	mov	r8, r0
 8008556:	460c      	mov	r4, r1
 8008558:	469a      	mov	sl, r3
 800855a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800855e:	d807      	bhi.n	8008570 <_printf_i+0x28>
 8008560:	2f62      	cmp	r7, #98	@ 0x62
 8008562:	d80a      	bhi.n	800857a <_printf_i+0x32>
 8008564:	2f00      	cmp	r7, #0
 8008566:	f000 80d1 	beq.w	800870c <_printf_i+0x1c4>
 800856a:	2f58      	cmp	r7, #88	@ 0x58
 800856c:	f000 80b8 	beq.w	80086e0 <_printf_i+0x198>
 8008570:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008574:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008578:	e03a      	b.n	80085f0 <_printf_i+0xa8>
 800857a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800857e:	2b15      	cmp	r3, #21
 8008580:	d8f6      	bhi.n	8008570 <_printf_i+0x28>
 8008582:	a101      	add	r1, pc, #4	@ (adr r1, 8008588 <_printf_i+0x40>)
 8008584:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008588:	080085e1 	.word	0x080085e1
 800858c:	080085f5 	.word	0x080085f5
 8008590:	08008571 	.word	0x08008571
 8008594:	08008571 	.word	0x08008571
 8008598:	08008571 	.word	0x08008571
 800859c:	08008571 	.word	0x08008571
 80085a0:	080085f5 	.word	0x080085f5
 80085a4:	08008571 	.word	0x08008571
 80085a8:	08008571 	.word	0x08008571
 80085ac:	08008571 	.word	0x08008571
 80085b0:	08008571 	.word	0x08008571
 80085b4:	080086f3 	.word	0x080086f3
 80085b8:	0800861f 	.word	0x0800861f
 80085bc:	080086ad 	.word	0x080086ad
 80085c0:	08008571 	.word	0x08008571
 80085c4:	08008571 	.word	0x08008571
 80085c8:	08008715 	.word	0x08008715
 80085cc:	08008571 	.word	0x08008571
 80085d0:	0800861f 	.word	0x0800861f
 80085d4:	08008571 	.word	0x08008571
 80085d8:	08008571 	.word	0x08008571
 80085dc:	080086b5 	.word	0x080086b5
 80085e0:	6833      	ldr	r3, [r6, #0]
 80085e2:	1d1a      	adds	r2, r3, #4
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	6032      	str	r2, [r6, #0]
 80085e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80085ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80085f0:	2301      	movs	r3, #1
 80085f2:	e09c      	b.n	800872e <_printf_i+0x1e6>
 80085f4:	6833      	ldr	r3, [r6, #0]
 80085f6:	6820      	ldr	r0, [r4, #0]
 80085f8:	1d19      	adds	r1, r3, #4
 80085fa:	6031      	str	r1, [r6, #0]
 80085fc:	0606      	lsls	r6, r0, #24
 80085fe:	d501      	bpl.n	8008604 <_printf_i+0xbc>
 8008600:	681d      	ldr	r5, [r3, #0]
 8008602:	e003      	b.n	800860c <_printf_i+0xc4>
 8008604:	0645      	lsls	r5, r0, #25
 8008606:	d5fb      	bpl.n	8008600 <_printf_i+0xb8>
 8008608:	f9b3 5000 	ldrsh.w	r5, [r3]
 800860c:	2d00      	cmp	r5, #0
 800860e:	da03      	bge.n	8008618 <_printf_i+0xd0>
 8008610:	232d      	movs	r3, #45	@ 0x2d
 8008612:	426d      	negs	r5, r5
 8008614:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008618:	4858      	ldr	r0, [pc, #352]	@ (800877c <_printf_i+0x234>)
 800861a:	230a      	movs	r3, #10
 800861c:	e011      	b.n	8008642 <_printf_i+0xfa>
 800861e:	6821      	ldr	r1, [r4, #0]
 8008620:	6833      	ldr	r3, [r6, #0]
 8008622:	0608      	lsls	r0, r1, #24
 8008624:	f853 5b04 	ldr.w	r5, [r3], #4
 8008628:	d402      	bmi.n	8008630 <_printf_i+0xe8>
 800862a:	0649      	lsls	r1, r1, #25
 800862c:	bf48      	it	mi
 800862e:	b2ad      	uxthmi	r5, r5
 8008630:	2f6f      	cmp	r7, #111	@ 0x6f
 8008632:	4852      	ldr	r0, [pc, #328]	@ (800877c <_printf_i+0x234>)
 8008634:	6033      	str	r3, [r6, #0]
 8008636:	bf14      	ite	ne
 8008638:	230a      	movne	r3, #10
 800863a:	2308      	moveq	r3, #8
 800863c:	2100      	movs	r1, #0
 800863e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008642:	6866      	ldr	r6, [r4, #4]
 8008644:	60a6      	str	r6, [r4, #8]
 8008646:	2e00      	cmp	r6, #0
 8008648:	db05      	blt.n	8008656 <_printf_i+0x10e>
 800864a:	6821      	ldr	r1, [r4, #0]
 800864c:	432e      	orrs	r6, r5
 800864e:	f021 0104 	bic.w	r1, r1, #4
 8008652:	6021      	str	r1, [r4, #0]
 8008654:	d04b      	beq.n	80086ee <_printf_i+0x1a6>
 8008656:	4616      	mov	r6, r2
 8008658:	fbb5 f1f3 	udiv	r1, r5, r3
 800865c:	fb03 5711 	mls	r7, r3, r1, r5
 8008660:	5dc7      	ldrb	r7, [r0, r7]
 8008662:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008666:	462f      	mov	r7, r5
 8008668:	42bb      	cmp	r3, r7
 800866a:	460d      	mov	r5, r1
 800866c:	d9f4      	bls.n	8008658 <_printf_i+0x110>
 800866e:	2b08      	cmp	r3, #8
 8008670:	d10b      	bne.n	800868a <_printf_i+0x142>
 8008672:	6823      	ldr	r3, [r4, #0]
 8008674:	07df      	lsls	r7, r3, #31
 8008676:	d508      	bpl.n	800868a <_printf_i+0x142>
 8008678:	6923      	ldr	r3, [r4, #16]
 800867a:	6861      	ldr	r1, [r4, #4]
 800867c:	4299      	cmp	r1, r3
 800867e:	bfde      	ittt	le
 8008680:	2330      	movle	r3, #48	@ 0x30
 8008682:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008686:	f106 36ff 	addle.w	r6, r6, #4294967295
 800868a:	1b92      	subs	r2, r2, r6
 800868c:	6122      	str	r2, [r4, #16]
 800868e:	f8cd a000 	str.w	sl, [sp]
 8008692:	464b      	mov	r3, r9
 8008694:	aa03      	add	r2, sp, #12
 8008696:	4621      	mov	r1, r4
 8008698:	4640      	mov	r0, r8
 800869a:	f7ff fee7 	bl	800846c <_printf_common>
 800869e:	3001      	adds	r0, #1
 80086a0:	d14a      	bne.n	8008738 <_printf_i+0x1f0>
 80086a2:	f04f 30ff 	mov.w	r0, #4294967295
 80086a6:	b004      	add	sp, #16
 80086a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086ac:	6823      	ldr	r3, [r4, #0]
 80086ae:	f043 0320 	orr.w	r3, r3, #32
 80086b2:	6023      	str	r3, [r4, #0]
 80086b4:	4832      	ldr	r0, [pc, #200]	@ (8008780 <_printf_i+0x238>)
 80086b6:	2778      	movs	r7, #120	@ 0x78
 80086b8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80086bc:	6823      	ldr	r3, [r4, #0]
 80086be:	6831      	ldr	r1, [r6, #0]
 80086c0:	061f      	lsls	r7, r3, #24
 80086c2:	f851 5b04 	ldr.w	r5, [r1], #4
 80086c6:	d402      	bmi.n	80086ce <_printf_i+0x186>
 80086c8:	065f      	lsls	r7, r3, #25
 80086ca:	bf48      	it	mi
 80086cc:	b2ad      	uxthmi	r5, r5
 80086ce:	6031      	str	r1, [r6, #0]
 80086d0:	07d9      	lsls	r1, r3, #31
 80086d2:	bf44      	itt	mi
 80086d4:	f043 0320 	orrmi.w	r3, r3, #32
 80086d8:	6023      	strmi	r3, [r4, #0]
 80086da:	b11d      	cbz	r5, 80086e4 <_printf_i+0x19c>
 80086dc:	2310      	movs	r3, #16
 80086de:	e7ad      	b.n	800863c <_printf_i+0xf4>
 80086e0:	4826      	ldr	r0, [pc, #152]	@ (800877c <_printf_i+0x234>)
 80086e2:	e7e9      	b.n	80086b8 <_printf_i+0x170>
 80086e4:	6823      	ldr	r3, [r4, #0]
 80086e6:	f023 0320 	bic.w	r3, r3, #32
 80086ea:	6023      	str	r3, [r4, #0]
 80086ec:	e7f6      	b.n	80086dc <_printf_i+0x194>
 80086ee:	4616      	mov	r6, r2
 80086f0:	e7bd      	b.n	800866e <_printf_i+0x126>
 80086f2:	6833      	ldr	r3, [r6, #0]
 80086f4:	6825      	ldr	r5, [r4, #0]
 80086f6:	6961      	ldr	r1, [r4, #20]
 80086f8:	1d18      	adds	r0, r3, #4
 80086fa:	6030      	str	r0, [r6, #0]
 80086fc:	062e      	lsls	r6, r5, #24
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	d501      	bpl.n	8008706 <_printf_i+0x1be>
 8008702:	6019      	str	r1, [r3, #0]
 8008704:	e002      	b.n	800870c <_printf_i+0x1c4>
 8008706:	0668      	lsls	r0, r5, #25
 8008708:	d5fb      	bpl.n	8008702 <_printf_i+0x1ba>
 800870a:	8019      	strh	r1, [r3, #0]
 800870c:	2300      	movs	r3, #0
 800870e:	6123      	str	r3, [r4, #16]
 8008710:	4616      	mov	r6, r2
 8008712:	e7bc      	b.n	800868e <_printf_i+0x146>
 8008714:	6833      	ldr	r3, [r6, #0]
 8008716:	1d1a      	adds	r2, r3, #4
 8008718:	6032      	str	r2, [r6, #0]
 800871a:	681e      	ldr	r6, [r3, #0]
 800871c:	6862      	ldr	r2, [r4, #4]
 800871e:	2100      	movs	r1, #0
 8008720:	4630      	mov	r0, r6
 8008722:	f7f7 fd55 	bl	80001d0 <memchr>
 8008726:	b108      	cbz	r0, 800872c <_printf_i+0x1e4>
 8008728:	1b80      	subs	r0, r0, r6
 800872a:	6060      	str	r0, [r4, #4]
 800872c:	6863      	ldr	r3, [r4, #4]
 800872e:	6123      	str	r3, [r4, #16]
 8008730:	2300      	movs	r3, #0
 8008732:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008736:	e7aa      	b.n	800868e <_printf_i+0x146>
 8008738:	6923      	ldr	r3, [r4, #16]
 800873a:	4632      	mov	r2, r6
 800873c:	4649      	mov	r1, r9
 800873e:	4640      	mov	r0, r8
 8008740:	47d0      	blx	sl
 8008742:	3001      	adds	r0, #1
 8008744:	d0ad      	beq.n	80086a2 <_printf_i+0x15a>
 8008746:	6823      	ldr	r3, [r4, #0]
 8008748:	079b      	lsls	r3, r3, #30
 800874a:	d413      	bmi.n	8008774 <_printf_i+0x22c>
 800874c:	68e0      	ldr	r0, [r4, #12]
 800874e:	9b03      	ldr	r3, [sp, #12]
 8008750:	4298      	cmp	r0, r3
 8008752:	bfb8      	it	lt
 8008754:	4618      	movlt	r0, r3
 8008756:	e7a6      	b.n	80086a6 <_printf_i+0x15e>
 8008758:	2301      	movs	r3, #1
 800875a:	4632      	mov	r2, r6
 800875c:	4649      	mov	r1, r9
 800875e:	4640      	mov	r0, r8
 8008760:	47d0      	blx	sl
 8008762:	3001      	adds	r0, #1
 8008764:	d09d      	beq.n	80086a2 <_printf_i+0x15a>
 8008766:	3501      	adds	r5, #1
 8008768:	68e3      	ldr	r3, [r4, #12]
 800876a:	9903      	ldr	r1, [sp, #12]
 800876c:	1a5b      	subs	r3, r3, r1
 800876e:	42ab      	cmp	r3, r5
 8008770:	dcf2      	bgt.n	8008758 <_printf_i+0x210>
 8008772:	e7eb      	b.n	800874c <_printf_i+0x204>
 8008774:	2500      	movs	r5, #0
 8008776:	f104 0619 	add.w	r6, r4, #25
 800877a:	e7f5      	b.n	8008768 <_printf_i+0x220>
 800877c:	080089bd 	.word	0x080089bd
 8008780:	080089ce 	.word	0x080089ce

08008784 <memmove>:
 8008784:	4288      	cmp	r0, r1
 8008786:	b510      	push	{r4, lr}
 8008788:	eb01 0402 	add.w	r4, r1, r2
 800878c:	d902      	bls.n	8008794 <memmove+0x10>
 800878e:	4284      	cmp	r4, r0
 8008790:	4623      	mov	r3, r4
 8008792:	d807      	bhi.n	80087a4 <memmove+0x20>
 8008794:	1e43      	subs	r3, r0, #1
 8008796:	42a1      	cmp	r1, r4
 8008798:	d008      	beq.n	80087ac <memmove+0x28>
 800879a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800879e:	f803 2f01 	strb.w	r2, [r3, #1]!
 80087a2:	e7f8      	b.n	8008796 <memmove+0x12>
 80087a4:	4402      	add	r2, r0
 80087a6:	4601      	mov	r1, r0
 80087a8:	428a      	cmp	r2, r1
 80087aa:	d100      	bne.n	80087ae <memmove+0x2a>
 80087ac:	bd10      	pop	{r4, pc}
 80087ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80087b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80087b6:	e7f7      	b.n	80087a8 <memmove+0x24>

080087b8 <_sbrk_r>:
 80087b8:	b538      	push	{r3, r4, r5, lr}
 80087ba:	4d06      	ldr	r5, [pc, #24]	@ (80087d4 <_sbrk_r+0x1c>)
 80087bc:	2300      	movs	r3, #0
 80087be:	4604      	mov	r4, r0
 80087c0:	4608      	mov	r0, r1
 80087c2:	602b      	str	r3, [r5, #0]
 80087c4:	f7f9 fa2c 	bl	8001c20 <_sbrk>
 80087c8:	1c43      	adds	r3, r0, #1
 80087ca:	d102      	bne.n	80087d2 <_sbrk_r+0x1a>
 80087cc:	682b      	ldr	r3, [r5, #0]
 80087ce:	b103      	cbz	r3, 80087d2 <_sbrk_r+0x1a>
 80087d0:	6023      	str	r3, [r4, #0]
 80087d2:	bd38      	pop	{r3, r4, r5, pc}
 80087d4:	20004cfc 	.word	0x20004cfc

080087d8 <_realloc_r>:
 80087d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087dc:	4607      	mov	r7, r0
 80087de:	4614      	mov	r4, r2
 80087e0:	460d      	mov	r5, r1
 80087e2:	b921      	cbnz	r1, 80087ee <_realloc_r+0x16>
 80087e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80087e8:	4611      	mov	r1, r2
 80087ea:	f7ff bc5b 	b.w	80080a4 <_malloc_r>
 80087ee:	b92a      	cbnz	r2, 80087fc <_realloc_r+0x24>
 80087f0:	f7ff fbec 	bl	8007fcc <_free_r>
 80087f4:	4625      	mov	r5, r4
 80087f6:	4628      	mov	r0, r5
 80087f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087fc:	f000 f81a 	bl	8008834 <_malloc_usable_size_r>
 8008800:	4284      	cmp	r4, r0
 8008802:	4606      	mov	r6, r0
 8008804:	d802      	bhi.n	800880c <_realloc_r+0x34>
 8008806:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800880a:	d8f4      	bhi.n	80087f6 <_realloc_r+0x1e>
 800880c:	4621      	mov	r1, r4
 800880e:	4638      	mov	r0, r7
 8008810:	f7ff fc48 	bl	80080a4 <_malloc_r>
 8008814:	4680      	mov	r8, r0
 8008816:	b908      	cbnz	r0, 800881c <_realloc_r+0x44>
 8008818:	4645      	mov	r5, r8
 800881a:	e7ec      	b.n	80087f6 <_realloc_r+0x1e>
 800881c:	42b4      	cmp	r4, r6
 800881e:	4622      	mov	r2, r4
 8008820:	4629      	mov	r1, r5
 8008822:	bf28      	it	cs
 8008824:	4632      	movcs	r2, r6
 8008826:	f7ff fbc3 	bl	8007fb0 <memcpy>
 800882a:	4629      	mov	r1, r5
 800882c:	4638      	mov	r0, r7
 800882e:	f7ff fbcd 	bl	8007fcc <_free_r>
 8008832:	e7f1      	b.n	8008818 <_realloc_r+0x40>

08008834 <_malloc_usable_size_r>:
 8008834:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008838:	1f18      	subs	r0, r3, #4
 800883a:	2b00      	cmp	r3, #0
 800883c:	bfbc      	itt	lt
 800883e:	580b      	ldrlt	r3, [r1, r0]
 8008840:	18c0      	addlt	r0, r0, r3
 8008842:	4770      	bx	lr

08008844 <_init>:
 8008844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008846:	bf00      	nop
 8008848:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800884a:	bc08      	pop	{r3}
 800884c:	469e      	mov	lr, r3
 800884e:	4770      	bx	lr

08008850 <_fini>:
 8008850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008852:	bf00      	nop
 8008854:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008856:	bc08      	pop	{r3}
 8008858:	469e      	mov	lr, r3
 800885a:	4770      	bx	lr
