Release 14.5 Map P.58f (nt64)
Xilinx Map Application Log File for Design 'v6pcieDMA'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol
high -xe n -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir
off -ignore_keep_hierarchy -pr off -lc off -power off -o v6pcieDMA_map.ncd
v6pcieDMA.ngd v6pcieDMA.pcf 
Target Device  : xc6vlx240t
Target Package : ff1156
Target Speed   : -1
Mapper Version : virtex6 -- $Revision: 1.55 $
Mapped Date    : Fri Sep 05 21:01:09 2014

Mapping design into LUTs...
WARNING:MapLib:701 - Signal adc_data_or_p connected to top level port
   adc_data_or_p has been removed.
WARNING:MapLib:701 - Signal adc_data_or_n connected to top level port
   adc_data_or_n has been removed.
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 35 secs 
Total CPU  time at the beginning of Placer: 1 mins 34 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:6dcab972) REAL time: 1 mins 51 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 33 IOs, 32 are locked
   and 1 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:6dcab972) REAL time: 1 mins 53 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:719ab3c8) REAL time: 1 mins 53 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:719ab3c8) REAL time: 1 mins 53 secs 

Phase 5.2  Initial Placement for Architecture Specific Features
...
Phase 5.2  Initial Placement for Architecture Specific Features
(Checksum:9a18486f) REAL time: 2 mins 15 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:9a18486f) REAL time: 2 mins 15 secs 

Phase 7.30  Global Clock Region Assignment
Phase 7.30  Global Clock Region Assignment (Checksum:9a18486f) REAL time: 2 mins 15 secs 

Phase 8.3  Local Placement Optimization
Phase 8.3  Local Placement Optimization (Checksum:9a18486f) REAL time: 2 mins 16 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:9a18486f) REAL time: 2 mins 17 secs 

Phase 10.8  Global Placement
.....................................
............................................................................................................................................................
...........................................................................................................................
.....................
Phase 10.8  Global Placement (Checksum:2aee9b92) REAL time: 3 mins 20 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:2aee9b92) REAL time: 3 mins 22 secs 

Phase 12.18  Placement Optimization
