Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Oct  7 19:37:16 2022
| Host         : LAPTOP-H9ETBF9K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: A/sclk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db1/d1/Q_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db1/d2/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: db1/fourthz/slow_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: db2/fourthz/slow_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: db3/fourthz/slow_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: db4/fourthz/slow_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mm/button_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: six25mhz/slow_clk_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: twentykhz/slow_clk_reg/Q (HIGH)

 There are 564 register/latch pins with no clock driven by root clock pin: wvfm/custom_clock/slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1499 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.116        0.000                      0                  577        0.252        0.000                      0                  577        4.500        0.000                       0                   282  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.116        0.000                      0                  577        0.252        0.000                      0                  577        4.500        0.000                       0                   282  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.116ns  (required time - arrival time)
  Source:                 db2/fourthz/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/fourthz/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 1.014ns (23.575%)  route 3.287ns (76.425%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.554     5.075    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  db2/fourthz/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  db2/fourthz/COUNT_reg[4]/Q
                         net (fo=2, routed)           0.809     6.402    db2/fourthz/COUNT_reg[4]
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.124     6.526 r  db2/fourthz/COUNT[0]_i_8__0/O
                         net (fo=1, routed)           0.781     7.307    db2/fourthz/COUNT[0]_i_8__0_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I4_O)        0.124     7.431 r  db2/fourthz/COUNT[0]_i_6__0/O
                         net (fo=1, routed)           0.433     7.865    db2/fourthz/COUNT[0]_i_6__0_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I1_O)        0.124     7.989 r  db2/fourthz/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           0.291     8.280    db2/fourthz/COUNT[0]_i_3__0_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.404 r  db2/fourthz/COUNT[0]_i_1__0/O
                         net (fo=33, routed)          0.972     9.376    db2/fourthz/clear
    SLICE_X42Y52         FDRE                                         r  db2/fourthz/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.438    14.779    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  db2/fourthz/COUNT_reg[0]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X42Y52         FDRE (Setup_fdre_C_R)       -0.524    14.492    db2/fourthz/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                  5.116    

Slack (MET) :             5.116ns  (required time - arrival time)
  Source:                 db2/fourthz/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/fourthz/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 1.014ns (23.575%)  route 3.287ns (76.425%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.554     5.075    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  db2/fourthz/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  db2/fourthz/COUNT_reg[4]/Q
                         net (fo=2, routed)           0.809     6.402    db2/fourthz/COUNT_reg[4]
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.124     6.526 r  db2/fourthz/COUNT[0]_i_8__0/O
                         net (fo=1, routed)           0.781     7.307    db2/fourthz/COUNT[0]_i_8__0_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I4_O)        0.124     7.431 r  db2/fourthz/COUNT[0]_i_6__0/O
                         net (fo=1, routed)           0.433     7.865    db2/fourthz/COUNT[0]_i_6__0_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I1_O)        0.124     7.989 r  db2/fourthz/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           0.291     8.280    db2/fourthz/COUNT[0]_i_3__0_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.404 r  db2/fourthz/COUNT[0]_i_1__0/O
                         net (fo=33, routed)          0.972     9.376    db2/fourthz/clear
    SLICE_X42Y52         FDRE                                         r  db2/fourthz/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.438    14.779    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  db2/fourthz/COUNT_reg[1]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X42Y52         FDRE (Setup_fdre_C_R)       -0.524    14.492    db2/fourthz/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                  5.116    

Slack (MET) :             5.116ns  (required time - arrival time)
  Source:                 db2/fourthz/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/fourthz/COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 1.014ns (23.575%)  route 3.287ns (76.425%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.554     5.075    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  db2/fourthz/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  db2/fourthz/COUNT_reg[4]/Q
                         net (fo=2, routed)           0.809     6.402    db2/fourthz/COUNT_reg[4]
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.124     6.526 r  db2/fourthz/COUNT[0]_i_8__0/O
                         net (fo=1, routed)           0.781     7.307    db2/fourthz/COUNT[0]_i_8__0_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I4_O)        0.124     7.431 r  db2/fourthz/COUNT[0]_i_6__0/O
                         net (fo=1, routed)           0.433     7.865    db2/fourthz/COUNT[0]_i_6__0_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I1_O)        0.124     7.989 r  db2/fourthz/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           0.291     8.280    db2/fourthz/COUNT[0]_i_3__0_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.404 r  db2/fourthz/COUNT[0]_i_1__0/O
                         net (fo=33, routed)          0.972     9.376    db2/fourthz/clear
    SLICE_X42Y52         FDRE                                         r  db2/fourthz/COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.438    14.779    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  db2/fourthz/COUNT_reg[2]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X42Y52         FDRE (Setup_fdre_C_R)       -0.524    14.492    db2/fourthz/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                  5.116    

Slack (MET) :             5.116ns  (required time - arrival time)
  Source:                 db2/fourthz/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/fourthz/COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 1.014ns (23.575%)  route 3.287ns (76.425%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.554     5.075    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  db2/fourthz/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  db2/fourthz/COUNT_reg[4]/Q
                         net (fo=2, routed)           0.809     6.402    db2/fourthz/COUNT_reg[4]
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.124     6.526 r  db2/fourthz/COUNT[0]_i_8__0/O
                         net (fo=1, routed)           0.781     7.307    db2/fourthz/COUNT[0]_i_8__0_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I4_O)        0.124     7.431 r  db2/fourthz/COUNT[0]_i_6__0/O
                         net (fo=1, routed)           0.433     7.865    db2/fourthz/COUNT[0]_i_6__0_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I1_O)        0.124     7.989 r  db2/fourthz/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           0.291     8.280    db2/fourthz/COUNT[0]_i_3__0_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.404 r  db2/fourthz/COUNT[0]_i_1__0/O
                         net (fo=33, routed)          0.972     9.376    db2/fourthz/clear
    SLICE_X42Y52         FDRE                                         r  db2/fourthz/COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.438    14.779    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  db2/fourthz/COUNT_reg[3]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X42Y52         FDRE (Setup_fdre_C_R)       -0.524    14.492    db2/fourthz/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                  5.116    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 wvfm/custom_clock/COUNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wvfm/custom_clock/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.952ns (22.015%)  route 3.372ns (77.985%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.564     5.085    wvfm/custom_clock/CLK_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  wvfm/custom_clock/COUNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  wvfm/custom_clock/COUNT_reg[20]/Q
                         net (fo=2, routed)           1.001     6.542    wvfm/custom_clock/COUNT_reg[20]
    SLICE_X34Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.666 r  wvfm/custom_clock/COUNT[0]_i_9__3/O
                         net (fo=1, routed)           0.286     6.952    wvfm/custom_clock/COUNT[0]_i_9__3_n_0
    SLICE_X34Y45         LUT2 (Prop_lut2_I1_O)        0.124     7.076 f  wvfm/custom_clock/COUNT[0]_i_6__5/O
                         net (fo=2, routed)           0.315     7.392    wvfm/custom_clock/COUNT[0]_i_6__5_n_0
    SLICE_X34Y43         LUT4 (Prop_lut4_I1_O)        0.124     7.516 f  wvfm/custom_clock/COUNT[0]_i_4__5/O
                         net (fo=1, routed)           0.593     8.109    wvfm/custom_clock/COUNT[0]_i_4__5_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.233 r  wvfm/custom_clock/COUNT[0]_i_1__3/O
                         net (fo=33, routed)          1.177     9.410    wvfm/custom_clock/clear
    SLICE_X35Y47         FDRE                                         r  wvfm/custom_clock/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.445    14.786    wvfm/custom_clock/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  wvfm/custom_clock/COUNT_reg[28]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y47         FDRE (Setup_fdre_C_R)       -0.429    14.597    wvfm/custom_clock/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 wvfm/custom_clock/COUNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wvfm/custom_clock/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.952ns (22.015%)  route 3.372ns (77.985%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.564     5.085    wvfm/custom_clock/CLK_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  wvfm/custom_clock/COUNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  wvfm/custom_clock/COUNT_reg[20]/Q
                         net (fo=2, routed)           1.001     6.542    wvfm/custom_clock/COUNT_reg[20]
    SLICE_X34Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.666 r  wvfm/custom_clock/COUNT[0]_i_9__3/O
                         net (fo=1, routed)           0.286     6.952    wvfm/custom_clock/COUNT[0]_i_9__3_n_0
    SLICE_X34Y45         LUT2 (Prop_lut2_I1_O)        0.124     7.076 f  wvfm/custom_clock/COUNT[0]_i_6__5/O
                         net (fo=2, routed)           0.315     7.392    wvfm/custom_clock/COUNT[0]_i_6__5_n_0
    SLICE_X34Y43         LUT4 (Prop_lut4_I1_O)        0.124     7.516 f  wvfm/custom_clock/COUNT[0]_i_4__5/O
                         net (fo=1, routed)           0.593     8.109    wvfm/custom_clock/COUNT[0]_i_4__5_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.233 r  wvfm/custom_clock/COUNT[0]_i_1__3/O
                         net (fo=33, routed)          1.177     9.410    wvfm/custom_clock/clear
    SLICE_X35Y47         FDRE                                         r  wvfm/custom_clock/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.445    14.786    wvfm/custom_clock/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  wvfm/custom_clock/COUNT_reg[29]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y47         FDRE (Setup_fdre_C_R)       -0.429    14.597    wvfm/custom_clock/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 wvfm/custom_clock/COUNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wvfm/custom_clock/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.952ns (22.015%)  route 3.372ns (77.985%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.564     5.085    wvfm/custom_clock/CLK_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  wvfm/custom_clock/COUNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  wvfm/custom_clock/COUNT_reg[20]/Q
                         net (fo=2, routed)           1.001     6.542    wvfm/custom_clock/COUNT_reg[20]
    SLICE_X34Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.666 r  wvfm/custom_clock/COUNT[0]_i_9__3/O
                         net (fo=1, routed)           0.286     6.952    wvfm/custom_clock/COUNT[0]_i_9__3_n_0
    SLICE_X34Y45         LUT2 (Prop_lut2_I1_O)        0.124     7.076 f  wvfm/custom_clock/COUNT[0]_i_6__5/O
                         net (fo=2, routed)           0.315     7.392    wvfm/custom_clock/COUNT[0]_i_6__5_n_0
    SLICE_X34Y43         LUT4 (Prop_lut4_I1_O)        0.124     7.516 f  wvfm/custom_clock/COUNT[0]_i_4__5/O
                         net (fo=1, routed)           0.593     8.109    wvfm/custom_clock/COUNT[0]_i_4__5_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.233 r  wvfm/custom_clock/COUNT[0]_i_1__3/O
                         net (fo=33, routed)          1.177     9.410    wvfm/custom_clock/clear
    SLICE_X35Y47         FDRE                                         r  wvfm/custom_clock/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.445    14.786    wvfm/custom_clock/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  wvfm/custom_clock/COUNT_reg[30]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y47         FDRE (Setup_fdre_C_R)       -0.429    14.597    wvfm/custom_clock/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 wvfm/custom_clock/COUNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wvfm/custom_clock/COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.952ns (22.015%)  route 3.372ns (77.985%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.564     5.085    wvfm/custom_clock/CLK_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  wvfm/custom_clock/COUNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  wvfm/custom_clock/COUNT_reg[20]/Q
                         net (fo=2, routed)           1.001     6.542    wvfm/custom_clock/COUNT_reg[20]
    SLICE_X34Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.666 r  wvfm/custom_clock/COUNT[0]_i_9__3/O
                         net (fo=1, routed)           0.286     6.952    wvfm/custom_clock/COUNT[0]_i_9__3_n_0
    SLICE_X34Y45         LUT2 (Prop_lut2_I1_O)        0.124     7.076 f  wvfm/custom_clock/COUNT[0]_i_6__5/O
                         net (fo=2, routed)           0.315     7.392    wvfm/custom_clock/COUNT[0]_i_6__5_n_0
    SLICE_X34Y43         LUT4 (Prop_lut4_I1_O)        0.124     7.516 f  wvfm/custom_clock/COUNT[0]_i_4__5/O
                         net (fo=1, routed)           0.593     8.109    wvfm/custom_clock/COUNT[0]_i_4__5_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.233 r  wvfm/custom_clock/COUNT[0]_i_1__3/O
                         net (fo=33, routed)          1.177     9.410    wvfm/custom_clock/clear
    SLICE_X35Y47         FDRE                                         r  wvfm/custom_clock/COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.445    14.786    wvfm/custom_clock/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  wvfm/custom_clock/COUNT_reg[31]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y47         FDRE (Setup_fdre_C_R)       -0.429    14.597    wvfm/custom_clock/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.232ns  (required time - arrival time)
  Source:                 db2/fourthz/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/fourthz/COUNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 1.014ns (24.091%)  route 3.195ns (75.909%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.554     5.075    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  db2/fourthz/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  db2/fourthz/COUNT_reg[4]/Q
                         net (fo=2, routed)           0.809     6.402    db2/fourthz/COUNT_reg[4]
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.124     6.526 r  db2/fourthz/COUNT[0]_i_8__0/O
                         net (fo=1, routed)           0.781     7.307    db2/fourthz/COUNT[0]_i_8__0_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I4_O)        0.124     7.431 r  db2/fourthz/COUNT[0]_i_6__0/O
                         net (fo=1, routed)           0.433     7.865    db2/fourthz/COUNT[0]_i_6__0_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I1_O)        0.124     7.989 r  db2/fourthz/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           0.291     8.280    db2/fourthz/COUNT[0]_i_3__0_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.404 r  db2/fourthz/COUNT[0]_i_1__0/O
                         net (fo=33, routed)          0.880     9.284    db2/fourthz/clear
    SLICE_X42Y53         FDRE                                         r  db2/fourthz/COUNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.437    14.778    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  db2/fourthz/COUNT_reg[4]/C
                         clock pessimism              0.297    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X42Y53         FDRE (Setup_fdre_C_R)       -0.524    14.516    db2/fourthz/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                          -9.284    
  -------------------------------------------------------------------
                         slack                                  5.232    

Slack (MET) :             5.232ns  (required time - arrival time)
  Source:                 db2/fourthz/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/fourthz/COUNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 1.014ns (24.091%)  route 3.195ns (75.909%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.554     5.075    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  db2/fourthz/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  db2/fourthz/COUNT_reg[4]/Q
                         net (fo=2, routed)           0.809     6.402    db2/fourthz/COUNT_reg[4]
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.124     6.526 r  db2/fourthz/COUNT[0]_i_8__0/O
                         net (fo=1, routed)           0.781     7.307    db2/fourthz/COUNT[0]_i_8__0_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I4_O)        0.124     7.431 r  db2/fourthz/COUNT[0]_i_6__0/O
                         net (fo=1, routed)           0.433     7.865    db2/fourthz/COUNT[0]_i_6__0_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I1_O)        0.124     7.989 r  db2/fourthz/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           0.291     8.280    db2/fourthz/COUNT[0]_i_3__0_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.404 r  db2/fourthz/COUNT[0]_i_1__0/O
                         net (fo=33, routed)          0.880     9.284    db2/fourthz/clear
    SLICE_X42Y53         FDRE                                         r  db2/fourthz/COUNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.437    14.778    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  db2/fourthz/COUNT_reg[5]/C
                         clock pessimism              0.297    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X42Y53         FDRE (Setup_fdre_C_R)       -0.524    14.516    db2/fourthz/COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                          -9.284    
  -------------------------------------------------------------------
                         slack                                  5.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 wvfm/custom_clock/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wvfm/custom_clock/COUNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.561     1.444    wvfm/custom_clock/CLK_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  wvfm/custom_clock/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  wvfm/custom_clock/COUNT_reg[3]/Q
                         net (fo=1, routed)           0.108     1.693    wvfm/custom_clock/COUNT_reg_n_0_[3]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  wvfm/custom_clock/COUNT_reg[0]_i_2__5/O[3]
                         net (fo=1, routed)           0.000     1.801    wvfm/custom_clock/COUNT_reg[0]_i_2__5_n_4
    SLICE_X35Y40         FDRE                                         r  wvfm/custom_clock/COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.830     1.957    wvfm/custom_clock/CLK_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  wvfm/custom_clock/COUNT_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.105     1.549    wvfm/custom_clock/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 wvfm/custom_clock/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wvfm/custom_clock/COUNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.561     1.444    wvfm/custom_clock/CLK_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  wvfm/custom_clock/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  wvfm/custom_clock/COUNT_reg[4]/Q
                         net (fo=1, routed)           0.105     1.690    wvfm/custom_clock/COUNT_reg_n_0_[4]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.805 r  wvfm/custom_clock/COUNT_reg[4]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     1.805    wvfm/custom_clock/COUNT_reg[4]_i_1__5_n_7
    SLICE_X35Y41         FDRE                                         r  wvfm/custom_clock/COUNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.830     1.957    wvfm/custom_clock/CLK_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  wvfm/custom_clock/COUNT_reg[4]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.105     1.549    wvfm/custom_clock/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 wvfm/custom_clock/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wvfm/custom_clock/COUNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.561     1.444    wvfm/custom_clock/CLK_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  wvfm/custom_clock/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  wvfm/custom_clock/COUNT_reg[2]/Q
                         net (fo=1, routed)           0.109     1.695    wvfm/custom_clock/COUNT_reg_n_0_[2]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.806 r  wvfm/custom_clock/COUNT_reg[0]_i_2__5/O[2]
                         net (fo=1, routed)           0.000     1.806    wvfm/custom_clock/COUNT_reg[0]_i_2__5_n_5
    SLICE_X35Y40         FDRE                                         r  wvfm/custom_clock/COUNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.830     1.957    wvfm/custom_clock/CLK_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  wvfm/custom_clock/COUNT_reg[2]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.105     1.549    wvfm/custom_clock/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 db3/fourthz/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/fourthz/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.561     1.444    db3/fourthz/CLK_IBUF_BUFG
    SLICE_X37Y53         FDRE                                         r  db3/fourthz/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  db3/fourthz/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.117     1.702    db3/fourthz/COUNT_reg[11]
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  db3/fourthz/COUNT_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.810    db3/fourthz/COUNT_reg[8]_i_1__1_n_4
    SLICE_X37Y53         FDRE                                         r  db3/fourthz/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.829     1.957    db3/fourthz/CLK_IBUF_BUFG
    SLICE_X37Y53         FDRE                                         r  db3/fourthz/COUNT_reg[11]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X37Y53         FDRE (Hold_fdre_C_D)         0.105     1.549    db3/fourthz/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 db3/fourthz/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/fourthz/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.561     1.444    db3/fourthz/CLK_IBUF_BUFG
    SLICE_X37Y55         FDRE                                         r  db3/fourthz/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  db3/fourthz/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.117     1.702    db3/fourthz/COUNT_reg[19]
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  db3/fourthz/COUNT_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.810    db3/fourthz/COUNT_reg[16]_i_1__1_n_4
    SLICE_X37Y55         FDRE                                         r  db3/fourthz/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.829     1.957    db3/fourthz/CLK_IBUF_BUFG
    SLICE_X37Y55         FDRE                                         r  db3/fourthz/COUNT_reg[19]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X37Y55         FDRE (Hold_fdre_C_D)         0.105     1.549    db3/fourthz/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 db3/fourthz/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/fourthz/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.560     1.443    db3/fourthz/CLK_IBUF_BUFG
    SLICE_X37Y58         FDRE                                         r  db3/fourthz/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  db3/fourthz/COUNT_reg[31]/Q
                         net (fo=2, routed)           0.117     1.701    db3/fourthz/COUNT_reg[31]
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  db3/fourthz/COUNT_reg[28]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.809    db3/fourthz/COUNT_reg[28]_i_1__1_n_4
    SLICE_X37Y58         FDRE                                         r  db3/fourthz/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.828     1.956    db3/fourthz/CLK_IBUF_BUFG
    SLICE_X37Y58         FDRE                                         r  db3/fourthz/COUNT_reg[31]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X37Y58         FDRE (Hold_fdre_C_D)         0.105     1.548    db3/fourthz/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 wvfm/custom_clock/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wvfm/custom_clock/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.562     1.445    wvfm/custom_clock/CLK_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  wvfm/custom_clock/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  wvfm/custom_clock/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.117     1.703    wvfm/custom_clock/COUNT_reg[23]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  wvfm/custom_clock/COUNT_reg[20]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     1.811    wvfm/custom_clock/COUNT_reg[20]_i_1__5_n_4
    SLICE_X35Y45         FDRE                                         r  wvfm/custom_clock/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.831     1.958    wvfm/custom_clock/CLK_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  wvfm/custom_clock/COUNT_reg[23]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.550    wvfm/custom_clock/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 wvfm/custom_clock/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wvfm/custom_clock/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.563     1.446    wvfm/custom_clock/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  wvfm/custom_clock/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  wvfm/custom_clock/COUNT_reg[31]/Q
                         net (fo=2, routed)           0.117     1.704    wvfm/custom_clock/COUNT_reg[31]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  wvfm/custom_clock/COUNT_reg[28]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     1.812    wvfm/custom_clock/COUNT_reg[28]_i_1__5_n_4
    SLICE_X35Y47         FDRE                                         r  wvfm/custom_clock/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.832     1.959    wvfm/custom_clock/CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  wvfm/custom_clock/COUNT_reg[31]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.105     1.551    wvfm/custom_clock/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 db1/fourthz/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/fourthz/COUNT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.559     1.442    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  db1/fourthz/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  db1/fourthz/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.117     1.700    db1/fourthz/COUNT_reg[27]
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  db1/fourthz/COUNT_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.808    db1/fourthz/COUNT_reg[24]_i_1_n_4
    SLICE_X43Y60         FDRE                                         r  db1/fourthz/COUNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.829     1.956    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  db1/fourthz/COUNT_reg[27]/C
                         clock pessimism             -0.514     1.442    
    SLICE_X43Y60         FDRE (Hold_fdre_C_D)         0.105     1.547    db1/fourthz/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 db3/fourthz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/fourthz/COUNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.562     1.445    db3/fourthz/CLK_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  db3/fourthz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  db3/fourthz/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.117     1.703    db3/fourthz/COUNT_reg[3]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  db3/fourthz/COUNT_reg[0]_i_2__1/O[3]
                         net (fo=1, routed)           0.000     1.811    db3/fourthz/COUNT_reg[0]_i_2__1_n_4
    SLICE_X37Y51         FDRE                                         r  db3/fourthz/COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.830     1.958    db3/fourthz/CLK_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  db3/fourthz/COUNT_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.550    db3/fourthz/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y69   A/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y71   A/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y71   A/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y69   A/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y69   A/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y69   A/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y70   A/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y70   A/count2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y70   A/count2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y69   A/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y69   A/count2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y69   A/count2_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y69   A/count2_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y70   A/count2_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y70   A/count2_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y70   A/count2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y70   A/count2_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y45   six25mhz/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y45   six25mhz/COUNT_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y54   db1/fourthz/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y52   db2/fourthz/COUNT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y52   db2/fourthz/COUNT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y53   db2/fourthz/COUNT_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y53   db2/fourthz/COUNT_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y53   db2/fourthz/COUNT_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y53   db2/fourthz/COUNT_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y54   db4/fourthz/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y54   db4/fourthz/COUNT_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y54   db4/fourthz/COUNT_reg[15]/C



