/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 248 144)
	(text "counterReg" (rect 5 0 104 23)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 103 35 124)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "set" (rect 0 0 25 23)(font "Intel Clear" (font_size 8)))
		(text "set" (rect 21 27 46 50)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "clock" (rect 0 0 43 23)(font "Intel Clear" (font_size 8)))
		(text "clock" (rect 21 43 64 66)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "enable" (rect 0 0 57 23)(font "Intel Clear" (font_size 8)))
		(text "enable" (rect 21 59 78 82)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "reset" (rect 0 0 43 23)(font "Intel Clear" (font_size 8)))
		(text "reset" (rect 21 75 64 98)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "serialin" (rect 0 0 60 23)(font "Intel Clear" (font_size 8)))
		(text "serialin" (rect 21 91 81 114)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 232 32)
		(output)
		(text "q[2..0]" (rect 0 0 54 23)(font "Intel Clear" (font_size 8)))
		(text "q[2..0]" (rect 157 27 211 50)(font "Intel Clear" (font_size 8)))
		(line (pt 232 32)(pt 216 32)(line_width 3))
	)
	(port
		(pt 232 48)
		(output)
		(text "co" (rect 0 0 20 23)(font "Intel Clear" (font_size 8)))
		(text "co" (rect 191 43 211 66)(font "Intel Clear" (font_size 8)))
		(line (pt 232 48)(pt 216 48))
	)
	(port
		(pt 232 64)
		(output)
		(text "serialout[7..0]" (rect 0 0 115 23)(font "Intel Clear" (font_size 8)))
		(text "serialout[7..0]" (rect 96 59 211 82)(font "Intel Clear" (font_size 8)))
		(line (pt 232 64)(pt 216 64)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 216 112))
	)
)
