#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Nov 11 22:39:06 2022
# Process ID: 31016
# Current directory: D:/schoolfiles/School/cpe 133/exp9/cntr_4b_multiplexed_7seg/cntr_4b_multiplexed_7seg.runs/synth_1
# Command line: vivado.exe -log FSM.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FSM.tcl
# Log file: D:/schoolfiles/School/cpe 133/exp9/cntr_4b_multiplexed_7seg/cntr_4b_multiplexed_7seg.runs/synth_1/FSM.vds
# Journal file: D:/schoolfiles/School/cpe 133/exp9/cntr_4b_multiplexed_7seg/cntr_4b_multiplexed_7seg.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source FSM.tcl -notrace
Command: synth_design -top FSM -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22880
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1035.629 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FSM' [D:/schoolfiles/School/cpe 133/exp9/cntr_4b_multiplexed_7seg/cntr_4b_multiplexed_7seg.srcs/sources_1/new/cntr_up_down.v:23]
INFO: [Synth 8-6157] synthesizing module 'ns_dcdr' [D:/schoolfiles/School/cpe 133/exp9/cntr_4b_multiplexed_7seg/cntr_4b_multiplexed_7seg.srcs/sources_1/new/input_decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_2t1_nb' [D:/schoolfiles/School/cpe 133/exp9/cntr_4b_multiplexed_7seg/cntr_4b_multiplexed_7seg.srcs/sources_1/imports/modules/mux_2t1_nb_v1_04.v:36]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_2t1_nb' (1#1) [D:/schoolfiles/School/cpe 133/exp9/cntr_4b_multiplexed_7seg/cntr_4b_multiplexed_7seg.srcs/sources_1/imports/modules/mux_2t1_nb_v1_04.v:36]
INFO: [Synth 8-6157] synthesizing module 'rca_nb' [D:/schoolfiles/School/cpe 133/exp9/cntr_4b_multiplexed_7seg/cntr_4b_multiplexed_7seg.srcs/sources_1/imports/modules/rca_nb_v1_04.v:40]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rca_nb' (2#1) [D:/schoolfiles/School/cpe 133/exp9/cntr_4b_multiplexed_7seg/cntr_4b_multiplexed_7seg.srcs/sources_1/imports/modules/rca_nb_v1_04.v:40]
INFO: [Synth 8-6155] done synthesizing module 'ns_dcdr' (3#1) [D:/schoolfiles/School/cpe 133/exp9/cntr_4b_multiplexed_7seg/cntr_4b_multiplexed_7seg.srcs/sources_1/new/input_decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'state_reg' [D:/schoolfiles/School/cpe 133/exp9/cntr_4b_multiplexed_7seg/cntr_4b_multiplexed_7seg.srcs/sources_1/new/state_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg_nb' [D:/schoolfiles/School/cpe 133/exp9/cntr_4b_multiplexed_7seg/cntr_4b_multiplexed_7seg.srcs/sources_1/imports/modules/reg_nb_v1_03.v:38]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_nb' (4#1) [D:/schoolfiles/School/cpe 133/exp9/cntr_4b_multiplexed_7seg/cntr_4b_multiplexed_7seg.srcs/sources_1/imports/modules/reg_nb_v1_03.v:38]
INFO: [Synth 8-6157] synthesizing module 'clk_2n_div_test' [D:/schoolfiles/School/cpe 133/exp9/cntr_4b_multiplexed_7seg/cntr_4b_multiplexed_7seg.srcs/sources_1/imports/modules/clk_2n_div_test_v1_01.v:39]
	Parameter n bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_2n_div_test' (5#1) [D:/schoolfiles/School/cpe 133/exp9/cntr_4b_multiplexed_7seg/cntr_4b_multiplexed_7seg.srcs/sources_1/imports/modules/clk_2n_div_test_v1_01.v:39]
INFO: [Synth 8-6155] done synthesizing module 'state_reg' (6#1) [D:/schoolfiles/School/cpe 133/exp9/cntr_4b_multiplexed_7seg/cntr_4b_multiplexed_7seg.srcs/sources_1/new/state_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'output_dcdr' [D:/schoolfiles/School/cpe 133/exp9/cntr_4b_multiplexed_7seg/cntr_4b_multiplexed_7seg.srcs/sources_1/new/output_decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mealy_dcdr' [D:/schoolfiles/School/cpe 133/exp9/cntr_4b_multiplexed_7seg/cntr_4b_multiplexed_7seg.srcs/sources_1/new/mealy_dcdr.v:23]
INFO: [Synth 8-226] default block is never used [D:/schoolfiles/School/cpe 133/exp9/cntr_4b_multiplexed_7seg/cntr_4b_multiplexed_7seg.srcs/sources_1/new/mealy_dcdr.v:31]
INFO: [Synth 8-6155] done synthesizing module 'mealy_dcdr' (7#1) [D:/schoolfiles/School/cpe 133/exp9/cntr_4b_multiplexed_7seg/cntr_4b_multiplexed_7seg.srcs/sources_1/new/mealy_dcdr.v:23]
INFO: [Synth 8-6157] synthesizing module 'sseg_disp' [D:/schoolfiles/School/cpe 133/exp9/cntr_4b_multiplexed_7seg/cntr_4b_multiplexed_7seg.srcs/sources_1/new/sseg_disp.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_2n_div_test__parameterized0' [D:/schoolfiles/School/cpe 133/exp9/cntr_4b_multiplexed_7seg/cntr_4b_multiplexed_7seg.srcs/sources_1/imports/modules/clk_2n_div_test_v1_01.v:39]
	Parameter n bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_2n_div_test__parameterized0' (7#1) [D:/schoolfiles/School/cpe 133/exp9/cntr_4b_multiplexed_7seg/cntr_4b_multiplexed_7seg.srcs/sources_1/imports/modules/clk_2n_div_test_v1_01.v:39]
INFO: [Synth 8-6157] synthesizing module 'b4_t_2d' [D:/schoolfiles/School/cpe 133/exp9/cntr_4b_multiplexed_7seg/cntr_4b_multiplexed_7seg.srcs/sources_1/new/4b_t_2d.v:23]
INFO: [Synth 8-6155] done synthesizing module 'b4_t_2d' (8#1) [D:/schoolfiles/School/cpe 133/exp9/cntr_4b_multiplexed_7seg/cntr_4b_multiplexed_7seg.srcs/sources_1/new/4b_t_2d.v:23]
INFO: [Synth 8-226] default block is never used [D:/schoolfiles/School/cpe 133/exp9/cntr_4b_multiplexed_7seg/cntr_4b_multiplexed_7seg.srcs/sources_1/new/sseg_disp.v:54]
WARNING: [Synth 8-567] referenced signal 'd1' should be on the sensitivity list [D:/schoolfiles/School/cpe 133/exp9/cntr_4b_multiplexed_7seg/cntr_4b_multiplexed_7seg.srcs/sources_1/new/sseg_disp.v:52]
WARNING: [Synth 8-567] referenced signal 'd0' should be on the sensitivity list [D:/schoolfiles/School/cpe 133/exp9/cntr_4b_multiplexed_7seg/cntr_4b_multiplexed_7seg.srcs/sources_1/new/sseg_disp.v:52]
INFO: [Synth 8-6155] done synthesizing module 'sseg_disp' (9#1) [D:/schoolfiles/School/cpe 133/exp9/cntr_4b_multiplexed_7seg/cntr_4b_multiplexed_7seg.srcs/sources_1/new/sseg_disp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'output_dcdr' (10#1) [D:/schoolfiles/School/cpe 133/exp9/cntr_4b_multiplexed_7seg/cntr_4b_multiplexed_7seg.srcs/sources_1/new/output_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FSM' (11#1) [D:/schoolfiles/School/cpe 133/exp9/cntr_4b_multiplexed_7seg/cntr_4b_multiplexed_7seg.srcs/sources_1/new/cntr_up_down.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1035.629 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1035.629 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1035.629 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1035.629 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/schoolfiles/School/cpe 133/exp9/cntr_4b_multiplexed_7seg/cntr_4b_multiplexed_7seg.srcs/constrs_1/imports/cpe 133/Basys3_Master_v1_03.xdc]
Finished Parsing XDC File [D:/schoolfiles/School/cpe 133/exp9/cntr_4b_multiplexed_7seg/cntr_4b_multiplexed_7seg.srcs/constrs_1/imports/cpe 133/Basys3_Master_v1_03.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/schoolfiles/School/cpe 133/exp9/cntr_4b_multiplexed_7seg/cntr_4b_multiplexed_7seg.srcs/constrs_1/imports/cpe 133/Basys3_Master_v1_03.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FSM_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FSM_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1132.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1132.480 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1132.480 ; gain = 96.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1132.480 ; gain = 96.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1132.480 ; gain = 96.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1132.480 ; gain = 96.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    5 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input   15 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 3     
	   7 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1132.480 ; gain = 96.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1132.480 ; gain = 96.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1140.309 ; gain = 104.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1149.879 ; gain = 114.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1156.672 ; gain = 121.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1156.672 ; gain = 121.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1156.672 ; gain = 121.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1156.672 ; gain = 121.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1156.672 ; gain = 121.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1156.672 ; gain = 121.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |     4|
|4     |LUT2   |     1|
|5     |LUT3   |     3|
|6     |LUT4   |     5|
|7     |LUT5   |    16|
|8     |FDRE   |    43|
|9     |IBUF   |     2|
|10    |OBUF   |    27|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1156.672 ; gain = 121.043
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1156.672 ; gain = 24.191
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1156.672 ; gain = 121.043
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1165.574 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1173.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1173.109 ; gain = 137.480
INFO: [Common 17-1381] The checkpoint 'D:/schoolfiles/School/cpe 133/exp9/cntr_4b_multiplexed_7seg/cntr_4b_multiplexed_7seg.runs/synth_1/FSM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FSM_utilization_synth.rpt -pb FSM_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 11 22:39:31 2022...
