// Seed: 2202012795
module module_0 (
    input  wand id_0,
    output tri  id_1
);
endmodule
module module_1 #(
    parameter id_0  = 32'd26,
    parameter id_11 = 32'd18
) (
    output wor _id_0,
    input wire id_1
    , id_22,
    output uwire id_2,
    input uwire id_3,
    input wand id_4,
    input wand id_5,
    output supply1 id_6,
    input tri1 id_7,
    input supply0 id_8,
    input tri1 id_9,
    input tri id_10,
    output wand _id_11,
    input wand id_12,
    output uwire id_13,
    output wand id_14,
    input tri0 id_15,
    input tri0 id_16,
    output uwire id_17,
    input uwire id_18
    , id_23,
    input tri0 id_19,
    input wand id_20
);
  logic [id_0 : id_11] id_24;
  module_0 modCall_1 (
      id_9,
      id_6
  );
  assign modCall_1.id_1 = 0;
endmodule
