/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [4:0] _04_;
  wire [12:0] _05_;
  wire [10:0] _06_;
  wire [10:0] _07_;
  wire [8:0] _08_;
  reg [16:0] _09_;
  reg [5:0] _10_;
  reg [4:0] _11_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [9:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [11:0] celloutsig_0_24z;
  wire [33:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [5:0] celloutsig_0_39z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [5:0] celloutsig_0_49z;
  wire celloutsig_0_50z;
  wire [6:0] celloutsig_0_52z;
  wire celloutsig_0_57z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [13:0] celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire celloutsig_0_74z;
  wire celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [17:0] celloutsig_1_12z;
  wire [21:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [14:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_23z = ~(celloutsig_0_17z & celloutsig_0_17z);
  assign celloutsig_0_33z = ~((celloutsig_0_25z[10] | celloutsig_0_29z) & (celloutsig_0_12z | celloutsig_0_21z[2]));
  assign celloutsig_0_45z = ~((celloutsig_0_34z[1] | celloutsig_0_31z) & (celloutsig_0_34z[2] | celloutsig_0_42z));
  assign celloutsig_0_27z = ~((celloutsig_0_9z | _01_) & (celloutsig_0_8z | celloutsig_0_16z));
  assign celloutsig_0_6z = _01_ | _02_;
  assign celloutsig_0_0z = in_data[54] ^ in_data[83];
  assign celloutsig_0_31z = celloutsig_0_11z ^ celloutsig_0_8z;
  assign celloutsig_0_43z = celloutsig_0_15z[9] ^ celloutsig_0_5z;
  assign celloutsig_0_50z = celloutsig_0_45z ^ celloutsig_0_10z;
  assign celloutsig_0_9z = _03_ ^ in_data[80];
  assign celloutsig_0_10z = celloutsig_0_2z ^ celloutsig_0_5z;
  assign celloutsig_0_1z = celloutsig_0_0z ^ in_data[50];
  assign celloutsig_0_12z = celloutsig_0_10z ^ celloutsig_0_5z;
  assign celloutsig_0_17z = celloutsig_0_16z ^ celloutsig_0_2z;
  assign celloutsig_0_22z = celloutsig_0_10z ^ celloutsig_0_17z;
  assign celloutsig_0_39z = { celloutsig_0_21z[2:1], celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_14z } + { in_data[4:2], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_15z = { celloutsig_0_1z, celloutsig_0_13z } + { _06_[7:1], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_8z };
  reg [6:0] _29_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _29_ <= 7'h00;
    else _29_ <= { in_data[88:83], celloutsig_0_2z };
  assign _06_[7:1] = _29_;
  reg [8:0] _30_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _30_ <= 9'h000;
    else _30_ <= { celloutsig_0_1z, _06_[7:1], celloutsig_0_0z };
  assign { _08_[8:7], _03_, _08_[5], _04_[4], _05_[11], _01_, _08_[1], _02_ } = _30_;
  reg [4:0] _31_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _31_ <= 5'h00;
    else _31_ <= celloutsig_0_39z[5:1];
  assign { _07_[6:3], _00_ } = _31_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _09_ <= 17'h00000;
    else _09_ <= { in_data[165:150], celloutsig_1_3z };
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _10_ <= 6'h00;
    else _10_ <= { in_data[158:154], celloutsig_1_4z };
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _11_ <= 5'h00;
    else _11_ <= _06_[5:1];
  assign celloutsig_0_52z = { celloutsig_0_19z[5:1], celloutsig_0_9z, celloutsig_0_6z } & { celloutsig_0_18z[0], celloutsig_0_49z };
  assign celloutsig_1_6z = { celloutsig_1_0z[1:0], celloutsig_1_2z, celloutsig_1_1z } & { _09_[5:3], celloutsig_1_4z };
  assign celloutsig_1_9z = in_data[130:116] & { celloutsig_1_6z[3:1], _10_, _10_ };
  assign celloutsig_0_18z = { _06_[6:1], celloutsig_0_16z } & { celloutsig_0_13z[7:2], celloutsig_0_7z };
  assign celloutsig_0_19z = { in_data[59:54], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_0z } / { 1'h1, in_data[41:36], celloutsig_0_8z, in_data[0] };
  assign celloutsig_0_5z = { _08_[8:7], _03_, _08_[5], _04_[4], _05_[11], _01_, _08_[1], _02_ } == { _06_[1], celloutsig_0_0z, _06_[7:1] };
  assign celloutsig_0_14z = { celloutsig_0_1z, celloutsig_0_9z, _08_[8:7], _03_, _08_[5], _04_[4], _05_[11], _01_, _08_[1], _02_, celloutsig_0_2z } == { in_data[79:69], celloutsig_0_9z };
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } == { in_data[61:60], celloutsig_0_1z };
  assign celloutsig_0_35z = celloutsig_0_15z[8:3] > { celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_33z, celloutsig_0_21z };
  assign celloutsig_0_59z = { celloutsig_0_25z[22:9], celloutsig_0_25z[31], celloutsig_0_25z[7], celloutsig_0_25z[26:23], celloutsig_0_1z } > { _11_[1:0], celloutsig_0_37z, celloutsig_0_2z, _06_[7:1], celloutsig_0_38z, celloutsig_0_33z, celloutsig_0_0z, celloutsig_0_37z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_27z, celloutsig_0_12z, celloutsig_0_2z, 1'h0 };
  assign celloutsig_0_74z = { celloutsig_0_62z[3:1], celloutsig_0_31z, 1'h0 } > { celloutsig_0_18z[4:2], celloutsig_0_43z, celloutsig_0_59z };
  assign celloutsig_1_1z = in_data[153:149] > in_data[134:130];
  assign celloutsig_1_3z = { in_data[184:181], celloutsig_1_2z } > { in_data[97], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_7z = _06_[7:1] > { _08_[5], _04_[4], _05_[11], _01_, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_44z = celloutsig_0_5z & ~(celloutsig_0_12z);
  assign celloutsig_1_7z = _09_[14] & ~(celloutsig_1_4z);
  assign celloutsig_1_12z = celloutsig_1_9z[0] ? { _09_[15:5], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_11z } : { _10_[2:0], celloutsig_1_1z, _10_, celloutsig_1_2z, _10_, celloutsig_1_7z };
  assign celloutsig_0_13z = celloutsig_0_5z ? { in_data[66:59], celloutsig_0_1z } : { _06_[5], _06_[7:1], celloutsig_0_6z };
  assign celloutsig_0_38z = { celloutsig_0_14z, celloutsig_0_26z, celloutsig_0_5z, celloutsig_0_37z } != { _03_, _08_[5], _04_[4], celloutsig_0_16z };
  assign celloutsig_0_26z = celloutsig_0_13z != { celloutsig_0_13z[7:2], celloutsig_0_21z };
  assign celloutsig_0_34z = ~ celloutsig_0_19z[6:3];
  assign celloutsig_1_0z = ~ in_data[131:129];
  assign celloutsig_0_37z = celloutsig_0_31z & celloutsig_0_6z;
  assign celloutsig_0_42z = _11_[0] & celloutsig_0_0z;
  assign celloutsig_0_11z = celloutsig_0_1z & _06_[3];
  assign celloutsig_0_16z = celloutsig_0_8z & celloutsig_0_7z;
  assign celloutsig_0_29z = celloutsig_0_25z[30] & celloutsig_0_11z;
  assign celloutsig_0_57z = ~^ celloutsig_0_15z[9:5];
  assign celloutsig_0_75z = ~^ { celloutsig_0_24z[9:1], celloutsig_0_44z };
  assign celloutsig_1_17z = ^ in_data[166:115];
  assign celloutsig_1_18z = ^ { celloutsig_1_9z[13:0], _10_, celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_4z };
  assign celloutsig_1_19z = ^ { celloutsig_1_14z[19:3], celloutsig_1_6z };
  assign celloutsig_0_49z = { celloutsig_0_19z[6:3], celloutsig_0_14z, celloutsig_0_42z } <<< { _06_[2], celloutsig_0_23z, 1'h0, celloutsig_0_9z, celloutsig_0_35z, celloutsig_0_41z };
  assign celloutsig_0_62z = { _11_[2], celloutsig_0_57z, celloutsig_0_49z, _07_[6:3], _00_, celloutsig_0_22z } <<< { celloutsig_0_15z[9:5], celloutsig_0_50z, celloutsig_0_52z, celloutsig_0_6z };
  assign celloutsig_0_21z = in_data[2:0] <<< { _06_[6:5], celloutsig_0_12z };
  assign celloutsig_0_24z = { celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_12z } <<< { _08_[8:7], _03_, _08_[5], _04_[4], celloutsig_0_18z };
  assign celloutsig_1_14z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_12z } - in_data[146:125];
  assign celloutsig_1_11z = ~((celloutsig_1_4z & celloutsig_1_1z) | _09_[16]);
  assign celloutsig_0_8z = ~((celloutsig_0_0z & celloutsig_0_2z) | celloutsig_0_6z);
  assign celloutsig_0_41z = ~((celloutsig_0_2z & celloutsig_0_7z) | (celloutsig_0_1z & celloutsig_0_8z));
  assign celloutsig_1_2z = ~((celloutsig_1_1z & celloutsig_1_1z) | (celloutsig_1_0z[2] & celloutsig_1_0z[2]));
  assign celloutsig_1_4z = ~((in_data[102] & celloutsig_1_1z) | (celloutsig_1_1z & celloutsig_1_3z));
  assign { celloutsig_0_25z[29], celloutsig_0_25z[20:18], celloutsig_0_25z[26:22], celloutsig_0_25z[30], celloutsig_0_25z[33], celloutsig_0_25z[17:9], celloutsig_0_25z[27], celloutsig_0_25z[7], celloutsig_0_25z[32:31], celloutsig_0_25z[21] } = ~ { celloutsig_0_22z, celloutsig_0_21z, _11_, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_0z };
  assign _04_[3:0] = { celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_26z };
  assign { _05_[12], _05_[10], _05_[8], _05_[6], _05_[4:0] } = { _04_[4], celloutsig_0_50z, celloutsig_0_37z, celloutsig_0_38z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_45z, celloutsig_0_42z, celloutsig_0_11z };
  assign _06_[10:9] = { _00_, celloutsig_0_22z };
  assign { _07_[10:8], _07_[2], _07_[0] } = { celloutsig_0_13z[2:1], celloutsig_0_5z, _00_, celloutsig_0_2z };
  assign { _08_[6], _08_[4:2], _08_[0] } = { _03_, _04_[4], _05_[11], _01_, _02_ };
  assign { celloutsig_0_25z[28], celloutsig_0_25z[8], celloutsig_0_25z[6:0] } = { celloutsig_0_25z[29], celloutsig_0_25z[31], celloutsig_0_25z[26:22], celloutsig_0_25z[29], celloutsig_0_25z[27] };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_74z, celloutsig_0_75z };
endmodule
