==> ./fifo_sim0_167_188.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002a9a4152 received 00000000000000000000000000000000002a9a4152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004bf88c4f received 00000000000000000000000000000000004bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004b1f34c5 received 00000000000000000000000000000000004b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000006d92e6a2 received 00000000000000000000000000000000006d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002591211a received 00000000000000000000000000000000002591211a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 000000000000000000000000000000000001abe32e received 000000000000000000000000000000000001abe32e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     765
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  762
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 762 
 																 Txn Passed   762 
 																 Txn Failed    0 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  772
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   762
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.640 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:51:56 2016

==> ./fifo_sim0_167_275.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002a9a4152 received 00000000000000000000000000000000002a9a4152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004bf88c4f received 00000000000000000000000000000000004bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004b1f34c5 received 00000000000000000000000000000000004b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000006d92e6a2 received 00000000000000000000000000000000006d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002591211a received 00000000000000000000000000000000002591211a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 000000000000000000000000000000000001abe32e received 000000000000000000000000000000000001abe32e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     852
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  849
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 849 
 																 Txn Passed   849 
 																 Txn Failed    0 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  859
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   849
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.680 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:54:04 2016

==> ./fifo_sim0_167_7.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002a9a4152 received 00000000000000000000000000000000002a9a4152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004bf88c4f received 00000000000000000000000000000000004bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004b1f34c5 received 00000000000000000000000000000000004b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000006d92e6a2 received 00000000000000000000000000000000006d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002591211a received 00000000000000000000000000000000002591211a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 000000000000000000000000000000000001abe32e received 000000000000000000000000000000000001abe32e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     584
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  581
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 581 
 																 Txn Passed   581 
 																 Txn Failed    0 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  591
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   581
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.590 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:49:35 2016

==> ./fifo_sim0_32_188.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2a9a4152 received 2a9a4152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4bf88c4f received 4bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4b1f34c5 received 4b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 6d92e6a2 received 6d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2591211a received 2591211a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 01abe32e received 01abe32e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     765
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  762
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 762 
 																 Txn Passed   762 
 																 Txn Failed    0 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  772
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   762
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.600 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:45:00 2016

==> ./fifo_sim0_32_275.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2a9a4152 received 2a9a4152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4bf88c4f received 4bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4b1f34c5 received 4b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 6d92e6a2 received 6d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2591211a received 2591211a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 01abe32e received 01abe32e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     852
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  849
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 849 
 																 Txn Passed   849 
 																 Txn Failed    0 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  859
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   849
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.580 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:47:20 2016

==> ./fifo_sim0_9_275.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 152 received 152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 04f received 04f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 0c5 received 0c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 0a2 received 0a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 11a received 11a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 12e received 12e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     852
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  849
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 849 
 																 Txn Passed   849 
 																 Txn Failed    0 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  859
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   849
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.630 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:42:46 2016

==> ./fifo_sim0_9_7.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 152 received 152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 04f received 04f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 0c5 received 0c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 0a2 received 0a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 11a received 11a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 12e received 12e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     584
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  581
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 581 
 																 Txn Passed   581 
 																 Txn Failed    0 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  591
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   581
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.540 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:40:32 2016

==> ./fifo_sim0.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2a9a4152 received 2a9a4152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4bf88c4f received 4bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4b1f34c5 received 4b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 6d92e6a2 received 6d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2591211a received 2591211a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 01abe32e received 01abe32e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     608
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  605
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 605 
 																 Txn Passed   605 
 																 Txn Failed    0 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  615
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   605
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.540 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:56:10 2016

==> ./fifo_sim10_167_188.log <==
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 00000000000000000000000000000000004bf88c4f received 000000000000000000000000000000000011a61a6d
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 00000000000000000000000000000000004b1f34c5 received 0000000000000000000000000000000000765dcd2a
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 00000000000000000000000000000000006d92e6a2 received 00000000000000000000000000000000006d2a60aa
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 00000000000000000000000000000000002591211a received 00000000000000000000000000000000006d2a60aa
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 000000000000000000000000000000000001abe32e received 00000000000000000000000000000000006d2a60aa
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     765
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  762
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 762 
 																 Txn Passed   1 
 																 Txn Failed    761 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   11
UVM_WARNING :    0
UVM_ERROR :  761
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]     1
[DATA Mismatch]   761
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.690 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:53:49 2016

==> ./fifo_sim10_167_275.log <==
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 00000000000000000000000000000000002a9a4152 received 0000000000000000000000000000000000xxxxxxxx
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 00000000000000000000000000000000004bf88c4f received 0000000000000000000000000000000000xxxxxxxx
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 00000000000000000000000000000000004b1f34c5 received 0000000000000000000000000000000000xxxxxxxx
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 00000000000000000000000000000000006d92e6a2 received 0000000000000000000000000000000000xxxxxxxx
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 00000000000000000000000000000000002591211a received 0000000000000000000000000000000000xxxxxxxx
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 000000000000000000000000000000000001abe32e received 0000000000000000000000000000000000xxxxxxxx
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     852
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  849
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 849 
 																 Txn Passed   0 
 																 Txn Failed    849 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   10
UVM_WARNING :    0
UVM_ERROR :  849
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Mismatch]   849
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.770 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:55:57 2016

==> ./fifo_sim10_167_7.log <==
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 00000000000000000000000000000000002a9a4152 received 0000000000000000000000000000000000xxxxxxxx
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 00000000000000000000000000000000004bf88c4f received 0000000000000000000000000000000000xxxxxxxx
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 00000000000000000000000000000000004b1f34c5 received 0000000000000000000000000000000000xxxxxxxx
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 00000000000000000000000000000000006d92e6a2 received 0000000000000000000000000000000000xxxxxxxx
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 00000000000000000000000000000000002591211a received 0000000000000000000000000000000000xxxxxxxx
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 000000000000000000000000000000000001abe32e received 0000000000000000000000000000000000xxxxxxxx
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     584
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  581
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 581 
 																 Txn Passed   0 
 																 Txn Failed    581 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   10
UVM_WARNING :    0
UVM_ERROR :  581
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Mismatch]   581
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.610 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:51:42 2016

==> ./fifo_sim10_32_188.log <==
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 4bf88c4f received 11a61a6d
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 4b1f34c5 received 765dcd2a
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 6d92e6a2 received 6d2a60aa
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 2591211a received 6d2a60aa
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 01abe32e received 6d2a60aa
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     765
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  762
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 762 
 																 Txn Passed   1 
 																 Txn Failed    761 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   11
UVM_WARNING :    0
UVM_ERROR :  761
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]     1
[DATA Mismatch]   761
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.570 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:47:07 2016

==> ./fifo_sim10_32_275.log <==
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 2a9a4152 received xxxxxxxx
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 4bf88c4f received xxxxxxxx
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 4b1f34c5 received xxxxxxxx
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 6d92e6a2 received xxxxxxxx
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 2591211a received xxxxxxxx
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 01abe32e received xxxxxxxx
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     852
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  849
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 849 
 																 Txn Passed   0 
 																 Txn Failed    849 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   10
UVM_WARNING :    0
UVM_ERROR :  849
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Mismatch]   849
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.630 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:49:19 2016

==> ./fifo_sim10_9_275.log <==
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 152 received xxx
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 04f received xxx
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 0c5 received xxx
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 0a2 received xxx
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 11a received xxx
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 12e received xxx
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     852
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  849
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 849 
 																 Txn Passed   0 
 																 Txn Failed    849 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   10
UVM_WARNING :    0
UVM_ERROR :  849
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Mismatch]   849
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.630 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:44:42 2016

==> ./fifo_sim10_9_7.log <==
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 152 received xxx
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 04f received xxx
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 0c5 received xxx
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 0a2 received xxx
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 11a received xxx
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 12e received xxx
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     584
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  581
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 581 
 																 Txn Passed   0 
 																 Txn Failed    581 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   10
UVM_WARNING :    0
UVM_ERROR :  581
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Mismatch]   581
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.530 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:42:32 2016

==> ./fifo_sim10.log <==
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37710: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 2a9a4152 received xxxxxxxx
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37770: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 4bf88c4f received xxxxxxxx
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37830: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 4b1f34c5 received xxxxxxxx
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37870: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 6d92e6a2 received xxxxxxxx
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37890: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 2591211a received xxxxxxxx
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37930: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 01abe32e received xxxxxxxx
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     608
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  605
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 605 
 																 Txn Passed   0 
 																 Txn Failed    605 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   10
UVM_WARNING :    0
UVM_ERROR :  605
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Mismatch]   605
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.640 seconds;       Data structure size:   0.2Mb
Fri Dec  9 22:10:31 2016

==> ./fifo_sim1_167_188.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002a9a4152 received 00000000000000000000000000000000002a9a4152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004bf88c4f received 00000000000000000000000000000000004bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004b1f34c5 received 00000000000000000000000000000000004b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000006d92e6a2 received 00000000000000000000000000000000006d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002591211a received 00000000000000000000000000000000002591211a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 000000000000000000000000000000000001abe32e received 000000000000000000000000000000000001abe32e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     764
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  761
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 761 
 																 Txn Passed   761 
 																 Txn Failed    0 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  771
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   761
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.610 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:52:07 2016

==> ./fifo_sim1_167_275.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002a9a4152 received 00000000000000000000000000000000002a9a4152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004bf88c4f received 00000000000000000000000000000000004bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004b1f34c5 received 00000000000000000000000000000000004b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000006d92e6a2 received 00000000000000000000000000000000006d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002591211a received 00000000000000000000000000000000002591211a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 000000000000000000000000000000000001abe32e received 000000000000000000000000000000000001abe32e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     851
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  848
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 848 
 																 Txn Passed   848 
 																 Txn Failed    0 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  858
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   848
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.700 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:54:16 2016

==> ./fifo_sim1_167_7.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002a9a4152 received 00000000000000000000000000000000002a9a4152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004bf88c4f received 00000000000000000000000000000000004bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004b1f34c5 received 00000000000000000000000000000000004b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000006d92e6a2 received 00000000000000000000000000000000006d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002591211a received 00000000000000000000000000000000002591211a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 000000000000000000000000000000000001abe32e received 000000000000000000000000000000000001abe32e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     583
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  580
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 580 
 																 Txn Passed   580 
 																 Txn Failed    0 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  590
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   580
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.560 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:49:48 2016

==> ./fifo_sim1_32_188.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2a9a4152 received 2a9a4152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4bf88c4f received 4bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4b1f34c5 received 4b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 6d92e6a2 received 6d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2591211a received 2591211a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 01abe32e received 01abe32e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     764
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  761
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 761 
 																 Txn Passed   761 
 																 Txn Failed    0 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  771
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   761
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.580 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:45:20 2016

==> ./fifo_sim1_32_275.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2a9a4152 received 2a9a4152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4bf88c4f received 4bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4b1f34c5 received 4b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 6d92e6a2 received 6d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2591211a received 2591211a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 01abe32e received 01abe32e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     851
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  848
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 848 
 																 Txn Passed   848 
 																 Txn Failed    0 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  858
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   848
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.580 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:47:34 2016

==> ./fifo_sim1_9_275.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 152 received 152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 04f received 04f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 0c5 received 0c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 0a2 received 0a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 11a received 11a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 12e received 12e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     851
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  848
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 848 
 																 Txn Passed   848 
 																 Txn Failed    0 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  858
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   848
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.610 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:42:58 2016

==> ./fifo_sim1_9_7.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 152 received 152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 04f received 04f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 0c5 received 0c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 0a2 received 0a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 11a received 11a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 12e received 12e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     583
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  580
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 580 
 																 Txn Passed   580 
 																 Txn Failed    0 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  590
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   580
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.560 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:40:41 2016

==> ./fifo_sim1.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2a9a4152 received 2a9a4152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4bf88c4f received 4bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4b1f34c5 received 4b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 6d92e6a2 received 6d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2591211a received 2591211a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 01abe32e received 01abe32e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     607
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  604
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 604 
 																 Txn Passed   604 
 																 Txn Failed    0 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  614
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   604
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.540 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:56:21 2016

==> ./fifo_sim2_167_188.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 000000000000000000000000000000000047289909 received 000000000000000000000000000000000047289909
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002a9a4152 received 00000000000000000000000000000000002a9a4152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004bf88c4f received 00000000000000000000000000000000004bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004b1f34c5 received 00000000000000000000000000000000004b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000006d92e6a2 received 00000000000000000000000000000000006d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002591211a received 00000000000000000000000000000000002591211a
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     765
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  761
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 761 
 																 Txn Passed   761 
 																 Txn Failed    0 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  771
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   761
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.620 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:52:19 2016

==> ./fifo_sim2_167_275.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 000000000000000000000000000000000047289909 received 000000000000000000000000000000000047289909
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002a9a4152 received 00000000000000000000000000000000002a9a4152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004bf88c4f received 00000000000000000000000000000000004bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004b1f34c5 received 00000000000000000000000000000000004b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000006d92e6a2 received 00000000000000000000000000000000006d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002591211a received 00000000000000000000000000000000002591211a
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     852
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  848
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 848 
 																 Txn Passed   848 
 																 Txn Failed    0 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  858
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   848
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.670 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:54:28 2016

==> ./fifo_sim2_167_7.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 000000000000000000000000000000000047289909 received 000000000000000000000000000000000047289909
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002a9a4152 received 00000000000000000000000000000000002a9a4152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004bf88c4f received 00000000000000000000000000000000004bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004b1f34c5 received 00000000000000000000000000000000004b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000006d92e6a2 received 00000000000000000000000000000000006d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002591211a received 00000000000000000000000000000000002591211a
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     584
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  580
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 580 
 																 Txn Passed   580 
 																 Txn Failed    0 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  590
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   580
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.550 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:50:01 2016

==> ./fifo_sim2_32_188.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 47289909 received 47289909
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2a9a4152 received 2a9a4152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4bf88c4f received 4bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4b1f34c5 received 4b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 6d92e6a2 received 6d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2591211a received 2591211a
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     765
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  761
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 761 
 																 Txn Passed   761 
 																 Txn Failed    0 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  771
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   761
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.560 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:45:32 2016

==> ./fifo_sim2_32_275.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 47289909 received 47289909
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2a9a4152 received 2a9a4152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4bf88c4f received 4bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4b1f34c5 received 4b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 6d92e6a2 received 6d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2591211a received 2591211a
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     852
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  848
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 848 
 																 Txn Passed   848 
 																 Txn Failed    0 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  858
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   848
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.580 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:47:45 2016

==> ./fifo_sim2_9_275.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 109 received 109
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 152 received 152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 04f received 04f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 0c5 received 0c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 0a2 received 0a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 11a received 11a
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     852
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  848
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 848 
 																 Txn Passed   848 
 																 Txn Failed    0 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  858
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   848
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.600 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:43:07 2016

==> ./fifo_sim2_9_7.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 109 received 109
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 152 received 152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 04f received 04f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 0c5 received 0c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 0a2 received 0a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 11a received 11a
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     584
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  580
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 580 
 																 Txn Passed   580 
 																 Txn Failed    0 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  590
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   580
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.620 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:40:54 2016

==> ./fifo_sim2.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 47289909 received 47289909
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2a9a4152 received 2a9a4152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4bf88c4f received 4bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4b1f34c5 received 4b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 6d92e6a2 received 6d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2591211a received 2591211a
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     608
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  604
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 604 
 																 Txn Passed   604 
 																 Txn Failed    0 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  614
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   604
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.530 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:56:40 2016

==> ./fifo_sim3_167_188.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004bf88c4f received 00000000000000000000000000000000004bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004b1f34c5 received 00000000000000000000000000000000004b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000006d92e6a2 received 00000000000000000000000000000000006d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002591211a received 00000000000000000000000000000000002591211a
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 000000000000000000000000000000000001abe32e received 00000000000000000000000000000000002a9a4152
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     765
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  762
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 762 
 																 Txn Passed   757 
 																 Txn Failed    5 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  767
UVM_WARNING :    0
UVM_ERROR :    5
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   757
[DATA Mismatch]     5
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.630 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:52:28 2016

==> ./fifo_sim3_167_275.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004bf88c4f received 00000000000000000000000000000000004bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004b1f34c5 received 00000000000000000000000000000000004b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000006d92e6a2 received 00000000000000000000000000000000006d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002591211a received 00000000000000000000000000000000002591211a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 000000000000000000000000000000000001abe32e received 000000000000000000000000000000000001abe32e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     852
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  849
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 849 
 																 Txn Passed   845 
 																 Txn Failed    4 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  855
UVM_WARNING :    0
UVM_ERROR :    4
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   845
[DATA Mismatch]     4
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.710 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:54:41 2016

==> ./fifo_sim3_167_7.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004bf88c4f received 00000000000000000000000000000000004bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004b1f34c5 received 00000000000000000000000000000000004b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000006d92e6a2 received 00000000000000000000000000000000006d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002591211a received 00000000000000000000000000000000002591211a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 000000000000000000000000000000000001abe32e received 000000000000000000000000000000000001abe32e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     584
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  581
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 581 
 																 Txn Passed   509 
 																 Txn Failed    72 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  519
UVM_WARNING :    0
UVM_ERROR :   72
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   509
[DATA Mismatch]    72
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.550 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:50:17 2016

==> ./fifo_sim3_32_188.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4bf88c4f received 4bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4b1f34c5 received 4b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 6d92e6a2 received 6d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2591211a received 2591211a
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 01abe32e received 2a9a4152
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     765
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  762
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 762 
 																 Txn Passed   757 
 																 Txn Failed    5 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  767
UVM_WARNING :    0
UVM_ERROR :    5
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   757
[DATA Mismatch]     5
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.580 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:45:42 2016

==> ./fifo_sim3_32_275.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4bf88c4f received 4bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4b1f34c5 received 4b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 6d92e6a2 received 6d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2591211a received 2591211a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 01abe32e received 01abe32e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     852
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  849
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 849 
 																 Txn Passed   845 
 																 Txn Failed    4 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  855
UVM_WARNING :    0
UVM_ERROR :    4
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   845
[DATA Mismatch]     4
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.590 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:47:54 2016

==> ./fifo_sim3_9_275.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 04f received 04f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 0c5 received 0c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 0a2 received 0a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 11a received 11a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 12e received 12e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     852
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  849
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 849 
 																 Txn Passed   845 
 																 Txn Failed    4 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  855
UVM_WARNING :    0
UVM_ERROR :    4
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   845
[DATA Mismatch]     4
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.590 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:43:17 2016

==> ./fifo_sim3_9_7.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 04f received 04f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 0c5 received 0c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 0a2 received 0a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 11a received 11a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 12e received 12e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     584
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  581
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 581 
 																 Txn Passed   510 
 																 Txn Failed    71 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  520
UVM_WARNING :    0
UVM_ERROR :   71
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   510
[DATA Mismatch]    71
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.590 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:41:05 2016

==> ./fifo_sim3.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4bf88c4f received 4bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4b1f34c5 received 4b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 6d92e6a2 received 6d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2591211a received 2591211a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 01abe32e received 01abe32e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     608
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  605
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 605 
 																 Txn Passed   586 
 																 Txn Failed    19 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  596
UVM_WARNING :    0
UVM_ERROR :   19
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   586
[DATA Mismatch]    19
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.520 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:56:55 2016

==> ./fifo_sim4_167_188.log <==
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 00000000000000000000000000000000004bf88c4f received 00000000000000000000000000000000004bf88c4e
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 00000000000000000000000000000000004b1f34c5 received 00000000000000000000000000000000004b1f34c4
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000006d92e6a2 received 00000000000000000000000000000000006d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002591211a received 00000000000000000000000000000000002591211a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 000000000000000000000000000000000001abe32e received 000000000000000000000000000000000001abe32e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     765
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  762
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 762 
 																 Txn Passed   373 
 																 Txn Failed    389 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  383
UVM_WARNING :    0
UVM_ERROR :  389
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   373
[DATA Mismatch]   389
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.640 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:52:38 2016

==> ./fifo_sim4_167_275.log <==
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 00000000000000000000000000000000004bf88c4f received 00000000000000000000000000000000004bf88c4e
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 00000000000000000000000000000000004b1f34c5 received 00000000000000000000000000000000004b1f34c4
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000006d92e6a2 received 00000000000000000000000000000000006d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002591211a received 00000000000000000000000000000000002591211a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 000000000000000000000000000000000001abe32e received 000000000000000000000000000000000001abe32e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     852
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  849
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 849 
 																 Txn Passed   414 
 																 Txn Failed    435 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  424
UVM_WARNING :    0
UVM_ERROR :  435
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   414
[DATA Mismatch]   435
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.680 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:54:51 2016

==> ./fifo_sim4_167_7.log <==
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 00000000000000000000000000000000004bf88c4f received 00000000000000000000000000000000004bf88c4e
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 00000000000000000000000000000000004b1f34c5 received 00000000000000000000000000000000004b1f34c4
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000006d92e6a2 received 00000000000000000000000000000000006d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002591211a received 00000000000000000000000000000000002591211a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 000000000000000000000000000000000001abe32e received 000000000000000000000000000000000001abe32e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     584
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  581
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 581 
 																 Txn Passed   283 
 																 Txn Failed    298 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  293
UVM_WARNING :    0
UVM_ERROR :  298
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   283
[DATA Mismatch]   298
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.560 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:50:28 2016

==> ./fifo_sim4_32_188.log <==
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 4bf88c4f received 4bf88c4e
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 4b1f34c5 received 4b1f34c4
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 6d92e6a2 received 6d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2591211a received 2591211a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 01abe32e received 01abe32e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     765
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  762
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 762 
 																 Txn Passed   373 
 																 Txn Failed    389 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  383
UVM_WARNING :    0
UVM_ERROR :  389
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   373
[DATA Mismatch]   389
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.570 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:45:52 2016

==> ./fifo_sim4_32_275.log <==
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 4bf88c4f received 4bf88c4e
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 4b1f34c5 received 4b1f34c4
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 6d92e6a2 received 6d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2591211a received 2591211a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 01abe32e received 01abe32e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     852
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  849
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 849 
 																 Txn Passed   414 
 																 Txn Failed    435 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  424
UVM_WARNING :    0
UVM_ERROR :  435
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   414
[DATA Mismatch]   435
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.580 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:48:07 2016

==> ./fifo_sim4_9_275.log <==
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 04f received 04e
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 0c5 received 0c4
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 0a2 received 0a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 11a received 11a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 12e received 12e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     852
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  849
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 849 
 																 Txn Passed   414 
 																 Txn Failed    435 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  424
UVM_WARNING :    0
UVM_ERROR :  435
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   414
[DATA Mismatch]   435
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.600 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:43:29 2016

==> ./fifo_sim4_9_7.log <==
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 04f received 04e
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 0c5 received 0c4
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 0a2 received 0a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 11a received 11a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 12e received 12e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     584
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  581
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 581 
 																 Txn Passed   283 
 																 Txn Failed    298 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  293
UVM_WARNING :    0
UVM_ERROR :  298
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   283
[DATA Mismatch]   298
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.540 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:41:15 2016

==> ./fifo_sim4.log <==
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 4bf88c4f received 4bf88c4e
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 4b1f34c5 received 4b1f34c4
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 6d92e6a2 received 6d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2591211a received 2591211a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 01abe32e received 01abe32e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     608
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  605
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 605 
 																 Txn Passed   290 
 																 Txn Failed    315 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  300
UVM_WARNING :    0
UVM_ERROR :  315
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   290
[DATA Mismatch]   315
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.560 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:57:10 2016

==> ./fifo_sim5_167_188.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002a9a4152 received 00000000000000000000000000000000002a9a4152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004bf88c4f received 00000000000000000000000000000000004bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004b1f34c5 received 00000000000000000000000000000000004b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000006d92e6a2 received 00000000000000000000000000000000006d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002591211a received 00000000000000000000000000000000002591211a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 000000000000000000000000000000000001abe32e received 000000000000000000000000000000000001abe32e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     765
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  762
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 762 
 																 Txn Passed   762 
 																 Txn Failed    0 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  772
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   762
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.720 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:52:53 2016

==> ./fifo_sim5_167_275.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002a9a4152 received 00000000000000000000000000000000002a9a4152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004bf88c4f received 00000000000000000000000000000000004bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004b1f34c5 received 00000000000000000000000000000000004b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000006d92e6a2 received 00000000000000000000000000000000006d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002591211a received 00000000000000000000000000000000002591211a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 000000000000000000000000000000000001abe32e received 000000000000000000000000000000000001abe32e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     852
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  849
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 849 
 																 Txn Passed   849 
 																 Txn Failed    0 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  859
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   849
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.700 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:55:04 2016

==> ./fifo_sim5_167_7.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002a9a4152 received 00000000000000000000000000000000002a9a4152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004bf88c4f received 00000000000000000000000000000000004bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004b1f34c5 received 00000000000000000000000000000000004b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000006d92e6a2 received 00000000000000000000000000000000006d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002591211a received 00000000000000000000000000000000002591211a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 000000000000000000000000000000000001abe32e received 000000000000000000000000000000000001abe32e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     584
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  581
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 581 
 																 Txn Passed   581 
 																 Txn Failed    0 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  591
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   581
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.540 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:50:40 2016

==> ./fifo_sim5_32_188.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2a9a4152 received 2a9a4152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4bf88c4f received 4bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4b1f34c5 received 4b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 6d92e6a2 received 6d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2591211a received 2591211a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 01abe32e received 01abe32e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     765
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  762
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 762 
 																 Txn Passed   762 
 																 Txn Failed    0 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  772
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   762
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.580 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:46:03 2016

==> ./fifo_sim5_32_275.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2a9a4152 received 2a9a4152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4bf88c4f received 4bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4b1f34c5 received 4b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 6d92e6a2 received 6d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2591211a received 2591211a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 01abe32e received 01abe32e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     852
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  849
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 849 
 																 Txn Passed   849 
 																 Txn Failed    0 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  859
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   849
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.570 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:48:18 2016

==> ./fifo_sim5_9_275.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 04f received 04f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 0c5 received 0c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 0a2 received 0a2
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 11a received 01a
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 12e received 02e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     852
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  849
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 849 
 																 Txn Passed   429 
 																 Txn Failed    420 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  439
UVM_WARNING :    0
UVM_ERROR :  420
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   429
[DATA Mismatch]   420
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.600 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:43:39 2016

==> ./fifo_sim5_9_7.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 04f received 04f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 0c5 received 0c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 0a2 received 0a2
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 11a received 01a
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 12e received 02e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     584
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  581
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 581 
 																 Txn Passed   297 
 																 Txn Failed    284 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  307
UVM_WARNING :    0
UVM_ERROR :  284
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   297
[DATA Mismatch]   284
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.560 seconds;       Data structure size:   0.1Mb
Fri Dec  9 21:41:31 2016

==> ./fifo_sim5.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2a9a4152 received 2a9a4152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4bf88c4f received 4bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4b1f34c5 received 4b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 6d92e6a2 received 6d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2591211a received 2591211a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 01abe32e received 01abe32e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     608
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  605
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 605 
 																 Txn Passed   605 
 																 Txn Failed    0 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  615
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   605
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.560 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:57:22 2016

==> ./fifo_sim6_167_188.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004bf88c4f received 00000000000000000000000000000000004bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004b1f34c5 received 00000000000000000000000000000000004b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000006d92e6a2 received 00000000000000000000000000000000006d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002591211a received 00000000000000000000000000000000002591211a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 000000000000000000000000000000000001abe32e received 000000000000000000000000000000000001abe32e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     765
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  762
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 762 
 																 Txn Passed   760 
 																 Txn Failed    2 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  770
UVM_WARNING :    0
UVM_ERROR :    2
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   760
[DATA Mismatch]     2
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.620 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:53:09 2016

==> ./fifo_sim6_167_275.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004bf88c4f received 00000000000000000000000000000000004bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004b1f34c5 received 00000000000000000000000000000000004b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000006d92e6a2 received 00000000000000000000000000000000006d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002591211a received 00000000000000000000000000000000002591211a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 000000000000000000000000000000000001abe32e received 000000000000000000000000000000000001abe32e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     852
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  849
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 849 
 																 Txn Passed   845 
 																 Txn Failed    4 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  855
UVM_WARNING :    0
UVM_ERROR :    4
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   845
[DATA Mismatch]     4
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.710 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:55:14 2016

==> ./fifo_sim6_167_7.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004bf88c4f received 00000000000000000000000000000000004bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004b1f34c5 received 00000000000000000000000000000000004b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000006d92e6a2 received 00000000000000000000000000000000006d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002591211a received 00000000000000000000000000000000002591211a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 000000000000000000000000000000000001abe32e received 000000000000000000000000000000000001abe32e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     584
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  581
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 581 
 																 Txn Passed   560 
 																 Txn Failed    21 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  570
UVM_WARNING :    0
UVM_ERROR :   21
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   560
[DATA Mismatch]    21
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.530 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:50:51 2016

==> ./fifo_sim6_32_188.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4bf88c4f received 4bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4b1f34c5 received 4b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 6d92e6a2 received 6d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2591211a received 2591211a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 01abe32e received 01abe32e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     765
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  762
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 762 
 																 Txn Passed   760 
 																 Txn Failed    2 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  770
UVM_WARNING :    0
UVM_ERROR :    2
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   760
[DATA Mismatch]     2
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.600 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:46:14 2016

==> ./fifo_sim6_32_275.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4bf88c4f received 4bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4b1f34c5 received 4b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 6d92e6a2 received 6d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2591211a received 2591211a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 01abe32e received 01abe32e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     852
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  849
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 849 
 																 Txn Passed   845 
 																 Txn Failed    4 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  855
UVM_WARNING :    0
UVM_ERROR :    4
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   845
[DATA Mismatch]     4
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.580 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:48:31 2016

==> ./fifo_sim6_9_275.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 152 received 152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 04f received 04f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 0c5 received 0c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 0a2 received 0a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 11a received 11a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 12e received 12e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     852
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  849
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 849 
 																 Txn Passed   849 
 																 Txn Failed    0 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  859
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   849
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.580 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:43:55 2016

==> ./fifo_sim6_9_7.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 152 received 152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 04f received 04f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 0c5 received 0c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 0a2 received 0a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 11a received 11a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 12e received 12e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     584
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  581
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 581 
 																 Txn Passed   581 
 																 Txn Failed    0 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  591
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   581
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.540 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:41:42 2016

==> ./fifo_sim6.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4bf88c4f received 4bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4b1f34c5 received 4b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 6d92e6a2 received 6d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2591211a received 2591211a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 01abe32e received 01abe32e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     608
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  605
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 605 
 																 Txn Passed   598 
 																 Txn Failed    7 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  608
UVM_WARNING :    0
UVM_ERROR :    7
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   598
[DATA Mismatch]     7
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.560 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:57:37 2016

==> ./fifo_sim7_167_188.log <==
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 00000000000000000000000000000000004bf88c4f received 00000000000000000000000000000000004bf88b90
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 00000000000000000000000000000000004b1f34c5 received 00000000000000000000000000000000004b1f3406
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 00000000000000000000000000000000006d92e6a2 received 00000000000000000000000000000000006d92e6a0
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 00000000000000000000000000000000002591211a received 000000000000000000000000000000000025912119
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 000000000000000000000000000000000001abe32e received 000000000000000000000000000000000001abe32f
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     765
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  762
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 762 
 																 Txn Passed   41 
 																 Txn Failed    721 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   51
UVM_WARNING :    0
UVM_ERROR :  721
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]    41
[DATA Mismatch]   721
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.630 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:53:19 2016

==> ./fifo_sim7_167_275.log <==
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 00000000000000000000000000000000004bf88c4f received 00000000000000000000000000000000004bf88c4d
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 00000000000000000000000000000000004b1f34c5 received 00000000000000000000000000000000004b1f34c3
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 00000000000000000000000000000000006d92e6a2 received 00000000000000000000000000000000006d92e6a0
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 00000000000000000000000000000000002591211a received 000000000000000000000000000000000025912119
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 000000000000000000000000000000000001abe32e received 000000000000000000000000000000000001abe32f
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     852
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  849
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 849 
 																 Txn Passed   24 
 																 Txn Failed    825 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   34
UVM_WARNING :    0
UVM_ERROR :  825
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]    24
[DATA Mismatch]   825
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.700 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:55:25 2016

==> ./fifo_sim7_167_7.log <==
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 00000000000000000000000000000000004bf88c4f received 00000000000000000000000000000000004bf88c45
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 00000000000000000000000000000000004b1f34c5 received 00000000000000000000000000000000004b1f34bb
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 00000000000000000000000000000000006d92e6a2 received 00000000000000000000000000000000006d92e698
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 00000000000000000000000000000000002591211a received 000000000000000000000000000000000025912119
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 000000000000000000000000000000000001abe32e received 000000000000000000000000000000000001abe32f
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     584
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  581
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 581 
 																 Txn Passed   23 
 																 Txn Failed    558 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   33
UVM_WARNING :    0
UVM_ERROR :  558
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]    23
[DATA Mismatch]   558
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.550 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:51:02 2016

==> ./fifo_sim7_32_188.log <==
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 4bf88c4f received 4bf88b90
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 4b1f34c5 received 4b1f3406
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 6d92e6a2 received 6d92e6a0
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 2591211a received 25912119
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 01abe32e received 01abe32f
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     765
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  762
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 762 
 																 Txn Passed   41 
 																 Txn Failed    721 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   51
UVM_WARNING :    0
UVM_ERROR :  721
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]    41
[DATA Mismatch]   721
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.560 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:46:26 2016

==> ./fifo_sim7_32_275.log <==
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 4bf88c4f received 4bf88c4d
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 4b1f34c5 received 4b1f34c3
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 6d92e6a2 received 6d92e6a0
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 2591211a received 25912119
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 01abe32e received 01abe32f
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     852
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  849
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 849 
 																 Txn Passed   24 
 																 Txn Failed    825 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   34
UVM_WARNING :    0
UVM_ERROR :  825
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]    24
[DATA Mismatch]   825
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.600 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:48:45 2016

==> ./fifo_sim7_9_275.log <==
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 04f received 04d
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 0c5 received 0c3
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 0a2 received 0a0
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 11a received 119
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 12e received 12f
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     852
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  849
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 849 
 																 Txn Passed   24 
 																 Txn Failed    825 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   34
UVM_WARNING :    0
UVM_ERROR :  825
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]    24
[DATA Mismatch]   825
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.580 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:44:07 2016

==> ./fifo_sim7_9_7.log <==
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 04f received 045
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 0c5 received 0bb
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 0a2 received 098
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 11a received 119
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 12e received 12f
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     584
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  581
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 581 
 																 Txn Passed   23 
 																 Txn Failed    558 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   33
UVM_WARNING :    0
UVM_ERROR :  558
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]    23
[DATA Mismatch]   558
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.550 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:41:52 2016

==> ./fifo_sim7.log <==
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 4bf88c4f received 4bf88c4d
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 4b1f34c5 received 4b1f34c3
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 6d92e6a2 received 6d92e6a0
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 2591211a received 25912119
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 01abe32e received 01abe32f
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     608
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  605
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 605 
 																 Txn Passed   39 
 																 Txn Failed    566 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   49
UVM_WARNING :    0
UVM_ERROR :  566
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]    39
[DATA Mismatch]   566
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.540 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:57:47 2016

==> ./fifo_sim8_167_188.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002a9a4152 received 00000000000000000000000000000000002a9a4152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004bf88c4f received 00000000000000000000000000000000004bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004b1f34c5 received 00000000000000000000000000000000004b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000006d92e6a2 received 00000000000000000000000000000000006d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002591211a received 00000000000000000000000000000000002591211a
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     765
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  761
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 761 
 																 Txn Passed   757 
 																 Txn Failed    4 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  767
UVM_WARNING :    0
UVM_ERROR :    4
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   757
[DATA Mismatch]     4
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.620 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:53:28 2016

==> ./fifo_sim8_167_275.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002a9a4152 received 00000000000000000000000000000000002a9a4152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004bf88c4f received 00000000000000000000000000000000004bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004b1f34c5 received 00000000000000000000000000000000004b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000006d92e6a2 received 00000000000000000000000000000000006d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002591211a received 00000000000000000000000000000000002591211a
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     852
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  848
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 848 
 																 Txn Passed   845 
 																 Txn Failed    3 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  855
UVM_WARNING :    0
UVM_ERROR :    3
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   845
[DATA Mismatch]     3
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.660 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:55:35 2016

==> ./fifo_sim8_167_7.log <==
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 00000000000000000000000000000000002a9a4152 received 0000000000000000000000000000000000xxxxxxxx
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004bf88c4f received 00000000000000000000000000000000004bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004b1f34c5 received 00000000000000000000000000000000004b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000006d92e6a2 received 00000000000000000000000000000000006d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002591211a received 00000000000000000000000000000000002591211a
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     584
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  580
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 580 
 																 Txn Passed   508 
 																 Txn Failed    72 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  518
UVM_WARNING :    0
UVM_ERROR :   72
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   508
[DATA Mismatch]    72
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.560 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:51:17 2016

==> ./fifo_sim8_32_188.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2a9a4152 received 2a9a4152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4bf88c4f received 4bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4b1f34c5 received 4b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 6d92e6a2 received 6d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2591211a received 2591211a
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     765
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  761
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 761 
 																 Txn Passed   757 
 																 Txn Failed    4 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  767
UVM_WARNING :    0
UVM_ERROR :    4
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   757
[DATA Mismatch]     4
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.560 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:46:39 2016

==> ./fifo_sim8_32_275.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2a9a4152 received 2a9a4152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4bf88c4f received 4bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4b1f34c5 received 4b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 6d92e6a2 received 6d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2591211a received 2591211a
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     852
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  848
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 848 
 																 Txn Passed   845 
 																 Txn Failed    3 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  855
UVM_WARNING :    0
UVM_ERROR :    3
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   845
[DATA Mismatch]     3
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.580 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:48:55 2016

==> ./fifo_sim8_9_275.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 152 received 152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 04f received 04f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 0c5 received 0c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 0a2 received 0a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 11a received 11a
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     852
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  848
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 848 
 																 Txn Passed   845 
 																 Txn Failed    3 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  855
UVM_WARNING :    0
UVM_ERROR :    3
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   845
[DATA Mismatch]     3
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.580 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:44:17 2016

==> ./fifo_sim8_9_7.log <==
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 152 received xxx
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 04f received 04f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 0c5 received 0c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 0a2 received 0a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 11a received 11a
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     584
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  580
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 580 
 																 Txn Passed   508 
 																 Txn Failed    72 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  518
UVM_WARNING :    0
UVM_ERROR :   72
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   508
[DATA Mismatch]    72
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.560 seconds;       Data structure size:   0.1Mb
Fri Dec  9 21:42:06 2016

==> ./fifo_sim8.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2a9a4152 received 2a9a4152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4bf88c4f received 4bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4b1f34c5 received 4b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 6d92e6a2 received 6d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2591211a received 2591211a
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     608
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  604
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 604 
 																 Txn Passed   586 
 																 Txn Failed    18 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  596
UVM_WARNING :    0
UVM_ERROR :   18
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   586
[DATA Mismatch]    18
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.550 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:58:03 2016

==> ./fifo_sim9_167_188.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004bf88c4f received 00000000000000000000000000000000004bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004b1f34c5 received 00000000000000000000000000000000004b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000006d92e6a2 received 00000000000000000000000000000000006d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002591211a received 00000000000000000000000000000000002591211a
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 000000000000000000000000000000000001abe32e received 0000000000000000000000000000000000fe541cd1
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     765
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  762
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 762 
 																 Txn Passed   734 
 																 Txn Failed    28 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  744
UVM_WARNING :    0
UVM_ERROR :   28
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   734
[DATA Mismatch]    28
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.670 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:53:39 2016

==> ./fifo_sim9_167_275.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004bf88c4f received 00000000000000000000000000000000004bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004b1f34c5 received 00000000000000000000000000000000004b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000006d92e6a2 received 00000000000000000000000000000000006d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002591211a received 00000000000000000000000000000000002591211a
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 000000000000000000000000000000000001abe32e received 0000000000000000000000000000000000fe541cd1
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     852
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  849
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 849 
 																 Txn Passed   832 
 																 Txn Failed    17 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  842
UVM_WARNING :    0
UVM_ERROR :   17
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   832
[DATA Mismatch]    17
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.670 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:55:46 2016

==> ./fifo_sim9_167_7.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004bf88c4f received 00000000000000000000000000000000004bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000004b1f34c5 received 00000000000000000000000000000000004b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000006d92e6a2 received 00000000000000000000000000000000006d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 00000000000000000000000000000000002591211a received 00000000000000000000000000000000002591211a
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 000000000000000000000000000000000001abe32e received 0000000000000000000000000000000000fe541cd1
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     584
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  581
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 581 
 																 Txn Passed   553 
 																 Txn Failed    28 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  563
UVM_WARNING :    0
UVM_ERROR :   28
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   553
[DATA Mismatch]    28
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.520 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:51:27 2016

==> ./fifo_sim9_32_188.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4bf88c4f received 4bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4b1f34c5 received 4b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 6d92e6a2 received 6d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2591211a received 2591211a
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 01abe32e received fe541cd1
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     765
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  762
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 762 
 																 Txn Passed   734 
 																 Txn Failed    28 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  744
UVM_WARNING :    0
UVM_ERROR :   28
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   734
[DATA Mismatch]    28
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.560 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:46:53 2016

==> ./fifo_sim9_32_275.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4bf88c4f received 4bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4b1f34c5 received 4b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 6d92e6a2 received 6d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2591211a received 2591211a
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 01abe32e received fe541cd1
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     852
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  849
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 849 
 																 Txn Passed   832 
 																 Txn Failed    17 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  842
UVM_WARNING :    0
UVM_ERROR :   17
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   832
[DATA Mismatch]    17
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.570 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:49:04 2016

==> ./fifo_sim9_9_275.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 04f received 04f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 0c5 received 0c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 0a2 received 0a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 11a received 11a
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 12e received 0d1
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     852
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  849
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 849 
 																 Txn Passed   832 
 																 Txn Failed    17 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  842
UVM_WARNING :    0
UVM_ERROR :   17
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   832
[DATA Mismatch]    17
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.630 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:44:29 2016

==> ./fifo_sim9_9_7.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 04f received 04f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 0c5 received 0c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 0a2 received 0a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 11a received 11a
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 12e received 0d1
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     584
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  581
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 581 
 																 Txn Passed   553 
 																 Txn Failed    28 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  563
UVM_WARNING :    0
UVM_ERROR :   28
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   553
[DATA Mismatch]    28
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.530 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:42:24 2016

==> ./fifo_sim9.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4bf88c4f received 4bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4b1f34c5 received 4b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 6d92e6a2 received 6d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2591211a received 2591211a
UVM_ERROR fifo_vip/verif/sequences/./../top/fifo_sb.sv(48) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Mismatch] expected 01abe32e received fe541cd1
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     608
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  605
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 605 
 																 Txn Passed   577 
 																 Txn Failed    28 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  587
UVM_WARNING :    0
UVM_ERROR :   28
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   577
[DATA Mismatch]    28
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.570 seconds;       Data structure size:   0.2Mb
Fri Dec  9 21:58:18 2016

==> ./fifo_sim.log <==
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37705: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2a9a4152 received 2a9a4152
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37765: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4bf88c4f received 4bf88c4f
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37825: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 4b1f34c5 received 4b1f34c5
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37865: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 6d92e6a2 received 6d92e6a2
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37885: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 2591211a received 2591211a
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(53) @ 37925: uvm_test_top.tb_h.fifo_scbd_h [DATA Matched] expected 01abe32e received 01abe32e
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 57930: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(65) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(66) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_IN     ] Num. of Transactions input to the DUT     608
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(67) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_OUT    ] Num. of Transactions output from the DUT  605
UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(68) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    TXN_STATUS ]                    
 																 Txn compared 605 
 																 Txn Passed   605 
 																 Txn Failed    0 
  																 Txn Dropped   0 

UVM_INFO fifo_vip/verif/sequences/./../top/fifo_sb.sv(69) @ 57930: uvm_test_top.tb_h.fifo_scbd_h [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  615
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[DATA Matched]   605
[DRIVER]     1
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time                57930
           V C S   S i m u l a t i o n   R e p o r t 
Time: 57930 ns
CPU Time:      0.580 seconds;       Data structure size:   0.2Mb
Fri Dec  9 22:11:33 2016

==> ./result.txt <==
