Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Mar 26 00:43:13 2024
| Host         : Sarsaparilla running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   1000        
LUTAR-1    Warning           LUT drives async reset alert  66          
TIMING-20  Warning           Non-clocked latch             32          
TIMING-23  Warning           Combinational loop found      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5530)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4571)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (3)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5530)
---------------------------
 There are 1552 register/latch pins with no clock driven by root clock pin: clock (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[100].r_dff/q_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[101].r_dff/q_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[102].r_dff/q_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[103].r_dff/q_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[104].r_dff/q_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[105].r_dff/q_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[106].r_dff/q_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[107].r_dff/q_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[108].r_dff/q_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[109].r_dff/q_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[110].r_dff/q_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[111].r_dff/q_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[112].r_dff/q_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[113].r_dff/q_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[114].r_dff/q_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[115].r_dff/q_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[116].r_dff/q_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[117].r_dff/q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[118].r_dff/q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[119].r_dff/q_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[120].r_dff/q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[121].r_dff/q_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[122].r_dff/q_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[123].r_dff/q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[124].r_dff/q_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[125].r_dff/q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[126].r_dff/q_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[127].r_dff/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[139].r_dff/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[147].r_dff/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[150].r_dff/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[17].r_dff/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[18].r_dff/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[19].r_dff/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[20].r_dff/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[21].r_dff/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[2].r_dff/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[3].r_dff/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[4].r_dff/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[96].r_dff/q_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[97].r_dff/q_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[98].r_dff/q_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: CPU/DXIRlatch/genblk1[99].r_dff/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[22].r_dff/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[23].r_dff/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[24].r_dff/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[25].r_dff/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[26].r_dff/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[32].r_dff/q_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[33].r_dff/q_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[34].r_dff/q_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[35].r_dff/q_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[36].r_dff/q_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[37].r_dff/q_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[38].r_dff/q_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[39].r_dff/q_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[40].r_dff/q_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[41].r_dff/q_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[42].r_dff/q_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[43].r_dff/q_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[44].r_dff/q_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[45].r_dff/q_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[46].r_dff/q_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[47].r_dff/q_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[48].r_dff/q_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[49].r_dff/q_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[50].r_dff/q_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[51].r_dff/q_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[52].r_dff/q_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[53].r_dff/q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[54].r_dff/q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[55].r_dff/q_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[56].r_dff/q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[57].r_dff/q_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[58].r_dff/q_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[59].r_dff/q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[60].r_dff/q_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[61].r_dff/q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[62].r_dff/q_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[63].r_dff/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/MWIRlatch/genblk1[66].r_dff/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[22].r_dff/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[23].r_dff/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[24].r_dff/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[25].r_dff/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[26].r_dff/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[32].r_dff/q_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[33].r_dff/q_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[34].r_dff/q_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[35].r_dff/q_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[36].r_dff/q_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[37].r_dff/q_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[38].r_dff/q_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[39].r_dff/q_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[40].r_dff/q_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[41].r_dff/q_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[42].r_dff/q_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[43].r_dff/q_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[44].r_dff/q_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[45].r_dff/q_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[46].r_dff/q_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[47].r_dff/q_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[48].r_dff/q_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[49].r_dff/q_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[50].r_dff/q_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[51].r_dff/q_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[52].r_dff/q_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[53].r_dff/q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[54].r_dff/q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[55].r_dff/q_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[56].r_dff/q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[57].r_dff/q_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[58].r_dff/q_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[59].r_dff/q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[60].r_dff/q_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[61].r_dff/q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[62].r_dff/q_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[63].r_dff/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/XMIRlatch/genblk1[98].r_dff/q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/alu/div_pulse_latch/q_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[0].r_dff/q_reg_C/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[0].r_dff/q_reg_LDC/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[0].r_dff/q_reg_P/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[10].r_dff/q_reg_C/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[10].r_dff/q_reg_LDC/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[10].r_dff/q_reg_P/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[11].r_dff/q_reg_C/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[11].r_dff/q_reg_LDC/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[11].r_dff/q_reg_P/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[12].r_dff/q_reg_C/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[12].r_dff/q_reg_LDC/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[12].r_dff/q_reg_P/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[13].r_dff/q_reg_C/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[13].r_dff/q_reg_LDC/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[13].r_dff/q_reg_P/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[14].r_dff/q_reg_C/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[14].r_dff/q_reg_LDC/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[14].r_dff/q_reg_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[15].r_dff/q_reg_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[15].r_dff/q_reg_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[15].r_dff/q_reg_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[16].r_dff/q_reg_C/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[16].r_dff/q_reg_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[16].r_dff/q_reg_P/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[17].r_dff/q_reg_C/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[17].r_dff/q_reg_LDC/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[17].r_dff/q_reg_P/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[18].r_dff/q_reg_C/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[18].r_dff/q_reg_LDC/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[18].r_dff/q_reg_P/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[19].r_dff/q_reg_C/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[19].r_dff/q_reg_LDC/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[19].r_dff/q_reg_P/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[1].r_dff/q_reg_C/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[1].r_dff/q_reg_LDC/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[1].r_dff/q_reg_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[20].r_dff/q_reg_C/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[20].r_dff/q_reg_LDC/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[20].r_dff/q_reg_P/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[21].r_dff/q_reg_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[21].r_dff/q_reg_LDC/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[21].r_dff/q_reg_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[22].r_dff/q_reg_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[22].r_dff/q_reg_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[22].r_dff/q_reg_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[23].r_dff/q_reg_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[23].r_dff/q_reg_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[23].r_dff/q_reg_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[24].r_dff/q_reg_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[24].r_dff/q_reg_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[24].r_dff/q_reg_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[25].r_dff/q_reg_C/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[25].r_dff/q_reg_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[25].r_dff/q_reg_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[26].r_dff/q_reg_C/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[26].r_dff/q_reg_LDC/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[26].r_dff/q_reg_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[27].r_dff/q_reg_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[27].r_dff/q_reg_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[27].r_dff/q_reg_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[28].r_dff/q_reg_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[28].r_dff/q_reg_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[28].r_dff/q_reg_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[29].r_dff/q_reg_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[29].r_dff/q_reg_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[29].r_dff/q_reg_P/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[2].r_dff/q_reg_C/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[2].r_dff/q_reg_LDC/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[2].r_dff/q_reg_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[30].r_dff/q_reg_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[30].r_dff/q_reg_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[30].r_dff/q_reg_P/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[3].r_dff/q_reg_C/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[3].r_dff/q_reg_LDC/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[3].r_dff/q_reg_P/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[4].r_dff/q_reg_C/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[4].r_dff/q_reg_LDC/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[4].r_dff/q_reg_P/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[5].r_dff/q_reg_C/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[5].r_dff/q_reg_LDC/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[5].r_dff/q_reg_P/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[6].r_dff/q_reg_C/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[6].r_dff/q_reg_LDC/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[6].r_dff/q_reg_P/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[7].r_dff/q_reg_C/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[7].r_dff/q_reg_LDC/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[7].r_dff/q_reg_P/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[8].r_dff/q_reg_C/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[8].r_dff/q_reg_LDC/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[8].r_dff/q_reg_P/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[9].r_dff/q_reg_C/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[9].r_dff/q_reg_LDC/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: CPU/alu/multdiv/div/RQreg/genblk1[9].r_dff/q_reg_P/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4571)
---------------------------------------------------
 There are 4571 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (3)
---------------------
 There are 3 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


