<?xml version="1.0" encoding="utf-8"?>
<html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd">
    <head><title></title>
    </head>
<body>

<h1 id="_Content.name">Output DMA Interrupt 1</h1>
<dl class="node-info"><dt>Absolute Address:</dt><dd id="_AbsAddr" class="address"></dd><dt>Base Offset:</dt><dd class="address">0x30</dd><dt>Size:</dt><dd class="address">0x4</dd></dl><h2>Description</h2>
<h2>Contents</h2>
<table><tr><th>Bits</th><th>Identifier</th><th>Access</th><th>Reset</th><th>Decoded</th><th>Name</th><th></th></tr>
<tr class="reserved-field"><td>[31:6]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td></td>
<td>-</td>
<td></td>
</tr>
<tr id="axi_data_par_err"><td>[5]</td>
<td><a href="#axi_data_par_err.desc">axi_data_par_err</a></td>
<td>rw</td>
<td>0x0</td>
<td></td>
<td>AXI Data Parity Error</td>
<td>H<a class="headerlink" href="#axi_data_par_err" title="Permalink to this row"></a></td>
</tr>
<tr id="out_dma_pause_cmpl"><td>[4]</td>
<td><a href="#out_dma_pause_cmpl.desc">out_dma_pause_cmpl</a></td>
<td>rw</td>
<td>0x0</td>
<td></td>
<td>Output DMA Pause Complete</td>
<td>H<a class="headerlink" href="#out_dma_pause_cmpl" title="Permalink to this row"></a></td>
</tr>
<tr id="out_par_err"><td>[3]</td>
<td><a href="#out_par_err.desc">out_par_err</a></td>
<td>rw</td>
<td>0x0</td>
<td></td>
<td>Input FIFO Parity Error</td>
<td>H<a class="headerlink" href="#out_par_err" title="Permalink to this row"></a></td>
</tr>
<tr id="out_ll_err"><td>[2]</td>
<td><a href="#out_ll_err.desc">out_ll_err</a></td>
<td>rw</td>
<td>0x0</td>
<td></td>
<td>Link List AXI Bus Access Error</td>
<td>H<a class="headerlink" href="#out_ll_err" title="Permalink to this row"></a></td>
</tr>
<tr id="out_dma_bus_err"><td>[1]</td>
<td><a href="#out_dma_bus_err.desc">out_dma_bus_err</a></td>
<td>rw</td>
<td>0x0</td>
<td></td>
<td>AXI Read Cycle Access Error Code</td>
<td>H<a class="headerlink" href="#out_dma_bus_err" title="Permalink to this row"></a></td>
</tr>
<tr id="out_dma_done"><td>[0]</td>
<td><a href="#out_dma_done.desc">out_dma_done</a></td>
<td>rw</td>
<td>0x0</td>
<td></td>
<td>Input DMA Transfer Complete</td>
<td>H<a class="headerlink" href="#out_dma_done" title="Permalink to this row"></a></td>
</tr>
</table><p><label>Encoded Register Value:</label></p>
<h2>Field Descriptions</h2>
<h3 id="axi_data_par_err.desc">axi_data_par_err - AXI Data Parity Error<a class="headerlink" href="#axi_data_par_err.desc" title="Permalink to this headline"></a></h3>
<p>When this bit is set, the DMA transfer has detected an AXI input read data parity error during an Output DMA Link List request cycle. The Output DMA Enable bit must be reset before one can clear this interrupt. This bit is reset by writing a one to it.<p></p>
</p>
<h3 id="out_dma_pause_cmpl.desc">out_dma_pause_cmpl - Output DMA Pause Complete<a class="headerlink" href="#out_dma_pause_cmpl.desc" title="Permalink to this headline"></a></h3>
<p>When this bit is set, the Output DMA is paused.<p></p>
The Output DMA Request bit must be reset before one can clear this interrupt. This bit can be reset by writing a one to it.<p></p>
</p>
<h3 id="out_par_err.desc">out_par_err - Input FIFO Parity Error<a class="headerlink" href="#out_par_err.desc" title="Permalink to this headline"></a></h3>
<p>When this bit is set, the Output DMA detected a FIFO Parity error. The Output DMA Enable control must be reset before this bit can be cleared. This bit is reset by writing a one to it.<p></p>
</p>
<h3 id="out_ll_err.desc">out_ll_err - Link List AXI Bus Access Error<a class="headerlink" href="#out_ll_err.desc" title="Permalink to this headline"></a></h3>
<p>When this bit is set, the Output DMA Link List read operation detected a bus error.<p></p>
The Output DMA Enable control must be reset before this bit can be cleared. This bit is reset by writing a one to it.<p></p>
</p>
<h3 id="out_dma_bus_err.desc">out_dma_bus_err - AXI Read Cycle Access Error Code<a class="headerlink" href="#out_dma_bus_err.desc" title="Permalink to this headline"></a></h3>
<p>When this bit is set, the Output DMA operation detected a bus error. The Output DMA Enable control must be reset before this bit can be cleared. This bit is reset by writing a one to it.<p></p>
</p>
<h3 id="out_dma_done.desc">out_dma_done - Input DMA Transfer Complete<a class="headerlink" href="#out_dma_done.desc" title="Permalink to this headline"></a></h3>
<p>When this bit is set, the current DMA operation is completed. The Output DMA Enable control must be reset before this bit can be cleared. This bit is cleared by writing a one to it.<p></p>
</p>
</body>
</html>