================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Tue Dec 07 15:55:37 +0800 2021
    * Version:         2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:         sigmoid_new
    * Solution:        PLAN8_8_200m (Vivado IP Flow Target)
    * Product family:  kintex7
    * Target device:   xc7k325t-ffg676-2


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  5 ns
    * C-Synthesis target clock:    5 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              108
FF:               114
DSP:              0
BRAM:             0
URAM:             0
SRL:              15


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 5.000       |
| Post-Route | 2.236       |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+--------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                 | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+--------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                 | 108 | 114 |     |      |      |     |        |      |         |          |        |
|   (inst)                             | 71  | 87  |     |      |      |     |        |      |         |          |        |
|   dcmp_64ns_64ns_1_2_no_dsp_1_U1     | 37  | 27  |     |      |      |     |        |      |         |          |        |
|     (dcmp_64ns_64ns_1_2_no_dsp_1_U1) |     | 27  |     |      |      |     |        |      |         |          |        |
+--------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.05%  | OK     |
| FD                                                        | 50%       | 0.03%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.02%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 3821      | 5      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.500ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.350ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+----------------------------------------------------+-----------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | Slack | Startpoint Pin                                     | Endpoint Pin                      | Logic Levels | Max Fanout | Datapath Delay | Datapath Logic | Datapath Net |
|       |       |                                                    |                                   |              |            |                |          Delay |        Delay |
+-------+-------+----------------------------------------------------+-----------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 2.764 | dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[62]/C | xor_ln1560_reg_687_reg[0]/D       |            3 |          4 |          2.210 |          0.620 |        1.590 |
| Path2 | 3.145 | in_read_reg_594_pp0_iter1_reg_reg[1]/C             | p_Result_7_reg_672_reg[51]_srl2/D |            3 |          6 |          1.771 |          0.444 |        1.327 |
| Path3 | 3.169 | in_read_reg_594_pp0_iter1_reg_reg[2]/C             | p_Result_7_reg_672_reg[48]_srl2/D |            3 |          5 |          1.747 |          0.438 |        1.309 |
| Path4 | 3.169 | in_read_reg_594_pp0_iter1_reg_reg[3]/C             | p_Result_7_reg_672_reg[49]_srl2/D |            3 |          5 |          1.747 |          0.438 |        1.309 |
| Path5 | 3.338 | sub_ln962_reg_647_reg[4]/C                         | m_4_reg_657_reg[31]/R             |            1 |         17 |          1.294 |          0.346 |        0.948 |
+-------+-------+----------------------------------------------------+-----------------------------------+--------------+------------+----------------+----------------+--------------+

    +--------------------------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                                            | Primitive Type       |
    +--------------------------------------------------------------------------------------------------------+----------------------+
    | dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[62]                                                       | FLOP_LATCH.flop.FDRE |
    | i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4              | CARRY.others.CARRY4  |
    | i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0        | LUT.others.LUT5      |
    | dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/xor_ln1560_reg_687[0]_i_1 | LUT.others.LUT1      |
    | xor_ln1560_reg_687_reg[0]                                                                              | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------------------------------------------------------------+----------------------+

    +--------------------------------------+----------------------+
    | Path2 Cells                          | Primitive Type       |
    +--------------------------------------+----------------------+
    | in_read_reg_594_pp0_iter1_reg_reg[1] | FLOP_LATCH.flop.FDRE |
    | m_4_reg_657[35]_i_2                  | LUT.others.LUT6      |
    | m_4_reg_657[35]_i_1                  | LUT.others.LUT5      |
    | p_Result_7_reg_672_reg[51]_srl2_i_1  | LUT.others.LUT5      |
    | p_Result_7_reg_672_reg[51]_srl2      | DMEM.srl.SRL16E      |
    +--------------------------------------+----------------------+

    +--------------------------------------+----------------------+
    | Path3 Cells                          | Primitive Type       |
    +--------------------------------------+----------------------+
    | in_read_reg_594_pp0_iter1_reg_reg[2] | FLOP_LATCH.flop.FDRE |
    | m_4_reg_657[36]_i_2                  | LUT.others.LUT6      |
    | m_4_reg_657[40]_i_2                  | LUT.others.LUT6      |
    | p_Result_7_reg_672_reg[48]_srl2_i_1  | LUT.others.LUT4      |
    | p_Result_7_reg_672_reg[48]_srl2      | DMEM.srl.SRL16E      |
    +--------------------------------------+----------------------+

    +--------------------------------------+----------------------+
    | Path4 Cells                          | Primitive Type       |
    +--------------------------------------+----------------------+
    | in_read_reg_594_pp0_iter1_reg_reg[3] | FLOP_LATCH.flop.FDRE |
    | m_4_reg_657[37]_i_2                  | LUT.others.LUT6      |
    | m_4_reg_657[41]_i_3                  | LUT.others.LUT5      |
    | p_Result_7_reg_672_reg[49]_srl2_i_1  | LUT.others.LUT5      |
    | p_Result_7_reg_672_reg[49]_srl2      | DMEM.srl.SRL16E      |
    +--------------------------------------+----------------------+

    +--------------------------+----------------------+
    | Path5 Cells              | Primitive Type       |
    +--------------------------+----------------------+
    | sub_ln962_reg_647_reg[4] | FLOP_LATCH.flop.FDRE |
    | m_4_reg_657[38]_i_1      | LUT.others.LUT2      |
    | m_4_reg_657_reg[31]      | FLOP_LATCH.flop.FDRE |
    +--------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+---------------------------------------------------------------------+
| Report Type              | Report Location                                                     |
+--------------------------+---------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/sigmoid_plan_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/sigmoid_plan_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/sigmoid_plan_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/sigmoid_plan_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/sigmoid_plan_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/sigmoid_plan_utilization_hierarchical_synth.rpt |
+--------------------------+---------------------------------------------------------------------+


