# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading project lab3_testing
# Compile of key_decode.sv failed with 2 errors.
# Compile of key_decode.sv failed with 2 errors.
# Compile of key_decode.sv failed with 4 errors.
# Compile of key_decode.sv failed with 20 errors.
# Compile of key_decode.sv was successful.
# Compile of key_decode_testbench.sv failed with 1 errors.
# Compile of key_decode_testbench.sv failed with 16 errors.
# Compile of debouncer.sv failed with 1 errors.
# Compile of key_decode_testbench.sv failed with 1 errors.
# Compile of key_decode_testbench.sv was successful.
vsim -gui work.key_decode_testbench
# vsim -gui work.key_decode_testbench 
# Start time: 16:58:40 on Sep 15,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): C:/Users/wchan/Documents/GitHub/e155Lab3/fpga/sim/key_decode_testbench.sv(21): (vopt-13259) Missing instance name in instantiation of module/program/interface 'key_decode'.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 16:58:41 on Sep 15,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 15
vsim -gui work.key_decode work.key_decode_testbench -L iCE40UP -voptargs=+acc
# vsim -gui work.key_decode work.key_decode_testbench -L iCE40UP -voptargs="+acc" 
# Start time: 16:59:06 on Sep 15,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/wchan/Documents/GitHub/e155Lab3/fpga/sim/key_decode_testbench.sv(21): (vopt-13259) Missing instance name in instantiation of module/program/interface 'key_decode'.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 16:59:06 on Sep 15,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of key_decode_testbench.sv was successful.
vsim -gui work.key_decode_testbench -L iCE40UP -voptargs=+acc
# vsim -gui work.key_decode_testbench -L iCE40UP -voptargs="+acc" 
# Start time: 16:59:47 on Sep 15,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.key_decode_testbench(fast)
# Loading work.key_decode(fast)
add wave -position insertpoint  \
sim:/key_decode_testbench/r \
sim:/key_decode_testbench/c \
sim:/key_decode_testbench/value
run 100
# Causality operation skipped due to absence of debug database file
