// Seed: 2874497437
module module_0 ();
  wire id_2;
  wire id_3;
  tri0  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  =  1  <  1  ||  1  ==  id_11  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    output supply0 id_2
);
  assign id_2 = id_1 - id_1;
  module_0(); id_4(
      id_2, id_0
  );
  assign id_2 = 1;
endmodule
