Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: Lab8_fpga_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Lab8_fpga_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Lab8_fpga_top"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : Lab8_fpga_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../vga_sync.v" in library work
Compiling verilog file "../maze_renderer_test.v" in library work
Module <vga_sync> compiled
Compiling verilog file "../maze_carver.v" in library work
Module <maze_renderer_test> compiled
Compiling verilog file "../lab8_fpga_top.v" in library work
Module <maze_carver> compiled
Module <Lab8_fpga_top> compiled
No errors in compilation
Analysis of file <"Lab8_fpga_top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Lab8_fpga_top> in library <work>.

Analyzing hierarchy for module <maze_renderer_test> in library <work>.

Analyzing hierarchy for module <maze_carver> in library <work>.

Analyzing hierarchy for module <vga_sync> in library <work> with parameters.
	HB = "00000000000000000000000000010000"
	HD = "00000000000000000000001010000000"
	HF = "00000000000000000000000000110000"
	HR = "00000000000000000000000001100000"
	VB = "00000000000000000000000000100001"
	VD = "00000000000000000000000111100000"
	VF = "00000000000000000000000000001010"
	VR = "00000000000000000000000000000010"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Lab8_fpga_top>.
WARNING:Xst:1643 - "../lab8_fpga_top.v" line 36: You are giving the signal x_dim a default value. x_dim already had a default value, which will be overridden by this one.
WARNING:Xst:1643 - "../lab8_fpga_top.v" line 37: You are giving the signal y_dim a default value. y_dim already had a default value, which will be overridden by this one.
WARNING:Xst:852 - "../lab8_fpga_top.v" line 61: Unconnected input port 'clk' of instance 'MC' is tied to GND.
Module <Lab8_fpga_top> is correct for synthesis.
 
Analyzing module <maze_renderer_test> in library <work>.
Module <maze_renderer_test> is correct for synthesis.
 
Analyzing module <vga_sync> in library <work>.
	HB = 32'sb00000000000000000000000000010000
	HD = 32'sb00000000000000000000001010000000
	HF = 32'sb00000000000000000000000000110000
	HR = 32'sb00000000000000000000000001100000
	VB = 32'sb00000000000000000000000000100001
	VD = 32'sb00000000000000000000000111100000
	VF = 32'sb00000000000000000000000000001010
	VR = 32'sb00000000000000000000000000000010
Module <vga_sync> is correct for synthesis.
 
Analyzing module <maze_carver> in library <work>.
Module <maze_carver> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <maze_carver>.
    Related source file is "../maze_carver.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <finish> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <x_dimension> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <y_dimension> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <maze_data> is never assigned. Tied to value
   0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010110101101101001011010110110100101101011011010010110101101101001011010110110100101101011011010010110101101101001011010110110100101101011011010010110101101101001011010110110100101101011011010010110101101101001011010110110100101101011011010010110101101101001011010110110100101101011011010010110101101101001011010110110100101101011011010010110101101101001011010110110100101101011011010010110101101101001011010110110100101101011011010010110101101101001011010110110100101101011011010010110101101101001011010
   1101101001011010110110100101101011011010010110101101101001011010110110100101101011011010010110101101101001011010110110100101101011011010010110101101101001011010110110100101101011011010010110101101101001011010110110100101101011011010010110101101101001011010110110100101101011011010010110101101101001011010110110100101101011011010010110101101101001011010110110100101101011011010010110101101101001011010110110100101101011011010010110101101101001011010110110100101101011011010010110101101101001011010110110100101101011011010010110101101101001011010110110100101101011011010010110101101101001011010110110100101101011011010010110101101101001011010110110100101101011011010010110101101101001011010110110100101101011011010010110101101101001011010110110100101101011011010010110101101101001011010110110100101101011011010010110101101101001011010110110100101101011011010010110101101101001011010110110100101101011011010010110101101101001011010110110100101101011011010010110101101101001011010110110100101101011011010010110101101101001011
   01011011010.
Unit <maze_carver> synthesized.


Synthesizing Unit <vga_sync>.
    Related source file is "../vga_sync.v".
    Found 10-bit up counter for signal <h_count_reg>.
    Found 10-bit comparator greatequal for signal <h_sync_next$cmp_ge0000> created at line 95.
    Found 10-bit comparator lessequal for signal <h_sync_next$cmp_le0000> created at line 95.
    Found 1-bit register for signal <h_sync_reg>.
    Found 1-bit register for signal <mod2_reg>.
    Found 10-bit up counter for signal <v_count_reg>.
    Found 10-bit comparator greatequal for signal <v_sync_next$cmp_ge0000> created at line 98.
    Found 10-bit comparator lessequal for signal <v_sync_next$cmp_le0000> created at line 98.
    Found 1-bit register for signal <v_sync_reg>.
    Found 11-bit comparator less for signal <video_on$cmp_lt0000> created at line 102.
    Found 10-bit comparator less for signal <video_on$cmp_lt0001> created at line 102.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_sync> synthesized.


Synthesizing Unit <maze_renderer_test>.
    Related source file is "../maze_renderer_test.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <c8> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <c7> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <c6> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <c5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <c4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <c3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <c2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <c1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit adder for signal <$add0000> created at line 42.
    Found 32-bit adder for signal <$add0001> created at line 42.
    Found 17-bit adder for signal <$sub0000> created at line 42.
    Found 17-bit adder for signal <$sub0001> created at line 42.
    Found 32-bit subtractor for signal <COND_14$addsub0000> created at line 47.
    Found 32x8-bit multiplier for signal <COND_14$mult0000> created at line 47.
    Found 32-bit shifter logical right for signal <COND_14$shift0001> created at line 47.
    Found 32x7-bit multiplier for signal <COND_16$mult0000> created at line 54.
    Found 32-bit shifter logical right for signal <COND_16$shift0002> created at line 54.
    Found 32-bit shifter logical right for signal <COND_16$shift0003> created at line 54.
    Found 8-bit register for signal <rgb_next>.
    Found 33-bit comparator greater for signal <rgb_next$cmp_gt0000> created at line 42.
    Found 33-bit comparator greater for signal <rgb_next$cmp_gt0001> created at line 42.
    Found 33-bit comparator less for signal <rgb_next$cmp_lt0000> created at line 42.
    Found 33-bit comparator less for signal <rgb_next$cmp_lt0001> created at line 42.
    Found 8-bit register for signal <rgb_reg>.
    Found 32-bit subtractor for signal <shift0000$addsub0000> created at line 47.
    Found 32-bit shifter logical right for signal <shift0000$shift0000> created at line 47.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   8 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred   4 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   4 Combinational logic shifter(s).
Unit <maze_renderer_test> synthesized.


Synthesizing Unit <Lab8_fpga_top>.
    Related source file is "../lab8_fpga_top.v".
WARNING:Xst:647 - Input <btn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <y_dim> is used but never assigned. This sourceless signal will be automatically connected to value 0000100.
WARNING:Xst:653 - Signal <x_dim> is used but never assigned. This sourceless signal will be automatically connected to value 0000100.
WARNING:Xst:1780 - Signal <start> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <reset> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <finish> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <Lab8_fpga_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 32x7-bit multiplier                                   : 1
 32x8-bit multiplier                                   : 1
# Adders/Subtractors                                   : 8
 17-bit adder                                          : 2
 32-bit adder                                          : 2
 32-bit subtractor                                     : 2
 39-bit adder                                          : 1
 40-bit adder                                          : 1
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 5
 1-bit register                                        : 3
 8-bit register                                        : 2
# Comparators                                          : 10
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 1
 10-bit comparator lessequal                           : 2
 11-bit comparator less                                : 1
 33-bit comparator greater                             : 2
 33-bit comparator less                                : 2
# Multiplexers                                         : 1
 1-bit 10000-to-1 multiplexer                          : 1
# Logic shifters                                       : 4
 32-bit shifter logical right                          : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <rgb_next_0> in Unit <MRT> is equivalent to the following 7 FFs/Latches, which will be removed : <rgb_next_1> <rgb_next_2> <rgb_next_3> <rgb_next_4> <rgb_next_5> <rgb_next_6> <rgb_next_7> 

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 32x8-bit multiplier                                   : 1
# Adders/Subtractors                                   : 7
 14-bit adder                                          : 1
 17-bit adder                                          : 2
 32-bit adder                                          : 2
 32-bit subtractor                                     : 2
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 19
 Flip-Flops                                            : 19
# Comparators                                          : 10
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 1
 10-bit comparator lessequal                           : 2
 11-bit comparator less                                : 1
 33-bit comparator greater                             : 2
 33-bit comparator less                                : 2
# Multiplexers                                         : 1
 1-bit 10000-to-1 multiplexer                          : 1
# Logic shifters                                       : 2
 32-bit shifter logical right                          : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <rgb_next_0> in Unit <maze_renderer_test> is equivalent to the following 7 FFs/Latches, which will be removed : <rgb_next_1> <rgb_next_2> <rgb_next_3> <rgb_next_4> <rgb_next_5> <rgb_next_6> <rgb_next_7> 
INFO:Xst:2261 - The FF/Latch <rgb_reg_0> in Unit <maze_renderer_test> is equivalent to the following 7 FFs/Latches, which will be removed : <rgb_reg_1> <rgb_reg_2> <rgb_reg_3> <rgb_reg_4> <rgb_reg_5> <rgb_reg_6> <rgb_reg_7> 
WARNING:Xst:2677 - Node <Mmult_COND_14_mult00001> of sequential type is unconnected in block <maze_renderer_test>.

Optimizing unit <Lab8_fpga_top> ...

Optimizing unit <vga_sync> ...

Optimizing unit <maze_renderer_test> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Lab8_fpga_top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 25
 Flip-Flops                                            : 25

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Lab8_fpga_top.ngr
Top Level Output File Name         : Lab8_fpga_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 43

Cell Usage :
# BELS                             : 137
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 18
#      LUT2                        : 4
#      LUT3                        : 13
#      LUT3_D                      : 2
#      LUT3_L                      : 1
#      LUT4                        : 28
#      LUT4_D                      : 1
#      LUT4_L                      : 5
#      MUXCY                       : 31
#      VCC                         : 1
#      XORCY                       : 29
# FlipFlops/Latches                : 25
#      FD_1                        : 1
#      FDR                         : 4
#      FDRE                        : 20
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 38
#      IBUF                        : 8
#      OBUF                        : 30
# MULTs                            : 1
#      MULT18X18SIO                : 1
# Others                           : 1
#      STARTUP_SPARTAN3E           : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       43  out of   4656     0%  
 Number of Slice Flip Flops:             25  out of   9312     0%  
 Number of 4 input LUTs:                 75  out of   9312     0%  
 Number of IOs:                          43
 Number of bonded IOBs:                  39  out of    232    16%  
 Number of MULT18X18SIOs:                 1  out of     20     5%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 25    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.512ns (Maximum Frequency: 79.925MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.893ns
   Maximum combinational path delay: 4.632ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 12.512ns (frequency: 79.925MHz)
  Total number of paths / destination ports: 4215 / 67
-------------------------------------------------------------------------
Delay:               12.512ns (Levels of Logic = 8)
  Source:            MRT/VGAS/v_count_reg_7 (FF)
  Destination:       MRT/rgb_next_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: MRT/VGAS/v_count_reg_7 to MRT/rgb_next_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             7   0.514   0.754  MRT/VGAS/v_count_reg_7 (MRT/VGAS/v_count_reg_7)
     LUT3_D:I0->O          1   0.612   0.387  MRT/Msub_COND_14_addsub0000_xor<9>1_SW1 (N18)
     LUT4:I2->O            9   0.612   0.697  MRT/Sh1041 (MRT/Sh104)
     MULT18X18SIO:A8->P9    1   4.022   0.360  MRT/Mmult_COND_14_mult0000 (MRT/Mmult_COND_14_mult0000_P_to_Adder_A_9)
     LUT4:I3->O            1   0.612   0.000  MRT/Madd__COND_14_Madd_lut<9> (MRT/Madd__COND_14_Madd_lut<9>)
     MUXCY:S->O            1   0.404   0.000  MRT/Madd__COND_14_Madd_cy<9> (MRT/Madd__COND_14_Madd_cy<9>)
     XORCY:CI->O           1   0.699   0.360  MRT/Madd__COND_14_Madd_xor<10> (MRT/_COND_14<10>)
     LUT4_L:I3->LO         1   0.612   0.103  MRT/rgb_next_or0000161_SW0 (N14)
     LUT4:I3->O            1   0.612   0.357  MRT/rgb_next_or0000161 (MRT/rgb_next_or0000)
     FDR:R                     0.795          MRT/rgb_next_0
    ----------------------------------------
    Total                     12.512ns (9.494ns logic, 3.018ns route)
                                       (75.9% logic, 24.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 74 / 10
-------------------------------------------------------------------------
Offset:              7.893ns (Levels of Logic = 4)
  Source:            MRT/VGAS/v_count_reg_6 (FF)
  Destination:       vgaRed<3> (PAD)
  Source Clock:      clk rising

  Data Path: MRT/VGAS/v_count_reg_6 to vgaRed<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.514   0.795  MRT/VGAS/v_count_reg_6 (MRT/VGAS/v_count_reg_6)
     LUT4:I0->O            1   0.612   0.509  MRT/rgb<1>21 (MRT/rgb<1>21)
     LUT3:I0->O            1   0.612   0.426  MRT/rgb<1>34_SW0 (N26)
     LUT4:I1->O            8   0.612   0.643  MRT/rgb<1>34 (vgaBlue_2_OBUF)
     OBUF:I->O                 3.169          vgaRed_3_OBUF (vgaRed<3>)
    ----------------------------------------
    Total                      7.893ns (5.519ns logic, 2.374ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Delay:               4.632ns (Levels of Logic = 2)
  Source:            sw<7> (PAD)
  Destination:       Led<7> (PAD)

  Data Path: sw<7> to Led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  sw_7_IBUF (Led_7_OBUF)
     OBUF:I->O                 3.169          Led_7_OBUF (Led<7>)
    ----------------------------------------
    Total                      4.632ns (4.275ns logic, 0.357ns route)
                                       (92.3% logic, 7.7% route)

=========================================================================


Total REAL time to Xst completion: 188.00 secs
Total CPU time to Xst completion: 187.75 secs
 
--> 

Total memory usage is 376488 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   34 (   0 filtered)
Number of infos    :    3 (   0 filtered)

