/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 232 272)
	(text "d2b_8bit" (rect 5 0 85 23)(font "Intel Clear" (font_size 6)))
	(text "inst" (rect 8 229 38 252)(font "Intel Clear" (font_size 6)))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 31 30)(font "Intel Clear" (font_size 8)))
		(text "clk" (rect 21 27 52 57)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "rst" (rect 0 0 29 30)(font "Intel Clear" (font_size 8)))
		(text "rst" (rect 21 43 50 73)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "d0" (rect 0 0 29 30)(font "Intel Clear" (font_size 8)))
		(text "d0" (rect 21 59 50 89)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "d1" (rect 0 0 29 30)(font "Intel Clear" (font_size 8)))
		(text "d1" (rect 21 75 50 105)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "d2" (rect 0 0 29 30)(font "Intel Clear" (font_size 8)))
		(text "d2" (rect 21 91 50 121)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 0 112)
		(input)
		(text "d3" (rect 0 0 29 30)(font "Intel Clear" (font_size 8)))
		(text "d3" (rect 21 107 50 137)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112))
	)
	(port
		(pt 0 128)
		(input)
		(text "d4" (rect 0 0 29 30)(font "Intel Clear" (font_size 8)))
		(text "d4" (rect 21 123 50 153)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 0 144)
		(input)
		(text "d5" (rect 0 0 29 30)(font "Intel Clear" (font_size 8)))
		(text "d5" (rect 21 139 50 169)(font "Intel Clear" (font_size 8)))
		(line (pt 0 144)(pt 16 144))
	)
	(port
		(pt 0 160)
		(input)
		(text "d6" (rect 0 0 29 30)(font "Intel Clear" (font_size 8)))
		(text "d6" (rect 21 155 50 185)(font "Intel Clear" (font_size 8)))
		(line (pt 0 160)(pt 16 160))
	)
	(port
		(pt 0 176)
		(input)
		(text "d7" (rect 0 0 29 30)(font "Intel Clear" (font_size 8)))
		(text "d7" (rect 21 171 50 201)(font "Intel Clear" (font_size 8)))
		(line (pt 0 176)(pt 16 176))
	)
	(port
		(pt 0 192)
		(input)
		(text "d8" (rect 0 0 29 30)(font "Intel Clear" (font_size 8)))
		(text "d8" (rect 21 187 50 217)(font "Intel Clear" (font_size 8)))
		(line (pt 0 192)(pt 16 192))
	)
	(port
		(pt 0 208)
		(input)
		(text "d9" (rect 0 0 29 30)(font "Intel Clear" (font_size 8)))
		(text "d9" (rect 21 203 50 233)(font "Intel Clear" (font_size 8)))
		(line (pt 0 208)(pt 16 208))
	)
	(port
		(pt 216 32)
		(output)
		(text "binary[7..0]" (rect 0 0 127 30)(font "Intel Clear" (font_size 8)))
		(text "binary[7..0]" (rect 68 27 195 57)(font "Intel Clear" (font_size 8)))
		(line (pt 216 32)(pt 200 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 200 240))
	)
)
