@Article{paper:1,
AUTHOR="Gordon E. Moore",
TITLE="Cramming more componentsonto integrated circuits",
JOURNAL="Electronics, Volume 38, Number 8",
YEAR=" April 19, 1965",
}
%https://newsroom.intel.com/wp-content/uploads/sites/11/2018/05/moores-law-electronics.pdf
@MISC{website:1,
	HOWPUBLISHED = "\url{https://standards.ieee.org/standard/1800_2-2017.html}",
	AUTHOR = "",
	TITLE = "1800.2-2017 - IEEE Standard for Universal Verification Methodology Language Reference Manual",
}


@Article{paper:2,
AUTHOR="Ashok B. Mehta",
TITLE="SystemVerilog Assertions and Functional Coverage. Guide to Language, Methodology and Applications",
JOURNAL="Springer",
YEAR="29 June,2017",
}


@Article{paper:3,
AUTHOR="Ashok B. Mehta",
TITLE="Universal Verification Methodology (UVM) 1.2 Userâ€™s Guide",
JOURNAL="Accelera",
YEAR="October 8,2015",
}


