$date
	Sun Oct 23 04:51:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#441390
b10001 &
b10001 %
1$
b10001 !
1"
#441391
0"
#441394
b110100 &
b110100 %
#441398
b11010 &
b11010 %
#441402
b1101 &
b1101 %
#441406
b101000 &
b101000 %
#441410
b10100 &
b10100 %
#441414
b1010 &
b1010 %
#441418
b101 &
b101 %
#441422
b10000 &
b10000 %
#441426
b1000 &
b1000 %
#441430
b100 &
b100 %
#441434
b10 &
b10 %
#441438
b1 &
1#
b1 %
#441442
b0 &
b0 %
0#
0$
#1396538
b100 &
b100 %
1$
b100 !
1"
#1396539
0"
#1396542
b10 &
b10 %
#1396546
b1 &
b1 %
1#
#1396550
b0 &
0#
b0 %
0$
#2410849
b1 !
1"
#2410850
b1 &
b1 %
1$
#2410851
0"
#2410854
1#
#2410858
b0 &
b0 %
0#
0$
#4500012
