strict digraph "" {
	node [label="\N"];
	"Leaf_1555:AL"	 [def_var="['LatchedTimerValue']",
		label="Leaf_1555:AL"];
	"1555:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f37fb674090>",
		clk_sens=False,
		fillcolor=gold,
		label="1555:AL",
		sens="['MRxClk', 'RxReset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['ReceiveEnd', 'ByteCntEq18', 'AssembledTimerValue', 'RxReset', 'ReceivedPauseFrmWAddr', 'DetectionWindow']"];
	"1556:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f37fb674190>",
		fillcolor=turquoise,
		label="1556:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1555:AL" -> "1556:BL"	 [cond="[]",
		lineno=None];
	"1560:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb687090>",
		fillcolor=springgreen,
		label="1560:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1561:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb687410>",
		fillcolor=firebrick,
		label="1561:NS
LatchedTimerValue[15:0] <= AssembledTimerValue[15:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb687410>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1560:IF" -> "1561:NS"	 [cond="['DetectionWindow', 'ReceivedPauseFrmWAddr', 'ByteCntEq18']",
		label="(DetectionWindow & ReceivedPauseFrmWAddr & ByteCntEq18)",
		lineno=1560];
	"1563:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb6870d0>",
		fillcolor=springgreen,
		label="1563:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1560:IF" -> "1563:IF"	 [cond="['DetectionWindow', 'ReceivedPauseFrmWAddr', 'ByteCntEq18']",
		label="!((DetectionWindow & ReceivedPauseFrmWAddr & ByteCntEq18))",
		lineno=1560];
	"1561:NS" -> "Leaf_1555:AL"	 [cond="[]",
		lineno=None];
	"1564:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb687150>",
		fillcolor=firebrick,
		label="1564:NS
LatchedTimerValue[15:0] <= 16'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb687150>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1563:IF" -> "1564:NS"	 [cond="['ReceiveEnd']",
		label=ReceiveEnd,
		lineno=1563];
	"1557:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb6743d0>",
		fillcolor=springgreen,
		label="1557:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1557:IF" -> "1560:IF"	 [cond="['RxReset']",
		label="!(RxReset)",
		lineno=1557];
	"1558:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb687850>",
		fillcolor=firebrick,
		label="1558:NS
LatchedTimerValue[15:0] <= 16'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb687850>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1557:IF" -> "1558:NS"	 [cond="['RxReset']",
		label=RxReset,
		lineno=1557];
	"1556:BL" -> "1557:IF"	 [cond="[]",
		lineno=None];
	"1564:NS" -> "Leaf_1555:AL"	 [cond="[]",
		lineno=None];
	"1558:NS" -> "Leaf_1555:AL"	 [cond="[]",
		lineno=None];
}
