0.7
2020.2
Jun 10 2021
20:04:57
E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/hdl/c_addsub_v12_0_vh_rfs.vhd,1670047318,vhdl,E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/hdl/cordic_v6_0_vh_rfs.vhd,,,c_addsub_v12_0_14;c_addsub_v12_0_14_base_legacy;c_addsub_v12_0_14_comp;c_addsub_v12_0_14_fabric_legacy;c_addsub_v12_0_14_legacy;c_addsub_v12_0_14_lut6_legacy;c_addsub_v12_0_14_pkg;c_addsub_v12_0_14_pkg_legacy;c_addsub_v12_0_14_viv;c_addsub_v12_0_14_viv_comp,,,,,,,,
