<module name="MPU INTC" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="INTCPS_REVISION" acronym="INTCPS_REVISION" offset="0x0" width="32" description="This register contains the IP revision code.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="REV" width="8" begin="7" end="0" resetval="See" description="IP revision[7:4] Major revision[3:0] Minor revisionExamples: 0x10 for 1.0, 0x21 for 2.1" range="" rwaccess="R"/>
  </register>
  <register id="INTCPS_SYSCONFIG" acronym="INTCPS_SYSCONFIG" offset="0x10" width="32" description="This register controls various parameters of the module interface.">
    <bitfield id="Reserved" width="30" begin="31" end="2" resetval="0x00000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="SOFTRESET" width="1" begin="1" end="1" resetval="0" description="Software reset. Set this bit to trigger a module reset. The bit is automatically reset by the hardware. Read returns 0." range="" rwaccess="RW">
      <bitenum value="0" token="SOFTRESET_0_w" description="No functional effect"/>
      <bitenum value="1" token="SOFTRESET_1_w" description="The module is reset."/>
    </bitfield>
    <bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="0" description="Internal interface clock gating strategy" range="" rwaccess="RW">
      <bitenum value="0" token="AUTOIDLE_0" description="Interface clock is free-running."/>
      <bitenum value="1" token="AUTOIDLE_1" description="Automatic interface clock gating strategy is applied, based on the interface bus activity."/>
    </bitfield>
  </register>
  <register id="INTCPS_SYSSTATUS" acronym="INTCPS_SYSSTATUS" offset="0x14" width="32" description="This register provides status information about the module.">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x00000000" description="Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="RESETDONE" width="1" begin="0" end="0" resetval="-" description="Internal reset monitoring" range="" rwaccess="R">
      <bitenum value="0" token="RESETDONE_0_r" description="Internal module reset is ongoing."/>
      <bitenum value="1" token="RESETDONE_1_r" description="Reset complete"/>
    </bitfield>
  </register>
  <register id="INTCPS_SIR_IRQ" acronym="INTCPS_SIR_IRQ" offset="0x40" width="32" description="This register supplies the currently active IRQ interrupt number.">
    <bitfield id="SPURIOUSIRQFLAG" width="25" begin="31" end="7" resetval="0x1FFFFFF" description="Spurious IRQ flag" range="" rwaccess="R"/>
    <bitfield id="ACTIVEIRQ" width="7" begin="6" end="0" resetval="0x00" description="Active IRQ number" range="" rwaccess="R"/>
  </register>
  <register id="INTCPS_SIR_FIQ" acronym="INTCPS_SIR_FIQ" offset="0x44" width="32" description="This register supplies the currently active FIQ interrupt number.">
    <bitfield id="SPURIOUSFIQFLAG" width="25" begin="31" end="7" resetval="0x1FFFFFF" description="Spurious FIQ flag" range="" rwaccess="R"/>
    <bitfield id="ACTIVEFIQ" width="7" begin="6" end="0" resetval="0x00" description="Active FIQ number" range="" rwaccess="R"/>
  </register>
  <register id="INTCPS_CONTROL" acronym="INTCPS_CONTROL" offset="0x48" width="32" description="This register contains the new interrupt agreement bits.">
    <bitfield id="Reserved" width="30" begin="31" end="2" resetval="0x00000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="NEWFIQAGR" width="1" begin="1" end="1" resetval="-" description="Reset FIQ output and enable new FIQ generation." range="" rwaccess="W">
      <bitenum value="0" token="NEWFIQAGR_0_w" description="No functional effect"/>
      <bitenum value="1" token="NEWFIQAGR_1_w" description="Reset FIQ output and enable new FIQ generation."/>
    </bitfield>
    <bitfield id="NEWIRQAGR" width="1" begin="0" end="0" resetval="-" description="New IRQ generation" range="" rwaccess="W">
      <bitenum value="0" token="NEWIRQAGR_0_w" description="No functional effect"/>
      <bitenum value="1" token="NEWIRQAGR_1_w" description="Reset IRQ output and enable new IRQ generation."/>
    </bitfield>
  </register>
  <register id="INTCPS_PROTECTION" acronym="INTCPS_PROTECTION" offset="0x4C" width="32" description="This register controls protection of the other registers. It can be accessed only in supervisor mode, regardless of the current value of the protection bit.">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x00000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PROTECTION" width="1" begin="0" end="0" resetval="0" description="Protection mode" range="" rwaccess="RW">
      <bitenum value="0" token="PROTECTION_0" description="Protection mode is disabled (default)."/>
      <bitenum value="1" token="PROTECTION_1" description="Protection mode is enabled. When enabled, all the MPU INTC registers are accessible only in privileged mode."/>
    </bitfield>
  </register>
  <register id="INTCPS_IDLE" acronym="INTCPS_IDLE" offset="0x50" width="32" description="This register controls the functional clock auto-idle and the synchronizer clock auto-gating.">
    <bitfield id="Reserved" width="30" begin="31" end="2" resetval="0x00000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="TURBO" width="1" begin="1" end="1" resetval="0" description="Input synchronizer clock auto-gating" range="" rwaccess="RW">
      <bitenum value="0" token="TURBO_0" description="Input synchronizer clock is free-running (default)."/>
      <bitenum value="1" token="TURBO_1" description="Input synchronizer clock is auto-gated based on interrupt input activity."/>
    </bitfield>
    <bitfield id="FUNCIDLE" width="1" begin="0" end="0" resetval="0" description="Functional clock idle mode" range="" rwaccess="RW">
      <bitenum value="0" token="FUNCIDLE_0" description="Functional clock gating strategy is applied (default)."/>
      <bitenum value="1" token="FUNCIDLE_1" description="Functional clock is free-running."/>
    </bitfield>
  </register>
  <register id="INTCPS_IRQ_PRIORITY" acronym="INTCPS_IRQ_PRIORITY" offset="0x60" width="32" description="This register supplies the currently active IRQ priority level.">
    <bitfield id="SPURIOUSIRQFLAG" width="26" begin="31" end="6" resetval="0x3FFFFFF" description="Spurious IRQ flag" range="" rwaccess="R"/>
    <bitfield id="IRQPRIORITY" width="6" begin="5" end="0" resetval="0x00" description="Current IRQ priority" range="" rwaccess="R"/>
  </register>
  <register id="INTCPS_FIQ_PRIORITY" acronym="INTCPS_FIQ_PRIORITY" offset="0x64" width="32" description="This register supplies the currently active FIQ priority level.">
    <bitfield id="SPURIOUSFIQFLAG" width="26" begin="31" end="6" resetval="0x3FFFFFF" description="Spurious FIQ flag" range="" rwaccess="R"/>
    <bitfield id="FIQPRIORITY" width="6" begin="5" end="0" resetval="0x00" description="Current FIQ priority" range="" rwaccess="R"/>
  </register>
  <register id="INTCPS_THRESHOLD" acronym="INTCPS_THRESHOLD" offset="0x68" width="32" description="This register sets the priority threshold.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITYTHRESHOLD" width="8" begin="7" end="0" resetval="0xFF" description="Priority thresholdWrite 0x0 to 0x3F: Priority threshold enabled ." range="" rwaccess="RW">
      <bitenum value="255" token="PRIORITYTHRESHOLD_255_w" description="Priority threshold disabled"/>
    </bitfield>
  </register>
  <register id="INTCPS_ITRn_0" acronym="INTCPS_ITRn_0" offset="0x80" width="32" description="This register shows the raw interrupt input status before masking.">
    <bitfield id="ITR" width="32" begin="31" end="0" resetval="Depends on interrupt inputs" description="Interrupt status before masking" range="" rwaccess="R"/>
  </register>
  <register id="INTCPS_ITRn_1" acronym="INTCPS_ITRn_1" offset="0xA0" width="32" description="This register shows the raw interrupt input status before masking.">
    <bitfield id="ITR" width="32" begin="31" end="0" resetval="Depends on interrupt inputs" description="Interrupt status before masking" range="" rwaccess="R"/>
  </register>
  <register id="INTCPS_ITRn_2" acronym="INTCPS_ITRn_2" offset="0xC0" width="32" description="This register shows the raw interrupt input status before masking.">
    <bitfield id="ITR" width="32" begin="31" end="0" resetval="Depends on interrupt inputs" description="Interrupt status before masking" range="" rwaccess="R"/>
  </register>
  <register id="INTCPS_MIRn_0" acronym="INTCPS_MIRn_0" offset="0x84" width="32" description="This register contains the interrupt mask.">
    <bitfield id="MIR" width="32" begin="31" end="0" resetval="0xFFFFFFFF" description="Interrupt mask" range="" rwaccess="RW">
      <bitenum value="1" token="MIR_1" description="The interrupt is masked"/>
      <bitenum value="0" token="MIR_0" description="The interrupt is unmasked"/>
    </bitfield>
  </register>
  <register id="INTCPS_MIRn_1" acronym="INTCPS_MIRn_1" offset="0xA4" width="32" description="This register contains the interrupt mask.">
    <bitfield id="MIR" width="32" begin="31" end="0" resetval="0xFFFFFFFF" description="Interrupt mask" range="" rwaccess="RW">
      <bitenum value="1" token="MIR_1" description="The interrupt is masked"/>
      <bitenum value="0" token="MIR_0" description="The interrupt is unmasked"/>
    </bitfield>
  </register>
  <register id="INTCPS_MIRn_2" acronym="INTCPS_MIRn_2" offset="0xC4" width="32" description="This register contains the interrupt mask.">
    <bitfield id="MIR" width="32" begin="31" end="0" resetval="0xFFFFFFFF" description="Interrupt mask" range="" rwaccess="RW">
      <bitenum value="1" token="MIR_1" description="The interrupt is masked"/>
      <bitenum value="0" token="MIR_0" description="The interrupt is unmasked"/>
    </bitfield>
  </register>
  <register id="INTCPS_MIR_CLEARn_0" acronym="INTCPS_MIR_CLEARn_0" offset="0x88" width="32" description="This register is used to clear the interrupt mask bits.">
    <bitfield id="MIRCLEAR" width="32" begin="31" end="0" resetval="0x00000000" description="" range="" rwaccess="W">
      <bitenum value="1" token="MIRCLEAR_1_w" description="Clears the MIR mask bit to 0"/>
      <bitenum value="0" token="MIRCLEAR_0_w" description="No functional effect"/>
    </bitfield>
  </register>
  <register id="INTCPS_MIR_CLEARn_1" acronym="INTCPS_MIR_CLEARn_1" offset="0xA8" width="32" description="This register is used to clear the interrupt mask bits.">
    <bitfield id="MIRCLEAR" width="32" begin="31" end="0" resetval="0x00000000" description="" range="" rwaccess="W">
      <bitenum value="1" token="MIRCLEAR_1_w" description="Clears the MIR mask bit to 0"/>
      <bitenum value="0" token="MIRCLEAR_0_w" description="No functional effect"/>
    </bitfield>
  </register>
  <register id="INTCPS_MIR_CLEARn_2" acronym="INTCPS_MIR_CLEARn_2" offset="0xC8" width="32" description="This register is used to clear the interrupt mask bits.">
    <bitfield id="MIRCLEAR" width="32" begin="31" end="0" resetval="0x00000000" description="" range="" rwaccess="W">
      <bitenum value="1" token="MIRCLEAR_1_w" description="Clears the MIR mask bit to 0"/>
      <bitenum value="0" token="MIRCLEAR_0_w" description="No functional effect"/>
    </bitfield>
  </register>
  <register id="INTCPS_MIR_SETn_0" acronym="INTCPS_MIR_SETn_0" offset="0x8C" width="32" description="This register is used to set the interrupt mask bits.">
    <bitfield id="MIRSET" width="32" begin="31" end="0" resetval="0x00000000" description="" range="" rwaccess="W">
      <bitenum value="0" token="MIRSET_0_w" description="No functional effect"/>
      <bitenum value="1" token="MIRSET_1_w" description="Sets the MIR mask bit to 1."/>
    </bitfield>
  </register>
  <register id="INTCPS_MIR_SETn_1" acronym="INTCPS_MIR_SETn_1" offset="0xAC" width="32" description="This register is used to set the interrupt mask bits.">
    <bitfield id="MIRSET" width="32" begin="31" end="0" resetval="0x00000000" description="" range="" rwaccess="W">
      <bitenum value="0" token="MIRSET_0_w" description="No functional effect"/>
      <bitenum value="1" token="MIRSET_1_w" description="Sets the MIR mask bit to 1."/>
    </bitfield>
  </register>
  <register id="INTCPS_MIR_SETn_2" acronym="INTCPS_MIR_SETn_2" offset="0xCC" width="32" description="This register is used to set the interrupt mask bits.">
    <bitfield id="MIRSET" width="32" begin="31" end="0" resetval="0x00000000" description="" range="" rwaccess="W">
      <bitenum value="0" token="MIRSET_0_w" description="No functional effect"/>
      <bitenum value="1" token="MIRSET_1_w" description="Sets the MIR mask bit to 1."/>
    </bitfield>
  </register>
  <register id="INTCPS_ISR_SETn_0" acronym="INTCPS_ISR_SETn_0" offset="0x90" width="32" description="This register is used to set the software interrupt bits. It is also used to read the currently active software interrupts.">
    <bitfield id="ISRSET" width="32" begin="31" end="0" resetval="0x00000000" description="Set the software interrupt bits. Read returns the currently active software interrupts." range="" rwaccess="RW">
      <bitenum value="0" token="ISRSET_0_w" description="No functional effect"/>
      <bitenum value="1" token="ISRSET_1_w" description="Sets the software interrupt bits to 1."/>
    </bitfield>
  </register>
  <register id="INTCPS_ISR_SETn_1" acronym="INTCPS_ISR_SETn_1" offset="0xB0" width="32" description="This register is used to set the software interrupt bits. It is also used to read the currently active software interrupts.">
    <bitfield id="ISRSET" width="32" begin="31" end="0" resetval="0x00000000" description="Set the software interrupt bits. Read returns the currently active software interrupts." range="" rwaccess="RW">
      <bitenum value="0" token="ISRSET_0_w" description="No functional effect"/>
      <bitenum value="1" token="ISRSET_1_w" description="Sets the software interrupt bits to 1."/>
    </bitfield>
  </register>
  <register id="INTCPS_ISR_SETn_2" acronym="INTCPS_ISR_SETn_2" offset="0xD0" width="32" description="This register is used to set the software interrupt bits. It is also used to read the currently active software interrupts.">
    <bitfield id="ISRSET" width="32" begin="31" end="0" resetval="0x00000000" description="Set the software interrupt bits. Read returns the currently active software interrupts." range="" rwaccess="RW">
      <bitenum value="0" token="ISRSET_0_w" description="No functional effect"/>
      <bitenum value="1" token="ISRSET_1_w" description="Sets the software interrupt bits to 1."/>
    </bitfield>
  </register>
  <register id="INTCPS_ISR_CLEARn_0" acronym="INTCPS_ISR_CLEARn_0" offset="0x94" width="32" description="This register is used to clear the software interrupt bits.">
    <bitfield id="ISRCLEAR" width="32" begin="31" end="0" resetval="0x00000000" description="" range="" rwaccess="W">
      <bitenum value="0" token="ISRCLEAR_0_w" description="No functional effect"/>
      <bitenum value="1" token="ISRCLEAR_1_w" description="Clears the software interrupt bits to 0."/>
    </bitfield>
  </register>
  <register id="INTCPS_ISR_CLEARn_1" acronym="INTCPS_ISR_CLEARn_1" offset="0xB4" width="32" description="This register is used to clear the software interrupt bits.">
    <bitfield id="ISRCLEAR" width="32" begin="31" end="0" resetval="0x00000000" description="" range="" rwaccess="W">
      <bitenum value="0" token="ISRCLEAR_0_w" description="No functional effect"/>
      <bitenum value="1" token="ISRCLEAR_1_w" description="Clears the software interrupt bits to 0."/>
    </bitfield>
  </register>
  <register id="INTCPS_ISR_CLEARn_2" acronym="INTCPS_ISR_CLEARn_2" offset="0xD4" width="32" description="This register is used to clear the software interrupt bits.">
    <bitfield id="ISRCLEAR" width="32" begin="31" end="0" resetval="0x00000000" description="" range="" rwaccess="W">
      <bitenum value="0" token="ISRCLEAR_0_w" description="No functional effect"/>
      <bitenum value="1" token="ISRCLEAR_1_w" description="Clears the software interrupt bits to 0."/>
    </bitfield>
  </register>
  <register id="INTCPS_PENDING_IRQn_0" acronym="INTCPS_PENDING_IRQn_0" offset="0x98" width="32" description="This register contains the IRQ status after masking.">
    <bitfield id="PENDINGIRQ" width="32" begin="31" end="0" resetval="0x00000000" description="IRQ status after masking." range="" rwaccess="R"/>
  </register>
  <register id="INTCPS_PENDING_IRQn_1" acronym="INTCPS_PENDING_IRQn_1" offset="0xB8" width="32" description="This register contains the IRQ status after masking.">
    <bitfield id="PENDINGIRQ" width="32" begin="31" end="0" resetval="0x00000000" description="IRQ status after masking." range="" rwaccess="R"/>
  </register>
  <register id="INTCPS_PENDING_IRQn_2" acronym="INTCPS_PENDING_IRQn_2" offset="0xD8" width="32" description="This register contains the IRQ status after masking.">
    <bitfield id="PENDINGIRQ" width="32" begin="31" end="0" resetval="0x00000000" description="IRQ status after masking." range="" rwaccess="R"/>
  </register>
  <register id="INTCPS_PENDING_FIQn_0" acronym="INTCPS_PENDING_FIQn_0" offset="0x9C" width="32" description="This register contains the FIQ status after masking.">
    <bitfield id="PENDINGFIQ" width="32" begin="31" end="0" resetval="0x00000000" description="FIQ status after masking." range="" rwaccess="R"/>
  </register>
  <register id="INTCPS_PENDING_FIQn_1" acronym="INTCPS_PENDING_FIQn_1" offset="0xBC" width="32" description="This register contains the FIQ status after masking.">
    <bitfield id="PENDINGFIQ" width="32" begin="31" end="0" resetval="0x00000000" description="FIQ status after masking." range="" rwaccess="R"/>
  </register>
  <register id="INTCPS_PENDING_FIQn_2" acronym="INTCPS_PENDING_FIQn_2" offset="0xDC" width="32" description="This register contains the FIQ status after masking.">
    <bitfield id="PENDINGFIQ" width="32" begin="31" end="0" resetval="0x00000000" description="FIQ status after masking." range="" rwaccess="R"/>
  </register>
  <register id="INTCPS_ILRm_0" acronym="INTCPS_ILRm_0" offset="0x100" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_1" acronym="INTCPS_ILRm_1" offset="0x104" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_2" acronym="INTCPS_ILRm_2" offset="0x108" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_3" acronym="INTCPS_ILRm_3" offset="0x10C" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_4" acronym="INTCPS_ILRm_4" offset="0x110" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_5" acronym="INTCPS_ILRm_5" offset="0x114" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_6" acronym="INTCPS_ILRm_6" offset="0x118" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_7" acronym="INTCPS_ILRm_7" offset="0x11C" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_8" acronym="INTCPS_ILRm_8" offset="0x120" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_9" acronym="INTCPS_ILRm_9" offset="0x124" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_10" acronym="INTCPS_ILRm_10" offset="0x128" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_11" acronym="INTCPS_ILRm_11" offset="0x12C" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_12" acronym="INTCPS_ILRm_12" offset="0x130" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_13" acronym="INTCPS_ILRm_13" offset="0x134" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_14" acronym="INTCPS_ILRm_14" offset="0x138" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_15" acronym="INTCPS_ILRm_15" offset="0x13C" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_16" acronym="INTCPS_ILRm_16" offset="0x140" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_17" acronym="INTCPS_ILRm_17" offset="0x144" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_18" acronym="INTCPS_ILRm_18" offset="0x148" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_19" acronym="INTCPS_ILRm_19" offset="0x14C" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_20" acronym="INTCPS_ILRm_20" offset="0x150" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_21" acronym="INTCPS_ILRm_21" offset="0x154" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_22" acronym="INTCPS_ILRm_22" offset="0x158" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_23" acronym="INTCPS_ILRm_23" offset="0x15C" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_24" acronym="INTCPS_ILRm_24" offset="0x160" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_25" acronym="INTCPS_ILRm_25" offset="0x164" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_26" acronym="INTCPS_ILRm_26" offset="0x168" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_27" acronym="INTCPS_ILRm_27" offset="0x16C" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_28" acronym="INTCPS_ILRm_28" offset="0x170" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_29" acronym="INTCPS_ILRm_29" offset="0x174" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_30" acronym="INTCPS_ILRm_30" offset="0x178" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_31" acronym="INTCPS_ILRm_31" offset="0x17C" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_32" acronym="INTCPS_ILRm_32" offset="0x180" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_33" acronym="INTCPS_ILRm_33" offset="0x184" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_34" acronym="INTCPS_ILRm_34" offset="0x188" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_35" acronym="INTCPS_ILRm_35" offset="0x18C" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_36" acronym="INTCPS_ILRm_36" offset="0x190" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_37" acronym="INTCPS_ILRm_37" offset="0x194" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_38" acronym="INTCPS_ILRm_38" offset="0x198" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_39" acronym="INTCPS_ILRm_39" offset="0x19C" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_40" acronym="INTCPS_ILRm_40" offset="0x1A0" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_41" acronym="INTCPS_ILRm_41" offset="0x1A4" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_42" acronym="INTCPS_ILRm_42" offset="0x1A8" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_43" acronym="INTCPS_ILRm_43" offset="0x1AC" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_44" acronym="INTCPS_ILRm_44" offset="0x1B0" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_45" acronym="INTCPS_ILRm_45" offset="0x1B4" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_46" acronym="INTCPS_ILRm_46" offset="0x1B8" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_47" acronym="INTCPS_ILRm_47" offset="0x1BC" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_48" acronym="INTCPS_ILRm_48" offset="0x1C0" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_49" acronym="INTCPS_ILRm_49" offset="0x1C4" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_50" acronym="INTCPS_ILRm_50" offset="0x1C8" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_51" acronym="INTCPS_ILRm_51" offset="0x1CC" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_52" acronym="INTCPS_ILRm_52" offset="0x1D0" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_53" acronym="INTCPS_ILRm_53" offset="0x1D4" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_54" acronym="INTCPS_ILRm_54" offset="0x1D8" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_55" acronym="INTCPS_ILRm_55" offset="0x1DC" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_56" acronym="INTCPS_ILRm_56" offset="0x1E0" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_57" acronym="INTCPS_ILRm_57" offset="0x1E4" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_58" acronym="INTCPS_ILRm_58" offset="0x1E8" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_59" acronym="INTCPS_ILRm_59" offset="0x1EC" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_60" acronym="INTCPS_ILRm_60" offset="0x1F0" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_61" acronym="INTCPS_ILRm_61" offset="0x1F4" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_62" acronym="INTCPS_ILRm_62" offset="0x1F8" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_63" acronym="INTCPS_ILRm_63" offset="0x1FC" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_64" acronym="INTCPS_ILRm_64" offset="0x200" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_65" acronym="INTCPS_ILRm_65" offset="0x204" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_66" acronym="INTCPS_ILRm_66" offset="0x208" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_67" acronym="INTCPS_ILRm_67" offset="0x20C" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_68" acronym="INTCPS_ILRm_68" offset="0x210" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_69" acronym="INTCPS_ILRm_69" offset="0x214" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_70" acronym="INTCPS_ILRm_70" offset="0x218" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_71" acronym="INTCPS_ILRm_71" offset="0x21C" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_72" acronym="INTCPS_ILRm_72" offset="0x220" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_73" acronym="INTCPS_ILRm_73" offset="0x224" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_74" acronym="INTCPS_ILRm_74" offset="0x228" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_75" acronym="INTCPS_ILRm_75" offset="0x22C" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_76" acronym="INTCPS_ILRm_76" offset="0x230" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_77" acronym="INTCPS_ILRm_77" offset="0x234" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_78" acronym="INTCPS_ILRm_78" offset="0x238" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_79" acronym="INTCPS_ILRm_79" offset="0x23C" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_80" acronym="INTCPS_ILRm_80" offset="0x240" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_81" acronym="INTCPS_ILRm_81" offset="0x244" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_82" acronym="INTCPS_ILRm_82" offset="0x248" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_83" acronym="INTCPS_ILRm_83" offset="0x24C" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_84" acronym="INTCPS_ILRm_84" offset="0x250" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_85" acronym="INTCPS_ILRm_85" offset="0x254" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_86" acronym="INTCPS_ILRm_86" offset="0x258" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_87" acronym="INTCPS_ILRm_87" offset="0x25C" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_88" acronym="INTCPS_ILRm_88" offset="0x260" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_89" acronym="INTCPS_ILRm_89" offset="0x264" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_90" acronym="INTCPS_ILRm_90" offset="0x268" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_91" acronym="INTCPS_ILRm_91" offset="0x26C" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_92" acronym="INTCPS_ILRm_92" offset="0x270" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_93" acronym="INTCPS_ILRm_93" offset="0x274" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_94" acronym="INTCPS_ILRm_94" offset="0x278" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
  <register id="INTCPS_ILRm_95" acronym="INTCPS_ILRm_95" offset="0x27C" width="32" description="These registers contain the priority for the interrupts and the FIQ/IRQ steering.">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="PRIORITY" width="6" begin="7" end="2" resetval="0x00" description="Interrupt priority" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Write 0 for future compatibility. Read returns reset value." range="" rwaccess="R"/>
    <bitfield id="FIQNIRQ" width="1" begin="0" end="0" resetval="0" description="Interrupt IRQ FIQ mapping. Read returns reset value." range="" rwaccess="RW">
      <bitenum value="0" token="FIQNIRQ_0_w" description="Interrupt is routed to IRQ."/>
      <bitenum value="1" token="FIQNIRQ_1_w" description="Interrupt is routed to FIQ."/>
    </bitfield>
  </register>
</module>
