INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vicer/CPE233_Lab3/CPE233_Lab3.srcs/sources_1/new/ALU_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vicer/Downloads/Exp3_testbench_v1_03.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFFF truncated to fit in 32 bits [C:/Users/vicer/Downloads/Exp3_testbench_v1_03.v:55]
