#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x175c050 .scope module, "processor_tb" "processor_tb" 2 1;
 .timescale 0 0;
v0x1783d50_0 .var "_reset", 0 0;
v0x1783f80_0 .var "clk", 0 0;
S_0x17297b0 .scope module, "MIPS" "processor" 2 2, 3 1, S_0x175c050;
 .timescale 0 0;
v0x1782870_0 .net "_reset", 0 0, v0x1783d50_0; 1 drivers
v0x1782910_0 .net *"_s2", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x17829b0_0 .net "afunc", 5 0, v0x177d970_0; 1 drivers
v0x1782a30_0 .net "alu_in1", 31 0, L_0x178d880; 1 drivers
v0x1782ae0_0 .net "alu_op", 0 0, v0x177ccd0_0; 1 drivers
RS_0x7fd15a6f96f8 .resolv tri, L_0x178e870, L_0x1793190, L_0x17932c0, L_0x17936b0;
v0x1783110_0 .net8 "alu_out", 31 0, RS_0x7fd15a6f96f8; 4 drivers
v0x1783190_0 .net "bfunc", 1 0, v0x177cd70_0; 1 drivers
v0x1783210_0 .net "bu_out", 0 0, v0x177bd00_0; 1 drivers
v0x1783290_0 .net "clk", 0 0, v0x1783f80_0; 1 drivers
v0x1783310_0 .net "d_in", 0 0, v0x177d3c0_0; 1 drivers
v0x1783390_0 .net "daddr", 31 2, L_0x178ca40; 1 drivers
v0x1783410_0 .net "dc_din", 31 0, L_0x178d5f0; 1 drivers
v0x1783490_0 .net "dc_out", 31 0, v0x177b870_0; 1 drivers
v0x1783510_0 .net "dfunc", 2 0, v0x177d630_0; 1 drivers
v0x1783610_0 .net "din", 31 0, L_0x178d650; 1 drivers
v0x1783690_0 .net "dout", 31 0, v0x177d730_0; 1 drivers
v0x1783590_0 .net "iaddr", 31 2, v0x177d840_0; 1 drivers
v0x1783840_0 .net "idata", 31 0, L_0x178cee0; 1 drivers
RS_0x7fd15a6f9878 .resolv tri, L_0x178ed20, L_0x1790310, L_0x1791810, L_0x1792cd0;
v0x1783960_0 .net8 "r0", 31 0, RS_0x7fd15a6f9878; 4 drivers
RS_0x7fd15a6f97b8 .resolv tri, L_0x178ee10, L_0x1790440, L_0x17919c0, L_0x1792e30;
v0x17839e0_0 .net8 "r1", 31 0, RS_0x7fd15a6f97b8; 4 drivers
v0x17838c0_0 .net "r2", 31 0, L_0x178da00; 1 drivers
v0x1783b10_0 .net "reg_in", 0 0, v0x1780d40_0; 1 drivers
v0x1783c50_0 .net "rsel0", 4 0, v0x1780f10_0; 1 drivers
v0x1783cd0_0 .net "rsel1", 4 0, v0x1781020_0; 1 drivers
v0x1783b90_0 .net "rsel2", 4 0, v0x17816c0_0; 1 drivers
v0x1783e20_0 .net "rw", 0 0, v0x1781360_0; 1 drivers
L_0x178d2e0 .part v0x177d730_0, 0, 16;
L_0x178d6f0 .concat [ 1 31 0 0], v0x177bd00_0, C4<0000000000000000000000000000000>;
L_0x178ed20 .part/pv L_0x178e250, 0, 8, 32;
L_0x178ee10 .part/pv L_0x178eb20, 0, 8, 32;
L_0x178ef00 .part L_0x178da00, 0, 8;
L_0x1790310 .part/pv L_0x178f850, 8, 8, 32;
L_0x1790440 .part/pv L_0x178fee0, 8, 8, 32;
L_0x17905f0 .part L_0x178da00, 8, 8;
L_0x1791810 .part/pv L_0x1790e10, 16, 8, 32;
L_0x17919c0 .part/pv L_0x1791430, 16, 8, 32;
L_0x1791ab0 .part L_0x178da00, 16, 8;
L_0x1792cd0 .part/pv L_0x1792280, 24, 8, 32;
L_0x1792e30 .part/pv L_0x17928a0, 24, 8, 32;
L_0x1792f20 .part L_0x178da00, 24, 8;
L_0x178e870 .part/pv v0x1774420_0, 0, 8, 32;
L_0x1792fc0 .part RS_0x7fd15a6f9878, 0, 8;
L_0x17930f0 .part L_0x178d880, 0, 8;
L_0x1793190 .part/pv v0x1773e40_0, 8, 8, 32;
L_0x1793360 .part RS_0x7fd15a6f9878, 8, 8;
L_0x1793400 .part L_0x178d880, 8, 8;
L_0x17932c0 .part/pv v0x1773840_0, 16, 8, 32;
L_0x1793550 .part RS_0x7fd15a6f9878, 16, 8;
L_0x17934a0 .part L_0x178d880, 16, 8;
L_0x17936b0 .part/pv v0x1773250_0, 24, 8, 32;
L_0x17935f0 .part RS_0x7fd15a6f9878, 24, 8;
L_0x1793820 .part L_0x178d880, 24, 8;
S_0x177bd80 .scope module, "c" "controller" 3 12, 4 1, S_0x17297b0;
 .timescale 0 0;
L_0x1774e00 .functor BUFZ 32, L_0x178cee0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x177f190 .functor BUFZ 64, L_0x1786650, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x177c100_0 .net "_and", 0 0, L_0x1789f30; 1 drivers
v0x177c1c0_0 .net "_nor", 0 0, L_0x178a950; 1 drivers
v0x177c260_0 .net "_or", 0 0, L_0x178a000; 1 drivers
v0x177c300_0 .alias "_reset", 0 0, v0x1782870_0;
v0x177c440_0 .net *"_s147", 63 0, L_0x178a1b0; 1 drivers
v0x177c4c0_0 .net *"_s149", 63 0, C4<0000000000000000000000000000000000000000000000000000000000000000>; 1 drivers
v0x177c560_0 .net *"_s151", 63 0, L_0x178a250; 1 drivers
v0x177c600_0 .net *"_s78", 63 0, L_0x1786650; 1 drivers
v0x177c6a0_0 .net *"_s8", 31 0, L_0x1774e00; 1 drivers
v0x177c740_0 .net *"_s81", 63 0, L_0x177f190; 1 drivers
v0x177c7e0_0 .net "_xor", 0 0, L_0x178a0d0; 1 drivers
v0x177c880_0 .net "add", 0 0, L_0x1789c60; 1 drivers
v0x177c920_0 .net "addi", 0 0, L_0x1784e60; 1 drivers
v0x177c9c0_0 .net "addiu", 0 0, L_0x1784f30; 1 drivers
v0x177cae0_0 .net "adds", 0 0, L_0x178ab60; 1 drivers
v0x177cb80_0 .net "addu", 0 0, L_0x1788f70; 1 drivers
v0x177ca40_0 .net "addus", 0 0, L_0x178ac30; 1 drivers
v0x177ccd0_0 .var "alu_op", 0 0;
v0x177cc00_0 .net "andi", 0 0, L_0x1785000; 1 drivers
v0x177cdf0_0 .net "beq", 0 0, L_0x17849c0; 1 drivers
v0x177cd70_0 .var "bfunc", 1 0;
v0x177cf50_0 .net "bgtz", 0 0, L_0x1784cb0; 1 drivers
v0x177ce70_0 .net "blez", 0 0, L_0x1784be0; 1 drivers
v0x177d090_0 .net "bne", 0 0, L_0x1784a90; 1 drivers
v0x177cff0_0 .net "break", 0 0, L_0x1788c60; 1 drivers
v0x177d1e0_0 .net "cache", 0 0, L_0x1786e30; 1 drivers
v0x177d130_0 .alias "clk", 0 0, v0x1783290_0;
v0x177d340_0 .net "cop0", 0 0, L_0x1785360; 1 drivers
v0x177d260_0 .net "cop1", 0 0, L_0x1785700; 1 drivers
v0x177d4b0_0 .net "cop1x", 0 0, L_0x1785880; 1 drivers
v0x177d3c0_0 .var "d_in", 0 0;
v0x177d630_0 .var "dfunc", 2 0;
v0x177d530_0 .alias "din", 31 0, v0x1783610_0;
v0x177d7c0_0 .net "div", 0 0, L_0x1789890; 1 drivers
v0x177d6b0_0 .net "divu", 0 0, L_0x1789d20; 1 drivers
v0x177d730_0 .var "dout", 31 0;
v0x177d970_0 .var "func", 5 0;
v0x177da80_0 .net "funct", 5 0, L_0x17843b0; 1 drivers
v0x177d840_0 .var "iaddr", 31 2;
v0x177d8f0_0 .net/s "imme", 15 0, L_0x1784450; 1 drivers
v0x177dc50_0 .alias "inst", 31 0, v0x1783840_0;
v0x177dd00_0 .net "j", 0 0, L_0x17847c0; 1 drivers
v0x177db00_0 .var "j_mode", 1 0;
v0x177db80_0 .net "jal", 0 0, L_0x1784860; 1 drivers
v0x177def0_0 .net "jalr", 0 0, L_0x1788d90; 1 drivers
v0x177df70_0 .net "jr", 0 0, L_0x1788910; 1 drivers
v0x177dd80_0 .net "lb", 0 0, L_0x1785640; 1 drivers
v0x177de20_0 .net "lbu", 0 0, L_0x1786980; 1 drivers
v0x177e180_0 .net "ldc1", 0 0, L_0x1787620; 1 drivers
v0x177e200_0 .net "lh", 0 0, L_0x1786220; 1 drivers
v0x177dff0_0 .net "lhu", 0 0, L_0x1786a20; 1 drivers
v0x177e090_0 .net "ll", 0 0, L_0x1787250; 1 drivers
v0x177e430_0 .net "lui", 0 0, L_0x1785420; 1 drivers
v0x177e4b0_0 .net "lw", 0 0, L_0x1785590; 1 drivers
v0x177e280_0 .net "lwc1", 0 0, L_0x17872f0; 1 drivers
v0x177e320_0 .net "lwl", 0 0, L_0x17854f0; 1 drivers
v0x177e700_0 .net "lwr", 0 0, L_0x1786810; 1 drivers
v0x177e780_0 .net "mfhi", 0 0, L_0x1788800; 1 drivers
v0x177e530_0 .net "mflo", 0 0, L_0x17895b0; 1 drivers
v0x177e5d0_0 .net "movci", 0 0, L_0x1787db0; 1 drivers
v0x177e670_0 .net "movn", 0 0, L_0x1788af0; 1 drivers
v0x177e9f0_0 .net "movz", 0 0, L_0x1788e30; 1 drivers
v0x177e820_0 .net "mthi", 0 0, L_0x1789510; 1 drivers
v0x177e8c0_0 .net "mtlo", 0 0, L_0x1789230; 1 drivers
v0x177e960_0 .net "mult", 0 0, L_0x1789720; 1 drivers
v0x177eca0_0 .net "multu", 0 0, L_0x17897c0; 1 drivers
v0x177ea90_0 .net "offset", 25 0, L_0x1784580; 1 drivers
v0x177eb30_0 .net "opcode", 5 0, L_0x1784000; 1 drivers
v0x177ebd0 .array "opcode_mc", 63 0, 63 0;
v0x177ef50_0 .net "ori", 0 0, L_0x1785290; 1 drivers
v0x177ed20_0 .net "perf", 0 0, L_0x1787120; 1 drivers
v0x177edc0_0 .net "r1", 0 0, L_0x1784d50; 1 drivers
v0x177ee60_0 .net "r10", 0 0, L_0x1786180; 1 drivers
v0x177f220_0 .net "r11", 0 0, L_0x1786050; 1 drivers
v0x177efd0_0 .net "r12", 0 0, L_0x1786360; 1 drivers
v0x177f070_0 .net "r13", 0 0, L_0x17868e0; 1 drivers
v0x177f110_0 .net "r14", 0 0, L_0x1786f40; 1 drivers
v0x177f510_0 .net "r15", 0 0, L_0x1786fe0; 1 drivers
v0x177f2a0_0 .net "r16", 0 0, L_0x1787080; 1 drivers
v0x177f340_0 .net "r17", 0 0, L_0x1787580; 1 drivers
v0x177f3e0_0 .net "r18", 0 0, L_0x1787390; 1 drivers
v0x177f480_0 .net "r19", 0 0, L_0x1787430; 1 drivers
v0x177f830_0 .net "r2", 0 0, L_0x17857a0; 1 drivers
v0x177f8b0_0 .net "r20", 0 0, L_0x17876c0; 1 drivers
v0x177f590_0 .net "r21", 0 0, L_0x1787790; 1 drivers
v0x177f630_0 .net "r22", 0 0, L_0x1787830; 1 drivers
v0x177f6d0_0 .net "r23", 0 0, L_0x1787a10; 1 drivers
v0x177f770_0 .net "r24", 0 0, L_0x1787ae0; 1 drivers
v0x177fc00_0 .net "r25", 0 0, L_0x17889b0; 1 drivers
v0x177fc80_0 .net "r26", 0 0, L_0x1789190; 1 drivers
v0x177f950_0 .net "r27", 0 0, L_0x1789300; 1 drivers
v0x177f9f0_0 .net "r28", 0 0, L_0x17893d0; 1 drivers
v0x177fa90_0 .net "r29", 0 0, L_0x1789950; 1 drivers
v0x177fb30_0 .net "r3", 0 0, L_0x1785a40; 1 drivers
v0x1780000_0 .net "r30", 0 0, L_0x1789650; 1 drivers
v0x1780080_0 .net "r31", 0 0, L_0x1789dc0; 1 drivers
v0x177fd20_0 .net "r32", 0 0, L_0x17899f0; 1 drivers
v0x177fdc0_0 .net "r33", 0 0, L_0x1789ac0; 1 drivers
v0x177fe60_0 .net "r34", 0 0, L_0x1789b90; 1 drivers
v0x177ff00_0 .net "r35", 0 0, L_0x178a9f0; 1 drivers
v0x1780430_0 .net "r36", 0 0, L_0x178a5c0; 1 drivers
v0x17804b0_0 .net "r37", 0 0, L_0x178a830; 1 drivers
v0x1780100_0 .net "r38", 0 0, L_0x178ae50; 1 drivers
v0x1780180_0 .net "r39", 0 0, L_0x178aef0; 1 drivers
v0x1780220_0 .net "r4", 0 0, L_0x1785950; 1 drivers
v0x17802c0_0 .net "r40", 0 0, L_0x178aa90; 1 drivers
v0x1780360_0 .net "r41", 0 0, L_0x178af90; 1 drivers
v0x1780890_0 .net "r42", 0 0, L_0x178b130; 1 drivers
v0x1780530_0 .net "r43", 0 0, L_0x178b200; 1 drivers
v0x17805d0_0 .net "r44", 0 0, L_0x178b2a0; 1 drivers
v0x1780670_0 .net "r45", 0 0, L_0x178b8e0; 1 drivers
v0x1780710_0 .net "r46", 0 0, L_0x178b4c0; 1 drivers
v0x17807b0_0 .net "r47", 0 0, L_0x178b590; 1 drivers
v0x1780ca0_0 .net "r48", 0 0, L_0x178b660; 1 drivers
v0x1780910_0 .net "r49", 0 0, L_0x178b730; 1 drivers
v0x1780990_0 .net "r5", 0 0, L_0x1785c10; 1 drivers
v0x1780a30_0 .net "r50", 0 0, L_0x178b800; 1 drivers
v0x1780ad0_0 .net "r6", 0 0, L_0x1785b10; 1 drivers
v0x1780b70_0 .net "r7", 0 0, L_0x1785df0; 1 drivers
v0x1780c10_0 .net "r8", 0 0, L_0x1785ce0; 1 drivers
v0x1781110_0 .net "r9", 0 0, L_0x1785fb0; 1 drivers
v0x17811b0_0 .net "rd", 4 0, L_0x17841e0; 1 drivers
v0x1780d40_0 .var "reg_in", 0 0;
v0x1780df0_0 .net "regimm", 0 0, L_0x17846c0; 1 drivers
v0x1780e70_0 .net "rs", 4 0, L_0x17840a0; 1 drivers
v0x1780f10_0 .var "rsel0", 4 0;
v0x1781020_0 .var "rsel1", 4 0;
v0x17816c0_0 .var "rsel2", 4 0;
v0x17812c0_0 .net "rt", 4 0, L_0x1784140; 1 drivers
v0x1781360_0 .var "rw", 0 0;
v0x17813e0_0 .net "sb", 0 0, L_0x1786c50; 1 drivers
v0x1781480_0 .net "sc", 0 0, L_0x17878d0; 1 drivers
v0x1781520_0 .net "sdc1", 0 0, L_0x1787c40; 1 drivers
v0x1781b70_0 .net "sh", 0 0, L_0x1786cf0; 1 drivers
v0x1781740_0 .net "shamt", 4 0, L_0x1784310; 1 drivers
v0x17817e0_0 .net "sll", 0 0, L_0x1787ce0; 1 drivers
v0x1781880_0 .net "sllv", 0 0, L_0x1786570; 1 drivers
v0x1781920_0 .net "slt", 0 0, L_0x178a690; 1 drivers
v0x17819c0_0 .net "slti", 0 0, L_0x17850a0; 1 drivers
v0x1781a60_0 .net "sltiu", 0 0, L_0x1785140; 1 drivers
v0x1782060_0 .net "sltu", 0 0, L_0x178a760; 1 drivers
v0x17820e0_0 .net "special", 0 0, L_0x1784620; 1 drivers
v0x1781bf0_0 .net "special2", 0 0, L_0x1785e90; 1 drivers
v0x1781c90 .array "special_mc", 63 0, 63 0;
v0x1781d10_0 .net "sra", 0 0, L_0x17864a0; 1 drivers
v0x1781db0_0 .net "srav", 0 0, L_0x1788730; 1 drivers
v0x1781e50_0 .net "srl", 0 0, L_0x1786400; 1 drivers
v0x1781ef0_0 .net "srlv", 0 0, L_0x1788a50; 1 drivers
v0x1781f90_0 .net "sub", 0 0, L_0x1789040; 1 drivers
v0x1782610_0 .net "subs", 0 0, L_0x178ad00; 1 drivers
v0x1782160_0 .net "subu", 0 0, L_0x1789e60; 1 drivers
v0x1782200_0 .net "subus", 0 0, L_0x178b380; 1 drivers
v0x17822a0_0 .net "sw", 0 0, L_0x1786b60; 1 drivers
v0x1782340_0 .net "swc1", 0 0, L_0x1787970; 1 drivers
v0x17823e0_0 .net "swl", 0 0, L_0x1786ac0; 1 drivers
v0x1782480_0 .net "swr", 0 0, L_0x1786d90; 1 drivers
v0x1782520_0 .net "sync", 0 0, L_0x1788ed0; 1 drivers
v0x1782b80_0 .net "syscall", 0 0, L_0x1788bc0; 1 drivers
v0x1782690_0 .net "teq", 0 0, L_0x178b420; 1 drivers
v0x1782730_0 .net "tne", 0 0, L_0x178b060; 1 drivers
v0x17827d0_0 .net "xori", 0 0, L_0x17851e0; 1 drivers
E_0x177b3c0/0 .event edge, v0x177c880_0, v0x177cb80_0, v0x1781f90_0, v0x1782160_0;
E_0x177b3c0/1 .event edge, v0x177c100_0, v0x177c1c0_0, v0x177c260_0, v0x1781880_0;
E_0x177b3c0/2 .event edge, v0x1781920_0, v0x1782060_0, v0x1781db0_0, v0x1781ef0_0;
E_0x177b3c0/3 .event edge, v0x177c7e0_0, v0x177d7c0_0, v0x177d6b0_0, v0x177e960_0;
E_0x177b3c0/4 .event edge, v0x177eca0_0, v0x177e780_0, v0x177e530_0, v0x177e820_0;
E_0x177b3c0/5 .event edge, v0x177e8c0_0, v0x177e670_0, v0x177e9f0_0, v0x177def0_0;
E_0x177b3c0/6 .event edge, v0x177df70_0, v0x17817e0_0, v0x1781d10_0, v0x1781e50_0;
E_0x177b3c0/7 .event edge, v0x177cae0_0, v0x177ca40_0, v0x1782610_0, v0x1782200_0;
E_0x177b3c0/8 .event edge, v0x1780e70_0, v0x17812c0_0, v0x17811b0_0, v0x177da80_0;
E_0x177b3c0/9 .event edge, v0x1781740_0, v0x177c920_0, v0x177c9c0_0, v0x177cc00_0;
E_0x177b3c0/10 .event edge, v0x177ef50_0, v0x17819c0_0, v0x1781a60_0, v0x17827d0_0;
E_0x177b3c0/11 .event edge, v0x177eb30_0, v0x177d8f0_0, v0x177dd80_0, v0x177de20_0;
E_0x177b3c0/12 .event edge, v0x177e200_0, v0x177dff0_0, v0x177e320_0, v0x177e4b0_0;
E_0x177b3c0/13 .event edge, v0x177e700_0, v0x177e430_0, v0x17813e0_0, v0x1781b70_0;
E_0x177b3c0/14 .event edge, v0x17823e0_0, v0x17822a0_0, v0x1782480_0, v0x177cdf0_0;
E_0x177b3c0/15 .event edge, v0x177d090_0, v0x177ce70_0, v0x177cf50_0, v0x177dd00_0;
E_0x177b3c0/16 .event edge, v0x177db80_0, v0x177a920_0;
E_0x177b3c0 .event/or E_0x177b3c0/0, E_0x177b3c0/1, E_0x177b3c0/2, E_0x177b3c0/3, E_0x177b3c0/4, E_0x177b3c0/5, E_0x177b3c0/6, E_0x177b3c0/7, E_0x177b3c0/8, E_0x177b3c0/9, E_0x177b3c0/10, E_0x177b3c0/11, E_0x177b3c0/12, E_0x177b3c0/13, E_0x177b3c0/14, E_0x177b3c0/15, E_0x177b3c0/16;
E_0x177c0b0 .event posedge, v0x17756b0_0;
L_0x1784000 .part L_0x1774e00, 26, 6;
L_0x17840a0 .part L_0x1774e00, 21, 5;
L_0x1784140 .part L_0x1774e00, 16, 5;
L_0x17841e0 .part L_0x1774e00, 11, 5;
L_0x1784310 .part L_0x1774e00, 6, 5;
L_0x17843b0 .part L_0x1774e00, 0, 6;
L_0x1784450 .part L_0x178cee0, 0, 16;
L_0x1784580 .part L_0x178cee0, 0, 26;
L_0x1784620 .part L_0x177f190, 63, 1;
L_0x17846c0 .part L_0x177f190, 62, 1;
L_0x17847c0 .part L_0x177f190, 61, 1;
L_0x1784860 .part L_0x177f190, 60, 1;
L_0x17849c0 .part L_0x177f190, 59, 1;
L_0x1784a90 .part L_0x177f190, 58, 1;
L_0x1784be0 .part L_0x177f190, 57, 1;
L_0x1784cb0 .part L_0x177f190, 56, 1;
L_0x1784e60 .part L_0x177f190, 55, 1;
L_0x1784f30 .part L_0x177f190, 54, 1;
L_0x17850a0 .part L_0x177f190, 53, 1;
L_0x1785140 .part L_0x177f190, 52, 1;
L_0x1785000 .part L_0x177f190, 51, 1;
L_0x1785290 .part L_0x177f190, 50, 1;
L_0x17851e0 .part L_0x177f190, 49, 1;
L_0x1785420 .part L_0x177f190, 48, 1;
L_0x1785360 .part L_0x177f190, 47, 1;
L_0x1785700 .part L_0x177f190, 46, 1;
L_0x1784d50 .part L_0x177f190, 45, 1;
L_0x1785880 .part L_0x177f190, 44, 1;
L_0x17857a0 .part L_0x177f190, 43, 1;
L_0x1785a40 .part L_0x177f190, 42, 1;
L_0x1785950 .part L_0x177f190, 41, 1;
L_0x1785c10 .part L_0x177f190, 40, 1;
L_0x1785b10 .part L_0x177f190, 39, 1;
L_0x1785df0 .part L_0x177f190, 38, 1;
L_0x1785ce0 .part L_0x177f190, 37, 1;
L_0x1785fb0 .part L_0x177f190, 36, 1;
L_0x1785e90 .part L_0x177f190, 35, 1;
L_0x1786180 .part L_0x177f190, 34, 1;
L_0x1786050 .part L_0x177f190, 33, 1;
L_0x1786360 .part L_0x177f190, 32, 1;
L_0x1785640 .part L_0x177f190, 31, 1;
L_0x1786220 .part L_0x177f190, 30, 1;
L_0x17854f0 .part L_0x177f190, 29, 1;
L_0x1785590 .part L_0x177f190, 28, 1;
L_0x1786980 .part L_0x177f190, 27, 1;
L_0x1786a20 .part L_0x177f190, 26, 1;
L_0x1786810 .part L_0x177f190, 25, 1;
L_0x17868e0 .part L_0x177f190, 24, 1;
L_0x1786c50 .part L_0x177f190, 23, 1;
L_0x1786cf0 .part L_0x177f190, 22, 1;
L_0x1786ac0 .part L_0x177f190, 21, 1;
L_0x1786b60 .part L_0x177f190, 20, 1;
L_0x1786f40 .part L_0x177f190, 19, 1;
L_0x1786fe0 .part L_0x177f190, 18, 1;
L_0x1786d90 .part L_0x177f190, 17, 1;
L_0x1786e30 .part L_0x177f190, 16, 1;
L_0x1787250 .part L_0x177f190, 15, 1;
L_0x17872f0 .part L_0x177f190, 14, 1;
L_0x1787080 .part L_0x177f190, 13, 1;
L_0x1787120 .part L_0x177f190, 12, 1;
L_0x1787580 .part L_0x177f190, 11, 1;
L_0x1787620 .part L_0x177f190, 10, 1;
L_0x1787390 .part L_0x177f190, 9, 1;
L_0x1787430 .part L_0x177f190, 8, 1;
L_0x17878d0 .part L_0x177f190, 7, 1;
L_0x1787970 .part L_0x177f190, 6, 1;
L_0x17876c0 .part L_0x177f190, 5, 1;
L_0x1787790 .part L_0x177f190, 4, 1;
L_0x1787830 .part L_0x177f190, 3, 1;
L_0x1787c40 .part L_0x177f190, 2, 1;
L_0x1787a10 .part L_0x177f190, 1, 1;
L_0x1787ae0 .part L_0x177f190, 0, 1;
L_0x1786650 .array/port v0x177ebd0, L_0x1784000;
L_0x1787ce0 .part L_0x178a250, 63, 1;
L_0x1787db0 .part L_0x178a250, 62, 1;
L_0x1786400 .part L_0x178a250, 61, 1;
L_0x17864a0 .part L_0x178a250, 60, 1;
L_0x1786570 .part L_0x178a250, 59, 1;
L_0x17889b0 .part L_0x178a250, 58, 1;
L_0x1788a50 .part L_0x178a250, 57, 1;
L_0x1788730 .part L_0x178a250, 56, 1;
L_0x1788910 .part L_0x178a250, 55, 1;
L_0x1788d90 .part L_0x178a250, 54, 1;
L_0x1788e30 .part L_0x178a250, 53, 1;
L_0x1788af0 .part L_0x178a250, 52, 1;
L_0x1788bc0 .part L_0x178a250, 51, 1;
L_0x1788c60 .part L_0x178a250, 50, 1;
L_0x1789190 .part L_0x178a250, 49, 1;
L_0x1788ed0 .part L_0x178a250, 48, 1;
L_0x1788800 .part L_0x178a250, 47, 1;
L_0x1789510 .part L_0x178a250, 46, 1;
L_0x17895b0 .part L_0x178a250, 45, 1;
L_0x1789230 .part L_0x178a250, 44, 1;
L_0x1789300 .part L_0x178a250, 43, 1;
L_0x17893d0 .part L_0x178a250, 42, 1;
L_0x1789950 .part L_0x178a250, 41, 1;
L_0x1789650 .part L_0x178a250, 40, 1;
L_0x1789720 .part L_0x178a250, 39, 1;
L_0x17897c0 .part L_0x178a250, 38, 1;
L_0x1789890 .part L_0x178a250, 37, 1;
L_0x1789d20 .part L_0x178a250, 36, 1;
L_0x1789dc0 .part L_0x178a250, 35, 1;
L_0x17899f0 .part L_0x178a250, 34, 1;
L_0x1789ac0 .part L_0x178a250, 33, 1;
L_0x1789b90 .part L_0x178a250, 32, 1;
L_0x1789c60 .part L_0x178a250, 31, 1;
L_0x1788f70 .part L_0x178a250, 30, 1;
L_0x1789040 .part L_0x178a250, 29, 1;
L_0x1789e60 .part L_0x178a250, 28, 1;
L_0x1789f30 .part L_0x178a250, 27, 1;
L_0x178a000 .part L_0x178a250, 26, 1;
L_0x178a0d0 .part L_0x178a250, 25, 1;
L_0x178a950 .part L_0x178a250, 24, 1;
L_0x178a9f0 .part L_0x178a250, 23, 1;
L_0x178a5c0 .part L_0x178a250, 22, 1;
L_0x178a690 .part L_0x178a250, 21, 1;
L_0x178a760 .part L_0x178a250, 20, 1;
L_0x178a830 .part L_0x178a250, 19, 1;
L_0x178ae50 .part L_0x178a250, 18, 1;
L_0x178aef0 .part L_0x178a250, 17, 1;
L_0x178aa90 .part L_0x178a250, 16, 1;
L_0x178ab60 .part L_0x178a250, 15, 1;
L_0x178ac30 .part L_0x178a250, 14, 1;
L_0x178ad00 .part L_0x178a250, 13, 1;
L_0x178b380 .part L_0x178a250, 12, 1;
L_0x178b420 .part L_0x178a250, 11, 1;
L_0x178af90 .part L_0x178a250, 10, 1;
L_0x178b060 .part L_0x178a250, 9, 1;
L_0x178b130 .part L_0x178a250, 8, 1;
L_0x178b200 .part L_0x178a250, 7, 1;
L_0x178b2a0 .part L_0x178a250, 6, 1;
L_0x178b8e0 .part L_0x178a250, 5, 1;
L_0x178b4c0 .part L_0x178a250, 4, 1;
L_0x178b590 .part L_0x178a250, 3, 1;
L_0x178b660 .part L_0x178a250, 2, 1;
L_0x178b730 .part L_0x178a250, 1, 1;
L_0x178b800 .part L_0x178a250, 0, 1;
L_0x178a1b0 .array/port v0x1781c90, L_0x17843b0;
L_0x178a250 .functor MUXZ 64, C4<0000000000000000000000000000000000000000000000000000000000000000>, L_0x178a1b0, L_0x1784620, C4<>;
S_0x177ba20 .scope module, "b" "bu" 3 13, 5 1, S_0x17297b0;
 .timescale 0 0;
v0x177bb10_0 .alias "func", 1 0, v0x1783190_0;
v0x177bbb0_0 .alias "in0", 31 0, v0x1783960_0;
v0x177bc30_0 .alias "in1", 31 0, v0x17839e0_0;
v0x177bd00_0 .var "out", 0 0;
E_0x177b6f0 .event edge, v0x1779c40_0, v0x1779f70_0, v0x177bb10_0;
S_0x177aae0 .scope module, "dc" "dataconv" 3 14, 6 1, S_0x17297b0;
 .timescale 0 0;
v0x177ac10_0 .net "_addr", 31 0, L_0x178bb10; 1 drivers
v0x177acd0_0 .net "_in", 31 0, L_0x178a510; 1 drivers
v0x177ad70_0 .net *"_s11", 0 0, L_0x178cae0; 1 drivers
v0x177ae10_0 .net *"_s13", 15 0, L_0x178cb80; 1 drivers
v0x177aec0_0 .net *"_s15", 15 0, L_0x178cc20; 1 drivers
v0x177af60_0 .net *"_s19", 0 0, L_0x178cdb0; 1 drivers
v0x177b040_0 .net *"_s21", 7 0, L_0x178cf40; 1 drivers
v0x177b0e0_0 .net *"_s23", 7 0, L_0x178cfe0; 1 drivers
v0x177b180_0 .net *"_s34", 1 0, L_0x178d1c0; 1 drivers
v0x177b220_0 .net/s *"_s4", 31 0, L_0x178ba10; 1 drivers
v0x177b2c0_0 .alias "addr", 31 2, v0x1783390_0;
v0x177b340_0 .alias/s "base", 31 0, v0x1783960_0;
v0x177b3f0_0 .net/s "byte", 7 0, L_0x178d080; 1 drivers
v0x177b470_0 .alias "din", 31 0, v0x1783410_0;
v0x177b5a0_0 .alias "func", 2 0, v0x1783510_0;
v0x177b620_0 .net/s "halfword", 15 0, L_0x178ccc0; 1 drivers
v0x177b4f0_0 .net "in", 31 0, L_0x178a3e0; 1 drivers
v0x177b750_0 .net/s "offset", 15 0, L_0x178d2e0; 1 drivers
v0x177b870_0 .var "out", 31 0;
v0x177b8f0_0 .alias "rin", 31 0, v0x17839e0_0;
v0x177b7d0_0 .alias "rw", 0 0, v0x1783e20_0;
E_0x1779560/0 .event edge, L_0x178d1c0, v0x177acd0_0, v0x177b4f0_0, v0x177b620_0;
E_0x1779560/1 .event edge, v0x177b3f0_0, v0x177b750_0, v0x177b5a0_0;
E_0x1779560 .event/or E_0x1779560/0, E_0x1779560/1;
L_0x178a3e0 .functor MUXZ 32, L_0x178d5f0, RS_0x7fd15a6f97b8, v0x1781360_0, C4<>;
L_0x178a510 .functor MUXZ 32, RS_0x7fd15a6f97b8, L_0x178d5f0, v0x1781360_0, C4<>;
L_0x178ba10 .extend/s 32, L_0x178d2e0;
L_0x178bb10 .arith/sum 32, RS_0x7fd15a6f9878, L_0x178ba10;
L_0x178ca40 .part L_0x178bb10, 2, 30;
L_0x178cae0 .part L_0x178bb10, 1, 1;
L_0x178cb80 .part L_0x178a3e0, 16, 16;
L_0x178cc20 .part L_0x178a3e0, 0, 16;
L_0x178ccc0 .functor MUXZ 16, L_0x178cc20, L_0x178cb80, L_0x178cae0, C4<>;
L_0x178cdb0 .part L_0x178bb10, 0, 1;
L_0x178cf40 .part L_0x178ccc0, 8, 8;
L_0x178cfe0 .part L_0x178ccc0, 0, 8;
L_0x178d080 .functor MUXZ 8, L_0x178cfe0, L_0x178cf40, L_0x178cdb0, C4<>;
L_0x178d1c0 .part L_0x178bb10, 0, 2;
S_0x177a770 .scope module, "i" "icache" 3 15, 7 1, S_0x17297b0;
 .timescale 0 0;
L_0x178cee0 .functor BUFZ 32, L_0x178d3d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x177a860_0 .net *"_s0", 31 0, L_0x178d3d0; 1 drivers
v0x177a920_0 .alias "addr", 31 2, v0x1783590_0;
v0x177a9c0_0 .alias "data", 31 0, v0x1783840_0;
v0x177aa60 .array "mem", 1023 0, 31 0;
L_0x178d3d0 .array/port v0x177aa60, v0x177d840_0;
S_0x177a1f0 .scope module, "d" "dcache" 3 16, 8 1, S_0x17297b0;
 .timescale 0 0;
L_0x178d5f0 .functor BUFZ 32, L_0x178d4c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x177a2e0_0 .net *"_s0", 31 0, L_0x178d4c0; 1 drivers
v0x177a3a0_0 .alias "addr", 31 2, v0x1783390_0;
v0x177a440_0 .alias "clk", 0 0, v0x1783290_0;
v0x177a550_0 .alias "in", 31 0, v0x1783490_0;
v0x177a5d0 .array "mem", 262143 0, 31 0;
v0x177a650_0 .alias "out", 31 0, v0x1783410_0;
v0x177a6d0_0 .alias "rw", 0 0, v0x1783e20_0;
L_0x178d4c0 .array/port v0x177a5d0, L_0x178ca40;
S_0x1779e80 .scope module, "m_din" "mux" 3 17, 9 1, S_0x17297b0;
 .timescale 0 0;
v0x1779f70_0 .alias "in0", 31 0, v0x1783960_0;
v0x177a030_0 .net "in1", 31 0, L_0x178d6f0; 1 drivers
v0x177a0d0_0 .alias "out", 31 0, v0x1783610_0;
v0x177a170_0 .alias "sel", 0 0, v0x1783310_0;
L_0x178d650 .functor MUXZ 32, RS_0x7fd15a6f9878, L_0x178d6f0, v0x177d3c0_0, C4<>;
S_0x1779b50 .scope module, "m_alu" "mux" 3 18, 9 1, S_0x17297b0;
 .timescale 0 0;
v0x1779c40_0 .alias "in0", 31 0, v0x17839e0_0;
v0x1779cc0_0 .alias "in1", 31 0, v0x1783690_0;
v0x1779d60_0 .alias "out", 31 0, v0x1782a30_0;
v0x1779e00_0 .alias "sel", 0 0, v0x1782ae0_0;
L_0x178d880 .functor MUXZ 32, RS_0x7fd15a6f97b8, v0x177d730_0, v0x177ccd0_0, C4<>;
S_0x1779860 .scope module, "m_reg" "mux" 3 19, 9 1, S_0x17297b0;
 .timescale 0 0;
v0x1779950_0 .alias "in0", 31 0, v0x1783110_0;
v0x17799d0_0 .alias "in1", 31 0, v0x1783490_0;
v0x1779a50_0 .alias "out", 31 0, v0x17838c0_0;
v0x1779ad0_0 .alias "sel", 0 0, v0x1783b10_0;
L_0x178da00 .functor MUXZ 32, RS_0x7fd15a6f96f8, v0x177b870_0, v0x1780d40_0, C4<>;
S_0x1778400 .scope module, "reg0" "regfile" 3 21, 10 1, S_0x17297b0;
 .timescale 0 0;
v0x17784f0_0 .alias "_reset", 0 0, v0x1782870_0;
v0x1778570_0 .net *"_s0", 4 0, C4<00000>; 1 drivers
v0x1778610_0 .net *"_s10", 31 0, L_0x178ddf0; 1 drivers
v0x17786b0_0 .net *"_s13", 25 0, C4<00000000000000000000000000>; 1 drivers
v0x1778730_0 .net/s *"_s14", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x17787d0_0 .net/s *"_s16", 31 0, L_0x178e020; 1 drivers
v0x1778870_0 .net *"_s18", 7 0, C4<00000000>; 1 drivers
v0x1778910_0 .net *"_s2", 0 0, L_0x178db80; 1 drivers
v0x1778a00_0 .net *"_s22", 4 0, C4<00000>; 1 drivers
v0x1778aa0_0 .net *"_s24", 0 0, L_0x178e4b0; 1 drivers
v0x1778b40_0 .net *"_s26", 7 0, L_0x178e5a0; 1 drivers
v0x1778be0_0 .net *"_s28", 5 0, L_0x178e690; 1 drivers
v0x1778c80_0 .net *"_s31", 0 0, C4<0>; 1 drivers
v0x1778d20_0 .net *"_s32", 31 0, L_0x178e780; 1 drivers
v0x1778e40_0 .net *"_s35", 25 0, C4<00000000000000000000000000>; 1 drivers
v0x1778ee0_0 .net/s *"_s36", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x1778da0_0 .net/s *"_s38", 31 0, L_0x178e970; 1 drivers
v0x1779030_0 .net *"_s4", 7 0, L_0x178dc20; 1 drivers
v0x1779150_0 .net *"_s40", 7 0, C4<00000000>; 1 drivers
v0x17791d0_0 .net *"_s6", 5 0, L_0x178dcc0; 1 drivers
v0x17790b0_0 .net *"_s9", 0 0, C4<0>; 1 drivers
v0x1779300_0 .alias "clk", 0 0, v0x1783290_0;
v0x1779250_0 .net "in", 7 0, L_0x178ef00; 1 drivers
v0x1779440 .array "mem", 31 1, 7 0;
v0x1779380_0 .net "out0", 7 0, L_0x178e250; 1 drivers
v0x1779590_0 .net "out1", 7 0, L_0x178eb20; 1 drivers
v0x17794c0_0 .alias "sel0", 4 0, v0x1783c50_0;
v0x17796f0_0 .alias "sel1", 4 0, v0x1783cd0_0;
v0x1779610_0 .alias "sel2", 4 0, v0x1783b90_0;
L_0x178db80 .cmp/ne 5, v0x1780f10_0, C4<00000>;
L_0x178dc20 .array/port v0x1779440, L_0x178e020;
L_0x178dcc0 .concat [ 5 1 0 0], v0x1780f10_0, C4<0>;
L_0x178ddf0 .concat [ 6 26 0 0], L_0x178dcc0, C4<00000000000000000000000000>;
L_0x178e020 .arith/sub 32, L_0x178ddf0, C4<00000000000000000000000000000001>;
L_0x178e250 .functor MUXZ 8, C4<00000000>, L_0x178dc20, L_0x178db80, C4<>;
L_0x178e4b0 .cmp/ne 5, v0x1781020_0, C4<00000>;
L_0x178e5a0 .array/port v0x1779440, L_0x178e970;
L_0x178e690 .concat [ 5 1 0 0], v0x1781020_0, C4<0>;
L_0x178e780 .concat [ 6 26 0 0], L_0x178e690, C4<00000000000000000000000000>;
L_0x178e970 .arith/sub 32, L_0x178e780, C4<00000000000000000000000000000001>;
L_0x178eb20 .functor MUXZ 8, C4<00000000>, L_0x178e5a0, L_0x178e4b0, C4<>;
S_0x1777010 .scope module, "reg1" "regfile" 3 22, 10 1, S_0x17297b0;
 .timescale 0 0;
v0x1777100_0 .alias "_reset", 0 0, v0x1782870_0;
v0x1777180_0 .net *"_s0", 4 0, C4<00000>; 1 drivers
v0x1777200_0 .net *"_s10", 31 0, L_0x178f3a0; 1 drivers
v0x1777280_0 .net *"_s13", 25 0, C4<00000000000000000000000000>; 1 drivers
v0x1777300_0 .net/s *"_s14", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x1777380_0 .net/s *"_s16", 31 0, L_0x178f5f0; 1 drivers
v0x1777400_0 .net *"_s18", 7 0, C4<00000000>; 1 drivers
v0x1777480_0 .net *"_s2", 0 0, L_0x178efe0; 1 drivers
v0x1777550_0 .net *"_s22", 4 0, C4<00000>; 1 drivers
v0x17775f0_0 .net *"_s24", 0 0, L_0x178fb00; 1 drivers
v0x1777690_0 .net *"_s26", 7 0, L_0x1781610; 1 drivers
v0x1777730_0 .net *"_s28", 5 0, L_0x178fd00; 1 drivers
v0x17777d0_0 .net *"_s31", 0 0, C4<0>; 1 drivers
v0x1777870_0 .net *"_s32", 31 0, L_0x178fdf0; 1 drivers
v0x1777990_0 .net *"_s35", 25 0, C4<00000000000000000000000000>; 1 drivers
v0x1777a30_0 .net/s *"_s36", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x17778f0_0 .net/s *"_s38", 31 0, L_0x178ff90; 1 drivers
v0x1777b80_0 .net *"_s4", 7 0, L_0x178f190; 1 drivers
v0x1777ca0_0 .net *"_s40", 7 0, C4<00000000>; 1 drivers
v0x1777d20_0 .net *"_s6", 5 0, L_0x178f230; 1 drivers
v0x1777c00_0 .net *"_s9", 0 0, C4<0>; 1 drivers
v0x1777e50_0 .alias "clk", 0 0, v0x1783290_0;
v0x1777da0_0 .net "in", 7 0, L_0x17905f0; 1 drivers
v0x1777f90 .array "mem", 31 1, 7 0;
v0x1777ed0_0 .net "out0", 7 0, L_0x178f850; 1 drivers
v0x17780e0_0 .net "out1", 7 0, L_0x178fee0; 1 drivers
v0x1778010_0 .alias "sel0", 4 0, v0x1783c50_0;
v0x1778240_0 .alias "sel1", 4 0, v0x1783cd0_0;
v0x17781b0_0 .alias "sel2", 4 0, v0x1783b90_0;
L_0x178efe0 .cmp/ne 5, v0x1780f10_0, C4<00000>;
L_0x178f190 .array/port v0x1777f90, L_0x178f5f0;
L_0x178f230 .concat [ 5 1 0 0], v0x1780f10_0, C4<0>;
L_0x178f3a0 .concat [ 6 26 0 0], L_0x178f230, C4<00000000000000000000000000>;
L_0x178f5f0 .arith/sub 32, L_0x178f3a0, C4<00000000000000000000000000000001>;
L_0x178f850 .functor MUXZ 8, C4<00000000>, L_0x178f190, L_0x178efe0, C4<>;
L_0x178fb00 .cmp/ne 5, v0x1781020_0, C4<00000>;
L_0x1781610 .array/port v0x1777f90, L_0x178ff90;
L_0x178fd00 .concat [ 5 1 0 0], v0x1781020_0, C4<0>;
L_0x178fdf0 .concat [ 6 26 0 0], L_0x178fd00, C4<00000000000000000000000000>;
L_0x178ff90 .arith/sub 32, L_0x178fdf0, C4<00000000000000000000000000000001>;
L_0x178fee0 .functor MUXZ 8, C4<00000000>, L_0x1781610, L_0x178fb00, C4<>;
S_0x1775c10 .scope module, "reg2" "regfile" 3 23, 10 1, S_0x17297b0;
 .timescale 0 0;
v0x1775d00_0 .alias "_reset", 0 0, v0x1782870_0;
v0x1775d80_0 .net *"_s0", 4 0, C4<00000>; 1 drivers
v0x1775e00_0 .net *"_s10", 31 0, L_0x1790160; 1 drivers
v0x1775e80_0 .net *"_s13", 25 0, C4<00000000000000000000000000>; 1 drivers
v0x1775f30_0 .net/s *"_s14", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x1775fd0_0 .net/s *"_s16", 31 0, L_0x17909a0; 1 drivers
v0x1776070_0 .net *"_s18", 7 0, C4<00000000>; 1 drivers
v0x1776110_0 .net *"_s2", 0 0, L_0x1790720; 1 drivers
v0x17761b0_0 .net *"_s22", 4 0, C4<00000>; 1 drivers
v0x1776250_0 .net *"_s24", 0 0, L_0x1790b90; 1 drivers
v0x17762f0_0 .net *"_s26", 7 0, L_0x1791160; 1 drivers
v0x1776390_0 .net *"_s28", 5 0, L_0x1791250; 1 drivers
v0x1776430_0 .net *"_s31", 0 0, C4<0>; 1 drivers
v0x17764d0_0 .net *"_s32", 31 0, L_0x1791340; 1 drivers
v0x17765f0_0 .net *"_s35", 25 0, C4<00000000000000000000000000>; 1 drivers
v0x1776690_0 .net/s *"_s36", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x1776550_0 .net/s *"_s38", 31 0, L_0x1791060; 1 drivers
v0x17767e0_0 .net *"_s4", 7 0, L_0x1790810; 1 drivers
v0x1776900_0 .net *"_s40", 7 0, C4<00000000>; 1 drivers
v0x1776980_0 .net *"_s6", 5 0, L_0x17908b0; 1 drivers
v0x1776860_0 .net *"_s9", 0 0, C4<0>; 1 drivers
v0x1776ab0_0 .alias "clk", 0 0, v0x1783290_0;
v0x1776a00_0 .net "in", 7 0, L_0x1791ab0; 1 drivers
v0x1776bf0 .array "mem", 31 1, 7 0;
v0x1776b30_0 .net "out0", 7 0, L_0x1790e10; 1 drivers
v0x1776d40_0 .net "out1", 7 0, L_0x1791430; 1 drivers
v0x1776c70_0 .alias "sel0", 4 0, v0x1783c50_0;
v0x1776ea0_0 .alias "sel1", 4 0, v0x1783cd0_0;
v0x1776dc0_0 .alias "sel2", 4 0, v0x1783b90_0;
L_0x1790720 .cmp/ne 5, v0x1780f10_0, C4<00000>;
L_0x1790810 .array/port v0x1776bf0, L_0x17909a0;
L_0x17908b0 .concat [ 5 1 0 0], v0x1780f10_0, C4<0>;
L_0x1790160 .concat [ 6 26 0 0], L_0x17908b0, C4<00000000000000000000000000>;
L_0x17909a0 .arith/sub 32, L_0x1790160, C4<00000000000000000000000000000001>;
L_0x1790e10 .functor MUXZ 8, C4<00000000>, L_0x1790810, L_0x1790720, C4<>;
L_0x1790b90 .cmp/ne 5, v0x1781020_0, C4<00000>;
L_0x1791160 .array/port v0x1776bf0, L_0x1791060;
L_0x1791250 .concat [ 5 1 0 0], v0x1781020_0, C4<0>;
L_0x1791340 .concat [ 6 26 0 0], L_0x1791250, C4<00000000000000000000000000>;
L_0x1791060 .arith/sub 32, L_0x1791340, C4<00000000000000000000000000000001>;
L_0x1791430 .functor MUXZ 8, C4<00000000>, L_0x1791160, L_0x1790b90, C4<>;
S_0x17745a0 .scope module, "reg3" "regfile" 3 24, 10 1, S_0x17297b0;
 .timescale 0 0;
v0x1774720_0 .alias "_reset", 0 0, v0x1782870_0;
v0x17747e0_0 .net *"_s0", 4 0, C4<00000>; 1 drivers
v0x1774880_0 .net *"_s10", 31 0, L_0x1791660; 1 drivers
v0x1774920_0 .net *"_s13", 25 0, C4<00000000000000000000000000>; 1 drivers
v0x17749d0_0 .net/s *"_s14", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x1774a70_0 .net/s *"_s16", 31 0, L_0x1791dc0; 1 drivers
v0x1774b50_0 .net *"_s18", 7 0, C4<00000000>; 1 drivers
v0x1774bf0_0 .net *"_s2", 0 0, L_0x1791b50; 1 drivers
v0x1774ce0_0 .net *"_s22", 4 0, C4<00000>; 1 drivers
v0x1774d80_0 .net *"_s24", 0 0, L_0x1791fb0; 1 drivers
v0x1774e80_0 .net *"_s26", 7 0, L_0x17925d0; 1 drivers
v0x1774f20_0 .net *"_s28", 5 0, L_0x17926c0; 1 drivers
v0x1775030_0 .net *"_s31", 0 0, C4<0>; 1 drivers
v0x17750d0_0 .net *"_s32", 31 0, L_0x17927b0; 1 drivers
v0x17751f0_0 .net *"_s35", 25 0, C4<00000000000000000000000000>; 1 drivers
v0x1775290_0 .net/s *"_s36", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x1775150_0 .net/s *"_s38", 31 0, L_0x17924d0; 1 drivers
v0x17753e0_0 .net *"_s4", 7 0, L_0x1791bf0; 1 drivers
v0x1775500_0 .net *"_s40", 7 0, C4<00000000>; 1 drivers
v0x1775580_0 .net *"_s6", 5 0, L_0x1791c90; 1 drivers
v0x1775460_0 .net *"_s9", 0 0, C4<0>; 1 drivers
v0x17756b0_0 .alias "clk", 0 0, v0x1783290_0;
v0x1775600_0 .net "in", 7 0, L_0x1792f20; 1 drivers
v0x17757f0 .array "mem", 31 1, 7 0;
v0x1775730_0 .net "out0", 7 0, L_0x1792280; 1 drivers
v0x1775940_0 .net "out1", 7 0, L_0x17928a0; 1 drivers
v0x1775870_0 .alias "sel0", 4 0, v0x1783c50_0;
v0x1775aa0_0 .alias "sel1", 4 0, v0x1783cd0_0;
v0x17759c0_0 .alias "sel2", 4 0, v0x1783b90_0;
E_0x1774350 .event negedge, v0x17756b0_0;
E_0x17746d0 .event edge, v0x1774720_0;
L_0x1791b50 .cmp/ne 5, v0x1780f10_0, C4<00000>;
L_0x1791bf0 .array/port v0x17757f0, L_0x1791dc0;
L_0x1791c90 .concat [ 5 1 0 0], v0x1780f10_0, C4<0>;
L_0x1791660 .concat [ 6 26 0 0], L_0x1791c90, C4<00000000000000000000000000>;
L_0x1791dc0 .arith/sub 32, L_0x1791660, C4<00000000000000000000000000000001>;
L_0x1792280 .functor MUXZ 8, C4<00000000>, L_0x1791bf0, L_0x1791b50, C4<>;
L_0x1791fb0 .cmp/ne 5, v0x1781020_0, C4<00000>;
L_0x17925d0 .array/port v0x17757f0, L_0x17924d0;
L_0x17926c0 .concat [ 5 1 0 0], v0x1781020_0, C4<0>;
L_0x17927b0 .concat [ 6 26 0 0], L_0x17926c0, C4<00000000000000000000000000>;
L_0x17924d0 .arith/sub 32, L_0x17927b0, C4<00000000000000000000000000000001>;
L_0x17928a0 .functor MUXZ 8, C4<00000000>, L_0x17925d0, L_0x1791fb0, C4<>;
S_0x1773fc0 .scope module, "a0" "alu" 3 26, 11 1, S_0x17297b0;
 .timescale 0 0;
v0x17740f0_0 .alias "func", 5 0, v0x17829b0_0;
v0x1774190_0 .var "hi", 7 0;
v0x1774230_0 .net/s "in0", 7 0, L_0x1792fc0; 1 drivers
v0x17742d0_0 .net/s "in1", 7 0, L_0x17930f0; 1 drivers
v0x1774380_0 .var "lo", 7 0;
v0x1774420_0 .var "out", 7 0;
v0x1774500_0 .var "overflow", 0 0;
E_0x17735a0 .event edge, v0x17742d0_0, v0x1774230_0, v0x16cca00_0;
S_0x17739c0 .scope module, "a1" "alu" 3 27, 11 1, S_0x17297b0;
 .timescale 0 0;
v0x1773af0_0 .alias "func", 5 0, v0x17829b0_0;
v0x1773be0_0 .var "hi", 7 0;
v0x1773c80_0 .net/s "in0", 7 0, L_0x1793360; 1 drivers
v0x1773d20_0 .net/s "in1", 7 0, L_0x1793400; 1 drivers
v0x1773da0_0 .var "lo", 7 0;
v0x1773e40_0 .var "out", 7 0;
v0x1773f20_0 .var "overflow", 0 0;
E_0x1773770 .event edge, v0x1773d20_0, v0x1773c80_0, v0x16cca00_0;
S_0x17733d0 .scope module, "a2" "alu" 3 28, 11 1, S_0x17297b0;
 .timescale 0 0;
v0x1773500_0 .alias "func", 5 0, v0x17829b0_0;
v0x17735d0_0 .var "hi", 7 0;
v0x1773650_0 .net/s "in0", 7 0, L_0x1793550; 1 drivers
v0x17736f0_0 .net/s "in1", 7 0, L_0x17934a0; 1 drivers
v0x17737a0_0 .var "lo", 7 0;
v0x1773840_0 .var "out", 7 0;
v0x1773920_0 .var "overflow", 0 0;
E_0x1773180 .event edge, v0x17736f0_0, v0x1773650_0, v0x16cca00_0;
S_0x1730730 .scope module, "a3" "alu" 3 29, 11 1, S_0x17297b0;
 .timescale 0 0;
v0x16cca00_0 .alias "func", 5 0, v0x17829b0_0;
v0x1772fc0_0 .var "hi", 7 0;
v0x1773060_0 .net/s "in0", 7 0, L_0x17935f0; 1 drivers
v0x1773100_0 .net/s "in1", 7 0, L_0x1793820; 1 drivers
v0x17731b0_0 .var "lo", 7 0;
v0x1773250_0 .var "out", 7 0;
v0x1773330_0 .var "overflow", 0 0;
E_0x17214b0 .event edge, v0x1773100_0, v0x1773060_0, v0x16cca00_0;
    .scope S_0x177bd80;
T_0 ;
    %vpi_call 4 38 "$readmemh", "microcode.hex", v0x177ebd0;
    %vpi_call 4 39 "$readmemh", "microcode.hex", v0x1781c90;
    %end;
    .thread T_0;
    .scope S_0x177bd80;
T_1 ;
    %wait E_0x17746d0;
    %load/v 8, v0x177c300_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.0, 8;
    %set/v v0x177d840_0, 1, 30;
    %set/v v0x177db00_0, 0, 2;
    %set/v v0x177d3c0_0, 0, 1;
    %set/v v0x1780d40_0, 0, 1;
    %set/v v0x177ccd0_0, 0, 1;
    %set/v v0x177d970_0, 0, 6;
    %set/v v0x17816c0_0, 0, 5;
    %set/v v0x1781020_0, 0, 5;
    %set/v v0x1780f10_0, 0, 5;
    %set/v v0x177cd70_0, 0, 2;
    %set/v v0x177d630_0, 0, 3;
    %set/v v0x1781360_0, 0, 1;
    %set/v v0x177d730_0, 0, 32;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x177bd80;
T_2 ;
    %wait E_0x177c0b0;
    %load/v 8, v0x177db00_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_2.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_2.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_2.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/v 8, v0x177d840_0, 30;
    %mov 38, 0, 2;
    %addi 8, 1, 32;
    %set/v v0x177d840_0, 8, 30;
    %jmp T_2.4;
T_2.1 ;
    %load/v 8, v0x177d840_0, 30;
    %mov 38, 0, 1;
    %load/v 39, v0x177d530_0, 1; Only need 1 of 32 bits
; Save base=39 wid=1 in lookaside.
    %jmp/0  T_2.5, 39;
    %load/v 40, v0x177d8f0_0, 16;
    %mov 56, 55, 1;
    %mov 57, 55, 1;
    %mov 58, 55, 1;
    %mov 59, 55, 1;
    %mov 60, 55, 1;
    %mov 61, 55, 1;
    %mov 62, 55, 1;
    %mov 63, 55, 1;
    %mov 64, 55, 1;
    %mov 65, 55, 1;
    %mov 66, 55, 1;
    %mov 67, 55, 1;
    %mov 68, 55, 1;
    %mov 69, 55, 1;
    %mov 70, 55, 1;
    %jmp/1  T_2.7, 39;
T_2.5 ; End of true expr.
    %movi 71, 1, 31;
    %jmp/0  T_2.6, 39;
 ; End of false expr.
    %blend  40, 71, 31; Condition unknown.
    %jmp  T_2.7;
T_2.6 ;
    %mov 40, 71, 31; Return false value
T_2.7 ;
    %add 8, 40, 31;
    %set/v v0x177d840_0, 8, 30;
    %jmp T_2.4;
T_2.2 ;
    %load/v 8, v0x177ea90_0, 26;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.8, 4;
    %load/x1p 38, v0x177d840_0, 4;
    %jmp T_2.9;
T_2.8 ;
    %mov 38, 2, 4;
T_2.9 ;
    %mov 34, 38, 4; Move signal select into place
    %set/v v0x177d840_0, 8, 30;
    %jmp T_2.4;
T_2.3 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.10, 4;
    %load/x1p 8, v0x177d530_0, 30;
    %jmp T_2.11;
T_2.10 ;
    %mov 8, 2, 30;
T_2.11 ;
; Save base=8 wid=30 in lookaside.
    %set/v v0x177d840_0, 8, 30;
    %jmp T_2.4;
T_2.4 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x177bd80;
T_3 ;
    %wait E_0x177b3c0;
    %set/v v0x177db00_0, 0, 2;
    %set/v v0x177d3c0_0, 0, 1;
    %set/v v0x1780d40_0, 0, 1;
    %set/v v0x177ccd0_0, 0, 1;
    %set/v v0x177d970_0, 0, 6;
    %set/v v0x17816c0_0, 0, 5;
    %set/v v0x1781020_0, 0, 5;
    %set/v v0x1780f10_0, 0, 5;
    %set/v v0x177cd70_0, 0, 2;
    %set/v v0x177d630_0, 0, 3;
    %set/v v0x1781360_0, 0, 1;
    %set/v v0x177d730_0, 0, 32;
    %load/v 8, v0x177c880_0, 1;
    %load/v 9, v0x177cb80_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x1781f90_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x1782160_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x177c100_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x177c1c0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x177c260_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x1781880_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x1781920_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x1782060_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x1781db0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x1781ef0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x177c7e0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x177d7c0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x177d6b0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x177e960_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x177eca0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x177e780_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x177e530_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x177e820_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x177e8c0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x177e670_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x177e9f0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x177def0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x177df70_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17817e0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x1781d10_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x1781e50_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x177cae0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x177ca40_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x1782610_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x1782200_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v0x1780e70_0, 5;
    %set/v v0x1780f10_0, 8, 5;
    %load/v 8, v0x17812c0_0, 5;
    %set/v v0x1781020_0, 8, 5;
    %load/v 8, v0x17811b0_0, 5;
    %set/v v0x17816c0_0, 8, 5;
    %load/v 8, v0x177da80_0, 6;
    %set/v v0x177d970_0, 8, 6;
T_3.0 ;
    %load/v 8, v0x17817e0_0, 1;
    %load/v 9, v0x1781d10_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x1781e50_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %load/v 8, v0x1781740_0, 5;
    %mov 13, 0, 27;
    %set/v v0x177d730_0, 8, 32;
    %set/v v0x177ccd0_0, 1, 1;
T_3.2 ;
    %load/v 8, v0x177c920_0, 1;
    %load/v 9, v0x177c9c0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x177cc00_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x177ef50_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17819c0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x1781a60_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17827d0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %set/v v0x177ccd0_0, 1, 1;
    %load/v 8, v0x1780e70_0, 5;
    %set/v v0x1780f10_0, 8, 5;
    %load/v 8, v0x17812c0_0, 5;
    %set/v v0x17816c0_0, 8, 5;
    %load/v 8, v0x177eb30_0, 3; Select 3 out of 6 bits
    %load/v 14, v0x17819c0_0, 1;
    %load/v 15, v0x1781a60_0, 1;
    %or 14, 15, 1;
    %jmp/0  T_3.6, 14;
    %mov 15, 1, 1;
    %jmp/1  T_3.8, 14;
T_3.6 ; End of true expr.
    %jmp/0  T_3.7, 14;
 ; End of false expr.
    %blend  15, 0, 1; Condition unknown.
    %jmp  T_3.8;
T_3.7 ;
    %mov 15, 0, 1; Return false value
T_3.8 ;
    %mov 11, 15, 1;
    %movi 14, 2, 2;
    %mov 12, 14, 2;
    %set/v v0x177d970_0, 8, 6;
T_3.4 ;
    %load/v 8, v0x177c920_0, 1;
    %load/v 9, v0x177c9c0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17819c0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x1781a60_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.9, 8;
    %load/v 8, v0x177d8f0_0, 16;
    %mov 24, 23, 1;
    %mov 25, 23, 1;
    %mov 26, 23, 1;
    %mov 27, 23, 1;
    %mov 28, 23, 1;
    %mov 29, 23, 1;
    %mov 30, 23, 1;
    %mov 31, 23, 1;
    %mov 32, 23, 1;
    %mov 33, 23, 1;
    %mov 34, 23, 1;
    %mov 35, 23, 1;
    %mov 36, 23, 1;
    %mov 37, 23, 1;
    %mov 38, 23, 1;
    %mov 39, 23, 1;
    %set/v v0x177d730_0, 8, 32;
T_3.9 ;
    %load/v 8, v0x177cc00_0, 1;
    %load/v 9, v0x177ef50_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17827d0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.11, 8;
    %load/v 8, v0x177d8f0_0, 16;
    %mov 24, 0, 16;
    %set/v v0x177d730_0, 8, 32;
T_3.11 ;
    %load/v 8, v0x177dd80_0, 1;
    %load/v 9, v0x177de20_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x177e200_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x177dff0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x177e320_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x177e4b0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x177e700_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x177e430_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17813e0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x1781b70_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17823e0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17822a0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x1782480_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.13, 8;
    %load/v 8, v0x177d8f0_0, 16;
    %mov 24, 0, 16;
    %set/v v0x177d730_0, 8, 32;
    %load/v 8, v0x1780e70_0, 5;
    %set/v v0x1780f10_0, 8, 5;
    %load/v 8, v0x177eb30_0, 3; Only need 3 of 6 bits
; Save base=8 wid=3 in lookaside.
    %set/v v0x177d630_0, 8, 3;
    %load/v 8, v0x17813e0_0, 1;
    %load/v 9, v0x1781b70_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17823e0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17822a0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x1782480_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.15, 8;
    %load/v 8, v0x17812c0_0, 5;
    %set/v v0x1781020_0, 8, 5;
    %set/v v0x1781360_0, 1, 1;
    %jmp T_3.16;
T_3.15 ;
    %load/v 8, v0x17812c0_0, 5;
    %set/v v0x17816c0_0, 8, 5;
    %set/v v0x1780d40_0, 1, 1;
T_3.16 ;
T_3.13 ;
    %load/v 8, v0x177cdf0_0, 1;
    %load/v 9, v0x177d090_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x177ce70_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x177cf50_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.17, 8;
    %movi 8, 1, 2;
    %set/v v0x177db00_0, 8, 2;
    %load/v 8, v0x1780e70_0, 5;
    %set/v v0x1780f10_0, 8, 5;
    %load/v 8, v0x17812c0_0, 5;
    %set/v v0x1781020_0, 8, 5;
    %load/v 8, v0x177eb30_0, 2; Only need 2 of 6 bits
; Save base=8 wid=2 in lookaside.
    %set/v v0x177cd70_0, 8, 2;
    %set/v v0x177d3c0_0, 1, 1;
T_3.17 ;
    %load/v 8, v0x177dd00_0, 1;
    %load/v 9, v0x177db80_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.19, 8;
    %movi 8, 2, 2;
    %set/v v0x177db00_0, 8, 2;
    %load/v 10, v0x177db80_0, 1;
    %jmp/0xz  T_3.21, 10;
    %set/v v0x17816c0_0, 1, 5;
    %movi 10, 9, 6;
    %set/v v0x177d970_0, 10, 6;
T_3.21 ;
T_3.19 ;
    %load/v 8, v0x177def0_0, 1;
    %load/v 9, v0x177df70_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.23, 8;
    %set/v v0x177db00_0, 1, 2;
T_3.23 ;
    %load/v 8, v0x177def0_0, 1;
    %load/v 9, v0x177db80_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.25, 8;
    %mov 8, 0, 2;
    %ix/load 0, 1, 0;
    %load/vp0 40, v0x177d840_0, 30;
    %mov 10, 40, 30;
    %set/v v0x177d730_0, 8, 32;
    %set/v v0x177ccd0_0, 1, 1;
T_3.25 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x177ba20;
T_4 ;
    %wait E_0x177b6f0;
    %load/v 8, v0x177bb10_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_4.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_4.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_4.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/v 8, v0x177bbb0_0, 32;
    %load/v 40, v0x177bc30_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %set/v v0x177bd00_0, 8, 1;
    %jmp T_4.4;
T_4.1 ;
    %load/v 8, v0x177bbb0_0, 32;
    %load/v 40, v0x177bc30_0, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %set/v v0x177bd00_0, 8, 1;
    %jmp T_4.4;
T_4.2 ;
    %load/v 8, v0x177bbb0_0, 32;
    %load/v 40, v0x177bc30_0, 32;
    %cmp/u 8, 40, 32;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %set/v v0x177bd00_0, 8, 1;
    %jmp T_4.4;
T_4.3 ;
    %load/v 8, v0x177bc30_0, 32;
    %load/v 40, v0x177bbb0_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %set/v v0x177bd00_0, 8, 1;
    %jmp T_4.4;
T_4.4 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x177aae0;
T_5 ;
    %wait E_0x1779560;
    %load/v 8, v0x177b5a0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_5.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_5.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_5.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_5.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_5.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_5.5, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_5.6, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.0 ;
    %load/v 8, v0x177b3f0_0, 8;
    %mov 16, 15, 1;
    %mov 17, 15, 1;
    %mov 18, 15, 1;
    %mov 19, 15, 1;
    %mov 20, 15, 1;
    %mov 21, 15, 1;
    %mov 22, 15, 1;
    %mov 23, 15, 1;
    %mov 24, 15, 1;
    %mov 25, 15, 1;
    %mov 26, 15, 1;
    %mov 27, 15, 1;
    %mov 28, 15, 1;
    %mov 29, 15, 1;
    %mov 30, 15, 1;
    %mov 31, 15, 1;
    %mov 32, 15, 1;
    %mov 33, 15, 1;
    %mov 34, 15, 1;
    %mov 35, 15, 1;
    %mov 36, 15, 1;
    %mov 37, 15, 1;
    %mov 38, 15, 1;
    %mov 39, 15, 1;
    %ix/load 0, 32, 0;
    %assign/v0 v0x177b870_0, 0, 8;
    %jmp T_5.8;
T_5.1 ;
    %load/v 8, v0x177b620_0, 16;
    %mov 24, 23, 1;
    %mov 25, 23, 1;
    %mov 26, 23, 1;
    %mov 27, 23, 1;
    %mov 28, 23, 1;
    %mov 29, 23, 1;
    %mov 30, 23, 1;
    %mov 31, 23, 1;
    %mov 32, 23, 1;
    %mov 33, 23, 1;
    %mov 34, 23, 1;
    %mov 35, 23, 1;
    %mov 36, 23, 1;
    %mov 37, 23, 1;
    %mov 38, 23, 1;
    %mov 39, 23, 1;
    %ix/load 0, 32, 0;
    %assign/v0 v0x177b870_0, 0, 8;
    %jmp T_5.8;
T_5.2 ;
    %load/v 8, v0x177ac10_0, 2; Only need 2 of 32 bits
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/1 T_5.9, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_5.10, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_5.11, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_5.12, 6;
    %jmp T_5.13;
T_5.9 ;
    %load/v 8, v0x177acd0_0, 24; Select 24 out of 32 bits
    %load/v 32, v0x177b4f0_0, 8; Select 8 out of 32 bits
    %ix/load 0, 32, 0;
    %assign/v0 v0x177b870_0, 0, 8;
    %jmp T_5.13;
T_5.10 ;
    %load/v 8, v0x177acd0_0, 16; Select 16 out of 32 bits
    %load/v 24, v0x177b4f0_0, 16; Select 16 out of 32 bits
    %ix/load 0, 32, 0;
    %assign/v0 v0x177b870_0, 0, 8;
    %jmp T_5.13;
T_5.11 ;
    %load/v 8, v0x177acd0_0, 8; Select 8 out of 32 bits
    %load/v 16, v0x177b4f0_0, 24; Select 24 out of 32 bits
    %ix/load 0, 32, 0;
    %assign/v0 v0x177b870_0, 0, 8;
    %jmp T_5.13;
T_5.12 ;
    %load/v 8, v0x177b4f0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x177b870_0, 0, 8;
    %jmp T_5.13;
T_5.13 ;
    %jmp T_5.8;
T_5.3 ;
    %load/v 8, v0x177b4f0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x177b870_0, 0, 8;
    %jmp T_5.8;
T_5.4 ;
    %load/v 8, v0x177b3f0_0, 8;
    %mov 16, 0, 24;
    %ix/load 0, 32, 0;
    %assign/v0 v0x177b870_0, 0, 8;
    %jmp T_5.8;
T_5.5 ;
    %load/v 8, v0x177b620_0, 16;
    %mov 24, 0, 16;
    %ix/load 0, 32, 0;
    %assign/v0 v0x177b870_0, 0, 8;
    %jmp T_5.8;
T_5.6 ;
    %load/v 8, v0x177ac10_0, 2; Only need 2 of 32 bits
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/1 T_5.14, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_5.15, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_5.16, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_5.17, 6;
    %jmp T_5.18;
T_5.14 ;
    %load/v 8, v0x177b4f0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x177b870_0, 0, 8;
    %jmp T_5.18;
T_5.15 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.19, 4;
    %load/x1p 40, v0x177b4f0_0, 24;
    %jmp T_5.20;
T_5.19 ;
    %mov 40, 2, 24;
T_5.20 ;
    %mov 8, 40, 24; Move signal select into place
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.21, 4;
    %load/x1p 40, v0x177acd0_0, 8;
    %jmp T_5.22;
T_5.21 ;
    %mov 40, 2, 8;
T_5.22 ;
    %mov 32, 40, 8; Move signal select into place
    %ix/load 0, 32, 0;
    %assign/v0 v0x177b870_0, 0, 8;
    %jmp T_5.18;
T_5.16 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.23, 4;
    %load/x1p 40, v0x177b4f0_0, 16;
    %jmp T_5.24;
T_5.23 ;
    %mov 40, 2, 16;
T_5.24 ;
    %mov 8, 40, 16; Move signal select into place
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.25, 4;
    %load/x1p 40, v0x177acd0_0, 16;
    %jmp T_5.26;
T_5.25 ;
    %mov 40, 2, 16;
T_5.26 ;
    %mov 24, 40, 16; Move signal select into place
    %ix/load 0, 32, 0;
    %assign/v0 v0x177b870_0, 0, 8;
    %jmp T_5.18;
T_5.17 ;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.27, 4;
    %load/x1p 40, v0x177b4f0_0, 8;
    %jmp T_5.28;
T_5.27 ;
    %mov 40, 2, 8;
T_5.28 ;
    %mov 8, 40, 8; Move signal select into place
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.29, 4;
    %load/x1p 40, v0x177acd0_0, 24;
    %jmp T_5.30;
T_5.29 ;
    %mov 40, 2, 24;
T_5.30 ;
    %mov 16, 40, 24; Move signal select into place
    %ix/load 0, 32, 0;
    %assign/v0 v0x177b870_0, 0, 8;
    %jmp T_5.18;
T_5.18 ;
    %jmp T_5.8;
T_5.7 ;
    %mov 8, 0, 16;
    %load/v 24, v0x177b750_0, 16;
    %ix/load 0, 32, 0;
    %assign/v0 v0x177b870_0, 0, 8;
    %jmp T_5.8;
T_5.8 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x177a770;
T_6 ;
    %vpi_call 7 11 "$readmemb", "inst.bin", v0x177aa60;
    %end;
    .thread T_6;
    .scope S_0x177a1f0;
T_7 ;
    %wait E_0x1774350;
    %load/v 8, v0x177a6d0_0, 1;
    %jmp/0xz  T_7.0, 8;
    %load/v 8, v0x177a550_0, 32;
    %ix/getv 3, v0x177a3a0_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0x177a5d0, 8, 32;
t_0 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x177a1f0;
T_8 ;
    %vpi_call 8 18 "$readmemh", "data.hex", v0x177a5d0;
    %end;
    .thread T_8;
    .scope S_0x1778400;
T_9 ;
    %wait E_0x17746d0;
    %load/v 8, v0x17784f0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 3, 30, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1779440, 0, 0;
t_1 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1779440, 0, 0;
t_2 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1779440, 0, 0;
t_3 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1779440, 0, 0;
t_4 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1779440, 0, 0;
t_5 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1779440, 0, 0;
t_6 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1779440, 0, 0;
t_7 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1779440, 0, 0;
t_8 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1779440, 0, 0;
t_9 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1779440, 0, 0;
t_10 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1779440, 0, 0;
t_11 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1779440, 0, 0;
t_12 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1779440, 0, 0;
t_13 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1779440, 0, 0;
t_14 ;
    %ix/load 3, 16, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1779440, 0, 0;
t_15 ;
    %ix/load 3, 15, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1779440, 0, 0;
t_16 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1779440, 0, 0;
t_17 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1779440, 0, 0;
t_18 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1779440, 0, 0;
t_19 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1779440, 0, 0;
t_20 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1779440, 0, 0;
t_21 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1779440, 0, 0;
t_22 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1779440, 0, 0;
t_23 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1779440, 0, 0;
t_24 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1779440, 0, 0;
t_25 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1779440, 0, 0;
t_26 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1779440, 0, 0;
t_27 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1779440, 0, 0;
t_28 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1779440, 0, 0;
t_29 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1779440, 0, 0;
t_30 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1779440, 0, 0;
t_31 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1778400;
T_10 ;
    %wait E_0x1774350;
    %load/v 8, v0x1779610_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1779250_0, 1; Only need 1 of 8 bits
; Save base=9 wid=1 in lookaside.
    %cmp/u 9, 3, 1;
    %inv 6, 1;
    %mov 9, 6, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.0, 8;
    %load/v 8, v0x1779250_0, 8;
    %load/v 16, v0x1779610_0, 5;
    %mov 21, 0, 1;
    %mov 22, 0, 26;
    %subi 16, 1, 32;
    %ix/get/s 3, 16, 32;
    %jmp/1 t_32, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1779440, 0, 8;
t_32 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1777010;
T_11 ;
    %wait E_0x17746d0;
    %load/v 8, v0x1777100_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 3, 30, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1777f90, 0, 0;
t_33 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1777f90, 0, 0;
t_34 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1777f90, 0, 0;
t_35 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1777f90, 0, 0;
t_36 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1777f90, 0, 0;
t_37 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1777f90, 0, 0;
t_38 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1777f90, 0, 0;
t_39 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1777f90, 0, 0;
t_40 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1777f90, 0, 0;
t_41 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1777f90, 0, 0;
t_42 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1777f90, 0, 0;
t_43 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1777f90, 0, 0;
t_44 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1777f90, 0, 0;
t_45 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1777f90, 0, 0;
t_46 ;
    %ix/load 3, 16, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1777f90, 0, 0;
t_47 ;
    %ix/load 3, 15, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1777f90, 0, 0;
t_48 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1777f90, 0, 0;
t_49 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1777f90, 0, 0;
t_50 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1777f90, 0, 0;
t_51 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1777f90, 0, 0;
t_52 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1777f90, 0, 0;
t_53 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1777f90, 0, 0;
t_54 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1777f90, 0, 0;
t_55 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1777f90, 0, 0;
t_56 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1777f90, 0, 0;
t_57 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1777f90, 0, 0;
t_58 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1777f90, 0, 0;
t_59 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1777f90, 0, 0;
t_60 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1777f90, 0, 0;
t_61 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1777f90, 0, 0;
t_62 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1777f90, 0, 0;
t_63 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x1777010;
T_12 ;
    %wait E_0x1774350;
    %load/v 8, v0x17781b0_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1777da0_0, 1; Only need 1 of 8 bits
; Save base=9 wid=1 in lookaside.
    %cmp/u 9, 3, 1;
    %inv 6, 1;
    %mov 9, 6, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.0, 8;
    %load/v 8, v0x1777da0_0, 8;
    %load/v 16, v0x17781b0_0, 5;
    %mov 21, 0, 1;
    %mov 22, 0, 26;
    %subi 16, 1, 32;
    %ix/get/s 3, 16, 32;
    %jmp/1 t_64, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1777f90, 0, 8;
t_64 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1775c10;
T_13 ;
    %wait E_0x17746d0;
    %load/v 8, v0x1775d00_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 3, 30, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1776bf0, 0, 0;
t_65 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1776bf0, 0, 0;
t_66 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1776bf0, 0, 0;
t_67 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1776bf0, 0, 0;
t_68 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1776bf0, 0, 0;
t_69 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1776bf0, 0, 0;
t_70 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1776bf0, 0, 0;
t_71 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1776bf0, 0, 0;
t_72 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1776bf0, 0, 0;
t_73 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1776bf0, 0, 0;
t_74 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1776bf0, 0, 0;
t_75 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1776bf0, 0, 0;
t_76 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1776bf0, 0, 0;
t_77 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1776bf0, 0, 0;
t_78 ;
    %ix/load 3, 16, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1776bf0, 0, 0;
t_79 ;
    %ix/load 3, 15, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1776bf0, 0, 0;
t_80 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1776bf0, 0, 0;
t_81 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1776bf0, 0, 0;
t_82 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1776bf0, 0, 0;
t_83 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1776bf0, 0, 0;
t_84 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1776bf0, 0, 0;
t_85 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1776bf0, 0, 0;
t_86 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1776bf0, 0, 0;
t_87 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1776bf0, 0, 0;
t_88 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1776bf0, 0, 0;
t_89 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1776bf0, 0, 0;
t_90 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1776bf0, 0, 0;
t_91 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1776bf0, 0, 0;
t_92 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1776bf0, 0, 0;
t_93 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1776bf0, 0, 0;
t_94 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1776bf0, 0, 0;
t_95 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x1775c10;
T_14 ;
    %wait E_0x1774350;
    %load/v 8, v0x1776dc0_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1776a00_0, 1; Only need 1 of 8 bits
; Save base=9 wid=1 in lookaside.
    %cmp/u 9, 3, 1;
    %inv 6, 1;
    %mov 9, 6, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_14.0, 8;
    %load/v 8, v0x1776a00_0, 8;
    %load/v 16, v0x1776dc0_0, 5;
    %mov 21, 0, 1;
    %mov 22, 0, 26;
    %subi 16, 1, 32;
    %ix/get/s 3, 16, 32;
    %jmp/1 t_96, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1776bf0, 0, 8;
t_96 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x17745a0;
T_15 ;
    %wait E_0x17746d0;
    %load/v 8, v0x1774720_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 3, 30, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17757f0, 0, 0;
t_97 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17757f0, 0, 0;
t_98 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17757f0, 0, 0;
t_99 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17757f0, 0, 0;
t_100 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17757f0, 0, 0;
t_101 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17757f0, 0, 0;
t_102 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17757f0, 0, 0;
t_103 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17757f0, 0, 0;
t_104 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17757f0, 0, 0;
t_105 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17757f0, 0, 0;
t_106 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17757f0, 0, 0;
t_107 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17757f0, 0, 0;
t_108 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17757f0, 0, 0;
t_109 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17757f0, 0, 0;
t_110 ;
    %ix/load 3, 16, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17757f0, 0, 0;
t_111 ;
    %ix/load 3, 15, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17757f0, 0, 0;
t_112 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17757f0, 0, 0;
t_113 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17757f0, 0, 0;
t_114 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17757f0, 0, 0;
t_115 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17757f0, 0, 0;
t_116 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17757f0, 0, 0;
t_117 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17757f0, 0, 0;
t_118 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17757f0, 0, 0;
t_119 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17757f0, 0, 0;
t_120 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17757f0, 0, 0;
t_121 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17757f0, 0, 0;
t_122 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17757f0, 0, 0;
t_123 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17757f0, 0, 0;
t_124 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17757f0, 0, 0;
t_125 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17757f0, 0, 0;
t_126 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17757f0, 0, 0;
t_127 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x17745a0;
T_16 ;
    %wait E_0x1774350;
    %load/v 8, v0x17759c0_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1775600_0, 1; Only need 1 of 8 bits
; Save base=9 wid=1 in lookaside.
    %cmp/u 9, 3, 1;
    %inv 6, 1;
    %mov 9, 6, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_16.0, 8;
    %load/v 8, v0x1775600_0, 8;
    %load/v 16, v0x17759c0_0, 5;
    %mov 21, 0, 1;
    %mov 22, 0, 26;
    %subi 16, 1, 32;
    %ix/get/s 3, 16, 32;
    %jmp/1 t_128, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x17757f0, 0, 8;
t_128 ;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1773fc0;
T_17 ;
    %wait E_0x17735a0;
    %load/v 8, v0x17740f0_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_17.0, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_17.1, 6;
    %cmpi/u 8, 3, 6;
    %jmp/1 T_17.2, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_17.3, 6;
    %cmpi/u 8, 6, 6;
    %jmp/1 T_17.4, 6;
    %cmpi/u 8, 7, 6;
    %jmp/1 T_17.5, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_17.6, 6;
    %cmpi/u 8, 9, 6;
    %jmp/1 T_17.7, 6;
    %cmpi/u 8, 10, 6;
    %jmp/1 T_17.8, 6;
    %cmpi/u 8, 11, 6;
    %jmp/1 T_17.9, 6;
    %cmpi/u 8, 16, 6;
    %jmp/1 T_17.10, 6;
    %cmpi/u 8, 17, 6;
    %jmp/1 T_17.11, 6;
    %cmpi/u 8, 18, 6;
    %jmp/1 T_17.12, 6;
    %cmpi/u 8, 19, 6;
    %jmp/1 T_17.13, 6;
    %cmpi/u 8, 24, 6;
    %jmp/1 T_17.14, 6;
    %cmpi/u 8, 25, 6;
    %jmp/1 T_17.15, 6;
    %cmpi/u 8, 26, 6;
    %jmp/1 T_17.16, 6;
    %cmpi/u 8, 27, 6;
    %jmp/1 T_17.17, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_17.18, 6;
    %cmpi/u 8, 33, 6;
    %jmp/1 T_17.19, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_17.20, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_17.21, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_17.22, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_17.23, 6;
    %cmpi/u 8, 38, 6;
    %jmp/1 T_17.24, 6;
    %cmpi/u 8, 39, 6;
    %jmp/1 T_17.25, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_17.26, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_17.27, 6;
    %cmpi/u 8, 48, 6;
    %jmp/1 T_17.28, 6;
    %cmpi/u 8, 49, 6;
    %jmp/1 T_17.29, 6;
    %cmpi/u 8, 50, 6;
    %jmp/1 T_17.30, 6;
    %cmpi/u 8, 51, 6;
    %jmp/1 T_17.31, 6;
    %set/v v0x1774420_0, 0, 8;
    %jmp T_17.33;
T_17.0 ;
    %load/v 8, v0x1774230_0, 8;
    %load/v 16, v0x17742d0_0, 8;
    %ix/get 0, 16, 8;
    %shiftl/i0  8, 8;
    %set/v v0x1774420_0, 8, 8;
    %jmp T_17.33;
T_17.1 ;
    %load/v 8, v0x1774230_0, 8;
    %load/v 16, v0x17742d0_0, 8;
    %ix/get 0, 16, 8;
    %shiftr/i0  8, 8;
    %set/v v0x1774420_0, 8, 8;
    %jmp T_17.33;
T_17.2 ;
    %load/v 8, v0x1774230_0, 8;
    %load/v 16, v0x17742d0_0, 8;
    %ix/get 0, 16, 8;
    %shiftr/s/i0  8, 8;
    %set/v v0x1774420_0, 8, 8;
    %jmp T_17.33;
T_17.3 ;
    %load/v 8, v0x1774230_0, 8;
    %load/v 16, v0x17742d0_0, 8;
    %ix/get 0, 16, 8;
    %shiftl/i0  8, 8;
    %set/v v0x1774420_0, 8, 8;
    %jmp T_17.33;
T_17.4 ;
    %load/v 8, v0x1774230_0, 8;
    %load/v 16, v0x17742d0_0, 8;
    %ix/get 0, 16, 8;
    %shiftr/i0  8, 8;
    %set/v v0x1774420_0, 8, 8;
    %jmp T_17.33;
T_17.5 ;
    %load/v 8, v0x1774230_0, 8;
    %load/v 16, v0x17742d0_0, 8;
    %ix/get 0, 16, 8;
    %shiftr/s/i0  8, 8;
    %set/v v0x1774420_0, 8, 8;
    %jmp T_17.33;
T_17.6 ;
    %jmp T_17.33;
T_17.7 ;
    %load/v 8, v0x17742d0_0, 8;
    %set/v v0x1774420_0, 8, 8;
    %jmp T_17.33;
T_17.8 ;
    %load/v 8, v0x17742d0_0, 8;
    %mov 16, 15, 1;
    %cmpi/u 8, 0, 9;
    %mov 8, 4, 1;
    %jmp/0  T_17.34, 8;
    %load/v 9, v0x1774230_0, 8;
    %jmp/1  T_17.36, 8;
T_17.34 ; End of true expr.
    %jmp/0  T_17.35, 8;
 ; End of false expr.
    %blend  9, 3, 8; Condition unknown.
    %jmp  T_17.36;
T_17.35 ;
    %mov 9, 3, 8; Return false value
T_17.36 ;
    %set/v v0x1774420_0, 9, 8;
    %jmp T_17.33;
T_17.9 ;
    %load/v 8, v0x17742d0_0, 8;
    %mov 16, 15, 1;
    %cmpi/u 8, 0, 9;
    %inv 4, 1;
    %mov 8, 4, 1;
    %jmp/0  T_17.37, 8;
    %load/v 9, v0x1774230_0, 8;
    %jmp/1  T_17.39, 8;
T_17.37 ; End of true expr.
    %jmp/0  T_17.38, 8;
 ; End of false expr.
    %blend  9, 3, 8; Condition unknown.
    %jmp  T_17.39;
T_17.38 ;
    %mov 9, 3, 8; Return false value
T_17.39 ;
    %set/v v0x1774420_0, 9, 8;
    %jmp T_17.33;
T_17.10 ;
    %load/v 8, v0x1774190_0, 8;
    %set/v v0x1774420_0, 8, 8;
    %jmp T_17.33;
T_17.11 ;
    %load/v 8, v0x1774230_0, 8;
    %set/v v0x1774190_0, 8, 8;
    %jmp T_17.33;
T_17.12 ;
    %load/v 8, v0x1774380_0, 8;
    %set/v v0x1774420_0, 8, 8;
    %jmp T_17.33;
T_17.13 ;
    %load/v 8, v0x1774230_0, 8;
    %set/v v0x1774380_0, 8, 8;
    %jmp T_17.33;
T_17.14 ;
    %load/v 8, v0x1774230_0, 8;
    %mov 16, 15, 1;
    %mov 17, 15, 1;
    %mov 18, 15, 1;
    %mov 19, 15, 1;
    %mov 20, 15, 1;
    %mov 21, 15, 1;
    %mov 22, 15, 1;
    %mov 23, 15, 1;
    %load/v 24, v0x17742d0_0, 8;
    %mov 32, 31, 1;
    %mov 33, 31, 1;
    %mov 34, 31, 1;
    %mov 35, 31, 1;
    %mov 36, 31, 1;
    %mov 37, 31, 1;
    %mov 38, 31, 1;
    %mov 39, 31, 1;
    %mul 8, 24, 16;
    %set/v v0x1774380_0, 8, 8;
    %set/v v0x1774190_0, 16, 8;
    %jmp T_17.33;
T_17.15 ;
    %load/v 8, v0x1774230_0, 8;
    %mov 16, 0, 1;
    %mov 17, 0, 7;
    %load/v 24, v0x17742d0_0, 8;
    %mov 32, 0, 1;
    %mov 33, 0, 7;
    %mul 8, 24, 16;
    %set/v v0x1774380_0, 8, 8;
    %set/v v0x1774190_0, 16, 8;
    %jmp T_17.33;
T_17.16 ;
    %load/v 8, v0x1774230_0, 8;
    %load/v 16, v0x17742d0_0, 8;
    %mod/s 8, 16, 8;
    %set/v v0x1774190_0, 8, 8;
    %load/v 8, v0x1774230_0, 8;
    %load/v 16, v0x17742d0_0, 8;
    %div/s 8, 16, 8;
    %set/v v0x1774380_0, 8, 8;
    %jmp T_17.33;
T_17.17 ;
    %load/v 8, v0x1774230_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v0x17742d0_0, 8;
    %mov 25, 0, 1;
    %mod 8, 17, 9;
    %set/v v0x1774190_0, 8, 8;
    %load/v 8, v0x1774230_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v0x17742d0_0, 8;
    %mov 25, 0, 1;
    %div 8, 17, 9;
    %set/v v0x1774380_0, 8, 8;
    %jmp T_17.33;
T_17.18 ;
    %load/v 8, v0x1774230_0, 8;
    %load/v 16, v0x17742d0_0, 8;
    %add 8, 16, 8;
    %set/v v0x1774420_0, 8, 8;
    %jmp T_17.33;
T_17.19 ;
    %load/v 8, v0x1774230_0, 8;
    %load/v 16, v0x17742d0_0, 8;
    %add 8, 16, 8;
    %set/v v0x1774420_0, 8, 8;
    %jmp T_17.33;
T_17.20 ;
    %load/v 8, v0x1774230_0, 8;
    %load/v 16, v0x17742d0_0, 8;
    %sub 8, 16, 8;
    %set/v v0x1774420_0, 8, 8;
    %jmp T_17.33;
T_17.21 ;
    %load/v 8, v0x1774230_0, 8;
    %load/v 16, v0x17742d0_0, 8;
    %sub 8, 16, 8;
    %set/v v0x1774420_0, 8, 8;
    %jmp T_17.33;
T_17.22 ;
    %load/v 8, v0x1774230_0, 8;
    %load/v 16, v0x17742d0_0, 8;
    %and 8, 16, 8;
    %set/v v0x1774420_0, 8, 8;
    %jmp T_17.33;
T_17.23 ;
    %load/v 8, v0x1774230_0, 8;
    %load/v 16, v0x17742d0_0, 8;
    %or 8, 16, 8;
    %set/v v0x1774420_0, 8, 8;
    %jmp T_17.33;
T_17.24 ;
    %load/v 8, v0x1774230_0, 8;
    %load/v 16, v0x17742d0_0, 8;
    %xor 8, 16, 8;
    %set/v v0x1774420_0, 8, 8;
    %jmp T_17.33;
T_17.25 ;
    %load/v 8, v0x1774230_0, 8;
    %load/v 16, v0x17742d0_0, 8;
    %or 8, 16, 8;
    %inv 8, 8;
    %set/v v0x1774420_0, 8, 8;
    %jmp T_17.33;
T_17.26 ;
    %load/v 16, v0x1774230_0, 8;
    %load/v 24, v0x17742d0_0, 8;
    %cmp/s 16, 24, 8;
    %mov 16, 5, 1;
    %mov 8, 16, 1;
    %mov 9, 0, 7;
    %set/v v0x1774420_0, 8, 8;
    %jmp T_17.33;
T_17.27 ;
    %load/v 16, v0x1774230_0, 8;
    %load/v 24, v0x17742d0_0, 8;
    %cmp/u 16, 24, 8;
    %mov 16, 5, 1;
    %mov 8, 16, 1;
    %mov 9, 0, 7;
    %set/v v0x1774420_0, 8, 8;
    %jmp T_17.33;
T_17.28 ;
    %load/v 8, v0x1774230_0, 8;
    %load/v 16, v0x17742d0_0, 8;
    %add 8, 16, 8;
    %set/v v0x1774420_0, 8, 8;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.40, 4;
    %load/x1p 8, v0x1774230_0, 1;
    %jmp T_17.41;
T_17.40 ;
    %mov 8, 2, 1;
T_17.41 ;
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 0, 1;
    %mov 8, 4, 1;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.42, 4;
    %load/x1p 9, v0x17742d0_0, 1;
    %jmp T_17.43;
T_17.42 ;
    %mov 9, 2, 1;
T_17.43 ;
; Save base=9 wid=1 in lookaside.
    %cmpi/u 9, 0, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.44, 4;
    %load/x1p 9, v0x1774420_0, 1;
    %jmp T_17.45;
T_17.44 ;
    %mov 9, 2, 1;
T_17.45 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_17.46, 8;
    %movi 8, 127, 8;
    %set/v v0x1774420_0, 8, 8;
    %jmp T_17.47;
T_17.46 ;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.48, 4;
    %load/x1p 8, v0x1774230_0, 1;
    %jmp T_17.49;
T_17.48 ;
    %mov 8, 2, 1;
T_17.49 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.50, 4;
    %load/x1p 9, v0x17742d0_0, 1;
    %jmp T_17.51;
T_17.50 ;
    %mov 9, 2, 1;
T_17.51 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.52, 4;
    %load/x1p 9, v0x1774420_0, 1;
    %jmp T_17.53;
T_17.52 ;
    %mov 9, 2, 1;
T_17.53 ;
; Save base=9 wid=1 in lookaside.
    %cmpi/u 9, 0, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_17.54, 8;
    %movi 8, 128, 8;
    %set/v v0x1774420_0, 8, 8;
T_17.54 ;
T_17.47 ;
    %jmp T_17.33;
T_17.29 ;
    %load/v 8, v0x1774230_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v0x17742d0_0, 8;
    %mov 25, 0, 1;
    %add 8, 17, 9;
    %set/v v0x1774420_0, 8, 8;
    %set/v v0x1774500_0, 16, 1;
    %load/v 8, v0x1774500_0, 1;
    %jmp/0xz  T_17.56, 8;
    %set/v v0x1774420_0, 1, 8;
T_17.56 ;
    %jmp T_17.33;
T_17.30 ;
    %load/v 8, v0x1774230_0, 8;
    %load/v 16, v0x17742d0_0, 8;
    %sub 8, 16, 8;
    %set/v v0x1774420_0, 8, 8;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.58, 4;
    %load/x1p 8, v0x1774230_0, 1;
    %jmp T_17.59;
T_17.58 ;
    %mov 8, 2, 1;
T_17.59 ;
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 0, 1;
    %mov 8, 4, 1;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.60, 4;
    %load/x1p 9, v0x17742d0_0, 1;
    %jmp T_17.61;
T_17.60 ;
    %mov 9, 2, 1;
T_17.61 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.62, 4;
    %load/x1p 9, v0x1774420_0, 1;
    %jmp T_17.63;
T_17.62 ;
    %mov 9, 2, 1;
T_17.63 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_17.64, 8;
    %movi 8, 127, 8;
    %set/v v0x1774420_0, 8, 8;
    %jmp T_17.65;
T_17.64 ;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.66, 4;
    %load/x1p 8, v0x1774230_0, 1;
    %jmp T_17.67;
T_17.66 ;
    %mov 8, 2, 1;
T_17.67 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.68, 4;
    %load/x1p 9, v0x17742d0_0, 1;
    %jmp T_17.69;
T_17.68 ;
    %mov 9, 2, 1;
T_17.69 ;
; Save base=9 wid=1 in lookaside.
    %cmpi/u 9, 0, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.70, 4;
    %load/x1p 9, v0x1774420_0, 1;
    %jmp T_17.71;
T_17.70 ;
    %mov 9, 2, 1;
T_17.71 ;
; Save base=9 wid=1 in lookaside.
    %cmpi/u 9, 0, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_17.72, 8;
    %movi 8, 128, 8;
    %set/v v0x1774420_0, 8, 8;
T_17.72 ;
T_17.65 ;
    %jmp T_17.33;
T_17.31 ;
    %load/v 8, v0x1774230_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v0x17742d0_0, 8;
    %mov 25, 0, 1;
    %sub 8, 17, 9;
    %set/v v0x1774420_0, 8, 8;
    %set/v v0x1774500_0, 16, 1;
    %load/v 8, v0x1774500_0, 1;
    %jmp/0xz  T_17.74, 8;
    %set/v v0x1774420_0, 0, 8;
T_17.74 ;
    %jmp T_17.33;
T_17.33 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x17739c0;
T_18 ;
    %wait E_0x1773770;
    %load/v 8, v0x1773af0_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_18.0, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_18.1, 6;
    %cmpi/u 8, 3, 6;
    %jmp/1 T_18.2, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_18.3, 6;
    %cmpi/u 8, 6, 6;
    %jmp/1 T_18.4, 6;
    %cmpi/u 8, 7, 6;
    %jmp/1 T_18.5, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_18.6, 6;
    %cmpi/u 8, 9, 6;
    %jmp/1 T_18.7, 6;
    %cmpi/u 8, 10, 6;
    %jmp/1 T_18.8, 6;
    %cmpi/u 8, 11, 6;
    %jmp/1 T_18.9, 6;
    %cmpi/u 8, 16, 6;
    %jmp/1 T_18.10, 6;
    %cmpi/u 8, 17, 6;
    %jmp/1 T_18.11, 6;
    %cmpi/u 8, 18, 6;
    %jmp/1 T_18.12, 6;
    %cmpi/u 8, 19, 6;
    %jmp/1 T_18.13, 6;
    %cmpi/u 8, 24, 6;
    %jmp/1 T_18.14, 6;
    %cmpi/u 8, 25, 6;
    %jmp/1 T_18.15, 6;
    %cmpi/u 8, 26, 6;
    %jmp/1 T_18.16, 6;
    %cmpi/u 8, 27, 6;
    %jmp/1 T_18.17, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_18.18, 6;
    %cmpi/u 8, 33, 6;
    %jmp/1 T_18.19, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_18.20, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_18.21, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_18.22, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_18.23, 6;
    %cmpi/u 8, 38, 6;
    %jmp/1 T_18.24, 6;
    %cmpi/u 8, 39, 6;
    %jmp/1 T_18.25, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_18.26, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_18.27, 6;
    %cmpi/u 8, 48, 6;
    %jmp/1 T_18.28, 6;
    %cmpi/u 8, 49, 6;
    %jmp/1 T_18.29, 6;
    %cmpi/u 8, 50, 6;
    %jmp/1 T_18.30, 6;
    %cmpi/u 8, 51, 6;
    %jmp/1 T_18.31, 6;
    %set/v v0x1773e40_0, 0, 8;
    %jmp T_18.33;
T_18.0 ;
    %load/v 8, v0x1773c80_0, 8;
    %load/v 16, v0x1773d20_0, 8;
    %ix/get 0, 16, 8;
    %shiftl/i0  8, 8;
    %set/v v0x1773e40_0, 8, 8;
    %jmp T_18.33;
T_18.1 ;
    %load/v 8, v0x1773c80_0, 8;
    %load/v 16, v0x1773d20_0, 8;
    %ix/get 0, 16, 8;
    %shiftr/i0  8, 8;
    %set/v v0x1773e40_0, 8, 8;
    %jmp T_18.33;
T_18.2 ;
    %load/v 8, v0x1773c80_0, 8;
    %load/v 16, v0x1773d20_0, 8;
    %ix/get 0, 16, 8;
    %shiftr/s/i0  8, 8;
    %set/v v0x1773e40_0, 8, 8;
    %jmp T_18.33;
T_18.3 ;
    %load/v 8, v0x1773c80_0, 8;
    %load/v 16, v0x1773d20_0, 8;
    %ix/get 0, 16, 8;
    %shiftl/i0  8, 8;
    %set/v v0x1773e40_0, 8, 8;
    %jmp T_18.33;
T_18.4 ;
    %load/v 8, v0x1773c80_0, 8;
    %load/v 16, v0x1773d20_0, 8;
    %ix/get 0, 16, 8;
    %shiftr/i0  8, 8;
    %set/v v0x1773e40_0, 8, 8;
    %jmp T_18.33;
T_18.5 ;
    %load/v 8, v0x1773c80_0, 8;
    %load/v 16, v0x1773d20_0, 8;
    %ix/get 0, 16, 8;
    %shiftr/s/i0  8, 8;
    %set/v v0x1773e40_0, 8, 8;
    %jmp T_18.33;
T_18.6 ;
    %jmp T_18.33;
T_18.7 ;
    %load/v 8, v0x1773d20_0, 8;
    %set/v v0x1773e40_0, 8, 8;
    %jmp T_18.33;
T_18.8 ;
    %load/v 8, v0x1773d20_0, 8;
    %mov 16, 15, 1;
    %cmpi/u 8, 0, 9;
    %mov 8, 4, 1;
    %jmp/0  T_18.34, 8;
    %load/v 9, v0x1773c80_0, 8;
    %jmp/1  T_18.36, 8;
T_18.34 ; End of true expr.
    %jmp/0  T_18.35, 8;
 ; End of false expr.
    %blend  9, 3, 8; Condition unknown.
    %jmp  T_18.36;
T_18.35 ;
    %mov 9, 3, 8; Return false value
T_18.36 ;
    %set/v v0x1773e40_0, 9, 8;
    %jmp T_18.33;
T_18.9 ;
    %load/v 8, v0x1773d20_0, 8;
    %mov 16, 15, 1;
    %cmpi/u 8, 0, 9;
    %inv 4, 1;
    %mov 8, 4, 1;
    %jmp/0  T_18.37, 8;
    %load/v 9, v0x1773c80_0, 8;
    %jmp/1  T_18.39, 8;
T_18.37 ; End of true expr.
    %jmp/0  T_18.38, 8;
 ; End of false expr.
    %blend  9, 3, 8; Condition unknown.
    %jmp  T_18.39;
T_18.38 ;
    %mov 9, 3, 8; Return false value
T_18.39 ;
    %set/v v0x1773e40_0, 9, 8;
    %jmp T_18.33;
T_18.10 ;
    %load/v 8, v0x1773be0_0, 8;
    %set/v v0x1773e40_0, 8, 8;
    %jmp T_18.33;
T_18.11 ;
    %load/v 8, v0x1773c80_0, 8;
    %set/v v0x1773be0_0, 8, 8;
    %jmp T_18.33;
T_18.12 ;
    %load/v 8, v0x1773da0_0, 8;
    %set/v v0x1773e40_0, 8, 8;
    %jmp T_18.33;
T_18.13 ;
    %load/v 8, v0x1773c80_0, 8;
    %set/v v0x1773da0_0, 8, 8;
    %jmp T_18.33;
T_18.14 ;
    %load/v 8, v0x1773c80_0, 8;
    %mov 16, 15, 1;
    %mov 17, 15, 1;
    %mov 18, 15, 1;
    %mov 19, 15, 1;
    %mov 20, 15, 1;
    %mov 21, 15, 1;
    %mov 22, 15, 1;
    %mov 23, 15, 1;
    %load/v 24, v0x1773d20_0, 8;
    %mov 32, 31, 1;
    %mov 33, 31, 1;
    %mov 34, 31, 1;
    %mov 35, 31, 1;
    %mov 36, 31, 1;
    %mov 37, 31, 1;
    %mov 38, 31, 1;
    %mov 39, 31, 1;
    %mul 8, 24, 16;
    %set/v v0x1773da0_0, 8, 8;
    %set/v v0x1773be0_0, 16, 8;
    %jmp T_18.33;
T_18.15 ;
    %load/v 8, v0x1773c80_0, 8;
    %mov 16, 0, 1;
    %mov 17, 0, 7;
    %load/v 24, v0x1773d20_0, 8;
    %mov 32, 0, 1;
    %mov 33, 0, 7;
    %mul 8, 24, 16;
    %set/v v0x1773da0_0, 8, 8;
    %set/v v0x1773be0_0, 16, 8;
    %jmp T_18.33;
T_18.16 ;
    %load/v 8, v0x1773c80_0, 8;
    %load/v 16, v0x1773d20_0, 8;
    %mod/s 8, 16, 8;
    %set/v v0x1773be0_0, 8, 8;
    %load/v 8, v0x1773c80_0, 8;
    %load/v 16, v0x1773d20_0, 8;
    %div/s 8, 16, 8;
    %set/v v0x1773da0_0, 8, 8;
    %jmp T_18.33;
T_18.17 ;
    %load/v 8, v0x1773c80_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v0x1773d20_0, 8;
    %mov 25, 0, 1;
    %mod 8, 17, 9;
    %set/v v0x1773be0_0, 8, 8;
    %load/v 8, v0x1773c80_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v0x1773d20_0, 8;
    %mov 25, 0, 1;
    %div 8, 17, 9;
    %set/v v0x1773da0_0, 8, 8;
    %jmp T_18.33;
T_18.18 ;
    %load/v 8, v0x1773c80_0, 8;
    %load/v 16, v0x1773d20_0, 8;
    %add 8, 16, 8;
    %set/v v0x1773e40_0, 8, 8;
    %jmp T_18.33;
T_18.19 ;
    %load/v 8, v0x1773c80_0, 8;
    %load/v 16, v0x1773d20_0, 8;
    %add 8, 16, 8;
    %set/v v0x1773e40_0, 8, 8;
    %jmp T_18.33;
T_18.20 ;
    %load/v 8, v0x1773c80_0, 8;
    %load/v 16, v0x1773d20_0, 8;
    %sub 8, 16, 8;
    %set/v v0x1773e40_0, 8, 8;
    %jmp T_18.33;
T_18.21 ;
    %load/v 8, v0x1773c80_0, 8;
    %load/v 16, v0x1773d20_0, 8;
    %sub 8, 16, 8;
    %set/v v0x1773e40_0, 8, 8;
    %jmp T_18.33;
T_18.22 ;
    %load/v 8, v0x1773c80_0, 8;
    %load/v 16, v0x1773d20_0, 8;
    %and 8, 16, 8;
    %set/v v0x1773e40_0, 8, 8;
    %jmp T_18.33;
T_18.23 ;
    %load/v 8, v0x1773c80_0, 8;
    %load/v 16, v0x1773d20_0, 8;
    %or 8, 16, 8;
    %set/v v0x1773e40_0, 8, 8;
    %jmp T_18.33;
T_18.24 ;
    %load/v 8, v0x1773c80_0, 8;
    %load/v 16, v0x1773d20_0, 8;
    %xor 8, 16, 8;
    %set/v v0x1773e40_0, 8, 8;
    %jmp T_18.33;
T_18.25 ;
    %load/v 8, v0x1773c80_0, 8;
    %load/v 16, v0x1773d20_0, 8;
    %or 8, 16, 8;
    %inv 8, 8;
    %set/v v0x1773e40_0, 8, 8;
    %jmp T_18.33;
T_18.26 ;
    %load/v 16, v0x1773c80_0, 8;
    %load/v 24, v0x1773d20_0, 8;
    %cmp/s 16, 24, 8;
    %mov 16, 5, 1;
    %mov 8, 16, 1;
    %mov 9, 0, 7;
    %set/v v0x1773e40_0, 8, 8;
    %jmp T_18.33;
T_18.27 ;
    %load/v 16, v0x1773c80_0, 8;
    %load/v 24, v0x1773d20_0, 8;
    %cmp/u 16, 24, 8;
    %mov 16, 5, 1;
    %mov 8, 16, 1;
    %mov 9, 0, 7;
    %set/v v0x1773e40_0, 8, 8;
    %jmp T_18.33;
T_18.28 ;
    %load/v 8, v0x1773c80_0, 8;
    %load/v 16, v0x1773d20_0, 8;
    %add 8, 16, 8;
    %set/v v0x1773e40_0, 8, 8;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_18.40, 4;
    %load/x1p 8, v0x1773c80_0, 1;
    %jmp T_18.41;
T_18.40 ;
    %mov 8, 2, 1;
T_18.41 ;
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 0, 1;
    %mov 8, 4, 1;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_18.42, 4;
    %load/x1p 9, v0x1773d20_0, 1;
    %jmp T_18.43;
T_18.42 ;
    %mov 9, 2, 1;
T_18.43 ;
; Save base=9 wid=1 in lookaside.
    %cmpi/u 9, 0, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_18.44, 4;
    %load/x1p 9, v0x1773e40_0, 1;
    %jmp T_18.45;
T_18.44 ;
    %mov 9, 2, 1;
T_18.45 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_18.46, 8;
    %movi 8, 127, 8;
    %set/v v0x1773e40_0, 8, 8;
    %jmp T_18.47;
T_18.46 ;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_18.48, 4;
    %load/x1p 8, v0x1773c80_0, 1;
    %jmp T_18.49;
T_18.48 ;
    %mov 8, 2, 1;
T_18.49 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_18.50, 4;
    %load/x1p 9, v0x1773d20_0, 1;
    %jmp T_18.51;
T_18.50 ;
    %mov 9, 2, 1;
T_18.51 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_18.52, 4;
    %load/x1p 9, v0x1773e40_0, 1;
    %jmp T_18.53;
T_18.52 ;
    %mov 9, 2, 1;
T_18.53 ;
; Save base=9 wid=1 in lookaside.
    %cmpi/u 9, 0, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_18.54, 8;
    %movi 8, 128, 8;
    %set/v v0x1773e40_0, 8, 8;
T_18.54 ;
T_18.47 ;
    %jmp T_18.33;
T_18.29 ;
    %load/v 8, v0x1773c80_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v0x1773d20_0, 8;
    %mov 25, 0, 1;
    %add 8, 17, 9;
    %set/v v0x1773e40_0, 8, 8;
    %set/v v0x1773f20_0, 16, 1;
    %load/v 8, v0x1773f20_0, 1;
    %jmp/0xz  T_18.56, 8;
    %set/v v0x1773e40_0, 1, 8;
T_18.56 ;
    %jmp T_18.33;
T_18.30 ;
    %load/v 8, v0x1773c80_0, 8;
    %load/v 16, v0x1773d20_0, 8;
    %sub 8, 16, 8;
    %set/v v0x1773e40_0, 8, 8;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_18.58, 4;
    %load/x1p 8, v0x1773c80_0, 1;
    %jmp T_18.59;
T_18.58 ;
    %mov 8, 2, 1;
T_18.59 ;
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 0, 1;
    %mov 8, 4, 1;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_18.60, 4;
    %load/x1p 9, v0x1773d20_0, 1;
    %jmp T_18.61;
T_18.60 ;
    %mov 9, 2, 1;
T_18.61 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_18.62, 4;
    %load/x1p 9, v0x1773e40_0, 1;
    %jmp T_18.63;
T_18.62 ;
    %mov 9, 2, 1;
T_18.63 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_18.64, 8;
    %movi 8, 127, 8;
    %set/v v0x1773e40_0, 8, 8;
    %jmp T_18.65;
T_18.64 ;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_18.66, 4;
    %load/x1p 8, v0x1773c80_0, 1;
    %jmp T_18.67;
T_18.66 ;
    %mov 8, 2, 1;
T_18.67 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_18.68, 4;
    %load/x1p 9, v0x1773d20_0, 1;
    %jmp T_18.69;
T_18.68 ;
    %mov 9, 2, 1;
T_18.69 ;
; Save base=9 wid=1 in lookaside.
    %cmpi/u 9, 0, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_18.70, 4;
    %load/x1p 9, v0x1773e40_0, 1;
    %jmp T_18.71;
T_18.70 ;
    %mov 9, 2, 1;
T_18.71 ;
; Save base=9 wid=1 in lookaside.
    %cmpi/u 9, 0, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_18.72, 8;
    %movi 8, 128, 8;
    %set/v v0x1773e40_0, 8, 8;
T_18.72 ;
T_18.65 ;
    %jmp T_18.33;
T_18.31 ;
    %load/v 8, v0x1773c80_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v0x1773d20_0, 8;
    %mov 25, 0, 1;
    %sub 8, 17, 9;
    %set/v v0x1773e40_0, 8, 8;
    %set/v v0x1773f20_0, 16, 1;
    %load/v 8, v0x1773f20_0, 1;
    %jmp/0xz  T_18.74, 8;
    %set/v v0x1773e40_0, 0, 8;
T_18.74 ;
    %jmp T_18.33;
T_18.33 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x17733d0;
T_19 ;
    %wait E_0x1773180;
    %load/v 8, v0x1773500_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_19.0, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_19.1, 6;
    %cmpi/u 8, 3, 6;
    %jmp/1 T_19.2, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_19.3, 6;
    %cmpi/u 8, 6, 6;
    %jmp/1 T_19.4, 6;
    %cmpi/u 8, 7, 6;
    %jmp/1 T_19.5, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_19.6, 6;
    %cmpi/u 8, 9, 6;
    %jmp/1 T_19.7, 6;
    %cmpi/u 8, 10, 6;
    %jmp/1 T_19.8, 6;
    %cmpi/u 8, 11, 6;
    %jmp/1 T_19.9, 6;
    %cmpi/u 8, 16, 6;
    %jmp/1 T_19.10, 6;
    %cmpi/u 8, 17, 6;
    %jmp/1 T_19.11, 6;
    %cmpi/u 8, 18, 6;
    %jmp/1 T_19.12, 6;
    %cmpi/u 8, 19, 6;
    %jmp/1 T_19.13, 6;
    %cmpi/u 8, 24, 6;
    %jmp/1 T_19.14, 6;
    %cmpi/u 8, 25, 6;
    %jmp/1 T_19.15, 6;
    %cmpi/u 8, 26, 6;
    %jmp/1 T_19.16, 6;
    %cmpi/u 8, 27, 6;
    %jmp/1 T_19.17, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_19.18, 6;
    %cmpi/u 8, 33, 6;
    %jmp/1 T_19.19, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_19.20, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_19.21, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_19.22, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_19.23, 6;
    %cmpi/u 8, 38, 6;
    %jmp/1 T_19.24, 6;
    %cmpi/u 8, 39, 6;
    %jmp/1 T_19.25, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_19.26, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_19.27, 6;
    %cmpi/u 8, 48, 6;
    %jmp/1 T_19.28, 6;
    %cmpi/u 8, 49, 6;
    %jmp/1 T_19.29, 6;
    %cmpi/u 8, 50, 6;
    %jmp/1 T_19.30, 6;
    %cmpi/u 8, 51, 6;
    %jmp/1 T_19.31, 6;
    %set/v v0x1773840_0, 0, 8;
    %jmp T_19.33;
T_19.0 ;
    %load/v 8, v0x1773650_0, 8;
    %load/v 16, v0x17736f0_0, 8;
    %ix/get 0, 16, 8;
    %shiftl/i0  8, 8;
    %set/v v0x1773840_0, 8, 8;
    %jmp T_19.33;
T_19.1 ;
    %load/v 8, v0x1773650_0, 8;
    %load/v 16, v0x17736f0_0, 8;
    %ix/get 0, 16, 8;
    %shiftr/i0  8, 8;
    %set/v v0x1773840_0, 8, 8;
    %jmp T_19.33;
T_19.2 ;
    %load/v 8, v0x1773650_0, 8;
    %load/v 16, v0x17736f0_0, 8;
    %ix/get 0, 16, 8;
    %shiftr/s/i0  8, 8;
    %set/v v0x1773840_0, 8, 8;
    %jmp T_19.33;
T_19.3 ;
    %load/v 8, v0x1773650_0, 8;
    %load/v 16, v0x17736f0_0, 8;
    %ix/get 0, 16, 8;
    %shiftl/i0  8, 8;
    %set/v v0x1773840_0, 8, 8;
    %jmp T_19.33;
T_19.4 ;
    %load/v 8, v0x1773650_0, 8;
    %load/v 16, v0x17736f0_0, 8;
    %ix/get 0, 16, 8;
    %shiftr/i0  8, 8;
    %set/v v0x1773840_0, 8, 8;
    %jmp T_19.33;
T_19.5 ;
    %load/v 8, v0x1773650_0, 8;
    %load/v 16, v0x17736f0_0, 8;
    %ix/get 0, 16, 8;
    %shiftr/s/i0  8, 8;
    %set/v v0x1773840_0, 8, 8;
    %jmp T_19.33;
T_19.6 ;
    %jmp T_19.33;
T_19.7 ;
    %load/v 8, v0x17736f0_0, 8;
    %set/v v0x1773840_0, 8, 8;
    %jmp T_19.33;
T_19.8 ;
    %load/v 8, v0x17736f0_0, 8;
    %mov 16, 15, 1;
    %cmpi/u 8, 0, 9;
    %mov 8, 4, 1;
    %jmp/0  T_19.34, 8;
    %load/v 9, v0x1773650_0, 8;
    %jmp/1  T_19.36, 8;
T_19.34 ; End of true expr.
    %jmp/0  T_19.35, 8;
 ; End of false expr.
    %blend  9, 3, 8; Condition unknown.
    %jmp  T_19.36;
T_19.35 ;
    %mov 9, 3, 8; Return false value
T_19.36 ;
    %set/v v0x1773840_0, 9, 8;
    %jmp T_19.33;
T_19.9 ;
    %load/v 8, v0x17736f0_0, 8;
    %mov 16, 15, 1;
    %cmpi/u 8, 0, 9;
    %inv 4, 1;
    %mov 8, 4, 1;
    %jmp/0  T_19.37, 8;
    %load/v 9, v0x1773650_0, 8;
    %jmp/1  T_19.39, 8;
T_19.37 ; End of true expr.
    %jmp/0  T_19.38, 8;
 ; End of false expr.
    %blend  9, 3, 8; Condition unknown.
    %jmp  T_19.39;
T_19.38 ;
    %mov 9, 3, 8; Return false value
T_19.39 ;
    %set/v v0x1773840_0, 9, 8;
    %jmp T_19.33;
T_19.10 ;
    %load/v 8, v0x17735d0_0, 8;
    %set/v v0x1773840_0, 8, 8;
    %jmp T_19.33;
T_19.11 ;
    %load/v 8, v0x1773650_0, 8;
    %set/v v0x17735d0_0, 8, 8;
    %jmp T_19.33;
T_19.12 ;
    %load/v 8, v0x17737a0_0, 8;
    %set/v v0x1773840_0, 8, 8;
    %jmp T_19.33;
T_19.13 ;
    %load/v 8, v0x1773650_0, 8;
    %set/v v0x17737a0_0, 8, 8;
    %jmp T_19.33;
T_19.14 ;
    %load/v 8, v0x1773650_0, 8;
    %mov 16, 15, 1;
    %mov 17, 15, 1;
    %mov 18, 15, 1;
    %mov 19, 15, 1;
    %mov 20, 15, 1;
    %mov 21, 15, 1;
    %mov 22, 15, 1;
    %mov 23, 15, 1;
    %load/v 24, v0x17736f0_0, 8;
    %mov 32, 31, 1;
    %mov 33, 31, 1;
    %mov 34, 31, 1;
    %mov 35, 31, 1;
    %mov 36, 31, 1;
    %mov 37, 31, 1;
    %mov 38, 31, 1;
    %mov 39, 31, 1;
    %mul 8, 24, 16;
    %set/v v0x17737a0_0, 8, 8;
    %set/v v0x17735d0_0, 16, 8;
    %jmp T_19.33;
T_19.15 ;
    %load/v 8, v0x1773650_0, 8;
    %mov 16, 0, 1;
    %mov 17, 0, 7;
    %load/v 24, v0x17736f0_0, 8;
    %mov 32, 0, 1;
    %mov 33, 0, 7;
    %mul 8, 24, 16;
    %set/v v0x17737a0_0, 8, 8;
    %set/v v0x17735d0_0, 16, 8;
    %jmp T_19.33;
T_19.16 ;
    %load/v 8, v0x1773650_0, 8;
    %load/v 16, v0x17736f0_0, 8;
    %mod/s 8, 16, 8;
    %set/v v0x17735d0_0, 8, 8;
    %load/v 8, v0x1773650_0, 8;
    %load/v 16, v0x17736f0_0, 8;
    %div/s 8, 16, 8;
    %set/v v0x17737a0_0, 8, 8;
    %jmp T_19.33;
T_19.17 ;
    %load/v 8, v0x1773650_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v0x17736f0_0, 8;
    %mov 25, 0, 1;
    %mod 8, 17, 9;
    %set/v v0x17735d0_0, 8, 8;
    %load/v 8, v0x1773650_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v0x17736f0_0, 8;
    %mov 25, 0, 1;
    %div 8, 17, 9;
    %set/v v0x17737a0_0, 8, 8;
    %jmp T_19.33;
T_19.18 ;
    %load/v 8, v0x1773650_0, 8;
    %load/v 16, v0x17736f0_0, 8;
    %add 8, 16, 8;
    %set/v v0x1773840_0, 8, 8;
    %jmp T_19.33;
T_19.19 ;
    %load/v 8, v0x1773650_0, 8;
    %load/v 16, v0x17736f0_0, 8;
    %add 8, 16, 8;
    %set/v v0x1773840_0, 8, 8;
    %jmp T_19.33;
T_19.20 ;
    %load/v 8, v0x1773650_0, 8;
    %load/v 16, v0x17736f0_0, 8;
    %sub 8, 16, 8;
    %set/v v0x1773840_0, 8, 8;
    %jmp T_19.33;
T_19.21 ;
    %load/v 8, v0x1773650_0, 8;
    %load/v 16, v0x17736f0_0, 8;
    %sub 8, 16, 8;
    %set/v v0x1773840_0, 8, 8;
    %jmp T_19.33;
T_19.22 ;
    %load/v 8, v0x1773650_0, 8;
    %load/v 16, v0x17736f0_0, 8;
    %and 8, 16, 8;
    %set/v v0x1773840_0, 8, 8;
    %jmp T_19.33;
T_19.23 ;
    %load/v 8, v0x1773650_0, 8;
    %load/v 16, v0x17736f0_0, 8;
    %or 8, 16, 8;
    %set/v v0x1773840_0, 8, 8;
    %jmp T_19.33;
T_19.24 ;
    %load/v 8, v0x1773650_0, 8;
    %load/v 16, v0x17736f0_0, 8;
    %xor 8, 16, 8;
    %set/v v0x1773840_0, 8, 8;
    %jmp T_19.33;
T_19.25 ;
    %load/v 8, v0x1773650_0, 8;
    %load/v 16, v0x17736f0_0, 8;
    %or 8, 16, 8;
    %inv 8, 8;
    %set/v v0x1773840_0, 8, 8;
    %jmp T_19.33;
T_19.26 ;
    %load/v 16, v0x1773650_0, 8;
    %load/v 24, v0x17736f0_0, 8;
    %cmp/s 16, 24, 8;
    %mov 16, 5, 1;
    %mov 8, 16, 1;
    %mov 9, 0, 7;
    %set/v v0x1773840_0, 8, 8;
    %jmp T_19.33;
T_19.27 ;
    %load/v 16, v0x1773650_0, 8;
    %load/v 24, v0x17736f0_0, 8;
    %cmp/u 16, 24, 8;
    %mov 16, 5, 1;
    %mov 8, 16, 1;
    %mov 9, 0, 7;
    %set/v v0x1773840_0, 8, 8;
    %jmp T_19.33;
T_19.28 ;
    %load/v 8, v0x1773650_0, 8;
    %load/v 16, v0x17736f0_0, 8;
    %add 8, 16, 8;
    %set/v v0x1773840_0, 8, 8;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_19.40, 4;
    %load/x1p 8, v0x1773650_0, 1;
    %jmp T_19.41;
T_19.40 ;
    %mov 8, 2, 1;
T_19.41 ;
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 0, 1;
    %mov 8, 4, 1;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_19.42, 4;
    %load/x1p 9, v0x17736f0_0, 1;
    %jmp T_19.43;
T_19.42 ;
    %mov 9, 2, 1;
T_19.43 ;
; Save base=9 wid=1 in lookaside.
    %cmpi/u 9, 0, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_19.44, 4;
    %load/x1p 9, v0x1773840_0, 1;
    %jmp T_19.45;
T_19.44 ;
    %mov 9, 2, 1;
T_19.45 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_19.46, 8;
    %movi 8, 127, 8;
    %set/v v0x1773840_0, 8, 8;
    %jmp T_19.47;
T_19.46 ;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_19.48, 4;
    %load/x1p 8, v0x1773650_0, 1;
    %jmp T_19.49;
T_19.48 ;
    %mov 8, 2, 1;
T_19.49 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_19.50, 4;
    %load/x1p 9, v0x17736f0_0, 1;
    %jmp T_19.51;
T_19.50 ;
    %mov 9, 2, 1;
T_19.51 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_19.52, 4;
    %load/x1p 9, v0x1773840_0, 1;
    %jmp T_19.53;
T_19.52 ;
    %mov 9, 2, 1;
T_19.53 ;
; Save base=9 wid=1 in lookaside.
    %cmpi/u 9, 0, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_19.54, 8;
    %movi 8, 128, 8;
    %set/v v0x1773840_0, 8, 8;
T_19.54 ;
T_19.47 ;
    %jmp T_19.33;
T_19.29 ;
    %load/v 8, v0x1773650_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v0x17736f0_0, 8;
    %mov 25, 0, 1;
    %add 8, 17, 9;
    %set/v v0x1773840_0, 8, 8;
    %set/v v0x1773920_0, 16, 1;
    %load/v 8, v0x1773920_0, 1;
    %jmp/0xz  T_19.56, 8;
    %set/v v0x1773840_0, 1, 8;
T_19.56 ;
    %jmp T_19.33;
T_19.30 ;
    %load/v 8, v0x1773650_0, 8;
    %load/v 16, v0x17736f0_0, 8;
    %sub 8, 16, 8;
    %set/v v0x1773840_0, 8, 8;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_19.58, 4;
    %load/x1p 8, v0x1773650_0, 1;
    %jmp T_19.59;
T_19.58 ;
    %mov 8, 2, 1;
T_19.59 ;
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 0, 1;
    %mov 8, 4, 1;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_19.60, 4;
    %load/x1p 9, v0x17736f0_0, 1;
    %jmp T_19.61;
T_19.60 ;
    %mov 9, 2, 1;
T_19.61 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_19.62, 4;
    %load/x1p 9, v0x1773840_0, 1;
    %jmp T_19.63;
T_19.62 ;
    %mov 9, 2, 1;
T_19.63 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_19.64, 8;
    %movi 8, 127, 8;
    %set/v v0x1773840_0, 8, 8;
    %jmp T_19.65;
T_19.64 ;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_19.66, 4;
    %load/x1p 8, v0x1773650_0, 1;
    %jmp T_19.67;
T_19.66 ;
    %mov 8, 2, 1;
T_19.67 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_19.68, 4;
    %load/x1p 9, v0x17736f0_0, 1;
    %jmp T_19.69;
T_19.68 ;
    %mov 9, 2, 1;
T_19.69 ;
; Save base=9 wid=1 in lookaside.
    %cmpi/u 9, 0, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_19.70, 4;
    %load/x1p 9, v0x1773840_0, 1;
    %jmp T_19.71;
T_19.70 ;
    %mov 9, 2, 1;
T_19.71 ;
; Save base=9 wid=1 in lookaside.
    %cmpi/u 9, 0, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_19.72, 8;
    %movi 8, 128, 8;
    %set/v v0x1773840_0, 8, 8;
T_19.72 ;
T_19.65 ;
    %jmp T_19.33;
T_19.31 ;
    %load/v 8, v0x1773650_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v0x17736f0_0, 8;
    %mov 25, 0, 1;
    %sub 8, 17, 9;
    %set/v v0x1773840_0, 8, 8;
    %set/v v0x1773920_0, 16, 1;
    %load/v 8, v0x1773920_0, 1;
    %jmp/0xz  T_19.74, 8;
    %set/v v0x1773840_0, 0, 8;
T_19.74 ;
    %jmp T_19.33;
T_19.33 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x1730730;
T_20 ;
    %wait E_0x17214b0;
    %load/v 8, v0x16cca00_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_20.0, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_20.1, 6;
    %cmpi/u 8, 3, 6;
    %jmp/1 T_20.2, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_20.3, 6;
    %cmpi/u 8, 6, 6;
    %jmp/1 T_20.4, 6;
    %cmpi/u 8, 7, 6;
    %jmp/1 T_20.5, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_20.6, 6;
    %cmpi/u 8, 9, 6;
    %jmp/1 T_20.7, 6;
    %cmpi/u 8, 10, 6;
    %jmp/1 T_20.8, 6;
    %cmpi/u 8, 11, 6;
    %jmp/1 T_20.9, 6;
    %cmpi/u 8, 16, 6;
    %jmp/1 T_20.10, 6;
    %cmpi/u 8, 17, 6;
    %jmp/1 T_20.11, 6;
    %cmpi/u 8, 18, 6;
    %jmp/1 T_20.12, 6;
    %cmpi/u 8, 19, 6;
    %jmp/1 T_20.13, 6;
    %cmpi/u 8, 24, 6;
    %jmp/1 T_20.14, 6;
    %cmpi/u 8, 25, 6;
    %jmp/1 T_20.15, 6;
    %cmpi/u 8, 26, 6;
    %jmp/1 T_20.16, 6;
    %cmpi/u 8, 27, 6;
    %jmp/1 T_20.17, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_20.18, 6;
    %cmpi/u 8, 33, 6;
    %jmp/1 T_20.19, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_20.20, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_20.21, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_20.22, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_20.23, 6;
    %cmpi/u 8, 38, 6;
    %jmp/1 T_20.24, 6;
    %cmpi/u 8, 39, 6;
    %jmp/1 T_20.25, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_20.26, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_20.27, 6;
    %cmpi/u 8, 48, 6;
    %jmp/1 T_20.28, 6;
    %cmpi/u 8, 49, 6;
    %jmp/1 T_20.29, 6;
    %cmpi/u 8, 50, 6;
    %jmp/1 T_20.30, 6;
    %cmpi/u 8, 51, 6;
    %jmp/1 T_20.31, 6;
    %set/v v0x1773250_0, 0, 8;
    %jmp T_20.33;
T_20.0 ;
    %load/v 8, v0x1773060_0, 8;
    %load/v 16, v0x1773100_0, 8;
    %ix/get 0, 16, 8;
    %shiftl/i0  8, 8;
    %set/v v0x1773250_0, 8, 8;
    %jmp T_20.33;
T_20.1 ;
    %load/v 8, v0x1773060_0, 8;
    %load/v 16, v0x1773100_0, 8;
    %ix/get 0, 16, 8;
    %shiftr/i0  8, 8;
    %set/v v0x1773250_0, 8, 8;
    %jmp T_20.33;
T_20.2 ;
    %load/v 8, v0x1773060_0, 8;
    %load/v 16, v0x1773100_0, 8;
    %ix/get 0, 16, 8;
    %shiftr/s/i0  8, 8;
    %set/v v0x1773250_0, 8, 8;
    %jmp T_20.33;
T_20.3 ;
    %load/v 8, v0x1773060_0, 8;
    %load/v 16, v0x1773100_0, 8;
    %ix/get 0, 16, 8;
    %shiftl/i0  8, 8;
    %set/v v0x1773250_0, 8, 8;
    %jmp T_20.33;
T_20.4 ;
    %load/v 8, v0x1773060_0, 8;
    %load/v 16, v0x1773100_0, 8;
    %ix/get 0, 16, 8;
    %shiftr/i0  8, 8;
    %set/v v0x1773250_0, 8, 8;
    %jmp T_20.33;
T_20.5 ;
    %load/v 8, v0x1773060_0, 8;
    %load/v 16, v0x1773100_0, 8;
    %ix/get 0, 16, 8;
    %shiftr/s/i0  8, 8;
    %set/v v0x1773250_0, 8, 8;
    %jmp T_20.33;
T_20.6 ;
    %jmp T_20.33;
T_20.7 ;
    %load/v 8, v0x1773100_0, 8;
    %set/v v0x1773250_0, 8, 8;
    %jmp T_20.33;
T_20.8 ;
    %load/v 8, v0x1773100_0, 8;
    %mov 16, 15, 1;
    %cmpi/u 8, 0, 9;
    %mov 8, 4, 1;
    %jmp/0  T_20.34, 8;
    %load/v 9, v0x1773060_0, 8;
    %jmp/1  T_20.36, 8;
T_20.34 ; End of true expr.
    %jmp/0  T_20.35, 8;
 ; End of false expr.
    %blend  9, 3, 8; Condition unknown.
    %jmp  T_20.36;
T_20.35 ;
    %mov 9, 3, 8; Return false value
T_20.36 ;
    %set/v v0x1773250_0, 9, 8;
    %jmp T_20.33;
T_20.9 ;
    %load/v 8, v0x1773100_0, 8;
    %mov 16, 15, 1;
    %cmpi/u 8, 0, 9;
    %inv 4, 1;
    %mov 8, 4, 1;
    %jmp/0  T_20.37, 8;
    %load/v 9, v0x1773060_0, 8;
    %jmp/1  T_20.39, 8;
T_20.37 ; End of true expr.
    %jmp/0  T_20.38, 8;
 ; End of false expr.
    %blend  9, 3, 8; Condition unknown.
    %jmp  T_20.39;
T_20.38 ;
    %mov 9, 3, 8; Return false value
T_20.39 ;
    %set/v v0x1773250_0, 9, 8;
    %jmp T_20.33;
T_20.10 ;
    %load/v 8, v0x1772fc0_0, 8;
    %set/v v0x1773250_0, 8, 8;
    %jmp T_20.33;
T_20.11 ;
    %load/v 8, v0x1773060_0, 8;
    %set/v v0x1772fc0_0, 8, 8;
    %jmp T_20.33;
T_20.12 ;
    %load/v 8, v0x17731b0_0, 8;
    %set/v v0x1773250_0, 8, 8;
    %jmp T_20.33;
T_20.13 ;
    %load/v 8, v0x1773060_0, 8;
    %set/v v0x17731b0_0, 8, 8;
    %jmp T_20.33;
T_20.14 ;
    %load/v 8, v0x1773060_0, 8;
    %mov 16, 15, 1;
    %mov 17, 15, 1;
    %mov 18, 15, 1;
    %mov 19, 15, 1;
    %mov 20, 15, 1;
    %mov 21, 15, 1;
    %mov 22, 15, 1;
    %mov 23, 15, 1;
    %load/v 24, v0x1773100_0, 8;
    %mov 32, 31, 1;
    %mov 33, 31, 1;
    %mov 34, 31, 1;
    %mov 35, 31, 1;
    %mov 36, 31, 1;
    %mov 37, 31, 1;
    %mov 38, 31, 1;
    %mov 39, 31, 1;
    %mul 8, 24, 16;
    %set/v v0x17731b0_0, 8, 8;
    %set/v v0x1772fc0_0, 16, 8;
    %jmp T_20.33;
T_20.15 ;
    %load/v 8, v0x1773060_0, 8;
    %mov 16, 0, 1;
    %mov 17, 0, 7;
    %load/v 24, v0x1773100_0, 8;
    %mov 32, 0, 1;
    %mov 33, 0, 7;
    %mul 8, 24, 16;
    %set/v v0x17731b0_0, 8, 8;
    %set/v v0x1772fc0_0, 16, 8;
    %jmp T_20.33;
T_20.16 ;
    %load/v 8, v0x1773060_0, 8;
    %load/v 16, v0x1773100_0, 8;
    %mod/s 8, 16, 8;
    %set/v v0x1772fc0_0, 8, 8;
    %load/v 8, v0x1773060_0, 8;
    %load/v 16, v0x1773100_0, 8;
    %div/s 8, 16, 8;
    %set/v v0x17731b0_0, 8, 8;
    %jmp T_20.33;
T_20.17 ;
    %load/v 8, v0x1773060_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v0x1773100_0, 8;
    %mov 25, 0, 1;
    %mod 8, 17, 9;
    %set/v v0x1772fc0_0, 8, 8;
    %load/v 8, v0x1773060_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v0x1773100_0, 8;
    %mov 25, 0, 1;
    %div 8, 17, 9;
    %set/v v0x17731b0_0, 8, 8;
    %jmp T_20.33;
T_20.18 ;
    %load/v 8, v0x1773060_0, 8;
    %load/v 16, v0x1773100_0, 8;
    %add 8, 16, 8;
    %set/v v0x1773250_0, 8, 8;
    %jmp T_20.33;
T_20.19 ;
    %load/v 8, v0x1773060_0, 8;
    %load/v 16, v0x1773100_0, 8;
    %add 8, 16, 8;
    %set/v v0x1773250_0, 8, 8;
    %jmp T_20.33;
T_20.20 ;
    %load/v 8, v0x1773060_0, 8;
    %load/v 16, v0x1773100_0, 8;
    %sub 8, 16, 8;
    %set/v v0x1773250_0, 8, 8;
    %jmp T_20.33;
T_20.21 ;
    %load/v 8, v0x1773060_0, 8;
    %load/v 16, v0x1773100_0, 8;
    %sub 8, 16, 8;
    %set/v v0x1773250_0, 8, 8;
    %jmp T_20.33;
T_20.22 ;
    %load/v 8, v0x1773060_0, 8;
    %load/v 16, v0x1773100_0, 8;
    %and 8, 16, 8;
    %set/v v0x1773250_0, 8, 8;
    %jmp T_20.33;
T_20.23 ;
    %load/v 8, v0x1773060_0, 8;
    %load/v 16, v0x1773100_0, 8;
    %or 8, 16, 8;
    %set/v v0x1773250_0, 8, 8;
    %jmp T_20.33;
T_20.24 ;
    %load/v 8, v0x1773060_0, 8;
    %load/v 16, v0x1773100_0, 8;
    %xor 8, 16, 8;
    %set/v v0x1773250_0, 8, 8;
    %jmp T_20.33;
T_20.25 ;
    %load/v 8, v0x1773060_0, 8;
    %load/v 16, v0x1773100_0, 8;
    %or 8, 16, 8;
    %inv 8, 8;
    %set/v v0x1773250_0, 8, 8;
    %jmp T_20.33;
T_20.26 ;
    %load/v 16, v0x1773060_0, 8;
    %load/v 24, v0x1773100_0, 8;
    %cmp/s 16, 24, 8;
    %mov 16, 5, 1;
    %mov 8, 16, 1;
    %mov 9, 0, 7;
    %set/v v0x1773250_0, 8, 8;
    %jmp T_20.33;
T_20.27 ;
    %load/v 16, v0x1773060_0, 8;
    %load/v 24, v0x1773100_0, 8;
    %cmp/u 16, 24, 8;
    %mov 16, 5, 1;
    %mov 8, 16, 1;
    %mov 9, 0, 7;
    %set/v v0x1773250_0, 8, 8;
    %jmp T_20.33;
T_20.28 ;
    %load/v 8, v0x1773060_0, 8;
    %load/v 16, v0x1773100_0, 8;
    %add 8, 16, 8;
    %set/v v0x1773250_0, 8, 8;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_20.40, 4;
    %load/x1p 8, v0x1773060_0, 1;
    %jmp T_20.41;
T_20.40 ;
    %mov 8, 2, 1;
T_20.41 ;
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 0, 1;
    %mov 8, 4, 1;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_20.42, 4;
    %load/x1p 9, v0x1773100_0, 1;
    %jmp T_20.43;
T_20.42 ;
    %mov 9, 2, 1;
T_20.43 ;
; Save base=9 wid=1 in lookaside.
    %cmpi/u 9, 0, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_20.44, 4;
    %load/x1p 9, v0x1773250_0, 1;
    %jmp T_20.45;
T_20.44 ;
    %mov 9, 2, 1;
T_20.45 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_20.46, 8;
    %movi 8, 127, 8;
    %set/v v0x1773250_0, 8, 8;
    %jmp T_20.47;
T_20.46 ;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_20.48, 4;
    %load/x1p 8, v0x1773060_0, 1;
    %jmp T_20.49;
T_20.48 ;
    %mov 8, 2, 1;
T_20.49 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_20.50, 4;
    %load/x1p 9, v0x1773100_0, 1;
    %jmp T_20.51;
T_20.50 ;
    %mov 9, 2, 1;
T_20.51 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_20.52, 4;
    %load/x1p 9, v0x1773250_0, 1;
    %jmp T_20.53;
T_20.52 ;
    %mov 9, 2, 1;
T_20.53 ;
; Save base=9 wid=1 in lookaside.
    %cmpi/u 9, 0, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_20.54, 8;
    %movi 8, 128, 8;
    %set/v v0x1773250_0, 8, 8;
T_20.54 ;
T_20.47 ;
    %jmp T_20.33;
T_20.29 ;
    %load/v 8, v0x1773060_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v0x1773100_0, 8;
    %mov 25, 0, 1;
    %add 8, 17, 9;
    %set/v v0x1773250_0, 8, 8;
    %set/v v0x1773330_0, 16, 1;
    %load/v 8, v0x1773330_0, 1;
    %jmp/0xz  T_20.56, 8;
    %set/v v0x1773250_0, 1, 8;
T_20.56 ;
    %jmp T_20.33;
T_20.30 ;
    %load/v 8, v0x1773060_0, 8;
    %load/v 16, v0x1773100_0, 8;
    %sub 8, 16, 8;
    %set/v v0x1773250_0, 8, 8;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_20.58, 4;
    %load/x1p 8, v0x1773060_0, 1;
    %jmp T_20.59;
T_20.58 ;
    %mov 8, 2, 1;
T_20.59 ;
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 0, 1;
    %mov 8, 4, 1;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_20.60, 4;
    %load/x1p 9, v0x1773100_0, 1;
    %jmp T_20.61;
T_20.60 ;
    %mov 9, 2, 1;
T_20.61 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_20.62, 4;
    %load/x1p 9, v0x1773250_0, 1;
    %jmp T_20.63;
T_20.62 ;
    %mov 9, 2, 1;
T_20.63 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_20.64, 8;
    %movi 8, 127, 8;
    %set/v v0x1773250_0, 8, 8;
    %jmp T_20.65;
T_20.64 ;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_20.66, 4;
    %load/x1p 8, v0x1773060_0, 1;
    %jmp T_20.67;
T_20.66 ;
    %mov 8, 2, 1;
T_20.67 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_20.68, 4;
    %load/x1p 9, v0x1773100_0, 1;
    %jmp T_20.69;
T_20.68 ;
    %mov 9, 2, 1;
T_20.69 ;
; Save base=9 wid=1 in lookaside.
    %cmpi/u 9, 0, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_20.70, 4;
    %load/x1p 9, v0x1773250_0, 1;
    %jmp T_20.71;
T_20.70 ;
    %mov 9, 2, 1;
T_20.71 ;
; Save base=9 wid=1 in lookaside.
    %cmpi/u 9, 0, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_20.72, 8;
    %movi 8, 128, 8;
    %set/v v0x1773250_0, 8, 8;
T_20.72 ;
T_20.65 ;
    %jmp T_20.33;
T_20.31 ;
    %load/v 8, v0x1773060_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v0x1773100_0, 8;
    %mov 25, 0, 1;
    %sub 8, 17, 9;
    %set/v v0x1773250_0, 8, 8;
    %set/v v0x1773330_0, 16, 1;
    %load/v 8, v0x1773330_0, 1;
    %jmp/0xz  T_20.74, 8;
    %set/v v0x1773250_0, 0, 8;
T_20.74 ;
    %jmp T_20.33;
T_20.33 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x175c050;
T_21 ;
    %delay 2, 0;
    %load/v 8, v0x1783f80_0, 1;
    %inv 8, 1;
    %set/v v0x1783f80_0, 8, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x175c050;
T_22 ;
    %set/v v0x1783f80_0, 0, 1;
    %set/v v0x1783d50_0, 0, 1;
    %delay 1, 0;
    %set/v v0x1783d50_0, 1, 1;
    %delay 14000000, 0;
    %vpi_call 2 19 "$writememh", "dump.hex", v0x177a5d0;
    %vpi_call 2 20 "$finish";
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "processor_tb.v";
    "processor.v";
    "controller.v";
    "bu.v";
    "dataconv.v";
    "icache.v";
    "dcache.v";
    "mux.v";
    "regfile.v";
    "alu.v";
