!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.9~svn20110310	//
ADC0	gd32f4xx/include/gd32f4xx_adc.h	18;"	d
ADC1	gd32f4xx/include/gd32f4xx_adc.h	19;"	d
ADC2	gd32f4xx/include/gd32f4xx_adc.h	20;"	d
ADC_ADCCK_HCLK_DIV10	gd32f4xx/include/gd32f4xx_adc.h	308;"	d
ADC_ADCCK_HCLK_DIV20	gd32f4xx/include/gd32f4xx_adc.h	309;"	d
ADC_ADCCK_HCLK_DIV5	gd32f4xx/include/gd32f4xx_adc.h	306;"	d
ADC_ADCCK_HCLK_DIV6	gd32f4xx/include/gd32f4xx_adc.h	307;"	d
ADC_ADCCK_PCLK2_DIV2	gd32f4xx/include/gd32f4xx_adc.h	302;"	d
ADC_ADCCK_PCLK2_DIV4	gd32f4xx/include/gd32f4xx_adc.h	303;"	d
ADC_ADCCK_PCLK2_DIV6	gd32f4xx/include/gd32f4xx_adc.h	304;"	d
ADC_ADCCK_PCLK2_DIV8	gd32f4xx/include/gd32f4xx_adc.h	305;"	d
ADC_ALL_INSERTED_PARALLEL	gd32f4xx/include/gd32f4xx_adc.h	321;"	d
ADC_ALL_INSERTED_TRRIGGER_ROTATION	gd32f4xx/include/gd32f4xx_adc.h	324;"	d
ADC_ALL_REGULAL_FOLLOW_UP	gd32f4xx/include/gd32f4xx_adc.h	323;"	d
ADC_ALL_REGULAL_PARALLEL	gd32f4xx/include/gd32f4xx_adc.h	322;"	d
ADC_ALL_REGULAL_PARALLEL_INSERTED_PARALLEL	gd32f4xx/include/gd32f4xx_adc.h	319;"	d
ADC_ALL_REGULAL_PARALLEL_INSERTED_ROTATION	gd32f4xx/include/gd32f4xx_adc.h	320;"	d
ADC_CHANNEL_0	gd32f4xx/include/gd32f4xx_adc.h	180;"	d
ADC_CHANNEL_1	gd32f4xx/include/gd32f4xx_adc.h	181;"	d
ADC_CHANNEL_10	gd32f4xx/include/gd32f4xx_adc.h	190;"	d
ADC_CHANNEL_11	gd32f4xx/include/gd32f4xx_adc.h	191;"	d
ADC_CHANNEL_12	gd32f4xx/include/gd32f4xx_adc.h	192;"	d
ADC_CHANNEL_13	gd32f4xx/include/gd32f4xx_adc.h	193;"	d
ADC_CHANNEL_14	gd32f4xx/include/gd32f4xx_adc.h	194;"	d
ADC_CHANNEL_15	gd32f4xx/include/gd32f4xx_adc.h	195;"	d
ADC_CHANNEL_16	gd32f4xx/include/gd32f4xx_adc.h	196;"	d
ADC_CHANNEL_17	gd32f4xx/include/gd32f4xx_adc.h	197;"	d
ADC_CHANNEL_18	gd32f4xx/include/gd32f4xx_adc.h	198;"	d
ADC_CHANNEL_2	gd32f4xx/include/gd32f4xx_adc.h	182;"	d
ADC_CHANNEL_3	gd32f4xx/include/gd32f4xx_adc.h	183;"	d
ADC_CHANNEL_4	gd32f4xx/include/gd32f4xx_adc.h	184;"	d
ADC_CHANNEL_5	gd32f4xx/include/gd32f4xx_adc.h	185;"	d
ADC_CHANNEL_6	gd32f4xx/include/gd32f4xx_adc.h	186;"	d
ADC_CHANNEL_7	gd32f4xx/include/gd32f4xx_adc.h	187;"	d
ADC_CHANNEL_8	gd32f4xx/include/gd32f4xx_adc.h	188;"	d
ADC_CHANNEL_9	gd32f4xx/include/gd32f4xx_adc.h	189;"	d
ADC_CONTINUOUS_MODE	gd32f4xx/include/gd32f4xx_adc.h	177;"	d
ADC_CTL0	gd32f4xx/include/gd32f4xx_adc.h	24;"	d
ADC_CTL0_DISIC	gd32f4xx/include/gd32f4xx_adc.h	66;"	d
ADC_CTL0_DISNUM	gd32f4xx/include/gd32f4xx_adc.h	67;"	d
ADC_CTL0_DISRC	gd32f4xx/include/gd32f4xx_adc.h	65;"	d
ADC_CTL0_DRES	gd32f4xx/include/gd32f4xx_adc.h	70;"	d
ADC_CTL0_EOCIE	gd32f4xx/include/gd32f4xx_adc.h	59;"	d
ADC_CTL0_EOICIE	gd32f4xx/include/gd32f4xx_adc.h	61;"	d
ADC_CTL0_ICA	gd32f4xx/include/gd32f4xx_adc.h	64;"	d
ADC_CTL0_IWDEN	gd32f4xx/include/gd32f4xx_adc.h	68;"	d
ADC_CTL0_ROVFIE	gd32f4xx/include/gd32f4xx_adc.h	71;"	d
ADC_CTL0_RWDEN	gd32f4xx/include/gd32f4xx_adc.h	69;"	d
ADC_CTL0_SM	gd32f4xx/include/gd32f4xx_adc.h	62;"	d
ADC_CTL0_WDCHSEL	gd32f4xx/include/gd32f4xx_adc.h	58;"	d
ADC_CTL0_WDEIE	gd32f4xx/include/gd32f4xx_adc.h	60;"	d
ADC_CTL0_WDSC	gd32f4xx/include/gd32f4xx_adc.h	63;"	d
ADC_CTL1	gd32f4xx/include/gd32f4xx_adc.h	25;"	d
ADC_CTL1_ADCON	gd32f4xx/include/gd32f4xx_adc.h	74;"	d
ADC_CTL1_CLB	gd32f4xx/include/gd32f4xx_adc.h	76;"	d
ADC_CTL1_CTN	gd32f4xx/include/gd32f4xx_adc.h	75;"	d
ADC_CTL1_DAL	gd32f4xx/include/gd32f4xx_adc.h	81;"	d
ADC_CTL1_DDM	gd32f4xx/include/gd32f4xx_adc.h	79;"	d
ADC_CTL1_DMA	gd32f4xx/include/gd32f4xx_adc.h	78;"	d
ADC_CTL1_EOCM	gd32f4xx/include/gd32f4xx_adc.h	80;"	d
ADC_CTL1_ETMIC	gd32f4xx/include/gd32f4xx_adc.h	83;"	d
ADC_CTL1_ETMRC	gd32f4xx/include/gd32f4xx_adc.h	86;"	d
ADC_CTL1_ETSIC	gd32f4xx/include/gd32f4xx_adc.h	82;"	d
ADC_CTL1_ETSRC	gd32f4xx/include/gd32f4xx_adc.h	85;"	d
ADC_CTL1_RSTCLB	gd32f4xx/include/gd32f4xx_adc.h	77;"	d
ADC_CTL1_SWICST	gd32f4xx/include/gd32f4xx_adc.h	84;"	d
ADC_CTL1_SWRCST	gd32f4xx/include/gd32f4xx_adc.h	87;"	d
ADC_DATAALIGN_LEFT	gd32f4xx/include/gd32f4xx_adc.h	212;"	d
ADC_DATAALIGN_RIGHT	gd32f4xx/include/gd32f4xx_adc.h	211;"	d
ADC_DAUL_INSERTED_PARALLEL	gd32f4xx/include/gd32f4xx_adc.h	315;"	d
ADC_DAUL_INSERTED_TRRIGGER_ROTATION	gd32f4xx/include/gd32f4xx_adc.h	318;"	d
ADC_DAUL_REGULAL_FOLLOW_UP	gd32f4xx/include/gd32f4xx_adc.h	317;"	d
ADC_DAUL_REGULAL_PARALLEL	gd32f4xx/include/gd32f4xx_adc.h	316;"	d
ADC_DAUL_REGULAL_PARALLEL_INSERTED_PARALLEL	gd32f4xx/include/gd32f4xx_adc.h	313;"	d
ADC_DAUL_REGULAL_PARALLEL_INSERTED_ROTATION	gd32f4xx/include/gd32f4xx_adc.h	314;"	d
ADC_EOC_SET_CONVERSION	gd32f4xx/include/gd32f4xx_adc.h	351;"	d
ADC_EOC_SET_SEQUENCE	gd32f4xx/include/gd32f4xx_adc.h	350;"	d
ADC_EXTTRIG_INSERTED_EXTI_15	gd32f4xx/include/gd32f4xx_adc.h	271;"	d
ADC_EXTTRIG_INSERTED_T0_CH3	gd32f4xx/include/gd32f4xx_adc.h	256;"	d
ADC_EXTTRIG_INSERTED_T0_TRGO	gd32f4xx/include/gd32f4xx_adc.h	257;"	d
ADC_EXTTRIG_INSERTED_T1_CH0	gd32f4xx/include/gd32f4xx_adc.h	258;"	d
ADC_EXTTRIG_INSERTED_T1_TRGO	gd32f4xx/include/gd32f4xx_adc.h	259;"	d
ADC_EXTTRIG_INSERTED_T2_CH1	gd32f4xx/include/gd32f4xx_adc.h	260;"	d
ADC_EXTTRIG_INSERTED_T2_CH3	gd32f4xx/include/gd32f4xx_adc.h	261;"	d
ADC_EXTTRIG_INSERTED_T3_CH0	gd32f4xx/include/gd32f4xx_adc.h	262;"	d
ADC_EXTTRIG_INSERTED_T3_CH1	gd32f4xx/include/gd32f4xx_adc.h	263;"	d
ADC_EXTTRIG_INSERTED_T3_CH2	gd32f4xx/include/gd32f4xx_adc.h	264;"	d
ADC_EXTTRIG_INSERTED_T3_TRGO	gd32f4xx/include/gd32f4xx_adc.h	265;"	d
ADC_EXTTRIG_INSERTED_T4_CH3	gd32f4xx/include/gd32f4xx_adc.h	266;"	d
ADC_EXTTRIG_INSERTED_T4_TRGO	gd32f4xx/include/gd32f4xx_adc.h	267;"	d
ADC_EXTTRIG_INSERTED_T7_CH1	gd32f4xx/include/gd32f4xx_adc.h	268;"	d
ADC_EXTTRIG_INSERTED_T7_CH2	gd32f4xx/include/gd32f4xx_adc.h	269;"	d
ADC_EXTTRIG_INSERTED_T7_CH3	gd32f4xx/include/gd32f4xx_adc.h	270;"	d
ADC_EXTTRIG_REGULAR_EXTI_11	gd32f4xx/include/gd32f4xx_adc.h	252;"	d
ADC_EXTTRIG_REGULAR_T0_CH0	gd32f4xx/include/gd32f4xx_adc.h	237;"	d
ADC_EXTTRIG_REGULAR_T0_CH1	gd32f4xx/include/gd32f4xx_adc.h	238;"	d
ADC_EXTTRIG_REGULAR_T0_CH2	gd32f4xx/include/gd32f4xx_adc.h	239;"	d
ADC_EXTTRIG_REGULAR_T1_CH1	gd32f4xx/include/gd32f4xx_adc.h	240;"	d
ADC_EXTTRIG_REGULAR_T1_CH2	gd32f4xx/include/gd32f4xx_adc.h	241;"	d
ADC_EXTTRIG_REGULAR_T1_CH3	gd32f4xx/include/gd32f4xx_adc.h	242;"	d
ADC_EXTTRIG_REGULAR_T1_TRGO	gd32f4xx/include/gd32f4xx_adc.h	243;"	d
ADC_EXTTRIG_REGULAR_T2_CH0	gd32f4xx/include/gd32f4xx_adc.h	244;"	d
ADC_EXTTRIG_REGULAR_T2_TRGO	gd32f4xx/include/gd32f4xx_adc.h	245;"	d
ADC_EXTTRIG_REGULAR_T3_CH3	gd32f4xx/include/gd32f4xx_adc.h	246;"	d
ADC_EXTTRIG_REGULAR_T4_CH0	gd32f4xx/include/gd32f4xx_adc.h	247;"	d
ADC_EXTTRIG_REGULAR_T4_CH1	gd32f4xx/include/gd32f4xx_adc.h	248;"	d
ADC_EXTTRIG_REGULAR_T4_CH2	gd32f4xx/include/gd32f4xx_adc.h	249;"	d
ADC_EXTTRIG_REGULAR_T7_CH0	gd32f4xx/include/gd32f4xx_adc.h	250;"	d
ADC_EXTTRIG_REGULAR_T7_TRGO	gd32f4xx/include/gd32f4xx_adc.h	251;"	d
ADC_FLAG_EOC	gd32f4xx/include/gd32f4xx_adc.h	216;"	d
ADC_FLAG_EOIC	gd32f4xx/include/gd32f4xx_adc.h	217;"	d
ADC_FLAG_ROVF	gd32f4xx/include/gd32f4xx_adc.h	220;"	d
ADC_FLAG_STIC	gd32f4xx/include/gd32f4xx_adc.h	218;"	d
ADC_FLAG_STRC	gd32f4xx/include/gd32f4xx_adc.h	219;"	d
ADC_FLAG_WDE	gd32f4xx/include/gd32f4xx_adc.h	215;"	d
ADC_IDATA0	gd32f4xx/include/gd32f4xx_adc.h	38;"	d
ADC_IDATA1	gd32f4xx/include/gd32f4xx_adc.h	39;"	d
ADC_IDATA2	gd32f4xx/include/gd32f4xx_adc.h	40;"	d
ADC_IDATA3	gd32f4xx/include/gd32f4xx_adc.h	41;"	d
ADC_IDATAX_IDATAN	gd32f4xx/include/gd32f4xx_adc.h	110;"	d
ADC_INSERTED_CHANNEL	gd32f4xx/include/gd32f4xx_adc.h	157;"	d
ADC_INSERTED_CHANNEL_0	gd32f4xx/include/gd32f4xx_adc.h	167;"	d
ADC_INSERTED_CHANNEL_1	gd32f4xx/include/gd32f4xx_adc.h	168;"	d
ADC_INSERTED_CHANNEL_2	gd32f4xx/include/gd32f4xx_adc.h	169;"	d
ADC_INSERTED_CHANNEL_3	gd32f4xx/include/gd32f4xx_adc.h	170;"	d
ADC_INSERTED_CHANNEL_AUTO	gd32f4xx/include/gd32f4xx_adc.h	174;"	d
ADC_INT_EOC	gd32f4xx/include/gd32f4xx_adc.h	224;"	d
ADC_INT_EOIC	gd32f4xx/include/gd32f4xx_adc.h	225;"	d
ADC_INT_ROVF	gd32f4xx/include/gd32f4xx_adc.h	226;"	d
ADC_INT_WDE	gd32f4xx/include/gd32f4xx_adc.h	223;"	d
ADC_IOFF0	gd32f4xx/include/gd32f4xx_adc.h	28;"	d
ADC_IOFF1	gd32f4xx/include/gd32f4xx_adc.h	29;"	d
ADC_IOFF2	gd32f4xx/include/gd32f4xx_adc.h	30;"	d
ADC_IOFF3	gd32f4xx/include/gd32f4xx_adc.h	31;"	d
ADC_IOFFX_IOFF	gd32f4xx/include/gd32f4xx_adc.h	93;"	d
ADC_ISQ	gd32f4xx/include/gd32f4xx_adc.h	37;"	d
ADC_ISQ_IL	gd32f4xx/include/gd32f4xx_adc.h	107;"	d
ADC_ISQ_ISQN	gd32f4xx/include/gd32f4xx_adc.h	106;"	d
ADC_OVERSAMPLING_ALL_CONVERT	gd32f4xx/include/gd32f4xx_adc.h	274;"	d
ADC_OVERSAMPLING_ONE_CONVERT	gd32f4xx/include/gd32f4xx_adc.h	275;"	d
ADC_OVERSAMPLING_RATIO_MUL128	gd32f4xx/include/gd32f4xx_adc.h	297;"	d
ADC_OVERSAMPLING_RATIO_MUL16	gd32f4xx/include/gd32f4xx_adc.h	294;"	d
ADC_OVERSAMPLING_RATIO_MUL2	gd32f4xx/include/gd32f4xx_adc.h	291;"	d
ADC_OVERSAMPLING_RATIO_MUL256	gd32f4xx/include/gd32f4xx_adc.h	298;"	d
ADC_OVERSAMPLING_RATIO_MUL32	gd32f4xx/include/gd32f4xx_adc.h	295;"	d
ADC_OVERSAMPLING_RATIO_MUL4	gd32f4xx/include/gd32f4xx_adc.h	292;"	d
ADC_OVERSAMPLING_RATIO_MUL64	gd32f4xx/include/gd32f4xx_adc.h	296;"	d
ADC_OVERSAMPLING_RATIO_MUL8	gd32f4xx/include/gd32f4xx_adc.h	293;"	d
ADC_OVERSAMPLING_SHIFT_1B	gd32f4xx/include/gd32f4xx_adc.h	280;"	d
ADC_OVERSAMPLING_SHIFT_2B	gd32f4xx/include/gd32f4xx_adc.h	281;"	d
ADC_OVERSAMPLING_SHIFT_3B	gd32f4xx/include/gd32f4xx_adc.h	282;"	d
ADC_OVERSAMPLING_SHIFT_4B	gd32f4xx/include/gd32f4xx_adc.h	283;"	d
ADC_OVERSAMPLING_SHIFT_5B	gd32f4xx/include/gd32f4xx_adc.h	284;"	d
ADC_OVERSAMPLING_SHIFT_6B	gd32f4xx/include/gd32f4xx_adc.h	285;"	d
ADC_OVERSAMPLING_SHIFT_7B	gd32f4xx/include/gd32f4xx_adc.h	286;"	d
ADC_OVERSAMPLING_SHIFT_8B	gd32f4xx/include/gd32f4xx_adc.h	287;"	d
ADC_OVERSAMPLING_SHIFT_NONE	gd32f4xx/include/gd32f4xx_adc.h	279;"	d
ADC_OVSAMPCTL	gd32f4xx/include/gd32f4xx_adc.h	43;"	d
ADC_OVSAMPCTL_OVSEN	gd32f4xx/include/gd32f4xx_adc.h	116;"	d
ADC_OVSAMPCTL_OVSR	gd32f4xx/include/gd32f4xx_adc.h	117;"	d
ADC_OVSAMPCTL_OVSS	gd32f4xx/include/gd32f4xx_adc.h	118;"	d
ADC_OVSAMPCTL_TOVS	gd32f4xx/include/gd32f4xx_adc.h	119;"	d
ADC_RDATA	gd32f4xx/include/gd32f4xx_adc.h	42;"	d
ADC_RDATA_RDATA	gd32f4xx/include/gd32f4xx_adc.h	113;"	d
ADC_REGULAR_CHANNEL	gd32f4xx/include/gd32f4xx_adc.h	156;"	d
ADC_REGULAR_INSERTED_CHANNEL	gd32f4xx/include/gd32f4xx_adc.h	158;"	d
ADC_RESOLUTION_10B	gd32f4xx/include/gd32f4xx_adc.h	231;"	d
ADC_RESOLUTION_12B	gd32f4xx/include/gd32f4xx_adc.h	230;"	d
ADC_RESOLUTION_6B	gd32f4xx/include/gd32f4xx_adc.h	233;"	d
ADC_RESOLUTION_8B	gd32f4xx/include/gd32f4xx_adc.h	232;"	d
ADC_RSQ0	gd32f4xx/include/gd32f4xx_adc.h	34;"	d
ADC_RSQ0_RL	gd32f4xx/include/gd32f4xx_adc.h	103;"	d
ADC_RSQ1	gd32f4xx/include/gd32f4xx_adc.h	35;"	d
ADC_RSQ2	gd32f4xx/include/gd32f4xx_adc.h	36;"	d
ADC_RSQX_RSQN	gd32f4xx/include/gd32f4xx_adc.h	102;"	d
ADC_SAMPLETIME_112	gd32f4xx/include/gd32f4xx_adc.h	206;"	d
ADC_SAMPLETIME_144	gd32f4xx/include/gd32f4xx_adc.h	207;"	d
ADC_SAMPLETIME_15	gd32f4xx/include/gd32f4xx_adc.h	202;"	d
ADC_SAMPLETIME_28	gd32f4xx/include/gd32f4xx_adc.h	203;"	d
ADC_SAMPLETIME_3	gd32f4xx/include/gd32f4xx_adc.h	201;"	d
ADC_SAMPLETIME_480	gd32f4xx/include/gd32f4xx_adc.h	208;"	d
ADC_SAMPLETIME_56	gd32f4xx/include/gd32f4xx_adc.h	204;"	d
ADC_SAMPLETIME_84	gd32f4xx/include/gd32f4xx_adc.h	205;"	d
ADC_SAMPT0	gd32f4xx/include/gd32f4xx_adc.h	26;"	d
ADC_SAMPT1	gd32f4xx/include/gd32f4xx_adc.h	27;"	d
ADC_SAMPTX_SPTN	gd32f4xx/include/gd32f4xx_adc.h	90;"	d
ADC_SCAN_MODE	gd32f4xx/include/gd32f4xx_adc.h	173;"	d
ADC_SSTAT	gd32f4xx/include/gd32f4xx_adc.h	44;"	d
ADC_SSTAT_EOC0	gd32f4xx/include/gd32f4xx_adc.h	123;"	d
ADC_SSTAT_EOC1	gd32f4xx/include/gd32f4xx_adc.h	129;"	d
ADC_SSTAT_EOC2	gd32f4xx/include/gd32f4xx_adc.h	135;"	d
ADC_SSTAT_EOIC0	gd32f4xx/include/gd32f4xx_adc.h	124;"	d
ADC_SSTAT_EOIC1	gd32f4xx/include/gd32f4xx_adc.h	130;"	d
ADC_SSTAT_EOIC2	gd32f4xx/include/gd32f4xx_adc.h	136;"	d
ADC_SSTAT_ROVF0	gd32f4xx/include/gd32f4xx_adc.h	127;"	d
ADC_SSTAT_ROVF1	gd32f4xx/include/gd32f4xx_adc.h	133;"	d
ADC_SSTAT_ROVF2	gd32f4xx/include/gd32f4xx_adc.h	139;"	d
ADC_SSTAT_STIC0	gd32f4xx/include/gd32f4xx_adc.h	125;"	d
ADC_SSTAT_STIC1	gd32f4xx/include/gd32f4xx_adc.h	131;"	d
ADC_SSTAT_STIC2	gd32f4xx/include/gd32f4xx_adc.h	137;"	d
ADC_SSTAT_STRC0	gd32f4xx/include/gd32f4xx_adc.h	126;"	d
ADC_SSTAT_STRC1	gd32f4xx/include/gd32f4xx_adc.h	132;"	d
ADC_SSTAT_STRC2	gd32f4xx/include/gd32f4xx_adc.h	138;"	d
ADC_SSTAT_WDE0	gd32f4xx/include/gd32f4xx_adc.h	122;"	d
ADC_SSTAT_WDE1	gd32f4xx/include/gd32f4xx_adc.h	128;"	d
ADC_SSTAT_WDE2	gd32f4xx/include/gd32f4xx_adc.h	134;"	d
ADC_STAT	gd32f4xx/include/gd32f4xx_adc.h	23;"	d
ADC_STAT_EOC	gd32f4xx/include/gd32f4xx_adc.h	51;"	d
ADC_STAT_EOIC	gd32f4xx/include/gd32f4xx_adc.h	52;"	d
ADC_STAT_ROVF	gd32f4xx/include/gd32f4xx_adc.h	55;"	d
ADC_STAT_STIC	gd32f4xx/include/gd32f4xx_adc.h	53;"	d
ADC_STAT_STRC	gd32f4xx/include/gd32f4xx_adc.h	54;"	d
ADC_STAT_WDE	gd32f4xx/include/gd32f4xx_adc.h	50;"	d
ADC_SYNCCTL	gd32f4xx/include/gd32f4xx_adc.h	45;"	d
ADC_SYNCCTL_ADCCK	gd32f4xx/include/gd32f4xx_adc.h	146;"	d
ADC_SYNCCTL_SYNCDDM	gd32f4xx/include/gd32f4xx_adc.h	144;"	d
ADC_SYNCCTL_SYNCDLY	gd32f4xx/include/gd32f4xx_adc.h	143;"	d
ADC_SYNCCTL_SYNCDMA	gd32f4xx/include/gd32f4xx_adc.h	145;"	d
ADC_SYNCCTL_SYNCM	gd32f4xx/include/gd32f4xx_adc.h	142;"	d
ADC_SYNCCTL_TSVREN	gd32f4xx/include/gd32f4xx_adc.h	148;"	d
ADC_SYNCCTL_VBATEN	gd32f4xx/include/gd32f4xx_adc.h	147;"	d
ADC_SYNCDATA	gd32f4xx/include/gd32f4xx_adc.h	46;"	d
ADC_SYNCDATA_SYNCDATA0	gd32f4xx/include/gd32f4xx_adc.h	151;"	d
ADC_SYNCDATA_SYNCDATA1	gd32f4xx/include/gd32f4xx_adc.h	152;"	d
ADC_SYNC_DELAY_10CYCLE	gd32f4xx/include/gd32f4xx_adc.h	332;"	d
ADC_SYNC_DELAY_11CYCLE	gd32f4xx/include/gd32f4xx_adc.h	333;"	d
ADC_SYNC_DELAY_12CYCLE	gd32f4xx/include/gd32f4xx_adc.h	334;"	d
ADC_SYNC_DELAY_13CYCLE	gd32f4xx/include/gd32f4xx_adc.h	335;"	d
ADC_SYNC_DELAY_14CYCLE	gd32f4xx/include/gd32f4xx_adc.h	336;"	d
ADC_SYNC_DELAY_15CYCLE	gd32f4xx/include/gd32f4xx_adc.h	337;"	d
ADC_SYNC_DELAY_16CYCLE	gd32f4xx/include/gd32f4xx_adc.h	338;"	d
ADC_SYNC_DELAY_17CYCLE	gd32f4xx/include/gd32f4xx_adc.h	339;"	d
ADC_SYNC_DELAY_18CYCLE	gd32f4xx/include/gd32f4xx_adc.h	340;"	d
ADC_SYNC_DELAY_19CYCLE	gd32f4xx/include/gd32f4xx_adc.h	341;"	d
ADC_SYNC_DELAY_20CYCLE	gd32f4xx/include/gd32f4xx_adc.h	342;"	d
ADC_SYNC_DELAY_5CYCLE	gd32f4xx/include/gd32f4xx_adc.h	327;"	d
ADC_SYNC_DELAY_6CYCLE	gd32f4xx/include/gd32f4xx_adc.h	328;"	d
ADC_SYNC_DELAY_7CYCLE	gd32f4xx/include/gd32f4xx_adc.h	329;"	d
ADC_SYNC_DELAY_8CYCLE	gd32f4xx/include/gd32f4xx_adc.h	330;"	d
ADC_SYNC_DELAY_9CYCLE	gd32f4xx/include/gd32f4xx_adc.h	331;"	d
ADC_SYNC_DMA_DISABLE	gd32f4xx/include/gd32f4xx_adc.h	345;"	d
ADC_SYNC_DMA_MODE0	gd32f4xx/include/gd32f4xx_adc.h	346;"	d
ADC_SYNC_DMA_MODE1	gd32f4xx/include/gd32f4xx_adc.h	347;"	d
ADC_SYNC_MODE_INDEPENDENT	gd32f4xx/include/gd32f4xx_adc.h	312;"	d
ADC_TEMP_VREF_CHANNEL_SWITCH	gd32f4xx/include/gd32f4xx_adc.h	176;"	d
ADC_VBAT_CHANNEL_SWITCH	gd32f4xx/include/gd32f4xx_adc.h	175;"	d
ADC_WDHT	gd32f4xx/include/gd32f4xx_adc.h	32;"	d
ADC_WDHT_WDHT	gd32f4xx/include/gd32f4xx_adc.h	96;"	d
ADC_WDLT	gd32f4xx/include/gd32f4xx_adc.h	33;"	d
ADC_WDLT_WDLT	gd32f4xx/include/gd32f4xx_adc.h	99;"	d
ADDCTL_REG_OFFSET	gd32f4xx/include/gd32f4xx_rcu.h	453;"	d
ADDINT_REG_OFFSET	gd32f4xx/include/gd32f4xx_rcu.h	457;"	d
ADD_APB1EN_REG_OFFSET	gd32f4xx/include/gd32f4xx_rcu.h	438;"	d
ADD_APB1RST_REG_OFFSET	gd32f4xx/include/gd32f4xx_rcu.h	447;"	d
ADD_APB1SPEN_REG_OFFSET	gd32f4xx/include/gd32f4xx_rcu.h	439;"	d
AF	gd32f4xx/include/gd32f4xx_gpio.h	329;"	d
AHB1EN_REG_OFFSET	gd32f4xx/include/gd32f4xx_rcu.h	428;"	d
AHB1RST_REG_OFFSET	gd32f4xx/include/gd32f4xx_rcu.h	442;"	d
AHB1SPEN_REG_OFFSET	gd32f4xx/include/gd32f4xx_rcu.h	433;"	d
AHB2EN_REG_OFFSET	gd32f4xx/include/gd32f4xx_rcu.h	429;"	d
AHB2RST_REG_OFFSET	gd32f4xx/include/gd32f4xx_rcu.h	443;"	d
AHB2SPEN_REG_OFFSET	gd32f4xx/include/gd32f4xx_rcu.h	434;"	d
AHB3EN_REG_OFFSET	gd32f4xx/include/gd32f4xx_rcu.h	430;"	d
AHB3RST_REG_OFFSET	gd32f4xx/include/gd32f4xx_rcu.h	444;"	d
AHB3SPEN_REG_OFFSET	gd32f4xx/include/gd32f4xx_rcu.h	435;"	d
ALL_DMA_REG	gd32f4xx/include/gd32f4xx_enet.h	/^    ALL_DMA_REG                     = 44,                                           \/*!< DMA register group *\/$/;"	e	enum:__anon43
ALL_MAC_REG	gd32f4xx/include/gd32f4xx_enet.h	/^    ALL_MAC_REG                     = 0,                                            \/*!< MAC register group *\/$/;"	e	enum:__anon43
ALL_MSC_REG	gd32f4xx/include/gd32f4xx_enet.h	/^    ALL_MSC_REG                     = 22,                                           \/*!< MSC register group *\/$/;"	e	enum:__anon43
ALL_PTP_REG	gd32f4xx/include/gd32f4xx_enet.h	/^    ALL_PTP_REG                     = 33,                                           \/*!< PTP register group *\/$/;"	e	enum:__anon43
ALRMTD_DAY	gd32f4xx/include/gd32f4xx_rtc.h	343;"	d
ALRMTD_HR	gd32f4xx/include/gd32f4xx_rtc.h	340;"	d
ALRMTD_MN	gd32f4xx/include/gd32f4xx_rtc.h	337;"	d
ALRMTD_SC	gd32f4xx/include/gd32f4xx_rtc.h	334;"	d
ALRMXSS_MASKSSC	gd32f4xx/include/gd32f4xx_rtc.h	440;"	d
ALRMXSS_SSC	gd32f4xx/include/gd32f4xx_rtc.h	438;"	d
APB1EN_REG_OFFSET	gd32f4xx/include/gd32f4xx_rcu.h	431;"	d
APB1RST_REG_OFFSET	gd32f4xx/include/gd32f4xx_rcu.h	445;"	d
APB1SPEN_REG_OFFSET	gd32f4xx/include/gd32f4xx_rcu.h	436;"	d
APB2EN_REG_OFFSET	gd32f4xx/include/gd32f4xx_rcu.h	432;"	d
APB2RST_REG_OFFSET	gd32f4xx/include/gd32f4xx_rcu.h	446;"	d
APB2SPEN_REG_OFFSET	gd32f4xx/include/gd32f4xx_rcu.h	437;"	d
BACKGROUND_PPF_A4	gd32f4xx/include/gd32f4xx_ipa.h	269;"	d
BACKGROUND_PPF_A8	gd32f4xx/include/gd32f4xx_ipa.h	268;"	d
BACKGROUND_PPF_AL44	gd32f4xx/include/gd32f4xx_ipa.h	265;"	d
BACKGROUND_PPF_AL88	gd32f4xx/include/gd32f4xx_ipa.h	266;"	d
BACKGROUND_PPF_ARG1555	gd32f4xx/include/gd32f4xx_ipa.h	262;"	d
BACKGROUND_PPF_ARGB4444	gd32f4xx/include/gd32f4xx_ipa.h	263;"	d
BACKGROUND_PPF_ARGB8888	gd32f4xx/include/gd32f4xx_ipa.h	259;"	d
BACKGROUND_PPF_L4	gd32f4xx/include/gd32f4xx_ipa.h	267;"	d
BACKGROUND_PPF_L8	gd32f4xx/include/gd32f4xx_ipa.h	264;"	d
BACKGROUND_PPF_RGB565	gd32f4xx/include/gd32f4xx_ipa.h	261;"	d
BACKGROUND_PPF_RGB888	gd32f4xx/include/gd32f4xx_ipa.h	260;"	d
BANK0_SNCTL_REGION_RESET	gd32f4xx/src/gd32f4xx_exmc.c	15;"	d	file:
BANK0_SNTCFG_RESET	gd32f4xx/src/gd32f4xx_exmc.c	16;"	d	file:
BANK0_SNWTCFG_RESET	gd32f4xx/src/gd32f4xx_exmc.c	17;"	d	file:
BANK0_SQPI_SIDH_RESET	gd32f4xx/src/gd32f4xx_exmc.c	45;"	d	file:
BANK0_SQPI_SIDL_RESET	gd32f4xx/src/gd32f4xx_exmc.c	44;"	d	file:
BANK0_SQPI_SINIT_RESET	gd32f4xx/src/gd32f4xx_exmc.c	41;"	d	file:
BANK0_SQPI_SRCMD_RESET	gd32f4xx/src/gd32f4xx_exmc.c	42;"	d	file:
BANK0_SQPI_SWCMD_RESET	gd32f4xx/src/gd32f4xx_exmc.c	43;"	d	file:
BANK1_2_NPATCFG_RESET	gd32f4xx/src/gd32f4xx_exmc.c	23;"	d	file:
BANK1_2_NPCTCFG_RESET	gd32f4xx/src/gd32f4xx_exmc.c	22;"	d	file:
BANK1_2_NPCTL_RESET	gd32f4xx/src/gd32f4xx_exmc.c	20;"	d	file:
BANK1_2_NPINTEN_RESET	gd32f4xx/src/gd32f4xx_exmc.c	21;"	d	file:
BANK3_NPATCFG_RESET	gd32f4xx/src/gd32f4xx_exmc.c	29;"	d	file:
BANK3_NPCTCFG_RESET	gd32f4xx/src/gd32f4xx_exmc.c	28;"	d	file:
BANK3_NPCTL_RESET	gd32f4xx/src/gd32f4xx_exmc.c	26;"	d	file:
BANK3_NPINTEN_RESET	gd32f4xx/src/gd32f4xx_exmc.c	27;"	d	file:
BANK3_PIOTCFG3_RESET	gd32f4xx/src/gd32f4xx_exmc.c	30;"	d	file:
BDCTL_REG_OFFSET	gd32f4xx/include/gd32f4xx_rcu.h	452;"	d
BDCTL_RTCSRC	gd32f4xx/include/gd32f4xx_rcu.h	989;"	d
BPCTL_BAVCA	gd32f4xx/include/gd32f4xx_ipa.h	238;"	d
BPCTL_PPF	gd32f4xx/include/gd32f4xx_ipa.h	258;"	d
BT_BAUDPSC	gd32f4xx/include/gd32f4xx_can.h	403;"	d
BT_BS1	gd32f4xx/include/gd32f4xx_can.h	406;"	d
BT_BS2	gd32f4xx/include/gd32f4xx_can.h	409;"	d
BT_MODE	gd32f4xx/include/gd32f4xx_can.h	415;"	d
BT_SJW	gd32f4xx/include/gd32f4xx_can.h	412;"	d
CALIB_DECREASE	gd32f4xx/include/gd32f4xx_rtc.h	483;"	d
CALIB_INCREASE	gd32f4xx/include/gd32f4xx_rtc.h	482;"	d
CAN0	gd32f4xx/include/gd32f4xx_can.h	18;"	d
CAN1	gd32f4xx/include/gd32f4xx_can.h	19;"	d
CAN_BIT_POS	gd32f4xx/include/gd32f4xx_can.h	287;"	d
CAN_BT	gd32f4xx/include/gd32f4xx_can.h	29;"	d
CAN_BT_BAUDPSC	gd32f4xx/include/gd32f4xx_can.h	213;"	d
CAN_BT_BS1	gd32f4xx/include/gd32f4xx_can.h	214;"	d
CAN_BT_BS1_10TQ	gd32f4xx/include/gd32f4xx_can.h	526;"	d
CAN_BT_BS1_11TQ	gd32f4xx/include/gd32f4xx_can.h	527;"	d
CAN_BT_BS1_12TQ	gd32f4xx/include/gd32f4xx_can.h	528;"	d
CAN_BT_BS1_13TQ	gd32f4xx/include/gd32f4xx_can.h	529;"	d
CAN_BT_BS1_14TQ	gd32f4xx/include/gd32f4xx_can.h	530;"	d
CAN_BT_BS1_15TQ	gd32f4xx/include/gd32f4xx_can.h	531;"	d
CAN_BT_BS1_16TQ	gd32f4xx/include/gd32f4xx_can.h	532;"	d
CAN_BT_BS1_1TQ	gd32f4xx/include/gd32f4xx_can.h	517;"	d
CAN_BT_BS1_2TQ	gd32f4xx/include/gd32f4xx_can.h	518;"	d
CAN_BT_BS1_3TQ	gd32f4xx/include/gd32f4xx_can.h	519;"	d
CAN_BT_BS1_4TQ	gd32f4xx/include/gd32f4xx_can.h	520;"	d
CAN_BT_BS1_5TQ	gd32f4xx/include/gd32f4xx_can.h	521;"	d
CAN_BT_BS1_6TQ	gd32f4xx/include/gd32f4xx_can.h	522;"	d
CAN_BT_BS1_7TQ	gd32f4xx/include/gd32f4xx_can.h	523;"	d
CAN_BT_BS1_8TQ	gd32f4xx/include/gd32f4xx_can.h	524;"	d
CAN_BT_BS1_9TQ	gd32f4xx/include/gd32f4xx_can.h	525;"	d
CAN_BT_BS2	gd32f4xx/include/gd32f4xx_can.h	215;"	d
CAN_BT_BS2_1TQ	gd32f4xx/include/gd32f4xx_can.h	535;"	d
CAN_BT_BS2_2TQ	gd32f4xx/include/gd32f4xx_can.h	536;"	d
CAN_BT_BS2_3TQ	gd32f4xx/include/gd32f4xx_can.h	537;"	d
CAN_BT_BS2_4TQ	gd32f4xx/include/gd32f4xx_can.h	538;"	d
CAN_BT_BS2_5TQ	gd32f4xx/include/gd32f4xx_can.h	539;"	d
CAN_BT_BS2_6TQ	gd32f4xx/include/gd32f4xx_can.h	540;"	d
CAN_BT_BS2_7TQ	gd32f4xx/include/gd32f4xx_can.h	541;"	d
CAN_BT_BS2_8TQ	gd32f4xx/include/gd32f4xx_can.h	542;"	d
CAN_BT_LCMOD	gd32f4xx/include/gd32f4xx_can.h	217;"	d
CAN_BT_SCMOD	gd32f4xx/include/gd32f4xx_can.h	218;"	d
CAN_BT_SJW	gd32f4xx/include/gd32f4xx_can.h	216;"	d
CAN_BT_SJW_1TQ	gd32f4xx/include/gd32f4xx_can.h	511;"	d
CAN_BT_SJW_2TQ	gd32f4xx/include/gd32f4xx_can.h	512;"	d
CAN_BT_SJW_3TQ	gd32f4xx/include/gd32f4xx_can.h	513;"	d
CAN_BT_SJW_4TQ	gd32f4xx/include/gd32f4xx_can.h	514;"	d
CAN_CTL	gd32f4xx/include/gd32f4xx_can.h	22;"	d
CAN_CTL_ABOR	gd32f4xx/include/gd32f4xx_can.h	136;"	d
CAN_CTL_ARD	gd32f4xx/include/gd32f4xx_can.h	134;"	d
CAN_CTL_AWU	gd32f4xx/include/gd32f4xx_can.h	135;"	d
CAN_CTL_DFZ	gd32f4xx/include/gd32f4xx_can.h	139;"	d
CAN_CTL_IWMOD	gd32f4xx/include/gd32f4xx_can.h	130;"	d
CAN_CTL_RFOD	gd32f4xx/include/gd32f4xx_can.h	133;"	d
CAN_CTL_SLPWMOD	gd32f4xx/include/gd32f4xx_can.h	131;"	d
CAN_CTL_SWRST	gd32f4xx/include/gd32f4xx_can.h	138;"	d
CAN_CTL_TFO	gd32f4xx/include/gd32f4xx_can.h	132;"	d
CAN_CTL_TTC	gd32f4xx/include/gd32f4xx_can.h	137;"	d
CAN_EFID_MASK	gd32f4xx/include/gd32f4xx_can.h	562;"	d
CAN_ERR	gd32f4xx/include/gd32f4xx_can.h	28;"	d
CAN_ERRN_0	gd32f4xx/include/gd32f4xx_can.h	493;"	d
CAN_ERRN_1	gd32f4xx/include/gd32f4xx_can.h	494;"	d
CAN_ERRN_2	gd32f4xx/include/gd32f4xx_can.h	495;"	d
CAN_ERRN_3	gd32f4xx/include/gd32f4xx_can.h	496;"	d
CAN_ERRN_4	gd32f4xx/include/gd32f4xx_can.h	497;"	d
CAN_ERRN_5	gd32f4xx/include/gd32f4xx_can.h	498;"	d
CAN_ERRN_6	gd32f4xx/include/gd32f4xx_can.h	499;"	d
CAN_ERRN_7	gd32f4xx/include/gd32f4xx_can.h	500;"	d
CAN_ERROR_ACK	gd32f4xx/include/gd32f4xx_can.h	/^    CAN_ERROR_ACK,                                                      \/*!< ACK error *\/$/;"	e	enum:__anon79
CAN_ERROR_BITDOMINANTER	gd32f4xx/include/gd32f4xx_can.h	/^    CAN_ERROR_BITDOMINANTER,                                            \/*!< bit dominant error *\/$/;"	e	enum:__anon79
CAN_ERROR_BITRECESSIVE	gd32f4xx/include/gd32f4xx_can.h	/^    CAN_ERROR_BITRECESSIVE,                                             \/*!< bit recessive error *\/$/;"	e	enum:__anon79
CAN_ERROR_CRC	gd32f4xx/include/gd32f4xx_can.h	/^    CAN_ERROR_CRC,                                                      \/*!< CRC error *\/$/;"	e	enum:__anon79
CAN_ERROR_FILL	gd32f4xx/include/gd32f4xx_can.h	/^    CAN_ERROR_FILL,                                                     \/*!< fill error *\/$/;"	e	enum:__anon79
CAN_ERROR_FORMATE	gd32f4xx/include/gd32f4xx_can.h	/^    CAN_ERROR_FORMATE,                                                  \/*!< format error *\/$/;"	e	enum:__anon79
CAN_ERROR_NONE	gd32f4xx/include/gd32f4xx_can.h	/^    CAN_ERROR_NONE = 0,                                                 \/*!< no error *\/$/;"	e	enum:__anon79
CAN_ERROR_SOFTWARECFG	gd32f4xx/include/gd32f4xx_can.h	/^    CAN_ERROR_SOFTWARECFG                                               \/*!< software configure *\/$/;"	e	enum:__anon79
CAN_ERR_BOERR	gd32f4xx/include/gd32f4xx_can.h	207;"	d
CAN_ERR_ERRN	gd32f4xx/include/gd32f4xx_can.h	208;"	d
CAN_ERR_PERR	gd32f4xx/include/gd32f4xx_can.h	206;"	d
CAN_ERR_RECNT	gd32f4xx/include/gd32f4xx_can.h	210;"	d
CAN_ERR_TECNT	gd32f4xx/include/gd32f4xx_can.h	209;"	d
CAN_ERR_WERR	gd32f4xx/include/gd32f4xx_can.h	205;"	d
CAN_F0DATA0	gd32f4xx/include/gd32f4xx_can.h	55;"	d
CAN_F0DATA1	gd32f4xx/include/gd32f4xx_can.h	83;"	d
CAN_F10DATA0	gd32f4xx/include/gd32f4xx_can.h	65;"	d
CAN_F10DATA1	gd32f4xx/include/gd32f4xx_can.h	93;"	d
CAN_F11DATA0	gd32f4xx/include/gd32f4xx_can.h	66;"	d
CAN_F11DATA1	gd32f4xx/include/gd32f4xx_can.h	94;"	d
CAN_F12DATA0	gd32f4xx/include/gd32f4xx_can.h	67;"	d
CAN_F12DATA1	gd32f4xx/include/gd32f4xx_can.h	95;"	d
CAN_F13DATA0	gd32f4xx/include/gd32f4xx_can.h	68;"	d
CAN_F13DATA1	gd32f4xx/include/gd32f4xx_can.h	96;"	d
CAN_F14DATA0	gd32f4xx/include/gd32f4xx_can.h	69;"	d
CAN_F14DATA1	gd32f4xx/include/gd32f4xx_can.h	97;"	d
CAN_F15DATA0	gd32f4xx/include/gd32f4xx_can.h	70;"	d
CAN_F15DATA1	gd32f4xx/include/gd32f4xx_can.h	98;"	d
CAN_F16DATA0	gd32f4xx/include/gd32f4xx_can.h	71;"	d
CAN_F16DATA1	gd32f4xx/include/gd32f4xx_can.h	99;"	d
CAN_F17DATA0	gd32f4xx/include/gd32f4xx_can.h	72;"	d
CAN_F17DATA1	gd32f4xx/include/gd32f4xx_can.h	100;"	d
CAN_F18DATA0	gd32f4xx/include/gd32f4xx_can.h	73;"	d
CAN_F18DATA1	gd32f4xx/include/gd32f4xx_can.h	101;"	d
CAN_F19DATA0	gd32f4xx/include/gd32f4xx_can.h	74;"	d
CAN_F19DATA1	gd32f4xx/include/gd32f4xx_can.h	102;"	d
CAN_F1DATA0	gd32f4xx/include/gd32f4xx_can.h	56;"	d
CAN_F1DATA1	gd32f4xx/include/gd32f4xx_can.h	84;"	d
CAN_F20DATA0	gd32f4xx/include/gd32f4xx_can.h	75;"	d
CAN_F20DATA1	gd32f4xx/include/gd32f4xx_can.h	103;"	d
CAN_F21DATA0	gd32f4xx/include/gd32f4xx_can.h	76;"	d
CAN_F21DATA1	gd32f4xx/include/gd32f4xx_can.h	104;"	d
CAN_F22DATA0	gd32f4xx/include/gd32f4xx_can.h	77;"	d
CAN_F22DATA1	gd32f4xx/include/gd32f4xx_can.h	105;"	d
CAN_F23DATA0	gd32f4xx/include/gd32f4xx_can.h	78;"	d
CAN_F23DATA1	gd32f4xx/include/gd32f4xx_can.h	106;"	d
CAN_F24DATA0	gd32f4xx/include/gd32f4xx_can.h	79;"	d
CAN_F24DATA1	gd32f4xx/include/gd32f4xx_can.h	107;"	d
CAN_F25DATA0	gd32f4xx/include/gd32f4xx_can.h	80;"	d
CAN_F25DATA1	gd32f4xx/include/gd32f4xx_can.h	108;"	d
CAN_F26DATA0	gd32f4xx/include/gd32f4xx_can.h	81;"	d
CAN_F26DATA1	gd32f4xx/include/gd32f4xx_can.h	109;"	d
CAN_F27DATA0	gd32f4xx/include/gd32f4xx_can.h	82;"	d
CAN_F27DATA1	gd32f4xx/include/gd32f4xx_can.h	110;"	d
CAN_F2DATA0	gd32f4xx/include/gd32f4xx_can.h	57;"	d
CAN_F2DATA1	gd32f4xx/include/gd32f4xx_can.h	85;"	d
CAN_F3DATA0	gd32f4xx/include/gd32f4xx_can.h	58;"	d
CAN_F3DATA1	gd32f4xx/include/gd32f4xx_can.h	86;"	d
CAN_F4DATA0	gd32f4xx/include/gd32f4xx_can.h	59;"	d
CAN_F4DATA1	gd32f4xx/include/gd32f4xx_can.h	87;"	d
CAN_F5DATA0	gd32f4xx/include/gd32f4xx_can.h	60;"	d
CAN_F5DATA1	gd32f4xx/include/gd32f4xx_can.h	88;"	d
CAN_F6DATA0	gd32f4xx/include/gd32f4xx_can.h	61;"	d
CAN_F6DATA1	gd32f4xx/include/gd32f4xx_can.h	89;"	d
CAN_F7DATA0	gd32f4xx/include/gd32f4xx_can.h	62;"	d
CAN_F7DATA1	gd32f4xx/include/gd32f4xx_can.h	90;"	d
CAN_F8DATA0	gd32f4xx/include/gd32f4xx_can.h	63;"	d
CAN_F8DATA1	gd32f4xx/include/gd32f4xx_can.h	91;"	d
CAN_F9DATA0	gd32f4xx/include/gd32f4xx_can.h	64;"	d
CAN_F9DATA1	gd32f4xx/include/gd32f4xx_can.h	92;"	d
CAN_FAFIFO	gd32f4xx/include/gd32f4xx_can.h	53;"	d
CAN_FAFIFOR_FAF	gd32f4xx/include/gd32f4xx_can.h	278;"	d
CAN_FCTL	gd32f4xx/include/gd32f4xx_can.h	50;"	d
CAN_FCTL_FLD	gd32f4xx/include/gd32f4xx_can.h	268;"	d
CAN_FCTL_HBC1F	gd32f4xx/include/gd32f4xx_can.h	269;"	d
CAN_FDATA0	gd32f4xx/include/gd32f4xx_can.h	119;"	d
CAN_FDATA1	gd32f4xx/include/gd32f4xx_can.h	120;"	d
CAN_FF_EXTENDED	gd32f4xx/include/gd32f4xx_can.h	552;"	d
CAN_FF_STANDARD	gd32f4xx/include/gd32f4xx_can.h	551;"	d
CAN_FIFO0	gd32f4xx/include/gd32f4xx_can.h	555;"	d
CAN_FIFO1	gd32f4xx/include/gd32f4xx_can.h	556;"	d
CAN_FILTERBITS_16BIT	gd32f4xx/include/gd32f4xx_can.h	570;"	d
CAN_FILTERBITS_32BIT	gd32f4xx/include/gd32f4xx_can.h	571;"	d
CAN_FILTERMODE_LIST	gd32f4xx/include/gd32f4xx_can.h	575;"	d
CAN_FILTERMODE_MASK	gd32f4xx/include/gd32f4xx_can.h	574;"	d
CAN_FILTER_MASK_16BITS	gd32f4xx/include/gd32f4xx_can.h	578;"	d
CAN_FLAG_BOERR	gd32f4xx/include/gd32f4xx_can.h	/^    CAN_FLAG_BOERR = CAN_REGIDX_BIT(ERR_REG_OFFSET, 2U),                \/*!< bus-off error *\/ $/;"	e	enum:__anon73
CAN_FLAG_MTE0	gd32f4xx/include/gd32f4xx_can.h	/^    CAN_FLAG_MTE0 = CAN_REGIDX_BIT(TSTAT_REG_OFFSET, 3U),               \/*!< mailbox 0 transmit error *\/ $/;"	e	enum:__anon73
CAN_FLAG_MTE1	gd32f4xx/include/gd32f4xx_can.h	/^    CAN_FLAG_MTE1 = CAN_REGIDX_BIT(TSTAT_REG_OFFSET, 11U),              \/*!< mailbox 1 transmit error *\/ $/;"	e	enum:__anon73
CAN_FLAG_MTE2	gd32f4xx/include/gd32f4xx_can.h	/^    CAN_FLAG_MTE2 = CAN_REGIDX_BIT(TSTAT_REG_OFFSET, 19U),              \/*!< mailbox 2 transmit error *\/ $/;"	e	enum:__anon73
CAN_FLAG_MTF0	gd32f4xx/include/gd32f4xx_can.h	/^    CAN_FLAG_MTF0 = CAN_REGIDX_BIT(TSTAT_REG_OFFSET, 0U),               \/*!< mailbox 0 transmit finished *\/ $/;"	e	enum:__anon73
CAN_FLAG_MTF1	gd32f4xx/include/gd32f4xx_can.h	/^    CAN_FLAG_MTF1 = CAN_REGIDX_BIT(TSTAT_REG_OFFSET, 8U),               \/*!< mailbox 1 transmit finished *\/ $/;"	e	enum:__anon73
CAN_FLAG_MTF2	gd32f4xx/include/gd32f4xx_can.h	/^    CAN_FLAG_MTF2 = CAN_REGIDX_BIT(TSTAT_REG_OFFSET, 16U),              \/*!< mailbox 2 transmit finished *\/ $/;"	e	enum:__anon73
CAN_FLAG_PERR	gd32f4xx/include/gd32f4xx_can.h	/^    CAN_FLAG_PERR = CAN_REGIDX_BIT(ERR_REG_OFFSET, 1U),                 \/*!< passive error *\/ $/;"	e	enum:__anon73
CAN_FLAG_RFF0	gd32f4xx/include/gd32f4xx_can.h	/^    CAN_FLAG_RFF0 = CAN_REGIDX_BIT(RFIFO0_REG_OFFSET, 3U),              \/*!< receive FIFO0 full *\/ $/;"	e	enum:__anon73
CAN_FLAG_RFF1	gd32f4xx/include/gd32f4xx_can.h	/^    CAN_FLAG_RFF1 = CAN_REGIDX_BIT(RFIFO1_REG_OFFSET, 3U),              \/*!< receive FIFO1 full *\/ $/;"	e	enum:__anon73
CAN_FLAG_RFO0	gd32f4xx/include/gd32f4xx_can.h	/^    CAN_FLAG_RFO0 = CAN_REGIDX_BIT(RFIFO0_REG_OFFSET, 4U),              \/*!< receive FIFO0 overfull *\/ $/;"	e	enum:__anon73
CAN_FLAG_RFO1	gd32f4xx/include/gd32f4xx_can.h	/^    CAN_FLAG_RFO1 = CAN_REGIDX_BIT(RFIFO1_REG_OFFSET, 4U),              \/*!< receive FIFO1 overfull *\/ $/;"	e	enum:__anon73
CAN_FLAG_WERR	gd32f4xx/include/gd32f4xx_can.h	/^    CAN_FLAG_WERR = CAN_REGIDX_BIT(ERR_REG_OFFSET, 0U),                 \/*!< warning error *\/ $/;"	e	enum:__anon73
CAN_FMCFG	gd32f4xx/include/gd32f4xx_can.h	51;"	d
CAN_FMCFG_FMOD	gd32f4xx/include/gd32f4xx_can.h	272;"	d
CAN_FSCFG	gd32f4xx/include/gd32f4xx_can.h	52;"	d
CAN_FSCFG_FS	gd32f4xx/include/gd32f4xx_can.h	275;"	d
CAN_FT_DATA	gd32f4xx/include/gd32f4xx_can.h	581;"	d
CAN_FT_REMOTE	gd32f4xx/include/gd32f4xx_can.h	582;"	d
CAN_FW	gd32f4xx/include/gd32f4xx_can.h	54;"	d
CAN_FW_FW	gd32f4xx/include/gd32f4xx_can.h	281;"	d
CAN_INTEN	gd32f4xx/include/gd32f4xx_can.h	27;"	d
CAN_INTEN_BOIE	gd32f4xx/include/gd32f4xx_can.h	198;"	d
CAN_INTEN_ERRIE	gd32f4xx/include/gd32f4xx_can.h	200;"	d
CAN_INTEN_ERRNIE	gd32f4xx/include/gd32f4xx_can.h	199;"	d
CAN_INTEN_PERRIE	gd32f4xx/include/gd32f4xx_can.h	197;"	d
CAN_INTEN_RFFIE0	gd32f4xx/include/gd32f4xx_can.h	191;"	d
CAN_INTEN_RFFIE1	gd32f4xx/include/gd32f4xx_can.h	194;"	d
CAN_INTEN_RFNEIE0	gd32f4xx/include/gd32f4xx_can.h	190;"	d
CAN_INTEN_RFNEIE1	gd32f4xx/include/gd32f4xx_can.h	193;"	d
CAN_INTEN_RFOIE0	gd32f4xx/include/gd32f4xx_can.h	192;"	d
CAN_INTEN_RFOIE1	gd32f4xx/include/gd32f4xx_can.h	195;"	d
CAN_INTEN_SLPWIE	gd32f4xx/include/gd32f4xx_can.h	202;"	d
CAN_INTEN_TMEIE	gd32f4xx/include/gd32f4xx_can.h	189;"	d
CAN_INTEN_WERRIE	gd32f4xx/include/gd32f4xx_can.h	196;"	d
CAN_INTEN_WUIE	gd32f4xx/include/gd32f4xx_can.h	201;"	d
CAN_INT_ERRIF	gd32f4xx/include/gd32f4xx_can.h	/^    CAN_INT_ERRIF = CAN_REGIDX_BIT(STAT_REG_OFFSET, 2U),                \/*!< error interrupt flag *\/ $/;"	e	enum:__anon74
CAN_INT_SLPIF	gd32f4xx/include/gd32f4xx_can.h	/^    CAN_INT_SLPIF = CAN_REGIDX_BIT(STAT_REG_OFFSET, 4U),                \/*!< status change interrupt flag of sleep working mode entering *\/ $/;"	e	enum:__anon74
CAN_INT_WUIF	gd32f4xx/include/gd32f4xx_can.h	/^    CAN_INT_WUIF = CAN_REGIDX_BIT(STAT_REG_OFFSET, 3U),                 \/*!< status change interrupt flag of wakeup from sleep working mode *\/ $/;"	e	enum:__anon74
CAN_LOOPBACK_MODE	gd32f4xx/include/gd32f4xx_can.h	506;"	d
CAN_MAILBOX0	gd32f4xx/include/gd32f4xx_can.h	545;"	d
CAN_MAILBOX1	gd32f4xx/include/gd32f4xx_can.h	546;"	d
CAN_MAILBOX2	gd32f4xx/include/gd32f4xx_can.h	547;"	d
CAN_MODE_INITIALIZE	gd32f4xx/include/gd32f4xx_can.h	565;"	d
CAN_MODE_NORMAL	gd32f4xx/include/gd32f4xx_can.h	566;"	d
CAN_MODE_SLEEP	gd32f4xx/include/gd32f4xx_can.h	567;"	d
CAN_NOMAILBOX	gd32f4xx/include/gd32f4xx_can.h	548;"	d
CAN_NORMAL_MODE	gd32f4xx/include/gd32f4xx_can.h	505;"	d
CAN_REGIDX_BIT	gd32f4xx/include/gd32f4xx_can.h	285;"	d
CAN_REG_VAL	gd32f4xx/include/gd32f4xx_can.h	286;"	d
CAN_RFIFO0	gd32f4xx/include/gd32f4xx_can.h	25;"	d
CAN_RFIFO0_RFD0	gd32f4xx/include/gd32f4xx_can.h	180;"	d
CAN_RFIFO0_RFF0	gd32f4xx/include/gd32f4xx_can.h	178;"	d
CAN_RFIFO0_RFL0	gd32f4xx/include/gd32f4xx_can.h	177;"	d
CAN_RFIFO0_RFO0	gd32f4xx/include/gd32f4xx_can.h	179;"	d
CAN_RFIFO1	gd32f4xx/include/gd32f4xx_can.h	26;"	d
CAN_RFIFO1_RFD1	gd32f4xx/include/gd32f4xx_can.h	186;"	d
CAN_RFIFO1_RFF1	gd32f4xx/include/gd32f4xx_can.h	184;"	d
CAN_RFIFO1_RFL1	gd32f4xx/include/gd32f4xx_can.h	183;"	d
CAN_RFIFO1_RFO1	gd32f4xx/include/gd32f4xx_can.h	185;"	d
CAN_RFIFOMDATA0	gd32f4xx/include/gd32f4xx_can.h	125;"	d
CAN_RFIFOMDATA00	gd32f4xx/include/gd32f4xx_can.h	44;"	d
CAN_RFIFOMDATA01	gd32f4xx/include/gd32f4xx_can.h	48;"	d
CAN_RFIFOMDATA0_DB0	gd32f4xx/include/gd32f4xx_can.h	256;"	d
CAN_RFIFOMDATA0_DB1	gd32f4xx/include/gd32f4xx_can.h	257;"	d
CAN_RFIFOMDATA0_DB2	gd32f4xx/include/gd32f4xx_can.h	258;"	d
CAN_RFIFOMDATA0_DB3	gd32f4xx/include/gd32f4xx_can.h	259;"	d
CAN_RFIFOMDATA1	gd32f4xx/include/gd32f4xx_can.h	126;"	d
CAN_RFIFOMDATA10	gd32f4xx/include/gd32f4xx_can.h	45;"	d
CAN_RFIFOMDATA11	gd32f4xx/include/gd32f4xx_can.h	49;"	d
CAN_RFIFOMDATA1_DB4	gd32f4xx/include/gd32f4xx_can.h	262;"	d
CAN_RFIFOMDATA1_DB5	gd32f4xx/include/gd32f4xx_can.h	263;"	d
CAN_RFIFOMDATA1_DB6	gd32f4xx/include/gd32f4xx_can.h	264;"	d
CAN_RFIFOMDATA1_DB7	gd32f4xx/include/gd32f4xx_can.h	265;"	d
CAN_RFIFOMI	gd32f4xx/include/gd32f4xx_can.h	123;"	d
CAN_RFIFOMI0	gd32f4xx/include/gd32f4xx_can.h	42;"	d
CAN_RFIFOMI1	gd32f4xx/include/gd32f4xx_can.h	46;"	d
CAN_RFIFOMI_EFID	gd32f4xx/include/gd32f4xx_can.h	247;"	d
CAN_RFIFOMI_FF	gd32f4xx/include/gd32f4xx_can.h	246;"	d
CAN_RFIFOMI_FT	gd32f4xx/include/gd32f4xx_can.h	245;"	d
CAN_RFIFOMI_SFID	gd32f4xx/include/gd32f4xx_can.h	248;"	d
CAN_RFIFOMP	gd32f4xx/include/gd32f4xx_can.h	124;"	d
CAN_RFIFOMP0	gd32f4xx/include/gd32f4xx_can.h	43;"	d
CAN_RFIFOMP1	gd32f4xx/include/gd32f4xx_can.h	47;"	d
CAN_RFIFOMP_DLENC	gd32f4xx/include/gd32f4xx_can.h	251;"	d
CAN_RFIFOMP_FI	gd32f4xx/include/gd32f4xx_can.h	252;"	d
CAN_RFIFOMP_TS	gd32f4xx/include/gd32f4xx_can.h	253;"	d
CAN_RFIFO_RFL0_MASK	gd32f4xx/include/gd32f4xx_can.h	559;"	d
CAN_SFID_MASK	gd32f4xx/include/gd32f4xx_can.h	561;"	d
CAN_SILENT_LOOPBACK_MODE	gd32f4xx/include/gd32f4xx_can.h	508;"	d
CAN_SILENT_MODE	gd32f4xx/include/gd32f4xx_can.h	507;"	d
CAN_STAT	gd32f4xx/include/gd32f4xx_can.h	23;"	d
CAN_STATE_PENDING	gd32f4xx/include/gd32f4xx_can.h	502;"	d
CAN_STAT_ERRIF	gd32f4xx/include/gd32f4xx_can.h	144;"	d
CAN_STAT_IWS	gd32f4xx/include/gd32f4xx_can.h	142;"	d
CAN_STAT_LASTRX	gd32f4xx/include/gd32f4xx_can.h	149;"	d
CAN_STAT_RS	gd32f4xx/include/gd32f4xx_can.h	148;"	d
CAN_STAT_RXL	gd32f4xx/include/gd32f4xx_can.h	150;"	d
CAN_STAT_SLPIF	gd32f4xx/include/gd32f4xx_can.h	146;"	d
CAN_STAT_SLPWS	gd32f4xx/include/gd32f4xx_can.h	143;"	d
CAN_STAT_TS	gd32f4xx/include/gd32f4xx_can.h	147;"	d
CAN_STAT_WUIF	gd32f4xx/include/gd32f4xx_can.h	145;"	d
CAN_TIMEOUT	gd32f4xx/include/gd32f4xx_can.h	585;"	d
CAN_TMDATA0	gd32f4xx/include/gd32f4xx_can.h	115;"	d
CAN_TMDATA00	gd32f4xx/include/gd32f4xx_can.h	32;"	d
CAN_TMDATA01	gd32f4xx/include/gd32f4xx_can.h	36;"	d
CAN_TMDATA02	gd32f4xx/include/gd32f4xx_can.h	40;"	d
CAN_TMDATA0_DB0	gd32f4xx/include/gd32f4xx_can.h	233;"	d
CAN_TMDATA0_DB1	gd32f4xx/include/gd32f4xx_can.h	234;"	d
CAN_TMDATA0_DB2	gd32f4xx/include/gd32f4xx_can.h	235;"	d
CAN_TMDATA0_DB3	gd32f4xx/include/gd32f4xx_can.h	236;"	d
CAN_TMDATA1	gd32f4xx/include/gd32f4xx_can.h	116;"	d
CAN_TMDATA10	gd32f4xx/include/gd32f4xx_can.h	33;"	d
CAN_TMDATA11	gd32f4xx/include/gd32f4xx_can.h	37;"	d
CAN_TMDATA12	gd32f4xx/include/gd32f4xx_can.h	41;"	d
CAN_TMDATA1_DB4	gd32f4xx/include/gd32f4xx_can.h	239;"	d
CAN_TMDATA1_DB5	gd32f4xx/include/gd32f4xx_can.h	240;"	d
CAN_TMDATA1_DB6	gd32f4xx/include/gd32f4xx_can.h	241;"	d
CAN_TMDATA1_DB7	gd32f4xx/include/gd32f4xx_can.h	242;"	d
CAN_TMI	gd32f4xx/include/gd32f4xx_can.h	113;"	d
CAN_TMI0	gd32f4xx/include/gd32f4xx_can.h	30;"	d
CAN_TMI1	gd32f4xx/include/gd32f4xx_can.h	34;"	d
CAN_TMI2	gd32f4xx/include/gd32f4xx_can.h	38;"	d
CAN_TMI_EFID	gd32f4xx/include/gd32f4xx_can.h	224;"	d
CAN_TMI_FF	gd32f4xx/include/gd32f4xx_can.h	223;"	d
CAN_TMI_FT	gd32f4xx/include/gd32f4xx_can.h	222;"	d
CAN_TMI_SFID	gd32f4xx/include/gd32f4xx_can.h	225;"	d
CAN_TMI_TEN	gd32f4xx/include/gd32f4xx_can.h	221;"	d
CAN_TMP	gd32f4xx/include/gd32f4xx_can.h	114;"	d
CAN_TMP0	gd32f4xx/include/gd32f4xx_can.h	31;"	d
CAN_TMP1	gd32f4xx/include/gd32f4xx_can.h	35;"	d
CAN_TMP2	gd32f4xx/include/gd32f4xx_can.h	39;"	d
CAN_TMP_DLENC	gd32f4xx/include/gd32f4xx_can.h	228;"	d
CAN_TMP_TS	gd32f4xx/include/gd32f4xx_can.h	230;"	d
CAN_TMP_TSEN	gd32f4xx/include/gd32f4xx_can.h	229;"	d
CAN_TRANSMIT_FAILED	gd32f4xx/include/gd32f4xx_can.h	/^    CAN_TRANSMIT_FAILED = 0,                                            \/*!< CAN transmitted failure *\/$/;"	e	enum:__anon80
CAN_TRANSMIT_NOMAILBOX	gd32f4xx/include/gd32f4xx_can.h	/^    CAN_TRANSMIT_NOMAILBOX = 4,                                         \/*!< no empty mailbox to be used for CAN *\/$/;"	e	enum:__anon80
CAN_TRANSMIT_OK	gd32f4xx/include/gd32f4xx_can.h	/^    CAN_TRANSMIT_OK = 1,                                                \/*!< CAN transmitted success *\/$/;"	e	enum:__anon80
CAN_TRANSMIT_PENDING	gd32f4xx/include/gd32f4xx_can.h	/^    CAN_TRANSMIT_PENDING = 2,                                           \/*!< CAN transmitted pending *\/$/;"	e	enum:__anon80
CAN_TSTAT	gd32f4xx/include/gd32f4xx_can.h	24;"	d
CAN_TSTAT_MAL0	gd32f4xx/include/gd32f4xx_can.h	155;"	d
CAN_TSTAT_MAL1	gd32f4xx/include/gd32f4xx_can.h	160;"	d
CAN_TSTAT_MAL2	gd32f4xx/include/gd32f4xx_can.h	165;"	d
CAN_TSTAT_MST0	gd32f4xx/include/gd32f4xx_can.h	157;"	d
CAN_TSTAT_MST1	gd32f4xx/include/gd32f4xx_can.h	162;"	d
CAN_TSTAT_MST2	gd32f4xx/include/gd32f4xx_can.h	167;"	d
CAN_TSTAT_MTE0	gd32f4xx/include/gd32f4xx_can.h	156;"	d
CAN_TSTAT_MTE1	gd32f4xx/include/gd32f4xx_can.h	161;"	d
CAN_TSTAT_MTE2	gd32f4xx/include/gd32f4xx_can.h	166;"	d
CAN_TSTAT_MTF0	gd32f4xx/include/gd32f4xx_can.h	153;"	d
CAN_TSTAT_MTF1	gd32f4xx/include/gd32f4xx_can.h	158;"	d
CAN_TSTAT_MTF2	gd32f4xx/include/gd32f4xx_can.h	163;"	d
CAN_TSTAT_MTFNERR0	gd32f4xx/include/gd32f4xx_can.h	154;"	d
CAN_TSTAT_MTFNERR1	gd32f4xx/include/gd32f4xx_can.h	159;"	d
CAN_TSTAT_MTFNERR2	gd32f4xx/include/gd32f4xx_can.h	164;"	d
CAN_TSTAT_NUM	gd32f4xx/include/gd32f4xx_can.h	168;"	d
CAN_TSTAT_TME0	gd32f4xx/include/gd32f4xx_can.h	169;"	d
CAN_TSTAT_TME1	gd32f4xx/include/gd32f4xx_can.h	170;"	d
CAN_TSTAT_TME2	gd32f4xx/include/gd32f4xx_can.h	171;"	d
CAN_TSTAT_TMLS0	gd32f4xx/include/gd32f4xx_can.h	172;"	d
CAN_TSTAT_TMLS1	gd32f4xx/include/gd32f4xx_can.h	173;"	d
CAN_TSTAT_TMLS2	gd32f4xx/include/gd32f4xx_can.h	174;"	d
CCHP_PROT	gd32f4xx/include/gd32f4xx_timer.h	421;"	d
CFG0_AHBPSC	gd32f4xx/include/gd32f4xx_rcu.h	802;"	d
CFG0_APB1PSC	gd32f4xx/include/gd32f4xx_rcu.h	814;"	d
CFG0_APB2PSC	gd32f4xx/include/gd32f4xx_rcu.h	822;"	d
CFG0_CKOUT0DIV	gd32f4xx/include/gd32f4xx_rcu.h	875;"	d
CFG0_CKOUT0SEL	gd32f4xx/include/gd32f4xx_rcu.h	864;"	d
CFG0_CKOUT1DIV	gd32f4xx/include/gd32f4xx_rcu.h	883;"	d
CFG0_CKOUT1SEL	gd32f4xx/include/gd32f4xx_rcu.h	891;"	d
CFG0_REG_OFFSET	gd32f4xx/include/gd32f4xx_rcu.h	461;"	d
CFG0_RTCDIV	gd32f4xx/include/gd32f4xx_rcu.h	830;"	d
CFG0_SCS	gd32f4xx/include/gd32f4xx_rcu.h	790;"	d
CFG0_SCSS	gd32f4xx/include/gd32f4xx_rcu.h	796;"	d
CFG1_PLLI2SQDIV	gd32f4xx/include/gd32f4xx_rcu.h	899;"	d
CFG1_PLLSAIRDIV	gd32f4xx/include/gd32f4xx_rcu.h	934;"	d
CFG1_REG_OFFSET	gd32f4xx/include/gd32f4xx_rcu.h	465;"	d
CFG_PSC	gd32f4xx/include/gd32f4xx_wwdgt.h	39;"	d
CFG_WIN	gd32f4xx/src/gd32f4xx_wwdgt.c	17;"	d	file:
CHCTL_MBURST	gd32f4xx/include/gd32f4xx_dma.h	224;"	d
CHCTL_MWIDTH	gd32f4xx/include/gd32f4xx_dma.h	245;"	d
CHCTL_PBURST	gd32f4xx/include/gd32f4xx_dma.h	231;"	d
CHCTL_PERIEN	gd32f4xx/include/gd32f4xx_dma.h	213;"	d
CHCTL_PRIO	gd32f4xx/include/gd32f4xx_dma.h	238;"	d
CHCTL_PWIDTH	gd32f4xx/include/gd32f4xx_dma.h	251;"	d
CHCTL_TM	gd32f4xx/include/gd32f4xx_dma.h	257;"	d
CHC_BCM	gd32f4xx/include/gd32f4xx_usart.h	295;"	d
CHC_HCM	gd32f4xx/include/gd32f4xx_usart.h	305;"	d
CHC_PCM	gd32f4xx/include/gd32f4xx_usart.h	300;"	d
CHC_REG_OFFSET	gd32f4xx/include/gd32f4xx_usart.h	140;"	d
CHECK_PLLI2S_N_VALID	gd32f4xx/include/gd32f4xx_rcu.h	1026;"	d
CHECK_PLLI2S_PSC_VALID	gd32f4xx/include/gd32f4xx_rcu.h	1025;"	d
CHECK_PLLI2S_Q_VALID	gd32f4xx/include/gd32f4xx_rcu.h	1027;"	d
CHECK_PLLI2S_R_VALID	gd32f4xx/include/gd32f4xx_rcu.h	1028;"	d
CHECK_PLLSAI_N_VALID	gd32f4xx/include/gd32f4xx_rcu.h	1030;"	d
CHECK_PLLSAI_P_VALID	gd32f4xx/include/gd32f4xx_rcu.h	1031;"	d
CHECK_PLLSAI_Q_VALID	gd32f4xx/include/gd32f4xx_rcu.h	1032;"	d
CHECK_PLLSAI_R_VALID	gd32f4xx/include/gd32f4xx_rcu.h	1033;"	d
CHECK_PLL_N_VALID	gd32f4xx/include/gd32f4xx_rcu.h	979;"	d
CHECK_PLL_PSC_VALID	gd32f4xx/include/gd32f4xx_rcu.h	978;"	d
CHECK_PLL_P_VALID	gd32f4xx/include/gd32f4xx_rcu.h	980;"	d
CHECK_PLL_Q_VALID	gd32f4xx/include/gd32f4xx_rcu.h	981;"	d
CHFCTL_FCCV	gd32f4xx/include/gd32f4xx_dma.h	263;"	d
CHXCTL_PERIEN_OFFSET	gd32f4xx/src/gd32f4xx_dma.c	15;"	d	file:
CKCFG_DTCY	gd32f4xx/include/gd32f4xx_i2c.h	235;"	d
CK_AHB	gd32f4xx/include/gd32f4xx_rcu.h	/^    CK_AHB,                                                                 \/*!< AHB clock *\/$/;"	e	enum:__anon62
CK_APB1	gd32f4xx/include/gd32f4xx_rcu.h	/^    CK_APB1,                                                                \/*!< APB1 clock *\/$/;"	e	enum:__anon62
CK_APB2	gd32f4xx/include/gd32f4xx_rcu.h	/^    CK_APB2,                                                                \/*!< APB2 clock *\/$/;"	e	enum:__anon62
CK_SYS	gd32f4xx/include/gd32f4xx_rcu.h	/^    CK_SYS      = 0,                                                        \/*!< system clock *\/$/;"	e	enum:__anon62
CLKCTL_BUSMODE	gd32f4xx/include/gd32f4xx_sdio.h	214;"	d
CLT2_CTSEN	gd32f4xx/include/gd32f4xx_usart.h	275;"	d
CLT2_DENR	gd32f4xx/include/gd32f4xx_usart.h	260;"	d
CLT2_DENT	gd32f4xx/include/gd32f4xx_usart.h	265;"	d
CLT2_RTSEN	gd32f4xx/include/gd32f4xx_usart.h	270;"	d
CMDCTL_CMDRESP	gd32f4xx/include/gd32f4xx_sdio.h	232;"	d
CRC	gd32f4xx/include/gd32f4xx_crc.h	18;"	d
CRC_CTL	gd32f4xx/include/gd32f4xx_crc.h	23;"	d
CRC_CTL_RST	gd32f4xx/include/gd32f4xx_crc.h	33;"	d
CRC_DATA	gd32f4xx/include/gd32f4xx_crc.h	21;"	d
CRC_DATA_DATA	gd32f4xx/include/gd32f4xx_crc.h	27;"	d
CRC_FDATA	gd32f4xx/include/gd32f4xx_crc.h	22;"	d
CRC_FDATA_FDATA	gd32f4xx/include/gd32f4xx_crc.h	30;"	d
CS_BLDOON	gd32f4xx/include/gd32f4xx_pmu.h	96;"	d
CS_LDRF	gd32f4xx/include/gd32f4xx_pmu.h	91;"	d
CTC	gd32f4xx/include/gd32f4xx_ctc.h	18;"	d
CTC_CTL0	gd32f4xx/include/gd32f4xx_ctc.h	21;"	d
CTC_CTL0_AUTOTRIM	gd32f4xx/include/gd32f4xx_ctc.h	33;"	d
CTC_CTL0_CKOKIE	gd32f4xx/include/gd32f4xx_ctc.h	28;"	d
CTC_CTL0_CKWARNIE	gd32f4xx/include/gd32f4xx_ctc.h	29;"	d
CTC_CTL0_CNTEN	gd32f4xx/include/gd32f4xx_ctc.h	32;"	d
CTC_CTL0_EREFIE	gd32f4xx/include/gd32f4xx_ctc.h	31;"	d
CTC_CTL0_ERRIE	gd32f4xx/include/gd32f4xx_ctc.h	30;"	d
CTC_CTL0_SWREFPUL	gd32f4xx/include/gd32f4xx_ctc.h	34;"	d
CTC_CTL0_TRIMVALUE	gd32f4xx/include/gd32f4xx_ctc.h	35;"	d
CTC_CTL1	gd32f4xx/include/gd32f4xx_ctc.h	22;"	d
CTC_CTL1_CKLIM	gd32f4xx/include/gd32f4xx_ctc.h	39;"	d
CTC_CTL1_REFPOL	gd32f4xx/include/gd32f4xx_ctc.h	43;"	d
CTC_CTL1_REFPSC	gd32f4xx/include/gd32f4xx_ctc.h	40;"	d
CTC_CTL1_REFSEL	gd32f4xx/include/gd32f4xx_ctc.h	41;"	d
CTC_CTL1_RLVALUE	gd32f4xx/include/gd32f4xx_ctc.h	38;"	d
CTC_CTL1_USBSOFSEL	gd32f4xx/include/gd32f4xx_ctc.h	42;"	d
CTC_FLAG_CKERR	gd32f4xx/include/gd32f4xx_ctc.h	112;"	d
CTC_FLAG_CKOK	gd32f4xx/include/gd32f4xx_ctc.h	108;"	d
CTC_FLAG_CKWARN	gd32f4xx/include/gd32f4xx_ctc.h	109;"	d
CTC_FLAG_EREF	gd32f4xx/include/gd32f4xx_ctc.h	111;"	d
CTC_FLAG_ERR	gd32f4xx/include/gd32f4xx_ctc.h	110;"	d
CTC_FLAG_MASK	gd32f4xx/src/gd32f4xx_ctc.c	14;"	d	file:
CTC_FLAG_REFMISS	gd32f4xx/include/gd32f4xx_ctc.h	113;"	d
CTC_FLAG_TRIMERR	gd32f4xx/include/gd32f4xx_ctc.h	114;"	d
CTC_HARDWARE_TRIM_MODE_DISABLE	gd32f4xx/include/gd32f4xx_ctc.h	65;"	d
CTC_HARDWARE_TRIM_MODE_ENABLE	gd32f4xx/include/gd32f4xx_ctc.h	64;"	d
CTC_INTC	gd32f4xx/include/gd32f4xx_ctc.h	24;"	d
CTC_INTC_CKOKIC	gd32f4xx/include/gd32f4xx_ctc.h	57;"	d
CTC_INTC_CKWARNIC	gd32f4xx/include/gd32f4xx_ctc.h	58;"	d
CTC_INTC_EREFIC	gd32f4xx/include/gd32f4xx_ctc.h	60;"	d
CTC_INTC_ERRIC	gd32f4xx/include/gd32f4xx_ctc.h	59;"	d
CTC_INT_CKERR	gd32f4xx/include/gd32f4xx_ctc.h	103;"	d
CTC_INT_CKOK	gd32f4xx/include/gd32f4xx_ctc.h	99;"	d
CTC_INT_CKOKIE	gd32f4xx/include/gd32f4xx_ctc.h	93;"	d
CTC_INT_CKWARN	gd32f4xx/include/gd32f4xx_ctc.h	100;"	d
CTC_INT_CKWARNIE	gd32f4xx/include/gd32f4xx_ctc.h	94;"	d
CTC_INT_EREF	gd32f4xx/include/gd32f4xx_ctc.h	102;"	d
CTC_INT_EREFIE	gd32f4xx/include/gd32f4xx_ctc.h	96;"	d
CTC_INT_ERR	gd32f4xx/include/gd32f4xx_ctc.h	101;"	d
CTC_INT_ERRIE	gd32f4xx/include/gd32f4xx_ctc.h	95;"	d
CTC_INT_REFMISS	gd32f4xx/include/gd32f4xx_ctc.h	104;"	d
CTC_INT_TRIMERR	gd32f4xx/include/gd32f4xx_ctc.h	105;"	d
CTC_REFSOURCE_GPIO	gd32f4xx/include/gd32f4xx_ctc.h	77;"	d
CTC_REFSOURCE_LXTAL	gd32f4xx/include/gd32f4xx_ctc.h	78;"	d
CTC_REFSOURCE_POLARITY_FALLING	gd32f4xx/include/gd32f4xx_ctc.h	68;"	d
CTC_REFSOURCE_POLARITY_RISING	gd32f4xx/include/gd32f4xx_ctc.h	69;"	d
CTC_REFSOURCE_PSC_DIV128	gd32f4xx/include/gd32f4xx_ctc.h	90;"	d
CTC_REFSOURCE_PSC_DIV16	gd32f4xx/include/gd32f4xx_ctc.h	87;"	d
CTC_REFSOURCE_PSC_DIV2	gd32f4xx/include/gd32f4xx_ctc.h	84;"	d
CTC_REFSOURCE_PSC_DIV32	gd32f4xx/include/gd32f4xx_ctc.h	88;"	d
CTC_REFSOURCE_PSC_DIV4	gd32f4xx/include/gd32f4xx_ctc.h	85;"	d
CTC_REFSOURCE_PSC_DIV64	gd32f4xx/include/gd32f4xx_ctc.h	89;"	d
CTC_REFSOURCE_PSC_DIV8	gd32f4xx/include/gd32f4xx_ctc.h	86;"	d
CTC_REFSOURCE_PSC_OFF	gd32f4xx/include/gd32f4xx_ctc.h	83;"	d
CTC_REFSOURCE_USBSOF	gd32f4xx/include/gd32f4xx_ctc.h	79;"	d
CTC_STAT	gd32f4xx/include/gd32f4xx_ctc.h	23;"	d
CTC_STAT_CKERR	gd32f4xx/include/gd32f4xx_ctc.h	50;"	d
CTC_STAT_CKOKIF	gd32f4xx/include/gd32f4xx_ctc.h	46;"	d
CTC_STAT_CKWARNIF	gd32f4xx/include/gd32f4xx_ctc.h	47;"	d
CTC_STAT_EREFIF	gd32f4xx/include/gd32f4xx_ctc.h	49;"	d
CTC_STAT_ERRIF	gd32f4xx/include/gd32f4xx_ctc.h	48;"	d
CTC_STAT_REFCAP	gd32f4xx/include/gd32f4xx_ctc.h	54;"	d
CTC_STAT_REFDIR	gd32f4xx/include/gd32f4xx_ctc.h	53;"	d
CTC_STAT_REFMISS	gd32f4xx/include/gd32f4xx_ctc.h	51;"	d
CTC_STAT_TRIMERR	gd32f4xx/include/gd32f4xx_ctc.h	52;"	d
CTC_USBSOFSEL_USBFS	gd32f4xx/include/gd32f4xx_ctc.h	73;"	d
CTC_USBSOFSEL_USBHS	gd32f4xx/include/gd32f4xx_ctc.h	72;"	d
CTL0_CAM	gd32f4xx/include/gd32f4xx_timer.h	376;"	d
CTL0_CKDIV	gd32f4xx/include/gd32f4xx_timer.h	391;"	d
CTL0_DRES	gd32f4xx/include/gd32f4xx_adc.h	229;"	d
CTL0_OVSMOD	gd32f4xx/include/gd32f4xx_usart.h	228;"	d
CTL0_PM	gd32f4xx/include/gd32f4xx_usart.h	212;"	d
CTL0_PSC	gd32f4xx/include/gd32f4xx_spi.h	160;"	d
CTL0_REG_OFFSET	gd32f4xx/include/gd32f4xx_usart.h	141;"	d
CTL0_REN	gd32f4xx/include/gd32f4xx_usart.h	202;"	d
CTL0_TEN	gd32f4xx/include/gd32f4xx_usart.h	207;"	d
CTL0_TRACE_MODE	gd32f4xx/include/gd32f4xx_dbg.h	94;"	d
CTL0_WL	gd32f4xx/include/gd32f4xx_usart.h	223;"	d
CTL0_WM	gd32f4xx/include/gd32f4xx_usart.h	218;"	d
CTL1_CLEN	gd32f4xx/include/gd32f4xx_usart.h	245;"	d
CTL1_CPH	gd32f4xx/include/gd32f4xx_usart.h	250;"	d
CTL1_CPL	gd32f4xx/include/gd32f4xx_usart.h	255;"	d
CTL1_ETSIC	gd32f4xx/include/gd32f4xx_adc.h	255;"	d
CTL1_ETSRC	gd32f4xx/include/gd32f4xx_adc.h	236;"	d
CTL1_LBLEN	gd32f4xx/include/gd32f4xx_usart.h	240;"	d
CTL1_MMC	gd32f4xx/include/gd32f4xx_timer.h	515;"	d
CTL1_REFPSC	gd32f4xx/include/gd32f4xx_ctc.h	82;"	d
CTL1_REFSEL	gd32f4xx/include/gd32f4xx_ctc.h	76;"	d
CTL1_REG_OFFSET	gd32f4xx/include/gd32f4xx_usart.h	142;"	d
CTL1_STB	gd32f4xx/include/gd32f4xx_usart.h	233;"	d
CTL2_IRLP	gd32f4xx/include/gd32f4xx_usart.h	285;"	d
CTL2_OSB	gd32f4xx/include/gd32f4xx_usart.h	280;"	d
CTL2_REG_OFFSET	gd32f4xx/include/gd32f4xx_usart.h	143;"	d
CTL3_MSBF	gd32f4xx/include/gd32f4xx_usart.h	290;"	d
CTL3_REG_OFFSET	gd32f4xx/include/gd32f4xx_usart.h	144;"	d
CTL_CLTR	gd32f4xx/include/gd32f4xx_gpio.h	264;"	d
CTL_CMD	gd32f4xx/src/gd32f4xx_fwdgt.c	15;"	d	file:
CTL_CNT	gd32f4xx/src/gd32f4xx_wwdgt.c	15;"	d	file:
CTL_CPT	gd32f4xx/include/gd32f4xx_iref.h	33;"	d
CTL_CSDT	gd32f4xx/include/gd32f4xx_iref.h	68;"	d
CTL_DCIF	gd32f4xx/include/gd32f4xx_dci.h	129;"	d
CTL_DTSEL	gd32f4xx/include/gd32f4xx_dac.h	103;"	d
CTL_DWM	gd32f4xx/include/gd32f4xx_dac.h	114;"	d
CTL_FR	gd32f4xx/include/gd32f4xx_dci.h	124;"	d
CTL_HDS	gd32f4xx/include/gd32f4xx_pmu.h	76;"	d
CTL_LDEN	gd32f4xx/include/gd32f4xx_pmu.h	71;"	d
CTL_LDLP	gd32f4xx/include/gd32f4xx_pmu.h	81;"	d
CTL_LDNP	gd32f4xx/include/gd32f4xx_pmu.h	86;"	d
CTL_LDOVS	gd32f4xx/include/gd32f4xx_pmu.h	65;"	d
CTL_LVDT	gd32f4xx/include/gd32f4xx_pmu.h	54;"	d
CTL_OS	gd32f4xx/include/gd32f4xx_rtc.h	305;"	d
CTL_PFCM	gd32f4xx/include/gd32f4xx_ipa.h	225;"	d
CTL_PSZ	gd32f4xx/include/gd32f4xx_fmc.h	264;"	d
CTL_PSZ_BYTE	gd32f4xx/include/gd32f4xx_fmc.h	265;"	d
CTL_PSZ_HALF_WORD	gd32f4xx/include/gd32f4xx_fmc.h	266;"	d
CTL_PSZ_WORD	gd32f4xx/include/gd32f4xx_fmc.h	267;"	d
CTL_REG_OFFSET	gd32f4xx/include/gd32f4xx_rcu.h	451;"	d
CTL_SECTOR_NUMBER_0	gd32f4xx/include/gd32f4xx_fmc.h	231;"	d
CTL_SECTOR_NUMBER_1	gd32f4xx/include/gd32f4xx_fmc.h	232;"	d
CTL_SECTOR_NUMBER_10	gd32f4xx/include/gd32f4xx_fmc.h	241;"	d
CTL_SECTOR_NUMBER_11	gd32f4xx/include/gd32f4xx_fmc.h	242;"	d
CTL_SECTOR_NUMBER_12	gd32f4xx/include/gd32f4xx_fmc.h	247;"	d
CTL_SECTOR_NUMBER_13	gd32f4xx/include/gd32f4xx_fmc.h	248;"	d
CTL_SECTOR_NUMBER_14	gd32f4xx/include/gd32f4xx_fmc.h	249;"	d
CTL_SECTOR_NUMBER_15	gd32f4xx/include/gd32f4xx_fmc.h	250;"	d
CTL_SECTOR_NUMBER_16	gd32f4xx/include/gd32f4xx_fmc.h	251;"	d
CTL_SECTOR_NUMBER_17	gd32f4xx/include/gd32f4xx_fmc.h	252;"	d
CTL_SECTOR_NUMBER_18	gd32f4xx/include/gd32f4xx_fmc.h	253;"	d
CTL_SECTOR_NUMBER_19	gd32f4xx/include/gd32f4xx_fmc.h	254;"	d
CTL_SECTOR_NUMBER_2	gd32f4xx/include/gd32f4xx_fmc.h	233;"	d
CTL_SECTOR_NUMBER_20	gd32f4xx/include/gd32f4xx_fmc.h	255;"	d
CTL_SECTOR_NUMBER_21	gd32f4xx/include/gd32f4xx_fmc.h	256;"	d
CTL_SECTOR_NUMBER_22	gd32f4xx/include/gd32f4xx_fmc.h	257;"	d
CTL_SECTOR_NUMBER_23	gd32f4xx/include/gd32f4xx_fmc.h	258;"	d
CTL_SECTOR_NUMBER_24	gd32f4xx/include/gd32f4xx_fmc.h	243;"	d
CTL_SECTOR_NUMBER_25	gd32f4xx/include/gd32f4xx_fmc.h	244;"	d
CTL_SECTOR_NUMBER_26	gd32f4xx/include/gd32f4xx_fmc.h	245;"	d
CTL_SECTOR_NUMBER_27	gd32f4xx/include/gd32f4xx_fmc.h	246;"	d
CTL_SECTOR_NUMBER_28	gd32f4xx/include/gd32f4xx_fmc.h	259;"	d
CTL_SECTOR_NUMBER_29	gd32f4xx/include/gd32f4xx_fmc.h	260;"	d
CTL_SECTOR_NUMBER_3	gd32f4xx/include/gd32f4xx_fmc.h	234;"	d
CTL_SECTOR_NUMBER_30	gd32f4xx/include/gd32f4xx_fmc.h	261;"	d
CTL_SECTOR_NUMBER_4	gd32f4xx/include/gd32f4xx_fmc.h	235;"	d
CTL_SECTOR_NUMBER_5	gd32f4xx/include/gd32f4xx_fmc.h	236;"	d
CTL_SECTOR_NUMBER_6	gd32f4xx/include/gd32f4xx_fmc.h	237;"	d
CTL_SECTOR_NUMBER_7	gd32f4xx/include/gd32f4xx_fmc.h	238;"	d
CTL_SECTOR_NUMBER_8	gd32f4xx/include/gd32f4xx_fmc.h	239;"	d
CTL_SECTOR_NUMBER_9	gd32f4xx/include/gd32f4xx_fmc.h	240;"	d
CTL_SN	gd32f4xx/include/gd32f4xx_fmc.h	230;"	d
CTL_WTCS	gd32f4xx/include/gd32f4xx_rtc.h	486;"	d
DAC	gd32f4xx/include/gd32f4xx_dac.h	18;"	d
DAC0	gd32f4xx/include/gd32f4xx_dac.h	19;"	d
DAC0_DO	gd32f4xx/include/gd32f4xx_dac.h	34;"	d
DAC0_DO_DAC0_DO	gd32f4xx/include/gd32f4xx_dac.h	92;"	d
DAC0_L12DH	gd32f4xx/include/gd32f4xx_dac.h	26;"	d
DAC0_L12DH_DAC0_DH	gd32f4xx/include/gd32f4xx_dac.h	65;"	d
DAC0_R12DH	gd32f4xx/include/gd32f4xx_dac.h	25;"	d
DAC0_R12DH_DAC0_DH	gd32f4xx/include/gd32f4xx_dac.h	62;"	d
DAC0_R8DH	gd32f4xx/include/gd32f4xx_dac.h	27;"	d
DAC0_R8DH_DAC0_DH	gd32f4xx/include/gd32f4xx_dac.h	68;"	d
DAC1	gd32f4xx/include/gd32f4xx_dac.h	20;"	d
DAC1_DO	gd32f4xx/include/gd32f4xx_dac.h	35;"	d
DAC1_DO_DAC1_DO	gd32f4xx/include/gd32f4xx_dac.h	95;"	d
DAC1_L12DH	gd32f4xx/include/gd32f4xx_dac.h	29;"	d
DAC1_L12DH_DAC1_DH	gd32f4xx/include/gd32f4xx_dac.h	74;"	d
DAC1_R12DH	gd32f4xx/include/gd32f4xx_dac.h	28;"	d
DAC1_R12DH_DAC1_DH	gd32f4xx/include/gd32f4xx_dac.h	71;"	d
DAC1_R8DH	gd32f4xx/include/gd32f4xx_dac.h	30;"	d
DAC1_R8DH_DAC1_DH	gd32f4xx/include/gd32f4xx_dac.h	77;"	d
DACC_L12DH	gd32f4xx/include/gd32f4xx_dac.h	32;"	d
DACC_L12DH_DAC0_DH	gd32f4xx/include/gd32f4xx_dac.h	84;"	d
DACC_L12DH_DAC1_DH	gd32f4xx/include/gd32f4xx_dac.h	85;"	d
DACC_R12DH	gd32f4xx/include/gd32f4xx_dac.h	31;"	d
DACC_R12DH_DAC0_DH	gd32f4xx/include/gd32f4xx_dac.h	80;"	d
DACC_R12DH_DAC1_DH	gd32f4xx/include/gd32f4xx_dac.h	81;"	d
DACC_R8DH	gd32f4xx/include/gd32f4xx_dac.h	33;"	d
DACC_R8DH_DAC0_DH	gd32f4xx/include/gd32f4xx_dac.h	88;"	d
DACC_R8DH_DAC1_DH	gd32f4xx/include/gd32f4xx_dac.h	89;"	d
DAC_ALIGN_12B_L	gd32f4xx/include/gd32f4xx_dac.h	165;"	d
DAC_ALIGN_12B_R	gd32f4xx/include/gd32f4xx_dac.h	164;"	d
DAC_ALIGN_8B_R	gd32f4xx/include/gd32f4xx_dac.h	166;"	d
DAC_CTL	gd32f4xx/include/gd32f4xx_dac.h	23;"	d
DAC_CTL_DBOFF0	gd32f4xx/include/gd32f4xx_dac.h	41;"	d
DAC_CTL_DBOFF1	gd32f4xx/include/gd32f4xx_dac.h	49;"	d
DAC_CTL_DDMAEN0	gd32f4xx/include/gd32f4xx_dac.h	46;"	d
DAC_CTL_DDMAEN1	gd32f4xx/include/gd32f4xx_dac.h	54;"	d
DAC_CTL_DDUDRIE0	gd32f4xx/include/gd32f4xx_dac.h	47;"	d
DAC_CTL_DDUDRIE1	gd32f4xx/include/gd32f4xx_dac.h	55;"	d
DAC_CTL_DEN0	gd32f4xx/include/gd32f4xx_dac.h	40;"	d
DAC_CTL_DEN1	gd32f4xx/include/gd32f4xx_dac.h	48;"	d
DAC_CTL_DTEN0	gd32f4xx/include/gd32f4xx_dac.h	42;"	d
DAC_CTL_DTEN1	gd32f4xx/include/gd32f4xx_dac.h	50;"	d
DAC_CTL_DTSEL0	gd32f4xx/include/gd32f4xx_dac.h	43;"	d
DAC_CTL_DTSEL1	gd32f4xx/include/gd32f4xx_dac.h	51;"	d
DAC_CTL_DWBW0	gd32f4xx/include/gd32f4xx_dac.h	45;"	d
DAC_CTL_DWBW1	gd32f4xx/include/gd32f4xx_dac.h	53;"	d
DAC_CTL_DWM0	gd32f4xx/include/gd32f4xx_dac.h	44;"	d
DAC_CTL_DWM1	gd32f4xx/include/gd32f4xx_dac.h	52;"	d
DAC_LFSR_BIT0	gd32f4xx/include/gd32f4xx_dac.h	135;"	d
DAC_LFSR_BITS10_0	gd32f4xx/include/gd32f4xx_dac.h	145;"	d
DAC_LFSR_BITS11_0	gd32f4xx/include/gd32f4xx_dac.h	146;"	d
DAC_LFSR_BITS1_0	gd32f4xx/include/gd32f4xx_dac.h	136;"	d
DAC_LFSR_BITS2_0	gd32f4xx/include/gd32f4xx_dac.h	137;"	d
DAC_LFSR_BITS3_0	gd32f4xx/include/gd32f4xx_dac.h	138;"	d
DAC_LFSR_BITS4_0	gd32f4xx/include/gd32f4xx_dac.h	139;"	d
DAC_LFSR_BITS5_0	gd32f4xx/include/gd32f4xx_dac.h	140;"	d
DAC_LFSR_BITS6_0	gd32f4xx/include/gd32f4xx_dac.h	141;"	d
DAC_LFSR_BITS7_0	gd32f4xx/include/gd32f4xx_dac.h	142;"	d
DAC_LFSR_BITS8_0	gd32f4xx/include/gd32f4xx_dac.h	143;"	d
DAC_LFSR_BITS9_0	gd32f4xx/include/gd32f4xx_dac.h	144;"	d
DAC_STAT	gd32f4xx/include/gd32f4xx_dac.h	36;"	d
DAC_STAT_DDUDR0	gd32f4xx/include/gd32f4xx_dac.h	98;"	d
DAC_STAT_DDUDR1	gd32f4xx/include/gd32f4xx_dac.h	99;"	d
DAC_SWT	gd32f4xx/include/gd32f4xx_dac.h	24;"	d
DAC_SWT_SWTR0	gd32f4xx/include/gd32f4xx_dac.h	58;"	d
DAC_SWT_SWTR1	gd32f4xx/include/gd32f4xx_dac.h	59;"	d
DAC_TRIANGLE_AMPLITUDE_1	gd32f4xx/include/gd32f4xx_dac.h	149;"	d
DAC_TRIANGLE_AMPLITUDE_1023	gd32f4xx/include/gd32f4xx_dac.h	158;"	d
DAC_TRIANGLE_AMPLITUDE_127	gd32f4xx/include/gd32f4xx_dac.h	155;"	d
DAC_TRIANGLE_AMPLITUDE_15	gd32f4xx/include/gd32f4xx_dac.h	152;"	d
DAC_TRIANGLE_AMPLITUDE_2047	gd32f4xx/include/gd32f4xx_dac.h	159;"	d
DAC_TRIANGLE_AMPLITUDE_255	gd32f4xx/include/gd32f4xx_dac.h	156;"	d
DAC_TRIANGLE_AMPLITUDE_3	gd32f4xx/include/gd32f4xx_dac.h	150;"	d
DAC_TRIANGLE_AMPLITUDE_31	gd32f4xx/include/gd32f4xx_dac.h	153;"	d
DAC_TRIANGLE_AMPLITUDE_4095	gd32f4xx/include/gd32f4xx_dac.h	160;"	d
DAC_TRIANGLE_AMPLITUDE_511	gd32f4xx/include/gd32f4xx_dac.h	157;"	d
DAC_TRIANGLE_AMPLITUDE_63	gd32f4xx/include/gd32f4xx_dac.h	154;"	d
DAC_TRIANGLE_AMPLITUDE_7	gd32f4xx/include/gd32f4xx_dac.h	151;"	d
DAC_TRIGGER_EXTI_9	gd32f4xx/include/gd32f4xx_dac.h	110;"	d
DAC_TRIGGER_SOFTWARE	gd32f4xx/include/gd32f4xx_dac.h	111;"	d
DAC_TRIGGER_T1_TRGO	gd32f4xx/include/gd32f4xx_dac.h	108;"	d
DAC_TRIGGER_T3_TRGO	gd32f4xx/include/gd32f4xx_dac.h	109;"	d
DAC_TRIGGER_T4_TRGO	gd32f4xx/include/gd32f4xx_dac.h	107;"	d
DAC_TRIGGER_T5_TRGO	gd32f4xx/include/gd32f4xx_dac.h	104;"	d
DAC_TRIGGER_T6_TRGO	gd32f4xx/include/gd32f4xx_dac.h	106;"	d
DAC_TRIGGER_T7_TRGO	gd32f4xx/include/gd32f4xx_dac.h	105;"	d
DAC_WAVE_BIT_WIDTH_1	gd32f4xx/include/gd32f4xx_dac.h	121;"	d
DAC_WAVE_BIT_WIDTH_10	gd32f4xx/include/gd32f4xx_dac.h	130;"	d
DAC_WAVE_BIT_WIDTH_11	gd32f4xx/include/gd32f4xx_dac.h	131;"	d
DAC_WAVE_BIT_WIDTH_12	gd32f4xx/include/gd32f4xx_dac.h	132;"	d
DAC_WAVE_BIT_WIDTH_2	gd32f4xx/include/gd32f4xx_dac.h	122;"	d
DAC_WAVE_BIT_WIDTH_3	gd32f4xx/include/gd32f4xx_dac.h	123;"	d
DAC_WAVE_BIT_WIDTH_4	gd32f4xx/include/gd32f4xx_dac.h	124;"	d
DAC_WAVE_BIT_WIDTH_5	gd32f4xx/include/gd32f4xx_dac.h	125;"	d
DAC_WAVE_BIT_WIDTH_6	gd32f4xx/include/gd32f4xx_dac.h	126;"	d
DAC_WAVE_BIT_WIDTH_7	gd32f4xx/include/gd32f4xx_dac.h	127;"	d
DAC_WAVE_BIT_WIDTH_8	gd32f4xx/include/gd32f4xx_dac.h	128;"	d
DAC_WAVE_BIT_WIDTH_9	gd32f4xx/include/gd32f4xx_dac.h	129;"	d
DAC_WAVE_DISABLE	gd32f4xx/include/gd32f4xx_dac.h	115;"	d
DAC_WAVE_MODE_LFSR	gd32f4xx/include/gd32f4xx_dac.h	116;"	d
DAC_WAVE_MODE_TRIANGLE	gd32f4xx/include/gd32f4xx_dac.h	117;"	d
DATACTL_BLKSZ	gd32f4xx/include/gd32f4xx_sdio.h	248;"	d
DATA_ALIGN	gd32f4xx/include/gd32f4xx_dac.h	163;"	d
DATE_DAY	gd32f4xx/include/gd32f4xx_rtc.h	273;"	d
DATE_DOW	gd32f4xx/include/gd32f4xx_rtc.h	291;"	d
DATE_MON	gd32f4xx/include/gd32f4xx_rtc.h	276;"	d
DATE_YR	gd32f4xx/include/gd32f4xx_rtc.h	301;"	d
DBG	gd32f4xx/include/gd32f4xx_dbg.h	18;"	d
DBG_CAN0_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	/^    DBG_CAN0_HOLD              = BIT(25),                   \/*!< debug CAN0 kept when core is halted *\/$/;"	e	enum:__anon31
DBG_CAN1_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	/^    DBG_CAN1_HOLD              = BIT(26),                   \/*!< debug CAN1 kept when core is halted *\/$/;"	e	enum:__anon31
DBG_CTL0	gd32f4xx/include/gd32f4xx_dbg.h	22;"	d
DBG_CTL0_DSLP_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	32;"	d
DBG_CTL0_SLP_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	31;"	d
DBG_CTL0_STB_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	33;"	d
DBG_CTL0_TRACE_IOEN	gd32f4xx/include/gd32f4xx_dbg.h	34;"	d
DBG_CTL0_TRACE_MODE	gd32f4xx/include/gd32f4xx_dbg.h	35;"	d
DBG_CTL1	gd32f4xx/include/gd32f4xx_dbg.h	23;"	d
DBG_CTL1_CAN0_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	53;"	d
DBG_CTL1_CAN1_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	54;"	d
DBG_CTL1_FWDGT_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	49;"	d
DBG_CTL1_I2C0_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	50;"	d
DBG_CTL1_I2C1_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	51;"	d
DBG_CTL1_I2C2_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	52;"	d
DBG_CTL1_RTC_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	47;"	d
DBG_CTL1_TIMER11_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	44;"	d
DBG_CTL1_TIMER12_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	45;"	d
DBG_CTL1_TIMER13_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	46;"	d
DBG_CTL1_TIMER1_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	38;"	d
DBG_CTL1_TIMER2_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	39;"	d
DBG_CTL1_TIMER3_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	40;"	d
DBG_CTL1_TIMER4_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	41;"	d
DBG_CTL1_TIMER5_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	42;"	d
DBG_CTL1_TIMER6_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	43;"	d
DBG_CTL1_WWDGT_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	48;"	d
DBG_CTL2	gd32f4xx/include/gd32f4xx_dbg.h	24;"	d
DBG_CTL2_TIMER0_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	57;"	d
DBG_CTL2_TIMER10_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	61;"	d
DBG_CTL2_TIMER7_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	58;"	d
DBG_CTL2_TIMER8_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	59;"	d
DBG_CTL2_TIMER9_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	60;"	d
DBG_FWDGT_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	/^    DBG_FWDGT_HOLD             = BIT(12),                   \/*!< debug FWDGT kept when core is halted *\/$/;"	e	enum:__anon31
DBG_I2C0_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	/^    DBG_I2C0_HOLD              = BIT(21),                   \/*!< hold I2C0 smbus when core is halted *\/$/;"	e	enum:__anon31
DBG_I2C1_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	/^    DBG_I2C1_HOLD              = BIT(22),                   \/*!< hold I2C1 smbus when core is halted *\/$/;"	e	enum:__anon31
DBG_I2C2_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	/^    DBG_I2C2_HOLD              = BIT(23),                   \/*!< hold I2C2 smbus when core is halted *\/$/;"	e	enum:__anon31
DBG_ID	gd32f4xx/include/gd32f4xx_dbg.h	21;"	d
DBG_ID_ID_CODE	gd32f4xx/include/gd32f4xx_dbg.h	28;"	d
DBG_LOW_POWER_DEEPSLEEP	gd32f4xx/include/gd32f4xx_dbg.h	65;"	d
DBG_LOW_POWER_SLEEP	gd32f4xx/include/gd32f4xx_dbg.h	64;"	d
DBG_LOW_POWER_STANDBY	gd32f4xx/include/gd32f4xx_dbg.h	66;"	d
DBG_RTC_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	/^    DBG_RTC_HOLD               = BIT(10),                   \/*!< hold RTC calendar and wakeup counter when core is halted *\/$/;"	e	enum:__anon31
DBG_TIMER0_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	/^    DBG_TIMER0_HOLD            = (BIT(0) | BIT(30)),        \/*!< hold TIMER0 counter when core is halted *\/$/;"	e	enum:__anon31
DBG_TIMER10_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	/^    DBG_TIMER10_HOLD           = (BIT(18) | BIT(30)),       \/*!< hold TIMER10 counter when core is halted *\/$/;"	e	enum:__anon31
DBG_TIMER11_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	/^    DBG_TIMER11_HOLD           = BIT(6),                    \/*!< hold TIMER11 counter when core is halted *\/$/;"	e	enum:__anon31
DBG_TIMER12_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	/^    DBG_TIMER12_HOLD           = BIT(7),                    \/*!< hold TIMER12 counter when core is halted *\/$/;"	e	enum:__anon31
DBG_TIMER13_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	/^    DBG_TIMER13_HOLD           = BIT(8),                    \/*!< hold TIMER13 counter when core is halted *\/$/;"	e	enum:__anon31
DBG_TIMER1_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	/^    DBG_TIMER1_HOLD            = BIT(0),                    \/*!< hold TIMER1 counter when core is halted *\/$/;"	e	enum:__anon31
DBG_TIMER2_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	/^    DBG_TIMER2_HOLD            = BIT(1),                    \/*!< hold TIMER2 counter when core is halted *\/$/;"	e	enum:__anon31
DBG_TIMER3_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	/^    DBG_TIMER3_HOLD            = BIT(2),                    \/*!< hold TIMER3 counter when core is halted *\/$/;"	e	enum:__anon31
DBG_TIMER4_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	/^    DBG_TIMER4_HOLD            = BIT(3),                    \/*!< hold TIMER4 counter when core is halted *\/$/;"	e	enum:__anon31
DBG_TIMER5_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	/^    DBG_TIMER5_HOLD            = BIT(4),                    \/*!< hold TIMER5 counter when core is halted *\/$/;"	e	enum:__anon31
DBG_TIMER6_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	/^    DBG_TIMER6_HOLD            = BIT(5),                    \/*!< hold TIMER6 counter when core is halted *\/$/;"	e	enum:__anon31
DBG_TIMER7_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	/^    DBG_TIMER7_HOLD            = (BIT(1) | BIT(30)),        \/*!< hold TIMER7 counter when core is halted *\/$/;"	e	enum:__anon31
DBG_TIMER8_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	/^    DBG_TIMER8_HOLD            = (BIT(16) | BIT(30)),       \/*!< hold TIMER8 counter when core is halted *\/$/;"	e	enum:__anon31
DBG_TIMER9_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	/^    DBG_TIMER9_HOLD            = (BIT(17) | BIT(30)),       \/*!< hold TIMER9 counter when core is halted *\/$/;"	e	enum:__anon31
DBG_WWDGT_HOLD	gd32f4xx/include/gd32f4xx_dbg.h	/^    DBG_WWDGT_HOLD             = BIT(11),                   \/*!< debug WWDGT kept when core is halted *\/$/;"	e	enum:__anon31
DCI	gd32f4xx/include/gd32f4xx_dci.h	18;"	d
DCI_CAPTURE_MODE_CONTINUOUS	gd32f4xx/include/gd32f4xx_dci.h	112;"	d
DCI_CAPTURE_MODE_SNAPSHOT	gd32f4xx/include/gd32f4xx_dci.h	113;"	d
DCI_CK_POLARITY_FALLING	gd32f4xx/include/gd32f4xx_dci.h	115;"	d
DCI_CK_POLARITY_RISING	gd32f4xx/include/gd32f4xx_dci.h	116;"	d
DCI_CTL	gd32f4xx/include/gd32f4xx_dci.h	21;"	d
DCI_CTL_CAP	gd32f4xx/include/gd32f4xx_dci.h	35;"	d
DCI_CTL_CKS	gd32f4xx/include/gd32f4xx_dci.h	40;"	d
DCI_CTL_DCIEN	gd32f4xx/include/gd32f4xx_dci.h	45;"	d
DCI_CTL_DCIF	gd32f4xx/include/gd32f4xx_dci.h	44;"	d
DCI_CTL_ESM	gd32f4xx/include/gd32f4xx_dci.h	39;"	d
DCI_CTL_FR	gd32f4xx/include/gd32f4xx_dci.h	43;"	d
DCI_CTL_HPS	gd32f4xx/include/gd32f4xx_dci.h	41;"	d
DCI_CTL_JM	gd32f4xx/include/gd32f4xx_dci.h	38;"	d
DCI_CTL_SNAP	gd32f4xx/include/gd32f4xx_dci.h	36;"	d
DCI_CTL_VPS	gd32f4xx/include/gd32f4xx_dci.h	42;"	d
DCI_CTL_WDEN	gd32f4xx/include/gd32f4xx_dci.h	37;"	d
DCI_CWSPOS	gd32f4xx/include/gd32f4xx_dci.h	29;"	d
DCI_CWSPOS_WHSP	gd32f4xx/include/gd32f4xx_dci.h	93;"	d
DCI_CWSPOS_WVSP	gd32f4xx/include/gd32f4xx_dci.h	94;"	d
DCI_CWSZ	gd32f4xx/include/gd32f4xx_dci.h	30;"	d
DCI_CWSZ_WHSZ	gd32f4xx/include/gd32f4xx_dci.h	97;"	d
DCI_CWSZ_WVSZ	gd32f4xx/include/gd32f4xx_dci.h	98;"	d
DCI_DATA	gd32f4xx/include/gd32f4xx_dci.h	31;"	d
DCI_FLAG_EFF	gd32f4xx/include/gd32f4xx_dci.h	146;"	d
DCI_FLAG_ELF	gd32f4xx/include/gd32f4xx_dci.h	150;"	d
DCI_FLAG_ESEF	gd32f4xx/include/gd32f4xx_dci.h	148;"	d
DCI_FLAG_FV	gd32f4xx/include/gd32f4xx_dci.h	145;"	d
DCI_FLAG_HS	gd32f4xx/include/gd32f4xx_dci.h	143;"	d
DCI_FLAG_OVRF	gd32f4xx/include/gd32f4xx_dci.h	147;"	d
DCI_FLAG_VS	gd32f4xx/include/gd32f4xx_dci.h	144;"	d
DCI_FLAG_VSF	gd32f4xx/include/gd32f4xx_dci.h	149;"	d
DCI_FRAME_RATE_1_2	gd32f4xx/include/gd32f4xx_dci.h	126;"	d
DCI_FRAME_RATE_1_4	gd32f4xx/include/gd32f4xx_dci.h	127;"	d
DCI_FRAME_RATE_ALL	gd32f4xx/include/gd32f4xx_dci.h	125;"	d
DCI_HSYNC_POLARITY_HIGH	gd32f4xx/include/gd32f4xx_dci.h	119;"	d
DCI_HSYNC_POLARITY_LOW	gd32f4xx/include/gd32f4xx_dci.h	118;"	d
DCI_INTC	gd32f4xx/include/gd32f4xx_dci.h	26;"	d
DCI_INTC_EFFC	gd32f4xx/include/gd32f4xx_dci.h	74;"	d
DCI_INTC_ELFC	gd32f4xx/include/gd32f4xx_dci.h	78;"	d
DCI_INTC_ESEFC	gd32f4xx/include/gd32f4xx_dci.h	76;"	d
DCI_INTC_OVRFC	gd32f4xx/include/gd32f4xx_dci.h	75;"	d
DCI_INTC_VSFC	gd32f4xx/include/gd32f4xx_dci.h	77;"	d
DCI_INTEN	gd32f4xx/include/gd32f4xx_dci.h	24;"	d
DCI_INTEN_EFIE	gd32f4xx/include/gd32f4xx_dci.h	60;"	d
DCI_INTEN_ELIE	gd32f4xx/include/gd32f4xx_dci.h	64;"	d
DCI_INTEN_ESEIE	gd32f4xx/include/gd32f4xx_dci.h	62;"	d
DCI_INTEN_OVRIE	gd32f4xx/include/gd32f4xx_dci.h	61;"	d
DCI_INTEN_VSIE	gd32f4xx/include/gd32f4xx_dci.h	63;"	d
DCI_INTERFACE_FORMAT_10BITS	gd32f4xx/include/gd32f4xx_dci.h	131;"	d
DCI_INTERFACE_FORMAT_12BITS	gd32f4xx/include/gd32f4xx_dci.h	132;"	d
DCI_INTERFACE_FORMAT_14BITS	gd32f4xx/include/gd32f4xx_dci.h	133;"	d
DCI_INTERFACE_FORMAT_8BITS	gd32f4xx/include/gd32f4xx_dci.h	130;"	d
DCI_INTF	gd32f4xx/include/gd32f4xx_dci.h	25;"	d
DCI_INTF_EFIF	gd32f4xx/include/gd32f4xx_dci.h	67;"	d
DCI_INTF_ELIF	gd32f4xx/include/gd32f4xx_dci.h	71;"	d
DCI_INTF_ESEIF	gd32f4xx/include/gd32f4xx_dci.h	69;"	d
DCI_INTF_OVRIF	gd32f4xx/include/gd32f4xx_dci.h	68;"	d
DCI_INTF_VSIF	gd32f4xx/include/gd32f4xx_dci.h	70;"	d
DCI_INT_EF	gd32f4xx/include/gd32f4xx_dci.h	136;"	d
DCI_INT_EL	gd32f4xx/include/gd32f4xx_dci.h	140;"	d
DCI_INT_ESE	gd32f4xx/include/gd32f4xx_dci.h	138;"	d
DCI_INT_OVR	gd32f4xx/include/gd32f4xx_dci.h	137;"	d
DCI_INT_VS	gd32f4xx/include/gd32f4xx_dci.h	139;"	d
DCI_SC	gd32f4xx/include/gd32f4xx_dci.h	27;"	d
DCI_SCUMSK	gd32f4xx/include/gd32f4xx_dci.h	28;"	d
DCI_SCUMSK_FEM	gd32f4xx/include/gd32f4xx_dci.h	90;"	d
DCI_SCUMSK_FSM	gd32f4xx/include/gd32f4xx_dci.h	87;"	d
DCI_SCUMSK_LEM	gd32f4xx/include/gd32f4xx_dci.h	89;"	d
DCI_SCUMSK_LSM	gd32f4xx/include/gd32f4xx_dci.h	88;"	d
DCI_SC_FE	gd32f4xx/include/gd32f4xx_dci.h	84;"	d
DCI_SC_FS	gd32f4xx/include/gd32f4xx_dci.h	81;"	d
DCI_SC_LE	gd32f4xx/include/gd32f4xx_dci.h	83;"	d
DCI_SC_LS	gd32f4xx/include/gd32f4xx_dci.h	82;"	d
DCI_STAT0	gd32f4xx/include/gd32f4xx_dci.h	22;"	d
DCI_STAT0_FV	gd32f4xx/include/gd32f4xx_dci.h	50;"	d
DCI_STAT0_HS	gd32f4xx/include/gd32f4xx_dci.h	48;"	d
DCI_STAT0_VS	gd32f4xx/include/gd32f4xx_dci.h	49;"	d
DCI_STAT1	gd32f4xx/include/gd32f4xx_dci.h	23;"	d
DCI_STAT1_EFF	gd32f4xx/include/gd32f4xx_dci.h	53;"	d
DCI_STAT1_ELF	gd32f4xx/include/gd32f4xx_dci.h	57;"	d
DCI_STAT1_ESEF	gd32f4xx/include/gd32f4xx_dci.h	55;"	d
DCI_STAT1_OVRF	gd32f4xx/include/gd32f4xx_dci.h	54;"	d
DCI_STAT1_VSF	gd32f4xx/include/gd32f4xx_dci.h	56;"	d
DCI_VSYNC_POLARITY_HIGH	gd32f4xx/include/gd32f4xx_dci.h	122;"	d
DCI_VSYNC_POLARITY_LOW	gd32f4xx/include/gd32f4xx_dci.h	121;"	d
DMA0	gd32f4xx/include/gd32f4xx_dma.h	18;"	d
DMA1	gd32f4xx/include/gd32f4xx_dma.h	19;"	d
DMABUS_OPTION	gd32f4xx/include/gd32f4xx_enet.h	/^    DMABUS_OPTION                   = BIT(1),                                       \/*!< configure the DMA bus mode related parameters *\/$/;"	e	enum:__anon39
DMACFG_DMATA	gd32f4xx/include/gd32f4xx_timer.h	322;"	d
DMACFG_DMATC	gd32f4xx/include/gd32f4xx_timer.h	345;"	d
DMA_ARBITRATION_OPTION	gd32f4xx/include/gd32f4xx_enet.h	/^    DMA_ARBITRATION_OPTION          = BIT(3),                                       \/*!< configure the DMA arbitration related parameters *\/$/;"	e	enum:__anon39
DMA_BCTL_DPSL	gd32f4xx/include/gd32f4xx_enet.h	1250;"	d
DMA_BCTL_MASK	gd32f4xx/include/gd32f4xx_enet.h	1412;"	d
DMA_BCTL_PGBL	gd32f4xx/include/gd32f4xx_enet.h	1256;"	d
DMA_BCTL_RTPR	gd32f4xx/include/gd32f4xx_enet.h	1270;"	d
DMA_BCTL_RXDP	gd32f4xx/include/gd32f4xx_enet.h	1280;"	d
DMA_CH0	gd32f4xx/include/gd32f4xx_dma.h	/^    DMA_CH0 = 0,                                    \/*!< DMA Channel 0 *\/$/;"	e	enum:__anon7
DMA_CH0CNT	gd32f4xx/include/gd32f4xx_dma.h	28;"	d
DMA_CH0CTL	gd32f4xx/include/gd32f4xx_dma.h	27;"	d
DMA_CH0FCTL	gd32f4xx/include/gd32f4xx_dma.h	32;"	d
DMA_CH0M0ADDR	gd32f4xx/include/gd32f4xx_dma.h	30;"	d
DMA_CH0M1ADDR	gd32f4xx/include/gd32f4xx_dma.h	31;"	d
DMA_CH0PADDR	gd32f4xx/include/gd32f4xx_dma.h	29;"	d
DMA_CH1	gd32f4xx/include/gd32f4xx_dma.h	/^    DMA_CH1,                                        \/*!< DMA Channel 1 *\/$/;"	e	enum:__anon7
DMA_CH1CNT	gd32f4xx/include/gd32f4xx_dma.h	35;"	d
DMA_CH1CTL	gd32f4xx/include/gd32f4xx_dma.h	34;"	d
DMA_CH1FCTL	gd32f4xx/include/gd32f4xx_dma.h	39;"	d
DMA_CH1M0ADDR	gd32f4xx/include/gd32f4xx_dma.h	37;"	d
DMA_CH1M1ADDR	gd32f4xx/include/gd32f4xx_dma.h	38;"	d
DMA_CH1PADDR	gd32f4xx/include/gd32f4xx_dma.h	36;"	d
DMA_CH2	gd32f4xx/include/gd32f4xx_dma.h	/^    DMA_CH2,                                        \/*!< DMA Channel 2 *\/$/;"	e	enum:__anon7
DMA_CH2CNT	gd32f4xx/include/gd32f4xx_dma.h	42;"	d
DMA_CH2CTL	gd32f4xx/include/gd32f4xx_dma.h	41;"	d
DMA_CH2FCTL	gd32f4xx/include/gd32f4xx_dma.h	46;"	d
DMA_CH2M0ADDR	gd32f4xx/include/gd32f4xx_dma.h	44;"	d
DMA_CH2M1ADDR	gd32f4xx/include/gd32f4xx_dma.h	45;"	d
DMA_CH2PADDR	gd32f4xx/include/gd32f4xx_dma.h	43;"	d
DMA_CH3	gd32f4xx/include/gd32f4xx_dma.h	/^    DMA_CH3,                                        \/*!< DMA Channel 3 *\/$/;"	e	enum:__anon7
DMA_CH3CNT	gd32f4xx/include/gd32f4xx_dma.h	49;"	d
DMA_CH3CTL	gd32f4xx/include/gd32f4xx_dma.h	48;"	d
DMA_CH3FCTL	gd32f4xx/include/gd32f4xx_dma.h	53;"	d
DMA_CH3M0ADDR	gd32f4xx/include/gd32f4xx_dma.h	51;"	d
DMA_CH3M1ADDR	gd32f4xx/include/gd32f4xx_dma.h	52;"	d
DMA_CH3PADDR	gd32f4xx/include/gd32f4xx_dma.h	50;"	d
DMA_CH4	gd32f4xx/include/gd32f4xx_dma.h	/^    DMA_CH4,                                        \/*!< DMA Channel 4 *\/$/;"	e	enum:__anon7
DMA_CH4CNT	gd32f4xx/include/gd32f4xx_dma.h	56;"	d
DMA_CH4CTL	gd32f4xx/include/gd32f4xx_dma.h	55;"	d
DMA_CH4FCTL	gd32f4xx/include/gd32f4xx_dma.h	60;"	d
DMA_CH4M0ADDR	gd32f4xx/include/gd32f4xx_dma.h	58;"	d
DMA_CH4M1ADDR	gd32f4xx/include/gd32f4xx_dma.h	59;"	d
DMA_CH4PADDR	gd32f4xx/include/gd32f4xx_dma.h	57;"	d
DMA_CH5	gd32f4xx/include/gd32f4xx_dma.h	/^    DMA_CH5,                                        \/*!< DMA Channel 5 *\/$/;"	e	enum:__anon7
DMA_CH5CNT	gd32f4xx/include/gd32f4xx_dma.h	63;"	d
DMA_CH5CTL	gd32f4xx/include/gd32f4xx_dma.h	62;"	d
DMA_CH5FCTL	gd32f4xx/include/gd32f4xx_dma.h	67;"	d
DMA_CH5M0ADDR	gd32f4xx/include/gd32f4xx_dma.h	65;"	d
DMA_CH5M1ADDR	gd32f4xx/include/gd32f4xx_dma.h	66;"	d
DMA_CH5PADDR	gd32f4xx/include/gd32f4xx_dma.h	64;"	d
DMA_CH6	gd32f4xx/include/gd32f4xx_dma.h	/^    DMA_CH6,                                        \/*!< DMA Channel 6 *\/$/;"	e	enum:__anon7
DMA_CH6CNT	gd32f4xx/include/gd32f4xx_dma.h	70;"	d
DMA_CH6CTL	gd32f4xx/include/gd32f4xx_dma.h	69;"	d
DMA_CH6FCTL	gd32f4xx/include/gd32f4xx_dma.h	74;"	d
DMA_CH6M0ADDR	gd32f4xx/include/gd32f4xx_dma.h	72;"	d
DMA_CH6M1ADDR	gd32f4xx/include/gd32f4xx_dma.h	73;"	d
DMA_CH6PADDR	gd32f4xx/include/gd32f4xx_dma.h	71;"	d
DMA_CH7	gd32f4xx/include/gd32f4xx_dma.h	/^    DMA_CH7                                         \/*!< DMA Channel 7 *\/$/;"	e	enum:__anon7
DMA_CH7CNT	gd32f4xx/include/gd32f4xx_dma.h	77;"	d
DMA_CH7CTL	gd32f4xx/include/gd32f4xx_dma.h	76;"	d
DMA_CH7FCTL	gd32f4xx/include/gd32f4xx_dma.h	81;"	d
DMA_CH7M0ADDR	gd32f4xx/include/gd32f4xx_dma.h	79;"	d
DMA_CH7M1ADDR	gd32f4xx/include/gd32f4xx_dma.h	80;"	d
DMA_CH7PADDR	gd32f4xx/include/gd32f4xx_dma.h	78;"	d
DMA_CHCNT	gd32f4xx/include/gd32f4xx_dma.h	206;"	d
DMA_CHCNT_RESET_VALUE	gd32f4xx/include/gd32f4xx_dma.h	300;"	d
DMA_CHCTL	gd32f4xx/include/gd32f4xx_dma.h	205;"	d
DMA_CHCTL_RESET_VALUE	gd32f4xx/include/gd32f4xx_dma.h	299;"	d
DMA_CHFCTL	gd32f4xx/include/gd32f4xx_dma.h	210;"	d
DMA_CHFCTL_RESET_VALUE	gd32f4xx/include/gd32f4xx_dma.h	304;"	d
DMA_CHINTF_RESET_VALUE	gd32f4xx/include/gd32f4xx_dma.h	303;"	d
DMA_CHM0ADDR	gd32f4xx/include/gd32f4xx_dma.h	208;"	d
DMA_CHM1ADDR	gd32f4xx/include/gd32f4xx_dma.h	209;"	d
DMA_CHMADDR_RESET_VALUE	gd32f4xx/include/gd32f4xx_dma.h	302;"	d
DMA_CHPADDR	gd32f4xx/include/gd32f4xx_dma.h	207;"	d
DMA_CHPADDR_RESET_VALUE	gd32f4xx/include/gd32f4xx_dma.h	301;"	d
DMA_CHXCNT_CNT	gd32f4xx/include/gd32f4xx_dma.h	120;"	d
DMA_CHXCTL_CHEN	gd32f4xx/include/gd32f4xx_dma.h	99;"	d
DMA_CHXCTL_CMEN	gd32f4xx/include/gd32f4xx_dma.h	106;"	d
DMA_CHXCTL_FTFIE	gd32f4xx/include/gd32f4xx_dma.h	103;"	d
DMA_CHXCTL_HTFIE	gd32f4xx/include/gd32f4xx_dma.h	102;"	d
DMA_CHXCTL_MBS	gd32f4xx/include/gd32f4xx_dma.h	114;"	d
DMA_CHXCTL_MBURST	gd32f4xx/include/gd32f4xx_dma.h	116;"	d
DMA_CHXCTL_MNAGA	gd32f4xx/include/gd32f4xx_dma.h	108;"	d
DMA_CHXCTL_MWIDTH	gd32f4xx/include/gd32f4xx_dma.h	110;"	d
DMA_CHXCTL_PAIF	gd32f4xx/include/gd32f4xx_dma.h	111;"	d
DMA_CHXCTL_PBURST	gd32f4xx/include/gd32f4xx_dma.h	115;"	d
DMA_CHXCTL_PERIEN	gd32f4xx/include/gd32f4xx_dma.h	117;"	d
DMA_CHXCTL_PNAGA	gd32f4xx/include/gd32f4xx_dma.h	107;"	d
DMA_CHXCTL_PRIO	gd32f4xx/include/gd32f4xx_dma.h	112;"	d
DMA_CHXCTL_PWIDTH	gd32f4xx/include/gd32f4xx_dma.h	109;"	d
DMA_CHXCTL_SBMEN	gd32f4xx/include/gd32f4xx_dma.h	113;"	d
DMA_CHXCTL_SDEIE	gd32f4xx/include/gd32f4xx_dma.h	100;"	d
DMA_CHXCTL_TAEIE	gd32f4xx/include/gd32f4xx_dma.h	101;"	d
DMA_CHXCTL_TFCS	gd32f4xx/include/gd32f4xx_dma.h	104;"	d
DMA_CHXCTL_TM	gd32f4xx/include/gd32f4xx_dma.h	105;"	d
DMA_CHXFCTL_FCCV	gd32f4xx/include/gd32f4xx_dma.h	132;"	d
DMA_CHXFCTL_FCNT	gd32f4xx/include/gd32f4xx_dma.h	134;"	d
DMA_CHXFCTL_FEEIE	gd32f4xx/include/gd32f4xx_dma.h	135;"	d
DMA_CHXFCTL_MDMEN	gd32f4xx/include/gd32f4xx_dma.h	133;"	d
DMA_CHXM0ADDR_PADDR	gd32f4xx/include/gd32f4xx_dma.h	126;"	d
DMA_CHXM1ADDR_PADDR	gd32f4xx/include/gd32f4xx_dma.h	129;"	d
DMA_CHXPADDR_PADDR	gd32f4xx/include/gd32f4xx_dma.h	123;"	d
DMA_CIRCULAR_MODE_DISABLE	gd32f4xx/include/gd32f4xx_dma.h	275;"	d
DMA_CIRCULAR_MODE_ENABLE	gd32f4xx/include/gd32f4xx_dma.h	274;"	d
DMA_CRBADDR_REG_OFFSET	gd32f4xx/include/gd32f4xx_enet.h	634;"	d
DMA_CRDADDR_REG_OFFSET	gd32f4xx/include/gd32f4xx_enet.h	633;"	d
DMA_CTBADDR_REG_OFFSET	gd32f4xx/include/gd32f4xx_enet.h	631;"	d
DMA_CTDADDR_REG_OFFSET	gd32f4xx/include/gd32f4xx_enet.h	630;"	d
DMA_CTL_MASK	gd32f4xx/include/gd32f4xx_enet.h	1411;"	d
DMA_CTL_RTHC	gd32f4xx/include/gd32f4xx_enet.h	1326;"	d
DMA_CTL_TTHC	gd32f4xx/include/gd32f4xx_enet.h	1332;"	d
DMA_FIFO_1_WORD	gd32f4xx/include/gd32f4xx_dma.h	264;"	d
DMA_FIFO_2_WORD	gd32f4xx/include/gd32f4xx_dma.h	265;"	d
DMA_FIFO_3_WORD	gd32f4xx/include/gd32f4xx_dma.h	266;"	d
DMA_FIFO_4_WORD	gd32f4xx/include/gd32f4xx_dma.h	267;"	d
DMA_FIFO_STATUS_1_WORD	gd32f4xx/include/gd32f4xx_dma.h	292;"	d
DMA_FIFO_STATUS_2_WORD	gd32f4xx/include/gd32f4xx_dma.h	293;"	d
DMA_FIFO_STATUS_3_WORD	gd32f4xx/include/gd32f4xx_dma.h	294;"	d
DMA_FIFO_STATUS_EMPTY	gd32f4xx/include/gd32f4xx_dma.h	295;"	d
DMA_FIFO_STATUS_FULL	gd32f4xx/include/gd32f4xx_dma.h	296;"	d
DMA_FIFO_STATUS_NODATA	gd32f4xx/include/gd32f4xx_dma.h	291;"	d
DMA_FLAG_ADD	gd32f4xx/include/gd32f4xx_dma.h	202;"	d
DMA_FLOW_CONTROLLER_DMA	gd32f4xx/include/gd32f4xx_dma.h	278;"	d
DMA_FLOW_CONTROLLER_PERI	gd32f4xx/include/gd32f4xx_dma.h	279;"	d
DMA_INTC0	gd32f4xx/include/gd32f4xx_dma.h	24;"	d
DMA_INTC1	gd32f4xx/include/gd32f4xx_dma.h	25;"	d
DMA_INTC_FEEIFC	gd32f4xx/include/gd32f4xx_dma.h	92;"	d
DMA_INTC_FTFIFC	gd32f4xx/include/gd32f4xx_dma.h	96;"	d
DMA_INTC_HTFIFC	gd32f4xx/include/gd32f4xx_dma.h	95;"	d
DMA_INTC_SDEIFC	gd32f4xx/include/gd32f4xx_dma.h	93;"	d
DMA_INTC_TAEIFC	gd32f4xx/include/gd32f4xx_dma.h	94;"	d
DMA_INTEN_REG_OFFSET	gd32f4xx/include/gd32f4xx_enet.h	628;"	d
DMA_INTF0	gd32f4xx/include/gd32f4xx_dma.h	22;"	d
DMA_INTF1	gd32f4xx/include/gd32f4xx_dma.h	23;"	d
DMA_INTF_FEEIF	gd32f4xx/include/gd32f4xx_dma.h	85;"	d
DMA_INTF_FTFIF	gd32f4xx/include/gd32f4xx_dma.h	89;"	d
DMA_INTF_HTFIF	gd32f4xx/include/gd32f4xx_dma.h	88;"	d
DMA_INTF_SDEIF	gd32f4xx/include/gd32f4xx_dma.h	86;"	d
DMA_INTF_TAEIF	gd32f4xx/include/gd32f4xx_dma.h	87;"	d
DMA_MAXBURST_OPTION	gd32f4xx/include/gd32f4xx_enet.h	/^    DMA_MAXBURST_OPTION             = BIT(2),                                       \/*!< configure the DMA max burst related parameters *\/$/;"	e	enum:__anon39
DMA_MEMORY_0	gd32f4xx/include/gd32f4xx_dma.h	270;"	d
DMA_MEMORY_1	gd32f4xx/include/gd32f4xx_dma.h	271;"	d
DMA_MEMORY_BURST_16_BEAT	gd32f4xx/include/gd32f4xx_dma.h	228;"	d
DMA_MEMORY_BURST_4_BEAT	gd32f4xx/include/gd32f4xx_dma.h	226;"	d
DMA_MEMORY_BURST_8_BEAT	gd32f4xx/include/gd32f4xx_dma.h	227;"	d
DMA_MEMORY_BURST_SINGLE	gd32f4xx/include/gd32f4xx_dma.h	225;"	d
DMA_MEMORY_INCREASE_DISABLE	gd32f4xx/include/gd32f4xx_dma.h	288;"	d
DMA_MEMORY_INCREASE_ENABLE	gd32f4xx/include/gd32f4xx_dma.h	287;"	d
DMA_MEMORY_TO_MEMORY	gd32f4xx/include/gd32f4xx_dma.h	260;"	d
DMA_MEMORY_TO_PERIPH	gd32f4xx/include/gd32f4xx_dma.h	259;"	d
DMA_MEMORY_WIDTH_16BIT	gd32f4xx/include/gd32f4xx_dma.h	247;"	d
DMA_MEMORY_WIDTH_32BIT	gd32f4xx/include/gd32f4xx_dma.h	248;"	d
DMA_MEMORY_WIDTH_8BIT	gd32f4xx/include/gd32f4xx_dma.h	246;"	d
DMA_OPTION	gd32f4xx/include/gd32f4xx_enet.h	/^    DMA_OPTION                      = BIT(5),                                       \/*!< configure the DMA control related parameters *\/$/;"	e	enum:__anon39
DMA_PERIPH_0_SELECT	gd32f4xx/include/gd32f4xx_dma.h	214;"	d
DMA_PERIPH_1_SELECT	gd32f4xx/include/gd32f4xx_dma.h	215;"	d
DMA_PERIPH_2_SELECT	gd32f4xx/include/gd32f4xx_dma.h	216;"	d
DMA_PERIPH_3_SELECT	gd32f4xx/include/gd32f4xx_dma.h	217;"	d
DMA_PERIPH_4_SELECT	gd32f4xx/include/gd32f4xx_dma.h	218;"	d
DMA_PERIPH_5_SELECT	gd32f4xx/include/gd32f4xx_dma.h	219;"	d
DMA_PERIPH_6_SELECT	gd32f4xx/include/gd32f4xx_dma.h	220;"	d
DMA_PERIPH_7_SELECT	gd32f4xx/include/gd32f4xx_dma.h	221;"	d
DMA_PERIPH_BURST_16_BEAT	gd32f4xx/include/gd32f4xx_dma.h	235;"	d
DMA_PERIPH_BURST_4_BEAT	gd32f4xx/include/gd32f4xx_dma.h	233;"	d
DMA_PERIPH_BURST_8_BEAT	gd32f4xx/include/gd32f4xx_dma.h	234;"	d
DMA_PERIPH_BURST_SINGLE	gd32f4xx/include/gd32f4xx_dma.h	232;"	d
DMA_PERIPH_INCREASE_DISABLE	gd32f4xx/include/gd32f4xx_dma.h	283;"	d
DMA_PERIPH_INCREASE_ENABLE	gd32f4xx/include/gd32f4xx_dma.h	282;"	d
DMA_PERIPH_INCREASE_FIX	gd32f4xx/include/gd32f4xx_dma.h	284;"	d
DMA_PERIPH_TO_MEMORY	gd32f4xx/include/gd32f4xx_dma.h	258;"	d
DMA_PERIPH_WIDTH_16BIT	gd32f4xx/include/gd32f4xx_dma.h	253;"	d
DMA_PERIPH_WIDTH_32BIT	gd32f4xx/include/gd32f4xx_dma.h	254;"	d
DMA_PERIPH_WIDTH_8BIT	gd32f4xx/include/gd32f4xx_dma.h	252;"	d
DMA_PRIORITY_HIGH	gd32f4xx/include/gd32f4xx_dma.h	241;"	d
DMA_PRIORITY_LOW	gd32f4xx/include/gd32f4xx_dma.h	239;"	d
DMA_PRIORITY_MEDIUM	gd32f4xx/include/gd32f4xx_dma.h	240;"	d
DMA_PRIORITY_ULTRA_HIGH	gd32f4xx/include/gd32f4xx_dma.h	242;"	d
DMA_RDTADDR_REG_OFFSET	gd32f4xx/include/gd32f4xx_enet.h	632;"	d
DMA_RSWDC_WDCFRS	gd32f4xx/include/gd32f4xx_enet.h	1372;"	d
DMA_STAT_REG_OFFSET	gd32f4xx/include/gd32f4xx_enet.h	627;"	d
DMA_SUBPERI0	gd32f4xx/include/gd32f4xx_dma.h	/^    DMA_SUBPERI0 = 0,                               \/*!< DMA Peripheral 0 *\/$/;"	e	enum:__anon8
DMA_SUBPERI1	gd32f4xx/include/gd32f4xx_dma.h	/^    DMA_SUBPERI1,                                   \/*!< DMA Peripheral 1 *\/$/;"	e	enum:__anon8
DMA_SUBPERI2	gd32f4xx/include/gd32f4xx_dma.h	/^    DMA_SUBPERI2,                                   \/*!< DMA Peripheral 2 *\/$/;"	e	enum:__anon8
DMA_SUBPERI3	gd32f4xx/include/gd32f4xx_dma.h	/^    DMA_SUBPERI3,                                   \/*!< DMA Peripheral 3 *\/$/;"	e	enum:__anon8
DMA_SUBPERI4	gd32f4xx/include/gd32f4xx_dma.h	/^    DMA_SUBPERI4,                                   \/*!< DMA Peripheral 4 *\/$/;"	e	enum:__anon8
DMA_SUBPERI5	gd32f4xx/include/gd32f4xx_dma.h	/^    DMA_SUBPERI5,                                   \/*!< DMA Peripheral 5 *\/$/;"	e	enum:__anon8
DMA_SUBPERI6	gd32f4xx/include/gd32f4xx_dma.h	/^    DMA_SUBPERI6,                                   \/*!< DMA Peripheral 6 *\/$/;"	e	enum:__anon8
DMA_SUBPERI7	gd32f4xx/include/gd32f4xx_dma.h	/^    DMA_SUBPERI7                                    \/*!< DMA Peripheral 7 *\/$/;"	e	enum:__anon8
DMA_TDTADDR_REG_OFFSET	gd32f4xx/include/gd32f4xx_enet.h	629;"	d
DP83848	gd32f4xx/include/gd32f4xx_enet.h	44;"	d
DSV_DSLPVS	gd32f4xx/include/gd32f4xx_rcu.h	1045;"	d
DTS_DAY	gd32f4xx/include/gd32f4xx_rtc.h	379;"	d
DTS_DOW	gd32f4xx/include/gd32f4xx_rtc.h	385;"	d
DTS_MON	gd32f4xx/include/gd32f4xx_rtc.h	382;"	d
DWBW	gd32f4xx/include/gd32f4xx_dac.h	120;"	d
ENET	gd32f4xx/include/gd32f4xx_enet.h	93;"	d
ENET_100M_FULLDUPLEX	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_100M_FULLDUPLEX            = (ENET_MAC_CFG_SPD | ENET_MAC_CFG_DPM),        \/*!< 100Mbit\/s, full-duplex *\/$/;"	e	enum:__anon40
ENET_100M_HALFDUPLEX	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_100M_HALFDUPLEX            = ENET_MAC_CFG_SPD ,                            \/*!< 100Mbit\/s, half-duplex *\/$/;"	e	enum:__anon40
ENET_10M_FULLDUPLEX	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_10M_FULLDUPLEX             = ENET_MAC_CFG_DPM,                             \/*!< 10Mbit\/s, full-duplex *\/$/;"	e	enum:__anon40
ENET_10M_HALFDUPLEX	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_10M_HALFDUPLEX             = (uint32_t)0x00000000U,                        \/*!< 10Mbit\/s, half-duplex *\/$/;"	e	enum:__anon40
ENET_ACTIVE_THRESHOLD_1024BYTES	gd32f4xx/include/gd32f4xx_enet.h	1185;"	d
ENET_ACTIVE_THRESHOLD_1280BYTES	gd32f4xx/include/gd32f4xx_enet.h	1186;"	d
ENET_ACTIVE_THRESHOLD_1536BYTES	gd32f4xx/include/gd32f4xx_enet.h	1187;"	d
ENET_ACTIVE_THRESHOLD_1792BYTES	gd32f4xx/include/gd32f4xx_enet.h	1188;"	d
ENET_ACTIVE_THRESHOLD_256BYTES	gd32f4xx/include/gd32f4xx_enet.h	1182;"	d
ENET_ACTIVE_THRESHOLD_512BYTES	gd32f4xx/include/gd32f4xx_enet.h	1183;"	d
ENET_ACTIVE_THRESHOLD_768BYTES	gd32f4xx/include/gd32f4xx_enet.h	1184;"	d
ENET_ADDRESS_ALIGN_DISABLE	gd32f4xx/include/gd32f4xx_enet.h	1298;"	d
ENET_ADDRESS_ALIGN_ENABLE	gd32f4xx/include/gd32f4xx_enet.h	1297;"	d
ENET_ADDRESS_FILTER_DA	gd32f4xx/include/gd32f4xx_enet.h	1178;"	d
ENET_ADDRESS_FILTER_SA	gd32f4xx/include/gd32f4xx_enet.h	1177;"	d
ENET_ADDRESS_MASK_BYTE0	gd32f4xx/include/gd32f4xx_enet.h	1170;"	d
ENET_ADDRESS_MASK_BYTE1	gd32f4xx/include/gd32f4xx_enet.h	1171;"	d
ENET_ADDRESS_MASK_BYTE2	gd32f4xx/include/gd32f4xx_enet.h	1172;"	d
ENET_ADDRESS_MASK_BYTE3	gd32f4xx/include/gd32f4xx_enet.h	1173;"	d
ENET_ADDRESS_MASK_BYTE4	gd32f4xx/include/gd32f4xx_enet.h	1174;"	d
ENET_ADDRESS_MASK_BYTE5	gd32f4xx/include/gd32f4xx_enet.h	1175;"	d
ENET_ADDRH_BASE	gd32f4xx/include/gd32f4xx_enet.h	604;"	d
ENET_ADDRL_BASE	gd32f4xx/include/gd32f4xx_enet.h	605;"	d
ENET_ALL_RX_TIMESTAMP	gd32f4xx/include/gd32f4xx_enet.h	1207;"	d
ENET_ALL_TYPE_MESSAGES_SNAPSHOT	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_ALL_TYPE_MESSAGES_SNAPSHOT   = ENET_PTP_TSCTL_ETMSEN,                      \/*!< all type messages are taken snapshot except announce, management and signaling message *\/$/;"	e	enum:__anon50
ENET_ARBITRATION_RXPRIORTX	gd32f4xx/include/gd32f4xx_enet.h	1275;"	d
ENET_ARBITRATION_RXTX_1_1	gd32f4xx/include/gd32f4xx_enet.h	1271;"	d
ENET_ARBITRATION_RXTX_2_1	gd32f4xx/include/gd32f4xx_enet.h	1272;"	d
ENET_ARBITRATION_RXTX_3_1	gd32f4xx/include/gd32f4xx_enet.h	1273;"	d
ENET_ARBITRATION_RXTX_4_1	gd32f4xx/include/gd32f4xx_enet.h	1274;"	d
ENET_AUTOCHECKSUM_ACCEPT_FAILFRAMES	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_AUTOCHECKSUM_ACCEPT_FAILFRAMES = (ENET_MAC_CFG_IPFCO|ENET_DMA_CTL_DTCERFD) \/*!< enable IP frame checksum function, and the received frame$/;"	e	enum:__anon41
ENET_AUTOCHECKSUM_DROP_FAILFRAMES	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_AUTOCHECKSUM_DROP_FAILFRAMES   = ENET_MAC_CFG_IPFCO,                       \/*!< enable IP frame checksum function *\/$/;"	e	enum:__anon41
ENET_AUTO_NEGOTIATION	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_AUTO_NEGOTIATION           = 0x01u,                                        \/*!< PHY auto negotiation *\/$/;"	e	enum:__anon40
ENET_AUTO_PADCRC_DROP	gd32f4xx/include/gd32f4xx_enet.h	1040;"	d
ENET_AUTO_PADCRC_DROP_DISABLE	gd32f4xx/include/gd32f4xx_enet.h	1039;"	d
ENET_AUTO_PADCRC_DROP_ENABLE	gd32f4xx/include/gd32f4xx_enet.h	1038;"	d
ENET_BACKOFFLIMIT_1	gd32f4xx/include/gd32f4xx_enet.h	995;"	d
ENET_BACKOFFLIMIT_10	gd32f4xx/include/gd32f4xx_enet.h	992;"	d
ENET_BACKOFFLIMIT_4	gd32f4xx/include/gd32f4xx_enet.h	994;"	d
ENET_BACKOFFLIMIT_8	gd32f4xx/include/gd32f4xx_enet.h	993;"	d
ENET_BACK_PRESSURE	gd32f4xx/include/gd32f4xx_enet.h	1123;"	d
ENET_BACK_PRESSURE_DISABLE	gd32f4xx/include/gd32f4xx_enet.h	1122;"	d
ENET_BACK_PRESSURE_ENABLE	gd32f4xx/include/gd32f4xx_enet.h	1121;"	d
ENET_BIT_POS	gd32f4xx/include/gd32f4xx_enet.h	596;"	d
ENET_BROADCASTFRAMES_DISABLE	gd32f4xx/include/gd32f4xx_enet.h	1062;"	d
ENET_BROADCASTFRAMES_ENABLE	gd32f4xx/include/gd32f4xx_enet.h	1061;"	d
ENET_BROADCAST_FRAMES_DROP	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_BROADCAST_FRAMES_DROP      = ENET_MAC_FRMF_BFRMD                           \/*!< the address filters filter all incoming broadcast frames *\/$/;"	e	enum:__anon42
ENET_BROADCAST_FRAMES_PASS	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_BROADCAST_FRAMES_PASS      = (uint32_t)0x00000000U,                        \/*!< the address filters pass all received broadcast frames *\/$/;"	e	enum:__anon42
ENET_CARRIERSENSE_DISABLE	gd32f4xx/include/gd32f4xx_enet.h	1018;"	d
ENET_CARRIERSENSE_ENABLE	gd32f4xx/include/gd32f4xx_enet.h	1017;"	d
ENET_CHECKSUMOFFLOAD_DISABLE	gd32f4xx/include/gd32f4xx_enet.h	1033;"	d
ENET_CHECKSUMOFFLOAD_ENABLE	gd32f4xx/include/gd32f4xx_enet.h	1032;"	d
ENET_CHECKSUM_DISABLE	gd32f4xx/include/gd32f4xx_enet.h	1379;"	d
ENET_CHECKSUM_IPV4HEADER	gd32f4xx/include/gd32f4xx_enet.h	1380;"	d
ENET_CHECKSUM_TCPUDPICMP_FULL	gd32f4xx/include/gd32f4xx_enet.h	1382;"	d
ENET_CHECKSUM_TCPUDPICMP_SEGMENT	gd32f4xx/include/gd32f4xx_enet.h	1381;"	d
ENET_CKNT_BOUNDARY	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_CKNT_BOUNDARY                = PTP_TSCTL_CKNT(1),                          \/*!< type of boundary clock node type for timestamp *\/$/;"	e	enum:__anon50
ENET_CKNT_END_TO_END	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_CKNT_END_TO_END              = PTP_TSCTL_CKNT(2),                          \/*!< type of end-to-end transparent clock node type for timestamp *\/$/;"	e	enum:__anon50
ENET_CKNT_ORDINARY	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_CKNT_ORDINARY                = PTP_TSCTL_CKNT(0),                          \/*!< type of ordinary clock node type for timestamp *\/$/;"	e	enum:__anon50
ENET_CKNT_PEER_TO_PEER	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_CKNT_PEER_TO_PEER            = PTP_TSCTL_CKNT(3),                          \/*!< type of peer-to-peer transparent clock node type for timestamp *\/$/;"	e	enum:__anon50
ENET_DEACTIVE_THRESHOLD_1024BYTES	gd32f4xx/include/gd32f4xx_enet.h	1194;"	d
ENET_DEACTIVE_THRESHOLD_1280BYTES	gd32f4xx/include/gd32f4xx_enet.h	1195;"	d
ENET_DEACTIVE_THRESHOLD_1536BYTES	gd32f4xx/include/gd32f4xx_enet.h	1196;"	d
ENET_DEACTIVE_THRESHOLD_1792BYTES	gd32f4xx/include/gd32f4xx_enet.h	1197;"	d
ENET_DEACTIVE_THRESHOLD_256BYTES	gd32f4xx/include/gd32f4xx_enet.h	1191;"	d
ENET_DEACTIVE_THRESHOLD_512BYTES	gd32f4xx/include/gd32f4xx_enet.h	1192;"	d
ENET_DEACTIVE_THRESHOLD_768BYTES	gd32f4xx/include/gd32f4xx_enet.h	1193;"	d
ENET_DEFERRALCHECK_DISABLE	gd32f4xx/include/gd32f4xx_enet.h	1043;"	d
ENET_DEFERRALCHECK_ENABLE	gd32f4xx/include/gd32f4xx_enet.h	1042;"	d
ENET_DELAY_TO	gd32f4xx/include/gd32f4xx_enet.h	1430;"	d
ENET_DEST_FILTER_INVERSE	gd32f4xx/include/gd32f4xx_enet.h	1066;"	d
ENET_DEST_FILTER_INVERSE_DISABLE	gd32f4xx/include/gd32f4xx_enet.h	1065;"	d
ENET_DEST_FILTER_INVERSE_ENABLE	gd32f4xx/include/gd32f4xx_enet.h	1064;"	d
ENET_DMA_BCTL	gd32f4xx/include/gd32f4xx_enet.h	143;"	d
ENET_DMA_BCTL_AA	gd32f4xx/include/gd32f4xx_enet.h	404;"	d
ENET_DMA_BCTL_DAB	gd32f4xx/include/gd32f4xx_enet.h	395;"	d
ENET_DMA_BCTL_DFM	gd32f4xx/include/gd32f4xx_enet.h	397;"	d
ENET_DMA_BCTL_DPSL	gd32f4xx/include/gd32f4xx_enet.h	396;"	d
ENET_DMA_BCTL_FB	gd32f4xx/include/gd32f4xx_enet.h	400;"	d
ENET_DMA_BCTL_FPBL	gd32f4xx/include/gd32f4xx_enet.h	403;"	d
ENET_DMA_BCTL_MB	gd32f4xx/include/gd32f4xx_enet.h	405;"	d
ENET_DMA_BCTL_PGBL	gd32f4xx/include/gd32f4xx_enet.h	398;"	d
ENET_DMA_BCTL_RTPR	gd32f4xx/include/gd32f4xx_enet.h	399;"	d
ENET_DMA_BCTL_RXDP	gd32f4xx/include/gd32f4xx_enet.h	401;"	d
ENET_DMA_BCTL_SWR	gd32f4xx/include/gd32f4xx_enet.h	394;"	d
ENET_DMA_BCTL_UIP	gd32f4xx/include/gd32f4xx_enet.h	402;"	d
ENET_DMA_CRBADDR	gd32f4xx/include/gd32f4xx_enet.h	156;"	d
ENET_DMA_CRBADDR_RBAP	gd32f4xx/include/gd32f4xx_enet.h	490;"	d
ENET_DMA_CRDADDR	gd32f4xx/include/gd32f4xx_enet.h	154;"	d
ENET_DMA_CRDADDR_RDAP	gd32f4xx/include/gd32f4xx_enet.h	484;"	d
ENET_DMA_CTBADDR	gd32f4xx/include/gd32f4xx_enet.h	155;"	d
ENET_DMA_CTBADDR_TBAP	gd32f4xx/include/gd32f4xx_enet.h	487;"	d
ENET_DMA_CTDADDR	gd32f4xx/include/gd32f4xx_enet.h	153;"	d
ENET_DMA_CTDADDR_TDAP	gd32f4xx/include/gd32f4xx_enet.h	481;"	d
ENET_DMA_CTL	gd32f4xx/include/gd32f4xx_enet.h	149;"	d
ENET_DMA_CTL_DAFRF	gd32f4xx/include/gd32f4xx_enet.h	452;"	d
ENET_DMA_CTL_DTCERFD	gd32f4xx/include/gd32f4xx_enet.h	454;"	d
ENET_DMA_CTL_FERF	gd32f4xx/include/gd32f4xx_enet.h	447;"	d
ENET_DMA_CTL_FTF	gd32f4xx/include/gd32f4xx_enet.h	450;"	d
ENET_DMA_CTL_FUF	gd32f4xx/include/gd32f4xx_enet.h	446;"	d
ENET_DMA_CTL_OSF	gd32f4xx/include/gd32f4xx_enet.h	444;"	d
ENET_DMA_CTL_RSFD	gd32f4xx/include/gd32f4xx_enet.h	453;"	d
ENET_DMA_CTL_RTHC	gd32f4xx/include/gd32f4xx_enet.h	445;"	d
ENET_DMA_CTL_SRE	gd32f4xx/include/gd32f4xx_enet.h	443;"	d
ENET_DMA_CTL_STE	gd32f4xx/include/gd32f4xx_enet.h	448;"	d
ENET_DMA_CTL_TSFD	gd32f4xx/include/gd32f4xx_enet.h	451;"	d
ENET_DMA_CTL_TTHC	gd32f4xx/include/gd32f4xx_enet.h	449;"	d
ENET_DMA_FLAG_AI	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_FLAG_AI                = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 15U),    \/*!< abnormal interrupt summary flag *\/$/;"	e	enum:__anon32
ENET_DMA_FLAG_AI_CLR	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_FLAG_AI_CLR            = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 15U),    \/*!< abnormal interrupt summary flag *\/$/;"	e	enum:__anon33
ENET_DMA_FLAG_EB_ACCESS_ERROR	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_FLAG_EB_ACCESS_ERROR   = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 25U),    \/*!< error during data buffer\/descriptor access flag *\/$/;"	e	enum:__anon32
ENET_DMA_FLAG_EB_DMA_ERROR	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_FLAG_EB_DMA_ERROR      = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 23U),    \/*!< error during data transfer by RxDMA\/TxDMA flag *\/$/;"	e	enum:__anon32
ENET_DMA_FLAG_EB_TRANSFER_ERROR	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_FLAG_EB_TRANSFER_ERROR = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 24U),    \/*!< error during write\/read transfer flag *\/$/;"	e	enum:__anon32
ENET_DMA_FLAG_ER	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_FLAG_ER                = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 14U),    \/*!< early receive status flag *\/$/;"	e	enum:__anon32
ENET_DMA_FLAG_ER_CLR	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_FLAG_ER_CLR            = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 14U),    \/*!< early receive status flag *\/$/;"	e	enum:__anon33
ENET_DMA_FLAG_ET	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_FLAG_ET                = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 10U),    \/*!< early transmit status flag *\/$/;"	e	enum:__anon32
ENET_DMA_FLAG_ET_CLR	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_FLAG_ET_CLR            = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 10U),    \/*!< early transmit status flag *\/$/;"	e	enum:__anon33
ENET_DMA_FLAG_FBE	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_FLAG_FBE               = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 13U),    \/*!< fatal bus error status flag *\/$/;"	e	enum:__anon32
ENET_DMA_FLAG_FBE_CLR	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_FLAG_FBE_CLR           = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 13U),    \/*!< fatal bus error status flag *\/$/;"	e	enum:__anon33
ENET_DMA_FLAG_MSC	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_FLAG_MSC               = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 27U),    \/*!< MSC status flag *\/$/;"	e	enum:__anon32
ENET_DMA_FLAG_NI	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_FLAG_NI                = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 16U),    \/*!< normal interrupt summary flag *\/$/;"	e	enum:__anon32
ENET_DMA_FLAG_NI_CLR	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_FLAG_NI_CLR            = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 16U),    \/*!< normal interrupt summary flag *\/                       $/;"	e	enum:__anon33
ENET_DMA_FLAG_RBU	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_FLAG_RBU               = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 7U),     \/*!< receive buffer unavailable status flag *\/$/;"	e	enum:__anon32
ENET_DMA_FLAG_RBU_CLR	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_FLAG_RBU_CLR           = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 7U),     \/*!< receive buffer unavailable status flag *\/$/;"	e	enum:__anon33
ENET_DMA_FLAG_RO	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_FLAG_RO                = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 4U),     \/*!< receive overflow status flag *\/$/;"	e	enum:__anon32
ENET_DMA_FLAG_RO_CLR	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_FLAG_RO_CLR            = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 4U),     \/*!< receive overflow status flag *\/$/;"	e	enum:__anon33
ENET_DMA_FLAG_RPS	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_FLAG_RPS               = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 8U),     \/*!< receive process stopped status flag *\/$/;"	e	enum:__anon32
ENET_DMA_FLAG_RPS_CLR	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_FLAG_RPS_CLR           = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 8U),     \/*!< receive process stopped status flag *\/$/;"	e	enum:__anon33
ENET_DMA_FLAG_RS	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_FLAG_RS                = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 6U),     \/*!< receive status flag *\/$/;"	e	enum:__anon32
ENET_DMA_FLAG_RS_CLR	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_FLAG_RS_CLR            = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 6U),     \/*!< receive status flag *\/$/;"	e	enum:__anon33
ENET_DMA_FLAG_RWT	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_FLAG_RWT               = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 9U),     \/*!< receive watchdog timeout status flag *\/$/;"	e	enum:__anon32
ENET_DMA_FLAG_RWT_CLR	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_FLAG_RWT_CLR           = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 9U),     \/*!< receive watchdog timeout status flag *\/$/;"	e	enum:__anon33
ENET_DMA_FLAG_TBU	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_FLAG_TBU               = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 2U),     \/*!< transmit buffer unavailable status flag *\/$/;"	e	enum:__anon32
ENET_DMA_FLAG_TBU_CLR	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_FLAG_TBU_CLR           = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 2U),     \/*!< transmit buffer unavailable status flag *\/$/;"	e	enum:__anon33
ENET_DMA_FLAG_TJT	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_FLAG_TJT               = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 3U),     \/*!< transmit jabber timeout status flag *\/$/;"	e	enum:__anon32
ENET_DMA_FLAG_TJT_CLR	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_FLAG_TJT_CLR           = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 3U),     \/*!< transmit jabber timeout status flag *\/$/;"	e	enum:__anon33
ENET_DMA_FLAG_TPS	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_FLAG_TPS               = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 1U),     \/*!< transmit process stopped status flag *\/$/;"	e	enum:__anon32
ENET_DMA_FLAG_TPS_CLR	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_FLAG_TPS_CLR           = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 1U),     \/*!< transmit process stopped status flag *\/$/;"	e	enum:__anon33
ENET_DMA_FLAG_TS	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_FLAG_TS                = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 0U),     \/*!< transmit status flag *\/$/;"	e	enum:__anon32
ENET_DMA_FLAG_TST	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_FLAG_TST               = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 29U),    \/*!< timestamp trigger status flag *\/                        $/;"	e	enum:__anon32
ENET_DMA_FLAG_TS_CLR	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_FLAG_TS_CLR            = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 0U),     \/*!< transmit status flag *\/$/;"	e	enum:__anon33
ENET_DMA_FLAG_TU	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_FLAG_TU                = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 5U),     \/*!< transmit underflow status flag *\/$/;"	e	enum:__anon32
ENET_DMA_FLAG_TU_CLR	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_FLAG_TU_CLR            = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 5U),     \/*!< transmit underflow status flag *\/$/;"	e	enum:__anon33
ENET_DMA_FLAG_WUM	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_FLAG_WUM               = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 28U),    \/*!< WUM status flag *\/$/;"	e	enum:__anon32
ENET_DMA_INTEN	gd32f4xx/include/gd32f4xx_enet.h	150;"	d
ENET_DMA_INTEN_AIE	gd32f4xx/include/gd32f4xx_enet.h	470;"	d
ENET_DMA_INTEN_ERIE	gd32f4xx/include/gd32f4xx_enet.h	469;"	d
ENET_DMA_INTEN_ETIE	gd32f4xx/include/gd32f4xx_enet.h	467;"	d
ENET_DMA_INTEN_FBEIE	gd32f4xx/include/gd32f4xx_enet.h	468;"	d
ENET_DMA_INTEN_NIE	gd32f4xx/include/gd32f4xx_enet.h	471;"	d
ENET_DMA_INTEN_RBUIE	gd32f4xx/include/gd32f4xx_enet.h	464;"	d
ENET_DMA_INTEN_RIE	gd32f4xx/include/gd32f4xx_enet.h	463;"	d
ENET_DMA_INTEN_ROIE	gd32f4xx/include/gd32f4xx_enet.h	461;"	d
ENET_DMA_INTEN_RPSIE	gd32f4xx/include/gd32f4xx_enet.h	465;"	d
ENET_DMA_INTEN_RWTIE	gd32f4xx/include/gd32f4xx_enet.h	466;"	d
ENET_DMA_INTEN_TBUIE	gd32f4xx/include/gd32f4xx_enet.h	459;"	d
ENET_DMA_INTEN_TIE	gd32f4xx/include/gd32f4xx_enet.h	457;"	d
ENET_DMA_INTEN_TJTIE	gd32f4xx/include/gd32f4xx_enet.h	460;"	d
ENET_DMA_INTEN_TPSIE	gd32f4xx/include/gd32f4xx_enet.h	458;"	d
ENET_DMA_INTEN_TUIE	gd32f4xx/include/gd32f4xx_enet.h	462;"	d
ENET_DMA_INT_AIE	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_AIE                = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 15U),   \/*!< abnormal interrupt summary enable *\/$/;"	e	enum:__anon34
ENET_DMA_INT_ERIE	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_ERIE               = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 14U),   \/*!< early receive interrupt enable *\/$/;"	e	enum:__anon34
ENET_DMA_INT_ETIE	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_ETIE               = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 10U),   \/*!< early transmit interrupt enable *\/$/;"	e	enum:__anon34
ENET_DMA_INT_FBEIE	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_FBEIE              = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 13U),   \/*!< fatal bus error interrupt enable *\/$/;"	e	enum:__anon34
ENET_DMA_INT_FLAG_AI	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_AI            = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 15U),    \/*!< abnormal interrupt summary flag *\/$/;"	e	enum:__anon35
ENET_DMA_INT_FLAG_AI_CLR	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_AI_CLR        = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 15U),    \/*!< abnormal interrupt summary flag *\/$/;"	e	enum:__anon36
ENET_DMA_INT_FLAG_ER	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_ER            = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 14U),    \/*!< early receive status flag *\/$/;"	e	enum:__anon35
ENET_DMA_INT_FLAG_ER_CLR	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_ER_CLR        = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 14U),    \/*!< early receive status flag *\/$/;"	e	enum:__anon36
ENET_DMA_INT_FLAG_ET	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_ET            = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 10U),    \/*!< early transmit status flag *\/$/;"	e	enum:__anon35
ENET_DMA_INT_FLAG_ET_CLR	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_ET_CLR        = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 10U),    \/*!< early transmit status flag *\/$/;"	e	enum:__anon36
ENET_DMA_INT_FLAG_FBE	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_FBE           = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 13U),    \/*!< fatal bus error status flag *\/$/;"	e	enum:__anon35
ENET_DMA_INT_FLAG_FBE_CLR	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_FBE_CLR       = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 13U),    \/*!< fatal bus error status flag *\/$/;"	e	enum:__anon36
ENET_DMA_INT_FLAG_MSC	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_MSC           = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 27U),    \/*!< MSC status flag *\/$/;"	e	enum:__anon35
ENET_DMA_INT_FLAG_NI	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_NI            = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 16U),    \/*!< normal interrupt summary flag *\/$/;"	e	enum:__anon35
ENET_DMA_INT_FLAG_NI_CLR	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_NI_CLR        = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 16U),    \/*!< normal interrupt summary flag *\/$/;"	e	enum:__anon36
ENET_DMA_INT_FLAG_RBU	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_RBU           = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 7U),     \/*!< receive buffer unavailable status flag *\/$/;"	e	enum:__anon35
ENET_DMA_INT_FLAG_RBU_CLR	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_RBU_CLR       = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 7U),     \/*!< receive buffer unavailable status flag *\/$/;"	e	enum:__anon36
ENET_DMA_INT_FLAG_RO	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_RO            = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 4U),     \/*!< receive overflow status flag *\/$/;"	e	enum:__anon35
ENET_DMA_INT_FLAG_RO_CLR	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_RO_CLR        = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 4U),     \/*!< receive overflow status flag *\/$/;"	e	enum:__anon36
ENET_DMA_INT_FLAG_RPS	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_RPS           = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 8U),     \/*!< receive process stopped status flag *\/$/;"	e	enum:__anon35
ENET_DMA_INT_FLAG_RPS_CLR	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_RPS_CLR       = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 8U),     \/*!< receive process stopped status flag *\/$/;"	e	enum:__anon36
ENET_DMA_INT_FLAG_RS	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_RS            = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 6U),     \/*!< receive status flag *\/$/;"	e	enum:__anon35
ENET_DMA_INT_FLAG_RS_CLR	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_RS_CLR        = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 6U),     \/*!< receive status flag *\/$/;"	e	enum:__anon36
ENET_DMA_INT_FLAG_RWT	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_RWT           = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 9U),     \/*!< receive watchdog timeout status flag *\/$/;"	e	enum:__anon35
ENET_DMA_INT_FLAG_RWT_CLR	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_RWT_CLR       = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 9U),     \/*!< receive watchdog timeout status flag *\/$/;"	e	enum:__anon36
ENET_DMA_INT_FLAG_TBU	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_TBU           = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 2U),     \/*!< transmit buffer unavailable status flag *\/$/;"	e	enum:__anon35
ENET_DMA_INT_FLAG_TBU_CLR	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_TBU_CLR       = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 2U),     \/*!< transmit buffer unavailable status flag *\/$/;"	e	enum:__anon36
ENET_DMA_INT_FLAG_TJT	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_TJT           = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 3U),     \/*!< transmit jabber timeout status flag *\/$/;"	e	enum:__anon35
ENET_DMA_INT_FLAG_TJT_CLR	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_TJT_CLR       = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 3U),     \/*!< transmit jabber timeout status flag *\/$/;"	e	enum:__anon36
ENET_DMA_INT_FLAG_TPS	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_TPS           = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 1U),     \/*!< transmit process stopped status flag *\/$/;"	e	enum:__anon35
ENET_DMA_INT_FLAG_TPS_CLR	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_TPS_CLR       = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 1U),     \/*!< transmit process stopped status flag *\/$/;"	e	enum:__anon36
ENET_DMA_INT_FLAG_TS	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_TS            = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 0U),     \/*!< transmit status flag *\/$/;"	e	enum:__anon35
ENET_DMA_INT_FLAG_TST	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_TST           = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 29U),    \/*!< timestamp trigger status flag *\/ $/;"	e	enum:__anon35
ENET_DMA_INT_FLAG_TS_CLR	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_TS_CLR        = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 0U),     \/*!< transmit status flag *\/$/;"	e	enum:__anon36
ENET_DMA_INT_FLAG_TU	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_TU            = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 5U),     \/*!< transmit underflow status flag *\/$/;"	e	enum:__anon35
ENET_DMA_INT_FLAG_TU_CLR	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_TU_CLR        = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 5U),     \/*!< transmit underflow status flag *\/$/;"	e	enum:__anon36
ENET_DMA_INT_FLAG_WUM	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_FLAG_WUM           = ENET_REGIDX_BIT(DMA_STAT_REG_OFFSET, 28U),    \/*!< WUM status flag *\/$/;"	e	enum:__anon35
ENET_DMA_INT_NIE	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_NIE                = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 16U),   \/*!< normal interrupt summary enable *\/$/;"	e	enum:__anon34
ENET_DMA_INT_RBUIE	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_RBUIE              = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 7U),    \/*!< receive buffer unavailable interrupt enable *\/$/;"	e	enum:__anon34
ENET_DMA_INT_RIE	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_RIE                = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 6U),    \/*!< receive interrupt enable *\/$/;"	e	enum:__anon34
ENET_DMA_INT_ROIE	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_ROIE               = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 4U),    \/*!< receive overflow interrupt enable *\/$/;"	e	enum:__anon34
ENET_DMA_INT_RPSIE	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_RPSIE              = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 8U),    \/*!< receive process stopped interrupt enable *\/$/;"	e	enum:__anon34
ENET_DMA_INT_RWTIE	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_RWTIE              = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 9U),    \/*!< receive watchdog timeout interrupt enable *\/$/;"	e	enum:__anon34
ENET_DMA_INT_TBUIE	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_TBUIE              = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 2U),    \/*!< transmit buffer unavailable interrupt enable *\/$/;"	e	enum:__anon34
ENET_DMA_INT_TIE	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_TIE                = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 0U),    \/*!< transmit interrupt enable *\/$/;"	e	enum:__anon34
ENET_DMA_INT_TJTIE	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_TJTIE              = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 3U),    \/*!< transmit jabber timeout interrupt enable *\/$/;"	e	enum:__anon34
ENET_DMA_INT_TPSIE	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_TPSIE              = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 1U),    \/*!< transmit process stopped interrupt enable *\/$/;"	e	enum:__anon34
ENET_DMA_INT_TUIE	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_INT_TUIE               = ENET_REGIDX_BIT(DMA_INTEN_REG_OFFSET, 5U),    \/*!< transmit underflow interrupt enable *\/$/;"	e	enum:__anon34
ENET_DMA_MFBOCNT	gd32f4xx/include/gd32f4xx_enet.h	151;"	d
ENET_DMA_MFBOCNT_MSFA	gd32f4xx/include/gd32f4xx_enet.h	475;"	d
ENET_DMA_MFBOCNT_MSFC	gd32f4xx/include/gd32f4xx_enet.h	474;"	d
ENET_DMA_RDTADDR	gd32f4xx/include/gd32f4xx_enet.h	146;"	d
ENET_DMA_RDTADDR_SRT	gd32f4xx/include/gd32f4xx_enet.h	414;"	d
ENET_DMA_RPEN	gd32f4xx/include/gd32f4xx_enet.h	145;"	d
ENET_DMA_RPEN_RPE	gd32f4xx/include/gd32f4xx_enet.h	411;"	d
ENET_DMA_RSWDC	gd32f4xx/include/gd32f4xx_enet.h	152;"	d
ENET_DMA_RSWDC_WDCFRS	gd32f4xx/include/gd32f4xx_enet.h	478;"	d
ENET_DMA_RX	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_RX                     = ENET_DMA_STAT_RP                              \/*!< DMA receive direction *\/$/;"	e	enum:__anon44
ENET_DMA_STAT	gd32f4xx/include/gd32f4xx_enet.h	148;"	d
ENET_DMA_STAT_AI	gd32f4xx/include/gd32f4xx_enet.h	433;"	d
ENET_DMA_STAT_EB	gd32f4xx/include/gd32f4xx_enet.h	437;"	d
ENET_DMA_STAT_ER	gd32f4xx/include/gd32f4xx_enet.h	432;"	d
ENET_DMA_STAT_ET	gd32f4xx/include/gd32f4xx_enet.h	430;"	d
ENET_DMA_STAT_FBE	gd32f4xx/include/gd32f4xx_enet.h	431;"	d
ENET_DMA_STAT_MSC	gd32f4xx/include/gd32f4xx_enet.h	438;"	d
ENET_DMA_STAT_NI	gd32f4xx/include/gd32f4xx_enet.h	434;"	d
ENET_DMA_STAT_RBU	gd32f4xx/include/gd32f4xx_enet.h	427;"	d
ENET_DMA_STAT_RO	gd32f4xx/include/gd32f4xx_enet.h	424;"	d
ENET_DMA_STAT_RP	gd32f4xx/include/gd32f4xx_enet.h	435;"	d
ENET_DMA_STAT_RPS	gd32f4xx/include/gd32f4xx_enet.h	428;"	d
ENET_DMA_STAT_RS	gd32f4xx/include/gd32f4xx_enet.h	426;"	d
ENET_DMA_STAT_RWT	gd32f4xx/include/gd32f4xx_enet.h	429;"	d
ENET_DMA_STAT_TBU	gd32f4xx/include/gd32f4xx_enet.h	422;"	d
ENET_DMA_STAT_TJT	gd32f4xx/include/gd32f4xx_enet.h	423;"	d
ENET_DMA_STAT_TP	gd32f4xx/include/gd32f4xx_enet.h	436;"	d
ENET_DMA_STAT_TPS	gd32f4xx/include/gd32f4xx_enet.h	421;"	d
ENET_DMA_STAT_TS	gd32f4xx/include/gd32f4xx_enet.h	420;"	d
ENET_DMA_STAT_TST	gd32f4xx/include/gd32f4xx_enet.h	440;"	d
ENET_DMA_STAT_TU	gd32f4xx/include/gd32f4xx_enet.h	425;"	d
ENET_DMA_STAT_WUM	gd32f4xx/include/gd32f4xx_enet.h	439;"	d
ENET_DMA_TDTADDR	gd32f4xx/include/gd32f4xx_enet.h	147;"	d
ENET_DMA_TDTADDR_STT	gd32f4xx/include/gd32f4xx_enet.h	417;"	d
ENET_DMA_TPEN	gd32f4xx/include/gd32f4xx_enet.h	144;"	d
ENET_DMA_TPEN_TPE	gd32f4xx/include/gd32f4xx_enet.h	408;"	d
ENET_DMA_TX	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_DMA_TX                     = ENET_DMA_STAT_TP,                             \/*!< DMA transmit direction *\/$/;"	e	enum:__anon44
ENET_ENHANCED_DESCRIPTOR	gd32f4xx/include/gd32f4xx_enet.h	1253;"	d
ENET_ERROR_DESC_ACCESS	gd32f4xx/include/gd32f4xx_enet.h	1323;"	d
ENET_ERROR_READ_TRANSFER	gd32f4xx/include/gd32f4xx_enet.h	1322;"	d
ENET_ERROR_TXDATA_TRANSFER	gd32f4xx/include/gd32f4xx_enet.h	1321;"	d
ENET_EVENT_TYPE_MESSAGES_SNAPSHOT	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_EVENT_TYPE_MESSAGES_SNAPSHOT = (int32_t)(ENET_PTP_TSCTL_ETMSEN| BIT(31)),  \/*!< only event type messages are taken snapshot *\/$/;"	e	enum:__anon50
ENET_FILTER_MODE_EITHER	gd32f4xx/include/gd32f4xx_enet.h	1077;"	d
ENET_FIXED_BURST_DISABLE	gd32f4xx/include/gd32f4xx_enet.h	1278;"	d
ENET_FIXED_BURST_ENABLE	gd32f4xx/include/gd32f4xx_enet.h	1277;"	d
ENET_FLUSH_RXFRAME_DISABLE	gd32f4xx/include/gd32f4xx_enet.h	1349;"	d
ENET_FLUSH_RXFRAME_ENABLE	gd32f4xx/include/gd32f4xx_enet.h	1348;"	d
ENET_FORWARD_ERRFRAMES	gd32f4xx/include/gd32f4xx_enet.h	1357;"	d
ENET_FORWARD_ERRFRAMES_DISABLE	gd32f4xx/include/gd32f4xx_enet.h	1356;"	d
ENET_FORWARD_ERRFRAMES_ENABLE	gd32f4xx/include/gd32f4xx_enet.h	1355;"	d
ENET_FORWARD_UNDERSZ_GOODFRAMES	gd32f4xx/include/gd32f4xx_enet.h	1361;"	d
ENET_FORWARD_UNDERSZ_GOODFRAMES_DISABLE	gd32f4xx/include/gd32f4xx_enet.h	1360;"	d
ENET_FORWARD_UNDERSZ_GOODFRAMES_ENABLE	gd32f4xx/include/gd32f4xx_enet.h	1359;"	d
ENET_GET_MACADDR	gd32f4xx/include/gd32f4xx_enet.h	606;"	d
ENET_INTERFRAMEGAP_40BIT	gd32f4xx/include/gd32f4xx_enet.h	1005;"	d
ENET_INTERFRAMEGAP_48BIT	gd32f4xx/include/gd32f4xx_enet.h	1004;"	d
ENET_INTERFRAMEGAP_56BIT	gd32f4xx/include/gd32f4xx_enet.h	1003;"	d
ENET_INTERFRAMEGAP_64BIT	gd32f4xx/include/gd32f4xx_enet.h	1002;"	d
ENET_INTERFRAMEGAP_72BIT	gd32f4xx/include/gd32f4xx_enet.h	1001;"	d
ENET_INTERFRAMEGAP_80BIT	gd32f4xx/include/gd32f4xx_enet.h	1000;"	d
ENET_INTERFRAMEGAP_88BIT	gd32f4xx/include/gd32f4xx_enet.h	999;"	d
ENET_INTERFRAMEGAP_96BIT	gd32f4xx/include/gd32f4xx_enet.h	998;"	d
ENET_IPV4_FRAME_SNAPSHOT	gd32f4xx/include/gd32f4xx_enet.h	1210;"	d
ENET_IPV6_FRAME_SNAPSHOT	gd32f4xx/include/gd32f4xx_enet.h	1209;"	d
ENET_JABBER_DISABLE	gd32f4xx/include/gd32f4xx_enet.h	1015;"	d
ENET_JABBER_ENABLE	gd32f4xx/include/gd32f4xx_enet.h	1014;"	d
ENET_LOOPBACKMODE	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_LOOPBACKMODE               = (ENET_MAC_CFG_LBM | ENET_MAC_CFG_DPM)         \/*!< MAC in loopback mode at the MII *\/$/;"	e	enum:__anon40
ENET_LOOPBACKMODE_DISABLE	gd32f4xx/include/gd32f4xx_enet.h	1027;"	d
ENET_LOOPBACKMODE_ENABLE	gd32f4xx/include/gd32f4xx_enet.h	1026;"	d
ENET_MAC0_AND_UNIQUE_ADDRESS_PAUSEDETECT	gd32f4xx/include/gd32f4xx_enet.h	1110;"	d
ENET_MAC_ADDR0H	gd32f4xx/include/gd32f4xx_enet.h	109;"	d
ENET_MAC_ADDR0H_ADDR0H	gd32f4xx/include/gd32f4xx_enet.h	257;"	d
ENET_MAC_ADDR0H_MO	gd32f4xx/include/gd32f4xx_enet.h	258;"	d
ENET_MAC_ADDR0L	gd32f4xx/include/gd32f4xx_enet.h	110;"	d
ENET_MAC_ADDR0L_ADDR0L	gd32f4xx/include/gd32f4xx_enet.h	261;"	d
ENET_MAC_ADDR1H	gd32f4xx/include/gd32f4xx_enet.h	111;"	d
ENET_MAC_ADDR1H_ADDR1H	gd32f4xx/include/gd32f4xx_enet.h	264;"	d
ENET_MAC_ADDR1H_AFE	gd32f4xx/include/gd32f4xx_enet.h	267;"	d
ENET_MAC_ADDR1H_MB	gd32f4xx/include/gd32f4xx_enet.h	265;"	d
ENET_MAC_ADDR1H_SAF	gd32f4xx/include/gd32f4xx_enet.h	266;"	d
ENET_MAC_ADDR1L	gd32f4xx/include/gd32f4xx_enet.h	112;"	d
ENET_MAC_ADDR1L_ADDR1L	gd32f4xx/include/gd32f4xx_enet.h	270;"	d
ENET_MAC_ADDR2H_ADDR2H	gd32f4xx/include/gd32f4xx_enet.h	273;"	d
ENET_MAC_ADDR2H_AFE	gd32f4xx/include/gd32f4xx_enet.h	276;"	d
ENET_MAC_ADDR2H_MB	gd32f4xx/include/gd32f4xx_enet.h	274;"	d
ENET_MAC_ADDR2H_SAF	gd32f4xx/include/gd32f4xx_enet.h	275;"	d
ENET_MAC_ADDR2L	gd32f4xx/include/gd32f4xx_enet.h	114;"	d
ENET_MAC_ADDR2L_ADDR2L	gd32f4xx/include/gd32f4xx_enet.h	279;"	d
ENET_MAC_ADDR3H	gd32f4xx/include/gd32f4xx_enet.h	115;"	d
ENET_MAC_ADDR3H_ADDR3H	gd32f4xx/include/gd32f4xx_enet.h	282;"	d
ENET_MAC_ADDR3H_AFE	gd32f4xx/include/gd32f4xx_enet.h	285;"	d
ENET_MAC_ADDR3H_MB	gd32f4xx/include/gd32f4xx_enet.h	283;"	d
ENET_MAC_ADDR3H_SAF	gd32f4xx/include/gd32f4xx_enet.h	284;"	d
ENET_MAC_ADDR3L	gd32f4xx/include/gd32f4xx_enet.h	116;"	d
ENET_MAC_ADDR3L_ADDR3L	gd32f4xx/include/gd32f4xx_enet.h	288;"	d
ENET_MAC_ADDRESS0	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MAC_ADDRESS0               = ((uint32_t)0x00000000),                       \/*!< MAC address0 *\/$/;"	e	enum:__anon47
ENET_MAC_ADDRESS1	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MAC_ADDRESS1               = ((uint32_t)0x00000008),                       \/*!< MAC address1 *\/$/;"	e	enum:__anon47
ENET_MAC_ADDRESS2	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MAC_ADDRESS2               = ((uint32_t)0x00000010),                       \/*!< MAC address2 *\/$/;"	e	enum:__anon47
ENET_MAC_ADDRESS3	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MAC_ADDRESS3               = ((uint32_t)0x00000018)                        \/*!< MAC address3 *\/$/;"	e	enum:__anon47
ENET_MAC_ADDT2H	gd32f4xx/include/gd32f4xx_enet.h	113;"	d
ENET_MAC_CFG	gd32f4xx/include/gd32f4xx_enet.h	96;"	d
ENET_MAC_CFG_APCD	gd32f4xx/include/gd32f4xx_enet.h	164;"	d
ENET_MAC_CFG_BOL	gd32f4xx/include/gd32f4xx_enet.h	163;"	d
ENET_MAC_CFG_CSD	gd32f4xx/include/gd32f4xx_enet.h	171;"	d
ENET_MAC_CFG_DFC	gd32f4xx/include/gd32f4xx_enet.h	162;"	d
ENET_MAC_CFG_DPM	gd32f4xx/include/gd32f4xx_enet.h	167;"	d
ENET_MAC_CFG_IGBS	gd32f4xx/include/gd32f4xx_enet.h	172;"	d
ENET_MAC_CFG_IPFCO	gd32f4xx/include/gd32f4xx_enet.h	166;"	d
ENET_MAC_CFG_JBD	gd32f4xx/include/gd32f4xx_enet.h	173;"	d
ENET_MAC_CFG_LBM	gd32f4xx/include/gd32f4xx_enet.h	168;"	d
ENET_MAC_CFG_REN	gd32f4xx/include/gd32f4xx_enet.h	160;"	d
ENET_MAC_CFG_ROD	gd32f4xx/include/gd32f4xx_enet.h	169;"	d
ENET_MAC_CFG_RTD	gd32f4xx/include/gd32f4xx_enet.h	165;"	d
ENET_MAC_CFG_SPD	gd32f4xx/include/gd32f4xx_enet.h	170;"	d
ENET_MAC_CFG_TEN	gd32f4xx/include/gd32f4xx_enet.h	161;"	d
ENET_MAC_CFG_TFCD	gd32f4xx/include/gd32f4xx_enet.h	175;"	d
ENET_MAC_CFG_WDD	gd32f4xx/include/gd32f4xx_enet.h	174;"	d
ENET_MAC_DBG	gd32f4xx/include/gd32f4xx_enet.h	106;"	d
ENET_MAC_DBG_MRNI	gd32f4xx/include/gd32f4xx_enet.h	232;"	d
ENET_MAC_DBG_MTNI	gd32f4xx/include/gd32f4xx_enet.h	237;"	d
ENET_MAC_DBG_PCS	gd32f4xx/include/gd32f4xx_enet.h	239;"	d
ENET_MAC_DBG_RXAFS	gd32f4xx/include/gd32f4xx_enet.h	233;"	d
ENET_MAC_DBG_RXFRS	gd32f4xx/include/gd32f4xx_enet.h	235;"	d
ENET_MAC_DBG_RXFS	gd32f4xx/include/gd32f4xx_enet.h	236;"	d
ENET_MAC_DBG_RXFW	gd32f4xx/include/gd32f4xx_enet.h	234;"	d
ENET_MAC_DBG_SOMT	gd32f4xx/include/gd32f4xx_enet.h	238;"	d
ENET_MAC_DBG_TXFF	gd32f4xx/include/gd32f4xx_enet.h	243;"	d
ENET_MAC_DBG_TXFNE	gd32f4xx/include/gd32f4xx_enet.h	242;"	d
ENET_MAC_DBG_TXFRS	gd32f4xx/include/gd32f4xx_enet.h	240;"	d
ENET_MAC_DBG_TXFW	gd32f4xx/include/gd32f4xx_enet.h	241;"	d
ENET_MAC_FCTH	gd32f4xx/include/gd32f4xx_enet.h	117;"	d
ENET_MAC_FCTH_RFA	gd32f4xx/include/gd32f4xx_enet.h	291;"	d
ENET_MAC_FCTH_RFD	gd32f4xx/include/gd32f4xx_enet.h	292;"	d
ENET_MAC_FCTL	gd32f4xx/include/gd32f4xx_enet.h	102;"	d
ENET_MAC_FCTL_DZQP	gd32f4xx/include/gd32f4xx_enet.h	212;"	d
ENET_MAC_FCTL_FLCBBKPA	gd32f4xx/include/gd32f4xx_enet.h	207;"	d
ENET_MAC_FCTL_PLTS	gd32f4xx/include/gd32f4xx_enet.h	211;"	d
ENET_MAC_FCTL_PTM	gd32f4xx/include/gd32f4xx_enet.h	213;"	d
ENET_MAC_FCTL_RFCEN	gd32f4xx/include/gd32f4xx_enet.h	209;"	d
ENET_MAC_FCTL_TFCEN	gd32f4xx/include/gd32f4xx_enet.h	208;"	d
ENET_MAC_FCTL_UPFDT	gd32f4xx/include/gd32f4xx_enet.h	210;"	d
ENET_MAC_FLAG_FLOWCONTROL	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MAC_FLAG_FLOWCONTROL       = ENET_REGIDX_BIT(MAC_FCTL_REG_OFFSET, 0U),     \/*!< flow control status flag *\/$/;"	e	enum:__anon32
ENET_MAC_FLAG_MPKR	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MAC_FLAG_MPKR              = ENET_REGIDX_BIT(MAC_WUM_REG_OFFSET, 5U),      \/*!< magic packet received flag *\/$/;"	e	enum:__anon32
ENET_MAC_FLAG_MSC	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MAC_FLAG_MSC               = ENET_REGIDX_BIT(MAC_INTF_REG_OFFSET, 4U),     \/*!< MSC status flag *\/$/;"	e	enum:__anon32
ENET_MAC_FLAG_MSCR	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MAC_FLAG_MSCR              = ENET_REGIDX_BIT(MAC_INTF_REG_OFFSET, 5U),     \/*!< MSC receive status flag *\/$/;"	e	enum:__anon32
ENET_MAC_FLAG_MSCT	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MAC_FLAG_MSCT              = ENET_REGIDX_BIT(MAC_INTF_REG_OFFSET, 6U),     \/*!< MSC transmit status flag *\/$/;"	e	enum:__anon32
ENET_MAC_FLAG_TMST	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MAC_FLAG_TMST              = ENET_REGIDX_BIT(MAC_INTF_REG_OFFSET, 9U),     \/*!< timestamp trigger status flag *\/$/;"	e	enum:__anon32
ENET_MAC_FLAG_WUFR	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MAC_FLAG_WUFR              = ENET_REGIDX_BIT(MAC_WUM_REG_OFFSET, 6U),      \/*!< wakeup frame received flag *\/ $/;"	e	enum:__anon32
ENET_MAC_FLAG_WUM	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MAC_FLAG_WUM               = ENET_REGIDX_BIT(MAC_INTF_REG_OFFSET, 3U),     \/*!< WUM status flag *\/$/;"	e	enum:__anon32
ENET_MAC_FRMF	gd32f4xx/include/gd32f4xx_enet.h	97;"	d
ENET_MAC_FRMF_BFRMD	gd32f4xx/include/gd32f4xx_enet.h	183;"	d
ENET_MAC_FRMF_DAIFLT	gd32f4xx/include/gd32f4xx_enet.h	181;"	d
ENET_MAC_FRMF_FAR	gd32f4xx/include/gd32f4xx_enet.h	188;"	d
ENET_MAC_FRMF_HMF	gd32f4xx/include/gd32f4xx_enet.h	180;"	d
ENET_MAC_FRMF_HPFLT	gd32f4xx/include/gd32f4xx_enet.h	187;"	d
ENET_MAC_FRMF_HUF	gd32f4xx/include/gd32f4xx_enet.h	179;"	d
ENET_MAC_FRMF_MFD	gd32f4xx/include/gd32f4xx_enet.h	182;"	d
ENET_MAC_FRMF_PCFRM	gd32f4xx/include/gd32f4xx_enet.h	184;"	d
ENET_MAC_FRMF_PM	gd32f4xx/include/gd32f4xx_enet.h	178;"	d
ENET_MAC_FRMF_SAFLT	gd32f4xx/include/gd32f4xx_enet.h	186;"	d
ENET_MAC_FRMF_SAIFLT	gd32f4xx/include/gd32f4xx_enet.h	185;"	d
ENET_MAC_HLH	gd32f4xx/include/gd32f4xx_enet.h	98;"	d
ENET_MAC_HLH_HLH	gd32f4xx/include/gd32f4xx_enet.h	191;"	d
ENET_MAC_HLL	gd32f4xx/include/gd32f4xx_enet.h	99;"	d
ENET_MAC_HLL_HLL	gd32f4xx/include/gd32f4xx_enet.h	194;"	d
ENET_MAC_INTF	gd32f4xx/include/gd32f4xx_enet.h	107;"	d
ENET_MAC_INTF_MSC	gd32f4xx/include/gd32f4xx_enet.h	247;"	d
ENET_MAC_INTF_MSCR	gd32f4xx/include/gd32f4xx_enet.h	248;"	d
ENET_MAC_INTF_MSCT	gd32f4xx/include/gd32f4xx_enet.h	249;"	d
ENET_MAC_INTF_TMST	gd32f4xx/include/gd32f4xx_enet.h	250;"	d
ENET_MAC_INTF_WUM	gd32f4xx/include/gd32f4xx_enet.h	246;"	d
ENET_MAC_INTMSK	gd32f4xx/include/gd32f4xx_enet.h	108;"	d
ENET_MAC_INTMSK_TMSTIM	gd32f4xx/include/gd32f4xx_enet.h	254;"	d
ENET_MAC_INTMSK_WUMIM	gd32f4xx/include/gd32f4xx_enet.h	253;"	d
ENET_MAC_INT_FLAG_MSC	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MAC_INT_FLAG_MSC           = ENET_REGIDX_BIT(MAC_INTF_REG_OFFSET, 4U),     \/*!< MSC status flag *\/$/;"	e	enum:__anon35
ENET_MAC_INT_FLAG_MSCR	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MAC_INT_FLAG_MSCR          = ENET_REGIDX_BIT(MAC_INTF_REG_OFFSET, 5U),     \/*!< MSC receive status flag *\/$/;"	e	enum:__anon35
ENET_MAC_INT_FLAG_MSCT	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MAC_INT_FLAG_MSCT          = ENET_REGIDX_BIT(MAC_INTF_REG_OFFSET, 6U),     \/*!< MSC transmit status flag *\/$/;"	e	enum:__anon35
ENET_MAC_INT_FLAG_TMST	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MAC_INT_FLAG_TMST          = ENET_REGIDX_BIT(MAC_INTF_REG_OFFSET, 9U),     \/*!< timestamp trigger status flag *\/$/;"	e	enum:__anon35
ENET_MAC_INT_FLAG_WUM	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MAC_INT_FLAG_WUM           = ENET_REGIDX_BIT(MAC_INTF_REG_OFFSET, 3U),     \/*!< WUM status flag *\/$/;"	e	enum:__anon35
ENET_MAC_INT_TMSTIM	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MAC_INT_TMSTIM             = ENET_REGIDX_BIT(MAC_INTMSK_REG_OFFSET, 9U),   \/*!< timestamp trigger interrupt mask *\/$/;"	e	enum:__anon34
ENET_MAC_INT_WUMIM	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MAC_INT_WUMIM              = ENET_REGIDX_BIT(MAC_INTMSK_REG_OFFSET, 3U),   \/*!< WUM interrupt mask *\/$/;"	e	enum:__anon34
ENET_MAC_PHY_CTL	gd32f4xx/include/gd32f4xx_enet.h	100;"	d
ENET_MAC_PHY_CTL_CLR	gd32f4xx/include/gd32f4xx_enet.h	199;"	d
ENET_MAC_PHY_CTL_PA	gd32f4xx/include/gd32f4xx_enet.h	201;"	d
ENET_MAC_PHY_CTL_PB	gd32f4xx/include/gd32f4xx_enet.h	197;"	d
ENET_MAC_PHY_CTL_PR	gd32f4xx/include/gd32f4xx_enet.h	200;"	d
ENET_MAC_PHY_CTL_PW	gd32f4xx/include/gd32f4xx_enet.h	198;"	d
ENET_MAC_PHY_DATA	gd32f4xx/include/gd32f4xx_enet.h	101;"	d
ENET_MAC_PHY_DATA_PD	gd32f4xx/include/gd32f4xx_enet.h	204;"	d
ENET_MAC_RECEIVER_NOT_IDLE	gd32f4xx/include/gd32f4xx_enet.h	1141;"	d
ENET_MAC_RWFF	gd32f4xx/include/gd32f4xx_enet.h	104;"	d
ENET_MAC_RWFF_DATA	gd32f4xx/include/gd32f4xx_enet.h	220;"	d
ENET_MAC_TRANSMITTER_NOT_IDLE	gd32f4xx/include/gd32f4xx_enet.h	1146;"	d
ENET_MAC_TRANSMITTER_STATUS	gd32f4xx/include/gd32f4xx_enet.h	1147;"	d
ENET_MAC_VLT	gd32f4xx/include/gd32f4xx_enet.h	103;"	d
ENET_MAC_VLT_VLTC	gd32f4xx/include/gd32f4xx_enet.h	217;"	d
ENET_MAC_VLT_VLTI	gd32f4xx/include/gd32f4xx_enet.h	216;"	d
ENET_MAC_WUM	gd32f4xx/include/gd32f4xx_enet.h	105;"	d
ENET_MAC_WUM_GU	gd32f4xx/include/gd32f4xx_enet.h	228;"	d
ENET_MAC_WUM_MPEN	gd32f4xx/include/gd32f4xx_enet.h	224;"	d
ENET_MAC_WUM_MPKR	gd32f4xx/include/gd32f4xx_enet.h	226;"	d
ENET_MAC_WUM_PWD	gd32f4xx/include/gd32f4xx_enet.h	223;"	d
ENET_MAC_WUM_WFEN	gd32f4xx/include/gd32f4xx_enet.h	225;"	d
ENET_MAC_WUM_WUFFRPR	gd32f4xx/include/gd32f4xx_enet.h	229;"	d
ENET_MAC_WUM_WUFR	gd32f4xx/include/gd32f4xx_enet.h	227;"	d
ENET_MASTER_NODE_MESSAGE_SNAPSHOT	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MASTER_NODE_MESSAGE_SNAPSHOT = (int32_t)(ENET_PTP_TSCTL_MNMSEN| BIT(31)),  \/*!< snapshot is only take for master node message *\/$/;"	e	enum:__anon50
ENET_MAX_FRAME_SIZE	gd32f4xx/include/gd32f4xx_enet.h	1427;"	d
ENET_MDC_HCLK_DIV102	gd32f4xx/include/gd32f4xx_enet.h	1090;"	d
ENET_MDC_HCLK_DIV16	gd32f4xx/include/gd32f4xx_enet.h	1088;"	d
ENET_MDC_HCLK_DIV26	gd32f4xx/include/gd32f4xx_enet.h	1089;"	d
ENET_MDC_HCLK_DIV42	gd32f4xx/include/gd32f4xx_enet.h	1086;"	d
ENET_MDC_HCLK_DIV62	gd32f4xx/include/gd32f4xx_enet.h	1087;"	d
ENET_MIXED_BURST_DISABLE	gd32f4xx/include/gd32f4xx_enet.h	1301;"	d
ENET_MIXED_BURST_ENABLE	gd32f4xx/include/gd32f4xx_enet.h	1300;"	d
ENET_MODE_FULLDUPLEX	gd32f4xx/include/gd32f4xx_enet.h	1029;"	d
ENET_MODE_HALFDUPLEX	gd32f4xx/include/gd32f4xx_enet.h	1030;"	d
ENET_MSC_COUNTERS_FREEZE	gd32f4xx/include/gd32f4xx_enet.h	1202;"	d
ENET_MSC_COUNTER_STOP_ROLLOVER	gd32f4xx/include/gd32f4xx_enet.h	1200;"	d
ENET_MSC_CTL	gd32f4xx/include/gd32f4xx_enet.h	119;"	d
ENET_MSC_CTL_AFHPM	gd32f4xx/include/gd32f4xx_enet.h	300;"	d
ENET_MSC_CTL_CTR	gd32f4xx/include/gd32f4xx_enet.h	295;"	d
ENET_MSC_CTL_CTSR	gd32f4xx/include/gd32f4xx_enet.h	296;"	d
ENET_MSC_CTL_MCFZ	gd32f4xx/include/gd32f4xx_enet.h	298;"	d
ENET_MSC_CTL_PMC	gd32f4xx/include/gd32f4xx_enet.h	299;"	d
ENET_MSC_CTL_RTOR	gd32f4xx/include/gd32f4xx_enet.h	297;"	d
ENET_MSC_FLAG_RFAE	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MSC_FLAG_RFAE              = ENET_REGIDX_BIT(MSC_RINTF_REG_OFFSET, 6U),    \/*!< received frames alignment error flag *\/$/;"	e	enum:__anon32
ENET_MSC_FLAG_RFCE	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MSC_FLAG_RFCE              = ENET_REGIDX_BIT(MSC_RINTF_REG_OFFSET, 5U),    \/*!< received frames CRC error flag *\/$/;"	e	enum:__anon32
ENET_MSC_FLAG_RGUF	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MSC_FLAG_RGUF              = ENET_REGIDX_BIT(MSC_RINTF_REG_OFFSET, 17U),   \/*!< received good unicast frames flag *\/$/;"	e	enum:__anon32
ENET_MSC_FLAG_TGF	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MSC_FLAG_TGF               = ENET_REGIDX_BIT(MSC_TINTF_REG_OFFSET, 21U),   \/*!< transmitted good frames flag *\/$/;"	e	enum:__anon32
ENET_MSC_FLAG_TGFMSC	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MSC_FLAG_TGFMSC            = ENET_REGIDX_BIT(MSC_TINTF_REG_OFFSET, 15U),   \/*!< transmitted good frames more single collision flag *\/$/;"	e	enum:__anon32
ENET_MSC_FLAG_TGFSC	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MSC_FLAG_TGFSC             = ENET_REGIDX_BIT(MSC_TINTF_REG_OFFSET, 14U),   \/*!< transmitted good frames single collision flag *\/$/;"	e	enum:__anon32
ENET_MSC_INT_FLAG_RFAE	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MSC_INT_FLAG_RFAE          = ENET_REGIDX_BIT(MSC_RINTF_REG_OFFSET, 6U),    \/*!< received frames alignment error flag *\/$/;"	e	enum:__anon35
ENET_MSC_INT_FLAG_RFCE	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MSC_INT_FLAG_RFCE          = ENET_REGIDX_BIT(MSC_RINTF_REG_OFFSET, 5U),    \/*!< received frames CRC error flag *\/$/;"	e	enum:__anon35
ENET_MSC_INT_FLAG_RGUF	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MSC_INT_FLAG_RGUF          = ENET_REGIDX_BIT(MSC_RINTF_REG_OFFSET, 17U),   \/*!< received good unicast frames flag *\/$/;"	e	enum:__anon35
ENET_MSC_INT_FLAG_TGF	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MSC_INT_FLAG_TGF           = ENET_REGIDX_BIT(MSC_TINTF_REG_OFFSET, 21U),   \/*!< transmitted good frames flag *\/$/;"	e	enum:__anon35
ENET_MSC_INT_FLAG_TGFMSC	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MSC_INT_FLAG_TGFMSC        = ENET_REGIDX_BIT(MSC_TINTF_REG_OFFSET, 15U),   \/*!< transmitted good frames more single collision flag *\/$/;"	e	enum:__anon35
ENET_MSC_INT_FLAG_TGFSC	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MSC_INT_FLAG_TGFSC         = ENET_REGIDX_BIT(MSC_TINTF_REG_OFFSET, 14U),   \/*!< transmitted good frames single collision flag *\/$/;"	e	enum:__anon35
ENET_MSC_INT_RFAEIM	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MSC_INT_RFAEIM             = ENET_REGIDX_BIT(MSC_RINTMSK_REG_OFFSET, 6U),  \/*!< received frames alignment error interrupt mask *\/$/;"	e	enum:__anon34
ENET_MSC_INT_RFCEIM	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MSC_INT_RFCEIM             = ENET_REGIDX_BIT(MSC_RINTMSK_REG_OFFSET, 5U),  \/*!< received frame CRC error interrupt mask *\/$/;"	e	enum:__anon34
ENET_MSC_INT_RGUFIM	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MSC_INT_RGUFIM             = ENET_REGIDX_BIT(MSC_RINTMSK_REG_OFFSET, 17U), \/*!< received good unicast frames interrupt mask *\/$/;"	e	enum:__anon34
ENET_MSC_INT_TGFIM	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MSC_INT_TGFIM              = ENET_REGIDX_BIT(MSC_TINTMSK_REG_OFFSET, 21U), \/*!< transmitted good frames interrupt mask *\/$/;"	e	enum:__anon34
ENET_MSC_INT_TGFMSCIM	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MSC_INT_TGFMSCIM           = ENET_REGIDX_BIT(MSC_TINTMSK_REG_OFFSET, 15U), \/*!< transmitted good frames more single collision interrupt mask *\/$/;"	e	enum:__anon34
ENET_MSC_INT_TGFSCIM	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MSC_INT_TGFSCIM            = ENET_REGIDX_BIT(MSC_TINTMSK_REG_OFFSET, 14U), \/*!< transmitted good frames single collision interrupt mask *\/$/;"	e	enum:__anon34
ENET_MSC_MSCCNT	gd32f4xx/include/gd32f4xx_enet.h	125;"	d
ENET_MSC_MSCCNT_MSCC	gd32f4xx/include/gd32f4xx_enet.h	326;"	d
ENET_MSC_PRESET_FULL	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MSC_PRESET_FULL            = ENET_MSC_CTL_PMC | ENET_MSC_CTL_AFHPM         \/*!< preset all MSC counters to almost-full(0xFFFF FFF0) value *\/$/;"	e	enum:__anon49
ENET_MSC_PRESET_HALF	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MSC_PRESET_HALF            = ENET_MSC_CTL_PMC,                             \/*!< preset all MSC counters to almost-half(0x7FFF FFF0) value *\/$/;"	e	enum:__anon49
ENET_MSC_PRESET_MASK	gd32f4xx/include/gd32f4xx_enet.h	1413;"	d
ENET_MSC_PRESET_NONE	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MSC_PRESET_NONE            = 0U,                                           \/*!< do not preset MSC counter *\/$/;"	e	enum:__anon49
ENET_MSC_RESET_ON_READ	gd32f4xx/include/gd32f4xx_enet.h	1201;"	d
ENET_MSC_RFAECNT	gd32f4xx/include/gd32f4xx_enet.h	128;"	d
ENET_MSC_RFAECNT_RFAER	gd32f4xx/include/gd32f4xx_enet.h	335;"	d
ENET_MSC_RFCECNT	gd32f4xx/include/gd32f4xx_enet.h	127;"	d
ENET_MSC_RFCECNT_RFCER	gd32f4xx/include/gd32f4xx_enet.h	332;"	d
ENET_MSC_RGUFCNT	gd32f4xx/include/gd32f4xx_enet.h	129;"	d
ENET_MSC_RGUFCNT_RGUF	gd32f4xx/include/gd32f4xx_enet.h	338;"	d
ENET_MSC_RINTF	gd32f4xx/include/gd32f4xx_enet.h	120;"	d
ENET_MSC_RINTF_RFAE	gd32f4xx/include/gd32f4xx_enet.h	304;"	d
ENET_MSC_RINTF_RFCE	gd32f4xx/include/gd32f4xx_enet.h	303;"	d
ENET_MSC_RINTF_RGUF	gd32f4xx/include/gd32f4xx_enet.h	305;"	d
ENET_MSC_RINTMSK	gd32f4xx/include/gd32f4xx_enet.h	122;"	d
ENET_MSC_RINTMSK_RFAEIM	gd32f4xx/include/gd32f4xx_enet.h	314;"	d
ENET_MSC_RINTMSK_RFCEIM	gd32f4xx/include/gd32f4xx_enet.h	313;"	d
ENET_MSC_RINTMSK_RGUFIM	gd32f4xx/include/gd32f4xx_enet.h	315;"	d
ENET_MSC_RX_RFAECNT	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MSC_RX_RFAECNT             = MSC_RFAECNT_REG_OFFSET,                       \/*!< MSC received frames with alignment error counter *\/$/;"	e	enum:__anon38
ENET_MSC_RX_RFCECNT	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MSC_RX_RFCECNT             = MSC_RFCECNT_REG_OFFSET,                       \/*!< MSC received frames with CRC error counter *\/$/;"	e	enum:__anon38
ENET_MSC_RX_RGUFCNT	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MSC_RX_RGUFCNT             = MSC_RGUFCNT_REG_OFFSET                        \/*!< MSC received good unicast frames counter *\/$/;"	e	enum:__anon38
ENET_MSC_SCCNT	gd32f4xx/include/gd32f4xx_enet.h	124;"	d
ENET_MSC_SCCNT_SCC	gd32f4xx/include/gd32f4xx_enet.h	323;"	d
ENET_MSC_TGFCNT	gd32f4xx/include/gd32f4xx_enet.h	126;"	d
ENET_MSC_TGFCNT_TGF	gd32f4xx/include/gd32f4xx_enet.h	329;"	d
ENET_MSC_TINTF	gd32f4xx/include/gd32f4xx_enet.h	121;"	d
ENET_MSC_TINTF_TGF	gd32f4xx/include/gd32f4xx_enet.h	310;"	d
ENET_MSC_TINTF_TGFMSC	gd32f4xx/include/gd32f4xx_enet.h	309;"	d
ENET_MSC_TINTF_TGFSC	gd32f4xx/include/gd32f4xx_enet.h	308;"	d
ENET_MSC_TINTMSK	gd32f4xx/include/gd32f4xx_enet.h	123;"	d
ENET_MSC_TINTMSK_TGFIM	gd32f4xx/include/gd32f4xx_enet.h	320;"	d
ENET_MSC_TINTMSK_TGFMSCIM	gd32f4xx/include/gd32f4xx_enet.h	319;"	d
ENET_MSC_TINTMSK_TGFSCIM	gd32f4xx/include/gd32f4xx_enet.h	318;"	d
ENET_MSC_TX_MSCCNT	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MSC_TX_MSCCNT              = MSC_MSCCNT_REG_OFFSET,                        \/*!< MSC transmitted good frames after more than a single collision counter *\/$/;"	e	enum:__anon38
ENET_MSC_TX_SCCNT	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MSC_TX_SCCNT               = MSC_SCCNT_REG_OFFSET,                         \/*!< MSC transmitted good frames after a single collision counter *\/$/;"	e	enum:__anon38
ENET_MSC_TX_TGFCNT	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_MSC_TX_TGFCNT              = MSC_TGFCNT_REG_OFFSET,                        \/*!< MSC transmitted good frames counter *\/$/;"	e	enum:__anon38
ENET_MULTICAST_FILTER_HASH	gd32f4xx/include/gd32f4xx_enet.h	1072;"	d
ENET_MULTICAST_FILTER_HASH_MODE	gd32f4xx/include/gd32f4xx_enet.h	1076;"	d
ENET_MULTICAST_FILTER_HASH_OR_PERFECT	gd32f4xx/include/gd32f4xx_enet.h	1071;"	d
ENET_MULTICAST_FILTER_NONE	gd32f4xx/include/gd32f4xx_enet.h	1074;"	d
ENET_MULTICAST_FILTER_PASS	gd32f4xx/include/gd32f4xx_enet.h	1075;"	d
ENET_MULTICAST_FILTER_PERFECT	gd32f4xx/include/gd32f4xx_enet.h	1073;"	d
ENET_NOCOPY_FRAME_RECEIVE	gd32f4xx/include/gd32f4xx_enet.h	1454;"	d
ENET_NOCOPY_FRAME_TRANSMIT	gd32f4xx/include/gd32f4xx_enet.h	1458;"	d
ENET_NOCOPY_PTPFRAME_RECEIVE_ENHANCED_MODE	gd32f4xx/include/gd32f4xx_enet.h	1581;"	d
ENET_NOCOPY_PTPFRAME_RECEIVE_NORMAL_MODE	gd32f4xx/include/gd32f4xx_enet.h	1598;"	d
ENET_NOCOPY_PTPFRAME_TRANSMIT_ENHANCED_MODE	gd32f4xx/include/gd32f4xx_enet.h	1585;"	d
ENET_NOCOPY_PTPFRAME_TRANSMIT_NORMAL_MODE	gd32f4xx/include/gd32f4xx_enet.h	1602;"	d
ENET_NONTYPE_FRAME_SNAPSHOT	gd32f4xx/include/gd32f4xx_enet.h	1208;"	d
ENET_NORMAL_DESCRIPTOR	gd32f4xx/include/gd32f4xx_enet.h	1254;"	d
ENET_NO_AUTOCHECKSUM	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_NO_AUTOCHECKSUM                = (uint32_t)0x00000000U,                    \/*!< disable IP frame checksum function *\/$/;"	e	enum:__anon41
ENET_NO_FLUSH_RXFRAME	gd32f4xx/include/gd32f4xx_enet.h	1350;"	d
ENET_PAUSETIME_MINUS144	gd32f4xx/include/gd32f4xx_enet.h	1103;"	d
ENET_PAUSETIME_MINUS256	gd32f4xx/include/gd32f4xx_enet.h	1104;"	d
ENET_PAUSETIME_MINUS28	gd32f4xx/include/gd32f4xx_enet.h	1102;"	d
ENET_PAUSETIME_MINUS4	gd32f4xx/include/gd32f4xx_enet.h	1101;"	d
ENET_PAUSE_CONDITION_STATUS	gd32f4xx/include/gd32f4xx_enet.h	1148;"	d
ENET_PCFRM_FORWARD_ALL	gd32f4xx/include/gd32f4xx_enet.h	1049;"	d
ENET_PCFRM_FORWARD_FILTERED	gd32f4xx/include/gd32f4xx_enet.h	1050;"	d
ENET_PCFRM_PREVENT_ALL	gd32f4xx/include/gd32f4xx_enet.h	1047;"	d
ENET_PCFRM_PREVENT_PAUSEFRAME	gd32f4xx/include/gd32f4xx_enet.h	1048;"	d
ENET_PGBL_16BEAT	gd32f4xx/include/gd32f4xx_enet.h	1261;"	d
ENET_PGBL_1BEAT	gd32f4xx/include/gd32f4xx_enet.h	1257;"	d
ENET_PGBL_2BEAT	gd32f4xx/include/gd32f4xx_enet.h	1258;"	d
ENET_PGBL_32BEAT	gd32f4xx/include/gd32f4xx_enet.h	1262;"	d
ENET_PGBL_4BEAT	gd32f4xx/include/gd32f4xx_enet.h	1259;"	d
ENET_PGBL_4xPGBL_128BEAT	gd32f4xx/include/gd32f4xx_enet.h	1268;"	d
ENET_PGBL_4xPGBL_16BEAT	gd32f4xx/include/gd32f4xx_enet.h	1265;"	d
ENET_PGBL_4xPGBL_32BEAT	gd32f4xx/include/gd32f4xx_enet.h	1266;"	d
ENET_PGBL_4xPGBL_4BEAT	gd32f4xx/include/gd32f4xx_enet.h	1263;"	d
ENET_PGBL_4xPGBL_64BEAT	gd32f4xx/include/gd32f4xx_enet.h	1267;"	d
ENET_PGBL_4xPGBL_8BEAT	gd32f4xx/include/gd32f4xx_enet.h	1264;"	d
ENET_PGBL_8BEAT	gd32f4xx/include/gd32f4xx_enet.h	1260;"	d
ENET_PHY_READ	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_PHY_READ                   = (uint32_t)0x00000000,                         \/*!< read PHY *\/$/;"	e	enum:__anon45
ENET_PHY_WRITE	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_PHY_WRITE                  = ENET_MAC_PHY_CTL_PW                           \/*!< write PHY *\/$/;"	e	enum:__anon45
ENET_PPSOFC_1024HZ	gd32f4xx/include/gd32f4xx_enet.h	1242;"	d
ENET_PPSOFC_128HZ	gd32f4xx/include/gd32f4xx_enet.h	1239;"	d
ENET_PPSOFC_16384HZ	gd32f4xx/include/gd32f4xx_enet.h	1246;"	d
ENET_PPSOFC_16HZ	gd32f4xx/include/gd32f4xx_enet.h	1236;"	d
ENET_PPSOFC_1HZ	gd32f4xx/include/gd32f4xx_enet.h	1232;"	d
ENET_PPSOFC_2048HZ	gd32f4xx/include/gd32f4xx_enet.h	1243;"	d
ENET_PPSOFC_256HZ	gd32f4xx/include/gd32f4xx_enet.h	1240;"	d
ENET_PPSOFC_2HZ	gd32f4xx/include/gd32f4xx_enet.h	1233;"	d
ENET_PPSOFC_32768HZ	gd32f4xx/include/gd32f4xx_enet.h	1247;"	d
ENET_PPSOFC_32HZ	gd32f4xx/include/gd32f4xx_enet.h	1237;"	d
ENET_PPSOFC_4096HZ	gd32f4xx/include/gd32f4xx_enet.h	1244;"	d
ENET_PPSOFC_4HZ	gd32f4xx/include/gd32f4xx_enet.h	1234;"	d
ENET_PPSOFC_512HZ	gd32f4xx/include/gd32f4xx_enet.h	1241;"	d
ENET_PPSOFC_64HZ	gd32f4xx/include/gd32f4xx_enet.h	1238;"	d
ENET_PPSOFC_8192HZ	gd32f4xx/include/gd32f4xx_enet.h	1245;"	d
ENET_PPSOFC_8HZ	gd32f4xx/include/gd32f4xx_enet.h	1235;"	d
ENET_PROMISCUOUS_DISABLE	gd32f4xx/include/gd32f4xx_enet.h	1069;"	d
ENET_PROMISCUOUS_ENABLE	gd32f4xx/include/gd32f4xx_enet.h	1068;"	d
ENET_PROMISCUOUS_MODE	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_PROMISCUOUS_MODE           = ENET_MAC_FRMF_PM,                             \/*!< promiscuous mode enabled *\/$/;"	e	enum:__anon42
ENET_PTP_ADDEND_UPDATE	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_PTP_ADDEND_UPDATE            = ENET_PTP_TSCTL_TMSARU,                      \/*!< addend register update *\/$/;"	e	enum:__anon50
ENET_PTP_ADD_TO_TIME	gd32f4xx/include/gd32f4xx_enet.h	1227;"	d
ENET_PTP_COARSEMODE	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_PTP_COARSEMODE               = ENET_PTP_TSCTL_TMSFCU,                      \/*!< the system timestamp uses the coarse method for updating *\/$/;"	e	enum:__anon50
ENET_PTP_ETH	gd32f4xx/include/gd32f4xx_enet.h	138;"	d
ENET_PTP_ETH_ETSH	gd32f4xx/include/gd32f4xx_enet.h	381;"	d
ENET_PTP_ETL	gd32f4xx/include/gd32f4xx_enet.h	139;"	d
ENET_PTP_ETL_ETSL	gd32f4xx/include/gd32f4xx_enet.h	384;"	d
ENET_PTP_FINEMODE	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_PTP_FINEMODE                 = (int32_t)(ENET_PTP_TSCTL_TMSFCU| BIT(31)),  \/*!< the system timestamp uses the fine method for updating *\/$/;"	e	enum:__anon50
ENET_PTP_FLAG_TSSCO	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_PTP_FLAG_TSSCO             = ENET_REGIDX_BIT(PTP_TSF_REG_OFFSET, 0U),      \/*!< timestamp second counter overflow flag *\/  $/;"	e	enum:__anon32
ENET_PTP_FLAG_TTM	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_PTP_FLAG_TTM               = ENET_REGIDX_BIT(PTP_TSF_REG_OFFSET, 1U),      \/*!< target time match flag *\/$/;"	e	enum:__anon32
ENET_PTP_FRAME_USE_MACADDRESS_FILTER	gd32f4xx/include/gd32f4xx_enet.h	1211;"	d
ENET_PTP_PPSCTL	gd32f4xx/include/gd32f4xx_enet.h	141;"	d
ENET_PTP_PPSCTL_PPSOFC	gd32f4xx/include/gd32f4xx_enet.h	391;"	d
ENET_PTP_SSINC	gd32f4xx/include/gd32f4xx_enet.h	132;"	d
ENET_PTP_SSINC_STMSSI	gd32f4xx/include/gd32f4xx_enet.h	361;"	d
ENET_PTP_SUBSTRACT_FROM_TIME	gd32f4xx/include/gd32f4xx_enet.h	1228;"	d
ENET_PTP_SYSTIME_INIT	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_PTP_SYSTIME_INIT             = ENET_PTP_TSCTL_TMSSTI,                      \/*!< timestamp initialize *\/$/;"	e	enum:__anon50
ENET_PTP_SYSTIME_UPDATE	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_PTP_SYSTIME_UPDATE           = ENET_PTP_TSCTL_TMSSTU,                      \/*!< timestamp update *\/ $/;"	e	enum:__anon50
ENET_PTP_TIMESTAMP_INT	gd32f4xx/include/gd32f4xx_enet.h	1206;"	d
ENET_PTP_TIME_NEGATIVE	gd32f4xx/include/gd32f4xx_enet.h	1220;"	d
ENET_PTP_TIME_POSITIVE	gd32f4xx/include/gd32f4xx_enet.h	1219;"	d
ENET_PTP_TSADDAND_TMSA	gd32f4xx/include/gd32f4xx_enet.h	378;"	d
ENET_PTP_TSADDEND	gd32f4xx/include/gd32f4xx_enet.h	137;"	d
ENET_PTP_TSCTL	gd32f4xx/include/gd32f4xx_enet.h	131;"	d
ENET_PTP_TSCTL_ARFSEN	gd32f4xx/include/gd32f4xx_enet.h	349;"	d
ENET_PTP_TSCTL_CKNT	gd32f4xx/include/gd32f4xx_enet.h	357;"	d
ENET_PTP_TSCTL_ESEN	gd32f4xx/include/gd32f4xx_enet.h	352;"	d
ENET_PTP_TSCTL_ETMSEN	gd32f4xx/include/gd32f4xx_enet.h	355;"	d
ENET_PTP_TSCTL_IP4SEN	gd32f4xx/include/gd32f4xx_enet.h	354;"	d
ENET_PTP_TSCTL_IP6SEN	gd32f4xx/include/gd32f4xx_enet.h	353;"	d
ENET_PTP_TSCTL_MAFEN	gd32f4xx/include/gd32f4xx_enet.h	358;"	d
ENET_PTP_TSCTL_MNMSEN	gd32f4xx/include/gd32f4xx_enet.h	356;"	d
ENET_PTP_TSCTL_PFSV	gd32f4xx/include/gd32f4xx_enet.h	351;"	d
ENET_PTP_TSCTL_SCROM	gd32f4xx/include/gd32f4xx_enet.h	350;"	d
ENET_PTP_TSCTL_TMSARU	gd32f4xx/include/gd32f4xx_enet.h	348;"	d
ENET_PTP_TSCTL_TMSEN	gd32f4xx/include/gd32f4xx_enet.h	343;"	d
ENET_PTP_TSCTL_TMSFCU	gd32f4xx/include/gd32f4xx_enet.h	344;"	d
ENET_PTP_TSCTL_TMSITEN	gd32f4xx/include/gd32f4xx_enet.h	347;"	d
ENET_PTP_TSCTL_TMSSTI	gd32f4xx/include/gd32f4xx_enet.h	345;"	d
ENET_PTP_TSCTL_TMSSTU	gd32f4xx/include/gd32f4xx_enet.h	346;"	d
ENET_PTP_TSF	gd32f4xx/include/gd32f4xx_enet.h	140;"	d
ENET_PTP_TSF_TSSCO	gd32f4xx/include/gd32f4xx_enet.h	387;"	d
ENET_PTP_TSF_TTM	gd32f4xx/include/gd32f4xx_enet.h	388;"	d
ENET_PTP_TSH	gd32f4xx/include/gd32f4xx_enet.h	133;"	d
ENET_PTP_TSH_STMS	gd32f4xx/include/gd32f4xx_enet.h	364;"	d
ENET_PTP_TSL	gd32f4xx/include/gd32f4xx_enet.h	134;"	d
ENET_PTP_TSL_STMSS	gd32f4xx/include/gd32f4xx_enet.h	367;"	d
ENET_PTP_TSL_STS	gd32f4xx/include/gd32f4xx_enet.h	368;"	d
ENET_PTP_TSUH	gd32f4xx/include/gd32f4xx_enet.h	135;"	d
ENET_PTP_TSUH_TMSUS	gd32f4xx/include/gd32f4xx_enet.h	371;"	d
ENET_PTP_TSUL	gd32f4xx/include/gd32f4xx_enet.h	136;"	d
ENET_PTP_TSUL_TMSUPNS	gd32f4xx/include/gd32f4xx_enet.h	375;"	d
ENET_PTP_TSUL_TMSUSS	gd32f4xx/include/gd32f4xx_enet.h	374;"	d
ENET_RANGE	gd32f4xx/include/gd32f4xx_enet.h	599;"	d
ENET_RDES0_CERR	gd32f4xx/include/gd32f4xx_enet.h	540;"	d
ENET_RDES0_DAFF	gd32f4xx/include/gd32f4xx_enet.h	557;"	d
ENET_RDES0_DAV	gd32f4xx/include/gd32f4xx_enet.h	558;"	d
ENET_RDES0_DBERR	gd32f4xx/include/gd32f4xx_enet.h	541;"	d
ENET_RDES0_DERR	gd32f4xx/include/gd32f4xx_enet.h	554;"	d
ENET_RDES0_ERRS	gd32f4xx/include/gd32f4xx_enet.h	555;"	d
ENET_RDES0_EXSV	gd32f4xx/include/gd32f4xx_enet.h	539;"	d
ENET_RDES0_FDES	gd32f4xx/include/gd32f4xx_enet.h	549;"	d
ENET_RDES0_FRML	gd32f4xx/include/gd32f4xx_enet.h	556;"	d
ENET_RDES0_FRMT	gd32f4xx/include/gd32f4xx_enet.h	544;"	d
ENET_RDES0_IPHERR	gd32f4xx/include/gd32f4xx_enet.h	546;"	d
ENET_RDES0_LCO	gd32f4xx/include/gd32f4xx_enet.h	545;"	d
ENET_RDES0_LDES	gd32f4xx/include/gd32f4xx_enet.h	548;"	d
ENET_RDES0_LERR	gd32f4xx/include/gd32f4xx_enet.h	552;"	d
ENET_RDES0_OERR	gd32f4xx/include/gd32f4xx_enet.h	551;"	d
ENET_RDES0_PCERR	gd32f4xx/include/gd32f4xx_enet.h	538;"	d
ENET_RDES0_RERR	gd32f4xx/include/gd32f4xx_enet.h	542;"	d
ENET_RDES0_RWDT	gd32f4xx/include/gd32f4xx_enet.h	543;"	d
ENET_RDES0_SAFF	gd32f4xx/include/gd32f4xx_enet.h	553;"	d
ENET_RDES0_TSV	gd32f4xx/include/gd32f4xx_enet.h	547;"	d
ENET_RDES0_VTAG	gd32f4xx/include/gd32f4xx_enet.h	550;"	d
ENET_RDES1_DINTC	gd32f4xx/include/gd32f4xx_enet.h	565;"	d
ENET_RDES1_RB1S	gd32f4xx/include/gd32f4xx_enet.h	561;"	d
ENET_RDES1_RB2S	gd32f4xx/include/gd32f4xx_enet.h	564;"	d
ENET_RDES1_RCHM	gd32f4xx/include/gd32f4xx_enet.h	562;"	d
ENET_RDES1_RERM	gd32f4xx/include/gd32f4xx_enet.h	563;"	d
ENET_RDES2_RB1AP	gd32f4xx/include/gd32f4xx_enet.h	568;"	d
ENET_RDES3_RB2AP	gd32f4xx/include/gd32f4xx_enet.h	571;"	d
ENET_RDES4_IPCKSB	gd32f4xx/include/gd32f4xx_enet.h	578;"	d
ENET_RDES4_IPF4	gd32f4xx/include/gd32f4xx_enet.h	579;"	d
ENET_RDES4_IPF6	gd32f4xx/include/gd32f4xx_enet.h	580;"	d
ENET_RDES4_IPHERR	gd32f4xx/include/gd32f4xx_enet.h	576;"	d
ENET_RDES4_IPPLDERR	gd32f4xx/include/gd32f4xx_enet.h	577;"	d
ENET_RDES4_IPPLDT	gd32f4xx/include/gd32f4xx_enet.h	575;"	d
ENET_RDES4_PTPMT	gd32f4xx/include/gd32f4xx_enet.h	581;"	d
ENET_RDES4_PTPOEF	gd32f4xx/include/gd32f4xx_enet.h	582;"	d
ENET_RDES4_PTPVF	gd32f4xx/include/gd32f4xx_enet.h	583;"	d
ENET_RDES6_RTSL	gd32f4xx/include/gd32f4xx_enet.h	586;"	d
ENET_RDES7_RTSH	gd32f4xx/include/gd32f4xx_enet.h	589;"	d
ENET_RECEIVEALL	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_RECEIVEALL                 = (int32_t)ENET_MAC_FRMF_FAR,                   \/*!< all received frame are forwarded to application *\/$/;"	e	enum:__anon42
ENET_RECEIVEOWN_DISABLE	gd32f4xx/include/gd32f4xx_enet.h	1024;"	d
ENET_RECEIVEOWN_ENABLE	gd32f4xx/include/gd32f4xx_enet.h	1023;"	d
ENET_RECEIVE_COMPLETE_INT_DISABLE	gd32f4xx/include/gd32f4xx_enet.h	1395;"	d
ENET_RECEIVE_COMPLETE_INT_ENABLE	gd32f4xx/include/gd32f4xx_enet.h	1394;"	d
ENET_REGIDX_BIT	gd32f4xx/include/gd32f4xx_enet.h	594;"	d
ENET_REG_READ	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_REG_READ,                                                                  \/*!< read register *\/$/;"	e	enum:__anon46
ENET_REG_VAL	gd32f4xx/include/gd32f4xx_enet.h	595;"	d
ENET_REG_WRITE	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_REG_WRITE                                                                  \/*!< write register *\/$/;"	e	enum:__anon46
ENET_RESET_TO	gd32f4xx/include/gd32f4xx_enet.h	1431;"	d
ENET_RETRYTRANSMISSION_DISABLE	gd32f4xx/include/gd32f4xx_enet.h	1036;"	d
ENET_RETRYTRANSMISSION_ENABLE	gd32f4xx/include/gd32f4xx_enet.h	1035;"	d
ENET_RXBUF_NUM	gd32f4xx/include/gd32f4xx_enet.h	24;"	d
ENET_RXBUF_SIZE	gd32f4xx/include/gd32f4xx_enet.h	32;"	d
ENET_RXDP_16BEAT	gd32f4xx/include/gd32f4xx_enet.h	1285;"	d
ENET_RXDP_1BEAT	gd32f4xx/include/gd32f4xx_enet.h	1281;"	d
ENET_RXDP_2BEAT	gd32f4xx/include/gd32f4xx_enet.h	1282;"	d
ENET_RXDP_32BEAT	gd32f4xx/include/gd32f4xx_enet.h	1286;"	d
ENET_RXDP_4BEAT	gd32f4xx/include/gd32f4xx_enet.h	1283;"	d
ENET_RXDP_4xPGBL_128BEAT	gd32f4xx/include/gd32f4xx_enet.h	1292;"	d
ENET_RXDP_4xPGBL_16BEAT	gd32f4xx/include/gd32f4xx_enet.h	1289;"	d
ENET_RXDP_4xPGBL_32BEAT	gd32f4xx/include/gd32f4xx_enet.h	1290;"	d
ENET_RXDP_4xPGBL_4BEAT	gd32f4xx/include/gd32f4xx_enet.h	1287;"	d
ENET_RXDP_4xPGBL_64BEAT	gd32f4xx/include/gd32f4xx_enet.h	1291;"	d
ENET_RXDP_4xPGBL_8BEAT	gd32f4xx/include/gd32f4xx_enet.h	1288;"	d
ENET_RXDP_8BEAT	gd32f4xx/include/gd32f4xx_enet.h	1284;"	d
ENET_RXFIFO_NOT_WRITING	gd32f4xx/include/gd32f4xx_enet.h	1143;"	d
ENET_RXFIFO_READ_STATUS	gd32f4xx/include/gd32f4xx_enet.h	1144;"	d
ENET_RXFIFO_STATE	gd32f4xx/include/gd32f4xx_enet.h	1145;"	d
ENET_RXTX_DIFFERENT_PGBL	gd32f4xx/include/gd32f4xx_enet.h	1294;"	d
ENET_RXTX_SAME_PGBL	gd32f4xx/include/gd32f4xx_enet.h	1295;"	d
ENET_RXTX_TIMESTAMP	gd32f4xx/include/gd32f4xx_enet.h	1205;"	d
ENET_RX_ASYNCHRONOUS_FIFO_STATE	gd32f4xx/include/gd32f4xx_enet.h	1142;"	d
ENET_RX_CURRENT_BUFFER	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_RX_CURRENT_BUFFER          = DMA_CRBADDR_REG_OFFSET,                       \/*!< current RX buffer *\/$/;"	e	enum:__anon37
ENET_RX_CURRENT_DESC	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_RX_CURRENT_DESC            = DMA_CRDADDR_REG_OFFSET,                       \/*!< current RX descriptor *\/$/;"	e	enum:__anon37
ENET_RX_DESC_TABLE	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_RX_DESC_TABLE              = DMA_RDTADDR_REG_OFFSET,                       \/*!< RX descriptor table *\/$/;"	e	enum:__anon37
ENET_RX_FILTER_DISABLE	gd32f4xx/include/gd32f4xx_enet.h	1052;"	d
ENET_RX_FILTER_ENABLE	gd32f4xx/include/gd32f4xx_enet.h	1053;"	d
ENET_RX_FLOWCONTROL	gd32f4xx/include/gd32f4xx_enet.h	1115;"	d
ENET_RX_FLOWCONTROL_DISABLE	gd32f4xx/include/gd32f4xx_enet.h	1114;"	d
ENET_RX_FLOWCONTROL_ENABLE	gd32f4xx/include/gd32f4xx_enet.h	1113;"	d
ENET_RX_MODE_CUTTHROUGH	gd32f4xx/include/gd32f4xx_enet.h	1346;"	d
ENET_RX_MODE_STOREFORWARD	gd32f4xx/include/gd32f4xx_enet.h	1345;"	d
ENET_RX_STATE_CLOSING	gd32f4xx/include/gd32f4xx_enet.h	1309;"	d
ENET_RX_STATE_FETCHING	gd32f4xx/include/gd32f4xx_enet.h	1306;"	d
ENET_RX_STATE_QUEUING	gd32f4xx/include/gd32f4xx_enet.h	1310;"	d
ENET_RX_STATE_STOPPED	gd32f4xx/include/gd32f4xx_enet.h	1305;"	d
ENET_RX_STATE_SUSPENDED	gd32f4xx/include/gd32f4xx_enet.h	1308;"	d
ENET_RX_STATE_WAITING	gd32f4xx/include/gd32f4xx_enet.h	1307;"	d
ENET_RX_THRESHOLD_128BYTES	gd32f4xx/include/gd32f4xx_enet.h	1330;"	d
ENET_RX_THRESHOLD_32BYTES	gd32f4xx/include/gd32f4xx_enet.h	1328;"	d
ENET_RX_THRESHOLD_64BYTES	gd32f4xx/include/gd32f4xx_enet.h	1327;"	d
ENET_RX_THRESHOLD_96BYTES	gd32f4xx/include/gd32f4xx_enet.h	1329;"	d
ENET_SECONDFRAME_OPT	gd32f4xx/include/gd32f4xx_enet.h	1365;"	d
ENET_SECONDFRAME_OPT_DISABLE	gd32f4xx/include/gd32f4xx_enet.h	1364;"	d
ENET_SECONDFRAME_OPT_ENABLE	gd32f4xx/include/gd32f4xx_enet.h	1363;"	d
ENET_SET_MACADDRH	gd32f4xx/include/gd32f4xx_enet.h	602;"	d
ENET_SET_MACADDRL	gd32f4xx/include/gd32f4xx_enet.h	603;"	d
ENET_SLAVE_NODE_MESSAGE_SNAPSHOT	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_SLAVE_NODE_MESSAGE_SNAPSHOT  = ENET_PTP_TSCTL_MNMSEN,                      \/*!< snapshot is only taken for slave node message *\/$/;"	e	enum:__anon50
ENET_SNOOPING_PTP_VERSION_1	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_SNOOPING_PTP_VERSION_1       = ENET_PTP_TSCTL_PFSV,                        \/*!< version 1 *\/$/;"	e	enum:__anon50
ENET_SNOOPING_PTP_VERSION_2	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_SNOOPING_PTP_VERSION_2       = (int32_t)(ENET_PTP_TSCTL_PFSV| BIT(31)),    \/*!< version 2 *\/$/;"	e	enum:__anon50
ENET_SPEEDMODE_100M	gd32f4xx/include/gd32f4xx_enet.h	1021;"	d
ENET_SPEEDMODE_10M	gd32f4xx/include/gd32f4xx_enet.h	1020;"	d
ENET_SRC_FILTER	gd32f4xx/include/gd32f4xx_enet.h	1058;"	d
ENET_SRC_FILTER_DISABLE	gd32f4xx/include/gd32f4xx_enet.h	1057;"	d
ENET_SRC_FILTER_INVERSE	gd32f4xx/include/gd32f4xx_enet.h	1059;"	d
ENET_SRC_FILTER_INVERSE_ENABLE	gd32f4xx/include/gd32f4xx_enet.h	1056;"	d
ENET_SRC_FILTER_NORMAL_ENABLE	gd32f4xx/include/gd32f4xx_enet.h	1055;"	d
ENET_SUBSECOND_BINARY_ROLLOVER	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_SUBSECOND_BINARY_ROLLOVER    = ENET_PTP_TSCTL_SCROM,                       \/*!< binary rollover mode *\/$/;"	e	enum:__anon50
ENET_SUBSECOND_DIGITAL_ROLLOVER	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_SUBSECOND_DIGITAL_ROLLOVER   = (int32_t)(ENET_PTP_TSCTL_SCROM | BIT(31)),  \/*!< digital rollover mode *\/$/;"	e	enum:__anon50
ENET_TCPIP_CKSUMERROR_ACCEPT	gd32f4xx/include/gd32f4xx_enet.h	1342;"	d
ENET_TCPIP_CKSUMERROR_DROP	gd32f4xx/include/gd32f4xx_enet.h	1343;"	d
ENET_TDES0_CM	gd32f4xx/include/gd32f4xx_enet.h	510;"	d
ENET_TDES0_COCNT	gd32f4xx/include/gd32f4xx_enet.h	496;"	d
ENET_TDES0_DAV	gd32f4xx/include/gd32f4xx_enet.h	517;"	d
ENET_TDES0_DB	gd32f4xx/include/gd32f4xx_enet.h	493;"	d
ENET_TDES0_DCRC	gd32f4xx/include/gd32f4xx_enet.h	513;"	d
ENET_TDES0_DPAD	gd32f4xx/include/gd32f4xx_enet.h	512;"	d
ENET_TDES0_ECO	gd32f4xx/include/gd32f4xx_enet.h	498;"	d
ENET_TDES0_ES	gd32f4xx/include/gd32f4xx_enet.h	505;"	d
ENET_TDES0_EXD	gd32f4xx/include/gd32f4xx_enet.h	495;"	d
ENET_TDES0_FRMF	gd32f4xx/include/gd32f4xx_enet.h	503;"	d
ENET_TDES0_FSG	gd32f4xx/include/gd32f4xx_enet.h	514;"	d
ENET_TDES0_INTC	gd32f4xx/include/gd32f4xx_enet.h	516;"	d
ENET_TDES0_IPHE	gd32f4xx/include/gd32f4xx_enet.h	506;"	d
ENET_TDES0_IPPE	gd32f4xx/include/gd32f4xx_enet.h	502;"	d
ENET_TDES0_JT	gd32f4xx/include/gd32f4xx_enet.h	504;"	d
ENET_TDES0_LCA	gd32f4xx/include/gd32f4xx_enet.h	501;"	d
ENET_TDES0_LCO	gd32f4xx/include/gd32f4xx_enet.h	499;"	d
ENET_TDES0_LSG	gd32f4xx/include/gd32f4xx_enet.h	515;"	d
ENET_TDES0_NCA	gd32f4xx/include/gd32f4xx_enet.h	500;"	d
ENET_TDES0_TCHM	gd32f4xx/include/gd32f4xx_enet.h	508;"	d
ENET_TDES0_TERM	gd32f4xx/include/gd32f4xx_enet.h	509;"	d
ENET_TDES0_TTMSS	gd32f4xx/include/gd32f4xx_enet.h	507;"	d
ENET_TDES0_TTSEN	gd32f4xx/include/gd32f4xx_enet.h	511;"	d
ENET_TDES0_UFE	gd32f4xx/include/gd32f4xx_enet.h	494;"	d
ENET_TDES0_VFRM	gd32f4xx/include/gd32f4xx_enet.h	497;"	d
ENET_TDES1_TB1S	gd32f4xx/include/gd32f4xx_enet.h	520;"	d
ENET_TDES1_TB2S	gd32f4xx/include/gd32f4xx_enet.h	521;"	d
ENET_TDES2_TB1AP	gd32f4xx/include/gd32f4xx_enet.h	524;"	d
ENET_TDES3_TB2AP	gd32f4xx/include/gd32f4xx_enet.h	527;"	d
ENET_TDES6_TTSL	gd32f4xx/include/gd32f4xx_enet.h	531;"	d
ENET_TDES7_TTSH	gd32f4xx/include/gd32f4xx_enet.h	534;"	d
ENET_TXBUF_NUM	gd32f4xx/include/gd32f4xx_enet.h	28;"	d
ENET_TXBUF_SIZE	gd32f4xx/include/gd32f4xx_enet.h	36;"	d
ENET_TXFIFO_FULL	gd32f4xx/include/gd32f4xx_enet.h	1152;"	d
ENET_TXFIFO_NOT_EMPTY	gd32f4xx/include/gd32f4xx_enet.h	1151;"	d
ENET_TXFIFO_NOT_WRITING	gd32f4xx/include/gd32f4xx_enet.h	1150;"	d
ENET_TXFIFO_READ_STATUS	gd32f4xx/include/gd32f4xx_enet.h	1149;"	d
ENET_TX_CURRENT_BUFFER	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_TX_CURRENT_BUFFER          = DMA_CTBADDR_REG_OFFSET                        \/*!< current TX buffer *\/$/;"	e	enum:__anon37
ENET_TX_CURRENT_DESC	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_TX_CURRENT_DESC            = DMA_CTDADDR_REG_OFFSET,                       \/*!< current TX descriptor *\/$/;"	e	enum:__anon37
ENET_TX_DESC_TABLE	gd32f4xx/include/gd32f4xx_enet.h	/^    ENET_TX_DESC_TABLE              = DMA_TDTADDR_REG_OFFSET,                       \/*!< TX descriptor table *\/$/;"	e	enum:__anon37
ENET_TX_FLOWCONTROL	gd32f4xx/include/gd32f4xx_enet.h	1119;"	d
ENET_TX_FLOWCONTROL_DISABLE	gd32f4xx/include/gd32f4xx_enet.h	1118;"	d
ENET_TX_FLOWCONTROL_ENABLE	gd32f4xx/include/gd32f4xx_enet.h	1117;"	d
ENET_TX_MODE_CUTTHROUGH	gd32f4xx/include/gd32f4xx_enet.h	1353;"	d
ENET_TX_MODE_STOREFORWARD	gd32f4xx/include/gd32f4xx_enet.h	1352;"	d
ENET_TX_STATE_CLOSING	gd32f4xx/include/gd32f4xx_enet.h	1318;"	d
ENET_TX_STATE_FETCHING	gd32f4xx/include/gd32f4xx_enet.h	1314;"	d
ENET_TX_STATE_READING	gd32f4xx/include/gd32f4xx_enet.h	1316;"	d
ENET_TX_STATE_STOPPED	gd32f4xx/include/gd32f4xx_enet.h	1313;"	d
ENET_TX_STATE_SUSPENDED	gd32f4xx/include/gd32f4xx_enet.h	1317;"	d
ENET_TX_STATE_WAITING	gd32f4xx/include/gd32f4xx_enet.h	1315;"	d
ENET_TX_THRESHOLD_128BYTES	gd32f4xx/include/gd32f4xx_enet.h	1334;"	d
ENET_TX_THRESHOLD_16BYTES	gd32f4xx/include/gd32f4xx_enet.h	1340;"	d
ENET_TX_THRESHOLD_192BYTES	gd32f4xx/include/gd32f4xx_enet.h	1335;"	d
ENET_TX_THRESHOLD_24BYTES	gd32f4xx/include/gd32f4xx_enet.h	1339;"	d
ENET_TX_THRESHOLD_256BYTES	gd32f4xx/include/gd32f4xx_enet.h	1336;"	d
ENET_TX_THRESHOLD_32BYTES	gd32f4xx/include/gd32f4xx_enet.h	1338;"	d
ENET_TX_THRESHOLD_40BYTES	gd32f4xx/include/gd32f4xx_enet.h	1337;"	d
ENET_TX_THRESHOLD_64BYTES	gd32f4xx/include/gd32f4xx_enet.h	1333;"	d
ENET_TYPEFRAME_CRC_DROP	gd32f4xx/include/gd32f4xx_enet.h	1009;"	d
ENET_TYPEFRAME_CRC_DROP_DISABLE	gd32f4xx/include/gd32f4xx_enet.h	1008;"	d
ENET_TYPEFRAME_CRC_DROP_ENABLE	gd32f4xx/include/gd32f4xx_enet.h	1007;"	d
ENET_UNICAST_FILTER_EITHER	gd32f4xx/include/gd32f4xx_enet.h	1079;"	d
ENET_UNICAST_FILTER_HASH	gd32f4xx/include/gd32f4xx_enet.h	1080;"	d
ENET_UNICAST_FILTER_HASH_MODE	gd32f4xx/include/gd32f4xx_enet.h	1082;"	d
ENET_UNICAST_FILTER_PERFECT	gd32f4xx/include/gd32f4xx_enet.h	1081;"	d
ENET_UNIQUE_PAUSEDETECT	gd32f4xx/include/gd32f4xx_enet.h	1111;"	d
ENET_VLANTAGCOMPARISON_12BIT	gd32f4xx/include/gd32f4xx_enet.h	1129;"	d
ENET_VLANTAGCOMPARISON_16BIT	gd32f4xx/include/gd32f4xx_enet.h	1130;"	d
ENET_WATCHDOG_DISABLE	gd32f4xx/include/gd32f4xx_enet.h	1012;"	d
ENET_WATCHDOG_ENABLE	gd32f4xx/include/gd32f4xx_enet.h	1011;"	d
ENET_WUM_FLAG_MPKR	gd32f4xx/include/gd32f4xx_enet.h	1135;"	d
ENET_WUM_FLAG_WUFFRPR	gd32f4xx/include/gd32f4xx_enet.h	1133;"	d
ENET_WUM_FLAG_WUFR	gd32f4xx/include/gd32f4xx_enet.h	1134;"	d
ENET_WUM_GLOBAL_UNICAST	gd32f4xx/include/gd32f4xx_enet.h	1139;"	d
ENET_WUM_MAGIC_PACKET_FRAME	gd32f4xx/include/gd32f4xx_enet.h	1137;"	d
ENET_WUM_POWER_DOWN	gd32f4xx/include/gd32f4xx_enet.h	1136;"	d
ENET_WUM_WAKE_UP_FRAME	gd32f4xx/include/gd32f4xx_enet.h	1138;"	d
ENET_ZERO_QUANTA_PAUSE	gd32f4xx/include/gd32f4xx_enet.h	1108;"	d
ENET_ZERO_QUANTA_PAUSE_DISABLE	gd32f4xx/include/gd32f4xx_enet.h	1107;"	d
ENET_ZERO_QUANTA_PAUSE_ENABLE	gd32f4xx/include/gd32f4xx_enet.h	1106;"	d
ERR_ERRN	gd32f4xx/include/gd32f4xx_can.h	492;"	d
ERR_REG_OFFSET	gd32f4xx/include/gd32f4xx_can.h	294;"	d
ETH_DMARXDESC_SIZE	gd32f4xx/include/gd32f4xx_enet.h	1417;"	d
ETH_DMARXDESC_SIZE	gd32f4xx/include/gd32f4xx_enet.h	1420;"	d
ETH_DMATXDESC_SIZE	gd32f4xx/include/gd32f4xx_enet.h	1416;"	d
ETH_DMATXDESC_SIZE	gd32f4xx/include/gd32f4xx_enet.h	1419;"	d
ETH_WAKEUP_REGISTER_LENGTH	gd32f4xx/include/gd32f4xx_enet.h	1424;"	d
EXMC	gd32f4xx/include/gd32f4xx_exmc.h	18;"	d
EXMC_ACCESS_MODE_A	gd32f4xx/include/gd32f4xx_exmc.h	370;"	d
EXMC_ACCESS_MODE_B	gd32f4xx/include/gd32f4xx_exmc.h	371;"	d
EXMC_ACCESS_MODE_C	gd32f4xx/include/gd32f4xx_exmc.h	372;"	d
EXMC_ACCESS_MODE_D	gd32f4xx/include/gd32f4xx_exmc.h	373;"	d
EXMC_ALE_RE_DELAY_10_HCLK	gd32f4xx/include/gd32f4xx_exmc.h	433;"	d
EXMC_ALE_RE_DELAY_11_HCLK	gd32f4xx/include/gd32f4xx_exmc.h	434;"	d
EXMC_ALE_RE_DELAY_12_HCLK	gd32f4xx/include/gd32f4xx_exmc.h	435;"	d
EXMC_ALE_RE_DELAY_13_HCLK	gd32f4xx/include/gd32f4xx_exmc.h	436;"	d
EXMC_ALE_RE_DELAY_14_HCLK	gd32f4xx/include/gd32f4xx_exmc.h	437;"	d
EXMC_ALE_RE_DELAY_15_HCLK	gd32f4xx/include/gd32f4xx_exmc.h	438;"	d
EXMC_ALE_RE_DELAY_16_HCLK	gd32f4xx/include/gd32f4xx_exmc.h	439;"	d
EXMC_ALE_RE_DELAY_1_HCLK	gd32f4xx/include/gd32f4xx_exmc.h	424;"	d
EXMC_ALE_RE_DELAY_2_HCLK	gd32f4xx/include/gd32f4xx_exmc.h	425;"	d
EXMC_ALE_RE_DELAY_3_HCLK	gd32f4xx/include/gd32f4xx_exmc.h	426;"	d
EXMC_ALE_RE_DELAY_4_HCLK	gd32f4xx/include/gd32f4xx_exmc.h	427;"	d
EXMC_ALE_RE_DELAY_5_HCLK	gd32f4xx/include/gd32f4xx_exmc.h	428;"	d
EXMC_ALE_RE_DELAY_6_HCLK	gd32f4xx/include/gd32f4xx_exmc.h	429;"	d
EXMC_ALE_RE_DELAY_7_HCLK	gd32f4xx/include/gd32f4xx_exmc.h	430;"	d
EXMC_ALE_RE_DELAY_8_HCLK	gd32f4xx/include/gd32f4xx_exmc.h	431;"	d
EXMC_ALE_RE_DELAY_9_HCLK	gd32f4xx/include/gd32f4xx_exmc.h	432;"	d
EXMC_ASYN_WRITE	gd32f4xx/include/gd32f4xx_exmc.h	616;"	d
EXMC_BANK0_NORSRAM_REGION0	gd32f4xx/include/gd32f4xx_exmc.h	606;"	d
EXMC_BANK0_NORSRAM_REGION1	gd32f4xx/include/gd32f4xx_exmc.h	607;"	d
EXMC_BANK0_NORSRAM_REGION2	gd32f4xx/include/gd32f4xx_exmc.h	608;"	d
EXMC_BANK0_NORSRAM_REGION3	gd32f4xx/include/gd32f4xx_exmc.h	609;"	d
EXMC_BANK1_NAND	gd32f4xx/include/gd32f4xx_exmc.h	628;"	d
EXMC_BANK2_NAND	gd32f4xx/include/gd32f4xx_exmc.h	629;"	d
EXMC_BANK3_PCCARD	gd32f4xx/include/gd32f4xx_exmc.h	630;"	d
EXMC_CAS_LATENCY_1_SDCLK	gd32f4xx/include/gd32f4xx_exmc.h	479;"	d
EXMC_CAS_LATENCY_2_SDCLK	gd32f4xx/include/gd32f4xx_exmc.h	480;"	d
EXMC_CAS_LATENCY_3_SDCLK	gd32f4xx/include/gd32f4xx_exmc.h	481;"	d
EXMC_CLE_RE_DELAY_10_HCLK	gd32f4xx/include/gd32f4xx_exmc.h	452;"	d
EXMC_CLE_RE_DELAY_11_HCLK	gd32f4xx/include/gd32f4xx_exmc.h	453;"	d
EXMC_CLE_RE_DELAY_12_HCLK	gd32f4xx/include/gd32f4xx_exmc.h	454;"	d
EXMC_CLE_RE_DELAY_13_HCLK	gd32f4xx/include/gd32f4xx_exmc.h	455;"	d
EXMC_CLE_RE_DELAY_14_HCLK	gd32f4xx/include/gd32f4xx_exmc.h	456;"	d
EXMC_CLE_RE_DELAY_15_HCLK	gd32f4xx/include/gd32f4xx_exmc.h	457;"	d
EXMC_CLE_RE_DELAY_16_HCLK	gd32f4xx/include/gd32f4xx_exmc.h	458;"	d
EXMC_CLE_RE_DELAY_1_HCLK	gd32f4xx/include/gd32f4xx_exmc.h	443;"	d
EXMC_CLE_RE_DELAY_2_HCLK	gd32f4xx/include/gd32f4xx_exmc.h	444;"	d
EXMC_CLE_RE_DELAY_3_HCLK	gd32f4xx/include/gd32f4xx_exmc.h	445;"	d
EXMC_CLE_RE_DELAY_4_HCLK	gd32f4xx/include/gd32f4xx_exmc.h	446;"	d
EXMC_CLE_RE_DELAY_5_HCLK	gd32f4xx/include/gd32f4xx_exmc.h	447;"	d
EXMC_CLE_RE_DELAY_6_HCLK	gd32f4xx/include/gd32f4xx_exmc.h	448;"	d
EXMC_CLE_RE_DELAY_7_HCLK	gd32f4xx/include/gd32f4xx_exmc.h	449;"	d
EXMC_CLE_RE_DELAY_8_HCLK	gd32f4xx/include/gd32f4xx_exmc.h	450;"	d
EXMC_CLE_RE_DELAY_9_HCLK	gd32f4xx/include/gd32f4xx_exmc.h	451;"	d
EXMC_CLOCK_SYN_MODE	gd32f4xx/include/gd32f4xx_exmc.h	612;"	d
EXMC_CLOCK_UNCONDITIONALLY	gd32f4xx/include/gd32f4xx_exmc.h	613;"	d
EXMC_CRAM_AUTO_SPLIT	gd32f4xx/include/gd32f4xx_exmc.h	351;"	d
EXMC_CRAM_PAGE_SIZE_1024_BYTES	gd32f4xx/include/gd32f4xx_exmc.h	355;"	d
EXMC_CRAM_PAGE_SIZE_128_BYTES	gd32f4xx/include/gd32f4xx_exmc.h	352;"	d
EXMC_CRAM_PAGE_SIZE_256_BYTES	gd32f4xx/include/gd32f4xx_exmc.h	353;"	d
EXMC_CRAM_PAGE_SIZE_512_BYTES	gd32f4xx/include/gd32f4xx_exmc.h	354;"	d
EXMC_DATALAT_10_CLK	gd32f4xx/include/gd32f4xx_exmc.h	385;"	d
EXMC_DATALAT_11_CLK	gd32f4xx/include/gd32f4xx_exmc.h	386;"	d
EXMC_DATALAT_12_CLK	gd32f4xx/include/gd32f4xx_exmc.h	387;"	d
EXMC_DATALAT_13_CLK	gd32f4xx/include/gd32f4xx_exmc.h	388;"	d
EXMC_DATALAT_14_CLK	gd32f4xx/include/gd32f4xx_exmc.h	389;"	d
EXMC_DATALAT_15_CLK	gd32f4xx/include/gd32f4xx_exmc.h	390;"	d
EXMC_DATALAT_16_CLK	gd32f4xx/include/gd32f4xx_exmc.h	391;"	d
EXMC_DATALAT_17_CLK	gd32f4xx/include/gd32f4xx_exmc.h	392;"	d
EXMC_DATALAT_2_CLK	gd32f4xx/include/gd32f4xx_exmc.h	377;"	d
EXMC_DATALAT_3_CLK	gd32f4xx/include/gd32f4xx_exmc.h	378;"	d
EXMC_DATALAT_4_CLK	gd32f4xx/include/gd32f4xx_exmc.h	379;"	d
EXMC_DATALAT_5_CLK	gd32f4xx/include/gd32f4xx_exmc.h	380;"	d
EXMC_DATALAT_6_CLK	gd32f4xx/include/gd32f4xx_exmc.h	381;"	d
EXMC_DATALAT_7_CLK	gd32f4xx/include/gd32f4xx_exmc.h	382;"	d
EXMC_DATALAT_8_CLK	gd32f4xx/include/gd32f4xx_exmc.h	383;"	d
EXMC_DATALAT_9_CLK	gd32f4xx/include/gd32f4xx_exmc.h	384;"	d
EXMC_ECC_SIZE_1024BYTES	gd32f4xx/include/gd32f4xx_exmc.h	417;"	d
EXMC_ECC_SIZE_2048BYTES	gd32f4xx/include/gd32f4xx_exmc.h	418;"	d
EXMC_ECC_SIZE_256BYTES	gd32f4xx/include/gd32f4xx_exmc.h	415;"	d
EXMC_ECC_SIZE_4096BYTES	gd32f4xx/include/gd32f4xx_exmc.h	419;"	d
EXMC_ECC_SIZE_512BYTES	gd32f4xx/include/gd32f4xx_exmc.h	416;"	d
EXMC_ECC_SIZE_8192BYTES	gd32f4xx/include/gd32f4xx_exmc.h	420;"	d
EXMC_MEMORY_TYPE_NOR	gd32f4xx/include/gd32f4xx_exmc.h	366;"	d
EXMC_MEMORY_TYPE_PSRAM	gd32f4xx/include/gd32f4xx_exmc.h	365;"	d
EXMC_MEMORY_TYPE_SRAM	gd32f4xx/include/gd32f4xx_exmc.h	364;"	d
EXMC_NAND	gd32f4xx/include/gd32f4xx_exmc.h	20;"	d
EXMC_NAND_DATABUS_WIDTH_16B	gd32f4xx/include/gd32f4xx_exmc.h	463;"	d
EXMC_NAND_DATABUS_WIDTH_8B	gd32f4xx/include/gd32f4xx_exmc.h	462;"	d
EXMC_NAND_PCCARD_FLAG_FALL	gd32f4xx/include/gd32f4xx_exmc.h	668;"	d
EXMC_NAND_PCCARD_FLAG_FIFOE	gd32f4xx/include/gd32f4xx_exmc.h	669;"	d
EXMC_NAND_PCCARD_FLAG_LEVEL	gd32f4xx/include/gd32f4xx_exmc.h	667;"	d
EXMC_NAND_PCCARD_FLAG_RISE	gd32f4xx/include/gd32f4xx_exmc.h	666;"	d
EXMC_NAND_PCCARD_INT_FALL	gd32f4xx/include/gd32f4xx_exmc.h	676;"	d
EXMC_NAND_PCCARD_INT_LEVEL	gd32f4xx/include/gd32f4xx_exmc.h	675;"	d
EXMC_NAND_PCCARD_INT_RISE	gd32f4xx/include/gd32f4xx_exmc.h	674;"	d
EXMC_NECC	gd32f4xx/include/gd32f4xx_exmc.h	344;"	d
EXMC_NECC1	gd32f4xx/include/gd32f4xx_exmc.h	47;"	d
EXMC_NECC2	gd32f4xx/include/gd32f4xx_exmc.h	53;"	d
EXMC_NECC_ECC	gd32f4xx/include/gd32f4xx_exmc.h	153;"	d
EXMC_NOR_DATABUS_WIDTH_16B	gd32f4xx/include/gd32f4xx_exmc.h	360;"	d
EXMC_NOR_DATABUS_WIDTH_8B	gd32f4xx/include/gd32f4xx_exmc.h	359;"	d
EXMC_NOR_PSRAM	gd32f4xx/include/gd32f4xx_exmc.h	19;"	d
EXMC_NPATCFG	gd32f4xx/include/gd32f4xx_exmc.h	343;"	d
EXMC_NPATCFG1	gd32f4xx/include/gd32f4xx_exmc.h	46;"	d
EXMC_NPATCFG2	gd32f4xx/include/gd32f4xx_exmc.h	52;"	d
EXMC_NPATCFG3	gd32f4xx/include/gd32f4xx_exmc.h	58;"	d
EXMC_NPATCFG_ATTHIZ	gd32f4xx/include/gd32f4xx_exmc.h	144;"	d
EXMC_NPATCFG_ATTHLD	gd32f4xx/include/gd32f4xx_exmc.h	143;"	d
EXMC_NPATCFG_ATTSET	gd32f4xx/include/gd32f4xx_exmc.h	141;"	d
EXMC_NPATCFG_ATTWAIT	gd32f4xx/include/gd32f4xx_exmc.h	142;"	d
EXMC_NPCTCFG	gd32f4xx/include/gd32f4xx_exmc.h	342;"	d
EXMC_NPCTCFG1	gd32f4xx/include/gd32f4xx_exmc.h	45;"	d
EXMC_NPCTCFG2	gd32f4xx/include/gd32f4xx_exmc.h	51;"	d
EXMC_NPCTCFG3	gd32f4xx/include/gd32f4xx_exmc.h	57;"	d
EXMC_NPCTCFG_COMHIZ	gd32f4xx/include/gd32f4xx_exmc.h	138;"	d
EXMC_NPCTCFG_COMHLD	gd32f4xx/include/gd32f4xx_exmc.h	137;"	d
EXMC_NPCTCFG_COMSET	gd32f4xx/include/gd32f4xx_exmc.h	135;"	d
EXMC_NPCTCFG_COMWAIT	gd32f4xx/include/gd32f4xx_exmc.h	136;"	d
EXMC_NPCTL	gd32f4xx/include/gd32f4xx_exmc.h	340;"	d
EXMC_NPCTL1	gd32f4xx/include/gd32f4xx_exmc.h	43;"	d
EXMC_NPCTL2	gd32f4xx/include/gd32f4xx_exmc.h	49;"	d
EXMC_NPCTL3	gd32f4xx/include/gd32f4xx_exmc.h	55;"	d
EXMC_NPCTL_ATR	gd32f4xx/include/gd32f4xx_exmc.h	122;"	d
EXMC_NPCTL_CTR	gd32f4xx/include/gd32f4xx_exmc.h	121;"	d
EXMC_NPCTL_ECCEN	gd32f4xx/include/gd32f4xx_exmc.h	120;"	d
EXMC_NPCTL_ECCSZ	gd32f4xx/include/gd32f4xx_exmc.h	123;"	d
EXMC_NPCTL_NDBKEN	gd32f4xx/include/gd32f4xx_exmc.h	117;"	d
EXMC_NPCTL_NDTP	gd32f4xx/include/gd32f4xx_exmc.h	118;"	d
EXMC_NPCTL_NDW	gd32f4xx/include/gd32f4xx_exmc.h	119;"	d
EXMC_NPCTL_NDWTEN	gd32f4xx/include/gd32f4xx_exmc.h	116;"	d
EXMC_NPINTEN	gd32f4xx/include/gd32f4xx_exmc.h	341;"	d
EXMC_NPINTEN1	gd32f4xx/include/gd32f4xx_exmc.h	44;"	d
EXMC_NPINTEN2	gd32f4xx/include/gd32f4xx_exmc.h	50;"	d
EXMC_NPINTEN3	gd32f4xx/include/gd32f4xx_exmc.h	56;"	d
EXMC_NPINTEN_INTEPT	gd32f4xx/include/gd32f4xx_exmc.h	132;"	d
EXMC_NPINTEN_INTFEN	gd32f4xx/include/gd32f4xx_exmc.h	131;"	d
EXMC_NPINTEN_INTFS	gd32f4xx/include/gd32f4xx_exmc.h	128;"	d
EXMC_NPINTEN_INTHEN	gd32f4xx/include/gd32f4xx_exmc.h	130;"	d
EXMC_NPINTEN_INTHS	gd32f4xx/include/gd32f4xx_exmc.h	127;"	d
EXMC_NPINTEN_INTREN	gd32f4xx/include/gd32f4xx_exmc.h	129;"	d
EXMC_NPINTEN_INTRS	gd32f4xx/include/gd32f4xx_exmc.h	126;"	d
EXMC_NWAIT_CONFIG_BEFORE	gd32f4xx/include/gd32f4xx_exmc.h	620;"	d
EXMC_NWAIT_CONFIG_DURING	gd32f4xx/include/gd32f4xx_exmc.h	621;"	d
EXMC_NWAIT_POLARITY_HIGH	gd32f4xx/include/gd32f4xx_exmc.h	625;"	d
EXMC_NWAIT_POLARITY_LOW	gd32f4xx/include/gd32f4xx_exmc.h	624;"	d
EXMC_PCCARD	gd32f4xx/include/gd32f4xx_exmc.h	21;"	d
EXMC_PIOTCFG3	gd32f4xx/include/gd32f4xx_exmc.h	59;"	d
EXMC_PIOTCFG3_IOHIZ	gd32f4xx/include/gd32f4xx_exmc.h	150;"	d
EXMC_PIOTCFG3_IOHLD	gd32f4xx/include/gd32f4xx_exmc.h	149;"	d
EXMC_PIOTCFG3_IOSET	gd32f4xx/include/gd32f4xx_exmc.h	147;"	d
EXMC_PIOTCFG3_IOWAIT	gd32f4xx/include/gd32f4xx_exmc.h	148;"	d
EXMC_PIPELINE_DELAY_0_HCLK	gd32f4xx/include/gd32f4xx_exmc.h	467;"	d
EXMC_PIPELINE_DELAY_1_HCLK	gd32f4xx/include/gd32f4xx_exmc.h	468;"	d
EXMC_PIPELINE_DELAY_2_HCLK	gd32f4xx/include/gd32f4xx_exmc.h	469;"	d
EXMC_SDARI	gd32f4xx/include/gd32f4xx_exmc.h	69;"	d
EXMC_SDARI_ARINTV	gd32f4xx/include/gd32f4xx_exmc.h	184;"	d
EXMC_SDARI_REC	gd32f4xx/include/gd32f4xx_exmc.h	183;"	d
EXMC_SDARI_REIE	gd32f4xx/include/gd32f4xx_exmc.h	185;"	d
EXMC_SDCLK_DISABLE	gd32f4xx/include/gd32f4xx_exmc.h	473;"	d
EXMC_SDCLK_PERIODS_2_HCLK	gd32f4xx/include/gd32f4xx_exmc.h	474;"	d
EXMC_SDCLK_PERIODS_3_HCLK	gd32f4xx/include/gd32f4xx_exmc.h	475;"	d
EXMC_SDCMD	gd32f4xx/include/gd32f4xx_exmc.h	68;"	d
EXMC_SDCMD_CMD	gd32f4xx/include/gd32f4xx_exmc.h	176;"	d
EXMC_SDCMD_DS0	gd32f4xx/include/gd32f4xx_exmc.h	178;"	d
EXMC_SDCMD_DS1	gd32f4xx/include/gd32f4xx_exmc.h	177;"	d
EXMC_SDCMD_MRC	gd32f4xx/include/gd32f4xx_exmc.h	180;"	d
EXMC_SDCMD_NARF	gd32f4xx/include/gd32f4xx_exmc.h	179;"	d
EXMC_SDCTL	gd32f4xx/include/gd32f4xx_exmc.h	346;"	d
EXMC_SDCTL0	gd32f4xx/include/gd32f4xx_exmc.h	62;"	d
EXMC_SDCTL1	gd32f4xx/include/gd32f4xx_exmc.h	65;"	d
EXMC_SDCTL_BRSTRD	gd32f4xx/include/gd32f4xx_exmc.h	163;"	d
EXMC_SDCTL_CAW	gd32f4xx/include/gd32f4xx_exmc.h	156;"	d
EXMC_SDCTL_CL	gd32f4xx/include/gd32f4xx_exmc.h	160;"	d
EXMC_SDCTL_NBK	gd32f4xx/include/gd32f4xx_exmc.h	159;"	d
EXMC_SDCTL_PIPED	gd32f4xx/include/gd32f4xx_exmc.h	164;"	d
EXMC_SDCTL_RAW	gd32f4xx/include/gd32f4xx_exmc.h	157;"	d
EXMC_SDCTL_SDCLK	gd32f4xx/include/gd32f4xx_exmc.h	162;"	d
EXMC_SDCTL_SDW	gd32f4xx/include/gd32f4xx_exmc.h	158;"	d
EXMC_SDCTL_WPEN	gd32f4xx/include/gd32f4xx_exmc.h	161;"	d
EXMC_SDRAM	gd32f4xx/include/gd32f4xx_exmc.h	22;"	d
EXMC_SDRAM_0_DELAY_CELL	gd32f4xx/include/gd32f4xx_exmc.h	532;"	d
EXMC_SDRAM_10_DELAY_CELL	gd32f4xx/include/gd32f4xx_exmc.h	542;"	d
EXMC_SDRAM_11_DELAY_CELL	gd32f4xx/include/gd32f4xx_exmc.h	543;"	d
EXMC_SDRAM_12_DELAY_CELL	gd32f4xx/include/gd32f4xx_exmc.h	544;"	d
EXMC_SDRAM_13_DELAY_CELL	gd32f4xx/include/gd32f4xx_exmc.h	545;"	d
EXMC_SDRAM_14_DELAY_CELL	gd32f4xx/include/gd32f4xx_exmc.h	546;"	d
EXMC_SDRAM_15_DELAY_CELL	gd32f4xx/include/gd32f4xx_exmc.h	547;"	d
EXMC_SDRAM_1_DELAY_CELL	gd32f4xx/include/gd32f4xx_exmc.h	533;"	d
EXMC_SDRAM_2_DELAY_CELL	gd32f4xx/include/gd32f4xx_exmc.h	534;"	d
EXMC_SDRAM_2_INTER_BANK	gd32f4xx/include/gd32f4xx_exmc.h	637;"	d
EXMC_SDRAM_3_DELAY_CELL	gd32f4xx/include/gd32f4xx_exmc.h	535;"	d
EXMC_SDRAM_4_DELAY_CELL	gd32f4xx/include/gd32f4xx_exmc.h	536;"	d
EXMC_SDRAM_4_INTER_BANK	gd32f4xx/include/gd32f4xx_exmc.h	638;"	d
EXMC_SDRAM_5_DELAY_CELL	gd32f4xx/include/gd32f4xx_exmc.h	537;"	d
EXMC_SDRAM_6_DELAY_CELL	gd32f4xx/include/gd32f4xx_exmc.h	538;"	d
EXMC_SDRAM_7_DELAY_CELL	gd32f4xx/include/gd32f4xx_exmc.h	539;"	d
EXMC_SDRAM_8_DELAY_CELL	gd32f4xx/include/gd32f4xx_exmc.h	540;"	d
EXMC_SDRAM_9_DELAY_CELL	gd32f4xx/include/gd32f4xx_exmc.h	541;"	d
EXMC_SDRAM_AUTO_REFLESH_10_SDCLK	gd32f4xx/include/gd32f4xx_exmc.h	513;"	d
EXMC_SDRAM_AUTO_REFLESH_11_SDCLK	gd32f4xx/include/gd32f4xx_exmc.h	514;"	d
EXMC_SDRAM_AUTO_REFLESH_12_SDCLK	gd32f4xx/include/gd32f4xx_exmc.h	515;"	d
EXMC_SDRAM_AUTO_REFLESH_13_SDCLK	gd32f4xx/include/gd32f4xx_exmc.h	516;"	d
EXMC_SDRAM_AUTO_REFLESH_14_SDCLK	gd32f4xx/include/gd32f4xx_exmc.h	517;"	d
EXMC_SDRAM_AUTO_REFLESH_15_SDCLK	gd32f4xx/include/gd32f4xx_exmc.h	518;"	d
EXMC_SDRAM_AUTO_REFLESH_1_SDCLK	gd32f4xx/include/gd32f4xx_exmc.h	504;"	d
EXMC_SDRAM_AUTO_REFLESH_2_SDCLK	gd32f4xx/include/gd32f4xx_exmc.h	505;"	d
EXMC_SDRAM_AUTO_REFLESH_3_SDCLK	gd32f4xx/include/gd32f4xx_exmc.h	506;"	d
EXMC_SDRAM_AUTO_REFLESH_4_SDCLK	gd32f4xx/include/gd32f4xx_exmc.h	507;"	d
EXMC_SDRAM_AUTO_REFLESH_5_SDCLK	gd32f4xx/include/gd32f4xx_exmc.h	508;"	d
EXMC_SDRAM_AUTO_REFLESH_6_SDCLK	gd32f4xx/include/gd32f4xx_exmc.h	509;"	d
EXMC_SDRAM_AUTO_REFLESH_7_SDCLK	gd32f4xx/include/gd32f4xx_exmc.h	510;"	d
EXMC_SDRAM_AUTO_REFLESH_8_SDCLK	gd32f4xx/include/gd32f4xx_exmc.h	511;"	d
EXMC_SDRAM_AUTO_REFLESH_9_SDCLK	gd32f4xx/include/gd32f4xx_exmc.h	512;"	d
EXMC_SDRAM_AUTO_REFRESH	gd32f4xx/include/gd32f4xx_exmc.h	525;"	d
EXMC_SDRAM_CLOCK_ENABLE	gd32f4xx/include/gd32f4xx_exmc.h	523;"	d
EXMC_SDRAM_COW_ADDRESS_10	gd32f4xx/include/gd32f4xx_exmc.h	499;"	d
EXMC_SDRAM_COW_ADDRESS_11	gd32f4xx/include/gd32f4xx_exmc.h	500;"	d
EXMC_SDRAM_COW_ADDRESS_8	gd32f4xx/include/gd32f4xx_exmc.h	497;"	d
EXMC_SDRAM_COW_ADDRESS_9	gd32f4xx/include/gd32f4xx_exmc.h	498;"	d
EXMC_SDRAM_DATABUS_WIDTH_16B	gd32f4xx/include/gd32f4xx_exmc.h	486;"	d
EXMC_SDRAM_DATABUS_WIDTH_32B	gd32f4xx/include/gd32f4xx_exmc.h	487;"	d
EXMC_SDRAM_DATABUS_WIDTH_8B	gd32f4xx/include/gd32f4xx_exmc.h	485;"	d
EXMC_SDRAM_DEVICE0	gd32f4xx/include/gd32f4xx_exmc.h	633;"	d
EXMC_SDRAM_DEVICE0_SELECT	gd32f4xx/include/gd32f4xx_exmc.h	642;"	d
EXMC_SDRAM_DEVICE0_UNSELECT	gd32f4xx/include/gd32f4xx_exmc.h	641;"	d
EXMC_SDRAM_DEVICE1	gd32f4xx/include/gd32f4xx_exmc.h	634;"	d
EXMC_SDRAM_DEVICE1_SELECT	gd32f4xx/include/gd32f4xx_exmc.h	646;"	d
EXMC_SDRAM_DEVICE1_UNSELECT	gd32f4xx/include/gd32f4xx_exmc.h	645;"	d
EXMC_SDRAM_DEVICE_NORMAL	gd32f4xx/include/gd32f4xx_exmc.h	649;"	d
EXMC_SDRAM_DEVICE_POWER_DOWN	gd32f4xx/include/gd32f4xx_exmc.h	651;"	d
EXMC_SDRAM_DEVICE_SELF_REFRESH	gd32f4xx/include/gd32f4xx_exmc.h	650;"	d
EXMC_SDRAM_FLAG_NREADY	gd32f4xx/include/gd32f4xx_exmc.h	671;"	d
EXMC_SDRAM_FLAG_REFRESH	gd32f4xx/include/gd32f4xx_exmc.h	670;"	d
EXMC_SDRAM_INT_REFRESH	gd32f4xx/include/gd32f4xx_exmc.h	677;"	d
EXMC_SDRAM_LOAD_MODE_REGISTER	gd32f4xx/include/gd32f4xx_exmc.h	526;"	d
EXMC_SDRAM_NORMAL_OPERATION	gd32f4xx/include/gd32f4xx_exmc.h	522;"	d
EXMC_SDRAM_POWERDOWN_ENTRY	gd32f4xx/include/gd32f4xx_exmc.h	528;"	d
EXMC_SDRAM_PRECHARGE_ALL	gd32f4xx/include/gd32f4xx_exmc.h	524;"	d
EXMC_SDRAM_READSAMPLE_0_EXTRAHCLK	gd32f4xx/include/gd32f4xx_exmc.h	654;"	d
EXMC_SDRAM_READSAMPLE_1_EXTRAHCLK	gd32f4xx/include/gd32f4xx_exmc.h	655;"	d
EXMC_SDRAM_ROW_ADDRESS_11	gd32f4xx/include/gd32f4xx_exmc.h	491;"	d
EXMC_SDRAM_ROW_ADDRESS_12	gd32f4xx/include/gd32f4xx_exmc.h	492;"	d
EXMC_SDRAM_ROW_ADDRESS_13	gd32f4xx/include/gd32f4xx_exmc.h	493;"	d
EXMC_SDRAM_SAMPLE_FALLING_EDGE	gd32f4xx/include/gd32f4xx_exmc.h	659;"	d
EXMC_SDRAM_SAMPLE_RISING_EDGE	gd32f4xx/include/gd32f4xx_exmc.h	658;"	d
EXMC_SDRAM_SELF_REFRESH	gd32f4xx/include/gd32f4xx_exmc.h	527;"	d
EXMC_SDRSCTL	gd32f4xx/include/gd32f4xx_exmc.h	71;"	d
EXMC_SDRSCTL_RSEN	gd32f4xx/include/gd32f4xx_exmc.h	194;"	d
EXMC_SDRSCTL_SDSC	gd32f4xx/include/gd32f4xx_exmc.h	196;"	d
EXMC_SDRSCTL_SSCR	gd32f4xx/include/gd32f4xx_exmc.h	195;"	d
EXMC_SDSDAT_NRDY	gd32f4xx/include/gd32f4xx_exmc.h	191;"	d
EXMC_SDSDAT_REIF	gd32f4xx/include/gd32f4xx_exmc.h	188;"	d
EXMC_SDSDAT_STA0	gd32f4xx/include/gd32f4xx_exmc.h	189;"	d
EXMC_SDSDAT_STA1	gd32f4xx/include/gd32f4xx_exmc.h	190;"	d
EXMC_SDSTAT	gd32f4xx/include/gd32f4xx_exmc.h	70;"	d
EXMC_SDTCFG	gd32f4xx/include/gd32f4xx_exmc.h	347;"	d
EXMC_SDTCFG0	gd32f4xx/include/gd32f4xx_exmc.h	63;"	d
EXMC_SDTCFG1	gd32f4xx/include/gd32f4xx_exmc.h	66;"	d
EXMC_SDTCFG_ARFD	gd32f4xx/include/gd32f4xx_exmc.h	170;"	d
EXMC_SDTCFG_LMRD	gd32f4xx/include/gd32f4xx_exmc.h	167;"	d
EXMC_SDTCFG_RASD	gd32f4xx/include/gd32f4xx_exmc.h	169;"	d
EXMC_SDTCFG_RCD	gd32f4xx/include/gd32f4xx_exmc.h	173;"	d
EXMC_SDTCFG_RPD	gd32f4xx/include/gd32f4xx_exmc.h	172;"	d
EXMC_SDTCFG_WRD	gd32f4xx/include/gd32f4xx_exmc.h	171;"	d
EXMC_SDTCFG_XSRD	gd32f4xx/include/gd32f4xx_exmc.h	168;"	d
EXMC_SEND_COMMAND_FLAG_RDID	gd32f4xx/include/gd32f4xx_exmc.h	662;"	d
EXMC_SEND_COMMAND_FLAG_SC	gd32f4xx/include/gd32f4xx_exmc.h	663;"	d
EXMC_SIDH	gd32f4xx/include/gd32f4xx_exmc.h	78;"	d
EXMC_SIDL	gd32f4xx/include/gd32f4xx_exmc.h	77;"	d
EXMC_SIDL_SIDH	gd32f4xx/include/gd32f4xx_exmc.h	220;"	d
EXMC_SIDL_SIDL	gd32f4xx/include/gd32f4xx_exmc.h	217;"	d
EXMC_SINIT	gd32f4xx/include/gd32f4xx_exmc.h	74;"	d
EXMC_SINIT_ARDBIT	gd32f4xx/include/gd32f4xx_exmc.h	200;"	d
EXMC_SINIT_CMDBIT	gd32f4xx/include/gd32f4xx_exmc.h	199;"	d
EXMC_SINIT_IDL	gd32f4xx/include/gd32f4xx_exmc.h	201;"	d
EXMC_SINIT_POL	gd32f4xx/include/gd32f4xx_exmc.h	202;"	d
EXMC_SNCTL	gd32f4xx/include/gd32f4xx_exmc.h	336;"	d
EXMC_SNCTL0	gd32f4xx/include/gd32f4xx_exmc.h	26;"	d
EXMC_SNCTL1	gd32f4xx/include/gd32f4xx_exmc.h	30;"	d
EXMC_SNCTL2	gd32f4xx/include/gd32f4xx_exmc.h	34;"	d
EXMC_SNCTL3	gd32f4xx/include/gd32f4xx_exmc.h	38;"	d
EXMC_SNCTL_ASYNCWAIT	gd32f4xx/include/gd32f4xx_exmc.h	94;"	d
EXMC_SNCTL_CCK	gd32f4xx/include/gd32f4xx_exmc.h	97;"	d
EXMC_SNCTL_CPS	gd32f4xx/include/gd32f4xx_exmc.h	95;"	d
EXMC_SNCTL_EXMODEN	gd32f4xx/include/gd32f4xx_exmc.h	93;"	d
EXMC_SNCTL_NRBKEN	gd32f4xx/include/gd32f4xx_exmc.h	82;"	d
EXMC_SNCTL_NREN	gd32f4xx/include/gd32f4xx_exmc.h	86;"	d
EXMC_SNCTL_NRMUX	gd32f4xx/include/gd32f4xx_exmc.h	83;"	d
EXMC_SNCTL_NRTP	gd32f4xx/include/gd32f4xx_exmc.h	84;"	d
EXMC_SNCTL_NRW	gd32f4xx/include/gd32f4xx_exmc.h	85;"	d
EXMC_SNCTL_NRWTCFG	gd32f4xx/include/gd32f4xx_exmc.h	90;"	d
EXMC_SNCTL_NRWTEN	gd32f4xx/include/gd32f4xx_exmc.h	92;"	d
EXMC_SNCTL_NRWTPOL	gd32f4xx/include/gd32f4xx_exmc.h	88;"	d
EXMC_SNCTL_SBRSTEN	gd32f4xx/include/gd32f4xx_exmc.h	87;"	d
EXMC_SNCTL_SYNCWR	gd32f4xx/include/gd32f4xx_exmc.h	96;"	d
EXMC_SNCTL_WRAPEN	gd32f4xx/include/gd32f4xx_exmc.h	89;"	d
EXMC_SNCTL_WREN	gd32f4xx/include/gd32f4xx_exmc.h	91;"	d
EXMC_SNTCFG	gd32f4xx/include/gd32f4xx_exmc.h	337;"	d
EXMC_SNTCFG0	gd32f4xx/include/gd32f4xx_exmc.h	27;"	d
EXMC_SNTCFG1	gd32f4xx/include/gd32f4xx_exmc.h	31;"	d
EXMC_SNTCFG2	gd32f4xx/include/gd32f4xx_exmc.h	35;"	d
EXMC_SNTCFG3	gd32f4xx/include/gd32f4xx_exmc.h	39;"	d
EXMC_SNTCFG_AHLD	gd32f4xx/include/gd32f4xx_exmc.h	101;"	d
EXMC_SNTCFG_ASET	gd32f4xx/include/gd32f4xx_exmc.h	100;"	d
EXMC_SNTCFG_ASYNCMOD	gd32f4xx/include/gd32f4xx_exmc.h	106;"	d
EXMC_SNTCFG_BUSLAT	gd32f4xx/include/gd32f4xx_exmc.h	103;"	d
EXMC_SNTCFG_CKDIV	gd32f4xx/include/gd32f4xx_exmc.h	104;"	d
EXMC_SNTCFG_DLAT	gd32f4xx/include/gd32f4xx_exmc.h	105;"	d
EXMC_SNTCFG_DSET	gd32f4xx/include/gd32f4xx_exmc.h	102;"	d
EXMC_SNWTCFG	gd32f4xx/include/gd32f4xx_exmc.h	338;"	d
EXMC_SNWTCFG0	gd32f4xx/include/gd32f4xx_exmc.h	28;"	d
EXMC_SNWTCFG1	gd32f4xx/include/gd32f4xx_exmc.h	32;"	d
EXMC_SNWTCFG2	gd32f4xx/include/gd32f4xx_exmc.h	36;"	d
EXMC_SNWTCFG3	gd32f4xx/include/gd32f4xx_exmc.h	40;"	d
EXMC_SNWTCFG_WAHLD	gd32f4xx/include/gd32f4xx_exmc.h	110;"	d
EXMC_SNWTCFG_WASET	gd32f4xx/include/gd32f4xx_exmc.h	109;"	d
EXMC_SNWTCFG_WASYNCMOD	gd32f4xx/include/gd32f4xx_exmc.h	113;"	d
EXMC_SNWTCFG_WBUSLAT	gd32f4xx/include/gd32f4xx_exmc.h	112;"	d
EXMC_SNWTCFG_WDSET	gd32f4xx/include/gd32f4xx_exmc.h	111;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_10B	gd32f4xx/include/gd32f4xx_exmc.h	567;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_11B	gd32f4xx/include/gd32f4xx_exmc.h	568;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_12B	gd32f4xx/include/gd32f4xx_exmc.h	569;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_13B	gd32f4xx/include/gd32f4xx_exmc.h	570;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_14B	gd32f4xx/include/gd32f4xx_exmc.h	571;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_15B	gd32f4xx/include/gd32f4xx_exmc.h	572;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_16B	gd32f4xx/include/gd32f4xx_exmc.h	573;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_17B	gd32f4xx/include/gd32f4xx_exmc.h	574;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_18B	gd32f4xx/include/gd32f4xx_exmc.h	575;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_19B	gd32f4xx/include/gd32f4xx_exmc.h	576;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_1B	gd32f4xx/include/gd32f4xx_exmc.h	558;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_20B	gd32f4xx/include/gd32f4xx_exmc.h	577;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_21B	gd32f4xx/include/gd32f4xx_exmc.h	578;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_22B	gd32f4xx/include/gd32f4xx_exmc.h	579;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_23B	gd32f4xx/include/gd32f4xx_exmc.h	580;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_24B	gd32f4xx/include/gd32f4xx_exmc.h	581;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_25B	gd32f4xx/include/gd32f4xx_exmc.h	582;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_26B	gd32f4xx/include/gd32f4xx_exmc.h	583;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_2B	gd32f4xx/include/gd32f4xx_exmc.h	559;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_3B	gd32f4xx/include/gd32f4xx_exmc.h	560;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_4B	gd32f4xx/include/gd32f4xx_exmc.h	561;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_5B	gd32f4xx/include/gd32f4xx_exmc.h	562;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_6B	gd32f4xx/include/gd32f4xx_exmc.h	563;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_7B	gd32f4xx/include/gd32f4xx_exmc.h	564;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_8B	gd32f4xx/include/gd32f4xx_exmc.h	565;"	d
EXMC_SQPIPSRAM_ADDR_LENGTH_9B	gd32f4xx/include/gd32f4xx_exmc.h	566;"	d
EXMC_SQPIPSRAM_COMMAND_LENGTH_16B	gd32f4xx/include/gd32f4xx_exmc.h	589;"	d
EXMC_SQPIPSRAM_COMMAND_LENGTH_4B	gd32f4xx/include/gd32f4xx_exmc.h	587;"	d
EXMC_SQPIPSRAM_COMMAND_LENGTH_8B	gd32f4xx/include/gd32f4xx_exmc.h	588;"	d
EXMC_SQPIPSRAM_ID_LENGTH_16B	gd32f4xx/include/gd32f4xx_exmc.h	553;"	d
EXMC_SQPIPSRAM_ID_LENGTH_32B	gd32f4xx/include/gd32f4xx_exmc.h	552;"	d
EXMC_SQPIPSRAM_ID_LENGTH_64B	gd32f4xx/include/gd32f4xx_exmc.h	551;"	d
EXMC_SQPIPSRAM_ID_LENGTH_8B	gd32f4xx/include/gd32f4xx_exmc.h	554;"	d
EXMC_SQPIPSRAM_READ_MODE_DISABLE	gd32f4xx/include/gd32f4xx_exmc.h	593;"	d
EXMC_SQPIPSRAM_READ_MODE_QPI	gd32f4xx/include/gd32f4xx_exmc.h	596;"	d
EXMC_SQPIPSRAM_READ_MODE_SPI	gd32f4xx/include/gd32f4xx_exmc.h	594;"	d
EXMC_SQPIPSRAM_READ_MODE_SQPI	gd32f4xx/include/gd32f4xx_exmc.h	595;"	d
EXMC_SQPIPSRAM_WRITE_MODE_DISABLE	gd32f4xx/include/gd32f4xx_exmc.h	600;"	d
EXMC_SQPIPSRAM_WRITE_MODE_QPI	gd32f4xx/include/gd32f4xx_exmc.h	603;"	d
EXMC_SQPIPSRAM_WRITE_MODE_SPI	gd32f4xx/include/gd32f4xx_exmc.h	601;"	d
EXMC_SQPIPSRAM_WRITE_MODE_SQPI	gd32f4xx/include/gd32f4xx_exmc.h	602;"	d
EXMC_SRCMD	gd32f4xx/include/gd32f4xx_exmc.h	75;"	d
EXMC_SRCMD_RCMD	gd32f4xx/include/gd32f4xx_exmc.h	205;"	d
EXMC_SRCMD_RDID	gd32f4xx/include/gd32f4xx_exmc.h	208;"	d
EXMC_SRCMD_RMODE	gd32f4xx/include/gd32f4xx_exmc.h	207;"	d
EXMC_SRCMD_RWAITCYCLE	gd32f4xx/include/gd32f4xx_exmc.h	206;"	d
EXMC_SWCMD	gd32f4xx/include/gd32f4xx_exmc.h	76;"	d
EXMC_SWCMD_SC	gd32f4xx/include/gd32f4xx_exmc.h	214;"	d
EXMC_SWCMD_WCMD	gd32f4xx/include/gd32f4xx_exmc.h	211;"	d
EXMC_SWCMD_WMODE	gd32f4xx/include/gd32f4xx_exmc.h	213;"	d
EXMC_SWCMD_WWAITCYCLE	gd32f4xx/include/gd32f4xx_exmc.h	212;"	d
EXMC_SYN_CLOCK_RATIO_10_CLK	gd32f4xx/include/gd32f4xx_exmc.h	405;"	d
EXMC_SYN_CLOCK_RATIO_11_CLK	gd32f4xx/include/gd32f4xx_exmc.h	406;"	d
EXMC_SYN_CLOCK_RATIO_12_CLK	gd32f4xx/include/gd32f4xx_exmc.h	407;"	d
EXMC_SYN_CLOCK_RATIO_13_CLK	gd32f4xx/include/gd32f4xx_exmc.h	408;"	d
EXMC_SYN_CLOCK_RATIO_14_CLK	gd32f4xx/include/gd32f4xx_exmc.h	409;"	d
EXMC_SYN_CLOCK_RATIO_15_CLK	gd32f4xx/include/gd32f4xx_exmc.h	410;"	d
EXMC_SYN_CLOCK_RATIO_16_CLK	gd32f4xx/include/gd32f4xx_exmc.h	411;"	d
EXMC_SYN_CLOCK_RATIO_2_CLK	gd32f4xx/include/gd32f4xx_exmc.h	397;"	d
EXMC_SYN_CLOCK_RATIO_3_CLK	gd32f4xx/include/gd32f4xx_exmc.h	398;"	d
EXMC_SYN_CLOCK_RATIO_4_CLK	gd32f4xx/include/gd32f4xx_exmc.h	399;"	d
EXMC_SYN_CLOCK_RATIO_5_CLK	gd32f4xx/include/gd32f4xx_exmc.h	400;"	d
EXMC_SYN_CLOCK_RATIO_6_CLK	gd32f4xx/include/gd32f4xx_exmc.h	401;"	d
EXMC_SYN_CLOCK_RATIO_7_CLK	gd32f4xx/include/gd32f4xx_exmc.h	402;"	d
EXMC_SYN_CLOCK_RATIO_8_CLK	gd32f4xx/include/gd32f4xx_exmc.h	403;"	d
EXMC_SYN_CLOCK_RATIO_9_CLK	gd32f4xx/include/gd32f4xx_exmc.h	404;"	d
EXMC_SYN_CLOCK_RATIO_DISABLE	gd32f4xx/include/gd32f4xx_exmc.h	396;"	d
EXMC_SYN_WRITE	gd32f4xx/include/gd32f4xx_exmc.h	617;"	d
EXTERNAL_TRIGGER_DISABLE	gd32f4xx/include/gd32f4xx_adc.h	161;"	d
EXTERNAL_TRIGGER_FALLING	gd32f4xx/include/gd32f4xx_adc.h	163;"	d
EXTERNAL_TRIGGER_RISING	gd32f4xx/include/gd32f4xx_adc.h	162;"	d
EXTERNAL_TRIGGER_RISING_FALLING	gd32f4xx/include/gd32f4xx_adc.h	164;"	d
EXTI	gd32f4xx/include/gd32f4xx_exti.h	18;"	d
EXTISS0	gd32f4xx/include/gd32f4xx_syscfg.h	82;"	d
EXTISS1	gd32f4xx/include/gd32f4xx_syscfg.h	83;"	d
EXTISS2	gd32f4xx/include/gd32f4xx_syscfg.h	84;"	d
EXTISS3	gd32f4xx/include/gd32f4xx_syscfg.h	85;"	d
EXTI_0	gd32f4xx/include/gd32f4xx_exti.h	/^    EXTI_0      = BIT(0),                                     \/*!< EXTI line 0 *\/$/;"	e	enum:__anon11
EXTI_1	gd32f4xx/include/gd32f4xx_exti.h	/^    EXTI_1      = BIT(1),                                     \/*!< EXTI line 1 *\/$/;"	e	enum:__anon11
EXTI_10	gd32f4xx/include/gd32f4xx_exti.h	/^    EXTI_10     = BIT(10),                                    \/*!< EXTI line 10 *\/$/;"	e	enum:__anon11
EXTI_11	gd32f4xx/include/gd32f4xx_exti.h	/^    EXTI_11     = BIT(11),                                    \/*!< EXTI line 11 *\/$/;"	e	enum:__anon11
EXTI_12	gd32f4xx/include/gd32f4xx_exti.h	/^    EXTI_12     = BIT(12),                                    \/*!< EXTI line 12 *\/$/;"	e	enum:__anon11
EXTI_13	gd32f4xx/include/gd32f4xx_exti.h	/^    EXTI_13     = BIT(13),                                    \/*!< EXTI line 13 *\/$/;"	e	enum:__anon11
EXTI_14	gd32f4xx/include/gd32f4xx_exti.h	/^    EXTI_14     = BIT(14),                                    \/*!< EXTI line 14 *\/$/;"	e	enum:__anon11
EXTI_15	gd32f4xx/include/gd32f4xx_exti.h	/^    EXTI_15     = BIT(15),                                    \/*!< EXTI line 15 *\/$/;"	e	enum:__anon11
EXTI_16	gd32f4xx/include/gd32f4xx_exti.h	/^    EXTI_16     = BIT(16),                                    \/*!< EXTI line 16 *\/$/;"	e	enum:__anon11
EXTI_17	gd32f4xx/include/gd32f4xx_exti.h	/^    EXTI_17     = BIT(17),                                    \/*!< EXTI line 17 *\/$/;"	e	enum:__anon11
EXTI_18	gd32f4xx/include/gd32f4xx_exti.h	/^    EXTI_18     = BIT(18),                                    \/*!< EXTI line 18 *\/$/;"	e	enum:__anon11
EXTI_19	gd32f4xx/include/gd32f4xx_exti.h	/^    EXTI_19     = BIT(19),                                    \/*!< EXTI line 19 *\/$/;"	e	enum:__anon11
EXTI_2	gd32f4xx/include/gd32f4xx_exti.h	/^    EXTI_2      = BIT(2),                                     \/*!< EXTI line 2 *\/$/;"	e	enum:__anon11
EXTI_20	gd32f4xx/include/gd32f4xx_exti.h	/^    EXTI_20     = BIT(20),                                    \/*!< EXTI line 20 *\/    $/;"	e	enum:__anon11
EXTI_21	gd32f4xx/include/gd32f4xx_exti.h	/^    EXTI_21     = BIT(21),                                    \/*!< EXTI line 21 *\/$/;"	e	enum:__anon11
EXTI_22	gd32f4xx/include/gd32f4xx_exti.h	/^    EXTI_22     = BIT(22),                                    \/*!< EXTI line 22 *\/$/;"	e	enum:__anon11
EXTI_3	gd32f4xx/include/gd32f4xx_exti.h	/^    EXTI_3      = BIT(3),                                     \/*!< EXTI line 3 *\/$/;"	e	enum:__anon11
EXTI_4	gd32f4xx/include/gd32f4xx_exti.h	/^    EXTI_4      = BIT(4),                                     \/*!< EXTI line 4 *\/$/;"	e	enum:__anon11
EXTI_5	gd32f4xx/include/gd32f4xx_exti.h	/^    EXTI_5      = BIT(5),                                     \/*!< EXTI line 5 *\/$/;"	e	enum:__anon11
EXTI_6	gd32f4xx/include/gd32f4xx_exti.h	/^    EXTI_6      = BIT(6),                                     \/*!< EXTI line 6 *\/$/;"	e	enum:__anon11
EXTI_7	gd32f4xx/include/gd32f4xx_exti.h	/^    EXTI_7      = BIT(7),                                     \/*!< EXTI line 7 *\/$/;"	e	enum:__anon11
EXTI_8	gd32f4xx/include/gd32f4xx_exti.h	/^    EXTI_8      = BIT(8),                                     \/*!< EXTI line 8 *\/$/;"	e	enum:__anon11
EXTI_9	gd32f4xx/include/gd32f4xx_exti.h	/^    EXTI_9      = BIT(9),                                     \/*!< EXTI line 9 *\/$/;"	e	enum:__anon11
EXTI_EVEN	gd32f4xx/include/gd32f4xx_exti.h	22;"	d
EXTI_EVENT	gd32f4xx/include/gd32f4xx_exti.h	/^    EXTI_EVENT                                                \/*!< EXTI event mode *\/$/;"	e	enum:__anon12
EXTI_EVEN_EVEN0	gd32f4xx/include/gd32f4xx_exti.h	55;"	d
EXTI_EVEN_EVEN1	gd32f4xx/include/gd32f4xx_exti.h	56;"	d
EXTI_EVEN_EVEN10	gd32f4xx/include/gd32f4xx_exti.h	65;"	d
EXTI_EVEN_EVEN11	gd32f4xx/include/gd32f4xx_exti.h	66;"	d
EXTI_EVEN_EVEN12	gd32f4xx/include/gd32f4xx_exti.h	67;"	d
EXTI_EVEN_EVEN13	gd32f4xx/include/gd32f4xx_exti.h	68;"	d
EXTI_EVEN_EVEN14	gd32f4xx/include/gd32f4xx_exti.h	69;"	d
EXTI_EVEN_EVEN15	gd32f4xx/include/gd32f4xx_exti.h	70;"	d
EXTI_EVEN_EVEN16	gd32f4xx/include/gd32f4xx_exti.h	71;"	d
EXTI_EVEN_EVEN17	gd32f4xx/include/gd32f4xx_exti.h	72;"	d
EXTI_EVEN_EVEN18	gd32f4xx/include/gd32f4xx_exti.h	73;"	d
EXTI_EVEN_EVEN19	gd32f4xx/include/gd32f4xx_exti.h	74;"	d
EXTI_EVEN_EVEN2	gd32f4xx/include/gd32f4xx_exti.h	57;"	d
EXTI_EVEN_EVEN20	gd32f4xx/include/gd32f4xx_exti.h	75;"	d
EXTI_EVEN_EVEN21	gd32f4xx/include/gd32f4xx_exti.h	76;"	d
EXTI_EVEN_EVEN22	gd32f4xx/include/gd32f4xx_exti.h	77;"	d
EXTI_EVEN_EVEN3	gd32f4xx/include/gd32f4xx_exti.h	58;"	d
EXTI_EVEN_EVEN4	gd32f4xx/include/gd32f4xx_exti.h	59;"	d
EXTI_EVEN_EVEN5	gd32f4xx/include/gd32f4xx_exti.h	60;"	d
EXTI_EVEN_EVEN6	gd32f4xx/include/gd32f4xx_exti.h	61;"	d
EXTI_EVEN_EVEN7	gd32f4xx/include/gd32f4xx_exti.h	62;"	d
EXTI_EVEN_EVEN8	gd32f4xx/include/gd32f4xx_exti.h	63;"	d
EXTI_EVEN_EVEN9	gd32f4xx/include/gd32f4xx_exti.h	64;"	d
EXTI_FTEN	gd32f4xx/include/gd32f4xx_exti.h	24;"	d
EXTI_FTEN_FTEN0	gd32f4xx/include/gd32f4xx_exti.h	104;"	d
EXTI_FTEN_FTEN1	gd32f4xx/include/gd32f4xx_exti.h	105;"	d
EXTI_FTEN_FTEN10	gd32f4xx/include/gd32f4xx_exti.h	114;"	d
EXTI_FTEN_FTEN11	gd32f4xx/include/gd32f4xx_exti.h	115;"	d
EXTI_FTEN_FTEN12	gd32f4xx/include/gd32f4xx_exti.h	116;"	d
EXTI_FTEN_FTEN13	gd32f4xx/include/gd32f4xx_exti.h	117;"	d
EXTI_FTEN_FTEN14	gd32f4xx/include/gd32f4xx_exti.h	118;"	d
EXTI_FTEN_FTEN15	gd32f4xx/include/gd32f4xx_exti.h	119;"	d
EXTI_FTEN_FTEN16	gd32f4xx/include/gd32f4xx_exti.h	120;"	d
EXTI_FTEN_FTEN17	gd32f4xx/include/gd32f4xx_exti.h	121;"	d
EXTI_FTEN_FTEN18	gd32f4xx/include/gd32f4xx_exti.h	122;"	d
EXTI_FTEN_FTEN19	gd32f4xx/include/gd32f4xx_exti.h	123;"	d
EXTI_FTEN_FTEN2	gd32f4xx/include/gd32f4xx_exti.h	106;"	d
EXTI_FTEN_FTEN21	gd32f4xx/include/gd32f4xx_exti.h	124;"	d
EXTI_FTEN_FTEN22	gd32f4xx/include/gd32f4xx_exti.h	125;"	d
EXTI_FTEN_FTEN3	gd32f4xx/include/gd32f4xx_exti.h	107;"	d
EXTI_FTEN_FTEN4	gd32f4xx/include/gd32f4xx_exti.h	108;"	d
EXTI_FTEN_FTEN5	gd32f4xx/include/gd32f4xx_exti.h	109;"	d
EXTI_FTEN_FTEN6	gd32f4xx/include/gd32f4xx_exti.h	110;"	d
EXTI_FTEN_FTEN7	gd32f4xx/include/gd32f4xx_exti.h	111;"	d
EXTI_FTEN_FTEN8	gd32f4xx/include/gd32f4xx_exti.h	112;"	d
EXTI_FTEN_FTEN9	gd32f4xx/include/gd32f4xx_exti.h	113;"	d
EXTI_INTEN	gd32f4xx/include/gd32f4xx_exti.h	21;"	d
EXTI_INTEN_INTEN0	gd32f4xx/include/gd32f4xx_exti.h	30;"	d
EXTI_INTEN_INTEN1	gd32f4xx/include/gd32f4xx_exti.h	31;"	d
EXTI_INTEN_INTEN10	gd32f4xx/include/gd32f4xx_exti.h	40;"	d
EXTI_INTEN_INTEN11	gd32f4xx/include/gd32f4xx_exti.h	41;"	d
EXTI_INTEN_INTEN12	gd32f4xx/include/gd32f4xx_exti.h	42;"	d
EXTI_INTEN_INTEN13	gd32f4xx/include/gd32f4xx_exti.h	43;"	d
EXTI_INTEN_INTEN14	gd32f4xx/include/gd32f4xx_exti.h	44;"	d
EXTI_INTEN_INTEN15	gd32f4xx/include/gd32f4xx_exti.h	45;"	d
EXTI_INTEN_INTEN16	gd32f4xx/include/gd32f4xx_exti.h	46;"	d
EXTI_INTEN_INTEN17	gd32f4xx/include/gd32f4xx_exti.h	47;"	d
EXTI_INTEN_INTEN18	gd32f4xx/include/gd32f4xx_exti.h	48;"	d
EXTI_INTEN_INTEN19	gd32f4xx/include/gd32f4xx_exti.h	49;"	d
EXTI_INTEN_INTEN2	gd32f4xx/include/gd32f4xx_exti.h	32;"	d
EXTI_INTEN_INTEN20	gd32f4xx/include/gd32f4xx_exti.h	50;"	d
EXTI_INTEN_INTEN21	gd32f4xx/include/gd32f4xx_exti.h	51;"	d
EXTI_INTEN_INTEN22	gd32f4xx/include/gd32f4xx_exti.h	52;"	d
EXTI_INTEN_INTEN3	gd32f4xx/include/gd32f4xx_exti.h	33;"	d
EXTI_INTEN_INTEN4	gd32f4xx/include/gd32f4xx_exti.h	34;"	d
EXTI_INTEN_INTEN5	gd32f4xx/include/gd32f4xx_exti.h	35;"	d
EXTI_INTEN_INTEN6	gd32f4xx/include/gd32f4xx_exti.h	36;"	d
EXTI_INTEN_INTEN7	gd32f4xx/include/gd32f4xx_exti.h	37;"	d
EXTI_INTEN_INTEN8	gd32f4xx/include/gd32f4xx_exti.h	38;"	d
EXTI_INTEN_INTEN9	gd32f4xx/include/gd32f4xx_exti.h	39;"	d
EXTI_INTERRUPT	gd32f4xx/include/gd32f4xx_exti.h	/^    EXTI_INTERRUPT   = 0,                                     \/*!< EXTI interrupt mode *\/$/;"	e	enum:__anon12
EXTI_PD	gd32f4xx/include/gd32f4xx_exti.h	26;"	d
EXTI_PD_PD0	gd32f4xx/include/gd32f4xx_exti.h	152;"	d
EXTI_PD_PD1	gd32f4xx/include/gd32f4xx_exti.h	153;"	d
EXTI_PD_PD10	gd32f4xx/include/gd32f4xx_exti.h	162;"	d
EXTI_PD_PD11	gd32f4xx/include/gd32f4xx_exti.h	163;"	d
EXTI_PD_PD12	gd32f4xx/include/gd32f4xx_exti.h	164;"	d
EXTI_PD_PD13	gd32f4xx/include/gd32f4xx_exti.h	165;"	d
EXTI_PD_PD14	gd32f4xx/include/gd32f4xx_exti.h	166;"	d
EXTI_PD_PD15	gd32f4xx/include/gd32f4xx_exti.h	167;"	d
EXTI_PD_PD16	gd32f4xx/include/gd32f4xx_exti.h	168;"	d
EXTI_PD_PD17	gd32f4xx/include/gd32f4xx_exti.h	169;"	d
EXTI_PD_PD18	gd32f4xx/include/gd32f4xx_exti.h	170;"	d
EXTI_PD_PD19	gd32f4xx/include/gd32f4xx_exti.h	171;"	d
EXTI_PD_PD2	gd32f4xx/include/gd32f4xx_exti.h	154;"	d
EXTI_PD_PD21	gd32f4xx/include/gd32f4xx_exti.h	172;"	d
EXTI_PD_PD22	gd32f4xx/include/gd32f4xx_exti.h	173;"	d
EXTI_PD_PD3	gd32f4xx/include/gd32f4xx_exti.h	155;"	d
EXTI_PD_PD4	gd32f4xx/include/gd32f4xx_exti.h	156;"	d
EXTI_PD_PD5	gd32f4xx/include/gd32f4xx_exti.h	157;"	d
EXTI_PD_PD6	gd32f4xx/include/gd32f4xx_exti.h	158;"	d
EXTI_PD_PD7	gd32f4xx/include/gd32f4xx_exti.h	159;"	d
EXTI_PD_PD8	gd32f4xx/include/gd32f4xx_exti.h	160;"	d
EXTI_PD_PD9	gd32f4xx/include/gd32f4xx_exti.h	161;"	d
EXTI_RTEN	gd32f4xx/include/gd32f4xx_exti.h	23;"	d
EXTI_RTEN_RTEN0	gd32f4xx/include/gd32f4xx_exti.h	80;"	d
EXTI_RTEN_RTEN1	gd32f4xx/include/gd32f4xx_exti.h	81;"	d
EXTI_RTEN_RTEN10	gd32f4xx/include/gd32f4xx_exti.h	90;"	d
EXTI_RTEN_RTEN11	gd32f4xx/include/gd32f4xx_exti.h	91;"	d
EXTI_RTEN_RTEN12	gd32f4xx/include/gd32f4xx_exti.h	92;"	d
EXTI_RTEN_RTEN13	gd32f4xx/include/gd32f4xx_exti.h	93;"	d
EXTI_RTEN_RTEN14	gd32f4xx/include/gd32f4xx_exti.h	94;"	d
EXTI_RTEN_RTEN15	gd32f4xx/include/gd32f4xx_exti.h	95;"	d
EXTI_RTEN_RTEN16	gd32f4xx/include/gd32f4xx_exti.h	96;"	d
EXTI_RTEN_RTEN17	gd32f4xx/include/gd32f4xx_exti.h	97;"	d
EXTI_RTEN_RTEN18	gd32f4xx/include/gd32f4xx_exti.h	98;"	d
EXTI_RTEN_RTEN19	gd32f4xx/include/gd32f4xx_exti.h	99;"	d
EXTI_RTEN_RTEN2	gd32f4xx/include/gd32f4xx_exti.h	82;"	d
EXTI_RTEN_RTEN21	gd32f4xx/include/gd32f4xx_exti.h	100;"	d
EXTI_RTEN_RTEN22	gd32f4xx/include/gd32f4xx_exti.h	101;"	d
EXTI_RTEN_RTEN3	gd32f4xx/include/gd32f4xx_exti.h	83;"	d
EXTI_RTEN_RTEN4	gd32f4xx/include/gd32f4xx_exti.h	84;"	d
EXTI_RTEN_RTEN5	gd32f4xx/include/gd32f4xx_exti.h	85;"	d
EXTI_RTEN_RTEN6	gd32f4xx/include/gd32f4xx_exti.h	86;"	d
EXTI_RTEN_RTEN7	gd32f4xx/include/gd32f4xx_exti.h	87;"	d
EXTI_RTEN_RTEN8	gd32f4xx/include/gd32f4xx_exti.h	88;"	d
EXTI_RTEN_RTEN9	gd32f4xx/include/gd32f4xx_exti.h	89;"	d
EXTI_SOURCE_GPIOA	gd32f4xx/include/gd32f4xx_syscfg.h	97;"	d
EXTI_SOURCE_GPIOB	gd32f4xx/include/gd32f4xx_syscfg.h	98;"	d
EXTI_SOURCE_GPIOC	gd32f4xx/include/gd32f4xx_syscfg.h	99;"	d
EXTI_SOURCE_GPIOD	gd32f4xx/include/gd32f4xx_syscfg.h	100;"	d
EXTI_SOURCE_GPIOE	gd32f4xx/include/gd32f4xx_syscfg.h	101;"	d
EXTI_SOURCE_GPIOF	gd32f4xx/include/gd32f4xx_syscfg.h	102;"	d
EXTI_SOURCE_GPIOG	gd32f4xx/include/gd32f4xx_syscfg.h	103;"	d
EXTI_SOURCE_GPIOH	gd32f4xx/include/gd32f4xx_syscfg.h	104;"	d
EXTI_SOURCE_GPIOI	gd32f4xx/include/gd32f4xx_syscfg.h	105;"	d
EXTI_SOURCE_PIN0	gd32f4xx/include/gd32f4xx_syscfg.h	108;"	d
EXTI_SOURCE_PIN1	gd32f4xx/include/gd32f4xx_syscfg.h	109;"	d
EXTI_SOURCE_PIN10	gd32f4xx/include/gd32f4xx_syscfg.h	118;"	d
EXTI_SOURCE_PIN11	gd32f4xx/include/gd32f4xx_syscfg.h	119;"	d
EXTI_SOURCE_PIN12	gd32f4xx/include/gd32f4xx_syscfg.h	120;"	d
EXTI_SOURCE_PIN13	gd32f4xx/include/gd32f4xx_syscfg.h	121;"	d
EXTI_SOURCE_PIN14	gd32f4xx/include/gd32f4xx_syscfg.h	122;"	d
EXTI_SOURCE_PIN15	gd32f4xx/include/gd32f4xx_syscfg.h	123;"	d
EXTI_SOURCE_PIN2	gd32f4xx/include/gd32f4xx_syscfg.h	110;"	d
EXTI_SOURCE_PIN3	gd32f4xx/include/gd32f4xx_syscfg.h	111;"	d
EXTI_SOURCE_PIN4	gd32f4xx/include/gd32f4xx_syscfg.h	112;"	d
EXTI_SOURCE_PIN5	gd32f4xx/include/gd32f4xx_syscfg.h	113;"	d
EXTI_SOURCE_PIN6	gd32f4xx/include/gd32f4xx_syscfg.h	114;"	d
EXTI_SOURCE_PIN7	gd32f4xx/include/gd32f4xx_syscfg.h	115;"	d
EXTI_SOURCE_PIN8	gd32f4xx/include/gd32f4xx_syscfg.h	116;"	d
EXTI_SOURCE_PIN9	gd32f4xx/include/gd32f4xx_syscfg.h	117;"	d
EXTI_SS_JSTEP	gd32f4xx/include/gd32f4xx_syscfg.h	91;"	d
EXTI_SS_MASK	gd32f4xx/include/gd32f4xx_syscfg.h	88;"	d
EXTI_SS_MSTEP	gd32f4xx/include/gd32f4xx_syscfg.h	94;"	d
EXTI_SWIEV	gd32f4xx/include/gd32f4xx_exti.h	25;"	d
EXTI_SWIEV_SWIEV0	gd32f4xx/include/gd32f4xx_exti.h	128;"	d
EXTI_SWIEV_SWIEV1	gd32f4xx/include/gd32f4xx_exti.h	129;"	d
EXTI_SWIEV_SWIEV10	gd32f4xx/include/gd32f4xx_exti.h	138;"	d
EXTI_SWIEV_SWIEV11	gd32f4xx/include/gd32f4xx_exti.h	139;"	d
EXTI_SWIEV_SWIEV12	gd32f4xx/include/gd32f4xx_exti.h	140;"	d
EXTI_SWIEV_SWIEV13	gd32f4xx/include/gd32f4xx_exti.h	141;"	d
EXTI_SWIEV_SWIEV14	gd32f4xx/include/gd32f4xx_exti.h	142;"	d
EXTI_SWIEV_SWIEV15	gd32f4xx/include/gd32f4xx_exti.h	143;"	d
EXTI_SWIEV_SWIEV16	gd32f4xx/include/gd32f4xx_exti.h	144;"	d
EXTI_SWIEV_SWIEV17	gd32f4xx/include/gd32f4xx_exti.h	145;"	d
EXTI_SWIEV_SWIEV18	gd32f4xx/include/gd32f4xx_exti.h	146;"	d
EXTI_SWIEV_SWIEV19	gd32f4xx/include/gd32f4xx_exti.h	147;"	d
EXTI_SWIEV_SWIEV2	gd32f4xx/include/gd32f4xx_exti.h	130;"	d
EXTI_SWIEV_SWIEV21	gd32f4xx/include/gd32f4xx_exti.h	148;"	d
EXTI_SWIEV_SWIEV22	gd32f4xx/include/gd32f4xx_exti.h	149;"	d
EXTI_SWIEV_SWIEV3	gd32f4xx/include/gd32f4xx_exti.h	131;"	d
EXTI_SWIEV_SWIEV4	gd32f4xx/include/gd32f4xx_exti.h	132;"	d
EXTI_SWIEV_SWIEV5	gd32f4xx/include/gd32f4xx_exti.h	133;"	d
EXTI_SWIEV_SWIEV6	gd32f4xx/include/gd32f4xx_exti.h	134;"	d
EXTI_SWIEV_SWIEV7	gd32f4xx/include/gd32f4xx_exti.h	135;"	d
EXTI_SWIEV_SWIEV8	gd32f4xx/include/gd32f4xx_exti.h	136;"	d
EXTI_SWIEV_SWIEV9	gd32f4xx/include/gd32f4xx_exti.h	137;"	d
EXTI_TRIG_BOTH	gd32f4xx/include/gd32f4xx_exti.h	/^    EXTI_TRIG_BOTH                                            \/*!< EXTI rising and falling edge trigger *\/$/;"	e	enum:__anon13
EXTI_TRIG_FALLING	gd32f4xx/include/gd32f4xx_exti.h	/^    EXTI_TRIG_FALLING,                                        \/*!< EXTI falling edge trigger *\/$/;"	e	enum:__anon13
EXTI_TRIG_RISING	gd32f4xx/include/gd32f4xx_exti.h	/^    EXTI_TRIG_RISING = 0,                                     \/*!< EXTI rising edge trigger *\/$/;"	e	enum:__anon13
FCTL_HBC1F	gd32f4xx/include/gd32f4xx_can.h	424;"	d
FDATA_MASK_HIGH	gd32f4xx/include/gd32f4xx_can.h	418;"	d
FDATA_MASK_LOW	gd32f4xx/include/gd32f4xx_can.h	421;"	d
FILTER_OPTION	gd32f4xx/include/gd32f4xx_enet.h	/^    FILTER_OPTION                   = BIT(10),                                      \/*!< configure the frame filter control related parameters *\/$/;"	e	enum:__anon39
FLOWCTL_OPTION	gd32f4xx/include/gd32f4xx_enet.h	/^    FLOWCTL_OPTION                  = BIT(7),                                       \/*!< configure the flow control related parameters *\/$/;"	e	enum:__anon39
FMC	gd32f4xx/include/gd32f4xx_fmc.h	17;"	d
FMC_BUSY	gd32f4xx/include/gd32f4xx_fmc.h	/^    FMC_BUSY,                                                     \/*!< the operation is in progress *\/$/;"	e	enum:__anon26
FMC_CTL	gd32f4xx/include/gd32f4xx_fmc.h	25;"	d
FMC_CTL_ENDIE	gd32f4xx/include/gd32f4xx_fmc.h	63;"	d
FMC_CTL_ERRIE	gd32f4xx/include/gd32f4xx_fmc.h	64;"	d
FMC_CTL_LK	gd32f4xx/include/gd32f4xx_fmc.h	65;"	d
FMC_CTL_MER0	gd32f4xx/include/gd32f4xx_fmc.h	58;"	d
FMC_CTL_MER1	gd32f4xx/include/gd32f4xx_fmc.h	61;"	d
FMC_CTL_PG	gd32f4xx/include/gd32f4xx_fmc.h	56;"	d
FMC_CTL_PSZ	gd32f4xx/include/gd32f4xx_fmc.h	60;"	d
FMC_CTL_SER	gd32f4xx/include/gd32f4xx_fmc.h	57;"	d
FMC_CTL_SN	gd32f4xx/include/gd32f4xx_fmc.h	59;"	d
FMC_CTL_START	gd32f4xx/include/gd32f4xx_fmc.h	62;"	d
FMC_FLAG_BUSY	gd32f4xx/include/gd32f4xx_fmc.h	280;"	d
FMC_FLAG_END	gd32f4xx/include/gd32f4xx_fmc.h	274;"	d
FMC_FLAG_OPERR	gd32f4xx/include/gd32f4xx_fmc.h	275;"	d
FMC_FLAG_PGMERR	gd32f4xx/include/gd32f4xx_fmc.h	277;"	d
FMC_FLAG_PGSERR	gd32f4xx/include/gd32f4xx_fmc.h	278;"	d
FMC_FLAG_RDDERR	gd32f4xx/include/gd32f4xx_fmc.h	279;"	d
FMC_FLAG_WPERR	gd32f4xx/include/gd32f4xx_fmc.h	276;"	d
FMC_HSPC	gd32f4xx/include/gd32f4xx_fmc.h	163;"	d
FMC_INTEN_END	gd32f4xx/include/gd32f4xx_fmc.h	270;"	d
FMC_INTEN_ERR	gd32f4xx/include/gd32f4xx_fmc.h	271;"	d
FMC_KEY	gd32f4xx/include/gd32f4xx_fmc.h	22;"	d
FMC_KEY_KEY	gd32f4xx/include/gd32f4xx_fmc.h	41;"	d
FMC_LSPC	gd32f4xx/include/gd32f4xx_fmc.h	162;"	d
FMC_NSPC	gd32f4xx/include/gd32f4xx_fmc.h	161;"	d
FMC_OBCTL0	gd32f4xx/include/gd32f4xx_fmc.h	26;"	d
FMC_OBCTL0_BB	gd32f4xx/include/gd32f4xx_fmc.h	71;"	d
FMC_OBCTL0_BOR_TH	gd32f4xx/include/gd32f4xx_fmc.h	70;"	d
FMC_OBCTL0_DBS	gd32f4xx/include/gd32f4xx_fmc.h	77;"	d
FMC_OBCTL0_DRP	gd32f4xx/include/gd32f4xx_fmc.h	78;"	d
FMC_OBCTL0_NRST_DPSLP	gd32f4xx/include/gd32f4xx_fmc.h	73;"	d
FMC_OBCTL0_NRST_STDBY	gd32f4xx/include/gd32f4xx_fmc.h	74;"	d
FMC_OBCTL0_NWDG_HW	gd32f4xx/include/gd32f4xx_fmc.h	72;"	d
FMC_OBCTL0_OB_LK	gd32f4xx/include/gd32f4xx_fmc.h	68;"	d
FMC_OBCTL0_OB_START	gd32f4xx/include/gd32f4xx_fmc.h	69;"	d
FMC_OBCTL0_SPC	gd32f4xx/include/gd32f4xx_fmc.h	75;"	d
FMC_OBCTL0_WP0	gd32f4xx/include/gd32f4xx_fmc.h	76;"	d
FMC_OBCTL1	gd32f4xx/include/gd32f4xx_fmc.h	27;"	d
FMC_OBCTL1_WP1	gd32f4xx/include/gd32f4xx_fmc.h	81;"	d
FMC_OBKEY	gd32f4xx/include/gd32f4xx_fmc.h	23;"	d
FMC_OBKEY_OBKEY	gd32f4xx/include/gd32f4xx_fmc.h	44;"	d
FMC_OPERR	gd32f4xx/include/gd32f4xx_fmc.h	/^    FMC_OPERR,                                                    \/*!< operation error *\/$/;"	e	enum:__anon26
FMC_PGERR	gd32f4xx/include/gd32f4xx_fmc.h	/^    FMC_PGERR,                                                    \/*!< program error *\/$/;"	e	enum:__anon26
FMC_PGMERR	gd32f4xx/include/gd32f4xx_fmc.h	/^    FMC_PGMERR,                                                   \/*!< program size not match error *\/$/;"	e	enum:__anon26
FMC_PGSERR	gd32f4xx/include/gd32f4xx_fmc.h	/^    FMC_PGSERR,                                                   \/*!< program sequence error *\/$/;"	e	enum:__anon26
FMC_PID	gd32f4xx/include/gd32f4xx_fmc.h	29;"	d
FMC_PID_PID	gd32f4xx/include/gd32f4xx_fmc.h	87;"	d
FMC_RDDERR	gd32f4xx/include/gd32f4xx_fmc.h	/^    FMC_RDDERR,                                                   \/*!< read D-bus protection error *\/$/;"	e	enum:__anon26
FMC_READY	gd32f4xx/include/gd32f4xx_fmc.h	/^    FMC_READY,                                                    \/*!< the operation has been completed *\/$/;"	e	enum:__anon26
FMC_STAT	gd32f4xx/include/gd32f4xx_fmc.h	24;"	d
FMC_STAT_BUSY	gd32f4xx/include/gd32f4xx_fmc.h	53;"	d
FMC_STAT_END	gd32f4xx/include/gd32f4xx_fmc.h	47;"	d
FMC_STAT_OPERR	gd32f4xx/include/gd32f4xx_fmc.h	48;"	d
FMC_STAT_PGMERR	gd32f4xx/include/gd32f4xx_fmc.h	50;"	d
FMC_STAT_PGSERR	gd32f4xx/include/gd32f4xx_fmc.h	51;"	d
FMC_STAT_RDDERR	gd32f4xx/include/gd32f4xx_fmc.h	52;"	d
FMC_STAT_WPERR	gd32f4xx/include/gd32f4xx_fmc.h	49;"	d
FMC_WC_WSCNT	gd32f4xx/include/gd32f4xx_fmc.h	38;"	d
FMC_WPERR	gd32f4xx/include/gd32f4xx_fmc.h	/^    FMC_WPERR,                                                    \/*!< erase\/program protection error *\/$/;"	e	enum:__anon26
FMC_WS	gd32f4xx/include/gd32f4xx_fmc.h	21;"	d
FMC_WSEN	gd32f4xx/include/gd32f4xx_fmc.h	28;"	d
FMC_WSEN_WSEN	gd32f4xx/include/gd32f4xx_fmc.h	84;"	d
FOREGROUND_PPF_A4	gd32f4xx/include/gd32f4xx_ipa.h	255;"	d
FOREGROUND_PPF_A8	gd32f4xx/include/gd32f4xx_ipa.h	254;"	d
FOREGROUND_PPF_AL44	gd32f4xx/include/gd32f4xx_ipa.h	251;"	d
FOREGROUND_PPF_AL88	gd32f4xx/include/gd32f4xx_ipa.h	252;"	d
FOREGROUND_PPF_ARG1555	gd32f4xx/include/gd32f4xx_ipa.h	248;"	d
FOREGROUND_PPF_ARGB4444	gd32f4xx/include/gd32f4xx_ipa.h	249;"	d
FOREGROUND_PPF_ARGB8888	gd32f4xx/include/gd32f4xx_ipa.h	245;"	d
FOREGROUND_PPF_L4	gd32f4xx/include/gd32f4xx_ipa.h	253;"	d
FOREGROUND_PPF_L8	gd32f4xx/include/gd32f4xx_ipa.h	250;"	d
FOREGROUND_PPF_RGB565	gd32f4xx/include/gd32f4xx_ipa.h	247;"	d
FOREGROUND_PPF_RGB888	gd32f4xx/include/gd32f4xx_ipa.h	246;"	d
FORWARD_OPTION	gd32f4xx/include/gd32f4xx_enet.h	/^    FORWARD_OPTION                  = BIT(0),                                       \/*!< configure the frame forward related parameters *\/$/;"	e	enum:__anon39
FPCTL_FAVCA	gd32f4xx/include/gd32f4xx_ipa.h	232;"	d
FPCTL_PPF	gd32f4xx/include/gd32f4xx_ipa.h	244;"	d
FWDGT	gd32f4xx/include/gd32f4xx_fwdgt.h	18;"	d
FWDGT_CTL	gd32f4xx/include/gd32f4xx_fwdgt.h	21;"	d
FWDGT_CTL_CMD	gd32f4xx/include/gd32f4xx_fwdgt.h	28;"	d
FWDGT_KEY_ENABLE	gd32f4xx/include/gd32f4xx_fwdgt.h	55;"	d
FWDGT_KEY_RELOAD	gd32f4xx/include/gd32f4xx_fwdgt.h	54;"	d
FWDGT_PSC	gd32f4xx/include/gd32f4xx_fwdgt.h	22;"	d
FWDGT_PSC_DIV128	gd32f4xx/include/gd32f4xx_fwdgt.h	48;"	d
FWDGT_PSC_DIV16	gd32f4xx/include/gd32f4xx_fwdgt.h	45;"	d
FWDGT_PSC_DIV256	gd32f4xx/include/gd32f4xx_fwdgt.h	49;"	d
FWDGT_PSC_DIV32	gd32f4xx/include/gd32f4xx_fwdgt.h	46;"	d
FWDGT_PSC_DIV4	gd32f4xx/include/gd32f4xx_fwdgt.h	43;"	d
FWDGT_PSC_DIV64	gd32f4xx/include/gd32f4xx_fwdgt.h	47;"	d
FWDGT_PSC_DIV8	gd32f4xx/include/gd32f4xx_fwdgt.h	44;"	d
FWDGT_PSC_PSC	gd32f4xx/include/gd32f4xx_fwdgt.h	31;"	d
FWDGT_PSC_TIMEOUT	gd32f4xx/include/gd32f4xx_fwdgt.h	58;"	d
FWDGT_RLD	gd32f4xx/include/gd32f4xx_fwdgt.h	23;"	d
FWDGT_RLD_RLD	gd32f4xx/include/gd32f4xx_fwdgt.h	34;"	d
FWDGT_RLD_TIMEOUT	gd32f4xx/include/gd32f4xx_fwdgt.h	59;"	d
FWDGT_STAT	gd32f4xx/include/gd32f4xx_fwdgt.h	24;"	d
FWDGT_STAT_PUD	gd32f4xx/include/gd32f4xx_fwdgt.h	37;"	d
FWDGT_STAT_RUD	gd32f4xx/include/gd32f4xx_fwdgt.h	38;"	d
FWDGT_WRITEACCESS_DISABLE	gd32f4xx/include/gd32f4xx_fwdgt.h	53;"	d
FWDGT_WRITEACCESS_ENABLE	gd32f4xx/include/gd32f4xx_fwdgt.h	52;"	d
GD32F4XX_ADC_H	gd32f4xx/include/gd32f4xx_adc.h	13;"	d
GD32F4XX_CAN_H	gd32f4xx/include/gd32f4xx_can.h	13;"	d
GD32F4XX_CRC_H	gd32f4xx/include/gd32f4xx_crc.h	13;"	d
GD32F4XX_CTC_H	gd32f4xx/include/gd32f4xx_ctc.h	13;"	d
GD32F4XX_DAC_H	gd32f4xx/include/gd32f4xx_dac.h	13;"	d
GD32F4XX_DBG_H	gd32f4xx/include/gd32f4xx_dbg.h	13;"	d
GD32F4XX_DCI_H	gd32f4xx/include/gd32f4xx_dci.h	13;"	d
GD32F4XX_DMA_H	gd32f4xx/include/gd32f4xx_dma.h	13;"	d
GD32F4XX_ENET_H	gd32f4xx/include/gd32f4xx_enet.h	13;"	d
GD32F4XX_EXMC_H	gd32f4xx/include/gd32f4xx_exmc.h	13;"	d
GD32F4XX_EXTI_H	gd32f4xx/include/gd32f4xx_exti.h	13;"	d
GD32F4XX_FMC_H	gd32f4xx/include/gd32f4xx_fmc.h	12;"	d
GD32F4XX_FWDGT_H	gd32f4xx/include/gd32f4xx_fwdgt.h	13;"	d
GD32F4XX_GPIO_H	gd32f4xx/include/gd32f4xx_gpio.h	13;"	d
GD32F4XX_I2C_H	gd32f4xx/include/gd32f4xx_i2c.h	13;"	d
GD32F4XX_IPA_H	gd32f4xx/include/gd32f4xx_ipa.h	13;"	d
GD32F4XX_IREF_H	gd32f4xx/include/gd32f4xx_iref.h	13;"	d
GD32F4XX_MISC_H	gd32f4xx/include/gd32f4xx_misc.h	13;"	d
GD32F4XX_PMU_H	gd32f4xx/include/gd32f4xx_pmu.h	13;"	d
GD32F4XX_RCU_H	gd32f4xx/include/gd32f4xx_rcu.h	13;"	d
GD32F4XX_RTC_H	gd32f4xx/include/gd32f4xx_rtc.h	13;"	d
GD32F4XX_SDIO_H	gd32f4xx/include/gd32f4xx_sdio.h	13;"	d
GD32F4XX_SPI_H	gd32f4xx/include/gd32f4xx_spi.h	13;"	d
GD32F4XX_SYSCFG_H	gd32f4xx/include/gd32f4xx_syscfg.h	13;"	d
GD32F4XX_TIMER_H	gd32f4xx/include/gd32f4xx_timer.h	13;"	d
GD32F4XX_TLI_H	gd32f4xx/include/gd32f4xx_tli.h	13;"	d
GD32F4XX_TRNG_H	gd32f4xx/include/gd32f4xx_trng.h	13;"	d
GD32F4XX_USART_H	gd32f4xx/include/gd32f4xx_usart.h	13;"	d
GD32F4XX_WWDGT_H	gd32f4xx/include/gd32f4xx_wwdgt.h	13;"	d
GET_ALRMTD_DAY	gd32f4xx/include/gd32f4xx_rtc.h	344;"	d
GET_ALRMTD_HR	gd32f4xx/include/gd32f4xx_rtc.h	341;"	d
GET_ALRMTD_MN	gd32f4xx/include/gd32f4xx_rtc.h	338;"	d
GET_ALRMTD_SC	gd32f4xx/include/gd32f4xx_rtc.h	335;"	d
GET_DATE_DAY	gd32f4xx/include/gd32f4xx_rtc.h	274;"	d
GET_DATE_DOW	gd32f4xx/include/gd32f4xx_rtc.h	292;"	d
GET_DATE_MON	gd32f4xx/include/gd32f4xx_rtc.h	277;"	d
GET_DATE_YR	gd32f4xx/include/gd32f4xx_rtc.h	302;"	d
GET_DMA_BCTL_DPSL	gd32f4xx/include/gd32f4xx_enet.h	1251;"	d
GET_DMA_MFBOCNT_MSFA	gd32f4xx/include/gd32f4xx_enet.h	1369;"	d
GET_DMA_MFBOCNT_MSFC	gd32f4xx/include/gd32f4xx_enet.h	1367;"	d
GET_DMA_STAT_EB	gd32f4xx/include/gd32f4xx_enet.h	1320;"	d
GET_DMA_STAT_RP	gd32f4xx/include/gd32f4xx_enet.h	1304;"	d
GET_DMA_STAT_TP	gd32f4xx/include/gd32f4xx_enet.h	1312;"	d
GET_DTS_DAY	gd32f4xx/include/gd32f4xx_rtc.h	380;"	d
GET_DTS_DOW	gd32f4xx/include/gd32f4xx_rtc.h	386;"	d
GET_DTS_MON	gd32f4xx/include/gd32f4xx_rtc.h	383;"	d
GET_MAC_DBG_RXAFS	gd32f4xx/include/gd32f4xx_enet.h	1154;"	d
GET_MAC_DBG_RXFRS	gd32f4xx/include/gd32f4xx_enet.h	1156;"	d
GET_MAC_DBG_RXFS	gd32f4xx/include/gd32f4xx_enet.h	1158;"	d
GET_MAC_DBG_SOMT	gd32f4xx/include/gd32f4xx_enet.h	1160;"	d
GET_MAC_DBG_TXFRS	gd32f4xx/include/gd32f4xx_enet.h	1162;"	d
GET_PSC_FACTOR_A	gd32f4xx/include/gd32f4xx_rtc.h	331;"	d
GET_PSC_FACTOR_S	gd32f4xx/include/gd32f4xx_rtc.h	328;"	d
GET_PTP_TSL_STMSS	gd32f4xx/include/gd32f4xx_enet.h	1217;"	d
GET_PTP_TSL_STS	gd32f4xx/include/gd32f4xx_enet.h	1222;"	d
GET_RDES0_FRML	gd32f4xx/include/gd32f4xx_enet.h	1391;"	d
GET_RDES1_RB1S	gd32f4xx/include/gd32f4xx_enet.h	1397;"	d
GET_RDES1_RB2S	gd32f4xx/include/gd32f4xx_enet.h	1399;"	d
GET_RDES4_IPPLDT	gd32f4xx/include/gd32f4xx_enet.h	1403;"	d
GET_RDES4_PTPMT	gd32f4xx/include/gd32f4xx_enet.h	1406;"	d
GET_TDES0_COCNT	gd32f4xx/include/gd32f4xx_enet.h	1376;"	d
GET_TIME_HR	gd32f4xx/include/gd32f4xx_rtc.h	267;"	d
GET_TIME_MN	gd32f4xx/include/gd32f4xx_rtc.h	264;"	d
GET_TIME_SC	gd32f4xx/include/gd32f4xx_rtc.h	261;"	d
GET_TTS_HR	gd32f4xx/include/gd32f4xx_rtc.h	376;"	d
GET_TTS_MN	gd32f4xx/include/gd32f4xx_rtc.h	373;"	d
GET_TTS_SC	gd32f4xx/include/gd32f4xx_rtc.h	370;"	d
GPIOA	gd32f4xx/include/gd32f4xx_gpio.h	18;"	d
GPIOB	gd32f4xx/include/gd32f4xx_gpio.h	19;"	d
GPIOC	gd32f4xx/include/gd32f4xx_gpio.h	20;"	d
GPIOD	gd32f4xx/include/gd32f4xx_gpio.h	21;"	d
GPIOE	gd32f4xx/include/gd32f4xx_gpio.h	22;"	d
GPIOF	gd32f4xx/include/gd32f4xx_gpio.h	23;"	d
GPIOG	gd32f4xx/include/gd32f4xx_gpio.h	24;"	d
GPIOH	gd32f4xx/include/gd32f4xx_gpio.h	25;"	d
GPIOI	gd32f4xx/include/gd32f4xx_gpio.h	26;"	d
GPIO_AFR_MASK	gd32f4xx/include/gd32f4xx_gpio.h	326;"	d
GPIO_AFR_SET	gd32f4xx/include/gd32f4xx_gpio.h	325;"	d
GPIO_AFSEL0	gd32f4xx/include/gd32f4xx_gpio.h	37;"	d
GPIO_AFSEL0_SEL0	gd32f4xx/include/gd32f4xx_gpio.h	205;"	d
GPIO_AFSEL0_SEL1	gd32f4xx/include/gd32f4xx_gpio.h	206;"	d
GPIO_AFSEL0_SEL2	gd32f4xx/include/gd32f4xx_gpio.h	207;"	d
GPIO_AFSEL0_SEL3	gd32f4xx/include/gd32f4xx_gpio.h	208;"	d
GPIO_AFSEL0_SEL4	gd32f4xx/include/gd32f4xx_gpio.h	209;"	d
GPIO_AFSEL0_SEL5	gd32f4xx/include/gd32f4xx_gpio.h	210;"	d
GPIO_AFSEL0_SEL6	gd32f4xx/include/gd32f4xx_gpio.h	211;"	d
GPIO_AFSEL0_SEL7	gd32f4xx/include/gd32f4xx_gpio.h	212;"	d
GPIO_AFSEL1	gd32f4xx/include/gd32f4xx_gpio.h	38;"	d
GPIO_AFSEL1_SEL10	gd32f4xx/include/gd32f4xx_gpio.h	217;"	d
GPIO_AFSEL1_SEL11	gd32f4xx/include/gd32f4xx_gpio.h	218;"	d
GPIO_AFSEL1_SEL12	gd32f4xx/include/gd32f4xx_gpio.h	219;"	d
GPIO_AFSEL1_SEL13	gd32f4xx/include/gd32f4xx_gpio.h	220;"	d
GPIO_AFSEL1_SEL14	gd32f4xx/include/gd32f4xx_gpio.h	221;"	d
GPIO_AFSEL1_SEL15	gd32f4xx/include/gd32f4xx_gpio.h	222;"	d
GPIO_AFSEL1_SEL8	gd32f4xx/include/gd32f4xx_gpio.h	215;"	d
GPIO_AFSEL1_SEL9	gd32f4xx/include/gd32f4xx_gpio.h	216;"	d
GPIO_AF_0	gd32f4xx/include/gd32f4xx_gpio.h	330;"	d
GPIO_AF_1	gd32f4xx/include/gd32f4xx_gpio.h	331;"	d
GPIO_AF_10	gd32f4xx/include/gd32f4xx_gpio.h	340;"	d
GPIO_AF_11	gd32f4xx/include/gd32f4xx_gpio.h	341;"	d
GPIO_AF_12	gd32f4xx/include/gd32f4xx_gpio.h	342;"	d
GPIO_AF_13	gd32f4xx/include/gd32f4xx_gpio.h	343;"	d
GPIO_AF_14	gd32f4xx/include/gd32f4xx_gpio.h	344;"	d
GPIO_AF_15	gd32f4xx/include/gd32f4xx_gpio.h	345;"	d
GPIO_AF_2	gd32f4xx/include/gd32f4xx_gpio.h	332;"	d
GPIO_AF_3	gd32f4xx/include/gd32f4xx_gpio.h	333;"	d
GPIO_AF_4	gd32f4xx/include/gd32f4xx_gpio.h	334;"	d
GPIO_AF_5	gd32f4xx/include/gd32f4xx_gpio.h	335;"	d
GPIO_AF_6	gd32f4xx/include/gd32f4xx_gpio.h	336;"	d
GPIO_AF_7	gd32f4xx/include/gd32f4xx_gpio.h	337;"	d
GPIO_AF_8	gd32f4xx/include/gd32f4xx_gpio.h	338;"	d
GPIO_AF_9	gd32f4xx/include/gd32f4xx_gpio.h	339;"	d
GPIO_BC	gd32f4xx/include/gd32f4xx_gpio.h	39;"	d
GPIO_BC_CR0	gd32f4xx/include/gd32f4xx_gpio.h	225;"	d
GPIO_BC_CR1	gd32f4xx/include/gd32f4xx_gpio.h	226;"	d
GPIO_BC_CR10	gd32f4xx/include/gd32f4xx_gpio.h	235;"	d
GPIO_BC_CR11	gd32f4xx/include/gd32f4xx_gpio.h	236;"	d
GPIO_BC_CR12	gd32f4xx/include/gd32f4xx_gpio.h	237;"	d
GPIO_BC_CR13	gd32f4xx/include/gd32f4xx_gpio.h	238;"	d
GPIO_BC_CR14	gd32f4xx/include/gd32f4xx_gpio.h	239;"	d
GPIO_BC_CR15	gd32f4xx/include/gd32f4xx_gpio.h	240;"	d
GPIO_BC_CR2	gd32f4xx/include/gd32f4xx_gpio.h	227;"	d
GPIO_BC_CR3	gd32f4xx/include/gd32f4xx_gpio.h	228;"	d
GPIO_BC_CR4	gd32f4xx/include/gd32f4xx_gpio.h	229;"	d
GPIO_BC_CR5	gd32f4xx/include/gd32f4xx_gpio.h	230;"	d
GPIO_BC_CR6	gd32f4xx/include/gd32f4xx_gpio.h	231;"	d
GPIO_BC_CR7	gd32f4xx/include/gd32f4xx_gpio.h	232;"	d
GPIO_BC_CR8	gd32f4xx/include/gd32f4xx_gpio.h	233;"	d
GPIO_BC_CR9	gd32f4xx/include/gd32f4xx_gpio.h	234;"	d
GPIO_BOP	gd32f4xx/include/gd32f4xx_gpio.h	35;"	d
GPIO_BOP_BOP0	gd32f4xx/include/gd32f4xx_gpio.h	152;"	d
GPIO_BOP_BOP1	gd32f4xx/include/gd32f4xx_gpio.h	153;"	d
GPIO_BOP_BOP10	gd32f4xx/include/gd32f4xx_gpio.h	162;"	d
GPIO_BOP_BOP11	gd32f4xx/include/gd32f4xx_gpio.h	163;"	d
GPIO_BOP_BOP12	gd32f4xx/include/gd32f4xx_gpio.h	164;"	d
GPIO_BOP_BOP13	gd32f4xx/include/gd32f4xx_gpio.h	165;"	d
GPIO_BOP_BOP14	gd32f4xx/include/gd32f4xx_gpio.h	166;"	d
GPIO_BOP_BOP15	gd32f4xx/include/gd32f4xx_gpio.h	167;"	d
GPIO_BOP_BOP2	gd32f4xx/include/gd32f4xx_gpio.h	154;"	d
GPIO_BOP_BOP3	gd32f4xx/include/gd32f4xx_gpio.h	155;"	d
GPIO_BOP_BOP4	gd32f4xx/include/gd32f4xx_gpio.h	156;"	d
GPIO_BOP_BOP5	gd32f4xx/include/gd32f4xx_gpio.h	157;"	d
GPIO_BOP_BOP6	gd32f4xx/include/gd32f4xx_gpio.h	158;"	d
GPIO_BOP_BOP7	gd32f4xx/include/gd32f4xx_gpio.h	159;"	d
GPIO_BOP_BOP8	gd32f4xx/include/gd32f4xx_gpio.h	160;"	d
GPIO_BOP_BOP9	gd32f4xx/include/gd32f4xx_gpio.h	161;"	d
GPIO_BOP_CR0	gd32f4xx/include/gd32f4xx_gpio.h	168;"	d
GPIO_BOP_CR1	gd32f4xx/include/gd32f4xx_gpio.h	169;"	d
GPIO_BOP_CR10	gd32f4xx/include/gd32f4xx_gpio.h	178;"	d
GPIO_BOP_CR11	gd32f4xx/include/gd32f4xx_gpio.h	179;"	d
GPIO_BOP_CR12	gd32f4xx/include/gd32f4xx_gpio.h	180;"	d
GPIO_BOP_CR13	gd32f4xx/include/gd32f4xx_gpio.h	181;"	d
GPIO_BOP_CR14	gd32f4xx/include/gd32f4xx_gpio.h	182;"	d
GPIO_BOP_CR15	gd32f4xx/include/gd32f4xx_gpio.h	183;"	d
GPIO_BOP_CR2	gd32f4xx/include/gd32f4xx_gpio.h	170;"	d
GPIO_BOP_CR3	gd32f4xx/include/gd32f4xx_gpio.h	171;"	d
GPIO_BOP_CR4	gd32f4xx/include/gd32f4xx_gpio.h	172;"	d
GPIO_BOP_CR5	gd32f4xx/include/gd32f4xx_gpio.h	173;"	d
GPIO_BOP_CR6	gd32f4xx/include/gd32f4xx_gpio.h	174;"	d
GPIO_BOP_CR7	gd32f4xx/include/gd32f4xx_gpio.h	175;"	d
GPIO_BOP_CR8	gd32f4xx/include/gd32f4xx_gpio.h	176;"	d
GPIO_BOP_CR9	gd32f4xx/include/gd32f4xx_gpio.h	177;"	d
GPIO_CTL	gd32f4xx/include/gd32f4xx_gpio.h	29;"	d
GPIO_CTL_CTL0	gd32f4xx/include/gd32f4xx_gpio.h	44;"	d
GPIO_CTL_CTL1	gd32f4xx/include/gd32f4xx_gpio.h	45;"	d
GPIO_CTL_CTL10	gd32f4xx/include/gd32f4xx_gpio.h	54;"	d
GPIO_CTL_CTL11	gd32f4xx/include/gd32f4xx_gpio.h	55;"	d
GPIO_CTL_CTL12	gd32f4xx/include/gd32f4xx_gpio.h	56;"	d
GPIO_CTL_CTL13	gd32f4xx/include/gd32f4xx_gpio.h	57;"	d
GPIO_CTL_CTL14	gd32f4xx/include/gd32f4xx_gpio.h	58;"	d
GPIO_CTL_CTL15	gd32f4xx/include/gd32f4xx_gpio.h	59;"	d
GPIO_CTL_CTL2	gd32f4xx/include/gd32f4xx_gpio.h	46;"	d
GPIO_CTL_CTL3	gd32f4xx/include/gd32f4xx_gpio.h	47;"	d
GPIO_CTL_CTL4	gd32f4xx/include/gd32f4xx_gpio.h	48;"	d
GPIO_CTL_CTL5	gd32f4xx/include/gd32f4xx_gpio.h	49;"	d
GPIO_CTL_CTL6	gd32f4xx/include/gd32f4xx_gpio.h	50;"	d
GPIO_CTL_CTL7	gd32f4xx/include/gd32f4xx_gpio.h	51;"	d
GPIO_CTL_CTL8	gd32f4xx/include/gd32f4xx_gpio.h	52;"	d
GPIO_CTL_CTL9	gd32f4xx/include/gd32f4xx_gpio.h	53;"	d
GPIO_ISTAT	gd32f4xx/include/gd32f4xx_gpio.h	33;"	d
GPIO_ISTAT_ISTAT0	gd32f4xx/include/gd32f4xx_gpio.h	116;"	d
GPIO_ISTAT_ISTAT1	gd32f4xx/include/gd32f4xx_gpio.h	117;"	d
GPIO_ISTAT_ISTAT10	gd32f4xx/include/gd32f4xx_gpio.h	126;"	d
GPIO_ISTAT_ISTAT11	gd32f4xx/include/gd32f4xx_gpio.h	127;"	d
GPIO_ISTAT_ISTAT12	gd32f4xx/include/gd32f4xx_gpio.h	128;"	d
GPIO_ISTAT_ISTAT13	gd32f4xx/include/gd32f4xx_gpio.h	129;"	d
GPIO_ISTAT_ISTAT14	gd32f4xx/include/gd32f4xx_gpio.h	130;"	d
GPIO_ISTAT_ISTAT15	gd32f4xx/include/gd32f4xx_gpio.h	131;"	d
GPIO_ISTAT_ISTAT2	gd32f4xx/include/gd32f4xx_gpio.h	118;"	d
GPIO_ISTAT_ISTAT3	gd32f4xx/include/gd32f4xx_gpio.h	119;"	d
GPIO_ISTAT_ISTAT4	gd32f4xx/include/gd32f4xx_gpio.h	120;"	d
GPIO_ISTAT_ISTAT5	gd32f4xx/include/gd32f4xx_gpio.h	121;"	d
GPIO_ISTAT_ISTAT6	gd32f4xx/include/gd32f4xx_gpio.h	122;"	d
GPIO_ISTAT_ISTAT7	gd32f4xx/include/gd32f4xx_gpio.h	123;"	d
GPIO_ISTAT_ISTAT8	gd32f4xx/include/gd32f4xx_gpio.h	124;"	d
GPIO_ISTAT_ISTAT9	gd32f4xx/include/gd32f4xx_gpio.h	125;"	d
GPIO_LOCK	gd32f4xx/include/gd32f4xx_gpio.h	36;"	d
GPIO_LOCK_LK0	gd32f4xx/include/gd32f4xx_gpio.h	186;"	d
GPIO_LOCK_LK1	gd32f4xx/include/gd32f4xx_gpio.h	187;"	d
GPIO_LOCK_LK10	gd32f4xx/include/gd32f4xx_gpio.h	196;"	d
GPIO_LOCK_LK11	gd32f4xx/include/gd32f4xx_gpio.h	197;"	d
GPIO_LOCK_LK12	gd32f4xx/include/gd32f4xx_gpio.h	198;"	d
GPIO_LOCK_LK13	gd32f4xx/include/gd32f4xx_gpio.h	199;"	d
GPIO_LOCK_LK14	gd32f4xx/include/gd32f4xx_gpio.h	200;"	d
GPIO_LOCK_LK15	gd32f4xx/include/gd32f4xx_gpio.h	201;"	d
GPIO_LOCK_LK2	gd32f4xx/include/gd32f4xx_gpio.h	188;"	d
GPIO_LOCK_LK3	gd32f4xx/include/gd32f4xx_gpio.h	189;"	d
GPIO_LOCK_LK4	gd32f4xx/include/gd32f4xx_gpio.h	190;"	d
GPIO_LOCK_LK5	gd32f4xx/include/gd32f4xx_gpio.h	191;"	d
GPIO_LOCK_LK6	gd32f4xx/include/gd32f4xx_gpio.h	192;"	d
GPIO_LOCK_LK7	gd32f4xx/include/gd32f4xx_gpio.h	193;"	d
GPIO_LOCK_LK8	gd32f4xx/include/gd32f4xx_gpio.h	194;"	d
GPIO_LOCK_LK9	gd32f4xx/include/gd32f4xx_gpio.h	195;"	d
GPIO_LOCK_LKK	gd32f4xx/include/gd32f4xx_gpio.h	202;"	d
GPIO_MODE_AF	gd32f4xx/include/gd32f4xx_gpio.h	267;"	d
GPIO_MODE_ANALOG	gd32f4xx/include/gd32f4xx_gpio.h	268;"	d
GPIO_MODE_INPUT	gd32f4xx/include/gd32f4xx_gpio.h	265;"	d
GPIO_MODE_MASK	gd32f4xx/include/gd32f4xx_gpio.h	297;"	d
GPIO_MODE_OUTPUT	gd32f4xx/include/gd32f4xx_gpio.h	266;"	d
GPIO_MODE_SET	gd32f4xx/include/gd32f4xx_gpio.h	296;"	d
GPIO_OCTL	gd32f4xx/include/gd32f4xx_gpio.h	34;"	d
GPIO_OCTL_OCTL0	gd32f4xx/include/gd32f4xx_gpio.h	134;"	d
GPIO_OCTL_OCTL1	gd32f4xx/include/gd32f4xx_gpio.h	135;"	d
GPIO_OCTL_OCTL10	gd32f4xx/include/gd32f4xx_gpio.h	144;"	d
GPIO_OCTL_OCTL11	gd32f4xx/include/gd32f4xx_gpio.h	145;"	d
GPIO_OCTL_OCTL12	gd32f4xx/include/gd32f4xx_gpio.h	146;"	d
GPIO_OCTL_OCTL13	gd32f4xx/include/gd32f4xx_gpio.h	147;"	d
GPIO_OCTL_OCTL14	gd32f4xx/include/gd32f4xx_gpio.h	148;"	d
GPIO_OCTL_OCTL15	gd32f4xx/include/gd32f4xx_gpio.h	149;"	d
GPIO_OCTL_OCTL2	gd32f4xx/include/gd32f4xx_gpio.h	136;"	d
GPIO_OCTL_OCTL3	gd32f4xx/include/gd32f4xx_gpio.h	137;"	d
GPIO_OCTL_OCTL4	gd32f4xx/include/gd32f4xx_gpio.h	138;"	d
GPIO_OCTL_OCTL5	gd32f4xx/include/gd32f4xx_gpio.h	139;"	d
GPIO_OCTL_OCTL6	gd32f4xx/include/gd32f4xx_gpio.h	140;"	d
GPIO_OCTL_OCTL7	gd32f4xx/include/gd32f4xx_gpio.h	141;"	d
GPIO_OCTL_OCTL8	gd32f4xx/include/gd32f4xx_gpio.h	142;"	d
GPIO_OCTL_OCTL9	gd32f4xx/include/gd32f4xx_gpio.h	143;"	d
GPIO_OMODE	gd32f4xx/include/gd32f4xx_gpio.h	30;"	d
GPIO_OMODE_OM0	gd32f4xx/include/gd32f4xx_gpio.h	62;"	d
GPIO_OMODE_OM1	gd32f4xx/include/gd32f4xx_gpio.h	63;"	d
GPIO_OMODE_OM10	gd32f4xx/include/gd32f4xx_gpio.h	72;"	d
GPIO_OMODE_OM11	gd32f4xx/include/gd32f4xx_gpio.h	73;"	d
GPIO_OMODE_OM12	gd32f4xx/include/gd32f4xx_gpio.h	74;"	d
GPIO_OMODE_OM13	gd32f4xx/include/gd32f4xx_gpio.h	75;"	d
GPIO_OMODE_OM14	gd32f4xx/include/gd32f4xx_gpio.h	76;"	d
GPIO_OMODE_OM15	gd32f4xx/include/gd32f4xx_gpio.h	77;"	d
GPIO_OMODE_OM2	gd32f4xx/include/gd32f4xx_gpio.h	64;"	d
GPIO_OMODE_OM3	gd32f4xx/include/gd32f4xx_gpio.h	65;"	d
GPIO_OMODE_OM4	gd32f4xx/include/gd32f4xx_gpio.h	66;"	d
GPIO_OMODE_OM5	gd32f4xx/include/gd32f4xx_gpio.h	67;"	d
GPIO_OMODE_OM6	gd32f4xx/include/gd32f4xx_gpio.h	68;"	d
GPIO_OMODE_OM7	gd32f4xx/include/gd32f4xx_gpio.h	69;"	d
GPIO_OMODE_OM8	gd32f4xx/include/gd32f4xx_gpio.h	70;"	d
GPIO_OMODE_OM9	gd32f4xx/include/gd32f4xx_gpio.h	71;"	d
GPIO_OSPD	gd32f4xx/include/gd32f4xx_gpio.h	31;"	d
GPIO_OSPD_OSPD0	gd32f4xx/include/gd32f4xx_gpio.h	80;"	d
GPIO_OSPD_OSPD1	gd32f4xx/include/gd32f4xx_gpio.h	81;"	d
GPIO_OSPD_OSPD10	gd32f4xx/include/gd32f4xx_gpio.h	90;"	d
GPIO_OSPD_OSPD11	gd32f4xx/include/gd32f4xx_gpio.h	91;"	d
GPIO_OSPD_OSPD12	gd32f4xx/include/gd32f4xx_gpio.h	92;"	d
GPIO_OSPD_OSPD13	gd32f4xx/include/gd32f4xx_gpio.h	93;"	d
GPIO_OSPD_OSPD14	gd32f4xx/include/gd32f4xx_gpio.h	94;"	d
GPIO_OSPD_OSPD15	gd32f4xx/include/gd32f4xx_gpio.h	95;"	d
GPIO_OSPD_OSPD2	gd32f4xx/include/gd32f4xx_gpio.h	82;"	d
GPIO_OSPD_OSPD3	gd32f4xx/include/gd32f4xx_gpio.h	83;"	d
GPIO_OSPD_OSPD4	gd32f4xx/include/gd32f4xx_gpio.h	84;"	d
GPIO_OSPD_OSPD5	gd32f4xx/include/gd32f4xx_gpio.h	85;"	d
GPIO_OSPD_OSPD6	gd32f4xx/include/gd32f4xx_gpio.h	86;"	d
GPIO_OSPD_OSPD7	gd32f4xx/include/gd32f4xx_gpio.h	87;"	d
GPIO_OSPD_OSPD8	gd32f4xx/include/gd32f4xx_gpio.h	88;"	d
GPIO_OSPD_OSPD9	gd32f4xx/include/gd32f4xx_gpio.h	89;"	d
GPIO_OSPEED_200MHZ	gd32f4xx/include/gd32f4xx_gpio.h	322;"	d
GPIO_OSPEED_25MHZ	gd32f4xx/include/gd32f4xx_gpio.h	320;"	d
GPIO_OSPEED_2MHZ	gd32f4xx/include/gd32f4xx_gpio.h	319;"	d
GPIO_OSPEED_50MHZ	gd32f4xx/include/gd32f4xx_gpio.h	321;"	d
GPIO_OSPEED_LEVEL0	gd32f4xx/include/gd32f4xx_gpio.h	313;"	d
GPIO_OSPEED_LEVEL1	gd32f4xx/include/gd32f4xx_gpio.h	314;"	d
GPIO_OSPEED_LEVEL2	gd32f4xx/include/gd32f4xx_gpio.h	315;"	d
GPIO_OSPEED_LEVEL3	gd32f4xx/include/gd32f4xx_gpio.h	316;"	d
GPIO_OSPEED_MASK	gd32f4xx/include/gd32f4xx_gpio.h	305;"	d
GPIO_OSPEED_SET	gd32f4xx/include/gd32f4xx_gpio.h	304;"	d
GPIO_OTYPE_OD	gd32f4xx/include/gd32f4xx_gpio.h	309;"	d
GPIO_OTYPE_PP	gd32f4xx/include/gd32f4xx_gpio.h	308;"	d
GPIO_PIN_0	gd32f4xx/include/gd32f4xx_gpio.h	277;"	d
GPIO_PIN_1	gd32f4xx/include/gd32f4xx_gpio.h	278;"	d
GPIO_PIN_10	gd32f4xx/include/gd32f4xx_gpio.h	287;"	d
GPIO_PIN_11	gd32f4xx/include/gd32f4xx_gpio.h	288;"	d
GPIO_PIN_12	gd32f4xx/include/gd32f4xx_gpio.h	289;"	d
GPIO_PIN_13	gd32f4xx/include/gd32f4xx_gpio.h	290;"	d
GPIO_PIN_14	gd32f4xx/include/gd32f4xx_gpio.h	291;"	d
GPIO_PIN_15	gd32f4xx/include/gd32f4xx_gpio.h	292;"	d
GPIO_PIN_2	gd32f4xx/include/gd32f4xx_gpio.h	279;"	d
GPIO_PIN_3	gd32f4xx/include/gd32f4xx_gpio.h	280;"	d
GPIO_PIN_4	gd32f4xx/include/gd32f4xx_gpio.h	281;"	d
GPIO_PIN_5	gd32f4xx/include/gd32f4xx_gpio.h	282;"	d
GPIO_PIN_6	gd32f4xx/include/gd32f4xx_gpio.h	283;"	d
GPIO_PIN_7	gd32f4xx/include/gd32f4xx_gpio.h	284;"	d
GPIO_PIN_8	gd32f4xx/include/gd32f4xx_gpio.h	285;"	d
GPIO_PIN_9	gd32f4xx/include/gd32f4xx_gpio.h	286;"	d
GPIO_PIN_ALL	gd32f4xx/include/gd32f4xx_gpio.h	293;"	d
GPIO_PUD	gd32f4xx/include/gd32f4xx_gpio.h	32;"	d
GPIO_PUD_PUD0	gd32f4xx/include/gd32f4xx_gpio.h	98;"	d
GPIO_PUD_PUD1	gd32f4xx/include/gd32f4xx_gpio.h	99;"	d
GPIO_PUD_PUD10	gd32f4xx/include/gd32f4xx_gpio.h	108;"	d
GPIO_PUD_PUD11	gd32f4xx/include/gd32f4xx_gpio.h	109;"	d
GPIO_PUD_PUD12	gd32f4xx/include/gd32f4xx_gpio.h	110;"	d
GPIO_PUD_PUD13	gd32f4xx/include/gd32f4xx_gpio.h	111;"	d
GPIO_PUD_PUD14	gd32f4xx/include/gd32f4xx_gpio.h	112;"	d
GPIO_PUD_PUD15	gd32f4xx/include/gd32f4xx_gpio.h	113;"	d
GPIO_PUD_PUD2	gd32f4xx/include/gd32f4xx_gpio.h	100;"	d
GPIO_PUD_PUD3	gd32f4xx/include/gd32f4xx_gpio.h	101;"	d
GPIO_PUD_PUD4	gd32f4xx/include/gd32f4xx_gpio.h	102;"	d
GPIO_PUD_PUD5	gd32f4xx/include/gd32f4xx_gpio.h	103;"	d
GPIO_PUD_PUD6	gd32f4xx/include/gd32f4xx_gpio.h	104;"	d
GPIO_PUD_PUD7	gd32f4xx/include/gd32f4xx_gpio.h	105;"	d
GPIO_PUD_PUD8	gd32f4xx/include/gd32f4xx_gpio.h	106;"	d
GPIO_PUD_PUD9	gd32f4xx/include/gd32f4xx_gpio.h	107;"	d
GPIO_PUPD_MASK	gd32f4xx/include/gd32f4xx_gpio.h	301;"	d
GPIO_PUPD_NONE	gd32f4xx/include/gd32f4xx_gpio.h	272;"	d
GPIO_PUPD_PULLDOWN	gd32f4xx/include/gd32f4xx_gpio.h	274;"	d
GPIO_PUPD_PULLUP	gd32f4xx/include/gd32f4xx_gpio.h	273;"	d
GPIO_PUPD_SET	gd32f4xx/include/gd32f4xx_gpio.h	300;"	d
GPIO_TG	gd32f4xx/include/gd32f4xx_gpio.h	40;"	d
GPIO_TG_TG0	gd32f4xx/include/gd32f4xx_gpio.h	243;"	d
GPIO_TG_TG1	gd32f4xx/include/gd32f4xx_gpio.h	244;"	d
GPIO_TG_TG10	gd32f4xx/include/gd32f4xx_gpio.h	253;"	d
GPIO_TG_TG11	gd32f4xx/include/gd32f4xx_gpio.h	254;"	d
GPIO_TG_TG12	gd32f4xx/include/gd32f4xx_gpio.h	255;"	d
GPIO_TG_TG13	gd32f4xx/include/gd32f4xx_gpio.h	256;"	d
GPIO_TG_TG14	gd32f4xx/include/gd32f4xx_gpio.h	257;"	d
GPIO_TG_TG15	gd32f4xx/include/gd32f4xx_gpio.h	258;"	d
GPIO_TG_TG2	gd32f4xx/include/gd32f4xx_gpio.h	245;"	d
GPIO_TG_TG3	gd32f4xx/include/gd32f4xx_gpio.h	246;"	d
GPIO_TG_TG4	gd32f4xx/include/gd32f4xx_gpio.h	247;"	d
GPIO_TG_TG5	gd32f4xx/include/gd32f4xx_gpio.h	248;"	d
GPIO_TG_TG6	gd32f4xx/include/gd32f4xx_gpio.h	249;"	d
GPIO_TG_TG7	gd32f4xx/include/gd32f4xx_gpio.h	250;"	d
GPIO_TG_TG8	gd32f4xx/include/gd32f4xx_gpio.h	251;"	d
GPIO_TG_TG9	gd32f4xx/include/gd32f4xx_gpio.h	252;"	d
HALFDUPLEX_OPTION	gd32f4xx/include/gd32f4xx_enet.h	/^    HALFDUPLEX_OPTION               = BIT(11),                                      \/*!< configure the halfduplex related parameters *\/$/;"	e	enum:__anon39
HASHH_OPTION	gd32f4xx/include/gd32f4xx_enet.h	/^    HASHH_OPTION                    = BIT(8),                                       \/*!< configure the hash list high 32-bit related parameters *\/$/;"	e	enum:__anon39
HASHL_OPTION	gd32f4xx/include/gd32f4xx_enet.h	/^    HASHL_OPTION                    = BIT(9),                                       \/*!< configure the hash list low 32-bit related parameters *\/$/;"	e	enum:__anon39
HRFC_CMSK	gd32f4xx/include/gd32f4xx_rtc.h	392;"	d
I2C0	gd32f4xx/include/gd32f4xx_i2c.h	18;"	d
I2C1	gd32f4xx/include/gd32f4xx_i2c.h	19;"	d
I2C2	gd32f4xx/include/gd32f4xx_i2c.h	20;"	d
I2CCLK_MAX	gd32f4xx/src/gd32f4xx_i2c.c	15;"	d	file:
I2C_ACKPOS_CURRENT	gd32f4xx/include/gd32f4xx_i2c.h	165;"	d
I2C_ACKPOS_NEXT	gd32f4xx/include/gd32f4xx_i2c.h	166;"	d
I2C_ACK_DISABLE	gd32f4xx/include/gd32f4xx_i2c.h	162;"	d
I2C_ACK_ENABLE	gd32f4xx/include/gd32f4xx_i2c.h	161;"	d
I2C_ADD10SEND	gd32f4xx/include/gd32f4xx_i2c.h	215;"	d
I2C_ADDFORMAT_10BITS	gd32f4xx/include/gd32f4xx_i2c.h	242;"	d
I2C_ADDFORMAT_7BITS	gd32f4xx/include/gd32f4xx_i2c.h	241;"	d
I2C_ADDSEND	gd32f4xx/include/gd32f4xx_i2c.h	213;"	d
I2C_AERR	gd32f4xx/include/gd32f4xx_i2c.h	221;"	d
I2C_ARP_DISABLE	gd32f4xx/include/gd32f4xx_i2c.h	208;"	d
I2C_ARP_ENABLE	gd32f4xx/include/gd32f4xx_i2c.h	207;"	d
I2C_BERR	gd32f4xx/include/gd32f4xx_i2c.h	219;"	d
I2C_BTC	gd32f4xx/include/gd32f4xx_i2c.h	214;"	d
I2C_CKCFG	gd32f4xx/include/gd32f4xx_i2c.h	30;"	d
I2C_CKCFG_CLKC	gd32f4xx/include/gd32f4xx_i2c.h	101;"	d
I2C_CKCFG_DTCY	gd32f4xx/include/gd32f4xx_i2c.h	102;"	d
I2C_CKCFG_FAST	gd32f4xx/include/gd32f4xx_i2c.h	103;"	d
I2C_CTL0	gd32f4xx/include/gd32f4xx_i2c.h	23;"	d
I2C_CTL0_ACKEN	gd32f4xx/include/gd32f4xx_i2c.h	47;"	d
I2C_CTL0_ARPEN	gd32f4xx/include/gd32f4xx_i2c.h	41;"	d
I2C_CTL0_DISSTRC	gd32f4xx/include/gd32f4xx_i2c.h	44;"	d
I2C_CTL0_GCEN	gd32f4xx/include/gd32f4xx_i2c.h	43;"	d
I2C_CTL0_I2CEN	gd32f4xx/include/gd32f4xx_i2c.h	38;"	d
I2C_CTL0_PECEN	gd32f4xx/include/gd32f4xx_i2c.h	42;"	d
I2C_CTL0_PECTRANS	gd32f4xx/include/gd32f4xx_i2c.h	49;"	d
I2C_CTL0_POAP	gd32f4xx/include/gd32f4xx_i2c.h	48;"	d
I2C_CTL0_SALT	gd32f4xx/include/gd32f4xx_i2c.h	50;"	d
I2C_CTL0_SMBEN	gd32f4xx/include/gd32f4xx_i2c.h	39;"	d
I2C_CTL0_SMBSEL	gd32f4xx/include/gd32f4xx_i2c.h	40;"	d
I2C_CTL0_SRESET	gd32f4xx/include/gd32f4xx_i2c.h	51;"	d
I2C_CTL0_START	gd32f4xx/include/gd32f4xx_i2c.h	45;"	d
I2C_CTL0_STOP	gd32f4xx/include/gd32f4xx_i2c.h	46;"	d
I2C_CTL1	gd32f4xx/include/gd32f4xx_i2c.h	24;"	d
I2C_CTL1_BUFIE	gd32f4xx/include/gd32f4xx_i2c.h	57;"	d
I2C_CTL1_DMALST	gd32f4xx/include/gd32f4xx_i2c.h	59;"	d
I2C_CTL1_DMAON	gd32f4xx/include/gd32f4xx_i2c.h	58;"	d
I2C_CTL1_ERRIE	gd32f4xx/include/gd32f4xx_i2c.h	55;"	d
I2C_CTL1_EVIE	gd32f4xx/include/gd32f4xx_i2c.h	56;"	d
I2C_CTL1_I2CCLK	gd32f4xx/include/gd32f4xx_i2c.h	54;"	d
I2C_DATA	gd32f4xx/include/gd32f4xx_i2c.h	27;"	d
I2C_DATA_TRB	gd32f4xx/include/gd32f4xx_i2c.h	72;"	d
I2C_DEFSMB	gd32f4xx/include/gd32f4xx_i2c.h	230;"	d
I2C_DF_10PCLKS	gd32f4xx/include/gd32f4xx_i2c.h	/^    I2C_DF_10PCLKS,                                     \/*!< enable digital noise filter and the maximum filtered spiker's length 10 PCLK1 *\/$/;"	e	enum:__anon81
I2C_DF_11PCLKS	gd32f4xx/include/gd32f4xx_i2c.h	/^    I2C_DF_11PCLKS,                                     \/*!< enable digital noise filter and the maximum filtered spiker's length 11 PCLK1 *\/$/;"	e	enum:__anon81
I2C_DF_12PCLKS	gd32f4xx/include/gd32f4xx_i2c.h	/^    I2C_DF_12PCLKS,                                     \/*!< enable digital noise filter and the maximum filtered spiker's length 12 PCLK1 *\/$/;"	e	enum:__anon81
I2C_DF_13PCLKS	gd32f4xx/include/gd32f4xx_i2c.h	/^    I2C_DF_13PCLKS,                                     \/*!< enable digital noise filter and the maximum filtered spiker's length 13 PCLK1 *\/$/;"	e	enum:__anon81
I2C_DF_14PCLKS	gd32f4xx/include/gd32f4xx_i2c.h	/^    I2C_DF_14PCLKS,                                     \/*!< enable digital noise filter and the maximum filtered spiker's length 14 PCLK1 *\/$/;"	e	enum:__anon81
I2C_DF_15PCLKS	gd32f4xx/include/gd32f4xx_i2c.h	/^    I2C_DF_15PCLKS                                      \/*!< enable digital noise filter and the maximum filtered spiker's length 15 PCLK1 *\/$/;"	e	enum:__anon81
I2C_DF_1PCLK	gd32f4xx/include/gd32f4xx_i2c.h	/^    I2C_DF_1PCLK,                                       \/*!< enable digital noise filter and the maximum filtered spiker's length 1 PCLK1 *\/$/;"	e	enum:__anon81
I2C_DF_2PCLKS	gd32f4xx/include/gd32f4xx_i2c.h	/^    I2C_DF_2PCLKS,                                      \/*!< enable digital noise filter and the maximum filtered spiker's length 2 PCLK1 *\/$/;"	e	enum:__anon81
I2C_DF_3PCLKS	gd32f4xx/include/gd32f4xx_i2c.h	/^    I2C_DF_3PCLKS,                                      \/*!< enable digital noise filter and the maximum filtered spiker's length 3 PCLK1 *\/$/;"	e	enum:__anon81
I2C_DF_4PCLKS	gd32f4xx/include/gd32f4xx_i2c.h	/^    I2C_DF_4PCLKS,                                      \/*!< enable digital noise filter and the maximum filtered spiker's length 4 PCLK1 *\/$/;"	e	enum:__anon81
I2C_DF_5PCLKS	gd32f4xx/include/gd32f4xx_i2c.h	/^    I2C_DF_5PCLKS,                                      \/*!< enable digital noise filter and the maximum filtered spiker's length 5 PCLK1 *\/$/;"	e	enum:__anon81
I2C_DF_6PCLKS	gd32f4xx/include/gd32f4xx_i2c.h	/^    I2C_DF_6PCLKS,                                      \/*!< enable digital noise filter and the maximum filtered spiker's length 6 PCLK1 *\/$/;"	e	enum:__anon81
I2C_DF_7PCLKS	gd32f4xx/include/gd32f4xx_i2c.h	/^    I2C_DF_7PCLKS,                                      \/*!< enable digital noise filter and the maximum filtered spiker's length 7 PCLK1 *\/$/;"	e	enum:__anon81
I2C_DF_8PCLKS	gd32f4xx/include/gd32f4xx_i2c.h	/^    I2C_DF_8PCLKS,                                      \/*!< enable digital noise filter and the maximum filtered spiker's length 8 PCLK1 *\/$/;"	e	enum:__anon81
I2C_DF_9PCLKS	gd32f4xx/include/gd32f4xx_i2c.h	/^    I2C_DF_9PCLKS,                                      \/*!< enable digital noise filter and the maximum filtered spiker's length 9 PCLK1 *\/$/;"	e	enum:__anon81
I2C_DF_DISABLE	gd32f4xx/include/gd32f4xx_i2c.h	/^    I2C_DF_DISABLE,                                     \/*!< disable digital noise filter *\/$/;"	e	enum:__anon81
I2C_DMALST_OFF	gd32f4xx/include/gd32f4xx_i2c.h	190;"	d
I2C_DMALST_ON	gd32f4xx/include/gd32f4xx_i2c.h	189;"	d
I2C_DMA_OFF	gd32f4xx/include/gd32f4xx_i2c.h	187;"	d
I2C_DMA_ON	gd32f4xx/include/gd32f4xx_i2c.h	186;"	d
I2C_DTCY_16_9	gd32f4xx/include/gd32f4xx_i2c.h	237;"	d
I2C_DTCY_2	gd32f4xx/include/gd32f4xx_i2c.h	236;"	d
I2C_DUADEN_DISABLE	gd32f4xx/include/gd32f4xx_i2c.h	169;"	d
I2C_DUADEN_ENABLE	gd32f4xx/include/gd32f4xx_i2c.h	170;"	d
I2C_DUMODF	gd32f4xx/include/gd32f4xx_i2c.h	232;"	d
I2C_FCTL	gd32f4xx/include/gd32f4xx_i2c.h	32;"	d
I2C_FCTL_AFD	gd32f4xx/include/gd32f4xx_i2c.h	110;"	d
I2C_FCTL_DF	gd32f4xx/include/gd32f4xx_i2c.h	109;"	d
I2C_GCEN_DISABLE	gd32f4xx/include/gd32f4xx_i2c.h	178;"	d
I2C_GCEN_ENABLE	gd32f4xx/include/gd32f4xx_i2c.h	177;"	d
I2C_HSTSMB	gd32f4xx/include/gd32f4xx_i2c.h	231;"	d
I2C_I2CBSY	gd32f4xx/include/gd32f4xx_i2c.h	227;"	d
I2C_I2CMODE_ENABLE	gd32f4xx/include/gd32f4xx_i2c.h	150;"	d
I2C_LOSTARB	gd32f4xx/include/gd32f4xx_i2c.h	220;"	d
I2C_MASTER	gd32f4xx/include/gd32f4xx_i2c.h	226;"	d
I2C_OUERR	gd32f4xx/include/gd32f4xx_i2c.h	222;"	d
I2C_PECERR	gd32f4xx/include/gd32f4xx_i2c.h	223;"	d
I2C_PECTRANS_DISABLE	gd32f4xx/include/gd32f4xx_i2c.h	200;"	d
I2C_PECTRANS_ENABLE	gd32f4xx/include/gd32f4xx_i2c.h	199;"	d
I2C_PEC_DISABLE	gd32f4xx/include/gd32f4xx_i2c.h	196;"	d
I2C_PEC_ENABLE	gd32f4xx/include/gd32f4xx_i2c.h	195;"	d
I2C_RBNE	gd32f4xx/include/gd32f4xx_i2c.h	217;"	d
I2C_RECEIVER	gd32f4xx/include/gd32f4xx_i2c.h	158;"	d
I2C_RT	gd32f4xx/include/gd32f4xx_i2c.h	31;"	d
I2C_RT_RISETIME	gd32f4xx/include/gd32f4xx_i2c.h	106;"	d
I2C_RXGC	gd32f4xx/include/gd32f4xx_i2c.h	229;"	d
I2C_SADDR0	gd32f4xx/include/gd32f4xx_i2c.h	25;"	d
I2C_SADDR0_ADDFORMAT	gd32f4xx/include/gd32f4xx_i2c.h	65;"	d
I2C_SADDR0_ADDRESS	gd32f4xx/include/gd32f4xx_i2c.h	63;"	d
I2C_SADDR0_ADDRESS0	gd32f4xx/include/gd32f4xx_i2c.h	62;"	d
I2C_SADDR0_ADDRESS_H	gd32f4xx/include/gd32f4xx_i2c.h	64;"	d
I2C_SADDR1	gd32f4xx/include/gd32f4xx_i2c.h	26;"	d
I2C_SADDR1_ADDRESS2	gd32f4xx/include/gd32f4xx_i2c.h	69;"	d
I2C_SADDR1_DUADEN	gd32f4xx/include/gd32f4xx_i2c.h	68;"	d
I2C_SALTSEND_DISABLE	gd32f4xx/include/gd32f4xx_i2c.h	205;"	d
I2C_SALTSEND_ENABLE	gd32f4xx/include/gd32f4xx_i2c.h	204;"	d
I2C_SAMCS	gd32f4xx/include/gd32f4xx_i2c.h	33;"	d
I2C_SAMCS_RFF	gd32f4xx/include/gd32f4xx_i2c.h	123;"	d
I2C_SAMCS_RFFIE	gd32f4xx/include/gd32f4xx_i2c.h	117;"	d
I2C_SAMCS_RFR	gd32f4xx/include/gd32f4xx_i2c.h	124;"	d
I2C_SAMCS_RFRIE	gd32f4xx/include/gd32f4xx_i2c.h	118;"	d
I2C_SAMCS_RXF	gd32f4xx/include/gd32f4xx_i2c.h	120;"	d
I2C_SAMCS_SAMEN	gd32f4xx/include/gd32f4xx_i2c.h	113;"	d
I2C_SAMCS_STOEN	gd32f4xx/include/gd32f4xx_i2c.h	114;"	d
I2C_SAMCS_TFF	gd32f4xx/include/gd32f4xx_i2c.h	121;"	d
I2C_SAMCS_TFFIE	gd32f4xx/include/gd32f4xx_i2c.h	115;"	d
I2C_SAMCS_TFR	gd32f4xx/include/gd32f4xx_i2c.h	122;"	d
I2C_SAMCS_TFRIE	gd32f4xx/include/gd32f4xx_i2c.h	116;"	d
I2C_SAMCS_TXF	gd32f4xx/include/gd32f4xx_i2c.h	119;"	d
I2C_SBSEND	gd32f4xx/include/gd32f4xx_i2c.h	212;"	d
I2C_SCLSTRETCH_DISABLE	gd32f4xx/include/gd32f4xx_i2c.h	174;"	d
I2C_SCLSTRETCH_ENABLE	gd32f4xx/include/gd32f4xx_i2c.h	173;"	d
I2C_SMBALT	gd32f4xx/include/gd32f4xx_i2c.h	225;"	d
I2C_SMBTO	gd32f4xx/include/gd32f4xx_i2c.h	224;"	d
I2C_SMBUSMODE_ENABLE	gd32f4xx/include/gd32f4xx_i2c.h	151;"	d
I2C_SMBUS_DEVICE	gd32f4xx/include/gd32f4xx_i2c.h	154;"	d
I2C_SMBUS_HOST	gd32f4xx/include/gd32f4xx_i2c.h	155;"	d
I2C_SRESET_RESET	gd32f4xx/include/gd32f4xx_i2c.h	182;"	d
I2C_SRESET_SET	gd32f4xx/include/gd32f4xx_i2c.h	181;"	d
I2C_STAT0	gd32f4xx/include/gd32f4xx_i2c.h	28;"	d
I2C_STAT0_ADD10SEND	gd32f4xx/include/gd32f4xx_i2c.h	78;"	d
I2C_STAT0_ADDSEND	gd32f4xx/include/gd32f4xx_i2c.h	76;"	d
I2C_STAT0_AERR	gd32f4xx/include/gd32f4xx_i2c.h	84;"	d
I2C_STAT0_BERR	gd32f4xx/include/gd32f4xx_i2c.h	82;"	d
I2C_STAT0_BTC	gd32f4xx/include/gd32f4xx_i2c.h	77;"	d
I2C_STAT0_LOSTARB	gd32f4xx/include/gd32f4xx_i2c.h	83;"	d
I2C_STAT0_OUERR	gd32f4xx/include/gd32f4xx_i2c.h	85;"	d
I2C_STAT0_PECERR	gd32f4xx/include/gd32f4xx_i2c.h	86;"	d
I2C_STAT0_RBNE	gd32f4xx/include/gd32f4xx_i2c.h	80;"	d
I2C_STAT0_SBSEND	gd32f4xx/include/gd32f4xx_i2c.h	75;"	d
I2C_STAT0_SMBALT	gd32f4xx/include/gd32f4xx_i2c.h	88;"	d
I2C_STAT0_SMBTO	gd32f4xx/include/gd32f4xx_i2c.h	87;"	d
I2C_STAT0_STPDET	gd32f4xx/include/gd32f4xx_i2c.h	79;"	d
I2C_STAT0_TBE	gd32f4xx/include/gd32f4xx_i2c.h	81;"	d
I2C_STAT1	gd32f4xx/include/gd32f4xx_i2c.h	29;"	d
I2C_STAT1_DEFSMB	gd32f4xx/include/gd32f4xx_i2c.h	95;"	d
I2C_STAT1_DUMODF	gd32f4xx/include/gd32f4xx_i2c.h	97;"	d
I2C_STAT1_ECV	gd32f4xx/include/gd32f4xx_i2c.h	98;"	d
I2C_STAT1_HSTSMB	gd32f4xx/include/gd32f4xx_i2c.h	96;"	d
I2C_STAT1_I2CBSY	gd32f4xx/include/gd32f4xx_i2c.h	92;"	d
I2C_STAT1_MASTER	gd32f4xx/include/gd32f4xx_i2c.h	91;"	d
I2C_STAT1_RXGC	gd32f4xx/include/gd32f4xx_i2c.h	94;"	d
I2C_STAT1_TRS	gd32f4xx/include/gd32f4xx_i2c.h	93;"	d
I2C_STATE_MASK	gd32f4xx/src/gd32f4xx_i2c.c	16;"	d	file:
I2C_STPDET	gd32f4xx/include/gd32f4xx_i2c.h	216;"	d
I2C_TBE	gd32f4xx/include/gd32f4xx_i2c.h	218;"	d
I2C_TRANSMITTER	gd32f4xx/include/gd32f4xx_i2c.h	157;"	d
I2C_TRS	gd32f4xx/include/gd32f4xx_i2c.h	228;"	d
I2S1_ADD	gd32f4xx/include/gd32f4xx_spi.h	26;"	d
I2S2_ADD	gd32f4xx/include/gd32f4xx_spi.h	27;"	d
I2SCTL_DTLEN	gd32f4xx/include/gd32f4xx_spi.h	181;"	d
I2SCTL_I2SOPMOD	gd32f4xx/include/gd32f4xx_spi.h	190;"	d
I2SCTL_I2SSTD	gd32f4xx/include/gd32f4xx_spi.h	196;"	d
I2S_ADD_CRCPOLY	gd32f4xx/include/gd32f4xx_spi.h	46;"	d
I2S_ADD_CTL0	gd32f4xx/include/gd32f4xx_spi.h	42;"	d
I2S_ADD_CTL1	gd32f4xx/include/gd32f4xx_spi.h	43;"	d
I2S_ADD_DATA	gd32f4xx/include/gd32f4xx_spi.h	45;"	d
I2S_ADD_I2SCTL	gd32f4xx/include/gd32f4xx_spi.h	49;"	d
I2S_ADD_I2SPSC	gd32f4xx/include/gd32f4xx_spi.h	50;"	d
I2S_ADD_RCRC	gd32f4xx/include/gd32f4xx_spi.h	47;"	d
I2S_ADD_STAT	gd32f4xx/include/gd32f4xx_spi.h	44;"	d
I2S_ADD_TCRC	gd32f4xx/include/gd32f4xx_spi.h	48;"	d
I2S_AUDIOSAMPLE_11K	gd32f4xx/include/gd32f4xx_spi.h	172;"	d
I2S_AUDIOSAMPLE_16K	gd32f4xx/include/gd32f4xx_spi.h	173;"	d
I2S_AUDIOSAMPLE_192K	gd32f4xx/include/gd32f4xx_spi.h	179;"	d
I2S_AUDIOSAMPLE_22K	gd32f4xx/include/gd32f4xx_spi.h	174;"	d
I2S_AUDIOSAMPLE_32K	gd32f4xx/include/gd32f4xx_spi.h	175;"	d
I2S_AUDIOSAMPLE_44K	gd32f4xx/include/gd32f4xx_spi.h	176;"	d
I2S_AUDIOSAMPLE_48K	gd32f4xx/include/gd32f4xx_spi.h	177;"	d
I2S_AUDIOSAMPLE_8K	gd32f4xx/include/gd32f4xx_spi.h	171;"	d
I2S_AUDIOSAMPLE_96K	gd32f4xx/include/gd32f4xx_spi.h	178;"	d
I2S_CKPL_HIGH	gd32f4xx/include/gd32f4xx_spi.h	204;"	d
I2S_CKPL_LOW	gd32f4xx/include/gd32f4xx_spi.h	203;"	d
I2S_FLAG_CH	gd32f4xx/include/gd32f4xx_spi.h	234;"	d
I2S_FLAG_FERR	gd32f4xx/include/gd32f4xx_spi.h	238;"	d
I2S_FLAG_RBNE	gd32f4xx/include/gd32f4xx_spi.h	232;"	d
I2S_FLAG_RXORERR	gd32f4xx/include/gd32f4xx_spi.h	236;"	d
I2S_FLAG_TBE	gd32f4xx/include/gd32f4xx_spi.h	233;"	d
I2S_FLAG_TRANS	gd32f4xx/include/gd32f4xx_spi.h	237;"	d
I2S_FLAG_TXURERR	gd32f4xx/include/gd32f4xx_spi.h	235;"	d
I2S_FRAMEFORMAT_DT16B_CH16B	gd32f4xx/include/gd32f4xx_spi.h	182;"	d
I2S_FRAMEFORMAT_DT16B_CH32B	gd32f4xx/include/gd32f4xx_spi.h	183;"	d
I2S_FRAMEFORMAT_DT24B_CH32B	gd32f4xx/include/gd32f4xx_spi.h	184;"	d
I2S_FRAMEFORMAT_DT32B_CH32B	gd32f4xx/include/gd32f4xx_spi.h	185;"	d
I2S_FULL_DUPLEX_MASK	gd32f4xx/src/gd32f4xx_spi.c	17;"	d	file:
I2S_INIT_MASK	gd32f4xx/src/gd32f4xx_spi.c	16;"	d	file:
I2S_INT_TXURERR	gd32f4xx/include/gd32f4xx_spi.h	220;"	d
I2S_MCKOUT_DISABLE	gd32f4xx/include/gd32f4xx_spi.h	187;"	d
I2S_MCKOUT_ENABLE	gd32f4xx/include/gd32f4xx_spi.h	188;"	d
I2S_MODE_MASTERRX	gd32f4xx/include/gd32f4xx_spi.h	194;"	d
I2S_MODE_MASTERTX	gd32f4xx/include/gd32f4xx_spi.h	193;"	d
I2S_MODE_SLAVERX	gd32f4xx/include/gd32f4xx_spi.h	192;"	d
I2S_MODE_SLAVETX	gd32f4xx/include/gd32f4xx_spi.h	191;"	d
I2S_STD_LSB	gd32f4xx/include/gd32f4xx_spi.h	199;"	d
I2S_STD_MSB	gd32f4xx/include/gd32f4xx_spi.h	198;"	d
I2S_STD_PCMLONG	gd32f4xx/include/gd32f4xx_spi.h	201;"	d
I2S_STD_PCMSHORT	gd32f4xx/include/gd32f4xx_spi.h	200;"	d
I2S_STD_PHILLIPS	gd32f4xx/include/gd32f4xx_spi.h	197;"	d
IF_USE_EXTERNPHY_LIB	gd32f4xx/include/gd32f4xx_enet.h	18;"	d
INSERTED_CHANNEL_LENGTH_OFFSET	gd32f4xx/src/gd32f4xx_adc.c	15;"	d	file:
INSERTED_TRIGGER_MODE	gd32f4xx/src/gd32f4xx_adc.c	18;"	d	file:
INTEN_INTEN_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	99;"	d	file:
INTERFRAMEGAP_OPTION	gd32f4xx/include/gd32f4xx_enet.h	/^    INTERFRAMEGAP_OPTION            = BIT(13),                                      \/*!< configure the inter frame gap related parameters *\/$/;"	e	enum:__anon39
INT_REG_OFFSET	gd32f4xx/include/gd32f4xx_rcu.h	456;"	d
IPA	gd32f4xx/include/gd32f4xx_ipa.h	18;"	d
IPA_BG_ALPHA_MODE_0	gd32f4xx/include/gd32f4xx_ipa.h	239;"	d
IPA_BG_ALPHA_MODE_1	gd32f4xx/include/gd32f4xx_ipa.h	240;"	d
IPA_BG_ALPHA_MODE_2	gd32f4xx/include/gd32f4xx_ipa.h	241;"	d
IPA_BLMADDR	gd32f4xx/include/gd32f4xx_ipa.h	34;"	d
IPA_BLMADDR_BLMADDR	gd32f4xx/include/gd32f4xx_ipa.h	113;"	d
IPA_BLOFF	gd32f4xx/include/gd32f4xx_ipa.h	28;"	d
IPA_BLOFF_BLOFF	gd32f4xx/include/gd32f4xx_ipa.h	81;"	d
IPA_BMADDR	gd32f4xx/include/gd32f4xx_ipa.h	27;"	d
IPA_BMADDR_BMADDR	gd32f4xx/include/gd32f4xx_ipa.h	78;"	d
IPA_BPCTL	gd32f4xx/include/gd32f4xx_ipa.h	31;"	d
IPA_BPCTL_BAVCA	gd32f4xx/include/gd32f4xx_ipa.h	101;"	d
IPA_BPCTL_BCNP	gd32f4xx/include/gd32f4xx_ipa.h	100;"	d
IPA_BPCTL_BLLEN	gd32f4xx/include/gd32f4xx_ipa.h	99;"	d
IPA_BPCTL_BLPF	gd32f4xx/include/gd32f4xx_ipa.h	98;"	d
IPA_BPCTL_BPDAV	gd32f4xx/include/gd32f4xx_ipa.h	102;"	d
IPA_BPCTL_BPF	gd32f4xx/include/gd32f4xx_ipa.h	97;"	d
IPA_BPV	gd32f4xx/include/gd32f4xx_ipa.h	32;"	d
IPA_BPV_BPDBV	gd32f4xx/include/gd32f4xx_ipa.h	105;"	d
IPA_BPV_BPDGV	gd32f4xx/include/gd32f4xx_ipa.h	106;"	d
IPA_BPV_BPDRV	gd32f4xx/include/gd32f4xx_ipa.h	107;"	d
IPA_CTL	gd32f4xx/include/gd32f4xx_ipa.h	22;"	d
IPA_CTL_FTFIE	gd32f4xx/include/gd32f4xx_ipa.h	48;"	d
IPA_CTL_LACIE	gd32f4xx/include/gd32f4xx_ipa.h	50;"	d
IPA_CTL_LLFIE	gd32f4xx/include/gd32f4xx_ipa.h	51;"	d
IPA_CTL_PFCM	gd32f4xx/include/gd32f4xx_ipa.h	53;"	d
IPA_CTL_TAEIE	gd32f4xx/include/gd32f4xx_ipa.h	47;"	d
IPA_CTL_TEN	gd32f4xx/include/gd32f4xx_ipa.h	44;"	d
IPA_CTL_THU	gd32f4xx/include/gd32f4xx_ipa.h	45;"	d
IPA_CTL_TLMIE	gd32f4xx/include/gd32f4xx_ipa.h	49;"	d
IPA_CTL_TST	gd32f4xx/include/gd32f4xx_ipa.h	46;"	d
IPA_CTL_WCFIE	gd32f4xx/include/gd32f4xx_ipa.h	52;"	d
IPA_DLOFF	gd32f4xx/include/gd32f4xx_ipa.h	38;"	d
IPA_DLOFF_DLOFF	gd32f4xx/include/gd32f4xx_ipa.h	151;"	d
IPA_DMADDR	gd32f4xx/include/gd32f4xx_ipa.h	37;"	d
IPA_DMADDR_DMADDR	gd32f4xx/include/gd32f4xx_ipa.h	148;"	d
IPA_DPCTL	gd32f4xx/include/gd32f4xx_ipa.h	35;"	d
IPA_DPCTL_DPF	gd32f4xx/include/gd32f4xx_ipa.h	116;"	d
IPA_DPF_ARGB1555	gd32f4xx/include/gd32f4xx_ipa.h	/^    IPA_DPF_ARGB1555,                                         \/*!< destination pixel format ARGB1555 *\/$/;"	e	enum:__anon72
IPA_DPF_ARGB4444	gd32f4xx/include/gd32f4xx_ipa.h	/^    IPA_DPF_ARGB4444                                          \/*!< destination pixel format ARGB4444 *\/$/;"	e	enum:__anon72
IPA_DPF_ARGB8888	gd32f4xx/include/gd32f4xx_ipa.h	/^    IPA_DPF_ARGB8888,                                         \/*!< destination pixel format ARGB8888 *\/$/;"	e	enum:__anon72
IPA_DPF_RGB565	gd32f4xx/include/gd32f4xx_ipa.h	/^    IPA_DPF_RGB565,                                           \/*!< destination pixel format RGB565 *\/$/;"	e	enum:__anon72
IPA_DPF_RGB888	gd32f4xx/include/gd32f4xx_ipa.h	/^    IPA_DPF_RGB888,                                           \/*!< destination pixel format RGB888 *\/$/;"	e	enum:__anon72
IPA_DPV	gd32f4xx/include/gd32f4xx_ipa.h	36;"	d
IPA_DPV_DPDAV_0	gd32f4xx/include/gd32f4xx_ipa.h	123;"	d
IPA_DPV_DPDAV_3	gd32f4xx/include/gd32f4xx_ipa.h	139;"	d
IPA_DPV_DPDAV_4	gd32f4xx/include/gd32f4xx_ipa.h	145;"	d
IPA_DPV_DPDBV_0	gd32f4xx/include/gd32f4xx_ipa.h	120;"	d
IPA_DPV_DPDBV_1	gd32f4xx/include/gd32f4xx_ipa.h	126;"	d
IPA_DPV_DPDBV_2	gd32f4xx/include/gd32f4xx_ipa.h	131;"	d
IPA_DPV_DPDBV_3	gd32f4xx/include/gd32f4xx_ipa.h	136;"	d
IPA_DPV_DPDBV_4	gd32f4xx/include/gd32f4xx_ipa.h	142;"	d
IPA_DPV_DPDGV_0	gd32f4xx/include/gd32f4xx_ipa.h	121;"	d
IPA_DPV_DPDGV_1	gd32f4xx/include/gd32f4xx_ipa.h	127;"	d
IPA_DPV_DPDGV_2	gd32f4xx/include/gd32f4xx_ipa.h	132;"	d
IPA_DPV_DPDGV_3	gd32f4xx/include/gd32f4xx_ipa.h	137;"	d
IPA_DPV_DPDGV_4	gd32f4xx/include/gd32f4xx_ipa.h	143;"	d
IPA_DPV_DPDRV_0	gd32f4xx/include/gd32f4xx_ipa.h	122;"	d
IPA_DPV_DPDRV_1	gd32f4xx/include/gd32f4xx_ipa.h	128;"	d
IPA_DPV_DPDRV_2	gd32f4xx/include/gd32f4xx_ipa.h	133;"	d
IPA_DPV_DPDRV_3	gd32f4xx/include/gd32f4xx_ipa.h	138;"	d
IPA_DPV_DPDRV_4	gd32f4xx/include/gd32f4xx_ipa.h	144;"	d
IPA_FGBGTODE	gd32f4xx/include/gd32f4xx_ipa.h	228;"	d
IPA_FGTODE	gd32f4xx/include/gd32f4xx_ipa.h	226;"	d
IPA_FGTODE_PF_CONVERT	gd32f4xx/include/gd32f4xx_ipa.h	227;"	d
IPA_FG_ALPHA_MODE_0	gd32f4xx/include/gd32f4xx_ipa.h	233;"	d
IPA_FG_ALPHA_MODE_1	gd32f4xx/include/gd32f4xx_ipa.h	234;"	d
IPA_FG_ALPHA_MODE_2	gd32f4xx/include/gd32f4xx_ipa.h	235;"	d
IPA_FILL_UP_DE	gd32f4xx/include/gd32f4xx_ipa.h	229;"	d
IPA_FLMADDR	gd32f4xx/include/gd32f4xx_ipa.h	33;"	d
IPA_FLMADDR_FLMADDR	gd32f4xx/include/gd32f4xx_ipa.h	110;"	d
IPA_FLOFF	gd32f4xx/include/gd32f4xx_ipa.h	26;"	d
IPA_FLOFF_FLOFF	gd32f4xx/include/gd32f4xx_ipa.h	75;"	d
IPA_FMADDR	gd32f4xx/include/gd32f4xx_ipa.h	25;"	d
IPA_FMADDR_FMADDR	gd32f4xx/include/gd32f4xx_ipa.h	72;"	d
IPA_FPCTL	gd32f4xx/include/gd32f4xx_ipa.h	29;"	d
IPA_FPCTL_FAVCA	gd32f4xx/include/gd32f4xx_ipa.h	88;"	d
IPA_FPCTL_FCNP	gd32f4xx/include/gd32f4xx_ipa.h	87;"	d
IPA_FPCTL_FLLEN	gd32f4xx/include/gd32f4xx_ipa.h	86;"	d
IPA_FPCTL_FLPF	gd32f4xx/include/gd32f4xx_ipa.h	85;"	d
IPA_FPCTL_FPDAV	gd32f4xx/include/gd32f4xx_ipa.h	89;"	d
IPA_FPCTL_FPF	gd32f4xx/include/gd32f4xx_ipa.h	84;"	d
IPA_FPV	gd32f4xx/include/gd32f4xx_ipa.h	30;"	d
IPA_FPV_FPDBV	gd32f4xx/include/gd32f4xx_ipa.h	92;"	d
IPA_FPV_FPDGV	gd32f4xx/include/gd32f4xx_ipa.h	93;"	d
IPA_FPV_FPDRV	gd32f4xx/include/gd32f4xx_ipa.h	94;"	d
IPA_IMS	gd32f4xx/include/gd32f4xx_ipa.h	39;"	d
IPA_IMS_HEIGHT	gd32f4xx/include/gd32f4xx_ipa.h	154;"	d
IPA_IMS_WIDTH	gd32f4xx/include/gd32f4xx_ipa.h	155;"	d
IPA_INTC	gd32f4xx/include/gd32f4xx_ipa.h	24;"	d
IPA_INTC_FTFIFC	gd32f4xx/include/gd32f4xx_ipa.h	65;"	d
IPA_INTC_LACIFC	gd32f4xx/include/gd32f4xx_ipa.h	67;"	d
IPA_INTC_LLFIFC	gd32f4xx/include/gd32f4xx_ipa.h	68;"	d
IPA_INTC_TAEIFC	gd32f4xx/include/gd32f4xx_ipa.h	64;"	d
IPA_INTC_TLMIFC	gd32f4xx/include/gd32f4xx_ipa.h	66;"	d
IPA_INTC_WCFIFC	gd32f4xx/include/gd32f4xx_ipa.h	69;"	d
IPA_INTER_TIMER_DISABLE	gd32f4xx/include/gd32f4xx_ipa.h	221;"	d
IPA_INTER_TIMER_ENABLE	gd32f4xx/include/gd32f4xx_ipa.h	222;"	d
IPA_INTF	gd32f4xx/include/gd32f4xx_ipa.h	23;"	d
IPA_INTF_FTFIF	gd32f4xx/include/gd32f4xx_ipa.h	57;"	d
IPA_INTF_LACIF	gd32f4xx/include/gd32f4xx_ipa.h	59;"	d
IPA_INTF_LLFIF	gd32f4xx/include/gd32f4xx_ipa.h	60;"	d
IPA_INTF_TAEIF	gd32f4xx/include/gd32f4xx_ipa.h	56;"	d
IPA_INTF_TLMIF	gd32f4xx/include/gd32f4xx_ipa.h	58;"	d
IPA_INTF_WCFIF	gd32f4xx/include/gd32f4xx_ipa.h	61;"	d
IPA_ITCTL	gd32f4xx/include/gd32f4xx_ipa.h	41;"	d
IPA_ITCTL_ITEN	gd32f4xx/include/gd32f4xx_ipa.h	161;"	d
IPA_ITCTL_NCCI	gd32f4xx/include/gd32f4xx_ipa.h	162;"	d
IPA_LM	gd32f4xx/include/gd32f4xx_ipa.h	40;"	d
IPA_LM_LM	gd32f4xx/include/gd32f4xx_ipa.h	158;"	d
IPA_LUT_PF_ARGB8888	gd32f4xx/include/gd32f4xx_ipa.h	217;"	d
IPA_LUT_PF_RGB888	gd32f4xx/include/gd32f4xx_ipa.h	218;"	d
IREF	gd32f4xx/include/gd32f4xx_iref.h	18;"	d
IREF_CTL	gd32f4xx/include/gd32f4xx_iref.h	21;"	d
IREF_CTL_CPT	gd32f4xx/include/gd32f4xx_iref.h	27;"	d
IREF_CTL_CREN	gd32f4xx/include/gd32f4xx_iref.h	29;"	d
IREF_CTL_CSDT	gd32f4xx/include/gd32f4xx_iref.h	25;"	d
IREF_CTL_SCMOD	gd32f4xx/include/gd32f4xx_iref.h	26;"	d
IREF_CTL_SSEL	gd32f4xx/include/gd32f4xx_iref.h	28;"	d
IREF_CURRENT	gd32f4xx/include/gd32f4xx_iref.h	140;"	d
IREF_CUR_PRECISION_TRIM_0	gd32f4xx/include/gd32f4xx_iref.h	34;"	d
IREF_CUR_PRECISION_TRIM_1	gd32f4xx/include/gd32f4xx_iref.h	35;"	d
IREF_CUR_PRECISION_TRIM_10	gd32f4xx/include/gd32f4xx_iref.h	44;"	d
IREF_CUR_PRECISION_TRIM_11	gd32f4xx/include/gd32f4xx_iref.h	45;"	d
IREF_CUR_PRECISION_TRIM_12	gd32f4xx/include/gd32f4xx_iref.h	46;"	d
IREF_CUR_PRECISION_TRIM_13	gd32f4xx/include/gd32f4xx_iref.h	47;"	d
IREF_CUR_PRECISION_TRIM_14	gd32f4xx/include/gd32f4xx_iref.h	48;"	d
IREF_CUR_PRECISION_TRIM_15	gd32f4xx/include/gd32f4xx_iref.h	49;"	d
IREF_CUR_PRECISION_TRIM_16	gd32f4xx/include/gd32f4xx_iref.h	50;"	d
IREF_CUR_PRECISION_TRIM_17	gd32f4xx/include/gd32f4xx_iref.h	51;"	d
IREF_CUR_PRECISION_TRIM_18	gd32f4xx/include/gd32f4xx_iref.h	52;"	d
IREF_CUR_PRECISION_TRIM_19	gd32f4xx/include/gd32f4xx_iref.h	53;"	d
IREF_CUR_PRECISION_TRIM_2	gd32f4xx/include/gd32f4xx_iref.h	36;"	d
IREF_CUR_PRECISION_TRIM_20	gd32f4xx/include/gd32f4xx_iref.h	54;"	d
IREF_CUR_PRECISION_TRIM_21	gd32f4xx/include/gd32f4xx_iref.h	55;"	d
IREF_CUR_PRECISION_TRIM_22	gd32f4xx/include/gd32f4xx_iref.h	56;"	d
IREF_CUR_PRECISION_TRIM_23	gd32f4xx/include/gd32f4xx_iref.h	57;"	d
IREF_CUR_PRECISION_TRIM_24	gd32f4xx/include/gd32f4xx_iref.h	58;"	d
IREF_CUR_PRECISION_TRIM_25	gd32f4xx/include/gd32f4xx_iref.h	59;"	d
IREF_CUR_PRECISION_TRIM_26	gd32f4xx/include/gd32f4xx_iref.h	60;"	d
IREF_CUR_PRECISION_TRIM_27	gd32f4xx/include/gd32f4xx_iref.h	61;"	d
IREF_CUR_PRECISION_TRIM_28	gd32f4xx/include/gd32f4xx_iref.h	62;"	d
IREF_CUR_PRECISION_TRIM_29	gd32f4xx/include/gd32f4xx_iref.h	63;"	d
IREF_CUR_PRECISION_TRIM_3	gd32f4xx/include/gd32f4xx_iref.h	37;"	d
IREF_CUR_PRECISION_TRIM_30	gd32f4xx/include/gd32f4xx_iref.h	64;"	d
IREF_CUR_PRECISION_TRIM_31	gd32f4xx/include/gd32f4xx_iref.h	65;"	d
IREF_CUR_PRECISION_TRIM_4	gd32f4xx/include/gd32f4xx_iref.h	38;"	d
IREF_CUR_PRECISION_TRIM_5	gd32f4xx/include/gd32f4xx_iref.h	39;"	d
IREF_CUR_PRECISION_TRIM_6	gd32f4xx/include/gd32f4xx_iref.h	40;"	d
IREF_CUR_PRECISION_TRIM_7	gd32f4xx/include/gd32f4xx_iref.h	41;"	d
IREF_CUR_PRECISION_TRIM_8	gd32f4xx/include/gd32f4xx_iref.h	42;"	d
IREF_CUR_PRECISION_TRIM_9	gd32f4xx/include/gd32f4xx_iref.h	43;"	d
IREF_CUR_STEP_DATA_0	gd32f4xx/include/gd32f4xx_iref.h	69;"	d
IREF_CUR_STEP_DATA_1	gd32f4xx/include/gd32f4xx_iref.h	70;"	d
IREF_CUR_STEP_DATA_10	gd32f4xx/include/gd32f4xx_iref.h	79;"	d
IREF_CUR_STEP_DATA_11	gd32f4xx/include/gd32f4xx_iref.h	80;"	d
IREF_CUR_STEP_DATA_12	gd32f4xx/include/gd32f4xx_iref.h	81;"	d
IREF_CUR_STEP_DATA_13	gd32f4xx/include/gd32f4xx_iref.h	82;"	d
IREF_CUR_STEP_DATA_14	gd32f4xx/include/gd32f4xx_iref.h	83;"	d
IREF_CUR_STEP_DATA_15	gd32f4xx/include/gd32f4xx_iref.h	84;"	d
IREF_CUR_STEP_DATA_16	gd32f4xx/include/gd32f4xx_iref.h	85;"	d
IREF_CUR_STEP_DATA_17	gd32f4xx/include/gd32f4xx_iref.h	86;"	d
IREF_CUR_STEP_DATA_18	gd32f4xx/include/gd32f4xx_iref.h	87;"	d
IREF_CUR_STEP_DATA_19	gd32f4xx/include/gd32f4xx_iref.h	88;"	d
IREF_CUR_STEP_DATA_2	gd32f4xx/include/gd32f4xx_iref.h	71;"	d
IREF_CUR_STEP_DATA_20	gd32f4xx/include/gd32f4xx_iref.h	89;"	d
IREF_CUR_STEP_DATA_21	gd32f4xx/include/gd32f4xx_iref.h	90;"	d
IREF_CUR_STEP_DATA_22	gd32f4xx/include/gd32f4xx_iref.h	91;"	d
IREF_CUR_STEP_DATA_23	gd32f4xx/include/gd32f4xx_iref.h	92;"	d
IREF_CUR_STEP_DATA_24	gd32f4xx/include/gd32f4xx_iref.h	93;"	d
IREF_CUR_STEP_DATA_25	gd32f4xx/include/gd32f4xx_iref.h	94;"	d
IREF_CUR_STEP_DATA_26	gd32f4xx/include/gd32f4xx_iref.h	95;"	d
IREF_CUR_STEP_DATA_27	gd32f4xx/include/gd32f4xx_iref.h	96;"	d
IREF_CUR_STEP_DATA_28	gd32f4xx/include/gd32f4xx_iref.h	97;"	d
IREF_CUR_STEP_DATA_29	gd32f4xx/include/gd32f4xx_iref.h	98;"	d
IREF_CUR_STEP_DATA_3	gd32f4xx/include/gd32f4xx_iref.h	72;"	d
IREF_CUR_STEP_DATA_30	gd32f4xx/include/gd32f4xx_iref.h	99;"	d
IREF_CUR_STEP_DATA_31	gd32f4xx/include/gd32f4xx_iref.h	100;"	d
IREF_CUR_STEP_DATA_32	gd32f4xx/include/gd32f4xx_iref.h	101;"	d
IREF_CUR_STEP_DATA_33	gd32f4xx/include/gd32f4xx_iref.h	102;"	d
IREF_CUR_STEP_DATA_34	gd32f4xx/include/gd32f4xx_iref.h	103;"	d
IREF_CUR_STEP_DATA_35	gd32f4xx/include/gd32f4xx_iref.h	104;"	d
IREF_CUR_STEP_DATA_36	gd32f4xx/include/gd32f4xx_iref.h	105;"	d
IREF_CUR_STEP_DATA_37	gd32f4xx/include/gd32f4xx_iref.h	106;"	d
IREF_CUR_STEP_DATA_38	gd32f4xx/include/gd32f4xx_iref.h	107;"	d
IREF_CUR_STEP_DATA_39	gd32f4xx/include/gd32f4xx_iref.h	108;"	d
IREF_CUR_STEP_DATA_4	gd32f4xx/include/gd32f4xx_iref.h	73;"	d
IREF_CUR_STEP_DATA_40	gd32f4xx/include/gd32f4xx_iref.h	109;"	d
IREF_CUR_STEP_DATA_41	gd32f4xx/include/gd32f4xx_iref.h	110;"	d
IREF_CUR_STEP_DATA_42	gd32f4xx/include/gd32f4xx_iref.h	111;"	d
IREF_CUR_STEP_DATA_43	gd32f4xx/include/gd32f4xx_iref.h	112;"	d
IREF_CUR_STEP_DATA_44	gd32f4xx/include/gd32f4xx_iref.h	113;"	d
IREF_CUR_STEP_DATA_45	gd32f4xx/include/gd32f4xx_iref.h	114;"	d
IREF_CUR_STEP_DATA_46	gd32f4xx/include/gd32f4xx_iref.h	115;"	d
IREF_CUR_STEP_DATA_47	gd32f4xx/include/gd32f4xx_iref.h	116;"	d
IREF_CUR_STEP_DATA_48	gd32f4xx/include/gd32f4xx_iref.h	117;"	d
IREF_CUR_STEP_DATA_49	gd32f4xx/include/gd32f4xx_iref.h	118;"	d
IREF_CUR_STEP_DATA_5	gd32f4xx/include/gd32f4xx_iref.h	74;"	d
IREF_CUR_STEP_DATA_50	gd32f4xx/include/gd32f4xx_iref.h	119;"	d
IREF_CUR_STEP_DATA_51	gd32f4xx/include/gd32f4xx_iref.h	120;"	d
IREF_CUR_STEP_DATA_52	gd32f4xx/include/gd32f4xx_iref.h	121;"	d
IREF_CUR_STEP_DATA_53	gd32f4xx/include/gd32f4xx_iref.h	122;"	d
IREF_CUR_STEP_DATA_54	gd32f4xx/include/gd32f4xx_iref.h	123;"	d
IREF_CUR_STEP_DATA_55	gd32f4xx/include/gd32f4xx_iref.h	124;"	d
IREF_CUR_STEP_DATA_56	gd32f4xx/include/gd32f4xx_iref.h	125;"	d
IREF_CUR_STEP_DATA_57	gd32f4xx/include/gd32f4xx_iref.h	126;"	d
IREF_CUR_STEP_DATA_58	gd32f4xx/include/gd32f4xx_iref.h	127;"	d
IREF_CUR_STEP_DATA_59	gd32f4xx/include/gd32f4xx_iref.h	128;"	d
IREF_CUR_STEP_DATA_6	gd32f4xx/include/gd32f4xx_iref.h	75;"	d
IREF_CUR_STEP_DATA_60	gd32f4xx/include/gd32f4xx_iref.h	129;"	d
IREF_CUR_STEP_DATA_61	gd32f4xx/include/gd32f4xx_iref.h	130;"	d
IREF_CUR_STEP_DATA_62	gd32f4xx/include/gd32f4xx_iref.h	131;"	d
IREF_CUR_STEP_DATA_63	gd32f4xx/include/gd32f4xx_iref.h	132;"	d
IREF_CUR_STEP_DATA_7	gd32f4xx/include/gd32f4xx_iref.h	76;"	d
IREF_CUR_STEP_DATA_8	gd32f4xx/include/gd32f4xx_iref.h	77;"	d
IREF_CUR_STEP_DATA_9	gd32f4xx/include/gd32f4xx_iref.h	78;"	d
IREF_MODE_HIGH_CURRENT	gd32f4xx/include/gd32f4xx_iref.h	137;"	d
IREF_MODE_LOW_POWER	gd32f4xx/include/gd32f4xx_iref.h	136;"	d
IREF_SINK_CURRENT	gd32f4xx/include/gd32f4xx_iref.h	142;"	d
IREF_SOURCE_CURRENT	gd32f4xx/include/gd32f4xx_iref.h	141;"	d
IREF_STEP	gd32f4xx/include/gd32f4xx_iref.h	135;"	d
LAN8700	gd32f4xx/include/gd32f4xx_enet.h	45;"	d
LAYER0	gd32f4xx/include/gd32f4xx_tli.h	20;"	d
LAYER1	gd32f4xx/include/gd32f4xx_tli.h	21;"	d
LAYER_ACF1_PASA	gd32f4xx/include/gd32f4xx_tli.h	268;"	d
LAYER_ACF1_SA	gd32f4xx/include/gd32f4xx_tli.h	267;"	d
LAYER_ACF2_PASA	gd32f4xx/include/gd32f4xx_tli.h	273;"	d
LAYER_ACF2_SA	gd32f4xx/include/gd32f4xx_tli.h	272;"	d
LAYER_PPF_AL44	gd32f4xx/include/gd32f4xx_tli.h	/^     LAYER_PPF_AL44,                              \/*!< layerx pixel format AL44 *\/$/;"	e	enum:__anon30
LAYER_PPF_AL88	gd32f4xx/include/gd32f4xx_tli.h	/^     LAYER_PPF_AL88                               \/*!< layerx pixel format AL88 *\/$/;"	e	enum:__anon30
LAYER_PPF_ARGB1555	gd32f4xx/include/gd32f4xx_tli.h	/^     LAYER_PPF_ARGB1555,                          \/*!< layerx pixel format ARGB1555 *\/$/;"	e	enum:__anon30
LAYER_PPF_ARGB4444	gd32f4xx/include/gd32f4xx_tli.h	/^     LAYER_PPF_ARGB4444,                          \/*!< layerx pixel format ARGB4444 *\/$/;"	e	enum:__anon30
LAYER_PPF_ARGB8888	gd32f4xx/include/gd32f4xx_tli.h	/^     LAYER_PPF_ARGB8888,                          \/*!< layerx pixel format ARGB8888 *\/$/;"	e	enum:__anon30
LAYER_PPF_L8	gd32f4xx/include/gd32f4xx_tli.h	/^     LAYER_PPF_L8,                                \/*!< layerx pixel format L8 *\/$/;"	e	enum:__anon30
LAYER_PPF_RGB565	gd32f4xx/include/gd32f4xx_tli.h	/^     LAYER_PPF_RGB565,                            \/*!< layerx pixel format RGB565 *\/$/;"	e	enum:__anon30
LAYER_PPF_RGB888	gd32f4xx/include/gd32f4xx_tli.h	/^     LAYER_PPF_RGB888,                            \/*!< layerx pixel format RGB888 *\/$/;"	e	enum:__anon30
LXTAL_STARTUP_TIMEOUT	gd32f4xx/src/gd32f4xx_rcu.c	18;"	d	file:
LxBLEND_ACF1	gd32f4xx/include/gd32f4xx_tli.h	266;"	d
LxBLEND_ACF2	gd32f4xx/include/gd32f4xx_tli.h	271;"	d
MAC_ADDR0H_ADDR0H	gd32f4xx/include/gd32f4xx_enet.h	1165;"	d
MAC_ADDR123H_ADDR123H	gd32f4xx/include/gd32f4xx_enet.h	1168;"	d
MAC_CFG_BOL	gd32f4xx/include/gd32f4xx_enet.h	991;"	d
MAC_CFG_IGBS	gd32f4xx/include/gd32f4xx_enet.h	997;"	d
MAC_CFG_MASK	gd32f4xx/include/gd32f4xx_enet.h	1409;"	d
MAC_FCTH_RFA	gd32f4xx/include/gd32f4xx_enet.h	1181;"	d
MAC_FCTH_RFD	gd32f4xx/include/gd32f4xx_enet.h	1190;"	d
MAC_FCTL_MASK	gd32f4xx/include/gd32f4xx_enet.h	1410;"	d
MAC_FCTL_PLTS	gd32f4xx/include/gd32f4xx_enet.h	1100;"	d
MAC_FCTL_PTM	gd32f4xx/include/gd32f4xx_enet.h	1125;"	d
MAC_FCTL_REG_OFFSET	gd32f4xx/include/gd32f4xx_enet.h	609;"	d
MAC_FRMF_PCFRM	gd32f4xx/include/gd32f4xx_enet.h	1046;"	d
MAC_INTF_REG_OFFSET	gd32f4xx/include/gd32f4xx_enet.h	611;"	d
MAC_INTMSK_REG_OFFSET	gd32f4xx/include/gd32f4xx_enet.h	612;"	d
MAC_PHY_CTL_CLR	gd32f4xx/include/gd32f4xx_enet.h	1085;"	d
MAC_PHY_CTL_PA	gd32f4xx/include/gd32f4xx_enet.h	1094;"	d
MAC_PHY_CTL_PR	gd32f4xx/include/gd32f4xx_enet.h	1092;"	d
MAC_PHY_DATA_PD	gd32f4xx/include/gd32f4xx_enet.h	1097;"	d
MAC_VLT_VLTI	gd32f4xx/include/gd32f4xx_enet.h	1127;"	d
MAC_WUM_REG_OFFSET	gd32f4xx/include/gd32f4xx_enet.h	610;"	d
MSC_MSCCNT_REG_OFFSET	gd32f4xx/include/gd32f4xx_enet.h	619;"	d
MSC_RFAECNT_REG_OFFSET	gd32f4xx/include/gd32f4xx_enet.h	622;"	d
MSC_RFCECNT_REG_OFFSET	gd32f4xx/include/gd32f4xx_enet.h	621;"	d
MSC_RGUFCNT_REG_OFFSET	gd32f4xx/include/gd32f4xx_enet.h	623;"	d
MSC_RINTF_REG_OFFSET	gd32f4xx/include/gd32f4xx_enet.h	614;"	d
MSC_RINTMSK_REG_OFFSET	gd32f4xx/include/gd32f4xx_enet.h	616;"	d
MSC_SCCNT_REG_OFFSET	gd32f4xx/include/gd32f4xx_enet.h	618;"	d
MSC_TGFCNT_REG_OFFSET	gd32f4xx/include/gd32f4xx_enet.h	620;"	d
MSC_TINTF_REG_OFFSET	gd32f4xx/include/gd32f4xx_enet.h	615;"	d
MSC_TINTMSK_REG_OFFSET	gd32f4xx/include/gd32f4xx_enet.h	617;"	d
NPATCFG_COMHIZ_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	69;"	d	file:
NPATCFG_COMHLD_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	68;"	d	file:
NPATCFG_COMWAIT_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	67;"	d	file:
NPCTCFG_COMHIZ_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	65;"	d	file:
NPCTCFG_COMHLD_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	64;"	d	file:
NPCTCFG_COMWAIT_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	63;"	d	file:
NPCTL_ATR	gd32f4xx/include/gd32f4xx_exmc.h	423;"	d
NPCTL_CTR	gd32f4xx/include/gd32f4xx_exmc.h	442;"	d
NPCTL_ECCEN_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	61;"	d	file:
NPCTL_ECCSZ	gd32f4xx/include/gd32f4xx_exmc.h	414;"	d
NPCTL_NDW	gd32f4xx/include/gd32f4xx_exmc.h	461;"	d
NPCTL_NDWTEN_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	60;"	d	file:
NVIC_AIRCR_VECTKEY_MASK	gd32f4xx/include/gd32f4xx_misc.h	26;"	d
NVIC_PRIGROUP_PRE0_SUB4	gd32f4xx/include/gd32f4xx_misc.h	29;"	d
NVIC_PRIGROUP_PRE1_SUB3	gd32f4xx/include/gd32f4xx_misc.h	30;"	d
NVIC_PRIGROUP_PRE2_SUB2	gd32f4xx/include/gd32f4xx_misc.h	31;"	d
NVIC_PRIGROUP_PRE3_SUB1	gd32f4xx/include/gd32f4xx_misc.h	32;"	d
NVIC_PRIGROUP_PRE4_SUB0	gd32f4xx/include/gd32f4xx_misc.h	33;"	d
NVIC_VECTTAB_FLASH	gd32f4xx/include/gd32f4xx_misc.h	20;"	d
NVIC_VECTTAB_OFFSET_MASK	gd32f4xx/include/gd32f4xx_misc.h	23;"	d
NVIC_VECTTAB_RAM	gd32f4xx/include/gd32f4xx_misc.h	19;"	d
OB	gd32f4xx/include/gd32f4xx_fmc.h	18;"	d
OBCTL0_BB	gd32f4xx/include/gd32f4xx_fmc.h	141;"	d
OBCTL0_BOR_TH	gd32f4xx/include/gd32f4xx_fmc.h	134;"	d
OBCTL0_DBS	gd32f4xx/include/gd32f4xx_fmc.h	220;"	d
OBCTL0_DRP	gd32f4xx/include/gd32f4xx_fmc.h	225;"	d
OBCTL0_NRST_DPSLP	gd32f4xx/include/gd32f4xx_fmc.h	151;"	d
OBCTL0_NRST_STDBY	gd32f4xx/include/gd32f4xx_fmc.h	156;"	d
OBCTL0_NWDG_HW	gd32f4xx/include/gd32f4xx_fmc.h	146;"	d
OB_BB_DISABLE	gd32f4xx/include/gd32f4xx_fmc.h	142;"	d
OB_BB_ENABLE	gd32f4xx/include/gd32f4xx_fmc.h	143;"	d
OB_BOR_TH_OFF	gd32f4xx/include/gd32f4xx_fmc.h	138;"	d
OB_BOR_TH_VALUE1	gd32f4xx/include/gd32f4xx_fmc.h	137;"	d
OB_BOR_TH_VALUE2	gd32f4xx/include/gd32f4xx_fmc.h	136;"	d
OB_BOR_TH_VALUE3	gd32f4xx/include/gd32f4xx_fmc.h	135;"	d
OB_DBS_DISABLE	gd32f4xx/include/gd32f4xx_fmc.h	221;"	d
OB_DBS_ENABLE	gd32f4xx/include/gd32f4xx_fmc.h	222;"	d
OB_DEEPSLEEP_NRST	gd32f4xx/include/gd32f4xx_fmc.h	152;"	d
OB_DEEPSLEEP_RST	gd32f4xx/include/gd32f4xx_fmc.h	153;"	d
OB_DRP_0	gd32f4xx/include/gd32f4xx_fmc.h	193;"	d
OB_DRP_1	gd32f4xx/include/gd32f4xx_fmc.h	194;"	d
OB_DRP_10	gd32f4xx/include/gd32f4xx_fmc.h	203;"	d
OB_DRP_11	gd32f4xx/include/gd32f4xx_fmc.h	204;"	d
OB_DRP_12	gd32f4xx/include/gd32f4xx_fmc.h	205;"	d
OB_DRP_13	gd32f4xx/include/gd32f4xx_fmc.h	206;"	d
OB_DRP_14	gd32f4xx/include/gd32f4xx_fmc.h	207;"	d
OB_DRP_15	gd32f4xx/include/gd32f4xx_fmc.h	208;"	d
OB_DRP_16	gd32f4xx/include/gd32f4xx_fmc.h	209;"	d
OB_DRP_17	gd32f4xx/include/gd32f4xx_fmc.h	210;"	d
OB_DRP_18	gd32f4xx/include/gd32f4xx_fmc.h	211;"	d
OB_DRP_19	gd32f4xx/include/gd32f4xx_fmc.h	212;"	d
OB_DRP_2	gd32f4xx/include/gd32f4xx_fmc.h	195;"	d
OB_DRP_20	gd32f4xx/include/gd32f4xx_fmc.h	213;"	d
OB_DRP_21	gd32f4xx/include/gd32f4xx_fmc.h	214;"	d
OB_DRP_22	gd32f4xx/include/gd32f4xx_fmc.h	215;"	d
OB_DRP_23_30	gd32f4xx/include/gd32f4xx_fmc.h	216;"	d
OB_DRP_3	gd32f4xx/include/gd32f4xx_fmc.h	196;"	d
OB_DRP_4	gd32f4xx/include/gd32f4xx_fmc.h	197;"	d
OB_DRP_5	gd32f4xx/include/gd32f4xx_fmc.h	198;"	d
OB_DRP_6	gd32f4xx/include/gd32f4xx_fmc.h	199;"	d
OB_DRP_7	gd32f4xx/include/gd32f4xx_fmc.h	200;"	d
OB_DRP_8	gd32f4xx/include/gd32f4xx_fmc.h	201;"	d
OB_DRP_9	gd32f4xx/include/gd32f4xx_fmc.h	202;"	d
OB_DRP_ALL	gd32f4xx/include/gd32f4xx_fmc.h	217;"	d
OB_DRP_DISABLE	gd32f4xx/include/gd32f4xx_fmc.h	226;"	d
OB_DRP_ENABLE	gd32f4xx/include/gd32f4xx_fmc.h	227;"	d
OB_FWDGT_HW	gd32f4xx/include/gd32f4xx_fmc.h	148;"	d
OB_FWDGT_SW	gd32f4xx/include/gd32f4xx_fmc.h	147;"	d
OB_HWP	gd32f4xx/include/gd32f4xx_fmc.h	112;"	d
OB_LWP	gd32f4xx/include/gd32f4xx_fmc.h	111;"	d
OB_SPC	gd32f4xx/include/gd32f4xx_fmc.h	33;"	d
OB_STDBY_NRST	gd32f4xx/include/gd32f4xx_fmc.h	157;"	d
OB_STDBY_RST	gd32f4xx/include/gd32f4xx_fmc.h	158;"	d
OB_UNLOCK_KEY0	gd32f4xx/include/gd32f4xx_fmc.h	107;"	d
OB_UNLOCK_KEY1	gd32f4xx/include/gd32f4xx_fmc.h	108;"	d
OB_USER	gd32f4xx/include/gd32f4xx_fmc.h	32;"	d
OB_WP0	gd32f4xx/include/gd32f4xx_fmc.h	34;"	d
OB_WP1	gd32f4xx/include/gd32f4xx_fmc.h	31;"	d
OB_WP_0	gd32f4xx/include/gd32f4xx_fmc.h	166;"	d
OB_WP_1	gd32f4xx/include/gd32f4xx_fmc.h	167;"	d
OB_WP_10	gd32f4xx/include/gd32f4xx_fmc.h	176;"	d
OB_WP_11	gd32f4xx/include/gd32f4xx_fmc.h	177;"	d
OB_WP_12	gd32f4xx/include/gd32f4xx_fmc.h	178;"	d
OB_WP_13	gd32f4xx/include/gd32f4xx_fmc.h	179;"	d
OB_WP_14	gd32f4xx/include/gd32f4xx_fmc.h	180;"	d
OB_WP_15	gd32f4xx/include/gd32f4xx_fmc.h	181;"	d
OB_WP_16	gd32f4xx/include/gd32f4xx_fmc.h	182;"	d
OB_WP_17	gd32f4xx/include/gd32f4xx_fmc.h	183;"	d
OB_WP_18	gd32f4xx/include/gd32f4xx_fmc.h	184;"	d
OB_WP_19	gd32f4xx/include/gd32f4xx_fmc.h	185;"	d
OB_WP_2	gd32f4xx/include/gd32f4xx_fmc.h	168;"	d
OB_WP_20	gd32f4xx/include/gd32f4xx_fmc.h	186;"	d
OB_WP_21	gd32f4xx/include/gd32f4xx_fmc.h	187;"	d
OB_WP_22	gd32f4xx/include/gd32f4xx_fmc.h	188;"	d
OB_WP_23_30	gd32f4xx/include/gd32f4xx_fmc.h	189;"	d
OB_WP_3	gd32f4xx/include/gd32f4xx_fmc.h	169;"	d
OB_WP_4	gd32f4xx/include/gd32f4xx_fmc.h	170;"	d
OB_WP_5	gd32f4xx/include/gd32f4xx_fmc.h	171;"	d
OB_WP_6	gd32f4xx/include/gd32f4xx_fmc.h	172;"	d
OB_WP_7	gd32f4xx/include/gd32f4xx_fmc.h	173;"	d
OB_WP_8	gd32f4xx/include/gd32f4xx_fmc.h	174;"	d
OB_WP_9	gd32f4xx/include/gd32f4xx_fmc.h	175;"	d
OB_WP_ALL	gd32f4xx/include/gd32f4xx_fmc.h	190;"	d
OSC_STARTUP_TIMEOUT	gd32f4xx/src/gd32f4xx_rcu.c	17;"	d	file:
OSPD_OSPD	gd32f4xx/include/gd32f4xx_gpio.h	312;"	d
OVCTL_OVSR	gd32f4xx/include/gd32f4xx_adc.h	290;"	d
OVCTL_OVSS	gd32f4xx/include/gd32f4xx_adc.h	278;"	d
PHY_ADDRESS	gd32f4xx/include/gd32f4xx_enet.h	48;"	d
PHY_AUTONEGOTIATION	gd32f4xx/include/gd32f4xx_enet.h	69;"	d
PHY_AUTONEGO_COMPLETE	gd32f4xx/include/gd32f4xx_enet.h	75;"	d
PHY_CONFIGDELAY	gd32f4xx/include/gd32f4xx_enet.h	56;"	d
PHY_DUPLEX_STATUS	gd32f4xx/include/gd32f4xx_enet.h	82;"	d
PHY_DUPLEX_STATUS	gd32f4xx/include/gd32f4xx_enet.h	86;"	d
PHY_FULLDUPLEX_100M	gd32f4xx/include/gd32f4xx_enet.h	65;"	d
PHY_FULLDUPLEX_10M	gd32f4xx/include/gd32f4xx_enet.h	67;"	d
PHY_HALFDUPLEX_100M	gd32f4xx/include/gd32f4xx_enet.h	66;"	d
PHY_HALFDUPLEX_10M	gd32f4xx/include/gd32f4xx_enet.h	68;"	d
PHY_ISOLATE	gd32f4xx/include/gd32f4xx_enet.h	72;"	d
PHY_JABBER_DETECTION	gd32f4xx/include/gd32f4xx_enet.h	77;"	d
PHY_LINKED_STATUS	gd32f4xx/include/gd32f4xx_enet.h	76;"	d
PHY_LOOPBACK	gd32f4xx/include/gd32f4xx_enet.h	64;"	d
PHY_POWERDOWN	gd32f4xx/include/gd32f4xx_enet.h	71;"	d
PHY_READ_TO	gd32f4xx/include/gd32f4xx_enet.h	51;"	d
PHY_REG_BCR	gd32f4xx/include/gd32f4xx_enet.h	59;"	d
PHY_REG_BSR	gd32f4xx/include/gd32f4xx_enet.h	60;"	d
PHY_RESET	gd32f4xx/include/gd32f4xx_enet.h	63;"	d
PHY_RESETDELAY	gd32f4xx/include/gd32f4xx_enet.h	55;"	d
PHY_RESTART_AUTONEGOTIATION	gd32f4xx/include/gd32f4xx_enet.h	70;"	d
PHY_SPEED_STATUS	gd32f4xx/include/gd32f4xx_enet.h	81;"	d
PHY_SPEED_STATUS	gd32f4xx/include/gd32f4xx_enet.h	85;"	d
PHY_SR	gd32f4xx/include/gd32f4xx_enet.h	80;"	d
PHY_SR	gd32f4xx/include/gd32f4xx_enet.h	84;"	d
PHY_TYPE	gd32f4xx/include/gd32f4xx_enet.h	46;"	d
PHY_WRITE_TO	gd32f4xx/include/gd32f4xx_enet.h	52;"	d
PIOTCFG_COMHIZ_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	73;"	d	file:
PIOTCFG_COMHLD_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	72;"	d	file:
PIOTCFG_COMWAIT_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	71;"	d	file:
PLLI2S_REG_OFFSET	gd32f4xx/include/gd32f4xx_rcu.h	463;"	d
PLLSAI_REG_OFFSET	gd32f4xx/include/gd32f4xx_rcu.h	464;"	d
PLLSSCTL_REG_OFFSET	gd32f4xx/include/gd32f4xx_rcu.h	462;"	d
PLL_REG_OFFSET	gd32f4xx/include/gd32f4xx_rcu.h	460;"	d
PMU	gd32f4xx/include/gd32f4xx_pmu.h	18;"	d
PMU_BLDOON_OFF	gd32f4xx/include/gd32f4xx_pmu.h	97;"	d
PMU_BLDOON_ON	gd32f4xx/include/gd32f4xx_pmu.h	98;"	d
PMU_CS	gd32f4xx/include/gd32f4xx_pmu.h	22;"	d
PMU_CS_BLDOON	gd32f4xx/include/gd32f4xx_pmu.h	46;"	d
PMU_CS_BLDORF	gd32f4xx/include/gd32f4xx_pmu.h	44;"	d
PMU_CS_HDRF	gd32f4xx/include/gd32f4xx_pmu.h	48;"	d
PMU_CS_HDSRF	gd32f4xx/include/gd32f4xx_pmu.h	49;"	d
PMU_CS_LDOVSRF	gd32f4xx/include/gd32f4xx_pmu.h	47;"	d
PMU_CS_LDRF	gd32f4xx/include/gd32f4xx_pmu.h	50;"	d
PMU_CS_LVDF	gd32f4xx/include/gd32f4xx_pmu.h	43;"	d
PMU_CS_STBF	gd32f4xx/include/gd32f4xx_pmu.h	42;"	d
PMU_CS_WUF	gd32f4xx/include/gd32f4xx_pmu.h	41;"	d
PMU_CS_WUPEN	gd32f4xx/include/gd32f4xx_pmu.h	45;"	d
PMU_CTL	gd32f4xx/include/gd32f4xx_pmu.h	21;"	d
PMU_CTL_BKPWEN	gd32f4xx/include/gd32f4xx_pmu.h	32;"	d
PMU_CTL_HDEN	gd32f4xx/include/gd32f4xx_pmu.h	36;"	d
PMU_CTL_HDS	gd32f4xx/include/gd32f4xx_pmu.h	37;"	d
PMU_CTL_LDEN	gd32f4xx/include/gd32f4xx_pmu.h	38;"	d
PMU_CTL_LDLP	gd32f4xx/include/gd32f4xx_pmu.h	33;"	d
PMU_CTL_LDNP	gd32f4xx/include/gd32f4xx_pmu.h	34;"	d
PMU_CTL_LDOLP	gd32f4xx/include/gd32f4xx_pmu.h	26;"	d
PMU_CTL_LDOVS	gd32f4xx/include/gd32f4xx_pmu.h	35;"	d
PMU_CTL_LVDEN	gd32f4xx/include/gd32f4xx_pmu.h	30;"	d
PMU_CTL_LVDT	gd32f4xx/include/gd32f4xx_pmu.h	31;"	d
PMU_CTL_STBMOD	gd32f4xx/include/gd32f4xx_pmu.h	27;"	d
PMU_CTL_STBRST	gd32f4xx/include/gd32f4xx_pmu.h	29;"	d
PMU_CTL_WURST	gd32f4xx/include/gd32f4xx_pmu.h	28;"	d
PMU_FLAG_BLDORF	gd32f4xx/include/gd32f4xx_pmu.h	104;"	d
PMU_FLAG_HDRF	gd32f4xx/include/gd32f4xx_pmu.h	106;"	d
PMU_FLAG_HDSRF	gd32f4xx/include/gd32f4xx_pmu.h	107;"	d
PMU_FLAG_LDOVSRF	gd32f4xx/include/gd32f4xx_pmu.h	105;"	d
PMU_FLAG_LDRF	gd32f4xx/include/gd32f4xx_pmu.h	108;"	d
PMU_FLAG_LVD	gd32f4xx/include/gd32f4xx_pmu.h	103;"	d
PMU_FLAG_RESET_STANDBY	gd32f4xx/include/gd32f4xx_pmu.h	116;"	d
PMU_FLAG_RESET_WAKEUP	gd32f4xx/include/gd32f4xx_pmu.h	115;"	d
PMU_FLAG_STANDBY	gd32f4xx/include/gd32f4xx_pmu.h	102;"	d
PMU_FLAG_WAKEUP	gd32f4xx/include/gd32f4xx_pmu.h	101;"	d
PMU_HIGHDR_SWITCH_EN	gd32f4xx/include/gd32f4xx_pmu.h	78;"	d
PMU_HIGHDR_SWITCH_NONE	gd32f4xx/include/gd32f4xx_pmu.h	77;"	d
PMU_LDOVS_HIGH	gd32f4xx/include/gd32f4xx_pmu.h	68;"	d
PMU_LDOVS_LOW	gd32f4xx/include/gd32f4xx_pmu.h	66;"	d
PMU_LDOVS_MID	gd32f4xx/include/gd32f4xx_pmu.h	67;"	d
PMU_LDO_LOWPOWER	gd32f4xx/include/gd32f4xx_pmu.h	112;"	d
PMU_LDO_NORMAL	gd32f4xx/include/gd32f4xx_pmu.h	111;"	d
PMU_LDRF_LOWDRIVER	gd32f4xx/include/gd32f4xx_pmu.h	93;"	d
PMU_LDRF_NORMAL	gd32f4xx/include/gd32f4xx_pmu.h	92;"	d
PMU_LOWDRIVER_DISABLE	gd32f4xx/include/gd32f4xx_pmu.h	72;"	d
PMU_LOWDRIVER_ENABLE	gd32f4xx/include/gd32f4xx_pmu.h	73;"	d
PMU_LOWDR_LOWPWR	gd32f4xx/include/gd32f4xx_pmu.h	83;"	d
PMU_LOWDR_NORMALPWR	gd32f4xx/include/gd32f4xx_pmu.h	88;"	d
PMU_LVDT_0	gd32f4xx/include/gd32f4xx_pmu.h	55;"	d
PMU_LVDT_1	gd32f4xx/include/gd32f4xx_pmu.h	56;"	d
PMU_LVDT_2	gd32f4xx/include/gd32f4xx_pmu.h	57;"	d
PMU_LVDT_3	gd32f4xx/include/gd32f4xx_pmu.h	58;"	d
PMU_LVDT_4	gd32f4xx/include/gd32f4xx_pmu.h	59;"	d
PMU_LVDT_5	gd32f4xx/include/gd32f4xx_pmu.h	60;"	d
PMU_LVDT_6	gd32f4xx/include/gd32f4xx_pmu.h	61;"	d
PMU_LVDT_7	gd32f4xx/include/gd32f4xx_pmu.h	62;"	d
PMU_NORMALDR_LOWPWR	gd32f4xx/include/gd32f4xx_pmu.h	82;"	d
PMU_NORMALDR_NORMALPWR	gd32f4xx/include/gd32f4xx_pmu.h	87;"	d
PSC_FACTOR_A	gd32f4xx/include/gd32f4xx_rtc.h	330;"	d
PSC_FACTOR_S	gd32f4xx/include/gd32f4xx_rtc.h	327;"	d
PSC_PSC	gd32f4xx/include/gd32f4xx_fwdgt.h	42;"	d
PTP_PPSCTL_PPSOFC	gd32f4xx/include/gd32f4xx_enet.h	1231;"	d
PTP_SSINC_STMSSI	gd32f4xx/include/gd32f4xx_enet.h	1214;"	d
PTP_TSCTL_CKNT	gd32f4xx/include/gd32f4xx_enet.h	341;"	d
PTP_TSF_REG_OFFSET	gd32f4xx/include/gd32f4xx_enet.h	625;"	d
PTP_TSUL_TMSUSS	gd32f4xx/include/gd32f4xx_enet.h	1225;"	d
PUD_PUPD	gd32f4xx/include/gd32f4xx_gpio.h	271;"	d
PWRCTL_PWRCTL	gd32f4xx/include/gd32f4xx_sdio.h	209;"	d
RCU	gd32f4xx/include/gd32f4xx_rcu.h	18;"	d
RCU_ADC0	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_ADC0      = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 8U),                  \/*!< ADC0 clock *\/$/;"	e	enum:__anon54
RCU_ADC0_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_ADC0_SLP      = RCU_REGIDX_BIT(APB2SPEN_REG_OFFSET, 8U),            \/*!< ADC0 clock *\/$/;"	e	enum:__anon55
RCU_ADC1	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_ADC1      = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 9U),                  \/*!< ADC1 clock *\/$/;"	e	enum:__anon54
RCU_ADC1_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_ADC1_SLP      = RCU_REGIDX_BIT(APB2SPEN_REG_OFFSET, 9U),            \/*!< ADC1 clock *\/$/;"	e	enum:__anon55
RCU_ADC2	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_ADC2      = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 10U),                 \/*!< ADC2 clock *\/$/;"	e	enum:__anon54
RCU_ADC2_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_ADC2_SLP      = RCU_REGIDX_BIT(APB2SPEN_REG_OFFSET, 10U),           \/*!< ADC2 clock *\/$/;"	e	enum:__anon55
RCU_ADCRST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_ADCRST       = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 8U),              \/*!< ADCs all clock reset *\/$/;"	e	enum:__anon56
RCU_ADDAPB1EN	gd32f4xx/include/gd32f4xx_rcu.h	49;"	d
RCU_ADDAPB1EN_CTCEN	gd32f4xx/include/gd32f4xx_rcu.h	405;"	d
RCU_ADDAPB1EN_IREFEN	gd32f4xx/include/gd32f4xx_rcu.h	406;"	d
RCU_ADDAPB1RST	gd32f4xx/include/gd32f4xx_rcu.h	48;"	d
RCU_ADDAPB1RST_CTCRST	gd32f4xx/include/gd32f4xx_rcu.h	401;"	d
RCU_ADDAPB1RST_IREFRST	gd32f4xx/include/gd32f4xx_rcu.h	402;"	d
RCU_ADDAPB1SPEN	gd32f4xx/include/gd32f4xx_rcu.h	50;"	d
RCU_ADDAPB1SPEN_CTCSPEN	gd32f4xx/include/gd32f4xx_rcu.h	409;"	d
RCU_ADDAPB1SPEN_IREFSPEN	gd32f4xx/include/gd32f4xx_rcu.h	410;"	d
RCU_ADDCTL	gd32f4xx/include/gd32f4xx_rcu.h	46;"	d
RCU_ADDCTL_CK48MSEL	gd32f4xx/include/gd32f4xx_rcu.h	389;"	d
RCU_ADDCTL_IRC48MCAL	gd32f4xx/include/gd32f4xx_rcu.h	393;"	d
RCU_ADDCTL_IRC48MEN	gd32f4xx/include/gd32f4xx_rcu.h	391;"	d
RCU_ADDCTL_IRC48MSTB	gd32f4xx/include/gd32f4xx_rcu.h	392;"	d
RCU_ADDCTL_PLL48MSEL	gd32f4xx/include/gd32f4xx_rcu.h	390;"	d
RCU_ADDINT	gd32f4xx/include/gd32f4xx_rcu.h	47;"	d
RCU_ADDINT_IRC48MSTBIC	gd32f4xx/include/gd32f4xx_rcu.h	398;"	d
RCU_ADDINT_IRC48MSTBIE	gd32f4xx/include/gd32f4xx_rcu.h	397;"	d
RCU_ADDINT_IRC48MSTBIF	gd32f4xx/include/gd32f4xx_rcu.h	396;"	d
RCU_AHB1EN	gd32f4xx/include/gd32f4xx_rcu.h	30;"	d
RCU_AHB1EN_BKPSRAMEN	gd32f4xx/include/gd32f4xx_rcu.h	196;"	d
RCU_AHB1EN_CRCEN	gd32f4xx/include/gd32f4xx_rcu.h	195;"	d
RCU_AHB1EN_DMA0EN	gd32f4xx/include/gd32f4xx_rcu.h	198;"	d
RCU_AHB1EN_DMA1EN	gd32f4xx/include/gd32f4xx_rcu.h	199;"	d
RCU_AHB1EN_ENETEN	gd32f4xx/include/gd32f4xx_rcu.h	201;"	d
RCU_AHB1EN_ENETPTPEN	gd32f4xx/include/gd32f4xx_rcu.h	204;"	d
RCU_AHB1EN_ENETRXEN	gd32f4xx/include/gd32f4xx_rcu.h	203;"	d
RCU_AHB1EN_ENETTXEN	gd32f4xx/include/gd32f4xx_rcu.h	202;"	d
RCU_AHB1EN_IPAEN	gd32f4xx/include/gd32f4xx_rcu.h	200;"	d
RCU_AHB1EN_PAEN	gd32f4xx/include/gd32f4xx_rcu.h	186;"	d
RCU_AHB1EN_PBEN	gd32f4xx/include/gd32f4xx_rcu.h	187;"	d
RCU_AHB1EN_PCEN	gd32f4xx/include/gd32f4xx_rcu.h	188;"	d
RCU_AHB1EN_PDEN	gd32f4xx/include/gd32f4xx_rcu.h	189;"	d
RCU_AHB1EN_PEEN	gd32f4xx/include/gd32f4xx_rcu.h	190;"	d
RCU_AHB1EN_PFEN	gd32f4xx/include/gd32f4xx_rcu.h	191;"	d
RCU_AHB1EN_PGEN	gd32f4xx/include/gd32f4xx_rcu.h	192;"	d
RCU_AHB1EN_PHEN	gd32f4xx/include/gd32f4xx_rcu.h	193;"	d
RCU_AHB1EN_PIEN	gd32f4xx/include/gd32f4xx_rcu.h	194;"	d
RCU_AHB1EN_TCMSRAMEN	gd32f4xx/include/gd32f4xx_rcu.h	197;"	d
RCU_AHB1EN_USBHSEN	gd32f4xx/include/gd32f4xx_rcu.h	205;"	d
RCU_AHB1EN_USBHSULPIEN	gd32f4xx/include/gd32f4xx_rcu.h	206;"	d
RCU_AHB1RST	gd32f4xx/include/gd32f4xx_rcu.h	25;"	d
RCU_AHB1RST_CRCRST	gd32f4xx/include/gd32f4xx_rcu.h	126;"	d
RCU_AHB1RST_DMA0RST	gd32f4xx/include/gd32f4xx_rcu.h	127;"	d
RCU_AHB1RST_DMA1RST	gd32f4xx/include/gd32f4xx_rcu.h	128;"	d
RCU_AHB1RST_ENETRST	gd32f4xx/include/gd32f4xx_rcu.h	130;"	d
RCU_AHB1RST_IPARST	gd32f4xx/include/gd32f4xx_rcu.h	129;"	d
RCU_AHB1RST_PARST	gd32f4xx/include/gd32f4xx_rcu.h	117;"	d
RCU_AHB1RST_PBRST	gd32f4xx/include/gd32f4xx_rcu.h	118;"	d
RCU_AHB1RST_PCRST	gd32f4xx/include/gd32f4xx_rcu.h	119;"	d
RCU_AHB1RST_PDRST	gd32f4xx/include/gd32f4xx_rcu.h	120;"	d
RCU_AHB1RST_PERST	gd32f4xx/include/gd32f4xx_rcu.h	121;"	d
RCU_AHB1RST_PFRST	gd32f4xx/include/gd32f4xx_rcu.h	122;"	d
RCU_AHB1RST_PGRST	gd32f4xx/include/gd32f4xx_rcu.h	123;"	d
RCU_AHB1RST_PHRST	gd32f4xx/include/gd32f4xx_rcu.h	124;"	d
RCU_AHB1RST_PIRST	gd32f4xx/include/gd32f4xx_rcu.h	125;"	d
RCU_AHB1RST_USBHSRST	gd32f4xx/include/gd32f4xx_rcu.h	131;"	d
RCU_AHB1SPEN	gd32f4xx/include/gd32f4xx_rcu.h	35;"	d
RCU_AHB1SPEN_BKPSRAMSPEN	gd32f4xx/include/gd32f4xx_rcu.h	276;"	d
RCU_AHB1SPEN_CRCSPEN	gd32f4xx/include/gd32f4xx_rcu.h	272;"	d
RCU_AHB1SPEN_DMA0SPEN	gd32f4xx/include/gd32f4xx_rcu.h	278;"	d
RCU_AHB1SPEN_DMA1SPEN	gd32f4xx/include/gd32f4xx_rcu.h	279;"	d
RCU_AHB1SPEN_ENETPTPSPEN	gd32f4xx/include/gd32f4xx_rcu.h	284;"	d
RCU_AHB1SPEN_ENETRXSPEN	gd32f4xx/include/gd32f4xx_rcu.h	283;"	d
RCU_AHB1SPEN_ENETSPEN	gd32f4xx/include/gd32f4xx_rcu.h	281;"	d
RCU_AHB1SPEN_ENETTXSPEN	gd32f4xx/include/gd32f4xx_rcu.h	282;"	d
RCU_AHB1SPEN_FMCSPEN	gd32f4xx/include/gd32f4xx_rcu.h	273;"	d
RCU_AHB1SPEN_IPASPEN	gd32f4xx/include/gd32f4xx_rcu.h	280;"	d
RCU_AHB1SPEN_PASPEN	gd32f4xx/include/gd32f4xx_rcu.h	263;"	d
RCU_AHB1SPEN_PBSPEN	gd32f4xx/include/gd32f4xx_rcu.h	264;"	d
RCU_AHB1SPEN_PCSPEN	gd32f4xx/include/gd32f4xx_rcu.h	265;"	d
RCU_AHB1SPEN_PDSPEN	gd32f4xx/include/gd32f4xx_rcu.h	266;"	d
RCU_AHB1SPEN_PESPEN	gd32f4xx/include/gd32f4xx_rcu.h	267;"	d
RCU_AHB1SPEN_PFSPEN	gd32f4xx/include/gd32f4xx_rcu.h	268;"	d
RCU_AHB1SPEN_PGSPEN	gd32f4xx/include/gd32f4xx_rcu.h	269;"	d
RCU_AHB1SPEN_PHSPEN	gd32f4xx/include/gd32f4xx_rcu.h	270;"	d
RCU_AHB1SPEN_PISPEN	gd32f4xx/include/gd32f4xx_rcu.h	271;"	d
RCU_AHB1SPEN_SRAM0SPEN	gd32f4xx/include/gd32f4xx_rcu.h	274;"	d
RCU_AHB1SPEN_SRAM1SPEN	gd32f4xx/include/gd32f4xx_rcu.h	275;"	d
RCU_AHB1SPEN_SRAM2SPEN	gd32f4xx/include/gd32f4xx_rcu.h	277;"	d
RCU_AHB1SPEN_USBHSSPEN	gd32f4xx/include/gd32f4xx_rcu.h	285;"	d
RCU_AHB1SPEN_USBHSULPISPEN	gd32f4xx/include/gd32f4xx_rcu.h	286;"	d
RCU_AHB2EN	gd32f4xx/include/gd32f4xx_rcu.h	31;"	d
RCU_AHB2EN_DCIEN	gd32f4xx/include/gd32f4xx_rcu.h	209;"	d
RCU_AHB2EN_TRNGEN	gd32f4xx/include/gd32f4xx_rcu.h	210;"	d
RCU_AHB2EN_USBFSEN	gd32f4xx/include/gd32f4xx_rcu.h	211;"	d
RCU_AHB2RST	gd32f4xx/include/gd32f4xx_rcu.h	26;"	d
RCU_AHB2RST_DCIRST	gd32f4xx/include/gd32f4xx_rcu.h	134;"	d
RCU_AHB2RST_TRNGRST	gd32f4xx/include/gd32f4xx_rcu.h	135;"	d
RCU_AHB2RST_USBFSRST	gd32f4xx/include/gd32f4xx_rcu.h	136;"	d
RCU_AHB2SPEN	gd32f4xx/include/gd32f4xx_rcu.h	36;"	d
RCU_AHB2SPEN_DCISPEN	gd32f4xx/include/gd32f4xx_rcu.h	289;"	d
RCU_AHB2SPEN_TRNGSPEN	gd32f4xx/include/gd32f4xx_rcu.h	290;"	d
RCU_AHB2SPEN_USBFSSPEN	gd32f4xx/include/gd32f4xx_rcu.h	291;"	d
RCU_AHB3EN	gd32f4xx/include/gd32f4xx_rcu.h	32;"	d
RCU_AHB3EN_EXMCEN	gd32f4xx/include/gd32f4xx_rcu.h	214;"	d
RCU_AHB3RST	gd32f4xx/include/gd32f4xx_rcu.h	27;"	d
RCU_AHB3RST_EXMCRST	gd32f4xx/include/gd32f4xx_rcu.h	139;"	d
RCU_AHB3SPEN	gd32f4xx/include/gd32f4xx_rcu.h	37;"	d
RCU_AHB3SPEN_EXMCSPEN	gd32f4xx/include/gd32f4xx_rcu.h	294;"	d
RCU_AHB_CKSYS_DIV1	gd32f4xx/include/gd32f4xx_rcu.h	803;"	d
RCU_AHB_CKSYS_DIV128	gd32f4xx/include/gd32f4xx_rcu.h	809;"	d
RCU_AHB_CKSYS_DIV16	gd32f4xx/include/gd32f4xx_rcu.h	807;"	d
RCU_AHB_CKSYS_DIV2	gd32f4xx/include/gd32f4xx_rcu.h	804;"	d
RCU_AHB_CKSYS_DIV256	gd32f4xx/include/gd32f4xx_rcu.h	810;"	d
RCU_AHB_CKSYS_DIV4	gd32f4xx/include/gd32f4xx_rcu.h	805;"	d
RCU_AHB_CKSYS_DIV512	gd32f4xx/include/gd32f4xx_rcu.h	811;"	d
RCU_AHB_CKSYS_DIV64	gd32f4xx/include/gd32f4xx_rcu.h	808;"	d
RCU_AHB_CKSYS_DIV8	gd32f4xx/include/gd32f4xx_rcu.h	806;"	d
RCU_APB1EN	gd32f4xx/include/gd32f4xx_rcu.h	33;"	d
RCU_APB1EN_CAN0EN	gd32f4xx/include/gd32f4xx_rcu.h	236;"	d
RCU_APB1EN_CAN1EN	gd32f4xx/include/gd32f4xx_rcu.h	237;"	d
RCU_APB1EN_DACEN	gd32f4xx/include/gd32f4xx_rcu.h	239;"	d
RCU_APB1EN_I2C0EN	gd32f4xx/include/gd32f4xx_rcu.h	233;"	d
RCU_APB1EN_I2C1EN	gd32f4xx/include/gd32f4xx_rcu.h	234;"	d
RCU_APB1EN_I2C2EN	gd32f4xx/include/gd32f4xx_rcu.h	235;"	d
RCU_APB1EN_PMUEN	gd32f4xx/include/gd32f4xx_rcu.h	238;"	d
RCU_APB1EN_SPI1EN	gd32f4xx/include/gd32f4xx_rcu.h	227;"	d
RCU_APB1EN_SPI2EN	gd32f4xx/include/gd32f4xx_rcu.h	228;"	d
RCU_APB1EN_TIMER11EN	gd32f4xx/include/gd32f4xx_rcu.h	223;"	d
RCU_APB1EN_TIMER12EN	gd32f4xx/include/gd32f4xx_rcu.h	224;"	d
RCU_APB1EN_TIMER13EN	gd32f4xx/include/gd32f4xx_rcu.h	225;"	d
RCU_APB1EN_TIMER1EN	gd32f4xx/include/gd32f4xx_rcu.h	217;"	d
RCU_APB1EN_TIMER2EN	gd32f4xx/include/gd32f4xx_rcu.h	218;"	d
RCU_APB1EN_TIMER3EN	gd32f4xx/include/gd32f4xx_rcu.h	219;"	d
RCU_APB1EN_TIMER4EN	gd32f4xx/include/gd32f4xx_rcu.h	220;"	d
RCU_APB1EN_TIMER5EN	gd32f4xx/include/gd32f4xx_rcu.h	221;"	d
RCU_APB1EN_TIMER6EN	gd32f4xx/include/gd32f4xx_rcu.h	222;"	d
RCU_APB1EN_UART3EN	gd32f4xx/include/gd32f4xx_rcu.h	231;"	d
RCU_APB1EN_UART4EN	gd32f4xx/include/gd32f4xx_rcu.h	232;"	d
RCU_APB1EN_UART6EN	gd32f4xx/include/gd32f4xx_rcu.h	240;"	d
RCU_APB1EN_UART7EN	gd32f4xx/include/gd32f4xx_rcu.h	241;"	d
RCU_APB1EN_USART1EN	gd32f4xx/include/gd32f4xx_rcu.h	229;"	d
RCU_APB1EN_USART2EN	gd32f4xx/include/gd32f4xx_rcu.h	230;"	d
RCU_APB1EN_WWDGTEN	gd32f4xx/include/gd32f4xx_rcu.h	226;"	d
RCU_APB1RST	gd32f4xx/include/gd32f4xx_rcu.h	28;"	d
RCU_APB1RST_CAN0RST	gd32f4xx/include/gd32f4xx_rcu.h	161;"	d
RCU_APB1RST_CAN1RST	gd32f4xx/include/gd32f4xx_rcu.h	162;"	d
RCU_APB1RST_DACRST	gd32f4xx/include/gd32f4xx_rcu.h	164;"	d
RCU_APB1RST_I2C0RST	gd32f4xx/include/gd32f4xx_rcu.h	158;"	d
RCU_APB1RST_I2C1RST	gd32f4xx/include/gd32f4xx_rcu.h	159;"	d
RCU_APB1RST_I2C2RST	gd32f4xx/include/gd32f4xx_rcu.h	160;"	d
RCU_APB1RST_PMURST	gd32f4xx/include/gd32f4xx_rcu.h	163;"	d
RCU_APB1RST_SPI1RST	gd32f4xx/include/gd32f4xx_rcu.h	152;"	d
RCU_APB1RST_SPI2RST	gd32f4xx/include/gd32f4xx_rcu.h	153;"	d
RCU_APB1RST_TIMER11RST	gd32f4xx/include/gd32f4xx_rcu.h	148;"	d
RCU_APB1RST_TIMER12RST	gd32f4xx/include/gd32f4xx_rcu.h	149;"	d
RCU_APB1RST_TIMER13RST	gd32f4xx/include/gd32f4xx_rcu.h	150;"	d
RCU_APB1RST_TIMER1RST	gd32f4xx/include/gd32f4xx_rcu.h	142;"	d
RCU_APB1RST_TIMER2RST	gd32f4xx/include/gd32f4xx_rcu.h	143;"	d
RCU_APB1RST_TIMER3RST	gd32f4xx/include/gd32f4xx_rcu.h	144;"	d
RCU_APB1RST_TIMER4RST	gd32f4xx/include/gd32f4xx_rcu.h	145;"	d
RCU_APB1RST_TIMER5RST	gd32f4xx/include/gd32f4xx_rcu.h	146;"	d
RCU_APB1RST_TIMER6RST	gd32f4xx/include/gd32f4xx_rcu.h	147;"	d
RCU_APB1RST_UART3RST	gd32f4xx/include/gd32f4xx_rcu.h	156;"	d
RCU_APB1RST_UART4RST	gd32f4xx/include/gd32f4xx_rcu.h	157;"	d
RCU_APB1RST_UART6RST	gd32f4xx/include/gd32f4xx_rcu.h	165;"	d
RCU_APB1RST_UART7RST	gd32f4xx/include/gd32f4xx_rcu.h	166;"	d
RCU_APB1RST_USART1RST	gd32f4xx/include/gd32f4xx_rcu.h	154;"	d
RCU_APB1RST_USART2RST	gd32f4xx/include/gd32f4xx_rcu.h	155;"	d
RCU_APB1RST_WWDGTRST	gd32f4xx/include/gd32f4xx_rcu.h	151;"	d
RCU_APB1SPEN	gd32f4xx/include/gd32f4xx_rcu.h	38;"	d
RCU_APB1SPEN_CAN0SPEN	gd32f4xx/include/gd32f4xx_rcu.h	316;"	d
RCU_APB1SPEN_CAN1SPEN	gd32f4xx/include/gd32f4xx_rcu.h	317;"	d
RCU_APB1SPEN_DACSPEN	gd32f4xx/include/gd32f4xx_rcu.h	319;"	d
RCU_APB1SPEN_I2C0SPEN	gd32f4xx/include/gd32f4xx_rcu.h	313;"	d
RCU_APB1SPEN_I2C1SPEN	gd32f4xx/include/gd32f4xx_rcu.h	314;"	d
RCU_APB1SPEN_I2C2SPEN	gd32f4xx/include/gd32f4xx_rcu.h	315;"	d
RCU_APB1SPEN_PMUSPEN	gd32f4xx/include/gd32f4xx_rcu.h	318;"	d
RCU_APB1SPEN_SPI1SPEN	gd32f4xx/include/gd32f4xx_rcu.h	307;"	d
RCU_APB1SPEN_SPI2SPEN	gd32f4xx/include/gd32f4xx_rcu.h	308;"	d
RCU_APB1SPEN_TIMER11SPEN	gd32f4xx/include/gd32f4xx_rcu.h	303;"	d
RCU_APB1SPEN_TIMER12SPEN	gd32f4xx/include/gd32f4xx_rcu.h	304;"	d
RCU_APB1SPEN_TIMER13SPEN	gd32f4xx/include/gd32f4xx_rcu.h	305;"	d
RCU_APB1SPEN_TIMER1SPEN	gd32f4xx/include/gd32f4xx_rcu.h	297;"	d
RCU_APB1SPEN_TIMER2SPEN	gd32f4xx/include/gd32f4xx_rcu.h	298;"	d
RCU_APB1SPEN_TIMER3SPEN	gd32f4xx/include/gd32f4xx_rcu.h	299;"	d
RCU_APB1SPEN_TIMER4SPEN	gd32f4xx/include/gd32f4xx_rcu.h	300;"	d
RCU_APB1SPEN_TIMER5SPEN	gd32f4xx/include/gd32f4xx_rcu.h	301;"	d
RCU_APB1SPEN_TIMER6SPEN	gd32f4xx/include/gd32f4xx_rcu.h	302;"	d
RCU_APB1SPEN_UART3SPEN	gd32f4xx/include/gd32f4xx_rcu.h	311;"	d
RCU_APB1SPEN_UART4SPEN	gd32f4xx/include/gd32f4xx_rcu.h	312;"	d
RCU_APB1SPEN_UART6SPEN	gd32f4xx/include/gd32f4xx_rcu.h	320;"	d
RCU_APB1SPEN_UART7SPEN	gd32f4xx/include/gd32f4xx_rcu.h	321;"	d
RCU_APB1SPEN_USART1SPEN	gd32f4xx/include/gd32f4xx_rcu.h	309;"	d
RCU_APB1SPEN_USART2SPEN	gd32f4xx/include/gd32f4xx_rcu.h	310;"	d
RCU_APB1SPEN_WWDGTSPEN	gd32f4xx/include/gd32f4xx_rcu.h	306;"	d
RCU_APB1_CKAHB_DIV1	gd32f4xx/include/gd32f4xx_rcu.h	815;"	d
RCU_APB1_CKAHB_DIV16	gd32f4xx/include/gd32f4xx_rcu.h	819;"	d
RCU_APB1_CKAHB_DIV2	gd32f4xx/include/gd32f4xx_rcu.h	816;"	d
RCU_APB1_CKAHB_DIV4	gd32f4xx/include/gd32f4xx_rcu.h	817;"	d
RCU_APB1_CKAHB_DIV8	gd32f4xx/include/gd32f4xx_rcu.h	818;"	d
RCU_APB2EN	gd32f4xx/include/gd32f4xx_rcu.h	34;"	d
RCU_APB2EN_ADC0EN	gd32f4xx/include/gd32f4xx_rcu.h	248;"	d
RCU_APB2EN_ADC1EN	gd32f4xx/include/gd32f4xx_rcu.h	249;"	d
RCU_APB2EN_ADC2EN	gd32f4xx/include/gd32f4xx_rcu.h	250;"	d
RCU_APB2EN_SDIOEN	gd32f4xx/include/gd32f4xx_rcu.h	251;"	d
RCU_APB2EN_SPI0EN	gd32f4xx/include/gd32f4xx_rcu.h	252;"	d
RCU_APB2EN_SPI3EN	gd32f4xx/include/gd32f4xx_rcu.h	253;"	d
RCU_APB2EN_SPI4EN	gd32f4xx/include/gd32f4xx_rcu.h	258;"	d
RCU_APB2EN_SPI5EN	gd32f4xx/include/gd32f4xx_rcu.h	259;"	d
RCU_APB2EN_SYSCFGEN	gd32f4xx/include/gd32f4xx_rcu.h	254;"	d
RCU_APB2EN_TIMER0EN	gd32f4xx/include/gd32f4xx_rcu.h	244;"	d
RCU_APB2EN_TIMER10EN	gd32f4xx/include/gd32f4xx_rcu.h	257;"	d
RCU_APB2EN_TIMER7EN	gd32f4xx/include/gd32f4xx_rcu.h	245;"	d
RCU_APB2EN_TIMER8EN	gd32f4xx/include/gd32f4xx_rcu.h	255;"	d
RCU_APB2EN_TIMER9EN	gd32f4xx/include/gd32f4xx_rcu.h	256;"	d
RCU_APB2EN_TLIEN	gd32f4xx/include/gd32f4xx_rcu.h	260;"	d
RCU_APB2EN_USART0EN	gd32f4xx/include/gd32f4xx_rcu.h	246;"	d
RCU_APB2EN_USART5EN	gd32f4xx/include/gd32f4xx_rcu.h	247;"	d
RCU_APB2RST	gd32f4xx/include/gd32f4xx_rcu.h	29;"	d
RCU_APB2RST_ADCRST	gd32f4xx/include/gd32f4xx_rcu.h	173;"	d
RCU_APB2RST_SDIORST	gd32f4xx/include/gd32f4xx_rcu.h	174;"	d
RCU_APB2RST_SPI0RST	gd32f4xx/include/gd32f4xx_rcu.h	175;"	d
RCU_APB2RST_SPI3RST	gd32f4xx/include/gd32f4xx_rcu.h	176;"	d
RCU_APB2RST_SPI4RST	gd32f4xx/include/gd32f4xx_rcu.h	181;"	d
RCU_APB2RST_SPI5RST	gd32f4xx/include/gd32f4xx_rcu.h	182;"	d
RCU_APB2RST_SYSCFGRST	gd32f4xx/include/gd32f4xx_rcu.h	177;"	d
RCU_APB2RST_TIMER0RST	gd32f4xx/include/gd32f4xx_rcu.h	169;"	d
RCU_APB2RST_TIMER10RST	gd32f4xx/include/gd32f4xx_rcu.h	180;"	d
RCU_APB2RST_TIMER7RST	gd32f4xx/include/gd32f4xx_rcu.h	170;"	d
RCU_APB2RST_TIMER8RST	gd32f4xx/include/gd32f4xx_rcu.h	178;"	d
RCU_APB2RST_TIMER9RST	gd32f4xx/include/gd32f4xx_rcu.h	179;"	d
RCU_APB2RST_TLIRST	gd32f4xx/include/gd32f4xx_rcu.h	183;"	d
RCU_APB2RST_USART0RST	gd32f4xx/include/gd32f4xx_rcu.h	171;"	d
RCU_APB2RST_USART5RST	gd32f4xx/include/gd32f4xx_rcu.h	172;"	d
RCU_APB2SPEN	gd32f4xx/include/gd32f4xx_rcu.h	39;"	d
RCU_APB2SPEN_ADC0SPEN	gd32f4xx/include/gd32f4xx_rcu.h	328;"	d
RCU_APB2SPEN_ADC1SPEN	gd32f4xx/include/gd32f4xx_rcu.h	329;"	d
RCU_APB2SPEN_ADC2SPEN	gd32f4xx/include/gd32f4xx_rcu.h	330;"	d
RCU_APB2SPEN_SDIOSPEN	gd32f4xx/include/gd32f4xx_rcu.h	331;"	d
RCU_APB2SPEN_SPI0SPEN	gd32f4xx/include/gd32f4xx_rcu.h	332;"	d
RCU_APB2SPEN_SPI3SPEN	gd32f4xx/include/gd32f4xx_rcu.h	333;"	d
RCU_APB2SPEN_SPI4SPEN	gd32f4xx/include/gd32f4xx_rcu.h	338;"	d
RCU_APB2SPEN_SPI5SPEN	gd32f4xx/include/gd32f4xx_rcu.h	339;"	d
RCU_APB2SPEN_SYSCFGSPEN	gd32f4xx/include/gd32f4xx_rcu.h	334;"	d
RCU_APB2SPEN_TIMER0SPEN	gd32f4xx/include/gd32f4xx_rcu.h	324;"	d
RCU_APB2SPEN_TIMER10SPEN	gd32f4xx/include/gd32f4xx_rcu.h	337;"	d
RCU_APB2SPEN_TIMER7SPEN	gd32f4xx/include/gd32f4xx_rcu.h	325;"	d
RCU_APB2SPEN_TIMER8SPEN	gd32f4xx/include/gd32f4xx_rcu.h	335;"	d
RCU_APB2SPEN_TIMER9SPEN	gd32f4xx/include/gd32f4xx_rcu.h	336;"	d
RCU_APB2SPEN_TLISPEN	gd32f4xx/include/gd32f4xx_rcu.h	340;"	d
RCU_APB2SPEN_USART0SPEN	gd32f4xx/include/gd32f4xx_rcu.h	326;"	d
RCU_APB2SPEN_USART5SPEN	gd32f4xx/include/gd32f4xx_rcu.h	327;"	d
RCU_APB2_CKAHB_DIV1	gd32f4xx/include/gd32f4xx_rcu.h	823;"	d
RCU_APB2_CKAHB_DIV16	gd32f4xx/include/gd32f4xx_rcu.h	827;"	d
RCU_APB2_CKAHB_DIV2	gd32f4xx/include/gd32f4xx_rcu.h	824;"	d
RCU_APB2_CKAHB_DIV4	gd32f4xx/include/gd32f4xx_rcu.h	825;"	d
RCU_APB2_CKAHB_DIV8	gd32f4xx/include/gd32f4xx_rcu.h	826;"	d
RCU_BDCTL	gd32f4xx/include/gd32f4xx_rcu.h	40;"	d
RCU_BDCTL_BKPRST	gd32f4xx/include/gd32f4xx_rcu.h	349;"	d
RCU_BDCTL_LXTALBPS	gd32f4xx/include/gd32f4xx_rcu.h	345;"	d
RCU_BDCTL_LXTALDRI	gd32f4xx/include/gd32f4xx_rcu.h	346;"	d
RCU_BDCTL_LXTALEN	gd32f4xx/include/gd32f4xx_rcu.h	343;"	d
RCU_BDCTL_LXTALSTB	gd32f4xx/include/gd32f4xx_rcu.h	344;"	d
RCU_BDCTL_RTCEN	gd32f4xx/include/gd32f4xx_rcu.h	348;"	d
RCU_BDCTL_RTCSRC	gd32f4xx/include/gd32f4xx_rcu.h	347;"	d
RCU_BIT_POS	gd32f4xx/include/gd32f4xx_rcu.h	422;"	d
RCU_BKPSRAM	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_BKPSRAM   = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 18U),                 \/*!< BKPSRAM clock *\/$/;"	e	enum:__anon54
RCU_BKPSRAM_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_BKPSRAM_SLP   = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 18U),           \/*!< BKPSRAM clock *\/$/;"	e	enum:__anon55
RCU_CAN0	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_CAN0      = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 25U),                 \/*!< CAN0 clock *\/$/;"	e	enum:__anon54
RCU_CAN0RST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_CAN0RST      = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 25U),             \/*!< CAN0 clock reset *\/$/;"	e	enum:__anon56
RCU_CAN0_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_CAN0_SLP      = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 25U),           \/*!< CAN0 clock *\/$/;"	e	enum:__anon55
RCU_CAN1	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_CAN1      = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 26U),                 \/*!< CAN1 clock *\/$/;"	e	enum:__anon54
RCU_CAN1RST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_CAN1RST      = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 26U),             \/*!< CAN1 clock reset *\/$/;"	e	enum:__anon56
RCU_CAN1_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_CAN1_SLP      = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 26U),           \/*!< CAN1 clock *\/$/;"	e	enum:__anon55
RCU_CFG0	gd32f4xx/include/gd32f4xx_rcu.h	23;"	d
RCU_CFG0_AHBPSC	gd32f4xx/include/gd32f4xx_rcu.h	81;"	d
RCU_CFG0_APB1PSC	gd32f4xx/include/gd32f4xx_rcu.h	82;"	d
RCU_CFG0_APB2PSC	gd32f4xx/include/gd32f4xx_rcu.h	83;"	d
RCU_CFG0_CKOUT0DIV	gd32f4xx/include/gd32f4xx_rcu.h	87;"	d
RCU_CFG0_CKOUT0SEL	gd32f4xx/include/gd32f4xx_rcu.h	85;"	d
RCU_CFG0_CKOUT1DIV	gd32f4xx/include/gd32f4xx_rcu.h	88;"	d
RCU_CFG0_CKOUT1SEL	gd32f4xx/include/gd32f4xx_rcu.h	89;"	d
RCU_CFG0_I2SSEL	gd32f4xx/include/gd32f4xx_rcu.h	86;"	d
RCU_CFG0_RTCDIV	gd32f4xx/include/gd32f4xx_rcu.h	84;"	d
RCU_CFG0_SCS	gd32f4xx/include/gd32f4xx_rcu.h	79;"	d
RCU_CFG0_SCSS	gd32f4xx/include/gd32f4xx_rcu.h	80;"	d
RCU_CFG1	gd32f4xx/include/gd32f4xx_rcu.h	45;"	d
RCU_CFG1_PLLSAIRDIV	gd32f4xx/include/gd32f4xx_rcu.h	385;"	d
RCU_CFG1_TIMERSEL	gd32f4xx/include/gd32f4xx_rcu.h	386;"	d
RCU_CK48MSRC_IRC48M	gd32f4xx/include/gd32f4xx_rcu.h	1038;"	d
RCU_CK48MSRC_PLL48M	gd32f4xx/include/gd32f4xx_rcu.h	1037;"	d
RCU_CKOUT0SRC_HXTAL	gd32f4xx/include/gd32f4xx_rcu.h	867;"	d
RCU_CKOUT0SRC_IRC16M	gd32f4xx/include/gd32f4xx_rcu.h	865;"	d
RCU_CKOUT0SRC_LXTAL	gd32f4xx/include/gd32f4xx_rcu.h	866;"	d
RCU_CKOUT0SRC_PLLP	gd32f4xx/include/gd32f4xx_rcu.h	868;"	d
RCU_CKOUT0_DIV1	gd32f4xx/include/gd32f4xx_rcu.h	876;"	d
RCU_CKOUT0_DIV2	gd32f4xx/include/gd32f4xx_rcu.h	877;"	d
RCU_CKOUT0_DIV3	gd32f4xx/include/gd32f4xx_rcu.h	878;"	d
RCU_CKOUT0_DIV4	gd32f4xx/include/gd32f4xx_rcu.h	879;"	d
RCU_CKOUT0_DIV5	gd32f4xx/include/gd32f4xx_rcu.h	880;"	d
RCU_CKOUT1SRC_HXTAL	gd32f4xx/include/gd32f4xx_rcu.h	894;"	d
RCU_CKOUT1SRC_PLLI2SR	gd32f4xx/include/gd32f4xx_rcu.h	893;"	d
RCU_CKOUT1SRC_PLLP	gd32f4xx/include/gd32f4xx_rcu.h	895;"	d
RCU_CKOUT1SRC_SYSTEMCLOCK	gd32f4xx/include/gd32f4xx_rcu.h	892;"	d
RCU_CKOUT1_DIV1	gd32f4xx/include/gd32f4xx_rcu.h	884;"	d
RCU_CKOUT1_DIV2	gd32f4xx/include/gd32f4xx_rcu.h	885;"	d
RCU_CKOUT1_DIV3	gd32f4xx/include/gd32f4xx_rcu.h	886;"	d
RCU_CKOUT1_DIV4	gd32f4xx/include/gd32f4xx_rcu.h	887;"	d
RCU_CKOUT1_DIV5	gd32f4xx/include/gd32f4xx_rcu.h	888;"	d
RCU_CKSYSSRC_HXTAL	gd32f4xx/include/gd32f4xx_rcu.h	792;"	d
RCU_CKSYSSRC_IRC16M	gd32f4xx/include/gd32f4xx_rcu.h	791;"	d
RCU_CKSYSSRC_PLLP	gd32f4xx/include/gd32f4xx_rcu.h	793;"	d
RCU_CRC	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_CRC       = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 12U),                 \/*!< CRC clock *\/$/;"	e	enum:__anon54
RCU_CRCRST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_CRCRST       = RCU_REGIDX_BIT(AHB1RST_REG_OFFSET, 12U),             \/*!< CRC clock reset *\/$/;"	e	enum:__anon56
RCU_CRC_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_CRC_SLP       = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 12U),           \/*!< CRC clock *\/$/;"	e	enum:__anon55
RCU_CTC	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_CTC       = RCU_REGIDX_BIT(ADD_APB1EN_REG_OFFSET, 27U),             \/*!< CTC clock *\/$/;"	e	enum:__anon54
RCU_CTCRST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_CTCRST       = RCU_REGIDX_BIT(ADD_APB1RST_REG_OFFSET, 27U),         \/*!< CTC clock reset *\/$/;"	e	enum:__anon56
RCU_CTC_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_CTC_SLP       = RCU_REGIDX_BIT(ADD_APB1SPEN_REG_OFFSET, 27U),       \/*!< CTC clock *\/$/;"	e	enum:__anon55
RCU_CTL	gd32f4xx/include/gd32f4xx_rcu.h	21;"	d
RCU_CTL_CKMEN	gd32f4xx/include/gd32f4xx_rcu.h	63;"	d
RCU_CTL_HXTALBPS	gd32f4xx/include/gd32f4xx_rcu.h	62;"	d
RCU_CTL_HXTALEN	gd32f4xx/include/gd32f4xx_rcu.h	60;"	d
RCU_CTL_HXTALSTB	gd32f4xx/include/gd32f4xx_rcu.h	61;"	d
RCU_CTL_IRC16MADJ	gd32f4xx/include/gd32f4xx_rcu.h	58;"	d
RCU_CTL_IRC16MCALIB	gd32f4xx/include/gd32f4xx_rcu.h	59;"	d
RCU_CTL_IRC16MEN	gd32f4xx/include/gd32f4xx_rcu.h	56;"	d
RCU_CTL_IRC16MSTB	gd32f4xx/include/gd32f4xx_rcu.h	57;"	d
RCU_CTL_PLLEN	gd32f4xx/include/gd32f4xx_rcu.h	64;"	d
RCU_CTL_PLLI2SEN	gd32f4xx/include/gd32f4xx_rcu.h	66;"	d
RCU_CTL_PLLI2STB	gd32f4xx/include/gd32f4xx_rcu.h	67;"	d
RCU_CTL_PLLSAIEN	gd32f4xx/include/gd32f4xx_rcu.h	68;"	d
RCU_CTL_PLLSAISTB	gd32f4xx/include/gd32f4xx_rcu.h	69;"	d
RCU_CTL_PLLSTB	gd32f4xx/include/gd32f4xx_rcu.h	65;"	d
RCU_DAC	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_DAC       = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 29U),                 \/*!< DAC clock *\/$/;"	e	enum:__anon54
RCU_DACRST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_DACRST       = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 29U),             \/*!< DAC clock reset *\/$/;"	e	enum:__anon56
RCU_DAC_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_DAC_SLP       = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 29U),           \/*!< DAC clock *\/$/;"	e	enum:__anon55
RCU_DCI	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_DCI       = RCU_REGIDX_BIT(AHB2EN_REG_OFFSET, 0U),                  \/*!< DCI clock *\/$/;"	e	enum:__anon54
RCU_DCIRST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_DCIRST       = RCU_REGIDX_BIT(AHB2RST_REG_OFFSET, 0U),              \/*!< DCI clock reset *\/$/;"	e	enum:__anon56
RCU_DCI_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_DCI_SLP       = RCU_REGIDX_BIT(AHB2SPEN_REG_OFFSET, 0U),            \/*!< DCI clock *\/$/;"	e	enum:__anon55
RCU_DEEPSLEEP_V_0_9	gd32f4xx/include/gd32f4xx_rcu.h	1049;"	d
RCU_DEEPSLEEP_V_1_0	gd32f4xx/include/gd32f4xx_rcu.h	1048;"	d
RCU_DEEPSLEEP_V_1_1	gd32f4xx/include/gd32f4xx_rcu.h	1047;"	d
RCU_DEEPSLEEP_V_1_2	gd32f4xx/include/gd32f4xx_rcu.h	1046;"	d
RCU_DMA0	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_DMA0      = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 21U),                 \/*!< DMA0 clock *\/$/;"	e	enum:__anon54
RCU_DMA0RST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_DMA0RST      = RCU_REGIDX_BIT(AHB1RST_REG_OFFSET, 21U),             \/*!< DMA0 clock reset *\/$/;"	e	enum:__anon56
RCU_DMA0_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_DMA0_SLP      = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 21U),           \/*!< DMA0 clock *\/$/;"	e	enum:__anon55
RCU_DMA1	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_DMA1      = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 22U),                 \/*!< DMA1 clock *\/$/;"	e	enum:__anon54
RCU_DMA1RST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_DMA1RST      = RCU_REGIDX_BIT(AHB1RST_REG_OFFSET, 22U),             \/*!< DMA1 clock reset *\/$/;"	e	enum:__anon56
RCU_DMA1_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_DMA1_SLP      = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 22U),           \/*!< DMA1 clock *\/$/;"	e	enum:__anon55
RCU_DSV	gd32f4xx/include/gd32f4xx_rcu.h	52;"	d
RCU_DSV_DSLPVS	gd32f4xx/include/gd32f4xx_rcu.h	416;"	d
RCU_ENET	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_ENET      = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 25U),                 \/*!< ENET clock *\/$/;"	e	enum:__anon54
RCU_ENETPTP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_ENETPTP   = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 28U),                 \/*!< ENETPTP clock *\/$/;"	e	enum:__anon54
RCU_ENETPTP_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_ENETPTP_SLP   = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 28U),           \/*!< ENETPTP clock *\/$/;"	e	enum:__anon55
RCU_ENETRST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_ENETRST      = RCU_REGIDX_BIT(AHB1RST_REG_OFFSET, 25U),             \/*!< ENET clock reset *\/   $/;"	e	enum:__anon56
RCU_ENETRX	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_ENETRX    = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 27U),                 \/*!< ENETRX clock *\/$/;"	e	enum:__anon54
RCU_ENETRX_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_ENETRX_SLP    = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 27U),           \/*!< ENETRX clock *\/$/;"	e	enum:__anon55
RCU_ENETTX	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_ENETTX    = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 26U),                 \/*!< ENETTX clock *\/$/;"	e	enum:__anon54
RCU_ENETTX_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_ENETTX_SLP    = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 26U),           \/*!< ENETTX clock *\/$/;"	e	enum:__anon55
RCU_ENET_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_ENET_SLP      = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 25U),           \/*!< ENET clock *\/$/;"	e	enum:__anon55
RCU_EXMC	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_EXMC      = RCU_REGIDX_BIT(AHB3EN_REG_OFFSET, 0U),                  \/*!< EXMC clock *\/$/;"	e	enum:__anon54
RCU_EXMCRST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_EXMCRST      = RCU_REGIDX_BIT(AHB3RST_REG_OFFSET, 0U),              \/*!< EXMC clock reset *\/$/;"	e	enum:__anon56
RCU_EXMC_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_EXMC_SLP      = RCU_REGIDX_BIT(AHB3SPEN_REG_OFFSET, 0U),            \/*!< EXMC clock *\/$/;"	e	enum:__anon55
RCU_FLAG_BORRST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_FLAG_BORRST        = RCU_REGIDX_BIT(RSTSCK_REG_OFFSET, 25U),        \/*!< BOR reset flags *\/$/;"	e	enum:__anon57
RCU_FLAG_EPRST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_FLAG_EPRST         = RCU_REGIDX_BIT(RSTSCK_REG_OFFSET, 26U),        \/*!< External PIN reset flags *\/$/;"	e	enum:__anon57
RCU_FLAG_FWDGTRST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_FLAG_FWDGTRST      = RCU_REGIDX_BIT(RSTSCK_REG_OFFSET, 29U),        \/*!< FWDGT reset flags *\/$/;"	e	enum:__anon57
RCU_FLAG_HXTALSTB	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_FLAG_HXTALSTB      = RCU_REGIDX_BIT(CTL_REG_OFFSET, 17U),           \/*!< HXTAL stabilization flags *\/$/;"	e	enum:__anon57
RCU_FLAG_IRC16MSTB	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_FLAG_IRC16MSTB     = RCU_REGIDX_BIT(CTL_REG_OFFSET, 1U),            \/*!< IRC16M stabilization flags *\/$/;"	e	enum:__anon57
RCU_FLAG_IRC32KSTB	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_FLAG_IRC32KSTB     = RCU_REGIDX_BIT(RSTSCK_REG_OFFSET, 1U),         \/*!< IRC32K stabilization flags *\/$/;"	e	enum:__anon57
RCU_FLAG_IRC48MSTB	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_FLAG_IRC48MSTB     = RCU_REGIDX_BIT(ADDCTL_REG_OFFSET, 17U),        \/*!< IRC48M stabilization flags *\/$/;"	e	enum:__anon57
RCU_FLAG_LPRST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_FLAG_LPRST         = RCU_REGIDX_BIT(RSTSCK_REG_OFFSET, 31U),        \/*!< Low-power reset flags *\/$/;"	e	enum:__anon57
RCU_FLAG_LXTALSTB	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_FLAG_LXTALSTB      = RCU_REGIDX_BIT(BDCTL_REG_OFFSET, 1U),          \/*!< LXTAL stabilization flags *\/$/;"	e	enum:__anon57
RCU_FLAG_PLLI2SSTB	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_FLAG_PLLI2SSTB     = RCU_REGIDX_BIT(CTL_REG_OFFSET, 27U),           \/*!< PLLI2S stabilization flags *\/$/;"	e	enum:__anon57
RCU_FLAG_PLLSAISTB	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_FLAG_PLLSAISTB     = RCU_REGIDX_BIT(CTL_REG_OFFSET, 29U),           \/*!< PLLSAI stabilization flags *\/$/;"	e	enum:__anon57
RCU_FLAG_PLLSTB	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_FLAG_PLLSTB        = RCU_REGIDX_BIT(CTL_REG_OFFSET, 25U),           \/*!< PLL stabilization flags *\/$/;"	e	enum:__anon57
RCU_FLAG_PORRST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_FLAG_PORRST        = RCU_REGIDX_BIT(RSTSCK_REG_OFFSET, 27U),        \/*!< power reset flags *\/$/;"	e	enum:__anon57
RCU_FLAG_SWRST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_FLAG_SWRST         = RCU_REGIDX_BIT(RSTSCK_REG_OFFSET, 28U),        \/*!< Software reset flags *\/$/;"	e	enum:__anon57
RCU_FLAG_WWDGTRST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_FLAG_WWDGTRST      = RCU_REGIDX_BIT(RSTSCK_REG_OFFSET, 30U),        \/*!< WWDGT reset flags *\/$/;"	e	enum:__anon57
RCU_FMC_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_FMC_SLP       = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 15U),           \/*!< FMC clock *\/$/;"	e	enum:__anon55
RCU_GPIOA	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_GPIOA     = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 0U),                  \/*!< GPIOA clock *\/$/;"	e	enum:__anon54
RCU_GPIOARST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_GPIOARST     = RCU_REGIDX_BIT(AHB1RST_REG_OFFSET, 0U),              \/*!< GPIOA clock reset *\/$/;"	e	enum:__anon56
RCU_GPIOA_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_GPIOA_SLP     = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 0U),            \/*!< GPIOA clock *\/$/;"	e	enum:__anon55
RCU_GPIOB	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_GPIOB     = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 1U),                  \/*!< GPIOB clock *\/$/;"	e	enum:__anon54
RCU_GPIOBRST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_GPIOBRST     = RCU_REGIDX_BIT(AHB1RST_REG_OFFSET, 1U),              \/*!< GPIOB clock reset *\/$/;"	e	enum:__anon56
RCU_GPIOB_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_GPIOB_SLP     = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 1U),            \/*!< GPIOB clock *\/$/;"	e	enum:__anon55
RCU_GPIOC	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_GPIOC     = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 2U),                  \/*!< GPIOC clock *\/$/;"	e	enum:__anon54
RCU_GPIOCRST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_GPIOCRST     = RCU_REGIDX_BIT(AHB1RST_REG_OFFSET, 2U),              \/*!< GPIOC clock reset *\/$/;"	e	enum:__anon56
RCU_GPIOC_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_GPIOC_SLP     = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 2U),            \/*!< GPIOC clock *\/$/;"	e	enum:__anon55
RCU_GPIOD	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_GPIOD     = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 3U),                  \/*!< GPIOD clock *\/$/;"	e	enum:__anon54
RCU_GPIODRST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_GPIODRST     = RCU_REGIDX_BIT(AHB1RST_REG_OFFSET, 3U),              \/*!< GPIOD clock reset *\/$/;"	e	enum:__anon56
RCU_GPIOD_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_GPIOD_SLP     = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 3U),            \/*!< GPIOD clock *\/$/;"	e	enum:__anon55
RCU_GPIOE	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_GPIOE     = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 4U),                  \/*!< GPIOE clock *\/$/;"	e	enum:__anon54
RCU_GPIOERST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_GPIOERST     = RCU_REGIDX_BIT(AHB1RST_REG_OFFSET, 4U),              \/*!< GPIOE clock reset *\/$/;"	e	enum:__anon56
RCU_GPIOE_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_GPIOE_SLP     = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 4U),            \/*!< GPIOE clock *\/$/;"	e	enum:__anon55
RCU_GPIOF	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_GPIOF     = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 5U),                  \/*!< GPIOF clock *\/$/;"	e	enum:__anon54
RCU_GPIOFRST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_GPIOFRST     = RCU_REGIDX_BIT(AHB1RST_REG_OFFSET, 5U),              \/*!< GPIOF clock reset *\/$/;"	e	enum:__anon56
RCU_GPIOF_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_GPIOF_SLP     = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 5U),            \/*!< GPIOF clock *\/$/;"	e	enum:__anon55
RCU_GPIOG	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_GPIOG     = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 6U),                  \/*!< GPIOG clock *\/$/;"	e	enum:__anon54
RCU_GPIOGRST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_GPIOGRST     = RCU_REGIDX_BIT(AHB1RST_REG_OFFSET, 6U),              \/*!< GPIOG clock reset *\/$/;"	e	enum:__anon56
RCU_GPIOG_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_GPIOG_SLP     = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 6U),            \/*!< GPIOG clock *\/$/;"	e	enum:__anon55
RCU_GPIOH	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_GPIOH     = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 7U),                  \/*!< GPIOH clock *\/$/;"	e	enum:__anon54
RCU_GPIOHRST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_GPIOHRST     = RCU_REGIDX_BIT(AHB1RST_REG_OFFSET, 7U),              \/*!< GPIOH clock reset *\/$/;"	e	enum:__anon56
RCU_GPIOH_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_GPIOH_SLP     = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 7U),            \/*!< GPIOH clock *\/$/;"	e	enum:__anon55
RCU_GPIOI	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_GPIOI     = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 8U),                  \/*!< GPIOI clock *\/$/;"	e	enum:__anon54
RCU_GPIOIRST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_GPIOIRST     = RCU_REGIDX_BIT(AHB1RST_REG_OFFSET, 8U),              \/*!< GPIOI clock reset *\/$/;"	e	enum:__anon56
RCU_GPIOI_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_GPIOI_SLP     = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 8U),            \/*!< GPIOI clock *\/$/;"	e	enum:__anon55
RCU_HXTAL	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_HXTAL      = RCU_REGIDX_BIT(CTL_REG_OFFSET, 16U),                   \/*!< HXTAL *\/$/;"	e	enum:__anon61
RCU_I2C0	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_I2C0      = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 21U),                 \/*!< I2C0 clock *\/$/;"	e	enum:__anon54
RCU_I2C0RST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_I2C0RST      = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 21U),             \/*!< I2C0 clock reset *\/$/;"	e	enum:__anon56
RCU_I2C0_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_I2C0_SLP      = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 21U),           \/*!< I2C0 clock *\/$/;"	e	enum:__anon55
RCU_I2C1	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_I2C1      = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 22U),                 \/*!< I2C1 clock *\/$/;"	e	enum:__anon54
RCU_I2C1RST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_I2C1RST      = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 22U),             \/*!< I2C1 clock reset *\/$/;"	e	enum:__anon56
RCU_I2C1_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_I2C1_SLP      = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 22U),           \/*!< I2C1 clock *\/$/;"	e	enum:__anon55
RCU_I2C2	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_I2C2      = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 23U),                 \/*!< I2C2 clock *\/   $/;"	e	enum:__anon54
RCU_I2C2RST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_I2C2RST      = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 23U),             \/*!< I2C2 clock reset *\/   $/;"	e	enum:__anon56
RCU_I2C2_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_I2C2_SLP      = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 23U),           \/*!< I2C2 clock *\/   $/;"	e	enum:__anon55
RCU_I2SSRC_I2S_CKIN	gd32f4xx/include/gd32f4xx_rcu.h	872;"	d
RCU_I2SSRC_PLLI2S	gd32f4xx/include/gd32f4xx_rcu.h	871;"	d
RCU_INT	gd32f4xx/include/gd32f4xx_rcu.h	24;"	d
RCU_INT_CKMIC	gd32f4xx/include/gd32f4xx_rcu.h	114;"	d
RCU_INT_CKMIF	gd32f4xx/include/gd32f4xx_rcu.h	99;"	d
RCU_INT_FLAG_CKM	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_INT_FLAG_CKM       = RCU_REGIDX_BIT(INT_REG_OFFSET, 7U),            \/*!< HXTAL clock stuck interrupt flag *\/$/;"	e	enum:__anon58
RCU_INT_FLAG_CKM_CLR	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_INT_FLAG_CKM_CLR       = RCU_REGIDX_BIT(INT_REG_OFFSET, 23U),       \/*!< CKM interrupt flags clear *\/$/;"	e	enum:__anon59
RCU_INT_FLAG_HXTALSTB	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_INT_FLAG_HXTALSTB  = RCU_REGIDX_BIT(INT_REG_OFFSET, 3U),            \/*!< HXTAL stabilization interrupt flag *\/$/;"	e	enum:__anon58
RCU_INT_FLAG_HXTALSTB_CLR	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_INT_FLAG_HXTALSTB_CLR  = RCU_REGIDX_BIT(INT_REG_OFFSET, 19U),       \/*!< HXTAL stabilization interrupt flags clear *\/$/;"	e	enum:__anon59
RCU_INT_FLAG_IRC16MSTB_CLR	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_INT_FLAG_IRC16MSTB_CLR = RCU_REGIDX_BIT(INT_REG_OFFSET, 18U),       \/*!< IRC16M stabilization interrupt flags clear *\/$/;"	e	enum:__anon59
RCU_INT_FLAG_IRC32KSTB	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_INT_FLAG_IRC32KSTB = RCU_REGIDX_BIT(INT_REG_OFFSET, 0U),            \/*!< IRC32K stabilization interrupt flag *\/$/;"	e	enum:__anon58
RCU_INT_FLAG_IRC32KSTB_CLR	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_INT_FLAG_IRC32KSTB_CLR = RCU_REGIDX_BIT(INT_REG_OFFSET, 16U),       \/*!< IRC32K stabilization interrupt flags clear *\/$/;"	e	enum:__anon59
RCU_INT_FLAG_IRC48MSTB	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_INT_FLAG_IRC48MSTB = RCU_REGIDX_BIT(ADDINT_REG_OFFSET, 6U),         \/*!< IRC48M stabilization interrupt flag *\/$/;"	e	enum:__anon58
RCU_INT_FLAG_IRC48MSTB_CLR	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_INT_FLAG_IRC48MSTB_CLR = RCU_REGIDX_BIT(ADDINT_REG_OFFSET, 22U),    \/*!< internal 48 MHz RC oscillator stabilization interrupt clear *\/$/;"	e	enum:__anon59
RCU_INT_FLAG_IRC8MSTB	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_INT_FLAG_IRC8MSTB  = RCU_REGIDX_BIT(INT_REG_OFFSET, 2U),            \/*!< IRC8M stabilization interrupt flag *\/$/;"	e	enum:__anon58
RCU_INT_FLAG_LXTALSTB	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_INT_FLAG_LXTALSTB  = RCU_REGIDX_BIT(INT_REG_OFFSET, 1U),            \/*!< LXTAL stabilization interrupt flag *\/$/;"	e	enum:__anon58
RCU_INT_FLAG_LXTALSTB_CLR	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_INT_FLAG_LXTALSTB_CLR  = RCU_REGIDX_BIT(INT_REG_OFFSET, 17U),       \/*!< LXTAL stabilization interrupt flags clear *\/$/;"	e	enum:__anon59
RCU_INT_FLAG_PLLI2SSTB	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_INT_FLAG_PLLI2SSTB = RCU_REGIDX_BIT(INT_REG_OFFSET, 5U),            \/*!< PLLI2S stabilization interrupt flag *\/$/;"	e	enum:__anon58
RCU_INT_FLAG_PLLI2SSTB_CLR	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_INT_FLAG_PLLI2SSTB_CLR = RCU_REGIDX_BIT(INT_REG_OFFSET, 21U),       \/*!< PLLI2S stabilization interrupt flags clear *\/$/;"	e	enum:__anon59
RCU_INT_FLAG_PLLSAISTB	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_INT_FLAG_PLLSAISTB = RCU_REGIDX_BIT(INT_REG_OFFSET, 6U),            \/*!< PLLSAI stabilization interrupt flag *\/$/;"	e	enum:__anon58
RCU_INT_FLAG_PLLSAISTB_CLR	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_INT_FLAG_PLLSAISTB_CLR = RCU_REGIDX_BIT(INT_REG_OFFSET, 22U),       \/*!< PLLSAI stabilization interrupt flags clear *\/$/;"	e	enum:__anon59
RCU_INT_FLAG_PLLSTB	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_INT_FLAG_PLLSTB    = RCU_REGIDX_BIT(INT_REG_OFFSET, 4U),            \/*!< PLL stabilization interrupt flag *\/$/;"	e	enum:__anon58
RCU_INT_FLAG_PLLSTB_CLR	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_INT_FLAG_PLLSTB_CLR    = RCU_REGIDX_BIT(INT_REG_OFFSET, 20U),       \/*!< PLL stabilization interrupt flags clear *\/$/;"	e	enum:__anon59
RCU_INT_HXTALSTB	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_INT_HXTALSTB        = RCU_REGIDX_BIT(INT_REG_OFFSET, 11U),          \/*!< HXTAL stabilization interrupt *\/$/;"	e	enum:__anon60
RCU_INT_HXTALSTBIC	gd32f4xx/include/gd32f4xx_rcu.h	110;"	d
RCU_INT_HXTALSTBIE	gd32f4xx/include/gd32f4xx_rcu.h	103;"	d
RCU_INT_HXTALSTBIF	gd32f4xx/include/gd32f4xx_rcu.h	95;"	d
RCU_INT_IRC16MSTB	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_INT_IRC16MSTB       = RCU_REGIDX_BIT(INT_REG_OFFSET, 10U),          \/*!< IRC8M stabilization interrupt *\/$/;"	e	enum:__anon60
RCU_INT_IRC16MSTBIC	gd32f4xx/include/gd32f4xx_rcu.h	109;"	d
RCU_INT_IRC16MSTBIE	gd32f4xx/include/gd32f4xx_rcu.h	102;"	d
RCU_INT_IRC16MSTBIF	gd32f4xx/include/gd32f4xx_rcu.h	94;"	d
RCU_INT_IRC32KSTB	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_INT_IRC32KSTB       = RCU_REGIDX_BIT(INT_REG_OFFSET, 8U),           \/*!< IRC32K stabilization interrupt *\/$/;"	e	enum:__anon60
RCU_INT_IRC32KSTBIC	gd32f4xx/include/gd32f4xx_rcu.h	107;"	d
RCU_INT_IRC32KSTBIE	gd32f4xx/include/gd32f4xx_rcu.h	100;"	d
RCU_INT_IRC32KSTBIF	gd32f4xx/include/gd32f4xx_rcu.h	92;"	d
RCU_INT_IRC48MSTB	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_INT_IRC48MSTB       = RCU_REGIDX_BIT(ADDINT_REG_OFFSET, 14U),       \/*!< internal 48 MHz RC oscillator stabilization interrupt *\/$/;"	e	enum:__anon60
RCU_INT_LXTALSTB	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_INT_LXTALSTB        = RCU_REGIDX_BIT(INT_REG_OFFSET, 9U),           \/*!< LXTAL stabilization interrupt *\/$/;"	e	enum:__anon60
RCU_INT_LXTALSTBIC	gd32f4xx/include/gd32f4xx_rcu.h	108;"	d
RCU_INT_LXTALSTBIE	gd32f4xx/include/gd32f4xx_rcu.h	101;"	d
RCU_INT_LXTALSTBIF	gd32f4xx/include/gd32f4xx_rcu.h	93;"	d
RCU_INT_PLLI2SSTB	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_INT_PLLI2SSTB       = RCU_REGIDX_BIT(INT_REG_OFFSET, 13U),          \/*!< PLLI2S stabilization interrupt *\/$/;"	e	enum:__anon60
RCU_INT_PLLI2SSTBIC	gd32f4xx/include/gd32f4xx_rcu.h	112;"	d
RCU_INT_PLLI2SSTBIE	gd32f4xx/include/gd32f4xx_rcu.h	105;"	d
RCU_INT_PLLI2SSTBIF	gd32f4xx/include/gd32f4xx_rcu.h	97;"	d
RCU_INT_PLLSAISTB	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_INT_PLLSAISTB       = RCU_REGIDX_BIT(INT_REG_OFFSET, 14U),          \/*!< PLLSAI stabilization interrupt *\/$/;"	e	enum:__anon60
RCU_INT_PLLSAISTBIC	gd32f4xx/include/gd32f4xx_rcu.h	113;"	d
RCU_INT_PLLSAISTBIE	gd32f4xx/include/gd32f4xx_rcu.h	106;"	d
RCU_INT_PLLSAISTBIF	gd32f4xx/include/gd32f4xx_rcu.h	98;"	d
RCU_INT_PLLSTB	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_INT_PLLSTB          = RCU_REGIDX_BIT(INT_REG_OFFSET, 12U),          \/*!< PLL stabilization interrupt *\/$/;"	e	enum:__anon60
RCU_INT_PLLSTBIC	gd32f4xx/include/gd32f4xx_rcu.h	111;"	d
RCU_INT_PLLSTBIE	gd32f4xx/include/gd32f4xx_rcu.h	104;"	d
RCU_INT_PLLSTBIF	gd32f4xx/include/gd32f4xx_rcu.h	96;"	d
RCU_IPA	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_IPA       = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 23U),                 \/*!< IPA clock *\/$/;"	e	enum:__anon54
RCU_IPARST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_IPARST       = RCU_REGIDX_BIT(AHB1RST_REG_OFFSET, 23U),             \/*!< IPA clock reset *\/$/;"	e	enum:__anon56
RCU_IPA_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_IPA_SLP       = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 23U),           \/*!< IPA clock *\/$/;"	e	enum:__anon55
RCU_IRC16M	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_IRC16M     = RCU_REGIDX_BIT(CTL_REG_OFFSET, 0U),                    \/*!< IRC16M *\/$/;"	e	enum:__anon61
RCU_IRC32K	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_IRC32K     = RCU_REGIDX_BIT(RSTSCK_REG_OFFSET, 0U),                 \/*!< IRC32K *\/$/;"	e	enum:__anon61
RCU_IRC48M	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_IRC48M     = RCU_REGIDX_BIT(ADDCTL_REG_OFFSET, 16U),                \/*!< IRC48M *\/$/;"	e	enum:__anon61
RCU_IREF	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_IREF      = RCU_REGIDX_BIT(ADD_APB1EN_REG_OFFSET, 31U),             \/*!< IREF clock *\/$/;"	e	enum:__anon54
RCU_IREFRST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_IREFRST      = RCU_REGIDX_BIT(ADD_APB1RST_REG_OFFSET, 31U)          \/*!< IREF clock reset *\/$/;"	e	enum:__anon56
RCU_IREF_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_IREF_SLP      = RCU_REGIDX_BIT(ADD_APB1SPEN_REG_OFFSET, 31U),       \/*!< IREF clock *\/$/;"	e	enum:__anon55
RCU_LXTAL	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_LXTAL      = RCU_REGIDX_BIT(BDCTL_REG_OFFSET, 0U),                  \/*!< LXTAL *\/$/;"	e	enum:__anon61
RCU_LXTALDRI_HIGHER_DRIVE	gd32f4xx/include/gd32f4xx_rcu.h	986;"	d
RCU_LXTALDRI_LOWER_DRIVE	gd32f4xx/include/gd32f4xx_rcu.h	985;"	d
RCU_PLL	gd32f4xx/include/gd32f4xx_rcu.h	22;"	d
RCU_PLL48MSRC_PLLQ	gd32f4xx/include/gd32f4xx_rcu.h	1041;"	d
RCU_PLL48MSRC_PLLSAIP	gd32f4xx/include/gd32f4xx_rcu.h	1042;"	d
RCU_PLLI2S	gd32f4xx/include/gd32f4xx_rcu.h	43;"	d
RCU_PLLI2SN_MUL_MAX	gd32f4xx/include/gd32f4xx_rcu.h	998;"	d
RCU_PLLI2SN_MUL_MIN	gd32f4xx/include/gd32f4xx_rcu.h	997;"	d
RCU_PLLI2SQ_DIV1	gd32f4xx/include/gd32f4xx_rcu.h	900;"	d
RCU_PLLI2SQ_DIV10	gd32f4xx/include/gd32f4xx_rcu.h	909;"	d
RCU_PLLI2SQ_DIV11	gd32f4xx/include/gd32f4xx_rcu.h	910;"	d
RCU_PLLI2SQ_DIV12	gd32f4xx/include/gd32f4xx_rcu.h	911;"	d
RCU_PLLI2SQ_DIV13	gd32f4xx/include/gd32f4xx_rcu.h	912;"	d
RCU_PLLI2SQ_DIV14	gd32f4xx/include/gd32f4xx_rcu.h	913;"	d
RCU_PLLI2SQ_DIV15	gd32f4xx/include/gd32f4xx_rcu.h	914;"	d
RCU_PLLI2SQ_DIV16	gd32f4xx/include/gd32f4xx_rcu.h	915;"	d
RCU_PLLI2SQ_DIV17	gd32f4xx/include/gd32f4xx_rcu.h	916;"	d
RCU_PLLI2SQ_DIV18	gd32f4xx/include/gd32f4xx_rcu.h	917;"	d
RCU_PLLI2SQ_DIV19	gd32f4xx/include/gd32f4xx_rcu.h	918;"	d
RCU_PLLI2SQ_DIV2	gd32f4xx/include/gd32f4xx_rcu.h	901;"	d
RCU_PLLI2SQ_DIV20	gd32f4xx/include/gd32f4xx_rcu.h	919;"	d
RCU_PLLI2SQ_DIV21	gd32f4xx/include/gd32f4xx_rcu.h	920;"	d
RCU_PLLI2SQ_DIV22	gd32f4xx/include/gd32f4xx_rcu.h	921;"	d
RCU_PLLI2SQ_DIV23	gd32f4xx/include/gd32f4xx_rcu.h	922;"	d
RCU_PLLI2SQ_DIV24	gd32f4xx/include/gd32f4xx_rcu.h	923;"	d
RCU_PLLI2SQ_DIV25	gd32f4xx/include/gd32f4xx_rcu.h	924;"	d
RCU_PLLI2SQ_DIV26	gd32f4xx/include/gd32f4xx_rcu.h	925;"	d
RCU_PLLI2SQ_DIV27	gd32f4xx/include/gd32f4xx_rcu.h	926;"	d
RCU_PLLI2SQ_DIV28	gd32f4xx/include/gd32f4xx_rcu.h	927;"	d
RCU_PLLI2SQ_DIV29	gd32f4xx/include/gd32f4xx_rcu.h	928;"	d
RCU_PLLI2SQ_DIV3	gd32f4xx/include/gd32f4xx_rcu.h	902;"	d
RCU_PLLI2SQ_DIV30	gd32f4xx/include/gd32f4xx_rcu.h	929;"	d
RCU_PLLI2SQ_DIV31	gd32f4xx/include/gd32f4xx_rcu.h	930;"	d
RCU_PLLI2SQ_DIV32	gd32f4xx/include/gd32f4xx_rcu.h	931;"	d
RCU_PLLI2SQ_DIV4	gd32f4xx/include/gd32f4xx_rcu.h	903;"	d
RCU_PLLI2SQ_DIV5	gd32f4xx/include/gd32f4xx_rcu.h	904;"	d
RCU_PLLI2SQ_DIV6	gd32f4xx/include/gd32f4xx_rcu.h	905;"	d
RCU_PLLI2SQ_DIV7	gd32f4xx/include/gd32f4xx_rcu.h	906;"	d
RCU_PLLI2SQ_DIV8	gd32f4xx/include/gd32f4xx_rcu.h	907;"	d
RCU_PLLI2SQ_DIV9	gd32f4xx/include/gd32f4xx_rcu.h	908;"	d
RCU_PLLI2SQ_DIV_MAX	gd32f4xx/include/gd32f4xx_rcu.h	1002;"	d
RCU_PLLI2SQ_DIV_MIN	gd32f4xx/include/gd32f4xx_rcu.h	1001;"	d
RCU_PLLI2SR_DIV_MAX	gd32f4xx/include/gd32f4xx_rcu.h	1006;"	d
RCU_PLLI2SR_DIV_MIN	gd32f4xx/include/gd32f4xx_rcu.h	1005;"	d
RCU_PLLI2S_CK	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_PLLI2S_CK  = RCU_REGIDX_BIT(CTL_REG_OFFSET, 26U),                   \/*!< PLLI2S *\/$/;"	e	enum:__anon61
RCU_PLLI2S_PLLI2SN	gd32f4xx/include/gd32f4xx_rcu.h	374;"	d
RCU_PLLI2S_PLLI2SQ	gd32f4xx/include/gd32f4xx_rcu.h	375;"	d
RCU_PLLI2S_PLLI2SR	gd32f4xx/include/gd32f4xx_rcu.h	376;"	d
RCU_PLLN_MUL_MAX	gd32f4xx/include/gd32f4xx_rcu.h	962;"	d
RCU_PLLN_MUL_MIN	gd32f4xx/include/gd32f4xx_rcu.h	961;"	d
RCU_PLLPSC_DIV_MAX	gd32f4xx/include/gd32f4xx_rcu.h	958;"	d
RCU_PLLPSC_DIV_MIN	gd32f4xx/include/gd32f4xx_rcu.h	957;"	d
RCU_PLLP_DIV_MAX	gd32f4xx/include/gd32f4xx_rcu.h	968;"	d
RCU_PLLP_DIV_MIN	gd32f4xx/include/gd32f4xx_rcu.h	967;"	d
RCU_PLLQ_DIV_MAX	gd32f4xx/include/gd32f4xx_rcu.h	976;"	d
RCU_PLLQ_DIV_MIN	gd32f4xx/include/gd32f4xx_rcu.h	975;"	d
RCU_PLLSAI	gd32f4xx/include/gd32f4xx_rcu.h	44;"	d
RCU_PLLSAIN_MUL_MAX	gd32f4xx/include/gd32f4xx_rcu.h	1011;"	d
RCU_PLLSAIN_MUL_MIN	gd32f4xx/include/gd32f4xx_rcu.h	1010;"	d
RCU_PLLSAIP_DIV_MAX	gd32f4xx/include/gd32f4xx_rcu.h	1015;"	d
RCU_PLLSAIP_DIV_MIN	gd32f4xx/include/gd32f4xx_rcu.h	1014;"	d
RCU_PLLSAIQ_DIV_MAX	gd32f4xx/include/gd32f4xx_rcu.h	1019;"	d
RCU_PLLSAIQ_DIV_MIN	gd32f4xx/include/gd32f4xx_rcu.h	1018;"	d
RCU_PLLSAIR_DIV16	gd32f4xx/include/gd32f4xx_rcu.h	938;"	d
RCU_PLLSAIR_DIV2	gd32f4xx/include/gd32f4xx_rcu.h	935;"	d
RCU_PLLSAIR_DIV4	gd32f4xx/include/gd32f4xx_rcu.h	936;"	d
RCU_PLLSAIR_DIV8	gd32f4xx/include/gd32f4xx_rcu.h	937;"	d
RCU_PLLSAIR_DIV_MAX	gd32f4xx/include/gd32f4xx_rcu.h	1023;"	d
RCU_PLLSAIR_DIV_MIN	gd32f4xx/include/gd32f4xx_rcu.h	1022;"	d
RCU_PLLSAI_CK	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_PLLSAI_CK  = RCU_REGIDX_BIT(CTL_REG_OFFSET, 28U),                   \/*!< PLLSAI *\/$/;"	e	enum:__anon61
RCU_PLLSAI_PLLSAIN	gd32f4xx/include/gd32f4xx_rcu.h	379;"	d
RCU_PLLSAI_PLLSAIP	gd32f4xx/include/gd32f4xx_rcu.h	380;"	d
RCU_PLLSAI_PLLSAIQ	gd32f4xx/include/gd32f4xx_rcu.h	381;"	d
RCU_PLLSAI_PLLSAIR	gd32f4xx/include/gd32f4xx_rcu.h	382;"	d
RCU_PLLSRC_HXTAL	gd32f4xx/include/gd32f4xx_rcu.h	972;"	d
RCU_PLLSRC_IRC16M	gd32f4xx/include/gd32f4xx_rcu.h	971;"	d
RCU_PLLSSCTL	gd32f4xx/include/gd32f4xx_rcu.h	42;"	d
RCU_PLLSSCTL_MODCNT	gd32f4xx/include/gd32f4xx_rcu.h	364;"	d
RCU_PLLSSCTL_MODSTEP	gd32f4xx/include/gd32f4xx_rcu.h	367;"	d
RCU_PLLSSCTL_SSCGON	gd32f4xx/include/gd32f4xx_rcu.h	371;"	d
RCU_PLLSSCTL_SS_TYPE	gd32f4xx/include/gd32f4xx_rcu.h	370;"	d
RCU_PLL_CK	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_PLL_CK     = RCU_REGIDX_BIT(CTL_REG_OFFSET, 24U),                   \/*!< PLL *\/$/;"	e	enum:__anon61
RCU_PLL_PLLN	gd32f4xx/include/gd32f4xx_rcu.h	73;"	d
RCU_PLL_PLLP	gd32f4xx/include/gd32f4xx_rcu.h	74;"	d
RCU_PLL_PLLPSC	gd32f4xx/include/gd32f4xx_rcu.h	72;"	d
RCU_PLL_PLLQ	gd32f4xx/include/gd32f4xx_rcu.h	76;"	d
RCU_PLL_PLLSEL	gd32f4xx/include/gd32f4xx_rcu.h	75;"	d
RCU_PMU	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_PMU       = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 28U),                 \/*!< PMU clock *\/$/;"	e	enum:__anon54
RCU_PMURST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_PMURST       = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 28U),             \/*!< PMU clock reset *\/$/;"	e	enum:__anon56
RCU_PMU_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_PMU_SLP       = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 28U),           \/*!< PMU clock *\/$/;"	e	enum:__anon55
RCU_REGIDX_BIT	gd32f4xx/include/gd32f4xx_rcu.h	420;"	d
RCU_REG_VAL	gd32f4xx/include/gd32f4xx_rcu.h	421;"	d
RCU_RSTSCK	gd32f4xx/include/gd32f4xx_rcu.h	41;"	d
RCU_RSTSCK_BORRSTF	gd32f4xx/include/gd32f4xx_rcu.h	355;"	d
RCU_RSTSCK_EPRSTF	gd32f4xx/include/gd32f4xx_rcu.h	356;"	d
RCU_RSTSCK_FWDGTRSTF	gd32f4xx/include/gd32f4xx_rcu.h	359;"	d
RCU_RSTSCK_IRC32KEN	gd32f4xx/include/gd32f4xx_rcu.h	352;"	d
RCU_RSTSCK_IRC32KSTB	gd32f4xx/include/gd32f4xx_rcu.h	353;"	d
RCU_RSTSCK_LPRSTF	gd32f4xx/include/gd32f4xx_rcu.h	361;"	d
RCU_RSTSCK_PORRSTF	gd32f4xx/include/gd32f4xx_rcu.h	357;"	d
RCU_RSTSCK_RSTFC	gd32f4xx/include/gd32f4xx_rcu.h	354;"	d
RCU_RSTSCK_SWRSTF	gd32f4xx/include/gd32f4xx_rcu.h	358;"	d
RCU_RSTSCK_WWDGTRSTF	gd32f4xx/include/gd32f4xx_rcu.h	360;"	d
RCU_RTC	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_RTC       = RCU_REGIDX_BIT(BDCTL_REG_OFFSET, 15U),                  \/*!< RTC clock *\/$/;"	e	enum:__anon54
RCU_RTCSRC_HXTAL_DIV_RTCDIV	gd32f4xx/include/gd32f4xx_rcu.h	993;"	d
RCU_RTCSRC_IRC32K	gd32f4xx/include/gd32f4xx_rcu.h	992;"	d
RCU_RTCSRC_LXTAL	gd32f4xx/include/gd32f4xx_rcu.h	991;"	d
RCU_RTCSRC_NONE	gd32f4xx/include/gd32f4xx_rcu.h	990;"	d
RCU_RTC_HXTAL_DIV10	gd32f4xx/include/gd32f4xx_rcu.h	840;"	d
RCU_RTC_HXTAL_DIV11	gd32f4xx/include/gd32f4xx_rcu.h	841;"	d
RCU_RTC_HXTAL_DIV12	gd32f4xx/include/gd32f4xx_rcu.h	842;"	d
RCU_RTC_HXTAL_DIV13	gd32f4xx/include/gd32f4xx_rcu.h	843;"	d
RCU_RTC_HXTAL_DIV14	gd32f4xx/include/gd32f4xx_rcu.h	844;"	d
RCU_RTC_HXTAL_DIV15	gd32f4xx/include/gd32f4xx_rcu.h	845;"	d
RCU_RTC_HXTAL_DIV16	gd32f4xx/include/gd32f4xx_rcu.h	846;"	d
RCU_RTC_HXTAL_DIV17	gd32f4xx/include/gd32f4xx_rcu.h	847;"	d
RCU_RTC_HXTAL_DIV18	gd32f4xx/include/gd32f4xx_rcu.h	848;"	d
RCU_RTC_HXTAL_DIV19	gd32f4xx/include/gd32f4xx_rcu.h	849;"	d
RCU_RTC_HXTAL_DIV2	gd32f4xx/include/gd32f4xx_rcu.h	832;"	d
RCU_RTC_HXTAL_DIV20	gd32f4xx/include/gd32f4xx_rcu.h	850;"	d
RCU_RTC_HXTAL_DIV21	gd32f4xx/include/gd32f4xx_rcu.h	851;"	d
RCU_RTC_HXTAL_DIV22	gd32f4xx/include/gd32f4xx_rcu.h	852;"	d
RCU_RTC_HXTAL_DIV23	gd32f4xx/include/gd32f4xx_rcu.h	853;"	d
RCU_RTC_HXTAL_DIV24	gd32f4xx/include/gd32f4xx_rcu.h	854;"	d
RCU_RTC_HXTAL_DIV25	gd32f4xx/include/gd32f4xx_rcu.h	855;"	d
RCU_RTC_HXTAL_DIV26	gd32f4xx/include/gd32f4xx_rcu.h	856;"	d
RCU_RTC_HXTAL_DIV27	gd32f4xx/include/gd32f4xx_rcu.h	857;"	d
RCU_RTC_HXTAL_DIV28	gd32f4xx/include/gd32f4xx_rcu.h	858;"	d
RCU_RTC_HXTAL_DIV29	gd32f4xx/include/gd32f4xx_rcu.h	859;"	d
RCU_RTC_HXTAL_DIV3	gd32f4xx/include/gd32f4xx_rcu.h	833;"	d
RCU_RTC_HXTAL_DIV30	gd32f4xx/include/gd32f4xx_rcu.h	860;"	d
RCU_RTC_HXTAL_DIV31	gd32f4xx/include/gd32f4xx_rcu.h	861;"	d
RCU_RTC_HXTAL_DIV4	gd32f4xx/include/gd32f4xx_rcu.h	834;"	d
RCU_RTC_HXTAL_DIV5	gd32f4xx/include/gd32f4xx_rcu.h	835;"	d
RCU_RTC_HXTAL_DIV6	gd32f4xx/include/gd32f4xx_rcu.h	836;"	d
RCU_RTC_HXTAL_DIV7	gd32f4xx/include/gd32f4xx_rcu.h	837;"	d
RCU_RTC_HXTAL_DIV8	gd32f4xx/include/gd32f4xx_rcu.h	838;"	d
RCU_RTC_HXTAL_DIV9	gd32f4xx/include/gd32f4xx_rcu.h	839;"	d
RCU_RTC_HXTAL_NONE	gd32f4xx/include/gd32f4xx_rcu.h	831;"	d
RCU_SCSS_HXTAL	gd32f4xx/include/gd32f4xx_rcu.h	798;"	d
RCU_SCSS_IRC16M	gd32f4xx/include/gd32f4xx_rcu.h	797;"	d
RCU_SCSS_PLLP	gd32f4xx/include/gd32f4xx_rcu.h	799;"	d
RCU_SDIO	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_SDIO      = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 11U),                 \/*!< SDIO clock *\/$/;"	e	enum:__anon54
RCU_SDIORST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_SDIORST      = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 11U),             \/*!< SDIO clock reset *\/$/;"	e	enum:__anon56
RCU_SDIO_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_SDIO_SLP      = RCU_REGIDX_BIT(APB2SPEN_REG_OFFSET, 11U),           \/*!< SDIO clock *\/$/;"	e	enum:__anon55
RCU_SPI0	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_SPI0      = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 12U),                 \/*!< SPI0 clock *\/$/;"	e	enum:__anon54
RCU_SPI0RST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_SPI0RST      = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 12U),             \/*!< SPI0 clock reset *\/$/;"	e	enum:__anon56
RCU_SPI0_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_SPI0_SLP      = RCU_REGIDX_BIT(APB2SPEN_REG_OFFSET, 12U),           \/*!< SPI0 clock *\/$/;"	e	enum:__anon55
RCU_SPI1	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_SPI1      = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 14U),                 \/*!< SPI1 clock *\/$/;"	e	enum:__anon54
RCU_SPI1RST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_SPI1RST      = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 14U),             \/*!< SPI1 clock reset *\/$/;"	e	enum:__anon56
RCU_SPI1_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_SPI1_SLP      = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 14U),           \/*!< SPI1 clock *\/$/;"	e	enum:__anon55
RCU_SPI2	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_SPI2      = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 15U),                 \/*!< SPI2 clock *\/$/;"	e	enum:__anon54
RCU_SPI2RST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_SPI2RST      = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 15U),             \/*!< SPI2 clock reset *\/$/;"	e	enum:__anon56
RCU_SPI2_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_SPI2_SLP      = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 15U),           \/*!< SPI2 clock *\/$/;"	e	enum:__anon55
RCU_SPI3	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_SPI3      = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 13U),                 \/*!< SPI3 clock *\/$/;"	e	enum:__anon54
RCU_SPI3RST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_SPI3RST      = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 13U),             \/*!< SPI3 clock reset *\/$/;"	e	enum:__anon56
RCU_SPI3_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_SPI3_SLP      = RCU_REGIDX_BIT(APB2SPEN_REG_OFFSET, 13U),           \/*!< SPI3 clock *\/$/;"	e	enum:__anon55
RCU_SPI4	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_SPI4      = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 20U),                 \/*!< SPI4 clock *\/$/;"	e	enum:__anon54
RCU_SPI4RST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_SPI4RST      = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 20U),             \/*!< SPI4 clock reset *\/$/;"	e	enum:__anon56
RCU_SPI4_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_SPI4_SLP      = RCU_REGIDX_BIT(APB2SPEN_REG_OFFSET, 20U),           \/*!< SPI4 clock *\/$/;"	e	enum:__anon55
RCU_SPI5	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_SPI5      = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 21U),                 \/*!< SPI5 clock *\/$/;"	e	enum:__anon54
RCU_SPI5RST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_SPI5RST      = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 21U),             \/*!< SPI5 clock reset *\/$/;"	e	enum:__anon56
RCU_SPI5_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_SPI5_SLP      = RCU_REGIDX_BIT(APB2SPEN_REG_OFFSET, 21U),           \/*!< SPI5 clock *\/$/;"	e	enum:__anon55
RCU_SRAM0_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_SRAM0_SLP     = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 16U),           \/*!< SRAM0 clock *\/$/;"	e	enum:__anon55
RCU_SRAM1_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_SRAM1_SLP     = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 17U),           \/*!< SRAM1 clock *\/$/;"	e	enum:__anon55
RCU_SRAM2_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_SRAM2_SLP     = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 19U),           \/*!< SRAM2 clock *\/$/;"	e	enum:__anon55
RCU_SS_MODULATION_CENTER_INC	gd32f4xx/include/gd32f4xx_rcu.h	963;"	d
RCU_SS_MODULATION_DOWN_INC	gd32f4xx/include/gd32f4xx_rcu.h	964;"	d
RCU_SS_TYPE_CENTER	gd32f4xx/include/gd32f4xx_rcu.h	952;"	d
RCU_SS_TYPE_DOWN	gd32f4xx/include/gd32f4xx_rcu.h	953;"	d
RCU_SYSCFG	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_SYSCFG    = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 14U),                 \/*!< SYSCFG clock *\/$/;"	e	enum:__anon54
RCU_SYSCFGRST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_SYSCFGRST    = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 14U),             \/*!< SYSCFG clock reset *\/$/;"	e	enum:__anon56
RCU_SYSCFG_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_SYSCFG_SLP    = RCU_REGIDX_BIT(APB2SPEN_REG_OFFSET, 14U),           \/*!< SYSCFG clock *\/$/;"	e	enum:__anon55
RCU_TCMSRAM	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TCMSRAM   = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 20U),                 \/*!< TCMSRAM clock *\/$/;"	e	enum:__anon54
RCU_TIMER0	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER0    = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 0U),                  \/*!< TIMER0 clock *\/$/;"	e	enum:__anon54
RCU_TIMER0RST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER0RST    = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 0U),              \/*!< TIMER0 clock reset *\/$/;"	e	enum:__anon56
RCU_TIMER0_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER0_SLP    = RCU_REGIDX_BIT(APB2SPEN_REG_OFFSET, 0U),            \/*!< TIMER0 clock *\/$/;"	e	enum:__anon55
RCU_TIMER1	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER1    = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 0U),                  \/*!< TIMER1 clock *\/$/;"	e	enum:__anon54
RCU_TIMER10	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER10   = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 18U),                 \/*!< TIMER10 clock *\/$/;"	e	enum:__anon54
RCU_TIMER10RST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER10RST   = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 18U),             \/*!< TIMER10 clock reset *\/$/;"	e	enum:__anon56
RCU_TIMER10_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER10_SLP   = RCU_REGIDX_BIT(APB2SPEN_REG_OFFSET, 18U),           \/*!< TIMER10 clock *\/$/;"	e	enum:__anon55
RCU_TIMER11	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER11   = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 6U),                  \/*!< TIMER11 clock *\/$/;"	e	enum:__anon54
RCU_TIMER11RST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER11RST   = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 6U),              \/*!< TIMER11 clock reset *\/$/;"	e	enum:__anon56
RCU_TIMER11_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER11_SLP   = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 6U),            \/*!< TIMER11 clock *\/$/;"	e	enum:__anon55
RCU_TIMER12	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER12   = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 7U),                  \/*!< TIMER12 clock *\/$/;"	e	enum:__anon54
RCU_TIMER12RST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER12RST   = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 7U),              \/*!< TIMER12 clock reset *\/$/;"	e	enum:__anon56
RCU_TIMER12_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER12_SLP   = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 7U),            \/*!< TIMER12 clock *\/$/;"	e	enum:__anon55
RCU_TIMER13	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER13   = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 8U),                  \/*!< TIMER13 clock *\/   $/;"	e	enum:__anon54
RCU_TIMER13RST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER13RST   = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 8U),              \/*!< TIMER13 clock reset *\/   $/;"	e	enum:__anon56
RCU_TIMER13_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER13_SLP   = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 8U),            \/*!< TIMER13 clock *\/   $/;"	e	enum:__anon55
RCU_TIMER1RST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER1RST    = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 0U),              \/*!< TIMER1 clock reset *\/$/;"	e	enum:__anon56
RCU_TIMER1_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER1_SLP    = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 0U),            \/*!< TIMER1 clock *\/$/;"	e	enum:__anon55
RCU_TIMER2	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER2    = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 1U),                  \/*!< TIMER2 clock *\/$/;"	e	enum:__anon54
RCU_TIMER2RST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER2RST    = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 1U),              \/*!< TIMER2 clock reset *\/$/;"	e	enum:__anon56
RCU_TIMER2_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER2_SLP    = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 1U),            \/*!< TIMER2 clock *\/$/;"	e	enum:__anon55
RCU_TIMER3	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER3    = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 2U),                  \/*!< TIMER3 clock *\/$/;"	e	enum:__anon54
RCU_TIMER3RST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER3RST    = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 2U),              \/*!< TIMER3 clock reset *\/$/;"	e	enum:__anon56
RCU_TIMER3_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER3_SLP    = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 2U),            \/*!< TIMER3 clock *\/$/;"	e	enum:__anon55
RCU_TIMER4	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER4    = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 3U),                  \/*!< TIMER4 clock *\/$/;"	e	enum:__anon54
RCU_TIMER4RST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER4RST    = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 3U),              \/*!< TIMER4 clock reset *\/$/;"	e	enum:__anon56
RCU_TIMER4_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER4_SLP    = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 3U),            \/*!< TIMER4 clock *\/$/;"	e	enum:__anon55
RCU_TIMER5	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER5    = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 4U),                  \/*!< TIMER5 clock *\/$/;"	e	enum:__anon54
RCU_TIMER5RST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER5RST    = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 4U),              \/*!< TIMER5 clock reset *\/$/;"	e	enum:__anon56
RCU_TIMER5_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER5_SLP    = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 4U),            \/*!< TIMER5 clock *\/$/;"	e	enum:__anon55
RCU_TIMER6	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER6    = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 5U),                  \/*!< TIMER6 clock *\/$/;"	e	enum:__anon54
RCU_TIMER6RST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER6RST    = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 5U),              \/*!< TIMER6 clock reset *\/$/;"	e	enum:__anon56
RCU_TIMER6_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER6_SLP    = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 5U),            \/*!< TIMER6 clock *\/$/;"	e	enum:__anon55
RCU_TIMER7	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER7    = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 1U),                  \/*!< TIMER7 clock *\/$/;"	e	enum:__anon54
RCU_TIMER7RST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER7RST    = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 1U),              \/*!< TIMER7 clock reset *\/$/;"	e	enum:__anon56
RCU_TIMER7_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER7_SLP    = RCU_REGIDX_BIT(APB2SPEN_REG_OFFSET, 1U),            \/*!< TIMER7 clock *\/$/;"	e	enum:__anon55
RCU_TIMER8	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER8    = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 16U),                 \/*!< TIMER8 clock *\/$/;"	e	enum:__anon54
RCU_TIMER8RST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER8RST    = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 16U),             \/*!< TIMER8 clock reset *\/$/;"	e	enum:__anon56
RCU_TIMER8_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER8_SLP    = RCU_REGIDX_BIT(APB2SPEN_REG_OFFSET, 16U),           \/*!< TIMER8 clock *\/$/;"	e	enum:__anon55
RCU_TIMER9	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER9    = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 17U),                 \/*!< TIMER9 clock *\/$/;"	e	enum:__anon54
RCU_TIMER9RST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER9RST    = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 17U),             \/*!< TIMER9 clock reset *\/$/;"	e	enum:__anon56
RCU_TIMER9_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TIMER9_SLP    = RCU_REGIDX_BIT(APB2SPEN_REG_OFFSET, 17U),           \/*!< TIMER9 clock *\/$/;"	e	enum:__anon55
RCU_TIMER_PSC_MUL2	gd32f4xx/include/gd32f4xx_rcu.h	941;"	d
RCU_TIMER_PSC_MUL4	gd32f4xx/include/gd32f4xx_rcu.h	945;"	d
RCU_TLI	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TLI       = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 26U),                 \/*!< TLI clock *\/$/;"	e	enum:__anon54
RCU_TLIRST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TLIRST       = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 26U),             \/*!< TLI clock reset *\/$/;"	e	enum:__anon56
RCU_TLI_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TLI_SLP       = RCU_REGIDX_BIT(APB2SPEN_REG_OFFSET, 26U),           \/*!< TLI clock *\/$/;"	e	enum:__anon55
RCU_TRNG	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TRNG      = RCU_REGIDX_BIT(AHB2EN_REG_OFFSET, 6U),                  \/*!< TRNG clock *\/$/;"	e	enum:__anon54
RCU_TRNGRST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TRNGRST      = RCU_REGIDX_BIT(AHB2RST_REG_OFFSET, 6U),              \/*!< TRNG clock reset *\/$/;"	e	enum:__anon56
RCU_TRNG_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_TRNG_SLP      = RCU_REGIDX_BIT(AHB2SPEN_REG_OFFSET, 6U),            \/*!< TRNG clock *\/$/;"	e	enum:__anon55
RCU_UART3	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_UART3     = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 19U),                 \/*!< UART3 clock *\/$/;"	e	enum:__anon54
RCU_UART3RST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_UART3RST     = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 19U),             \/*!< UART3 clock reset *\/$/;"	e	enum:__anon56
RCU_UART3_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_UART3_SLP     = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 19U),           \/*!< UART3 clock *\/$/;"	e	enum:__anon55
RCU_UART4	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_UART4     = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 20U),                 \/*!< UART4 clock *\/$/;"	e	enum:__anon54
RCU_UART4RST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_UART4RST     = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 20U),             \/*!< UART4 clock reset *\/$/;"	e	enum:__anon56
RCU_UART4_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_UART4_SLP     = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 20U),           \/*!< UART4 clock *\/$/;"	e	enum:__anon55
RCU_UART6	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_UART6     = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 30U),                 \/*!< UART6 clock *\/$/;"	e	enum:__anon54
RCU_UART6RST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_UART6RST     = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 30U),             \/*!< UART6 clock reset *\/$/;"	e	enum:__anon56
RCU_UART6_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_UART6_SLP     = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 30U),           \/*!< UART6 clock *\/$/;"	e	enum:__anon55
RCU_UART7	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_UART7     = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 31U),                 \/*!< UART7 clock *\/$/;"	e	enum:__anon54
RCU_UART7RST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_UART7RST     = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 31U),             \/*!< UART7 clock reset *\/$/;"	e	enum:__anon56
RCU_UART7_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_UART7_SLP     = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 31U),           \/*!< UART7 clock *\/$/;"	e	enum:__anon55
RCU_USART0	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_USART0    = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 4U),                  \/*!< USART0 clock *\/$/;"	e	enum:__anon54
RCU_USART0RST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_USART0RST    = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 4U),              \/*!< USART0 clock reset *\/$/;"	e	enum:__anon56
RCU_USART0_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_USART0_SLP    = RCU_REGIDX_BIT(APB2SPEN_REG_OFFSET, 4U),            \/*!< USART0 clock *\/$/;"	e	enum:__anon55
RCU_USART1	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_USART1    = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 17U),                 \/*!< USART1 clock *\/$/;"	e	enum:__anon54
RCU_USART1RST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_USART1RST    = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 17U),             \/*!< USART1 clock reset *\/$/;"	e	enum:__anon56
RCU_USART1_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_USART1_SLP    = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 17U),           \/*!< USART1 clock *\/$/;"	e	enum:__anon55
RCU_USART2	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_USART2    = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 18U),                 \/*!< USART2 clock *\/$/;"	e	enum:__anon54
RCU_USART2RST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_USART2RST    = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 18U),             \/*!< USART2 clock reset *\/$/;"	e	enum:__anon56
RCU_USART2_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_USART2_SLP    = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 18U),           \/*!< USART2 clock *\/$/;"	e	enum:__anon55
RCU_USART5	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_USART5    = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 5U),                  \/*!< USART5 clock *\/$/;"	e	enum:__anon54
RCU_USART5RST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_USART5RST    = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 5U),              \/*!< USART5 clock reset *\/$/;"	e	enum:__anon56
RCU_USART5_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_USART5_SLP    = RCU_REGIDX_BIT(APB2SPEN_REG_OFFSET, 5U),            \/*!< USART5 clock *\/$/;"	e	enum:__anon55
RCU_USBFS	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_USBFS     = RCU_REGIDX_BIT(AHB2EN_REG_OFFSET, 7U),                  \/*!< USBFS clock *\/$/;"	e	enum:__anon54
RCU_USBFSRST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_USBFSRST     = RCU_REGIDX_BIT(AHB2RST_REG_OFFSET, 7U),              \/*!< USBFS clock reset *\/$/;"	e	enum:__anon56
RCU_USBFS_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_USBFS_SLP     = RCU_REGIDX_BIT(AHB2SPEN_REG_OFFSET, 7U),            \/*!< USBFS clock *\/$/;"	e	enum:__anon55
RCU_USBHS	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_USBHS     = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 29U),                 \/*!< USBHS clock *\/$/;"	e	enum:__anon54
RCU_USBHSRST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_USBHSRST     = RCU_REGIDX_BIT(AHB1RST_REG_OFFSET, 29U),             \/*!< USBHS clock reset *\/$/;"	e	enum:__anon56
RCU_USBHSULPI	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_USBHSULPI = RCU_REGIDX_BIT(AHB1EN_REG_OFFSET, 30U),                 \/*!< USBHSULPI clock *\/$/;"	e	enum:__anon54
RCU_USBHSULPI_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_USBHSULPI_SLP = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 30U),           \/*!< USBHSULPI clock *\/$/;"	e	enum:__anon55
RCU_USBHS_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_USBHS_SLP     = RCU_REGIDX_BIT(AHB1SPEN_REG_OFFSET, 29U),           \/*!< USBHS clock *\/$/;"	e	enum:__anon55
RCU_VKEY	gd32f4xx/include/gd32f4xx_rcu.h	51;"	d
RCU_VKEY_KEY	gd32f4xx/include/gd32f4xx_rcu.h	413;"	d
RCU_VKEY_UNLOCK	gd32f4xx/include/gd32f4xx_rcu.h	424;"	d
RCU_WWDGT	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_WWDGT     = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 11U),                 \/*!< WWDGT clock *\/$/;"	e	enum:__anon54
RCU_WWDGTRST	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_WWDGTRST     = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 11U),             \/*!< WWDGT clock reset *\/$/;"	e	enum:__anon56
RCU_WWDGT_SLP	gd32f4xx/include/gd32f4xx_rcu.h	/^    RCU_WWDGT_SLP     = RCU_REGIDX_BIT(APB1SPEN_REG_OFFSET, 11U),           \/*!< WWDGT clock *\/$/;"	e	enum:__anon55
RDES0_FRML	gd32f4xx/include/gd32f4xx_enet.h	1390;"	d
RDES4_IPPLDT	gd32f4xx/include/gd32f4xx_enet.h	1402;"	d
RDES4_PTPMT	gd32f4xx/include/gd32f4xx_enet.h	1405;"	d
REGULAR_CHANNEL_LENGTH_OFFSET	gd32f4xx/src/gd32f4xx_adc.c	14;"	d	file:
REGULAR_DISCONTINUOUS_NUMBER	gd32f4xx/src/gd32f4xx_adc.c	16;"	d	file:
REGULAR_TRIGGER_MODE	gd32f4xx/src/gd32f4xx_adc.c	17;"	d	file:
RFIFO0_REG_OFFSET	gd32f4xx/include/gd32f4xx_can.h	292;"	d
RFIFO1_REG_OFFSET	gd32f4xx/include/gd32f4xx_can.h	293;"	d
RFIFOMDATA0_DB0	gd32f4xx/include/gd32f4xx_can.h	468;"	d
RFIFOMDATA0_DB1	gd32f4xx/include/gd32f4xx_can.h	471;"	d
RFIFOMDATA0_DB2	gd32f4xx/include/gd32f4xx_can.h	474;"	d
RFIFOMDATA0_DB3	gd32f4xx/include/gd32f4xx_can.h	477;"	d
RFIFOMDATA1_DB4	gd32f4xx/include/gd32f4xx_can.h	480;"	d
RFIFOMDATA1_DB5	gd32f4xx/include/gd32f4xx_can.h	483;"	d
RFIFOMDATA1_DB6	gd32f4xx/include/gd32f4xx_can.h	486;"	d
RFIFOMDATA1_DB7	gd32f4xx/include/gd32f4xx_can.h	489;"	d
RFIFOMI_EFID	gd32f4xx/include/gd32f4xx_can.h	457;"	d
RFIFOMI_SFID	gd32f4xx/include/gd32f4xx_can.h	460;"	d
RFIFOMP_DLENC	gd32f4xx/include/gd32f4xx_can.h	463;"	d
RFIFOMP_FI	gd32f4xx/include/gd32f4xx_can.h	465;"	d
RLD_RLD	gd32f4xx/src/gd32f4xx_fwdgt.c	17;"	d	file:
RSTSCK_REG_OFFSET	gd32f4xx/include/gd32f4xx_rcu.h	448;"	d
RTC	gd32f4xx/include/gd32f4xx_rtc.h	18;"	d
RTC_12HOUR	gd32f4xx/include/gd32f4xx_rtc.h	321;"	d
RTC_24HOUR	gd32f4xx/include/gd32f4xx_rtc.h	320;"	d
RTC_AF0_TAMPER0	gd32f4xx/include/gd32f4xx_rtc.h	497;"	d
RTC_AF0_TIMESTAMP	gd32f4xx/include/gd32f4xx_rtc.h	495;"	d
RTC_AF1_TAMPER0	gd32f4xx/include/gd32f4xx_rtc.h	498;"	d
RTC_AF1_TIMESTAMP	gd32f4xx/include/gd32f4xx_rtc.h	496;"	d
RTC_ALARM0	gd32f4xx/include/gd32f4xx_rtc.h	478;"	d
RTC_ALARM0_HIGH	gd32f4xx/include/gd32f4xx_rtc.h	313;"	d
RTC_ALARM0_LOW	gd32f4xx/include/gd32f4xx_rtc.h	314;"	d
RTC_ALARM1	gd32f4xx/include/gd32f4xx_rtc.h	479;"	d
RTC_ALARM1_HIGH	gd32f4xx/include/gd32f4xx_rtc.h	315;"	d
RTC_ALARM1_LOW	gd32f4xx/include/gd32f4xx_rtc.h	316;"	d
RTC_ALARM_ALL_MASK	gd32f4xx/include/gd32f4xx_rtc.h	351;"	d
RTC_ALARM_DATE_MASK	gd32f4xx/include/gd32f4xx_rtc.h	347;"	d
RTC_ALARM_DATE_SELECTED	gd32f4xx/include/gd32f4xx_rtc.h	353;"	d
RTC_ALARM_HOUR_MASK	gd32f4xx/include/gd32f4xx_rtc.h	348;"	d
RTC_ALARM_MINUTE_MASK	gd32f4xx/include/gd32f4xx_rtc.h	349;"	d
RTC_ALARM_NONE_MASK	gd32f4xx/include/gd32f4xx_rtc.h	346;"	d
RTC_ALARM_OUTPUT_OD	gd32f4xx/include/gd32f4xx_rtc.h	434;"	d
RTC_ALARM_OUTPUT_PP	gd32f4xx/include/gd32f4xx_rtc.h	435;"	d
RTC_ALARM_SECOND_MASK	gd32f4xx/include/gd32f4xx_rtc.h	350;"	d
RTC_ALARM_WEEKDAY_SELECTED	gd32f4xx/include/gd32f4xx_rtc.h	354;"	d
RTC_ALRM0SS	gd32f4xx/include/gd32f4xx_rtc.h	38;"	d
RTC_ALRM0SS_MASKSSC	gd32f4xx/include/gd32f4xx_rtc.h	200;"	d
RTC_ALRM0SS_SSC	gd32f4xx/include/gd32f4xx_rtc.h	199;"	d
RTC_ALRM0TD	gd32f4xx/include/gd32f4xx_rtc.h	28;"	d
RTC_ALRM1SS	gd32f4xx/include/gd32f4xx_rtc.h	39;"	d
RTC_ALRM1SS_MASKSSC	gd32f4xx/include/gd32f4xx_rtc.h	204;"	d
RTC_ALRM1SS_SSC	gd32f4xx/include/gd32f4xx_rtc.h	203;"	d
RTC_ALRM1TD	gd32f4xx/include/gd32f4xx_rtc.h	29;"	d
RTC_ALRMXTD_DAYT	gd32f4xx/include/gd32f4xx_rtc.h	144;"	d
RTC_ALRMXTD_DAYU	gd32f4xx/include/gd32f4xx_rtc.h	143;"	d
RTC_ALRMXTD_DOWS	gd32f4xx/include/gd32f4xx_rtc.h	145;"	d
RTC_ALRMXTD_HRT	gd32f4xx/include/gd32f4xx_rtc.h	140;"	d
RTC_ALRMXTD_HRU	gd32f4xx/include/gd32f4xx_rtc.h	139;"	d
RTC_ALRMXTD_MNT	gd32f4xx/include/gd32f4xx_rtc.h	137;"	d
RTC_ALRMXTD_MNU	gd32f4xx/include/gd32f4xx_rtc.h	136;"	d
RTC_ALRMXTD_MSKD	gd32f4xx/include/gd32f4xx_rtc.h	146;"	d
RTC_ALRMXTD_MSKH	gd32f4xx/include/gd32f4xx_rtc.h	142;"	d
RTC_ALRMXTD_MSKM	gd32f4xx/include/gd32f4xx_rtc.h	138;"	d
RTC_ALRMXTD_MSKS	gd32f4xx/include/gd32f4xx_rtc.h	135;"	d
RTC_ALRMXTD_PM	gd32f4xx/include/gd32f4xx_rtc.h	141;"	d
RTC_ALRMXTD_SCT	gd32f4xx/include/gd32f4xx_rtc.h	134;"	d
RTC_ALRMXTD_SCU	gd32f4xx/include/gd32f4xx_rtc.h	133;"	d
RTC_ALRMXWF_TIMEOUT	gd32f4xx/src/gd32f4xx_rtc.c	20;"	d	file:
RTC_AM	gd32f4xx/include/gd32f4xx_rtc.h	269;"	d
RTC_APR	gd32f4xx/include/gd32f4xx_rtc.h	281;"	d
RTC_AUG	gd32f4xx/include/gd32f4xx_rtc.h	285;"	d
RTC_BKP0	gd32f4xx/include/gd32f4xx_rtc.h	40;"	d
RTC_BKP1	gd32f4xx/include/gd32f4xx_rtc.h	41;"	d
RTC_BKP10	gd32f4xx/include/gd32f4xx_rtc.h	50;"	d
RTC_BKP11	gd32f4xx/include/gd32f4xx_rtc.h	51;"	d
RTC_BKP12	gd32f4xx/include/gd32f4xx_rtc.h	52;"	d
RTC_BKP13	gd32f4xx/include/gd32f4xx_rtc.h	53;"	d
RTC_BKP14	gd32f4xx/include/gd32f4xx_rtc.h	54;"	d
RTC_BKP15	gd32f4xx/include/gd32f4xx_rtc.h	55;"	d
RTC_BKP16	gd32f4xx/include/gd32f4xx_rtc.h	56;"	d
RTC_BKP17	gd32f4xx/include/gd32f4xx_rtc.h	57;"	d
RTC_BKP18	gd32f4xx/include/gd32f4xx_rtc.h	58;"	d
RTC_BKP19	gd32f4xx/include/gd32f4xx_rtc.h	59;"	d
RTC_BKP2	gd32f4xx/include/gd32f4xx_rtc.h	42;"	d
RTC_BKP3	gd32f4xx/include/gd32f4xx_rtc.h	43;"	d
RTC_BKP4	gd32f4xx/include/gd32f4xx_rtc.h	44;"	d
RTC_BKP5	gd32f4xx/include/gd32f4xx_rtc.h	45;"	d
RTC_BKP6	gd32f4xx/include/gd32f4xx_rtc.h	46;"	d
RTC_BKP7	gd32f4xx/include/gd32f4xx_rtc.h	47;"	d
RTC_BKP8	gd32f4xx/include/gd32f4xx_rtc.h	48;"	d
RTC_BKP9	gd32f4xx/include/gd32f4xx_rtc.h	49;"	d
RTC_CALIBRATION_1HZ	gd32f4xx/include/gd32f4xx_rtc.h	312;"	d
RTC_CALIBRATION_512HZ	gd32f4xx/include/gd32f4xx_rtc.h	311;"	d
RTC_CALIBRATION_PLUS_RESET	gd32f4xx/include/gd32f4xx_rtc.h	399;"	d
RTC_CALIBRATION_PLUS_SET	gd32f4xx/include/gd32f4xx_rtc.h	398;"	d
RTC_CALIBRATION_WINDOW_16S	gd32f4xx/include/gd32f4xx_rtc.h	395;"	d
RTC_CALIBRATION_WINDOW_32S	gd32f4xx/include/gd32f4xx_rtc.h	394;"	d
RTC_CALIBRATION_WINDOW_8S	gd32f4xx/include/gd32f4xx_rtc.h	396;"	d
RTC_COSC	gd32f4xx/include/gd32f4xx_rtc.h	27;"	d
RTC_COSC_COSD	gd32f4xx/include/gd32f4xx_rtc.h	130;"	d
RTC_COSC_COSS	gd32f4xx/include/gd32f4xx_rtc.h	129;"	d
RTC_CTL	gd32f4xx/include/gd32f4xx_rtc.h	23;"	d
RTC_CTL_A1H	gd32f4xx/include/gd32f4xx_rtc.h	95;"	d
RTC_CTL_ALRM0EN	gd32f4xx/include/gd32f4xx_rtc.h	87;"	d
RTC_CTL_ALRM0IE	gd32f4xx/include/gd32f4xx_rtc.h	91;"	d
RTC_CTL_ALRM1EN	gd32f4xx/include/gd32f4xx_rtc.h	88;"	d
RTC_CTL_ALRM1IE	gd32f4xx/include/gd32f4xx_rtc.h	92;"	d
RTC_CTL_BPSHAD	gd32f4xx/include/gd32f4xx_rtc.h	84;"	d
RTC_CTL_CCEN	gd32f4xx/include/gd32f4xx_rtc.h	86;"	d
RTC_CTL_COEN	gd32f4xx/include/gd32f4xx_rtc.h	101;"	d
RTC_CTL_COS	gd32f4xx/include/gd32f4xx_rtc.h	98;"	d
RTC_CTL_CS	gd32f4xx/include/gd32f4xx_rtc.h	85;"	d
RTC_CTL_DSM	gd32f4xx/include/gd32f4xx_rtc.h	97;"	d
RTC_CTL_OPOL	gd32f4xx/include/gd32f4xx_rtc.h	99;"	d
RTC_CTL_OS	gd32f4xx/include/gd32f4xx_rtc.h	100;"	d
RTC_CTL_REFEN	gd32f4xx/include/gd32f4xx_rtc.h	83;"	d
RTC_CTL_S1H	gd32f4xx/include/gd32f4xx_rtc.h	96;"	d
RTC_CTL_TSEG	gd32f4xx/include/gd32f4xx_rtc.h	82;"	d
RTC_CTL_TSEN	gd32f4xx/include/gd32f4xx_rtc.h	90;"	d
RTC_CTL_TSIE	gd32f4xx/include/gd32f4xx_rtc.h	94;"	d
RTC_CTL_WTCS	gd32f4xx/include/gd32f4xx_rtc.h	81;"	d
RTC_CTL_WTEN	gd32f4xx/include/gd32f4xx_rtc.h	89;"	d
RTC_CTL_WTIE	gd32f4xx/include/gd32f4xx_rtc.h	93;"	d
RTC_DATE	gd32f4xx/include/gd32f4xx_rtc.h	22;"	d
RTC_DATE_DAYT	gd32f4xx/include/gd32f4xx_rtc.h	73;"	d
RTC_DATE_DAYU	gd32f4xx/include/gd32f4xx_rtc.h	72;"	d
RTC_DATE_DOW	gd32f4xx/include/gd32f4xx_rtc.h	76;"	d
RTC_DATE_MONT	gd32f4xx/include/gd32f4xx_rtc.h	75;"	d
RTC_DATE_MONU	gd32f4xx/include/gd32f4xx_rtc.h	74;"	d
RTC_DATE_RESET	gd32f4xx/include/gd32f4xx_rtc.h	472;"	d
RTC_DATE_YRT	gd32f4xx/include/gd32f4xx_rtc.h	78;"	d
RTC_DATE_YRU	gd32f4xx/include/gd32f4xx_rtc.h	77;"	d
RTC_DEC	gd32f4xx/include/gd32f4xx_rtc.h	289;"	d
RTC_DTS	gd32f4xx/include/gd32f4xx_rtc.h	34;"	d
RTC_DTS_DAYT	gd32f4xx/include/gd32f4xx_rtc.h	169;"	d
RTC_DTS_DAYU	gd32f4xx/include/gd32f4xx_rtc.h	168;"	d
RTC_DTS_DOW	gd32f4xx/include/gd32f4xx_rtc.h	172;"	d
RTC_DTS_MONT	gd32f4xx/include/gd32f4xx_rtc.h	171;"	d
RTC_DTS_MONU	gd32f4xx/include/gd32f4xx_rtc.h	170;"	d
RTC_FEB	gd32f4xx/include/gd32f4xx_rtc.h	279;"	d
RTC_FLT_2S	gd32f4xx/include/gd32f4xx_rtc.h	414;"	d
RTC_FLT_4S	gd32f4xx/include/gd32f4xx_rtc.h	415;"	d
RTC_FLT_8S	gd32f4xx/include/gd32f4xx_rtc.h	416;"	d
RTC_FLT_EDGE	gd32f4xx/include/gd32f4xx_rtc.h	413;"	d
RTC_FREQ_DIV1024	gd32f4xx/include/gd32f4xx_rtc.h	408;"	d
RTC_FREQ_DIV16384	gd32f4xx/include/gd32f4xx_rtc.h	404;"	d
RTC_FREQ_DIV2048	gd32f4xx/include/gd32f4xx_rtc.h	407;"	d
RTC_FREQ_DIV256	gd32f4xx/include/gd32f4xx_rtc.h	410;"	d
RTC_FREQ_DIV32768	gd32f4xx/include/gd32f4xx_rtc.h	403;"	d
RTC_FREQ_DIV4096	gd32f4xx/include/gd32f4xx_rtc.h	406;"	d
RTC_FREQ_DIV512	gd32f4xx/include/gd32f4xx_rtc.h	409;"	d
RTC_FREQ_DIV8192	gd32f4xx/include/gd32f4xx_rtc.h	405;"	d
RTC_FRIDAY	gd32f4xx/include/gd32f4xx_rtc.h	297;"	d
RTC_HRFC	gd32f4xx/include/gd32f4xx_rtc.h	36;"	d
RTC_HRFC_CMSK	gd32f4xx/include/gd32f4xx_rtc.h	178;"	d
RTC_HRFC_CWND16	gd32f4xx/include/gd32f4xx_rtc.h	179;"	d
RTC_HRFC_CWND8	gd32f4xx/include/gd32f4xx_rtc.h	180;"	d
RTC_HRFC_FREQI	gd32f4xx/include/gd32f4xx_rtc.h	181;"	d
RTC_HRFC_TIMEOUT	gd32f4xx/src/gd32f4xx_rtc.c	18;"	d	file:
RTC_INITM_TIMEOUT	gd32f4xx/src/gd32f4xx_rtc.c	16;"	d	file:
RTC_INT_ALARM0	gd32f4xx/include/gd32f4xx_rtc.h	460;"	d
RTC_INT_ALARM1	gd32f4xx/include/gd32f4xx_rtc.h	461;"	d
RTC_INT_TAMP	gd32f4xx/include/gd32f4xx_rtc.h	462;"	d
RTC_INT_TIMESTAMP	gd32f4xx/include/gd32f4xx_rtc.h	459;"	d
RTC_INT_WAKEUP	gd32f4xx/include/gd32f4xx_rtc.h	463;"	d
RTC_JAN	gd32f4xx/include/gd32f4xx_rtc.h	278;"	d
RTC_JUL	gd32f4xx/include/gd32f4xx_rtc.h	284;"	d
RTC_JUN	gd32f4xx/include/gd32f4xx_rtc.h	283;"	d
RTC_LOCK_KEY	gd32f4xx/include/gd32f4xx_rtc.h	468;"	d
RTC_MAR	gd32f4xx/include/gd32f4xx_rtc.h	280;"	d
RTC_MASKSSC_0_14	gd32f4xx/include/gd32f4xx_rtc.h	441;"	d
RTC_MASKSSC_10_14	gd32f4xx/include/gd32f4xx_rtc.h	451;"	d
RTC_MASKSSC_11_14	gd32f4xx/include/gd32f4xx_rtc.h	452;"	d
RTC_MASKSSC_12_14	gd32f4xx/include/gd32f4xx_rtc.h	453;"	d
RTC_MASKSSC_13_14	gd32f4xx/include/gd32f4xx_rtc.h	454;"	d
RTC_MASKSSC_14	gd32f4xx/include/gd32f4xx_rtc.h	455;"	d
RTC_MASKSSC_1_14	gd32f4xx/include/gd32f4xx_rtc.h	442;"	d
RTC_MASKSSC_2_14	gd32f4xx/include/gd32f4xx_rtc.h	443;"	d
RTC_MASKSSC_3_14	gd32f4xx/include/gd32f4xx_rtc.h	444;"	d
RTC_MASKSSC_4_14	gd32f4xx/include/gd32f4xx_rtc.h	445;"	d
RTC_MASKSSC_5_14	gd32f4xx/include/gd32f4xx_rtc.h	446;"	d
RTC_MASKSSC_6_14	gd32f4xx/include/gd32f4xx_rtc.h	447;"	d
RTC_MASKSSC_7_14	gd32f4xx/include/gd32f4xx_rtc.h	448;"	d
RTC_MASKSSC_8_14	gd32f4xx/include/gd32f4xx_rtc.h	449;"	d
RTC_MASKSSC_9_14	gd32f4xx/include/gd32f4xx_rtc.h	450;"	d
RTC_MASKSSC_NONE	gd32f4xx/include/gd32f4xx_rtc.h	456;"	d
RTC_MAY	gd32f4xx/include/gd32f4xx_rtc.h	282;"	d
RTC_MONDAY	gd32f4xx/include/gd32f4xx_rtc.h	293;"	d
RTC_NOV	gd32f4xx/include/gd32f4xx_rtc.h	288;"	d
RTC_OCT	gd32f4xx/include/gd32f4xx_rtc.h	287;"	d
RTC_OS_ALARM0	gd32f4xx/include/gd32f4xx_rtc.h	307;"	d
RTC_OS_ALARM1	gd32f4xx/include/gd32f4xx_rtc.h	308;"	d
RTC_OS_DISABLE	gd32f4xx/include/gd32f4xx_rtc.h	306;"	d
RTC_OS_WAKEUP	gd32f4xx/include/gd32f4xx_rtc.h	309;"	d
RTC_PM	gd32f4xx/include/gd32f4xx_rtc.h	270;"	d
RTC_PRCH_1C	gd32f4xx/include/gd32f4xx_rtc.h	419;"	d
RTC_PRCH_2C	gd32f4xx/include/gd32f4xx_rtc.h	420;"	d
RTC_PRCH_4C	gd32f4xx/include/gd32f4xx_rtc.h	421;"	d
RTC_PRCH_8C	gd32f4xx/include/gd32f4xx_rtc.h	422;"	d
RTC_PSC	gd32f4xx/include/gd32f4xx_rtc.h	25;"	d
RTC_PSC_FACTOR_A	gd32f4xx/include/gd32f4xx_rtc.h	123;"	d
RTC_PSC_FACTOR_S	gd32f4xx/include/gd32f4xx_rtc.h	122;"	d
RTC_PSC_RESET	gd32f4xx/include/gd32f4xx_rtc.h	474;"	d
RTC_REGISTER_RESET	gd32f4xx/include/gd32f4xx_rtc.h	471;"	d
RTC_RSYNF_TIMEOUT	gd32f4xx/src/gd32f4xx_rtc.c	17;"	d	file:
RTC_SATURDAY	gd32f4xx/include/gd32f4xx_rtc.h	298;"	d
RTC_SEP	gd32f4xx/include/gd32f4xx_rtc.h	286;"	d
RTC_SHIFTCTL	gd32f4xx/include/gd32f4xx_rtc.h	32;"	d
RTC_SHIFTCTL_A1S	gd32f4xx/include/gd32f4xx_rtc.h	156;"	d
RTC_SHIFTCTL_SFS	gd32f4xx/include/gd32f4xx_rtc.h	155;"	d
RTC_SHIFTCTL_TIMEOUT	gd32f4xx/src/gd32f4xx_rtc.c	19;"	d	file:
RTC_SHIFT_ADD1S_RESET	gd32f4xx/include/gd32f4xx_rtc.h	365;"	d
RTC_SHIFT_ADD1S_SET	gd32f4xx/include/gd32f4xx_rtc.h	366;"	d
RTC_SS	gd32f4xx/include/gd32f4xx_rtc.h	31;"	d
RTC_SSTS	gd32f4xx/include/gd32f4xx_rtc.h	35;"	d
RTC_SSTS_SSC	gd32f4xx/include/gd32f4xx_rtc.h	175;"	d
RTC_SS_SSC	gd32f4xx/include/gd32f4xx_rtc.h	152;"	d
RTC_STAT	gd32f4xx/include/gd32f4xx_rtc.h	24;"	d
RTC_STAT_ALRM0F	gd32f4xx/include/gd32f4xx_rtc.h	112;"	d
RTC_STAT_ALRM0WF	gd32f4xx/include/gd32f4xx_rtc.h	104;"	d
RTC_STAT_ALRM1F	gd32f4xx/include/gd32f4xx_rtc.h	113;"	d
RTC_STAT_ALRM1WF	gd32f4xx/include/gd32f4xx_rtc.h	105;"	d
RTC_STAT_INITF	gd32f4xx/include/gd32f4xx_rtc.h	110;"	d
RTC_STAT_INITM	gd32f4xx/include/gd32f4xx_rtc.h	111;"	d
RTC_STAT_RESET	gd32f4xx/include/gd32f4xx_rtc.h	473;"	d
RTC_STAT_RSYNF	gd32f4xx/include/gd32f4xx_rtc.h	109;"	d
RTC_STAT_SCPF	gd32f4xx/include/gd32f4xx_rtc.h	119;"	d
RTC_STAT_SOPF	gd32f4xx/include/gd32f4xx_rtc.h	107;"	d
RTC_STAT_TP0F	gd32f4xx/include/gd32f4xx_rtc.h	117;"	d
RTC_STAT_TP1F	gd32f4xx/include/gd32f4xx_rtc.h	118;"	d
RTC_STAT_TSF	gd32f4xx/include/gd32f4xx_rtc.h	115;"	d
RTC_STAT_TSOVRF	gd32f4xx/include/gd32f4xx_rtc.h	116;"	d
RTC_STAT_WTF	gd32f4xx/include/gd32f4xx_rtc.h	114;"	d
RTC_STAT_WTWF	gd32f4xx/include/gd32f4xx_rtc.h	106;"	d
RTC_STAT_YCM	gd32f4xx/include/gd32f4xx_rtc.h	108;"	d
RTC_SUNDAY	gd32f4xx/include/gd32f4xx_rtc.h	299;"	d
RTC_TAMP	gd32f4xx/include/gd32f4xx_rtc.h	37;"	d
RTC_TAMPER0	gd32f4xx/include/gd32f4xx_rtc.h	424;"	d
RTC_TAMPER1	gd32f4xx/include/gd32f4xx_rtc.h	425;"	d
RTC_TAMPER_TRIGGER_EDGE_FALLING	gd32f4xx/include/gd32f4xx_rtc.h	428;"	d
RTC_TAMPER_TRIGGER_EDGE_RISING	gd32f4xx/include/gd32f4xx_rtc.h	427;"	d
RTC_TAMPER_TRIGGER_LEVEL_HIGH	gd32f4xx/include/gd32f4xx_rtc.h	430;"	d
RTC_TAMPER_TRIGGER_LEVEL_LOW	gd32f4xx/include/gd32f4xx_rtc.h	429;"	d
RTC_TAMPER_TRIGGER_POS	gd32f4xx/include/gd32f4xx_rtc.h	432;"	d
RTC_TAMP_AOT	gd32f4xx/include/gd32f4xx_rtc.h	196;"	d
RTC_TAMP_DISPU	gd32f4xx/include/gd32f4xx_rtc.h	193;"	d
RTC_TAMP_FLT	gd32f4xx/include/gd32f4xx_rtc.h	191;"	d
RTC_TAMP_FREQ	gd32f4xx/include/gd32f4xx_rtc.h	190;"	d
RTC_TAMP_PRCH	gd32f4xx/include/gd32f4xx_rtc.h	192;"	d
RTC_TAMP_TP0EG	gd32f4xx/include/gd32f4xx_rtc.h	185;"	d
RTC_TAMP_TP0EN	gd32f4xx/include/gd32f4xx_rtc.h	184;"	d
RTC_TAMP_TP0SEL	gd32f4xx/include/gd32f4xx_rtc.h	194;"	d
RTC_TAMP_TP1EG	gd32f4xx/include/gd32f4xx_rtc.h	188;"	d
RTC_TAMP_TP1EN	gd32f4xx/include/gd32f4xx_rtc.h	187;"	d
RTC_TAMP_TPIE	gd32f4xx/include/gd32f4xx_rtc.h	186;"	d
RTC_TAMP_TPTS	gd32f4xx/include/gd32f4xx_rtc.h	189;"	d
RTC_TAMP_TSSEL	gd32f4xx/include/gd32f4xx_rtc.h	195;"	d
RTC_THURSDAY	gd32f4xx/include/gd32f4xx_rtc.h	296;"	d
RTC_TIME	gd32f4xx/include/gd32f4xx_rtc.h	21;"	d
RTC_TIMESTAMP_FALLING_EDGE	gd32f4xx/include/gd32f4xx_rtc.h	324;"	d
RTC_TIMESTAMP_RISING_EDGE	gd32f4xx/include/gd32f4xx_rtc.h	323;"	d
RTC_TIME_HRT	gd32f4xx/include/gd32f4xx_rtc.h	68;"	d
RTC_TIME_HRU	gd32f4xx/include/gd32f4xx_rtc.h	67;"	d
RTC_TIME_MNT	gd32f4xx/include/gd32f4xx_rtc.h	66;"	d
RTC_TIME_MNU	gd32f4xx/include/gd32f4xx_rtc.h	65;"	d
RTC_TIME_PM	gd32f4xx/include/gd32f4xx_rtc.h	69;"	d
RTC_TIME_SCT	gd32f4xx/include/gd32f4xx_rtc.h	64;"	d
RTC_TIME_SCU	gd32f4xx/include/gd32f4xx_rtc.h	63;"	d
RTC_TTS	gd32f4xx/include/gd32f4xx_rtc.h	33;"	d
RTC_TTS_HRT	gd32f4xx/include/gd32f4xx_rtc.h	164;"	d
RTC_TTS_HRU	gd32f4xx/include/gd32f4xx_rtc.h	163;"	d
RTC_TTS_MNT	gd32f4xx/include/gd32f4xx_rtc.h	162;"	d
RTC_TTS_MNU	gd32f4xx/include/gd32f4xx_rtc.h	161;"	d
RTC_TTS_PM	gd32f4xx/include/gd32f4xx_rtc.h	165;"	d
RTC_TTS_SCT	gd32f4xx/include/gd32f4xx_rtc.h	160;"	d
RTC_TTS_SCU	gd32f4xx/include/gd32f4xx_rtc.h	159;"	d
RTC_TUESDAY	gd32f4xx/include/gd32f4xx_rtc.h	294;"	d
RTC_UNLOCK_KEY1	gd32f4xx/include/gd32f4xx_rtc.h	466;"	d
RTC_UNLOCK_KEY2	gd32f4xx/include/gd32f4xx_rtc.h	467;"	d
RTC_WAKEUP_HIGH	gd32f4xx/include/gd32f4xx_rtc.h	317;"	d
RTC_WAKEUP_LOW	gd32f4xx/include/gd32f4xx_rtc.h	318;"	d
RTC_WEDSDAY	gd32f4xx/include/gd32f4xx_rtc.h	295;"	d
RTC_WPK	gd32f4xx/include/gd32f4xx_rtc.h	30;"	d
RTC_WPK_WPK	gd32f4xx/include/gd32f4xx_rtc.h	149;"	d
RTC_WTWF_TIMEOUT	gd32f4xx/src/gd32f4xx_rtc.c	15;"	d	file:
RTC_WUT	gd32f4xx/include/gd32f4xx_rtc.h	26;"	d
RTC_WUT_RESET	gd32f4xx/include/gd32f4xx_rtc.h	475;"	d
RTC_WUT_WTRV	gd32f4xx/include/gd32f4xx_rtc.h	126;"	d
RXDESC_BUFFER_1_ADDR	gd32f4xx/include/gd32f4xx_enet.h	/^    RXDESC_BUFFER_1_ADDR                                                            \/*!< receive frame buffer 1 address *\/$/;"	e	enum:__anon48
RXDESC_BUFFER_1_SIZE	gd32f4xx/include/gd32f4xx_enet.h	/^    RXDESC_BUFFER_1_SIZE,                                                           \/*!< receive buffer 1 size *\/$/;"	e	enum:__anon48
RXDESC_BUFFER_2_SIZE	gd32f4xx/include/gd32f4xx_enet.h	/^    RXDESC_BUFFER_2_SIZE,                                                           \/*!< receive buffer 2 size *\/$/;"	e	enum:__anon48
RXDESC_FRAME_LENGTH	gd32f4xx/include/gd32f4xx_enet.h	/^    RXDESC_FRAME_LENGTH,                                                            \/*!< the byte length of the received frame that was transferred to the buffer *\/$/;"	e	enum:__anon48
SADDR0_ADDFORMAT	gd32f4xx/include/gd32f4xx_i2c.h	240;"	d
SCB_LPM_DEEPSLEEP	gd32f4xx/include/gd32f4xx_misc.h	41;"	d
SCB_LPM_SLEEP_EXIT_ISR	gd32f4xx/include/gd32f4xx_misc.h	40;"	d
SCB_LPM_WAKE_BY_ALL_INT	gd32f4xx/include/gd32f4xx_misc.h	42;"	d
SCB_SCR_SEVONPEND	gd32f4xx/include/gd32f4xx_misc.h	38;"	d
SCB_SCR_SLEEPDEEP	gd32f4xx/include/gd32f4xx_misc.h	37;"	d
SCB_SCR_SLEEPONEXIT	gd32f4xx/include/gd32f4xx_misc.h	36;"	d
SDARI_ARINTV_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	88;"	d	file:
SDCMD_CMD	gd32f4xx/include/gd32f4xx_exmc.h	521;"	d
SDCMD_MRC_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	86;"	d	file:
SDCMD_NARF	gd32f4xx/include/gd32f4xx_exmc.h	503;"	d
SDCMD_NARF_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	85;"	d	file:
SDCTL_BRSTRD_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	76;"	d	file:
SDCTL_CAW	gd32f4xx/include/gd32f4xx_exmc.h	496;"	d
SDCTL_CL	gd32f4xx/include/gd32f4xx_exmc.h	478;"	d
SDCTL_PIPED	gd32f4xx/include/gd32f4xx_exmc.h	466;"	d
SDCTL_RAW	gd32f4xx/include/gd32f4xx_exmc.h	490;"	d
SDCTL_SDCLK	gd32f4xx/include/gd32f4xx_exmc.h	472;"	d
SDCTL_SDW	gd32f4xx/include/gd32f4xx_exmc.h	484;"	d
SDCTL_WPEN_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	75;"	d	file:
SDIO	gd32f4xx/include/gd32f4xx_sdio.h	18;"	d
SDIO_BUSMODE_1BIT	gd32f4xx/include/gd32f4xx_sdio.h	215;"	d
SDIO_BUSMODE_4BIT	gd32f4xx/include/gd32f4xx_sdio.h	216;"	d
SDIO_BUSMODE_8BIT	gd32f4xx/include/gd32f4xx_sdio.h	217;"	d
SDIO_CLKCTL	gd32f4xx/include/gd32f4xx_sdio.h	22;"	d
SDIO_CLKCTL_BUSMODE	gd32f4xx/include/gd32f4xx_sdio.h	49;"	d
SDIO_CLKCTL_CLKBYP	gd32f4xx/include/gd32f4xx_sdio.h	48;"	d
SDIO_CLKCTL_CLKEDGE	gd32f4xx/include/gd32f4xx_sdio.h	50;"	d
SDIO_CLKCTL_CLKEN	gd32f4xx/include/gd32f4xx_sdio.h	46;"	d
SDIO_CLKCTL_CLKPWRSAV	gd32f4xx/include/gd32f4xx_sdio.h	47;"	d
SDIO_CLKCTL_DIV	gd32f4xx/include/gd32f4xx_sdio.h	45;"	d
SDIO_CLKCTL_DIV8	gd32f4xx/include/gd32f4xx_sdio.h	52;"	d
SDIO_CLKCTL_HWCLKEN	gd32f4xx/include/gd32f4xx_sdio.h	51;"	d
SDIO_CLOCKBYPASS_DISABLE	gd32f4xx/include/gd32f4xx_sdio.h	224;"	d
SDIO_CLOCKBYPASS_ENABLE	gd32f4xx/include/gd32f4xx_sdio.h	225;"	d
SDIO_CLOCKPWRSAVE_DISABLE	gd32f4xx/include/gd32f4xx_sdio.h	228;"	d
SDIO_CLOCKPWRSAVE_ENABLE	gd32f4xx/include/gd32f4xx_sdio.h	229;"	d
SDIO_CMDAGMT	gd32f4xx/include/gd32f4xx_sdio.h	23;"	d
SDIO_CMDAGMT_CMDAGMT	gd32f4xx/include/gd32f4xx_sdio.h	55;"	d
SDIO_CMDCTL	gd32f4xx/include/gd32f4xx_sdio.h	24;"	d
SDIO_CMDCTL_ATAEN	gd32f4xx/include/gd32f4xx_sdio.h	66;"	d
SDIO_CMDCTL_CMDIDX	gd32f4xx/include/gd32f4xx_sdio.h	58;"	d
SDIO_CMDCTL_CMDRESP	gd32f4xx/include/gd32f4xx_sdio.h	59;"	d
SDIO_CMDCTL_CSMEN	gd32f4xx/include/gd32f4xx_sdio.h	62;"	d
SDIO_CMDCTL_ENCMDC	gd32f4xx/include/gd32f4xx_sdio.h	64;"	d
SDIO_CMDCTL_INTWAIT	gd32f4xx/include/gd32f4xx_sdio.h	60;"	d
SDIO_CMDCTL_NINTEN	gd32f4xx/include/gd32f4xx_sdio.h	65;"	d
SDIO_CMDCTL_SUSPEND	gd32f4xx/include/gd32f4xx_sdio.h	63;"	d
SDIO_CMDCTL_WAITDEND	gd32f4xx/include/gd32f4xx_sdio.h	61;"	d
SDIO_DATABLOCKSIZE_1024BYTES	gd32f4xx/include/gd32f4xx_sdio.h	259;"	d
SDIO_DATABLOCKSIZE_128BYTES	gd32f4xx/include/gd32f4xx_sdio.h	256;"	d
SDIO_DATABLOCKSIZE_16384BYTES	gd32f4xx/include/gd32f4xx_sdio.h	263;"	d
SDIO_DATABLOCKSIZE_16BYTES	gd32f4xx/include/gd32f4xx_sdio.h	253;"	d
SDIO_DATABLOCKSIZE_1BYTE	gd32f4xx/include/gd32f4xx_sdio.h	249;"	d
SDIO_DATABLOCKSIZE_2048BYTES	gd32f4xx/include/gd32f4xx_sdio.h	260;"	d
SDIO_DATABLOCKSIZE_256BYTES	gd32f4xx/include/gd32f4xx_sdio.h	257;"	d
SDIO_DATABLOCKSIZE_2BYTES	gd32f4xx/include/gd32f4xx_sdio.h	250;"	d
SDIO_DATABLOCKSIZE_32BYTES	gd32f4xx/include/gd32f4xx_sdio.h	254;"	d
SDIO_DATABLOCKSIZE_4096BYTES	gd32f4xx/include/gd32f4xx_sdio.h	261;"	d
SDIO_DATABLOCKSIZE_4BYTES	gd32f4xx/include/gd32f4xx_sdio.h	251;"	d
SDIO_DATABLOCKSIZE_512BYTES	gd32f4xx/include/gd32f4xx_sdio.h	258;"	d
SDIO_DATABLOCKSIZE_64BYTES	gd32f4xx/include/gd32f4xx_sdio.h	255;"	d
SDIO_DATABLOCKSIZE_8192BYTES	gd32f4xx/include/gd32f4xx_sdio.h	262;"	d
SDIO_DATABLOCKSIZE_8BYTES	gd32f4xx/include/gd32f4xx_sdio.h	252;"	d
SDIO_DATACNT	gd32f4xx/include/gd32f4xx_sdio.h	33;"	d
SDIO_DATACTL	gd32f4xx/include/gd32f4xx_sdio.h	32;"	d
SDIO_DATACTL_BLKSZ	gd32f4xx/include/gd32f4xx_sdio.h	79;"	d
SDIO_DATACTL_DATADIR	gd32f4xx/include/gd32f4xx_sdio.h	76;"	d
SDIO_DATACTL_DATAEN	gd32f4xx/include/gd32f4xx_sdio.h	75;"	d
SDIO_DATACTL_DMAEN	gd32f4xx/include/gd32f4xx_sdio.h	78;"	d
SDIO_DATACTL_IOEN	gd32f4xx/include/gd32f4xx_sdio.h	83;"	d
SDIO_DATACTL_RWEN	gd32f4xx/include/gd32f4xx_sdio.h	80;"	d
SDIO_DATACTL_RWSTOP	gd32f4xx/include/gd32f4xx_sdio.h	81;"	d
SDIO_DATACTL_RWTYPE	gd32f4xx/include/gd32f4xx_sdio.h	82;"	d
SDIO_DATACTL_TRANSMOD	gd32f4xx/include/gd32f4xx_sdio.h	77;"	d
SDIO_DATALEN	gd32f4xx/include/gd32f4xx_sdio.h	31;"	d
SDIO_DATALEN_DATALEN	gd32f4xx/include/gd32f4xx_sdio.h	72;"	d
SDIO_DATATO	gd32f4xx/include/gd32f4xx_sdio.h	30;"	d
SDIO_DATATO_DATATO	gd32f4xx/include/gd32f4xx_sdio.h	69;"	d
SDIO_FIFO	gd32f4xx/include/gd32f4xx_sdio.h	38;"	d
SDIO_FIFOCNT	gd32f4xx/include/gd32f4xx_sdio.h	37;"	d
SDIO_FIFO_FIFODT	gd32f4xx/include/gd32f4xx_sdio.h	153;"	d
SDIO_FLAG_ATAEND	gd32f4xx/include/gd32f4xx_sdio.h	180;"	d
SDIO_FLAG_CCRCERR	gd32f4xx/include/gd32f4xx_sdio.h	157;"	d
SDIO_FLAG_CMDRECV	gd32f4xx/include/gd32f4xx_sdio.h	163;"	d
SDIO_FLAG_CMDRUN	gd32f4xx/include/gd32f4xx_sdio.h	168;"	d
SDIO_FLAG_CMDSEND	gd32f4xx/include/gd32f4xx_sdio.h	164;"	d
SDIO_FLAG_CMDTMOUT	gd32f4xx/include/gd32f4xx_sdio.h	159;"	d
SDIO_FLAG_DTBLKEND	gd32f4xx/include/gd32f4xx_sdio.h	167;"	d
SDIO_FLAG_DTCRCERR	gd32f4xx/include/gd32f4xx_sdio.h	158;"	d
SDIO_FLAG_DTEND	gd32f4xx/include/gd32f4xx_sdio.h	165;"	d
SDIO_FLAG_DTTMOUT	gd32f4xx/include/gd32f4xx_sdio.h	160;"	d
SDIO_FLAG_RFE	gd32f4xx/include/gd32f4xx_sdio.h	176;"	d
SDIO_FLAG_RFF	gd32f4xx/include/gd32f4xx_sdio.h	174;"	d
SDIO_FLAG_RFH	gd32f4xx/include/gd32f4xx_sdio.h	172;"	d
SDIO_FLAG_RXDTVAL	gd32f4xx/include/gd32f4xx_sdio.h	178;"	d
SDIO_FLAG_RXORE	gd32f4xx/include/gd32f4xx_sdio.h	162;"	d
SDIO_FLAG_RXRUN	gd32f4xx/include/gd32f4xx_sdio.h	170;"	d
SDIO_FLAG_SDIOINT	gd32f4xx/include/gd32f4xx_sdio.h	179;"	d
SDIO_FLAG_STBITE	gd32f4xx/include/gd32f4xx_sdio.h	166;"	d
SDIO_FLAG_TFE	gd32f4xx/include/gd32f4xx_sdio.h	175;"	d
SDIO_FLAG_TFF	gd32f4xx/include/gd32f4xx_sdio.h	173;"	d
SDIO_FLAG_TFH	gd32f4xx/include/gd32f4xx_sdio.h	171;"	d
SDIO_FLAG_TXDTVAL	gd32f4xx/include/gd32f4xx_sdio.h	177;"	d
SDIO_FLAG_TXRUN	gd32f4xx/include/gd32f4xx_sdio.h	169;"	d
SDIO_FLAG_TXURE	gd32f4xx/include/gd32f4xx_sdio.h	161;"	d
SDIO_INTC	gd32f4xx/include/gd32f4xx_sdio.h	35;"	d
SDIO_INTC_ATAENDC	gd32f4xx/include/gd32f4xx_sdio.h	124;"	d
SDIO_INTC_CCRCERRC	gd32f4xx/include/gd32f4xx_sdio.h	112;"	d
SDIO_INTC_CMDRECVC	gd32f4xx/include/gd32f4xx_sdio.h	118;"	d
SDIO_INTC_CMDSENDC	gd32f4xx/include/gd32f4xx_sdio.h	119;"	d
SDIO_INTC_CMDTMOUTC	gd32f4xx/include/gd32f4xx_sdio.h	114;"	d
SDIO_INTC_DTBLKENDC	gd32f4xx/include/gd32f4xx_sdio.h	122;"	d
SDIO_INTC_DTCRCERRC	gd32f4xx/include/gd32f4xx_sdio.h	113;"	d
SDIO_INTC_DTENDC	gd32f4xx/include/gd32f4xx_sdio.h	120;"	d
SDIO_INTC_DTTMOUTC	gd32f4xx/include/gd32f4xx_sdio.h	115;"	d
SDIO_INTC_RXOREC	gd32f4xx/include/gd32f4xx_sdio.h	117;"	d
SDIO_INTC_SDIOINTC	gd32f4xx/include/gd32f4xx_sdio.h	123;"	d
SDIO_INTC_STBITEC	gd32f4xx/include/gd32f4xx_sdio.h	121;"	d
SDIO_INTC_TXUREC	gd32f4xx/include/gd32f4xx_sdio.h	116;"	d
SDIO_INTEN	gd32f4xx/include/gd32f4xx_sdio.h	36;"	d
SDIO_INTEN_ATAENDIE	gd32f4xx/include/gd32f4xx_sdio.h	150;"	d
SDIO_INTEN_CCRCERRIE	gd32f4xx/include/gd32f4xx_sdio.h	127;"	d
SDIO_INTEN_CMDRECVIE	gd32f4xx/include/gd32f4xx_sdio.h	133;"	d
SDIO_INTEN_CMDRUNIE	gd32f4xx/include/gd32f4xx_sdio.h	138;"	d
SDIO_INTEN_CMDSENDIE	gd32f4xx/include/gd32f4xx_sdio.h	134;"	d
SDIO_INTEN_CMDTMOUTIE	gd32f4xx/include/gd32f4xx_sdio.h	129;"	d
SDIO_INTEN_DTBLKENDIE	gd32f4xx/include/gd32f4xx_sdio.h	137;"	d
SDIO_INTEN_DTCRCERRIE	gd32f4xx/include/gd32f4xx_sdio.h	128;"	d
SDIO_INTEN_DTENDIE	gd32f4xx/include/gd32f4xx_sdio.h	135;"	d
SDIO_INTEN_DTTMOUTIE	gd32f4xx/include/gd32f4xx_sdio.h	130;"	d
SDIO_INTEN_RFEIE	gd32f4xx/include/gd32f4xx_sdio.h	146;"	d
SDIO_INTEN_RFFIE	gd32f4xx/include/gd32f4xx_sdio.h	144;"	d
SDIO_INTEN_RFHIE	gd32f4xx/include/gd32f4xx_sdio.h	142;"	d
SDIO_INTEN_RXDTVALIE	gd32f4xx/include/gd32f4xx_sdio.h	148;"	d
SDIO_INTEN_RXOREIE	gd32f4xx/include/gd32f4xx_sdio.h	132;"	d
SDIO_INTEN_RXRUNIE	gd32f4xx/include/gd32f4xx_sdio.h	140;"	d
SDIO_INTEN_SDIOINTIE	gd32f4xx/include/gd32f4xx_sdio.h	149;"	d
SDIO_INTEN_STBITEIE	gd32f4xx/include/gd32f4xx_sdio.h	136;"	d
SDIO_INTEN_TFEIE	gd32f4xx/include/gd32f4xx_sdio.h	145;"	d
SDIO_INTEN_TFFIE	gd32f4xx/include/gd32f4xx_sdio.h	143;"	d
SDIO_INTEN_TFHIE	gd32f4xx/include/gd32f4xx_sdio.h	141;"	d
SDIO_INTEN_TXDTVALIE	gd32f4xx/include/gd32f4xx_sdio.h	147;"	d
SDIO_INTEN_TXRUNIE	gd32f4xx/include/gd32f4xx_sdio.h	139;"	d
SDIO_INTEN_TXUREIE	gd32f4xx/include/gd32f4xx_sdio.h	131;"	d
SDIO_INT_ATAEND	gd32f4xx/include/gd32f4xx_sdio.h	206;"	d
SDIO_INT_CCRCERR	gd32f4xx/include/gd32f4xx_sdio.h	183;"	d
SDIO_INT_CMDRECV	gd32f4xx/include/gd32f4xx_sdio.h	189;"	d
SDIO_INT_CMDRUN	gd32f4xx/include/gd32f4xx_sdio.h	194;"	d
SDIO_INT_CMDSEND	gd32f4xx/include/gd32f4xx_sdio.h	190;"	d
SDIO_INT_CMDTMOUT	gd32f4xx/include/gd32f4xx_sdio.h	185;"	d
SDIO_INT_DTBLKEND	gd32f4xx/include/gd32f4xx_sdio.h	193;"	d
SDIO_INT_DTCRCERR	gd32f4xx/include/gd32f4xx_sdio.h	184;"	d
SDIO_INT_DTEND	gd32f4xx/include/gd32f4xx_sdio.h	191;"	d
SDIO_INT_DTTMOUT	gd32f4xx/include/gd32f4xx_sdio.h	186;"	d
SDIO_INT_RFE	gd32f4xx/include/gd32f4xx_sdio.h	202;"	d
SDIO_INT_RFF	gd32f4xx/include/gd32f4xx_sdio.h	200;"	d
SDIO_INT_RFH	gd32f4xx/include/gd32f4xx_sdio.h	198;"	d
SDIO_INT_RXDTVAL	gd32f4xx/include/gd32f4xx_sdio.h	204;"	d
SDIO_INT_RXORE	gd32f4xx/include/gd32f4xx_sdio.h	188;"	d
SDIO_INT_RXRUN	gd32f4xx/include/gd32f4xx_sdio.h	196;"	d
SDIO_INT_SDIOINT	gd32f4xx/include/gd32f4xx_sdio.h	205;"	d
SDIO_INT_STBITE	gd32f4xx/include/gd32f4xx_sdio.h	192;"	d
SDIO_INT_TFE	gd32f4xx/include/gd32f4xx_sdio.h	201;"	d
SDIO_INT_TFF	gd32f4xx/include/gd32f4xx_sdio.h	199;"	d
SDIO_INT_TFH	gd32f4xx/include/gd32f4xx_sdio.h	197;"	d
SDIO_INT_TXDTVAL	gd32f4xx/include/gd32f4xx_sdio.h	203;"	d
SDIO_INT_TXRUN	gd32f4xx/include/gd32f4xx_sdio.h	195;"	d
SDIO_INT_TXURE	gd32f4xx/include/gd32f4xx_sdio.h	187;"	d
SDIO_POWER_OFF	gd32f4xx/include/gd32f4xx_sdio.h	210;"	d
SDIO_POWER_ON	gd32f4xx/include/gd32f4xx_sdio.h	211;"	d
SDIO_PWRCTL	gd32f4xx/include/gd32f4xx_sdio.h	21;"	d
SDIO_PWRCTL_PWRCTL	gd32f4xx/include/gd32f4xx_sdio.h	42;"	d
SDIO_READWAITTYPE_CLK	gd32f4xx/include/gd32f4xx_sdio.h	275;"	d
SDIO_READWAITTYPE_DAT2	gd32f4xx/include/gd32f4xx_sdio.h	274;"	d
SDIO_RESP0	gd32f4xx/include/gd32f4xx_sdio.h	26;"	d
SDIO_RESP1	gd32f4xx/include/gd32f4xx_sdio.h	27;"	d
SDIO_RESP2	gd32f4xx/include/gd32f4xx_sdio.h	28;"	d
SDIO_RESP3	gd32f4xx/include/gd32f4xx_sdio.h	29;"	d
SDIO_RESPONSE0	gd32f4xx/include/gd32f4xx_sdio.h	242;"	d
SDIO_RESPONSE1	gd32f4xx/include/gd32f4xx_sdio.h	243;"	d
SDIO_RESPONSE2	gd32f4xx/include/gd32f4xx_sdio.h	244;"	d
SDIO_RESPONSE3	gd32f4xx/include/gd32f4xx_sdio.h	245;"	d
SDIO_RESPONSETYPE_LONG	gd32f4xx/include/gd32f4xx_sdio.h	235;"	d
SDIO_RESPONSETYPE_NO	gd32f4xx/include/gd32f4xx_sdio.h	233;"	d
SDIO_RESPONSETYPE_SHORT	gd32f4xx/include/gd32f4xx_sdio.h	234;"	d
SDIO_RSPCMDIDX	gd32f4xx/include/gd32f4xx_sdio.h	25;"	d
SDIO_SDIOCLKEDGE_FALLING	gd32f4xx/include/gd32f4xx_sdio.h	221;"	d
SDIO_SDIOCLKEDGE_RISING	gd32f4xx/include/gd32f4xx_sdio.h	220;"	d
SDIO_STAT	gd32f4xx/include/gd32f4xx_sdio.h	34;"	d
SDIO_STAT_ATAEND	gd32f4xx/include/gd32f4xx_sdio.h	109;"	d
SDIO_STAT_CCRCERR	gd32f4xx/include/gd32f4xx_sdio.h	86;"	d
SDIO_STAT_CMDRECV	gd32f4xx/include/gd32f4xx_sdio.h	92;"	d
SDIO_STAT_CMDRUN	gd32f4xx/include/gd32f4xx_sdio.h	97;"	d
SDIO_STAT_CMDSEND	gd32f4xx/include/gd32f4xx_sdio.h	93;"	d
SDIO_STAT_CMDTMOUT	gd32f4xx/include/gd32f4xx_sdio.h	88;"	d
SDIO_STAT_DTBLKEND	gd32f4xx/include/gd32f4xx_sdio.h	96;"	d
SDIO_STAT_DTCRCERR	gd32f4xx/include/gd32f4xx_sdio.h	87;"	d
SDIO_STAT_DTEND	gd32f4xx/include/gd32f4xx_sdio.h	94;"	d
SDIO_STAT_DTTMOUT	gd32f4xx/include/gd32f4xx_sdio.h	89;"	d
SDIO_STAT_RFE	gd32f4xx/include/gd32f4xx_sdio.h	105;"	d
SDIO_STAT_RFF	gd32f4xx/include/gd32f4xx_sdio.h	103;"	d
SDIO_STAT_RFH	gd32f4xx/include/gd32f4xx_sdio.h	101;"	d
SDIO_STAT_RXDTVAL	gd32f4xx/include/gd32f4xx_sdio.h	107;"	d
SDIO_STAT_RXORE	gd32f4xx/include/gd32f4xx_sdio.h	91;"	d
SDIO_STAT_RXRUN	gd32f4xx/include/gd32f4xx_sdio.h	99;"	d
SDIO_STAT_SDIOINT	gd32f4xx/include/gd32f4xx_sdio.h	108;"	d
SDIO_STAT_STBITE	gd32f4xx/include/gd32f4xx_sdio.h	95;"	d
SDIO_STAT_TFE	gd32f4xx/include/gd32f4xx_sdio.h	104;"	d
SDIO_STAT_TFF	gd32f4xx/include/gd32f4xx_sdio.h	102;"	d
SDIO_STAT_TFH	gd32f4xx/include/gd32f4xx_sdio.h	100;"	d
SDIO_STAT_TXDTVAL	gd32f4xx/include/gd32f4xx_sdio.h	106;"	d
SDIO_STAT_TXRUN	gd32f4xx/include/gd32f4xx_sdio.h	98;"	d
SDIO_STAT_TXURE	gd32f4xx/include/gd32f4xx_sdio.h	90;"	d
SDIO_TRANSDIRECTION_TOCARD	gd32f4xx/include/gd32f4xx_sdio.h	270;"	d
SDIO_TRANSDIRECTION_TOSDIO	gd32f4xx/include/gd32f4xx_sdio.h	271;"	d
SDIO_TRANSMODE_BLOCK	gd32f4xx/include/gd32f4xx_sdio.h	266;"	d
SDIO_TRANSMODE_STREAM	gd32f4xx/include/gd32f4xx_sdio.h	267;"	d
SDIO_WAITTYPE_DATAEND	gd32f4xx/include/gd32f4xx_sdio.h	240;"	d
SDIO_WAITTYPE_INTERRUPT	gd32f4xx/include/gd32f4xx_sdio.h	239;"	d
SDIO_WAITTYPE_NO	gd32f4xx/include/gd32f4xx_sdio.h	238;"	d
SDRAM_DEVICE_SDARI_RESET	gd32f4xx/src/gd32f4xx_exmc.c	36;"	d	file:
SDRAM_DEVICE_SDCMD_RESET	gd32f4xx/src/gd32f4xx_exmc.c	35;"	d	file:
SDRAM_DEVICE_SDCTL_RESET	gd32f4xx/src/gd32f4xx_exmc.c	33;"	d	file:
SDRAM_DEVICE_SDRSCTL_RESET	gd32f4xx/src/gd32f4xx_exmc.c	38;"	d	file:
SDRAM_DEVICE_SDSTAT_RESET	gd32f4xx/src/gd32f4xx_exmc.c	37;"	d	file:
SDRAM_DEVICE_SDTCFG_RESET	gd32f4xx/src/gd32f4xx_exmc.c	34;"	d	file:
SDRSCTL_SDSC	gd32f4xx/include/gd32f4xx_exmc.h	531;"	d
SDRSCTL_SDSC_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	91;"	d	file:
SDRSCTL_SSCR_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	90;"	d	file:
SDSTAT_STA0_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	93;"	d	file:
SDSTAT_STA1_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	94;"	d	file:
SDTCFG_ARFD_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	80;"	d	file:
SDTCFG_RASD_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	79;"	d	file:
SDTCFG_RCD_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	83;"	d	file:
SDTCFG_RPD_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	82;"	d	file:
SDTCFG_WRD_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	81;"	d	file:
SDTCFG_XSRD_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	78;"	d	file:
SEL_HXTAL	gd32f4xx/src/gd32f4xx_rcu.c	15;"	d	file:
SEL_IRC16M	gd32f4xx/src/gd32f4xx_rcu.c	14;"	d	file:
SEL_PLLP	gd32f4xx/src/gd32f4xx_rcu.c	16;"	d	file:
SHIFTCTL_SFS	gd32f4xx/include/gd32f4xx_rtc.h	363;"	d
SINIT_ADRBIT	gd32f4xx/include/gd32f4xx_exmc.h	557;"	d
SINIT_CMDBIT	gd32f4xx/include/gd32f4xx_exmc.h	586;"	d
SINIT_IDL	gd32f4xx/include/gd32f4xx_exmc.h	550;"	d
SMCFG_ETPSC	gd32f4xx/include/gd32f4xx_timer.h	541;"	d
SMCFG_SMC	gd32f4xx/include/gd32f4xx_timer.h	526;"	d
SMCFG_TRGSEL	gd32f4xx/include/gd32f4xx_timer.h	504;"	d
SNCTL_ASYNCWAIT_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	54;"	d	file:
SNCTL_CPS	gd32f4xx/include/gd32f4xx_exmc.h	350;"	d
SNCTL_EXMODEN_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	53;"	d	file:
SNCTL_NRMUX_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	48;"	d	file:
SNCTL_NRTP	gd32f4xx/include/gd32f4xx_exmc.h	363;"	d
SNCTL_NRW	gd32f4xx/include/gd32f4xx_exmc.h	358;"	d
SNCTL_NRWTEN_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	52;"	d	file:
SNCTL_SBRSTEN_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	49;"	d	file:
SNCTL_WRAPEN_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	50;"	d	file:
SNCTL_WREN_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	51;"	d	file:
SNTCFG_AHLD_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	56;"	d	file:
SNTCFG_ASYNCMOD	gd32f4xx/include/gd32f4xx_exmc.h	369;"	d
SNTCFG_BUSLAT_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	58;"	d	file:
SNTCFG_CKDIV	gd32f4xx/include/gd32f4xx_exmc.h	395;"	d
SNTCFG_DLAT	gd32f4xx/include/gd32f4xx_exmc.h	376;"	d
SNTCFG_DSET_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	57;"	d	file:
SPI0	gd32f4xx/include/gd32f4xx_spi.h	18;"	d
SPI1	gd32f4xx/include/gd32f4xx_spi.h	19;"	d
SPI2	gd32f4xx/include/gd32f4xx_spi.h	20;"	d
SPI3	gd32f4xx/include/gd32f4xx_spi.h	21;"	d
SPI4	gd32f4xx/include/gd32f4xx_spi.h	22;"	d
SPI5	gd32f4xx/include/gd32f4xx_spi.h	23;"	d
SPI_BIDIRECTIONAL_RECEIVE	gd32f4xx/include/gd32f4xx_spi.h	139;"	d
SPI_BIDIRECTIONAL_TEANSMIT	gd32f4xx/include/gd32f4xx_spi.h	138;"	d
SPI_CK_PL_HIGH_PH_1EDGE	gd32f4xx/include/gd32f4xx_spi.h	156;"	d
SPI_CK_PL_HIGH_PH_2EDGE	gd32f4xx/include/gd32f4xx_spi.h	158;"	d
SPI_CK_PL_LOW_PH_1EDGE	gd32f4xx/include/gd32f4xx_spi.h	155;"	d
SPI_CK_PL_LOW_PH_2EDGE	gd32f4xx/include/gd32f4xx_spi.h	157;"	d
SPI_CRCPOLY	gd32f4xx/include/gd32f4xx_spi.h	34;"	d
SPI_CRCPOLY_CPR	gd32f4xx/include/gd32f4xx_spi.h	93;"	d
SPI_CRC_RX	gd32f4xx/include/gd32f4xx_spi.h	212;"	d
SPI_CRC_TX	gd32f4xx/include/gd32f4xx_spi.h	211;"	d
SPI_CTL0	gd32f4xx/include/gd32f4xx_spi.h	30;"	d
SPI_CTL0_BDEN	gd32f4xx/include/gd32f4xx_spi.h	67;"	d
SPI_CTL0_BDOEN	gd32f4xx/include/gd32f4xx_spi.h	66;"	d
SPI_CTL0_CKPH	gd32f4xx/include/gd32f4xx_spi.h	54;"	d
SPI_CTL0_CKPL	gd32f4xx/include/gd32f4xx_spi.h	55;"	d
SPI_CTL0_CRCEN	gd32f4xx/include/gd32f4xx_spi.h	65;"	d
SPI_CTL0_CRCNT	gd32f4xx/include/gd32f4xx_spi.h	64;"	d
SPI_CTL0_FF16	gd32f4xx/include/gd32f4xx_spi.h	63;"	d
SPI_CTL0_LF	gd32f4xx/include/gd32f4xx_spi.h	59;"	d
SPI_CTL0_MSTMOD	gd32f4xx/include/gd32f4xx_spi.h	56;"	d
SPI_CTL0_PSC	gd32f4xx/include/gd32f4xx_spi.h	57;"	d
SPI_CTL0_RO	gd32f4xx/include/gd32f4xx_spi.h	62;"	d
SPI_CTL0_SPIEN	gd32f4xx/include/gd32f4xx_spi.h	58;"	d
SPI_CTL0_SWNSS	gd32f4xx/include/gd32f4xx_spi.h	60;"	d
SPI_CTL0_SWNSSEN	gd32f4xx/include/gd32f4xx_spi.h	61;"	d
SPI_CTL1	gd32f4xx/include/gd32f4xx_spi.h	31;"	d
SPI_CTL1_DMAREN	gd32f4xx/include/gd32f4xx_spi.h	70;"	d
SPI_CTL1_DMATEN	gd32f4xx/include/gd32f4xx_spi.h	71;"	d
SPI_CTL1_ERRIE	gd32f4xx/include/gd32f4xx_spi.h	74;"	d
SPI_CTL1_NSSDRV	gd32f4xx/include/gd32f4xx_spi.h	72;"	d
SPI_CTL1_RBNEIE	gd32f4xx/include/gd32f4xx_spi.h	75;"	d
SPI_CTL1_TBEIE	gd32f4xx/include/gd32f4xx_spi.h	76;"	d
SPI_CTL1_TMOD	gd32f4xx/include/gd32f4xx_spi.h	73;"	d
SPI_DATA	gd32f4xx/include/gd32f4xx_spi.h	33;"	d
SPI_DATA_DATA	gd32f4xx/include/gd32f4xx_spi.h	90;"	d
SPI_DMA_RECEIVE	gd32f4xx/include/gd32f4xx_spi.h	208;"	d
SPI_DMA_TRANSMIT	gd32f4xx/include/gd32f4xx_spi.h	207;"	d
SPI_ENDIAN_LSB	gd32f4xx/include/gd32f4xx_spi.h	153;"	d
SPI_ENDIAN_MSB	gd32f4xx/include/gd32f4xx_spi.h	152;"	d
SPI_FLAG_CONFERR	gd32f4xx/include/gd32f4xx_spi.h	228;"	d
SPI_FLAG_CRCERR	gd32f4xx/include/gd32f4xx_spi.h	227;"	d
SPI_FLAG_FERR	gd32f4xx/include/gd32f4xx_spi.h	231;"	d
SPI_FLAG_RBNE	gd32f4xx/include/gd32f4xx_spi.h	225;"	d
SPI_FLAG_RXORERR	gd32f4xx/include/gd32f4xx_spi.h	229;"	d
SPI_FLAG_TBE	gd32f4xx/include/gd32f4xx_spi.h	226;"	d
SPI_FLAG_TRANS	gd32f4xx/include/gd32f4xx_spi.h	230;"	d
SPI_FRAMESIZE_16BIT	gd32f4xx/include/gd32f4xx_spi.h	146;"	d
SPI_FRAMESIZE_8BIT	gd32f4xx/include/gd32f4xx_spi.h	147;"	d
SPI_I2SCTL	gd32f4xx/include/gd32f4xx_spi.h	37;"	d
SPI_I2SCTL_CHLEN	gd32f4xx/include/gd32f4xx_spi.h	102;"	d
SPI_I2SCTL_CKPL	gd32f4xx/include/gd32f4xx_spi.h	104;"	d
SPI_I2SCTL_DTLEN	gd32f4xx/include/gd32f4xx_spi.h	103;"	d
SPI_I2SCTL_I2SEN	gd32f4xx/include/gd32f4xx_spi.h	108;"	d
SPI_I2SCTL_I2SOPMOD	gd32f4xx/include/gd32f4xx_spi.h	107;"	d
SPI_I2SCTL_I2SSEL	gd32f4xx/include/gd32f4xx_spi.h	109;"	d
SPI_I2SCTL_I2SSTD	gd32f4xx/include/gd32f4xx_spi.h	105;"	d
SPI_I2SCTL_PCMSMOD	gd32f4xx/include/gd32f4xx_spi.h	106;"	d
SPI_I2SPSC	gd32f4xx/include/gd32f4xx_spi.h	38;"	d
SPI_I2SPSC_DIV	gd32f4xx/include/gd32f4xx_spi.h	112;"	d
SPI_I2SPSC_MCKOEN	gd32f4xx/include/gd32f4xx_spi.h	114;"	d
SPI_I2SPSC_OF	gd32f4xx/include/gd32f4xx_spi.h	113;"	d
SPI_I2S_INT_ERR	gd32f4xx/include/gd32f4xx_spi.h	221;"	d
SPI_I2S_INT_FERR	gd32f4xx/include/gd32f4xx_spi.h	222;"	d
SPI_I2S_INT_RBNE	gd32f4xx/include/gd32f4xx_spi.h	216;"	d
SPI_I2S_INT_RXORERR	gd32f4xx/include/gd32f4xx_spi.h	217;"	d
SPI_I2S_INT_TBE	gd32f4xx/include/gd32f4xx_spi.h	215;"	d
SPI_INIT_MASK	gd32f4xx/src/gd32f4xx_spi.c	15;"	d	file:
SPI_INT_CONFERR	gd32f4xx/include/gd32f4xx_spi.h	218;"	d
SPI_INT_CRCERR	gd32f4xx/include/gd32f4xx_spi.h	219;"	d
SPI_MASTER	gd32f4xx/include/gd32f4xx_spi.h	135;"	d
SPI_NSS_HARD	gd32f4xx/include/gd32f4xx_spi.h	150;"	d
SPI_NSS_SOFT	gd32f4xx/include/gd32f4xx_spi.h	149;"	d
SPI_PSC_128	gd32f4xx/include/gd32f4xx_spi.h	167;"	d
SPI_PSC_16	gd32f4xx/include/gd32f4xx_spi.h	164;"	d
SPI_PSC_2	gd32f4xx/include/gd32f4xx_spi.h	161;"	d
SPI_PSC_256	gd32f4xx/include/gd32f4xx_spi.h	168;"	d
SPI_PSC_32	gd32f4xx/include/gd32f4xx_spi.h	165;"	d
SPI_PSC_4	gd32f4xx/include/gd32f4xx_spi.h	162;"	d
SPI_PSC_64	gd32f4xx/include/gd32f4xx_spi.h	166;"	d
SPI_PSC_8	gd32f4xx/include/gd32f4xx_spi.h	163;"	d
SPI_QCTL	gd32f4xx/include/gd32f4xx_spi.h	39;"	d
SPI_QCTL_IO23_DRV	gd32f4xx/include/gd32f4xx_spi.h	119;"	d
SPI_QCTL_QMOD	gd32f4xx/include/gd32f4xx_spi.h	117;"	d
SPI_QCTL_QRD	gd32f4xx/include/gd32f4xx_spi.h	118;"	d
SPI_RCRC	gd32f4xx/include/gd32f4xx_spi.h	35;"	d
SPI_RCRC_RCR	gd32f4xx/include/gd32f4xx_spi.h	96;"	d
SPI_SLAVE	gd32f4xx/include/gd32f4xx_spi.h	136;"	d
SPI_STAT	gd32f4xx/include/gd32f4xx_spi.h	32;"	d
SPI_STAT_CONFERR	gd32f4xx/include/gd32f4xx_spi.h	84;"	d
SPI_STAT_CRCERR	gd32f4xx/include/gd32f4xx_spi.h	83;"	d
SPI_STAT_FERR	gd32f4xx/include/gd32f4xx_spi.h	87;"	d
SPI_STAT_I2SCH	gd32f4xx/include/gd32f4xx_spi.h	81;"	d
SPI_STAT_RBNE	gd32f4xx/include/gd32f4xx_spi.h	79;"	d
SPI_STAT_RXORERR	gd32f4xx/include/gd32f4xx_spi.h	85;"	d
SPI_STAT_TBE	gd32f4xx/include/gd32f4xx_spi.h	80;"	d
SPI_STAT_TRANS	gd32f4xx/include/gd32f4xx_spi.h	86;"	d
SPI_STAT_TXURERR	gd32f4xx/include/gd32f4xx_spi.h	82;"	d
SPI_TCRC	gd32f4xx/include/gd32f4xx_spi.h	36;"	d
SPI_TCRC_TCR	gd32f4xx/include/gd32f4xx_spi.h	99;"	d
SPI_TRANSMODE_BDRECEIVE	gd32f4xx/include/gd32f4xx_spi.h	143;"	d
SPI_TRANSMODE_BDTRANSMIT	gd32f4xx/include/gd32f4xx_spi.h	144;"	d
SPI_TRANSMODE_FULLDUPLEX	gd32f4xx/include/gd32f4xx_spi.h	141;"	d
SPI_TRANSMODE_RECEIVEONLY	gd32f4xx/include/gd32f4xx_spi.h	142;"	d
SRCMD_RMODE	gd32f4xx/include/gd32f4xx_exmc.h	592;"	d
SRCMD_RWAITCYCLE_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	96;"	d	file:
SRCMD_WMODE	gd32f4xx/include/gd32f4xx_exmc.h	599;"	d
SSTS_SSC	gd32f4xx/include/gd32f4xx_rtc.h	389;"	d
SS_SSC	gd32f4xx/include/gd32f4xx_rtc.h	360;"	d
STAT0_REG_OFFSET	gd32f4xx/include/gd32f4xx_usart.h	138;"	d
STAT1_REG_OFFSET	gd32f4xx/include/gd32f4xx_usart.h	139;"	d
STAT_REG_OFFSET	gd32f4xx/include/gd32f4xx_can.h	290;"	d
STORE_OPTION	gd32f4xx/include/gd32f4xx_enet.h	/^    STORE_OPTION                    = BIT(4),                                       \/*!< configure the store forward mode related parameters *\/$/;"	e	enum:__anon39
SWCMD_WWAITCYCLE_OFFSET	gd32f4xx/src/gd32f4xx_exmc.c	97;"	d	file:
SYNCCTL_ADCCK	gd32f4xx/include/gd32f4xx_adc.h	301;"	d
SYSCFG	gd32f4xx/include/gd32f4xx_syscfg.h	18;"	d
SYSCFG_BOOTMODE_BOOTLOADER	gd32f4xx/include/gd32f4xx_syscfg.h	68;"	d
SYSCFG_BOOTMODE_EXMC_SDRAM	gd32f4xx/include/gd32f4xx_syscfg.h	71;"	d
SYSCFG_BOOTMODE_EXMC_SRAM	gd32f4xx/include/gd32f4xx_syscfg.h	69;"	d
SYSCFG_BOOTMODE_FLASH	gd32f4xx/include/gd32f4xx_syscfg.h	67;"	d
SYSCFG_BOOTMODE_SRAM	gd32f4xx/include/gd32f4xx_syscfg.h	70;"	d
SYSCFG_CFG0	gd32f4xx/include/gd32f4xx_syscfg.h	21;"	d
SYSCFG_CFG0_BOOT_MODE	gd32f4xx/include/gd32f4xx_syscfg.h	30;"	d
SYSCFG_CFG0_EXMC_SWP	gd32f4xx/include/gd32f4xx_syscfg.h	32;"	d
SYSCFG_CFG0_FMC_SWP	gd32f4xx/include/gd32f4xx_syscfg.h	31;"	d
SYSCFG_CFG1	gd32f4xx/include/gd32f4xx_syscfg.h	22;"	d
SYSCFG_CFG1_ENET_PHY_SEL	gd32f4xx/include/gd32f4xx_syscfg.h	35;"	d
SYSCFG_COMPENSATION_DISABLE	gd32f4xx/include/gd32f4xx_syscfg.h	131;"	d
SYSCFG_COMPENSATION_ENABLE	gd32f4xx/include/gd32f4xx_syscfg.h	130;"	d
SYSCFG_CPSCTL	gd32f4xx/include/gd32f4xx_syscfg.h	27;"	d
SYSCFG_CPSCTL_CPS_EN	gd32f4xx/include/gd32f4xx_syscfg.h	62;"	d
SYSCFG_CPSCTL_CPS_RDY	gd32f4xx/include/gd32f4xx_syscfg.h	63;"	d
SYSCFG_ENET_PHY_MII	gd32f4xx/include/gd32f4xx_syscfg.h	126;"	d
SYSCFG_ENET_PHY_RMII	gd32f4xx/include/gd32f4xx_syscfg.h	127;"	d
SYSCFG_EXMC_SWP_DISABLE	gd32f4xx/include/gd32f4xx_syscfg.h	79;"	d
SYSCFG_EXMC_SWP_ENABLE	gd32f4xx/include/gd32f4xx_syscfg.h	78;"	d
SYSCFG_EXTISS0	gd32f4xx/include/gd32f4xx_syscfg.h	23;"	d
SYSCFG_EXTISS0_EXTI0_SS	gd32f4xx/include/gd32f4xx_syscfg.h	38;"	d
SYSCFG_EXTISS0_EXTI1_SS	gd32f4xx/include/gd32f4xx_syscfg.h	39;"	d
SYSCFG_EXTISS0_EXTI2_SS	gd32f4xx/include/gd32f4xx_syscfg.h	40;"	d
SYSCFG_EXTISS0_EXTI3_SS	gd32f4xx/include/gd32f4xx_syscfg.h	41;"	d
SYSCFG_EXTISS1	gd32f4xx/include/gd32f4xx_syscfg.h	24;"	d
SYSCFG_EXTISS1_EXTI4_SS	gd32f4xx/include/gd32f4xx_syscfg.h	44;"	d
SYSCFG_EXTISS1_EXTI5_SS	gd32f4xx/include/gd32f4xx_syscfg.h	45;"	d
SYSCFG_EXTISS1_EXTI6_SS	gd32f4xx/include/gd32f4xx_syscfg.h	46;"	d
SYSCFG_EXTISS1_EXTI7_SS	gd32f4xx/include/gd32f4xx_syscfg.h	47;"	d
SYSCFG_EXTISS2	gd32f4xx/include/gd32f4xx_syscfg.h	25;"	d
SYSCFG_EXTISS2_EXTI10_SS	gd32f4xx/include/gd32f4xx_syscfg.h	52;"	d
SYSCFG_EXTISS2_EXTI11_SS	gd32f4xx/include/gd32f4xx_syscfg.h	53;"	d
SYSCFG_EXTISS2_EXTI8_SS	gd32f4xx/include/gd32f4xx_syscfg.h	50;"	d
SYSCFG_EXTISS2_EXTI9_SS	gd32f4xx/include/gd32f4xx_syscfg.h	51;"	d
SYSCFG_EXTISS3	gd32f4xx/include/gd32f4xx_syscfg.h	26;"	d
SYSCFG_EXTISS3_EXTI12_SS	gd32f4xx/include/gd32f4xx_syscfg.h	56;"	d
SYSCFG_EXTISS3_EXTI13_SS	gd32f4xx/include/gd32f4xx_syscfg.h	57;"	d
SYSCFG_EXTISS3_EXTI14_SS	gd32f4xx/include/gd32f4xx_syscfg.h	58;"	d
SYSCFG_EXTISS3_EXTI15_SS	gd32f4xx/include/gd32f4xx_syscfg.h	59;"	d
SYSCFG_FMC_SWP_BANK0	gd32f4xx/include/gd32f4xx_syscfg.h	74;"	d
SYSCFG_FMC_SWP_BANK1	gd32f4xx/include/gd32f4xx_syscfg.h	75;"	d
SYSTICK_CLKSOURCE_HCLK	gd32f4xx/include/gd32f4xx_misc.h	46;"	d
SYSTICK_CLKSOURCE_HCLK_DIV8	gd32f4xx/include/gd32f4xx_misc.h	45;"	d
TAMP_FLT	gd32f4xx/include/gd32f4xx_rtc.h	412;"	d
TAMP_FREQ	gd32f4xx/include/gd32f4xx_rtc.h	402;"	d
TAMP_PRCH	gd32f4xx/include/gd32f4xx_rtc.h	418;"	d
TDES0_CM	gd32f4xx/include/gd32f4xx_enet.h	1378;"	d
TDES0_CONT	gd32f4xx/include/gd32f4xx_enet.h	1375;"	d
TDES1_TB1S	gd32f4xx/include/gd32f4xx_enet.h	1385;"	d
TDES1_TB2S	gd32f4xx/include/gd32f4xx_enet.h	1387;"	d
TIMER0	gd32f4xx/include/gd32f4xx_timer.h	18;"	d
TIMER1	gd32f4xx/include/gd32f4xx_timer.h	19;"	d
TIMER10	gd32f4xx/include/gd32f4xx_timer.h	28;"	d
TIMER10_IRMP	gd32f4xx/include/gd32f4xx_timer.h	570;"	d
TIMER10_IRMP_ITI1_RMP	gd32f4xx/include/gd32f4xx_timer.h	234;"	d
TIMER10_ITI1_RMP_GPIO	gd32f4xx/include/gd32f4xx_timer.h	571;"	d
TIMER10_ITI1_RMP_RTC_HXTAL_DIV	gd32f4xx/include/gd32f4xx_timer.h	572;"	d
TIMER11	gd32f4xx/include/gd32f4xx_timer.h	29;"	d
TIMER12	gd32f4xx/include/gd32f4xx_timer.h	30;"	d
TIMER13	gd32f4xx/include/gd32f4xx_timer.h	31;"	d
TIMER1_IRMP	gd32f4xx/include/gd32f4xx_timer.h	556;"	d
TIMER1_IRMP_ITI1_RMP	gd32f4xx/include/gd32f4xx_timer.h	232;"	d
TIMER1_ITI1_RMP_ETHERNET_PTP	gd32f4xx/include/gd32f4xx_timer.h	558;"	d
TIMER1_ITI1_RMP_TIMER7_TRGO	gd32f4xx/include/gd32f4xx_timer.h	557;"	d
TIMER1_ITI1_RMP_USB_FS_SOF	gd32f4xx/include/gd32f4xx_timer.h	559;"	d
TIMER1_ITI1_RMP_USB_HS_SOF	gd32f4xx/include/gd32f4xx_timer.h	560;"	d
TIMER2	gd32f4xx/include/gd32f4xx_timer.h	20;"	d
TIMER3	gd32f4xx/include/gd32f4xx_timer.h	21;"	d
TIMER4	gd32f4xx/include/gd32f4xx_timer.h	22;"	d
TIMER4_CI3_RMP_GPIO	gd32f4xx/include/gd32f4xx_timer.h	564;"	d
TIMER4_CI3_RMP_IRC32K	gd32f4xx/include/gd32f4xx_timer.h	565;"	d
TIMER4_CI3_RMP_LXTAL	gd32f4xx/include/gd32f4xx_timer.h	566;"	d
TIMER4_CI3_RMP_RTC_WAKEUP_INT	gd32f4xx/include/gd32f4xx_timer.h	567;"	d
TIMER4_IRMP	gd32f4xx/include/gd32f4xx_timer.h	563;"	d
TIMER4_IRMP_CI3_RMP	gd32f4xx/include/gd32f4xx_timer.h	233;"	d
TIMER5	gd32f4xx/include/gd32f4xx_timer.h	23;"	d
TIMER6	gd32f4xx/include/gd32f4xx_timer.h	24;"	d
TIMER7	gd32f4xx/include/gd32f4xx_timer.h	25;"	d
TIMER8	gd32f4xx/include/gd32f4xx_timer.h	26;"	d
TIMER9	gd32f4xx/include/gd32f4xx_timer.h	27;"	d
TIMER_BREAK_DISABLE	gd32f4xx/include/gd32f4xx_timer.h	429;"	d
TIMER_BREAK_ENABLE	gd32f4xx/include/gd32f4xx_timer.h	428;"	d
TIMER_BREAK_POLARITY_HIGH	gd32f4xx/include/gd32f4xx_timer.h	414;"	d
TIMER_BREAK_POLARITY_LOW	gd32f4xx/include/gd32f4xx_timer.h	413;"	d
TIMER_CAR	gd32f4xx/include/gd32f4xx_timer.h	45;"	d
TIMER_CAR_CARL16	gd32f4xx/include/gd32f4xx_timer.h	192;"	d
TIMER_CAR_CARL32	gd32f4xx/include/gd32f4xx_timer.h	193;"	d
TIMER_CCHP	gd32f4xx/include/gd32f4xx_timer.h	51;"	d
TIMER_CCHP_BRKEN	gd32f4xx/include/gd32f4xx_timer.h	219;"	d
TIMER_CCHP_BRKP	gd32f4xx/include/gd32f4xx_timer.h	220;"	d
TIMER_CCHP_DTCFG	gd32f4xx/include/gd32f4xx_timer.h	215;"	d
TIMER_CCHP_IOS	gd32f4xx/include/gd32f4xx_timer.h	217;"	d
TIMER_CCHP_OAEN	gd32f4xx/include/gd32f4xx_timer.h	221;"	d
TIMER_CCHP_POEN	gd32f4xx/include/gd32f4xx_timer.h	222;"	d
TIMER_CCHP_PROT	gd32f4xx/include/gd32f4xx_timer.h	216;"	d
TIMER_CCHP_PROT_0	gd32f4xx/include/gd32f4xx_timer.h	423;"	d
TIMER_CCHP_PROT_1	gd32f4xx/include/gd32f4xx_timer.h	424;"	d
TIMER_CCHP_PROT_2	gd32f4xx/include/gd32f4xx_timer.h	425;"	d
TIMER_CCHP_PROT_OFF	gd32f4xx/include/gd32f4xx_timer.h	422;"	d
TIMER_CCHP_ROS	gd32f4xx/include/gd32f4xx_timer.h	218;"	d
TIMER_CCSEL_DISABLE	gd32f4xx/include/gd32f4xx_timer.h	575;"	d
TIMER_CCSEL_ENABLE	gd32f4xx/include/gd32f4xx_timer.h	576;"	d
TIMER_CCXN_DISABLE	gd32f4xx/include/gd32f4xx_timer.h	443;"	d
TIMER_CCXN_ENABLE	gd32f4xx/include/gd32f4xx_timer.h	442;"	d
TIMER_CCX_DISABLE	gd32f4xx/include/gd32f4xx_timer.h	439;"	d
TIMER_CCX_ENABLE	gd32f4xx/include/gd32f4xx_timer.h	438;"	d
TIMER_CFG	gd32f4xx/include/gd32f4xx_timer.h	55;"	d
TIMER_CFG_CHVSEL	gd32f4xx/include/gd32f4xx_timer.h	238;"	d
TIMER_CFG_OUTSEL	gd32f4xx/include/gd32f4xx_timer.h	237;"	d
TIMER_CH0CV	gd32f4xx/include/gd32f4xx_timer.h	47;"	d
TIMER_CH0CV_CH0VAL16	gd32f4xx/include/gd32f4xx_timer.h	199;"	d
TIMER_CH0CV_CH0VAL32	gd32f4xx/include/gd32f4xx_timer.h	200;"	d
TIMER_CH1CV	gd32f4xx/include/gd32f4xx_timer.h	48;"	d
TIMER_CH1CV_CH0VAL16	gd32f4xx/include/gd32f4xx_timer.h	203;"	d
TIMER_CH1CV_CH0VAL32	gd32f4xx/include/gd32f4xx_timer.h	204;"	d
TIMER_CH2CV	gd32f4xx/include/gd32f4xx_timer.h	49;"	d
TIMER_CH2CV_CH0VAL16	gd32f4xx/include/gd32f4xx_timer.h	207;"	d
TIMER_CH2CV_CH0VAL32	gd32f4xx/include/gd32f4xx_timer.h	208;"	d
TIMER_CH3CV	gd32f4xx/include/gd32f4xx_timer.h	50;"	d
TIMER_CH3CV_CH0VAL16	gd32f4xx/include/gd32f4xx_timer.h	211;"	d
TIMER_CH3CV_CH0VAL32	gd32f4xx/include/gd32f4xx_timer.h	212;"	d
TIMER_CHCTL0	gd32f4xx/include/gd32f4xx_timer.h	40;"	d
TIMER_CHCTL0_CH0CAPFLT	gd32f4xx/include/gd32f4xx_timer.h	146;"	d
TIMER_CHCTL0_CH0CAPPSC	gd32f4xx/include/gd32f4xx_timer.h	145;"	d
TIMER_CHCTL0_CH0COMCEN	gd32f4xx/include/gd32f4xx_timer.h	138;"	d
TIMER_CHCTL0_CH0COMCTL	gd32f4xx/include/gd32f4xx_timer.h	137;"	d
TIMER_CHCTL0_CH0COMFEN	gd32f4xx/include/gd32f4xx_timer.h	135;"	d
TIMER_CHCTL0_CH0COMSEN	gd32f4xx/include/gd32f4xx_timer.h	136;"	d
TIMER_CHCTL0_CH0MS	gd32f4xx/include/gd32f4xx_timer.h	134;"	d
TIMER_CHCTL0_CH1CAPFLT	gd32f4xx/include/gd32f4xx_timer.h	148;"	d
TIMER_CHCTL0_CH1CAPPSC	gd32f4xx/include/gd32f4xx_timer.h	147;"	d
TIMER_CHCTL0_CH1COMCEN	gd32f4xx/include/gd32f4xx_timer.h	143;"	d
TIMER_CHCTL0_CH1COMCTL	gd32f4xx/include/gd32f4xx_timer.h	142;"	d
TIMER_CHCTL0_CH1COMFEN	gd32f4xx/include/gd32f4xx_timer.h	140;"	d
TIMER_CHCTL0_CH1COMSEN	gd32f4xx/include/gd32f4xx_timer.h	141;"	d
TIMER_CHCTL0_CH1MS	gd32f4xx/include/gd32f4xx_timer.h	139;"	d
TIMER_CHCTL1	gd32f4xx/include/gd32f4xx_timer.h	41;"	d
TIMER_CHCTL1_CH2CAPFLT	gd32f4xx/include/gd32f4xx_timer.h	164;"	d
TIMER_CHCTL1_CH2CAPPSC	gd32f4xx/include/gd32f4xx_timer.h	163;"	d
TIMER_CHCTL1_CH2COMCEN	gd32f4xx/include/gd32f4xx_timer.h	156;"	d
TIMER_CHCTL1_CH2COMCTL	gd32f4xx/include/gd32f4xx_timer.h	155;"	d
TIMER_CHCTL1_CH2COMFEN	gd32f4xx/include/gd32f4xx_timer.h	153;"	d
TIMER_CHCTL1_CH2COMSEN	gd32f4xx/include/gd32f4xx_timer.h	154;"	d
TIMER_CHCTL1_CH2MS	gd32f4xx/include/gd32f4xx_timer.h	152;"	d
TIMER_CHCTL1_CH3CAPFLT	gd32f4xx/include/gd32f4xx_timer.h	166;"	d
TIMER_CHCTL1_CH3CAPPSC	gd32f4xx/include/gd32f4xx_timer.h	165;"	d
TIMER_CHCTL1_CH3COMCEN	gd32f4xx/include/gd32f4xx_timer.h	161;"	d
TIMER_CHCTL1_CH3COMCTL	gd32f4xx/include/gd32f4xx_timer.h	160;"	d
TIMER_CHCTL1_CH3COMFEN	gd32f4xx/include/gd32f4xx_timer.h	158;"	d
TIMER_CHCTL1_CH3COMSEN	gd32f4xx/include/gd32f4xx_timer.h	159;"	d
TIMER_CHCTL1_CH3MS	gd32f4xx/include/gd32f4xx_timer.h	157;"	d
TIMER_CHCTL2	gd32f4xx/include/gd32f4xx_timer.h	42;"	d
TIMER_CHCTL2_CH0EN	gd32f4xx/include/gd32f4xx_timer.h	169;"	d
TIMER_CHCTL2_CH0NEN	gd32f4xx/include/gd32f4xx_timer.h	171;"	d
TIMER_CHCTL2_CH0NP	gd32f4xx/include/gd32f4xx_timer.h	172;"	d
TIMER_CHCTL2_CH0P	gd32f4xx/include/gd32f4xx_timer.h	170;"	d
TIMER_CHCTL2_CH1EN	gd32f4xx/include/gd32f4xx_timer.h	173;"	d
TIMER_CHCTL2_CH1NEN	gd32f4xx/include/gd32f4xx_timer.h	175;"	d
TIMER_CHCTL2_CH1NP	gd32f4xx/include/gd32f4xx_timer.h	176;"	d
TIMER_CHCTL2_CH1P	gd32f4xx/include/gd32f4xx_timer.h	174;"	d
TIMER_CHCTL2_CH2EN	gd32f4xx/include/gd32f4xx_timer.h	177;"	d
TIMER_CHCTL2_CH2NEN	gd32f4xx/include/gd32f4xx_timer.h	179;"	d
TIMER_CHCTL2_CH2NP	gd32f4xx/include/gd32f4xx_timer.h	180;"	d
TIMER_CHCTL2_CH2P	gd32f4xx/include/gd32f4xx_timer.h	178;"	d
TIMER_CHCTL2_CH3EN	gd32f4xx/include/gd32f4xx_timer.h	181;"	d
TIMER_CHCTL2_CH3P	gd32f4xx/include/gd32f4xx_timer.h	182;"	d
TIMER_CH_0	gd32f4xx/include/gd32f4xx_timer.h	432;"	d
TIMER_CH_1	gd32f4xx/include/gd32f4xx_timer.h	433;"	d
TIMER_CH_2	gd32f4xx/include/gd32f4xx_timer.h	434;"	d
TIMER_CH_3	gd32f4xx/include/gd32f4xx_timer.h	435;"	d
TIMER_CKDIV_DIV1	gd32f4xx/include/gd32f4xx_timer.h	392;"	d
TIMER_CKDIV_DIV2	gd32f4xx/include/gd32f4xx_timer.h	393;"	d
TIMER_CKDIV_DIV4	gd32f4xx/include/gd32f4xx_timer.h	394;"	d
TIMER_CNT	gd32f4xx/include/gd32f4xx_timer.h	43;"	d
TIMER_CNT_CNT16	gd32f4xx/include/gd32f4xx_timer.h	185;"	d
TIMER_CNT_CNT32	gd32f4xx/include/gd32f4xx_timer.h	186;"	d
TIMER_COUNTER_CENTER_BOTH	gd32f4xx/include/gd32f4xx_timer.h	380;"	d
TIMER_COUNTER_CENTER_DOWN	gd32f4xx/include/gd32f4xx_timer.h	378;"	d
TIMER_COUNTER_CENTER_UP	gd32f4xx/include/gd32f4xx_timer.h	379;"	d
TIMER_COUNTER_DOWN	gd32f4xx/include/gd32f4xx_timer.h	388;"	d
TIMER_COUNTER_EDGE	gd32f4xx/include/gd32f4xx_timer.h	377;"	d
TIMER_COUNTER_UP	gd32f4xx/include/gd32f4xx_timer.h	387;"	d
TIMER_CREP	gd32f4xx/include/gd32f4xx_timer.h	46;"	d
TIMER_CREP_CREP	gd32f4xx/include/gd32f4xx_timer.h	196;"	d
TIMER_CTL0	gd32f4xx/include/gd32f4xx_timer.h	34;"	d
TIMER_CTL0_ARSE	gd32f4xx/include/gd32f4xx_timer.h	65;"	d
TIMER_CTL0_CAM	gd32f4xx/include/gd32f4xx_timer.h	64;"	d
TIMER_CTL0_CEN	gd32f4xx/include/gd32f4xx_timer.h	59;"	d
TIMER_CTL0_CKDIV	gd32f4xx/include/gd32f4xx_timer.h	66;"	d
TIMER_CTL0_DIR	gd32f4xx/include/gd32f4xx_timer.h	63;"	d
TIMER_CTL0_SPM	gd32f4xx/include/gd32f4xx_timer.h	62;"	d
TIMER_CTL0_UPDIS	gd32f4xx/include/gd32f4xx_timer.h	60;"	d
TIMER_CTL0_UPS	gd32f4xx/include/gd32f4xx_timer.h	61;"	d
TIMER_CTL1	gd32f4xx/include/gd32f4xx_timer.h	35;"	d
TIMER_CTL1_CCSE	gd32f4xx/include/gd32f4xx_timer.h	69;"	d
TIMER_CTL1_CCUC	gd32f4xx/include/gd32f4xx_timer.h	70;"	d
TIMER_CTL1_DMAS	gd32f4xx/include/gd32f4xx_timer.h	71;"	d
TIMER_CTL1_ISO0	gd32f4xx/include/gd32f4xx_timer.h	74;"	d
TIMER_CTL1_ISO0N	gd32f4xx/include/gd32f4xx_timer.h	75;"	d
TIMER_CTL1_ISO1	gd32f4xx/include/gd32f4xx_timer.h	76;"	d
TIMER_CTL1_ISO1N	gd32f4xx/include/gd32f4xx_timer.h	77;"	d
TIMER_CTL1_ISO2	gd32f4xx/include/gd32f4xx_timer.h	78;"	d
TIMER_CTL1_ISO2N	gd32f4xx/include/gd32f4xx_timer.h	79;"	d
TIMER_CTL1_ISO3	gd32f4xx/include/gd32f4xx_timer.h	80;"	d
TIMER_CTL1_MMC	gd32f4xx/include/gd32f4xx_timer.h	72;"	d
TIMER_CTL1_TI0S	gd32f4xx/include/gd32f4xx_timer.h	73;"	d
TIMER_DMACFG	gd32f4xx/include/gd32f4xx_timer.h	52;"	d
TIMER_DMACFG_DMATA	gd32f4xx/include/gd32f4xx_timer.h	225;"	d
TIMER_DMACFG_DMATA_CAR	gd32f4xx/include/gd32f4xx_timer.h	334;"	d
TIMER_DMACFG_DMATA_CCHP	gd32f4xx/include/gd32f4xx_timer.h	340;"	d
TIMER_DMACFG_DMATA_CH0CV	gd32f4xx/include/gd32f4xx_timer.h	336;"	d
TIMER_DMACFG_DMATA_CH1CV	gd32f4xx/include/gd32f4xx_timer.h	337;"	d
TIMER_DMACFG_DMATA_CH2CV	gd32f4xx/include/gd32f4xx_timer.h	338;"	d
TIMER_DMACFG_DMATA_CH3CV	gd32f4xx/include/gd32f4xx_timer.h	339;"	d
TIMER_DMACFG_DMATA_CHCTL0	gd32f4xx/include/gd32f4xx_timer.h	329;"	d
TIMER_DMACFG_DMATA_CHCTL1	gd32f4xx/include/gd32f4xx_timer.h	330;"	d
TIMER_DMACFG_DMATA_CHCTL2	gd32f4xx/include/gd32f4xx_timer.h	331;"	d
TIMER_DMACFG_DMATA_CNT	gd32f4xx/include/gd32f4xx_timer.h	332;"	d
TIMER_DMACFG_DMATA_CREP	gd32f4xx/include/gd32f4xx_timer.h	335;"	d
TIMER_DMACFG_DMATA_CTL0	gd32f4xx/include/gd32f4xx_timer.h	323;"	d
TIMER_DMACFG_DMATA_CTL1	gd32f4xx/include/gd32f4xx_timer.h	324;"	d
TIMER_DMACFG_DMATA_DMACFG	gd32f4xx/include/gd32f4xx_timer.h	341;"	d
TIMER_DMACFG_DMATA_DMAINTEN	gd32f4xx/include/gd32f4xx_timer.h	326;"	d
TIMER_DMACFG_DMATA_DMATB	gd32f4xx/include/gd32f4xx_timer.h	342;"	d
TIMER_DMACFG_DMATA_INTF	gd32f4xx/include/gd32f4xx_timer.h	327;"	d
TIMER_DMACFG_DMATA_PSC	gd32f4xx/include/gd32f4xx_timer.h	333;"	d
TIMER_DMACFG_DMATA_SMCFG	gd32f4xx/include/gd32f4xx_timer.h	325;"	d
TIMER_DMACFG_DMATA_SWEVG	gd32f4xx/include/gd32f4xx_timer.h	328;"	d
TIMER_DMACFG_DMATC	gd32f4xx/include/gd32f4xx_timer.h	226;"	d
TIMER_DMACFG_DMATC_10TRANSFER	gd32f4xx/include/gd32f4xx_timer.h	355;"	d
TIMER_DMACFG_DMATC_11TRANSFER	gd32f4xx/include/gd32f4xx_timer.h	356;"	d
TIMER_DMACFG_DMATC_12TRANSFER	gd32f4xx/include/gd32f4xx_timer.h	357;"	d
TIMER_DMACFG_DMATC_13TRANSFER	gd32f4xx/include/gd32f4xx_timer.h	358;"	d
TIMER_DMACFG_DMATC_14TRANSFER	gd32f4xx/include/gd32f4xx_timer.h	359;"	d
TIMER_DMACFG_DMATC_15TRANSFER	gd32f4xx/include/gd32f4xx_timer.h	360;"	d
TIMER_DMACFG_DMATC_16TRANSFER	gd32f4xx/include/gd32f4xx_timer.h	361;"	d
TIMER_DMACFG_DMATC_17TRANSFER	gd32f4xx/include/gd32f4xx_timer.h	362;"	d
TIMER_DMACFG_DMATC_18TRANSFER	gd32f4xx/include/gd32f4xx_timer.h	363;"	d
TIMER_DMACFG_DMATC_1TRANSFER	gd32f4xx/include/gd32f4xx_timer.h	346;"	d
TIMER_DMACFG_DMATC_2TRANSFER	gd32f4xx/include/gd32f4xx_timer.h	347;"	d
TIMER_DMACFG_DMATC_3TRANSFER	gd32f4xx/include/gd32f4xx_timer.h	348;"	d
TIMER_DMACFG_DMATC_4TRANSFER	gd32f4xx/include/gd32f4xx_timer.h	349;"	d
TIMER_DMACFG_DMATC_5TRANSFER	gd32f4xx/include/gd32f4xx_timer.h	350;"	d
TIMER_DMACFG_DMATC_6TRANSFER	gd32f4xx/include/gd32f4xx_timer.h	351;"	d
TIMER_DMACFG_DMATC_7TRANSFER	gd32f4xx/include/gd32f4xx_timer.h	352;"	d
TIMER_DMACFG_DMATC_8TRANSFER	gd32f4xx/include/gd32f4xx_timer.h	353;"	d
TIMER_DMACFG_DMATC_9TRANSFER	gd32f4xx/include/gd32f4xx_timer.h	354;"	d
TIMER_DMAINTEN	gd32f4xx/include/gd32f4xx_timer.h	37;"	d
TIMER_DMAINTEN_BRKIE	gd32f4xx/include/gd32f4xx_timer.h	99;"	d
TIMER_DMAINTEN_CH0DEN	gd32f4xx/include/gd32f4xx_timer.h	101;"	d
TIMER_DMAINTEN_CH0IE	gd32f4xx/include/gd32f4xx_timer.h	93;"	d
TIMER_DMAINTEN_CH1DEN	gd32f4xx/include/gd32f4xx_timer.h	102;"	d
TIMER_DMAINTEN_CH1IE	gd32f4xx/include/gd32f4xx_timer.h	94;"	d
TIMER_DMAINTEN_CH2DEN	gd32f4xx/include/gd32f4xx_timer.h	103;"	d
TIMER_DMAINTEN_CH2IE	gd32f4xx/include/gd32f4xx_timer.h	95;"	d
TIMER_DMAINTEN_CH3DEN	gd32f4xx/include/gd32f4xx_timer.h	104;"	d
TIMER_DMAINTEN_CH3IE	gd32f4xx/include/gd32f4xx_timer.h	96;"	d
TIMER_DMAINTEN_CMTDEN	gd32f4xx/include/gd32f4xx_timer.h	105;"	d
TIMER_DMAINTEN_CMTIE	gd32f4xx/include/gd32f4xx_timer.h	97;"	d
TIMER_DMAINTEN_TRGDEN	gd32f4xx/include/gd32f4xx_timer.h	106;"	d
TIMER_DMAINTEN_TRGIE	gd32f4xx/include/gd32f4xx_timer.h	98;"	d
TIMER_DMAINTEN_UPDEN	gd32f4xx/include/gd32f4xx_timer.h	100;"	d
TIMER_DMAINTEN_UPIE	gd32f4xx/include/gd32f4xx_timer.h	92;"	d
TIMER_DMAREQUEST_CHANNELEVENT	gd32f4xx/include/gd32f4xx_timer.h	319;"	d
TIMER_DMAREQUEST_UPDATEEVENT	gd32f4xx/include/gd32f4xx_timer.h	318;"	d
TIMER_DMATB	gd32f4xx/include/gd32f4xx_timer.h	53;"	d
TIMER_DMATB_DMATB	gd32f4xx/include/gd32f4xx_timer.h	229;"	d
TIMER_DMA_CH0D	gd32f4xx/include/gd32f4xx_timer.h	310;"	d
TIMER_DMA_CH1D	gd32f4xx/include/gd32f4xx_timer.h	311;"	d
TIMER_DMA_CH2D	gd32f4xx/include/gd32f4xx_timer.h	312;"	d
TIMER_DMA_CH3D	gd32f4xx/include/gd32f4xx_timer.h	313;"	d
TIMER_DMA_CMTD	gd32f4xx/include/gd32f4xx_timer.h	314;"	d
TIMER_DMA_TRGD	gd32f4xx/include/gd32f4xx_timer.h	315;"	d
TIMER_DMA_UPD	gd32f4xx/include/gd32f4xx_timer.h	309;"	d
TIMER_ENCODER_MODE0	gd32f4xx/include/gd32f4xx_timer.h	528;"	d
TIMER_ENCODER_MODE1	gd32f4xx/include/gd32f4xx_timer.h	529;"	d
TIMER_ENCODER_MODE2	gd32f4xx/include/gd32f4xx_timer.h	530;"	d
TIMER_ETP_FALLING	gd32f4xx/include/gd32f4xx_timer.h	548;"	d
TIMER_ETP_RISING	gd32f4xx/include/gd32f4xx_timer.h	549;"	d
TIMER_EVENT_SRC_BRKG	gd32f4xx/include/gd32f4xx_timer.h	373;"	d
TIMER_EVENT_SRC_CH0G	gd32f4xx/include/gd32f4xx_timer.h	367;"	d
TIMER_EVENT_SRC_CH1G	gd32f4xx/include/gd32f4xx_timer.h	368;"	d
TIMER_EVENT_SRC_CH2G	gd32f4xx/include/gd32f4xx_timer.h	369;"	d
TIMER_EVENT_SRC_CH3G	gd32f4xx/include/gd32f4xx_timer.h	370;"	d
TIMER_EVENT_SRC_CMTG	gd32f4xx/include/gd32f4xx_timer.h	371;"	d
TIMER_EVENT_SRC_TRGG	gd32f4xx/include/gd32f4xx_timer.h	372;"	d
TIMER_EVENT_SRC_UPG	gd32f4xx/include/gd32f4xx_timer.h	366;"	d
TIMER_EXT_TRI_PSC_DIV2	gd32f4xx/include/gd32f4xx_timer.h	543;"	d
TIMER_EXT_TRI_PSC_DIV4	gd32f4xx/include/gd32f4xx_timer.h	544;"	d
TIMER_EXT_TRI_PSC_DIV8	gd32f4xx/include/gd32f4xx_timer.h	545;"	d
TIMER_EXT_TRI_PSC_OFF	gd32f4xx/include/gd32f4xx_timer.h	542;"	d
TIMER_FLAG_BRK	gd32f4xx/include/gd32f4xx_timer.h	302;"	d
TIMER_FLAG_CH0	gd32f4xx/include/gd32f4xx_timer.h	296;"	d
TIMER_FLAG_CH0OF	gd32f4xx/include/gd32f4xx_timer.h	303;"	d
TIMER_FLAG_CH1	gd32f4xx/include/gd32f4xx_timer.h	297;"	d
TIMER_FLAG_CH1OF	gd32f4xx/include/gd32f4xx_timer.h	304;"	d
TIMER_FLAG_CH2	gd32f4xx/include/gd32f4xx_timer.h	298;"	d
TIMER_FLAG_CH2OF	gd32f4xx/include/gd32f4xx_timer.h	305;"	d
TIMER_FLAG_CH3	gd32f4xx/include/gd32f4xx_timer.h	299;"	d
TIMER_FLAG_CH3OF	gd32f4xx/include/gd32f4xx_timer.h	306;"	d
TIMER_FLAG_CMT	gd32f4xx/include/gd32f4xx_timer.h	300;"	d
TIMER_FLAG_TRG	gd32f4xx/include/gd32f4xx_timer.h	301;"	d
TIMER_FLAG_UP	gd32f4xx/include/gd32f4xx_timer.h	295;"	d
TIMER_HALLINTERFACE_DISABLE	gd32f4xx/include/gd32f4xx_timer.h	553;"	d
TIMER_HALLINTERFACE_ENABLE	gd32f4xx/include/gd32f4xx_timer.h	552;"	d
TIMER_IC_POLARITY_BOTH_EDGE	gd32f4xx/include/gd32f4xx_timer.h	490;"	d
TIMER_IC_POLARITY_FALLING	gd32f4xx/include/gd32f4xx_timer.h	489;"	d
TIMER_IC_POLARITY_RISING	gd32f4xx/include/gd32f4xx_timer.h	488;"	d
TIMER_IC_PSC_DIV1	gd32f4xx/include/gd32f4xx_timer.h	498;"	d
TIMER_IC_PSC_DIV2	gd32f4xx/include/gd32f4xx_timer.h	499;"	d
TIMER_IC_PSC_DIV4	gd32f4xx/include/gd32f4xx_timer.h	500;"	d
TIMER_IC_PSC_DIV8	gd32f4xx/include/gd32f4xx_timer.h	501;"	d
TIMER_IC_SELECTION_DIRECTTI	gd32f4xx/include/gd32f4xx_timer.h	493;"	d
TIMER_IC_SELECTION_INDIRECTTI	gd32f4xx/include/gd32f4xx_timer.h	494;"	d
TIMER_IC_SELECTION_ITS	gd32f4xx/include/gd32f4xx_timer.h	495;"	d
TIMER_INTF	gd32f4xx/include/gd32f4xx_timer.h	38;"	d
TIMER_INTF_BRKIF	gd32f4xx/include/gd32f4xx_timer.h	116;"	d
TIMER_INTF_CH0IF	gd32f4xx/include/gd32f4xx_timer.h	110;"	d
TIMER_INTF_CH0OF	gd32f4xx/include/gd32f4xx_timer.h	117;"	d
TIMER_INTF_CH1IF	gd32f4xx/include/gd32f4xx_timer.h	111;"	d
TIMER_INTF_CH1OF	gd32f4xx/include/gd32f4xx_timer.h	118;"	d
TIMER_INTF_CH2IF	gd32f4xx/include/gd32f4xx_timer.h	112;"	d
TIMER_INTF_CH2OF	gd32f4xx/include/gd32f4xx_timer.h	119;"	d
TIMER_INTF_CH3IF	gd32f4xx/include/gd32f4xx_timer.h	113;"	d
TIMER_INTF_CH3OF	gd32f4xx/include/gd32f4xx_timer.h	120;"	d
TIMER_INTF_CMTIF	gd32f4xx/include/gd32f4xx_timer.h	114;"	d
TIMER_INTF_TRGIF	gd32f4xx/include/gd32f4xx_timer.h	115;"	d
TIMER_INTF_UPIF	gd32f4xx/include/gd32f4xx_timer.h	109;"	d
TIMER_INT_BRK	gd32f4xx/include/gd32f4xx_timer.h	292;"	d
TIMER_INT_CH0	gd32f4xx/include/gd32f4xx_timer.h	286;"	d
TIMER_INT_CH1	gd32f4xx/include/gd32f4xx_timer.h	287;"	d
TIMER_INT_CH2	gd32f4xx/include/gd32f4xx_timer.h	288;"	d
TIMER_INT_CH3	gd32f4xx/include/gd32f4xx_timer.h	289;"	d
TIMER_INT_CMT	gd32f4xx/include/gd32f4xx_timer.h	290;"	d
TIMER_INT_TRG	gd32f4xx/include/gd32f4xx_timer.h	291;"	d
TIMER_INT_UP	gd32f4xx/include/gd32f4xx_timer.h	285;"	d
TIMER_IOS_STATE_DISABLE	gd32f4xx/include/gd32f4xx_timer.h	410;"	d
TIMER_IOS_STATE_ENABLE	gd32f4xx/include/gd32f4xx_timer.h	409;"	d
TIMER_IRMP	gd32f4xx/include/gd32f4xx_timer.h	54;"	d
TIMER_MASTER_SLAVE_MODE_DISABLE	gd32f4xx/include/gd32f4xx_timer.h	538;"	d
TIMER_MASTER_SLAVE_MODE_ENABLE	gd32f4xx/include/gd32f4xx_timer.h	537;"	d
TIMER_OCN_IDLE_STATE_HIGH	gd32f4xx/include/gd32f4xx_timer.h	458;"	d
TIMER_OCN_IDLE_STATE_LOW	gd32f4xx/include/gd32f4xx_timer.h	459;"	d
TIMER_OCN_POLARITY_HIGH	gd32f4xx/include/gd32f4xx_timer.h	450;"	d
TIMER_OCN_POLARITY_LOW	gd32f4xx/include/gd32f4xx_timer.h	451;"	d
TIMER_OC_CLEAR_DISABLE	gd32f4xx/include/gd32f4xx_timer.h	481;"	d
TIMER_OC_CLEAR_ENABLE	gd32f4xx/include/gd32f4xx_timer.h	480;"	d
TIMER_OC_FAST_DISABLE	gd32f4xx/include/gd32f4xx_timer.h	477;"	d
TIMER_OC_FAST_ENABLE	gd32f4xx/include/gd32f4xx_timer.h	476;"	d
TIMER_OC_IDLE_STATE_HIGH	gd32f4xx/include/gd32f4xx_timer.h	454;"	d
TIMER_OC_IDLE_STATE_LOW	gd32f4xx/include/gd32f4xx_timer.h	455;"	d
TIMER_OC_MODE_ACTIVE	gd32f4xx/include/gd32f4xx_timer.h	463;"	d
TIMER_OC_MODE_HIGH	gd32f4xx/include/gd32f4xx_timer.h	467;"	d
TIMER_OC_MODE_INACTIVE	gd32f4xx/include/gd32f4xx_timer.h	464;"	d
TIMER_OC_MODE_LOW	gd32f4xx/include/gd32f4xx_timer.h	466;"	d
TIMER_OC_MODE_PWM0	gd32f4xx/include/gd32f4xx_timer.h	468;"	d
TIMER_OC_MODE_PWM1	gd32f4xx/include/gd32f4xx_timer.h	469;"	d
TIMER_OC_MODE_TIMING	gd32f4xx/include/gd32f4xx_timer.h	462;"	d
TIMER_OC_MODE_TOGGLE	gd32f4xx/include/gd32f4xx_timer.h	465;"	d
TIMER_OC_POLARITY_HIGH	gd32f4xx/include/gd32f4xx_timer.h	446;"	d
TIMER_OC_POLARITY_LOW	gd32f4xx/include/gd32f4xx_timer.h	447;"	d
TIMER_OC_SHADOW_DISABLE	gd32f4xx/include/gd32f4xx_timer.h	473;"	d
TIMER_OC_SHADOW_ENABLE	gd32f4xx/include/gd32f4xx_timer.h	472;"	d
TIMER_OPTION	gd32f4xx/include/gd32f4xx_enet.h	/^    TIMER_OPTION                    = BIT(12),                                      \/*!< configure the frame timer related parameters *\/$/;"	e	enum:__anon39
TIMER_OUTAUTO_DISABLE	gd32f4xx/include/gd32f4xx_timer.h	418;"	d
TIMER_OUTAUTO_ENABLE	gd32f4xx/include/gd32f4xx_timer.h	417;"	d
TIMER_OUTSEL_DISABLE	gd32f4xx/include/gd32f4xx_timer.h	579;"	d
TIMER_OUTSEL_ENABLE	gd32f4xx/include/gd32f4xx_timer.h	580;"	d
TIMER_PSC	gd32f4xx/include/gd32f4xx_timer.h	44;"	d
TIMER_PSC_PSC	gd32f4xx/include/gd32f4xx_timer.h	189;"	d
TIMER_PSC_RELOAD_NOW	gd32f4xx/include/gd32f4xx_timer.h	383;"	d
TIMER_PSC_RELOAD_UPDATE	gd32f4xx/include/gd32f4xx_timer.h	384;"	d
TIMER_ROS_STATE_DISABLE	gd32f4xx/include/gd32f4xx_timer.h	406;"	d
TIMER_ROS_STATE_ENABLE	gd32f4xx/include/gd32f4xx_timer.h	405;"	d
TIMER_SLAVE_MODE_DISABLE	gd32f4xx/include/gd32f4xx_timer.h	527;"	d
TIMER_SLAVE_MODE_EVENT	gd32f4xx/include/gd32f4xx_timer.h	533;"	d
TIMER_SLAVE_MODE_EXTERNAL0	gd32f4xx/include/gd32f4xx_timer.h	534;"	d
TIMER_SLAVE_MODE_PAUSE	gd32f4xx/include/gd32f4xx_timer.h	532;"	d
TIMER_SLAVE_MODE_RESTART	gd32f4xx/include/gd32f4xx_timer.h	531;"	d
TIMER_SMCFG	gd32f4xx/include/gd32f4xx_timer.h	36;"	d
TIMER_SMCFG_ETFC	gd32f4xx/include/gd32f4xx_timer.h	86;"	d
TIMER_SMCFG_ETP	gd32f4xx/include/gd32f4xx_timer.h	89;"	d
TIMER_SMCFG_ETPSC	gd32f4xx/include/gd32f4xx_timer.h	87;"	d
TIMER_SMCFG_MSM	gd32f4xx/include/gd32f4xx_timer.h	85;"	d
TIMER_SMCFG_SMC	gd32f4xx/include/gd32f4xx_timer.h	83;"	d
TIMER_SMCFG_SMC1	gd32f4xx/include/gd32f4xx_timer.h	88;"	d
TIMER_SMCFG_TRGS	gd32f4xx/include/gd32f4xx_timer.h	84;"	d
TIMER_SMCFG_TRGSEL_CI0FE0	gd32f4xx/include/gd32f4xx_timer.h	510;"	d
TIMER_SMCFG_TRGSEL_CI0F_ED	gd32f4xx/include/gd32f4xx_timer.h	509;"	d
TIMER_SMCFG_TRGSEL_CI1FE1	gd32f4xx/include/gd32f4xx_timer.h	511;"	d
TIMER_SMCFG_TRGSEL_ETIFP	gd32f4xx/include/gd32f4xx_timer.h	512;"	d
TIMER_SMCFG_TRGSEL_ITI0	gd32f4xx/include/gd32f4xx_timer.h	505;"	d
TIMER_SMCFG_TRGSEL_ITI1	gd32f4xx/include/gd32f4xx_timer.h	506;"	d
TIMER_SMCFG_TRGSEL_ITI2	gd32f4xx/include/gd32f4xx_timer.h	507;"	d
TIMER_SMCFG_TRGSEL_ITI3	gd32f4xx/include/gd32f4xx_timer.h	508;"	d
TIMER_SP_MODE_REPETITIVE	gd32f4xx/include/gd32f4xx_timer.h	398;"	d
TIMER_SP_MODE_SINGLE	gd32f4xx/include/gd32f4xx_timer.h	397;"	d
TIMER_SWEVG	gd32f4xx/include/gd32f4xx_timer.h	39;"	d
TIMER_SWEVG_BRKG	gd32f4xx/include/gd32f4xx_timer.h	130;"	d
TIMER_SWEVG_CH0G	gd32f4xx/include/gd32f4xx_timer.h	124;"	d
TIMER_SWEVG_CH1G	gd32f4xx/include/gd32f4xx_timer.h	125;"	d
TIMER_SWEVG_CH2G	gd32f4xx/include/gd32f4xx_timer.h	126;"	d
TIMER_SWEVG_CH3G	gd32f4xx/include/gd32f4xx_timer.h	127;"	d
TIMER_SWEVG_CMTG	gd32f4xx/include/gd32f4xx_timer.h	128;"	d
TIMER_SWEVG_TRGG	gd32f4xx/include/gd32f4xx_timer.h	129;"	d
TIMER_SWEVG_UPG	gd32f4xx/include/gd32f4xx_timer.h	123;"	d
TIMER_TRI_OUT_SRC_CC0	gd32f4xx/include/gd32f4xx_timer.h	519;"	d
TIMER_TRI_OUT_SRC_ENABLE	gd32f4xx/include/gd32f4xx_timer.h	517;"	d
TIMER_TRI_OUT_SRC_O0CPRE	gd32f4xx/include/gd32f4xx_timer.h	520;"	d
TIMER_TRI_OUT_SRC_O1CPRE	gd32f4xx/include/gd32f4xx_timer.h	521;"	d
TIMER_TRI_OUT_SRC_O2CPRE	gd32f4xx/include/gd32f4xx_timer.h	522;"	d
TIMER_TRI_OUT_SRC_O3CPRE	gd32f4xx/include/gd32f4xx_timer.h	523;"	d
TIMER_TRI_OUT_SRC_RESET	gd32f4xx/include/gd32f4xx_timer.h	516;"	d
TIMER_TRI_OUT_SRC_UPDATE	gd32f4xx/include/gd32f4xx_timer.h	518;"	d
TIMER_UPDATECTL_CCU	gd32f4xx/include/gd32f4xx_timer.h	484;"	d
TIMER_UPDATECTL_CCUTRI	gd32f4xx/include/gd32f4xx_timer.h	485;"	d
TIMER_UPDATE_SRC_GLOBAL	gd32f4xx/include/gd32f4xx_timer.h	402;"	d
TIMER_UPDATE_SRC_REGULAR	gd32f4xx/include/gd32f4xx_timer.h	401;"	d
TIME_HR	gd32f4xx/include/gd32f4xx_rtc.h	266;"	d
TIME_MN	gd32f4xx/include/gd32f4xx_rtc.h	263;"	d
TIME_SC	gd32f4xx/include/gd32f4xx_rtc.h	260;"	d
TLI	gd32f4xx/include/gd32f4xx_tli.h	18;"	d
TLI_ASZ	gd32f4xx/include/gd32f4xx_tli.h	26;"	d
TLI_ASZ_HASZ	gd32f4xx/include/gd32f4xx_tli.h	62;"	d
TLI_ASZ_VASZ	gd32f4xx/include/gd32f4xx_tli.h	61;"	d
TLI_BGC	gd32f4xx/include/gd32f4xx_tli.h	30;"	d
TLI_BGC_BVB	gd32f4xx/include/gd32f4xx_tli.h	84;"	d
TLI_BGC_BVG	gd32f4xx/include/gd32f4xx_tli.h	85;"	d
TLI_BGC_BVR	gd32f4xx/include/gd32f4xx_tli.h	86;"	d
TLI_BPSZ	gd32f4xx/include/gd32f4xx_tli.h	25;"	d
TLI_BPSZ_HBPSZ	gd32f4xx/include/gd32f4xx_tli.h	58;"	d
TLI_BPSZ_VBPSZ	gd32f4xx/include/gd32f4xx_tli.h	57;"	d
TLI_CPPOS	gd32f4xx/include/gd32f4xx_tli.h	35;"	d
TLI_CPPOS_HPOS	gd32f4xx/include/gd32f4xx_tli.h	111;"	d
TLI_CPPOS_VPOS	gd32f4xx/include/gd32f4xx_tli.h	110;"	d
TLI_CTL	gd32f4xx/include/gd32f4xx_tli.h	28;"	d
TLI_CTL_BDB	gd32f4xx/include/gd32f4xx_tli.h	70;"	d
TLI_CTL_CLKPS	gd32f4xx/include/gd32f4xx_tli.h	74;"	d
TLI_CTL_DEPS	gd32f4xx/include/gd32f4xx_tli.h	75;"	d
TLI_CTL_DFEN	gd32f4xx/include/gd32f4xx_tli.h	73;"	d
TLI_CTL_GDB	gd32f4xx/include/gd32f4xx_tli.h	71;"	d
TLI_CTL_HPPS	gd32f4xx/include/gd32f4xx_tli.h	77;"	d
TLI_CTL_RDB	gd32f4xx/include/gd32f4xx_tli.h	72;"	d
TLI_CTL_TLIEN	gd32f4xx/include/gd32f4xx_tli.h	69;"	d
TLI_CTL_VPPS	gd32f4xx/include/gd32f4xx_tli.h	76;"	d
TLI_DE_ACTLIVE_HIGHT	gd32f4xx/include/gd32f4xx_tli.h	263;"	d
TLI_DE_ACTLIVE_LOW	gd32f4xx/include/gd32f4xx_tli.h	262;"	d
TLI_DITHER_DISABLE	gd32f4xx/include/gd32f4xx_tli.h	239;"	d
TLI_DITHER_ENABLE	gd32f4xx/include/gd32f4xx_tli.h	240;"	d
TLI_FRAME_BLANK_RELOAD_EN	gd32f4xx/include/gd32f4xx_tli.h	235;"	d
TLI_HSYN_ACTLIVE_HIGHT	gd32f4xx/include/gd32f4xx_tli.h	245;"	d
TLI_HSYN_ACTLIVE_LOW	gd32f4xx/include/gd32f4xx_tli.h	244;"	d
TLI_INTC	gd32f4xx/include/gd32f4xx_tli.h	33;"	d
TLI_INTC_FEC	gd32f4xx/include/gd32f4xx_tli.h	102;"	d
TLI_INTC_LCRC	gd32f4xx/include/gd32f4xx_tli.h	104;"	d
TLI_INTC_LMC	gd32f4xx/include/gd32f4xx_tli.h	101;"	d
TLI_INTC_TEC	gd32f4xx/include/gd32f4xx_tli.h	103;"	d
TLI_INTEN	gd32f4xx/include/gd32f4xx_tli.h	31;"	d
TLI_INTEN_FEIE	gd32f4xx/include/gd32f4xx_tli.h	90;"	d
TLI_INTEN_LCRIE	gd32f4xx/include/gd32f4xx_tli.h	92;"	d
TLI_INTEN_LMIE	gd32f4xx/include/gd32f4xx_tli.h	89;"	d
TLI_INTEN_TEIE	gd32f4xx/include/gd32f4xx_tli.h	91;"	d
TLI_INTF	gd32f4xx/include/gd32f4xx_tli.h	32;"	d
TLI_INTF_FEF	gd32f4xx/include/gd32f4xx_tli.h	96;"	d
TLI_INTF_LCRF	gd32f4xx/include/gd32f4xx_tli.h	98;"	d
TLI_INTF_LMF	gd32f4xx/include/gd32f4xx_tli.h	95;"	d
TLI_INTF_TEF	gd32f4xx/include/gd32f4xx_tli.h	97;"	d
TLI_LM	gd32f4xx/include/gd32f4xx_tli.h	34;"	d
TLI_LM_LM	gd32f4xx/include/gd32f4xx_tli.h	107;"	d
TLI_LxBLEND	gd32f4xx/include/gd32f4xx_tli.h	44;"	d
TLI_LxBLEND_ACF1	gd32f4xx/include/gd32f4xx_tli.h	151;"	d
TLI_LxBLEND_ACF2	gd32f4xx/include/gd32f4xx_tli.h	150;"	d
TLI_LxCKEY	gd32f4xx/include/gd32f4xx_tli.h	40;"	d
TLI_LxCKEY_CKEYB	gd32f4xx/include/gd32f4xx_tli.h	133;"	d
TLI_LxCKEY_CKEYG	gd32f4xx/include/gd32f4xx_tli.h	134;"	d
TLI_LxCKEY_CKEYR	gd32f4xx/include/gd32f4xx_tli.h	135;"	d
TLI_LxCTL	gd32f4xx/include/gd32f4xx_tli.h	37;"	d
TLI_LxCTL_CKEYEN	gd32f4xx/include/gd32f4xx_tli.h	121;"	d
TLI_LxCTL_LEN	gd32f4xx/include/gd32f4xx_tli.h	120;"	d
TLI_LxCTL_LUTEN	gd32f4xx/include/gd32f4xx_tli.h	122;"	d
TLI_LxDC	gd32f4xx/include/gd32f4xx_tli.h	43;"	d
TLI_LxDC_DCA	gd32f4xx/include/gd32f4xx_tli.h	147;"	d
TLI_LxDC_DCB	gd32f4xx/include/gd32f4xx_tli.h	144;"	d
TLI_LxDC_DCG	gd32f4xx/include/gd32f4xx_tli.h	145;"	d
TLI_LxDC_DCR	gd32f4xx/include/gd32f4xx_tli.h	146;"	d
TLI_LxFBADDR	gd32f4xx/include/gd32f4xx_tli.h	45;"	d
TLI_LxFBADDR_FBADD	gd32f4xx/include/gd32f4xx_tli.h	154;"	d
TLI_LxFLLEN	gd32f4xx/include/gd32f4xx_tli.h	46;"	d
TLI_LxFLLEN_FLL	gd32f4xx/include/gd32f4xx_tli.h	157;"	d
TLI_LxFLLEN_STDOFF	gd32f4xx/include/gd32f4xx_tli.h	158;"	d
TLI_LxFTLN	gd32f4xx/include/gd32f4xx_tli.h	47;"	d
TLI_LxFTLN_FTLN	gd32f4xx/include/gd32f4xx_tli.h	161;"	d
TLI_LxHPOS	gd32f4xx/include/gd32f4xx_tli.h	38;"	d
TLI_LxHPOS_WLP	gd32f4xx/include/gd32f4xx_tli.h	125;"	d
TLI_LxHPOS_WRP	gd32f4xx/include/gd32f4xx_tli.h	126;"	d
TLI_LxLUT	gd32f4xx/include/gd32f4xx_tli.h	48;"	d
TLI_LxLUT_TADD	gd32f4xx/include/gd32f4xx_tli.h	167;"	d
TLI_LxLUT_TB	gd32f4xx/include/gd32f4xx_tli.h	164;"	d
TLI_LxLUT_TG	gd32f4xx/include/gd32f4xx_tli.h	165;"	d
TLI_LxLUT_TR	gd32f4xx/include/gd32f4xx_tli.h	166;"	d
TLI_LxPPF	gd32f4xx/include/gd32f4xx_tli.h	41;"	d
TLI_LxPPF_PPF	gd32f4xx/include/gd32f4xx_tli.h	138;"	d
TLI_LxSA	gd32f4xx/include/gd32f4xx_tli.h	42;"	d
TLI_LxSA_SA	gd32f4xx/include/gd32f4xx_tli.h	141;"	d
TLI_LxVPOS	gd32f4xx/include/gd32f4xx_tli.h	39;"	d
TLI_LxVPOS_WBP	gd32f4xx/include/gd32f4xx_tli.h	130;"	d
TLI_LxVPOS_WTP	gd32f4xx/include/gd32f4xx_tli.h	129;"	d
TLI_PIXEL_CLOCK_INVERTEDTLI	gd32f4xx/include/gd32f4xx_tli.h	257;"	d
TLI_PIXEL_CLOCK_TLI	gd32f4xx/include/gd32f4xx_tli.h	256;"	d
TLI_REQUEST_RELOAD_EN	gd32f4xx/include/gd32f4xx_tli.h	236;"	d
TLI_RL	gd32f4xx/include/gd32f4xx_tli.h	29;"	d
TLI_RL_FBR	gd32f4xx/include/gd32f4xx_tli.h	81;"	d
TLI_RL_RQR	gd32f4xx/include/gd32f4xx_tli.h	80;"	d
TLI_SPSZ	gd32f4xx/include/gd32f4xx_tli.h	24;"	d
TLI_SPSZ_HPSZ	gd32f4xx/include/gd32f4xx_tli.h	54;"	d
TLI_SPSZ_VPSZ	gd32f4xx/include/gd32f4xx_tli.h	53;"	d
TLI_STAT	gd32f4xx/include/gd32f4xx_tli.h	36;"	d
TLI_STAT_HDE	gd32f4xx/include/gd32f4xx_tli.h	115;"	d
TLI_STAT_HS	gd32f4xx/include/gd32f4xx_tli.h	117;"	d
TLI_STAT_VDE	gd32f4xx/include/gd32f4xx_tli.h	114;"	d
TLI_STAT_VS	gd32f4xx/include/gd32f4xx_tli.h	116;"	d
TLI_TSZ	gd32f4xx/include/gd32f4xx_tli.h	27;"	d
TLI_TSZ_HTSZ	gd32f4xx/include/gd32f4xx_tli.h	66;"	d
TLI_TSZ_VTSZ	gd32f4xx/include/gd32f4xx_tli.h	65;"	d
TLI_VSYN_ACTLIVE_HIGHT	gd32f4xx/include/gd32f4xx_tli.h	251;"	d
TLI_VSYN_ACTLIVE_LOW	gd32f4xx/include/gd32f4xx_tli.h	250;"	d
TMDATA0_DB0	gd32f4xx/include/gd32f4xx_can.h	433;"	d
TMDATA0_DB1	gd32f4xx/include/gd32f4xx_can.h	436;"	d
TMDATA0_DB2	gd32f4xx/include/gd32f4xx_can.h	439;"	d
TMDATA0_DB3	gd32f4xx/include/gd32f4xx_can.h	442;"	d
TMDATA1_DB4	gd32f4xx/include/gd32f4xx_can.h	445;"	d
TMDATA1_DB5	gd32f4xx/include/gd32f4xx_can.h	448;"	d
TMDATA1_DB6	gd32f4xx/include/gd32f4xx_can.h	451;"	d
TMDATA1_DB7	gd32f4xx/include/gd32f4xx_can.h	454;"	d
TMI_EFID	gd32f4xx/include/gd32f4xx_can.h	427;"	d
TMI_SFID	gd32f4xx/include/gd32f4xx_can.h	430;"	d
TRACE_MODE_ASYNC	gd32f4xx/include/gd32f4xx_dbg.h	95;"	d
TRACE_MODE_SYNC_DATASIZE_1	gd32f4xx/include/gd32f4xx_dbg.h	96;"	d
TRACE_MODE_SYNC_DATASIZE_2	gd32f4xx/include/gd32f4xx_dbg.h	97;"	d
TRACE_MODE_SYNC_DATASIZE_4	gd32f4xx/include/gd32f4xx_dbg.h	98;"	d
TRNG	gd32f4xx/include/gd32f4xx_trng.h	18;"	d
TRNG_CTL	gd32f4xx/include/gd32f4xx_trng.h	21;"	d
TRNG_CTL_IE	gd32f4xx/include/gd32f4xx_trng.h	28;"	d
TRNG_CTL_TRNGEN	gd32f4xx/include/gd32f4xx_trng.h	27;"	d
TRNG_DATA	gd32f4xx/include/gd32f4xx_trng.h	23;"	d
TRNG_DATA_TRNDATA	gd32f4xx/include/gd32f4xx_trng.h	38;"	d
TRNG_FLAG_CECS	gd32f4xx/include/gd32f4xx_trng.h	/^    TRNG_FLAG_CECS = TRNG_STAT_CECS,                           \/*!< clock error current status *\/$/;"	e	enum:__anon63
TRNG_FLAG_DRDY	gd32f4xx/include/gd32f4xx_trng.h	/^    TRNG_FLAG_DRDY = TRNG_STAT_DRDY,                           \/*!< random Data ready status *\/$/;"	e	enum:__anon63
TRNG_FLAG_SECS	gd32f4xx/include/gd32f4xx_trng.h	/^    TRNG_FLAG_SECS = TRNG_STAT_SECS                            \/*!< seed error current status *\/$/;"	e	enum:__anon63
TRNG_INT_FLAG_CEIF	gd32f4xx/include/gd32f4xx_trng.h	/^    TRNG_INT_FLAG_CEIF = TRNG_STAT_CEIF,                       \/*!< clock error interrupt flag *\/$/;"	e	enum:__anon64
TRNG_INT_FLAG_SEIF	gd32f4xx/include/gd32f4xx_trng.h	/^    TRNG_INT_FLAG_SEIF = TRNG_STAT_SEIF                        \/*!< seed error interrupt flag *\/$/;"	e	enum:__anon64
TRNG_STAT	gd32f4xx/include/gd32f4xx_trng.h	22;"	d
TRNG_STAT_CECS	gd32f4xx/include/gd32f4xx_trng.h	32;"	d
TRNG_STAT_CEIF	gd32f4xx/include/gd32f4xx_trng.h	34;"	d
TRNG_STAT_DRDY	gd32f4xx/include/gd32f4xx_trng.h	31;"	d
TRNG_STAT_SECS	gd32f4xx/include/gd32f4xx_trng.h	33;"	d
TRNG_STAT_SEIF	gd32f4xx/include/gd32f4xx_trng.h	35;"	d
TSTAT_REG_OFFSET	gd32f4xx/include/gd32f4xx_can.h	291;"	d
TTS_HR	gd32f4xx/include/gd32f4xx_rtc.h	375;"	d
TTS_MN	gd32f4xx/include/gd32f4xx_rtc.h	372;"	d
TTS_SC	gd32f4xx/include/gd32f4xx_rtc.h	369;"	d
TXDESC_BUFFER_1_ADDR	gd32f4xx/include/gd32f4xx_enet.h	/^    TXDESC_BUFFER_1_ADDR,                                                           \/*!< transmit frame buffer 1 address *\/$/;"	e	enum:__anon48
TXDESC_COLLISION_COUNT	gd32f4xx/include/gd32f4xx_enet.h	/^    TXDESC_COLLISION_COUNT,                                                         \/*!< the number of collisions occurred before the frame was transmitted *\/$/;"	e	enum:__anon48
UART3	gd32f4xx/include/gd32f4xx_usart.h	20;"	d
UART4	gd32f4xx/include/gd32f4xx_usart.h	21;"	d
UART6	gd32f4xx/include/gd32f4xx_usart.h	22;"	d
UART7	gd32f4xx/include/gd32f4xx_usart.h	23;"	d
UNLOCK_KEY0	gd32f4xx/include/gd32f4xx_fmc.h	104;"	d
UNLOCK_KEY1	gd32f4xx/include/gd32f4xx_fmc.h	105;"	d
USART0	gd32f4xx/include/gd32f4xx_usart.h	24;"	d
USART1	gd32f4xx/include/gd32f4xx_usart.h	18;"	d
USART2	gd32f4xx/include/gd32f4xx_usart.h	19;"	d
USART5	gd32f4xx/include/gd32f4xx_usart.h	25;"	d
USART_BAUD	gd32f4xx/include/gd32f4xx_usart.h	30;"	d
USART_BAUD_FRADIV	gd32f4xx/include/gd32f4xx_usart.h	57;"	d
USART_BAUD_INTDIV	gd32f4xx/include/gd32f4xx_usart.h	58;"	d
USART_BCM_EN	gd32f4xx/include/gd32f4xx_usart.h	297;"	d
USART_BCM_NONE	gd32f4xx/include/gd32f4xx_usart.h	296;"	d
USART_BIT_POS	gd32f4xx/include/gd32f4xx_usart.h	135;"	d
USART_CHC	gd32f4xx/include/gd32f4xx_usart.h	38;"	d
USART_CHC_BCM	gd32f4xx/include/gd32f4xx_usart.h	128;"	d
USART_CHC_EPERR	gd32f4xx/include/gd32f4xx_usart.h	129;"	d
USART_CHC_HCM	gd32f4xx/include/gd32f4xx_usart.h	126;"	d
USART_CHC_PCM	gd32f4xx/include/gd32f4xx_usart.h	127;"	d
USART_CLEN_EN	gd32f4xx/include/gd32f4xx_usart.h	247;"	d
USART_CLEN_NONE	gd32f4xx/include/gd32f4xx_usart.h	246;"	d
USART_CPH_1CK	gd32f4xx/include/gd32f4xx_usart.h	251;"	d
USART_CPH_2CK	gd32f4xx/include/gd32f4xx_usart.h	252;"	d
USART_CPL_HIGH	gd32f4xx/include/gd32f4xx_usart.h	257;"	d
USART_CPL_LOW	gd32f4xx/include/gd32f4xx_usart.h	256;"	d
USART_CTL0	gd32f4xx/include/gd32f4xx_usart.h	31;"	d
USART_CTL0_IDLEIE	gd32f4xx/include/gd32f4xx_usart.h	65;"	d
USART_CTL0_OVSMOD	gd32f4xx/include/gd32f4xx_usart.h	75;"	d
USART_CTL0_PCEN	gd32f4xx/include/gd32f4xx_usart.h	71;"	d
USART_CTL0_PERRIE	gd32f4xx/include/gd32f4xx_usart.h	69;"	d
USART_CTL0_PM	gd32f4xx/include/gd32f4xx_usart.h	70;"	d
USART_CTL0_RBNEIE	gd32f4xx/include/gd32f4xx_usart.h	66;"	d
USART_CTL0_REN	gd32f4xx/include/gd32f4xx_usart.h	63;"	d
USART_CTL0_RWU	gd32f4xx/include/gd32f4xx_usart.h	62;"	d
USART_CTL0_SBKCMD	gd32f4xx/include/gd32f4xx_usart.h	61;"	d
USART_CTL0_TBEIE	gd32f4xx/include/gd32f4xx_usart.h	68;"	d
USART_CTL0_TCIE	gd32f4xx/include/gd32f4xx_usart.h	67;"	d
USART_CTL0_TEN	gd32f4xx/include/gd32f4xx_usart.h	64;"	d
USART_CTL0_UEN	gd32f4xx/include/gd32f4xx_usart.h	74;"	d
USART_CTL0_WL	gd32f4xx/include/gd32f4xx_usart.h	73;"	d
USART_CTL0_WM	gd32f4xx/include/gd32f4xx_usart.h	72;"	d
USART_CTL1	gd32f4xx/include/gd32f4xx_usart.h	32;"	d
USART_CTL1_ADDR	gd32f4xx/include/gd32f4xx_usart.h	78;"	d
USART_CTL1_CKEN	gd32f4xx/include/gd32f4xx_usart.h	84;"	d
USART_CTL1_CLEN	gd32f4xx/include/gd32f4xx_usart.h	81;"	d
USART_CTL1_CPH	gd32f4xx/include/gd32f4xx_usart.h	82;"	d
USART_CTL1_CPL	gd32f4xx/include/gd32f4xx_usart.h	83;"	d
USART_CTL1_LBDIE	gd32f4xx/include/gd32f4xx_usart.h	80;"	d
USART_CTL1_LBLEN	gd32f4xx/include/gd32f4xx_usart.h	79;"	d
USART_CTL1_LMEN	gd32f4xx/include/gd32f4xx_usart.h	86;"	d
USART_CTL1_STB	gd32f4xx/include/gd32f4xx_usart.h	85;"	d
USART_CTL2	gd32f4xx/include/gd32f4xx_usart.h	33;"	d
USART_CTL2_CTSEN	gd32f4xx/include/gd32f4xx_usart.h	98;"	d
USART_CTL2_CTSIE	gd32f4xx/include/gd32f4xx_usart.h	99;"	d
USART_CTL2_DENR	gd32f4xx/include/gd32f4xx_usart.h	95;"	d
USART_CTL2_DENT	gd32f4xx/include/gd32f4xx_usart.h	96;"	d
USART_CTL2_ERRIE	gd32f4xx/include/gd32f4xx_usart.h	89;"	d
USART_CTL2_HDEN	gd32f4xx/include/gd32f4xx_usart.h	92;"	d
USART_CTL2_IREN	gd32f4xx/include/gd32f4xx_usart.h	90;"	d
USART_CTL2_IRLP	gd32f4xx/include/gd32f4xx_usart.h	91;"	d
USART_CTL2_NKEN	gd32f4xx/include/gd32f4xx_usart.h	93;"	d
USART_CTL2_OSB	gd32f4xx/include/gd32f4xx_usart.h	100;"	d
USART_CTL2_RTSEN	gd32f4xx/include/gd32f4xx_usart.h	97;"	d
USART_CTL2_SCEN	gd32f4xx/include/gd32f4xx_usart.h	94;"	d
USART_CTL3	gd32f4xx/include/gd32f4xx_usart.h	35;"	d
USART_CTL3_DINV	gd32f4xx/include/gd32f4xx_usart.h	113;"	d
USART_CTL3_EBIE	gd32f4xx/include/gd32f4xx_usart.h	110;"	d
USART_CTL3_MSBF	gd32f4xx/include/gd32f4xx_usart.h	114;"	d
USART_CTL3_RINV	gd32f4xx/include/gd32f4xx_usart.h	111;"	d
USART_CTL3_RTEN	gd32f4xx/include/gd32f4xx_usart.h	107;"	d
USART_CTL3_RTIE	gd32f4xx/include/gd32f4xx_usart.h	109;"	d
USART_CTL3_SCRTNUM	gd32f4xx/include/gd32f4xx_usart.h	108;"	d
USART_CTL3_TINV	gd32f4xx/include/gd32f4xx_usart.h	112;"	d
USART_CTS_DISABLE	gd32f4xx/include/gd32f4xx_usart.h	277;"	d
USART_CTS_ENABLE	gd32f4xx/include/gd32f4xx_usart.h	276;"	d
USART_DATA	gd32f4xx/include/gd32f4xx_usart.h	29;"	d
USART_DATA_DATA	gd32f4xx/include/gd32f4xx_usart.h	54;"	d
USART_DENR_DISABLE	gd32f4xx/include/gd32f4xx_usart.h	262;"	d
USART_DENR_ENABLE	gd32f4xx/include/gd32f4xx_usart.h	261;"	d
USART_DENT_DISABLE	gd32f4xx/include/gd32f4xx_usart.h	267;"	d
USART_DENT_ENABLE	gd32f4xx/include/gd32f4xx_usart.h	266;"	d
USART_DINV_DISABLE	gd32f4xx/include/gd32f4xx_usart.h	/^    USART_DINV_DISABLE,                            \/*!< data bit level not inversion *\/$/;"	e	enum:__anon25
USART_DINV_ENABLE	gd32f4xx/include/gd32f4xx_usart.h	/^    USART_DINV_ENABLE,                             \/*!< data bit level inversion *\/$/;"	e	enum:__anon25
USART_FLAG_BSY	gd32f4xx/include/gd32f4xx_usart.h	/^    USART_FLAG_BSY = USART_REGIDX_BIT(STAT1_REG_OFFSET, 16U),      \/*!< busy flag *\/$/;"	e	enum:__anon23
USART_FLAG_CTSF	gd32f4xx/include/gd32f4xx_usart.h	/^    USART_FLAG_CTSF = USART_REGIDX_BIT(STAT0_REG_OFFSET, 9U),      \/*!< CTS change flag *\/$/;"	e	enum:__anon23
USART_FLAG_EBF	gd32f4xx/include/gd32f4xx_usart.h	/^    USART_FLAG_EBF = USART_REGIDX_BIT(STAT1_REG_OFFSET, 12U),      \/*!< end of block flag *\/$/;"	e	enum:__anon23
USART_FLAG_EPERR	gd32f4xx/include/gd32f4xx_usart.h	/^    USART_FLAG_EPERR = USART_REGIDX_BIT(CHC_REG_OFFSET, 8U),       \/*!< early parity error flag *\/$/;"	e	enum:__anon23
USART_FLAG_FERR	gd32f4xx/include/gd32f4xx_usart.h	/^    USART_FLAG_FERR = USART_REGIDX_BIT(STAT0_REG_OFFSET, 1U),      \/*!< frame error flag *\/$/;"	e	enum:__anon23
USART_FLAG_IDLEF	gd32f4xx/include/gd32f4xx_usart.h	/^    USART_FLAG_IDLEF = USART_REGIDX_BIT(STAT0_REG_OFFSET, 4U),     \/*!< IDLE frame detected flag *\/$/;"	e	enum:__anon23
USART_FLAG_LBDF	gd32f4xx/include/gd32f4xx_usart.h	/^    USART_FLAG_LBDF = USART_REGIDX_BIT(STAT0_REG_OFFSET, 8U),      \/*!< LIN break detected flag *\/$/;"	e	enum:__anon23
USART_FLAG_NERR	gd32f4xx/include/gd32f4xx_usart.h	/^    USART_FLAG_NERR = USART_REGIDX_BIT(STAT0_REG_OFFSET, 2U),      \/*!< noise error flag *\/$/;"	e	enum:__anon23
USART_FLAG_ORERR	gd32f4xx/include/gd32f4xx_usart.h	/^    USART_FLAG_ORERR = USART_REGIDX_BIT(STAT0_REG_OFFSET, 3U),     \/*!< overrun error *\/$/;"	e	enum:__anon23
USART_FLAG_PERR	gd32f4xx/include/gd32f4xx_usart.h	/^    USART_FLAG_PERR = USART_REGIDX_BIT(STAT0_REG_OFFSET, 0U),      \/*!< parity error flag *\/$/;"	e	enum:__anon23
USART_FLAG_RBNE	gd32f4xx/include/gd32f4xx_usart.h	/^    USART_FLAG_RBNE = USART_REGIDX_BIT(STAT0_REG_OFFSET, 5U),      \/*!< read data buffer not empty *\/$/;"	e	enum:__anon23
USART_FLAG_RTF	gd32f4xx/include/gd32f4xx_usart.h	/^    USART_FLAG_RTF = USART_REGIDX_BIT(STAT1_REG_OFFSET, 11U),      \/*!< receiver timeout flag *\/$/;"	e	enum:__anon23
USART_FLAG_TBE	gd32f4xx/include/gd32f4xx_usart.h	/^    USART_FLAG_TBE = USART_REGIDX_BIT(STAT0_REG_OFFSET, 7U),       \/*!< transmit data buffer empty *\/$/;"	e	enum:__anon23
USART_FLAG_TC	gd32f4xx/include/gd32f4xx_usart.h	/^    USART_FLAG_TC = USART_REGIDX_BIT(STAT0_REG_OFFSET, 6U),        \/*!< transmission complete *\/$/;"	e	enum:__anon23
USART_GP	gd32f4xx/include/gd32f4xx_usart.h	34;"	d
USART_GP_GUAT	gd32f4xx/include/gd32f4xx_usart.h	104;"	d
USART_GP_PSC	gd32f4xx/include/gd32f4xx_usart.h	103;"	d
USART_HCM_EN	gd32f4xx/include/gd32f4xx_usart.h	307;"	d
USART_HCM_NONE	gd32f4xx/include/gd32f4xx_usart.h	306;"	d
USART_INTEN_CTSIE	gd32f4xx/include/gd32f4xx_usart.h	321;"	d
USART_INTEN_EBIE	gd32f4xx/include/gd32f4xx_usart.h	325;"	d
USART_INTEN_ERRIE	gd32f4xx/include/gd32f4xx_usart.h	320;"	d
USART_INTEN_IDLEIE	gd32f4xx/include/gd32f4xx_usart.h	314;"	d
USART_INTEN_LBDIE	gd32f4xx/include/gd32f4xx_usart.h	317;"	d
USART_INTEN_MASK	gd32f4xx/include/gd32f4xx_usart.h	327;"	d
USART_INTEN_PERRIE	gd32f4xx/include/gd32f4xx_usart.h	310;"	d
USART_INTEN_RBNEIE	gd32f4xx/include/gd32f4xx_usart.h	313;"	d
USART_INTEN_RTIE	gd32f4xx/include/gd32f4xx_usart.h	324;"	d
USART_INTEN_TBEIE	gd32f4xx/include/gd32f4xx_usart.h	311;"	d
USART_INTEN_TCIE	gd32f4xx/include/gd32f4xx_usart.h	312;"	d
USART_INTS_CTL0	gd32f4xx/include/gd32f4xx_usart.h	328;"	d
USART_INTS_CTL1	gd32f4xx/include/gd32f4xx_usart.h	329;"	d
USART_INTS_CTL2	gd32f4xx/include/gd32f4xx_usart.h	330;"	d
USART_INTS_CTL3	gd32f4xx/include/gd32f4xx_usart.h	331;"	d
USART_INT_CTSIE	gd32f4xx/include/gd32f4xx_usart.h	/^    USART_INT_CTSIE = USART_REGIDX_BIT(CTL2_REG_OFFSET, 10U),      \/*!< CTS interrupt *\/$/;"	e	enum:__anon24
USART_INT_EBIE	gd32f4xx/include/gd32f4xx_usart.h	/^    USART_INT_EBIE = USART_REGIDX_BIT(CTL3_REG_OFFSET, 5U),        \/*!< interrupt enable bit of end of block event *\/$/;"	e	enum:__anon24
USART_INT_ERRIE	gd32f4xx/include/gd32f4xx_usart.h	/^    USART_INT_ERRIE = USART_REGIDX_BIT(CTL2_REG_OFFSET, 0U),       \/*!< error interrupt *\/$/;"	e	enum:__anon24
USART_INT_IDLEIE	gd32f4xx/include/gd32f4xx_usart.h	/^    USART_INT_IDLEIE = USART_REGIDX_BIT(CTL0_REG_OFFSET, 4U),      \/*!< IDLE line detected interrupt *\/$/;"	e	enum:__anon24
USART_INT_LBDIE	gd32f4xx/include/gd32f4xx_usart.h	/^    USART_INT_LBDIE = USART_REGIDX_BIT(CTL1_REG_OFFSET, 6U),       \/*!< LIN break detected interrupt *\/$/;"	e	enum:__anon24
USART_INT_PERRIE	gd32f4xx/include/gd32f4xx_usart.h	/^    USART_INT_PERRIE = USART_REGIDX_BIT(CTL0_REG_OFFSET, 8U),      \/*!< parity error interrupt *\/$/;"	e	enum:__anon24
USART_INT_RBNEIE	gd32f4xx/include/gd32f4xx_usart.h	/^    USART_INT_RBNEIE = USART_REGIDX_BIT(CTL0_REG_OFFSET, 5U),      \/*!< read data buffer not empty interrupt and overrun error interrupt *\/$/;"	e	enum:__anon24
USART_INT_RTIE	gd32f4xx/include/gd32f4xx_usart.h	/^    USART_INT_RTIE = USART_REGIDX_BIT(CTL3_REG_OFFSET, 4U),        \/*!< interrupt enable bit of receive timeout event *\/$/;"	e	enum:__anon24
USART_INT_TBEIE	gd32f4xx/include/gd32f4xx_usart.h	/^    USART_INT_TBEIE = USART_REGIDX_BIT(CTL0_REG_OFFSET, 7U),       \/*!< transmitter buffer empty interrupt *\/$/;"	e	enum:__anon24
USART_INT_TCIE	gd32f4xx/include/gd32f4xx_usart.h	/^    USART_INT_TCIE = USART_REGIDX_BIT(CTL0_REG_OFFSET, 6U),        \/*!< transmission complete interrupt *\/$/;"	e	enum:__anon24
USART_IRLP_LOW	gd32f4xx/include/gd32f4xx_usart.h	286;"	d
USART_IRLP_NORMAL	gd32f4xx/include/gd32f4xx_usart.h	287;"	d
USART_LBLEN_10B	gd32f4xx/include/gd32f4xx_usart.h	241;"	d
USART_LBLEN_11B	gd32f4xx/include/gd32f4xx_usart.h	242;"	d
USART_MSBF_LSB	gd32f4xx/include/gd32f4xx_usart.h	291;"	d
USART_MSBF_MSB	gd32f4xx/include/gd32f4xx_usart.h	292;"	d
USART_OSB_1bit	gd32f4xx/include/gd32f4xx_usart.h	281;"	d
USART_OSB_3bit	gd32f4xx/include/gd32f4xx_usart.h	282;"	d
USART_OVSMOD_16	gd32f4xx/include/gd32f4xx_usart.h	229;"	d
USART_OVSMOD_8	gd32f4xx/include/gd32f4xx_usart.h	230;"	d
USART_PCM_EN	gd32f4xx/include/gd32f4xx_usart.h	302;"	d
USART_PCM_NONE	gd32f4xx/include/gd32f4xx_usart.h	301;"	d
USART_PM_EVEN	gd32f4xx/include/gd32f4xx_usart.h	215;"	d
USART_PM_NONE	gd32f4xx/include/gd32f4xx_usart.h	213;"	d
USART_PM_ODD	gd32f4xx/include/gd32f4xx_usart.h	214;"	d
USART_RECEIVE_DISABLE	gd32f4xx/include/gd32f4xx_usart.h	204;"	d
USART_RECEIVE_ENABLE	gd32f4xx/include/gd32f4xx_usart.h	203;"	d
USART_REGIDX_BIT	gd32f4xx/include/gd32f4xx_usart.h	133;"	d
USART_REG_VAL	gd32f4xx/include/gd32f4xx_usart.h	134;"	d
USART_RT	gd32f4xx/include/gd32f4xx_usart.h	36;"	d
USART_RTS_DISABLE	gd32f4xx/include/gd32f4xx_usart.h	272;"	d
USART_RTS_ENABLE	gd32f4xx/include/gd32f4xx_usart.h	271;"	d
USART_RT_BL	gd32f4xx/include/gd32f4xx_usart.h	118;"	d
USART_RT_RT	gd32f4xx/include/gd32f4xx_usart.h	117;"	d
USART_RXPIN_DISABLE	gd32f4xx/include/gd32f4xx_usart.h	/^    USART_RXPIN_DISABLE,                           \/*!< RX pin level not inversion *\/$/;"	e	enum:__anon25
USART_RXPIN_ENABLE	gd32f4xx/include/gd32f4xx_usart.h	/^    USART_RXPIN_ENABLE,                            \/*!< RX pin level inversion *\/$/;"	e	enum:__anon25
USART_STAT0	gd32f4xx/include/gd32f4xx_usart.h	28;"	d
USART_STAT0_CTSF	gd32f4xx/include/gd32f4xx_usart.h	51;"	d
USART_STAT0_FERR	gd32f4xx/include/gd32f4xx_usart.h	43;"	d
USART_STAT0_IDLEF	gd32f4xx/include/gd32f4xx_usart.h	46;"	d
USART_STAT0_LBDF	gd32f4xx/include/gd32f4xx_usart.h	50;"	d
USART_STAT0_NERR	gd32f4xx/include/gd32f4xx_usart.h	44;"	d
USART_STAT0_ORERR	gd32f4xx/include/gd32f4xx_usart.h	45;"	d
USART_STAT0_PERR	gd32f4xx/include/gd32f4xx_usart.h	42;"	d
USART_STAT0_RBNE	gd32f4xx/include/gd32f4xx_usart.h	47;"	d
USART_STAT0_TBE	gd32f4xx/include/gd32f4xx_usart.h	49;"	d
USART_STAT0_TC	gd32f4xx/include/gd32f4xx_usart.h	48;"	d
USART_STAT1	gd32f4xx/include/gd32f4xx_usart.h	37;"	d
USART_STAT1_BSY	gd32f4xx/include/gd32f4xx_usart.h	123;"	d
USART_STAT1_EBF	gd32f4xx/include/gd32f4xx_usart.h	122;"	d
USART_STAT1_RTF	gd32f4xx/include/gd32f4xx_usart.h	121;"	d
USART_STB_0_5BIT	gd32f4xx/include/gd32f4xx_usart.h	235;"	d
USART_STB_1BIT	gd32f4xx/include/gd32f4xx_usart.h	234;"	d
USART_STB_1_5BIT	gd32f4xx/include/gd32f4xx_usart.h	237;"	d
USART_STB_2BIT	gd32f4xx/include/gd32f4xx_usart.h	236;"	d
USART_TRANSMIT_DISABLE	gd32f4xx/include/gd32f4xx_usart.h	209;"	d
USART_TRANSMIT_ENABLE	gd32f4xx/include/gd32f4xx_usart.h	208;"	d
USART_TXPIN_DISABLE	gd32f4xx/include/gd32f4xx_usart.h	/^    USART_TXPIN_DISABLE,                           \/*!< TX pin level not inversion *\/$/;"	e	enum:__anon25
USART_TXPIN_ENABLE	gd32f4xx/include/gd32f4xx_usart.h	/^    USART_TXPIN_ENABLE,                            \/*!< TX pin level inversion *\/$/;"	e	enum:__anon25
USART_WL_8BIT	gd32f4xx/include/gd32f4xx_usart.h	224;"	d
USART_WL_9BIT	gd32f4xx/include/gd32f4xx_usart.h	225;"	d
USART_WM_ADDR	gd32f4xx/include/gd32f4xx_usart.h	220;"	d
USART_WM_IDLE	gd32f4xx/include/gd32f4xx_usart.h	219;"	d
VLAN_OPTION	gd32f4xx/include/gd32f4xx_enet.h	/^    VLAN_OPTION                     = BIT(6),                                       \/*!< configure the VLAN tag related parameters *\/$/;"	e	enum:__anon39
WAKEUP_CKSPRE	gd32f4xx/include/gd32f4xx_rtc.h	491;"	d
WAKEUP_CKSPRE_2EXP16	gd32f4xx/include/gd32f4xx_rtc.h	492;"	d
WAKEUP_RTCCK_DIV16	gd32f4xx/include/gd32f4xx_rtc.h	487;"	d
WAKEUP_RTCCK_DIV2	gd32f4xx/include/gd32f4xx_rtc.h	490;"	d
WAKEUP_RTCCK_DIV4	gd32f4xx/include/gd32f4xx_rtc.h	489;"	d
WAKEUP_RTCCK_DIV8	gd32f4xx/include/gd32f4xx_rtc.h	488;"	d
WC_WSCNT	gd32f4xx/include/gd32f4xx_fmc.h	115;"	d
WFE_CMD	gd32f4xx/include/gd32f4xx_pmu.h	120;"	d
WFI_CMD	gd32f4xx/include/gd32f4xx_pmu.h	119;"	d
WPK_WPK	gd32f4xx/include/gd32f4xx_rtc.h	357;"	d
WS_WSCNT_0	gd32f4xx/include/gd32f4xx_fmc.h	116;"	d
WS_WSCNT_1	gd32f4xx/include/gd32f4xx_fmc.h	117;"	d
WS_WSCNT_10	gd32f4xx/include/gd32f4xx_fmc.h	126;"	d
WS_WSCNT_11	gd32f4xx/include/gd32f4xx_fmc.h	127;"	d
WS_WSCNT_12	gd32f4xx/include/gd32f4xx_fmc.h	128;"	d
WS_WSCNT_13	gd32f4xx/include/gd32f4xx_fmc.h	129;"	d
WS_WSCNT_14	gd32f4xx/include/gd32f4xx_fmc.h	130;"	d
WS_WSCNT_15	gd32f4xx/include/gd32f4xx_fmc.h	131;"	d
WS_WSCNT_2	gd32f4xx/include/gd32f4xx_fmc.h	118;"	d
WS_WSCNT_3	gd32f4xx/include/gd32f4xx_fmc.h	119;"	d
WS_WSCNT_4	gd32f4xx/include/gd32f4xx_fmc.h	120;"	d
WS_WSCNT_5	gd32f4xx/include/gd32f4xx_fmc.h	121;"	d
WS_WSCNT_6	gd32f4xx/include/gd32f4xx_fmc.h	122;"	d
WS_WSCNT_7	gd32f4xx/include/gd32f4xx_fmc.h	123;"	d
WS_WSCNT_8	gd32f4xx/include/gd32f4xx_fmc.h	124;"	d
WS_WSCNT_9	gd32f4xx/include/gd32f4xx_fmc.h	125;"	d
WWDGT	gd32f4xx/include/gd32f4xx_wwdgt.h	18;"	d
WWDGT_CFG	gd32f4xx/include/gd32f4xx_wwdgt.h	22;"	d
WWDGT_CFG_EWIE	gd32f4xx/include/gd32f4xx_wwdgt.h	33;"	d
WWDGT_CFG_PSC	gd32f4xx/include/gd32f4xx_wwdgt.h	32;"	d
WWDGT_CFG_PSC_DIV1	gd32f4xx/include/gd32f4xx_wwdgt.h	40;"	d
WWDGT_CFG_PSC_DIV2	gd32f4xx/include/gd32f4xx_wwdgt.h	41;"	d
WWDGT_CFG_PSC_DIV4	gd32f4xx/include/gd32f4xx_wwdgt.h	42;"	d
WWDGT_CFG_PSC_DIV8	gd32f4xx/include/gd32f4xx_wwdgt.h	43;"	d
WWDGT_CFG_WIN	gd32f4xx/include/gd32f4xx_wwdgt.h	31;"	d
WWDGT_CTL	gd32f4xx/include/gd32f4xx_wwdgt.h	21;"	d
WWDGT_CTL_CNT	gd32f4xx/include/gd32f4xx_wwdgt.h	27;"	d
WWDGT_CTL_WDGTEN	gd32f4xx/include/gd32f4xx_wwdgt.h	28;"	d
WWDGT_STAT	gd32f4xx/include/gd32f4xx_wwdgt.h	23;"	d
WWDGT_STAT_EWIF	gd32f4xx/include/gd32f4xx_wwdgt.h	36;"	d
_ENET_DELAY_	gd32f4xx/include/gd32f4xx_enet.h	1656;"	d
_ENET_DELAY_	gd32f4xx/include/gd32f4xx_enet.h	1661;"	d
activesz_hasz	gd32f4xx/include/gd32f4xx_tli.h	/^    uint32_t activesz_hasz;                   \/*!< size of the horizontal active area width plus back porch and synchronous pulse *\/$/;"	m	struct:__anon27
activesz_vasz	gd32f4xx/include/gd32f4xx_tli.h	/^    uint32_t activesz_vasz;                   \/*!< size of the vertical active area width plus back porch and synchronous pulse *\/$/;"	m	struct:__anon27
adc_calibration_enable	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_calibration_enable(uint32_t adc_periph)$/;"	f
adc_channel_16_to_18	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_channel_16_to_18(uint8_t function,ControlStatus newvalue)$/;"	f
adc_channel_length_config	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_channel_length_config(uint32_t adc_periph , uint8_t adc_channel_group , uint32_t length)$/;"	f
adc_clock_config	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_clock_config(uint32_t prescaler)$/;"	f
adc_data_alignment_config	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_data_alignment_config(uint32_t adc_periph , uint8_t data_alignment)$/;"	f
adc_deinit	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_deinit(void)$/;"	f
adc_disable	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_disable(uint32_t adc_periph)$/;"	f
adc_discontinuous_mode_config	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_discontinuous_mode_config(uint32_t adc_periph , uint8_t adc_channel_group , uint8_t length)$/;"	f
adc_dma_mode_disable	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_dma_mode_disable(uint32_t adc_periph)$/;"	f
adc_dma_mode_enable	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_dma_mode_enable(uint32_t adc_periph)$/;"	f
adc_dma_request_after_last_disable	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_dma_request_after_last_disable(uint32_t adc_periph)$/;"	f
adc_dma_request_after_last_enable	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_dma_request_after_last_enable(uint32_t adc_periph)$/;"	f
adc_enable	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_enable(uint32_t adc_periph)$/;"	f
adc_end_of_conversion_config	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_end_of_conversion_config(uint32_t adc_periph , uint8_t end_selection)$/;"	f
adc_external_trigger_config	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_external_trigger_config(uint32_t adc_periph , uint8_t adc_channel_group , uint32_t trigger_mode)$/;"	f
adc_external_trigger_source_config	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_external_trigger_source_config(uint32_t adc_periph , uint8_t adc_channel_group , uint32_t external_trigger_source)$/;"	f
adc_flag_clear	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_flag_clear(uint32_t adc_periph , uint32_t adc_flag)$/;"	f
adc_flag_get	gd32f4xx/src/gd32f4xx_adc.c	/^FlagStatus adc_flag_get(uint32_t adc_periph , uint32_t adc_flag)$/;"	f
adc_inserted_channel_config	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_inserted_channel_config(uint32_t adc_periph , uint8_t rank , uint8_t adc_channel , uint8_t sample_time)$/;"	f
adc_inserted_channel_offset_config	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_inserted_channel_offset_config(uint32_t adc_periph , uint8_t inserted_channel , uint16_t offset)$/;"	f
adc_inserted_data_read	gd32f4xx/src/gd32f4xx_adc.c	/^uint16_t adc_inserted_data_read(uint32_t adc_periph , uint8_t inserted_channel)$/;"	f
adc_interrupt_disable	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_interrupt_disable(uint32_t adc_periph , uint32_t adc_interrupt)$/;"	f
adc_interrupt_enable	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_interrupt_enable(uint32_t adc_periph , uint32_t adc_interrupt)$/;"	f
adc_interrupt_flag_clear	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_interrupt_flag_clear(uint32_t adc_periph , uint32_t adc_interrupt)$/;"	f
adc_interrupt_flag_get	gd32f4xx/src/gd32f4xx_adc.c	/^FlagStatus adc_interrupt_flag_get(uint32_t adc_periph , uint32_t adc_interrupt)$/;"	f
adc_oversample_mode_config	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_oversample_mode_config(uint32_t adc_periph , uint8_t mode , uint16_t shift , uint8_t ratio)$/;"	f
adc_oversample_mode_disable	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_oversample_mode_disable(uint32_t adc_periph)$/;"	f
adc_oversample_mode_enable	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_oversample_mode_enable(uint32_t adc_periph)$/;"	f
adc_regular_channel_config	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_regular_channel_config(uint32_t adc_periph , uint8_t rank , uint8_t adc_channel , uint32_t sample_time)$/;"	f
adc_regular_data_read	gd32f4xx/src/gd32f4xx_adc.c	/^uint16_t adc_regular_data_read(uint32_t adc_periph)$/;"	f
adc_resolution_config	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_resolution_config(uint32_t adc_periph , uint32_t resolution)$/;"	f
adc_software_trigger_enable	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_software_trigger_enable(uint32_t adc_periph , uint8_t adc_channel_group)$/;"	f
adc_special_function_config	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_special_function_config(uint32_t adc_periph , uint8_t function , ControlStatus newvalue)$/;"	f
adc_sync_delay_config	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_sync_delay_config(uint32_t sample_delay)$/;"	f
adc_sync_dma_config	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_sync_dma_config(uint32_t dma_mode )$/;"	f
adc_sync_dma_request_after_last_disable	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_sync_dma_request_after_last_disable(void)$/;"	f
adc_sync_dma_request_after_last_enable	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_sync_dma_request_after_last_enable(void)$/;"	f
adc_sync_mode_config	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_sync_mode_config(uint32_t sync_mode)$/;"	f
adc_sync_regular_data_read	gd32f4xx/src/gd32f4xx_adc.c	/^uint32_t adc_sync_regular_data_read(void)$/;"	f
adc_watchdog_disable	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_watchdog_disable(uint32_t adc_periph , uint8_t adc_channel_group)$/;"	f
adc_watchdog_enable	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_watchdog_enable(uint32_t adc_periph , uint8_t adc_channel_group)$/;"	f
adc_watchdog_single_channel_disable	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_watchdog_single_channel_disable(uint32_t adc_periph )$/;"	f
adc_watchdog_single_channel_enable	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_watchdog_single_channel_enable(uint32_t adc_periph , uint8_t adc_channel)$/;"	f
adc_watchdog_threshold_config	gd32f4xx/src/gd32f4xx_adc.c	/^void adc_watchdog_threshold_config(uint32_t adc_periph , uint16_t low_threshold , uint16_t high_threshold)$/;"	f
address_bits	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t address_bits;                                              \/*!< bit number of SPI PSRAM address phase *\/$/;"	m	struct:__anon22
address_data_mux	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t address_data_mux;                                          \/*!< specifies whether the data bus and address bus are multiplexed *\/$/;"	m	struct:__anon15
alarm_day	gd32f4xx/include/gd32f4xx_rtc.h	/^    uint8_t alarm_day;                                                          \/*!< RTC alarm date or weekday value*\/$/;"	m	struct:__anon4
alarm_hour	gd32f4xx/include/gd32f4xx_rtc.h	/^    uint8_t alarm_hour;                                                         \/*!< RTC alarm hour value *\/$/;"	m	struct:__anon4
alarm_mask	gd32f4xx/include/gd32f4xx_rtc.h	/^    uint32_t alarm_mask;                                                        \/*!< RTC alarm mask *\/$/;"	m	struct:__anon4
alarm_minute	gd32f4xx/include/gd32f4xx_rtc.h	/^    uint8_t alarm_minute;                                                       \/*!< RTC alarm minute value: 0x0 - 0x59(BCD format) *\/$/;"	m	struct:__anon4
alarm_second	gd32f4xx/include/gd32f4xx_rtc.h	/^    uint8_t alarm_second;                                                       \/*!< RTC alarm second value: 0x0 - 0x59(BCD format) *\/$/;"	m	struct:__anon4
alignedmode	gd32f4xx/include/gd32f4xx_timer.h	/^    uint16_t alignedmode;                       \/*!< aligned mode *\/$/;"	m	struct:__anon65
am_pm	gd32f4xx/include/gd32f4xx_rtc.h	/^    uint32_t am_pm;                                                             \/*!< RTC AM\/PM value *\/$/;"	m	struct:__anon3
am_pm	gd32f4xx/include/gd32f4xx_rtc.h	/^    uint32_t am_pm;                                                             \/*!< RTC alarm AM\/PM value *\/$/;"	m	struct:__anon4
am_pm	gd32f4xx/include/gd32f4xx_rtc.h	/^    uint32_t am_pm;                                                             \/*!< RTC time-stamp AM\/PM value *\/$/;"	m	struct:__anon5
asyn_access_mode	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t asyn_access_mode;                                          \/*!< asynchronous access mode *\/$/;"	m	struct:__anon14
asyn_address_holdtime	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t asyn_address_holdtime;                                     \/*!< configure the address hold time,asynchronous access mode valid *\/$/;"	m	struct:__anon14
asyn_address_setuptime	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t asyn_address_setuptime;                                    \/*!< configure the data setup time,asynchronous access mode valid *\/$/;"	m	struct:__anon14
asyn_data_setuptime	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t asyn_data_setuptime;                                       \/*!< configure the data setup time,asynchronous access mode valid *\/$/;"	m	struct:__anon14
asyn_wait	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t asyn_wait;                                                 \/*!< enable or disable the asynchronous wait function *\/$/;"	m	struct:__anon15
atr_latency	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t atr_latency;                                               \/*!< configure the latency of ALE low to RB low *\/$/;"	m	struct:__anon17
atr_latency	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t atr_latency;                                               \/*!< configure the latency of ALE low to RB low *\/$/;"	m	struct:__anon18
attribute_space_timing	gd32f4xx/include/gd32f4xx_exmc.h	/^    exmc_nand_pccard_timing_parameter_struct*  attribute_space_timing;  \/*!< the timing parameters for NAND flash Attribute Space *\/  $/;"	m	struct:__anon18
attribute_space_timing	gd32f4xx/include/gd32f4xx_exmc.h	/^    exmc_nand_pccard_timing_parameter_struct* attribute_space_timing;   \/*!< the timing parameters for NAND flash Attribute Space *\/$/;"	m	struct:__anon17
auto_bus_off_recovery	gd32f4xx/include/gd32f4xx_can.h	/^    ControlStatus auto_bus_off_recovery;                                \/*!< automatic bus-off recovery *\/$/;"	m	struct:__anon75
auto_refresh_delay	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t auto_refresh_delay;                                        \/*!< configure the auto refresh delay *\/       $/;"	m	struct:__anon19
auto_refresh_number	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t auto_refresh_number;                                       \/*!< the number of successive auto-refresh cycles will be send when CMD = 011 *\/$/;"	m	struct:__anon21
auto_retrans	gd32f4xx/include/gd32f4xx_can.h	/^    ControlStatus auto_retrans;                                         \/*!< automatic retransmission mode *\/$/;"	m	struct:__anon75
auto_wake_up	gd32f4xx/include/gd32f4xx_can.h	/^    ControlStatus auto_wake_up;                                         \/*!< automatic wake-up mode *\/$/;"	m	struct:__anon75
backcolor_blue	gd32f4xx/include/gd32f4xx_tli.h	/^    uint32_t backcolor_blue;                  \/*!< background value blue *\/$/;"	m	struct:__anon27
backcolor_green	gd32f4xx/include/gd32f4xx_tli.h	/^    uint32_t backcolor_green;                 \/*!< background value green *\/$/;"	m	struct:__anon27
backcolor_red	gd32f4xx/include/gd32f4xx_tli.h	/^    uint32_t backcolor_red;                   \/*!< background value red *\/$/;"	m	struct:__anon27
background_alpha_algorithm	gd32f4xx/include/gd32f4xx_ipa.h	/^    uint32_t background_alpha_algorithm;                  \/*!< background alpha value calculation algorithm *\/                                          $/;"	m	struct:__anon70
background_lineoff	gd32f4xx/include/gd32f4xx_ipa.h	/^    uint32_t background_lineoff;                          \/*!< background line offset *\/$/;"	m	struct:__anon70
background_memaddr	gd32f4xx/include/gd32f4xx_ipa.h	/^    uint32_t background_memaddr;                          \/*!< background memory base address *\/$/;"	m	struct:__anon70
background_pf	gd32f4xx/include/gd32f4xx_ipa.h	/^    uint32_t background_pf;                               \/*!< background pixel format *\/$/;"	m	struct:__anon70
background_prealpha	gd32f4xx/include/gd32f4xx_ipa.h	/^    uint32_t background_prealpha;                         \/*!< background pre-defined alpha value *\/$/;"	m	struct:__anon70
background_preblue	gd32f4xx/include/gd32f4xx_ipa.h	/^    uint32_t background_preblue;                          \/*!< background pre-defined blue value *\/$/;"	m	struct:__anon70
background_pregreen	gd32f4xx/include/gd32f4xx_ipa.h	/^    uint32_t background_pregreen;                         \/*!< background pre-defined green value *\/$/;"	m	struct:__anon70
background_prered	gd32f4xx/include/gd32f4xx_ipa.h	/^    uint32_t background_prered;                           \/*!< background pre-defined red value *\/$/;"	m	struct:__anon70
backpsz_hbpsz	gd32f4xx/include/gd32f4xx_tli.h	/^    uint32_t backpsz_hbpsz;                   \/*!< size of the horizontal back porch plus synchronous pulse *\/$/;"	m	struct:__anon27
backpsz_vbpsz	gd32f4xx/include/gd32f4xx_tli.h	/^    uint32_t backpsz_vbpsz;                   \/*!< size of the vertical back porch plus synchronous pulse *\/$/;"	m	struct:__anon27
bank_select	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t bank_select;                                               \/*!< the bank which command will be sent to *\/$/;"	m	struct:__anon21
bit_status	gd32f4xx/include/gd32f4xx_gpio.h	/^typedef FlagStatus bit_status;$/;"	t
breakpolarity	gd32f4xx/include/gd32f4xx_timer.h	/^    uint16_t breakpolarity;                     \/*!< break polarity *\/$/;"	m	struct:__anon66
breakstate	gd32f4xx/include/gd32f4xx_timer.h	/^    uint16_t breakstate;                             \/*!< break enable *\/$/;"	m	struct:__anon66
brust_read_switch	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t brust_read_switch;                                         \/*!< enable or disable the burst read *\/$/;"	m	struct:__anon20
buffer1_addr	gd32f4xx/include/gd32f4xx_enet.h	/^    uint32_t buffer1_addr;                                                          \/*!< buffer1 address pointer\/timestamp low *\/$/;"	m	struct:__anon52
buffer2_next_desc_addr	gd32f4xx/include/gd32f4xx_enet.h	/^    uint32_t buffer2_next_desc_addr;                                                \/*!< buffer2 or next descriptor address pointer\/timestamp high *\/$/;"	m	struct:__anon52
burst_mode	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t burst_mode;                                                \/*!< enable or disable the burst mode *\/$/;"	m	struct:__anon15
bus_latency	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t bus_latency;                                               \/*!< configure the bus latency *\/$/;"	m	struct:__anon14
can1_filter_start_bank	gd32f4xx/src/gd32f4xx_can.c	/^void can1_filter_start_bank(uint8_t start_bank)$/;"	f
can_debug_freeze_disable	gd32f4xx/src/gd32f4xx_can.c	/^void can_debug_freeze_disable(uint32_t can_periph)$/;"	f
can_debug_freeze_enable	gd32f4xx/src/gd32f4xx_can.c	/^void can_debug_freeze_enable(uint32_t can_periph)$/;"	f
can_deinit	gd32f4xx/src/gd32f4xx_can.c	/^void can_deinit(uint32_t can_periph)$/;"	f
can_error_enum	gd32f4xx/include/gd32f4xx_can.h	/^}can_error_enum;$/;"	t	typeref:enum:__anon79
can_error_get	gd32f4xx/src/gd32f4xx_can.c	/^can_error_enum can_error_get(uint32_t can_periph)$/;"	f
can_fifo_release	gd32f4xx/src/gd32f4xx_can.c	/^void can_fifo_release(uint32_t can_periph, uint8_t fifo_number)$/;"	f
can_filter_init	gd32f4xx/src/gd32f4xx_can.c	/^void can_filter_init(can_filter_parameter_struct* can_filter_parameter_init)$/;"	f
can_filter_parameter_struct	gd32f4xx/include/gd32f4xx_can.h	/^}can_filter_parameter_struct;$/;"	t	typeref:struct:__anon78
can_flag_clear	gd32f4xx/src/gd32f4xx_can.c	/^void can_flag_clear(uint32_t can_periph, can_flag_enum flag)$/;"	f
can_flag_enum	gd32f4xx/include/gd32f4xx_can.h	/^}can_flag_enum;$/;"	t	typeref:enum:__anon73
can_flag_get	gd32f4xx/src/gd32f4xx_can.c	/^FlagStatus can_flag_get(uint32_t can_periph, can_flag_enum flag)$/;"	f
can_init	gd32f4xx/src/gd32f4xx_can.c	/^ErrStatus can_init(uint32_t can_periph, can_parameter_struct* can_parameter_init)$/;"	f
can_interrupt_disable	gd32f4xx/src/gd32f4xx_can.c	/^void can_interrupt_disable(uint32_t can_periph, uint32_t interrupt)$/;"	f
can_interrupt_enable	gd32f4xx/src/gd32f4xx_can.c	/^void can_interrupt_enable(uint32_t can_periph, uint32_t interrupt)$/;"	f
can_interrupt_flag_clear	gd32f4xx/src/gd32f4xx_can.c	/^void can_interrupt_flag_clear(uint32_t can_periph, can_interrupt_flag_enum flag)$/;"	f
can_interrupt_flag_enum	gd32f4xx/include/gd32f4xx_can.h	/^}can_interrupt_flag_enum;$/;"	t	typeref:enum:__anon74
can_interrupt_flag_get	gd32f4xx/src/gd32f4xx_can.c	/^FlagStatus can_interrupt_flag_get(uint32_t can_periph, can_interrupt_flag_enum flag)$/;"	f
can_message_receive	gd32f4xx/src/gd32f4xx_can.c	/^void can_message_receive(uint32_t can_periph, uint8_t fifo_number, can_receive_message_struct* receive_message)$/;"	f
can_message_transmit	gd32f4xx/src/gd32f4xx_can.c	/^uint8_t can_message_transmit(uint32_t can_periph, can_trasnmit_message_struct* transmit_message)$/;"	f
can_parameter_struct	gd32f4xx/include/gd32f4xx_can.h	/^}can_parameter_struct;$/;"	t	typeref:struct:__anon75
can_receive_error_number	gd32f4xx/src/gd32f4xx_can.c	/^uint8_t can_receive_error_number(uint32_t can_periph)$/;"	f
can_receive_message_length	gd32f4xx/src/gd32f4xx_can.c	/^uint8_t can_receive_message_length(uint32_t can_periph, uint8_t fifo_number)$/;"	f
can_receive_message_struct	gd32f4xx/include/gd32f4xx_can.h	/^} can_receive_message_struct;$/;"	t	typeref:struct:__anon77
can_time_trigger_mode_disable	gd32f4xx/src/gd32f4xx_can.c	/^void can_time_trigger_mode_disable(uint32_t can_periph)$/;"	f
can_time_trigger_mode_enable	gd32f4xx/src/gd32f4xx_can.c	/^void can_time_trigger_mode_enable(uint32_t can_periph)$/;"	f
can_transmission_stop	gd32f4xx/src/gd32f4xx_can.c	/^void can_transmission_stop(uint32_t can_periph, uint8_t mailbox_number)$/;"	f
can_transmit_error_number	gd32f4xx/src/gd32f4xx_can.c	/^uint8_t can_transmit_error_number(uint32_t can_periph)$/;"	f
can_transmit_state_enum	gd32f4xx/include/gd32f4xx_can.h	/^}can_transmit_state_enum;$/;"	t	typeref:enum:__anon80
can_transmit_states	gd32f4xx/src/gd32f4xx_can.c	/^can_transmit_state_enum can_transmit_states(uint32_t can_periph, uint8_t mailbox_number)$/;"	f
can_trasnmit_message_struct	gd32f4xx/include/gd32f4xx_can.h	/^}can_trasnmit_message_struct;$/;"	t	typeref:struct:__anon76
can_wakeup	gd32f4xx/src/gd32f4xx_can.c	/^ErrStatus can_wakeup(uint32_t can_periph)$/;"	f
can_working_mode_set	gd32f4xx/src/gd32f4xx_can.c	/^ErrStatus can_working_mode_set(uint32_t can_periph, uint8_t working_mode)$/;"	f
capture_mode	gd32f4xx/include/gd32f4xx_dci.h	/^    uint32_t capture_mode;                                           \/*!< DCI capture mode: continuous or snapshot *\/$/;"	m	struct:__anon2
cas_latency	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t cas_latency;                                               \/*!< configure the SDRAM CAS latency *\/$/;"	m	struct:__anon20
circular_mode	gd32f4xx/include/gd32f4xx_dma.h	/^    uint32_t circular_mode;                         \/*!< DMA circular mode *\/$/;"	m	struct:__anon10
circular_mode	gd32f4xx/include/gd32f4xx_dma.h	/^    uint32_t circular_mode;$/;"	m	struct:__anon9
clock_polarity	gd32f4xx/include/gd32f4xx_dci.h	/^    uint32_t clock_polarity;                                         \/*!< clock polarity selection *\/$/;"	m	struct:__anon2
clock_polarity_phase	gd32f4xx/include/gd32f4xx_spi.h	/^    uint32_t clock_polarity_phase;                                              \/*!< SPI clock phase and polarity *\/$/;"	m	struct:__anon1
clockdivision	gd32f4xx/include/gd32f4xx_timer.h	/^    uint16_t clockdivision;                     \/*!< clock division value *\/$/;"	m	struct:__anon65
column_address_width	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t column_address_width;                                      \/*!< the bit width of a column address *\/$/;"	m	struct:__anon20
command	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t command;                                                   \/*!< the commands that will be sent to SDRAM *\/$/;"	m	struct:__anon21
command_bits	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t command_bits;                                              \/*!< bit number of SPI PSRAM command phase *\/$/;"	m	struct:__anon22
common_space_timing	gd32f4xx/include/gd32f4xx_exmc.h	/^    exmc_nand_pccard_timing_parameter_struct*  common_space_timing;     \/*!< the timing parameters for NAND flash Common Space *\/$/;"	m	struct:__anon18
common_space_timing	gd32f4xx/include/gd32f4xx_exmc.h	/^    exmc_nand_pccard_timing_parameter_struct* common_space_timing;      \/*!< the timing parameters for NAND flash Common Space *\/$/;"	m	struct:__anon17
control_buffer_size	gd32f4xx/include/gd32f4xx_enet.h	/^    uint32_t control_buffer_size;                                                   \/*!< control and buffer1, buffer2 lengths *\/$/;"	m	struct:__anon52
counterdirection	gd32f4xx/include/gd32f4xx_timer.h	/^    uint16_t counterdirection;                  \/*!< counter direction *\/$/;"	m	struct:__anon65
crc_block_data_calculate	gd32f4xx/src/gd32f4xx_crc.c	/^uint32_t crc_block_data_calculate(uint32_t array[], uint32_t size)$/;"	f
crc_data_register_read	gd32f4xx/src/gd32f4xx_crc.c	/^uint32_t crc_data_register_read(void)$/;"	f
crc_data_register_reset	gd32f4xx/src/gd32f4xx_crc.c	/^void crc_data_register_reset(void)$/;"	f
crc_deinit	gd32f4xx/src/gd32f4xx_crc.c	/^void crc_deinit(void)$/;"	f
crc_free_data_register_read	gd32f4xx/src/gd32f4xx_crc.c	/^uint8_t crc_free_data_register_read(void)$/;"	f
crc_free_data_register_write	gd32f4xx/src/gd32f4xx_crc.c	/^void crc_free_data_register_write(uint8_t free_data)$/;"	f
crc_single_data_calculate	gd32f4xx/src/gd32f4xx_crc.c	/^uint32_t crc_single_data_calculate(uint32_t sdata)$/;"	f
critical_value	gd32f4xx/include/gd32f4xx_dma.h	/^    uint32_t critical_value;                        \/*!< FIFO critical *\/$/;"	m	struct:__anon9
ctc_clock_limit_value_config	gd32f4xx/src/gd32f4xx_ctc.c	/^void ctc_clock_limit_value_config(uint8_t ctc_limit_value)$/;"	f
ctc_counter_capture_value_read	gd32f4xx/src/gd32f4xx_ctc.c	/^uint16_t ctc_counter_capture_value_read(void)$/;"	f
ctc_counter_direction_read	gd32f4xx/src/gd32f4xx_ctc.c	/^FlagStatus ctc_counter_direction_read(void)$/;"	f
ctc_counter_disable	gd32f4xx/src/gd32f4xx_ctc.c	/^void ctc_counter_disable(void)$/;"	f
ctc_counter_enable	gd32f4xx/src/gd32f4xx_ctc.c	/^void ctc_counter_enable(void)$/;"	f
ctc_counter_reload_value_config	gd32f4xx/src/gd32f4xx_ctc.c	/^void ctc_counter_reload_value_config(uint16_t ctc_reload_value)$/;"	f
ctc_counter_reload_value_read	gd32f4xx/src/gd32f4xx_ctc.c	/^uint16_t ctc_counter_reload_value_read(void)$/;"	f
ctc_deinit	gd32f4xx/src/gd32f4xx_ctc.c	/^void ctc_deinit(void)$/;"	f
ctc_flag_clear	gd32f4xx/src/gd32f4xx_ctc.c	/^void ctc_flag_clear(uint32_t ctc_flag)$/;"	f
ctc_flag_get	gd32f4xx/src/gd32f4xx_ctc.c	/^FlagStatus ctc_flag_get(uint32_t ctc_flag)$/;"	f
ctc_hardware_trim_mode_config	gd32f4xx/src/gd32f4xx_ctc.c	/^void ctc_hardware_trim_mode_config(uint32_t ctc_hardmode)$/;"	f
ctc_interrupt_disable	gd32f4xx/src/gd32f4xx_ctc.c	/^void ctc_interrupt_disable(uint32_t ctc_interrupt)$/;"	f
ctc_interrupt_enable	gd32f4xx/src/gd32f4xx_ctc.c	/^void ctc_interrupt_enable(uint32_t ctc_interrupt)$/;"	f
ctc_interrupt_flag_clear	gd32f4xx/src/gd32f4xx_ctc.c	/^void ctc_interrupt_flag_clear(uint32_t ctc_interrupt)$/;"	f
ctc_interrupt_flag_get	gd32f4xx/src/gd32f4xx_ctc.c	/^FlagStatus ctc_interrupt_flag_get(uint32_t ctc_interrupt)$/;"	f
ctc_irc48m_trim_value_config	gd32f4xx/src/gd32f4xx_ctc.c	/^void ctc_irc48m_trim_value_config(uint8_t ctc_trim_value)$/;"	f
ctc_irc48m_trim_value_read	gd32f4xx/src/gd32f4xx_ctc.c	/^uint8_t ctc_irc48m_trim_value_read(void)$/;"	f
ctc_refsource_polarity_config	gd32f4xx/src/gd32f4xx_ctc.c	/^void ctc_refsource_polarity_config(uint32_t ctc_polarity)$/;"	f
ctc_refsource_prescaler_config	gd32f4xx/src/gd32f4xx_ctc.c	/^void ctc_refsource_prescaler_config(uint32_t ctc_prescaler)$/;"	f
ctc_refsource_signal_select	gd32f4xx/src/gd32f4xx_ctc.c	/^void ctc_refsource_signal_select(uint32_t ctc_refs)$/;"	f
ctc_software_refsource_pulse_generate	gd32f4xx/src/gd32f4xx_ctc.c	/^void ctc_software_refsource_pulse_generate(void)$/;"	f
ctc_usbsof_signal_select	gd32f4xx/src/gd32f4xx_ctc.c	/^void ctc_usbsof_signal_select(uint32_t ctc_usbsof)$/;"	f
ctr_latency	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t ctr_latency;                                               \/*!< configure the latency of CLE low to RB low *\/$/;"	m	struct:__anon17
ctr_latency	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t ctr_latency;                                               \/*!< configure the latency of CLE low to RB low *\/$/;"	m	struct:__anon18
dac_concurrent_data_set	gd32f4xx/src/gd32f4xx_dac.c	/^void dac_concurrent_data_set(uint32_t dac_align, uint16_t data0, uint16_t data1)$/;"	f
dac_concurrent_disable	gd32f4xx/src/gd32f4xx_dac.c	/^void dac_concurrent_disable(void)$/;"	f
dac_concurrent_enable	gd32f4xx/src/gd32f4xx_dac.c	/^void dac_concurrent_enable(void)$/;"	f
dac_concurrent_interrupt_disable	gd32f4xx/src/gd32f4xx_dac.c	/^void dac_concurrent_interrupt_disable(void)$/;"	f
dac_concurrent_interrupt_enable	gd32f4xx/src/gd32f4xx_dac.c	/^void dac_concurrent_interrupt_enable(void)$/;"	f
dac_concurrent_output_buffer_disable	gd32f4xx/src/gd32f4xx_dac.c	/^void dac_concurrent_output_buffer_disable(void)$/;"	f
dac_concurrent_output_buffer_enable	gd32f4xx/src/gd32f4xx_dac.c	/^void dac_concurrent_output_buffer_enable(void)$/;"	f
dac_concurrent_software_trigger_disable	gd32f4xx/src/gd32f4xx_dac.c	/^void dac_concurrent_software_trigger_disable(void)$/;"	f
dac_concurrent_software_trigger_enable	gd32f4xx/src/gd32f4xx_dac.c	/^void dac_concurrent_software_trigger_enable(void)$/;"	f
dac_data_set	gd32f4xx/src/gd32f4xx_dac.c	/^void dac_data_set(uint32_t dac_periph, uint32_t dac_align, uint16_t data)$/;"	f
dac_deinit	gd32f4xx/src/gd32f4xx_dac.c	/^void dac_deinit(void)$/;"	f
dac_disable	gd32f4xx/src/gd32f4xx_dac.c	/^void dac_disable(uint32_t dac_periph)$/;"	f
dac_dma_disable	gd32f4xx/src/gd32f4xx_dac.c	/^void dac_dma_disable(uint32_t dac_periph)$/;"	f
dac_dma_enable	gd32f4xx/src/gd32f4xx_dac.c	/^void dac_dma_enable(uint32_t dac_periph)$/;"	f
dac_enable	gd32f4xx/src/gd32f4xx_dac.c	/^void dac_enable(uint32_t dac_periph)$/;"	f
dac_flag_clear	gd32f4xx/src/gd32f4xx_dac.c	/^void dac_flag_clear(uint32_t dac_periph)$/;"	f
dac_flag_get	gd32f4xx/src/gd32f4xx_dac.c	/^FlagStatus dac_flag_get(uint32_t dac_periph)$/;"	f
dac_interrupt_disable	gd32f4xx/src/gd32f4xx_dac.c	/^void dac_interrupt_disable(uint32_t dac_periph)$/;"	f
dac_interrupt_enable	gd32f4xx/src/gd32f4xx_dac.c	/^void dac_interrupt_enable(uint32_t dac_periph)$/;"	f
dac_interrupt_flag_clear	gd32f4xx/src/gd32f4xx_dac.c	/^void dac_interrupt_flag_clear(uint32_t dac_periph)$/;"	f
dac_interrupt_flag_get	gd32f4xx/src/gd32f4xx_dac.c	/^FlagStatus dac_interrupt_flag_get(uint32_t dac_periph)$/;"	f
dac_lfsr_noise_config	gd32f4xx/src/gd32f4xx_dac.c	/^void dac_lfsr_noise_config(uint32_t dac_periph, uint32_t unmask_bits)$/;"	f
dac_output_buffer_disable	gd32f4xx/src/gd32f4xx_dac.c	/^void dac_output_buffer_disable(uint32_t dac_periph)$/;"	f
dac_output_buffer_enable	gd32f4xx/src/gd32f4xx_dac.c	/^void dac_output_buffer_enable(uint32_t dac_periph)$/;"	f
dac_output_value_get	gd32f4xx/src/gd32f4xx_dac.c	/^uint16_t dac_output_value_get(uint32_t dac_periph)$/;"	f
dac_software_trigger_disable	gd32f4xx/src/gd32f4xx_dac.c	/^void dac_software_trigger_disable(uint32_t dac_periph)$/;"	f
dac_software_trigger_enable	gd32f4xx/src/gd32f4xx_dac.c	/^void dac_software_trigger_enable(uint32_t dac_periph)$/;"	f
dac_triangle_noise_config	gd32f4xx/src/gd32f4xx_dac.c	/^void dac_triangle_noise_config(uint32_t dac_periph, uint32_t amplitude)$/;"	f
dac_trigger_disable	gd32f4xx/src/gd32f4xx_dac.c	/^void dac_trigger_disable(uint32_t dac_periph)$/;"	f
dac_trigger_enable	gd32f4xx/src/gd32f4xx_dac.c	/^void dac_trigger_enable(uint32_t dac_periph)$/;"	f
dac_trigger_source_config	gd32f4xx/src/gd32f4xx_dac.c	/^void dac_trigger_source_config(uint32_t dac_periph,uint32_t triggersource)$/;"	f
dac_wave_bit_width_config	gd32f4xx/src/gd32f4xx_dac.c	/^void dac_wave_bit_width_config(uint32_t dac_periph, uint32_t bit_width)$/;"	f
dac_wave_mode_config	gd32f4xx/src/gd32f4xx_dac.c	/^void dac_wave_mode_config(uint32_t dac_periph, uint32_t wave_mode)$/;"	f
data_width	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t data_width;                                                \/*!< the databus width of SDRAM memory *\/$/;"	m	struct:__anon20
databus_hiztime	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t databus_hiztime;                                           \/*!< configure the dadtabus HiZ time for write operation *\/$/;"	m	struct:__anon16
databus_width	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t databus_width;                                             \/*!< specifies the databus width of external memory *\/$/;"	m	struct:__anon15
databus_width	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t databus_width;                                             \/*!< the NAND flash databus width *\/$/;"	m	struct:__anon17
date	gd32f4xx/include/gd32f4xx_rtc.h	/^    uint8_t date;                                                               \/*!< RTC date value: 0x1 - 0x31(BCD format) *\/$/;"	m	struct:__anon3
day_of_week	gd32f4xx/include/gd32f4xx_rtc.h	/^    uint8_t day_of_week;                                                        \/*!< RTC weekday value *\/$/;"	m	struct:__anon3
dbg_id_get	gd32f4xx/src/gd32f4xx_dbg.c	/^uint32_t dbg_id_get(void)$/;"	f
dbg_low_power_disable	gd32f4xx/src/gd32f4xx_dbg.c	/^void dbg_low_power_disable(uint32_t dbg_low_power)$/;"	f
dbg_low_power_enable	gd32f4xx/src/gd32f4xx_dbg.c	/^void dbg_low_power_enable(uint32_t dbg_low_power)$/;"	f
dbg_periph_disable	gd32f4xx/src/gd32f4xx_dbg.c	/^void dbg_periph_disable(dbg_periph_enum dbg_periph)$/;"	f
dbg_periph_enable	gd32f4xx/src/gd32f4xx_dbg.c	/^void dbg_periph_enable(dbg_periph_enum dbg_periph)$/;"	f
dbg_periph_enum	gd32f4xx/include/gd32f4xx_dbg.h	/^}dbg_periph_enum;$/;"	t	typeref:enum:__anon31
dbg_trace_pin_disable	gd32f4xx/src/gd32f4xx_dbg.c	/^void dbg_trace_pin_disable(void)$/;"	f
dbg_trace_pin_enable	gd32f4xx/src/gd32f4xx_dbg.c	/^void dbg_trace_pin_enable(void)$/;"	f
dbg_trace_pin_mode_set	gd32f4xx/src/gd32f4xx_dbg.c	/^void dbg_trace_pin_mode_set(uint32_t trace_mode)$/;"	f
dci_capture_disable	gd32f4xx/src/gd32f4xx_dci.c	/^void dci_capture_disable(void)$/;"	f
dci_capture_enable	gd32f4xx/src/gd32f4xx_dci.c	/^void dci_capture_enable(void)$/;"	f
dci_crop_window_config	gd32f4xx/src/gd32f4xx_dci.c	/^void dci_crop_window_config(uint16_t start_x, uint16_t start_y, uint16_t size_width, uint16_t size_height)$/;"	f
dci_crop_window_disable	gd32f4xx/src/gd32f4xx_dci.c	/^void dci_crop_window_disable(void)$/;"	f
dci_crop_window_enable	gd32f4xx/src/gd32f4xx_dci.c	/^void dci_crop_window_enable(void)$/;"	f
dci_data_read	gd32f4xx/src/gd32f4xx_dci.c	/^uint32_t dci_data_read(void)$/;"	f
dci_deinit	gd32f4xx/src/gd32f4xx_dci.c	/^void dci_deinit(void)$/;"	f
dci_disable	gd32f4xx/src/gd32f4xx_dci.c	/^void dci_disable(void)$/;"	f
dci_enable	gd32f4xx/src/gd32f4xx_dci.c	/^void dci_enable(void)$/;"	f
dci_flag_get	gd32f4xx/src/gd32f4xx_dci.c	/^FlagStatus dci_flag_get(uint32_t flag)$/;"	f
dci_init	gd32f4xx/src/gd32f4xx_dci.c	/^void dci_init(dci_parameter_struct* dci_struct)$/;"	f
dci_interrupt_clear	gd32f4xx/src/gd32f4xx_dci.c	/^void dci_interrupt_clear(uint32_t interrupt)$/;"	f
dci_interrupt_disable	gd32f4xx/src/gd32f4xx_dci.c	/^void dci_interrupt_disable(uint32_t interrupt)$/;"	f
dci_interrupt_enable	gd32f4xx/src/gd32f4xx_dci.c	/^void dci_interrupt_enable(uint32_t interrupt)$/;"	f
dci_interrupt_flag_get	gd32f4xx/src/gd32f4xx_dci.c	/^FlagStatus dci_interrupt_flag_get(uint32_t interrupt)$/;"	f
dci_jpeg_disable	gd32f4xx/src/gd32f4xx_dci.c	/^void dci_jpeg_disable(void)$/;"	f
dci_jpeg_enable	gd32f4xx/src/gd32f4xx_dci.c	/^void dci_jpeg_enable(void)$/;"	f
dci_parameter_struct	gd32f4xx/include/gd32f4xx_dci.h	/^}dci_parameter_struct;                                                         $/;"	t	typeref:struct:__anon2
dci_sync_codes_config	gd32f4xx/src/gd32f4xx_dci.c	/^void dci_sync_codes_config(uint8_t frame_start, uint8_t line_start, uint8_t line_end, uint8_t frame_end)$/;"	f
dci_sync_codes_disable	gd32f4xx/src/gd32f4xx_dci.c	/^void dci_sync_codes_disable(void)$/;"	f
dci_sync_codes_enable	gd32f4xx/src/gd32f4xx_dci.c	/^void dci_sync_codes_enable(void)$/;"	f
dci_sync_codes_unmask_config	gd32f4xx/src/gd32f4xx_dci.c	/^void dci_sync_codes_unmask_config(uint8_t frame_start, uint8_t line_start, uint8_t line_end, uint8_t frame_end)$/;"	f
deadtime	gd32f4xx/include/gd32f4xx_timer.h	/^    uint16_t deadtime;                          \/*!< delay time between the switching off and on of the outputs *\/$/;"	m	struct:__anon66
destination_lineoff	gd32f4xx/include/gd32f4xx_ipa.h	/^    uint32_t destination_lineoff;                         \/*!< destination line offset *\/$/;"	m	struct:__anon71
destination_memaddr	gd32f4xx/include/gd32f4xx_ipa.h	/^    uint32_t destination_memaddr;                         \/*!< destination memory base address *\/    $/;"	m	struct:__anon71
destination_pf	gd32f4xx/include/gd32f4xx_ipa.h	/^    uint32_t destination_pf;                              \/*!< destination pixel format *\/$/;"	m	struct:__anon71
destination_prealpha	gd32f4xx/include/gd32f4xx_ipa.h	/^    uint32_t destination_prealpha;                        \/*!< destination pre-defined alpha value *\/$/;"	m	struct:__anon71
destination_preblue	gd32f4xx/include/gd32f4xx_ipa.h	/^    uint32_t destination_preblue;                         \/*!< destination pre-defined blue value *\/$/;"	m	struct:__anon71
destination_pregreen	gd32f4xx/include/gd32f4xx_ipa.h	/^    uint32_t destination_pregreen;                        \/*!< destination pre-defined green value *\/$/;"	m	struct:__anon71
destination_prered	gd32f4xx/include/gd32f4xx_ipa.h	/^    uint32_t destination_prered;                          \/*!< destination pre-defined red value *\/$/;"	m	struct:__anon71
device_mode	gd32f4xx/include/gd32f4xx_spi.h	/^    uint32_t device_mode;                                                       \/*!< SPI master or slave *\/$/;"	m	struct:__anon1
direction	gd32f4xx/include/gd32f4xx_dma.h	/^    uint32_t direction;                             \/*!< channel data transfer direction *\/$/;"	m	struct:__anon10
direction	gd32f4xx/include/gd32f4xx_dma.h	/^    uint32_t direction;                             \/*!< channel data transfer direction *\/$/;"	m	struct:__anon9
display_format	gd32f4xx/include/gd32f4xx_rtc.h	/^    uint32_t display_format;                                                    \/*!< RTC time notation *\/$/;"	m	struct:__anon3
dma_arbitration	gd32f4xx/include/gd32f4xx_enet.h	/^    uint32_t dma_arbitration;                                                       \/*!< DMA Tx and Rx arbitration related parameters *\/$/;"	m	struct:__anon51
dma_channel_disable	gd32f4xx/src/gd32f4xx_dma.c	/^void dma_channel_disable(uint32_t dma_periph,dma_channel_enum channelx)$/;"	f
dma_channel_enable	gd32f4xx/src/gd32f4xx_dma.c	/^void dma_channel_enable(uint32_t dma_periph,dma_channel_enum channelx)$/;"	f
dma_channel_enum	gd32f4xx/include/gd32f4xx_dma.h	/^} dma_channel_enum;$/;"	t	typeref:enum:__anon7
dma_channel_subperipheral_select	gd32f4xx/src/gd32f4xx_dma.c	/^void dma_channel_subperipheral_select(uint32_t dma_periph,dma_channel_enum channelx,dma_subperipheral_enum sub_periph)$/;"	f
dma_circulation_disable	gd32f4xx/src/gd32f4xx_dma.c	/^void dma_circulation_disable(uint32_t dma_periph,dma_channel_enum channelx)$/;"	f
dma_circulation_enable	gd32f4xx/src/gd32f4xx_dma.c	/^void dma_circulation_enable(uint32_t dma_periph,dma_channel_enum channelx)$/;"	f
dma_current_ptp_rxdesc	gd32f4xx/src/gd32f4xx_enet.c	/^enet_descriptors_struct  *dma_current_ptp_rxdesc = NULL;$/;"	v
dma_current_ptp_txdesc	gd32f4xx/src/gd32f4xx_enet.c	/^enet_descriptors_struct  *dma_current_ptp_txdesc = NULL;$/;"	v
dma_current_rxdesc	gd32f4xx/src/gd32f4xx_enet.c	/^enet_descriptors_struct  *dma_current_rxdesc;$/;"	v
dma_current_txdesc	gd32f4xx/src/gd32f4xx_enet.c	/^enet_descriptors_struct  *dma_current_txdesc;$/;"	v
dma_deinit	gd32f4xx/src/gd32f4xx_dma.c	/^void dma_deinit(uint32_t dma_periph,dma_channel_enum channelx)$/;"	f
dma_fifo_status_get	gd32f4xx/src/gd32f4xx_dma.c	/^uint32_t dma_fifo_status_get(uint32_t dma_periph,dma_channel_enum channelx)$/;"	f
dma_flag_clear	gd32f4xx/src/gd32f4xx_dma.c	/^void dma_flag_clear(uint32_t dma_periph,dma_channel_enum channelx,uint32_t flag)$/;"	f
dma_flag_get	gd32f4xx/src/gd32f4xx_dma.c	/^FlagStatus dma_flag_get(uint32_t dma_periph,dma_channel_enum channelx,uint32_t flag)$/;"	f
dma_flow_controller_config	gd32f4xx/src/gd32f4xx_dma.c	/^void dma_flow_controller_config(uint32_t dma_periph,dma_channel_enum channelx,uint32_t controller)$/;"	f
dma_function	gd32f4xx/include/gd32f4xx_enet.h	/^    uint32_t dma_function;                                                          \/*!< DMA control related parameters *\/$/;"	m	struct:__anon51
dma_interrupt_disable	gd32f4xx/src/gd32f4xx_dma.c	/^void dma_interrupt_disable(uint32_t dma_periph,dma_channel_enum channelx,uint32_t source)$/;"	f
dma_interrupt_enable	gd32f4xx/src/gd32f4xx_dma.c	/^void dma_interrupt_enable(uint32_t dma_periph,dma_channel_enum channelx,uint32_t source)$/;"	f
dma_interrupt_flag_clear	gd32f4xx/src/gd32f4xx_dma.c	/^void dma_interrupt_flag_clear(uint32_t dma_periph,dma_channel_enum channelx,uint32_t interrupt)$/;"	f
dma_interrupt_flag_get	gd32f4xx/src/gd32f4xx_dma.c	/^FlagStatus dma_interrupt_flag_get(uint32_t dma_periph,dma_channel_enum channelx,uint32_t interrupt)$/;"	f
dma_maxburst	gd32f4xx/include/gd32f4xx_enet.h	/^    uint32_t dma_maxburst;                                                          \/*!< DMA max burst related parameters *\/$/;"	m	struct:__anon51
dma_memory_address_config	gd32f4xx/src/gd32f4xx_dma.c	/^void dma_memory_address_config(uint32_t dma_periph,dma_channel_enum channelx,uint8_t memory_flag,uint32_t address)$/;"	f
dma_memory_address_generation_config	gd32f4xx/src/gd32f4xx_dma.c	/^void dma_memory_address_generation_config(uint32_t dma_periph,dma_channel_enum channelx,uint8_t generation_algorithm)$/;"	f
dma_memory_burst_beats_config	gd32f4xx/src/gd32f4xx_dma.c	/^void dma_memory_burst_beats_config (uint32_t dma_periph,dma_channel_enum channelx,uint32_t mbeat)$/;"	f
dma_memory_width_config	gd32f4xx/src/gd32f4xx_dma.c	/^void dma_memory_width_config(uint32_t dma_periph,dma_channel_enum channelx,uint32_t msize)$/;"	f
dma_multi_data_mode_init	gd32f4xx/src/gd32f4xx_dma.c	/^void dma_multi_data_mode_init(uint32_t dma_periph,dma_channel_enum channelx,dma_multi_data_parameter_struct init_struct)$/;"	f
dma_multi_data_parameter_struct	gd32f4xx/include/gd32f4xx_dma.h	/^}dma_multi_data_parameter_struct;$/;"	t	typeref:struct:__anon9
dma_periph_address_config	gd32f4xx/src/gd32f4xx_dma.c	/^void dma_periph_address_config(uint32_t dma_periph,dma_channel_enum channelx,uint32_t address)$/;"	f
dma_periph_burst_beats_config	gd32f4xx/src/gd32f4xx_dma.c	/^void dma_periph_burst_beats_config (uint32_t dma_periph,dma_channel_enum channelx,uint32_t pbeat)$/;"	f
dma_periph_width_config	gd32f4xx/src/gd32f4xx_dma.c	/^void dma_periph_width_config (uint32_t dma_periph,dma_channel_enum channelx,uint32_t psize)$/;"	f
dma_peripheral_address_generation_config	gd32f4xx/src/gd32f4xx_dma.c	/^void dma_peripheral_address_generation_config(uint32_t dma_periph,dma_channel_enum channelx,uint8_t generation_algorithm)$/;"	f
dma_priority_config	gd32f4xx/src/gd32f4xx_dma.c	/^void dma_priority_config(uint32_t dma_periph,dma_channel_enum channelx,uint32_t priority)$/;"	f
dma_single_data_mode_init	gd32f4xx/src/gd32f4xx_dma.c	/^void dma_single_data_mode_init(uint32_t dma_periph,dma_channel_enum channelx,dma_single_data_parameter_struct init_struct)$/;"	f
dma_single_data_parameter_struct	gd32f4xx/include/gd32f4xx_dma.h	/^} dma_single_data_parameter_struct;$/;"	t	typeref:struct:__anon10
dma_subperipheral_enum	gd32f4xx/include/gd32f4xx_dma.h	/^} dma_subperipheral_enum;$/;"	t	typeref:enum:__anon8
dma_switch_buffer_mode_config	gd32f4xx/src/gd32f4xx_dma.c	/^void dma_switch_buffer_mode_config(uint32_t dma_periph,dma_channel_enum channelx,uint32_t memory1_addr,uint32_t memory_select)$/;"	f
dma_switch_buffer_mode_enable	gd32f4xx/src/gd32f4xx_dma.c	/^void dma_switch_buffer_mode_enable(uint32_t dma_periph,dma_channel_enum channelx,ControlStatus newvalue)$/;"	f
dma_transfer_direction_config	gd32f4xx/src/gd32f4xx_dma.c	/^void dma_transfer_direction_config(uint32_t dma_periph,dma_channel_enum channelx,uint8_t direction)$/;"	f
dma_transfer_number_config	gd32f4xx/src/gd32f4xx_dma.c	/^void dma_transfer_number_config(uint32_t dma_periph,dma_channel_enum channelx,uint32_t number)$/;"	f
dma_transfer_number_get	gd32f4xx/src/gd32f4xx_dma.c	/^uint32_t dma_transfer_number_get(uint32_t dma_periph,dma_channel_enum channelx)$/;"	f
dma_using_memory_get	gd32f4xx/src/gd32f4xx_dma.c	/^uint32_t dma_using_memory_get(uint32_t dma_periph,dma_channel_enum channelx)$/;"	f
dmabus_mode	gd32f4xx/include/gd32f4xx_enet.h	/^    uint32_t dmabus_mode;                                                           \/*!< DMA bus mode related parameters *\/$/;"	m	struct:__anon51
ecc_logic	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t ecc_logic;                                                 \/*!< enable or disable the ECC calculation logic *\/$/;"	m	struct:__anon17
ecc_size	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t ecc_size;                                                  \/*!< the page size for the ECC calculation *\/$/;"	m	struct:__anon17
endian	gd32f4xx/include/gd32f4xx_spi.h	/^    uint32_t endian;                                                            \/*!< SPI big endian or little endian *\/$/;"	m	struct:__anon1
enet_address_filter_config	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_address_filter_config(enet_macaddress_enum mac_addr, uint32_t addr_mask, uint32_t filter_type)$/;"	f
enet_address_filter_disable	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_address_filter_disable(enet_macaddress_enum mac_addr)$/;"	f
enet_address_filter_enable	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_address_filter_enable(enet_macaddress_enum mac_addr)$/;"	f
enet_chksumconf_enum	gd32f4xx/include/gd32f4xx_enet.h	/^}enet_chksumconf_enum;$/;"	t	typeref:enum:__anon41
enet_current_desc_address_get	gd32f4xx/src/gd32f4xx_enet.c	/^uint32_t enet_current_desc_address_get(enet_desc_reg_enum addr_get)$/;"	f
enet_debug_status_get	gd32f4xx/src/gd32f4xx_enet.c	/^uint32_t enet_debug_status_get(uint32_t mac_debug)$/;"	f
enet_default_init	gd32f4xx/src/gd32f4xx_enet.c	/^static void enet_default_init(void)$/;"	f	file:
enet_deinit	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_deinit(void)$/;"	f
enet_delay	gd32f4xx/src/gd32f4xx_enet.c	/^static void enet_delay(uint32_t ncount)$/;"	f	file:
enet_desc_flag_clear	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_desc_flag_clear(enet_descriptors_struct *desc, uint32_t desc_flag)$/;"	f
enet_desc_flag_get	gd32f4xx/src/gd32f4xx_enet.c	/^FlagStatus enet_desc_flag_get(enet_descriptors_struct *desc, uint32_t desc_flag)$/;"	f
enet_desc_flag_set	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_desc_flag_set(enet_descriptors_struct *desc, uint32_t desc_flag)$/;"	f
enet_desc_information_get	gd32f4xx/src/gd32f4xx_enet.c	/^uint32_t enet_desc_information_get(enet_descriptors_struct *desc, enet_descstate_enum info_get)$/;"	f
enet_desc_reg_enum	gd32f4xx/include/gd32f4xx_enet.h	/^}enet_desc_reg_enum;$/;"	t	typeref:enum:__anon37
enet_desc_select_enhanced_mode	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_desc_select_enhanced_mode(void)$/;"	f
enet_desc_select_normal_mode	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_desc_select_normal_mode(void)$/;"	f
enet_descriptors_chain_init	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_descriptors_chain_init(enet_dmadirection_enum direction)$/;"	f
enet_descriptors_ring_init	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_descriptors_ring_init(enet_dmadirection_enum direction)$/;"	f
enet_descriptors_struct	gd32f4xx/include/gd32f4xx_enet.h	/^} enet_descriptors_struct;$/;"	t	typeref:struct:__anon52
enet_descstate_enum	gd32f4xx/include/gd32f4xx_enet.h	/^}enet_descstate_enum;$/;"	t	typeref:enum:__anon48
enet_disable	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_disable(void)$/;"	f
enet_dma_feature_disable	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_dma_feature_disable(uint32_t feature)$/;"	f
enet_dma_feature_enable	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_dma_feature_enable(uint32_t feature)$/;"	f
enet_dmadirection_enum	gd32f4xx/include/gd32f4xx_enet.h	/^}enet_dmadirection_enum;$/;"	t	typeref:enum:__anon44
enet_dmaprocess_resume	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_dmaprocess_resume(enet_dmadirection_enum direction)$/;"	f
enet_dmaprocess_state_get	gd32f4xx/src/gd32f4xx_enet.c	/^uint32_t enet_dmaprocess_state_get(enet_dmadirection_enum direction)$/;"	f
enet_enable	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_enable(void)$/;"	f
enet_flag_clear	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_flag_clear(enet_flag_clear_enum enet_flag)$/;"	f
enet_flag_clear_enum	gd32f4xx/include/gd32f4xx_enet.h	/^}enet_flag_clear_enum;$/;"	t	typeref:enum:__anon33
enet_flag_enum	gd32f4xx/include/gd32f4xx_enet.h	/^}enet_flag_enum;$/;"	t	typeref:enum:__anon32
enet_flag_get	gd32f4xx/src/gd32f4xx_enet.c	/^FlagStatus enet_flag_get(enet_flag_enum enet_flag)$/;"	f
enet_fliter_feature_disable	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_fliter_feature_disable(uint32_t feature)$/;"	f
enet_fliter_feature_enable	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_fliter_feature_enable(uint32_t feature)$/;"	f
enet_flowcontrol_feature_disable	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_flowcontrol_feature_disable(uint32_t feature)$/;"	f
enet_flowcontrol_feature_enable	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_flowcontrol_feature_enable(uint32_t feature)$/;"	f
enet_flowcontrol_threshold_config	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_flowcontrol_threshold_config(uint32_t deactive, uint32_t active)$/;"	f
enet_forward_feature_disable	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_forward_feature_disable(uint32_t feature)$/;"	f
enet_forward_feature_enable	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_forward_feature_enable(uint32_t feature)$/;"	f
enet_frame_receive	gd32f4xx/src/gd32f4xx_enet.c	/^ErrStatus enet_frame_receive(uint8_t *buffer, uint32_t bufsize)$/;"	f
enet_frame_transmit	gd32f4xx/src/gd32f4xx_enet.c	/^ErrStatus enet_frame_transmit(uint8_t *buffer, uint32_t length)$/;"	f
enet_frmrecept_enum	gd32f4xx/include/gd32f4xx_enet.h	/^}enet_frmrecept_enum;$/;"	t	typeref:enum:__anon42
enet_init	gd32f4xx/src/gd32f4xx_enet.c	/^ErrStatus enet_init(enet_mediamode_enum mediamode, enet_chksumconf_enum checksum, enet_frmrecept_enum recept)$/;"	f
enet_initpara	gd32f4xx/src/gd32f4xx_enet.c	/^static enet_initpara_struct enet_initpara ={0,0,0,0,0,0,0,0,0,0,0,0,0,0,0};$/;"	v	file:
enet_initpara_config	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_initpara_config(enet_option_enum option, uint32_t para)$/;"	f
enet_initpara_reset	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_initpara_reset(void)$/;"	f
enet_initpara_struct	gd32f4xx/include/gd32f4xx_enet.h	/^}enet_initpara_struct;$/;"	t	typeref:struct:__anon51
enet_int_enum	gd32f4xx/include/gd32f4xx_enet.h	/^}enet_int_enum;$/;"	t	typeref:enum:__anon34
enet_int_flag_clear_enum	gd32f4xx/include/gd32f4xx_enet.h	/^}enet_int_flag_clear_enum;$/;"	t	typeref:enum:__anon36
enet_int_flag_enum	gd32f4xx/include/gd32f4xx_enet.h	/^}enet_int_flag_enum;$/;"	t	typeref:enum:__anon35
enet_interrupt_disable	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_interrupt_disable(enet_int_enum enet_int)$/;"	f
enet_interrupt_enable	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_interrupt_enable(enet_int_enum enet_int)$/;"	f
enet_interrupt_flag_clear	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_interrupt_flag_clear(enet_int_flag_clear_enum int_flag_clear)$/;"	f
enet_interrupt_flag_get	gd32f4xx/src/gd32f4xx_enet.c	/^FlagStatus enet_interrupt_flag_get(enet_int_flag_enum int_flag)$/;"	f
enet_mac_address_get	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_mac_address_get(enet_macaddress_enum mac_addr, uint8_t paddr[])$/;"	f
enet_mac_address_set	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_mac_address_set(enet_macaddress_enum mac_addr, uint8_t paddr[])$/;"	f
enet_macaddress_enum	gd32f4xx/include/gd32f4xx_enet.h	/^}enet_macaddress_enum;$/;"	t	typeref:enum:__anon47
enet_mediamode_enum	gd32f4xx/include/gd32f4xx_enet.h	/^}enet_mediamode_enum;$/;"	t	typeref:enum:__anon40
enet_missed_frame_counter_get	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_missed_frame_counter_get(uint32_t *rxfifo_drop, uint32_t *rxdma_drop)$/;"	f
enet_msc_counter_enum	gd32f4xx/include/gd32f4xx_enet.h	/^}enet_msc_counter_enum; $/;"	t	typeref:enum:__anon38
enet_msc_counters_get	gd32f4xx/src/gd32f4xx_enet.c	/^uint32_t enet_msc_counters_get(enet_msc_counter_enum counter)$/;"	f
enet_msc_counters_preset_config	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_msc_counters_preset_config(enet_msc_preset_enum mode)$/;"	f
enet_msc_counters_reset	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_msc_counters_reset(void)$/;"	f
enet_msc_feature_disable	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_msc_feature_disable(uint32_t feature)$/;"	f
enet_msc_feature_enable	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_msc_feature_enable(uint32_t feature)$/;"	f
enet_msc_preset_enum	gd32f4xx/include/gd32f4xx_enet.h	/^}enet_msc_preset_enum;$/;"	t	typeref:enum:__anon49
enet_option_enum	gd32f4xx/include/gd32f4xx_enet.h	/^}enet_option_enum;$/;"	t	typeref:enum:__anon39
enet_pauseframe_config	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_pauseframe_config(uint32_t pausetime, uint32_t pause_threshold)$/;"	f
enet_pauseframe_detect_config	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_pauseframe_detect_config(uint32_t detect)$/;"	f
enet_pauseframe_generate	gd32f4xx/src/gd32f4xx_enet.c	/^ErrStatus enet_pauseframe_generate(void)  $/;"	f
enet_phy_config	gd32f4xx/src/gd32f4xx_enet.c	/^ErrStatus enet_phy_config(void)$/;"	f
enet_phy_write_read	gd32f4xx/src/gd32f4xx_enet.c	/^ErrStatus enet_phy_write_read(enet_phydirection_enum direction, uint16_t phy_address, uint16_t phy_reg, uint16_t *pvalue)$/;"	f
enet_phydirection_enum	gd32f4xx/include/gd32f4xx_enet.h	/^}enet_phydirection_enum;$/;"	t	typeref:enum:__anon45
enet_phyloopback_disable	gd32f4xx/src/gd32f4xx_enet.c	/^ErrStatus enet_phyloopback_disable(void)$/;"	f
enet_phyloopback_enable	gd32f4xx/src/gd32f4xx_enet.c	/^ErrStatus enet_phyloopback_enable(void)$/;"	f
enet_ptp_enhanced_descriptors_chain_init	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_ptp_enhanced_descriptors_chain_init(enet_dmadirection_enum direction)$/;"	f
enet_ptp_enhanced_descriptors_ring_init	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_ptp_enhanced_descriptors_ring_init(enet_dmadirection_enum direction)$/;"	f
enet_ptp_expected_time_config	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_ptp_expected_time_config(uint32_t second, uint32_t nanosecond)$/;"	f
enet_ptp_feature_disable	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_ptp_feature_disable(uint32_t feature)$/;"	f
enet_ptp_feature_enable	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_ptp_feature_enable(uint32_t feature)$/;"	f
enet_ptp_function_enum	gd32f4xx/include/gd32f4xx_enet.h	/^}enet_ptp_function_enum;$/;"	t	typeref:enum:__anon50
enet_ptp_normal_descriptors_chain_init	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_ptp_normal_descriptors_chain_init(enet_dmadirection_enum direction, enet_descriptors_struct *desc_ptptab)$/;"	f
enet_ptp_normal_descriptors_ring_init	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_ptp_normal_descriptors_ring_init(enet_dmadirection_enum direction, enet_descriptors_struct *desc_ptptab)$/;"	f
enet_ptp_pps_output_frequency_config	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_ptp_pps_output_frequency_config(uint32_t freq)$/;"	f
enet_ptp_subsecond_increment_config	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_ptp_subsecond_increment_config(uint32_t subsecond)$/;"	f
enet_ptp_system_time_get	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_ptp_system_time_get(enet_ptp_systime_struct *systime_struct)$/;"	f
enet_ptp_systime_struct	gd32f4xx/include/gd32f4xx_enet.h	/^}enet_ptp_systime_struct;$/;"	t	typeref:struct:__anon53
enet_ptp_timestamp_addend_config	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_ptp_timestamp_addend_config(uint32_t add)$/;"	f
enet_ptp_timestamp_function_config	gd32f4xx/src/gd32f4xx_enet.c	/^ErrStatus enet_ptp_timestamp_function_config(enet_ptp_function_enum func)$/;"	f
enet_ptp_timestamp_update_config	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_ptp_timestamp_update_config(uint32_t sign, uint32_t second, uint32_t subsecond)$/;"	f
enet_ptpframe_receive_enhanced_mode	gd32f4xx/src/gd32f4xx_enet.c	/^ErrStatus enet_ptpframe_receive_enhanced_mode(uint8_t *buffer, uint32_t bufsize, uint32_t timestamp[])$/;"	f
enet_ptpframe_receive_normal_mode	gd32f4xx/src/gd32f4xx_enet.c	/^ErrStatus enet_ptpframe_receive_normal_mode(uint8_t *buffer, uint32_t bufsize, uint32_t timestamp[])$/;"	f
enet_ptpframe_transmit_enhanced_mode	gd32f4xx/src/gd32f4xx_enet.c	/^ErrStatus enet_ptpframe_transmit_enhanced_mode(uint8_t *buffer, uint32_t length, uint32_t timestamp[])$/;"	f
enet_ptpframe_transmit_normal_mode	gd32f4xx/src/gd32f4xx_enet.c	/^ErrStatus enet_ptpframe_transmit_normal_mode(uint8_t *buffer, uint32_t length, uint32_t timestamp[])$/;"	f
enet_reg_tab	gd32f4xx/src/gd32f4xx_enet.c	/^static const uint16_t enet_reg_tab[] = {$/;"	v	file:
enet_regdirection_enum	gd32f4xx/include/gd32f4xx_enet.h	/^}enet_regdirection_enum;$/;"	t	typeref:enum:__anon46
enet_registers_get	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_registers_get(enet_registers_type_enum type, uint32_t *preg, uint32_t num)$/;"	f
enet_registers_type_enum	gd32f4xx/include/gd32f4xx_enet.h	/^}enet_registers_type_enum;$/;"	t	typeref:enum:__anon43
enet_rx_desc_delay_receive_complete_interrupt	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_rx_desc_delay_receive_complete_interrupt(enet_descriptors_struct *desc, uint32_t delay_time)$/;"	f
enet_rx_desc_enhanced_status_get	gd32f4xx/src/gd32f4xx_enet.c	/^uint32_t enet_rx_desc_enhanced_status_get(enet_descriptors_struct *desc, uint32_t desc_status)$/;"	f
enet_rx_desc_immediate_receive_complete_interrupt	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_rx_desc_immediate_receive_complete_interrupt(enet_descriptors_struct *desc)$/;"	f
enet_rx_disable	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_rx_disable(void)$/;"	f
enet_rx_enable	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_rx_enable(void)$/;"	f
enet_rxframe_drop	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_rxframe_drop(void)$/;"	f
enet_rxframe_size_get	gd32f4xx/src/gd32f4xx_enet.c	/^uint32_t enet_rxframe_size_get(void)$/;"	f
enet_rxprocess_check_recovery	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_rxprocess_check_recovery(void)$/;"	f
enet_software_reset	gd32f4xx/src/gd32f4xx_enet.c	/^ErrStatus enet_software_reset(void)$/;"	f
enet_transmit_checksum_config	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_transmit_checksum_config(enet_descriptors_struct *desc, uint32_t checksum)$/;"	f
enet_tx_disable	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_tx_disable(void)$/;"	f
enet_tx_enable	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_tx_enable(void)$/;"	f
enet_txfifo_flush	gd32f4xx/src/gd32f4xx_enet.c	/^ErrStatus enet_txfifo_flush(void)$/;"	f
enet_wum_feature_disable	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_wum_feature_disable(uint32_t feature)$/;"	f
enet_wum_feature_enable	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_wum_feature_enable(uint32_t feature)$/;"	f
enet_wum_filter_config	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_wum_filter_config(uint32_t pdata[])$/;"	f
enet_wum_filter_register_pointer_reset	gd32f4xx/src/gd32f4xx_enet.c	/^void enet_wum_filter_register_pointer_reset(void)$/;"	f
exit_selfrefresh_delay	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t exit_selfrefresh_delay;                                    \/*!< configure the exit self-refresh delay *\/$/;"	m	struct:__anon19
exmc_ecc_get	gd32f4xx/src/gd32f4xx_exmc.c	/^uint32_t exmc_ecc_get(uint32_t exmc_nand_bank)$/;"	f
exmc_flag_clear	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_flag_clear(uint32_t exmc_bank,uint32_t flag)$/;"	f
exmc_flag_get	gd32f4xx/src/gd32f4xx_exmc.c	/^FlagStatus exmc_flag_get(uint32_t exmc_bank,uint32_t flag)$/;"	f
exmc_interrupt_disable	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_interrupt_disable(uint32_t exmc_bank,uint32_t interrupt_source)$/;"	f
exmc_interrupt_enable	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_interrupt_enable(uint32_t exmc_bank,uint32_t interrupt_source)$/;"	f
exmc_interrupt_flag_clear	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_interrupt_flag_clear(uint32_t exmc_bank,uint32_t interrupt_source)$/;"	f
exmc_interrupt_flag_get	gd32f4xx/src/gd32f4xx_exmc.c	/^FlagStatus exmc_interrupt_flag_get(uint32_t exmc_bank,uint32_t interrupt_source)$/;"	f
exmc_nand_deinit	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_nand_deinit(uint32_t exmc_nand_bank)$/;"	f
exmc_nand_disable	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_nand_disable(uint32_t exmc_nand_bank)$/;"	f
exmc_nand_ecc_config	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_nand_ecc_config(uint32_t exmc_nand_bank, ControlStatus newvalue)$/;"	f
exmc_nand_enable	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_nand_enable(uint32_t exmc_nand_bank)$/;"	f
exmc_nand_init	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_nand_init(exmc_nand_parameter_struct* exmc_nand_init_struct)$/;"	f
exmc_nand_parameter_init	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_nand_parameter_init(exmc_nand_parameter_struct* exmc_nand_init_struct)$/;"	f
exmc_nand_parameter_struct	gd32f4xx/include/gd32f4xx_exmc.h	/^}exmc_nand_parameter_struct;$/;"	t	typeref:struct:__anon17
exmc_nand_pccard_timing_parameter_struct	gd32f4xx/include/gd32f4xx_exmc.h	/^}exmc_nand_pccard_timing_parameter_struct;$/;"	t	typeref:struct:__anon16
exmc_norsram_consecutive_clock_config	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_norsram_consecutive_clock_config(uint32_t clock_mode)$/;"	f
exmc_norsram_deinit	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_norsram_deinit(uint32_t exmc_norsram_region)$/;"	f
exmc_norsram_disable	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_norsram_disable(uint32_t exmc_norsram_region)$/;"	f
exmc_norsram_enable	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_norsram_enable(uint32_t exmc_norsram_region)$/;"	f
exmc_norsram_init	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_norsram_init(exmc_norsram_parameter_struct* exmc_norsram_init_struct)$/;"	f
exmc_norsram_page_size_config	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_norsram_page_size_config(uint32_t page_size)$/;"	f
exmc_norsram_parameter_init	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_norsram_parameter_init(exmc_norsram_parameter_struct* exmc_norsram_init_struct)$/;"	f
exmc_norsram_parameter_struct	gd32f4xx/include/gd32f4xx_exmc.h	/^}exmc_norsram_parameter_struct;$/;"	t	typeref:struct:__anon15
exmc_norsram_timing_parameter_struct	gd32f4xx/include/gd32f4xx_exmc.h	/^}exmc_norsram_timing_parameter_struct;$/;"	t	typeref:struct:__anon14
exmc_pccard_deinit	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_pccard_deinit(void)$/;"	f
exmc_pccard_disable	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_pccard_disable(void)$/;"	f
exmc_pccard_enable	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_pccard_enable(void)$/;"	f
exmc_pccard_init	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_pccard_init(exmc_pccard_parameter_struct* exmc_pccard_init_struct)$/;"	f
exmc_pccard_parameter_init	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_pccard_parameter_init(exmc_pccard_parameter_struct* exmc_pccard_init_struct)$/;"	f
exmc_pccard_parameter_struct	gd32f4xx/include/gd32f4xx_exmc.h	/^}exmc_pccard_parameter_struct;;$/;"	t	typeref:struct:__anon18
exmc_sdram_autorefresh_number_set	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_sdram_autorefresh_number_set(uint32_t exmc_number)$/;"	f
exmc_sdram_bankstatus_get	gd32f4xx/src/gd32f4xx_exmc.c	/^uint32_t exmc_sdram_bankstatus_get(uint32_t exmc_sdram_device)$/;"	f
exmc_sdram_command_config	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_sdram_command_config(exmc_sdram_command_parameter_struct* exmc_sdram_command_init_struct)$/;"	f
exmc_sdram_command_parameter_struct	gd32f4xx/include/gd32f4xx_exmc.h	/^}exmc_sdram_command_parameter_struct;$/;"	t	typeref:struct:__anon21
exmc_sdram_deinit	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_sdram_deinit(uint32_t exmc_sdram_device)$/;"	f
exmc_sdram_init	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_sdram_init(exmc_sdram_parameter_struct* exmc_sdram_init_struct)$/;"	f
exmc_sdram_parameter_init	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_sdram_parameter_init(exmc_sdram_parameter_struct* exmc_sdram_init_struct)$/;"	f
exmc_sdram_parameter_struct	gd32f4xx/include/gd32f4xx_exmc.h	/^}exmc_sdram_parameter_struct;$/;"	t	typeref:struct:__anon20
exmc_sdram_readsample_config	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_sdram_readsample_config(uint32_t delay_cell, uint32_t extra_hclk)$/;"	f
exmc_sdram_readsample_enable	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_sdram_readsample_enable(ControlStatus newvalue)$/;"	f
exmc_sdram_refresh_count_set	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_sdram_refresh_count_set(uint32_t exmc_count)$/;"	f
exmc_sdram_timing_parameter_struct	gd32f4xx/include/gd32f4xx_exmc.h	/^}exmc_sdram_timing_parameter_struct;$/;"	t	typeref:struct:__anon19
exmc_sdram_write_protection_config	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_sdram_write_protection_config(uint32_t exmc_sdram_device, ControlStatus newvalue)$/;"	f
exmc_sqpipsram_deinit	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_sqpipsram_deinit(void)$/;"	f
exmc_sqpipsram_high_id_get	gd32f4xx/src/gd32f4xx_exmc.c	/^uint32_t exmc_sqpipsram_high_id_get(void)$/;"	f
exmc_sqpipsram_init	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_sqpipsram_init(exmc_sqpipsram_parameter_struct* exmc_sqpipsram_init_struct)$/;"	f
exmc_sqpipsram_low_id_get	gd32f4xx/src/gd32f4xx_exmc.c	/^uint32_t exmc_sqpipsram_low_id_get(void)$/;"	f
exmc_sqpipsram_parameter_init	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_sqpipsram_parameter_init(exmc_sqpipsram_parameter_struct* exmc_sqpipsram_init_struct)$/;"	f
exmc_sqpipsram_parameter_struct	gd32f4xx/include/gd32f4xx_exmc.h	/^}exmc_sqpipsram_parameter_struct;$/;"	t	typeref:struct:__anon22
exmc_sqpipsram_read_command_set	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_sqpipsram_read_command_set(uint32_t read_command_mode,uint32_t read_wait_cycle,uint32_t read_command_code)$/;"	f
exmc_sqpipsram_read_id_command_send	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_sqpipsram_read_id_command_send(void)$/;"	f
exmc_sqpipsram_send_command_state_get	gd32f4xx/src/gd32f4xx_exmc.c	/^FlagStatus exmc_sqpipsram_send_command_state_get(uint32_t send_command_flag)$/;"	f
exmc_sqpipsram_write_cmd_send	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_sqpipsram_write_cmd_send(void)$/;"	f
exmc_sqpipsram_write_command_set	gd32f4xx/src/gd32f4xx_exmc.c	/^void exmc_sqpipsram_write_command_set(uint32_t write_command_mode,uint32_t write_wait_cycle,uint32_t write_command_code)$/;"	f
extended_mode	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t extended_mode;                                             \/*!< enable or disable the extended mode *\/$/;"	m	struct:__anon15
extended_status	gd32f4xx/include/gd32f4xx_enet.h	/^    uint32_t extended_status;                                                       \/*!< extended status *\/$/;"	m	struct:__anon52
exti_deinit	gd32f4xx/src/gd32f4xx_exti.c	/^void exti_deinit(void)$/;"	f
exti_event_disable	gd32f4xx/src/gd32f4xx_exti.c	/^void exti_event_disable(exti_line_enum linex)$/;"	f
exti_event_enable	gd32f4xx/src/gd32f4xx_exti.c	/^void exti_event_enable(exti_line_enum linex)$/;"	f
exti_flag_clear	gd32f4xx/src/gd32f4xx_exti.c	/^void exti_flag_clear(exti_line_enum linex)$/;"	f
exti_flag_get	gd32f4xx/src/gd32f4xx_exti.c	/^FlagStatus exti_flag_get(exti_line_enum linex)$/;"	f
exti_init	gd32f4xx/src/gd32f4xx_exti.c	/^void exti_init(exti_line_enum linex, \\$/;"	f
exti_interrupt_disable	gd32f4xx/src/gd32f4xx_exti.c	/^void exti_interrupt_disable(exti_line_enum linex)$/;"	f
exti_interrupt_enable	gd32f4xx/src/gd32f4xx_exti.c	/^void exti_interrupt_enable(exti_line_enum linex)$/;"	f
exti_interrupt_flag_clear	gd32f4xx/src/gd32f4xx_exti.c	/^void exti_interrupt_flag_clear(exti_line_enum linex)$/;"	f
exti_interrupt_flag_get	gd32f4xx/src/gd32f4xx_exti.c	/^FlagStatus exti_interrupt_flag_get(exti_line_enum linex)$/;"	f
exti_line_enum	gd32f4xx/include/gd32f4xx_exti.h	/^}exti_line_enum;$/;"	t	typeref:enum:__anon11
exti_mode_enum	gd32f4xx/include/gd32f4xx_exti.h	/^}exti_mode_enum;$/;"	t	typeref:enum:__anon12
exti_software_interrupt_disable	gd32f4xx/src/gd32f4xx_exti.c	/^void exti_software_interrupt_disable(exti_line_enum linex)$/;"	f
exti_software_interrupt_enable	gd32f4xx/src/gd32f4xx_exti.c	/^void exti_software_interrupt_enable(exti_line_enum linex)$/;"	f
exti_trig_type_enum	gd32f4xx/include/gd32f4xx_exti.h	/^}exti_trig_type_enum;$/;"	t	typeref:enum:__anon13
factor_asyn	gd32f4xx/include/gd32f4xx_rtc.h	/^    uint16_t factor_asyn;                                                       \/*!< RTC asynchronous prescaler value: 0x0 - 0x7F *\/$/;"	m	struct:__anon3
factor_syn	gd32f4xx/include/gd32f4xx_rtc.h	/^    uint16_t factor_syn;                                                        \/*!< RTC synchronous prescaler value: 0x0 - 0x7FFF *\/$/;"	m	struct:__anon3
filter_bits	gd32f4xx/include/gd32f4xx_can.h	/^    uint16_t filter_bits;                                               \/*!< filter scale *\/$/;"	m	struct:__anon78
filter_enable	gd32f4xx/include/gd32f4xx_can.h	/^    ControlStatus filter_enable;                                        \/*!< filter work or not *\/$/;"	m	struct:__anon78
filter_fifo_number	gd32f4xx/include/gd32f4xx_can.h	/^    uint16_t filter_fifo_number;                                        \/*!< receive FIFO associated with the filter *\/$/;"	m	struct:__anon78
filter_list_high	gd32f4xx/include/gd32f4xx_can.h	/^    uint16_t filter_list_high;                                          \/*!< filter list number high bits*\/$/;"	m	struct:__anon78
filter_list_low	gd32f4xx/include/gd32f4xx_can.h	/^    uint16_t filter_list_low;                                           \/*!< filter list number low bits *\/$/;"	m	struct:__anon78
filter_mask_high	gd32f4xx/include/gd32f4xx_can.h	/^    uint16_t filter_mask_high;                                          \/*!< filter mask number high bits *\/$/;"	m	struct:__anon78
filter_mask_low	gd32f4xx/include/gd32f4xx_can.h	/^    uint16_t filter_mask_low;                                           \/*!< filter mask number low bits *\/$/;"	m	struct:__anon78
filter_mode	gd32f4xx/include/gd32f4xx_can.h	/^    uint16_t filter_mode;                                               \/*!< filter mode, list or mask *\/$/;"	m	struct:__anon78
filter_number	gd32f4xx/include/gd32f4xx_can.h	/^    uint16_t filter_number;                                             \/*!< filter number *\/$/;"	m	struct:__anon78
flow_control	gd32f4xx/include/gd32f4xx_enet.h	/^    uint32_t flow_control;                                                          \/*!< flow control related parameters *\/$/;"	m	struct:__anon51
fmc_bank0_erase	gd32f4xx/src/gd32f4xx_fmc.c	/^fmc_state_enum fmc_bank0_erase(void)$/;"	f
fmc_bank1_erase	gd32f4xx/src/gd32f4xx_fmc.c	/^fmc_state_enum fmc_bank1_erase(void)$/;"	f
fmc_byte_program	gd32f4xx/src/gd32f4xx_fmc.c	/^fmc_state_enum fmc_byte_program(uint32_t address, uint8_t data)$/;"	f
fmc_flag_clear	gd32f4xx/src/gd32f4xx_fmc.c	/^void fmc_flag_clear(uint32_t fmc_flag)$/;"	f
fmc_flag_get	gd32f4xx/src/gd32f4xx_fmc.c	/^FlagStatus fmc_flag_get(uint32_t fmc_flag)$/;"	f
fmc_halfword_program	gd32f4xx/src/gd32f4xx_fmc.c	/^fmc_state_enum fmc_halfword_program(uint32_t address, uint16_t data)$/;"	f
fmc_interrupt_disable	gd32f4xx/src/gd32f4xx_fmc.c	/^void fmc_interrupt_disable(uint32_t fmc_int)$/;"	f
fmc_interrupt_enable	gd32f4xx/src/gd32f4xx_fmc.c	/^void fmc_interrupt_enable(uint32_t fmc_int)$/;"	f
fmc_lock	gd32f4xx/src/gd32f4xx_fmc.c	/^void fmc_lock(void)$/;"	f
fmc_mass_erase	gd32f4xx/src/gd32f4xx_fmc.c	/^fmc_state_enum fmc_mass_erase(void)$/;"	f
fmc_ready_wait	gd32f4xx/src/gd32f4xx_fmc.c	/^fmc_state_enum fmc_ready_wait(void )$/;"	f
fmc_sector_erase	gd32f4xx/src/gd32f4xx_fmc.c	/^fmc_state_enum fmc_sector_erase(uint32_t fmc_sector)$/;"	f
fmc_state_enum	gd32f4xx/include/gd32f4xx_fmc.h	/^}fmc_state_enum;$/;"	t	typeref:enum:__anon26
fmc_state_get	gd32f4xx/src/gd32f4xx_fmc.c	/^fmc_state_enum fmc_state_get(void)$/;"	f
fmc_unlock	gd32f4xx/src/gd32f4xx_fmc.c	/^void fmc_unlock(void)$/;"	f
fmc_word_program	gd32f4xx/src/gd32f4xx_fmc.c	/^fmc_state_enum fmc_word_program(uint32_t address, uint32_t data)$/;"	f
fmc_wscnt_set	gd32f4xx/src/gd32f4xx_fmc.c	/^void fmc_wscnt_set(uint32_t wscnt)$/;"	f
foreground_alpha_algorithm	gd32f4xx/include/gd32f4xx_ipa.h	/^    uint32_t foreground_alpha_algorithm;                  \/*!< foreground alpha value calculation algorithm *\/$/;"	m	struct:__anon69
foreground_lineoff	gd32f4xx/include/gd32f4xx_ipa.h	/^    uint32_t foreground_lineoff;                          \/*!< foreground line offset *\/$/;"	m	struct:__anon69
foreground_memaddr	gd32f4xx/include/gd32f4xx_ipa.h	/^    uint32_t foreground_memaddr;                          \/*!< foreground memory base address *\/$/;"	m	struct:__anon69
foreground_pf	gd32f4xx/include/gd32f4xx_ipa.h	/^    uint32_t foreground_pf;                               \/*!< foreground pixel format *\/$/;"	m	struct:__anon69
foreground_prealpha	gd32f4xx/include/gd32f4xx_ipa.h	/^    uint32_t foreground_prealpha;                         \/*!< foreground pre-defined alpha value *\/$/;"	m	struct:__anon69
foreground_preblue	gd32f4xx/include/gd32f4xx_ipa.h	/^    uint32_t foreground_preblue;                          \/*!< foreground pre-defined blue value *\/$/;"	m	struct:__anon69
foreground_pregreen	gd32f4xx/include/gd32f4xx_ipa.h	/^    uint32_t foreground_pregreen;                         \/*!< foreground pre-defined green value *\/$/;"	m	struct:__anon69
foreground_prered	gd32f4xx/include/gd32f4xx_ipa.h	/^    uint32_t foreground_prered;                           \/*!< foreground pre-defined red value *\/$/;"	m	struct:__anon69
forward_frame	gd32f4xx/include/gd32f4xx_enet.h	/^    uint32_t forward_frame;                                                         \/*!< frame forward related parameters *\/ $/;"	m	struct:__anon51
frame_rate	gd32f4xx/include/gd32f4xx_dci.h	/^    uint32_t frame_rate;                                             \/*!< frame capture rate *\/$/;"	m	struct:__anon2
frame_size	gd32f4xx/include/gd32f4xx_spi.h	/^    uint32_t frame_size;                                                        \/*!< SPI frame size *\/$/;"	m	struct:__anon1
framesfilter_mode	gd32f4xx/include/gd32f4xx_enet.h	/^    uint32_t framesfilter_mode;                                                     \/*!< frame filter control related parameters *\/$/;"	m	struct:__anon51
fwdgt_config	gd32f4xx/src/gd32f4xx_fwdgt.c	/^ErrStatus fwdgt_config(uint16_t reload_value, uint8_t prescaler_div)$/;"	f
fwdgt_counter_reload	gd32f4xx/src/gd32f4xx_fwdgt.c	/^void fwdgt_counter_reload(void)$/;"	f
fwdgt_enable	gd32f4xx/src/gd32f4xx_fwdgt.c	/^void fwdgt_enable(void)$/;"	f
fwdgt_flag_get	gd32f4xx/src/gd32f4xx_fwdgt.c	/^FlagStatus fwdgt_flag_get(uint16_t flag)$/;"	f
fwdgt_write_disable	gd32f4xx/src/gd32f4xx_fwdgt.c	/^void fwdgt_write_disable(void)$/;"	f
gpio_af_set	gd32f4xx/src/gd32f4xx_gpio.c	/^void gpio_af_set(uint32_t gpio_periph,uint32_t alt_func_num,uint32_t pin)$/;"	f
gpio_bit_reset	gd32f4xx/src/gd32f4xx_gpio.c	/^void gpio_bit_reset(uint32_t gpio_periph,uint32_t pin)$/;"	f
gpio_bit_set	gd32f4xx/src/gd32f4xx_gpio.c	/^void gpio_bit_set(uint32_t gpio_periph,uint32_t pin)$/;"	f
gpio_bit_toggle	gd32f4xx/src/gd32f4xx_gpio.c	/^void gpio_bit_toggle(uint32_t gpio_periph,uint32_t pin)$/;"	f
gpio_bit_write	gd32f4xx/src/gd32f4xx_gpio.c	/^void gpio_bit_write(uint32_t gpio_periph,uint32_t pin,bit_status bit_value)$/;"	f
gpio_deinit	gd32f4xx/src/gd32f4xx_gpio.c	/^void gpio_deinit(uint32_t gpio_periph)$/;"	f
gpio_input_bit_get	gd32f4xx/src/gd32f4xx_gpio.c	/^FlagStatus gpio_input_bit_get(uint32_t gpio_periph,uint32_t pin)$/;"	f
gpio_input_port_get	gd32f4xx/src/gd32f4xx_gpio.c	/^uint16_t gpio_input_port_get(uint32_t gpio_periph)$/;"	f
gpio_mode_set	gd32f4xx/src/gd32f4xx_gpio.c	/^void gpio_mode_set(uint32_t gpio_periph,uint32_t mode,uint32_t pull_up_down,uint32_t pin)$/;"	f
gpio_output_bit_get	gd32f4xx/src/gd32f4xx_gpio.c	/^FlagStatus gpio_output_bit_get(uint32_t gpio_periph,uint32_t pin)$/;"	f
gpio_output_options_set	gd32f4xx/src/gd32f4xx_gpio.c	/^void gpio_output_options_set(uint32_t gpio_periph,uint8_t otype,uint32_t speed,uint32_t pin)$/;"	f
gpio_output_port_get	gd32f4xx/src/gd32f4xx_gpio.c	/^uint16_t gpio_output_port_get(uint32_t gpio_periph)$/;"	f
gpio_pin_lock	gd32f4xx/src/gd32f4xx_gpio.c	/^void gpio_pin_lock(uint32_t gpio_periph,uint32_t pin)$/;"	f
gpio_port_toggle	gd32f4xx/src/gd32f4xx_gpio.c	/^void gpio_port_toggle(uint32_t gpio_periph)$/;"	f
gpio_port_write	gd32f4xx/src/gd32f4xx_gpio.c	/^void gpio_port_write(uint32_t gpio_periph,uint16_t data)$/;"	f
halfduplex_param	gd32f4xx/include/gd32f4xx_enet.h	/^    uint32_t halfduplex_param;                                                      \/*!< halfduplex related parameters *\/            $/;"	m	struct:__anon51
hashtable_high	gd32f4xx/include/gd32f4xx_enet.h	/^    uint32_t hashtable_high;                                                        \/*!< hash list high 32-bit related parameters *\/$/;"	m	struct:__anon51
hashtable_low	gd32f4xx/include/gd32f4xx_enet.h	/^    uint32_t hashtable_low;                                                         \/*!< hash list low 32-bit related parameters *\/$/;"	m	struct:__anon51
holdtime	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t holdtime;                                                  \/*!< configure the address hold time(or the data hold time for write operation) *\/$/;"	m	struct:__anon16
hour	gd32f4xx/include/gd32f4xx_rtc.h	/^    uint8_t hour;                                                               \/*!< RTC hour value *\/$/;"	m	struct:__anon3
hsync_polarity	gd32f4xx/include/gd32f4xx_dci.h	/^    uint32_t hsync_polarity;                                         \/*!< horizontal polarity selection *\/$/;"	m	struct:__anon2
i2c_ack_config	gd32f4xx/src/gd32f4xx_i2c.c	/^void i2c_ack_config(uint32_t i2c_periph,uint8_t ack)$/;"	f
i2c_ackpos_config	gd32f4xx/src/gd32f4xx_i2c.c	/^void i2c_ackpos_config(uint32_t i2c_periph,uint8_t pos)$/;"	f
i2c_analog_noise_filter_disable	gd32f4xx/src/gd32f4xx_i2c.c	/^void i2c_analog_noise_filter_disable(uint32_t i2c_periph)$/;"	f
i2c_analog_noise_filter_enable	gd32f4xx/src/gd32f4xx_i2c.c	/^void i2c_analog_noise_filter_enable(uint32_t i2c_periph)$/;"	f
i2c_clock_config	gd32f4xx/src/gd32f4xx_i2c.c	/^void i2c_clock_config(uint32_t i2c_periph,uint32_t clkspeed,uint32_t dutycyc)$/;"	f
i2c_deinit	gd32f4xx/src/gd32f4xx_i2c.c	/^void i2c_deinit(uint32_t i2c_periph)$/;"	f
i2c_digital_filter_enum	gd32f4xx/include/gd32f4xx_i2c.h	/^}i2c_digital_filter_enum;$/;"	t	typeref:enum:__anon81
i2c_digital_noise_filter_config	gd32f4xx/src/gd32f4xx_i2c.c	/^void i2c_digital_noise_filter_config(uint32_t i2c_periph,i2c_digital_filter_enum dfilterpara)$/;"	f
i2c_disable	gd32f4xx/src/gd32f4xx_i2c.c	/^void i2c_disable(uint32_t i2c_periph)$/;"	f
i2c_dma_enable	gd32f4xx/src/gd32f4xx_i2c.c	/^void i2c_dma_enable(uint32_t i2c_periph,uint32_t dmastste)$/;"	f
i2c_dma_last_transfer_enable	gd32f4xx/src/gd32f4xx_i2c.c	/^void i2c_dma_last_transfer_enable(uint32_t i2c_periph,uint32_t dmalast)$/;"	f
i2c_dualaddr_enable	gd32f4xx/src/gd32f4xx_i2c.c	/^void i2c_dualaddr_enable(uint32_t i2c_periph,uint8_t dualaddr)$/;"	f
i2c_enable	gd32f4xx/src/gd32f4xx_i2c.c	/^void i2c_enable(uint32_t i2c_periph)$/;"	f
i2c_flag_clear	gd32f4xx/src/gd32f4xx_i2c.c	/^void i2c_flag_clear(uint32_t i2c_periph,uint32_t state)$/;"	f
i2c_flag_get	gd32f4xx/src/gd32f4xx_i2c.c	/^FlagStatus i2c_flag_get(uint32_t i2c_periph,uint32_t state )$/;"	f
i2c_interrupt_disable	gd32f4xx/src/gd32f4xx_i2c.c	/^void i2c_interrupt_disable(uint32_t i2c_periph,uint32_t inttype)$/;"	f
i2c_interrupt_enable	gd32f4xx/src/gd32f4xx_i2c.c	/^void i2c_interrupt_enable(uint32_t i2c_periph,uint32_t inttype)$/;"	f
i2c_master_addressing	gd32f4xx/src/gd32f4xx_i2c.c	/^void i2c_master_addressing(uint32_t i2c_periph,uint8_t addr,uint32_t trandirection)$/;"	f
i2c_mode_addr_config	gd32f4xx/src/gd32f4xx_i2c.c	/^void i2c_mode_addr_config(uint32_t i2c_periph,uint32_t i2cmod,uint32_t addformat,uint32_t addr)$/;"	f
i2c_pec_enable	gd32f4xx/src/gd32f4xx_i2c.c	/^void i2c_pec_enable(uint32_t i2c_periph,uint32_t pecstate)$/;"	f
i2c_pec_transfer_enable	gd32f4xx/src/gd32f4xx_i2c.c	/^void i2c_pec_transfer_enable(uint32_t i2c_periph,uint32_t pecpara)$/;"	f
i2c_pec_value	gd32f4xx/src/gd32f4xx_i2c.c	/^uint8_t i2c_pec_value(uint32_t i2c_periph)$/;"	f
i2c_receive_data	gd32f4xx/src/gd32f4xx_i2c.c	/^uint8_t i2c_receive_data(uint32_t i2c_periph)$/;"	f
i2c_sam_disable	gd32f4xx/src/gd32f4xx_i2c.c	/^void i2c_sam_disable(uint32_t i2c_periph)$/;"	f
i2c_sam_enable	gd32f4xx/src/gd32f4xx_i2c.c	/^void i2c_sam_enable(uint32_t i2c_periph)$/;"	f
i2c_sam_flag_clear	gd32f4xx/src/gd32f4xx_i2c.c	/^void i2c_sam_flag_clear(uint32_t i2c_periph,uint32_t samstate)$/;"	f
i2c_sam_flag_get	gd32f4xx/src/gd32f4xx_i2c.c	/^FlagStatus i2c_sam_flag_get(uint32_t i2c_periph,uint32_t samstate)$/;"	f
i2c_sam_interrupt_disable	gd32f4xx/src/gd32f4xx_i2c.c	/^void i2c_sam_interrupt_disable(uint32_t i2c_periph,uint32_t inttype)$/;"	f
i2c_sam_interrupt_enable	gd32f4xx/src/gd32f4xx_i2c.c	/^void i2c_sam_interrupt_enable(uint32_t i2c_periph,uint32_t inttype)$/;"	f
i2c_sam_timeout_disable	gd32f4xx/src/gd32f4xx_i2c.c	/^void i2c_sam_timeout_disable(uint32_t i2c_periph)$/;"	f
i2c_sam_timeout_enable	gd32f4xx/src/gd32f4xx_i2c.c	/^void i2c_sam_timeout_enable(uint32_t i2c_periph)$/;"	f
i2c_slave_response_to_gcall_config	gd32f4xx/src/gd32f4xx_i2c.c	/^void i2c_slave_response_to_gcall_config(uint32_t i2c_periph, uint32_t gcallpara)$/;"	f
i2c_smbus_alert_issue	gd32f4xx/src/gd32f4xx_i2c.c	/^void i2c_smbus_alert_issue(uint32_t i2c_periph,uint32_t smbuspara)$/;"	f
i2c_smbus_arp_enable	gd32f4xx/src/gd32f4xx_i2c.c	/^void i2c_smbus_arp_enable(uint32_t i2c_periph,uint32_t arpstate)$/;"	f
i2c_smbus_type_config	gd32f4xx/src/gd32f4xx_i2c.c	/^void i2c_smbus_type_config(uint32_t i2c_periph,uint32_t type)$/;"	f
i2c_software_reset_config	gd32f4xx/src/gd32f4xx_i2c.c	/^void i2c_software_reset_config(uint32_t i2c_periph, uint32_t sreset)$/;"	f
i2c_start_on_bus	gd32f4xx/src/gd32f4xx_i2c.c	/^void i2c_start_on_bus(uint32_t i2c_periph)$/;"	f
i2c_stop_on_bus	gd32f4xx/src/gd32f4xx_i2c.c	/^void i2c_stop_on_bus(uint32_t i2c_periph)$/;"	f
i2c_stretch_scl_low_config	gd32f4xx/src/gd32f4xx_i2c.c	/^void i2c_stretch_scl_low_config(uint32_t i2c_periph,uint32_t stretchpara)$/;"	f
i2c_transmit_data	gd32f4xx/src/gd32f4xx_i2c.c	/^void i2c_transmit_data(uint32_t i2c_periph,uint8_t data)$/;"	f
i2s_disable	gd32f4xx/src/gd32f4xx_spi.c	/^void i2s_disable(uint32_t spi_periph)$/;"	f
i2s_enable	gd32f4xx/src/gd32f4xx_spi.c	/^void i2s_enable(uint32_t spi_periph)$/;"	f
i2s_full_duplex_mode_config	gd32f4xx/src/gd32f4xx_spi.c	/^void i2s_full_duplex_mode_config(uint32_t i2s_add_periph, uint32_t i2s_mode, uint32_t i2s_standard,$/;"	f
i2s_init	gd32f4xx/src/gd32f4xx_spi.c	/^void i2s_init(uint32_t spi_periph, uint32_t i2s_mode, uint32_t i2s_standard, uint32_t i2s_ckpl)$/;"	f
i2s_psc_config	gd32f4xx/src/gd32f4xx_spi.c	/^void i2s_psc_config(uint32_t spi_periph, uint32_t i2s_audiosample, uint32_t i2s_frameformat, uint32_t i2s_mckout)$/;"	f
icfilter	gd32f4xx/include/gd32f4xx_timer.h	/^    uint16_t icfilter;                          \/*!< channel input capture filter control *\/$/;"	m	struct:__anon68
icpolarity	gd32f4xx/include/gd32f4xx_timer.h	/^    uint16_t icpolarity;                        \/*!< channel input polarity *\/$/;"	m	struct:__anon68
icprescaler	gd32f4xx/include/gd32f4xx_timer.h	/^    uint16_t icprescaler;                       \/*!< channel input capture prescaler *\/$/;"	m	struct:__anon68
icselection	gd32f4xx/include/gd32f4xx_timer.h	/^    uint16_t icselection;                       \/*!< channel input mode selection *\/$/;"	m	struct:__anon68
id_length	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t id_length;                                                 \/*!< SPI PSRAM ID length *\/$/;"	m	struct:__anon22
ideloffstate	gd32f4xx/include/gd32f4xx_timer.h	/^    uint32_t ideloffstate;                          \/*!< idle mode off-state *\/$/;"	m	struct:__anon66
image_height	gd32f4xx/include/gd32f4xx_ipa.h	/^    uint32_t image_height;                                \/*!< height of the image to be processed *\/                                          $/;"	m	struct:__anon71
image_width	gd32f4xx/include/gd32f4xx_ipa.h	/^    uint32_t image_width;                                 \/*!< width of the image to be processed *\/$/;"	m	struct:__anon71
interface_format	gd32f4xx/include/gd32f4xx_dci.h	/^    uint32_t interface_format;                                       \/*!< digital camera interface format *\/$/;"	m	struct:__anon2
interframegap	gd32f4xx/include/gd32f4xx_enet.h	/^    uint32_t interframegap;                                                         \/*!< inter frame gap related parameters *\/$/;"	m	struct:__anon51
internal_bank_number	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t internal_bank_number;                                      \/*!< the number internal banks *\/$/;"	m	struct:__anon20
io_space_timing	gd32f4xx/include/gd32f4xx_exmc.h	/^    exmc_nand_pccard_timing_parameter_struct*  io_space_timing;         \/*!< the timing parameters for NAND flash IO Space *\/$/;"	m	struct:__anon18
ipa_background_init	gd32f4xx/src/gd32f4xx_ipa.c	/^void ipa_background_init(ipa_background_parameter_struct* background_struct)$/;"	f
ipa_background_lut_init	gd32f4xx/src/gd32f4xx_ipa.c	/^void ipa_background_lut_init(uint32_t bg_lut_num,uint8_t bg_lut_pf, uint32_t bg_lut_addr)$/;"	f
ipa_background_lut_loading_enable	gd32f4xx/src/gd32f4xx_ipa.c	/^void ipa_background_lut_loading_enable(void)$/;"	f
ipa_background_parameter_struct	gd32f4xx/include/gd32f4xx_ipa.h	/^}ipa_background_parameter_struct; $/;"	t	typeref:struct:__anon70
ipa_deinit	gd32f4xx/src/gd32f4xx_ipa.c	/^void ipa_deinit(void)$/;"	f
ipa_destination_init	gd32f4xx/src/gd32f4xx_ipa.c	/^void ipa_destination_init(ipa_destination_parameter_struct* destination_struct)$/;"	f
ipa_destination_parameter_struct	gd32f4xx/include/gd32f4xx_ipa.h	/^}ipa_destination_parameter_struct; $/;"	t	typeref:struct:__anon71
ipa_dpf_enum	gd32f4xx/include/gd32f4xx_ipa.h	/^} ipa_dpf_enum;$/;"	t	typeref:enum:__anon72
ipa_foreground_init	gd32f4xx/src/gd32f4xx_ipa.c	/^void ipa_foreground_init(ipa_foreground_parameter_struct* foreground_struct)$/;"	f
ipa_foreground_lut_init	gd32f4xx/src/gd32f4xx_ipa.c	/^void ipa_foreground_lut_init(uint32_t fg_lut_num,uint8_t fg_lut_pf, uint32_t fg_lut_addr)$/;"	f
ipa_foreground_lut_loading_enable	gd32f4xx/src/gd32f4xx_ipa.c	/^void ipa_foreground_lut_loading_enable(void)$/;"	f
ipa_foreground_parameter_struct	gd32f4xx/include/gd32f4xx_ipa.h	/^}ipa_foreground_parameter_struct; $/;"	t	typeref:struct:__anon69
ipa_inter_timer_config	gd32f4xx/src/gd32f4xx_ipa.c	/^void ipa_inter_timer_config(uint8_t timercfg)$/;"	f
ipa_interrupt_disable	gd32f4xx/src/gd32f4xx_ipa.c	/^void ipa_interrupt_disable(uint32_t inttype)$/;"	f
ipa_interrupt_enable	gd32f4xx/src/gd32f4xx_ipa.c	/^void ipa_interrupt_enable(uint32_t inttype)$/;"	f
ipa_interrupt_flag_clear	gd32f4xx/src/gd32f4xx_ipa.c	/^void ipa_interrupt_flag_clear(uint32_t intflag)$/;"	f
ipa_interrupt_flag_get	gd32f4xx/src/gd32f4xx_ipa.c	/^FlagStatus ipa_interrupt_flag_get(uint32_t intflag)$/;"	f
ipa_interval_clock_num_config	gd32f4xx/src/gd32f4xx_ipa.c	/^void ipa_interval_clock_num_config(uint32_t clk_num )$/;"	f
ipa_line_mark_config	gd32f4xx/src/gd32f4xx_ipa.c	/^void ipa_line_mark_config(uint32_t linenum)$/;"	f
ipa_pixel_format_convert_mod	gd32f4xx/src/gd32f4xx_ipa.c	/^void ipa_pixel_format_convert_mod(uint32_t pfcm)$/;"	f
ipa_transfer_enable	gd32f4xx/src/gd32f4xx_ipa.c	/^void ipa_transfer_enable(void)$/;"	f
ipa_transfer_hangup_disable	gd32f4xx/src/gd32f4xx_ipa.c	/^void ipa_transfer_hangup_disable(void)$/;"	f
ipa_transfer_hangup_enable	gd32f4xx/src/gd32f4xx_ipa.c	/^void ipa_transfer_hangup_enable(void)$/;"	f
ipa_transfer_stop_disable	gd32f4xx/src/gd32f4xx_ipa.c	/^void ipa_transfer_stop_disable(void)$/;"	f
ipa_transfer_stop_enable	gd32f4xx/src/gd32f4xx_ipa.c	/^void ipa_transfer_stop_enable(void)$/;"	f
iref_deinit	gd32f4xx/src/gd32f4xx_iref.c	/^void iref_deinit(void)$/;"	f
iref_disable	gd32f4xx/src/gd32f4xx_iref.c	/^void iref_disable(void)$/;"	f
iref_enable	gd32f4xx/src/gd32f4xx_iref.c	/^void iref_enable(void)$/;"	f
iref_mode_set	gd32f4xx/src/gd32f4xx_iref.c	/^void iref_mode_set(uint32_t step)$/;"	f
iref_precision_trim_value_set	gd32f4xx/src/gd32f4xx_iref.c	/^void iref_precision_trim_value_set(uint32_t precisiontrim)$/;"	f
iref_sink_set	gd32f4xx/src/gd32f4xx_iref.c	/^void iref_sink_set(uint32_t sinkmode)$/;"	f
iref_step_data_config	gd32f4xx/src/gd32f4xx_iref.c	/^void iref_step_data_config(uint32_t stepdata)$/;"	f
layer_acf1	gd32f4xx/include/gd32f4xx_tli.h	/^    uint32_t layer_acf1;                      \/*!< alpha calculation factor 1 of blending method *\/$/;"	m	struct:__anon28
layer_acf2	gd32f4xx/include/gd32f4xx_tli.h	/^    uint32_t layer_acf2;                      \/*!< alpha calculation factor 2 of blending method *\/$/;"	m	struct:__anon28
layer_default_alpha	gd32f4xx/include/gd32f4xx_tli.h	/^    uint32_t layer_default_alpha;             \/*!< the default color alpha *\/$/;"	m	struct:__anon28
layer_default_blue	gd32f4xx/include/gd32f4xx_tli.h	/^    uint32_t layer_default_blue;              \/*!< the default color blue *\/$/;"	m	struct:__anon28
layer_default_green	gd32f4xx/include/gd32f4xx_tli.h	/^    uint32_t layer_default_green;             \/*!< the default color green *\/$/;"	m	struct:__anon28
layer_default_red	gd32f4xx/include/gd32f4xx_tli.h	/^    uint32_t layer_default_red;               \/*!< the default color red *\/$/;"	m	struct:__anon28
layer_frame_buf_stride_offset	gd32f4xx/include/gd32f4xx_tli.h	/^    uint32_t layer_frame_buf_stride_offset;   \/*!< frame buffer stride offset *\/$/;"	m	struct:__anon28
layer_frame_bufaddr	gd32f4xx/include/gd32f4xx_tli.h	/^    uint32_t layer_frame_bufaddr;             \/*!< frame buffer base address *\/$/;"	m	struct:__anon28
layer_frame_line_length	gd32f4xx/include/gd32f4xx_tli.h	/^    uint32_t layer_frame_line_length;         \/*!< frame line length *\/$/;"	m	struct:__anon28
layer_frame_total_line_number	gd32f4xx/include/gd32f4xx_tli.h	/^    uint32_t layer_frame_total_line_number;   \/*!< frame total line number *\/$/;"	m	struct:__anon28
layer_lut_channel_blue	gd32f4xx/include/gd32f4xx_tli.h	/^    uint32_t layer_lut_channel_blue;          \/*!< blue channel of a LUT entry *\/                                                       $/;"	m	struct:__anon29
layer_lut_channel_green	gd32f4xx/include/gd32f4xx_tli.h	/^    uint32_t layer_lut_channel_green;         \/*!< green channel of a LUT entry *\/$/;"	m	struct:__anon29
layer_lut_channel_red	gd32f4xx/include/gd32f4xx_tli.h	/^    uint32_t layer_lut_channel_red;           \/*!< red channel of a LUT entry *\/$/;"	m	struct:__anon29
layer_ppf	gd32f4xx/include/gd32f4xx_tli.h	/^    uint32_t layer_ppf;                       \/*!< packeted pixel format *\/$/;"	m	struct:__anon28
layer_sa	gd32f4xx/include/gd32f4xx_tli.h	/^    uint32_t layer_sa;                        \/*!< specified alpha *\/$/;"	m	struct:__anon28
layer_table_addr	gd32f4xx/include/gd32f4xx_tli.h	/^    uint32_t layer_table_addr;                \/*!< look up table write address *\/$/;"	m	struct:__anon29
layer_window_bottompos	gd32f4xx/include/gd32f4xx_tli.h	/^    uint32_t layer_window_bottompos;          \/*!< window bottom position *\/$/;"	m	struct:__anon28
layer_window_leftpos	gd32f4xx/include/gd32f4xx_tli.h	/^    uint32_t layer_window_leftpos;            \/*!< window left position *\/$/;"	m	struct:__anon28
layer_window_rightpos	gd32f4xx/include/gd32f4xx_tli.h	/^    uint32_t layer_window_rightpos;           \/*!< window right position *\/$/;"	m	struct:__anon28
layer_window_toppos	gd32f4xx/include/gd32f4xx_tli.h	/^    uint32_t layer_window_toppos;             \/*!< window top position *\/$/;"	m	struct:__anon28
load_mode_register_delay	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t load_mode_register_delay;                                  \/*!< configure the load mode register delay *\/$/;"	m	struct:__anon19
memory0_addr	gd32f4xx/include/gd32f4xx_dma.h	/^    uint32_t memory0_addr;                          \/*!< memory 0 base address *\/$/;"	m	struct:__anon10
memory0_addr	gd32f4xx/include/gd32f4xx_dma.h	/^    uint32_t memory0_addr;                          \/*!< memory 0 base address *\/$/;"	m	struct:__anon9
memory_burst_width	gd32f4xx/include/gd32f4xx_dma.h	/^    uint32_t memory_burst_width;                    \/*!< multi data mode enable *\/$/;"	m	struct:__anon9
memory_inc	gd32f4xx/include/gd32f4xx_dma.h	/^    uint32_t memory_inc;                            \/*!< memory increasing mode *\/$/;"	m	struct:__anon10
memory_inc	gd32f4xx/include/gd32f4xx_dma.h	/^    uint32_t memory_inc;                            \/*!< memory increasing mode *\/$/;"	m	struct:__anon9
memory_type	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t memory_type;                                               \/*!< specifies the type of external memory *\/$/;"	m	struct:__anon15
memory_width	gd32f4xx/include/gd32f4xx_dma.h	/^    uint32_t memory_width;                          \/*!< transfer data size of memory *\/$/;"	m	struct:__anon9
memory_write	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t memory_write;                                              \/*!< enable or disable the write operation *\/$/;"	m	struct:__anon15
minute	gd32f4xx/include/gd32f4xx_rtc.h	/^    uint8_t minute;                                                             \/*!< RTC minute value: 0x0 - 0x59(BCD format) *\/$/;"	m	struct:__anon3
mode_register_content	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t mode_register_content;                                     \/*!< the SDRAM mode register content *\/$/;"	m	struct:__anon21
month	gd32f4xx/include/gd32f4xx_rtc.h	/^    uint8_t month;                                                              \/*!< RTC month value *\/$/;"	m	struct:__anon3
nand_bank	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t nand_bank;                                                 \/*!< select the bank of NAND *\/ $/;"	m	struct:__anon17
norsram_region	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t norsram_region;                                            \/*!< select the region of EXMC NOR\/SRAM bank *\/$/;"	m	struct:__anon15
nss	gd32f4xx/include/gd32f4xx_spi.h	/^    uint32_t nss;                                                               \/*!< SPI nss control by handware or software *\/$/;"	m	struct:__anon1
number	gd32f4xx/include/gd32f4xx_dma.h	/^    uint32_t number;                                \/*!< channel transfer number *\/$/;"	m	struct:__anon10
number	gd32f4xx/include/gd32f4xx_dma.h	/^    uint32_t number;                                \/*!< channel transfer number *\/$/;"	m	struct:__anon9
nvic_irq_disable	gd32f4xx/src/gd32f4xx_misc.c	/^void nvic_irq_disable(uint8_t nvic_irq)$/;"	f
nvic_irq_enable	gd32f4xx/src/gd32f4xx_misc.c	/^void nvic_irq_enable(uint8_t nvic_irq, uint8_t nvic_irq_pre_priority, $/;"	f
nvic_priority_group_set	gd32f4xx/src/gd32f4xx_misc.c	/^void nvic_priority_group_set(uint32_t nvic_prigroup)$/;"	f
nvic_vector_table_set	gd32f4xx/src/gd32f4xx_misc.c	/^void nvic_vector_table_set(uint32_t nvic_vict_tab, uint32_t offset)$/;"	f
nwait_config	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t nwait_config;                                              \/*!< NWAIT signal configuration *\/$/;"	m	struct:__anon15
nwait_polarity	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t nwait_polarity;                                            \/*!< specifies the polarity of NWAIT signal from memory *\/$/;"	m	struct:__anon15
nwait_signal	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t nwait_signal;                                              \/*!< enable or disable the NWAIT signal while in synchronous bust mode *\/$/;"	m	struct:__anon15
ob_boot_mode_config	gd32f4xx/src/gd32f4xx_fmc.c	/^void ob_boot_mode_config(uint32_t boot_mode)$/;"	f
ob_drp0_disable	gd32f4xx/src/gd32f4xx_fmc.c	/^void ob_drp0_disable(uint32_t ob_drp)$/;"	f
ob_drp0_enable	gd32f4xx/src/gd32f4xx_fmc.c	/^void ob_drp0_enable(uint32_t ob_drp)$/;"	f
ob_drp0_get	gd32f4xx/src/gd32f4xx_fmc.c	/^uint16_t ob_drp0_get(void)$/;"	f
ob_drp1_disable	gd32f4xx/src/gd32f4xx_fmc.c	/^void ob_drp1_disable(uint32_t ob_drp)$/;"	f
ob_drp1_enable	gd32f4xx/src/gd32f4xx_fmc.c	/^void ob_drp1_enable(uint32_t ob_drp)$/;"	f
ob_drp1_get	gd32f4xx/src/gd32f4xx_fmc.c	/^uint16_t ob_drp1_get(void)$/;"	f
ob_drp_config	gd32f4xx/src/gd32f4xx_fmc.c	/^void ob_drp_config(uint32_t ob_drp)$/;"	f
ob_lock	gd32f4xx/src/gd32f4xx_fmc.c	/^void ob_lock(void)$/;"	f
ob_security_protection_config	gd32f4xx/src/gd32f4xx_fmc.c	/^void ob_security_protection_config(uint8_t ob_spc)$/;"	f
ob_spc_get	gd32f4xx/src/gd32f4xx_fmc.c	/^FlagStatus ob_spc_get(void)$/;"	f
ob_start	gd32f4xx/src/gd32f4xx_fmc.c	/^void ob_start(void)$/;"	f
ob_unlock	gd32f4xx/src/gd32f4xx_fmc.c	/^void ob_unlock(void)$/;"	f
ob_user_bor_threshold	gd32f4xx/src/gd32f4xx_fmc.c	/^void ob_user_bor_threshold(uint32_t ob_bor_th)$/;"	f
ob_user_bor_threshold_get	gd32f4xx/src/gd32f4xx_fmc.c	/^uint8_t ob_user_bor_threshold_get(void)$/;"	f
ob_user_get	gd32f4xx/src/gd32f4xx_fmc.c	/^uint8_t ob_user_get(void)$/;"	f
ob_user_write	gd32f4xx/src/gd32f4xx_fmc.c	/^void ob_user_write(uint32_t ob_fwdgt, uint32_t ob_deepsleep, uint32_t ob_stdby)$/;"	f
ob_write_protection0_disable	gd32f4xx/src/gd32f4xx_fmc.c	/^void ob_write_protection0_disable(uint32_t ob_wp)$/;"	f
ob_write_protection0_enable	gd32f4xx/src/gd32f4xx_fmc.c	/^void ob_write_protection0_enable(uint32_t ob_wp)$/;"	f
ob_write_protection0_get	gd32f4xx/src/gd32f4xx_fmc.c	/^uint16_t ob_write_protection0_get(void)$/;"	f
ob_write_protection1_disable	gd32f4xx/src/gd32f4xx_fmc.c	/^void ob_write_protection1_disable(uint32_t ob_wp)$/;"	f
ob_write_protection1_enable	gd32f4xx/src/gd32f4xx_fmc.c	/^void ob_write_protection1_enable(uint32_t ob_wp)$/;"	f
ob_write_protection1_get	gd32f4xx/src/gd32f4xx_fmc.c	/^uint16_t ob_write_protection1_get(void)$/;"	f
ocidlestate	gd32f4xx/include/gd32f4xx_timer.h	/^    uint16_t ocidlestate;                       \/*!< idle state of channel output *\/$/;"	m	struct:__anon67
ocnidlestate	gd32f4xx/include/gd32f4xx_timer.h	/^    uint16_t ocnidlestate;                      \/*!< idle state of channel complementary output *\/$/;"	m	struct:__anon67
ocnpolarity	gd32f4xx/include/gd32f4xx_timer.h	/^    uint16_t ocnpolarity;                       \/*!< channel complementary output polarity *\/$/;"	m	struct:__anon67
ocpolarity	gd32f4xx/include/gd32f4xx_timer.h	/^    uint16_t ocpolarity;                        \/*!< channel output polarity *\/$/;"	m	struct:__anon67
option_enable	gd32f4xx/include/gd32f4xx_enet.h	/^    uint32_t option_enable;                                                         \/*!< select which function to configure *\/$/;"	m	struct:__anon51
outputautostate	gd32f4xx/include/gd32f4xx_timer.h	/^    uint16_t outputautostate;                           \/*!< output automatic enable *\/$/;"	m	struct:__anon66
outputnstate	gd32f4xx/include/gd32f4xx_timer.h	/^    uint16_t outputnstate;                      \/*!< channel complementary output state *\/$/;"	m	struct:__anon67
outputstate	gd32f4xx/include/gd32f4xx_timer.h	/^    uint32_t outputstate;                       \/*!< channel output state *\/$/;"	m	struct:__anon67
period	gd32f4xx/include/gd32f4xx_timer.h	/^    uint32_t period;                            \/*!< period value *\/$/;"	m	struct:__anon65
periph_addr	gd32f4xx/include/gd32f4xx_dma.h	/^    uint32_t periph_addr;                           \/*!< peripheral base address *\/$/;"	m	struct:__anon10
periph_addr	gd32f4xx/include/gd32f4xx_dma.h	/^    uint32_t periph_addr;                           \/*!< peripheral base address *\/$/;"	m	struct:__anon9
periph_burst_width	gd32f4xx/include/gd32f4xx_dma.h	/^    uint32_t periph_burst_width;                    \/*!< multi data mode enable *\/$/;"	m	struct:__anon9
periph_inc	gd32f4xx/include/gd32f4xx_dma.h	/^    uint32_t periph_inc;                            \/*!< peripheral increasing mode *\/  $/;"	m	struct:__anon10
periph_inc	gd32f4xx/include/gd32f4xx_dma.h	/^    uint32_t periph_inc;                            \/*!< peripheral increasing mode *\/  $/;"	m	struct:__anon9
periph_memory_width	gd32f4xx/include/gd32f4xx_dma.h	/^    uint32_t periph_memory_width;                   \/*!< transfer data size of peripheral *\/$/;"	m	struct:__anon10
periph_width	gd32f4xx/include/gd32f4xx_dma.h	/^    uint32_t periph_width;                          \/*!< transfer data size of peripheral *\/$/;"	m	struct:__anon9
pipeline_read_delay	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t pipeline_read_delay;                                       \/*!< the delay for reading data after CAS latency in HCLK clock cycles *\/$/;"	m	struct:__anon20
pmu_backup_ldo_config	gd32f4xx/src/gd32f4xx_pmu.c	/^void pmu_backup_ldo_config(uint32_t bkp_ldo)$/;"	f
pmu_backup_write_disable	gd32f4xx/src/gd32f4xx_pmu.c	/^void pmu_backup_write_disable(void)$/;"	f
pmu_backup_write_enable	gd32f4xx/src/gd32f4xx_pmu.c	/^void pmu_backup_write_enable(void)$/;"	f
pmu_deinit	gd32f4xx/src/gd32f4xx_pmu.c	/^void pmu_deinit(void)$/;"	f
pmu_flag_get	gd32f4xx/src/gd32f4xx_pmu.c	/^FlagStatus pmu_flag_get(uint32_t pmu_flag )$/;"	f
pmu_flag_reset	gd32f4xx/src/gd32f4xx_pmu.c	/^void pmu_flag_reset(uint32_t flag_reset)$/;"	f
pmu_highdriver_mode_disable	gd32f4xx/src/gd32f4xx_pmu.c	/^void pmu_highdriver_mode_disable(void)$/;"	f
pmu_highdriver_mode_enable	gd32f4xx/src/gd32f4xx_pmu.c	/^void pmu_highdriver_mode_enable(void)$/;"	f
pmu_highdriver_switch_select	gd32f4xx/src/gd32f4xx_pmu.c	/^void pmu_highdriver_switch_select(uint32_t highdr_switch)$/;"	f
pmu_ldo_output_select	gd32f4xx/src/gd32f4xx_pmu.c	/^void pmu_ldo_output_select(uint32_t ldo_output)$/;"	f
pmu_low_driver_mode_enable	gd32f4xx/src/gd32f4xx_pmu.c	/^void pmu_low_driver_mode_enable(uint32_t lowdr_mode)$/;"	f
pmu_lowdriver_lowpower_config	gd32f4xx/src/gd32f4xx_pmu.c	/^void pmu_lowdriver_lowpower_config(uint32_t mode)$/;"	f
pmu_lowdriver_normalpower_config	gd32f4xx/src/gd32f4xx_pmu.c	/^void pmu_lowdriver_normalpower_config(uint32_t mode)$/;"	f
pmu_lvd_disable	gd32f4xx/src/gd32f4xx_pmu.c	/^void pmu_lvd_disable(void)$/;"	f
pmu_lvd_select	gd32f4xx/src/gd32f4xx_pmu.c	/^void pmu_lvd_select(uint32_t pmu_lvdt_n)$/;"	f
pmu_to_deepsleepmode	gd32f4xx/src/gd32f4xx_pmu.c	/^void pmu_to_deepsleepmode(uint32_t pmu_ldo,uint8_t deepsleepmodecmd)$/;"	f
pmu_to_sleepmode	gd32f4xx/src/gd32f4xx_pmu.c	/^void pmu_to_sleepmode(uint8_t sleepmodecmd)$/;"	f
pmu_to_standbymode	gd32f4xx/src/gd32f4xx_pmu.c	/^void pmu_to_standbymode(uint8_t standbymodecmd)$/;"	f
pmu_wakeup_pin_disable	gd32f4xx/src/gd32f4xx_pmu.c	/^void pmu_wakeup_pin_disable(void)$/;"	f
pmu_wakeup_pin_enable	gd32f4xx/src/gd32f4xx_pmu.c	/^void pmu_wakeup_pin_enable(void)$/;"	f
prescale	gd32f4xx/include/gd32f4xx_spi.h	/^    uint32_t prescale;                                                          \/*!< SPI prescale factor *\/$/;"	m	struct:__anon1
prescaler	gd32f4xx/include/gd32f4xx_can.h	/^    uint16_t prescaler;                                                 \/*!< baudrate prescaler *\/$/;"	m	struct:__anon75
prescaler	gd32f4xx/include/gd32f4xx_timer.h	/^    uint16_t prescaler;                         \/*!< prescaler value *\/$/;"	m	struct:__anon65
priority	gd32f4xx/include/gd32f4xx_dma.h	/^    uint32_t priority;                              \/*!< channel priority level *\/$/;"	m	struct:__anon10
priority	gd32f4xx/include/gd32f4xx_dma.h	/^    uint32_t priority;                              \/*!< channel priority level *\/$/;"	m	struct:__anon9
protectmode	gd32f4xx/include/gd32f4xx_timer.h	/^    uint16_t protectmode;                          \/*!< complementary register protect control *\/$/;"	m	struct:__anon66
qspi_disable	gd32f4xx/src/gd32f4xx_spi.c	/^void qspi_disable(uint32_t spi_periph)$/;"	f
qspi_enable	gd32f4xx/src/gd32f4xx_spi.c	/^void qspi_enable(uint32_t spi_periph)$/;"	f
qspi_io23_output_disable	gd32f4xx/src/gd32f4xx_spi.c	/^ void qspi_io23_output_disable(uint32_t spi_periph)$/;"	f
qspi_io23_output_enable	gd32f4xx/src/gd32f4xx_spi.c	/^void qspi_io23_output_enable(uint32_t spi_periph)$/;"	f
qspi_read_enable	gd32f4xx/src/gd32f4xx_spi.c	/^void qspi_read_enable(uint32_t spi_periph)$/;"	f
qspi_write_enable	gd32f4xx/src/gd32f4xx_spi.c	/^void qspi_write_enable(uint32_t spi_periph)$/;"	f
rcu_ahb_clock_config	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_ahb_clock_config(uint32_t ck_ahb)$/;"	f
rcu_all_reset_flag_clear	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_all_reset_flag_clear(void)$/;"	f
rcu_apb1_clock_config	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_apb1_clock_config(uint32_t ck_apb1)$/;"	f
rcu_apb2_clock_config	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_apb2_clock_config(uint32_t ck_apb2)$/;"	f
rcu_bkp_reset_disable	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_bkp_reset_disable(void)$/;"	f
rcu_bkp_reset_enable	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_bkp_reset_enable(void)$/;"	f
rcu_ck48m_clock_config	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_ck48m_clock_config(uint32_t ck48m_clock_source)$/;"	f
rcu_ckout0_config	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_ckout0_config(uint32_t ckout0_src, uint32_t ckout0_div)$/;"	f
rcu_ckout1_config	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_ckout1_config(uint32_t ckout1_src, uint32_t ckout1_div)$/;"	f
rcu_clock_freq_enum	gd32f4xx/include/gd32f4xx_rcu.h	/^}rcu_clock_freq_enum;$/;"	t	typeref:enum:__anon62
rcu_clock_freq_get	gd32f4xx/src/gd32f4xx_rcu.c	/^uint32_t rcu_clock_freq_get(rcu_clock_freq_enum clock)$/;"	f
rcu_deepsleep_voltage_set	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_deepsleep_voltage_set(uint32_t dsvol)$/;"	f
rcu_deinit	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_deinit(void)$/;"	f
rcu_flag_enum	gd32f4xx/include/gd32f4xx_rcu.h	/^}rcu_flag_enum;$/;"	t	typeref:enum:__anon57
rcu_flag_get	gd32f4xx/src/gd32f4xx_rcu.c	/^FlagStatus rcu_flag_get(rcu_flag_enum flag)$/;"	f
rcu_hxtal_clock_monitor_disable	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_hxtal_clock_monitor_disable(void)$/;"	f
rcu_hxtal_clock_monitor_enable	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_hxtal_clock_monitor_enable(void)$/;"	f
rcu_i2s_clock_config	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_i2s_clock_config(uint32_t i2s_clock_source)$/;"	f
rcu_int_enum	gd32f4xx/include/gd32f4xx_rcu.h	/^}rcu_int_enum;$/;"	t	typeref:enum:__anon60
rcu_int_flag_clear_enum	gd32f4xx/include/gd32f4xx_rcu.h	/^}rcu_int_flag_clear_enum;$/;"	t	typeref:enum:__anon59
rcu_int_flag_enum	gd32f4xx/include/gd32f4xx_rcu.h	/^}rcu_int_flag_enum;$/;"	t	typeref:enum:__anon58
rcu_interrupt_disable	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_interrupt_disable(rcu_int_enum stab_int)$/;"	f
rcu_interrupt_enable	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_interrupt_enable(rcu_int_enum stab_int)$/;"	f
rcu_interrupt_flag_clear	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_interrupt_flag_clear(rcu_int_flag_clear_enum int_flag_clear)$/;"	f
rcu_interrupt_flag_get	gd32f4xx/src/gd32f4xx_rcu.c	/^FlagStatus rcu_interrupt_flag_get(rcu_int_flag_enum int_flag)$/;"	f
rcu_irc16m_adjust_value_set	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_irc16m_adjust_value_set(uint32_t irc16m_adjval)$/;"	f
rcu_lxtal_drive_capability_config	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_lxtal_drive_capability_config(uint32_t lxtal_dricap)$/;"	f
rcu_osci_bypass_mode_disable	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_osci_bypass_mode_disable(rcu_osci_type_enum osci)$/;"	f
rcu_osci_bypass_mode_enable	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_osci_bypass_mode_enable(rcu_osci_type_enum osci)$/;"	f
rcu_osci_off	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_osci_off(rcu_osci_type_enum osci)$/;"	f
rcu_osci_on	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_osci_on(rcu_osci_type_enum osci)$/;"	f
rcu_osci_stab_wait	gd32f4xx/src/gd32f4xx_rcu.c	/^ErrStatus rcu_osci_stab_wait(rcu_osci_type_enum osci)$/;"	f
rcu_osci_type_enum	gd32f4xx/include/gd32f4xx_rcu.h	/^}rcu_osci_type_enum;$/;"	t	typeref:enum:__anon61
rcu_periph_clock_disable	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_periph_clock_disable(rcu_periph_enum periph)$/;"	f
rcu_periph_clock_enable	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_periph_clock_enable(rcu_periph_enum periph)$/;"	f
rcu_periph_clock_sleep_disable	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_periph_clock_sleep_disable(rcu_periph_sleep_enum periph)$/;"	f
rcu_periph_clock_sleep_enable	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_periph_clock_sleep_enable(rcu_periph_sleep_enum periph)$/;"	f
rcu_periph_enum	gd32f4xx/include/gd32f4xx_rcu.h	/^}rcu_periph_enum;$/;"	t	typeref:enum:__anon54
rcu_periph_reset_disable	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_periph_reset_disable(rcu_periph_reset_enum periph_reset)$/;"	f
rcu_periph_reset_enable	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_periph_reset_enable(rcu_periph_reset_enum periph_reset)$/;"	f
rcu_periph_reset_enum	gd32f4xx/include/gd32f4xx_rcu.h	/^}rcu_periph_reset_enum;$/;"	t	typeref:enum:__anon56
rcu_periph_sleep_enum	gd32f4xx/include/gd32f4xx_rcu.h	/^}rcu_periph_sleep_enum;$/;"	t	typeref:enum:__anon55
rcu_pll48m_clock_config	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_pll48m_clock_config(uint32_t pll48m_clock_source)$/;"	f
rcu_pll_config	gd32f4xx/src/gd32f4xx_rcu.c	/^ErrStatus rcu_pll_config(uint32_t pll_src, uint32_t pll_psc, uint32_t pll_n, uint32_t pll_p, uint32_t pll_q)$/;"	f
rcu_plli2s_config	gd32f4xx/src/gd32f4xx_rcu.c	/^ErrStatus rcu_plli2s_config(uint32_t plli2s_n, uint32_t plli2s_q, uint32_t plli2s_r)$/;"	f
rcu_pllsai_config	gd32f4xx/src/gd32f4xx_rcu.c	/^ErrStatus rcu_pllsai_config(uint32_t pllsai_n, uint32_t pllsai_p, uint32_t pllsai_q, uint32_t pllsai_r)$/;"	f
rcu_rtc_clock_config	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_rtc_clock_config(uint32_t rtc_clock_source)$/;"	f
rcu_spread_spectrum_config	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_spread_spectrum_config(uint32_t spread_spectrum_type, uint32_t modstep, uint32_t modcnt)$/;"	f
rcu_spread_spectrum_disable	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_spread_spectrum_disable(void)$/;"	f
rcu_spread_spectrum_enable	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_spread_spectrum_enable(void)$/;"	f
rcu_system_clock_source_config	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_system_clock_source_config(uint32_t ck_sys)$/;"	f
rcu_system_clock_source_get	gd32f4xx/src/gd32f4xx_rcu.c	/^uint32_t rcu_system_clock_source_get(void)$/;"	f
rcu_timer_clock_prescaler_config	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_timer_clock_prescaler_config(uint32_t timer_clock_prescaler)$/;"	f
rcu_tli_clock_div_config	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_tli_clock_div_config(uint32_t pllsai_r_div)$/;"	f
rcu_voltage_key_unlock	gd32f4xx/src/gd32f4xx_rcu.c	/^void rcu_voltage_key_unlock(void)$/;"	f
read_write_timing	gd32f4xx/include/gd32f4xx_exmc.h	/^    exmc_norsram_timing_parameter_struct* read_write_timing;            \/*!< timing parameters for read and write if the extendedmode is not used or the timing $/;"	m	struct:__anon15
rec_fifo_overwrite	gd32f4xx/include/gd32f4xx_can.h	/^    ControlStatus rec_fifo_overwrite;                                   \/*!< receive FIFO overwrite mode *\/$/;"	m	struct:__anon75
repetitioncounter	gd32f4xx/include/gd32f4xx_timer.h	/^    uint8_t  repetitioncounter;                 \/*!< the counter repetition value *\/$/;"	m	struct:__anon65
reserved	gd32f4xx/include/gd32f4xx_enet.h	/^    uint32_t reserved;                                                              \/*!< reserved *\/$/;"	m	struct:__anon52
resync_jump_width	gd32f4xx/include/gd32f4xx_can.h	/^    uint8_t resync_jump_width;                                          \/*!< CAN resynchronization jump width *\/$/;"	m	struct:__anon75
row_address_select_delay	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t row_address_select_delay;                                  \/*!< configure the row address select delay *\/$/;"	m	struct:__anon19
row_address_width	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t row_address_width;                                         \/*!< the bit width of a row address *\/$/;"	m	struct:__anon20
row_precharge_delay	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t row_precharge_delay;                                       \/*!< configure the row precharge delay *\/$/;"	m	struct:__anon19
row_to_column_delay	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t row_to_column_delay;                                       \/*!< configure the row to column delay *\/$/;"	m	struct:__anon19
rtc_alarm_config	gd32f4xx/src/gd32f4xx_rtc.c	/^void rtc_alarm_config(uint8_t rtc_alarm, rtc_alarm_struct* rtc_alarm_time)$/;"	f
rtc_alarm_disable	gd32f4xx/src/gd32f4xx_rtc.c	/^ErrStatus rtc_alarm_disable(uint8_t rtc_alarm)$/;"	f
rtc_alarm_enable	gd32f4xx/src/gd32f4xx_rtc.c	/^void rtc_alarm_enable(uint8_t rtc_alarm)$/;"	f
rtc_alarm_get	gd32f4xx/src/gd32f4xx_rtc.c	/^void rtc_alarm_get(uint8_t rtc_alarm, rtc_alarm_struct* rtc_alarm_time)$/;"	f
rtc_alarm_output_config	gd32f4xx/src/gd32f4xx_rtc.c	/^void rtc_alarm_output_config(uint32_t source, uint32_t mode)$/;"	f
rtc_alarm_struct	gd32f4xx/include/gd32f4xx_rtc.h	/^}rtc_alarm_struct;$/;"	t	typeref:struct:__anon4
rtc_alarm_subsecond_config	gd32f4xx/src/gd32f4xx_rtc.c	/^void rtc_alarm_subsecond_config(uint8_t rtc_alarm, uint32_t mask_subsecond, uint32_t subsecond)$/;"	f
rtc_alarm_subsecond_get	gd32f4xx/src/gd32f4xx_rtc.c	/^uint32_t rtc_alarm_subsecond_get(uint8_t rtc_alarm)$/;"	f
rtc_bypass_shadow_disable	gd32f4xx/src/gd32f4xx_rtc.c	/^void rtc_bypass_shadow_disable(void)$/;"	f
rtc_bypass_shadow_enable	gd32f4xx/src/gd32f4xx_rtc.c	/^void rtc_bypass_shadow_enable(void)$/;"	f
rtc_calibration_output_config	gd32f4xx/src/gd32f4xx_rtc.c	/^void rtc_calibration_output_config(uint32_t source)$/;"	f
rtc_coarse_calibration_config	gd32f4xx/src/gd32f4xx_rtc.c	/^ErrStatus rtc_coarse_calibration_config(uint8_t direction, uint8_t step)$/;"	f
rtc_coarse_calibration_disable	gd32f4xx/src/gd32f4xx_rtc.c	/^ErrStatus rtc_coarse_calibration_disable(void)$/;"	f
rtc_coarse_calibration_enable	gd32f4xx/src/gd32f4xx_rtc.c	/^ErrStatus rtc_coarse_calibration_enable(void)$/;"	f
rtc_current_time_get	gd32f4xx/src/gd32f4xx_rtc.c	/^void rtc_current_time_get(rtc_parameter_struct* rtc_initpara_struct)$/;"	f
rtc_deinit	gd32f4xx/src/gd32f4xx_rtc.c	/^ErrStatus rtc_deinit(void)$/;"	f
rtc_flag_clear	gd32f4xx/src/gd32f4xx_rtc.c	/^void rtc_flag_clear(uint32_t flag)$/;"	f
rtc_flag_get	gd32f4xx/src/gd32f4xx_rtc.c	/^FlagStatus rtc_flag_get(uint32_t flag)$/;"	f
rtc_hour_adjust	gd32f4xx/src/gd32f4xx_rtc.c	/^void rtc_hour_adjust(uint32_t operation)$/;"	f
rtc_init	gd32f4xx/src/gd32f4xx_rtc.c	/^ErrStatus rtc_init(rtc_parameter_struct* rtc_initpara_struct)$/;"	f
rtc_init_mode_enter	gd32f4xx/src/gd32f4xx_rtc.c	/^ErrStatus rtc_init_mode_enter(void)$/;"	f
rtc_init_mode_exit	gd32f4xx/src/gd32f4xx_rtc.c	/^void rtc_init_mode_exit(void)$/;"	f
rtc_interrupt_disable	gd32f4xx/src/gd32f4xx_rtc.c	/^void rtc_interrupt_disable(uint32_t interrupt)$/;"	f
rtc_interrupt_enable	gd32f4xx/src/gd32f4xx_rtc.c	/^void rtc_interrupt_enable(uint32_t interrupt)$/;"	f
rtc_parameter_struct	gd32f4xx/include/gd32f4xx_rtc.h	/^}rtc_parameter_struct;$/;"	t	typeref:struct:__anon3
rtc_refclock_detection_disable	gd32f4xx/src/gd32f4xx_rtc.c	/^ErrStatus rtc_refclock_detection_disable(void)$/;"	f
rtc_refclock_detection_enable	gd32f4xx/src/gd32f4xx_rtc.c	/^ErrStatus rtc_refclock_detection_enable(void)$/;"	f
rtc_register_sync_wait	gd32f4xx/src/gd32f4xx_rtc.c	/^ErrStatus rtc_register_sync_wait(void)$/;"	f
rtc_second_adjust	gd32f4xx/src/gd32f4xx_rtc.c	/^ErrStatus rtc_second_adjust(uint32_t add, uint32_t minus)$/;"	f
rtc_smooth_calibration_config	gd32f4xx/src/gd32f4xx_rtc.c	/^ErrStatus rtc_smooth_calibration_config(uint32_t window, uint32_t plus, uint32_t minus)$/;"	f
rtc_subsecond_get	gd32f4xx/src/gd32f4xx_rtc.c	/^uint32_t rtc_subsecond_get(void)$/;"	f
rtc_tamper0_pin_map	gd32f4xx/src/gd32f4xx_rtc.c	/^void rtc_tamper0_pin_map(uint32_t rtc_af)$/;"	f
rtc_tamper_disable	gd32f4xx/src/gd32f4xx_rtc.c	/^void rtc_tamper_disable(uint32_t source)$/;"	f
rtc_tamper_enable	gd32f4xx/src/gd32f4xx_rtc.c	/^void rtc_tamper_enable(rtc_tamper_struct* rtc_tamper)$/;"	f
rtc_tamper_struct	gd32f4xx/include/gd32f4xx_rtc.h	/^}rtc_tamper_struct; $/;"	t	typeref:struct:__anon6
rtc_timestamp_disable	gd32f4xx/src/gd32f4xx_rtc.c	/^void rtc_timestamp_disable(void)$/;"	f
rtc_timestamp_enable	gd32f4xx/src/gd32f4xx_rtc.c	/^void rtc_timestamp_enable(uint32_t edge)$/;"	f
rtc_timestamp_get	gd32f4xx/src/gd32f4xx_rtc.c	/^void rtc_timestamp_get(rtc_timestamp_struct* rtc_timestamp)$/;"	f
rtc_timestamp_pin_map	gd32f4xx/src/gd32f4xx_rtc.c	/^void rtc_timestamp_pin_map(uint32_t rtc_af)$/;"	f
rtc_timestamp_struct	gd32f4xx/include/gd32f4xx_rtc.h	/^}rtc_timestamp_struct;$/;"	t	typeref:struct:__anon5
rtc_timestamp_subsecond_get	gd32f4xx/src/gd32f4xx_rtc.c	/^uint32_t rtc_timestamp_subsecond_get(void)$/;"	f
rtc_wakeup_clock_set	gd32f4xx/src/gd32f4xx_rtc.c	/^ErrStatus rtc_wakeup_clock_set(uint8_t wakeup_clock)$/;"	f
rtc_wakeup_disable	gd32f4xx/src/gd32f4xx_rtc.c	/^ErrStatus rtc_wakeup_disable(void)$/;"	f
rtc_wakeup_enable	gd32f4xx/src/gd32f4xx_rtc.c	/^void rtc_wakeup_enable(void)$/;"	f
rtc_wakeup_timer_get	gd32f4xx/src/gd32f4xx_rtc.c	/^ uint16_t rtc_wakeup_timer_get(void)$/;"	f
rtc_wakeup_timer_set	gd32f4xx/src/gd32f4xx_rtc.c	/^ErrStatus rtc_wakeup_timer_set(uint16_t wakeup_timer)$/;"	f
runoffstate	gd32f4xx/include/gd32f4xx_timer.h	/^    uint16_t runoffstate;                          \/*!< run mode off-state *\/$/;"	m	struct:__anon66
rx_buff	gd32f4xx/src/gd32f4xx_enet.c	/^uint8_t rx_buff[ENET_RXBUF_NUM][ENET_RXBUF_SIZE];           \/*!< ENET receive buffer *\/$/;"	v
rx_data	gd32f4xx/include/gd32f4xx_can.h	/^    uint8_t rx_data[8];                                                 \/*!< receive data *\/$/;"	m	struct:__anon77
rx_dlen	gd32f4xx/include/gd32f4xx_can.h	/^    uint8_t rx_dlen;                                                    \/*!< data length *\/$/;"	m	struct:__anon77
rx_efid	gd32f4xx/include/gd32f4xx_can.h	/^    uint32_t rx_efid;                                                   \/*!< extended format frame identifier *\/$/;"	m	struct:__anon77
rx_ff	gd32f4xx/include/gd32f4xx_can.h	/^    uint8_t rx_ff;                                                      \/*!< format of frame, standard or extended format *\/$/;"	m	struct:__anon77
rx_fi	gd32f4xx/include/gd32f4xx_can.h	/^    uint8_t rx_fi;                                                      \/*!< filtering index *\/$/;"	m	struct:__anon77
rx_ft	gd32f4xx/include/gd32f4xx_can.h	/^    uint8_t rx_ft;                                                      \/*!< type of frame, data or remote *\/$/;"	m	struct:__anon77
rx_sfid	gd32f4xx/include/gd32f4xx_can.h	/^    uint32_t rx_sfid;                                                   \/*!< standard format frame identifier *\/$/;"	m	struct:__anon77
rxdesc_tab	gd32f4xx/src/gd32f4xx_enet.c	/^enet_descriptors_struct  rxdesc_tab[ENET_RXBUF_NUM];        \/*!< ENET RxDMA descriptor *\/$/;"	v
sample_polarity	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t sample_polarity;                                           \/*!< read data sample polarity *\/$/;"	m	struct:__anon22
sdclock_config	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t sdclock_config;                                            \/*!< the SDCLK memory clock for both SDRAM banks *\/$/;"	m	struct:__anon20
sdio_bus_mode_set	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_bus_mode_set(uint32_t bus_mode)$/;"	f
sdio_ceata_command_completion_disable	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_ceata_command_completion_disable(void)$/;"	f
sdio_ceata_command_completion_enable	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_ceata_command_completion_enable(void)$/;"	f
sdio_ceata_command_disable	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_ceata_command_disable(void)$/;"	f
sdio_ceata_command_enable	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_ceata_command_enable(void)$/;"	f
sdio_ceata_interrupt_disable	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_ceata_interrupt_disable(void)$/;"	f
sdio_ceata_interrupt_enable	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_ceata_interrupt_enable(void)$/;"	f
sdio_clock_config	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_clock_config(uint32_t clock_edge, uint32_t clock_bypass, uint32_t clock_powersave, uint16_t clock_division)$/;"	f
sdio_clock_disable	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_clock_disable(void)$/;"	f
sdio_clock_enable	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_clock_enable(void)$/;"	f
sdio_command_index_get	gd32f4xx/src/gd32f4xx_sdio.c	/^uint8_t sdio_command_index_get(void)$/;"	f
sdio_command_response_config	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_command_response_config(uint32_t cmd_index, uint32_t cmd_argument, uint32_t response_type)$/;"	f
sdio_csm_disable	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_csm_disable(void)$/;"	f
sdio_csm_enable	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_csm_enable(void)$/;"	f
sdio_data_config	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_data_config(uint32_t data_timeout, uint32_t data_length, uint32_t data_blocksize)$/;"	f
sdio_data_counter_get	gd32f4xx/src/gd32f4xx_sdio.c	/^uint32_t sdio_data_counter_get(void)$/;"	f
sdio_data_read	gd32f4xx/src/gd32f4xx_sdio.c	/^uint32_t sdio_data_read(void)$/;"	f
sdio_data_transfer_config	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_data_transfer_config(uint32_t transfer_mode, uint32_t transfer_direction)$/;"	f
sdio_data_write	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_data_write(uint32_t data)$/;"	f
sdio_deinit	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_deinit(void)$/;"	f
sdio_dma_disable	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_dma_disable(void)$/;"	f
sdio_dma_enable	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_dma_enable(void)$/;"	f
sdio_dsm_disable	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_dsm_disable(void)$/;"	f
sdio_dsm_enable	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_dsm_enable(void)$/;"	f
sdio_fifo_counter_get	gd32f4xx/src/gd32f4xx_sdio.c	/^uint32_t sdio_fifo_counter_get(void)$/;"	f
sdio_flag_clear	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_flag_clear(uint32_t flag)$/;"	f
sdio_flag_get	gd32f4xx/src/gd32f4xx_sdio.c	/^FlagStatus sdio_flag_get(uint32_t flag)$/;"	f
sdio_hardware_clock_disable	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_hardware_clock_disable(void)$/;"	f
sdio_hardware_clock_enable	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_hardware_clock_enable(void)$/;"	f
sdio_interrupt_disable	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_interrupt_disable(uint32_t int_flag)$/;"	f
sdio_interrupt_enable	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_interrupt_enable(uint32_t int_flag)$/;"	f
sdio_interrupt_flag_clear	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_interrupt_flag_clear(uint32_t int_flag)$/;"	f
sdio_interrupt_flag_get	gd32f4xx/src/gd32f4xx_sdio.c	/^FlagStatus sdio_interrupt_flag_get(uint32_t int_flag)$/;"	f
sdio_operation_disable	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_operation_disable(void)$/;"	f
sdio_operation_enable	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_operation_enable(void)$/;"	f
sdio_power_state_get	gd32f4xx/src/gd32f4xx_sdio.c	/^uint32_t sdio_power_state_get(void)$/;"	f
sdio_power_state_set	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_power_state_set(uint32_t power_state)$/;"	f
sdio_readwait_disable	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_readwait_disable(void)$/;"	f
sdio_readwait_enable	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_readwait_enable(void)$/;"	f
sdio_readwait_type_set	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_readwait_type_set(uint32_t readwait_type)$/;"	f
sdio_response_get	gd32f4xx/src/gd32f4xx_sdio.c	/^uint32_t sdio_response_get(uint32_t sdio_responsex)$/;"	f
sdio_stop_readwait_disable	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_stop_readwait_disable(void)$/;"	f
sdio_stop_readwait_enable	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_stop_readwait_enable(void)$/;"	f
sdio_suspend_disable	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_suspend_disable(void)$/;"	f
sdio_suspend_enable	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_suspend_enable(void)$/;"	f
sdio_wait_type_set	gd32f4xx/src/gd32f4xx_sdio.c	/^void sdio_wait_type_set(uint32_t wait_type)$/;"	f
sdram_device	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t sdram_device;                                              \/*!< device of SDRAM *\/$/;"	m	struct:__anon20
second	gd32f4xx/include/gd32f4xx_enet.h	/^    uint32_t second;                                                                \/*!< second of system time *\/$/;"	m	struct:__anon53
second	gd32f4xx/include/gd32f4xx_rtc.h	/^    uint8_t second;                                                             \/*!< RTC second value: 0x0 - 0x59(BCD format) *\/$/;"	m	struct:__anon3
setuptime	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t setuptime;                                                 \/*!< configure the address setup time *\/$/;"	m	struct:__anon16
sign	gd32f4xx/include/gd32f4xx_enet.h	/^    uint32_t sign;                                                                  \/*!< sign of system time *\/$/;"	m	struct:__anon53
signalpolarity_de	gd32f4xx/include/gd32f4xx_tli.h	/^    uint32_t signalpolarity_de;               \/*!< data enable polarity selection *\/$/;"	m	struct:__anon27
signalpolarity_hs	gd32f4xx/include/gd32f4xx_tli.h	/^    uint32_t signalpolarity_hs;               \/*!< horizontal pulse polarity selection *\/$/;"	m	struct:__anon27
signalpolarity_pixelck	gd32f4xx/include/gd32f4xx_tli.h	/^    uint32_t signalpolarity_pixelck;          \/*!< pixel clock polarity selection *\/$/;"	m	struct:__anon27
signalpolarity_vs	gd32f4xx/include/gd32f4xx_tli.h	/^    uint32_t signalpolarity_vs;               \/*!< vertical pulse polarity selection *\/$/;"	m	struct:__anon27
spi_bidirectional_transfer_config	gd32f4xx/src/gd32f4xx_spi.c	/^void spi_bidirectional_transfer_config(uint32_t spi_periph, uint32_t transfer_direction)$/;"	f
spi_crc_error_clear	gd32f4xx/src/gd32f4xx_spi.c	/^void spi_crc_error_clear(uint32_t spi_periph)$/;"	f
spi_crc_get	gd32f4xx/src/gd32f4xx_spi.c	/^uint16_t spi_crc_get(uint32_t spi_periph,uint8_t spi_crc)$/;"	f
spi_crc_next	gd32f4xx/src/gd32f4xx_spi.c	/^void spi_crc_next(uint32_t spi_periph)$/;"	f
spi_crc_off	gd32f4xx/src/gd32f4xx_spi.c	/^void spi_crc_off(uint32_t spi_periph)$/;"	f
spi_crc_on	gd32f4xx/src/gd32f4xx_spi.c	/^void spi_crc_on(uint32_t spi_periph)$/;"	f
spi_crc_polynomial_get	gd32f4xx/src/gd32f4xx_spi.c	/^uint16_t spi_crc_polynomial_get(uint32_t spi_periph)$/;"	f
spi_crc_polynomial_set	gd32f4xx/src/gd32f4xx_spi.c	/^void spi_crc_polynomial_set(uint32_t spi_periph,uint16_t crc_poly)$/;"	f
spi_disable	gd32f4xx/src/gd32f4xx_spi.c	/^void spi_disable(uint32_t spi_periph)$/;"	f
spi_dma_disable	gd32f4xx/src/gd32f4xx_spi.c	/^void spi_dma_disable(uint32_t spi_periph, uint8_t spi_dma)$/;"	f
spi_dma_enable	gd32f4xx/src/gd32f4xx_spi.c	/^void spi_dma_enable(uint32_t spi_periph, uint8_t spi_dma)$/;"	f
spi_enable	gd32f4xx/src/gd32f4xx_spi.c	/^void spi_enable(uint32_t spi_periph)$/;"	f
spi_i2s_data_frame_format_config	gd32f4xx/src/gd32f4xx_spi.c	/^void spi_i2s_data_frame_format_config(uint32_t spi_periph, uint16_t frame_format)$/;"	f
spi_i2s_data_receive	gd32f4xx/src/gd32f4xx_spi.c	/^uint16_t spi_i2s_data_receive(uint32_t spi_periph)$/;"	f
spi_i2s_data_transmit	gd32f4xx/src/gd32f4xx_spi.c	/^void spi_i2s_data_transmit(uint32_t spi_periph, uint16_t data)$/;"	f
spi_i2s_deinit	gd32f4xx/src/gd32f4xx_spi.c	/^void spi_i2s_deinit(uint32_t spi_periph)$/;"	f
spi_i2s_flag_get	gd32f4xx/src/gd32f4xx_spi.c	/^FlagStatus spi_i2s_flag_get(uint32_t spi_periph, uint32_t spi_i2s_flag)$/;"	f
spi_i2s_interrupt_disable	gd32f4xx/src/gd32f4xx_spi.c	/^void spi_i2s_interrupt_disable(uint32_t spi_periph, uint8_t spi_i2s_int)$/;"	f
spi_i2s_interrupt_enable	gd32f4xx/src/gd32f4xx_spi.c	/^void spi_i2s_interrupt_enable(uint32_t spi_periph, uint8_t spi_i2s_int)$/;"	f
spi_i2s_interrupt_flag_get	gd32f4xx/src/gd32f4xx_spi.c	/^FlagStatus spi_i2s_interrupt_flag_get(uint32_t spi_periph, uint8_t spi_i2s_int)$/;"	f
spi_init	gd32f4xx/src/gd32f4xx_spi.c	/^void spi_init(uint32_t spi_periph, spi_parameter_struct* spi_struct)$/;"	f
spi_nss_internal_high	gd32f4xx/src/gd32f4xx_spi.c	/^void spi_nss_internal_high(uint32_t spi_periph)$/;"	f
spi_nss_internal_low	gd32f4xx/src/gd32f4xx_spi.c	/^void spi_nss_internal_low(uint32_t spi_periph)$/;"	f
spi_nss_output_disable	gd32f4xx/src/gd32f4xx_spi.c	/^void spi_nss_output_disable(uint32_t spi_periph)$/;"	f
spi_nss_output_enable	gd32f4xx/src/gd32f4xx_spi.c	/^void spi_nss_output_enable(uint32_t spi_periph)$/;"	f
spi_parameter_struct	gd32f4xx/include/gd32f4xx_spi.h	/^}spi_parameter_struct;$/;"	t	typeref:struct:__anon1
spi_ti_mode_disable	gd32f4xx/src/gd32f4xx_spi.c	/^void spi_ti_mode_disable(uint32_t spi_periph)$/;"	f
spi_ti_mode_enable	gd32f4xx/src/gd32f4xx_spi.c	/^void spi_ti_mode_enable(uint32_t spi_periph)$/;"	f
status	gd32f4xx/include/gd32f4xx_enet.h	/^    uint32_t status;                                                                \/*!< status *\/$/;"	m	struct:__anon52
store_forward_mode	gd32f4xx/include/gd32f4xx_enet.h	/^    uint32_t store_forward_mode;                                                    \/*!< store forward mode related parameters *\/$/;"	m	struct:__anon51
subsecond	gd32f4xx/include/gd32f4xx_enet.h	/^    uint32_t subsecond;                                                             \/*!< subsecond of system time *\/$/;"	m	struct:__anon53
syn_clk_division	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t syn_clk_division;                                          \/*!< configure the clock divide ratio *\/$/;"	m	struct:__anon14
syn_data_latency	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t syn_data_latency;                                          \/*!< configure the data latency *\/$/;"	m	struct:__anon14
synpsz_hpsz	gd32f4xx/include/gd32f4xx_tli.h	/^    uint32_t synpsz_hpsz;                     \/*!< size of the horizontal synchronous pulse *\/$/;"	m	struct:__anon27
synpsz_vpsz	gd32f4xx/include/gd32f4xx_tli.h	/^    uint32_t synpsz_vpsz;                     \/*!< size of the vertical synchronous pulse *\/$/;"	m	struct:__anon27
syscfg_bootmode_config	gd32f4xx/src/gd32f4xx_syscfg.c	/^void syscfg_bootmode_config(uint8_t syscfg_bootmode)$/;"	f
syscfg_compensation_config	gd32f4xx/src/gd32f4xx_syscfg.c	/^void syscfg_compensation_config(uint32_t syscfg_compensation) $/;"	f
syscfg_deinit	gd32f4xx/src/gd32f4xx_syscfg.c	/^void syscfg_deinit(void)$/;"	f
syscfg_enet_phy_interface_config	gd32f4xx/src/gd32f4xx_syscfg.c	/^void syscfg_enet_phy_interface_config(uint32_t syscfg_enet_phy_interface)$/;"	f
syscfg_exmc_swap_config	gd32f4xx/src/gd32f4xx_syscfg.c	/^void syscfg_exmc_swap_config(uint32_t syscfg_exmc_swap)$/;"	f
syscfg_exti_line_config	gd32f4xx/src/gd32f4xx_syscfg.c	/^void syscfg_exti_line_config(uint8_t exti_port, uint8_t exti_pin)$/;"	f
syscfg_flag_get	gd32f4xx/src/gd32f4xx_syscfg.c	/^FlagStatus syscfg_flag_get(void)$/;"	f
syscfg_fmc_swap_config	gd32f4xx/src/gd32f4xx_syscfg.c	/^void syscfg_fmc_swap_config(uint32_t syscfg_fmc_swap)$/;"	f
system_lowpower_reset	gd32f4xx/src/gd32f4xx_misc.c	/^void system_lowpower_reset(uint8_t lowpower_mode)$/;"	f
system_lowpower_set	gd32f4xx/src/gd32f4xx_misc.c	/^void system_lowpower_set(uint8_t lowpower_mode)$/;"	f
systick_clksource_set	gd32f4xx/src/gd32f4xx_misc.c	/^void systick_clksource_set(uint32_t systick_clksource)$/;"	f
tamper_filter	gd32f4xx/include/gd32f4xx_rtc.h	/^    uint32_t tamper_filter;                                                     \/*!< RTC tamper consecutive samples needed during a voltage level detection *\/$/;"	m	struct:__anon6
tamper_precharge_enable	gd32f4xx/include/gd32f4xx_rtc.h	/^    ControlStatus tamper_precharge_enable;                                      \/*!< RTC tamper precharge feature during a voltage level detection *\/$/;"	m	struct:__anon6
tamper_precharge_time	gd32f4xx/include/gd32f4xx_rtc.h	/^    uint32_t tamper_precharge_time;                                             \/*!< RTC tamper precharge duration if precharge feature is enabled *\/$/;"	m	struct:__anon6
tamper_sample_frequency	gd32f4xx/include/gd32f4xx_rtc.h	/^    uint32_t tamper_sample_frequency;                                           \/*!< RTC tamper sampling frequency during a voltage level detection *\/$/;"	m	struct:__anon6
tamper_source	gd32f4xx/include/gd32f4xx_rtc.h	/^    uint32_t tamper_source;                                                     \/*!< RTC tamper source *\/$/;"	m	struct:__anon6
tamper_trigger	gd32f4xx/include/gd32f4xx_rtc.h	/^    uint32_t tamper_trigger;                                                    \/*!< RTC tamper trigger *\/$/;"	m	struct:__anon6
tamper_with_timestamp	gd32f4xx/include/gd32f4xx_rtc.h	/^    ControlStatus tamper_with_timestamp;                                        \/*!< RTC tamper time-stamp feature *\/$/;"	m	struct:__anon6
time_segment_1	gd32f4xx/include/gd32f4xx_can.h	/^    uint8_t time_segment_1;                                             \/*!< time segment 1 *\/$/;"	m	struct:__anon75
time_segment_2	gd32f4xx/include/gd32f4xx_can.h	/^    uint8_t time_segment_2;                                             \/*!< time segment 2 *\/$/;"	m	struct:__anon75
time_triggered	gd32f4xx/include/gd32f4xx_can.h	/^    ControlStatus time_triggered;                                       \/*!< time triggered communication mode *\/$/;"	m	struct:__anon75
timer_auto_reload_shadow_disable	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_auto_reload_shadow_disable(uint32_t timer_periph)$/;"	f
timer_auto_reload_shadow_enable	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_auto_reload_shadow_enable(uint32_t timer_periph)$/;"	f
timer_automatic_output_disable	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_automatic_output_disable(uint32_t timer_periph)$/;"	f
timer_automatic_output_enable	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_automatic_output_enable(uint32_t timer_periph)$/;"	f
timer_autoreload_value_config	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_autoreload_value_config(uint32_t timer_periph,uint32_t timer_autoreload)$/;"	f
timer_break_config	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_break_config(uint32_t timer_periph,timer_break_parameter_struct* timer_bkdtpara)$/;"	f
timer_break_disable	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_break_disable(uint32_t timer_periph)$/;"	f
timer_break_enable	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_break_enable(uint32_t timer_periph)$/;"	f
timer_break_parameter_struct	gd32f4xx/include/gd32f4xx_timer.h	/^}timer_break_parameter_struct;$/;"	t	typeref:struct:__anon66
timer_channel_capture_value_register_read	gd32f4xx/src/gd32f4xx_timer.c	/^uint32_t timer_channel_capture_value_register_read(uint32_t timer_periph,uint16_t timer_channel)$/;"	f
timer_channel_complementary_output_polarity_config	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_channel_complementary_output_polarity_config(uint32_t timer_periph,uint16_t timer_channel,uint16_t timer_ocnpolarity)$/;"	f
timer_channel_complementary_output_state_config	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_channel_complementary_output_state_config(uint32_t timer_periph,uint16_t timer_channel,uint16_t timer_ocnstate)$/;"	f
timer_channel_control_shadow_config	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_channel_control_shadow_config(uint32_t timer_periph,ControlStatus newvalue)$/;"	f
timer_channel_control_shadow_update_config	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_channel_control_shadow_update_config(uint32_t timer_periph,uint8_t timer_ccuctl)$/;"	f
timer_channel_dma_request_source_select	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_channel_dma_request_source_select(uint32_t timer_periph,uint8_t dma_request)$/;"	f
timer_channel_input_capture_prescaler_config	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_channel_input_capture_prescaler_config(uint32_t timer_periph,uint16_t timer_channel,uint16_t timer_prescaler)$/;"	f
timer_channel_output_clear_config	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_channel_output_clear_config(uint32_t timer_periph,uint16_t timer_channel,uint16_t timer_occlear)$/;"	f
timer_channel_output_config	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_channel_output_config(uint32_t timer_periph,uint16_t timer_channel,timer_oc_parameter_struct* timer_ocpara)$/;"	f
timer_channel_output_fast_config	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_channel_output_fast_config(uint32_t timer_periph,uint16_t timer_channel,uint16_t timer_ocfast)$/;"	f
timer_channel_output_mode_config	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_channel_output_mode_config(uint32_t timer_periph,uint16_t timer_channel,uint16_t timer_ocmode)$/;"	f
timer_channel_output_polarity_config	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_channel_output_polarity_config(uint32_t timer_periph,uint16_t timer_channel,uint16_t timer_ocpolarity)$/;"	f
timer_channel_output_pulse_value_config	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_channel_output_pulse_value_config(uint32_t timer_periph,uint16_t timer_channel,uint32_t timer_pluse)$/;"	f
timer_channel_output_shadow_config	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_channel_output_shadow_config(uint32_t timer_periph,uint16_t timer_channel,uint16_t timer_ocshadow)$/;"	f
timer_channel_output_state_config	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_channel_output_state_config(uint32_t timer_periph,uint16_t timer_channel,uint32_t timer_state)$/;"	f
timer_channel_remap_config	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_channel_remap_config(uint32_t timer_periph,uint32_t timer_remap)$/;"	f
timer_config	gd32f4xx/include/gd32f4xx_enet.h	/^    uint32_t timer_config;                                                          \/*!< frame timer related parameters *\/$/;"	m	struct:__anon51
timer_counter_alignment	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_counter_alignment(uint32_t timer_periph,uint16_t timer_aligned)$/;"	f
timer_counter_down_direction	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_counter_down_direction(uint32_t timer_periph)$/;"	f
timer_counter_read	gd32f4xx/src/gd32f4xx_timer.c	/^uint32_t timer_counter_read(uint32_t timer_periph)$/;"	f
timer_counter_up_direction	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_counter_up_direction(uint32_t timer_periph)$/;"	f
timer_counter_value_config	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_counter_value_config(uint32_t timer_periph , uint32_t timer_counter)$/;"	f
timer_deinit	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_deinit(uint32_t timer_periph)$/;"	f
timer_disable	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_disable(uint32_t timer_periph)$/;"	f
timer_dma_disable	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_dma_disable(uint32_t timer_periph,uint16_t timer_dma)$/;"	f
timer_dma_enable	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_dma_enable(uint32_t timer_periph,uint16_t timer_dma)$/;"	f
timer_dma_transfer_config	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_dma_transfer_config(uint32_t timer_periph,uint32_t dma_baseaddr,uint32_t dma_lenth)$/;"	f
timer_enable	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_enable(uint32_t timer_periph)$/;"	f
timer_event_software_generate	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_event_software_generate(uint32_t timer_periph,uint16_t timer_event)$/;"	f
timer_external_clock_mode0_config	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_external_clock_mode0_config(uint32_t timer_periph,uint32_t timer_extprescaler,$/;"	f
timer_external_clock_mode1_config	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_external_clock_mode1_config(uint32_t timer_periph,uint32_t timer_extprescaler,$/;"	f
timer_external_clock_mode1_disable	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_external_clock_mode1_disable(uint32_t timer_periph)$/;"	f
timer_external_trigger_as_external_clock_config	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_external_trigger_as_external_clock_config(uint32_t timer_periph,uint32_t timer_extrigger,$/;"	f
timer_external_trigger_config	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_external_trigger_config(uint32_t timer_periph,uint32_t timer_extprescaler,$/;"	f
timer_flag_clear	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_flag_clear(uint32_t timer_periph , uint32_t timer_flag)$/;"	f
timer_flag_get	gd32f4xx/src/gd32f4xx_timer.c	/^FlagStatus timer_flag_get(uint32_t timer_periph , uint32_t timer_flag)$/;"	f
timer_hall_mode_config	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_hall_mode_config(uint32_t timer_periph,uint8_t timer_hallmode)$/;"	f
timer_ic_parameter_struct	gd32f4xx/include/gd32f4xx_timer.h	/^}timer_ic_parameter_struct;$/;"	t	typeref:struct:__anon68
timer_init	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_init(uint32_t timer_periph, timer_parameter_struct* timer_initpara)$/;"	f
timer_input_capture_config	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_input_capture_config(uint32_t timer_periph,uint16_t timer_channel,timer_ic_parameter_struct* timer_icpara)$/;"	f
timer_input_pwm_capture_config	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_input_pwm_capture_config(uint32_t timer_periph,uint16_t timer_channel,timer_ic_parameter_struct* timer_icpwm)$/;"	f
timer_input_trigger_source_select	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_input_trigger_source_select(uint32_t timer_periph,uint32_t timer_intrigger)$/;"	f
timer_internal_clock_config	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_internal_clock_config(uint32_t timer_periph)$/;"	f
timer_internal_trigger_as_external_clock_config	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_internal_trigger_as_external_clock_config(uint32_t timer_periph, uint32_t timer_intrigger)$/;"	f
timer_interrupt_disable	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_interrupt_disable(uint32_t timer_periph,uint32_t timer_interrupt)$/;"	f
timer_interrupt_enable	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_interrupt_enable(uint32_t timer_periph,uint32_t timer_interrupt)$/;"	f
timer_interrupt_flag_clear	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_interrupt_flag_clear(uint32_t timer_periph,uint32_t timer_interrupt)$/;"	f
timer_interrupt_flag_get	gd32f4xx/src/gd32f4xx_timer.c	/^FlagStatus timer_interrupt_flag_get(uint32_t timer_periph,uint32_t timer_interrupt)$/;"	f
timer_master_output_trigger_source_select	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_master_output_trigger_source_select(uint32_t timer_periph,uint32_t timer_outrigger)$/;"	f
timer_master_slave_mode_config	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_master_slave_mode_config(uint32_t timer_periph,uint8_t timer_masterslave)$/;"	f
timer_oc_parameter_struct	gd32f4xx/include/gd32f4xx_timer.h	/^}timer_oc_parameter_struct;$/;"	t	typeref:struct:__anon67
timer_output_value_selection_config	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_output_value_selection_config(uint32_t timer_periph, uint16_t timer_outsel)$/;"	f
timer_parameter_struct	gd32f4xx/include/gd32f4xx_timer.h	/^}timer_parameter_struct;$/;"	t	typeref:struct:__anon65
timer_prescaler_config	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_prescaler_config(uint32_t timer_periph,uint16_t timer_prescaler,uint8_t timer_pscreload)$/;"	f
timer_prescaler_read	gd32f4xx/src/gd32f4xx_timer.c	/^uint16_t timer_prescaler_read(uint32_t timer_periph)$/;"	f
timer_primary_output_config	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_primary_output_config(uint32_t timer_periph,ControlStatus newvalue)$/;"	f
timer_quadrature_decoder_mode_config	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_quadrature_decoder_mode_config(uint32_t timer_periph,uint32_t timer_decomode,$/;"	f
timer_repetition_value_config	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_repetition_value_config(uint32_t timer_periph,uint16_t timer_repetition)$/;"	f
timer_single_pulse_mode_config	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_single_pulse_mode_config(uint32_t timer_periph,uint8_t timer_spmode)$/;"	f
timer_slave_mode_select	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_slave_mode_select(uint32_t timer_periph,uint32_t timer_slavemode)$/;"	f
timer_update_event_disable	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_update_event_disable(uint32_t timer_periph)$/;"	f
timer_update_event_enable	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_update_event_enable(uint32_t timer_periph)$/;"	f
timer_update_source_config	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_update_source_config(uint32_t timer_periph,uint8_t timer_update)$/;"	f
timer_write_cc_register_config	gd32f4xx/src/gd32f4xx_timer.c	/^void timer_write_cc_register_config(uint32_t timer_periph, uint16_t timer_ccsel)$/;"	f
timestamp_date	gd32f4xx/include/gd32f4xx_rtc.h	/^    uint8_t timestamp_date;                                                     \/*!< RTC time-stamp date value: 0x1 - 0x31(BCD format) *\/$/;"	m	struct:__anon5
timestamp_day	gd32f4xx/include/gd32f4xx_rtc.h	/^    uint8_t timestamp_day;                                                      \/*!< RTC time-stamp weekday value *\/$/;"	m	struct:__anon5
timestamp_high	gd32f4xx/include/gd32f4xx_enet.h	/^    uint32_t timestamp_high;                                                        \/*!< timestamp high *\/ $/;"	m	struct:__anon52
timestamp_hour	gd32f4xx/include/gd32f4xx_rtc.h	/^    uint8_t timestamp_hour;                                                     \/*!< RTC time-stamp hour value *\/$/;"	m	struct:__anon5
timestamp_low	gd32f4xx/include/gd32f4xx_enet.h	/^    uint32_t timestamp_low;                                                         \/*!< timestamp low *\/$/;"	m	struct:__anon52
timestamp_minute	gd32f4xx/include/gd32f4xx_rtc.h	/^    uint8_t timestamp_minute;                                                   \/*!< RTC time-stamp minute value: 0x0 - 0x59(BCD format) *\/$/;"	m	struct:__anon5
timestamp_month	gd32f4xx/include/gd32f4xx_rtc.h	/^    uint8_t timestamp_month;                                                    \/*!< RTC time-stamp month value *\/$/;"	m	struct:__anon5
timestamp_second	gd32f4xx/include/gd32f4xx_rtc.h	/^    uint8_t timestamp_second;                                                   \/*!< RTC time-stamp second value: 0x0 - 0x59(BCD format) *\/$/;"	m	struct:__anon5
timing	gd32f4xx/include/gd32f4xx_exmc.h	/^    exmc_sdram_timing_parameter_struct* timing;                         \/*!< the timing parameters for write and read SDRAM *\/$/;"	m	struct:__anon20
tli_ckey_init	gd32f4xx/src/gd32f4xx_tli.c	/^void tli_ckey_init(uint32_t layerx,uint32_t redkey,uint32_t greenkey,uint32_t bluekey)$/;"	f
tli_color_key_disable	gd32f4xx/src/gd32f4xx_tli.c	/^void tli_color_key_disable(uint32_t layerx)$/;"	f
tli_color_key_enable	gd32f4xx/src/gd32f4xx_tli.c	/^void tli_color_key_enable(uint32_t layerx)$/;"	f
tli_current_pos_get	gd32f4xx/src/gd32f4xx_tli.c	/^uint32_t tli_current_pos_get(void)$/;"	f
tli_deinit	gd32f4xx/src/gd32f4xx_tli.c	/^void tli_deinit(void)$/;"	f
tli_disable	gd32f4xx/src/gd32f4xx_tli.c	/^void tli_disable(void)$/;"	f
tli_dither_config	gd32f4xx/src/gd32f4xx_tli.c	/^void tli_dither_config(uint8_t ditherstat)$/;"	f
tli_enable	gd32f4xx/src/gd32f4xx_tli.c	/^void tli_enable(void)$/;"	f
tli_flag_get	gd32f4xx/src/gd32f4xx_tli.c	/^FlagStatus tli_flag_get(uint32_t state)$/;"	f
tli_init	gd32f4xx/src/gd32f4xx_tli.c	/^void tli_init(tli_parameter_struct *tli_struct)$/;"	f
tli_interrupt_disable	gd32f4xx/src/gd32f4xx_tli.c	/^void tli_interrupt_disable(uint32_t inttype)$/;"	f
tli_interrupt_enable	gd32f4xx/src/gd32f4xx_tli.c	/^void tli_interrupt_enable(uint32_t inttype)$/;"	f
tli_interrupt_flag_clear	gd32f4xx/src/gd32f4xx_tli.c	/^void tli_interrupt_flag_clear(uint32_t intflag)$/;"	f
tli_interrupt_flag_get	gd32f4xx/src/gd32f4xx_tli.c	/^FlagStatus tli_interrupt_flag_get(uint32_t intflag)$/;"	f
tli_layer_disable	gd32f4xx/src/gd32f4xx_tli.c	/^void tli_layer_disable(uint32_t layerx)$/;"	f
tli_layer_enable	gd32f4xx/src/gd32f4xx_tli.c	/^void tli_layer_enable(uint32_t layerx)$/;"	f
tli_layer_init	gd32f4xx/src/gd32f4xx_tli.c	/^void tli_layer_init(uint32_t layerx,tli_layer_parameter_struct *layer_struct)$/;"	f
tli_layer_lut_parameter_struct	gd32f4xx/include/gd32f4xx_tli.h	/^}tli_layer_lut_parameter_struct; $/;"	t	typeref:struct:__anon29
tli_layer_parameter_struct	gd32f4xx/include/gd32f4xx_tli.h	/^}tli_layer_parameter_struct; $/;"	t	typeref:struct:__anon28
tli_layer_ppf_enum	gd32f4xx/include/gd32f4xx_tli.h	/^} tli_layer_ppf_enum;$/;"	t	typeref:enum:__anon30
tli_layer_window_offset_modify	gd32f4xx/src/gd32f4xx_tli.c	/^void tli_layer_window_offset_modify(uint32_t layerx,uint32_t offset_x,uint32_t offset_y)$/;"	f
tli_line_mark_set	gd32f4xx/src/gd32f4xx_tli.c	/^void tli_line_mark_set(uint32_t linenum)$/;"	f
tli_lut_disable	gd32f4xx/src/gd32f4xx_tli.c	/^void tli_lut_disable(uint32_t layerx)$/;"	f
tli_lut_enable	gd32f4xx/src/gd32f4xx_tli.c	/^void tli_lut_enable(uint32_t layerx)$/;"	f
tli_lut_init	gd32f4xx/src/gd32f4xx_tli.c	/^void tli_lut_init(uint32_t layerx,tli_layer_lut_parameter_struct *lut_struct)$/;"	f
tli_parameter_struct	gd32f4xx/include/gd32f4xx_tli.h	/^}tli_parameter_struct; $/;"	t	typeref:struct:__anon27
tli_reload_config	gd32f4xx/src/gd32f4xx_tli.c	/^void tli_reload_config(uint8_t reloadmod)$/;"	f
totalsz_htsz	gd32f4xx/include/gd32f4xx_tli.h	/^    uint32_t totalsz_htsz;                    \/*!< horizontal total size of the display *\/$/;"	m	struct:__anon27
totalsz_vtsz	gd32f4xx/include/gd32f4xx_tli.h	/^    uint32_t totalsz_vtsz;                    \/*!< vertical total size of the display *\/$/;"	m	struct:__anon27
trans_fifo_order	gd32f4xx/include/gd32f4xx_can.h	/^    ControlStatus trans_fifo_order;                                     \/*!< transmit FIFO order *\/$/;"	m	struct:__anon75
trans_mode	gd32f4xx/include/gd32f4xx_spi.h	/^    uint32_t trans_mode;                                                        \/*!< SPI transtype *\/$/;"	m	struct:__anon1
trng_deinit	gd32f4xx/src/gd32f4xx_trng.c	/^void trng_deinit(void)$/;"	f
trng_disable	gd32f4xx/src/gd32f4xx_trng.c	/^void trng_disable(void)$/;"	f
trng_enable	gd32f4xx/src/gd32f4xx_trng.c	/^void trng_enable(void)$/;"	f
trng_flag_clear	gd32f4xx/src/gd32f4xx_trng.c	/^void trng_flag_clear(trng_flag_enum flag)$/;"	f
trng_flag_enum	gd32f4xx/include/gd32f4xx_trng.h	/^}trng_flag_enum;$/;"	t	typeref:enum:__anon63
trng_flag_get	gd32f4xx/src/gd32f4xx_trng.c	/^FlagStatus trng_flag_get(trng_flag_enum flag)$/;"	f
trng_get_true_random_data	gd32f4xx/src/gd32f4xx_trng.c	/^uint32_t trng_get_true_random_data(void)$/;"	f
trng_int_flag_enum	gd32f4xx/include/gd32f4xx_trng.h	/^}trng_int_flag_enum;$/;"	t	typeref:enum:__anon64
trng_interrupt_disable	gd32f4xx/src/gd32f4xx_trng.c	/^void trng_interrupt_disable(void)$/;"	f
trng_interrupt_enable	gd32f4xx/src/gd32f4xx_trng.c	/^void trng_interrupt_enable(void) $/;"	f
trng_interrupt_flag_clear	gd32f4xx/src/gd32f4xx_trng.c	/^void trng_interrupt_flag_clear(trng_int_flag_enum int_flag)$/;"	f
trng_interrupt_flag_get	gd32f4xx/src/gd32f4xx_trng.c	/^FlagStatus trng_interrupt_flag_get(trng_int_flag_enum int_flag)$/;"	f
tx_buff	gd32f4xx/src/gd32f4xx_enet.c	/^uint8_t tx_buff[ENET_TXBUF_NUM][ENET_TXBUF_SIZE];           \/*!< ENET transmit buffer *\/$/;"	v
tx_data	gd32f4xx/include/gd32f4xx_can.h	/^    uint8_t tx_data[8];                                                 \/*!< transmit data *\/$/;"	m	struct:__anon76
tx_dlen	gd32f4xx/include/gd32f4xx_can.h	/^    uint8_t tx_dlen;                                                    \/*!< data length *\/$/;"	m	struct:__anon76
tx_efid	gd32f4xx/include/gd32f4xx_can.h	/^    uint32_t tx_efid;                                                   \/*!< extended format frame identifier *\/$/;"	m	struct:__anon76
tx_ff	gd32f4xx/include/gd32f4xx_can.h	/^    uint8_t tx_ff;                                                      \/*!< format of frame, standard or extended format *\/$/;"	m	struct:__anon76
tx_ft	gd32f4xx/include/gd32f4xx_can.h	/^    uint8_t tx_ft;                                                      \/*!< type of frame, data or remote *\/$/;"	m	struct:__anon76
tx_sfid	gd32f4xx/include/gd32f4xx_can.h	/^    uint32_t tx_sfid;                                                   \/*!< standard format frame identifier *\/$/;"	m	struct:__anon76
txdesc_tab	gd32f4xx/src/gd32f4xx_enet.c	/^enet_descriptors_struct  txdesc_tab[ENET_TXBUF_NUM];        \/*!< ENET TxDMA descriptor *\/$/;"	v
usart_address_config	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_address_config(uint32_t usart_periph, uint8_t addr)$/;"	f
usart_baudrate_set	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_baudrate_set(uint32_t usart_periph, uint32_t baudval)$/;"	f
usart_block_length_config	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_block_length_config(uint32_t usart_periph, uint32_t bl)$/;"	f
usart_break_frame_coherence_config	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_break_frame_coherence_config(uint32_t usart_periph, uint32_t bcm)$/;"	f
usart_data_first_config	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_data_first_config(uint32_t usart_periph, uint32_t msbf)$/;"	f
usart_data_receive	gd32f4xx/src/gd32f4xx_usart.c	/^uint16_t usart_data_receive(uint32_t usart_periph)$/;"	f
usart_data_transmit	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_data_transmit(uint32_t usart_periph, uint32_t data)$/;"	f
usart_deinit	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_deinit(uint32_t usart_periph)$/;"	f
usart_disable	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_disable(uint32_t usart_periph)$/;"	f
usart_dma_receive_config	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_dma_receive_config(uint32_t usart_periph, uint32_t dmacmd)$/;"	f
usart_dma_transmit_config	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_dma_transmit_config(uint32_t usart_periph, uint32_t dmacmd)$/;"	f
usart_enable	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_enable(uint32_t usart_periph)$/;"	f
usart_flag_clear	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_flag_clear(uint32_t usart_periph, usart_flag_enum flag)$/;"	f
usart_flag_enum	gd32f4xx/include/gd32f4xx_usart.h	/^}usart_flag_enum;$/;"	t	typeref:enum:__anon23
usart_flag_get	gd32f4xx/src/gd32f4xx_usart.c	/^FlagStatus usart_flag_get(uint32_t usart_periph, usart_flag_enum flag)$/;"	f
usart_guard_time_config	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_guard_time_config(uint32_t usart_periph,uint32_t gaut)$/;"	f
usart_halfduplex_disable	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_halfduplex_disable(uint32_t usart_periph)$/;"	f
usart_halfduplex_enable	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_halfduplex_enable(uint32_t usart_periph)$/;"	f
usart_hardware_flow_coherence_config	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_hardware_flow_coherence_config(uint32_t usart_periph, uint32_t hcm)$/;"	f
usart_hardware_flow_cts_config	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_hardware_flow_cts_config(uint32_t usart_periph, uint32_t ctsconfig)$/;"	f
usart_hardware_flow_rts_config	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_hardware_flow_rts_config(uint32_t usart_periph, uint32_t rtsconfig)$/;"	f
usart_interrupt_disable	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_interrupt_disable(uint32_t usart_periph, uint32_t int_flag)$/;"	f
usart_interrupt_enable	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_interrupt_enable(uint32_t usart_periph, uint32_t int_flag)$/;"	f
usart_interrupt_flag_enum	gd32f4xx/include/gd32f4xx_usart.h	/^}usart_interrupt_flag_enum;$/;"	t	typeref:enum:__anon24
usart_interrupt_flag_get	gd32f4xx/src/gd32f4xx_usart.c	/^FlagStatus usart_interrupt_flag_get(uint32_t usart_periph, uint32_t int_flag)$/;"	f
usart_invert_config	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_invert_config(uint32_t usart_periph, usart_invert_enum invertpara)$/;"	f
usart_invert_enum	gd32f4xx/include/gd32f4xx_usart.h	/^}usart_invert_enum;$/;"	t	typeref:enum:__anon25
usart_irda_lowpower_config	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_irda_lowpower_config(uint32_t usart_periph, uint32_t irlp)$/;"	f
usart_irda_mode_disable	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_irda_mode_disable(uint32_t usart_periph)$/;"	f
usart_irda_mode_enable	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_irda_mode_enable(uint32_t usart_periph)$/;"	f
usart_lin_break_dection_length_config	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_lin_break_dection_length_config(uint32_t usart_periph, uint32_t lblen)$/;"	f
usart_lin_mode_disable	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_lin_mode_disable(uint32_t usart_periph)$/;"	f
usart_lin_mode_enable	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_lin_mode_enable(uint32_t usart_periph)$/;"	f
usart_mute_mode_disable	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_mute_mode_disable(uint32_t usart_periph)$/;"	f
usart_mute_mode_enable	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_mute_mode_enable(uint32_t usart_periph)$/;"	f
usart_mute_mode_wakeup_config	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_mute_mode_wakeup_config(uint32_t usart_periph, uint32_t wmehtod)$/;"	f
usart_oversample_config	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_oversample_config(uint32_t usart_periph, uint32_t oversamp)$/;"	f
usart_parity_check_coherence_config	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_parity_check_coherence_config(uint32_t usart_periph, uint32_t pcm)$/;"	f
usart_parity_config	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_parity_config(uint32_t usart_periph, uint32_t paritycfg)$/;"	f
usart_prescaler_config	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_prescaler_config(uint32_t usart_periph, uint32_t psc)$/;"	f
usart_receive_config	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_receive_config(uint32_t usart_periph, uint32_t rxconfig)$/;"	f
usart_receiver_timeout_disable	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_receiver_timeout_disable(uint32_t usart_periph)$/;"	f
usart_receiver_timeout_enable	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_receiver_timeout_enable(uint32_t usart_periph)$/;"	f
usart_receiver_timeout_threshold_config	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_receiver_timeout_threshold_config(uint32_t usart_periph, uint32_t rtimeout)$/;"	f
usart_sample_bit_config	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_sample_bit_config(uint32_t usart_periph, uint32_t obsm)$/;"	f
usart_send_break	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_send_break(uint32_t usart_periph)$/;"	f
usart_smartcard_autoretry_config	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_smartcard_autoretry_config(uint32_t usart_periph, uint32_t scrtnum)$/;"	f
usart_smartcard_mode_disable	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_smartcard_mode_disable(uint32_t usart_periph)$/;"	f
usart_smartcard_mode_enable	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_smartcard_mode_enable(uint32_t usart_periph)$/;"	f
usart_smartcard_mode_nack_disable	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_smartcard_mode_nack_disable(uint32_t usart_periph)$/;"	f
usart_smartcard_mode_nack_enable	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_smartcard_mode_nack_enable(uint32_t usart_periph)$/;"	f
usart_stop_bit_set	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_stop_bit_set(uint32_t usart_periph, uint32_t stblen)$/;"	f
usart_synchronous_clock_config	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_synchronous_clock_config(uint32_t usart_periph, uint32_t clen, uint32_t cph, uint32_t cpl)$/;"	f
usart_synchronous_clock_disable	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_synchronous_clock_disable(uint32_t usart_periph)$/;"	f
usart_synchronous_clock_enable	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_synchronous_clock_enable(uint32_t usart_periph)$/;"	f
usart_transmit_config	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_transmit_config(uint32_t usart_periph, uint32_t txconfig)$/;"	f
usart_word_length_set	gd32f4xx/src/gd32f4xx_usart.c	/^void usart_word_length_set(uint32_t usart_periph, uint32_t wlen)$/;"	f
vlan_config	gd32f4xx/include/gd32f4xx_enet.h	/^    uint32_t vlan_config;                                                           \/*!< VLAN tag related parameters *\/   $/;"	m	struct:__anon51
vsync_polarity	gd32f4xx/include/gd32f4xx_dci.h	/^    uint32_t vsync_polarity;                                         \/*!< vertical polarity selection *\/$/;"	m	struct:__anon2
wait_feature	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t wait_feature;                                              \/*!< enables or disables the Wait feature *\/$/;"	m	struct:__anon18
wait_feature	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t wait_feature;                                              \/*!< enables or disables the wait feature *\/$/;"	m	struct:__anon17
waittime	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t waittime;                                                  \/*!< configure the minimum wait time *\/$/;"	m	struct:__anon16
weekday_or_date	gd32f4xx/include/gd32f4xx_rtc.h	/^    uint32_t weekday_or_date;                                                   \/*!< specify RTC alarm is on date or weekday *\/$/;"	m	struct:__anon4
working_mode	gd32f4xx/include/gd32f4xx_can.h	/^    uint8_t working_mode;                                               \/*!< CAN working mode *\/ $/;"	m	struct:__anon75
wrap_burst_mode	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t wrap_burst_mode;                                           \/*!< enable or disable the wrap burst mode *\/$/;"	m	struct:__anon15
write_mode	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t write_mode;                                                \/*!< the write mode, synchronous mode or asynchronous mode *\/$/;"	m	struct:__anon15
write_protection	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t write_protection;                                          \/*!< enable or disable SDRAM bank write protection function *\/$/;"	m	struct:__anon20
write_recovery_delay	gd32f4xx/include/gd32f4xx_exmc.h	/^    uint32_t write_recovery_delay;                                      \/*!< configure the write recovery delay *\/$/;"	m	struct:__anon19
write_timing	gd32f4xx/include/gd32f4xx_exmc.h	/^    exmc_norsram_timing_parameter_struct* write_timing;                 \/*!< timing parameters for write when the extendedmode is used. *\/$/;"	m	struct:__anon15
wwdgt_config	gd32f4xx/src/gd32f4xx_wwdgt.c	/^void wwdgt_config(uint16_t counter, uint16_t window, uint32_t prescaler)$/;"	f
wwdgt_counter_update	gd32f4xx/src/gd32f4xx_wwdgt.c	/^void wwdgt_counter_update(uint16_t counter_value)$/;"	f
wwdgt_deinit	gd32f4xx/src/gd32f4xx_wwdgt.c	/^void wwdgt_deinit(void)$/;"	f
wwdgt_enable	gd32f4xx/src/gd32f4xx_wwdgt.c	/^void wwdgt_enable(void)$/;"	f
wwdgt_flag_clear	gd32f4xx/src/gd32f4xx_wwdgt.c	/^void wwdgt_flag_clear(void)$/;"	f
wwdgt_flag_get	gd32f4xx/src/gd32f4xx_wwdgt.c	/^FlagStatus wwdgt_flag_get(void)$/;"	f
wwdgt_interrupt_enable	gd32f4xx/src/gd32f4xx_wwdgt.c	/^void wwdgt_interrupt_enable(void)$/;"	f
year	gd32f4xx/include/gd32f4xx_rtc.h	/^    uint8_t year;                                                               \/*!< RTC year value: 0x0 - 0x99(BCD format) *\/$/;"	m	struct:__anon3
