In this 3 year project, sub-project 1 will develop 
transceiver ICs for 4 channels, 160 Gbps high density 
optical interconnection system. Sub-project 2 will 
design Gm-C filter by using nanoscale technology. 
Sub-project 3 will design analog-to-digital 
converters (ADC) and digital-to-analog converters 
(DAC) in nanoscale CMOS technologies. Sub-project 4 
will design the power-rail ESD clamp circuits with 
the minimum leakage losses and power consumption. The 
charged-device model (CDM) ESD events will also 
studied in this project. 
The topics of all the sub-projects are to develop the 
mixed-signal circuit techniques in nanoscale CMOS 
technology. In addition, the technical abilities of 
the graduated students will be enhanced to satisfy 
the need of IC design industry in Taiwan. 
英文關鍵詞： Nanoscale CMOS Technology, Demultiplexer, Clock and 
Data Recovery, Gm-C Analog Filter, A-D Conversion, 
ESD Protection 
 
 2
二、本年度執行成果 
本整合型研究計畫包含四個子計畫，分別
是(1)使用奈米 CMOS 技術之多通道光連結收
發機；(2)應用於奈米 CMOS ICs 之 Gm-C 類比
濾波器設計技術；(3)應用於奈米 CMOS ICs
之類比數位轉換技術；以及(4)奈米級 CMOS
製程之積體電路靜電放電防護技術。圖 1 顯示
了本整合型計畫各子計畫間之相互支援關
係。子計畫一設計高速連結系統之矽光電積體
電路，可接收或發射高速類比信號。子計畫二
設計符合各應用之高性能率濾波器電路，供子
計畫三使用。子計畫三開發數位強化式類比數
位轉換器，將初步處理過之類比信號轉換為數
位信號，再提供給後段之數位信號處理器。子
計畫四設計晶片與電路板之間的界面電路與
靜電放電防護電路供子計畫一至子計畫三使
用。以下章節將簡述各子計畫之研究成果。 
 
 
Fig. 1. 本整合型計畫各子計畫間之相互支援關係。 
 
 
1. 子計畫一：使用奈米 CMOS 技術之多通道
光連結收發機 
本計劃的內容包含了：雷射二極體驅動電
路、光接收機前端電路與等化器電路之設計，
以下將依序介紹各個電路的架構與功能。 
 
(1.1) 雷射二極體驅動電路 
所提出的雷射二極體驅動電路架構如圖
1.1 所示，由 Ibias 來提供二極體所需最小門檻
電流 ( threshold current, ITH )，而額外三組同樣
大小的電流源 ( M9 ~ M14 ) 用來產生 4-PAM
的調變電流，使雷射二極體產生 4-PAM 的輸
出光信號波形。根據圖 1.1，當有資料信號進
入驅動輸出級時，其藉由 M9 ~ M14 來調變電
流訊號，為了讓調變電流完全流經雷射二極
體，所以留過電晶體 M1 的電流需不隨時間而
改變，所以電晶體 M1 的閘極 (Gate)、源極 
( Drain ) 電壓降需保持定值，所以利用 M15 ~ 
M20 與 M5 ~ M6 來控制 M1 的閘極電壓，使 
M1 的閘極與源極產生一樣的電壓與相位變
化，則其輸出阻抗 Rout 理論上將趨近於無限
大，如此可以使 M9 ~ M14 產生的調變電流全
部傳送到雷射二極體；而在一般情況下，M1、
M3 及 R1 構成 Regulated Cascode (RGC) 的架
構，M3 及 R1 提供的迴路增益可以使 M1 用較
小的偏壓電流就足以提供阻抗匹配的輸出阻
抗 Rout，達到省電的效果。 
我們所實現的該雷射二極體驅動電路以
90-nm CMOS 的製程來完成設計，功率消耗約
為 100 mW；晶片大小為 850 × 630 μm2，其晶
片照相圖如圖 1.2 所示。在 1.2/1.8-V 的操作
電壓下，量測到的資料傳輸速率為 4-PAM 
16-Gb/s。所設計的輸出級在調變電流為 10 mA
的條件下只多消耗了 9.72 mW，相較於用電阻
當阻抗匹配的輸出級，省下約 23% 的功率消
耗。圖 1.3 為操作在 16-Gb/s 的速度下 4-PAM
眼圖。 
 
 
圖 1.1. 主動性負載之雷射二極體驅動電晶體層級之電
路架構。 
 
 
圖 1.2. 雷射驅動電路晶片照像圖。 
 
 4
 
圖 1.6. 四通道 40-Gb/s optical receiver 晶片圖。 
 
(1.4) 等化器電路 
等化器在高速通訊中扮演著重要的角色，
本計畫結合了一個類比等化器以及可適應性
調整的決策回授等化器，達到可適應性調整係
數以解決通道頻寬不足造成的位元干擾問
題。類比等化器部份採用回授的架構能捨去傳
統的使用電感方式，達到降低面積的效果。決
策回授等化器的部份採用了 half-rate 的架構，
可降低每級電路的操作速度，達到節省功率損
耗的效果，此外採用了 soft-decision 的架構能
進一步使電路操作在更高的速度之上。 
等化器的 layout 佈局如圖 1.7 所示，包含了
類比等化器，決策回授等化器以及提供時脈訊
號的倍頻電路，在此將決策回授等化器拆成
DFE與Feedback loop兩個部份。其中 Din± 為
輸入訊號， D1± 及 D2± 將輸出給下級的解
多工器使用，ACP 為 DFF 使用的 ac couple 電
路，整體面積約為 500μm x 200 μm2。而圖 1.8
為解多工器的 layout 佈局圖，面積約為 280 μm 
x 200 μm2。 
 
 
圖 1.7. 等化器之 layout 佈局圖。 
 
 
圖 1.8. 解多工器之 layout 佈局圖。 
 
 
2. 子計畫二：應用於奈米 CMOS ICs 之
Gm-C 類比濾波器設計技術 
本子計畫的執行將能實現出寬頻線性濾波
電路，並藉由製程的進步以創新的觀念設計更
新穎的電路架構，期許能以不同的方式開創出
前瞻性濾波電路，再以此架構為藍本與其他分
項子計畫做進一步之整合，以達到系統整體之
最佳化。此研究利用奈米 CMOS 製程發展超
高頻通道選擇濾波器，此研究將設計達到高線
性度、高動態範圍以及高速度的轉導基本方塊
以用於轉導電容式濾波器。此設計將必須工作
於非常低的電壓以符合系統單晶片的趨勢。其
中共模信號前授之轉導放大器的架構在輸入
訊 號 達 到 50MHz 的 時 候 ， 仍 然 擁 有
HD3-62.3dB 的高線性度，且所消耗的功率僅
僅只有 0.462mW，且在單位頻率時仍擁有
90.1o 的 phase margin，整體效能十分的良好。
而 Super Source Follower OTA with a Positive 
Feedback 的架構也擁有不錯的效能，在輸入
訊號頻率為 10MHz 時，擁有 HD3 為-69dB 而
IM3 為-60dB 的高線性度。以下各小節將簡述
以上的實驗晶片。 
 
(2.1) Super Source Follower OTA with a 
Positive Feedback 
由於轉導放大器線性度比較不好，所以許
多文獻就根據此點缺點提出改善的方法。 
由圖 2.1 中所示，1/gm 為 x 點往電晶體
M1 源極所見之阻抗值，y 點亦然，我們所提
出的新架構即是在 x 點上加入等效電阻非常
小的電路，此電路將與原本 x 點的阻抗並聯，
如此一來，在 x 點所見的等效電阻就會被此一
極小電阻所支配，達到我們所要的結果，即 req 
≈ 2R。在設計此基本方塊時，使用了適應性共
 6
 
圖 2.4. 外部的輔助電路。 
 
 
圖 2.5. 共模信號前授之轉導放大器的量測結果。 
 
 
圖 2.6. 共模信號前授之轉導放大器的量測結果。 
 
 
3. 子計畫三：應用於奈米 CMOS ICs 之類比
數位轉換技術 
本結案報告將描述 4 個我們設計並且量測
成功的 ADC 及 DAC 晶片。包括一個 8-channel 
6-bit 16-GS/s time-interleaved ADC，一個 10-bit 
100-MS/s two-step ADC，一個 8-Bit 1.6-GS/s 
DAC，和一個 12-Bit 1.25-GS/s DAC。以下各
小節將簡述以上的晶片。 
 
(3.1) A CMOS 6-Bit 16-GS/s 
Time-Interleaved ADC with Digital 
Background Calibration 
The ADC block diagram is shown in Fig. 3.1.  
It consists of 8 time-interleaved identical A/D 
channels, ADC1 to ADC8.  The A/D channels 
are driven respectively by 8 different clocks with 
equally-spaced phases, Φ1 toΦ8.  The clocks 
are generated from an on-chip delay-locked loop 
(DLL).  The ADC analog input is s(t).  It is 
sequentially sampled and digitized by each A/D 
channel to produce a 6-bit digital stream.  The 
clock frequency is fref.  The digital streams 
from the 8 A/D channels, s1[k] to s8[k], are then 
multiplexed to generate the final ADC digital 
output, s[l].  The ADC equivalent sampling rate 
is 8xfref. 
For a time-interleaved ADC, it is imperative 
to minimize the mismatches among sampling 
intervals.  In a high-speed design, the sampling 
intervals are sensitive to mismatches among 
clock drivers and clock routes.  In Figure 1, the 
delays of the clock drivers, B1 to B8, can be 
independently adjusted by the digital control 
signals, T1[k] to T8[k].  The resolution for the 
delay control is 0.4 psec.  The control signals 
are generated from an on-chip timing-skew 
calibration processor (TSCP).  An on-chip 
oscillator generates a testing signal x(t).  It is 
sampled and quantized in each A/D channel to 
produce 8 1-bit digital streams, c1[k] to c8[k].  
From those digital streams, the TSCP 
continuously counts the zero-crossing (ZC) 
occurrences in every sampling interval.  Each 
ZC count is proportional to its corresponding 
sampling interval.  The TSCP uses the ZC 
counts to detect the timing skews, and then 
automatically adjusts the delays of the clock 
drivers to ensure uniform sampling intervals. 
In each A/D channel, the x(t) signal path 
consists of only a replica sampler and a 
comparator, and is separated from the s(t) signal 
path.  Thus, the timing-skew calibration can 
continuously operate in the background.  The 
proposed ZC detection technique is insensitive 
to comparator offsets, and does not require the 
x(t) signal having an accurate frequency or a 
specific waveform shape.  The x(t) generator is 
a simple ring oscillator free running at 400MHz.  
To reduce power dissipation, the TSCP operates 
at 1/64 of the fref frequency. 
The ADC chip was fabricated using 65 nm 
CMOS technology.  Fig. 3.2 shows its 
micrograph.  The active area is 0.93x1.58mm2.  
The supply voltage is 1.5V.  Operating at 
 8
code and generates the corrected D2C code. 
Finally, an encoder combines D1 and D2C to 
obtain the 10-bit output code, DO. The 
differential input signal range is 2VP-P at 1V 
supply voltage.  
The use of a residue amplifier in the two-step 
A/D architecture reduces the complexity of the 
RDAC switch box and relaxes the resolution 
requirement of the FADC.  The power 
consumption of the RAMP is reduced by 
including digital calibration.  To reduce the 
power consumption of the CADC and FADC, 
the comparators are regenerative latches with 
offset calibration.  The ADC is fabricated using 
a standard 90nm CMOS technology and 
operated under a single 1V supply. 
Both CADC and FADC are flash-type ADCs.  
The CADC comprises 33 comparators. The 
FADC comprises 65 comparators.  
Conventional comparator usually consists of a 
preamplifier followed by a regenerative latch.  
The gain of the preamplifier reduces the effect of 
the latch’s offset.  The preamplifier’s offset can 
be reduced by either averaging or 
switched-capacitor offset cancellation.  The 
comparator’s power consumption is dominated 
by the preamplifier.  In our design, the 
preamplifier is eliminated altogether. 
Fig. 3.5 shows the micrograph of the ADC 
chip fabricated using a 1P6M 90nm CMOS 
technology.  It occupies an area of 0.36mm2. 
Operating at 100MS/s sampling rate, the ADC 
consumes 6mW of power from a 1V supply. The 
dynamic performance of this converter is shown 
in Fig. 3.6.  The input is a 2 VP-P differential 
sine wave.  The measured SNR, SFDR and 
SNDR are 58.2dB, 75dB and 58dB at 1MHz 
input, respectively. When the input frequency is 
increased to 50MHz, the measured SNR, SFDR 
and SNDR are 54dB, 64dB and 53.7dB, 
respectively.  Without digital calibration, the 
measured DNL and INL are 1/+4LSB and 
17/+17LSB, respectively.  When the digital 
calibration is enabled, the measured DNL and 
INL become0.5/+0.6LSB and 0.9/+0.9LSB, 
respectively. 
 
 
Fig. 3.4. ADC architecture. 
 
 
Fig. 3.5. ADC chip micrograph. 
 
 
Fig. 3.6. Measured SNDR and SFDR versus input 
frequencies. 
 
(3.3) A CMOS 8-Bit 1.6-GS/s DACwith 
Digital Random Return-to-Zero 
The current-steering digital-to-analog 
converts (DACs) can achieve high sampling rate, 
 10
and thus are commonly used in generating 
high-frequency signals.  The DAC static 
linearity, specified as differential nonlinearity 
(DNL) and integral nonlinearity (INL), is mainly 
determined by the current matching among 
different current cells and the output resistances 
of the current sources.  Besides static linearity, 
dynamic performance is also crucial for a 
high-speed DAC.  The DAC dynamic 
performance is manifested as spurious-free 
dynamic range (SFDR) degradation shown in the 
DAC output spectrum when the input is a 
single-tone sine wave. As for a DAC with poor 
dynamic performance, its SFDR decreases 
rapidly with increasing input frequency.  The 
DAC dynamic performance is related to the 
switching operation of the internal current 
switches.  It induces the code-dependent switch 
transient (CDST) effect and the code-dependent 
loading variation (CDLV) effect. 
We have designed a 12-bit 1.25-GS/s 
current-steering DAC.  We employ the digital 
random return-to-zero (DRRZ) technique to 
mitigate the CDST effect and relax the matching 
requirement for current switches.  The DRRZ 
operation also enables a current-cell background 
calibration.  The calibration relaxes the device 
matching requirements for the DAC current 
sources, allowing a more compact design of the 
current cells.  The compact current cell design 
directly reduces the CDLV effect. 
The DAC was fabricated using a standard 
90nm CMOS technology.  Fig. 3.9 shows the 
chip photograph.  The DAC core area is 
1100*750 um2.  The chip also includes a direct 
digital frequency synthesizer (DDFS) to generate 
digital inputs for DAC dynamic testing.  The 
synthesizer also generates ramp waveforms for 
DNL and INL measurements.  The DNL 
is+0.47/-0.51LSB and the INL is +1.0/-1.2LSB. 
If the DAC is not calibrated, the SFDR 
exhibits no significant change by varying input 
frequency.  The DAC static linearity dominates 
the SFDR performance.  Once the DAC is 
calibrated, and if the DRRZ is turned off, the 
CDST effect is the main source of SFDR 
degradation. When the DAC is calibrated and the 
DRRZ is turned on, the SFDR is better than 
70dB for input frequencies up to 500MHz.  In 
this design, the CDLV effect becomes relevant 
only when the input frequency is higher than 
550MHz. 
 
 
Fig. 3.9. Microphotograph of the DAC. 
 
 
4. 子計畫四：奈米級 CMOS 製程之積體電路
靜電放電防護技術 
本計畫的研究成果有：射頻電路之靜電放
電防護設計、奈米 CMOS 製程之低漏電靜電
放電防護電路、高壓製程之靜電放電防護設
計、系統層級之靜電放電防護設計、元件充電
模式之靜電放電防護設計、面板上之電路設
計。詳細研究成果內容，請參閱以下章節。 
 
(4.1) 射頻電路之靜電放電防護設計 
由於奈米製程技術中，電晶體閘極氧化層 
(gate oxide) 的厚度逐漸變薄，其崩潰電壓也
隨之降低，只要幾伏特的靜電電壓便會將閘極
氧化層打穿。而且電晶體的閘極通常就是射頻
電路的輸入級，而週遭環境隨時可能釋放幾百
伏特甚至幾千伏特的靜電至此輸入級，因此必
須設計出適當的靜電放電防護電路，以避免射
頻積體電路遭受靜電放電轟擊而損壞。由於靜
電放電防護電路必須置於射頻積體電路之輸
入與輸出接點，所以靜電放電防護電路之負載
效應將對射頻電路的性能造成明顯的負面影
響，例如，靜電放電防護電路產生的寄生電
容，會降低射頻電路的增益，並改變輸入輸出
接點的阻抗匹配情形。對於射頻電路而言，輸
入與輸出接點的寄生電容必須非常低，否則寄
生電容造成的負載將大幅衰減射頻電路的性
能。 
在射頻電路的靜電放電防護電路設計
 12
 
圖 4.5. ESD protection circuits with substrate-triggered 
ESD detection circuit. 
 
(4.4) 系統層級之靜電放電防護設計 
由系統層級靜電放電測試所引起的可靠
度問題來自於多功能整合型的積體電路設
計，以及嚴格的法規要求。在傳統的解決方法
中，會在電子產品的印刷電路板上增加離散元
件抑制暫態雜訊的干擾，包括利用反耦合電
容、暫態突波抑制器、限流電阻、防護板等，
皆能在印刷電路板抑制對積體電路產品所產
生的暫態雜訊干擾。但是這些額外增加的離散
元件會大幅增加電子產品的成本，因此，在積
體電路上設計出相對的解決方案，以減少離散
元件的使用，將會為工業界所急切需求。 
圖4.6 是我們所提出的暫態偵測電路，此
偵測電路是利用反相器電路架構以及電阻電
容延遲效應來設計，利用 HSPICE 軟體所提
供的正弦波以及阻尼因子 (damping factor) 的
參數設定，可成功模擬並量化此暫態偵測電路
在系統層級靜電放電以及快速暫態脈衝測試
時的工作情形，電路操作情形如圖4.7 所示。 
此暫態偵測電路已於  0.18-μm 1.8-V 
CMOS 製程中實作，在系統層級靜電放電或
是快速暫態脈衝發生時，已成功驗證可偵測出
發生在電源線上的暫態干擾訊號並紀錄之，使
電子產品在受到電磁干擾而故障時，可配合韌
體或軟體設定送出重新啟動訊號 (reset) 使系
統自動作回復的動作。 
 
 
圖 4.6. On-chip transient detection circuit. 
 
圖 4.7. Flowchart to recover the system when electrical 
transients happen. 
 
(4.5) 元件充電模式之靜電放電防護設計 
由於元件充電模式靜電放電的衝擊又快
又大，故靜電放電防護電路的導通速度必須夠
快，以有效保護輸入緩衝器免於遭受靜電放電
之破壞。本計畫利用 PMOS 之初始導通特
性，實作一種創新之元件充電模式靜電放電防
護設計。圖4.8展示本設計之電路。本實驗在 55 
奈米金氧半製程中設計。利用本研究提出之初
始導通靜電放電防護設計，可使輸入緩衝器擁
有最佳的元件充電模式之靜電放電防護能
力，最高可達到 500 伏的耐受度。 
利用此方法實現之元件充電模式靜電放
電防護設計不必用到額外的光罩和製程步
驟，因此不會提高晶片生產成本。本設計將可
大幅應用於奈米 CMOS 中，以提高積體電路
之元件充電模式靜電放電防護能力。 
 
 
圖 4.8. CDM ESD protection circuit. 
 
(4.6) 面板上之電路設計 
本計畫提出了一應用於觸碰式面板之玻
璃基板上讀出電路，如圖4.9 所示。所提出之
電路利用了開關-電容 (switched-capacitor) 技
巧，來加大因為觸碰式面板的電容變化而造成
 14
[9] C.-C. Huang, C.-Y. Wang, and Jieh-Tsorng Wu, 
“A CMOS 6-Bit 16-GS/s time-interleaved ADC 
using digital background calibration 
techniques,” IEEE Journal of Solid-State 
Circuits, vol. 46, no. 4, pp. 848-858, Apr. 2011. 
(SCI) 
[10] Y.-T. Lin, Ming-Dou Ker, and T.-M. Wang, 
“Design and implementation of readout circuit 
with threshold voltage compensation on glass 
substrate for touch panel applications,” 
Japanese Journal of Applied Physics, vol. 50, 
no. 3, pp. (03CC07-1)-(03CC07-6), Mar. 2011. 
(SCI) 
[11] W.-H. Tseng, Jieh-Tsorng Wu, and Y.-C. Chu, 
“A CMOS 8-Bit 1.6-GS/s DAC with digital 
random return-to-zero,” IEEE Trans. on Circuits 
and Systems II: Express Briefs, vol. 58, no. 1, pp. 
1-5, Jan. 2011. (SCI) 
[12] C.-T. Wang and Ming-Dou Ker, “ESD 
protection design with lateral DMOS transistor 
in 40-V BCD technology,” IEEE Trans. on 
Electron Devices, vol. 57, no. 12, pp. 3395-3404, 
Dec. 2010. (SCI) 
[13] Y.-H. Chung and Jieh-Tsorng Wu, “A CMOS 
6-mW 10-bit 100-MS/s two-step ADC,” IEEE 
Journal of Solid-State Circuits, vol. 45, no. 11, 
pp. 2217-2226, Nov. 2010. (SCI) 
[14] C.-T. Yeh and Ming-Dou Ker, “Capacitor-less 
design of power-rail ESD clamp circuit with 
adjustable holding voltage for on-chip ESD 
protection,” IEEE Journal of Solid-State 
Circuits, vol. 45, no. 11, pp. 2476-2486, Nov. 
2010. (SCI) 
[15] C.-C. Tsai, T.-M. Wang, and Ming-Dou Ker, 
“Implementation of delta-sigma 
analog-to-digital converter in LTPS process,” 
Journal of Society for Information Display, vol. 
18, no. 11, pp. 904-912, Nov. 2010. (SCI) 
[16] Ming-Dou Ker and C.-C. Yen, “New transient 
detection circuit for on-chip protection design 
against system-level electrical transient 
disturbance,” IEEE Trans. on Industrial 
Electronics, vol. 57, no. 10, pp. 3533-3543, Oct. 
2010. (SCI) 
[17] Ming-Dou Ker and C.-Y. Lin, 
“High-voltage-tolerant ESD clamp circuit with 
low standby leakage in nanoscale CMOS 
process,” IEEE Trans. on Electron Devices, vol. 
57, no. 7, pp. 1636-1641, Jul. 2010. (SCI) 
[18] C.-Y. Lin, Ming-Dou Ker, and Y.-W. Hsiao, 
“Design of differential low-noise amplifier with 
cross-coupled-SCR ESD protection scheme,” 
Microelectronics Reliability, vol. 50, no. 6, pp. 
831-838, Jun. 2010. (SCI) 
 
Conference 
[1] C.-Y. Lin, L.-W. Chu, S.-Y. Tsai, Ming-Dou Ker, 
T.-H. Lu, T.-L. Hsu, P.-F. Hung, M.-H. Song, 
J.-C. Tseng, T.-H. Chang, and M.-H. Tsai, 
“Modified LC-tank ESD protection design for 
60-GHz RF applications,” Proc. of European 
Conference on Circuit Theory and Design, 2011, 
pp. 57-60. 
[2] M.-D. Ker and C.-Y. Lin, “ESD protection 
consideration in nanoscale CMOS technology,” 
Proc. of IEEE International Conference on 
Nanotechnology, 2011, pp. 720-723. 
[3] S.-H. Chen, Ming-Dou Ker, and T.-M. Wang, 
“Design of digital time-modulation pixel 
memory circuit on glass substrate for low power 
application,” Proc. of SID International 
Symposium, Seminar, and Exhibition, 2011, pp. 
1281-1284. 
[4] Ming-Dou Ker, C.-Y. Lin, and T.-L. Chang, 
“Impact of shielding line on CDM ESD 
robustness of core circuits in a 65-nm CMOS 
process,” Proc. of IEEE International Reliability 
Physics Symposium, 2011, pp. 717-718. 
[5] Ming-Dou Ker, C.-Y. Lin, and T.-L. Chang, 
“Layout styles to improve CDM ESD 
robustness of integrated circuits in 65-nm 
CMOS process,” Proc. of International 
Symposium on VLSI Design, Automation and 
Test, 2011, pp. 374-377. 
[6] T.-M. Wang and Ming-Dou Ker, “Design and 
implementation of capacitive sensor readout 
circuit on glass substrate for touch panel 
applications,” Proc. of International Symposium 
on VLSI Design, Automation and Test, 2011, pp. 
269-272. 
[7] W.-H. Tseng, C.-W. Fan, and Jieh-Tsorng Wu, 
“A 12b 1.25GS/s DAC in 90nm CMOS with 
>70dB SFDR up to 500MHz,” IEEE 
International Solid-State Circuits Conference 
(ISSCC), 2011, pp. 192-194. 
[8] C.-Y. Lin, Ming-Dou Ker, and Y.-W. Hsiao, 
“ESD protection design for differential 
low-noise amplifier with cross-coupled SCR,” 
Proc. of IEEE International Conference on 
Integrated Circuit Design & Technology, 2010, 
pp. 39-42. 
[9] C.-Y. Lin and Ming-Dou Ker, “Dual SCR with 
low-and-constant parasitic capacitance for ESD 
protection in 5-GHz RF integrated circuits,” 
Proc. of IEEE International Conference on 
Solid-State and Integrated Circuit Technology, 
2010, pp. 707-709. 
[10] Ming-Dou Ker, W.-Y. Lin, C.-C. Yen, C.-M. 
Yang, T.-Y. Chen, and S.-F. Chen, “On-chip 
ESD detection circuit for system-level ESD 
國科會補助計畫衍生研發成果推廣資料表
日期:2012/01/03
國科會補助計畫
計畫名稱: 總計畫
計畫主持人: 柯明道
計畫編號: 98-2221-E-009-140-MY2 學門領域: 積體電路及系統設計
無研發成果推廣資料
其他成果 
(無法以量化表達之成
果如辦理學術活動、獲
得獎項、重要國際合
作、研究成果國際影響
力及其他協助產業技
術發展之具體效益事
項等，請以文字敘述填
列。) 
子計畫之主持人陳巍仁教授，鑽研混合信號積體電路設計、高頻電路設計、通
訊系統、無線通訊、光通訊技術、高速網路系統及晶片設計，陳巍仁教授目前
在「智慧電子國家型科技計畫 (NPIE)」擔任分項召集人以及在 IEEE 固態電路
學會擔任台北分會的主席，近年來更在國際頂級的研討會 (ISSCC) 或是頂級期
刊 (JSSC)發表了數篇論文。子計畫之主持人吳介琮教授，鑽研高性能類比數位
轉換技術與數位類比轉換技術，是國內該領域傑出研究學者，也是國外該研究
領域的領先者，其多項研究成果陸續發表在 ISSCC 頂尖會議與 JSSC 頂尖期刊
上。子計畫之主持人柯明道教授，鑽研積體電路靜電放電防護設計與可靠度技
術，累計已獲證美國專利有 188 件以及台灣發明專利 163 件，已發表國際專
業期刊與國際技術研討會之論文超過 400 篇，在該專業技術領域居國際領先地
位，並已於 2008 年獲頒『IEEE Fellow』學術殊榮。柯教授曾先後協助台灣多
家半導體製造公司與積體電路設計公司開發各式靜電放電防護技術，柯教授的
靜電放電防護設計概念並已被條列於半導體製程之設計準則(Design Rules)
中，提供國內外積體電路設計公司施行晶片上靜電放電防護之設計參考，使用
柯教授所研發的靜電放電防護技術所生產之積體電路產品顆數已經多到無法計
數。柯教授曾經擔任「晶片系統國家型科技計畫 (NSOC)」之執行長 (2010 ~ 
2011)，目前正擔任「奈米國家型科技計畫 (NPNT)」之執行長 (2011 ~ 2014)，
協助行政院國科會督導國家型科技計畫之執行。 
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
 
