# SYNTHESIS is used in vscale_regfile.v and vscale_pipeline.v
set_global_assignment -name VERILOG_MACRO "SYNTHESIS"

