{"vcs1":{"timestamp_begin":1684347018.319606870, "rt":1.35, "ut":0.34, "st":0.20}}
{"vcselab":{"timestamp_begin":1684347019.760315568, "rt":1.32, "ut":0.44, "st":0.17}}
{"link":{"timestamp_begin":1684347021.156268424, "rt":0.55, "ut":0.25, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684347017.670036082}
{"VCS_COMP_START_TIME": 1684347017.670036082}
{"VCS_COMP_END_TIME": 1684347023.337402124}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 328560}}
{"stitch_vcselab": {"peak_mem": 211888}}
