INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab3/Lab3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab3/Lab3.srcs/sources_1/new/ANDFullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ANDFullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab3/Lab3.srcs/sources_1/new/MultiplierStage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiplierStage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab3/Lab3.srcs/sources_1/imports/Lab3/lab3_digsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module lab3_digsel
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab3/Lab3.srcs/sources_1/imports/Lab3/lab3_digsel.v:237]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab3/Lab3.srcs/sources_1/new/m2_1x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab3/Lab3.srcs/sources_1/new/Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab3/Lab3.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab3/Lab3.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab3/Lab3.srcs/sim_1/new/MultSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultSim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab3/Lab3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
