rm -r -f  build_bsim  build_v  verilog_dir  *~
rm -f  *sysServerTestUpdate*  *.vcd
mkdir  build_bsim
Compiling for Bluesim ...
bsc -u -sim -simdir build_bsim -bdir build_bsim -info-dir build_bsim -elab -keep-fires -aggressive-conditions -no-warn-action-shadowing -p .:%/Prelude:%/Libraries -g sysServerTestUpdate  ./ServerTestUpdate.bsv 
checking package dependencies
compiling ./ServerTestUpdate.bsv
code generation for sysServerTestUpdate starts
Elaborated module file created: build_bsim/sysServerTestUpdate.ba
All packages are up to date.
Compiling for Bluesim finished
Linking for Bluesim ...
bsc -e sysServerTestUpdate -sim -o sysServerTestUpdate_bsim -simdir build_bsim -bdir build_bsim -info-dir build_bsim -keep-fires -p .:%/Prelude:%/Libraries 
Bluesim object created: build_bsim/sysServerTestUpdate.{h,o}
Bluesim object created: build_bsim/model_sysServerTestUpdate.{h,o}
Simulation shared library created: sysServerTestUpdate_bsim.so
Simulation executable created: sysServerTestUpdate_bsim
# \ ./Example_Programs/Common/C_imports.c
Linking for Bluesim finished
Bluesim simulation ...
./sysServerTestUpdate_bsim  -V
Start vals: 0 0
Iteration: 0
  Step 1:    4          0
  Step 2:    5          2
Iteration: 1
  Step 1:    6          4
  Step 2:    7          6
Iteration: 2
  Step 1:    8          8
  Step 2:    9         10
Iteration: 3
  Step 1:   10         12
  Step 2:   11         14
Iteration: 4
  Step 1:   12         16
  Step 2:   13         18
Iteration: 5
  Step 1:   14         20
  Step 2:   15         22
Iteration: 0
  Step 1:   26          0
  Step 2:   27          2
Iteration: 1
  Step 1:   28          4
  Step 2:   29          6
Iteration: 2
  Step 1:   30          8
  Step 2:   31         10
Iteration: 3
  Step 1:   32         12
  Step 2:   33         14
Iteration: 4
  Step 1:   34         16
  Step 2:   35         18
Iteration: 5
  Step 1:   36         20
  Step 2:   37         22
End vals: 1 1
Bluesim simulation finished
