// Seed: 2701533804
module module_0;
  integer id_1;
  assign id_1 = id_1;
  parameter integer id_2 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd53,
    parameter id_4 = 32'd48
) (
    id_1,
    _id_2,
    id_3[id_2 : id_4+-1&-1],
    _id_4,
    id_5
);
  input wire id_5;
  inout wire _id_4;
  output logic [7:0] id_3;
  output wire _id_2;
  input wire id_1;
  module_0 modCall_1 ();
  logic id_6;
  ;
endmodule
module module_2 #(
    parameter id_4 = 32'd59
) (
    output supply1 id_0,
    output wire id_1,
    output tri1 id_2,
    output uwire id_3,
    input wand _id_4,
    output supply0 id_5
);
  if (-1) begin : LABEL_0
    logic [7:0][id_4 : id_4] id_7;
    assign id_7[1] = id_7[-1 :-1'd0];
    assign id_3 = -1;
  end else wire id_8;
  module_0 modCall_1 ();
endmodule
