#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Aug 24 10:08:09 2022
# Process ID: 31708
# Current directory: C:/Users/kariu/Documents/USF Coursework/Spring 2022/CDA4253 FPGA/Projects/A5-Stella-Kariuki/Q_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3396 C:\Users\kariu\Documents\USF Coursework\Spring 2022\CDA4253 FPGA\Projects\A5-Stella-Kariuki\Q_1\Q_1.xpr
# Log file: C:/Users/kariu/Documents/USF Coursework/Spring 2022/CDA4253 FPGA/Projects/A5-Stella-Kariuki/Q_1/vivado.log
# Journal file: C:/Users/kariu/Documents/USF Coursework/Spring 2022/CDA4253 FPGA/Projects/A5-Stella-Kariuki/Q_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/kariu/Documents/USF Coursework/Spring 2022/CDA4253 FPGA/Projects/A5-Stella-Kariuki/Q_1/Q_1.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/kariu/Documents/USF Coursework/Spring 2022/CDA4253 FPGA/Projects/A5-Stella-Kariuki/Q_1'
INFO: [Project 1-313] Project file moved from 'C:/Users/kariu/Documents/Spring 2022/CDA4253 FPGA/Projects/A5-Stella-Kariuki/Q_1' since last save.
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as 'C:/Users/kariu/Documents/AppData/Roaming/Xilinx/Vivado/2021.1/xhub/board_store/xilinx_board_store'; using path 'C:/Users/kariu/AppData/Roaming/Xilinx/Vivado/2021.1/xhub/board_store/xilinx_board_store' instead.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/kariu/Documents/USF Coursework/Spring 2022/CDA4253 FPGA/Projects/A5-Stella-Kariuki/Q_1/Q_1.gen/sources_1', nor could it be found using path 'C:/Users/kariu/Documents/Spring 2022/CDA4253 FPGA/Projects/A5-Stella-Kariuki/Q_1/Q_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1136.883 ; gain = 0.000
update_compile_order -fileset sources_1
