{"vcs1":{"timestamp_begin":1684262709.515989152, "rt":1.26, "ut":0.37, "st":0.21}}
{"vcselab":{"timestamp_begin":1684262710.864693908, "rt":1.20, "ut":0.45, "st":0.16}}
{"link":{"timestamp_begin":1684262712.138236468, "rt":0.45, "ut":0.23, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684262708.866767676}
{"VCS_COMP_START_TIME": 1684262708.866767676}
{"VCS_COMP_END_TIME": 1684262714.129375518}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330308}}
{"stitch_vcselab": {"peak_mem": 211888}}
