// Seed: 4174398073
module module_0 (
    id_1,
    module_0,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  wire id_7;
endmodule
module module_1 #(
    parameter id_1  = 32'd7,
    parameter id_10 = 32'd78,
    parameter id_6  = 32'd57
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  output wire id_13;
  input wire id_12;
  inout logic [7:0] id_11;
  inout wire _id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire _id_6;
  output supply0 id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire _id_1;
  assign id_9 = id_1;
  assign id_5 = -1 ** id_11[-1 : 1];
  always @* begin : LABEL_0
    if (-1'd0) disable id_15;
  end
  module_0 modCall_1 (
      id_2,
      id_7,
      id_7,
      id_9,
      id_7
  );
  parameter id_16 = 'd0;
  always @*
    if (1) begin : LABEL_1
      assume #1  (-1) $signed(25);
      ;
    end
  wire [id_10  &  id_10 : id_1] id_17;
  logic [id_6 : 1] id_18 = id_10 == {id_2 == id_6, 1};
  wire id_19;
  ;
endmodule
