// Seed: 2568896393
`define pp_1 0
module module_0 #(
    parameter id_3 = 32'd24,
    parameter id_4 = 32'd15,
    parameter id_5 = 32'd70,
    parameter id_6 = 32'd13
) (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  assign {id_1[1]} = 1;
  assign id_1 = id_1;
  always #(1'b0) id_1 <= 1'b0;
  type_10 _id_3 (
      1,
      1'd0,
      id_2,
      id_1,
      ""
  );
  logic _id_5;
  assign id_2 = id_4[1?id_5 : id_4 : id_3==1];
  assign id_4 = id_4;
  logic _id_6;
  assign id_4[1] = 1'b0;
  real id_7;
  assign id_2 = id_2;
  type_13(
      .id_0(1),
      .id_1(1),
      .id_2(id_1[id_6] ? id_2 : 1),
      .id_3(1),
      .id_4(id_2 & 1),
      .id_5(id_4),
      .id_6(1'b0),
      .id_7(id_2),
      .id_8(1),
      .id_9(id_4),
      .id_10(1'b0),
      .id_11(1 > 1 - 1),
      .id_12(1),
      .id_13(1),
      .id_14(1'b0),
      .id_15(1'b0),
      .id_16(id_5),
      .id_17(id_6),
      .id_18(1),
      .id_19(1),
      .id_20(1),
      .id_21(0),
      .id_22(id_5 - id_5),
      .id_23(1),
      .id_24(1),
      .id_25(id_6),
      .id_26(id_3 - id_2),
      .id_27(id_1)
  );
  logic id_8;
  initial id_7 <= id_2;
  logic id_9;
endmodule
