$date
	Mon Feb 19 14:51:14 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_D $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module D1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % e $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
0$
0#
0"
x!
$end
#5
0%
#9
0!
#10
1$
1#
1"
#14
1!
#15
1%
#20
0$
0"
#25
0%
#29
0!
#40
