$date
	Tue Jun 17 17:48:26 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_flip_flop_using_d_tb $end
$scope module uut $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 # t $end
$var reg 1 $ q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#5
1!
#10
0!
1"
#15
1!
#20
0!
0"
#25
1!
#30
0!
1#
#35
1$
1!
#40
0!
#45
0$
1!
#50
0!
#55
1$
1!
#60
0!
#65
0$
1!
#70
0!
0#
#75
1!
#80
0!
#85
1!
#90
0!
1#
#95
1$
1!
#100
0!
#105
0$
1!
#110
0!
#115
1$
1!
#120
0!
#125
0$
1!
#130
0!
