{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1593727213849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1593727213856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 03 01:00:13 2020 " "Processing started: Fri Jul 03 01:00:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1593727213856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727213856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off risc -c risc " "Command: quartus_map --read_settings_files=on --write_settings_files=off risc -c risc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727213856 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1593727214498 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1593727214498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file risc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 risc-BHV " "Found design unit 1: risc-BHV" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593727228375 ""} { "Info" "ISGN_ENTITY_NAME" "1 risc " "Found entity 1: risc" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593727228375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-BHV " "Found design unit 1: alu-BHV" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593727228379 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593727228379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir-BHV " "Found design unit 1: ir-BHV" {  } { { "ir.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/ir.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593727228382 ""} { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/ir.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593727228382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cu-BHV " "Found design unit 1: cu-BHV" {  } { { "cu.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/cu.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593727228385 ""} { "Info" "ISGN_ENTITY_NAME" "1 cu " "Found entity 1: cu" {  } { { "cu.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/cu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593727228385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-BHV " "Found design unit 1: PC-BHV" {  } { { "pc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/pc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593727228388 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "pc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/pc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593727228388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gpreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpreg-BHV " "Found design unit 1: gpreg-BHV" {  } { { "gpreg.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/gpreg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593727228390 ""} { "Info" "ISGN_ENTITY_NAME" "1 gpreg " "Found entity 1: gpreg" {  } { { "gpreg.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/gpreg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593727228390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228390 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1593727228393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-BHV " "Found design unit 1: mux-BHV" {  } { { "mux.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593727228393 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593727228393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-BHV " "Found design unit 1: mux2-BHV" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593727228395 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593727228395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-BHV " "Found design unit 1: mux3-BHV" {  } { { "mux3.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593727228397 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593727228397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-BHV " "Found design unit 1: mux4-BHV" {  } { { "mux4.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593727228399 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593727228399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228399 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "memory.vhd " "Can't analyze file -- file memory.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1593727228405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-BHV " "Found design unit 1: ram-BHV" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/ram.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593727228408 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593727228408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 squen-mealy " "Found design unit 1: squen-mealy" {  } { { "squen.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/squen.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593727228412 ""} { "Info" "ISGN_ENTITY_NAME" "1 squen " "Found entity 1: squen" {  } { { "squen.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/squen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593727228412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228412 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "risc " "Elaborating entity \"risc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1593727228526 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rd risc.vhd(114) " "Verilog HDL or VHDL warning at risc.vhd(114): object \"Rd\" assigned a value but never read" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1593727228529 "|risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempadd risc.vhd(161) " "VHDL Process Statement warning at risc.vhd(161): signal \"tempadd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1593727228529 "|risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempadd risc.vhd(164) " "VHDL Process Statement warning at risc.vhd(164): signal \"tempadd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1593727228529 "|risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempadd risc.vhd(167) " "VHDL Process Statement warning at risc.vhd(167): signal \"tempadd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1593727228529 "|risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempadd risc.vhd(170) " "VHDL Process Statement warning at risc.vhd(170): signal \"tempadd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1593727228529 "|risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempadd risc.vhd(173) " "VHDL Process Statement warning at risc.vhd(173): signal \"tempadd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1593727228529 "|risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempadd risc.vhd(176) " "VHDL Process Statement warning at risc.vhd(176): signal \"tempadd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1593727228529 "|risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempadd risc.vhd(179) " "VHDL Process Statement warning at risc.vhd(179): signal \"tempadd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1593727228529 "|risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempadd risc.vhd(182) " "VHDL Process Statement warning at risc.vhd(182): signal \"tempadd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1593727228529 "|risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempadd risc.vhd(185) " "VHDL Process Statement warning at risc.vhd(185): signal \"tempadd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1593727228529 "|risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempadd risc.vhd(188) " "VHDL Process Statement warning at risc.vhd(188): signal \"tempadd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1593727228530 "|risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp risc.vhd(190) " "VHDL Process Statement warning at risc.vhd(190): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1593727228530 "|risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempadd risc.vhd(191) " "VHDL Process Statement warning at risc.vhd(191): signal \"tempadd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1593727228530 "|risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempadd risc.vhd(199) " "VHDL Process Statement warning at risc.vhd(199): signal \"tempadd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1593727228530 "|risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "O_data risc.vhd(156) " "VHDL Process Statement warning at risc.vhd(156): inferring latch(es) for signal or variable \"O_data\", which holds its previous value in one or more paths through the process" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1593727228530 "|risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp risc.vhd(156) " "VHDL Process Statement warning at risc.vhd(156): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1593727228530 "|risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] risc.vhd(156) " "Inferred latch for \"temp\[0\]\" at risc.vhd(156)" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228530 "|risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] risc.vhd(156) " "Inferred latch for \"temp\[1\]\" at risc.vhd(156)" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228530 "|risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] risc.vhd(156) " "Inferred latch for \"temp\[2\]\" at risc.vhd(156)" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228530 "|risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] risc.vhd(156) " "Inferred latch for \"temp\[3\]\" at risc.vhd(156)" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228530 "|risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] risc.vhd(156) " "Inferred latch for \"temp\[4\]\" at risc.vhd(156)" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228530 "|risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] risc.vhd(156) " "Inferred latch for \"temp\[5\]\" at risc.vhd(156)" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228530 "|risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] risc.vhd(156) " "Inferred latch for \"temp\[6\]\" at risc.vhd(156)" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228530 "|risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] risc.vhd(156) " "Inferred latch for \"temp\[7\]\" at risc.vhd(156)" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228530 "|risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] risc.vhd(156) " "Inferred latch for \"temp\[8\]\" at risc.vhd(156)" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228531 "|risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[9\] risc.vhd(156) " "Inferred latch for \"temp\[9\]\" at risc.vhd(156)" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228531 "|risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[10\] risc.vhd(156) " "Inferred latch for \"temp\[10\]\" at risc.vhd(156)" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228531 "|risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[11\] risc.vhd(156) " "Inferred latch for \"temp\[11\]\" at risc.vhd(156)" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228531 "|risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[12\] risc.vhd(156) " "Inferred latch for \"temp\[12\]\" at risc.vhd(156)" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228531 "|risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[13\] risc.vhd(156) " "Inferred latch for \"temp\[13\]\" at risc.vhd(156)" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228531 "|risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[14\] risc.vhd(156) " "Inferred latch for \"temp\[14\]\" at risc.vhd(156)" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228531 "|risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[15\] risc.vhd(156) " "Inferred latch for \"temp\[15\]\" at risc.vhd(156)" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228531 "|risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_data\[0\] risc.vhd(156) " "Inferred latch for \"O_data\[0\]\" at risc.vhd(156)" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228531 "|risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_data\[1\] risc.vhd(156) " "Inferred latch for \"O_data\[1\]\" at risc.vhd(156)" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228531 "|risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_data\[2\] risc.vhd(156) " "Inferred latch for \"O_data\[2\]\" at risc.vhd(156)" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228531 "|risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_data\[3\] risc.vhd(156) " "Inferred latch for \"O_data\[3\]\" at risc.vhd(156)" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228531 "|risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_data\[4\] risc.vhd(156) " "Inferred latch for \"O_data\[4\]\" at risc.vhd(156)" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228531 "|risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_data\[5\] risc.vhd(156) " "Inferred latch for \"O_data\[5\]\" at risc.vhd(156)" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228531 "|risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_data\[6\] risc.vhd(156) " "Inferred latch for \"O_data\[6\]\" at risc.vhd(156)" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228531 "|risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_data\[7\] risc.vhd(156) " "Inferred latch for \"O_data\[7\]\" at risc.vhd(156)" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228532 "|risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_data\[8\] risc.vhd(156) " "Inferred latch for \"O_data\[8\]\" at risc.vhd(156)" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228532 "|risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_data\[9\] risc.vhd(156) " "Inferred latch for \"O_data\[9\]\" at risc.vhd(156)" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228532 "|risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_data\[10\] risc.vhd(156) " "Inferred latch for \"O_data\[10\]\" at risc.vhd(156)" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228532 "|risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_data\[11\] risc.vhd(156) " "Inferred latch for \"O_data\[11\]\" at risc.vhd(156)" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228532 "|risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_data\[12\] risc.vhd(156) " "Inferred latch for \"O_data\[12\]\" at risc.vhd(156)" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228532 "|risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_data\[13\] risc.vhd(156) " "Inferred latch for \"O_data\[13\]\" at risc.vhd(156)" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228532 "|risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_data\[14\] risc.vhd(156) " "Inferred latch for \"O_data\[14\]\" at risc.vhd(156)" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228532 "|risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_data\[15\] risc.vhd(156) " "Inferred latch for \"O_data\[15\]\" at risc.vhd(156)" {  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228532 "|risc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:m1 " "Elaborating entity \"ir\" for hierarchy \"ir:m1\"" {  } { { "risc.vhd" "m1" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593727228533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu cu:m2 " "Elaborating entity \"cu\" for hierarchy \"cu:m2\"" {  } { { "risc.vhd" "m2" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593727228535 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opfake cu.vhd(27) " "Verilog HDL or VHDL warning at cu.vhd(27): object \"opfake\" assigned a value but never read" {  } { { "cu.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/cu.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1593727228538 "|risc|cu:m2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:m3 " "Elaborating entity \"mux4\" for hierarchy \"mux4:m3\"" {  } { { "risc.vhd" "m3" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593727228539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpreg gpreg:m4 " "Elaborating entity \"gpreg\" for hierarchy \"gpreg:m4\"" {  } { { "risc.vhd" "m4" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593727228540 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regs gpreg.vhd(16) " "Verilog HDL or VHDL warning at gpreg.vhd(16): object \"regs\" assigned a value but never read" {  } { { "gpreg.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/gpreg.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1593727228542 "|risc|gpreg:m4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:m5 " "Elaborating entity \"mux\" for hierarchy \"mux:m5\"" {  } { { "risc.vhd" "m5" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593727228543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:m6 " "Elaborating entity \"alu\" for hierarchy \"alu:m6\"" {  } { { "risc.vhd" "m6" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593727228546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:m7 " "Elaborating entity \"mux3\" for hierarchy \"mux3:m7\"" {  } { { "risc.vhd" "m7" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593727228549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:m8 " "Elaborating entity \"mux2\" for hierarchy \"mux2:m8\"" {  } { { "risc.vhd" "m8" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593727228551 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c mux2.vhd(20) " "VHDL Process Statement warning at mux2.vhd(20): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux2.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1593727228554 "|risc|mux2:m8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "F mux2.vhd(13) " "VHDL Process Statement warning at mux2.vhd(13): inferring latch(es) for signal or variable \"F\", which holds its previous value in one or more paths through the process" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux2.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1593727228554 "|risc|mux2:m8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[0\] mux2.vhd(13) " "Inferred latch for \"F\[0\]\" at mux2.vhd(13)" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux2.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228555 "|risc|mux2:m8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[1\] mux2.vhd(13) " "Inferred latch for \"F\[1\]\" at mux2.vhd(13)" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux2.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228555 "|risc|mux2:m8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[2\] mux2.vhd(13) " "Inferred latch for \"F\[2\]\" at mux2.vhd(13)" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux2.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228555 "|risc|mux2:m8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[3\] mux2.vhd(13) " "Inferred latch for \"F\[3\]\" at mux2.vhd(13)" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux2.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228555 "|risc|mux2:m8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[4\] mux2.vhd(13) " "Inferred latch for \"F\[4\]\" at mux2.vhd(13)" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux2.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228555 "|risc|mux2:m8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[5\] mux2.vhd(13) " "Inferred latch for \"F\[5\]\" at mux2.vhd(13)" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux2.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228555 "|risc|mux2:m8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[6\] mux2.vhd(13) " "Inferred latch for \"F\[6\]\" at mux2.vhd(13)" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux2.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228555 "|risc|mux2:m8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[7\] mux2.vhd(13) " "Inferred latch for \"F\[7\]\" at mux2.vhd(13)" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux2.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228555 "|risc|mux2:m8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[8\] mux2.vhd(13) " "Inferred latch for \"F\[8\]\" at mux2.vhd(13)" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux2.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228555 "|risc|mux2:m8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[9\] mux2.vhd(13) " "Inferred latch for \"F\[9\]\" at mux2.vhd(13)" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux2.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228555 "|risc|mux2:m8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[10\] mux2.vhd(13) " "Inferred latch for \"F\[10\]\" at mux2.vhd(13)" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux2.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228555 "|risc|mux2:m8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[11\] mux2.vhd(13) " "Inferred latch for \"F\[11\]\" at mux2.vhd(13)" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux2.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228555 "|risc|mux2:m8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[12\] mux2.vhd(13) " "Inferred latch for \"F\[12\]\" at mux2.vhd(13)" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux2.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228555 "|risc|mux2:m8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[13\] mux2.vhd(13) " "Inferred latch for \"F\[13\]\" at mux2.vhd(13)" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux2.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228555 "|risc|mux2:m8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[14\] mux2.vhd(13) " "Inferred latch for \"F\[14\]\" at mux2.vhd(13)" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux2.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228555 "|risc|mux2:m8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[15\] mux2.vhd(13) " "Inferred latch for \"F\[15\]\" at mux2.vhd(13)" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux2.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727228555 "|risc|mux2:m8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:m10 " "Elaborating entity \"PC\" for hierarchy \"PC:m10\"" {  } { { "risc.vhd" "m10" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593727228556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "squen squen:m12 " "Elaborating entity \"squen\" for hierarchy \"squen:m12\"" {  } { { "risc.vhd" "m12" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593727228558 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux2:m8\|F\[1\] " "LATCH primitive \"mux2:m8\|F\[1\]\" is permanently enabled" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux2.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1593727229080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux2:m8\|F\[2\] " "LATCH primitive \"mux2:m8\|F\[2\]\" is permanently enabled" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux2.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1593727229080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux2:m8\|F\[3\] " "LATCH primitive \"mux2:m8\|F\[3\]\" is permanently enabled" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux2.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1593727229080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux2:m8\|F\[4\] " "LATCH primitive \"mux2:m8\|F\[4\]\" is permanently enabled" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux2.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1593727229080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux2:m8\|F\[5\] " "LATCH primitive \"mux2:m8\|F\[5\]\" is permanently enabled" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux2.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1593727229081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux2:m8\|F\[6\] " "LATCH primitive \"mux2:m8\|F\[6\]\" is permanently enabled" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux2.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1593727229081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux2:m8\|F\[7\] " "LATCH primitive \"mux2:m8\|F\[7\]\" is permanently enabled" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux2.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1593727229081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux2:m8\|F\[8\] " "LATCH primitive \"mux2:m8\|F\[8\]\" is permanently enabled" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux2.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1593727229081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux2:m8\|F\[9\] " "LATCH primitive \"mux2:m8\|F\[9\]\" is permanently enabled" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux2.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1593727229081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux2:m8\|F\[10\] " "LATCH primitive \"mux2:m8\|F\[10\]\" is permanently enabled" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux2.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1593727229081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux2:m8\|F\[11\] " "LATCH primitive \"mux2:m8\|F\[11\]\" is permanently enabled" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux2.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1593727229081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux2:m8\|F\[12\] " "LATCH primitive \"mux2:m8\|F\[12\]\" is permanently enabled" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux2.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1593727229081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux2:m8\|F\[13\] " "LATCH primitive \"mux2:m8\|F\[13\]\" is permanently enabled" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux2.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1593727229081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux2:m8\|F\[14\] " "LATCH primitive \"mux2:m8\|F\[14\]\" is permanently enabled" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux2.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1593727229081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux2:m8\|F\[15\] " "LATCH primitive \"mux2:m8\|F\[15\]\" is permanently enabled" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux2.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1593727229081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux2:m8\|F\[0\] " "LATCH primitive \"mux2:m8\|F\[0\]\" is permanently enabled" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/mux2.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1593727229081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O_data\[0\]\$latch " "Latch O_data\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:m1\|Immediate\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:m1\|Immediate\[14\]" {  } { { "ir.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/ir.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1593727229441 ""}  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1593727229441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O_data\[1\]\$latch " "Latch O_data\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:m1\|Immediate\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:m1\|Immediate\[14\]" {  } { { "ir.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/ir.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1593727229442 ""}  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1593727229442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O_data\[2\]\$latch " "Latch O_data\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:m1\|Immediate\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:m1\|Immediate\[14\]" {  } { { "ir.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/ir.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1593727229442 ""}  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1593727229442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O_data\[3\]\$latch " "Latch O_data\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:m1\|Immediate\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:m1\|Immediate\[14\]" {  } { { "ir.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/ir.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1593727229442 ""}  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1593727229442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O_data\[4\]\$latch " "Latch O_data\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:m1\|Immediate\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:m1\|Immediate\[14\]" {  } { { "ir.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/ir.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1593727229442 ""}  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1593727229442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O_data\[5\]\$latch " "Latch O_data\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:m1\|Immediate\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:m1\|Immediate\[14\]" {  } { { "ir.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/ir.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1593727229442 ""}  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1593727229442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O_data\[6\]\$latch " "Latch O_data\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:m1\|Immediate\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:m1\|Immediate\[14\]" {  } { { "ir.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/ir.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1593727229442 ""}  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1593727229442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O_data\[7\]\$latch " "Latch O_data\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:m1\|Immediate\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:m1\|Immediate\[14\]" {  } { { "ir.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/ir.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1593727229442 ""}  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1593727229442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O_data\[8\]\$latch " "Latch O_data\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:m1\|Immediate\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:m1\|Immediate\[14\]" {  } { { "ir.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/ir.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1593727229442 ""}  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1593727229442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O_data\[9\]\$latch " "Latch O_data\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:m1\|Immediate\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:m1\|Immediate\[14\]" {  } { { "ir.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/ir.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1593727229442 ""}  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1593727229442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O_data\[10\]\$latch " "Latch O_data\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:m1\|Immediate\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:m1\|Immediate\[14\]" {  } { { "ir.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/ir.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1593727229442 ""}  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1593727229442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O_data\[11\]\$latch " "Latch O_data\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:m1\|Immediate\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:m1\|Immediate\[14\]" {  } { { "ir.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/ir.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1593727229443 ""}  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1593727229443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O_data\[12\]\$latch " "Latch O_data\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:m1\|Immediate\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:m1\|Immediate\[14\]" {  } { { "ir.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/ir.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1593727229443 ""}  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1593727229443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O_data\[13\]\$latch " "Latch O_data\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:m1\|Immediate\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:m1\|Immediate\[14\]" {  } { { "ir.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/ir.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1593727229443 ""}  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1593727229443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O_data\[14\]\$latch " "Latch O_data\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:m1\|Immediate\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:m1\|Immediate\[14\]" {  } { { "ir.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/ir.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1593727229443 ""}  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1593727229443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O_data\[15\]\$latch " "Latch O_data\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir:m1\|Immediate\[14\] " "Ports D and ENA on the latch are fed by the same signal ir:m1\|Immediate\[14\]" {  } { { "ir.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/ir.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1593727229443 ""}  } { { "risc.vhd" "" { Text "C:/intelFPGA_lite/19.17/termprojectvol2/risc.vhd" 156 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1593727229443 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1593727229829 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1593727230461 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1593727230699 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593727230699 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "368 " "Implemented 368 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1593727230828 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1593727230828 ""} { "Info" "ICUT_CUT_TM_LCELLS" "306 " "Implemented 306 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1593727230828 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1593727230828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1593727230886 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 03 01:00:30 2020 " "Processing ended: Fri Jul 03 01:00:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1593727230886 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1593727230886 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1593727230886 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1593727230886 ""}
