Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fc98132b24064367953c81c4c5512a7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot arraymulti_tb_behav xil_defaultlib.arraymulti_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sm_default
Compiling module xil_defaultlib.fulladd
Compiling module xil_defaultlib.shiftright
Compiling module xil_defaultlib.arraymulti_default
Compiling module xil_defaultlib.arraymulti_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot arraymulti_tb_behav
