module ALUOut(
    input clk,
    input rst,
    input [31:0] in,
    output[31:0] ALU_out
    );
	
	reg [31:0] ALUOut;
	
  always@(posedge clk or posedge rst)
    begin
      if (rst == 1)
        ALUOut <= 32'b x;
      else
        ALUOut <= in;
    end
	 
	 assign ALU_out = ALUOut;
	 
endmodule