
/ {
        gpio_keys: volume_key0 {
                compatible = "gpio-keys";
                pinctrl-names = "default";
                pinctrl-0 = <&km_gpio_pins>;
                autorepeat;

	        switch26 {
                        label = "volume-up";
                        linux,code = <115>;
                        /*linux,code = <KEY_VOLUMEUP>;*/
                        gpios = <&gpio0 26 GPIO_ACTIVE_LOW>;
                        wakeup-source;
                };

                switch27 {
                        label = "volume-down";
                        linux,code = <114>;
                        /*linux,code = <KEY_VOLUMEDOWN>;*/
                        gpios = <&gpio0 27 GPIO_ACTIVE_LOW>;
                        wakeup-source;
                };

	};
};


&am33xx_pinmux {
 
	/* For modifing this you need to refer BBB P8 & P9 HeaderTable.pdf */

	km_gpio_pins: pinmux_km_gpio_pins {
		pinctrl-single,pins = <
		0x0d8   0x07    /*P8_31(LCD_DATA14.GPIO0_10-->USER_LED)Mode7|*/
		0x0dc   0x37    /*P8_32(LCD_DATA15.GPIO0_11-->USER_SW)Mode7|*/
		0x034   0x0f    /*P8_11(GPIO1_13-->LCD_D5)Mode7|*/
		0x030   0x0f    /*P8_12(GPIO1_12-->LCD_D4)Mode7|*/
		0x028   0x37    /*P8_14(GPIO0_26-->SW_UP)Mode7|*/
		0x03c   0x0f    /*P8_15(GPIO1_15-->LCD_D7)Mode7|*/
		0x038   0x0f    /*P8_16(GPIO1_14-->LCD_D6)Mode7|*/
		0x02c   0x37    /*P8_17(GPIO0_27-->SW_DOWN)Mode7|*/
		0x0e0   0x0f    /*P8_27(LCD_VSYNC.GPIO2_22-->LCD_RS)Mode7*/
		0x0e8   0x0f    /*P8_28(LCD_PCLK.GPIO2_24-->LCD_EN)Mode7*/
		0x0e4   0x0f    /*P8_29(LCD_HSYNC.GPIO2_23-->LCD_RW)M0de7*/
		0x0ec   0x27    /*P8_30(LCD_AC_BIAS.GPIO2_25-->KEY_PAD_8)Mode7|*/
		0x0d4   0x0f    /*P8_33(LCD_DATA13.GPIO0_9-->BUZZER)Mode7|*/
		0x0b8   0x2f    /*P8_39(LCD_DATA6.GPIO2_12-->KEY_PAD_6)Mode7*/
		0x0bc   0x2f    /*P8_40(LCD_DATA7.GPIO2_13-->KEY_PAD_7)Mode7|*/
		0x0b0   0x2f    /*P8_41(LCD_DATA4.GPIO2_10-->KEY_PAD_4)Mode7|*/
		0x0b4   0x2f    /*P8_42(LCD_DATA5.GPIO2_11-->KEY_PAD_5)Mode7|*/
		0x0a8   0x2f    /*P8_43(LCD_DATA2.GPIO2_8-->KEY_PAD_2)Mode7*/
		0x0ac   0x2f    /*P8_44(LCD_DATA3.GPIO2_9-->KEY_PAD_3)Mode7*/
		0x0a0   0x2f    /*P8_45(LCD_DATA0.GPIO2_6-->KEY_PAD_0)Mode7*/
		0x0a4   0x2f    /*P8_46(LCD_DATA1.GPIO2_7-->KEY_PAD_1)Mode7*/
		0x040   0x2f    /*P9_15(GPIO1_16-->ADXL345_INT)Mode7|Pull_UPDN Disable|RxActive*/
		0x1ac   0x0f    /*P9_25(GPIO3_21-->UART1_CTL)*/
		0x1a4   0x27    /*P9_27(GPIO3_19-->UART2_CTL)*/
		0x078   0x0f    /*P9_12(GPIO1_28-->RS485_CONTROL)Mode7|Pull_UPDN Disable*/
		>;
	};
                
	enc28j60_pin: pinmux_enc28j60_pins {
		   pinctrl-single,pins = <
			 0x044 0x37	/* gpio_49 enc28j60_INT P9_23 */
			   >;
	   };

	uart1_pins: pinmux_uart1_pins {              
		pinctrl-single,pins = <
		0x184   0x00    /*P9_24(UART1_TXD)*/
		0x180   0x00    /*P9_26(UART1_RXD)*/
                >;
	};

	uart2_pins: pinmux_uart2_pins {
		pinctrl-single,pins = <
   	    0x154   0x01    /*P9_21(UART2_TXD)*/
      	    0x150   0x01    /*P9_22(UART2_RXD)*/
                >;
	};

	uart4_pins:pinmux_uart4_pins {
		pinctrl-single,pins = <		
       0x070   0x06    /*P9_11(UART4_RXD-->UART4_RXD)*/
       0x074   0x06    /*P9_13(UART4_TXD-->UART4_TXD)*/
		>;
	};

	uart5_pins: pinmux_uart5_pins {
                  pinctrl-single,pins = <
          0x0c0   0x04    /*P8_37(LCD_DATA8.UART5_TXD)Mode4|*/
          0x0c4   0x04    /*P8_38(LCD_DATA9.UART5_RXD)Mode4|*/
          	>;
	};

	i2c1_pins:pinmux_i2c1_pins{
		pinctrl-single,pins = <
       0x15c   0x02    /*P9_17(I2C1_SCL)Using Default Func*/
       0x158   0x02    /*P9_18(I2C1_SDA)*/
		>;
	};

	spi1_pins:pinmux_spi1_pins {
		pinctrl-single,pins = <
			AM33XX_PADCONF(AM335X_PIN_MCASP0_FSX, PIN_INPUT_PULLUP, MUX_MODE3)	/* SPI1_MOSI */
			AM33XX_PADCONF(AM335X_PIN_MCASP0_AXR0, PIN_INPUT_PULLUP, MUX_MODE3)	/* SPI1_MISO */
			AM33XX_PADCONF(AM335X_PIN_MCASP0_ACLKX, PIN_INPUT_PULLUP, MUX_MODE3)    /* SPI1_SCLK */
			AM33XX_PADCONF(AM335X_PIN_MCASP0_AHCLKR, PIN_INPUT_PULLUP, MUX_MODE3)	/* SPI0_CS0 (NBATTSS) */
		>;
	};

	can0_pins:pinmux_can0_pins{
		pinctrl-single,pins =<
       0x17c   0x02    /*P9_19(I2C2_SCL-->CAN0_RX)*/
       0x178   0x02    /*P9_20(I2C2_SDA-->CAN0_TX)*/
		>;
	};
};


&uart1 {
        pinctrl-names = "default";
        pinctrl-0 = <&uart1_pins>;
        
	status = "okay";
};

&uart2 {
        pinctrl-names = "default";
        pinctrl-0 = <&uart2_pins>;

        status = "okay";
};

&uart4 {
        pinctrl-names = "default";
        pinctrl-0 = <&uart4_pins>;

        status = "okay";
};

&uart5 {
        pinctrl-names = "default";
        pinctrl-0 = <&uart5_pins>;

        status = "okay";
};

&i2c1 {
        pinctrl-names = "default";
        //pinctrl-0 = <&i2c0_pins>;
        pinctrl-0 = <&i2c1_pins>;

        status = "okay";
        clock-frequency = <100000>;

	rtcds: rtcds@68 {
                compatible = "ds,ds1307";
                reg = <0x68>;
                #address-cells = <1>;
                #size-cells = <1>;
        };
      /*  baseboard_eeprom: baseboard_eeprom@50 {
                compatible = "atmel,24c256";
                reg = <0x50>;

                #address-cells = <1>;
                #size-cells = <1>;
                baseboard_data: baseboard_data@0 {
                        reg = <0 0x100>;
                };
        };*/
};


&spi0 {
        pinctrl-names = "default";
       /* pinctrl-0 = <&spi0_pins>;*/

	spidev0: spi@0 {
		 compatible = "spidev";
		 reg = <0>;
		 spi-max-frequency = <16000000>;
	 };

};

&spi1 {
        pinctrl-names = "default";
        pinctrl-0 = <&spi1_pins>;

	enc28j60: ethernet@0 {
                   compatible = "microchip,enc28j60";
                   pinctrl-names = "default";
                   pinctrl-0 = <&enc28j60_pin>;
                   reg = <0>;
                   interrupt-parent = <&gpio1>;
                   interrupts = <17 2>;
                   spi-max-frequency = <12000000>;
                };
	spidev1: spi@1 {
		 compatible = "spidev";
		 reg = <1>;
		 spi-max-frequency = <16000000>;
	 };

};


 /*      0x19c   0x33   P9_28(SPI1_CS0)
       0X194   0X33    /*P9_29(SPI1_D0)
       0X198   0X33    /*P9_30(SPI1_D1)
       0X190   0X33    /*P9_31(SPI1_SCLK)
*/
