{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706102023153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706102023175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 20:13:42 2024 " "Processing started: Wed Jan 24 20:13:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706102023175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706102023175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Vending_Machine -c Vending_Machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off Vending_Machine -c Vending_Machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706102023175 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706102023758 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706102023758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vending_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file vending_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 Vending_Machine " "Found entity 1: Vending_Machine" {  } { { "Vending_Machine.v" "" { Text "C:/nam 3/THLogic/lab/Vending_machine/Vending_Machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706102037288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706102037288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vending_machine_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file vending_machine_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Vending_Machine_tb " "Found entity 1: Vending_Machine_tb" {  } { { "Vending_Machine_tb.v" "" { Text "C:/nam 3/THLogic/lab/Vending_machine/Vending_Machine_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706102037288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706102037288 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Vending_Machine_tb " "Elaborating entity \"Vending_Machine_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706102037335 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Vending_Machine_tb.v(23) " "Verilog HDL warning at Vending_Machine_tb.v(23): ignoring unsupported system task" {  } { { "Vending_Machine_tb.v" "" { Text "C:/nam 3/THLogic/lab/Vending_machine/Vending_Machine_tb.v" 23 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1706102037335 "|Vending_Machine_tb"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk Vending_Machine_tb.v(25) " "Verilog HDL warning at Vending_Machine_tb.v(25): assignments to clk create a combinational loop" {  } { { "Vending_Machine_tb.v" "" { Text "C:/nam 3/THLogic/lab/Vending_machine/Vending_Machine_tb.v" 25 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1706102037335 "|Vending_Machine_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Vending_Machine Vending_Machine:uut " "Elaborating entity \"Vending_Machine\" for hierarchy \"Vending_Machine:uut\"" {  } { { "Vending_Machine_tb.v" "uut" { Text "C:/nam 3/THLogic/lab/Vending_machine/Vending_Machine_tb.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706102037356 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clk uut " "Port \"clk\" does not exist in macrofunction \"uut\"" {  } { { "Vending_Machine_tb.v" "uut" { Text "C:/nam 3/THLogic/lab/Vending_machine/Vending_Machine_tb.v" 16 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706102037382 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1706102037398 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706102037511 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan 24 20:13:57 2024 " "Processing ended: Wed Jan 24 20:13:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706102037511 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706102037511 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706102037511 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706102037511 ""}
