<profile>

<section name = "Vitis HLS Report for 'viterbi'" level="0">
<item name = "Date">Sat Apr  5 07:04:47 2025
</item>
<item name = "Version">2022.2.2 (Build 3779808 on Feb 17 2023)</item>
<item name = "Project">hls_prj</item>
<item name = "Solution">solution (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu55c-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.618 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">303421, 303421, 1.517 ms, 1.517 ms, 303422, 303422, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_viterbi_Pipeline_L_init_fu_91">viterbi_Pipeline_L_init, 72, 72, 0.360 us, 0.360 us, 72, 72, no</column>
<column name="grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102">viterbi_Pipeline_L_timestep_L_curr_state, 284781, 284781, 1.424 ms, 1.424 ms, 284781, 284781, no</column>
<column name="grp_viterbi_Pipeline_L_end_fu_113">viterbi_Pipeline_L_end, 68, 68, 0.340 us, 0.340 us, 68, 68, no</column>
<column name="grp_viterbi_Pipeline_L_backtrack_fu_120">viterbi_Pipeline_L_backtrack, 18489, 18489, 92.445 us, 92.445 us, 18489, 18489, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 15, 25936, 30302, -</column>
<column name="Memory">58, -, 0, 20, 0</column>
<column name="Multiplexer">-, -, -, 551, -</column>
<column name="Register">-, -, 88, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">4, ~0, 2, 7, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">1, ~0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="dadd_64ns_64ns_64_5_full_dsp_1_U30">dadd_64ns_64ns_64_5_full_dsp_1, 0, 3, 457, 698, 0</column>
<column name="dadd_64ns_64ns_64_5_full_dsp_1_U31">dadd_64ns_64ns_64_5_full_dsp_1, 0, 3, 457, 698, 0</column>
<column name="dcmp_64ns_64ns_1_2_no_dsp_1_U32">dcmp_64ns_64ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="grp_viterbi_Pipeline_L_backtrack_fu_120">viterbi_Pipeline_L_backtrack, 0, 0, 8493, 13021, 0</column>
<column name="grp_viterbi_Pipeline_L_end_fu_113">viterbi_Pipeline_L_end, 0, 0, 433, 324, 0</column>
<column name="grp_viterbi_Pipeline_L_init_fu_91">viterbi_Pipeline_L_init, 0, 0, 228, 114, 0</column>
<column name="grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102">viterbi_Pipeline_L_timestep_L_curr_state, 0, 9, 15868, 15447, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="llike_U">llike_RAM_1WNR_AUTO_1R1W, 58, 0, 20, 0, 8960, 64, 1, 573440</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 13, 1, 13</column>
<column name="emission_address0">14, 3, 12, 36</column>
<column name="emission_ce0">14, 3, 1, 3</column>
<column name="grp_fu_159_ce">20, 4, 1, 4</column>
<column name="grp_fu_159_p0">20, 4, 64, 256</column>
<column name="grp_fu_159_p1">20, 4, 64, 256</column>
<column name="grp_fu_163_ce">14, 3, 1, 3</column>
<column name="grp_fu_163_p0">14, 3, 64, 192</column>
<column name="grp_fu_163_p1">14, 3, 64, 192</column>
<column name="grp_fu_167_ce">20, 4, 1, 4</column>
<column name="grp_fu_167_opcode">20, 4, 5, 20</column>
<column name="grp_fu_167_p0">20, 4, 64, 256</column>
<column name="grp_fu_167_p1">20, 4, 64, 256</column>
<column name="llike_address0">31, 6, 14, 84</column>
<column name="llike_address1">14, 3, 14, 42</column>
<column name="llike_ce0">31, 6, 1, 6</column>
<column name="llike_ce1">14, 3, 1, 3</column>
<column name="llike_ce2">9, 2, 1, 2</column>
<column name="llike_d0">14, 3, 64, 192</column>
<column name="llike_we0">14, 3, 1, 3</column>
<column name="obs_address0">14, 3, 8, 24</column>
<column name="obs_ce0">14, 3, 1, 3</column>
<column name="path_address0">14, 3, 8, 24</column>
<column name="path_ce0">14, 3, 1, 3</column>
<column name="path_ce1">9, 2, 1, 2</column>
<column name="path_d0">14, 3, 8, 24</column>
<column name="path_we0">14, 3, 1, 3</column>
<column name="transition_address0">14, 3, 12, 36</column>
<column name="transition_address1">14, 3, 12, 36</column>
<column name="transition_ce0">14, 3, 1, 3</column>
<column name="transition_ce1">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">12, 0, 12, 0</column>
<column name="grp_viterbi_Pipeline_L_backtrack_fu_120_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_viterbi_Pipeline_L_end_fu_113_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_viterbi_Pipeline_L_init_fu_91_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_start_reg">1, 0, 1, 0</column>
<column name="min_p_reg_154">64, 0, 64, 0</column>
<column name="obs_load_reg_144">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, viterbi, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, viterbi, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, viterbi, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, viterbi, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, viterbi, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, viterbi, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, viterbi, return value</column>
<column name="obs_address0">out, 8, ap_memory, obs, array</column>
<column name="obs_ce0">out, 1, ap_memory, obs, array</column>
<column name="obs_q0">in, 8, ap_memory, obs, array</column>
<column name="init_address0">out, 6, ap_memory, init, array</column>
<column name="init_ce0">out, 1, ap_memory, init, array</column>
<column name="init_q0">in, 64, ap_memory, init, array</column>
<column name="transition_address0">out, 12, ap_memory, transition, array</column>
<column name="transition_ce0">out, 1, ap_memory, transition, array</column>
<column name="transition_q0">in, 64, ap_memory, transition, array</column>
<column name="transition_address1">out, 12, ap_memory, transition, array</column>
<column name="transition_ce1">out, 1, ap_memory, transition, array</column>
<column name="transition_q1">in, 64, ap_memory, transition, array</column>
<column name="emission_address0">out, 12, ap_memory, emission, array</column>
<column name="emission_ce0">out, 1, ap_memory, emission, array</column>
<column name="emission_q0">in, 64, ap_memory, emission, array</column>
<column name="path_address0">out, 8, ap_memory, path, array</column>
<column name="path_ce0">out, 1, ap_memory, path, array</column>
<column name="path_we0">out, 1, ap_memory, path, array</column>
<column name="path_d0">out, 8, ap_memory, path, array</column>
<column name="path_address1">out, 8, ap_memory, path, array</column>
<column name="path_ce1">out, 1, ap_memory, path, array</column>
<column name="path_q1">in, 8, ap_memory, path, array</column>
</table>
</item>
</section>
</profile>
