# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do p5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Board/Lab2/P5\ BCD {F:/Work/FPGA/Board/Lab2/P5 BCD/BCD.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:19 on Feb 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Board/Lab2/P5 BCD" F:/Work/FPGA/Board/Lab2/P5 BCD/BCD.v 
# -- Compiling module BCD
# 
# Top level modules:
# 	BCD
# End time: 12:55:20 on Feb 17,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Board/Lab2/P5\ BCD {F:/Work/FPGA/Board/Lab2/P5 BCD/Comparator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:20 on Feb 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Board/Lab2/P5 BCD" F:/Work/FPGA/Board/Lab2/P5 BCD/Comparator.v 
# -- Compiling module Comparator
# 
# Top level modules:
# 	Comparator
# End time: 12:55:20 on Feb 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Board/Lab2/P5\ BCD {F:/Work/FPGA/Board/Lab2/P5 BCD/Converter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:20 on Feb 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Board/Lab2/P5 BCD" F:/Work/FPGA/Board/Lab2/P5 BCD/Converter.v 
# -- Compiling module Converter
# 
# Top level modules:
# 	Converter
# End time: 12:55:20 on Feb 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Board/Lab2/P5\ BCD {F:/Work/FPGA/Board/Lab2/P5 BCD/Digitizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:20 on Feb 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Board/Lab2/P5 BCD" F:/Work/FPGA/Board/Lab2/P5 BCD/Digitizer.v 
# -- Compiling module Digitizer
# 
# Top level modules:
# 	Digitizer
# End time: 12:55:20 on Feb 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Board/Lab2/P5\ BCD {F:/Work/FPGA/Board/Lab2/P5 BCD/FA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:20 on Feb 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Board/Lab2/P5 BCD" F:/Work/FPGA/Board/Lab2/P5 BCD/FA.v 
# -- Compiling module FA
# 
# Top level modules:
# 	FA
# End time: 12:55:20 on Feb 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Board/Lab2/P5\ BCD {F:/Work/FPGA/Board/Lab2/P5 BCD/Multiplexer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:20 on Feb 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Board/Lab2/P5 BCD" F:/Work/FPGA/Board/Lab2/P5 BCD/Multiplexer.v 
# -- Compiling module Multiplexer
# 
# Top level modules:
# 	Multiplexer
# End time: 12:55:20 on Feb 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Board/Lab2/P5\ BCD {F:/Work/FPGA/Board/Lab2/P5 BCD/Oner.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:20 on Feb 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Board/Lab2/P5 BCD" F:/Work/FPGA/Board/Lab2/P5 BCD/Oner.v 
# -- Compiling module Oner
# 
# Top level modules:
# 	Oner
# End time: 12:55:20 on Feb 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Board/Lab2/P5\ BCD {F:/Work/FPGA/Board/Lab2/P5 BCD/p5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:20 on Feb 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Board/Lab2/P5 BCD" F:/Work/FPGA/Board/Lab2/P5 BCD/p5.v 
# -- Compiling module p5
# 
# Top level modules:
# 	p5
# End time: 12:55:20 on Feb 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.p5
# vsim work.p5 
# Start time: 12:55:27 on Feb 17,2017
# Loading work.p5
# Loading work.FA
# Loading work.Digitizer
# Loading work.Converter
# Loading work.Comparator
# Loading work.Multiplexer
# Loading work.Oner
# Loading work.BCD
# ** Warning: (vsim-3015) F:/Work/FPGA/Board/Lab2/P5 BCD/p5.v(35): [PCDPC] - Port size (5) does not match connection size (8) for port 'lineIns'. The port definition is at: F:/Work/FPGA/Board/Lab2/P5 BCD/Digitizer.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /p5/digS2S1 File: F:/Work/FPGA/Board/Lab2/P5 BCD/Digitizer.v
# ** Warning: (vsim-3015) F:/Work/FPGA/Board/Lab2/P5 BCD/Digitizer.v(12): [PCDPC] - Port size (4) does not match connection size (5) for port 'lineIns'. The port definition is at: F:/Work/FPGA/Board/Lab2/P5 BCD/Converter.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /p5/digS2S1/converter File: F:/Work/FPGA/Board/Lab2/P5 BCD/Converter.v
# ** Warning: (vsim-3015) F:/Work/FPGA/Board/Lab2/P5 BCD/p5.v(37): [PCDPC] - Port size (14) does not match connection size (11) for port 'lineOuts'. The port definition is at: F:/Work/FPGA/Board/Lab2/P5 BCD/Digitizer.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /p5/digS0 File: F:/Work/FPGA/Board/Lab2/P5 BCD/Digitizer.v
# ** Warning: (vsim-3015) F:/Work/FPGA/Board/Lab2/P5 BCD/Digitizer.v(12): [PCDPC] - Port size (4) does not match connection size (5) for port 'lineIns'. The port definition is at: F:/Work/FPGA/Board/Lab2/P5 BCD/Converter.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /p5/digS0/converter File: F:/Work/FPGA/Board/Lab2/P5 BCD/Converter.v
add wave -position end  sim:/p5/A
add wave -position end  sim:/p5/B
add wave -position end  sim:/p5/Ci
add wave -position end  sim:/p5/LEDs
add wave -position end  sim:/p5/LEDA
add wave -position end  sim:/p5/LEDB
add wave -position end  sim:/p5/Co
add wave -position end  sim:/p5/A0
add wave -position end  sim:/p5/A1
add wave -position end  sim:/p5/B0
add wave -position end  sim:/p5/B1
add wave -position end  sim:/p5/S0
add wave -position end  sim:/p5/S1
add wave -position end  sim:/p5/S2
add wave -position end  sim:/p5/T
add wave -position end  sim:/p5/a
add wave -position end  sim:/p5/b
add wave -position end  sim:/p5/c
add wave -position end  sim:/p5/d
add wave -position end  sim:/p5/e
add wave -position end  sim:/p5/f
add wave -position end  sim:/p5/g
run -all
# End time: 12:55:51 on Feb 17,2017, Elapsed time: 0:00:24
# Errors: 0, Warnings: 4
