// Seed: 3900811970
module module_0 (
    input supply1 id_0,
    input wand id_1,
    output wire id_2,
    output wor id_3,
    input wire id_4,
    output uwire id_5,
    output tri0 id_6,
    output wand id_7
);
  logic id_9;
endmodule
module module_1 #(
    parameter id_1 = 32'd97,
    parameter id_3 = 32'd63
) (
    input tri0 id_0,
    input supply0 _id_1,
    input wire id_2,
    input tri1 _id_3,
    output tri id_4,
    input tri0 id_5
);
  wire [id_3 : -1] id_7;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4
  );
  assign modCall_1.id_7 = 0;
  wire id_8;
  logic [id_3 : 1] id_9;
  assign id_9[id_1] = -1 - -1;
endmodule
