

================================================================
== Vivado HLS Report for 'fir_filter_b'
================================================================
* Date:           Mon Dec 21 15:44:33 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        d_conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.446|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      3|       -|       -|    -|
|Expression       |        -|     58|       0|    1573|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|       3|    -|
|Register         |        -|      -|    2392|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     61|    2392|    1576|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1090|    900|  437200|  218600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      6|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |d_conv_mac_muladddEe_U16  |d_conv_mac_muladddEe  | i0 + i1 * i2 |
    |d_conv_mul_mul_16bkb_U14  |d_conv_mul_mul_16bkb  |    i0 * i1   |
    |d_conv_mul_mul_16cud_U15  |d_conv_mul_mul_16cud  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln700_10_fu_297_p2            |     *    |      2|  0|  21|          32|          12|
    |mul_ln700_11_fu_313_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_12_fu_329_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_13_fu_345_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_14_fu_361_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_15_fu_377_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_16_fu_393_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_17_fu_409_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_18_fu_425_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_19_fu_441_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_1_fu_153_p2             |     *    |      2|  0|  21|          32|          10|
    |mul_ln700_20_fu_457_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_21_fu_473_p2            |     *    |      2|  0|  21|          32|          12|
    |mul_ln700_22_fu_489_p2            |     *    |      2|  0|  21|          32|          12|
    |mul_ln700_23_fu_505_p2            |     *    |      2|  0|  21|          32|          11|
    |mul_ln700_24_fu_521_p2            |     *    |      2|  0|  21|          32|          10|
    |mul_ln700_25_fu_537_p2            |     *    |      2|  0|  21|          32|           7|
    |mul_ln700_26_fu_553_p2            |     *    |      2|  0|  21|          32|          10|
    |mul_ln700_27_fu_569_p2            |     *    |      2|  0|  21|          32|          10|
    |mul_ln700_28_fu_585_p2            |     *    |      2|  0|  21|          32|          11|
    |mul_ln700_2_fu_169_p2             |     *    |      2|  0|  21|          32|          11|
    |mul_ln700_3_fu_185_p2             |     *    |      2|  0|  21|          32|          11|
    |mul_ln700_4_fu_201_p2             |     *    |      2|  0|  21|          32|          10|
    |mul_ln700_5_fu_217_p2             |     *    |      2|  0|  21|          32|          10|
    |mul_ln700_6_fu_233_p2             |     *    |      2|  0|  21|          32|           7|
    |mul_ln700_7_fu_249_p2             |     *    |      2|  0|  21|          32|          10|
    |mul_ln700_8_fu_265_p2             |     *    |      2|  0|  21|          32|          11|
    |mul_ln700_9_fu_281_p2             |     *    |      2|  0|  21|          32|          12|
    |mul_ln700_fu_137_p2               |     *    |      2|  0|  21|          32|          10|
    |add_ln700_10_fu_664_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_11_fu_668_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_12_fu_672_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_13_fu_727_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_14_fu_731_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_15_fu_678_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_16_fu_682_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_17_fu_686_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_18_fu_692_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_19_fu_696_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_1_fu_632_p2             |     +    |      0|  0|  32|          32|          32|
    |add_ln700_20_fu_737_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_21_fu_741_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_22_fu_700_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_23_fu_704_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_24_fu_708_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_25_fu_714_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_27_fu_749_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_28_fu_754_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_29_fu_759_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_2_fu_636_p2             |     +    |      0|  0|  32|          32|          32|
    |add_ln700_3_fu_642_p2             |     +    |      0|  0|  32|          32|          32|
    |add_ln700_4_fu_646_p2             |     +    |      0|  0|  32|          32|          32|
    |add_ln700_5_fu_718_p2             |     +    |      0|  0|  32|          32|          32|
    |add_ln700_6_fu_722_p2             |     +    |      0|  0|  32|          32|          32|
    |add_ln700_7_fu_650_p2             |     +    |      0|  0|  32|          32|          32|
    |add_ln700_8_fu_654_p2             |     +    |      0|  0|  32|          32|          32|
    |add_ln700_9_fu_658_p2             |     +    |      0|  0|  32|          32|          32|
    |add_ln700_fu_628_p2               |     +    |      0|  0|  32|          32|          32|
    |y_V                               |     +    |      0|  0|  32|          32|          32|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   1|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   1|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |     58|  0|1573|        1891|        1291|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------+----+-----------+-----+-----------+
    |   Name  | LUT| Input Size| Bits| Total Bits|
    +---------+----+-----------+-----+-----------+
    |ap_done  |   3|          2|    1|          2|
    +---------+----+-----------+-----+-----------+
    |Total    |   3|          2|    1|          2|
    +---------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |add_ln700_12_reg_968          |  32|   0|   32|          0|
    |add_ln700_14_reg_1003         |  32|   0|   32|          0|
    |add_ln700_17_reg_973          |  32|   0|   32|          0|
    |add_ln700_18_reg_978          |  32|   0|   32|          0|
    |add_ln700_19_reg_983          |  31|   0|   32|          1|
    |add_ln700_21_reg_1008         |  32|   0|   32|          0|
    |add_ln700_24_reg_988          |  32|   0|   32|          0|
    |add_ln700_25_reg_993          |  32|   0|   32|          0|
    |add_ln700_26_reg_998          |  26|   0|   26|          0|
    |add_ln700_28_reg_1013         |  32|   0|   32|          0|
    |add_ln700_2_reg_948           |  32|   0|   32|          0|
    |add_ln700_3_reg_953           |  32|   0|   32|          0|
    |add_ln700_4_reg_958           |  32|   0|   32|          0|
    |add_ln700_9_reg_963           |  32|   0|   32|          0|
    |ap_CS_fsm                     |   1|   0|    1|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |mul_ln700_10_reg_838          |  32|   0|   32|          0|
    |mul_ln700_11_reg_843          |  30|   0|   32|          2|
    |mul_ln700_12_reg_848          |  32|   0|   32|          0|
    |mul_ln700_13_reg_853          |  32|   0|   32|          0|
    |mul_ln700_14_reg_858          |  32|   0|   32|          0|
    |mul_ln700_15_reg_863          |  32|   0|   32|          0|
    |mul_ln700_16_reg_868          |  32|   0|   32|          0|
    |mul_ln700_17_reg_873          |  32|   0|   32|          0|
    |mul_ln700_18_reg_878          |  32|   0|   32|          0|
    |mul_ln700_19_reg_883          |  32|   0|   32|          0|
    |mul_ln700_1_reg_793           |  32|   0|   32|          0|
    |mul_ln700_20_reg_888          |  30|   0|   32|          2|
    |mul_ln700_21_reg_893          |  32|   0|   32|          0|
    |mul_ln700_22_reg_898          |  30|   0|   32|          2|
    |mul_ln700_23_reg_903          |  31|   0|   32|          1|
    |mul_ln700_24_reg_908          |  30|   0|   32|          2|
    |mul_ln700_25_reg_913          |  32|   0|   32|          0|
    |mul_ln700_26_reg_918          |  32|   0|   32|          0|
    |mul_ln700_27_reg_923          |  32|   0|   32|          0|
    |mul_ln700_28_reg_928          |  31|   0|   32|          1|
    |mul_ln700_2_reg_798           |  32|   0|   32|          0|
    |mul_ln700_31_reg_943          |  26|   0|   26|          0|
    |mul_ln700_3_reg_803           |  31|   0|   32|          1|
    |mul_ln700_4_reg_808           |  32|   0|   32|          0|
    |mul_ln700_5_reg_813           |  32|   0|   32|          0|
    |mul_ln700_6_reg_818           |  32|   0|   32|          0|
    |mul_ln700_7_reg_823           |  30|   0|   32|          2|
    |mul_ln700_8_reg_828           |  31|   0|   32|          1|
    |mul_ln700_9_reg_833           |  30|   0|   32|          2|
    |mul_ln700_reg_788             |  32|   0|   32|          0|
    |sext_ln180_reg_933            |  32|   0|   32|          0|
    |shift_reg_V_1_0               |  16|   0|   16|          0|
    |shift_reg_V_1_0_load_reg_938  |  16|   0|   16|          0|
    |shift_reg_V_1_1               |  16|   0|   16|          0|
    |shift_reg_V_1_10              |  32|   0|   32|          0|
    |shift_reg_V_1_11              |  32|   0|   32|          0|
    |shift_reg_V_1_12              |  32|   0|   32|          0|
    |shift_reg_V_1_13              |  32|   0|   32|          0|
    |shift_reg_V_1_14              |  32|   0|   32|          0|
    |shift_reg_V_1_15              |  32|   0|   32|          0|
    |shift_reg_V_1_16              |  32|   0|   32|          0|
    |shift_reg_V_1_17              |  32|   0|   32|          0|
    |shift_reg_V_1_18              |  32|   0|   32|          0|
    |shift_reg_V_1_19              |  32|   0|   32|          0|
    |shift_reg_V_1_2               |  32|   0|   32|          0|
    |shift_reg_V_1_20              |  32|   0|   32|          0|
    |shift_reg_V_1_21              |  32|   0|   32|          0|
    |shift_reg_V_1_22              |  32|   0|   32|          0|
    |shift_reg_V_1_23              |  32|   0|   32|          0|
    |shift_reg_V_1_24              |  32|   0|   32|          0|
    |shift_reg_V_1_25              |  32|   0|   32|          0|
    |shift_reg_V_1_26              |  32|   0|   32|          0|
    |shift_reg_V_1_27              |  32|   0|   32|          0|
    |shift_reg_V_1_28              |  32|   0|   32|          0|
    |shift_reg_V_1_29              |  32|   0|   32|          0|
    |shift_reg_V_1_3               |  32|   0|   32|          0|
    |shift_reg_V_1_30              |  32|   0|   32|          0|
    |shift_reg_V_1_4               |  32|   0|   32|          0|
    |shift_reg_V_1_5               |  32|   0|   32|          0|
    |shift_reg_V_1_6               |  32|   0|   32|          0|
    |shift_reg_V_1_7               |  32|   0|   32|          0|
    |shift_reg_V_1_8               |  32|   0|   32|          0|
    |shift_reg_V_1_9               |  32|   0|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |2392|   0| 2409|         17|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------+-----+-----+------------+--------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |    fir_filter_b    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |    fir_filter_b    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |    fir_filter_b    | return value |
|ap_done             | out |    1| ap_ctrl_hs |    fir_filter_b    | return value |
|ap_continue         |  in |    1| ap_ctrl_hs |    fir_filter_b    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |    fir_filter_b    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |    fir_filter_b    | return value |
|extLd4_loc_channel  |  in |   16|   ap_none  | extLd4_loc_channel |    scalar    |
|y_V                 | out |   32|   ap_vld   |         y_V        |    pointer   |
|y_V_ap_vld          | out |    1|   ap_vld   |         y_V        |    pointer   |
+--------------------+-----+-----+------------+--------------------+--------------+

