/* Generated by Yosys 0.25+83 (git sha1 755b753e1, aarch64-apple-darwin20.2-clang 10.0.0-4ubuntu1 -fPIC -Os) */

/* top =  1  */
/* src = "d16_bgonzale_pll/src/toplevel_chip.v:4.1-18.10" */
module d16_bgonzale_pll(io_in, io_out);
  wire _000_;
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:144.18-144.28" */
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:25.18-26.88|d16_bgonzale_pll/src/chip.sv:64.8-64.26|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  wire _010_;
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:25.18-26.88|d16_bgonzale_pll/src/chip.sv:66.13-66.37|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  wire _011_;
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:30.15-31.57|d16_bgonzale_pll/src/chip.sv:93.20-93.46|d16_bgonzale_pll/src/chip.sv:149.20-156.32|/Users/anish/workspace/oss-cad-suite/libexec/../share/yosys/techmap.v:106.2-119.5" */
  wire _012_;
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:30.15-31.57|d16_bgonzale_pll/src/chip.sv:93.20-93.46|d16_bgonzale_pll/src/chip.sv:149.20-156.32|/Users/anish/workspace/oss-cad-suite/libexec/../share/yosys/techmap.v:106.2-119.5" */
  wire _013_;
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:30.15-31.57|d16_bgonzale_pll/src/chip.sv:93.20-93.46|d16_bgonzale_pll/src/chip.sv:149.20-156.32|/Users/anish/workspace/oss-cad-suite/libexec/../share/yosys/techmap.v:106.2-119.5" */
  wire _014_;
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:30.15-31.57|d16_bgonzale_pll/src/chip.sv:93.20-93.46|d16_bgonzale_pll/src/chip.sv:149.20-156.32|/Users/anish/workspace/oss-cad-suite/libexec/../share/yosys/techmap.v:106.2-119.5" */
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  /* force_downto = 32'd1 */
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:140.14-140.25|/Users/anish/workspace/oss-cad-suite/libexec/../share/yosys/techmap.v:270.23-270.24" */
  wire [8:0] _181_;
  /* force_downto = 32'd1 */
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:140.14-140.25|/Users/anish/workspace/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27" */
  wire [8:0] _182_;
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:5.18-5.23" */
  input [13:0] io_in;
  wire [13:0] io_in;
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:6.19-6.25" */
  output [13:0] io_out;
  wire [13:0] io_out;
  /* hdlname = "mchip PLL dig_osc ctr" */
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:34.22-36.53|d16_bgonzale_pll/src/chip.sv:110.13-110.16|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  reg [7:0] \mchip.PLL.dig_osc.ctr ;
  /* hdlname = "mchip PLL dig_osc freq_step" */
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:34.22-36.53|d16_bgonzale_pll/src/chip.sv:103.21-103.30|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  wire [7:0] \mchip.PLL.dig_osc.freq_step ;
  /* hdlname = "mchip PLL dig_osc i_sys_clk" */
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:34.22-36.53|d16_bgonzale_pll/src/chip.sv:101.15-101.24|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  wire \mchip.PLL.dig_osc.i_sys_clk ;
  /* hdlname = "mchip PLL dig_osc lead_or_lag" */
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:34.22-36.53|d16_bgonzale_pll/src/chip.sv:106.15-106.26|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  wire \mchip.PLL.dig_osc.lead_or_lag ;
  /* hdlname = "mchip PLL dig_osc out_of_phase" */
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:34.22-36.53|d16_bgonzale_pll/src/chip.sv:105.15-105.27|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  wire \mchip.PLL.dig_osc.out_of_phase ;
  /* hdlname = "mchip PLL dig_osc phase_corr" */
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:34.22-36.53|d16_bgonzale_pll/src/chip.sv:104.21-104.31|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  wire [7:0] \mchip.PLL.dig_osc.phase_corr ;
  /* hdlname = "mchip PLL dig_osc rec_clk" */
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:34.22-36.53|d16_bgonzale_pll/src/chip.sv:107.16-107.23|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  wire \mchip.PLL.dig_osc.rec_clk ;
  /* hdlname = "mchip PLL i_freq_step" */
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:16.20-16.31|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  wire [7:0] \mchip.PLL.i_freq_step ;
  /* hdlname = "mchip PLL i_loop_gain" */
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:15.20-15.31|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  wire [2:0] \mchip.PLL.i_loop_gain ;
  /* hdlname = "mchip PLL i_ref_clk" */
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:14.14-14.23|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  wire \mchip.PLL.i_ref_clk ;
  /* hdlname = "mchip PLL i_sys_clk" */
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:12.14-12.23|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  wire \mchip.PLL.i_sys_clk ;
  /* hdlname = "mchip PLL lead_or_lag" */
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:24.7-24.18|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  wire \mchip.PLL.lead_or_lag ;
  /* hdlname = "mchip PLL loop_fil i_sys_clk" */
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:30.15-31.57|d16_bgonzale_pll/src/chip.sv:85.16-85.25|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  wire \mchip.PLL.loop_fil.i_sys_clk ;
  /* hdlname = "mchip PLL loop_fil loop_gain" */
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:30.15-31.57|d16_bgonzale_pll/src/chip.sv:86.22-86.31|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  wire [2:0] \mchip.PLL.loop_fil.loop_gain ;
  /* hdlname = "mchip PLL loop_fil phase_corr" */
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:30.15-31.57|d16_bgonzale_pll/src/chip.sv:87.22-87.32|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  reg [7:0] \mchip.PLL.loop_fil.phase_corr  = 8'h00;
  /* hdlname = "mchip PLL o_lead_or_lag" */
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:18.15-18.28|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  wire \mchip.PLL.o_lead_or_lag ;
  /* hdlname = "mchip PLL o_phase_error" */
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:19.15-19.28|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  wire \mchip.PLL.o_phase_error ;
  /* hdlname = "mchip PLL o_rec_clk" */
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:17.14-17.23|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  wire \mchip.PLL.o_rec_clk ;
  /* hdlname = "mchip PLL out_of_phase" */
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:23.8-23.20|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  wire \mchip.PLL.out_of_phase ;
  /* hdlname = "mchip PLL phase_corr" */
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:29.13-29.23|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  wire [7:0] \mchip.PLL.phase_corr ;
  /* hdlname = "mchip PLL phase_det i_sys_clk" */
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:25.18-26.88|d16_bgonzale_pll/src/chip.sv:52.16-52.25|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  wire \mchip.PLL.phase_det.i_sys_clk ;
  /* hdlname = "mchip PLL phase_det lead_or_lag" */
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:25.18-26.88|d16_bgonzale_pll/src/chip.sv:55.16-55.27|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  wire \mchip.PLL.phase_det.lead_or_lag ;
  /* hdlname = "mchip PLL phase_det matched" */
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:25.18-26.88|d16_bgonzale_pll/src/chip.sv:58.7-58.14|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  reg \mchip.PLL.phase_det.matched  = 1'h0;
  /* hdlname = "mchip PLL phase_det out_of_phase" */
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:25.18-26.88|d16_bgonzale_pll/src/chip.sv:56.17-56.29|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  wire \mchip.PLL.phase_det.out_of_phase ;
  /* hdlname = "mchip PLL phase_det rec_clk" */
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:25.18-26.88|d16_bgonzale_pll/src/chip.sv:54.16-54.23|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  wire \mchip.PLL.phase_det.rec_clk ;
  /* hdlname = "mchip PLL phase_det ref_clk" */
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:25.18-26.88|d16_bgonzale_pll/src/chip.sv:53.16-53.23|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  wire \mchip.PLL.phase_det.ref_clk ;
  /* hdlname = "mchip clock" */
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:132.17-132.22" */
  wire \mchip.clock ;
  /* hdlname = "mchip counter" */
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:138.12-138.19" */
  reg [8:0] \mchip.counter ;
  /* hdlname = "mchip io_in" */
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:130.24-130.29" */
  wire [11:0] \mchip.io_in ;
  /* hdlname = "mchip io_out" */
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:131.25-131.31" */
  wire [11:0] \mchip.io_out ;
  /* hdlname = "mchip new_clock" */
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:137.10-137.19" */
  reg \mchip.new_clock ;
  /* hdlname = "mchip reset" */
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:133.17-133.22" */
  wire \mchip.reset ;
  assign _148_ = \mchip.PLL.dig_osc.ctr [5] & io_in[9];
  assign _149_ = \mchip.PLL.dig_osc.ctr [4] & io_in[8];
  assign _150_ = \mchip.PLL.dig_osc.ctr [5] ^ io_in[9];
  assign _151_ = _150_ & _149_;
  assign _152_ = _151_ | _148_;
  assign _153_ = ~(\mchip.PLL.dig_osc.ctr [3] & io_in[7]);
  assign _154_ = \mchip.PLL.dig_osc.ctr [2] & io_in[6];
  assign _155_ = \mchip.PLL.dig_osc.ctr [3] ^ io_in[7];
  assign _156_ = _155_ & _154_;
  assign _157_ = _153_ & ~(_156_);
  assign _158_ = \mchip.PLL.dig_osc.ctr [2] ^ io_in[6];
  assign _159_ = _158_ & _155_;
  assign _160_ = ~(io_in[5] & \mchip.PLL.dig_osc.ctr [1]);
  assign _161_ = io_in[4] & \mchip.PLL.dig_osc.ctr [0];
  assign _162_ = io_in[5] ^ \mchip.PLL.dig_osc.ctr [1];
  assign _163_ = _162_ & _161_;
  assign _164_ = _160_ & ~(_163_);
  assign _165_ = _159_ & ~(_164_);
  assign _166_ = _157_ & ~(_165_);
  assign _167_ = \mchip.PLL.dig_osc.ctr [4] ^ io_in[8];
  assign _168_ = ~(_150_ & _167_);
  assign _169_ = ~(_168_ | _166_);
  assign _170_ = _169_ | _152_;
  assign _171_ = ~(io_in[10] ^ \mchip.PLL.dig_osc.ctr [6]);
  assign _172_ = ~(_171_ ^ _170_);
  assign _173_ = ~\mchip.PLL.loop_fil.phase_corr [4];
  assign _174_ = ~(\mchip.PLL.loop_fil.phase_corr [1] | \mchip.PLL.loop_fil.phase_corr [0]);
  assign _175_ = \mchip.PLL.loop_fil.phase_corr [2] | \mchip.PLL.loop_fil.phase_corr [3];
  assign _176_ = _174_ & ~(_175_);
  assign _177_ = ~(_176_ & _173_);
  assign _178_ = _177_ ^ \mchip.PLL.loop_fil.phase_corr [5];
  assign _179_ = \mchip.PLL.dig_osc.ctr [7] & ~(io_in[0]);
  assign _180_ = io_in[0] & ~(\mchip.PLL.dig_osc.ctr [7]);
  assign \mchip.PLL.dig_osc.lead_or_lag  = \mchip.PLL.phase_det.matched  ? _180_ : _179_;
  assign _016_ = ~(\mchip.PLL.loop_fil.phase_corr [7] ^ io_in[11]);
  assign _017_ = io_in[10] ^ \mchip.PLL.loop_fil.phase_corr [6];
  assign _018_ = _016_ & ~(_017_);
  assign _019_ = \mchip.PLL.loop_fil.phase_corr [4] ^ io_in[8];
  assign _020_ = io_in[9] ^ \mchip.PLL.loop_fil.phase_corr [5];
  assign _021_ = _020_ | _019_;
  assign _022_ = _018_ & ~(_021_);
  assign _023_ = \mchip.PLL.loop_fil.phase_corr [0] ^ io_in[4];
  assign _024_ = \mchip.PLL.loop_fil.phase_corr [1] ^ io_in[5];
  assign _025_ = ~(_024_ | _023_);
  assign _026_ = ~(io_in[6] ^ \mchip.PLL.loop_fil.phase_corr [2]);
  assign _027_ = io_in[7] ^ \mchip.PLL.loop_fil.phase_corr [3];
  assign _028_ = _026_ & ~(_027_);
  assign _029_ = ~(_028_ & _025_);
  assign _030_ = _022_ & ~(_029_);
  assign _031_ = \mchip.PLL.loop_fil.phase_corr [7] | ~(io_in[11]);
  assign _032_ = \mchip.PLL.loop_fil.phase_corr [6] | ~(io_in[10]);
  assign _033_ = _016_ & ~(_032_);
  assign _034_ = _031_ & ~(_033_);
  assign _035_ = \mchip.PLL.loop_fil.phase_corr [5] | ~(io_in[9]);
  assign _036_ = io_in[8] & ~(\mchip.PLL.loop_fil.phase_corr [4]);
  assign _037_ = _036_ & ~(_020_);
  assign _038_ = _035_ & ~(_037_);
  assign _039_ = _018_ & ~(_038_);
  assign _040_ = _034_ & ~(_039_);
  assign _041_ = \mchip.PLL.loop_fil.phase_corr [3] | ~(io_in[7]);
  assign _042_ = io_in[6] & ~(\mchip.PLL.loop_fil.phase_corr [2]);
  assign _043_ = _042_ & ~(_027_);
  assign _044_ = _041_ & ~(_043_);
  assign _045_ = \mchip.PLL.loop_fil.phase_corr [1] | ~(io_in[5]);
  assign _046_ = io_in[4] | ~(\mchip.PLL.loop_fil.phase_corr [0]);
  assign _047_ = _046_ & ~(_024_);
  assign _048_ = _045_ & ~(_047_);
  assign _049_ = _028_ & ~(_048_);
  assign _050_ = _044_ & ~(_049_);
  assign _051_ = _022_ & ~(_050_);
  assign _052_ = _040_ & ~(_051_);
  assign _053_ = _052_ | _030_;
  assign _054_ = \mchip.PLL.dig_osc.lead_or_lag  & ~(_053_);
  assign _055_ = _054_ ? \mchip.PLL.loop_fil.phase_corr [5] : _178_;
  assign _056_ = _167_ & ~(_166_);
  assign _057_ = ~(_056_ | _149_);
  assign _058_ = ~(_150_ ^ _057_);
  assign _059_ = _058_ & ~(_055_);
  assign _060_ = _176_ ^ _173_;
  assign _061_ = _054_ ? \mchip.PLL.loop_fil.phase_corr [4] : _060_;
  assign _062_ = ~(_166_ ^ _167_);
  assign _063_ = _062_ & ~(_061_);
  assign _064_ = _058_ ^ _055_;
  assign _065_ = _063_ & ~(_064_);
  assign _066_ = _065_ | _059_;
  assign _067_ = ~\mchip.PLL.loop_fil.phase_corr [1];
  assign _068_ = \mchip.PLL.loop_fil.phase_corr [1] ^ \mchip.PLL.loop_fil.phase_corr [0];
  assign _069_ = ~_068_;
  assign _070_ = _054_ ? _067_ : _069_;
  assign _071_ = _162_ ^ _161_;
  assign _072_ = _071_ ^ _070_;
  assign _073_ = io_in[4] ^ \mchip.PLL.dig_osc.ctr [0];
  assign _074_ = \mchip.PLL.loop_fil.phase_corr [0] & ~(_073_);
  assign _075_ = _072_ & ~(_074_);
  assign _076_ = _071_ & _070_;
  assign _077_ = _076_ | _075_;
  assign _078_ = \mchip.PLL.loop_fil.phase_corr [2] | ~(_174_);
  assign _079_ = _078_ ^ \mchip.PLL.loop_fil.phase_corr [3];
  assign _080_ = _054_ ? \mchip.PLL.loop_fil.phase_corr [3] : _079_;
  assign _081_ = ~_158_;
  assign _082_ = _164_ | _081_;
  assign _083_ = _082_ & ~(_154_);
  assign _084_ = ~(_083_ ^ _155_);
  assign _085_ = _084_ ^ _080_;
  assign _086_ = ~(_174_ ^ \mchip.PLL.loop_fil.phase_corr [2]);
  assign _087_ = _054_ ? \mchip.PLL.loop_fil.phase_corr [2] : _086_;
  assign _088_ = _164_ ^ _081_;
  assign _089_ = _088_ ^ _087_;
  assign _090_ = _089_ | _085_;
  assign _091_ = _077_ & ~(_090_);
  assign _092_ = _084_ & ~(_080_);
  assign _093_ = _087_ | ~(_088_);
  assign _094_ = ~(_093_ | _085_);
  assign _095_ = _094_ | _092_;
  assign _096_ = _095_ | _091_;
  assign _097_ = _062_ ^ _061_;
  assign _098_ = _097_ | _064_;
  assign _099_ = _096_ & ~(_098_);
  assign _100_ = _099_ | _066_;
  assign _101_ = ~\mchip.PLL.loop_fil.phase_corr [6];
  assign _102_ = \mchip.PLL.loop_fil.phase_corr [4] | \mchip.PLL.loop_fil.phase_corr [5];
  assign _103_ = _176_ & ~(_102_);
  assign _104_ = _103_ ^ \mchip.PLL.loop_fil.phase_corr [6];
  assign _105_ = _054_ ? _101_ : _104_;
  assign _106_ = _172_ ^ _105_;
  assign _107_ = _106_ ^ _100_;
  assign _108_ = ~(_180_ | _179_);
  assign _008_ = _108_ ? _172_ : _107_;
  assign _109_ = _170_ & ~(_171_);
  assign _110_ = io_in[10] & \mchip.PLL.dig_osc.ctr [6];
  assign _111_ = _110_ | _109_;
  assign _112_ = \mchip.PLL.dig_osc.ctr [7] ^ io_in[11];
  assign _113_ = _112_ ^ _111_;
  assign _114_ = _172_ & _105_;
  assign _115_ = _106_ & _100_;
  assign _116_ = _115_ | _114_;
  assign _117_ = ~\mchip.PLL.loop_fil.phase_corr [7];
  assign _118_ = _103_ & ~(\mchip.PLL.loop_fil.phase_corr [6]);
  assign _119_ = _118_ ^ \mchip.PLL.loop_fil.phase_corr [7];
  assign _120_ = _054_ ? _117_ : _119_;
  assign _121_ = _113_ ^ _120_;
  assign _122_ = _121_ ^ _116_;
  assign _009_ = _108_ ? _113_ : _122_;
  assign _182_[1] = \mchip.counter [0] ^ \mchip.counter [1];
  assign _123_ = \mchip.counter [0] & \mchip.counter [1];
  assign _182_[2] = _123_ ^ \mchip.counter [2];
  assign _124_ = _123_ & \mchip.counter [2];
  assign _182_[3] = _124_ ^ \mchip.counter [3];
  assign _125_ = ~(\mchip.counter [3] & \mchip.counter [2]);
  assign _126_ = _123_ & ~(_125_);
  assign _182_[4] = _126_ ^ \mchip.counter [4];
  assign _127_ = _126_ & \mchip.counter [4];
  assign _182_[5] = _127_ ^ \mchip.counter [5];
  assign _128_ = ~(\mchip.counter [5] & \mchip.counter [4]);
  assign _129_ = _126_ & ~(_128_);
  assign _182_[6] = _129_ ^ \mchip.counter [6];
  assign _130_ = _129_ & \mchip.counter [6];
  assign _182_[7] = _130_ ^ \mchip.counter [7];
  assign _131_ = ~(\mchip.counter [7] & \mchip.counter [6]);
  assign _132_ = _131_ | _128_;
  assign _133_ = _126_ & ~(_132_);
  assign _182_[8] = _133_ ^ \mchip.counter [8];
  assign _012_ = io_in[1] & io_in[2];
  assign _013_ = io_in[2] & ~(io_in[1]);
  assign _014_ = io_in[1] & ~(io_in[2]);
  assign _015_ = ~(io_in[1] | io_in[2]);
  assign _181_[0] = ~\mchip.counter [0];
  assign _134_ = \mchip.counter [3] | ~(\mchip.counter [2]);
  assign _135_ = \mchip.counter [0] | \mchip.counter [1];
  assign _136_ = _135_ | _134_;
  assign _137_ = ~(_136_ | _132_);
  assign _000_ = ~(_137_ & \mchip.counter [8]);
  assign _001_ = ~\mchip.new_clock ;
  assign _011_ = ~(io_in[0] | \mchip.PLL.dig_osc.ctr [7]);
  assign _010_ = io_in[0] & \mchip.PLL.dig_osc.ctr [7];
  assign \mchip.PLL.dig_osc.out_of_phase  = ~_108_;
  assign _138_ = _073_ ^ \mchip.PLL.loop_fil.phase_corr [0];
  assign _002_ = _108_ ? _073_ : _138_;
  assign _139_ = ~(_074_ ^ _072_);
  assign _003_ = _108_ ? _071_ : _139_;
  assign _140_ = ~(_089_ ^ _077_);
  assign _004_ = _108_ ? _088_ : _140_;
  assign _141_ = _077_ & ~(_089_);
  assign _142_ = _093_ & ~(_141_);
  assign _143_ = _142_ ^ _085_;
  assign _005_ = _108_ ? _084_ : _143_;
  assign _144_ = ~(_097_ ^ _096_);
  assign _006_ = _108_ ? _062_ : _144_;
  assign _145_ = _097_ | ~(_096_);
  assign _146_ = _145_ & ~(_063_);
  assign _147_ = _146_ ^ _064_;
  assign _007_ = _108_ ? _058_ : _147_;
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:34.22-36.53|d16_bgonzale_pll/src/chip.sv:112.3-123.6|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  always @(posedge \mchip.new_clock )
    if (!io_in[13]) \mchip.PLL.dig_osc.ctr [0] <= 1'h0;
    else \mchip.PLL.dig_osc.ctr [0] <= _002_;
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:34.22-36.53|d16_bgonzale_pll/src/chip.sv:112.3-123.6|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  always @(posedge \mchip.new_clock )
    if (!io_in[13]) \mchip.PLL.dig_osc.ctr [1] <= 1'h0;
    else \mchip.PLL.dig_osc.ctr [1] <= _003_;
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:34.22-36.53|d16_bgonzale_pll/src/chip.sv:112.3-123.6|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  always @(posedge \mchip.new_clock )
    if (!io_in[13]) \mchip.PLL.dig_osc.ctr [2] <= 1'h0;
    else \mchip.PLL.dig_osc.ctr [2] <= _004_;
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:34.22-36.53|d16_bgonzale_pll/src/chip.sv:112.3-123.6|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  always @(posedge \mchip.new_clock )
    if (!io_in[13]) \mchip.PLL.dig_osc.ctr [3] <= 1'h0;
    else \mchip.PLL.dig_osc.ctr [3] <= _005_;
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:34.22-36.53|d16_bgonzale_pll/src/chip.sv:112.3-123.6|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  always @(posedge \mchip.new_clock )
    if (!io_in[13]) \mchip.PLL.dig_osc.ctr [4] <= 1'h0;
    else \mchip.PLL.dig_osc.ctr [4] <= _006_;
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:34.22-36.53|d16_bgonzale_pll/src/chip.sv:112.3-123.6|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  always @(posedge \mchip.new_clock )
    if (!io_in[13]) \mchip.PLL.dig_osc.ctr [5] <= 1'h0;
    else \mchip.PLL.dig_osc.ctr [5] <= _007_;
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:34.22-36.53|d16_bgonzale_pll/src/chip.sv:112.3-123.6|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  always @(posedge \mchip.new_clock )
    if (!io_in[13]) \mchip.PLL.dig_osc.ctr [6] <= 1'h0;
    else \mchip.PLL.dig_osc.ctr [6] <= _008_;
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:34.22-36.53|d16_bgonzale_pll/src/chip.sv:112.3-123.6|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  always @(posedge \mchip.new_clock )
    if (!io_in[13]) \mchip.PLL.dig_osc.ctr [7] <= 1'h0;
    else \mchip.PLL.dig_osc.ctr [7] <= _009_;
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:25.18-26.88|d16_bgonzale_pll/src/chip.sv:62.3-68.6|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  always @(posedge \mchip.new_clock )
    if (_010_) \mchip.PLL.phase_det.matched  <= 1'h1;
    else if (_011_) \mchip.PLL.phase_det.matched  <= 1'h0;
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:139.2-146.5" */
  always @(posedge io_in[12])
    if (!_000_) \mchip.counter [0] <= 1'h0;
    else \mchip.counter [0] <= _181_[0];
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:139.2-146.5" */
  always @(posedge io_in[12])
    if (!_000_) \mchip.counter [1] <= 1'h0;
    else \mchip.counter [1] <= _182_[1];
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:139.2-146.5" */
  always @(posedge io_in[12])
    if (!_000_) \mchip.counter [2] <= 1'h0;
    else \mchip.counter [2] <= _182_[2];
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:139.2-146.5" */
  always @(posedge io_in[12])
    if (!_000_) \mchip.counter [3] <= 1'h0;
    else \mchip.counter [3] <= _182_[3];
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:139.2-146.5" */
  always @(posedge io_in[12])
    if (!_000_) \mchip.counter [4] <= 1'h0;
    else \mchip.counter [4] <= _182_[4];
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:139.2-146.5" */
  always @(posedge io_in[12])
    if (!_000_) \mchip.counter [5] <= 1'h0;
    else \mchip.counter [5] <= _182_[5];
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:139.2-146.5" */
  always @(posedge io_in[12])
    if (!_000_) \mchip.counter [6] <= 1'h0;
    else \mchip.counter [6] <= _182_[6];
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:139.2-146.5" */
  always @(posedge io_in[12])
    if (!_000_) \mchip.counter [7] <= 1'h0;
    else \mchip.counter [7] <= _182_[7];
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:139.2-146.5" */
  always @(posedge io_in[12])
    if (!_000_) \mchip.counter [8] <= 1'h0;
    else \mchip.counter [8] <= _182_[8];
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:139.2-146.5" */
  always @(posedge io_in[12])
    if (!_000_) \mchip.new_clock  <= _001_;
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:30.15-31.57|d16_bgonzale_pll/src/chip.sv:92.3-93.48|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  always @(posedge \mchip.new_clock )
    if (io_in[3]) \mchip.PLL.loop_fil.phase_corr [7] <= 1'h0;
    else \mchip.PLL.loop_fil.phase_corr [7] <= _015_;
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:30.15-31.57|d16_bgonzale_pll/src/chip.sv:92.3-93.48|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  always @(posedge \mchip.new_clock )
    if (!io_in[3]) \mchip.PLL.loop_fil.phase_corr [0] <= 1'h0;
    else \mchip.PLL.loop_fil.phase_corr [0] <= _012_;
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:30.15-31.57|d16_bgonzale_pll/src/chip.sv:92.3-93.48|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  always @(posedge \mchip.new_clock )
    if (!io_in[3]) \mchip.PLL.loop_fil.phase_corr [1] <= 1'h0;
    else \mchip.PLL.loop_fil.phase_corr [1] <= _013_;
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:30.15-31.57|d16_bgonzale_pll/src/chip.sv:92.3-93.48|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  always @(posedge \mchip.new_clock )
    if (!io_in[3]) \mchip.PLL.loop_fil.phase_corr [2] <= 1'h0;
    else \mchip.PLL.loop_fil.phase_corr [2] <= _014_;
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:30.15-31.57|d16_bgonzale_pll/src/chip.sv:92.3-93.48|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  always @(posedge \mchip.new_clock )
    if (!io_in[3]) \mchip.PLL.loop_fil.phase_corr [3] <= 1'h0;
    else \mchip.PLL.loop_fil.phase_corr [3] <= _015_;
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:30.15-31.57|d16_bgonzale_pll/src/chip.sv:92.3-93.48|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  always @(posedge \mchip.new_clock )
    if (io_in[3]) \mchip.PLL.loop_fil.phase_corr [4] <= 1'h0;
    else \mchip.PLL.loop_fil.phase_corr [4] <= _012_;
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:30.15-31.57|d16_bgonzale_pll/src/chip.sv:92.3-93.48|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  always @(posedge \mchip.new_clock )
    if (io_in[3]) \mchip.PLL.loop_fil.phase_corr [5] <= 1'h0;
    else \mchip.PLL.loop_fil.phase_corr [5] <= _013_;
  /* src = "d16_bgonzale_pll/src/toplevel_chip.v:9.13-14.6|d16_bgonzale_pll/src/chip.sv:30.15-31.57|d16_bgonzale_pll/src/chip.sv:92.3-93.48|d16_bgonzale_pll/src/chip.sv:149.20-156.32" */
  always @(posedge \mchip.new_clock )
    if (io_in[3]) \mchip.PLL.loop_fil.phase_corr [6] <= 1'h0;
    else \mchip.PLL.loop_fil.phase_corr [6] <= _014_;
  assign _181_[8:1] = \mchip.counter [8:1];
  assign _182_[0] = _181_[0];
  assign io_out = { 11'h000, \mchip.PLL.dig_osc.out_of_phase , \mchip.PLL.dig_osc.lead_or_lag , \mchip.PLL.dig_osc.ctr [7] };
  assign \mchip.PLL.dig_osc.freq_step  = io_in[11:4];
  assign \mchip.PLL.dig_osc.i_sys_clk  = \mchip.new_clock ;
  assign \mchip.PLL.dig_osc.phase_corr  = \mchip.PLL.loop_fil.phase_corr ;
  assign \mchip.PLL.dig_osc.rec_clk  = \mchip.PLL.dig_osc.ctr [7];
  assign \mchip.PLL.i_freq_step  = io_in[11:4];
  assign \mchip.PLL.i_loop_gain  = io_in[3:1];
  assign \mchip.PLL.i_ref_clk  = io_in[0];
  assign \mchip.PLL.i_sys_clk  = \mchip.new_clock ;
  assign \mchip.PLL.lead_or_lag  = \mchip.PLL.dig_osc.lead_or_lag ;
  assign \mchip.PLL.loop_fil.i_sys_clk  = \mchip.new_clock ;
  assign \mchip.PLL.loop_fil.loop_gain  = io_in[3:1];
  assign \mchip.PLL.o_lead_or_lag  = \mchip.PLL.dig_osc.lead_or_lag ;
  assign \mchip.PLL.o_phase_error  = \mchip.PLL.dig_osc.out_of_phase ;
  assign \mchip.PLL.o_rec_clk  = \mchip.PLL.dig_osc.ctr [7];
  assign \mchip.PLL.out_of_phase  = \mchip.PLL.dig_osc.out_of_phase ;
  assign \mchip.PLL.phase_corr  = \mchip.PLL.loop_fil.phase_corr ;
  assign \mchip.PLL.phase_det.i_sys_clk  = \mchip.new_clock ;
  assign \mchip.PLL.phase_det.lead_or_lag  = \mchip.PLL.dig_osc.lead_or_lag ;
  assign \mchip.PLL.phase_det.out_of_phase  = \mchip.PLL.dig_osc.out_of_phase ;
  assign \mchip.PLL.phase_det.rec_clk  = \mchip.PLL.dig_osc.ctr [7];
  assign \mchip.PLL.phase_det.ref_clk  = io_in[0];
  assign \mchip.clock  = io_in[12];
  assign \mchip.io_in  = io_in[11:0];
  assign \mchip.io_out  = { 9'h000, \mchip.PLL.dig_osc.out_of_phase , \mchip.PLL.dig_osc.lead_or_lag , \mchip.PLL.dig_osc.ctr [7] };
  assign \mchip.reset  = io_in[13];
endmodule
