# vsim -coverage -do {coverage save -onexit count_down_underflow_pclk16.ucdb; log -r /*;run -all; exit} -l count_down_underflow_pclk16.log -voptargs=+acc work.count_down_underflow_pclk16 
# ** Note: (vsim-3812) Design is being optimized...
# 
# //  Questa Sim-64
# //  Version 10.2c Unknown Platform Jul 19 2013
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.count_down_underflow_pclk16(fast)
# Loading work.timer_tb(fast)
# Loading work.timer(fast)
# Loading work.registor_control(fast)
# Loading work.decoder(fast)
# Loading work.registor(fast)
# Loading work.encoder(fast)
# Loading work.timer_pready(fast)
# Loading work.select_clock(fast)
# Loading work.counter(fast)
# Loading work.overflow_detect(fast)
# Loading work.underflow_detect(fast)
# Loading work.CPU_model(fast)
# Loading work.system_signal(fast)
# coverage save -onexit count_down_underflow_pclk16.ucdb 
#  log -r /* 
# run -all 
# ==============================================================================
# ============Read_write_3Read_write_3_register_register_test_begin=============
# ==============================================================================
# 
# 
# =====================load TDR to timer========================================
# 
# 
# at 370 start write data = 'hff to address = 'h0
# at 380 acces phase of writing data
# at 405 transfer done
# load value TDR at 405 to counter_reg
# at 420 start write data = 'h80 to address = 'h1
# at 430 acces phase of writing data
# at 455 transfer done
# 
# 
# =====================configurate TCR to timer=================================
# 
# 
# at 470 start write data = 'h33 to address = 'h1
# at 480 acces phase of writing data
# at 505 transfer done
# write configuration 51 to TCR at 505
# at 41460 start to read data at address 'h2
# at 41495 end of read transfer
# read TSR=2 register at 41495
# =======================================PASS==================================
# 
# at 41510 start write data = 'h1 to address = 'h2
# at 41520 acces phase of writing data
# at 41545 transfer done
# ===========================CLEAR TSR================================
# 
# at 41650 start to read data at address 'h2
# at 41685 end of read transfer
# =======================================PASS==================================
# 
# =====================load TDR to timer========================================
# 
# 
# at 41870 start write data = 'hff to address = 'h0
# at 41880 acces phase of writing data
# at 41905 transfer done
# load value TDR at 41905 to counter_reg
# at 41920 start write data = 'h80 to address = 'h1
# at 41930 acces phase of writing data
# at 41955 transfer done
# 
# 
# =====================configurate TCR to timer=================================
# 
# 
# at 41970 start write data = 'h33 to address = 'h1
# at 41980 acces phase of writing data
# at 42005 transfer done
# write configuration 51 to TCR at 42005
# at 82960 start to read data at address 'h2
# at 82995 end of read transfer
# read TSR=2 register at 82995
# =======================================PASS==================================
# 
# at 83010 start write data = 'h1 to address = 'h2
# at 83020 acces phase of writing data
# at 83045 transfer done
# ===========================CLEAR TSR================================
# 
# at 83150 start to read data at address 'h2
# at 83185 end of read transfer
# =======================================PASS==================================
# 
# =====================load TDR to timer========================================
# 
# 
# at 83370 start write data = 'hff to address = 'h0
# at 83380 acces phase of writing data
# at 83405 transfer done
# load value TDR at 83405 to counter_reg
# at 83420 start write data = 'h80 to address = 'h1
# at 83430 acces phase of writing data
# at 83455 transfer done
# 
# 
# =====================configurate TCR to timer=================================
# 
# 
# at 83470 start write data = 'h33 to address = 'h1
# at 83480 acces phase of writing data
# at 83505 transfer done
# write configuration 51 to TCR at 83505
# at 124460 start to read data at address 'h2
# at 124495 end of read transfer
# read TSR=2 register at 124495
# =======================================PASS==================================
# 
# at 124510 start write data = 'h1 to address = 'h2
# at 124520 acces phase of writing data
# at 124545 transfer done
# ===========================CLEAR TSR================================
# 
# at 124650 start to read data at address 'h2
# at 124685 end of read transfer
# =======================================PASS==================================
# 
# =====================load TDR to timer========================================
# 
# 
# at 124870 start write data = 'hff to address = 'h0
# at 124880 acces phase of writing data
# at 124905 transfer done
# load value TDR at 124905 to counter_reg
# at 124920 start write data = 'h80 to address = 'h1
# at 124930 acces phase of writing data
# at 124955 transfer done
# 
# 
# =====================configurate TCR to timer=================================
# 
# 
# at 124970 start write data = 'h33 to address = 'h1
# at 124980 acces phase of writing data
# at 125005 transfer done
# write configuration 51 to TCR at 125005
# at 165960 start to read data at address 'h2
# at 165995 end of read transfer
# read TSR=2 register at 165995
# =======================================PASS==================================
# 
# at 166010 start write data = 'h1 to address = 'h2
# at 166020 acces phase of writing data
# at 166045 transfer done
# ===========================CLEAR TSR================================
# 
# at 166150 start to read data at address 'h2
# at 166185 end of read transfer
# =======================================PASS==================================
# 
# =====================load TDR to timer========================================
# 
# 
# at 166370 start write data = 'hff to address = 'h0
# at 166380 acces phase of writing data
# at 166405 transfer done
# load value TDR at 166405 to counter_reg
# at 166420 start write data = 'h80 to address = 'h1
# at 166430 acces phase of writing data
# at 166455 transfer done
# 
# 
# =====================configurate TCR to timer=================================
# 
# 
# at 166470 start write data = 'h33 to address = 'h1
# at 166480 acces phase of writing data
# at 166505 transfer done
# write configuration 51 to TCR at 166505
# at 207460 start to read data at address 'h2
# at 207495 end of read transfer
# read TSR=2 register at 207495
# =======================================PASS==================================
# 
# at 207510 start write data = 'h1 to address = 'h2
# at 207520 acces phase of writing data
# at 207545 transfer done
# ===========================CLEAR TSR================================
# 
# at 207650 start to read data at address 'h2
# at 207685 end of read transfer
# =======================================PASS==================================
# 
# =====================load TDR to timer========================================
# 
# 
# at 207870 start write data = 'hff to address = 'h0
# at 207880 acces phase of writing data
# at 207905 transfer done
# load value TDR at 207905 to counter_reg
# at 207920 start write data = 'h80 to address = 'h1
# at 207930 acces phase of writing data
# at 207955 transfer done
# 
# 
# =====================configurate TCR to timer=================================
# 
# 
# at 207970 start write data = 'h33 to address = 'h1
# at 207980 acces phase of writing data
# at 208005 transfer done
# write configuration 51 to TCR at 208005
# at 248960 start to read data at address 'h2
# at 248995 end of read transfer
# read TSR=2 register at 248995
# =======================================PASS==================================
# 
# at 249010 start write data = 'h1 to address = 'h2
# at 249020 acces phase of writing data
# at 249045 transfer done
# ===========================CLEAR TSR================================
# 
# at 249150 start to read data at address 'h2
# at 249185 end of read transfer
# =======================================PASS==================================
# 
# =====================load TDR to timer========================================
# 
# 
# at 249370 start write data = 'hff to address = 'h0
# at 249380 acces phase of writing data
# at 249405 transfer done
# load value TDR at 249405 to counter_reg
# at 249420 start write data = 'h80 to address = 'h1
# at 249430 acces phase of writing data
# at 249455 transfer done
# 
# 
# =====================configurate TCR to timer=================================
# 
# 
# at 249470 start write data = 'h33 to address = 'h1
# at 249480 acces phase of writing data
# at 249505 transfer done
# write configuration 51 to TCR at 249505
# at 290460 start to read data at address 'h2
# at 290495 end of read transfer
# read TSR=2 register at 290495
# =======================================PASS==================================
# 
# at 290510 start write data = 'h1 to address = 'h2
# at 290520 acces phase of writing data
# at 290545 transfer done
# ===========================CLEAR TSR================================
# 
# at 290650 start to read data at address 'h2
# at 290685 end of read transfer
# =======================================PASS==================================
# 
# =====================load TDR to timer========================================
# 
# 
# at 290870 start write data = 'hff to address = 'h0
# at 290880 acces phase of writing data
# at 290905 transfer done
# load value TDR at 290905 to counter_reg
# at 290920 start write data = 'h80 to address = 'h1
# at 290930 acces phase of writing data
# at 290955 transfer done
# 
# 
# =====================configurate TCR to timer=================================
# 
# 
# at 290970 start write data = 'h33 to address = 'h1
# at 290980 acces phase of writing data
# at 291005 transfer done
# write configuration 51 to TCR at 291005
# at 331960 start to read data at address 'h2
# at 331995 end of read transfer
# read TSR=2 register at 331995
# =======================================PASS==================================
# 
# at 332010 start write data = 'h1 to address = 'h2
# at 332020 acces phase of writing data
# at 332045 transfer done
# ===========================CLEAR TSR================================
# 
# at 332150 start to read data at address 'h2
# at 332185 end of read transfer
# =======================================PASS==================================
# 
# =====================load TDR to timer========================================
# 
# 
# at 332370 start write data = 'hff to address = 'h0
# at 332380 acces phase of writing data
# at 332405 transfer done
# load value TDR at 332405 to counter_reg
# at 332420 start write data = 'h80 to address = 'h1
# at 332430 acces phase of writing data
# at 332455 transfer done
# 
# 
# =====================configurate TCR to timer=================================
# 
# 
# at 332470 start write data = 'h33 to address = 'h1
# at 332480 acces phase of writing data
# at 332505 transfer done
# write configuration 51 to TCR at 332505
# at 373460 start to read data at address 'h2
# at 373495 end of read transfer
# read TSR=2 register at 373495
# =======================================PASS==================================
# 
# at 373510 start write data = 'h1 to address = 'h2
# at 373520 acces phase of writing data
# at 373545 transfer done
# ===========================CLEAR TSR================================
# 
# at 373650 start to read data at address 'h2
# at 373685 end of read transfer
# =======================================PASS==================================
# 
# =====================load TDR to timer========================================
# 
# 
# at 373870 start write data = 'hff to address = 'h0
# at 373880 acces phase of writing data
# at 373905 transfer done
# load value TDR at 373905 to counter_reg
# at 373920 start write data = 'h80 to address = 'h1
# at 373930 acces phase of writing data
# at 373955 transfer done
# 
# 
# =====================configurate TCR to timer=================================
# 
# 
# at 373970 start write data = 'h33 to address = 'h1
# at 373980 acces phase of writing data
# at 374005 transfer done
# write configuration 51 to TCR at 374005
# at 414960 start to read data at address 'h2
# at 414995 end of read transfer
# read TSR=2 register at 414995
# =======================================PASS==================================
# 
# at 415010 start write data = 'h1 to address = 'h2
# at 415020 acces phase of writing data
# at 415045 transfer done
# ===========================CLEAR TSR================================
# 
# at 415150 start to read data at address 'h2
# at 415185 end of read transfer
# =======================================PASS==================================
# 
# ===================================
# ================PASS===============
# ===================================
