

================================================================
== Vivado HLS Report for 'Loop_LOOP_6_proc'
================================================================
* Date:           Wed Jun 26 00:48:46 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        kernel_matrix_hardware_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.995|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- LOOP_6  |    ?|    ?|         3|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    112|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    207|
|Register         |        -|      -|     193|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     193|    319|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name               | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------+----------+-------+---+----+------------+------------+
    |os_idx_fu_133_p2                           |     +    |      0|  0|  38|          31|           1|
    |ap_block_state3_io                         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                         |    and   |      0|  0|   2|           1|           1|
    |kernel_out_stream_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |kernel_out_stream_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |kernel_out_stream_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |kernel_out_stream_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |kernel_out_stream_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |kernel_out_stream_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |last_assign_fu_148_p2                      |   icmp   |      0|  0|  18|          32|          32|
    |tmp_4_i_fu_128_p2                          |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_pp0_stage0_11001                  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                            |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5                            |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                    |    xor   |      0|  0|   2|           2|           1|
    +-------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                      |          |      0|  0| 112|         111|          79|
    +-------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  21|          4|    1|          4|
    |ap_done                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2              |   9|          2|    1|          2|
    |ap_phi_mux_os_idx_i_phi_fu_117_p4    |   9|          2|   31|         62|
    |kernel_out_stream_TDATA_blk_n        |   9|          2|    1|          2|
    |kernel_out_stream_data_V_1_data_out  |   9|          2|   32|         64|
    |kernel_out_stream_data_V_1_state     |  15|          3|    2|          6|
    |kernel_out_stream_dest_V_1_state     |  15|          3|    2|          6|
    |kernel_out_stream_id_V_1_state       |  15|          3|    2|          6|
    |kernel_out_stream_keep_V_1_state     |  15|          3|    2|          6|
    |kernel_out_stream_last_V_1_data_out  |   9|          2|    1|          2|
    |kernel_out_stream_last_V_1_state     |  15|          3|    2|          6|
    |kernel_out_stream_strb_V_1_state     |  15|          3|    2|          6|
    |kernel_out_stream_user_V_1_state     |  15|          3|    2|          6|
    |length_x_blk_n                       |   9|          2|    1|          2|
    |os_idx_i_reg_113                     |   9|          2|   31|         62|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 207|         43|  115|        246|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   3|   0|    3|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |kernel_out_stream_data_V_1_payload_A  |  32|   0|   32|          0|
    |kernel_out_stream_data_V_1_payload_B  |  32|   0|   32|          0|
    |kernel_out_stream_data_V_1_sel_rd     |   1|   0|    1|          0|
    |kernel_out_stream_data_V_1_sel_wr     |   1|   0|    1|          0|
    |kernel_out_stream_data_V_1_state      |   2|   0|    2|          0|
    |kernel_out_stream_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |kernel_out_stream_dest_V_1_state      |   2|   0|    2|          0|
    |kernel_out_stream_id_V_1_sel_rd       |   1|   0|    1|          0|
    |kernel_out_stream_id_V_1_state        |   2|   0|    2|          0|
    |kernel_out_stream_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |kernel_out_stream_keep_V_1_state      |   2|   0|    2|          0|
    |kernel_out_stream_last_V_1_payload_A  |   1|   0|    1|          0|
    |kernel_out_stream_last_V_1_payload_B  |   1|   0|    1|          0|
    |kernel_out_stream_last_V_1_sel_rd     |   1|   0|    1|          0|
    |kernel_out_stream_last_V_1_sel_wr     |   1|   0|    1|          0|
    |kernel_out_stream_last_V_1_state      |   2|   0|    2|          0|
    |kernel_out_stream_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |kernel_out_stream_strb_V_1_state      |   2|   0|    2|          0|
    |kernel_out_stream_user_V_1_sel_rd     |   1|   0|    1|          0|
    |kernel_out_stream_user_V_1_state      |   2|   0|    2|          0|
    |last_assign_reg_178                   |   1|   0|    1|          0|
    |length_x_read_reg_158                 |  32|   0|   32|          0|
    |os_idx_i_reg_113                      |  31|   0|   31|          0|
    |os_idx_reg_168                        |  31|   0|   31|          0|
    |tmp_4_i_reg_164                       |   1|   0|    1|          0|
    |tmp_4_i_reg_164_pp0_iter1_reg         |   1|   0|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 193|   0|  193|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+--------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |     Loop_LOOP_6_proc     | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |     Loop_LOOP_6_proc     | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |     Loop_LOOP_6_proc     | return value |
|ap_done                   | out |    1| ap_ctrl_hs |     Loop_LOOP_6_proc     | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |     Loop_LOOP_6_proc     | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |     Loop_LOOP_6_proc     | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |     Loop_LOOP_6_proc     | return value |
|length_x_dout             |  in |   32|   ap_fifo  |         length_x         |    pointer   |
|length_x_empty_n          |  in |    1|   ap_fifo  |         length_x         |    pointer   |
|length_x_read             | out |    1|   ap_fifo  |         length_x         |    pointer   |
|result_buf_address0       | out |   12|  ap_memory |        result_buf        |     array    |
|result_buf_ce0            | out |    1|  ap_memory |        result_buf        |     array    |
|result_buf_q0             |  in |   32|  ap_memory |        result_buf        |     array    |
|kernel_out_stream_TDATA   | out |   32|    axis    | kernel_out_stream_data_V |    pointer   |
|kernel_out_stream_TVALID  | out |    1|    axis    | kernel_out_stream_data_V |    pointer   |
|kernel_out_stream_TREADY  |  in |    1|    axis    | kernel_out_stream_data_V |    pointer   |
|kernel_out_stream_TKEEP   | out |    4|    axis    | kernel_out_stream_keep_V |    pointer   |
|kernel_out_stream_TSTRB   | out |    4|    axis    | kernel_out_stream_strb_V |    pointer   |
|kernel_out_stream_TUSER   | out |    4|    axis    | kernel_out_stream_user_V |    pointer   |
|kernel_out_stream_TLAST   | out |    1|    axis    | kernel_out_stream_last_V |    pointer   |
|kernel_out_stream_TID     | out |    5|    axis    |  kernel_out_stream_id_V  |    pointer   |
|kernel_out_stream_TDEST   | out |    5|    axis    | kernel_out_stream_dest_V |    pointer   |
+--------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (!tmp_4_i)
	3  / (tmp_4_i)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i5* %kernel_out_stream_dest_V, i5* %kernel_out_stream_id_V, i1* %kernel_out_stream_last_V, i4* %kernel_out_stream_user_V, i4* %kernel_out_stream_strb_V, i4* %kernel_out_stream_keep_V, i32* %kernel_out_stream_data_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %length_x, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (3.63ns)   --->   "%length_x_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %length_x)"   --->   Operation 8 'read' 'length_x_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %.preheader.i"   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.99>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%os_idx_i = phi i31 [ %os_idx, %0 ], [ 0, %entry ]"   --->   Operation 10 'phi' 'os_idx_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%os_idx_i_cast = zext i31 %os_idx_i to i32" [kernel_matrix_hardware_hls/top.cpp:71]   --->   Operation 11 'zext' 'os_idx_i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (2.47ns)   --->   "%tmp_4_i = icmp slt i32 %os_idx_i_cast, %length_x_read" [kernel_matrix_hardware_hls/top.cpp:71]   --->   Operation 12 'icmp' 'tmp_4_i' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (2.52ns)   --->   "%os_idx = add i31 %os_idx_i, 1" [kernel_matrix_hardware_hls/top.cpp:74]   --->   Operation 13 'add' 'os_idx' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %tmp_4_i, label %0, label %.exit" [kernel_matrix_hardware_hls/top.cpp:71]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_6_i = zext i31 %os_idx_i to i64" [kernel_matrix_hardware_hls/top.cpp:73]   --->   Operation 15 'zext' 'tmp_6_i' <Predicate = (tmp_4_i)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%result_buf_addr = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_6_i" [kernel_matrix_hardware_hls/top.cpp:73]   --->   Operation 16 'getelementptr' 'result_buf_addr' <Predicate = (tmp_4_i)> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (3.25ns)   --->   "%result_buf_load = load float* %result_buf_addr, align 4" [kernel_matrix_hardware_hls/top.cpp:73]   --->   Operation 17 'load' 'result_buf_load' <Predicate = (tmp_4_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 86240> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%os_idx_cast = zext i31 %os_idx to i32" [kernel_matrix_hardware_hls/top.cpp:74]   --->   Operation 18 'zext' 'os_idx_cast' <Predicate = (tmp_4_i)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.47ns)   --->   "%last_assign = icmp eq i32 %os_idx_cast, %length_x_read" [kernel_matrix_hardware_hls/top.cpp:74]   --->   Operation 19 'icmp' 'last_assign' <Predicate = (tmp_4_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 20 [1/2] (3.25ns)   --->   "%result_buf_load = load float* %result_buf_addr, align 4" [kernel_matrix_hardware_hls/top.cpp:73]   --->   Operation 20 'load' 'result_buf_load' <Predicate = (tmp_4_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 86240> <RAM>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_i = bitcast float %result_buf_load to i32" [kernel_matrix_hardware_hls/top.cpp:73]   --->   Operation 21 'bitcast' 'tmp_i' <Predicate = (tmp_4_i)> <Delay = 0.00>
ST_3 : Operation 22 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i4P.i4P.i4P.i32P(i5* %kernel_out_stream_dest_V, i5* %kernel_out_stream_id_V, i1* %kernel_out_stream_last_V, i4* %kernel_out_stream_user_V, i4* %kernel_out_stream_strb_V, i4* %kernel_out_stream_keep_V, i32* %kernel_out_stream_data_V, i5 0, i5 0, i1 %last_assign, i4 0, i4 -1, i4 -1, i32 %tmp_i)" [kernel_matrix_hardware_hls/top.cpp:74]   --->   Operation 22 'write' <Predicate = (tmp_4_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str10) nounwind" [kernel_matrix_hardware_hls/top.cpp:71]   --->   Operation 23 'specloopname' <Predicate = (tmp_4_i)> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_5_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str10)" [kernel_matrix_hardware_hls/top.cpp:71]   --->   Operation 24 'specregionbegin' 'tmp_5_i' <Predicate = (tmp_4_i)> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [kernel_matrix_hardware_hls/top.cpp:72]   --->   Operation 25 'specpipeline' <Predicate = (tmp_4_i)> <Delay = 0.00>
ST_4 : Operation 26 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i4P.i4P.i4P.i32P(i5* %kernel_out_stream_dest_V, i5* %kernel_out_stream_id_V, i1* %kernel_out_stream_last_V, i4* %kernel_out_stream_user_V, i4* %kernel_out_stream_strb_V, i4* %kernel_out_stream_keep_V, i32* %kernel_out_stream_data_V, i5 0, i5 0, i1 %last_assign, i4 0, i4 -1, i4 -1, i32 %tmp_i)" [kernel_matrix_hardware_hls/top.cpp:74]   --->   Operation 26 'write' <Predicate = (tmp_4_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str10, i32 %tmp_5_i)" [kernel_matrix_hardware_hls/top.cpp:75]   --->   Operation 27 'specregionend' 'empty' <Predicate = (tmp_4_i)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "br label %.preheader.i" [kernel_matrix_hardware_hls/top.cpp:71]   --->   Operation 28 'br' <Predicate = (tmp_4_i)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 29 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ length_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ result_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_out_stream_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_out_stream_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_out_stream_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_out_stream_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_out_stream_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_out_stream_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_out_stream_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6      (specinterface  ) [ 000000]
StgValue_7      (specinterface  ) [ 000000]
length_x_read   (read           ) [ 001110]
StgValue_9      (br             ) [ 011110]
os_idx_i        (phi            ) [ 001000]
os_idx_i_cast   (zext           ) [ 000000]
tmp_4_i         (icmp           ) [ 001110]
os_idx          (add            ) [ 011110]
StgValue_14     (br             ) [ 000000]
tmp_6_i         (zext           ) [ 000000]
result_buf_addr (getelementptr  ) [ 001100]
os_idx_cast     (zext           ) [ 000000]
last_assign     (icmp           ) [ 001110]
result_buf_load (load           ) [ 000000]
tmp_i           (bitcast        ) [ 001010]
StgValue_23     (specloopname   ) [ 000000]
tmp_5_i         (specregionbegin) [ 000000]
StgValue_25     (specpipeline   ) [ 000000]
StgValue_26     (write          ) [ 000000]
empty           (specregionend  ) [ 000000]
StgValue_28     (br             ) [ 011110]
StgValue_29     (ret            ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="length_x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="length_x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="result_buf">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_buf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kernel_out_stream_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_out_stream_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_out_stream_keep_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_out_stream_keep_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_out_stream_strb_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_out_stream_strb_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_out_stream_user_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_out_stream_user_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_out_stream_last_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_out_stream_last_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_out_stream_id_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_out_stream_id_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_out_stream_dest_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_out_stream_dest_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i4P.i4P.i4P.i32P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="length_x_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="length_x_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="5" slack="0"/>
<pin id="73" dir="0" index="2" bw="5" slack="0"/>
<pin id="74" dir="0" index="3" bw="1" slack="0"/>
<pin id="75" dir="0" index="4" bw="4" slack="0"/>
<pin id="76" dir="0" index="5" bw="4" slack="0"/>
<pin id="77" dir="0" index="6" bw="4" slack="0"/>
<pin id="78" dir="0" index="7" bw="32" slack="0"/>
<pin id="79" dir="0" index="8" bw="1" slack="0"/>
<pin id="80" dir="0" index="9" bw="1" slack="0"/>
<pin id="81" dir="0" index="10" bw="1" slack="1"/>
<pin id="82" dir="0" index="11" bw="1" slack="0"/>
<pin id="83" dir="0" index="12" bw="1" slack="0"/>
<pin id="84" dir="0" index="13" bw="1" slack="0"/>
<pin id="85" dir="0" index="14" bw="32" slack="0"/>
<pin id="86" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_22/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="result_buf_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="31" slack="0"/>
<pin id="104" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_buf_addr/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="12" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_buf_load/2 "/>
</bind>
</comp>

<comp id="113" class="1005" name="os_idx_i_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="31" slack="1"/>
<pin id="115" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="os_idx_i (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="os_idx_i_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="31" slack="0"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="1" slack="1"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="os_idx_i/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="os_idx_i_cast_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="31" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="os_idx_i_cast/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_4_i_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="1"/>
<pin id="131" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4_i/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="os_idx_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="31" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="os_idx/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_6_i_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="31" slack="0"/>
<pin id="141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_i/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="os_idx_cast_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="31" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="os_idx_cast/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="last_assign_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="1"/>
<pin id="151" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="last_assign/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_i_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="158" class="1005" name="length_x_read_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="length_x_read "/>
</bind>
</comp>

<comp id="164" class="1005" name="tmp_4_i_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4_i "/>
</bind>
</comp>

<comp id="168" class="1005" name="os_idx_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="31" slack="0"/>
<pin id="170" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="os_idx "/>
</bind>
</comp>

<comp id="173" class="1005" name="result_buf_addr_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="12" slack="1"/>
<pin id="175" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="result_buf_addr "/>
</bind>
</comp>

<comp id="178" class="1005" name="last_assign_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_assign "/>
</bind>
</comp>

<comp id="183" class="1005" name="tmp_i_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="36" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="87"><net_src comp="44" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="88"><net_src comp="16" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="70" pin=4"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="70" pin=5"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="70" pin=6"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="70" pin=7"/></net>

<net id="95"><net_src comp="46" pin="0"/><net_sink comp="70" pin=8"/></net>

<net id="96"><net_src comp="46" pin="0"/><net_sink comp="70" pin=9"/></net>

<net id="97"><net_src comp="48" pin="0"/><net_sink comp="70" pin=11"/></net>

<net id="98"><net_src comp="50" pin="0"/><net_sink comp="70" pin=12"/></net>

<net id="99"><net_src comp="50" pin="0"/><net_sink comp="70" pin=13"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="42" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="127"><net_src comp="117" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="117" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="40" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="117" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="147"><net_src comp="133" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="107" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="70" pin=14"/></net>

<net id="161"><net_src comp="64" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="163"><net_src comp="158" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="167"><net_src comp="128" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="133" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="176"><net_src comp="100" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="181"><net_src comp="148" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="70" pin=10"/></net>

<net id="186"><net_src comp="153" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="70" pin=14"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: kernel_out_stream_data_V | {4 }
	Port: kernel_out_stream_keep_V | {4 }
	Port: kernel_out_stream_strb_V | {4 }
	Port: kernel_out_stream_user_V | {4 }
	Port: kernel_out_stream_last_V | {4 }
	Port: kernel_out_stream_id_V | {4 }
	Port: kernel_out_stream_dest_V | {4 }
 - Input state : 
	Port: Loop_LOOP_6_proc : length_x | {1 }
	Port: Loop_LOOP_6_proc : result_buf | {2 3 }
	Port: Loop_LOOP_6_proc : kernel_out_stream_data_V | {}
	Port: Loop_LOOP_6_proc : kernel_out_stream_keep_V | {}
	Port: Loop_LOOP_6_proc : kernel_out_stream_strb_V | {}
	Port: Loop_LOOP_6_proc : kernel_out_stream_user_V | {}
	Port: Loop_LOOP_6_proc : kernel_out_stream_last_V | {}
	Port: Loop_LOOP_6_proc : kernel_out_stream_id_V | {}
	Port: Loop_LOOP_6_proc : kernel_out_stream_dest_V | {}
  - Chain level:
	State 1
	State 2
		os_idx_i_cast : 1
		tmp_4_i : 2
		os_idx : 1
		StgValue_14 : 3
		tmp_6_i : 1
		result_buf_addr : 2
		result_buf_load : 3
		os_idx_cast : 2
		last_assign : 3
	State 3
		tmp_i : 1
		StgValue_22 : 2
	State 4
		empty : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |       os_idx_fu_133      |    0    |    38   |
|----------|--------------------------|---------|---------|
|   icmp   |      tmp_4_i_fu_128      |    0    |    18   |
|          |    last_assign_fu_148    |    0    |    18   |
|----------|--------------------------|---------|---------|
|   read   | length_x_read_read_fu_64 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |      grp_write_fu_70     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |   os_idx_i_cast_fu_124   |    0    |    0    |
|   zext   |      tmp_6_i_fu_139      |    0    |    0    |
|          |    os_idx_cast_fu_144    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    74   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  last_assign_reg_178  |    1   |
| length_x_read_reg_158 |   32   |
|    os_idx_i_reg_113   |   31   |
|     os_idx_reg_168    |   31   |
|result_buf_addr_reg_173|   12   |
|    tmp_4_i_reg_164    |    1   |
|     tmp_i_reg_183     |   32   |
+-----------------------+--------+
|         Total         |   140  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_70  |  p14 |   2  |  32  |   64   ||    9    |
| grp_access_fu_107 |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   88   ||  3.538  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   74   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   140  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   140  |   92   |
+-----------+--------+--------+--------+
