Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Angel/PracticasE6/Tarea2/descripcion de hardware (II)/Memoria_ROM/ROM_TB_isim_beh.exe -prj C:/Users/Angel/PracticasE6/Tarea2/descripcion de hardware (II)/Memoria_ROM/ROM_TB_beh.prj work.ROM_TB 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Angel/PracticasE6/Tarea2/descripcion de hardware (II)/Memoria_ROM/ROM.vhd" into library work
Parsing VHDL file "C:/Users/Angel/PracticasE6/Tarea2/descripcion de hardware (II)/Memoria_ROM/ROM_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 101736 KB
Fuse CPU Usage: 389 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity ROM [\ROM(8,8)\]
Compiling architecture behavior of entity rom_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable C:/Users/Angel/PracticasE6/Tarea2/descripcion de hardware (II)/Memoria_ROM/ROM_TB_isim_beh.exe
Fuse Memory Usage: 117272 KB
Fuse CPU Usage: 592 ms
