

================================================================
== Vitis HLS Report for 'IDST7B16'
================================================================
* Date:           Mon Dec 22 13:45:48 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        idst7_dir
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.408 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       33|       33|  0.110 us|  0.110 us|   33|   33|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                              |                                   |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                   Instance                   |               Module              |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258  |IDST7B16_Pipeline_VITIS_LOOP_47_1  |       31|       31|  0.103 us|  0.103 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|     330|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |       16|    32|     2283|    2099|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        0|     513|    -|
|Register         |        -|     -|      796|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |       16|    32|     3079|    2942|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |       ~0|     1|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258  |IDST7B16_Pipeline_VITIS_LOOP_47_1  |       16|  32|  2283|  2099|    0|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |Total                                         |                                   |       16|  32|  2283|  2099|    0|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln43_fu_375_p2     |         +|   0|  0|  33|          33|           2|
    |cutoff_fu_425_p2       |         -|   0|  0|  32|           5|          32|
    |sub_i_i_i_i_fu_432_p2  |         -|   0|  0|  32|           1|          32|
    |sub_ln43_fu_393_p2     |         -|   0|  0|  32|           1|          32|
    |rndFactor_fu_407_p2    |      lshr|   0|  0|  86|           1|          32|
    |rndFactor_6_fu_417_p3  |    select|   0|  0|  29|           1|          32|
    |rndFactor_5_fu_412_p2  |       shl|   0|  0|  86|           1|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 330|          43|         194|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   1|          4|    1|          4|
    |dst_0      |  32|          2|   32|         64|
    |dst_1      |  32|          2|   32|         64|
    |dst_10     |  32|          2|   32|         64|
    |dst_11     |  32|          2|   32|         64|
    |dst_12     |  32|          2|   32|         64|
    |dst_13     |  32|          2|   32|         64|
    |dst_14     |  32|          2|   32|         64|
    |dst_15     |  32|          2|   32|         64|
    |dst_2      |  32|          2|   32|         64|
    |dst_3      |  32|          2|   32|         64|
    |dst_4      |  32|          2|   32|         64|
    |dst_5      |  32|          2|   32|         64|
    |dst_6      |  32|          2|   32|         64|
    |dst_7      |  32|          2|   32|         64|
    |dst_8      |  32|          2|   32|         64|
    |dst_9      |  32|          2|   32|         64|
    +-----------+----+-----------+-----+-----------+
    |Total      | 513|         36|  513|       1028|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                  |   3|   0|    3|          0|
    |cutoff_reg_603                                             |  32|   0|   32|          0|
    |dst_0_reg                                                  |  32|   0|   32|          0|
    |dst_10_reg                                                 |  32|   0|   32|          0|
    |dst_11_reg                                                 |  32|   0|   32|          0|
    |dst_12_reg                                                 |  32|   0|   32|          0|
    |dst_13_reg                                                 |  32|   0|   32|          0|
    |dst_14_reg                                                 |  32|   0|   32|          0|
    |dst_15_reg                                                 |  32|   0|   32|          0|
    |dst_1_reg                                                  |  32|   0|   32|          0|
    |dst_2_reg                                                  |  32|   0|   32|          0|
    |dst_3_reg                                                  |  32|   0|   32|          0|
    |dst_4_reg                                                  |  32|   0|   32|          0|
    |dst_5_reg                                                  |  32|   0|   32|          0|
    |dst_6_reg                                                  |  32|   0|   32|          0|
    |dst_7_reg                                                  |  32|   0|   32|          0|
    |dst_8_reg                                                  |  32|   0|   32|          0|
    |dst_9_reg                                                  |  32|   0|   32|          0|
    |grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258_ap_start_reg  |   1|   0|    1|          0|
    |rndFactor_6_reg_598                                        |  32|   0|   32|          0|
    |sub_i_i_i_i_reg_608                                        |  32|   0|   32|          0|
    |sub_ln43_reg_498                                           |  32|   0|   32|          0|
    |tmp_23_reg_503                                             |   1|   0|    1|          0|
    |tmp_24_reg_613                                             |  31|   0|   31|          0|
    |tmp_25_reg_618                                             |  30|   0|   30|          0|
    |tmp_26_reg_623                                             |  29|   0|   29|          0|
    |tmp_27_reg_628                                             |  28|   0|   28|          0|
    |tmp_reg_488                                                |   1|   0|    1|          0|
    |trunc_ln43_reg_493                                         |  32|   0|   32|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 796|   0|  796|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|      IDST7B16|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|      IDST7B16|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|      IDST7B16|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|      IDST7B16|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|      IDST7B16|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|      IDST7B16|  return value|
|src_0_val      |   in|   32|     ap_none|     src_0_val|        scalar|
|src_1_val      |   in|   32|     ap_none|     src_1_val|        scalar|
|src_2_val      |   in|   32|     ap_none|     src_2_val|        scalar|
|src_3_val      |   in|   32|     ap_none|     src_3_val|        scalar|
|src_4_val      |   in|   32|     ap_none|     src_4_val|        scalar|
|src_5_val      |   in|   32|     ap_none|     src_5_val|        scalar|
|src_6_val      |   in|   32|     ap_none|     src_6_val|        scalar|
|src_7_val      |   in|   32|     ap_none|     src_7_val|        scalar|
|src_8_val      |   in|   32|     ap_none|     src_8_val|        scalar|
|src_9_val      |   in|   32|     ap_none|     src_9_val|        scalar|
|src_10_val     |   in|   32|     ap_none|    src_10_val|        scalar|
|src_11_val     |   in|   32|     ap_none|    src_11_val|        scalar|
|src_12_val     |   in|   32|     ap_none|    src_12_val|        scalar|
|src_13_val     |   in|   32|     ap_none|    src_13_val|        scalar|
|src_14_val     |   in|   32|     ap_none|    src_14_val|        scalar|
|src_15_val     |   in|   32|     ap_none|    src_15_val|        scalar|
|dst_0          |  out|   32|      ap_vld|         dst_0|       pointer|
|dst_0_ap_vld   |  out|    1|      ap_vld|         dst_0|       pointer|
|dst_1          |  out|   32|      ap_vld|         dst_1|       pointer|
|dst_1_ap_vld   |  out|    1|      ap_vld|         dst_1|       pointer|
|dst_2          |  out|   32|      ap_vld|         dst_2|       pointer|
|dst_2_ap_vld   |  out|    1|      ap_vld|         dst_2|       pointer|
|dst_3          |  out|   32|      ap_vld|         dst_3|       pointer|
|dst_3_ap_vld   |  out|    1|      ap_vld|         dst_3|       pointer|
|dst_4          |  out|   32|      ap_vld|         dst_4|       pointer|
|dst_4_ap_vld   |  out|    1|      ap_vld|         dst_4|       pointer|
|dst_5          |  out|   32|      ap_vld|         dst_5|       pointer|
|dst_5_ap_vld   |  out|    1|      ap_vld|         dst_5|       pointer|
|dst_6          |  out|   32|      ap_vld|         dst_6|       pointer|
|dst_6_ap_vld   |  out|    1|      ap_vld|         dst_6|       pointer|
|dst_7          |  out|   32|      ap_vld|         dst_7|       pointer|
|dst_7_ap_vld   |  out|    1|      ap_vld|         dst_7|       pointer|
|dst_8          |  out|   32|      ap_vld|         dst_8|       pointer|
|dst_8_ap_vld   |  out|    1|      ap_vld|         dst_8|       pointer|
|dst_9          |  out|   32|      ap_vld|         dst_9|       pointer|
|dst_9_ap_vld   |  out|    1|      ap_vld|         dst_9|       pointer|
|dst_10         |  out|   32|      ap_vld|        dst_10|       pointer|
|dst_10_ap_vld  |  out|    1|      ap_vld|        dst_10|       pointer|
|dst_11         |  out|   32|      ap_vld|        dst_11|       pointer|
|dst_11_ap_vld  |  out|    1|      ap_vld|        dst_11|       pointer|
|dst_12         |  out|   32|      ap_vld|        dst_12|       pointer|
|dst_12_ap_vld  |  out|    1|      ap_vld|        dst_12|       pointer|
|dst_13         |  out|   32|      ap_vld|        dst_13|       pointer|
|dst_13_ap_vld  |  out|    1|      ap_vld|        dst_13|       pointer|
|dst_14         |  out|   32|      ap_vld|        dst_14|       pointer|
|dst_14_ap_vld  |  out|    1|      ap_vld|        dst_14|       pointer|
|dst_15         |  out|   32|      ap_vld|        dst_15|       pointer|
|dst_15_ap_vld  |  out|    1|      ap_vld|        dst_15|       pointer|
|shift          |   in|   32|     ap_none|         shift|        scalar|
|skipLine2      |   in|   32|     ap_none|     skipLine2|        scalar|
|oMin           |   in|   32|     ap_none|          oMin|        scalar|
|oMax           |   in|   32|     ap_none|          oMax|        scalar|
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%shift_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shift" [src/IDST7.cpp:117]   --->   Operation 4 'read' 'shift_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i32 %shift_read" [src/IDST7.cpp:43->src/IDST7.cpp:118]   --->   Operation 5 'sext' 'sext_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.85ns)   --->   "%add_ln43 = add i33 %sext_ln43, i33 8589934591" [src/IDST7.cpp:43->src/IDST7.cpp:118]   --->   Operation 6 'add' 'add_ln43' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln43, i32 32" [src/IDST7.cpp:43->src/IDST7.cpp:118]   --->   Operation 7 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i33 %add_ln43" [src/IDST7.cpp:43->src/IDST7.cpp:118]   --->   Operation 8 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.85ns)   --->   "%sub_ln43 = sub i32 0, i32 %trunc_ln43" [src/IDST7.cpp:43->src/IDST7.cpp:118]   --->   Operation 9 'sub' 'sub_ln43' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shift_read, i32 31" [src/IDST7.cpp:61->src/IDST7.cpp:118]   --->   Operation 10 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.17>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%oMax_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %oMax" [src/IDST7.cpp:117]   --->   Operation 11 'read' 'oMax_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%oMin_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %oMin" [src/IDST7.cpp:117]   --->   Operation 12 'read' 'oMin_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%skipLine2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %skipLine2" [src/IDST7.cpp:117]   --->   Operation 13 'read' 'skipLine2_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%src_15_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_15_val" [src/IDST7.cpp:117]   --->   Operation 14 'read' 'src_15_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%src_14_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_14_val" [src/IDST7.cpp:117]   --->   Operation 15 'read' 'src_14_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%src_13_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_13_val" [src/IDST7.cpp:117]   --->   Operation 16 'read' 'src_13_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%src_12_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_12_val" [src/IDST7.cpp:117]   --->   Operation 17 'read' 'src_12_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%src_11_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_11_val" [src/IDST7.cpp:117]   --->   Operation 18 'read' 'src_11_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%src_10_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_10_val" [src/IDST7.cpp:117]   --->   Operation 19 'read' 'src_10_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%src_9_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_9_val" [src/IDST7.cpp:117]   --->   Operation 20 'read' 'src_9_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%src_8_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_8_val" [src/IDST7.cpp:117]   --->   Operation 21 'read' 'src_8_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%src_7_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_7_val" [src/IDST7.cpp:117]   --->   Operation 22 'read' 'src_7_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%src_6_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_6_val" [src/IDST7.cpp:117]   --->   Operation 23 'read' 'src_6_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%src_5_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_5_val" [src/IDST7.cpp:117]   --->   Operation 24 'read' 'src_5_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%src_4_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_4_val" [src/IDST7.cpp:117]   --->   Operation 25 'read' 'src_4_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%src_3_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_3_val" [src/IDST7.cpp:117]   --->   Operation 26 'read' 'src_3_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%src_2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_2_val" [src/IDST7.cpp:117]   --->   Operation 27 'read' 'src_2_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%src_1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_1_val" [src/IDST7.cpp:117]   --->   Operation 28 'read' 'src_1_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%src_0_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_0_val" [src/IDST7.cpp:117]   --->   Operation 29 'read' 'src_0_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.06ns)   --->   "%rndFactor = lshr i32 1, i32 %sub_ln43" [src/IDST7.cpp:43->src/IDST7.cpp:118]   --->   Operation 30 'lshr' 'rndFactor' <Predicate = (tmp)> <Delay = 1.06> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.06ns)   --->   "%rndFactor_5 = shl i32 1, i32 %trunc_ln43" [src/IDST7.cpp:43->src/IDST7.cpp:118]   --->   Operation 31 'shl' 'rndFactor_5' <Predicate = (!tmp)> <Delay = 1.06> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.41ns)   --->   "%rndFactor_6 = select i1 %tmp, i32 %rndFactor, i32 %rndFactor_5" [src/IDST7.cpp:43->src/IDST7.cpp:118]   --->   Operation 32 'select' 'rndFactor_6' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.85ns)   --->   "%cutoff = sub i32 16, i32 %skipLine2_read" [src/IDST7.cpp:44->src/IDST7.cpp:118]   --->   Operation 33 'sub' 'cutoff' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.85ns)   --->   "%sub_i_i_i_i = sub i32 0, i32 %shift_read" [src/IDST7.cpp:117]   --->   Operation 34 'sub' 'sub_i_i_i_i' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %cutoff, i32 1, i32 31" [src/IDST7.cpp:44->src/IDST7.cpp:118]   --->   Operation 35 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %cutoff, i32 2, i32 31" [src/IDST7.cpp:44->src/IDST7.cpp:118]   --->   Operation 36 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %cutoff, i32 3, i32 31" [src/IDST7.cpp:44->src/IDST7.cpp:118]   --->   Operation 37 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %cutoff, i32 4, i32 31" [src/IDST7.cpp:44->src/IDST7.cpp:118]   --->   Operation 38 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (0.69ns)   --->   "%call_ln117 = call void @IDST7B16_Pipeline_VITIS_LOOP_47_1, i32 %dst_0, i32 %dst_15, i32 %dst_14, i32 %dst_13, i32 %dst_12, i32 %dst_11, i32 %dst_10, i32 %dst_9, i32 %dst_8, i32 %dst_7, i32 %dst_6, i32 %dst_5, i32 %dst_4, i32 %dst_3, i32 %dst_2, i32 %dst_1, i32 %src_0_val_read, i32 %src_1_val_read, i32 %src_2_val_read, i32 %src_3_val_read, i32 %src_4_val_read, i32 %src_5_val_read, i32 %src_6_val_read, i32 %src_7_val_read, i32 %src_8_val_read, i32 %src_9_val_read, i32 %src_10_val_read, i32 %src_11_val_read, i32 %src_12_val_read, i32 %src_13_val_read, i32 %src_14_val_read, i32 %src_15_val_read, i32 %rndFactor_6, i32 %sub_i_i_i_i, i32 %shift_read, i1 %tmp_23, i32 %oMin_read, i32 %oMax_read, i28 %tmp_27, i32 %cutoff, i29 %tmp_26, i30 %tmp_25, i31 %tmp_24, i7 %p_ZL8idst7_16_0, i8 %p_ZL8idst7_16_1, i8 %p_ZL8idst7_16_2, i8 %p_ZL8idst7_16_3, i8 %p_ZL8idst7_16_4, i8 %p_ZL8idst7_16_5, i8 %p_ZL8idst7_16_6, i8 %p_ZL8idst7_16_7, i8 %p_ZL8idst7_16_8, i8 %p_ZL8idst7_16_9, i8 %p_ZL8idst7_16_10, i8 %p_ZL8idst7_16_11, i8 %p_ZL8idst7_16_12, i8 %p_ZL8idst7_16_13, i8 %p_ZL8idst7_16_14, i8 %p_ZL8idst7_16_15" [src/IDST7.cpp:117]   --->   Operation 39 'call' 'call_ln117' <Predicate = true> <Delay = 0.69> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 40 [1/2] (1.08ns)   --->   "%call_ln117 = call void @IDST7B16_Pipeline_VITIS_LOOP_47_1, i32 %dst_0, i32 %dst_15, i32 %dst_14, i32 %dst_13, i32 %dst_12, i32 %dst_11, i32 %dst_10, i32 %dst_9, i32 %dst_8, i32 %dst_7, i32 %dst_6, i32 %dst_5, i32 %dst_4, i32 %dst_3, i32 %dst_2, i32 %dst_1, i32 %src_0_val_read, i32 %src_1_val_read, i32 %src_2_val_read, i32 %src_3_val_read, i32 %src_4_val_read, i32 %src_5_val_read, i32 %src_6_val_read, i32 %src_7_val_read, i32 %src_8_val_read, i32 %src_9_val_read, i32 %src_10_val_read, i32 %src_11_val_read, i32 %src_12_val_read, i32 %src_13_val_read, i32 %src_14_val_read, i32 %src_15_val_read, i32 %rndFactor_6, i32 %sub_i_i_i_i, i32 %shift_read, i1 %tmp_23, i32 %oMin_read, i32 %oMax_read, i28 %tmp_27, i32 %cutoff, i29 %tmp_26, i30 %tmp_25, i31 %tmp_24, i7 %p_ZL8idst7_16_0, i8 %p_ZL8idst7_16_1, i8 %p_ZL8idst7_16_2, i8 %p_ZL8idst7_16_3, i8 %p_ZL8idst7_16_4, i8 %p_ZL8idst7_16_5, i8 %p_ZL8idst7_16_6, i8 %p_ZL8idst7_16_7, i8 %p_ZL8idst7_16_8, i8 %p_ZL8idst7_16_9, i8 %p_ZL8idst7_16_10, i8 %p_ZL8idst7_16_11, i8 %p_ZL8idst7_16_12, i8 %p_ZL8idst7_16_13, i8 %p_ZL8idst7_16_14, i8 %p_ZL8idst7_16_15" [src/IDST7.cpp:117]   --->   Operation 40 'call' 'call_ln117' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln160 = ret" [src/IDST7.cpp:160]   --->   Operation 41 'ret' 'ret_ln160' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_4_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_5_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_6_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_7_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_8_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_9_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_10_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_11_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_12_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_13_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_14_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_15_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ skipLine2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ oMin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ oMax]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZL8idst7_16_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_16_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_16_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_16_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_16_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_16_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_16_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_16_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_16_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_16_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_16_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_16_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_16_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_16_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_16_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idst7_16_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shift_read      (read      ) [ 0011]
sext_ln43       (sext      ) [ 0000]
add_ln43        (add       ) [ 0000]
tmp             (bitselect ) [ 0010]
trunc_ln43      (trunc     ) [ 0010]
sub_ln43        (sub       ) [ 0010]
tmp_23          (bitselect ) [ 0011]
oMax_read       (read      ) [ 0001]
oMin_read       (read      ) [ 0001]
skipLine2_read  (read      ) [ 0000]
src_15_val_read (read      ) [ 0001]
src_14_val_read (read      ) [ 0001]
src_13_val_read (read      ) [ 0001]
src_12_val_read (read      ) [ 0001]
src_11_val_read (read      ) [ 0001]
src_10_val_read (read      ) [ 0001]
src_9_val_read  (read      ) [ 0001]
src_8_val_read  (read      ) [ 0001]
src_7_val_read  (read      ) [ 0001]
src_6_val_read  (read      ) [ 0001]
src_5_val_read  (read      ) [ 0001]
src_4_val_read  (read      ) [ 0001]
src_3_val_read  (read      ) [ 0001]
src_2_val_read  (read      ) [ 0001]
src_1_val_read  (read      ) [ 0001]
src_0_val_read  (read      ) [ 0001]
rndFactor       (lshr      ) [ 0000]
rndFactor_5     (shl       ) [ 0000]
rndFactor_6     (select    ) [ 0001]
cutoff          (sub       ) [ 0001]
sub_i_i_i_i     (sub       ) [ 0001]
tmp_24          (partselect) [ 0001]
tmp_25          (partselect) [ 0001]
tmp_26          (partselect) [ 0001]
tmp_27          (partselect) [ 0001]
call_ln117      (call      ) [ 0000]
ret_ln160       (ret       ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_1_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_1_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_2_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_2_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_3_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_3_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="src_4_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_4_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src_5_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_5_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="src_6_val">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_6_val"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="src_7_val">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_7_val"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="src_8_val">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_8_val"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="src_9_val">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_9_val"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="src_10_val">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_10_val"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="src_11_val">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_11_val"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="src_12_val">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_12_val"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="src_13_val">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_13_val"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="src_14_val">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_14_val"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="src_15_val">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_15_val"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="dst_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="dst_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="dst_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="dst_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="dst_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="dst_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="dst_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="dst_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="dst_8">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="dst_9">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="dst_10">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_10"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="dst_11">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_11"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="dst_12">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_12"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="dst_13">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_13"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="dst_14">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_14"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="dst_15">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_15"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="shift">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="skipLine2">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skipLine2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="oMin">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="oMin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="oMax">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="oMax"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="p_ZL8idst7_16_0">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_16_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="p_ZL8idst7_16_1">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_16_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="p_ZL8idst7_16_2">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_16_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="p_ZL8idst7_16_3">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_16_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="p_ZL8idst7_16_4">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_16_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="p_ZL8idst7_16_5">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_16_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="p_ZL8idst7_16_6">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_16_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="p_ZL8idst7_16_7">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_16_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="p_ZL8idst7_16_8">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_16_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="p_ZL8idst7_16_9">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_16_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="p_ZL8idst7_16_10">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_16_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="p_ZL8idst7_16_11">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_16_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="p_ZL8idst7_16_12">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_16_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="p_ZL8idst7_16_13">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_16_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="p_ZL8idst7_16_14">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_16_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="p_ZL8idst7_16_15">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idst7_16_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i33.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IDST7B16_Pipeline_VITIS_LOOP_47_1"/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="shift_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shift_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="oMax_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="oMax_read/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="oMin_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="oMin_read/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="skipLine2_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="skipLine2_read/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="src_15_val_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_15_val_read/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="src_14_val_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_14_val_read/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="src_13_val_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_13_val_read/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="src_12_val_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_12_val_read/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="src_11_val_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_11_val_read/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="src_10_val_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_10_val_read/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="src_9_val_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_9_val_read/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="src_8_val_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_8_val_read/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="src_7_val_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_7_val_read/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="src_6_val_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_6_val_read/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="src_5_val_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_5_val_read/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="src_4_val_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_4_val_read/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="src_3_val_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_3_val_read/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="src_2_val_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_2_val_read/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="src_1_val_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_1_val_read/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="src_0_val_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_0_val_read/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="0" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="0" index="2" bw="32" slack="0"/>
<pin id="262" dir="0" index="3" bw="32" slack="0"/>
<pin id="263" dir="0" index="4" bw="32" slack="0"/>
<pin id="264" dir="0" index="5" bw="32" slack="0"/>
<pin id="265" dir="0" index="6" bw="32" slack="0"/>
<pin id="266" dir="0" index="7" bw="32" slack="0"/>
<pin id="267" dir="0" index="8" bw="32" slack="0"/>
<pin id="268" dir="0" index="9" bw="32" slack="0"/>
<pin id="269" dir="0" index="10" bw="32" slack="0"/>
<pin id="270" dir="0" index="11" bw="32" slack="0"/>
<pin id="271" dir="0" index="12" bw="32" slack="0"/>
<pin id="272" dir="0" index="13" bw="32" slack="0"/>
<pin id="273" dir="0" index="14" bw="32" slack="0"/>
<pin id="274" dir="0" index="15" bw="32" slack="0"/>
<pin id="275" dir="0" index="16" bw="32" slack="0"/>
<pin id="276" dir="0" index="17" bw="32" slack="0"/>
<pin id="277" dir="0" index="18" bw="32" slack="0"/>
<pin id="278" dir="0" index="19" bw="32" slack="0"/>
<pin id="279" dir="0" index="20" bw="32" slack="0"/>
<pin id="280" dir="0" index="21" bw="32" slack="0"/>
<pin id="281" dir="0" index="22" bw="32" slack="0"/>
<pin id="282" dir="0" index="23" bw="32" slack="0"/>
<pin id="283" dir="0" index="24" bw="32" slack="0"/>
<pin id="284" dir="0" index="25" bw="32" slack="0"/>
<pin id="285" dir="0" index="26" bw="32" slack="0"/>
<pin id="286" dir="0" index="27" bw="32" slack="0"/>
<pin id="287" dir="0" index="28" bw="32" slack="0"/>
<pin id="288" dir="0" index="29" bw="32" slack="0"/>
<pin id="289" dir="0" index="30" bw="32" slack="0"/>
<pin id="290" dir="0" index="31" bw="32" slack="0"/>
<pin id="291" dir="0" index="32" bw="32" slack="0"/>
<pin id="292" dir="0" index="33" bw="32" slack="0"/>
<pin id="293" dir="0" index="34" bw="32" slack="0"/>
<pin id="294" dir="0" index="35" bw="32" slack="1"/>
<pin id="295" dir="0" index="36" bw="1" slack="1"/>
<pin id="296" dir="0" index="37" bw="32" slack="0"/>
<pin id="297" dir="0" index="38" bw="32" slack="0"/>
<pin id="298" dir="0" index="39" bw="28" slack="0"/>
<pin id="299" dir="0" index="40" bw="32" slack="0"/>
<pin id="300" dir="0" index="41" bw="29" slack="0"/>
<pin id="301" dir="0" index="42" bw="30" slack="0"/>
<pin id="302" dir="0" index="43" bw="31" slack="0"/>
<pin id="303" dir="0" index="44" bw="7" slack="0"/>
<pin id="304" dir="0" index="45" bw="8" slack="0"/>
<pin id="305" dir="0" index="46" bw="8" slack="0"/>
<pin id="306" dir="0" index="47" bw="8" slack="0"/>
<pin id="307" dir="0" index="48" bw="8" slack="0"/>
<pin id="308" dir="0" index="49" bw="8" slack="0"/>
<pin id="309" dir="0" index="50" bw="8" slack="0"/>
<pin id="310" dir="0" index="51" bw="8" slack="0"/>
<pin id="311" dir="0" index="52" bw="8" slack="0"/>
<pin id="312" dir="0" index="53" bw="8" slack="0"/>
<pin id="313" dir="0" index="54" bw="8" slack="0"/>
<pin id="314" dir="0" index="55" bw="8" slack="0"/>
<pin id="315" dir="0" index="56" bw="8" slack="0"/>
<pin id="316" dir="0" index="57" bw="8" slack="0"/>
<pin id="317" dir="0" index="58" bw="8" slack="0"/>
<pin id="318" dir="0" index="59" bw="8" slack="0"/>
<pin id="319" dir="1" index="60" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln117/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="sext_ln43_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln43_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="33" slack="0"/>
<pin id="384" dir="0" index="2" bw="7" slack="0"/>
<pin id="385" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="trunc_ln43_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="33" slack="0"/>
<pin id="391" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="sub_ln43_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln43/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_23_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="0" index="2" bw="6" slack="0"/>
<pin id="403" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="rndFactor_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="1"/>
<pin id="410" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="rndFactor/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="rndFactor_5_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="1"/>
<pin id="415" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="rndFactor_5/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="rndFactor_6_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="1"/>
<pin id="419" dir="0" index="1" bw="32" slack="0"/>
<pin id="420" dir="0" index="2" bw="32" slack="0"/>
<pin id="421" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rndFactor_6/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="cutoff_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="6" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="0"/>
<pin id="428" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="cutoff/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="sub_i_i_i_i_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="1"/>
<pin id="435" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_i_i_i_i/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_24_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="31" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="0" index="2" bw="1" slack="0"/>
<pin id="442" dir="0" index="3" bw="6" slack="0"/>
<pin id="443" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_25_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="30" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="0"/>
<pin id="452" dir="0" index="2" bw="3" slack="0"/>
<pin id="453" dir="0" index="3" bw="6" slack="0"/>
<pin id="454" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_26_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="29" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="0"/>
<pin id="463" dir="0" index="2" bw="3" slack="0"/>
<pin id="464" dir="0" index="3" bw="6" slack="0"/>
<pin id="465" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_27_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="28" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="0" index="2" bw="4" slack="0"/>
<pin id="475" dir="0" index="3" bw="6" slack="0"/>
<pin id="476" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/2 "/>
</bind>
</comp>

<comp id="482" class="1005" name="shift_read_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="1"/>
<pin id="484" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_read "/>
</bind>
</comp>

<comp id="488" class="1005" name="tmp_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="1"/>
<pin id="490" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="493" class="1005" name="trunc_ln43_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="1"/>
<pin id="495" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln43 "/>
</bind>
</comp>

<comp id="498" class="1005" name="sub_ln43_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="1"/>
<pin id="500" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln43 "/>
</bind>
</comp>

<comp id="503" class="1005" name="tmp_23_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="1"/>
<pin id="505" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="508" class="1005" name="oMax_read_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="1"/>
<pin id="510" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="oMax_read "/>
</bind>
</comp>

<comp id="513" class="1005" name="oMin_read_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="1"/>
<pin id="515" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="oMin_read "/>
</bind>
</comp>

<comp id="518" class="1005" name="src_15_val_read_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="1"/>
<pin id="520" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_15_val_read "/>
</bind>
</comp>

<comp id="523" class="1005" name="src_14_val_read_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="1"/>
<pin id="525" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_14_val_read "/>
</bind>
</comp>

<comp id="528" class="1005" name="src_13_val_read_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="1"/>
<pin id="530" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_13_val_read "/>
</bind>
</comp>

<comp id="533" class="1005" name="src_12_val_read_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="1"/>
<pin id="535" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_12_val_read "/>
</bind>
</comp>

<comp id="538" class="1005" name="src_11_val_read_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="1"/>
<pin id="540" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_11_val_read "/>
</bind>
</comp>

<comp id="543" class="1005" name="src_10_val_read_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="1"/>
<pin id="545" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_10_val_read "/>
</bind>
</comp>

<comp id="548" class="1005" name="src_9_val_read_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="1"/>
<pin id="550" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_9_val_read "/>
</bind>
</comp>

<comp id="553" class="1005" name="src_8_val_read_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="1"/>
<pin id="555" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_8_val_read "/>
</bind>
</comp>

<comp id="558" class="1005" name="src_7_val_read_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="1"/>
<pin id="560" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_7_val_read "/>
</bind>
</comp>

<comp id="563" class="1005" name="src_6_val_read_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="1"/>
<pin id="565" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_6_val_read "/>
</bind>
</comp>

<comp id="568" class="1005" name="src_5_val_read_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_5_val_read "/>
</bind>
</comp>

<comp id="573" class="1005" name="src_4_val_read_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="1"/>
<pin id="575" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_4_val_read "/>
</bind>
</comp>

<comp id="578" class="1005" name="src_3_val_read_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="1"/>
<pin id="580" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_3_val_read "/>
</bind>
</comp>

<comp id="583" class="1005" name="src_2_val_read_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="1"/>
<pin id="585" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_2_val_read "/>
</bind>
</comp>

<comp id="588" class="1005" name="src_1_val_read_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="1"/>
<pin id="590" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_1_val_read "/>
</bind>
</comp>

<comp id="593" class="1005" name="src_0_val_read_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="1"/>
<pin id="595" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_0_val_read "/>
</bind>
</comp>

<comp id="598" class="1005" name="rndFactor_6_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rndFactor_6 "/>
</bind>
</comp>

<comp id="603" class="1005" name="cutoff_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="1"/>
<pin id="605" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cutoff "/>
</bind>
</comp>

<comp id="608" class="1005" name="sub_i_i_i_i_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="1"/>
<pin id="610" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_i_i_i "/>
</bind>
</comp>

<comp id="613" class="1005" name="tmp_24_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="31" slack="1"/>
<pin id="615" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="618" class="1005" name="tmp_25_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="30" slack="1"/>
<pin id="620" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="623" class="1005" name="tmp_26_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="29" slack="1"/>
<pin id="625" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="628" class="1005" name="tmp_27_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="28" slack="1"/>
<pin id="630" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="142"><net_src comp="104" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="64" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="104" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="70" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="104" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="68" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="104" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="66" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="104" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="30" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="104" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="104" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="104" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="24" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="104" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="22" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="104" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="20" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="104" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="18" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="104" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="16" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="104" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="14" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="104" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="12" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="104" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="10" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="104" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="8" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="104" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="6" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="104" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="4" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="104" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="2" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="104" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="0" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="320"><net_src comp="136" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="321"><net_src comp="32" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="322"><net_src comp="62" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="323"><net_src comp="60" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="324"><net_src comp="58" pin="0"/><net_sink comp="258" pin=4"/></net>

<net id="325"><net_src comp="56" pin="0"/><net_sink comp="258" pin=5"/></net>

<net id="326"><net_src comp="54" pin="0"/><net_sink comp="258" pin=6"/></net>

<net id="327"><net_src comp="52" pin="0"/><net_sink comp="258" pin=7"/></net>

<net id="328"><net_src comp="50" pin="0"/><net_sink comp="258" pin=8"/></net>

<net id="329"><net_src comp="48" pin="0"/><net_sink comp="258" pin=9"/></net>

<net id="330"><net_src comp="46" pin="0"/><net_sink comp="258" pin=10"/></net>

<net id="331"><net_src comp="44" pin="0"/><net_sink comp="258" pin=11"/></net>

<net id="332"><net_src comp="42" pin="0"/><net_sink comp="258" pin=12"/></net>

<net id="333"><net_src comp="40" pin="0"/><net_sink comp="258" pin=13"/></net>

<net id="334"><net_src comp="38" pin="0"/><net_sink comp="258" pin=14"/></net>

<net id="335"><net_src comp="36" pin="0"/><net_sink comp="258" pin=15"/></net>

<net id="336"><net_src comp="34" pin="0"/><net_sink comp="258" pin=16"/></net>

<net id="337"><net_src comp="252" pin="2"/><net_sink comp="258" pin=17"/></net>

<net id="338"><net_src comp="246" pin="2"/><net_sink comp="258" pin=18"/></net>

<net id="339"><net_src comp="240" pin="2"/><net_sink comp="258" pin=19"/></net>

<net id="340"><net_src comp="234" pin="2"/><net_sink comp="258" pin=20"/></net>

<net id="341"><net_src comp="228" pin="2"/><net_sink comp="258" pin=21"/></net>

<net id="342"><net_src comp="222" pin="2"/><net_sink comp="258" pin=22"/></net>

<net id="343"><net_src comp="216" pin="2"/><net_sink comp="258" pin=23"/></net>

<net id="344"><net_src comp="210" pin="2"/><net_sink comp="258" pin=24"/></net>

<net id="345"><net_src comp="204" pin="2"/><net_sink comp="258" pin=25"/></net>

<net id="346"><net_src comp="198" pin="2"/><net_sink comp="258" pin=26"/></net>

<net id="347"><net_src comp="192" pin="2"/><net_sink comp="258" pin=27"/></net>

<net id="348"><net_src comp="186" pin="2"/><net_sink comp="258" pin=28"/></net>

<net id="349"><net_src comp="180" pin="2"/><net_sink comp="258" pin=29"/></net>

<net id="350"><net_src comp="174" pin="2"/><net_sink comp="258" pin=30"/></net>

<net id="351"><net_src comp="168" pin="2"/><net_sink comp="258" pin=31"/></net>

<net id="352"><net_src comp="162" pin="2"/><net_sink comp="258" pin=32"/></net>

<net id="353"><net_src comp="150" pin="2"/><net_sink comp="258" pin=37"/></net>

<net id="354"><net_src comp="144" pin="2"/><net_sink comp="258" pin=38"/></net>

<net id="355"><net_src comp="72" pin="0"/><net_sink comp="258" pin=44"/></net>

<net id="356"><net_src comp="74" pin="0"/><net_sink comp="258" pin=45"/></net>

<net id="357"><net_src comp="76" pin="0"/><net_sink comp="258" pin=46"/></net>

<net id="358"><net_src comp="78" pin="0"/><net_sink comp="258" pin=47"/></net>

<net id="359"><net_src comp="80" pin="0"/><net_sink comp="258" pin=48"/></net>

<net id="360"><net_src comp="82" pin="0"/><net_sink comp="258" pin=49"/></net>

<net id="361"><net_src comp="84" pin="0"/><net_sink comp="258" pin=50"/></net>

<net id="362"><net_src comp="86" pin="0"/><net_sink comp="258" pin=51"/></net>

<net id="363"><net_src comp="88" pin="0"/><net_sink comp="258" pin=52"/></net>

<net id="364"><net_src comp="90" pin="0"/><net_sink comp="258" pin=53"/></net>

<net id="365"><net_src comp="92" pin="0"/><net_sink comp="258" pin=54"/></net>

<net id="366"><net_src comp="94" pin="0"/><net_sink comp="258" pin=55"/></net>

<net id="367"><net_src comp="96" pin="0"/><net_sink comp="258" pin=56"/></net>

<net id="368"><net_src comp="98" pin="0"/><net_sink comp="258" pin=57"/></net>

<net id="369"><net_src comp="100" pin="0"/><net_sink comp="258" pin=58"/></net>

<net id="370"><net_src comp="102" pin="0"/><net_sink comp="258" pin=59"/></net>

<net id="374"><net_src comp="138" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="371" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="106" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="386"><net_src comp="108" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="375" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="110" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="392"><net_src comp="375" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="112" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="389" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="404"><net_src comp="114" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="138" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="116" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="411"><net_src comp="118" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="416"><net_src comp="118" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="422"><net_src comp="407" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="423"><net_src comp="412" pin="2"/><net_sink comp="417" pin=2"/></net>

<net id="424"><net_src comp="417" pin="3"/><net_sink comp="258" pin=33"/></net>

<net id="429"><net_src comp="120" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="156" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="431"><net_src comp="425" pin="2"/><net_sink comp="258" pin=40"/></net>

<net id="436"><net_src comp="112" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="432" pin="2"/><net_sink comp="258" pin=34"/></net>

<net id="444"><net_src comp="122" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="425" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="446"><net_src comp="118" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="447"><net_src comp="116" pin="0"/><net_sink comp="438" pin=3"/></net>

<net id="448"><net_src comp="438" pin="4"/><net_sink comp="258" pin=43"/></net>

<net id="455"><net_src comp="124" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="425" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="457"><net_src comp="126" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="458"><net_src comp="116" pin="0"/><net_sink comp="449" pin=3"/></net>

<net id="459"><net_src comp="449" pin="4"/><net_sink comp="258" pin=42"/></net>

<net id="466"><net_src comp="128" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="425" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="468"><net_src comp="130" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="469"><net_src comp="116" pin="0"/><net_sink comp="460" pin=3"/></net>

<net id="470"><net_src comp="460" pin="4"/><net_sink comp="258" pin=41"/></net>

<net id="477"><net_src comp="132" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="425" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="479"><net_src comp="134" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="480"><net_src comp="116" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="481"><net_src comp="471" pin="4"/><net_sink comp="258" pin=39"/></net>

<net id="485"><net_src comp="138" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="487"><net_src comp="482" pin="1"/><net_sink comp="258" pin=35"/></net>

<net id="491"><net_src comp="381" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="496"><net_src comp="389" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="501"><net_src comp="393" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="506"><net_src comp="399" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="258" pin=36"/></net>

<net id="511"><net_src comp="144" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="258" pin=38"/></net>

<net id="516"><net_src comp="150" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="258" pin=37"/></net>

<net id="521"><net_src comp="162" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="258" pin=32"/></net>

<net id="526"><net_src comp="168" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="258" pin=31"/></net>

<net id="531"><net_src comp="174" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="258" pin=30"/></net>

<net id="536"><net_src comp="180" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="258" pin=29"/></net>

<net id="541"><net_src comp="186" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="258" pin=28"/></net>

<net id="546"><net_src comp="192" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="258" pin=27"/></net>

<net id="551"><net_src comp="198" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="258" pin=26"/></net>

<net id="556"><net_src comp="204" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="258" pin=25"/></net>

<net id="561"><net_src comp="210" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="258" pin=24"/></net>

<net id="566"><net_src comp="216" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="258" pin=23"/></net>

<net id="571"><net_src comp="222" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="258" pin=22"/></net>

<net id="576"><net_src comp="228" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="258" pin=21"/></net>

<net id="581"><net_src comp="234" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="258" pin=20"/></net>

<net id="586"><net_src comp="240" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="258" pin=19"/></net>

<net id="591"><net_src comp="246" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="258" pin=18"/></net>

<net id="596"><net_src comp="252" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="258" pin=17"/></net>

<net id="601"><net_src comp="417" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="258" pin=33"/></net>

<net id="606"><net_src comp="425" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="258" pin=40"/></net>

<net id="611"><net_src comp="432" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="258" pin=34"/></net>

<net id="616"><net_src comp="438" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="258" pin=43"/></net>

<net id="621"><net_src comp="449" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="258" pin=42"/></net>

<net id="626"><net_src comp="460" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="258" pin=41"/></net>

<net id="631"><net_src comp="471" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="258" pin=39"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_0 | {2 3 }
	Port: dst_1 | {2 3 }
	Port: dst_2 | {2 3 }
	Port: dst_3 | {2 3 }
	Port: dst_4 | {2 3 }
	Port: dst_5 | {2 3 }
	Port: dst_6 | {2 3 }
	Port: dst_7 | {2 3 }
	Port: dst_8 | {2 3 }
	Port: dst_9 | {2 3 }
	Port: dst_10 | {2 3 }
	Port: dst_11 | {2 3 }
	Port: dst_12 | {2 3 }
	Port: dst_13 | {2 3 }
	Port: dst_14 | {2 3 }
	Port: dst_15 | {2 3 }
	Port: p_ZL8idst7_16_0 | {}
	Port: p_ZL8idst7_16_1 | {}
	Port: p_ZL8idst7_16_2 | {}
	Port: p_ZL8idst7_16_3 | {}
	Port: p_ZL8idst7_16_4 | {}
	Port: p_ZL8idst7_16_5 | {}
	Port: p_ZL8idst7_16_6 | {}
	Port: p_ZL8idst7_16_7 | {}
	Port: p_ZL8idst7_16_8 | {}
	Port: p_ZL8idst7_16_9 | {}
	Port: p_ZL8idst7_16_10 | {}
	Port: p_ZL8idst7_16_11 | {}
	Port: p_ZL8idst7_16_12 | {}
	Port: p_ZL8idst7_16_13 | {}
	Port: p_ZL8idst7_16_14 | {}
	Port: p_ZL8idst7_16_15 | {}
 - Input state : 
	Port: IDST7B16 : src_0_val | {2 }
	Port: IDST7B16 : src_1_val | {2 }
	Port: IDST7B16 : src_2_val | {2 }
	Port: IDST7B16 : src_3_val | {2 }
	Port: IDST7B16 : src_4_val | {2 }
	Port: IDST7B16 : src_5_val | {2 }
	Port: IDST7B16 : src_6_val | {2 }
	Port: IDST7B16 : src_7_val | {2 }
	Port: IDST7B16 : src_8_val | {2 }
	Port: IDST7B16 : src_9_val | {2 }
	Port: IDST7B16 : src_10_val | {2 }
	Port: IDST7B16 : src_11_val | {2 }
	Port: IDST7B16 : src_12_val | {2 }
	Port: IDST7B16 : src_13_val | {2 }
	Port: IDST7B16 : src_14_val | {2 }
	Port: IDST7B16 : src_15_val | {2 }
	Port: IDST7B16 : shift | {1 }
	Port: IDST7B16 : skipLine2 | {2 }
	Port: IDST7B16 : oMin | {2 }
	Port: IDST7B16 : oMax | {2 }
	Port: IDST7B16 : p_ZL8idst7_16_0 | {2 3 }
	Port: IDST7B16 : p_ZL8idst7_16_1 | {2 3 }
	Port: IDST7B16 : p_ZL8idst7_16_2 | {2 3 }
	Port: IDST7B16 : p_ZL8idst7_16_3 | {2 3 }
	Port: IDST7B16 : p_ZL8idst7_16_4 | {2 3 }
	Port: IDST7B16 : p_ZL8idst7_16_5 | {2 3 }
	Port: IDST7B16 : p_ZL8idst7_16_6 | {2 3 }
	Port: IDST7B16 : p_ZL8idst7_16_7 | {2 3 }
	Port: IDST7B16 : p_ZL8idst7_16_8 | {2 3 }
	Port: IDST7B16 : p_ZL8idst7_16_9 | {2 3 }
	Port: IDST7B16 : p_ZL8idst7_16_10 | {2 3 }
	Port: IDST7B16 : p_ZL8idst7_16_11 | {2 3 }
	Port: IDST7B16 : p_ZL8idst7_16_12 | {2 3 }
	Port: IDST7B16 : p_ZL8idst7_16_13 | {2 3 }
	Port: IDST7B16 : p_ZL8idst7_16_14 | {2 3 }
	Port: IDST7B16 : p_ZL8idst7_16_15 | {2 3 }
  - Chain level:
	State 1
		add_ln43 : 1
		tmp : 2
		trunc_ln43 : 2
		sub_ln43 : 3
	State 2
		rndFactor_6 : 1
		tmp_24 : 1
		tmp_25 : 1
		tmp_26 : 1
		tmp_27 : 1
		call_ln117 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   call   | grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258 |    32   |  11.52  |   2270  |   1785  |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |                sub_ln43_fu_393               |    0    |    0    |    0    |    32   |
|    sub   |                 cutoff_fu_425                |    0    |    0    |    0    |    32   |
|          |              sub_i_i_i_i_fu_432              |    0    |    0    |    0    |    32   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   lshr   |               rndFactor_fu_407               |    0    |    0    |    0    |    86   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|    shl   |              rndFactor_5_fu_412              |    0    |    0    |    0    |    86   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|    add   |                add_ln43_fu_375               |    0    |    0    |    0    |    32   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|  select  |              rndFactor_6_fu_417              |    0    |    0    |    0    |    29   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |            shift_read_read_fu_138            |    0    |    0    |    0    |    0    |
|          |             oMax_read_read_fu_144            |    0    |    0    |    0    |    0    |
|          |             oMin_read_read_fu_150            |    0    |    0    |    0    |    0    |
|          |          skipLine2_read_read_fu_156          |    0    |    0    |    0    |    0    |
|          |          src_15_val_read_read_fu_162         |    0    |    0    |    0    |    0    |
|          |          src_14_val_read_read_fu_168         |    0    |    0    |    0    |    0    |
|          |          src_13_val_read_read_fu_174         |    0    |    0    |    0    |    0    |
|          |          src_12_val_read_read_fu_180         |    0    |    0    |    0    |    0    |
|          |          src_11_val_read_read_fu_186         |    0    |    0    |    0    |    0    |
|   read   |          src_10_val_read_read_fu_192         |    0    |    0    |    0    |    0    |
|          |          src_9_val_read_read_fu_198          |    0    |    0    |    0    |    0    |
|          |          src_8_val_read_read_fu_204          |    0    |    0    |    0    |    0    |
|          |          src_7_val_read_read_fu_210          |    0    |    0    |    0    |    0    |
|          |          src_6_val_read_read_fu_216          |    0    |    0    |    0    |    0    |
|          |          src_5_val_read_read_fu_222          |    0    |    0    |    0    |    0    |
|          |          src_4_val_read_read_fu_228          |    0    |    0    |    0    |    0    |
|          |          src_3_val_read_read_fu_234          |    0    |    0    |    0    |    0    |
|          |          src_2_val_read_read_fu_240          |    0    |    0    |    0    |    0    |
|          |          src_1_val_read_read_fu_246          |    0    |    0    |    0    |    0    |
|          |          src_0_val_read_read_fu_252          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   sext   |               sext_ln43_fu_371               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
| bitselect|                  tmp_fu_381                  |    0    |    0    |    0    |    0    |
|          |                 tmp_23_fu_399                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   trunc  |               trunc_ln43_fu_389              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |                 tmp_24_fu_438                |    0    |    0    |    0    |    0    |
|partselect|                 tmp_25_fu_449                |    0    |    0    |    0    |    0    |
|          |                 tmp_26_fu_460                |    0    |    0    |    0    |    0    |
|          |                 tmp_27_fu_471                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                              |    32   |  11.52  |   2270  |   2114  |
|----------|----------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     cutoff_reg_603    |   32   |
|   oMax_read_reg_508   |   32   |
|   oMin_read_reg_513   |   32   |
|  rndFactor_6_reg_598  |   32   |
|   shift_read_reg_482  |   32   |
| src_0_val_read_reg_593|   32   |
|src_10_val_read_reg_543|   32   |
|src_11_val_read_reg_538|   32   |
|src_12_val_read_reg_533|   32   |
|src_13_val_read_reg_528|   32   |
|src_14_val_read_reg_523|   32   |
|src_15_val_read_reg_518|   32   |
| src_1_val_read_reg_588|   32   |
| src_2_val_read_reg_583|   32   |
| src_3_val_read_reg_578|   32   |
| src_4_val_read_reg_573|   32   |
| src_5_val_read_reg_568|   32   |
| src_6_val_read_reg_563|   32   |
| src_7_val_read_reg_558|   32   |
| src_8_val_read_reg_553|   32   |
| src_9_val_read_reg_548|   32   |
|  sub_i_i_i_i_reg_608  |   32   |
|    sub_ln43_reg_498   |   32   |
|     tmp_23_reg_503    |    1   |
|     tmp_24_reg_613    |   31   |
|     tmp_25_reg_618    |   30   |
|     tmp_26_reg_623    |   29   |
|     tmp_27_reg_628    |   28   |
|      tmp_reg_488      |    1   |
|   trunc_ln43_reg_493  |   32   |
+-----------------------+--------+
|         Total         |   888  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------|------|------|------|--------||---------||---------||---------|
|                     Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258 |  p17 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258 |  p18 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258 |  p19 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258 |  p20 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258 |  p21 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258 |  p22 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258 |  p23 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258 |  p24 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258 |  p25 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258 |  p26 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258 |  p27 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258 |  p28 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258 |  p29 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258 |  p30 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258 |  p31 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258 |  p32 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258 |  p33 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258 |  p34 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258 |  p37 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258 |  p38 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258 |  p39 |   2  |  28  |   56   ||    0    ||    32   |
| grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258 |  p40 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258 |  p41 |   2  |  29  |   58   ||    0    ||    32   |
| grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258 |  p42 |   2  |  30  |   60   ||    0    ||    32   |
| grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258 |  p43 |   2  |  31  |   62   ||    0    ||    32   |
|----------------------------------------------|------|------|------|--------||---------||---------||---------|
|                     Total                    |      |      |      |  1580  ||  10.525 ||    0    ||   800   |
|----------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   32   |   11   |  2270  |  2114  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    0   |   800  |
|  Register |    -   |    -   |   888  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   32   |   22   |  3158  |  2914  |
+-----------+--------+--------+--------+--------+
