<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › include › asm › cacheflush.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>cacheflush.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  arch/arm/include/asm/cacheflush.h</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 1999-2002 Russell King</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _ASMARM_CACHEFLUSH_H</span>
<span class="cp">#define _ASMARM_CACHEFLUSH_H</span>

<span class="cp">#include &lt;linux/mm.h&gt;</span>

<span class="cp">#include &lt;asm/glue-cache.h&gt;</span>
<span class="cp">#include &lt;asm/shmparam.h&gt;</span>
<span class="cp">#include &lt;asm/cachetype.h&gt;</span>
<span class="cp">#include &lt;asm/outercache.h&gt;</span>

<span class="cp">#define CACHE_COLOUR(vaddr)	((vaddr &amp; (SHMLBA - 1)) &gt;&gt; PAGE_SHIFT)</span>

<span class="cm">/*</span>
<span class="cm"> * This flag is used to indicate that the page pointed to by a pte is clean</span>
<span class="cm"> * and does not require cleaning before returning it to the user.</span>
<span class="cm"> */</span>
<span class="cp">#define PG_dcache_clean PG_arch_1</span>

<span class="cm">/*</span>
<span class="cm"> *	MM Cache Management</span>
<span class="cm"> *	===================</span>
<span class="cm"> *</span>
<span class="cm"> *	The arch/arm/mm/cache-*.S and arch/arm/mm/proc-*.S files</span>
<span class="cm"> *	implement these methods.</span>
<span class="cm"> *</span>
<span class="cm"> *	Start addresses are inclusive and end addresses are exclusive;</span>
<span class="cm"> *	start addresses should be rounded down, end addresses up.</span>
<span class="cm"> *</span>
<span class="cm"> *	See Documentation/cachetlb.txt for more information.</span>
<span class="cm"> *	Please note that the implementation of these, and the required</span>
<span class="cm"> *	effects are cache-type (VIVT/VIPT/PIPT) specific.</span>
<span class="cm"> *</span>
<span class="cm"> *	flush_icache_all()</span>
<span class="cm"> *</span>
<span class="cm"> *		Unconditionally clean and invalidate the entire icache.</span>
<span class="cm"> *		Currently only needed for cache-v6.S and cache-v7.S, see</span>
<span class="cm"> *		__flush_icache_all for the generic implementation.</span>
<span class="cm"> *</span>
<span class="cm"> *	flush_kern_all()</span>
<span class="cm"> *</span>
<span class="cm"> *		Unconditionally clean and invalidate the entire cache.</span>
<span class="cm"> *</span>
<span class="cm"> *	flush_user_all()</span>
<span class="cm"> *</span>
<span class="cm"> *		Clean and invalidate all user space cache entries</span>
<span class="cm"> *		before a change of page tables.</span>
<span class="cm"> *</span>
<span class="cm"> *	flush_user_range(start, end, flags)</span>
<span class="cm"> *</span>
<span class="cm"> *		Clean and invalidate a range of cache entries in the</span>
<span class="cm"> *		specified address space before a change of page tables.</span>
<span class="cm"> *		- start - user start address (inclusive, page aligned)</span>
<span class="cm"> *		- end   - user end address   (exclusive, page aligned)</span>
<span class="cm"> *		- flags - vma-&gt;vm_flags field</span>
<span class="cm"> *</span>
<span class="cm"> *	coherent_kern_range(start, end)</span>
<span class="cm"> *</span>
<span class="cm"> *		Ensure coherency between the Icache and the Dcache in the</span>
<span class="cm"> *		region described by start, end.  If you have non-snooping</span>
<span class="cm"> *		Harvard caches, you need to implement this function.</span>
<span class="cm"> *		- start  - virtual start address</span>
<span class="cm"> *		- end    - virtual end address</span>
<span class="cm"> *</span>
<span class="cm"> *	coherent_user_range(start, end)</span>
<span class="cm"> *</span>
<span class="cm"> *		Ensure coherency between the Icache and the Dcache in the</span>
<span class="cm"> *		region described by start, end.  If you have non-snooping</span>
<span class="cm"> *		Harvard caches, you need to implement this function.</span>
<span class="cm"> *		- start  - virtual start address</span>
<span class="cm"> *		- end    - virtual end address</span>
<span class="cm"> *</span>
<span class="cm"> *	flush_kern_dcache_area(kaddr, size)</span>
<span class="cm"> *</span>
<span class="cm"> *		Ensure that the data held in page is written back.</span>
<span class="cm"> *		- kaddr  - page address</span>
<span class="cm"> *		- size   - region size</span>
<span class="cm"> *</span>
<span class="cm"> *	DMA Cache Coherency</span>
<span class="cm"> *	===================</span>
<span class="cm"> *</span>
<span class="cm"> *	dma_flush_range(start, end)</span>
<span class="cm"> *</span>
<span class="cm"> *		Clean and invalidate the specified virtual address range.</span>
<span class="cm"> *		- start  - virtual start address</span>
<span class="cm"> *		- end    - virtual end address</span>
<span class="cm"> */</span>

<span class="k">struct</span> <span class="n">cpu_cache_fns</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">flush_icache_all</span><span class="p">)(</span><span class="kt">void</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">flush_kern_all</span><span class="p">)(</span><span class="kt">void</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">flush_user_all</span><span class="p">)(</span><span class="kt">void</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">flush_user_range</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span><span class="p">);</span>

	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">coherent_kern_range</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span><span class="p">);</span>
	<span class="kt">int</span>  <span class="p">(</span><span class="o">*</span><span class="n">coherent_user_range</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">flush_kern_dcache_area</span><span class="p">)(</span><span class="kt">void</span> <span class="o">*</span><span class="p">,</span> <span class="kt">size_t</span><span class="p">);</span>

	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">dma_map_area</span><span class="p">)(</span><span class="k">const</span> <span class="kt">void</span> <span class="o">*</span><span class="p">,</span> <span class="kt">size_t</span><span class="p">,</span> <span class="kt">int</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">dma_unmap_area</span><span class="p">)(</span><span class="k">const</span> <span class="kt">void</span> <span class="o">*</span><span class="p">,</span> <span class="kt">size_t</span><span class="p">,</span> <span class="kt">int</span><span class="p">);</span>

	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">dma_flush_range</span><span class="p">)(</span><span class="k">const</span> <span class="kt">void</span> <span class="o">*</span><span class="p">,</span> <span class="k">const</span> <span class="kt">void</span> <span class="o">*</span><span class="p">);</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Select the calling method</span>
<span class="cm"> */</span>
<span class="cp">#ifdef MULTI_CACHE</span>

<span class="k">extern</span> <span class="k">struct</span> <span class="n">cpu_cache_fns</span> <span class="n">cpu_cache</span><span class="p">;</span>

<span class="cp">#define __cpuc_flush_icache_all		cpu_cache.flush_icache_all</span>
<span class="cp">#define __cpuc_flush_kern_all		cpu_cache.flush_kern_all</span>
<span class="cp">#define __cpuc_flush_user_all		cpu_cache.flush_user_all</span>
<span class="cp">#define __cpuc_flush_user_range		cpu_cache.flush_user_range</span>
<span class="cp">#define __cpuc_coherent_kern_range	cpu_cache.coherent_kern_range</span>
<span class="cp">#define __cpuc_coherent_user_range	cpu_cache.coherent_user_range</span>
<span class="cp">#define __cpuc_flush_dcache_area	cpu_cache.flush_kern_dcache_area</span>

<span class="cm">/*</span>
<span class="cm"> * These are private to the dma-mapping API.  Do not use directly.</span>
<span class="cm"> * Their sole purpose is to ensure that data held in the cache</span>
<span class="cm"> * is visible to DMA, or data written by DMA to system memory is</span>
<span class="cm"> * visible to the CPU.</span>
<span class="cm"> */</span>
<span class="cp">#define dmac_map_area			cpu_cache.dma_map_area</span>
<span class="cp">#define dmac_unmap_area			cpu_cache.dma_unmap_area</span>
<span class="cp">#define dmac_flush_range		cpu_cache.dma_flush_range</span>

<span class="cp">#else</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">__cpuc_flush_icache_all</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__cpuc_flush_kern_all</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__cpuc_flush_user_all</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__cpuc_flush_user_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__cpuc_coherent_kern_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">__cpuc_coherent_user_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__cpuc_flush_dcache_area</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">,</span> <span class="kt">size_t</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * These are private to the dma-mapping API.  Do not use directly.</span>
<span class="cm"> * Their sole purpose is to ensure that data held in the cache</span>
<span class="cm"> * is visible to DMA, or data written by DMA to system memory is</span>
<span class="cm"> * visible to the CPU.</span>
<span class="cm"> */</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">dmac_map_area</span><span class="p">(</span><span class="k">const</span> <span class="kt">void</span> <span class="o">*</span><span class="p">,</span> <span class="kt">size_t</span><span class="p">,</span> <span class="kt">int</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">dmac_unmap_area</span><span class="p">(</span><span class="k">const</span> <span class="kt">void</span> <span class="o">*</span><span class="p">,</span> <span class="kt">size_t</span><span class="p">,</span> <span class="kt">int</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">dmac_flush_range</span><span class="p">(</span><span class="k">const</span> <span class="kt">void</span> <span class="o">*</span><span class="p">,</span> <span class="k">const</span> <span class="kt">void</span> <span class="o">*</span><span class="p">);</span>

<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * Copy user data from/to a page which is mapped into a different</span>
<span class="cm"> * processes address space.  Really, we want to allow our &quot;user</span>
<span class="cm"> * space&quot; model to handle this.</span>
<span class="cm"> */</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">copy_to_user_page</span><span class="p">(</span><span class="k">struct</span> <span class="n">vm_area_struct</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">page</span> <span class="o">*</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">long</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="p">,</span> <span class="k">const</span> <span class="kt">void</span> <span class="o">*</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span><span class="p">);</span>
<span class="cp">#define copy_from_user_page(vma, page, vaddr, dst, src, len) \</span>
<span class="cp">	do {							\</span>
<span class="cp">		memcpy(dst, src, len);				\</span>
<span class="cp">	} while (0)</span>

<span class="cm">/*</span>
<span class="cm"> * Convert calls to our calling convention.</span>
<span class="cm"> */</span>

<span class="cm">/* Invalidate I-cache */</span>
<span class="cp">#define __flush_icache_all_generic()					\</span>
<span class="cp">	asm(&quot;mcr	p15, 0, %0, c7, c5, 0&quot;				\</span>
<span class="cp">	    : : &quot;r&quot; (0));</span>

<span class="cm">/* Invalidate I-cache inner shareable */</span>
<span class="cp">#define __flush_icache_all_v7_smp()					\</span>
<span class="cp">	asm(&quot;mcr	p15, 0, %0, c7, c1, 0&quot;				\</span>
<span class="cp">	    : : &quot;r&quot; (0));</span>

<span class="cm">/*</span>
<span class="cm"> * Optimized __flush_icache_all for the common cases. Note that UP ARMv7</span>
<span class="cm"> * will fall through to use __flush_icache_all_generic.</span>
<span class="cm"> */</span>
<span class="cp">#if (defined(CONFIG_CPU_V7) &amp;&amp; \</span>
<span class="cp">     (defined(CONFIG_CPU_V6) || defined(CONFIG_CPU_V6K))) || \</span>
<span class="cp">	defined(CONFIG_SMP_ON_UP)</span>
<span class="cp">#define __flush_icache_preferred	__cpuc_flush_icache_all</span>
<span class="cp">#elif __LINUX_ARM_ARCH__ &gt;= 7 &amp;&amp; defined(CONFIG_SMP)</span>
<span class="cp">#define __flush_icache_preferred	__flush_icache_all_v7_smp</span>
<span class="cp">#elif __LINUX_ARM_ARCH__ == 6 &amp;&amp; defined(CONFIG_ARM_ERRATA_411920)</span>
<span class="cp">#define __flush_icache_preferred	__cpuc_flush_icache_all</span>
<span class="cp">#else</span>
<span class="cp">#define __flush_icache_preferred	__flush_icache_all_generic</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">__flush_icache_all</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__flush_icache_preferred</span><span class="p">();</span>
<span class="p">}</span>

<span class="cp">#define flush_cache_all()		__cpuc_flush_kern_all()</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">vivt_flush_cache_mm</span><span class="p">(</span><span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">mm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpumask_test_cpu</span><span class="p">(</span><span class="n">smp_processor_id</span><span class="p">(),</span> <span class="n">mm_cpumask</span><span class="p">(</span><span class="n">mm</span><span class="p">)))</span>
		<span class="n">__cpuc_flush_user_all</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">vivt_flush_cache_range</span><span class="p">(</span><span class="k">struct</span> <span class="n">vm_area_struct</span> <span class="o">*</span><span class="n">vma</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpumask_test_cpu</span><span class="p">(</span><span class="n">smp_processor_id</span><span class="p">(),</span> <span class="n">mm_cpumask</span><span class="p">(</span><span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_mm</span><span class="p">)))</span>
		<span class="n">__cpuc_flush_user_range</span><span class="p">(</span><span class="n">start</span> <span class="o">&amp;</span> <span class="n">PAGE_MASK</span><span class="p">,</span> <span class="n">PAGE_ALIGN</span><span class="p">(</span><span class="n">end</span><span class="p">),</span>
					<span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">vivt_flush_cache_page</span><span class="p">(</span><span class="k">struct</span> <span class="n">vm_area_struct</span> <span class="o">*</span><span class="n">vma</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">user_addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pfn</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpumask_test_cpu</span><span class="p">(</span><span class="n">smp_processor_id</span><span class="p">(),</span> <span class="n">mm_cpumask</span><span class="p">(</span><span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_mm</span><span class="p">)))</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">user_addr</span> <span class="o">&amp;</span> <span class="n">PAGE_MASK</span><span class="p">;</span>
		<span class="n">__cpuc_flush_user_range</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">PAGE_SIZE</span><span class="p">,</span> <span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_flags</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cp">#ifndef CONFIG_CPU_CACHE_VIPT</span>
<span class="cp">#define flush_cache_mm(mm) \</span>
<span class="cp">		vivt_flush_cache_mm(mm)</span>
<span class="cp">#define flush_cache_range(vma,start,end) \</span>
<span class="cp">		vivt_flush_cache_range(vma,start,end)</span>
<span class="cp">#define flush_cache_page(vma,addr,pfn) \</span>
<span class="cp">		vivt_flush_cache_page(vma,addr,pfn)</span>
<span class="cp">#else</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">flush_cache_mm</span><span class="p">(</span><span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">mm</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">flush_cache_range</span><span class="p">(</span><span class="k">struct</span> <span class="n">vm_area_struct</span> <span class="o">*</span><span class="n">vma</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">flush_cache_page</span><span class="p">(</span><span class="k">struct</span> <span class="n">vm_area_struct</span> <span class="o">*</span><span class="n">vma</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">user_addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pfn</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="cp">#define flush_cache_dup_mm(mm) flush_cache_mm(mm)</span>

<span class="cm">/*</span>
<span class="cm"> * flush_cache_user_range is used when we want to ensure that the</span>
<span class="cm"> * Harvard caches are synchronised for the user space address range.</span>
<span class="cm"> * This is used for the ARM private sys_cacheflush system call.</span>
<span class="cm"> */</span>
<span class="cp">#define flush_cache_user_range(start,end) \</span>
<span class="cp">	__cpuc_coherent_user_range((start) &amp; PAGE_MASK, PAGE_ALIGN(end))</span>

<span class="cm">/*</span>
<span class="cm"> * Perform necessary cache operations to ensure that data previously</span>
<span class="cm"> * stored within this range of addresses can be executed by the CPU.</span>
<span class="cm"> */</span>
<span class="cp">#define flush_icache_range(s,e)		__cpuc_coherent_kern_range(s,e)</span>

<span class="cm">/*</span>
<span class="cm"> * Perform necessary cache operations to ensure that the TLB will</span>
<span class="cm"> * see data written in the specified area.</span>
<span class="cm"> */</span>
<span class="cp">#define clean_dcache_area(start,size)	cpu_dcache_clean_area(start, size)</span>

<span class="cm">/*</span>
<span class="cm"> * flush_dcache_page is used when the kernel has written to the page</span>
<span class="cm"> * cache page at virtual address page-&gt;virtual.</span>
<span class="cm"> *</span>
<span class="cm"> * If this page isn&#39;t mapped (ie, page_mapping == NULL), or it might</span>
<span class="cm"> * have userspace mappings, then we _must_ always clean + invalidate</span>
<span class="cm"> * the dcache entries associated with the kernel mapping.</span>
<span class="cm"> *</span>
<span class="cm"> * Otherwise we can defer the operation, and clean the cache when we are</span>
<span class="cm"> * about to change to user space.  This is the same method as used on SPARC64.</span>
<span class="cm"> * See update_mmu_cache for the user space part.</span>
<span class="cm"> */</span>
<span class="cp">#define ARCH_IMPLEMENTS_FLUSH_DCACHE_PAGE 1</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">flush_dcache_page</span><span class="p">(</span><span class="k">struct</span> <span class="n">page</span> <span class="o">*</span><span class="p">);</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">flush_kernel_vmap_range</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">addr</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">cache_is_vivt</span><span class="p">()</span> <span class="o">||</span> <span class="n">cache_is_vipt_aliasing</span><span class="p">()))</span>
	  <span class="n">__cpuc_flush_dcache_area</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="p">(</span><span class="kt">size_t</span><span class="p">)</span><span class="n">size</span><span class="p">);</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">invalidate_kernel_vmap_range</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">addr</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">cache_is_vivt</span><span class="p">()</span> <span class="o">||</span> <span class="n">cache_is_vipt_aliasing</span><span class="p">()))</span>
	  <span class="n">__cpuc_flush_dcache_area</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="p">(</span><span class="kt">size_t</span><span class="p">)</span><span class="n">size</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define ARCH_HAS_FLUSH_ANON_PAGE</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">flush_anon_page</span><span class="p">(</span><span class="k">struct</span> <span class="n">vm_area_struct</span> <span class="o">*</span><span class="n">vma</span><span class="p">,</span>
			 <span class="k">struct</span> <span class="n">page</span> <span class="o">*</span><span class="n">page</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vmaddr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">extern</span> <span class="kt">void</span> <span class="n">__flush_anon_page</span><span class="p">(</span><span class="k">struct</span> <span class="n">vm_area_struct</span> <span class="o">*</span><span class="n">vma</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">page</span> <span class="o">*</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">PageAnon</span><span class="p">(</span><span class="n">page</span><span class="p">))</span>
		<span class="n">__flush_anon_page</span><span class="p">(</span><span class="n">vma</span><span class="p">,</span> <span class="n">page</span><span class="p">,</span> <span class="n">vmaddr</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define ARCH_HAS_FLUSH_KERNEL_DCACHE_PAGE</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">flush_kernel_dcache_page</span><span class="p">(</span><span class="k">struct</span> <span class="n">page</span> <span class="o">*</span><span class="n">page</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="cp">#define flush_dcache_mmap_lock(mapping) \</span>
<span class="cp">	spin_lock_irq(&amp;(mapping)-&gt;tree_lock)</span>
<span class="cp">#define flush_dcache_mmap_unlock(mapping) \</span>
<span class="cp">	spin_unlock_irq(&amp;(mapping)-&gt;tree_lock)</span>

<span class="cp">#define flush_icache_user_range(vma,page,addr,len) \</span>
<span class="cp">	flush_dcache_page(page)</span>

<span class="cm">/*</span>
<span class="cm"> * We don&#39;t appear to need to do anything here.  In fact, if we did, we&#39;d</span>
<span class="cm"> * duplicate cache flushing elsewhere performed by flush_dcache_page().</span>
<span class="cm"> */</span>
<span class="cp">#define flush_icache_page(vma,page)	do { } while (0)</span>

<span class="cm">/*</span>
<span class="cm"> * flush_cache_vmap() is used when creating mappings (eg, via vmap,</span>
<span class="cm"> * vmalloc, ioremap etc) in kernel space for pages.  On non-VIPT</span>
<span class="cm"> * caches, since the direct-mappings of these pages may contain cached</span>
<span class="cm"> * data, we need to do a full cache flush to ensure that writebacks</span>
<span class="cm"> * don&#39;t corrupt data placed into these pages via the new mappings.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">flush_cache_vmap</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cache_is_vipt_nonaliasing</span><span class="p">())</span>
		<span class="n">flush_cache_all</span><span class="p">();</span>
	<span class="k">else</span>
		<span class="cm">/*</span>
<span class="cm">		 * set_pte_at() called from vmap_pte_range() does not</span>
<span class="cm">		 * have a DSB after cleaning the cache line.</span>
<span class="cm">		 */</span>
		<span class="n">dsb</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">flush_cache_vunmap</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cache_is_vipt_nonaliasing</span><span class="p">())</span>
		<span class="n">flush_cache_all</span><span class="p">();</span>
<span class="p">}</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
