
*** Running vivado
    with args -log design_test_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_test_1_wrapper.tcl -notrace



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Dec 17 17:00:01 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_test_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 553.793 ; gain = 239.234
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top design_test_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_ENC_AES_0_0/design_test_1_ENC_AES_0_0.dcp' for cell 'design_test_1_i/ENC_AES_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_Split_128_32_0_0/design_test_1_Split_128_32_0_0.dcp' for cell 'design_test_1_i/Split_128_32_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_4/design_test_1_axi_gpio_0_4.dcp' for cell 'design_test_1_i/axi_gpio_buttons'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_pt2_0/design_test_1_axi_gpio_pt2_0.dcp' for cell 'design_test_1_i/axi_gpio_ck0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_pt3_0/design_test_1_axi_gpio_pt3_0.dcp' for cell 'design_test_1_i/axi_gpio_ck1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_pt1_0/design_test_1_axi_gpio_pt1_0.dcp' for cell 'design_test_1_i/axi_gpio_ck2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_pt0_0/design_test_1_axi_gpio_pt0_0.dcp' for cell 'design_test_1_i/axi_gpio_ck3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_13/design_test_1_axi_gpio_0_13.dcp' for cell 'design_test_1_i/axi_gpio_ct0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_ct0_0/design_test_1_axi_gpio_ct0_0.dcp' for cell 'design_test_1_i/axi_gpio_ct1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_ct0_1/design_test_1_axi_gpio_ct0_1.dcp' for cell 'design_test_1_i/axi_gpio_ct2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_ct0_2/design_test_1_axi_gpio_ct0_2.dcp' for cell 'design_test_1_i/axi_gpio_ct3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_12/design_test_1_axi_gpio_0_12.dcp' for cell 'design_test_1_i/axi_gpio_done'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_6/design_test_1_axi_gpio_0_6.dcp' for cell 'design_test_1_i/axi_gpio_pt0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_7/design_test_1_axi_gpio_0_7.dcp' for cell 'design_test_1_i/axi_gpio_pt1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_8/design_test_1_axi_gpio_0_8.dcp' for cell 'design_test_1_i/axi_gpio_pt2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_9/design_test_1_axi_gpio_0_9.dcp' for cell 'design_test_1_i/axi_gpio_pt3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_10/design_test_1_axi_gpio_0_10.dcp' for cell 'design_test_1_i/axi_gpio_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_11/design_test_1_axi_gpio_0_11.dcp' for cell 'design_test_1_i/axi_gpio_start'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_5/design_test_1_axi_gpio_0_5.dcp' for cell 'design_test_1_i/axi_gpio_sws'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_processing_system7_0_1/design_test_1_processing_system7_0_1.dcp' for cell 'design_test_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_rst_ps7_0_50M_0/design_test_1_rst_ps7_0_50M_0.dcp' for cell 'design_test_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_tier2_xbar_0_0/design_test_1_tier2_xbar_0_0.dcp' for cell 'design_test_1_i/ps7_0_axi_periph/tier2_xbar_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_tier2_xbar_1_0/design_test_1_tier2_xbar_1_0.dcp' for cell 'design_test_1_i/ps7_0_axi_periph/tier2_xbar_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_tier2_xbar_2_0/design_test_1_tier2_xbar_2_0.dcp' for cell 'design_test_1_i/ps7_0_axi_periph/tier2_xbar_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_xbar_0/design_test_1_xbar_0.dcp' for cell 'design_test_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_auto_pc_0/design_test_1_auto_pc_0.dcp' for cell 'design_test_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.274 . Memory (MB): peak = 1082.133 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 404 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_rst_ps7_0_50M_0/design_test_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_test_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_rst_ps7_0_50M_0/design_test_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_test_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_rst_ps7_0_50M_0/design_test_1_rst_ps7_0_50M_0.xdc] for cell 'design_test_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_rst_ps7_0_50M_0/design_test_1_rst_ps7_0_50M_0.xdc] for cell 'design_test_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_processing_system7_0_1/design_test_1_processing_system7_0_1.xdc] for cell 'design_test_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_processing_system7_0_1/design_test_1_processing_system7_0_1.xdc] for cell 'design_test_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_4/design_test_1_axi_gpio_0_4_board.xdc] for cell 'design_test_1_i/axi_gpio_buttons/U0'
Finished Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_4/design_test_1_axi_gpio_0_4_board.xdc] for cell 'design_test_1_i/axi_gpio_buttons/U0'
Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_4/design_test_1_axi_gpio_0_4.xdc] for cell 'design_test_1_i/axi_gpio_buttons/U0'
Finished Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_4/design_test_1_axi_gpio_0_4.xdc] for cell 'design_test_1_i/axi_gpio_buttons/U0'
Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_5/design_test_1_axi_gpio_0_5_board.xdc] for cell 'design_test_1_i/axi_gpio_sws/U0'
Finished Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_5/design_test_1_axi_gpio_0_5_board.xdc] for cell 'design_test_1_i/axi_gpio_sws/U0'
Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_5/design_test_1_axi_gpio_0_5.xdc] for cell 'design_test_1_i/axi_gpio_sws/U0'
Finished Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_5/design_test_1_axi_gpio_0_5.xdc] for cell 'design_test_1_i/axi_gpio_sws/U0'
Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_6/design_test_1_axi_gpio_0_6_board.xdc] for cell 'design_test_1_i/axi_gpio_pt0/U0'
Finished Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_6/design_test_1_axi_gpio_0_6_board.xdc] for cell 'design_test_1_i/axi_gpio_pt0/U0'
Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_6/design_test_1_axi_gpio_0_6.xdc] for cell 'design_test_1_i/axi_gpio_pt0/U0'
Finished Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_6/design_test_1_axi_gpio_0_6.xdc] for cell 'design_test_1_i/axi_gpio_pt0/U0'
Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_7/design_test_1_axi_gpio_0_7_board.xdc] for cell 'design_test_1_i/axi_gpio_pt1/U0'
Finished Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_7/design_test_1_axi_gpio_0_7_board.xdc] for cell 'design_test_1_i/axi_gpio_pt1/U0'
Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_7/design_test_1_axi_gpio_0_7.xdc] for cell 'design_test_1_i/axi_gpio_pt1/U0'
Finished Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_7/design_test_1_axi_gpio_0_7.xdc] for cell 'design_test_1_i/axi_gpio_pt1/U0'
Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_8/design_test_1_axi_gpio_0_8_board.xdc] for cell 'design_test_1_i/axi_gpio_pt2/U0'
Finished Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_8/design_test_1_axi_gpio_0_8_board.xdc] for cell 'design_test_1_i/axi_gpio_pt2/U0'
Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_8/design_test_1_axi_gpio_0_8.xdc] for cell 'design_test_1_i/axi_gpio_pt2/U0'
Finished Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_8/design_test_1_axi_gpio_0_8.xdc] for cell 'design_test_1_i/axi_gpio_pt2/U0'
Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_9/design_test_1_axi_gpio_0_9_board.xdc] for cell 'design_test_1_i/axi_gpio_pt3/U0'
Finished Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_9/design_test_1_axi_gpio_0_9_board.xdc] for cell 'design_test_1_i/axi_gpio_pt3/U0'
Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_9/design_test_1_axi_gpio_0_9.xdc] for cell 'design_test_1_i/axi_gpio_pt3/U0'
Finished Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_9/design_test_1_axi_gpio_0_9.xdc] for cell 'design_test_1_i/axi_gpio_pt3/U0'
Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_pt0_0/design_test_1_axi_gpio_pt0_0_board.xdc] for cell 'design_test_1_i/axi_gpio_ck3/U0'
Finished Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_pt0_0/design_test_1_axi_gpio_pt0_0_board.xdc] for cell 'design_test_1_i/axi_gpio_ck3/U0'
Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_pt0_0/design_test_1_axi_gpio_pt0_0.xdc] for cell 'design_test_1_i/axi_gpio_ck3/U0'
Finished Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_pt0_0/design_test_1_axi_gpio_pt0_0.xdc] for cell 'design_test_1_i/axi_gpio_ck3/U0'
Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_pt1_0/design_test_1_axi_gpio_pt1_0_board.xdc] for cell 'design_test_1_i/axi_gpio_ck2/U0'
Finished Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_pt1_0/design_test_1_axi_gpio_pt1_0_board.xdc] for cell 'design_test_1_i/axi_gpio_ck2/U0'
Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_pt1_0/design_test_1_axi_gpio_pt1_0.xdc] for cell 'design_test_1_i/axi_gpio_ck2/U0'
Finished Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_pt1_0/design_test_1_axi_gpio_pt1_0.xdc] for cell 'design_test_1_i/axi_gpio_ck2/U0'
Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_pt2_0/design_test_1_axi_gpio_pt2_0_board.xdc] for cell 'design_test_1_i/axi_gpio_ck0/U0'
Finished Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_pt2_0/design_test_1_axi_gpio_pt2_0_board.xdc] for cell 'design_test_1_i/axi_gpio_ck0/U0'
Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_pt2_0/design_test_1_axi_gpio_pt2_0.xdc] for cell 'design_test_1_i/axi_gpio_ck0/U0'
Finished Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_pt2_0/design_test_1_axi_gpio_pt2_0.xdc] for cell 'design_test_1_i/axi_gpio_ck0/U0'
Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_pt3_0/design_test_1_axi_gpio_pt3_0_board.xdc] for cell 'design_test_1_i/axi_gpio_ck1/U0'
Finished Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_pt3_0/design_test_1_axi_gpio_pt3_0_board.xdc] for cell 'design_test_1_i/axi_gpio_ck1/U0'
Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_pt3_0/design_test_1_axi_gpio_pt3_0.xdc] for cell 'design_test_1_i/axi_gpio_ck1/U0'
Finished Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_pt3_0/design_test_1_axi_gpio_pt3_0.xdc] for cell 'design_test_1_i/axi_gpio_ck1/U0'
Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_10/design_test_1_axi_gpio_0_10_board.xdc] for cell 'design_test_1_i/axi_gpio_rst/U0'
Finished Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_10/design_test_1_axi_gpio_0_10_board.xdc] for cell 'design_test_1_i/axi_gpio_rst/U0'
Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_10/design_test_1_axi_gpio_0_10.xdc] for cell 'design_test_1_i/axi_gpio_rst/U0'
Finished Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_10/design_test_1_axi_gpio_0_10.xdc] for cell 'design_test_1_i/axi_gpio_rst/U0'
Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_11/design_test_1_axi_gpio_0_11_board.xdc] for cell 'design_test_1_i/axi_gpio_start/U0'
Finished Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_11/design_test_1_axi_gpio_0_11_board.xdc] for cell 'design_test_1_i/axi_gpio_start/U0'
Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_11/design_test_1_axi_gpio_0_11.xdc] for cell 'design_test_1_i/axi_gpio_start/U0'
Finished Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_11/design_test_1_axi_gpio_0_11.xdc] for cell 'design_test_1_i/axi_gpio_start/U0'
Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_12/design_test_1_axi_gpio_0_12_board.xdc] for cell 'design_test_1_i/axi_gpio_done/U0'
Finished Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_12/design_test_1_axi_gpio_0_12_board.xdc] for cell 'design_test_1_i/axi_gpio_done/U0'
Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_12/design_test_1_axi_gpio_0_12.xdc] for cell 'design_test_1_i/axi_gpio_done/U0'
Finished Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_12/design_test_1_axi_gpio_0_12.xdc] for cell 'design_test_1_i/axi_gpio_done/U0'
Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_13/design_test_1_axi_gpio_0_13_board.xdc] for cell 'design_test_1_i/axi_gpio_ct0/U0'
Finished Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_13/design_test_1_axi_gpio_0_13_board.xdc] for cell 'design_test_1_i/axi_gpio_ct0/U0'
Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_13/design_test_1_axi_gpio_0_13.xdc] for cell 'design_test_1_i/axi_gpio_ct0/U0'
Finished Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_0_13/design_test_1_axi_gpio_0_13.xdc] for cell 'design_test_1_i/axi_gpio_ct0/U0'
Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_ct0_0/design_test_1_axi_gpio_ct0_0_board.xdc] for cell 'design_test_1_i/axi_gpio_ct1/U0'
Finished Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_ct0_0/design_test_1_axi_gpio_ct0_0_board.xdc] for cell 'design_test_1_i/axi_gpio_ct1/U0'
Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_ct0_0/design_test_1_axi_gpio_ct0_0.xdc] for cell 'design_test_1_i/axi_gpio_ct1/U0'
Finished Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_ct0_0/design_test_1_axi_gpio_ct0_0.xdc] for cell 'design_test_1_i/axi_gpio_ct1/U0'
Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_ct0_1/design_test_1_axi_gpio_ct0_1_board.xdc] for cell 'design_test_1_i/axi_gpio_ct2/U0'
Finished Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_ct0_1/design_test_1_axi_gpio_ct0_1_board.xdc] for cell 'design_test_1_i/axi_gpio_ct2/U0'
Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_ct0_1/design_test_1_axi_gpio_ct0_1.xdc] for cell 'design_test_1_i/axi_gpio_ct2/U0'
Finished Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_ct0_1/design_test_1_axi_gpio_ct0_1.xdc] for cell 'design_test_1_i/axi_gpio_ct2/U0'
Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_ct0_2/design_test_1_axi_gpio_ct0_2_board.xdc] for cell 'design_test_1_i/axi_gpio_ct3/U0'
Finished Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_ct0_2/design_test_1_axi_gpio_ct0_2_board.xdc] for cell 'design_test_1_i/axi_gpio_ct3/U0'
Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_ct0_2/design_test_1_axi_gpio_ct0_2.xdc] for cell 'design_test_1_i/axi_gpio_ct3/U0'
Finished Parsing XDC File [c:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.gen/sources_1/bd/design_test_1/ip/design_test_1_axi_gpio_ct0_2/design_test_1_axi_gpio_ct0_2.xdc] for cell 'design_test_1_i/axi_gpio_ct3/U0'
Parsing XDC File [C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.srcs/constrs_1/new/constr_test.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.srcs/constrs_1/new/constr_test.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.srcs/constrs_1/new/constr_test.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.srcs/constrs_1/new/constr_test.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.srcs/constrs_1/new/constr_test.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.srcs/constrs_1/new/constr_test.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.srcs/constrs_1/new/constr_test.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.srcs/constrs_1/new/constr_test.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.srcs/constrs_1/new/constr_test.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.srcs/constrs_1/new/constr_test.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.srcs/constrs_1/new/constr_test.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.srcs/constrs_1/new/constr_test.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.srcs/constrs_1/new/constr_test.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.srcs/constrs_1/new/constr_test.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.srcs/constrs_1/new/constr_test.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.srcs/constrs_1/new/constr_test.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.srcs/constrs_1/new/constr_test.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.srcs/constrs_1/new/constr_test.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.srcs/constrs_1/new/constr_test.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.srcs/constrs_1/new/constr_test.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.srcs/constrs_1/new/constr_test.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.srcs/constrs_1/new/constr_test.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.srcs/constrs_1/new/constr_test.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.srcs/constrs_1/new/constr_test.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.srcs/constrs_1/new/constr_test.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.srcs/constrs_1/new/constr_test.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.srcs/constrs_1/new/constr_test.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx'. [C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.srcs/constrs_1/new/constr_test.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.srcs/constrs_1/new/constr_test.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx'. [C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.srcs/constrs_1/new/constr_test.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.srcs/constrs_1/new/constr_test.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.srcs/constrs_1/new/constr_test.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1253.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

37 Infos, 15 Warnings, 15 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1253.559 ; gain = 660.957
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.929 . Memory (MB): peak = 1289.266 ; gain = 35.707

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 194bdd4e2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1837.773 ; gain = 548.508

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 194bdd4e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2216.305 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 194bdd4e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2216.305 ; gain = 0.000
Phase 1 Initialization | Checksum: 194bdd4e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2216.305 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 194bdd4e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 2216.305 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 194bdd4e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 2216.305 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 194bdd4e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.174 . Memory (MB): peak = 2216.305 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 12658f204

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.367 . Memory (MB): peak = 2216.305 ; gain = 0.000
Retarget | Checksum: 12658f204
INFO: [Opt 31-389] Phase Retarget created 154 cells and removed 335 cells
INFO: [Opt 31-1021] In phase Retarget, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
Phase 4 Constant propagation | Checksum: 1c1b564f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.420 . Memory (MB): peak = 2216.305 ; gain = 0.000
Constant propagation | Checksum: 1c1b564f9
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 24 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 15956d65c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.733 . Memory (MB): peak = 2216.305 ; gain = 0.000
Sweep | Checksum: 15956d65c
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 151 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 15956d65c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.816 . Memory (MB): peak = 2216.305 ; gain = 0.000
BUFG optimization | Checksum: 15956d65c
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 15956d65c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.832 . Memory (MB): peak = 2216.305 ; gain = 0.000
Shift Register Optimization | Checksum: 15956d65c
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 20539f034

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.866 . Memory (MB): peak = 2216.305 ; gain = 0.000
Post Processing Netlist | Checksum: 20539f034
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1a24fd268

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2216.305 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2216.305 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1a24fd268

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2216.305 ; gain = 0.000
Phase 9 Finalization | Checksum: 1a24fd268

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2216.305 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             154  |             335  |                                              8  |
|  Constant propagation         |               2  |              24  |                                              0  |
|  Sweep                        |               0  |             151  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1a24fd268

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2216.305 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1a24fd268

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2289.410 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1a24fd268

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2289.410 ; gain = 73.105

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a24fd268

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2289.410 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2289.410 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1a24fd268

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2289.410 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 15 Warnings, 15 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2289.410 ; gain = 1035.852
INFO: [Vivado 12-24828] Executing command : report_drc -file design_test_1_wrapper_drc_opted.rpt -pb design_test_1_wrapper_drc_opted.pb -rpx design_test_1_wrapper_drc_opted.rpx
Command: report_drc -file design_test_1_wrapper_drc_opted.rpt -pb design_test_1_wrapper_drc_opted.pb -rpx design_test_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.runs/impl_1/design_test_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2289.410 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2289.410 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2289.410 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2289.410 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2289.410 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2289.410 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.097 . Memory (MB): peak = 2289.410 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.runs/impl_1/design_test_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2289.410 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11442735f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2289.410 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2289.410 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12da1076a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.842 . Memory (MB): peak = 2289.410 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19a6741e2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2289.410 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19a6741e2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2289.410 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 19a6741e2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2289.410 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1feada5d7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2289.410 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18e46d90b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2289.410 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 18e46d90b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2289.410 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1edb21826

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2289.410 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 293 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 115 nets or LUTs. Breaked 0 LUT, combined 115 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2289.410 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            115  |                   115  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            115  |                   115  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 21163c6fd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2289.410 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1b415b3e7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2289.410 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1b415b3e7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2289.410 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b24cfda3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2289.410 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2502829ac

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2289.410 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 229dc3075

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2289.410 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f66101b2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2289.410 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 100d9a9f9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2289.410 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 170dcb257

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2289.410 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e3675f14

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2289.410 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1e3675f14

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2289.410 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2008de37a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=10.460 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ef5a2b4f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.213 . Memory (MB): peak = 2289.410 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1a9ab6e88

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.253 . Memory (MB): peak = 2289.410 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2008de37a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2289.410 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.460. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1dbe79b3c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2289.410 ; gain = 0.000

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2289.410 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1dbe79b3c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2289.410 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1dbe79b3c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2289.410 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1dbe79b3c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2289.410 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1dbe79b3c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2289.410 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2289.410 ; gain = 0.000

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2289.410 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e12ff0bf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2289.410 ; gain = 0.000
Ending Placer Task | Checksum: 120e66502

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2289.410 ; gain = 0.000
96 Infos, 15 Warnings, 15 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2289.410 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file design_test_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2289.410 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_test_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2289.410 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_test_1_wrapper_utilization_placed.rpt -pb design_test_1_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2289.410 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.435 . Memory (MB): peak = 2289.410 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2289.410 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2289.410 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2289.410 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2289.410 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.497 . Memory (MB): peak = 2289.410 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.runs/impl_1/design_test_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.730 . Memory (MB): peak = 2289.410 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 10.460 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 15 Warnings, 15 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2289.410 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.431 . Memory (MB): peak = 2289.410 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2289.410 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2289.410 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2289.410 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2289.410 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.492 . Memory (MB): peak = 2289.410 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.runs/impl_1/design_test_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8947a444 ConstDB: 0 ShapeSum: 81a54dce RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 7f91e43 | NumContArr: 3a579e3c | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1c7a2b1b9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2410.941 ; gain = 120.379

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1c7a2b1b9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2410.941 ; gain = 120.379

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1c7a2b1b9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2410.941 ; gain = 120.379
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1dbaafa69

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2469.328 ; gain = 178.766
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.674 | TNS=0.000  | WHS=-0.188 | THS=-106.376|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6388
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6388
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 212e14203

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2478.156 ; gain = 187.594

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 212e14203

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2478.156 ; gain = 187.594

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 24a4324e5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2478.156 ; gain = 187.594
Phase 4 Initial Routing | Checksum: 24a4324e5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2478.156 ; gain = 187.594

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 525
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.467  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2496243d0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 2478.156 ; gain = 187.594

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.467  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 27e6bb119

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 2478.156 ; gain = 187.594
Phase 5 Rip-up And Reroute | Checksum: 27e6bb119

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 2478.156 ; gain = 187.594

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 27e6bb119

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 2478.156 ; gain = 187.594

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 27e6bb119

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 2478.156 ; gain = 187.594
Phase 6 Delay and Skew Optimization | Checksum: 27e6bb119

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 2478.156 ; gain = 187.594

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.481  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1b3ad32ff

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 2478.156 ; gain = 187.594
Phase 7 Post Hold Fix | Checksum: 1b3ad32ff

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 2478.156 ; gain = 187.594

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.24904 %
  Global Horizontal Routing Utilization  = 1.37728 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1b3ad32ff

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 2478.156 ; gain = 187.594

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1b3ad32ff

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 2478.156 ; gain = 187.594

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 22a0b6c81

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 2478.156 ; gain = 187.594

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 22a0b6c81

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 2478.156 ; gain = 187.594

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.481  | TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 22a0b6c81

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 2478.156 ; gain = 187.594
Total Elapsed time in route_design: 23.531 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 16c0f1613

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 2478.156 ; gain = 187.594
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16c0f1613

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 2478.156 ; gain = 187.594

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 15 Warnings, 15 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 2478.156 ; gain = 188.746
INFO: [Vivado 12-24828] Executing command : report_drc -file design_test_1_wrapper_drc_routed.rpt -pb design_test_1_wrapper_drc_routed.pb -rpx design_test_1_wrapper_drc_routed.rpx
Command: report_drc -file design_test_1_wrapper_drc_routed.rpt -pb design_test_1_wrapper_drc_routed.pb -rpx design_test_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.runs/impl_1/design_test_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_test_1_wrapper_methodology_drc_routed.rpt -pb design_test_1_wrapper_methodology_drc_routed.pb -rpx design_test_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_test_1_wrapper_methodology_drc_routed.rpt -pb design_test_1_wrapper_methodology_drc_routed.pb -rpx design_test_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.runs/impl_1/design_test_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_test_1_wrapper_timing_summary_routed.rpt -pb design_test_1_wrapper_timing_summary_routed.pb -rpx design_test_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_test_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_test_1_wrapper_route_status.rpt -pb design_test_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file design_test_1_wrapper_power_routed.rpt -pb design_test_1_wrapper_power_summary_routed.pb -rpx design_test_1_wrapper_power_routed.rpx
Command: report_power -file design_test_1_wrapper_power_routed.rpt -pb design_test_1_wrapper_power_summary_routed.pb -rpx design_test_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
139 Infos, 15 Warnings, 15 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_test_1_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_test_1_wrapper_bus_skew_routed.rpt -pb design_test_1_wrapper_bus_skew_routed.pb -rpx design_test_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2478.156 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2478.156 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.453 . Memory (MB): peak = 2478.156 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2478.156 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 2478.156 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2478.156 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2478.156 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.563 . Memory (MB): peak = 2478.156 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/innfe/Proiect_SSC/AES_Encrypted_HoneyPot/AES_Encrypted_HoneyPot.runs/impl_1/design_test_1_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force design_test_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_test_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
154 Infos, 17 Warnings, 15 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2944.633 ; gain = 466.477
INFO: [Common 17-206] Exiting Vivado at Tue Dec 17 17:01:43 2024...
