
****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tmp/build.tcl.Vsj3rl
# exec rm -rf .Xil .gen .srcs
# set_param board.repoPaths /home/builder/.Xilinx/Vivado/2022.1/xhub/board_store/xilinx_board_store
# xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
# xhub::install [xhub::get_xitems digilentinc.com:xilinx_board_store:nexys4_ddr:1.1]
INFO: [xhubtcl 76-61] The object 'digilentinc.com:xilinx_board_store:nexys4_ddr:1.1' is already installed, to update use xhub::update command.
# set_part xc7a100tcsg324-1
INFO: [Coretcl 2-1500] The part has been set to 'xc7a100tcsg324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
# read_xdc /tmp/tmp.JiCl4k/xdc/top_level.xdc
# import_ip /tmp/tmp.JiCl4k/ip/xadc_wiz_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
# read_verilog -sv /tmp/tmp.JiCl4k/src/scale2.sv
# read_verilog -sv /tmp/tmp.JiCl4k/src/clk_wiz_lab3.v
# read_verilog -sv /tmp/tmp.JiCl4k/src/mirror.sv
# read_verilog -sv /tmp/tmp.JiCl4k/src/convolution.sv
# read_verilog -sv /tmp/tmp.JiCl4k/src/clk_wiz_0_clk_wiz.v
# read_verilog -sv /tmp/tmp.JiCl4k/src/top_level.sv
# read_verilog -sv /tmp/tmp.JiCl4k/src/reverse_bit_order.sv
# read_verilog -sv /tmp/tmp.JiCl4k/src/ethernet_clk_wiz.sv
# read_verilog -sv /tmp/tmp.JiCl4k/src/divider.sv
# read_verilog -sv /tmp/tmp.JiCl4k/src/crc32.sv
# read_verilog -sv /tmp/tmp.JiCl4k/src/rgb_to_ycrcb.sv
# read_verilog -sv /tmp/tmp.JiCl4k/src/vga_mux.sv
# read_verilog -sv /tmp/tmp.JiCl4k/src/rotate2.sv
# read_verilog -sv /tmp/tmp.JiCl4k/src/camera_clk_wiz.v
# read_verilog -sv /tmp/tmp.JiCl4k/src/xadc_wiz_0.v
# read_verilog -sv /tmp/tmp.JiCl4k/src/threshold.sv
# read_verilog -sv /tmp/tmp.JiCl4k/src/mirror2.sv
# read_verilog -sv /tmp/tmp.JiCl4k/src/camera.sv
# read_verilog -sv /tmp/tmp.JiCl4k/src/xilinx_true_dual_port_read_first_2_clock_ram.v
# read_verilog -sv /tmp/tmp.JiCl4k/src/kernels.sv
# read_verilog -sv /tmp/tmp.JiCl4k/src/buffer.sv
# read_verilog -sv /tmp/tmp.JiCl4k/src/eth_packer.sv
# read_verilog -sv /tmp/tmp.JiCl4k/src/image_sprite.sv
# read_verilog -sv /tmp/tmp.JiCl4k/src/filter.sv
# read_verilog -sv /tmp/tmp.JiCl4k/src/iverilog_hack.svh
# read_verilog -sv /tmp/tmp.JiCl4k/src/xilinx_true_dual_port_read_first_1_clock_ram.v
# read_verilog -sv /tmp/tmp.JiCl4k/src/rotate.sv
# read_verilog -sv /tmp/tmp.JiCl4k/src/vga.sv
# read_verilog -sv /tmp/tmp.JiCl4k/src/center_of_mass.sv
# read_verilog -sv /tmp/tmp.JiCl4k/src/compare.sv
# read_verilog -sv /tmp/tmp.JiCl4k/src/scale.sv
# read_verilog -sv /tmp/tmp.JiCl4k/src/recover.sv
# generate_target all [get_ips]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xadc_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xadc_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xadc_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'xadc_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xadc_wiz_0'...
# synth_ip [get_ips]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top xadc_wiz_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 275482
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2633.996 ; gain = 0.000 ; free physical = 320 ; free virtual = 6681
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [/home/builder/.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.v:50]
INFO: [Synth 8-6157] synthesizing module 'XADC' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:110146]
	Parameter INIT_40 bound to: 16'b0000000000010011 
	Parameter INIT_41 bound to: 16'b0011000110101111 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_48 bound to: 16'b0000000100000000 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-6155] done synthesizing module 'XADC' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:110146]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (0#1) [/home/builder/.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.v:50]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2633.996 ; gain = 0.000 ; free physical = 1425 ; free virtual = 7787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2633.996 ; gain = 0.000 ; free physical = 1425 ; free virtual = 7786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2633.996 ; gain = 0.000 ; free physical = 1425 ; free virtual = 7786
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.996 ; gain = 0.000 ; free physical = 1417 ; free virtual = 7778
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/builder/.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/builder/.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1346 ; free virtual = 7707
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1346 ; free virtual = 7707
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2698.027 ; gain = 64.031 ; free physical = 1401 ; free virtual = 7762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2698.027 ; gain = 64.031 ; free physical = 1401 ; free virtual = 7762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2698.027 ; gain = 64.031 ; free physical = 1401 ; free virtual = 7762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2698.027 ; gain = 64.031 ; free physical = 1402 ; free virtual = 7764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2698.027 ; gain = 64.031 ; free physical = 1397 ; free virtual = 7762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2698.027 ; gain = 64.031 ; free physical = 1281 ; free virtual = 7646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2698.027 ; gain = 64.031 ; free physical = 1281 ; free virtual = 7646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2698.027 ; gain = 64.031 ; free physical = 1280 ; free virtual = 7646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2698.027 ; gain = 64.031 ; free physical = 1281 ; free virtual = 7646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2698.027 ; gain = 64.031 ; free physical = 1281 ; free virtual = 7646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2698.027 ; gain = 64.031 ; free physical = 1281 ; free virtual = 7646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2698.027 ; gain = 64.031 ; free physical = 1281 ; free virtual = 7646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2698.027 ; gain = 64.031 ; free physical = 1281 ; free virtual = 7646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2698.027 ; gain = 64.031 ; free physical = 1281 ; free virtual = 7646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |XADC |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2698.027 ; gain = 64.031 ; free physical = 1281 ; free virtual = 7646
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1331 ; free virtual = 7697
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2698.027 ; gain = 64.031 ; free physical = 1331 ; free virtual = 7697
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1325 ; free virtual = 7690
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/builder/.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/builder/.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1363 ; free virtual = 7728
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 557868e3
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2698.027 ; gain = 64.031 ; free physical = 1566 ; free virtual = 7931
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/builder/.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2706.031 ; gain = 72.035 ; free physical = 1644 ; free virtual = 8006
# synth_design -top top_level -part xc7a100tcsg324-1
Command: synth_design -top top_level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'xadc_wiz_0' [./.Xil/Vivado-275384-EECS-DIGITAL-06/realtime/xadc_wiz_0_stub.v:23]
INFO: [Synth 8-9937] previous definition of design element 'xadc_wiz_0' is here [/tmp/tmp.JiCl4k/src/xadc_wiz_0.v:200]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2714.035 ; gain = 0.000 ; free physical = 223 ; free virtual = 6584
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/tmp/tmp.JiCl4k/src/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [/tmp/tmp.JiCl4k/src/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.750000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 19.500000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 15 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (0#1) [/tmp/tmp.JiCl4k/src/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'camera' [/tmp/tmp.JiCl4k/src/camera.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.JiCl4k/src/camera.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'camera' (0#1) [/tmp/tmp.JiCl4k/src/camera.sv:4]
INFO: [Synth 8-6157] synthesizing module 'recover' [/tmp/tmp.JiCl4k/src/recover.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'recover' (0#1) [/tmp/tmp.JiCl4k/src/recover.sv:2]
INFO: [Synth 8-6157] synthesizing module 'filter' [/tmp/tmp.JiCl4k/src/filter.sv:2]
INFO: [Synth 8-6157] synthesizing module 'buffer' [/tmp/tmp.JiCl4k/src/buffer.sv:5]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' [/tmp/tmp.JiCl4k/src/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 320 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' (0#1) [/tmp/tmp.JiCl4k/src/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/tmp/tmp.JiCl4k/src/buffer.sv:141]
WARNING: [Synth 8-689] width (11) of port connection 'addrb' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/tmp/tmp.JiCl4k/src/buffer.sv:142]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/tmp/tmp.JiCl4k/src/buffer.sv:163]
WARNING: [Synth 8-689] width (11) of port connection 'addrb' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/tmp/tmp.JiCl4k/src/buffer.sv:164]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/tmp/tmp.JiCl4k/src/buffer.sv:185]
WARNING: [Synth 8-689] width (11) of port connection 'addrb' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/tmp/tmp.JiCl4k/src/buffer.sv:186]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/tmp/tmp.JiCl4k/src/buffer.sv:207]
WARNING: [Synth 8-689] width (11) of port connection 'addrb' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/tmp/tmp.JiCl4k/src/buffer.sv:208]
INFO: [Synth 8-6155] done synthesizing module 'buffer' (0#1) [/tmp/tmp.JiCl4k/src/buffer.sv:5]
INFO: [Synth 8-6157] synthesizing module 'convolution' [/tmp/tmp.JiCl4k/src/convolution.sv:4]
INFO: [Synth 8-6157] synthesizing module 'kernels' [/tmp/tmp.JiCl4k/src/kernels.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'kernels' (0#1) [/tmp/tmp.JiCl4k/src/kernels.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'convolution' (0#1) [/tmp/tmp.JiCl4k/src/convolution.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'filter' (0#1) [/tmp/tmp.JiCl4k/src/filter.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rgb_to_ycrcb' [/tmp/tmp.JiCl4k/src/rgb_to_ycrcb.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'rgb_to_ycrcb' (0#1) [/tmp/tmp.JiCl4k/src/rgb_to_ycrcb.sv:59]
INFO: [Synth 8-6157] synthesizing module 'threshold' [/tmp/tmp.JiCl4k/src/threshold.sv:1]
INFO: [Synth 8-226] default block is never used [/tmp/tmp.JiCl4k/src/threshold.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'threshold' (0#1) [/tmp/tmp.JiCl4k/src/threshold.sv:1]
INFO: [Synth 8-6157] synthesizing module 'center_of_mass' [/tmp/tmp.JiCl4k/src/center_of_mass.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.JiCl4k/src/center_of_mass.sv:59]
INFO: [Synth 8-6157] synthesizing module 'divider' [/tmp/tmp.JiCl4k/src/divider.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [/tmp/tmp.JiCl4k/src/divider.sv:4]
WARNING: [Synth 8-689] width (11) of port connection 'quotient_out' does not match port width (32) of module 'divider' [/tmp/tmp.JiCl4k/src/center_of_mass.sv:114]
WARNING: [Synth 8-689] width (10) of port connection 'quotient_out' does not match port width (32) of module 'divider' [/tmp/tmp.JiCl4k/src/center_of_mass.sv:127]
INFO: [Synth 8-6155] done synthesizing module 'center_of_mass' (0#1) [/tmp/tmp.JiCl4k/src/center_of_mass.sv:4]
INFO: [Synth 8-6157] synthesizing module 'compare' [/tmp/tmp.JiCl4k/src/compare.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'compare' (0#1) [/tmp/tmp.JiCl4k/src/compare.sv:4]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [/tmp/tmp.JiCl4k/src/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 76800 - type: integer 
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [/tmp/tmp.JiCl4k/src/xilinx_true_dual_port_read_first_2_clock_ram.v:55]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [/tmp/tmp.JiCl4k/src/xilinx_true_dual_port_read_first_2_clock_ram.v:61]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [/tmp/tmp.JiCl4k/src/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
INFO: [Synth 8-6157] synthesizing module 'vga' [/tmp/tmp.JiCl4k/src/vga.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'vga' (0#1) [/tmp/tmp.JiCl4k/src/vga.sv:18]
INFO: [Synth 8-6157] synthesizing module 'mirror2' [/tmp/tmp.JiCl4k/src/mirror2.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'mirror2' (0#1) [/tmp/tmp.JiCl4k/src/mirror2.sv:4]
INFO: [Synth 8-6157] synthesizing module 'scale2' [/tmp/tmp.JiCl4k/src/scale2.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'scale2' (0#1) [/tmp/tmp.JiCl4k/src/scale2.sv:4]
INFO: [Synth 8-6157] synthesizing module 'vga_mux' [/tmp/tmp.JiCl4k/src/vga_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_mux' (0#1) [/tmp/tmp.JiCl4k/src/vga_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/tmp/tmp.JiCl4k/src/top_level.sv:4]
WARNING: [Synth 8-5856] 3D RAM coeffs_i_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  coeffs_i_reg 
WARNING: [Synth 8-5856] 3D RAM cached_pixels_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  cached_pixels_reg 
WARNING: [Synth 8-5856] 3D RAM pixels_red_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  pixels_red_reg 
WARNING: [Synth 8-5856] 3D RAM pixels_green_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  pixels_green_reg 
WARNING: [Synth 8-5856] 3D RAM pixels_blue_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  pixels_blue_reg 
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/tmp/tmp.JiCl4k/src/convolution.sv:51]
WARNING: [Synth 8-6014] Unused sequential element x_com_current_reg was removed.  [/tmp/tmp.JiCl4k/src/compare.sv:81]
WARNING: [Synth 8-6014] Unused sequential element y_com_current_reg was removed.  [/tmp/tmp.JiCl4k/src/compare.sv:82]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[7] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:115]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[6] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:115]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[5] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:115]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[4] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:115]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[3] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:115]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[2] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:115]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[1] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:115]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[0] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:115]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[7] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:116]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[6] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:116]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[5] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:116]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[4] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:116]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[3] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:116]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[2] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:116]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[1] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:116]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[0] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:116]
WARNING: [Synth 8-6014] Unused sequential element blank_pipe_reg[7] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:117]
WARNING: [Synth 8-6014] Unused sequential element blank_pipe_reg[6] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:117]
WARNING: [Synth 8-6014] Unused sequential element blank_pipe_reg[5] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:117]
WARNING: [Synth 8-6014] Unused sequential element blank_pipe_reg[4] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:117]
WARNING: [Synth 8-6014] Unused sequential element blank_pipe_reg[3] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:117]
WARNING: [Synth 8-6014] Unused sequential element blank_pipe_reg[2] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:117]
WARNING: [Synth 8-6014] Unused sequential element blank_pipe_reg[1] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:117]
WARNING: [Synth 8-6014] Unused sequential element blank_pipe_reg[0] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:117]
WARNING: [Synth 8-6014] Unused sequential element hsync_pipe_reg[7] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:118]
WARNING: [Synth 8-6014] Unused sequential element hsync_pipe_reg[6] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:118]
WARNING: [Synth 8-6014] Unused sequential element hsync_pipe_reg[5] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:118]
WARNING: [Synth 8-6014] Unused sequential element hsync_pipe_reg[4] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:118]
WARNING: [Synth 8-6014] Unused sequential element hsync_pipe_reg[3] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:118]
WARNING: [Synth 8-6014] Unused sequential element vsync_pipe_reg[7] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:119]
WARNING: [Synth 8-6014] Unused sequential element vsync_pipe_reg[6] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:119]
WARNING: [Synth 8-6014] Unused sequential element vsync_pipe_reg[5] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:119]
WARNING: [Synth 8-6014] Unused sequential element vsync_pipe_reg[4] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:119]
WARNING: [Synth 8-6014] Unused sequential element vsync_pipe_reg[3] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:119]
WARNING: [Synth 8-6014] Unused sequential element mux_pixel_pipe_reg was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:120]
WARNING: [Synth 8-6014] Unused sequential element pixel_data_rec_pipe_reg[3] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:121]
WARNING: [Synth 8-6014] Unused sequential element hcount_rec_pipe_reg[3] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:122]
WARNING: [Synth 8-6014] Unused sequential element vcount_rec_pipe_reg[3] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:123]
WARNING: [Synth 8-6014] Unused sequential element data_valid_rec_pipe_reg[3] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:124]
WARNING: [Synth 8-6014] Unused sequential element data_valid_rec_pipe_reg[2] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:124]
WARNING: [Synth 8-6014] Unused sequential element data_valid_rec_pipe_reg[1] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:124]
WARNING: [Synth 8-6014] Unused sequential element data_valid_rec_pipe_reg[0] was removed.  [/tmp/tmp.JiCl4k/src/top_level.sv:124]
WARNING: [Synth 8-7129] Port mirror_in in module mirror2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cam_clk_in in module recover is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2729.066 ; gain = 15.031 ; free physical = 1265 ; free virtual = 7628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2737.973 ; gain = 23.938 ; free physical = 1265 ; free virtual = 7628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2737.973 ; gain = 23.938 ; free physical = 1265 ; free virtual = 7628
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2737.973 ; gain = 0.000 ; free physical = 1261 ; free virtual = 7623
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/tmp.JiCl4k/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'eth_rstn'. [/tmp/tmp.JiCl4k/xdc/top_level.xdc:240]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.JiCl4k/xdc/top_level.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_crsdv'. [/tmp/tmp.JiCl4k/xdc/top_level.xdc:241]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.JiCl4k/xdc/top_level.xdc:241]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxd[0]'. [/tmp/tmp.JiCl4k/xdc/top_level.xdc:243]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.JiCl4k/xdc/top_level.xdc:243]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxd[1]'. [/tmp/tmp.JiCl4k/xdc/top_level.xdc:244]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.JiCl4k/xdc/top_level.xdc:244]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txen'. [/tmp/tmp.JiCl4k/xdc/top_level.xdc:245]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.JiCl4k/xdc/top_level.xdc:245]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[0]'. [/tmp/tmp.JiCl4k/xdc/top_level.xdc:246]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.JiCl4k/xdc/top_level.xdc:246]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[1]'. [/tmp/tmp.JiCl4k/xdc/top_level.xdc:247]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.JiCl4k/xdc/top_level.xdc:247]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_refclk'. [/tmp/tmp.JiCl4k/xdc/top_level.xdc:248]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.JiCl4k/xdc/top_level.xdc:248]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/tmp/tmp.JiCl4k/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.JiCl4k/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2890.719 ; gain = 0.000 ; free physical = 1193 ; free virtual = 7555
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2890.719 ; gain = 0.000 ; free physical = 1193 ; free virtual = 7555
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2890.719 ; gain = 176.684 ; free physical = 1281 ; free virtual = 7643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2890.719 ; gain = 176.684 ; free physical = 1281 ; free virtual = 7643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2890.719 ; gain = 176.684 ; free physical = 1281 ; free virtual = 7643
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'camera'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'center_of_mass'
INFO: [Synth 8-802] inferred FSM for state register 'inner_state_reg' in module 'compare'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        WAIT_FRAME_START |                                0 |                               00
             ROW_CAPTURE |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'sequential' in module 'camera'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_1_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SUMMING |                              000 |                              000
            INITIALIZING |                              001 |                              001
                 WAITING |                              010 |                              010
               RETURNING |                              011 |                              011
              RESTARTING |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'center_of_mass'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               CALCULATE |                              000 |                              000
                   CHECK |                              001 |                              001
                   WAIT1 |                              010 |                              010
                 RECEIVE |                              011 |                              011
                   STORE |                              100 |                              100
                   WAIT2 |                              101 |                              101
                 VGAREAD |                              110 |                              110
                   WAIT3 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inner_state_reg' using encoding 'sequential' in module 'compare'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2890.719 ; gain = 176.684 ; free physical = 1277 ; free virtual = 7641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   29 Bit       Adders := 2     
	   4 Input   22 Bit       Adders := 2     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 8     
	   9 Input   16 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 6     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               29 Bit    Registers := 2     
	               22 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               17 Bit    Registers := 11    
	               16 Bit    Registers := 31    
	               11 Bit    Registers := 13    
	               10 Bit    Registers := 17    
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 18    
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 38    
+---RAMs : 
	             600K Bit	(76800 X 8 bit)          RAMs := 1     
	               5K Bit	(320 X 16 bit)          RAMs := 4     
+---Muxes : 
	   5 Input   29 Bit        Muxes := 2     
	   5 Input   20 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 21    
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 11    
	   6 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 6     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 54    
	   3 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP yb_reg, operation Mode is: (A*(B:0x74))'.
DSP Report: register yb_reg is absorbed into DSP yb_reg.
DSP Report: operator yb0 is absorbed into DSP yb_reg.
DSP Report: Generating DSP y10, operation Mode is: PCIN+(A*(B:0x132))'.
DSP Report: register yr_reg is absorbed into DSP y10.
DSP Report: operator y10 is absorbed into DSP y10.
DSP Report: operator yr0 is absorbed into DSP y10.
DSP Report: Generating DSP y1_reg, operation Mode is: (PCIN+((A:0x259)*B)')'.
DSP Report: register y1_reg is absorbed into DSP y1_reg.
DSP Report: register yg_reg is absorbed into DSP y1_reg.
DSP Report: operator y10 is absorbed into DSP y1_reg.
DSP Report: operator yg0 is absorbed into DSP y1_reg.
DSP Report: Generating DSP crg_reg, operation Mode is: (A*(B:0x1ad))'.
DSP Report: register crg_reg is absorbed into DSP crg_reg.
DSP Report: operator crg0 is absorbed into DSP crg_reg.
DSP Report: Generating DSP crb_reg, operation Mode is: (A*(B:0x53))'.
DSP Report: register crb_reg is absorbed into DSP crb_reg.
DSP Report: operator crb0 is absorbed into DSP crb_reg.
DSP Report: Generating DSP cbr_reg, operation Mode is: (A*(B:0xad))'.
DSP Report: register cbr_reg is absorbed into DSP cbr_reg.
DSP Report: operator cbr0 is absorbed into DSP cbr_reg.
DSP Report: Generating DSP cbg_reg, operation Mode is: (A*(B:0x153))'.
DSP Report: register cbg_reg is absorbed into DSP cbg_reg.
DSP Report: operator cbg0 is absorbed into DSP cbg_reg.
DSP Report: Generating DSP pixel_addr_forbram_reg, operation Mode is: C+A*(B:0x140).
DSP Report: register pixel_addr_forbram_reg is absorbed into DSP pixel_addr_forbram_reg.
DSP Report: operator pixel_addr_forbram0 is absorbed into DSP pixel_addr_forbram_reg.
DSP Report: operator pixel_addr_forbram1 is absorbed into DSP pixel_addr_forbram_reg.
DSP Report: Generating DSP com_address_reg, operation Mode is: C+A*(B:0x140).
DSP Report: register com_address_reg is absorbed into DSP com_address_reg.
DSP Report: operator com_address0 is absorbed into DSP com_address_reg.
DSP Report: operator com_address1 is absorbed into DSP com_address_reg.
DSP Report: Generating DSP mirror2_m/pixel_addr_out0, operation Mode is: (C:0x140)+(D+A)*(B:0x140).
DSP Report: register mirror2_m/vcount_temp_reg is absorbed into DSP mirror2_m/pixel_addr_out0.
DSP Report: operator mirror2_m/vcount_temp0 is absorbed into DSP mirror2_m/pixel_addr_out0.
DSP Report: operator mirror2_m/pixel_addr_out0 is absorbed into DSP mirror2_m/pixel_addr_out0.
DSP Report: operator mirror2_m/pixel_addr_out1 is absorbed into DSP mirror2_m/pixel_addr_out0.
WARNING: [Synth 8-7129] Port cam_clk_in in module recover is either unconnected or has no load
CRITICAL WARNING: [Synth 8-5796] RAM (gaussian_filter/i_0) has conflicting writes using multiple ports with same address
INFO: [Synth 8-3971] The signal "gaussian_filter/mbuff/line_0/BRAM_reg" was recognized as a true dual port RAM template.
CRITICAL WARNING: [Synth 8-5796] RAM (gaussian_filter/i_1) has conflicting writes using multiple ports with same address
INFO: [Synth 8-3971] The signal "gaussian_filter/mbuff/line_1/BRAM_reg" was recognized as a true dual port RAM template.
CRITICAL WARNING: [Synth 8-5796] RAM (gaussian_filter/i_2) has conflicting writes using multiple ports with same address
INFO: [Synth 8-3971] The signal "gaussian_filter/mbuff/line_2/BRAM_reg" was recognized as a true dual port RAM template.
CRITICAL WARNING: [Synth 8-5796] RAM (gaussian_filter/i_3) has conflicting writes using multiple ports with same address
INFO: [Synth 8-3971] The signal "gaussian_filter/mbuff/line_3/BRAM_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element BRAM_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2890.719 ; gain = 176.684 ; free physical = 1223 ; free virtual = 7600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|frame_buffer | BRAM_reg   | 75 K x 8(READ_FIRST)   | W | R | 75 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 24     | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping               | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|rgb_to_ycrcb | (A*(B:0x74))'             | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | PCIN+(A*(B:0x132))'       | 10     | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | (PCIN+((A:0x259)*B)')'    | 10     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|rgb_to_ycrcb | (A*(B:0x1ad))'            | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | (A*(B:0x53))'             | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | (A*(B:0xad))'             | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | (A*(B:0x153))'            | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|compare      | C+A*(B:0x140)             | 10     | 9      | 11     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|compare      | C+A*(B:0x140)             | 10     | 9      | 11     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|mirror2      | (C:0x140)+(D+A)*(B:0x140) | 8      | 9      | 9      | 6      | 17     | 0    | 0    | 0    | 0    | 1     | 0    | 0    | 
+-------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2890.719 ; gain = 176.684 ; free physical = 1141 ; free virtual = 7517
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2890.719 ; gain = 176.684 ; free physical = 1137 ; free virtual = 7514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|frame_buffer | BRAM_reg   | 75 K x 8(READ_FIRST)   | W | R | 75 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 24     | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'frame_buffer/BRAM_reg_0_7' (RAMB36E1) to 'frame_buffer/BRAM_reg_0_6'
INFO: [Synth 8-223] decloning instance 'frame_buffer/BRAM_reg_1_7' (RAMB36E1_1) to 'frame_buffer/BRAM_reg_1_6'
INFO: [Synth 8-223] decloning instance 'frame_buffer/BRAM_reg_1_7__0' (RAMB36E1_2) to 'frame_buffer/BRAM_reg_1_6__0'
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_2__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_2__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_3__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_3__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_4__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_4__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_5__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_5__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_6__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_6__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2890.719 ; gain = 176.684 ; free physical = 1118 ; free virtual = 7495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2890.719 ; gain = 176.684 ; free physical = 1120 ; free virtual = 7497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2890.719 ; gain = 176.684 ; free physical = 1119 ; free virtual = 7496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2890.719 ; gain = 176.684 ; free physical = 1117 ; free virtual = 7494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2890.719 ; gain = 176.684 ; free physical = 1117 ; free virtual = 7494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2890.719 ; gain = 176.684 ; free physical = 1117 ; free virtual = 7494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2890.719 ; gain = 176.684 ; free physical = 1117 ; free virtual = 7494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level   | hsync_pipe_reg[2]              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | vsync_pipe_reg[2]              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | pixel_data_rec_pipe_reg[2][10] | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
+------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|compare      | (C'+A''*B)'     | 10     | 9      | 11     | -      | 17     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|compare      | (C'+A'*B)'      | 10     | 9      | 11     | -      | 17     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|mirror2      | C+(D+A')'*B     | 8      | 9      | 9      | 6      | 17     | 1    | 0    | 0    | 0    | 1     | 0    | 0    | 
|rgb_to_ycrcb | (A'*B)'         | 10     | 7      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb | PCIN+(A'*B)'    | 10     | 9      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | (PCIN+(A*B')')' | 10     | 10     | -      | -      | 21     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|rgb_to_ycrcb | (A'*B)'         | 10     | 9      | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb | (A'*B)'         | 10     | 7      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb | (A'*B)'         | 10     | 8      | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb | (A'*B)'         | 10     | 9      | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+-------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   128|
|3     |DSP48E1    |    10|
|9     |LUT1       |    73|
|10    |LUT2       |   268|
|11    |LUT3       |    66|
|12    |LUT4       |   226|
|13    |LUT5       |    47|
|14    |LUT6       |   133|
|15    |MMCME2_ADV |     1|
|16    |MUXF7      |     4|
|17    |RAMB36E1   |    21|
|20    |SRL16E     |     6|
|21    |FDRE       |   731|
|22    |FDSE       |     6|
|23    |IBUF       |    29|
|24    |OBUF       |    32|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2890.719 ; gain = 176.684 ; free physical = 1117 ; free virtual = 7494
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 4 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2890.719 ; gain = 23.938 ; free physical = 1167 ; free virtual = 7544
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2890.719 ; gain = 176.684 ; free physical = 1167 ; free virtual = 7544
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2890.719 ; gain = 0.000 ; free physical = 1261 ; free virtual = 7638
INFO: [Netlist 29-17] Analyzing 164 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xadc_wiz_0'. The XDC file /home/builder/.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc will not be read for any cell of this module.
Parsing XDC File [/tmp/tmp.JiCl4k/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'eth_rstn'. [/tmp/tmp.JiCl4k/xdc/top_level.xdc:240]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.JiCl4k/xdc/top_level.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_crsdv'. [/tmp/tmp.JiCl4k/xdc/top_level.xdc:241]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.JiCl4k/xdc/top_level.xdc:241]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxd[0]'. [/tmp/tmp.JiCl4k/xdc/top_level.xdc:243]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.JiCl4k/xdc/top_level.xdc:243]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxd[1]'. [/tmp/tmp.JiCl4k/xdc/top_level.xdc:244]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.JiCl4k/xdc/top_level.xdc:244]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txen'. [/tmp/tmp.JiCl4k/xdc/top_level.xdc:245]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.JiCl4k/xdc/top_level.xdc:245]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[0]'. [/tmp/tmp.JiCl4k/xdc/top_level.xdc:246]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.JiCl4k/xdc/top_level.xdc:246]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[1]'. [/tmp/tmp.JiCl4k/xdc/top_level.xdc:247]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.JiCl4k/xdc/top_level.xdc:247]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_refclk'. [/tmp/tmp.JiCl4k/xdc/top_level.xdc:248]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.JiCl4k/xdc/top_level.xdc:248]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/tmp/tmp.JiCl4k/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2890.719 ; gain = 0.000 ; free physical = 1203 ; free virtual = 7580
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 1297f3a6
INFO: [Common 17-83] Releasing license: Synthesis
106 Infos, 88 Warnings, 22 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 2890.719 ; gain = 184.688 ; free physical = 1461 ; free virtual = 7838
# opt_design;
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.8 . Memory (MB): peak = 2898.723 ; gain = 8.004 ; free physical = 1460 ; free virtual = 7837

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1683bcf3c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2898.723 ; gain = 0.000 ; free physical = 1195 ; free virtual = 7571

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 28 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 229ad240f

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3053.723 ; gain = 0.000 ; free physical = 984 ; free virtual = 7361
INFO: [Opt 31-389] Phase Retarget created 7 cells and removed 9 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a22728e3

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3053.723 ; gain = 0.000 ; free physical = 985 ; free virtual = 7361
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 22ac067fb

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3053.723 ; gain = 0.000 ; free physical = 985 ; free virtual = 7361
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 22ac067fb

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3085.738 ; gain = 32.016 ; free physical = 984 ; free virtual = 7361
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 22ac067fb

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3085.738 ; gain = 32.016 ; free physical = 984 ; free virtual = 7361
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 22ac067fb

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3085.738 ; gain = 32.016 ; free physical = 984 ; free virtual = 7361
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               7  |               9  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               1  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3085.738 ; gain = 0.000 ; free physical = 984 ; free virtual = 7361
Ending Logic Optimization Task | Checksum: 127faf801

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3085.738 ; gain = 32.016 ; free physical = 984 ; free virtual = 7361

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 21 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 14 newly gated: 0 Total Ports: 42
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: c91c26d1

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1183 ; free virtual = 7560
Ending Power Optimization Task | Checksum: c91c26d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3293.824 ; gain = 208.086 ; free physical = 1185 ; free virtual = 7562

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 157f03cf1

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 996 ; free virtual = 7372
Ending Final Cleanup Task | Checksum: 157f03cf1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1189 ; free virtual = 7566

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1189 ; free virtual = 7566
Ending Netlist Obfuscation Task | Checksum: 157f03cf1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1189 ; free virtual = 7566
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3293.824 ; gain = 403.105 ; free physical = 1189 ; free virtual = 7566
# place_design;
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1150 ; free virtual = 7527
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a56d27d2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1150 ; free virtual = 7527
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1150 ; free virtual = 7527

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8fce08cc

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1175 ; free virtual = 7552

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ed8bbf8f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1187 ; free virtual = 7564

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ed8bbf8f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1187 ; free virtual = 7564
Phase 1 Placer Initialization | Checksum: ed8bbf8f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1187 ; free virtual = 7564

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18bcdf1ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1184 ; free virtual = 7561

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 14e19ba5d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1185 ; free virtual = 7562

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 14e19ba5d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1185 ; free virtual = 7562

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 58 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 25 nets or LUTs. Breaked 0 LUT, combined 25 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1159 ; free virtual = 7536

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             25  |                    25  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             25  |                    25  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1793c4502

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1159 ; free virtual = 7536
Phase 2.4 Global Placement Core | Checksum: 21a4970d5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1159 ; free virtual = 7536
Phase 2 Global Placement | Checksum: 21a4970d5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1159 ; free virtual = 7536

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c9d7f066

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1159 ; free virtual = 7536

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d913c6f5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1158 ; free virtual = 7534

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 197dc20de

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1158 ; free virtual = 7534

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1924dae22

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1158 ; free virtual = 7534

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 178250c0e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1156 ; free virtual = 7533

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 16006054a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1156 ; free virtual = 7533

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 15799778e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1156 ; free virtual = 7533
Phase 3 Detail Placement | Checksum: 15799778e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1156 ; free virtual = 7533

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a6730d28

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=9.496 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bd81e1bf

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1155 ; free virtual = 7532
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1c94b5bdc

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1155 ; free virtual = 7532
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a6730d28

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1155 ; free virtual = 7532

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=9.496. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d95fb254

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1155 ; free virtual = 7532

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1155 ; free virtual = 7532
Phase 4.1 Post Commit Optimization | Checksum: 1d95fb254

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1155 ; free virtual = 7532

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d95fb254

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1155 ; free virtual = 7532

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d95fb254

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1155 ; free virtual = 7532
Phase 4.3 Placer Reporting | Checksum: 1d95fb254

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1155 ; free virtual = 7532

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1155 ; free virtual = 7532

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1155 ; free virtual = 7532
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1bea4f15a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1155 ; free virtual = 7532
Ending Placer Task | Checksum: fc0d85c3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1155 ; free virtual = 7532
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1180 ; free virtual = 7557
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 9b744088 ConstDB: 0 ShapeSum: 6099453b RouteDB: 0
Post Restoration Checksum: NetGraph: 48a8c46a NumContArr: 7200d226 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: baa99690

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1026 ; free virtual = 7403

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: baa99690

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 992 ; free virtual = 7369

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: baa99690

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 992 ; free virtual = 7369
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1cc643fd8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 982 ; free virtual = 7359
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.489  | TNS=0.000  | WHS=-0.173 | THS=-10.670|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000304652 %
  Global Horizontal Routing Utilization  = 0.000710429 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1475
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1475
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1bd82b1f6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 983 ; free virtual = 7360

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1bd82b1f6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 983 ; free virtual = 7360
Phase 3 Initial Routing | Checksum: 12783bf79

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 978 ; free virtual = 7355

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.568  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ace09541

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 980 ; free virtual = 7357

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.568  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c49414f0

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 980 ; free virtual = 7357
Phase 4 Rip-up And Reroute | Checksum: 1c49414f0

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 980 ; free virtual = 7357

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1c49414f0

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 980 ; free virtual = 7357

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c49414f0

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 980 ; free virtual = 7357
Phase 5 Delay and Skew Optimization | Checksum: 1c49414f0

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 980 ; free virtual = 7357

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1740cdab9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 980 ; free virtual = 7357
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.575  | TNS=0.000  | WHS=0.065  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 133dcf430

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 980 ; free virtual = 7357
Phase 6 Post Hold Fix | Checksum: 133dcf430

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 980 ; free virtual = 7357

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.271706 %
  Global Horizontal Routing Utilization  = 0.430804 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1fe3a6cab

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 980 ; free virtual = 7357

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1fe3a6cab

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 978 ; free virtual = 7355

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 249bd374f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 978 ; free virtual = 7354

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.575  | TNS=0.000  | WHS=0.065  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 249bd374f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 981 ; free virtual = 7358
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1021 ; free virtual = 7398

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 3293.824 ; gain = 0.000 ; free physical = 1021 ; free virtual = 7398
# write_bitstream -force /tmp/tmp.JiCl4k/obj/out.bit
Command: write_bitstream -force /tmp/tmp.JiCl4k/obj/out.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mirror2_m/pixel_addr_out0 output mirror2_m/pixel_addr_out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP comparer/com_address_reg multiplier stage comparer/com_address_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP comparer/pixel_addr_forbram_reg multiplier stage comparer/pixel_addr_forbram_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mirror2_m/pixel_addr_out0 multiplier stage mirror2_m/pixel_addr_out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rgbtoycrcb_m/cbg_reg multiplier stage rgbtoycrcb_m/cbg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rgbtoycrcb_m/cbr_reg multiplier stage rgbtoycrcb_m/cbr_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rgbtoycrcb_m/crb_reg multiplier stage rgbtoycrcb_m/crb_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rgbtoycrcb_m/crg_reg multiplier stage rgbtoycrcb_m/crg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 9 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream /tmp/tmp.JiCl4k/obj/out.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3424.410 ; gain = 130.586 ; free physical = 985 ; free virtual = 7366
INFO: [Common 17-206] Exiting Vivado at Tue Dec  6 17:53:08 2022...
