TimeQuest Timing Analyzer report for Processador
Tue May 08 16:33:48 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk27'
 12. Slow Model Hold: 'clk27'
 13. Slow Model Recovery: 'clk27'
 14. Slow Model Removal: 'clk27'
 15. Slow Model Minimum Pulse Width: 'clk27'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Propagation Delay
 21. Minimum Propagation Delay
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'clk27'
 28. Fast Model Hold: 'clk27'
 29. Fast Model Recovery: 'clk27'
 30. Fast Model Removal: 'clk27'
 31. Fast Model Minimum Pulse Width: 'clk27'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Propagation Delay
 37. Minimum Propagation Delay
 38. Multicorner Timing Analysis Summary
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Progagation Delay
 44. Minimum Progagation Delay
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Processador                                                       ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clk27      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk27 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 76.78 MHz ; 76.78 MHz       ; clk27      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; clk27 ; -12.024 ; -1092.208     ;
+-------+---------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk27 ; 0.391 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk27 ; -1.667 ; -17.244       ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk27 ; 1.448 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk27 ; -2.000 ; -367.380              ;
+-------+--------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk27'                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                             ; To Node                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -12.024 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; clk27        ; clk27       ; 1.000        ; 0.023      ; 13.083     ;
; -12.022 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; 0.019      ; 13.077     ;
; -11.981 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; clk27        ; clk27       ; 1.000        ; 0.033      ; 13.050     ;
; -11.979 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; 0.029      ; 13.044     ;
; -11.889 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS                                          ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; clk27        ; clk27       ; 1.000        ; 0.073      ; 12.927     ;
; -11.852 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS                               ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; clk27        ; clk27       ; 1.000        ; 0.023      ; 12.911     ;
; -11.850 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS                               ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; 0.019      ; 12.905     ;
; -11.848 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; 0.019      ; 12.903     ;
; -11.847 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; 0.019      ; 12.902     ;
; -11.846 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS                                          ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; clk27        ; clk27       ; 1.000        ; 0.083      ; 12.894     ;
; -11.824 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.055     ; 12.805     ;
; -11.824 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.055     ; 12.805     ;
; -11.824 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.055     ; 12.805     ;
; -11.824 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.055     ; 12.805     ;
; -11.824 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.055     ; 12.805     ;
; -11.824 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.055     ; 12.805     ;
; -11.824 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.055     ; 12.805     ;
; -11.824 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.055     ; 12.805     ;
; -11.824 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.055     ; 12.805     ;
; -11.823 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS                               ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; clk27        ; clk27       ; 1.000        ; 0.023      ; 12.882     ;
; -11.821 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS                               ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; 0.019      ; 12.876     ;
; -11.805 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; 0.029      ; 12.870     ;
; -11.804 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; 0.029      ; 12.869     ;
; -11.717 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS                               ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; clk27        ; clk27       ; 1.000        ; 0.073      ; 12.755     ;
; -11.713 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; clk27        ; clk27       ; 1.000        ; 0.023      ; 12.772     ;
; -11.711 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; 0.019      ; 12.766     ;
; -11.705 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; clk27        ; clk27       ; 1.000        ; 0.023      ; 12.764     ;
; -11.703 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; 0.019      ; 12.758     ;
; -11.691 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; clk27        ; clk27       ; 1.000        ; -0.001     ; 12.655     ;
; -11.691 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; clk27        ; clk27       ; 1.000        ; -0.001     ; 12.655     ;
; -11.691 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; clk27        ; clk27       ; 1.000        ; -0.001     ; 12.655     ;
; -11.691 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; clk27        ; clk27       ; 1.000        ; -0.001     ; 12.655     ;
; -11.691 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; clk27        ; clk27       ; 1.000        ; -0.001     ; 12.655     ;
; -11.691 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; clk27        ; clk27       ; 1.000        ; -0.001     ; 12.655     ;
; -11.691 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; clk27        ; clk27       ; 1.000        ; -0.001     ; 12.655     ;
; -11.691 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; clk27        ; clk27       ; 1.000        ; -0.001     ; 12.655     ;
; -11.691 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; clk27        ; clk27       ; 1.000        ; -0.001     ; 12.655     ;
; -11.688 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS                               ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; clk27        ; clk27       ; 1.000        ; 0.073      ; 12.726     ;
; -11.676 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS                               ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; 0.019      ; 12.731     ;
; -11.675 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS                               ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; 0.019      ; 12.730     ;
; -11.650 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.055     ; 12.631     ;
; -11.650 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.055     ; 12.631     ;
; -11.650 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.055     ; 12.631     ;
; -11.650 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.055     ; 12.631     ;
; -11.650 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.055     ; 12.631     ;
; -11.650 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.055     ; 12.631     ;
; -11.650 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.055     ; 12.631     ;
; -11.650 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.055     ; 12.631     ;
; -11.650 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.055     ; 12.631     ;
; -11.649 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.055     ; 12.630     ;
; -11.649 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.055     ; 12.630     ;
; -11.649 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.055     ; 12.630     ;
; -11.649 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.055     ; 12.630     ;
; -11.649 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.055     ; 12.630     ;
; -11.649 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.055     ; 12.630     ;
; -11.649 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.055     ; 12.630     ;
; -11.649 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.055     ; 12.630     ;
; -11.649 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.055     ; 12.630     ;
; -11.647 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS                               ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; 0.019      ; 12.702     ;
; -11.646 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS                               ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; 0.019      ; 12.701     ;
; -11.578 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS                                          ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; clk27        ; clk27       ; 1.000        ; 0.073      ; 12.616     ;
; -11.570 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; clk27        ; clk27       ; 1.000        ; -0.001     ; 12.534     ;
; -11.570 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS                                          ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; clk27        ; clk27       ; 1.000        ; 0.073      ; 12.608     ;
; -11.570 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; clk27        ; clk27       ; 1.000        ; -0.001     ; 12.534     ;
; -11.570 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; clk27        ; clk27       ; 1.000        ; -0.001     ; 12.534     ;
; -11.570 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; clk27        ; clk27       ; 1.000        ; -0.001     ; 12.534     ;
; -11.570 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; clk27        ; clk27       ; 1.000        ; -0.001     ; 12.534     ;
; -11.570 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; clk27        ; clk27       ; 1.000        ; -0.001     ; 12.534     ;
; -11.570 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; clk27        ; clk27       ; 1.000        ; -0.001     ; 12.534     ;
; -11.570 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; clk27        ; clk27       ; 1.000        ; -0.001     ; 12.534     ;
; -11.570 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; clk27        ; clk27       ; 1.000        ; -0.001     ; 12.534     ;
; -11.538 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD5|qS                              ; clk27        ; clk27       ; 1.000        ; -0.055     ; 12.519     ;
; -11.538 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD5|qS                              ; clk27        ; clk27       ; 1.000        ; -0.055     ; 12.519     ;
; -11.538 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD5|qS                              ; clk27        ; clk27       ; 1.000        ; -0.055     ; 12.519     ;
; -11.538 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD5|qS                              ; clk27        ; clk27       ; 1.000        ; -0.055     ; 12.519     ;
; -11.538 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD5|qS                              ; clk27        ; clk27       ; 1.000        ; -0.055     ; 12.519     ;
; -11.538 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD5|qS                              ; clk27        ; clk27       ; 1.000        ; -0.055     ; 12.519     ;
; -11.538 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD5|qS                              ; clk27        ; clk27       ; 1.000        ; -0.055     ; 12.519     ;
; -11.538 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD5|qS                              ; clk27        ; clk27       ; 1.000        ; -0.055     ; 12.519     ;
; -11.538 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD5|qS                              ; clk27        ; clk27       ; 1.000        ; -0.055     ; 12.519     ;
; -11.537 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; 0.019      ; 12.592     ;
; -11.536 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; 0.019      ; 12.591     ;
; -11.536 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD5|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; clk27        ; clk27       ; 1.000        ; 0.023      ; 12.595     ;
; -11.529 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; 0.019      ; 12.584     ;
; -11.528 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; 0.019      ; 12.583     ;
; -11.491 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD0|qS                                                  ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.001     ; 12.526     ;
; -11.464 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS                              ; clk27        ; clk27       ; 1.000        ; -0.074     ; 12.426     ;
; -11.464 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS                              ; clk27        ; clk27       ; 1.000        ; -0.074     ; 12.426     ;
; -11.464 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS                              ; clk27        ; clk27       ; 1.000        ; -0.074     ; 12.426     ;
; -11.464 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS                              ; clk27        ; clk27       ; 1.000        ; -0.074     ; 12.426     ;
; -11.464 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS                              ; clk27        ; clk27       ; 1.000        ; -0.074     ; 12.426     ;
; -11.464 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS                              ; clk27        ; clk27       ; 1.000        ; -0.074     ; 12.426     ;
; -11.464 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS                              ; clk27        ; clk27       ; 1.000        ; -0.074     ; 12.426     ;
; -11.464 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS                              ; clk27        ; clk27       ; 1.000        ; -0.074     ; 12.426     ;
; -11.464 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS                              ; clk27        ; clk27       ; 1.000        ; -0.074     ; 12.426     ;
; -11.431 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD4|qS                                                  ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.001     ; 12.466     ;
; -11.426 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e4                                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.001     ; 12.461     ;
; -11.361 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD6|qS                                                  ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.001     ; 12.396     ;
; -11.360 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD7|qS                                                  ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.001     ; 12.395     ;
; -11.358 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD0|qS                                                  ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; clk27        ; clk27       ; 1.000        ; 0.053      ; 12.376     ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk27'                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                  ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                  ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                  ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                  ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                  ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                  ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                  ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD7|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD7|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|ctc_mode:CTC00|FFD:TIMEROUT|qS                                                                          ; timer:TIMER0000|ctc_mode:CTC00|FFD:TIMEROUT|qS                                                                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|normal_mode:NORMAL00|FFD:TIMEROUT|qS                                                                    ; timer:TIMER0000|normal_mode:NORMAL00|FFD:TIMEROUT|qS                                                                    ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.541 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.inicio                                        ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.inicio2                                       ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.807      ;
; 0.551 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.817      ;
; 0.556 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                  ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.822      ;
; 0.556 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                  ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.822      ;
; 0.557 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                  ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.823      ;
; 0.558 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                  ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.824      ;
; 0.744 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.010      ;
; 0.775 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.041      ;
; 0.776 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.042      ;
; 0.776 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.042      ;
; 0.790 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e3                                            ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e4                                            ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.056      ;
; 0.806 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                  ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.072      ;
; 0.808 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                  ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.074      ;
; 0.808 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                  ; timer:TIMER0000|normal_mode:NORMAL00|FFD:TIMEROUT|qS                                                                    ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.074      ;
; 0.817 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.083      ;
; 0.817 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.083      ;
; 0.821 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.087      ;
; 0.827 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.093      ;
; 0.832 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.098      ;
; 0.838 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.104      ;
; 0.846 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e4                                            ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e5                                            ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.112      ;
; 0.857 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.123      ;
; 0.870 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.136      ;
; 0.877 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD5|qS                                    ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e5                                            ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.143      ;
; 0.950 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.216      ;
; 0.966 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                          ; timer:TIMER0000|ctc_mode:CTC00|FFD:TIMEROUT|qS                                                                          ; clk27        ; clk27       ; 0.000        ; 0.001      ; 1.233      ;
; 0.974 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                  ; timer:TIMER0000|normal_mode:NORMAL00|FFD:TIMEROUT|qS                                                                    ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.240      ;
; 0.976 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                  ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.242      ;
; 0.984 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.250      ;
; 1.013 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.279      ;
; 1.030 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.296      ;
; 1.041 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.307      ;
; 1.041 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.307      ;
; 1.045 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.311      ;
; 1.048 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.314      ;
; 1.055 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.321      ;
; 1.067 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                  ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.333      ;
; 1.070 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                  ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.336      ;
; 1.073 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                  ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.339      ;
; 1.077 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.343      ;
; 1.085 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.351      ;
; 1.127 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                          ; timer:TIMER0000|ctc_mode:CTC00|FFD:TIMEROUT|qS                                                                          ; clk27        ; clk27       ; 0.000        ; 0.001      ; 1.394      ;
; 1.130 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.396      ;
; 1.130 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.396      ;
; 1.146 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.412      ;
; 1.148 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.414      ;
; 1.151 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.417      ;
; 1.189 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.455      ;
; 1.190 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS                                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.456      ;
; 1.194 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD1|qS                                    ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e5                                            ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.460      ;
; 1.195 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.461      ;
; 1.202 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                  ; timer:TIMER0000|normal_mode:NORMAL00|FFD:TIMEROUT|qS                                                                    ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.468      ;
; 1.204 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                  ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.470      ;
; 1.207 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e2                                            ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e3                                            ; clk27        ; clk27       ; 0.000        ; 0.012      ; 1.485      ;
; 1.209 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.475      ;
; 1.230 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD7|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.496      ;
; 1.233 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.499      ;
; 1.238 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                  ; timer:TIMER0000|normal_mode:NORMAL00|FFD:TIMEROUT|qS                                                                    ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.504      ;
; 1.240 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                  ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.506      ;
; 1.243 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.509      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk27'                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.667 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.703      ;
; -1.667 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.703      ;
; -1.667 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.703      ;
; -1.667 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.703      ;
; -1.667 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.703      ;
; -1.667 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.703      ;
; -1.667 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.703      ;
; -1.667 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.703      ;
; -1.588 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.624      ;
; -1.588 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.624      ;
; -1.588 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.624      ;
; -1.588 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.624      ;
; -1.588 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.624      ;
; -1.588 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.624      ;
; -1.588 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.624      ;
; -1.588 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.624      ;
; -1.526 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.562      ;
; -1.526 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.562      ;
; -1.526 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.562      ;
; -1.526 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.562      ;
; -1.526 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.562      ;
; -1.526 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.562      ;
; -1.526 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.562      ;
; -1.526 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.562      ;
; -1.395 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.431      ;
; -1.395 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.431      ;
; -1.395 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.431      ;
; -1.395 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.431      ;
; -1.395 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.431      ;
; -1.395 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.431      ;
; -1.395 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.431      ;
; -1.395 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.431      ;
; -1.370 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.406      ;
; -1.370 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.406      ;
; -1.370 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.406      ;
; -1.370 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.406      ;
; -1.370 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.406      ;
; -1.370 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.406      ;
; -1.370 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.406      ;
; -1.370 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.406      ;
; -1.342 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.378      ;
; -1.342 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.378      ;
; -1.342 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.378      ;
; -1.342 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.378      ;
; -1.342 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.378      ;
; -1.342 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.378      ;
; -1.342 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.378      ;
; -1.342 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.378      ;
; -1.225 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.261      ;
; -1.225 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.261      ;
; -1.225 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.261      ;
; -1.225 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.261      ;
; -1.225 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.261      ;
; -1.225 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.261      ;
; -1.225 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.261      ;
; -1.225 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.261      ;
; -1.099 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.135      ;
; -1.099 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.135      ;
; -1.099 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.135      ;
; -1.099 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.135      ;
; -1.099 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.135      ;
; -1.099 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.135      ;
; -1.099 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.135      ;
; -1.099 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.135      ;
; -0.977 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.013      ;
; -0.977 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.013      ;
; -0.977 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.013      ;
; -0.977 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 2.013      ;
; -0.932 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.968      ;
; -0.932 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.968      ;
; -0.932 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.968      ;
; -0.932 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.968      ;
; -0.797 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.833      ;
; -0.797 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.833      ;
; -0.797 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.833      ;
; -0.797 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.833      ;
; -0.678 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.714      ;
; -0.678 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.714      ;
; -0.678 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.714      ;
; -0.678 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.714      ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk27'                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.448 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.714      ;
; 1.448 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.714      ;
; 1.448 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.714      ;
; 1.448 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.714      ;
; 1.567 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.833      ;
; 1.567 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.833      ;
; 1.567 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.833      ;
; 1.567 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.833      ;
; 1.702 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.968      ;
; 1.702 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.968      ;
; 1.702 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.968      ;
; 1.702 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.968      ;
; 1.747 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.013      ;
; 1.747 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.013      ;
; 1.747 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.013      ;
; 1.747 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.013      ;
; 1.869 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.135      ;
; 1.869 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.135      ;
; 1.869 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.135      ;
; 1.869 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.135      ;
; 1.869 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.135      ;
; 1.869 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.135      ;
; 1.869 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.135      ;
; 1.869 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.135      ;
; 1.995 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.261      ;
; 1.995 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.261      ;
; 1.995 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.261      ;
; 1.995 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.261      ;
; 1.995 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.261      ;
; 1.995 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.261      ;
; 1.995 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.261      ;
; 1.995 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.261      ;
; 2.112 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.378      ;
; 2.112 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.378      ;
; 2.112 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.378      ;
; 2.112 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.378      ;
; 2.112 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.378      ;
; 2.112 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.378      ;
; 2.112 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.378      ;
; 2.112 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.378      ;
; 2.140 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.406      ;
; 2.140 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.406      ;
; 2.140 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.406      ;
; 2.140 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.406      ;
; 2.140 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.406      ;
; 2.140 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.406      ;
; 2.140 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.406      ;
; 2.140 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.406      ;
; 2.165 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.431      ;
; 2.165 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.431      ;
; 2.165 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.431      ;
; 2.165 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.431      ;
; 2.165 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.431      ;
; 2.165 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.431      ;
; 2.165 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.431      ;
; 2.165 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.431      ;
; 2.296 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.562      ;
; 2.296 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.562      ;
; 2.296 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.562      ;
; 2.296 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.562      ;
; 2.296 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.562      ;
; 2.296 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.562      ;
; 2.296 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.562      ;
; 2.296 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.562      ;
; 2.358 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.624      ;
; 2.358 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.624      ;
; 2.358 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.624      ;
; 2.358 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.624      ;
; 2.358 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.624      ;
; 2.358 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.624      ;
; 2.358 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.624      ;
; 2.358 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.624      ;
; 2.437 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.703      ;
; 2.437 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.703      ;
; 2.437 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.703      ;
; 2.437 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.703      ;
; 2.437 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.703      ;
; 2.437 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.703      ;
; 2.437 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.703      ;
; 2.437 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 2.703      ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk27'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk27 ; Rise       ; clk27                                                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD0|qS                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD0|qS                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD1|qS                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD1|qS                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD2|qS                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; KEY3_0[*]  ; clk27      ; 5.838 ; 5.838 ; Rise       ; clk27           ;
;  KEY3_0[0] ; clk27      ; 5.677 ; 5.677 ; Rise       ; clk27           ;
;  KEY3_0[1] ; clk27      ; 5.358 ; 5.358 ; Rise       ; clk27           ;
;  KEY3_0[2] ; clk27      ; 5.206 ; 5.206 ; Rise       ; clk27           ;
;  KEY3_0[3] ; clk27      ; 5.838 ; 5.838 ; Rise       ; clk27           ;
; SW7_0[*]   ; clk27      ; 2.317 ; 2.317 ; Rise       ; clk27           ;
;  SW7_0[0]  ; clk27      ; 1.809 ; 1.809 ; Rise       ; clk27           ;
;  SW7_0[1]  ; clk27      ; 1.893 ; 1.893 ; Rise       ; clk27           ;
;  SW7_0[2]  ; clk27      ; 1.342 ; 1.342 ; Rise       ; clk27           ;
;  SW7_0[3]  ; clk27      ; 1.914 ; 1.914 ; Rise       ; clk27           ;
;  SW7_0[4]  ; clk27      ; 1.442 ; 1.442 ; Rise       ; clk27           ;
;  SW7_0[5]  ; clk27      ; 1.404 ; 1.404 ; Rise       ; clk27           ;
;  SW7_0[6]  ; clk27      ; 1.159 ; 1.159 ; Rise       ; clk27           ;
;  SW7_0[7]  ; clk27      ; 2.317 ; 2.317 ; Rise       ; clk27           ;
; SW15_8[*]  ; clk27      ; 5.155 ; 5.155 ; Rise       ; clk27           ;
;  SW15_8[0] ; clk27      ; 2.298 ; 2.298 ; Rise       ; clk27           ;
;  SW15_8[1] ; clk27      ; 1.568 ; 1.568 ; Rise       ; clk27           ;
;  SW15_8[2] ; clk27      ; 1.436 ; 1.436 ; Rise       ; clk27           ;
;  SW15_8[3] ; clk27      ; 1.521 ; 1.521 ; Rise       ; clk27           ;
;  SW15_8[4] ; clk27      ; 0.872 ; 0.872 ; Rise       ; clk27           ;
;  SW15_8[5] ; clk27      ; 4.850 ; 4.850 ; Rise       ; clk27           ;
;  SW15_8[6] ; clk27      ; 5.155 ; 5.155 ; Rise       ; clk27           ;
;  SW15_8[7] ; clk27      ; 5.143 ; 5.143 ; Rise       ; clk27           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; KEY3_0[*]  ; clk27      ; -4.937 ; -4.937 ; Rise       ; clk27           ;
;  KEY3_0[0] ; clk27      ; -5.408 ; -5.408 ; Rise       ; clk27           ;
;  KEY3_0[1] ; clk27      ; -5.089 ; -5.089 ; Rise       ; clk27           ;
;  KEY3_0[2] ; clk27      ; -4.937 ; -4.937 ; Rise       ; clk27           ;
;  KEY3_0[3] ; clk27      ; -5.569 ; -5.569 ; Rise       ; clk27           ;
; SW7_0[*]   ; clk27      ; -0.890 ; -0.890 ; Rise       ; clk27           ;
;  SW7_0[0]  ; clk27      ; -1.540 ; -1.540 ; Rise       ; clk27           ;
;  SW7_0[1]  ; clk27      ; -1.624 ; -1.624 ; Rise       ; clk27           ;
;  SW7_0[2]  ; clk27      ; -1.073 ; -1.073 ; Rise       ; clk27           ;
;  SW7_0[3]  ; clk27      ; -1.645 ; -1.645 ; Rise       ; clk27           ;
;  SW7_0[4]  ; clk27      ; -1.173 ; -1.173 ; Rise       ; clk27           ;
;  SW7_0[5]  ; clk27      ; -1.135 ; -1.135 ; Rise       ; clk27           ;
;  SW7_0[6]  ; clk27      ; -0.890 ; -0.890 ; Rise       ; clk27           ;
;  SW7_0[7]  ; clk27      ; -2.048 ; -2.048 ; Rise       ; clk27           ;
; SW15_8[*]  ; clk27      ; -0.603 ; -0.603 ; Rise       ; clk27           ;
;  SW15_8[0] ; clk27      ; -2.029 ; -2.029 ; Rise       ; clk27           ;
;  SW15_8[1] ; clk27      ; -1.299 ; -1.299 ; Rise       ; clk27           ;
;  SW15_8[2] ; clk27      ; -1.167 ; -1.167 ; Rise       ; clk27           ;
;  SW15_8[3] ; clk27      ; -1.252 ; -1.252 ; Rise       ; clk27           ;
;  SW15_8[4] ; clk27      ; -0.603 ; -0.603 ; Rise       ; clk27           ;
;  SW15_8[5] ; clk27      ; -4.581 ; -4.581 ; Rise       ; clk27           ;
;  SW15_8[6] ; clk27      ; -4.886 ; -4.886 ; Rise       ; clk27           ;
;  SW15_8[7] ; clk27      ; -4.874 ; -4.874 ; Rise       ; clk27           ;
+------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; HEX0[*]      ; clk27      ; 9.203  ; 9.203  ; Rise       ; clk27           ;
;  HEX0[0]     ; clk27      ; 9.203  ; 9.203  ; Rise       ; clk27           ;
;  HEX0[1]     ; clk27      ; 9.169  ; 9.169  ; Rise       ; clk27           ;
;  HEX0[2]     ; clk27      ; 9.120  ; 9.120  ; Rise       ; clk27           ;
;  HEX0[3]     ; clk27      ; 8.914  ; 8.914  ; Rise       ; clk27           ;
;  HEX0[4]     ; clk27      ; 8.933  ; 8.933  ; Rise       ; clk27           ;
;  HEX0[5]     ; clk27      ; 9.038  ; 9.038  ; Rise       ; clk27           ;
;  HEX0[6]     ; clk27      ; 8.904  ; 8.904  ; Rise       ; clk27           ;
; HEX1[*]      ; clk27      ; 10.836 ; 10.836 ; Rise       ; clk27           ;
;  HEX1[0]     ; clk27      ; 10.143 ; 10.143 ; Rise       ; clk27           ;
;  HEX1[1]     ; clk27      ; 10.368 ; 10.368 ; Rise       ; clk27           ;
;  HEX1[2]     ; clk27      ; 9.774  ; 9.774  ; Rise       ; clk27           ;
;  HEX1[3]     ; clk27      ; 10.574 ; 10.574 ; Rise       ; clk27           ;
;  HEX1[4]     ; clk27      ; 10.836 ; 10.836 ; Rise       ; clk27           ;
;  HEX1[5]     ; clk27      ; 10.668 ; 10.668 ; Rise       ; clk27           ;
;  HEX1[6]     ; clk27      ; 9.668  ; 9.668  ; Rise       ; clk27           ;
; HEX2[*]      ; clk27      ; 10.528 ; 10.528 ; Rise       ; clk27           ;
;  HEX2[0]     ; clk27      ; 9.881  ; 9.881  ; Rise       ; clk27           ;
;  HEX2[1]     ; clk27      ; 8.941  ; 8.941  ; Rise       ; clk27           ;
;  HEX2[2]     ; clk27      ; 9.448  ; 9.448  ; Rise       ; clk27           ;
;  HEX2[3]     ; clk27      ; 9.245  ; 9.245  ; Rise       ; clk27           ;
;  HEX2[4]     ; clk27      ; 10.249 ; 10.249 ; Rise       ; clk27           ;
;  HEX2[5]     ; clk27      ; 9.643  ; 9.643  ; Rise       ; clk27           ;
;  HEX2[6]     ; clk27      ; 10.528 ; 10.528 ; Rise       ; clk27           ;
; HEX3[*]      ; clk27      ; 10.855 ; 10.855 ; Rise       ; clk27           ;
;  HEX3[0]     ; clk27      ; 9.661  ; 9.661  ; Rise       ; clk27           ;
;  HEX3[1]     ; clk27      ; 9.794  ; 9.794  ; Rise       ; clk27           ;
;  HEX3[2]     ; clk27      ; 10.855 ; 10.855 ; Rise       ; clk27           ;
;  HEX3[3]     ; clk27      ; 9.691  ; 9.691  ; Rise       ; clk27           ;
;  HEX3[4]     ; clk27      ; 10.595 ; 10.595 ; Rise       ; clk27           ;
;  HEX3[5]     ; clk27      ; 9.155  ; 9.155  ; Rise       ; clk27           ;
;  HEX3[6]     ; clk27      ; 10.620 ; 10.620 ; Rise       ; clk27           ;
; HEX4[*]      ; clk27      ; 9.261  ; 9.261  ; Rise       ; clk27           ;
;  HEX4[0]     ; clk27      ; 9.132  ; 9.132  ; Rise       ; clk27           ;
;  HEX4[1]     ; clk27      ; 8.638  ; 8.638  ; Rise       ; clk27           ;
;  HEX4[2]     ; clk27      ; 8.862  ; 8.862  ; Rise       ; clk27           ;
;  HEX4[3]     ; clk27      ; 9.112  ; 9.112  ; Rise       ; clk27           ;
;  HEX4[4]     ; clk27      ; 9.064  ; 9.064  ; Rise       ; clk27           ;
;  HEX4[5]     ; clk27      ; 9.261  ; 9.261  ; Rise       ; clk27           ;
;  HEX4[6]     ; clk27      ; 9.136  ; 9.136  ; Rise       ; clk27           ;
; HEX5[*]      ; clk27      ; 9.166  ; 9.166  ; Rise       ; clk27           ;
;  HEX5[0]     ; clk27      ; 8.964  ; 8.964  ; Rise       ; clk27           ;
;  HEX5[1]     ; clk27      ; 8.631  ; 8.631  ; Rise       ; clk27           ;
;  HEX5[2]     ; clk27      ; 8.453  ; 8.453  ; Rise       ; clk27           ;
;  HEX5[3]     ; clk27      ; 8.454  ; 8.454  ; Rise       ; clk27           ;
;  HEX5[4]     ; clk27      ; 9.166  ; 9.166  ; Rise       ; clk27           ;
;  HEX5[5]     ; clk27      ; 8.165  ; 8.165  ; Rise       ; clk27           ;
;  HEX5[6]     ; clk27      ; 8.569  ; 8.569  ; Rise       ; clk27           ;
; HEX6[*]      ; clk27      ; 8.958  ; 8.958  ; Rise       ; clk27           ;
;  HEX6[0]     ; clk27      ; 8.958  ; 8.958  ; Rise       ; clk27           ;
;  HEX6[1]     ; clk27      ; 8.922  ; 8.922  ; Rise       ; clk27           ;
;  HEX6[2]     ; clk27      ; 8.855  ; 8.855  ; Rise       ; clk27           ;
;  HEX6[3]     ; clk27      ; 8.108  ; 8.108  ; Rise       ; clk27           ;
;  HEX6[4]     ; clk27      ; 8.390  ; 8.390  ; Rise       ; clk27           ;
;  HEX6[5]     ; clk27      ; 8.077  ; 8.077  ; Rise       ; clk27           ;
;  HEX6[6]     ; clk27      ; 7.876  ; 7.876  ; Rise       ; clk27           ;
; HEX7[*]      ; clk27      ; 8.663  ; 8.663  ; Rise       ; clk27           ;
;  HEX7[0]     ; clk27      ; 7.964  ; 7.964  ; Rise       ; clk27           ;
;  HEX7[1]     ; clk27      ; 8.534  ; 8.534  ; Rise       ; clk27           ;
;  HEX7[2]     ; clk27      ; 8.394  ; 8.394  ; Rise       ; clk27           ;
;  HEX7[3]     ; clk27      ; 7.705  ; 7.705  ; Rise       ; clk27           ;
;  HEX7[4]     ; clk27      ; 8.663  ; 8.663  ; Rise       ; clk27           ;
;  HEX7[5]     ; clk27      ; 8.465  ; 8.465  ; Rise       ; clk27           ;
;  HEX7[6]     ; clk27      ; 8.185  ; 8.185  ; Rise       ; clk27           ;
; LEDG7_0[*]   ; clk27      ; 9.318  ; 9.318  ; Rise       ; clk27           ;
;  LEDG7_0[0]  ; clk27      ; 8.419  ; 8.419  ; Rise       ; clk27           ;
;  LEDG7_0[1]  ; clk27      ; 9.054  ; 9.054  ; Rise       ; clk27           ;
;  LEDG7_0[2]  ; clk27      ; 9.092  ; 9.092  ; Rise       ; clk27           ;
;  LEDG7_0[3]  ; clk27      ; 9.318  ; 9.318  ; Rise       ; clk27           ;
;  LEDG7_0[4]  ; clk27      ; 9.153  ; 9.153  ; Rise       ; clk27           ;
;  LEDG7_0[5]  ; clk27      ; 8.903  ; 8.903  ; Rise       ; clk27           ;
;  LEDG7_0[6]  ; clk27      ; 9.075  ; 9.075  ; Rise       ; clk27           ;
;  LEDG7_0[7]  ; clk27      ; 8.106  ; 8.106  ; Rise       ; clk27           ;
; LEDR7_0[*]   ; clk27      ; 10.018 ; 10.018 ; Rise       ; clk27           ;
;  LEDR7_0[0]  ; clk27      ; 9.533  ; 9.533  ; Rise       ; clk27           ;
;  LEDR7_0[1]  ; clk27      ; 9.838  ; 9.838  ; Rise       ; clk27           ;
;  LEDR7_0[2]  ; clk27      ; 8.443  ; 8.443  ; Rise       ; clk27           ;
;  LEDR7_0[3]  ; clk27      ; 10.007 ; 10.007 ; Rise       ; clk27           ;
;  LEDR7_0[4]  ; clk27      ; 10.018 ; 10.018 ; Rise       ; clk27           ;
;  LEDR7_0[5]  ; clk27      ; 8.691  ; 8.691  ; Rise       ; clk27           ;
;  LEDR7_0[6]  ; clk27      ; 10.013 ; 10.013 ; Rise       ; clk27           ;
;  LEDR7_0[7]  ; clk27      ; 8.338  ; 8.338  ; Rise       ; clk27           ;
; LEDR15_8[*]  ; clk27      ; 8.614  ; 8.614  ; Rise       ; clk27           ;
;  LEDR15_8[0] ; clk27      ; 8.614  ; 8.614  ; Rise       ; clk27           ;
;  LEDR15_8[1] ; clk27      ; 8.598  ; 8.598  ; Rise       ; clk27           ;
;  LEDR15_8[2] ; clk27      ; 8.604  ; 8.604  ; Rise       ; clk27           ;
;  LEDR15_8[3] ; clk27      ; 7.974  ; 7.974  ; Rise       ; clk27           ;
;  LEDR15_8[4] ; clk27      ; 8.510  ; 8.510  ; Rise       ; clk27           ;
;  LEDR15_8[5] ; clk27      ; 7.668  ; 7.668  ; Rise       ; clk27           ;
;  LEDR15_8[6] ; clk27      ; 8.365  ; 8.365  ; Rise       ; clk27           ;
;  LEDR15_8[7] ; clk27      ; 8.100  ; 8.100  ; Rise       ; clk27           ;
; LEDR17       ; clk27      ; 10.905 ; 10.905 ; Rise       ; clk27           ;
; opcode[*]    ; clk27      ; 8.025  ; 8.025  ; Rise       ; clk27           ;
;  opcode[0]   ; clk27      ; 7.598  ; 7.598  ; Rise       ; clk27           ;
;  opcode[1]   ; clk27      ; 7.930  ; 7.930  ; Rise       ; clk27           ;
;  opcode[2]   ; clk27      ; 7.767  ; 7.767  ; Rise       ; clk27           ;
;  opcode[3]   ; clk27      ; 7.648  ; 7.648  ; Rise       ; clk27           ;
;  opcode[4]   ; clk27      ; 7.907  ; 7.907  ; Rise       ; clk27           ;
;  opcode[5]   ; clk27      ; 8.025  ; 8.025  ; Rise       ; clk27           ;
;  opcode[6]   ; clk27      ; 7.640  ; 7.640  ; Rise       ; clk27           ;
;  opcode[7]   ; clk27      ; 7.668  ; 7.668  ; Rise       ; clk27           ;
; ram_out[*]   ; clk27      ; 10.774 ; 10.774 ; Rise       ; clk27           ;
;  ram_out[0]  ; clk27      ; 10.503 ; 10.503 ; Rise       ; clk27           ;
;  ram_out[1]  ; clk27      ; 10.708 ; 10.708 ; Rise       ; clk27           ;
;  ram_out[2]  ; clk27      ; 10.436 ; 10.436 ; Rise       ; clk27           ;
;  ram_out[3]  ; clk27      ; 10.474 ; 10.474 ; Rise       ; clk27           ;
;  ram_out[4]  ; clk27      ; 10.468 ; 10.468 ; Rise       ; clk27           ;
;  ram_out[5]  ; clk27      ; 10.220 ; 10.220 ; Rise       ; clk27           ;
;  ram_out[6]  ; clk27      ; 10.157 ; 10.157 ; Rise       ; clk27           ;
;  ram_out[7]  ; clk27      ; 10.774 ; 10.774 ; Rise       ; clk27           ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; HEX0[*]      ; clk27      ; 8.392  ; 8.392  ; Rise       ; clk27           ;
;  HEX0[0]     ; clk27      ; 8.664  ; 8.664  ; Rise       ; clk27           ;
;  HEX0[1]     ; clk27      ; 8.680  ; 8.680  ; Rise       ; clk27           ;
;  HEX0[2]     ; clk27      ; 8.661  ; 8.661  ; Rise       ; clk27           ;
;  HEX0[3]     ; clk27      ; 8.392  ; 8.392  ; Rise       ; clk27           ;
;  HEX0[4]     ; clk27      ; 8.430  ; 8.430  ; Rise       ; clk27           ;
;  HEX0[5]     ; clk27      ; 8.544  ; 8.544  ; Rise       ; clk27           ;
;  HEX0[6]     ; clk27      ; 8.410  ; 8.410  ; Rise       ; clk27           ;
; HEX1[*]      ; clk27      ; 8.678  ; 8.678  ; Rise       ; clk27           ;
;  HEX1[0]     ; clk27      ; 9.446  ; 9.446  ; Rise       ; clk27           ;
;  HEX1[1]     ; clk27      ; 9.673  ; 9.673  ; Rise       ; clk27           ;
;  HEX1[2]     ; clk27      ; 9.119  ; 9.119  ; Rise       ; clk27           ;
;  HEX1[3]     ; clk27      ; 9.878  ; 9.878  ; Rise       ; clk27           ;
;  HEX1[4]     ; clk27      ; 10.141 ; 10.141 ; Rise       ; clk27           ;
;  HEX1[5]     ; clk27      ; 9.707  ; 9.707  ; Rise       ; clk27           ;
;  HEX1[6]     ; clk27      ; 8.678  ; 8.678  ; Rise       ; clk27           ;
; HEX2[*]      ; clk27      ; 8.656  ; 8.656  ; Rise       ; clk27           ;
;  HEX2[0]     ; clk27      ; 9.627  ; 9.627  ; Rise       ; clk27           ;
;  HEX2[1]     ; clk27      ; 8.656  ; 8.656  ; Rise       ; clk27           ;
;  HEX2[2]     ; clk27      ; 9.165  ; 9.165  ; Rise       ; clk27           ;
;  HEX2[3]     ; clk27      ; 8.764  ; 8.764  ; Rise       ; clk27           ;
;  HEX2[4]     ; clk27      ; 9.645  ; 9.645  ; Rise       ; clk27           ;
;  HEX2[5]     ; clk27      ; 9.162  ; 9.162  ; Rise       ; clk27           ;
;  HEX2[6]     ; clk27      ; 9.924  ; 9.924  ; Rise       ; clk27           ;
; HEX3[*]      ; clk27      ; 8.681  ; 8.681  ; Rise       ; clk27           ;
;  HEX3[0]     ; clk27      ; 9.392  ; 9.392  ; Rise       ; clk27           ;
;  HEX3[1]     ; clk27      ; 9.485  ; 9.485  ; Rise       ; clk27           ;
;  HEX3[2]     ; clk27      ; 10.546 ; 10.546 ; Rise       ; clk27           ;
;  HEX3[3]     ; clk27      ; 9.170  ; 9.170  ; Rise       ; clk27           ;
;  HEX3[4]     ; clk27      ; 10.083 ; 10.083 ; Rise       ; clk27           ;
;  HEX3[5]     ; clk27      ; 8.681  ; 8.681  ; Rise       ; clk27           ;
;  HEX3[6]     ; clk27      ; 10.105 ; 10.105 ; Rise       ; clk27           ;
; HEX4[*]      ; clk27      ; 8.059  ; 8.059  ; Rise       ; clk27           ;
;  HEX4[0]     ; clk27      ; 8.540  ; 8.540  ; Rise       ; clk27           ;
;  HEX4[1]     ; clk27      ; 8.059  ; 8.059  ; Rise       ; clk27           ;
;  HEX4[2]     ; clk27      ; 8.270  ; 8.270  ; Rise       ; clk27           ;
;  HEX4[3]     ; clk27      ; 8.521  ; 8.521  ; Rise       ; clk27           ;
;  HEX4[4]     ; clk27      ; 8.484  ; 8.484  ; Rise       ; clk27           ;
;  HEX4[5]     ; clk27      ; 8.326  ; 8.326  ; Rise       ; clk27           ;
;  HEX4[6]     ; clk27      ; 8.545  ; 8.545  ; Rise       ; clk27           ;
; HEX5[*]      ; clk27      ; 7.733  ; 7.733  ; Rise       ; clk27           ;
;  HEX5[0]     ; clk27      ; 8.697  ; 8.697  ; Rise       ; clk27           ;
;  HEX5[1]     ; clk27      ; 8.360  ; 8.360  ; Rise       ; clk27           ;
;  HEX5[2]     ; clk27      ; 8.231  ; 8.231  ; Rise       ; clk27           ;
;  HEX5[3]     ; clk27      ; 8.019  ; 8.019  ; Rise       ; clk27           ;
;  HEX5[4]     ; clk27      ; 8.678  ; 8.678  ; Rise       ; clk27           ;
;  HEX5[5]     ; clk27      ; 7.733  ; 7.733  ; Rise       ; clk27           ;
;  HEX5[6]     ; clk27      ; 7.947  ; 7.947  ; Rise       ; clk27           ;
; HEX6[*]      ; clk27      ; 7.182  ; 7.182  ; Rise       ; clk27           ;
;  HEX6[0]     ; clk27      ; 8.435  ; 8.435  ; Rise       ; clk27           ;
;  HEX6[1]     ; clk27      ; 8.388  ; 8.388  ; Rise       ; clk27           ;
;  HEX6[2]     ; clk27      ; 8.359  ; 8.359  ; Rise       ; clk27           ;
;  HEX6[3]     ; clk27      ; 7.586  ; 7.586  ; Rise       ; clk27           ;
;  HEX6[4]     ; clk27      ; 7.853  ; 7.853  ; Rise       ; clk27           ;
;  HEX6[5]     ; clk27      ; 7.395  ; 7.395  ; Rise       ; clk27           ;
;  HEX6[6]     ; clk27      ; 7.182  ; 7.182  ; Rise       ; clk27           ;
; HEX7[*]      ; clk27      ; 7.274  ; 7.274  ; Rise       ; clk27           ;
;  HEX7[0]     ; clk27      ; 7.501  ; 7.501  ; Rise       ; clk27           ;
;  HEX7[1]     ; clk27      ; 7.977  ; 7.977  ; Rise       ; clk27           ;
;  HEX7[2]     ; clk27      ; 8.129  ; 8.129  ; Rise       ; clk27           ;
;  HEX7[3]     ; clk27      ; 7.274  ; 7.274  ; Rise       ; clk27           ;
;  HEX7[4]     ; clk27      ; 8.221  ; 8.221  ; Rise       ; clk27           ;
;  HEX7[5]     ; clk27      ; 8.169  ; 8.169  ; Rise       ; clk27           ;
;  HEX7[6]     ; clk27      ; 7.877  ; 7.877  ; Rise       ; clk27           ;
; LEDG7_0[*]   ; clk27      ; 8.106  ; 8.106  ; Rise       ; clk27           ;
;  LEDG7_0[0]  ; clk27      ; 8.419  ; 8.419  ; Rise       ; clk27           ;
;  LEDG7_0[1]  ; clk27      ; 9.054  ; 9.054  ; Rise       ; clk27           ;
;  LEDG7_0[2]  ; clk27      ; 9.092  ; 9.092  ; Rise       ; clk27           ;
;  LEDG7_0[3]  ; clk27      ; 9.318  ; 9.318  ; Rise       ; clk27           ;
;  LEDG7_0[4]  ; clk27      ; 9.153  ; 9.153  ; Rise       ; clk27           ;
;  LEDG7_0[5]  ; clk27      ; 8.903  ; 8.903  ; Rise       ; clk27           ;
;  LEDG7_0[6]  ; clk27      ; 9.075  ; 9.075  ; Rise       ; clk27           ;
;  LEDG7_0[7]  ; clk27      ; 8.106  ; 8.106  ; Rise       ; clk27           ;
; LEDR7_0[*]   ; clk27      ; 8.338  ; 8.338  ; Rise       ; clk27           ;
;  LEDR7_0[0]  ; clk27      ; 9.533  ; 9.533  ; Rise       ; clk27           ;
;  LEDR7_0[1]  ; clk27      ; 9.838  ; 9.838  ; Rise       ; clk27           ;
;  LEDR7_0[2]  ; clk27      ; 8.443  ; 8.443  ; Rise       ; clk27           ;
;  LEDR7_0[3]  ; clk27      ; 10.007 ; 10.007 ; Rise       ; clk27           ;
;  LEDR7_0[4]  ; clk27      ; 10.018 ; 10.018 ; Rise       ; clk27           ;
;  LEDR7_0[5]  ; clk27      ; 8.691  ; 8.691  ; Rise       ; clk27           ;
;  LEDR7_0[6]  ; clk27      ; 10.013 ; 10.013 ; Rise       ; clk27           ;
;  LEDR7_0[7]  ; clk27      ; 8.338  ; 8.338  ; Rise       ; clk27           ;
; LEDR15_8[*]  ; clk27      ; 7.668  ; 7.668  ; Rise       ; clk27           ;
;  LEDR15_8[0] ; clk27      ; 8.614  ; 8.614  ; Rise       ; clk27           ;
;  LEDR15_8[1] ; clk27      ; 8.598  ; 8.598  ; Rise       ; clk27           ;
;  LEDR15_8[2] ; clk27      ; 8.604  ; 8.604  ; Rise       ; clk27           ;
;  LEDR15_8[3] ; clk27      ; 7.974  ; 7.974  ; Rise       ; clk27           ;
;  LEDR15_8[4] ; clk27      ; 8.510  ; 8.510  ; Rise       ; clk27           ;
;  LEDR15_8[5] ; clk27      ; 7.668  ; 7.668  ; Rise       ; clk27           ;
;  LEDR15_8[6] ; clk27      ; 8.365  ; 8.365  ; Rise       ; clk27           ;
;  LEDR15_8[7] ; clk27      ; 8.100  ; 8.100  ; Rise       ; clk27           ;
; LEDR17       ; clk27      ; 8.663  ; 8.663  ; Rise       ; clk27           ;
; opcode[*]    ; clk27      ; 7.598  ; 7.598  ; Rise       ; clk27           ;
;  opcode[0]   ; clk27      ; 7.598  ; 7.598  ; Rise       ; clk27           ;
;  opcode[1]   ; clk27      ; 7.930  ; 7.930  ; Rise       ; clk27           ;
;  opcode[2]   ; clk27      ; 7.767  ; 7.767  ; Rise       ; clk27           ;
;  opcode[3]   ; clk27      ; 7.648  ; 7.648  ; Rise       ; clk27           ;
;  opcode[4]   ; clk27      ; 7.907  ; 7.907  ; Rise       ; clk27           ;
;  opcode[5]   ; clk27      ; 8.025  ; 8.025  ; Rise       ; clk27           ;
;  opcode[6]   ; clk27      ; 7.640  ; 7.640  ; Rise       ; clk27           ;
;  opcode[7]   ; clk27      ; 7.668  ; 7.668  ; Rise       ; clk27           ;
; ram_out[*]   ; clk27      ; 10.157 ; 10.157 ; Rise       ; clk27           ;
;  ram_out[0]  ; clk27      ; 10.503 ; 10.503 ; Rise       ; clk27           ;
;  ram_out[1]  ; clk27      ; 10.708 ; 10.708 ; Rise       ; clk27           ;
;  ram_out[2]  ; clk27      ; 10.436 ; 10.436 ; Rise       ; clk27           ;
;  ram_out[3]  ; clk27      ; 10.474 ; 10.474 ; Rise       ; clk27           ;
;  ram_out[4]  ; clk27      ; 10.468 ; 10.468 ; Rise       ; clk27           ;
;  ram_out[5]  ; clk27      ; 10.220 ; 10.220 ; Rise       ; clk27           ;
;  ram_out[6]  ; clk27      ; 10.157 ; 10.157 ; Rise       ; clk27           ;
;  ram_out[7]  ; clk27      ; 10.774 ; 10.774 ; Rise       ; clk27           ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW7_0[0]   ; LEDR17      ; 10.442 ; 10.442 ; 10.442 ; 10.442 ;
; SW7_0[1]   ; LEDR17      ; 10.189 ; 10.189 ; 10.189 ; 10.189 ;
; SW7_0[2]   ; LEDR17      ; 10.443 ; 10.443 ; 10.443 ; 10.443 ;
; SW7_0[3]   ; LEDR17      ; 9.642  ; 9.642  ; 9.642  ; 9.642  ;
; SW7_0[4]   ; LEDR17      ; 9.540  ; 9.540  ; 9.540  ; 9.540  ;
; SW7_0[5]   ; LEDR17      ; 9.695  ; 9.695  ; 9.695  ; 9.695  ;
; SW7_0[6]   ; LEDR17      ; 9.330  ; 9.330  ; 9.330  ; 9.330  ;
; SW7_0[7]   ; LEDR17      ; 9.586  ; 9.586  ; 9.586  ; 9.586  ;
; SW15_8[0]  ; LEDR17      ; 9.024  ; 9.024  ; 9.024  ; 9.024  ;
; SW15_8[1]  ; LEDR17      ; 9.056  ; 9.056  ; 9.056  ; 9.056  ;
+------------+-------------+--------+--------+--------+--------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+------------+-------------+-------+--------+--------+-------+
; Input Port ; Output Port ; RR    ; RF     ; FR     ; FF    ;
+------------+-------------+-------+--------+--------+-------+
; SW7_0[0]   ; LEDR17      ; 9.628 ; 10.442 ; 10.442 ; 9.628 ;
; SW7_0[1]   ; LEDR17      ; 9.376 ; 10.189 ; 10.189 ; 9.376 ;
; SW7_0[2]   ; LEDR17      ; 9.634 ; 10.443 ; 10.443 ; 9.634 ;
; SW7_0[3]   ; LEDR17      ; 8.802 ; 9.642  ; 9.642  ; 8.802 ;
; SW7_0[4]   ; LEDR17      ; 8.731 ; 9.540  ; 9.540  ; 8.731 ;
; SW7_0[5]   ; LEDR17      ; 8.883 ; 9.695  ; 9.695  ; 8.883 ;
; SW7_0[6]   ; LEDR17      ; 8.519 ; 9.330  ; 9.330  ; 8.519 ;
; SW7_0[7]   ; LEDR17      ; 8.800 ; 9.586  ; 9.586  ; 8.800 ;
; SW15_8[0]  ; LEDR17      ; 9.024 ; 9.024  ; 9.024  ; 9.024 ;
; SW15_8[1]  ; LEDR17      ; 8.212 ; 8.212  ; 8.212  ; 8.212 ;
+------------+-------------+-------+--------+--------+-------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk27 ; -5.256 ; -471.844      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk27 ; 0.215 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Fast Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk27 ; -0.321 ; -2.588        ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk27 ; 0.759 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk27 ; -2.000 ; -367.380              ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk27'                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.256 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 6.227      ;
; -5.256 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 6.227      ;
; -5.256 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 6.227      ;
; -5.256 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 6.227      ;
; -5.256 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 6.227      ;
; -5.256 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 6.227      ;
; -5.256 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 6.227      ;
; -5.256 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 6.227      ;
; -5.256 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 6.227      ;
; -5.183 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 6.154      ;
; -5.183 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 6.154      ;
; -5.183 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 6.154      ;
; -5.183 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 6.154      ;
; -5.183 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 6.154      ;
; -5.183 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 6.154      ;
; -5.183 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 6.154      ;
; -5.183 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 6.154      ;
; -5.183 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 6.154      ;
; -5.182 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 6.153      ;
; -5.182 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 6.153      ;
; -5.182 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 6.153      ;
; -5.182 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 6.153      ;
; -5.182 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 6.153      ;
; -5.182 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 6.153      ;
; -5.182 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 6.153      ;
; -5.182 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 6.153      ;
; -5.182 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD7|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 6.153      ;
; -5.173 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD5|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 6.144      ;
; -5.173 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD5|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 6.144      ;
; -5.173 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD5|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 6.144      ;
; -5.173 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD5|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 6.144      ;
; -5.173 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD5|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 6.144      ;
; -5.173 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD5|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 6.144      ;
; -5.173 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD5|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 6.144      ;
; -5.173 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD5|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 6.144      ;
; -5.173 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD5|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 6.144      ;
; -5.145 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; clk27        ; clk27       ; 1.000        ; -0.001     ; 6.143      ;
; -5.145 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; clk27        ; clk27       ; 1.000        ; -0.001     ; 6.143      ;
; -5.145 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; clk27        ; clk27       ; 1.000        ; -0.001     ; 6.143      ;
; -5.145 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; clk27        ; clk27       ; 1.000        ; -0.001     ; 6.143      ;
; -5.145 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; clk27        ; clk27       ; 1.000        ; -0.001     ; 6.143      ;
; -5.145 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; clk27        ; clk27       ; 1.000        ; -0.001     ; 6.143      ;
; -5.145 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; clk27        ; clk27       ; 1.000        ; -0.001     ; 6.143      ;
; -5.145 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; clk27        ; clk27       ; 1.000        ; -0.001     ; 6.143      ;
; -5.145 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; clk27        ; clk27       ; 1.000        ; -0.001     ; 6.143      ;
; -5.095 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS                              ; clk27        ; clk27       ; 1.000        ; -0.079     ; 6.048      ;
; -5.095 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS                              ; clk27        ; clk27       ; 1.000        ; -0.079     ; 6.048      ;
; -5.095 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS                              ; clk27        ; clk27       ; 1.000        ; -0.079     ; 6.048      ;
; -5.095 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS                              ; clk27        ; clk27       ; 1.000        ; -0.079     ; 6.048      ;
; -5.095 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS                              ; clk27        ; clk27       ; 1.000        ; -0.079     ; 6.048      ;
; -5.095 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS                              ; clk27        ; clk27       ; 1.000        ; -0.079     ; 6.048      ;
; -5.095 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS                              ; clk27        ; clk27       ; 1.000        ; -0.079     ; 6.048      ;
; -5.095 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS                              ; clk27        ; clk27       ; 1.000        ; -0.079     ; 6.048      ;
; -5.095 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS                              ; clk27        ; clk27       ; 1.000        ; -0.079     ; 6.048      ;
; -5.090 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; clk27        ; clk27       ; 1.000        ; -0.001     ; 6.088      ;
; -5.090 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; clk27        ; clk27       ; 1.000        ; -0.001     ; 6.088      ;
; -5.090 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; clk27        ; clk27       ; 1.000        ; -0.001     ; 6.088      ;
; -5.090 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; clk27        ; clk27       ; 1.000        ; -0.001     ; 6.088      ;
; -5.090 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; clk27        ; clk27       ; 1.000        ; -0.001     ; 6.088      ;
; -5.090 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; clk27        ; clk27       ; 1.000        ; -0.001     ; 6.088      ;
; -5.090 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; clk27        ; clk27       ; 1.000        ; -0.001     ; 6.088      ;
; -5.090 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; clk27        ; clk27       ; 1.000        ; -0.001     ; 6.088      ;
; -5.090 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; clk27        ; clk27       ; 1.000        ; -0.001     ; 6.088      ;
; -5.042 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD4|qS                              ; clk27        ; clk27       ; 1.000        ; -0.072     ; 6.002      ;
; -5.042 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD4|qS                              ; clk27        ; clk27       ; 1.000        ; -0.072     ; 6.002      ;
; -5.042 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD4|qS                              ; clk27        ; clk27       ; 1.000        ; -0.072     ; 6.002      ;
; -5.042 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD4|qS                              ; clk27        ; clk27       ; 1.000        ; -0.072     ; 6.002      ;
; -5.042 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD4|qS                              ; clk27        ; clk27       ; 1.000        ; -0.072     ; 6.002      ;
; -5.042 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD4|qS                              ; clk27        ; clk27       ; 1.000        ; -0.072     ; 6.002      ;
; -5.042 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD4|qS                              ; clk27        ; clk27       ; 1.000        ; -0.072     ; 6.002      ;
; -5.042 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD4|qS                              ; clk27        ; clk27       ; 1.000        ; -0.072     ; 6.002      ;
; -5.042 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD4|qS                              ; clk27        ; clk27       ; 1.000        ; -0.072     ; 6.002      ;
; -5.023 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD1|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 5.994      ;
; -5.023 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD1|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 5.994      ;
; -5.023 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD1|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 5.994      ;
; -5.023 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD1|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 5.994      ;
; -5.023 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD1|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 5.994      ;
; -5.023 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD1|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 5.994      ;
; -5.023 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD1|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 5.994      ;
; -5.023 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD1|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 5.994      ;
; -5.023 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD1|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 5.994      ;
; -5.022 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; clk27        ; clk27       ; 1.000        ; -0.058     ; 5.996      ;
; -5.022 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; clk27        ; clk27       ; 1.000        ; -0.058     ; 5.996      ;
; -5.022 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; clk27        ; clk27       ; 1.000        ; -0.058     ; 5.996      ;
; -5.022 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; clk27        ; clk27       ; 1.000        ; -0.058     ; 5.996      ;
; -5.022 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; clk27        ; clk27       ; 1.000        ; -0.058     ; 5.996      ;
; -5.022 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; clk27        ; clk27       ; 1.000        ; -0.058     ; 5.996      ;
; -5.022 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; clk27        ; clk27       ; 1.000        ; -0.058     ; 5.996      ;
; -5.022 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; clk27        ; clk27       ; 1.000        ; -0.058     ; 5.996      ;
; -5.022 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; clk27        ; clk27       ; 1.000        ; -0.058     ; 5.996      ;
; -5.014 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD4|qS                              ; clk27        ; clk27       ; 1.000        ; -0.088     ; 5.958      ;
; -5.014 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD4|qS                              ; clk27        ; clk27       ; 1.000        ; -0.088     ; 5.958      ;
; -5.014 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD4|qS                              ; clk27        ; clk27       ; 1.000        ; -0.088     ; 5.958      ;
; -5.014 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD4|qS                              ; clk27        ; clk27       ; 1.000        ; -0.088     ; 5.958      ;
; -5.014 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD4|qS                              ; clk27        ; clk27       ; 1.000        ; -0.088     ; 5.958      ;
; -5.014 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD4|qS                              ; clk27        ; clk27       ; 1.000        ; -0.088     ; 5.958      ;
; -5.014 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD4|qS                              ; clk27        ; clk27       ; 1.000        ; -0.088     ; 5.958      ;
; -5.014 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD4|qS                              ; clk27        ; clk27       ; 1.000        ; -0.088     ; 5.958      ;
; -5.014 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD4|qS                              ; clk27        ; clk27       ; 1.000        ; -0.088     ; 5.958      ;
; -5.001 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD3|qS                              ; clk27        ; clk27       ; 1.000        ; -0.061     ; 5.972      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk27'                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                  ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                  ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                  ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                  ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                  ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                  ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                  ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD7|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD7|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|ctc_mode:CTC00|FFD:TIMEROUT|qS                                                                          ; timer:TIMER0000|ctc_mode:CTC00|FFD:TIMEROUT|qS                                                                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|normal_mode:NORMAL00|FFD:TIMEROUT|qS                                                                    ; timer:TIMER0000|normal_mode:NORMAL00|FFD:TIMEROUT|qS                                                                    ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.367      ;
; 0.258 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.410      ;
; 0.259 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                  ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.411      ;
; 0.259 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                  ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.411      ;
; 0.260 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                  ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.412      ;
; 0.262 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                  ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.414      ;
; 0.272 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.inicio                                        ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.inicio2                                       ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.424      ;
; 0.340 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.492      ;
; 0.361 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                  ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                  ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                  ; timer:TIMER0000|normal_mode:NORMAL00|FFD:TIMEROUT|qS                                                                    ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.515      ;
; 0.368 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.521      ;
; 0.373 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e3                                            ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e4                                            ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.529      ;
; 0.379 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.531      ;
; 0.382 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.534      ;
; 0.383 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e4                                            ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e5                                            ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.535      ;
; 0.384 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.536      ;
; 0.389 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.541      ;
; 0.414 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD5|qS                                    ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e5                                            ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.566      ;
; 0.424 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.576      ;
; 0.438 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                  ; timer:TIMER0000|normal_mode:NORMAL00|FFD:TIMEROUT|qS                                                                    ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.590      ;
; 0.439 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                  ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.591      ;
; 0.442 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.594      ;
; 0.456 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.608      ;
; 0.456 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                          ; timer:TIMER0000|ctc_mode:CTC00|FFD:TIMEROUT|qS                                                                          ; clk27        ; clk27       ; 0.000        ; 0.001      ; 0.609      ;
; 0.466 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.618      ;
; 0.467 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.619      ;
; 0.468 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.620      ;
; 0.468 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.620      ;
; 0.472 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.624      ;
; 0.472 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.624      ;
; 0.475 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.627      ;
; 0.476 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.628      ;
; 0.480 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                  ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.632      ;
; 0.481 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                  ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.633      ;
; 0.483 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                  ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.635      ;
; 0.499 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                          ; timer:TIMER0000|ctc_mode:CTC00|FFD:TIMEROUT|qS                                                                          ; clk27        ; clk27       ; 0.000        ; 0.001      ; 0.652      ;
; 0.500 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.652      ;
; 0.500 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.652      ;
; 0.508 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.660      ;
; 0.511 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.663      ;
; 0.513 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.665      ;
; 0.518 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS                                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.670      ;
; 0.524 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.676      ;
; 0.533 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD1|qS                                    ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e5                                            ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.685      ;
; 0.534 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD7|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.686      ;
; 0.540 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.692      ;
; 0.542 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.694      ;
; 0.545 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                          ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.697      ;
; 0.546 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.698      ;
; 0.548 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                  ; timer:TIMER0000|normal_mode:NORMAL00|FFD:TIMEROUT|qS                                                                    ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.700      ;
; 0.549 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                  ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.701      ;
; 0.554 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.706      ;
; 0.557 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.709      ;
; 0.557 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.709      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk27'                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.321 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.353      ;
; -0.321 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.353      ;
; -0.321 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.353      ;
; -0.321 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.353      ;
; -0.321 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.353      ;
; -0.321 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.353      ;
; -0.321 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.353      ;
; -0.321 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.353      ;
; -0.280 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.312      ;
; -0.280 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.312      ;
; -0.280 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.312      ;
; -0.280 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.312      ;
; -0.280 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.312      ;
; -0.280 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.312      ;
; -0.280 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.312      ;
; -0.280 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.312      ;
; -0.266 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.298      ;
; -0.266 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.298      ;
; -0.266 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.298      ;
; -0.266 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.298      ;
; -0.266 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.298      ;
; -0.266 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.298      ;
; -0.266 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.298      ;
; -0.266 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.298      ;
; -0.191 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.223      ;
; -0.191 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.223      ;
; -0.191 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.223      ;
; -0.191 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.223      ;
; -0.191 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.223      ;
; -0.191 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.223      ;
; -0.191 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.223      ;
; -0.191 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.223      ;
; -0.183 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.215      ;
; -0.183 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.215      ;
; -0.183 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.215      ;
; -0.183 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.215      ;
; -0.183 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.215      ;
; -0.183 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.215      ;
; -0.183 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.215      ;
; -0.183 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.215      ;
; -0.182 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.214      ;
; -0.182 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.214      ;
; -0.182 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.214      ;
; -0.182 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.214      ;
; -0.182 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.214      ;
; -0.182 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.214      ;
; -0.182 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.214      ;
; -0.182 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.214      ;
; -0.133 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.165      ;
; -0.133 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.165      ;
; -0.133 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.165      ;
; -0.133 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.165      ;
; -0.133 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.165      ;
; -0.133 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.165      ;
; -0.133 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.165      ;
; -0.133 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.165      ;
; -0.060 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.092      ;
; -0.060 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.092      ;
; -0.060 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.092      ;
; -0.060 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.092      ;
; -0.060 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.092      ;
; -0.060 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.092      ;
; -0.060 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.092      ;
; -0.060 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.092      ;
; -0.005 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.037      ;
; -0.005 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.037      ;
; -0.005 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.037      ;
; -0.005 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.037      ;
; 0.012  ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.020      ;
; 0.012  ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.020      ;
; 0.012  ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.020      ;
; 0.012  ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 1.020      ;
; 0.081  ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 0.951      ;
; 0.081  ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 0.951      ;
; 0.081  ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 0.951      ;
; 0.081  ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 0.951      ;
; 0.121  ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 0.911      ;
; 0.121  ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 0.911      ;
; 0.121  ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 0.911      ;
; 0.121  ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 1.000        ; 0.000      ; 0.911      ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk27'                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.759 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.911      ;
; 0.759 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.911      ;
; 0.759 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.911      ;
; 0.759 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.911      ;
; 0.799 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.951      ;
; 0.799 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.951      ;
; 0.799 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.951      ;
; 0.799 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 0.951      ;
; 0.868 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.020      ;
; 0.868 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.020      ;
; 0.868 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.020      ;
; 0.868 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.020      ;
; 0.885 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.037      ;
; 0.885 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.037      ;
; 0.885 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.037      ;
; 0.885 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.037      ;
; 0.940 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.092      ;
; 0.940 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.092      ;
; 0.940 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.092      ;
; 0.940 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.092      ;
; 0.940 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.092      ;
; 0.940 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.092      ;
; 0.940 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.092      ;
; 0.940 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.092      ;
; 1.013 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.165      ;
; 1.013 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.165      ;
; 1.013 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.165      ;
; 1.013 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.165      ;
; 1.013 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.165      ;
; 1.013 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.165      ;
; 1.013 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.165      ;
; 1.013 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.165      ;
; 1.062 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.214      ;
; 1.062 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.214      ;
; 1.062 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.214      ;
; 1.062 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.214      ;
; 1.062 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.214      ;
; 1.062 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.214      ;
; 1.062 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.214      ;
; 1.062 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.214      ;
; 1.063 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.215      ;
; 1.063 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.215      ;
; 1.063 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.215      ;
; 1.063 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.215      ;
; 1.063 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.215      ;
; 1.063 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.215      ;
; 1.063 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.215      ;
; 1.063 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.215      ;
; 1.071 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.223      ;
; 1.071 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.223      ;
; 1.071 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.223      ;
; 1.071 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.223      ;
; 1.071 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.223      ;
; 1.071 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.223      ;
; 1.071 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.223      ;
; 1.071 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.223      ;
; 1.146 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.298      ;
; 1.146 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.298      ;
; 1.146 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.298      ;
; 1.146 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.298      ;
; 1.146 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.298      ;
; 1.146 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.298      ;
; 1.146 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.298      ;
; 1.146 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.298      ;
; 1.160 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.312      ;
; 1.160 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.312      ;
; 1.160 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.312      ;
; 1.160 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.312      ;
; 1.160 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.312      ;
; 1.160 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.312      ;
; 1.160 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.312      ;
; 1.160 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.312      ;
; 1.201 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.353      ;
; 1.201 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.353      ;
; 1.201 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.353      ;
; 1.201 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.353      ;
; 1.201 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.353      ;
; 1.201 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.353      ;
; 1.201 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.353      ;
; 1.201 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; clk27        ; clk27       ; 0.000        ; 0.000      ; 1.353      ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk27'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk27 ; Rise       ; clk27                                                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD0|qS                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD0|qS                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD1|qS                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD1|qS                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD2|qS                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; KEY3_0[*]  ; clk27      ; 3.016 ; 3.016 ; Rise       ; clk27           ;
;  KEY3_0[0] ; clk27      ; 2.914 ; 2.914 ; Rise       ; clk27           ;
;  KEY3_0[1] ; clk27      ; 2.750 ; 2.750 ; Rise       ; clk27           ;
;  KEY3_0[2] ; clk27      ; 2.705 ; 2.705 ; Rise       ; clk27           ;
;  KEY3_0[3] ; clk27      ; 3.016 ; 3.016 ; Rise       ; clk27           ;
; SW7_0[*]   ; clk27      ; 0.850 ; 0.850 ; Rise       ; clk27           ;
;  SW7_0[0]  ; clk27      ; 0.483 ; 0.483 ; Rise       ; clk27           ;
;  SW7_0[1]  ; clk27      ; 0.536 ; 0.536 ; Rise       ; clk27           ;
;  SW7_0[2]  ; clk27      ; 0.293 ; 0.293 ; Rise       ; clk27           ;
;  SW7_0[3]  ; clk27      ; 0.652 ; 0.652 ; Rise       ; clk27           ;
;  SW7_0[4]  ; clk27      ; 0.418 ; 0.418 ; Rise       ; clk27           ;
;  SW7_0[5]  ; clk27      ; 0.346 ; 0.346 ; Rise       ; clk27           ;
;  SW7_0[6]  ; clk27      ; 0.208 ; 0.208 ; Rise       ; clk27           ;
;  SW7_0[7]  ; clk27      ; 0.850 ; 0.850 ; Rise       ; clk27           ;
; SW15_8[*]  ; clk27      ; 2.702 ; 2.702 ; Rise       ; clk27           ;
;  SW15_8[0] ; clk27      ; 0.814 ; 0.814 ; Rise       ; clk27           ;
;  SW15_8[1] ; clk27      ; 0.394 ; 0.394 ; Rise       ; clk27           ;
;  SW15_8[2] ; clk27      ; 0.292 ; 0.292 ; Rise       ; clk27           ;
;  SW15_8[3] ; clk27      ; 0.330 ; 0.330 ; Rise       ; clk27           ;
;  SW15_8[4] ; clk27      ; 0.078 ; 0.078 ; Rise       ; clk27           ;
;  SW15_8[5] ; clk27      ; 2.548 ; 2.548 ; Rise       ; clk27           ;
;  SW15_8[6] ; clk27      ; 2.702 ; 2.702 ; Rise       ; clk27           ;
;  SW15_8[7] ; clk27      ; 2.650 ; 2.650 ; Rise       ; clk27           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; KEY3_0[*]  ; clk27      ; -2.566 ; -2.566 ; Rise       ; clk27           ;
;  KEY3_0[0] ; clk27      ; -2.775 ; -2.775 ; Rise       ; clk27           ;
;  KEY3_0[1] ; clk27      ; -2.611 ; -2.611 ; Rise       ; clk27           ;
;  KEY3_0[2] ; clk27      ; -2.566 ; -2.566 ; Rise       ; clk27           ;
;  KEY3_0[3] ; clk27      ; -2.877 ; -2.877 ; Rise       ; clk27           ;
; SW7_0[*]   ; clk27      ; -0.069 ; -0.069 ; Rise       ; clk27           ;
;  SW7_0[0]  ; clk27      ; -0.344 ; -0.344 ; Rise       ; clk27           ;
;  SW7_0[1]  ; clk27      ; -0.397 ; -0.397 ; Rise       ; clk27           ;
;  SW7_0[2]  ; clk27      ; -0.154 ; -0.154 ; Rise       ; clk27           ;
;  SW7_0[3]  ; clk27      ; -0.513 ; -0.513 ; Rise       ; clk27           ;
;  SW7_0[4]  ; clk27      ; -0.279 ; -0.279 ; Rise       ; clk27           ;
;  SW7_0[5]  ; clk27      ; -0.207 ; -0.207 ; Rise       ; clk27           ;
;  SW7_0[6]  ; clk27      ; -0.069 ; -0.069 ; Rise       ; clk27           ;
;  SW7_0[7]  ; clk27      ; -0.711 ; -0.711 ; Rise       ; clk27           ;
; SW15_8[*]  ; clk27      ; 0.061  ; 0.061  ; Rise       ; clk27           ;
;  SW15_8[0] ; clk27      ; -0.675 ; -0.675 ; Rise       ; clk27           ;
;  SW15_8[1] ; clk27      ; -0.255 ; -0.255 ; Rise       ; clk27           ;
;  SW15_8[2] ; clk27      ; -0.153 ; -0.153 ; Rise       ; clk27           ;
;  SW15_8[3] ; clk27      ; -0.191 ; -0.191 ; Rise       ; clk27           ;
;  SW15_8[4] ; clk27      ; 0.061  ; 0.061  ; Rise       ; clk27           ;
;  SW15_8[5] ; clk27      ; -2.409 ; -2.409 ; Rise       ; clk27           ;
;  SW15_8[6] ; clk27      ; -2.563 ; -2.563 ; Rise       ; clk27           ;
;  SW15_8[7] ; clk27      ; -2.511 ; -2.511 ; Rise       ; clk27           ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; HEX0[*]      ; clk27      ; 4.970 ; 4.970 ; Rise       ; clk27           ;
;  HEX0[0]     ; clk27      ; 4.970 ; 4.970 ; Rise       ; clk27           ;
;  HEX0[1]     ; clk27      ; 4.952 ; 4.952 ; Rise       ; clk27           ;
;  HEX0[2]     ; clk27      ; 4.942 ; 4.942 ; Rise       ; clk27           ;
;  HEX0[3]     ; clk27      ; 4.826 ; 4.826 ; Rise       ; clk27           ;
;  HEX0[4]     ; clk27      ; 4.835 ; 4.835 ; Rise       ; clk27           ;
;  HEX0[5]     ; clk27      ; 4.884 ; 4.884 ; Rise       ; clk27           ;
;  HEX0[6]     ; clk27      ; 4.814 ; 4.814 ; Rise       ; clk27           ;
; HEX1[*]      ; clk27      ; 5.636 ; 5.636 ; Rise       ; clk27           ;
;  HEX1[0]     ; clk27      ; 5.443 ; 5.443 ; Rise       ; clk27           ;
;  HEX1[1]     ; clk27      ; 5.533 ; 5.533 ; Rise       ; clk27           ;
;  HEX1[2]     ; clk27      ; 5.272 ; 5.272 ; Rise       ; clk27           ;
;  HEX1[3]     ; clk27      ; 5.523 ; 5.523 ; Rise       ; clk27           ;
;  HEX1[4]     ; clk27      ; 5.636 ; 5.636 ; Rise       ; clk27           ;
;  HEX1[5]     ; clk27      ; 5.568 ; 5.568 ; Rise       ; clk27           ;
;  HEX1[6]     ; clk27      ; 5.165 ; 5.165 ; Rise       ; clk27           ;
; HEX2[*]      ; clk27      ; 5.502 ; 5.502 ; Rise       ; clk27           ;
;  HEX2[0]     ; clk27      ; 5.274 ; 5.274 ; Rise       ; clk27           ;
;  HEX2[1]     ; clk27      ; 4.843 ; 4.843 ; Rise       ; clk27           ;
;  HEX2[2]     ; clk27      ; 5.080 ; 5.080 ; Rise       ; clk27           ;
;  HEX2[3]     ; clk27      ; 4.998 ; 4.998 ; Rise       ; clk27           ;
;  HEX2[4]     ; clk27      ; 5.398 ; 5.398 ; Rise       ; clk27           ;
;  HEX2[5]     ; clk27      ; 5.144 ; 5.144 ; Rise       ; clk27           ;
;  HEX2[6]     ; clk27      ; 5.502 ; 5.502 ; Rise       ; clk27           ;
; HEX3[*]      ; clk27      ; 5.843 ; 5.843 ; Rise       ; clk27           ;
;  HEX3[0]     ; clk27      ; 5.166 ; 5.166 ; Rise       ; clk27           ;
;  HEX3[1]     ; clk27      ; 5.318 ; 5.318 ; Rise       ; clk27           ;
;  HEX3[2]     ; clk27      ; 5.843 ; 5.843 ; Rise       ; clk27           ;
;  HEX3[3]     ; clk27      ; 5.171 ; 5.171 ; Rise       ; clk27           ;
;  HEX3[4]     ; clk27      ; 5.635 ; 5.635 ; Rise       ; clk27           ;
;  HEX3[5]     ; clk27      ; 4.938 ; 4.938 ; Rise       ; clk27           ;
;  HEX3[6]     ; clk27      ; 5.619 ; 5.619 ; Rise       ; clk27           ;
; HEX4[*]      ; clk27      ; 4.913 ; 4.913 ; Rise       ; clk27           ;
;  HEX4[0]     ; clk27      ; 4.847 ; 4.847 ; Rise       ; clk27           ;
;  HEX4[1]     ; clk27      ; 4.656 ; 4.656 ; Rise       ; clk27           ;
;  HEX4[2]     ; clk27      ; 4.754 ; 4.754 ; Rise       ; clk27           ;
;  HEX4[3]     ; clk27      ; 4.830 ; 4.830 ; Rise       ; clk27           ;
;  HEX4[4]     ; clk27      ; 4.870 ; 4.870 ; Rise       ; clk27           ;
;  HEX4[5]     ; clk27      ; 4.913 ; 4.913 ; Rise       ; clk27           ;
;  HEX4[6]     ; clk27      ; 4.850 ; 4.850 ; Rise       ; clk27           ;
; HEX5[*]      ; clk27      ; 4.993 ; 4.993 ; Rise       ; clk27           ;
;  HEX5[0]     ; clk27      ; 4.810 ; 4.810 ; Rise       ; clk27           ;
;  HEX5[1]     ; clk27      ; 4.691 ; 4.691 ; Rise       ; clk27           ;
;  HEX5[2]     ; clk27      ; 4.567 ; 4.567 ; Rise       ; clk27           ;
;  HEX5[3]     ; clk27      ; 4.566 ; 4.566 ; Rise       ; clk27           ;
;  HEX5[4]     ; clk27      ; 4.993 ; 4.993 ; Rise       ; clk27           ;
;  HEX5[5]     ; clk27      ; 4.424 ; 4.424 ; Rise       ; clk27           ;
;  HEX5[6]     ; clk27      ; 4.584 ; 4.584 ; Rise       ; clk27           ;
; HEX6[*]      ; clk27      ; 4.796 ; 4.796 ; Rise       ; clk27           ;
;  HEX6[0]     ; clk27      ; 4.796 ; 4.796 ; Rise       ; clk27           ;
;  HEX6[1]     ; clk27      ; 4.762 ; 4.762 ; Rise       ; clk27           ;
;  HEX6[2]     ; clk27      ; 4.793 ; 4.793 ; Rise       ; clk27           ;
;  HEX6[3]     ; clk27      ; 4.386 ; 4.386 ; Rise       ; clk27           ;
;  HEX6[4]     ; clk27      ; 4.490 ; 4.490 ; Rise       ; clk27           ;
;  HEX6[5]     ; clk27      ; 4.359 ; 4.359 ; Rise       ; clk27           ;
;  HEX6[6]     ; clk27      ; 4.272 ; 4.272 ; Rise       ; clk27           ;
; HEX7[*]      ; clk27      ; 4.729 ; 4.729 ; Rise       ; clk27           ;
;  HEX7[0]     ; clk27      ; 4.332 ; 4.332 ; Rise       ; clk27           ;
;  HEX7[1]     ; clk27      ; 4.563 ; 4.563 ; Rise       ; clk27           ;
;  HEX7[2]     ; clk27      ; 4.498 ; 4.498 ; Rise       ; clk27           ;
;  HEX7[3]     ; clk27      ; 4.218 ; 4.218 ; Rise       ; clk27           ;
;  HEX7[4]     ; clk27      ; 4.729 ; 4.729 ; Rise       ; clk27           ;
;  HEX7[5]     ; clk27      ; 4.538 ; 4.538 ; Rise       ; clk27           ;
;  HEX7[6]     ; clk27      ; 4.433 ; 4.433 ; Rise       ; clk27           ;
; LEDG7_0[*]   ; clk27      ; 5.082 ; 5.082 ; Rise       ; clk27           ;
;  LEDG7_0[0]  ; clk27      ; 4.694 ; 4.694 ; Rise       ; clk27           ;
;  LEDG7_0[1]  ; clk27      ; 4.968 ; 4.968 ; Rise       ; clk27           ;
;  LEDG7_0[2]  ; clk27      ; 5.082 ; 5.082 ; Rise       ; clk27           ;
;  LEDG7_0[3]  ; clk27      ; 5.049 ; 5.049 ; Rise       ; clk27           ;
;  LEDG7_0[4]  ; clk27      ; 5.037 ; 5.037 ; Rise       ; clk27           ;
;  LEDG7_0[5]  ; clk27      ; 4.938 ; 4.938 ; Rise       ; clk27           ;
;  LEDG7_0[6]  ; clk27      ; 4.944 ; 4.944 ; Rise       ; clk27           ;
;  LEDG7_0[7]  ; clk27      ; 4.521 ; 4.521 ; Rise       ; clk27           ;
; LEDR7_0[*]   ; clk27      ; 5.460 ; 5.460 ; Rise       ; clk27           ;
;  LEDR7_0[0]  ; clk27      ; 5.199 ; 5.199 ; Rise       ; clk27           ;
;  LEDR7_0[1]  ; clk27      ; 5.460 ; 5.460 ; Rise       ; clk27           ;
;  LEDR7_0[2]  ; clk27      ; 4.726 ; 4.726 ; Rise       ; clk27           ;
;  LEDR7_0[3]  ; clk27      ; 5.335 ; 5.335 ; Rise       ; clk27           ;
;  LEDR7_0[4]  ; clk27      ; 5.346 ; 5.346 ; Rise       ; clk27           ;
;  LEDR7_0[5]  ; clk27      ; 4.826 ; 4.826 ; Rise       ; clk27           ;
;  LEDR7_0[6]  ; clk27      ; 5.339 ; 5.339 ; Rise       ; clk27           ;
;  LEDR7_0[7]  ; clk27      ; 4.675 ; 4.675 ; Rise       ; clk27           ;
; LEDR15_8[*]  ; clk27      ; 4.696 ; 4.696 ; Rise       ; clk27           ;
;  LEDR15_8[0] ; clk27      ; 4.696 ; 4.696 ; Rise       ; clk27           ;
;  LEDR15_8[1] ; clk27      ; 4.693 ; 4.693 ; Rise       ; clk27           ;
;  LEDR15_8[2] ; clk27      ; 4.694 ; 4.694 ; Rise       ; clk27           ;
;  LEDR15_8[3] ; clk27      ; 4.441 ; 4.441 ; Rise       ; clk27           ;
;  LEDR15_8[4] ; clk27      ; 4.672 ; 4.672 ; Rise       ; clk27           ;
;  LEDR15_8[5] ; clk27      ; 4.313 ; 4.313 ; Rise       ; clk27           ;
;  LEDR15_8[6] ; clk27      ; 4.590 ; 4.590 ; Rise       ; clk27           ;
;  LEDR15_8[7] ; clk27      ; 4.471 ; 4.471 ; Rise       ; clk27           ;
; LEDR17       ; clk27      ; 5.607 ; 5.607 ; Rise       ; clk27           ;
; opcode[*]    ; clk27      ; 4.419 ; 4.419 ; Rise       ; clk27           ;
;  opcode[0]   ; clk27      ; 4.208 ; 4.208 ; Rise       ; clk27           ;
;  opcode[1]   ; clk27      ; 4.377 ; 4.377 ; Rise       ; clk27           ;
;  opcode[2]   ; clk27      ; 4.306 ; 4.306 ; Rise       ; clk27           ;
;  opcode[3]   ; clk27      ; 4.256 ; 4.256 ; Rise       ; clk27           ;
;  opcode[4]   ; clk27      ; 4.351 ; 4.351 ; Rise       ; clk27           ;
;  opcode[5]   ; clk27      ; 4.419 ; 4.419 ; Rise       ; clk27           ;
;  opcode[6]   ; clk27      ; 4.257 ; 4.257 ; Rise       ; clk27           ;
;  opcode[7]   ; clk27      ; 4.245 ; 4.245 ; Rise       ; clk27           ;
; ram_out[*]   ; clk27      ; 6.256 ; 6.256 ; Rise       ; clk27           ;
;  ram_out[0]  ; clk27      ; 6.131 ; 6.131 ; Rise       ; clk27           ;
;  ram_out[1]  ; clk27      ; 6.222 ; 6.222 ; Rise       ; clk27           ;
;  ram_out[2]  ; clk27      ; 6.089 ; 6.089 ; Rise       ; clk27           ;
;  ram_out[3]  ; clk27      ; 6.112 ; 6.112 ; Rise       ; clk27           ;
;  ram_out[4]  ; clk27      ; 6.096 ; 6.096 ; Rise       ; clk27           ;
;  ram_out[5]  ; clk27      ; 5.987 ; 5.987 ; Rise       ; clk27           ;
;  ram_out[6]  ; clk27      ; 5.957 ; 5.957 ; Rise       ; clk27           ;
;  ram_out[7]  ; clk27      ; 6.256 ; 6.256 ; Rise       ; clk27           ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; HEX0[*]      ; clk27      ; 4.581 ; 4.581 ; Rise       ; clk27           ;
;  HEX0[0]     ; clk27      ; 4.729 ; 4.729 ; Rise       ; clk27           ;
;  HEX0[1]     ; clk27      ; 4.716 ; 4.716 ; Rise       ; clk27           ;
;  HEX0[2]     ; clk27      ; 4.703 ; 4.703 ; Rise       ; clk27           ;
;  HEX0[3]     ; clk27      ; 4.592 ; 4.592 ; Rise       ; clk27           ;
;  HEX0[4]     ; clk27      ; 4.594 ; 4.594 ; Rise       ; clk27           ;
;  HEX0[5]     ; clk27      ; 4.649 ; 4.649 ; Rise       ; clk27           ;
;  HEX0[6]     ; clk27      ; 4.581 ; 4.581 ; Rise       ; clk27           ;
; HEX1[*]      ; clk27      ; 4.752 ; 4.752 ; Rise       ; clk27           ;
;  HEX1[0]     ; clk27      ; 5.121 ; 5.121 ; Rise       ; clk27           ;
;  HEX1[1]     ; clk27      ; 5.207 ; 5.207 ; Rise       ; clk27           ;
;  HEX1[2]     ; clk27      ; 4.953 ; 4.953 ; Rise       ; clk27           ;
;  HEX1[3]     ; clk27      ; 5.200 ; 5.200 ; Rise       ; clk27           ;
;  HEX1[4]     ; clk27      ; 5.320 ; 5.320 ; Rise       ; clk27           ;
;  HEX1[5]     ; clk27      ; 5.160 ; 5.160 ; Rise       ; clk27           ;
;  HEX1[6]     ; clk27      ; 4.752 ; 4.752 ; Rise       ; clk27           ;
; HEX2[*]      ; clk27      ; 4.717 ; 4.717 ; Rise       ; clk27           ;
;  HEX2[0]     ; clk27      ; 5.148 ; 5.148 ; Rise       ; clk27           ;
;  HEX2[1]     ; clk27      ; 4.717 ; 4.717 ; Rise       ; clk27           ;
;  HEX2[2]     ; clk27      ; 4.959 ; 4.959 ; Rise       ; clk27           ;
;  HEX2[3]     ; clk27      ; 4.815 ; 4.815 ; Rise       ; clk27           ;
;  HEX2[4]     ; clk27      ; 5.164 ; 5.164 ; Rise       ; clk27           ;
;  HEX2[5]     ; clk27      ; 4.957 ; 4.957 ; Rise       ; clk27           ;
;  HEX2[6]     ; clk27      ; 5.270 ; 5.270 ; Rise       ; clk27           ;
; HEX3[*]      ; clk27      ; 4.740 ; 4.740 ; Rise       ; clk27           ;
;  HEX3[0]     ; clk27      ; 5.030 ; 5.030 ; Rise       ; clk27           ;
;  HEX3[1]     ; clk27      ; 5.181 ; 5.181 ; Rise       ; clk27           ;
;  HEX3[2]     ; clk27      ; 5.706 ; 5.706 ; Rise       ; clk27           ;
;  HEX3[3]     ; clk27      ; 4.960 ; 4.960 ; Rise       ; clk27           ;
;  HEX3[4]     ; clk27      ; 5.439 ; 5.439 ; Rise       ; clk27           ;
;  HEX3[5]     ; clk27      ; 4.740 ; 4.740 ; Rise       ; clk27           ;
;  HEX3[6]     ; clk27      ; 5.422 ; 5.422 ; Rise       ; clk27           ;
; HEX4[*]      ; clk27      ; 4.407 ; 4.407 ; Rise       ; clk27           ;
;  HEX4[0]     ; clk27      ; 4.586 ; 4.586 ; Rise       ; clk27           ;
;  HEX4[1]     ; clk27      ; 4.407 ; 4.407 ; Rise       ; clk27           ;
;  HEX4[2]     ; clk27      ; 4.491 ; 4.491 ; Rise       ; clk27           ;
;  HEX4[3]     ; clk27      ; 4.570 ; 4.570 ; Rise       ; clk27           ;
;  HEX4[4]     ; clk27      ; 4.620 ; 4.620 ; Rise       ; clk27           ;
;  HEX4[5]     ; clk27      ; 4.515 ; 4.515 ; Rise       ; clk27           ;
;  HEX4[6]     ; clk27      ; 4.590 ; 4.590 ; Rise       ; clk27           ;
; HEX5[*]      ; clk27      ; 4.251 ; 4.251 ; Rise       ; clk27           ;
;  HEX5[0]     ; clk27      ; 4.691 ; 4.691 ; Rise       ; clk27           ;
;  HEX5[1]     ; clk27      ; 4.572 ; 4.572 ; Rise       ; clk27           ;
;  HEX5[2]     ; clk27      ; 4.452 ; 4.452 ; Rise       ; clk27           ;
;  HEX5[3]     ; clk27      ; 4.394 ; 4.394 ; Rise       ; clk27           ;
;  HEX5[4]     ; clk27      ; 4.796 ; 4.796 ; Rise       ; clk27           ;
;  HEX5[5]     ; clk27      ; 4.251 ; 4.251 ; Rise       ; clk27           ;
;  HEX5[6]     ; clk27      ; 4.350 ; 4.350 ; Rise       ; clk27           ;
; HEX6[*]      ; clk27      ; 3.993 ; 3.993 ; Rise       ; clk27           ;
;  HEX6[0]     ; clk27      ; 4.562 ; 4.562 ; Rise       ; clk27           ;
;  HEX6[1]     ; clk27      ; 4.519 ; 4.519 ; Rise       ; clk27           ;
;  HEX6[2]     ; clk27      ; 4.548 ; 4.548 ; Rise       ; clk27           ;
;  HEX6[3]     ; clk27      ; 4.154 ; 4.154 ; Rise       ; clk27           ;
;  HEX6[4]     ; clk27      ; 4.252 ; 4.252 ; Rise       ; clk27           ;
;  HEX6[5]     ; clk27      ; 4.081 ; 4.081 ; Rise       ; clk27           ;
;  HEX6[6]     ; clk27      ; 3.993 ; 3.993 ; Rise       ; clk27           ;
; HEX7[*]      ; clk27      ; 4.044 ; 4.044 ; Rise       ; clk27           ;
;  HEX7[0]     ; clk27      ; 4.155 ; 4.155 ; Rise       ; clk27           ;
;  HEX7[1]     ; clk27      ; 4.338 ; 4.338 ; Rise       ; clk27           ;
;  HEX7[2]     ; clk27      ; 4.366 ; 4.366 ; Rise       ; clk27           ;
;  HEX7[3]     ; clk27      ; 4.044 ; 4.044 ; Rise       ; clk27           ;
;  HEX7[4]     ; clk27      ; 4.555 ; 4.555 ; Rise       ; clk27           ;
;  HEX7[5]     ; clk27      ; 4.406 ; 4.406 ; Rise       ; clk27           ;
;  HEX7[6]     ; clk27      ; 4.297 ; 4.297 ; Rise       ; clk27           ;
; LEDG7_0[*]   ; clk27      ; 4.521 ; 4.521 ; Rise       ; clk27           ;
;  LEDG7_0[0]  ; clk27      ; 4.694 ; 4.694 ; Rise       ; clk27           ;
;  LEDG7_0[1]  ; clk27      ; 4.968 ; 4.968 ; Rise       ; clk27           ;
;  LEDG7_0[2]  ; clk27      ; 5.082 ; 5.082 ; Rise       ; clk27           ;
;  LEDG7_0[3]  ; clk27      ; 5.049 ; 5.049 ; Rise       ; clk27           ;
;  LEDG7_0[4]  ; clk27      ; 5.037 ; 5.037 ; Rise       ; clk27           ;
;  LEDG7_0[5]  ; clk27      ; 4.938 ; 4.938 ; Rise       ; clk27           ;
;  LEDG7_0[6]  ; clk27      ; 4.944 ; 4.944 ; Rise       ; clk27           ;
;  LEDG7_0[7]  ; clk27      ; 4.521 ; 4.521 ; Rise       ; clk27           ;
; LEDR7_0[*]   ; clk27      ; 4.675 ; 4.675 ; Rise       ; clk27           ;
;  LEDR7_0[0]  ; clk27      ; 5.199 ; 5.199 ; Rise       ; clk27           ;
;  LEDR7_0[1]  ; clk27      ; 5.460 ; 5.460 ; Rise       ; clk27           ;
;  LEDR7_0[2]  ; clk27      ; 4.726 ; 4.726 ; Rise       ; clk27           ;
;  LEDR7_0[3]  ; clk27      ; 5.335 ; 5.335 ; Rise       ; clk27           ;
;  LEDR7_0[4]  ; clk27      ; 5.346 ; 5.346 ; Rise       ; clk27           ;
;  LEDR7_0[5]  ; clk27      ; 4.826 ; 4.826 ; Rise       ; clk27           ;
;  LEDR7_0[6]  ; clk27      ; 5.339 ; 5.339 ; Rise       ; clk27           ;
;  LEDR7_0[7]  ; clk27      ; 4.675 ; 4.675 ; Rise       ; clk27           ;
; LEDR15_8[*]  ; clk27      ; 4.313 ; 4.313 ; Rise       ; clk27           ;
;  LEDR15_8[0] ; clk27      ; 4.696 ; 4.696 ; Rise       ; clk27           ;
;  LEDR15_8[1] ; clk27      ; 4.693 ; 4.693 ; Rise       ; clk27           ;
;  LEDR15_8[2] ; clk27      ; 4.694 ; 4.694 ; Rise       ; clk27           ;
;  LEDR15_8[3] ; clk27      ; 4.441 ; 4.441 ; Rise       ; clk27           ;
;  LEDR15_8[4] ; clk27      ; 4.672 ; 4.672 ; Rise       ; clk27           ;
;  LEDR15_8[5] ; clk27      ; 4.313 ; 4.313 ; Rise       ; clk27           ;
;  LEDR15_8[6] ; clk27      ; 4.590 ; 4.590 ; Rise       ; clk27           ;
;  LEDR15_8[7] ; clk27      ; 4.471 ; 4.471 ; Rise       ; clk27           ;
; LEDR17       ; clk27      ; 4.641 ; 4.641 ; Rise       ; clk27           ;
; opcode[*]    ; clk27      ; 4.208 ; 4.208 ; Rise       ; clk27           ;
;  opcode[0]   ; clk27      ; 4.208 ; 4.208 ; Rise       ; clk27           ;
;  opcode[1]   ; clk27      ; 4.377 ; 4.377 ; Rise       ; clk27           ;
;  opcode[2]   ; clk27      ; 4.306 ; 4.306 ; Rise       ; clk27           ;
;  opcode[3]   ; clk27      ; 4.256 ; 4.256 ; Rise       ; clk27           ;
;  opcode[4]   ; clk27      ; 4.351 ; 4.351 ; Rise       ; clk27           ;
;  opcode[5]   ; clk27      ; 4.419 ; 4.419 ; Rise       ; clk27           ;
;  opcode[6]   ; clk27      ; 4.257 ; 4.257 ; Rise       ; clk27           ;
;  opcode[7]   ; clk27      ; 4.245 ; 4.245 ; Rise       ; clk27           ;
; ram_out[*]   ; clk27      ; 5.957 ; 5.957 ; Rise       ; clk27           ;
;  ram_out[0]  ; clk27      ; 6.131 ; 6.131 ; Rise       ; clk27           ;
;  ram_out[1]  ; clk27      ; 6.222 ; 6.222 ; Rise       ; clk27           ;
;  ram_out[2]  ; clk27      ; 6.089 ; 6.089 ; Rise       ; clk27           ;
;  ram_out[3]  ; clk27      ; 6.112 ; 6.112 ; Rise       ; clk27           ;
;  ram_out[4]  ; clk27      ; 6.096 ; 6.096 ; Rise       ; clk27           ;
;  ram_out[5]  ; clk27      ; 5.987 ; 5.987 ; Rise       ; clk27           ;
;  ram_out[6]  ; clk27      ; 5.957 ; 5.957 ; Rise       ; clk27           ;
;  ram_out[7]  ; clk27      ; 6.256 ; 6.256 ; Rise       ; clk27           ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW7_0[0]   ; LEDR17      ; 5.165 ; 5.165 ; 5.165 ; 5.165 ;
; SW7_0[1]   ; LEDR17      ; 5.049 ; 5.049 ; 5.049 ; 5.049 ;
; SW7_0[2]   ; LEDR17      ; 5.178 ; 5.178 ; 5.178 ; 5.178 ;
; SW7_0[3]   ; LEDR17      ; 4.791 ; 4.791 ; 4.791 ; 4.791 ;
; SW7_0[4]   ; LEDR17      ; 4.726 ; 4.726 ; 4.726 ; 4.726 ;
; SW7_0[5]   ; LEDR17      ; 4.772 ; 4.772 ; 4.772 ; 4.772 ;
; SW7_0[6]   ; LEDR17      ; 4.566 ; 4.566 ; 4.566 ; 4.566 ;
; SW7_0[7]   ; LEDR17      ; 4.866 ; 4.866 ; 4.866 ; 4.866 ;
; SW15_8[0]  ; LEDR17      ; 4.660 ; 4.660 ; 4.660 ; 4.660 ;
; SW15_8[1]  ; LEDR17      ; 4.597 ; 4.597 ; 4.597 ; 4.597 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW7_0[0]   ; LEDR17      ; 4.826 ; 5.165 ; 5.165 ; 4.826 ;
; SW7_0[1]   ; LEDR17      ; 4.710 ; 5.049 ; 5.049 ; 4.710 ;
; SW7_0[2]   ; LEDR17      ; 4.841 ; 5.178 ; 5.178 ; 4.841 ;
; SW7_0[3]   ; LEDR17      ; 4.444 ; 4.791 ; 4.791 ; 4.444 ;
; SW7_0[4]   ; LEDR17      ; 4.392 ; 4.726 ; 4.726 ; 4.392 ;
; SW7_0[5]   ; LEDR17      ; 4.434 ; 4.772 ; 4.772 ; 4.434 ;
; SW7_0[6]   ; LEDR17      ; 4.230 ; 4.566 ; 4.566 ; 4.230 ;
; SW7_0[7]   ; LEDR17      ; 4.536 ; 4.866 ; 4.866 ; 4.536 ;
; SW15_8[0]  ; LEDR17      ; 4.660 ; 4.660 ; 4.660 ; 4.660 ;
; SW15_8[1]  ; LEDR17      ; 4.235 ; 4.235 ; 4.235 ; 4.235 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -12.024   ; 0.215 ; -1.667   ; 0.759   ; -2.000              ;
;  clk27           ; -12.024   ; 0.215 ; -1.667   ; 0.759   ; -2.000              ;
; Design-wide TNS  ; -1092.208 ; 0.0   ; -17.244  ; 0.0     ; -367.38             ;
;  clk27           ; -1092.208 ; 0.000 ; -17.244  ; 0.000   ; -367.380            ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; KEY3_0[*]  ; clk27      ; 5.838 ; 5.838 ; Rise       ; clk27           ;
;  KEY3_0[0] ; clk27      ; 5.677 ; 5.677 ; Rise       ; clk27           ;
;  KEY3_0[1] ; clk27      ; 5.358 ; 5.358 ; Rise       ; clk27           ;
;  KEY3_0[2] ; clk27      ; 5.206 ; 5.206 ; Rise       ; clk27           ;
;  KEY3_0[3] ; clk27      ; 5.838 ; 5.838 ; Rise       ; clk27           ;
; SW7_0[*]   ; clk27      ; 2.317 ; 2.317 ; Rise       ; clk27           ;
;  SW7_0[0]  ; clk27      ; 1.809 ; 1.809 ; Rise       ; clk27           ;
;  SW7_0[1]  ; clk27      ; 1.893 ; 1.893 ; Rise       ; clk27           ;
;  SW7_0[2]  ; clk27      ; 1.342 ; 1.342 ; Rise       ; clk27           ;
;  SW7_0[3]  ; clk27      ; 1.914 ; 1.914 ; Rise       ; clk27           ;
;  SW7_0[4]  ; clk27      ; 1.442 ; 1.442 ; Rise       ; clk27           ;
;  SW7_0[5]  ; clk27      ; 1.404 ; 1.404 ; Rise       ; clk27           ;
;  SW7_0[6]  ; clk27      ; 1.159 ; 1.159 ; Rise       ; clk27           ;
;  SW7_0[7]  ; clk27      ; 2.317 ; 2.317 ; Rise       ; clk27           ;
; SW15_8[*]  ; clk27      ; 5.155 ; 5.155 ; Rise       ; clk27           ;
;  SW15_8[0] ; clk27      ; 2.298 ; 2.298 ; Rise       ; clk27           ;
;  SW15_8[1] ; clk27      ; 1.568 ; 1.568 ; Rise       ; clk27           ;
;  SW15_8[2] ; clk27      ; 1.436 ; 1.436 ; Rise       ; clk27           ;
;  SW15_8[3] ; clk27      ; 1.521 ; 1.521 ; Rise       ; clk27           ;
;  SW15_8[4] ; clk27      ; 0.872 ; 0.872 ; Rise       ; clk27           ;
;  SW15_8[5] ; clk27      ; 4.850 ; 4.850 ; Rise       ; clk27           ;
;  SW15_8[6] ; clk27      ; 5.155 ; 5.155 ; Rise       ; clk27           ;
;  SW15_8[7] ; clk27      ; 5.143 ; 5.143 ; Rise       ; clk27           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; KEY3_0[*]  ; clk27      ; -2.566 ; -2.566 ; Rise       ; clk27           ;
;  KEY3_0[0] ; clk27      ; -2.775 ; -2.775 ; Rise       ; clk27           ;
;  KEY3_0[1] ; clk27      ; -2.611 ; -2.611 ; Rise       ; clk27           ;
;  KEY3_0[2] ; clk27      ; -2.566 ; -2.566 ; Rise       ; clk27           ;
;  KEY3_0[3] ; clk27      ; -2.877 ; -2.877 ; Rise       ; clk27           ;
; SW7_0[*]   ; clk27      ; -0.069 ; -0.069 ; Rise       ; clk27           ;
;  SW7_0[0]  ; clk27      ; -0.344 ; -0.344 ; Rise       ; clk27           ;
;  SW7_0[1]  ; clk27      ; -0.397 ; -0.397 ; Rise       ; clk27           ;
;  SW7_0[2]  ; clk27      ; -0.154 ; -0.154 ; Rise       ; clk27           ;
;  SW7_0[3]  ; clk27      ; -0.513 ; -0.513 ; Rise       ; clk27           ;
;  SW7_0[4]  ; clk27      ; -0.279 ; -0.279 ; Rise       ; clk27           ;
;  SW7_0[5]  ; clk27      ; -0.207 ; -0.207 ; Rise       ; clk27           ;
;  SW7_0[6]  ; clk27      ; -0.069 ; -0.069 ; Rise       ; clk27           ;
;  SW7_0[7]  ; clk27      ; -0.711 ; -0.711 ; Rise       ; clk27           ;
; SW15_8[*]  ; clk27      ; 0.061  ; 0.061  ; Rise       ; clk27           ;
;  SW15_8[0] ; clk27      ; -0.675 ; -0.675 ; Rise       ; clk27           ;
;  SW15_8[1] ; clk27      ; -0.255 ; -0.255 ; Rise       ; clk27           ;
;  SW15_8[2] ; clk27      ; -0.153 ; -0.153 ; Rise       ; clk27           ;
;  SW15_8[3] ; clk27      ; -0.191 ; -0.191 ; Rise       ; clk27           ;
;  SW15_8[4] ; clk27      ; 0.061  ; 0.061  ; Rise       ; clk27           ;
;  SW15_8[5] ; clk27      ; -2.409 ; -2.409 ; Rise       ; clk27           ;
;  SW15_8[6] ; clk27      ; -2.563 ; -2.563 ; Rise       ; clk27           ;
;  SW15_8[7] ; clk27      ; -2.511 ; -2.511 ; Rise       ; clk27           ;
+------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; HEX0[*]      ; clk27      ; 9.203  ; 9.203  ; Rise       ; clk27           ;
;  HEX0[0]     ; clk27      ; 9.203  ; 9.203  ; Rise       ; clk27           ;
;  HEX0[1]     ; clk27      ; 9.169  ; 9.169  ; Rise       ; clk27           ;
;  HEX0[2]     ; clk27      ; 9.120  ; 9.120  ; Rise       ; clk27           ;
;  HEX0[3]     ; clk27      ; 8.914  ; 8.914  ; Rise       ; clk27           ;
;  HEX0[4]     ; clk27      ; 8.933  ; 8.933  ; Rise       ; clk27           ;
;  HEX0[5]     ; clk27      ; 9.038  ; 9.038  ; Rise       ; clk27           ;
;  HEX0[6]     ; clk27      ; 8.904  ; 8.904  ; Rise       ; clk27           ;
; HEX1[*]      ; clk27      ; 10.836 ; 10.836 ; Rise       ; clk27           ;
;  HEX1[0]     ; clk27      ; 10.143 ; 10.143 ; Rise       ; clk27           ;
;  HEX1[1]     ; clk27      ; 10.368 ; 10.368 ; Rise       ; clk27           ;
;  HEX1[2]     ; clk27      ; 9.774  ; 9.774  ; Rise       ; clk27           ;
;  HEX1[3]     ; clk27      ; 10.574 ; 10.574 ; Rise       ; clk27           ;
;  HEX1[4]     ; clk27      ; 10.836 ; 10.836 ; Rise       ; clk27           ;
;  HEX1[5]     ; clk27      ; 10.668 ; 10.668 ; Rise       ; clk27           ;
;  HEX1[6]     ; clk27      ; 9.668  ; 9.668  ; Rise       ; clk27           ;
; HEX2[*]      ; clk27      ; 10.528 ; 10.528 ; Rise       ; clk27           ;
;  HEX2[0]     ; clk27      ; 9.881  ; 9.881  ; Rise       ; clk27           ;
;  HEX2[1]     ; clk27      ; 8.941  ; 8.941  ; Rise       ; clk27           ;
;  HEX2[2]     ; clk27      ; 9.448  ; 9.448  ; Rise       ; clk27           ;
;  HEX2[3]     ; clk27      ; 9.245  ; 9.245  ; Rise       ; clk27           ;
;  HEX2[4]     ; clk27      ; 10.249 ; 10.249 ; Rise       ; clk27           ;
;  HEX2[5]     ; clk27      ; 9.643  ; 9.643  ; Rise       ; clk27           ;
;  HEX2[6]     ; clk27      ; 10.528 ; 10.528 ; Rise       ; clk27           ;
; HEX3[*]      ; clk27      ; 10.855 ; 10.855 ; Rise       ; clk27           ;
;  HEX3[0]     ; clk27      ; 9.661  ; 9.661  ; Rise       ; clk27           ;
;  HEX3[1]     ; clk27      ; 9.794  ; 9.794  ; Rise       ; clk27           ;
;  HEX3[2]     ; clk27      ; 10.855 ; 10.855 ; Rise       ; clk27           ;
;  HEX3[3]     ; clk27      ; 9.691  ; 9.691  ; Rise       ; clk27           ;
;  HEX3[4]     ; clk27      ; 10.595 ; 10.595 ; Rise       ; clk27           ;
;  HEX3[5]     ; clk27      ; 9.155  ; 9.155  ; Rise       ; clk27           ;
;  HEX3[6]     ; clk27      ; 10.620 ; 10.620 ; Rise       ; clk27           ;
; HEX4[*]      ; clk27      ; 9.261  ; 9.261  ; Rise       ; clk27           ;
;  HEX4[0]     ; clk27      ; 9.132  ; 9.132  ; Rise       ; clk27           ;
;  HEX4[1]     ; clk27      ; 8.638  ; 8.638  ; Rise       ; clk27           ;
;  HEX4[2]     ; clk27      ; 8.862  ; 8.862  ; Rise       ; clk27           ;
;  HEX4[3]     ; clk27      ; 9.112  ; 9.112  ; Rise       ; clk27           ;
;  HEX4[4]     ; clk27      ; 9.064  ; 9.064  ; Rise       ; clk27           ;
;  HEX4[5]     ; clk27      ; 9.261  ; 9.261  ; Rise       ; clk27           ;
;  HEX4[6]     ; clk27      ; 9.136  ; 9.136  ; Rise       ; clk27           ;
; HEX5[*]      ; clk27      ; 9.166  ; 9.166  ; Rise       ; clk27           ;
;  HEX5[0]     ; clk27      ; 8.964  ; 8.964  ; Rise       ; clk27           ;
;  HEX5[1]     ; clk27      ; 8.631  ; 8.631  ; Rise       ; clk27           ;
;  HEX5[2]     ; clk27      ; 8.453  ; 8.453  ; Rise       ; clk27           ;
;  HEX5[3]     ; clk27      ; 8.454  ; 8.454  ; Rise       ; clk27           ;
;  HEX5[4]     ; clk27      ; 9.166  ; 9.166  ; Rise       ; clk27           ;
;  HEX5[5]     ; clk27      ; 8.165  ; 8.165  ; Rise       ; clk27           ;
;  HEX5[6]     ; clk27      ; 8.569  ; 8.569  ; Rise       ; clk27           ;
; HEX6[*]      ; clk27      ; 8.958  ; 8.958  ; Rise       ; clk27           ;
;  HEX6[0]     ; clk27      ; 8.958  ; 8.958  ; Rise       ; clk27           ;
;  HEX6[1]     ; clk27      ; 8.922  ; 8.922  ; Rise       ; clk27           ;
;  HEX6[2]     ; clk27      ; 8.855  ; 8.855  ; Rise       ; clk27           ;
;  HEX6[3]     ; clk27      ; 8.108  ; 8.108  ; Rise       ; clk27           ;
;  HEX6[4]     ; clk27      ; 8.390  ; 8.390  ; Rise       ; clk27           ;
;  HEX6[5]     ; clk27      ; 8.077  ; 8.077  ; Rise       ; clk27           ;
;  HEX6[6]     ; clk27      ; 7.876  ; 7.876  ; Rise       ; clk27           ;
; HEX7[*]      ; clk27      ; 8.663  ; 8.663  ; Rise       ; clk27           ;
;  HEX7[0]     ; clk27      ; 7.964  ; 7.964  ; Rise       ; clk27           ;
;  HEX7[1]     ; clk27      ; 8.534  ; 8.534  ; Rise       ; clk27           ;
;  HEX7[2]     ; clk27      ; 8.394  ; 8.394  ; Rise       ; clk27           ;
;  HEX7[3]     ; clk27      ; 7.705  ; 7.705  ; Rise       ; clk27           ;
;  HEX7[4]     ; clk27      ; 8.663  ; 8.663  ; Rise       ; clk27           ;
;  HEX7[5]     ; clk27      ; 8.465  ; 8.465  ; Rise       ; clk27           ;
;  HEX7[6]     ; clk27      ; 8.185  ; 8.185  ; Rise       ; clk27           ;
; LEDG7_0[*]   ; clk27      ; 9.318  ; 9.318  ; Rise       ; clk27           ;
;  LEDG7_0[0]  ; clk27      ; 8.419  ; 8.419  ; Rise       ; clk27           ;
;  LEDG7_0[1]  ; clk27      ; 9.054  ; 9.054  ; Rise       ; clk27           ;
;  LEDG7_0[2]  ; clk27      ; 9.092  ; 9.092  ; Rise       ; clk27           ;
;  LEDG7_0[3]  ; clk27      ; 9.318  ; 9.318  ; Rise       ; clk27           ;
;  LEDG7_0[4]  ; clk27      ; 9.153  ; 9.153  ; Rise       ; clk27           ;
;  LEDG7_0[5]  ; clk27      ; 8.903  ; 8.903  ; Rise       ; clk27           ;
;  LEDG7_0[6]  ; clk27      ; 9.075  ; 9.075  ; Rise       ; clk27           ;
;  LEDG7_0[7]  ; clk27      ; 8.106  ; 8.106  ; Rise       ; clk27           ;
; LEDR7_0[*]   ; clk27      ; 10.018 ; 10.018 ; Rise       ; clk27           ;
;  LEDR7_0[0]  ; clk27      ; 9.533  ; 9.533  ; Rise       ; clk27           ;
;  LEDR7_0[1]  ; clk27      ; 9.838  ; 9.838  ; Rise       ; clk27           ;
;  LEDR7_0[2]  ; clk27      ; 8.443  ; 8.443  ; Rise       ; clk27           ;
;  LEDR7_0[3]  ; clk27      ; 10.007 ; 10.007 ; Rise       ; clk27           ;
;  LEDR7_0[4]  ; clk27      ; 10.018 ; 10.018 ; Rise       ; clk27           ;
;  LEDR7_0[5]  ; clk27      ; 8.691  ; 8.691  ; Rise       ; clk27           ;
;  LEDR7_0[6]  ; clk27      ; 10.013 ; 10.013 ; Rise       ; clk27           ;
;  LEDR7_0[7]  ; clk27      ; 8.338  ; 8.338  ; Rise       ; clk27           ;
; LEDR15_8[*]  ; clk27      ; 8.614  ; 8.614  ; Rise       ; clk27           ;
;  LEDR15_8[0] ; clk27      ; 8.614  ; 8.614  ; Rise       ; clk27           ;
;  LEDR15_8[1] ; clk27      ; 8.598  ; 8.598  ; Rise       ; clk27           ;
;  LEDR15_8[2] ; clk27      ; 8.604  ; 8.604  ; Rise       ; clk27           ;
;  LEDR15_8[3] ; clk27      ; 7.974  ; 7.974  ; Rise       ; clk27           ;
;  LEDR15_8[4] ; clk27      ; 8.510  ; 8.510  ; Rise       ; clk27           ;
;  LEDR15_8[5] ; clk27      ; 7.668  ; 7.668  ; Rise       ; clk27           ;
;  LEDR15_8[6] ; clk27      ; 8.365  ; 8.365  ; Rise       ; clk27           ;
;  LEDR15_8[7] ; clk27      ; 8.100  ; 8.100  ; Rise       ; clk27           ;
; LEDR17       ; clk27      ; 10.905 ; 10.905 ; Rise       ; clk27           ;
; opcode[*]    ; clk27      ; 8.025  ; 8.025  ; Rise       ; clk27           ;
;  opcode[0]   ; clk27      ; 7.598  ; 7.598  ; Rise       ; clk27           ;
;  opcode[1]   ; clk27      ; 7.930  ; 7.930  ; Rise       ; clk27           ;
;  opcode[2]   ; clk27      ; 7.767  ; 7.767  ; Rise       ; clk27           ;
;  opcode[3]   ; clk27      ; 7.648  ; 7.648  ; Rise       ; clk27           ;
;  opcode[4]   ; clk27      ; 7.907  ; 7.907  ; Rise       ; clk27           ;
;  opcode[5]   ; clk27      ; 8.025  ; 8.025  ; Rise       ; clk27           ;
;  opcode[6]   ; clk27      ; 7.640  ; 7.640  ; Rise       ; clk27           ;
;  opcode[7]   ; clk27      ; 7.668  ; 7.668  ; Rise       ; clk27           ;
; ram_out[*]   ; clk27      ; 10.774 ; 10.774 ; Rise       ; clk27           ;
;  ram_out[0]  ; clk27      ; 10.503 ; 10.503 ; Rise       ; clk27           ;
;  ram_out[1]  ; clk27      ; 10.708 ; 10.708 ; Rise       ; clk27           ;
;  ram_out[2]  ; clk27      ; 10.436 ; 10.436 ; Rise       ; clk27           ;
;  ram_out[3]  ; clk27      ; 10.474 ; 10.474 ; Rise       ; clk27           ;
;  ram_out[4]  ; clk27      ; 10.468 ; 10.468 ; Rise       ; clk27           ;
;  ram_out[5]  ; clk27      ; 10.220 ; 10.220 ; Rise       ; clk27           ;
;  ram_out[6]  ; clk27      ; 10.157 ; 10.157 ; Rise       ; clk27           ;
;  ram_out[7]  ; clk27      ; 10.774 ; 10.774 ; Rise       ; clk27           ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; HEX0[*]      ; clk27      ; 4.581 ; 4.581 ; Rise       ; clk27           ;
;  HEX0[0]     ; clk27      ; 4.729 ; 4.729 ; Rise       ; clk27           ;
;  HEX0[1]     ; clk27      ; 4.716 ; 4.716 ; Rise       ; clk27           ;
;  HEX0[2]     ; clk27      ; 4.703 ; 4.703 ; Rise       ; clk27           ;
;  HEX0[3]     ; clk27      ; 4.592 ; 4.592 ; Rise       ; clk27           ;
;  HEX0[4]     ; clk27      ; 4.594 ; 4.594 ; Rise       ; clk27           ;
;  HEX0[5]     ; clk27      ; 4.649 ; 4.649 ; Rise       ; clk27           ;
;  HEX0[6]     ; clk27      ; 4.581 ; 4.581 ; Rise       ; clk27           ;
; HEX1[*]      ; clk27      ; 4.752 ; 4.752 ; Rise       ; clk27           ;
;  HEX1[0]     ; clk27      ; 5.121 ; 5.121 ; Rise       ; clk27           ;
;  HEX1[1]     ; clk27      ; 5.207 ; 5.207 ; Rise       ; clk27           ;
;  HEX1[2]     ; clk27      ; 4.953 ; 4.953 ; Rise       ; clk27           ;
;  HEX1[3]     ; clk27      ; 5.200 ; 5.200 ; Rise       ; clk27           ;
;  HEX1[4]     ; clk27      ; 5.320 ; 5.320 ; Rise       ; clk27           ;
;  HEX1[5]     ; clk27      ; 5.160 ; 5.160 ; Rise       ; clk27           ;
;  HEX1[6]     ; clk27      ; 4.752 ; 4.752 ; Rise       ; clk27           ;
; HEX2[*]      ; clk27      ; 4.717 ; 4.717 ; Rise       ; clk27           ;
;  HEX2[0]     ; clk27      ; 5.148 ; 5.148 ; Rise       ; clk27           ;
;  HEX2[1]     ; clk27      ; 4.717 ; 4.717 ; Rise       ; clk27           ;
;  HEX2[2]     ; clk27      ; 4.959 ; 4.959 ; Rise       ; clk27           ;
;  HEX2[3]     ; clk27      ; 4.815 ; 4.815 ; Rise       ; clk27           ;
;  HEX2[4]     ; clk27      ; 5.164 ; 5.164 ; Rise       ; clk27           ;
;  HEX2[5]     ; clk27      ; 4.957 ; 4.957 ; Rise       ; clk27           ;
;  HEX2[6]     ; clk27      ; 5.270 ; 5.270 ; Rise       ; clk27           ;
; HEX3[*]      ; clk27      ; 4.740 ; 4.740 ; Rise       ; clk27           ;
;  HEX3[0]     ; clk27      ; 5.030 ; 5.030 ; Rise       ; clk27           ;
;  HEX3[1]     ; clk27      ; 5.181 ; 5.181 ; Rise       ; clk27           ;
;  HEX3[2]     ; clk27      ; 5.706 ; 5.706 ; Rise       ; clk27           ;
;  HEX3[3]     ; clk27      ; 4.960 ; 4.960 ; Rise       ; clk27           ;
;  HEX3[4]     ; clk27      ; 5.439 ; 5.439 ; Rise       ; clk27           ;
;  HEX3[5]     ; clk27      ; 4.740 ; 4.740 ; Rise       ; clk27           ;
;  HEX3[6]     ; clk27      ; 5.422 ; 5.422 ; Rise       ; clk27           ;
; HEX4[*]      ; clk27      ; 4.407 ; 4.407 ; Rise       ; clk27           ;
;  HEX4[0]     ; clk27      ; 4.586 ; 4.586 ; Rise       ; clk27           ;
;  HEX4[1]     ; clk27      ; 4.407 ; 4.407 ; Rise       ; clk27           ;
;  HEX4[2]     ; clk27      ; 4.491 ; 4.491 ; Rise       ; clk27           ;
;  HEX4[3]     ; clk27      ; 4.570 ; 4.570 ; Rise       ; clk27           ;
;  HEX4[4]     ; clk27      ; 4.620 ; 4.620 ; Rise       ; clk27           ;
;  HEX4[5]     ; clk27      ; 4.515 ; 4.515 ; Rise       ; clk27           ;
;  HEX4[6]     ; clk27      ; 4.590 ; 4.590 ; Rise       ; clk27           ;
; HEX5[*]      ; clk27      ; 4.251 ; 4.251 ; Rise       ; clk27           ;
;  HEX5[0]     ; clk27      ; 4.691 ; 4.691 ; Rise       ; clk27           ;
;  HEX5[1]     ; clk27      ; 4.572 ; 4.572 ; Rise       ; clk27           ;
;  HEX5[2]     ; clk27      ; 4.452 ; 4.452 ; Rise       ; clk27           ;
;  HEX5[3]     ; clk27      ; 4.394 ; 4.394 ; Rise       ; clk27           ;
;  HEX5[4]     ; clk27      ; 4.796 ; 4.796 ; Rise       ; clk27           ;
;  HEX5[5]     ; clk27      ; 4.251 ; 4.251 ; Rise       ; clk27           ;
;  HEX5[6]     ; clk27      ; 4.350 ; 4.350 ; Rise       ; clk27           ;
; HEX6[*]      ; clk27      ; 3.993 ; 3.993 ; Rise       ; clk27           ;
;  HEX6[0]     ; clk27      ; 4.562 ; 4.562 ; Rise       ; clk27           ;
;  HEX6[1]     ; clk27      ; 4.519 ; 4.519 ; Rise       ; clk27           ;
;  HEX6[2]     ; clk27      ; 4.548 ; 4.548 ; Rise       ; clk27           ;
;  HEX6[3]     ; clk27      ; 4.154 ; 4.154 ; Rise       ; clk27           ;
;  HEX6[4]     ; clk27      ; 4.252 ; 4.252 ; Rise       ; clk27           ;
;  HEX6[5]     ; clk27      ; 4.081 ; 4.081 ; Rise       ; clk27           ;
;  HEX6[6]     ; clk27      ; 3.993 ; 3.993 ; Rise       ; clk27           ;
; HEX7[*]      ; clk27      ; 4.044 ; 4.044 ; Rise       ; clk27           ;
;  HEX7[0]     ; clk27      ; 4.155 ; 4.155 ; Rise       ; clk27           ;
;  HEX7[1]     ; clk27      ; 4.338 ; 4.338 ; Rise       ; clk27           ;
;  HEX7[2]     ; clk27      ; 4.366 ; 4.366 ; Rise       ; clk27           ;
;  HEX7[3]     ; clk27      ; 4.044 ; 4.044 ; Rise       ; clk27           ;
;  HEX7[4]     ; clk27      ; 4.555 ; 4.555 ; Rise       ; clk27           ;
;  HEX7[5]     ; clk27      ; 4.406 ; 4.406 ; Rise       ; clk27           ;
;  HEX7[6]     ; clk27      ; 4.297 ; 4.297 ; Rise       ; clk27           ;
; LEDG7_0[*]   ; clk27      ; 4.521 ; 4.521 ; Rise       ; clk27           ;
;  LEDG7_0[0]  ; clk27      ; 4.694 ; 4.694 ; Rise       ; clk27           ;
;  LEDG7_0[1]  ; clk27      ; 4.968 ; 4.968 ; Rise       ; clk27           ;
;  LEDG7_0[2]  ; clk27      ; 5.082 ; 5.082 ; Rise       ; clk27           ;
;  LEDG7_0[3]  ; clk27      ; 5.049 ; 5.049 ; Rise       ; clk27           ;
;  LEDG7_0[4]  ; clk27      ; 5.037 ; 5.037 ; Rise       ; clk27           ;
;  LEDG7_0[5]  ; clk27      ; 4.938 ; 4.938 ; Rise       ; clk27           ;
;  LEDG7_0[6]  ; clk27      ; 4.944 ; 4.944 ; Rise       ; clk27           ;
;  LEDG7_0[7]  ; clk27      ; 4.521 ; 4.521 ; Rise       ; clk27           ;
; LEDR7_0[*]   ; clk27      ; 4.675 ; 4.675 ; Rise       ; clk27           ;
;  LEDR7_0[0]  ; clk27      ; 5.199 ; 5.199 ; Rise       ; clk27           ;
;  LEDR7_0[1]  ; clk27      ; 5.460 ; 5.460 ; Rise       ; clk27           ;
;  LEDR7_0[2]  ; clk27      ; 4.726 ; 4.726 ; Rise       ; clk27           ;
;  LEDR7_0[3]  ; clk27      ; 5.335 ; 5.335 ; Rise       ; clk27           ;
;  LEDR7_0[4]  ; clk27      ; 5.346 ; 5.346 ; Rise       ; clk27           ;
;  LEDR7_0[5]  ; clk27      ; 4.826 ; 4.826 ; Rise       ; clk27           ;
;  LEDR7_0[6]  ; clk27      ; 5.339 ; 5.339 ; Rise       ; clk27           ;
;  LEDR7_0[7]  ; clk27      ; 4.675 ; 4.675 ; Rise       ; clk27           ;
; LEDR15_8[*]  ; clk27      ; 4.313 ; 4.313 ; Rise       ; clk27           ;
;  LEDR15_8[0] ; clk27      ; 4.696 ; 4.696 ; Rise       ; clk27           ;
;  LEDR15_8[1] ; clk27      ; 4.693 ; 4.693 ; Rise       ; clk27           ;
;  LEDR15_8[2] ; clk27      ; 4.694 ; 4.694 ; Rise       ; clk27           ;
;  LEDR15_8[3] ; clk27      ; 4.441 ; 4.441 ; Rise       ; clk27           ;
;  LEDR15_8[4] ; clk27      ; 4.672 ; 4.672 ; Rise       ; clk27           ;
;  LEDR15_8[5] ; clk27      ; 4.313 ; 4.313 ; Rise       ; clk27           ;
;  LEDR15_8[6] ; clk27      ; 4.590 ; 4.590 ; Rise       ; clk27           ;
;  LEDR15_8[7] ; clk27      ; 4.471 ; 4.471 ; Rise       ; clk27           ;
; LEDR17       ; clk27      ; 4.641 ; 4.641 ; Rise       ; clk27           ;
; opcode[*]    ; clk27      ; 4.208 ; 4.208 ; Rise       ; clk27           ;
;  opcode[0]   ; clk27      ; 4.208 ; 4.208 ; Rise       ; clk27           ;
;  opcode[1]   ; clk27      ; 4.377 ; 4.377 ; Rise       ; clk27           ;
;  opcode[2]   ; clk27      ; 4.306 ; 4.306 ; Rise       ; clk27           ;
;  opcode[3]   ; clk27      ; 4.256 ; 4.256 ; Rise       ; clk27           ;
;  opcode[4]   ; clk27      ; 4.351 ; 4.351 ; Rise       ; clk27           ;
;  opcode[5]   ; clk27      ; 4.419 ; 4.419 ; Rise       ; clk27           ;
;  opcode[6]   ; clk27      ; 4.257 ; 4.257 ; Rise       ; clk27           ;
;  opcode[7]   ; clk27      ; 4.245 ; 4.245 ; Rise       ; clk27           ;
; ram_out[*]   ; clk27      ; 5.957 ; 5.957 ; Rise       ; clk27           ;
;  ram_out[0]  ; clk27      ; 6.131 ; 6.131 ; Rise       ; clk27           ;
;  ram_out[1]  ; clk27      ; 6.222 ; 6.222 ; Rise       ; clk27           ;
;  ram_out[2]  ; clk27      ; 6.089 ; 6.089 ; Rise       ; clk27           ;
;  ram_out[3]  ; clk27      ; 6.112 ; 6.112 ; Rise       ; clk27           ;
;  ram_out[4]  ; clk27      ; 6.096 ; 6.096 ; Rise       ; clk27           ;
;  ram_out[5]  ; clk27      ; 5.987 ; 5.987 ; Rise       ; clk27           ;
;  ram_out[6]  ; clk27      ; 5.957 ; 5.957 ; Rise       ; clk27           ;
;  ram_out[7]  ; clk27      ; 6.256 ; 6.256 ; Rise       ; clk27           ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW7_0[0]   ; LEDR17      ; 10.442 ; 10.442 ; 10.442 ; 10.442 ;
; SW7_0[1]   ; LEDR17      ; 10.189 ; 10.189 ; 10.189 ; 10.189 ;
; SW7_0[2]   ; LEDR17      ; 10.443 ; 10.443 ; 10.443 ; 10.443 ;
; SW7_0[3]   ; LEDR17      ; 9.642  ; 9.642  ; 9.642  ; 9.642  ;
; SW7_0[4]   ; LEDR17      ; 9.540  ; 9.540  ; 9.540  ; 9.540  ;
; SW7_0[5]   ; LEDR17      ; 9.695  ; 9.695  ; 9.695  ; 9.695  ;
; SW7_0[6]   ; LEDR17      ; 9.330  ; 9.330  ; 9.330  ; 9.330  ;
; SW7_0[7]   ; LEDR17      ; 9.586  ; 9.586  ; 9.586  ; 9.586  ;
; SW15_8[0]  ; LEDR17      ; 9.024  ; 9.024  ; 9.024  ; 9.024  ;
; SW15_8[1]  ; LEDR17      ; 9.056  ; 9.056  ; 9.056  ; 9.056  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW7_0[0]   ; LEDR17      ; 4.826 ; 5.165 ; 5.165 ; 4.826 ;
; SW7_0[1]   ; LEDR17      ; 4.710 ; 5.049 ; 5.049 ; 4.710 ;
; SW7_0[2]   ; LEDR17      ; 4.841 ; 5.178 ; 5.178 ; 4.841 ;
; SW7_0[3]   ; LEDR17      ; 4.444 ; 4.791 ; 4.791 ; 4.444 ;
; SW7_0[4]   ; LEDR17      ; 4.392 ; 4.726 ; 4.726 ; 4.392 ;
; SW7_0[5]   ; LEDR17      ; 4.434 ; 4.772 ; 4.772 ; 4.434 ;
; SW7_0[6]   ; LEDR17      ; 4.230 ; 4.566 ; 4.566 ; 4.230 ;
; SW7_0[7]   ; LEDR17      ; 4.536 ; 4.866 ; 4.866 ; 4.536 ;
; SW15_8[0]  ; LEDR17      ; 4.660 ; 4.660 ; 4.660 ; 4.660 ;
; SW15_8[1]  ; LEDR17      ; 4.235 ; 4.235 ; 4.235 ; 4.235 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk27      ; clk27    ; 1225254  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk27      ; clk27    ; 1225254  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk27      ; clk27    ; 80       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk27      ; clk27    ; 80       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 20    ; 20   ;
; Unconstrained Input Port Paths  ; 94    ; 94   ;
; Unconstrained Output Ports      ; 97    ; 97   ;
; Unconstrained Output Port Paths ; 355   ; 355  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue May 08 16:33:45 2018
Info: Command: quartus_sta Processador -c Processador
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Processador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk27 clk27
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -12.024
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.024     -1092.208 clk27 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 clk27 
Info (332146): Worst-case recovery slack is -1.667
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.667       -17.244 clk27 
Info (332146): Worst-case removal slack is 1.448
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.448         0.000 clk27 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -367.380 clk27 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.256
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.256      -471.844 clk27 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clk27 
Info (332146): Worst-case recovery slack is -0.321
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.321        -2.588 clk27 
Info (332146): Worst-case removal slack is 0.759
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.759         0.000 clk27 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -367.380 clk27 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 484 megabytes
    Info: Processing ended: Tue May 08 16:33:48 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


