
#define LPMODE_CMD_ENTER_SR_SHORT              0x9
#define LPMODE_CMD_ENTER_SR_SHORT_MEM_CG       0x29

#define LPMODE_CMD_ENTER_SR_LONG               0x11
#define LPMODE_CMD_ENTER_SR_LONG_MEM_CG        0x31
#define LPMODE_CMD_ENTER_SR_LONG_MEM_CTRL_CG   0x51

#define LPMODE_CMD_EXIT                        0x2

#define DDRSS_CTL_BASE AM62A_DDRSS_CTL_BASE

copy_regconfigs() {
    //Program the DDR Controller
    printf("--->>> DDR controller programming in progress.. <<<---\n");
    //GEL_LoadGel("$(GEL_file_dir)/reg_offsets/DDRSS_addr_map_sfr_offs_ew_32bit.gel");
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_0__SFR_OFFS,   DDRSS_CTL_0_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_1__SFR_OFFS,   DDRSS_CTL_1_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_2__SFR_OFFS,   DDRSS_CTL_2_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_3__SFR_OFFS,   DDRSS_CTL_3_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_4__SFR_OFFS,   DDRSS_CTL_4_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_5__SFR_OFFS,   DDRSS_CTL_5_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_6__SFR_OFFS,   DDRSS_CTL_6_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_7__SFR_OFFS,   DDRSS_CTL_7_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_8__SFR_OFFS,   DDRSS_CTL_8_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_9__SFR_OFFS,   DDRSS_CTL_9_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_10__SFR_OFFS,   DDRSS_CTL_10_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_11__SFR_OFFS,   DDRSS_CTL_11_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_12__SFR_OFFS,   DDRSS_CTL_12_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_13__SFR_OFFS,   DDRSS_CTL_13_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_14__SFR_OFFS,   DDRSS_CTL_14_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_15__SFR_OFFS,   DDRSS_CTL_15_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_16__SFR_OFFS,   DDRSS_CTL_16_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_17__SFR_OFFS,   DDRSS_CTL_17_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_18__SFR_OFFS,   DDRSS_CTL_18_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_19__SFR_OFFS,   DDRSS_CTL_19_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_20__SFR_OFFS,   DDRSS_CTL_20_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_21__SFR_OFFS,   DDRSS_CTL_21_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_22__SFR_OFFS,   DDRSS_CTL_22_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_23__SFR_OFFS,   DDRSS_CTL_23_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_24__SFR_OFFS,   DDRSS_CTL_24_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_25__SFR_OFFS,   DDRSS_CTL_25_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_26__SFR_OFFS,   DDRSS_CTL_26_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_27__SFR_OFFS,   DDRSS_CTL_27_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_28__SFR_OFFS,   DDRSS_CTL_28_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_29__SFR_OFFS,   DDRSS_CTL_29_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_30__SFR_OFFS,   DDRSS_CTL_30_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_31__SFR_OFFS,   DDRSS_CTL_31_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_32__SFR_OFFS,   DDRSS_CTL_32_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_33__SFR_OFFS,   DDRSS_CTL_33_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_34__SFR_OFFS,   DDRSS_CTL_34_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_35__SFR_OFFS,   DDRSS_CTL_35_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_36__SFR_OFFS,   DDRSS_CTL_36_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_37__SFR_OFFS,   DDRSS_CTL_37_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_38__SFR_OFFS,   DDRSS_CTL_38_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_39__SFR_OFFS,   DDRSS_CTL_39_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_40__SFR_OFFS,   DDRSS_CTL_40_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_41__SFR_OFFS,   DDRSS_CTL_41_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_42__SFR_OFFS,   DDRSS_CTL_42_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_43__SFR_OFFS,   DDRSS_CTL_43_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_44__SFR_OFFS,   DDRSS_CTL_44_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_45__SFR_OFFS,   DDRSS_CTL_45_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_46__SFR_OFFS,   DDRSS_CTL_46_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_47__SFR_OFFS,   DDRSS_CTL_47_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_48__SFR_OFFS,   DDRSS_CTL_48_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_49__SFR_OFFS,   DDRSS_CTL_49_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_50__SFR_OFFS,   DDRSS_CTL_50_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_51__SFR_OFFS,   DDRSS_CTL_51_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_52__SFR_OFFS,   DDRSS_CTL_52_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_53__SFR_OFFS,   DDRSS_CTL_53_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_54__SFR_OFFS,   DDRSS_CTL_54_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_55__SFR_OFFS,   DDRSS_CTL_55_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_56__SFR_OFFS,   DDRSS_CTL_56_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_57__SFR_OFFS,   DDRSS_CTL_57_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_58__SFR_OFFS,   DDRSS_CTL_58_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_59__SFR_OFFS,   DDRSS_CTL_59_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_60__SFR_OFFS,   DDRSS_CTL_60_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_61__SFR_OFFS,   DDRSS_CTL_61_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_62__SFR_OFFS,   DDRSS_CTL_62_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_63__SFR_OFFS,   DDRSS_CTL_63_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_64__SFR_OFFS,   DDRSS_CTL_64_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_65__SFR_OFFS,   DDRSS_CTL_65_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_66__SFR_OFFS,   DDRSS_CTL_66_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_67__SFR_OFFS,   DDRSS_CTL_67_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_68__SFR_OFFS,   DDRSS_CTL_68_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_69__SFR_OFFS,   DDRSS_CTL_69_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_70__SFR_OFFS,   DDRSS_CTL_70_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_71__SFR_OFFS,   DDRSS_CTL_71_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_72__SFR_OFFS,   DDRSS_CTL_72_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_73__SFR_OFFS,   DDRSS_CTL_73_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_74__SFR_OFFS,   DDRSS_CTL_74_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_75__SFR_OFFS,   DDRSS_CTL_75_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_76__SFR_OFFS,   DDRSS_CTL_76_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_77__SFR_OFFS,   DDRSS_CTL_77_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_78__SFR_OFFS,   DDRSS_CTL_78_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_79__SFR_OFFS,   DDRSS_CTL_79_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_80__SFR_OFFS,   DDRSS_CTL_80_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_81__SFR_OFFS,   DDRSS_CTL_81_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_82__SFR_OFFS,   DDRSS_CTL_82_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_83__SFR_OFFS,   DDRSS_CTL_83_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_84__SFR_OFFS,   DDRSS_CTL_84_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_85__SFR_OFFS,   DDRSS_CTL_85_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_86__SFR_OFFS,   DDRSS_CTL_86_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_87__SFR_OFFS,   DDRSS_CTL_87_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_88__SFR_OFFS,   DDRSS_CTL_88_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_89__SFR_OFFS,   DDRSS_CTL_89_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_90__SFR_OFFS,   DDRSS_CTL_90_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_91__SFR_OFFS,   DDRSS_CTL_91_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_92__SFR_OFFS,   DDRSS_CTL_92_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_93__SFR_OFFS,   DDRSS_CTL_93_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_94__SFR_OFFS,   DDRSS_CTL_94_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_95__SFR_OFFS,   DDRSS_CTL_95_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_96__SFR_OFFS,   DDRSS_CTL_96_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_97__SFR_OFFS,   DDRSS_CTL_97_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_98__SFR_OFFS,   DDRSS_CTL_98_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_99__SFR_OFFS,   DDRSS_CTL_99_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_100__SFR_OFFS,   DDRSS_CTL_100_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_101__SFR_OFFS,   DDRSS_CTL_101_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_102__SFR_OFFS,   DDRSS_CTL_102_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_103__SFR_OFFS,   DDRSS_CTL_103_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_104__SFR_OFFS,   DDRSS_CTL_104_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_105__SFR_OFFS,   DDRSS_CTL_105_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_106__SFR_OFFS,   DDRSS_CTL_106_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_107__SFR_OFFS,   DDRSS_CTL_107_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_108__SFR_OFFS,   DDRSS_CTL_108_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_109__SFR_OFFS,   DDRSS_CTL_109_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_110__SFR_OFFS,   DDRSS_CTL_110_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_111__SFR_OFFS,   DDRSS_CTL_111_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_112__SFR_OFFS,   DDRSS_CTL_112_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_113__SFR_OFFS,   DDRSS_CTL_113_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_114__SFR_OFFS,   DDRSS_CTL_114_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_115__SFR_OFFS,   DDRSS_CTL_115_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_116__SFR_OFFS,   DDRSS_CTL_116_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_117__SFR_OFFS,   DDRSS_CTL_117_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_118__SFR_OFFS,   DDRSS_CTL_118_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_119__SFR_OFFS,   DDRSS_CTL_119_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_120__SFR_OFFS,   DDRSS_CTL_120_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_121__SFR_OFFS,   DDRSS_CTL_121_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_122__SFR_OFFS,   DDRSS_CTL_122_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_123__SFR_OFFS,   DDRSS_CTL_123_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_124__SFR_OFFS,   DDRSS_CTL_124_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_125__SFR_OFFS,   DDRSS_CTL_125_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_126__SFR_OFFS,   DDRSS_CTL_126_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_127__SFR_OFFS,   DDRSS_CTL_127_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_128__SFR_OFFS,   DDRSS_CTL_128_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_129__SFR_OFFS,   DDRSS_CTL_129_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_130__SFR_OFFS,   DDRSS_CTL_130_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_131__SFR_OFFS,   DDRSS_CTL_131_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_132__SFR_OFFS,   DDRSS_CTL_132_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_133__SFR_OFFS,   DDRSS_CTL_133_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_134__SFR_OFFS,   DDRSS_CTL_134_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_135__SFR_OFFS,   DDRSS_CTL_135_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_136__SFR_OFFS,   DDRSS_CTL_136_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_137__SFR_OFFS,   DDRSS_CTL_137_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_138__SFR_OFFS,   DDRSS_CTL_138_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_139__SFR_OFFS,   DDRSS_CTL_139_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_140__SFR_OFFS,   DDRSS_CTL_140_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_141__SFR_OFFS,   DDRSS_CTL_141_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_142__SFR_OFFS,   DDRSS_CTL_142_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_143__SFR_OFFS,   DDRSS_CTL_143_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_144__SFR_OFFS,   DDRSS_CTL_144_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_145__SFR_OFFS,   DDRSS_CTL_145_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_146__SFR_OFFS,   DDRSS_CTL_146_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_147__SFR_OFFS,   DDRSS_CTL_147_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_148__SFR_OFFS,   DDRSS_CTL_148_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_149__SFR_OFFS,   DDRSS_CTL_149_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_150__SFR_OFFS,   DDRSS_CTL_150_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_151__SFR_OFFS,   DDRSS_CTL_151_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_152__SFR_OFFS,   DDRSS_CTL_152_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_153__SFR_OFFS,   DDRSS_CTL_153_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_154__SFR_OFFS,   DDRSS_CTL_154_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_155__SFR_OFFS,   DDRSS_CTL_155_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_156__SFR_OFFS,   DDRSS_CTL_156_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_157__SFR_OFFS,   DDRSS_CTL_157_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_158__SFR_OFFS,   DDRSS_CTL_158_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_159__SFR_OFFS,   DDRSS_CTL_159_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_160__SFR_OFFS,   DDRSS_CTL_160_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_161__SFR_OFFS,   DDRSS_CTL_161_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_162__SFR_OFFS,   DDRSS_CTL_162_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_163__SFR_OFFS,   DDRSS_CTL_163_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_164__SFR_OFFS,   DDRSS_CTL_164_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_165__SFR_OFFS,   DDRSS_CTL_165_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_166__SFR_OFFS,   DDRSS_CTL_166_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_167__SFR_OFFS,   DDRSS_CTL_167_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_168__SFR_OFFS,   DDRSS_CTL_168_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_169__SFR_OFFS,   DDRSS_CTL_169_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_170__SFR_OFFS,   DDRSS_CTL_170_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_171__SFR_OFFS,   DDRSS_CTL_171_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_172__SFR_OFFS,   DDRSS_CTL_172_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_173__SFR_OFFS,   DDRSS_CTL_173_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_174__SFR_OFFS,   DDRSS_CTL_174_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_175__SFR_OFFS,   DDRSS_CTL_175_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_176__SFR_OFFS,   DDRSS_CTL_176_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_177__SFR_OFFS,   DDRSS_CTL_177_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_178__SFR_OFFS,   DDRSS_CTL_178_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_179__SFR_OFFS,   DDRSS_CTL_179_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_180__SFR_OFFS,   DDRSS_CTL_180_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_181__SFR_OFFS,   DDRSS_CTL_181_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_182__SFR_OFFS,   DDRSS_CTL_182_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_183__SFR_OFFS,   DDRSS_CTL_183_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_184__SFR_OFFS,   DDRSS_CTL_184_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_185__SFR_OFFS,   DDRSS_CTL_185_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_186__SFR_OFFS,   DDRSS_CTL_186_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_187__SFR_OFFS,   DDRSS_CTL_187_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_188__SFR_OFFS,   DDRSS_CTL_188_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_189__SFR_OFFS,   DDRSS_CTL_189_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_190__SFR_OFFS,   DDRSS_CTL_190_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_191__SFR_OFFS,   DDRSS_CTL_191_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_192__SFR_OFFS,   DDRSS_CTL_192_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_193__SFR_OFFS,   DDRSS_CTL_193_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_194__SFR_OFFS,   DDRSS_CTL_194_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_195__SFR_OFFS,   DDRSS_CTL_195_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_196__SFR_OFFS,   DDRSS_CTL_196_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_197__SFR_OFFS,   DDRSS_CTL_197_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_198__SFR_OFFS,   DDRSS_CTL_198_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_199__SFR_OFFS,   DDRSS_CTL_199_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_200__SFR_OFFS,   DDRSS_CTL_200_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_201__SFR_OFFS,   DDRSS_CTL_201_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_202__SFR_OFFS,   DDRSS_CTL_202_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_203__SFR_OFFS,   DDRSS_CTL_203_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_204__SFR_OFFS,   DDRSS_CTL_204_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_205__SFR_OFFS,   DDRSS_CTL_205_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_206__SFR_OFFS,   DDRSS_CTL_206_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_207__SFR_OFFS,   DDRSS_CTL_207_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_208__SFR_OFFS,   DDRSS_CTL_208_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_209__SFR_OFFS,   DDRSS_CTL_209_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_210__SFR_OFFS,   DDRSS_CTL_210_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_211__SFR_OFFS,   DDRSS_CTL_211_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_212__SFR_OFFS,   DDRSS_CTL_212_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_213__SFR_OFFS,   DDRSS_CTL_213_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_214__SFR_OFFS,   DDRSS_CTL_214_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_215__SFR_OFFS,   DDRSS_CTL_215_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_216__SFR_OFFS,   DDRSS_CTL_216_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_217__SFR_OFFS,   DDRSS_CTL_217_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_218__SFR_OFFS,   DDRSS_CTL_218_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_219__SFR_OFFS,   DDRSS_CTL_219_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_220__SFR_OFFS,   DDRSS_CTL_220_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_221__SFR_OFFS,   DDRSS_CTL_221_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_222__SFR_OFFS,   DDRSS_CTL_222_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_223__SFR_OFFS,   DDRSS_CTL_223_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_224__SFR_OFFS,   DDRSS_CTL_224_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_225__SFR_OFFS,   DDRSS_CTL_225_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_226__SFR_OFFS,   DDRSS_CTL_226_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_227__SFR_OFFS,   DDRSS_CTL_227_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_228__SFR_OFFS,   DDRSS_CTL_228_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_229__SFR_OFFS,   DDRSS_CTL_229_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_230__SFR_OFFS,   DDRSS_CTL_230_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_231__SFR_OFFS,   DDRSS_CTL_231_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_232__SFR_OFFS,   DDRSS_CTL_232_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_233__SFR_OFFS,   DDRSS_CTL_233_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_234__SFR_OFFS,   DDRSS_CTL_234_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_235__SFR_OFFS,   DDRSS_CTL_235_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_236__SFR_OFFS,   DDRSS_CTL_236_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_237__SFR_OFFS,   DDRSS_CTL_237_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_238__SFR_OFFS,   DDRSS_CTL_238_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_239__SFR_OFFS,   DDRSS_CTL_239_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_240__SFR_OFFS,   DDRSS_CTL_240_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_241__SFR_OFFS,   DDRSS_CTL_241_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_242__SFR_OFFS,   DDRSS_CTL_242_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_243__SFR_OFFS,   DDRSS_CTL_243_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_244__SFR_OFFS,   DDRSS_CTL_244_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_245__SFR_OFFS,   DDRSS_CTL_245_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_246__SFR_OFFS,   DDRSS_CTL_246_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_247__SFR_OFFS,   DDRSS_CTL_247_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_248__SFR_OFFS,   DDRSS_CTL_248_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_249__SFR_OFFS,   DDRSS_CTL_249_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_250__SFR_OFFS,   DDRSS_CTL_250_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_251__SFR_OFFS,   DDRSS_CTL_251_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_252__SFR_OFFS,   DDRSS_CTL_252_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_253__SFR_OFFS,   DDRSS_CTL_253_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_254__SFR_OFFS,   DDRSS_CTL_254_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_255__SFR_OFFS,   DDRSS_CTL_255_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_256__SFR_OFFS,   DDRSS_CTL_256_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_257__SFR_OFFS,   DDRSS_CTL_257_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_258__SFR_OFFS,   DDRSS_CTL_258_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_259__SFR_OFFS,   DDRSS_CTL_259_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_260__SFR_OFFS,   DDRSS_CTL_260_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_261__SFR_OFFS,   DDRSS_CTL_261_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_262__SFR_OFFS,   DDRSS_CTL_262_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_263__SFR_OFFS,   DDRSS_CTL_263_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_264__SFR_OFFS,   DDRSS_CTL_264_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_265__SFR_OFFS,   DDRSS_CTL_265_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_266__SFR_OFFS,   DDRSS_CTL_266_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_267__SFR_OFFS,   DDRSS_CTL_267_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_268__SFR_OFFS,   DDRSS_CTL_268_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_269__SFR_OFFS,   DDRSS_CTL_269_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_270__SFR_OFFS,   DDRSS_CTL_270_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_271__SFR_OFFS,   DDRSS_CTL_271_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_272__SFR_OFFS,   DDRSS_CTL_272_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_273__SFR_OFFS,   DDRSS_CTL_273_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_274__SFR_OFFS,   DDRSS_CTL_274_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_275__SFR_OFFS,   DDRSS_CTL_275_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_276__SFR_OFFS,   DDRSS_CTL_276_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_277__SFR_OFFS,   DDRSS_CTL_277_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_278__SFR_OFFS,   DDRSS_CTL_278_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_279__SFR_OFFS,   DDRSS_CTL_279_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_280__SFR_OFFS,   DDRSS_CTL_280_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_281__SFR_OFFS,   DDRSS_CTL_281_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_282__SFR_OFFS,   DDRSS_CTL_282_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_283__SFR_OFFS,   DDRSS_CTL_283_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_284__SFR_OFFS,   DDRSS_CTL_284_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_285__SFR_OFFS,   DDRSS_CTL_285_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_286__SFR_OFFS,   DDRSS_CTL_286_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_287__SFR_OFFS,   DDRSS_CTL_287_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_288__SFR_OFFS,   DDRSS_CTL_288_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_289__SFR_OFFS,   DDRSS_CTL_289_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_290__SFR_OFFS,   DDRSS_CTL_290_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_291__SFR_OFFS,   DDRSS_CTL_291_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_292__SFR_OFFS,   DDRSS_CTL_292_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_293__SFR_OFFS,   DDRSS_CTL_293_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_294__SFR_OFFS,   DDRSS_CTL_294_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_295__SFR_OFFS,   DDRSS_CTL_295_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_296__SFR_OFFS,   DDRSS_CTL_296_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_297__SFR_OFFS,   DDRSS_CTL_297_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_298__SFR_OFFS,   DDRSS_CTL_298_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_299__SFR_OFFS,   DDRSS_CTL_299_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_300__SFR_OFFS,   DDRSS_CTL_300_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_301__SFR_OFFS,   DDRSS_CTL_301_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_302__SFR_OFFS,   DDRSS_CTL_302_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_303__SFR_OFFS,   DDRSS_CTL_303_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_304__SFR_OFFS,   DDRSS_CTL_304_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_305__SFR_OFFS,   DDRSS_CTL_305_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_306__SFR_OFFS,   DDRSS_CTL_306_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_307__SFR_OFFS,   DDRSS_CTL_307_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_308__SFR_OFFS,   DDRSS_CTL_308_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_309__SFR_OFFS,   DDRSS_CTL_309_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_310__SFR_OFFS,   DDRSS_CTL_310_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_311__SFR_OFFS,   DDRSS_CTL_311_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_312__SFR_OFFS,   DDRSS_CTL_312_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_313__SFR_OFFS,   DDRSS_CTL_313_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_314__SFR_OFFS,   DDRSS_CTL_314_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_315__SFR_OFFS,   DDRSS_CTL_315_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_316__SFR_OFFS,   DDRSS_CTL_316_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_317__SFR_OFFS,   DDRSS_CTL_317_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_318__SFR_OFFS,   DDRSS_CTL_318_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_319__SFR_OFFS,   DDRSS_CTL_319_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_320__SFR_OFFS,   DDRSS_CTL_320_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_321__SFR_OFFS,   DDRSS_CTL_321_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_322__SFR_OFFS,   DDRSS_CTL_322_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_323__SFR_OFFS,   DDRSS_CTL_323_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_324__SFR_OFFS,   DDRSS_CTL_324_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_325__SFR_OFFS,   DDRSS_CTL_325_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_326__SFR_OFFS,   DDRSS_CTL_326_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_327__SFR_OFFS,   DDRSS_CTL_327_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_328__SFR_OFFS,   DDRSS_CTL_328_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_329__SFR_OFFS,   DDRSS_CTL_329_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_330__SFR_OFFS,   DDRSS_CTL_330_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_331__SFR_OFFS,   DDRSS_CTL_331_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_332__SFR_OFFS,   DDRSS_CTL_332_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_333__SFR_OFFS,   DDRSS_CTL_333_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_334__SFR_OFFS,   DDRSS_CTL_334_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_335__SFR_OFFS,   DDRSS_CTL_335_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_336__SFR_OFFS,   DDRSS_CTL_336_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_337__SFR_OFFS,   DDRSS_CTL_337_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_338__SFR_OFFS,   DDRSS_CTL_338_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_339__SFR_OFFS,   DDRSS_CTL_339_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_340__SFR_OFFS,   DDRSS_CTL_340_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_341__SFR_OFFS,   DDRSS_CTL_341_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_342__SFR_OFFS,   DDRSS_CTL_342_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_343__SFR_OFFS,   DDRSS_CTL_343_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_344__SFR_OFFS,   DDRSS_CTL_344_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_345__SFR_OFFS,   DDRSS_CTL_345_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_346__SFR_OFFS,   DDRSS_CTL_346_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_347__SFR_OFFS,   DDRSS_CTL_347_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_348__SFR_OFFS,   DDRSS_CTL_348_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_349__SFR_OFFS,   DDRSS_CTL_349_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_350__SFR_OFFS,   DDRSS_CTL_350_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_351__SFR_OFFS,   DDRSS_CTL_351_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_352__SFR_OFFS,   DDRSS_CTL_352_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_353__SFR_OFFS,   DDRSS_CTL_353_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_354__SFR_OFFS,   DDRSS_CTL_354_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_355__SFR_OFFS,   DDRSS_CTL_355_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_356__SFR_OFFS,   DDRSS_CTL_356_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_357__SFR_OFFS,   DDRSS_CTL_357_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_358__SFR_OFFS,   DDRSS_CTL_358_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_359__SFR_OFFS,   DDRSS_CTL_359_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_360__SFR_OFFS,   DDRSS_CTL_360_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_361__SFR_OFFS,   DDRSS_CTL_361_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_362__SFR_OFFS,   DDRSS_CTL_362_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_363__SFR_OFFS,   DDRSS_CTL_363_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_364__SFR_OFFS,   DDRSS_CTL_364_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_365__SFR_OFFS,   DDRSS_CTL_365_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_366__SFR_OFFS,   DDRSS_CTL_366_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_367__SFR_OFFS,   DDRSS_CTL_367_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_368__SFR_OFFS,   DDRSS_CTL_368_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_369__SFR_OFFS,   DDRSS_CTL_369_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_370__SFR_OFFS,   DDRSS_CTL_370_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_371__SFR_OFFS,   DDRSS_CTL_371_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_372__SFR_OFFS,   DDRSS_CTL_372_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_373__SFR_OFFS,   DDRSS_CTL_373_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_374__SFR_OFFS,   DDRSS_CTL_374_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_375__SFR_OFFS,   DDRSS_CTL_375_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_376__SFR_OFFS,   DDRSS_CTL_376_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_377__SFR_OFFS,   DDRSS_CTL_377_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_378__SFR_OFFS,   DDRSS_CTL_378_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_379__SFR_OFFS,   DDRSS_CTL_379_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_380__SFR_OFFS,   DDRSS_CTL_380_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_381__SFR_OFFS,   DDRSS_CTL_381_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_382__SFR_OFFS,   DDRSS_CTL_382_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_383__SFR_OFFS,   DDRSS_CTL_383_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_384__SFR_OFFS,   DDRSS_CTL_384_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_385__SFR_OFFS,   DDRSS_CTL_385_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_386__SFR_OFFS,   DDRSS_CTL_386_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_387__SFR_OFFS,   DDRSS_CTL_387_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_388__SFR_OFFS,   DDRSS_CTL_388_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_389__SFR_OFFS,   DDRSS_CTL_389_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_390__SFR_OFFS,   DDRSS_CTL_390_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_391__SFR_OFFS,   DDRSS_CTL_391_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_392__SFR_OFFS,   DDRSS_CTL_392_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_393__SFR_OFFS,   DDRSS_CTL_393_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_394__SFR_OFFS,   DDRSS_CTL_394_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_395__SFR_OFFS,   DDRSS_CTL_395_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_396__SFR_OFFS,   DDRSS_CTL_396_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_397__SFR_OFFS,   DDRSS_CTL_397_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_398__SFR_OFFS,   DDRSS_CTL_398_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_399__SFR_OFFS,   DDRSS_CTL_399_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_400__SFR_OFFS,   DDRSS_CTL_400_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_401__SFR_OFFS,   DDRSS_CTL_401_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_402__SFR_OFFS,   DDRSS_CTL_402_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_403__SFR_OFFS,   DDRSS_CTL_403_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_404__SFR_OFFS,   DDRSS_CTL_404_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_405__SFR_OFFS,   DDRSS_CTL_405_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_406__SFR_OFFS,   DDRSS_CTL_406_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_407__SFR_OFFS,   DDRSS_CTL_407_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_408__SFR_OFFS,   DDRSS_CTL_408_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_409__SFR_OFFS,   DDRSS_CTL_409_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_410__SFR_OFFS,   DDRSS_CTL_410_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_411__SFR_OFFS,   DDRSS_CTL_411_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_412__SFR_OFFS,   DDRSS_CTL_412_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_413__SFR_OFFS,   DDRSS_CTL_413_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_414__SFR_OFFS,   DDRSS_CTL_414_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_415__SFR_OFFS,   DDRSS_CTL_415_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_416__SFR_OFFS,   DDRSS_CTL_416_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_417__SFR_OFFS,   DDRSS_CTL_417_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_418__SFR_OFFS,   DDRSS_CTL_418_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_419__SFR_OFFS,   DDRSS_CTL_419_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_420__SFR_OFFS,   DDRSS_CTL_420_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_421__SFR_OFFS,   DDRSS_CTL_421_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_422__SFR_OFFS,   DDRSS_CTL_422_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_423__SFR_OFFS,   DDRSS_CTL_423_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_424__SFR_OFFS,   DDRSS_CTL_424_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_425__SFR_OFFS,   DDRSS_CTL_425_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_426__SFR_OFFS,   DDRSS_CTL_426_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_427__SFR_OFFS,   DDRSS_CTL_427_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_428__SFR_OFFS,   DDRSS_CTL_428_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_429__SFR_OFFS,   DDRSS_CTL_429_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_430__SFR_OFFS,   DDRSS_CTL_430_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_431__SFR_OFFS,   DDRSS_CTL_431_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_432__SFR_OFFS,   DDRSS_CTL_432_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_433__SFR_OFFS,   DDRSS_CTL_433_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_434__SFR_OFFS,   DDRSS_CTL_434_DATA  );

    printf("--->>> DDR controller programming completed... <<<---\n");

    //Program the PI module
    printf("--->>> DDR PI programming in progress.. <<<---\n");

    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_0__SFR_OFFS,   DDRSS_PI_0_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_1__SFR_OFFS,   DDRSS_PI_1_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_2__SFR_OFFS,   DDRSS_PI_2_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_3__SFR_OFFS,   DDRSS_PI_3_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_4__SFR_OFFS,   DDRSS_PI_4_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_5__SFR_OFFS,   DDRSS_PI_5_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_6__SFR_OFFS,   DDRSS_PI_6_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_7__SFR_OFFS,   DDRSS_PI_7_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_8__SFR_OFFS,   DDRSS_PI_8_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_9__SFR_OFFS,   DDRSS_PI_9_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_10__SFR_OFFS,   DDRSS_PI_10_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_11__SFR_OFFS,   DDRSS_PI_11_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_12__SFR_OFFS,   DDRSS_PI_12_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_13__SFR_OFFS,   DDRSS_PI_13_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_14__SFR_OFFS,   DDRSS_PI_14_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_15__SFR_OFFS,   DDRSS_PI_15_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_16__SFR_OFFS,   DDRSS_PI_16_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_17__SFR_OFFS,   DDRSS_PI_17_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_18__SFR_OFFS,   DDRSS_PI_18_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_19__SFR_OFFS,   DDRSS_PI_19_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_20__SFR_OFFS,   DDRSS_PI_20_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_21__SFR_OFFS,   DDRSS_PI_21_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_22__SFR_OFFS,   DDRSS_PI_22_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_23__SFR_OFFS,   DDRSS_PI_23_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_24__SFR_OFFS,   DDRSS_PI_24_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_25__SFR_OFFS,   DDRSS_PI_25_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_26__SFR_OFFS,   DDRSS_PI_26_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_27__SFR_OFFS,   DDRSS_PI_27_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_28__SFR_OFFS,   DDRSS_PI_28_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_29__SFR_OFFS,   DDRSS_PI_29_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_30__SFR_OFFS,   DDRSS_PI_30_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_31__SFR_OFFS,   DDRSS_PI_31_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_32__SFR_OFFS,   DDRSS_PI_32_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_33__SFR_OFFS,   DDRSS_PI_33_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_34__SFR_OFFS,   DDRSS_PI_34_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_35__SFR_OFFS,   DDRSS_PI_35_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_36__SFR_OFFS,   DDRSS_PI_36_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_37__SFR_OFFS,   DDRSS_PI_37_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_38__SFR_OFFS,   DDRSS_PI_38_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_39__SFR_OFFS,   DDRSS_PI_39_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_40__SFR_OFFS,   DDRSS_PI_40_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_41__SFR_OFFS,   DDRSS_PI_41_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_42__SFR_OFFS,   DDRSS_PI_42_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_43__SFR_OFFS,   DDRSS_PI_43_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_44__SFR_OFFS,   DDRSS_PI_44_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_45__SFR_OFFS,   DDRSS_PI_45_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_46__SFR_OFFS,   DDRSS_PI_46_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_47__SFR_OFFS,   DDRSS_PI_47_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_48__SFR_OFFS,   DDRSS_PI_48_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_49__SFR_OFFS,   DDRSS_PI_49_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_50__SFR_OFFS,   DDRSS_PI_50_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_51__SFR_OFFS,   DDRSS_PI_51_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_52__SFR_OFFS,   DDRSS_PI_52_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_53__SFR_OFFS,   DDRSS_PI_53_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_54__SFR_OFFS,   DDRSS_PI_54_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_55__SFR_OFFS,   DDRSS_PI_55_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_56__SFR_OFFS,   DDRSS_PI_56_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_57__SFR_OFFS,   DDRSS_PI_57_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_58__SFR_OFFS,   DDRSS_PI_58_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_59__SFR_OFFS,   DDRSS_PI_59_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_60__SFR_OFFS,   DDRSS_PI_60_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_61__SFR_OFFS,   DDRSS_PI_61_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_62__SFR_OFFS,   DDRSS_PI_62_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_63__SFR_OFFS,   DDRSS_PI_63_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_64__SFR_OFFS,   DDRSS_PI_64_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_65__SFR_OFFS,   DDRSS_PI_65_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_66__SFR_OFFS,   DDRSS_PI_66_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_67__SFR_OFFS,   DDRSS_PI_67_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_68__SFR_OFFS,   DDRSS_PI_68_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_69__SFR_OFFS,   DDRSS_PI_69_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_70__SFR_OFFS,   DDRSS_PI_70_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_71__SFR_OFFS,   DDRSS_PI_71_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_72__SFR_OFFS,   DDRSS_PI_72_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_73__SFR_OFFS,   DDRSS_PI_73_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_74__SFR_OFFS,   DDRSS_PI_74_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_75__SFR_OFFS,   DDRSS_PI_75_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_76__SFR_OFFS,   DDRSS_PI_76_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_77__SFR_OFFS,   DDRSS_PI_77_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_78__SFR_OFFS,   DDRSS_PI_78_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_79__SFR_OFFS,   DDRSS_PI_79_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_80__SFR_OFFS,   DDRSS_PI_80_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_81__SFR_OFFS,   DDRSS_PI_81_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_82__SFR_OFFS,   DDRSS_PI_82_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_83__SFR_OFFS,   DDRSS_PI_83_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_84__SFR_OFFS,   DDRSS_PI_84_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_85__SFR_OFFS,   DDRSS_PI_85_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_86__SFR_OFFS,   DDRSS_PI_86_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_87__SFR_OFFS,   DDRSS_PI_87_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_88__SFR_OFFS,   DDRSS_PI_88_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_89__SFR_OFFS,   DDRSS_PI_89_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_90__SFR_OFFS,   DDRSS_PI_90_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_91__SFR_OFFS,   DDRSS_PI_91_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_92__SFR_OFFS,   DDRSS_PI_92_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_93__SFR_OFFS,   DDRSS_PI_93_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_94__SFR_OFFS,   DDRSS_PI_94_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_95__SFR_OFFS,   DDRSS_PI_95_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_96__SFR_OFFS,   DDRSS_PI_96_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_97__SFR_OFFS,   DDRSS_PI_97_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_98__SFR_OFFS,   DDRSS_PI_98_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_99__SFR_OFFS,   DDRSS_PI_99_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_100__SFR_OFFS,   DDRSS_PI_100_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_101__SFR_OFFS,   DDRSS_PI_101_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_102__SFR_OFFS,   DDRSS_PI_102_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_103__SFR_OFFS,   DDRSS_PI_103_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_104__SFR_OFFS,   DDRSS_PI_104_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_105__SFR_OFFS,   DDRSS_PI_105_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_106__SFR_OFFS,   DDRSS_PI_106_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_107__SFR_OFFS,   DDRSS_PI_107_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_108__SFR_OFFS,   DDRSS_PI_108_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_109__SFR_OFFS,   DDRSS_PI_109_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_110__SFR_OFFS,   DDRSS_PI_110_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_111__SFR_OFFS,   DDRSS_PI_111_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_112__SFR_OFFS,   DDRSS_PI_112_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_113__SFR_OFFS,   DDRSS_PI_113_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_114__SFR_OFFS,   DDRSS_PI_114_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_115__SFR_OFFS,   DDRSS_PI_115_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_116__SFR_OFFS,   DDRSS_PI_116_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_117__SFR_OFFS,   DDRSS_PI_117_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_118__SFR_OFFS,   DDRSS_PI_118_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_119__SFR_OFFS,   DDRSS_PI_119_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_120__SFR_OFFS,   DDRSS_PI_120_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_121__SFR_OFFS,   DDRSS_PI_121_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_122__SFR_OFFS,   DDRSS_PI_122_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_123__SFR_OFFS,   DDRSS_PI_123_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_124__SFR_OFFS,   DDRSS_PI_124_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_125__SFR_OFFS,   DDRSS_PI_125_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_126__SFR_OFFS,   DDRSS_PI_126_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_127__SFR_OFFS,   DDRSS_PI_127_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_128__SFR_OFFS,   DDRSS_PI_128_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_129__SFR_OFFS,   DDRSS_PI_129_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_130__SFR_OFFS,   DDRSS_PI_130_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_131__SFR_OFFS,   DDRSS_PI_131_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_132__SFR_OFFS,   DDRSS_PI_132_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_133__SFR_OFFS,   DDRSS_PI_133_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_134__SFR_OFFS,   DDRSS_PI_134_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_135__SFR_OFFS,   DDRSS_PI_135_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_136__SFR_OFFS,   DDRSS_PI_136_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_137__SFR_OFFS,   DDRSS_PI_137_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_138__SFR_OFFS,   DDRSS_PI_138_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_139__SFR_OFFS,   DDRSS_PI_139_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_140__SFR_OFFS,   DDRSS_PI_140_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_141__SFR_OFFS,   DDRSS_PI_141_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_142__SFR_OFFS,   DDRSS_PI_142_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_143__SFR_OFFS,   DDRSS_PI_143_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_144__SFR_OFFS,   DDRSS_PI_144_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_145__SFR_OFFS,   DDRSS_PI_145_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_146__SFR_OFFS,   DDRSS_PI_146_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_147__SFR_OFFS,   DDRSS_PI_147_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_148__SFR_OFFS,   DDRSS_PI_148_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_149__SFR_OFFS,   DDRSS_PI_149_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_150__SFR_OFFS,   DDRSS_PI_150_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_151__SFR_OFFS,   DDRSS_PI_151_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_152__SFR_OFFS,   DDRSS_PI_152_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_153__SFR_OFFS,   DDRSS_PI_153_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_154__SFR_OFFS,   DDRSS_PI_154_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_155__SFR_OFFS,   DDRSS_PI_155_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_156__SFR_OFFS,   DDRSS_PI_156_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_157__SFR_OFFS,   DDRSS_PI_157_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_158__SFR_OFFS,   DDRSS_PI_158_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_159__SFR_OFFS,   DDRSS_PI_159_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_160__SFR_OFFS,   DDRSS_PI_160_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_161__SFR_OFFS,   DDRSS_PI_161_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_162__SFR_OFFS,   DDRSS_PI_162_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_163__SFR_OFFS,   DDRSS_PI_163_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_164__SFR_OFFS,   DDRSS_PI_164_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_165__SFR_OFFS,   DDRSS_PI_165_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_166__SFR_OFFS,   DDRSS_PI_166_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_167__SFR_OFFS,   DDRSS_PI_167_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_168__SFR_OFFS,   DDRSS_PI_168_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_169__SFR_OFFS,   DDRSS_PI_169_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_170__SFR_OFFS,   DDRSS_PI_170_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_171__SFR_OFFS,   DDRSS_PI_171_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_172__SFR_OFFS,   DDRSS_PI_172_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_173__SFR_OFFS,   DDRSS_PI_173_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_174__SFR_OFFS,   DDRSS_PI_174_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_175__SFR_OFFS,   DDRSS_PI_175_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_176__SFR_OFFS,   DDRSS_PI_176_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_177__SFR_OFFS,   DDRSS_PI_177_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_178__SFR_OFFS,   DDRSS_PI_178_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_179__SFR_OFFS,   DDRSS_PI_179_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_180__SFR_OFFS,   DDRSS_PI_180_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_181__SFR_OFFS,   DDRSS_PI_181_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_182__SFR_OFFS,   DDRSS_PI_182_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_183__SFR_OFFS,   DDRSS_PI_183_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_184__SFR_OFFS,   DDRSS_PI_184_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_185__SFR_OFFS,   DDRSS_PI_185_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_186__SFR_OFFS,   DDRSS_PI_186_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_187__SFR_OFFS,   DDRSS_PI_187_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_188__SFR_OFFS,   DDRSS_PI_188_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_189__SFR_OFFS,   DDRSS_PI_189_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_190__SFR_OFFS,   DDRSS_PI_190_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_191__SFR_OFFS,   DDRSS_PI_191_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_192__SFR_OFFS,   DDRSS_PI_192_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_193__SFR_OFFS,   DDRSS_PI_193_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_194__SFR_OFFS,   DDRSS_PI_194_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_195__SFR_OFFS,   DDRSS_PI_195_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_196__SFR_OFFS,   DDRSS_PI_196_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_197__SFR_OFFS,   DDRSS_PI_197_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_198__SFR_OFFS,   DDRSS_PI_198_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_199__SFR_OFFS,   DDRSS_PI_199_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_200__SFR_OFFS,   DDRSS_PI_200_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_201__SFR_OFFS,   DDRSS_PI_201_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_202__SFR_OFFS,   DDRSS_PI_202_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_203__SFR_OFFS,   DDRSS_PI_203_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_204__SFR_OFFS,   DDRSS_PI_204_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_205__SFR_OFFS,   DDRSS_PI_205_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_206__SFR_OFFS,   DDRSS_PI_206_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_207__SFR_OFFS,   DDRSS_PI_207_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_208__SFR_OFFS,   DDRSS_PI_208_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_209__SFR_OFFS,   DDRSS_PI_209_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_210__SFR_OFFS,   DDRSS_PI_210_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_211__SFR_OFFS,   DDRSS_PI_211_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_212__SFR_OFFS,   DDRSS_PI_212_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_213__SFR_OFFS,   DDRSS_PI_213_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_214__SFR_OFFS,   DDRSS_PI_214_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_215__SFR_OFFS,   DDRSS_PI_215_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_216__SFR_OFFS,   DDRSS_PI_216_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_217__SFR_OFFS,   DDRSS_PI_217_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_218__SFR_OFFS,   DDRSS_PI_218_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_219__SFR_OFFS,   DDRSS_PI_219_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_220__SFR_OFFS,   DDRSS_PI_220_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_221__SFR_OFFS,   DDRSS_PI_221_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_222__SFR_OFFS,   DDRSS_PI_222_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_223__SFR_OFFS,   DDRSS_PI_223_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_224__SFR_OFFS,   DDRSS_PI_224_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_225__SFR_OFFS,   DDRSS_PI_225_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_226__SFR_OFFS,   DDRSS_PI_226_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_227__SFR_OFFS,   DDRSS_PI_227_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_228__SFR_OFFS,   DDRSS_PI_228_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_229__SFR_OFFS,   DDRSS_PI_229_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_230__SFR_OFFS,   DDRSS_PI_230_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_231__SFR_OFFS,   DDRSS_PI_231_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_232__SFR_OFFS,   DDRSS_PI_232_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_233__SFR_OFFS,   DDRSS_PI_233_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_234__SFR_OFFS,   DDRSS_PI_234_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_235__SFR_OFFS,   DDRSS_PI_235_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_236__SFR_OFFS,   DDRSS_PI_236_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_237__SFR_OFFS,   DDRSS_PI_237_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_238__SFR_OFFS,   DDRSS_PI_238_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_239__SFR_OFFS,   DDRSS_PI_239_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_240__SFR_OFFS,   DDRSS_PI_240_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_241__SFR_OFFS,   DDRSS_PI_241_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_242__SFR_OFFS,   DDRSS_PI_242_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_243__SFR_OFFS,   DDRSS_PI_243_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_244__SFR_OFFS,   DDRSS_PI_244_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_245__SFR_OFFS,   DDRSS_PI_245_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_246__SFR_OFFS,   DDRSS_PI_246_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_247__SFR_OFFS,   DDRSS_PI_247_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_248__SFR_OFFS,   DDRSS_PI_248_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_249__SFR_OFFS,   DDRSS_PI_249_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_250__SFR_OFFS,   DDRSS_PI_250_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_251__SFR_OFFS,   DDRSS_PI_251_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_252__SFR_OFFS,   DDRSS_PI_252_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_253__SFR_OFFS,   DDRSS_PI_253_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_254__SFR_OFFS,   DDRSS_PI_254_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_255__SFR_OFFS,   DDRSS_PI_255_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_256__SFR_OFFS,   DDRSS_PI_256_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_257__SFR_OFFS,   DDRSS_PI_257_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_258__SFR_OFFS,   DDRSS_PI_258_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_259__SFR_OFFS,   DDRSS_PI_259_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_260__SFR_OFFS,   DDRSS_PI_260_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_261__SFR_OFFS,   DDRSS_PI_261_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_262__SFR_OFFS,   DDRSS_PI_262_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_263__SFR_OFFS,   DDRSS_PI_263_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_264__SFR_OFFS,   DDRSS_PI_264_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_265__SFR_OFFS,   DDRSS_PI_265_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_266__SFR_OFFS,   DDRSS_PI_266_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_267__SFR_OFFS,   DDRSS_PI_267_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_268__SFR_OFFS,   DDRSS_PI_268_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_269__SFR_OFFS,   DDRSS_PI_269_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_270__SFR_OFFS,   DDRSS_PI_270_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_271__SFR_OFFS,   DDRSS_PI_271_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_272__SFR_OFFS,   DDRSS_PI_272_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_273__SFR_OFFS,   DDRSS_PI_273_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_274__SFR_OFFS,   DDRSS_PI_274_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_275__SFR_OFFS,   DDRSS_PI_275_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_276__SFR_OFFS,   DDRSS_PI_276_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_277__SFR_OFFS,   DDRSS_PI_277_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_278__SFR_OFFS,   DDRSS_PI_278_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_279__SFR_OFFS,   DDRSS_PI_279_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_280__SFR_OFFS,   DDRSS_PI_280_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_281__SFR_OFFS,   DDRSS_PI_281_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_282__SFR_OFFS,   DDRSS_PI_282_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_283__SFR_OFFS,   DDRSS_PI_283_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_284__SFR_OFFS,   DDRSS_PI_284_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_285__SFR_OFFS,   DDRSS_PI_285_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_286__SFR_OFFS,   DDRSS_PI_286_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_287__SFR_OFFS,   DDRSS_PI_287_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_288__SFR_OFFS,   DDRSS_PI_288_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_289__SFR_OFFS,   DDRSS_PI_289_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_290__SFR_OFFS,   DDRSS_PI_290_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_291__SFR_OFFS,   DDRSS_PI_291_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_292__SFR_OFFS,   DDRSS_PI_292_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_293__SFR_OFFS,   DDRSS_PI_293_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_294__SFR_OFFS,   DDRSS_PI_294_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_295__SFR_OFFS,   DDRSS_PI_295_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_296__SFR_OFFS,   DDRSS_PI_296_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_297__SFR_OFFS,   DDRSS_PI_297_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_298__SFR_OFFS,   DDRSS_PI_298_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_299__SFR_OFFS,   DDRSS_PI_299_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_300__SFR_OFFS,   DDRSS_PI_300_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_301__SFR_OFFS,   DDRSS_PI_301_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_302__SFR_OFFS,   DDRSS_PI_302_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_303__SFR_OFFS,   DDRSS_PI_303_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_304__SFR_OFFS,   DDRSS_PI_304_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_305__SFR_OFFS,   DDRSS_PI_305_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_306__SFR_OFFS,   DDRSS_PI_306_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_307__SFR_OFFS,   DDRSS_PI_307_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_308__SFR_OFFS,   DDRSS_PI_308_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_309__SFR_OFFS,   DDRSS_PI_309_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_310__SFR_OFFS,   DDRSS_PI_310_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_311__SFR_OFFS,   DDRSS_PI_311_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_312__SFR_OFFS,   DDRSS_PI_312_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_313__SFR_OFFS,   DDRSS_PI_313_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_314__SFR_OFFS,   DDRSS_PI_314_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_315__SFR_OFFS,   DDRSS_PI_315_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_316__SFR_OFFS,   DDRSS_PI_316_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_317__SFR_OFFS,   DDRSS_PI_317_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_318__SFR_OFFS,   DDRSS_PI_318_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_319__SFR_OFFS,   DDRSS_PI_319_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_320__SFR_OFFS,   DDRSS_PI_320_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_321__SFR_OFFS,   DDRSS_PI_321_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_322__SFR_OFFS,   DDRSS_PI_322_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_323__SFR_OFFS,   DDRSS_PI_323_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_324__SFR_OFFS,   DDRSS_PI_324_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_325__SFR_OFFS,   DDRSS_PI_325_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_326__SFR_OFFS,   DDRSS_PI_326_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_327__SFR_OFFS,   DDRSS_PI_327_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_328__SFR_OFFS,   DDRSS_PI_328_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_329__SFR_OFFS,   DDRSS_PI_329_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_330__SFR_OFFS,   DDRSS_PI_330_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_331__SFR_OFFS,   DDRSS_PI_331_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_332__SFR_OFFS,   DDRSS_PI_332_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_333__SFR_OFFS,   DDRSS_PI_333_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_334__SFR_OFFS,   DDRSS_PI_334_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_335__SFR_OFFS,   DDRSS_PI_335_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_336__SFR_OFFS,   DDRSS_PI_336_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_337__SFR_OFFS,   DDRSS_PI_337_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_338__SFR_OFFS,   DDRSS_PI_338_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_339__SFR_OFFS,   DDRSS_PI_339_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_340__SFR_OFFS,   DDRSS_PI_340_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_341__SFR_OFFS,   DDRSS_PI_341_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_342__SFR_OFFS,   DDRSS_PI_342_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_343__SFR_OFFS,   DDRSS_PI_343_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_344__SFR_OFFS,   DDRSS_PI_344_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_345__SFR_OFFS,   DDRSS_PI_345_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_346__SFR_OFFS,   DDRSS_PI_346_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_347__SFR_OFFS,   DDRSS_PI_347_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_348__SFR_OFFS,   DDRSS_PI_348_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_349__SFR_OFFS,   DDRSS_PI_349_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_350__SFR_OFFS,   DDRSS_PI_350_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_351__SFR_OFFS,   DDRSS_PI_351_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_352__SFR_OFFS,   DDRSS_PI_352_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_353__SFR_OFFS,   DDRSS_PI_353_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_354__SFR_OFFS,   DDRSS_PI_354_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_355__SFR_OFFS,   DDRSS_PI_355_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_356__SFR_OFFS,   DDRSS_PI_356_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_357__SFR_OFFS,   DDRSS_PI_357_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_358__SFR_OFFS,   DDRSS_PI_358_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_359__SFR_OFFS,   DDRSS_PI_359_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_360__SFR_OFFS,   DDRSS_PI_360_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_361__SFR_OFFS,   DDRSS_PI_361_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_362__SFR_OFFS,   DDRSS_PI_362_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_363__SFR_OFFS,   DDRSS_PI_363_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_364__SFR_OFFS,   DDRSS_PI_364_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_365__SFR_OFFS,   DDRSS_PI_365_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_366__SFR_OFFS,   DDRSS_PI_366_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_367__SFR_OFFS,   DDRSS_PI_367_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_368__SFR_OFFS,   DDRSS_PI_368_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_369__SFR_OFFS,   DDRSS_PI_369_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_370__SFR_OFFS,   DDRSS_PI_370_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_371__SFR_OFFS,   DDRSS_PI_371_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_372__SFR_OFFS,   DDRSS_PI_372_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_373__SFR_OFFS,   DDRSS_PI_373_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_374__SFR_OFFS,   DDRSS_PI_374_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_375__SFR_OFFS,   DDRSS_PI_375_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_376__SFR_OFFS,   DDRSS_PI_376_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_377__SFR_OFFS,   DDRSS_PI_377_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_378__SFR_OFFS,   DDRSS_PI_378_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_379__SFR_OFFS,   DDRSS_PI_379_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_380__SFR_OFFS,   DDRSS_PI_380_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_381__SFR_OFFS,   DDRSS_PI_381_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_382__SFR_OFFS,   DDRSS_PI_382_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_383__SFR_OFFS,   DDRSS_PI_383_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_384__SFR_OFFS,   DDRSS_PI_384_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_385__SFR_OFFS,   DDRSS_PI_385_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_386__SFR_OFFS,   DDRSS_PI_386_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_387__SFR_OFFS,   DDRSS_PI_387_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_388__SFR_OFFS,   DDRSS_PI_388_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_389__SFR_OFFS,   DDRSS_PI_389_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_390__SFR_OFFS,   DDRSS_PI_390_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_391__SFR_OFFS,   DDRSS_PI_391_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_392__SFR_OFFS,   DDRSS_PI_392_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_393__SFR_OFFS,   DDRSS_PI_393_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_394__SFR_OFFS,   DDRSS_PI_394_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_395__SFR_OFFS,   DDRSS_PI_395_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_396__SFR_OFFS,   DDRSS_PI_396_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_397__SFR_OFFS,   DDRSS_PI_397_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_398__SFR_OFFS,   DDRSS_PI_398_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_399__SFR_OFFS,   DDRSS_PI_399_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_400__SFR_OFFS,   DDRSS_PI_400_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_401__SFR_OFFS,   DDRSS_PI_401_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_402__SFR_OFFS,   DDRSS_PI_402_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_403__SFR_OFFS,   DDRSS_PI_403_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_404__SFR_OFFS,   DDRSS_PI_404_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_405__SFR_OFFS,   DDRSS_PI_405_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_406__SFR_OFFS,   DDRSS_PI_406_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_407__SFR_OFFS,   DDRSS_PI_407_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_408__SFR_OFFS,   DDRSS_PI_408_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_409__SFR_OFFS,   DDRSS_PI_409_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_410__SFR_OFFS,   DDRSS_PI_410_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_411__SFR_OFFS,   DDRSS_PI_411_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_412__SFR_OFFS,   DDRSS_PI_412_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_413__SFR_OFFS,   DDRSS_PI_413_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_414__SFR_OFFS,   DDRSS_PI_414_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_415__SFR_OFFS,   DDRSS_PI_415_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_416__SFR_OFFS,   DDRSS_PI_416_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_417__SFR_OFFS,   DDRSS_PI_417_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_418__SFR_OFFS,   DDRSS_PI_418_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_419__SFR_OFFS,   DDRSS_PI_419_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_420__SFR_OFFS,   DDRSS_PI_420_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_421__SFR_OFFS,   DDRSS_PI_421_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_422__SFR_OFFS,   DDRSS_PI_422_DATA   );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_423__SFR_OFFS,   DDRSS_PI_423_DATA   );
    printf("--->>> DDR PI programming completed... <<<---\n");

    printf("--->>> Set PHY registers for all FSPs simultaneously (multicast)... <<<---\n");
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1793__SFR_OFFS, DDRSS_PHY_1793_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_5__SFR_OFFS,   DDRSS_PHY_5_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_261__SFR_OFFS, DDRSS_PHY_261_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_517__SFR_OFFS, DDRSS_PHY_517_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_773__SFR_OFFS, DDRSS_PHY_773_DATA  );
   
    //Program the data slice 0
    printf("--->>> DDR PHY Data Slice 0 programming in progress.. <<<---\n");

    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_0__SFR_OFFS,	DDRSS_PHY_0_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1__SFR_OFFS,	DDRSS_PHY_1_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_2__SFR_OFFS,	DDRSS_PHY_2_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_3__SFR_OFFS,	DDRSS_PHY_3_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_4__SFR_OFFS,	DDRSS_PHY_4_DATA  );
    
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_6__SFR_OFFS,	DDRSS_PHY_6_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_7__SFR_OFFS,	DDRSS_PHY_7_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_8__SFR_OFFS,	DDRSS_PHY_8_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_9__SFR_OFFS,	DDRSS_PHY_9_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_10__SFR_OFFS,	DDRSS_PHY_10_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_11__SFR_OFFS,	DDRSS_PHY_11_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_12__SFR_OFFS,	DDRSS_PHY_12_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_13__SFR_OFFS,	DDRSS_PHY_13_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_14__SFR_OFFS,	DDRSS_PHY_14_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_15__SFR_OFFS,	DDRSS_PHY_15_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_16__SFR_OFFS,	DDRSS_PHY_16_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_17__SFR_OFFS,	DDRSS_PHY_17_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_18__SFR_OFFS,	DDRSS_PHY_18_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_19__SFR_OFFS,	DDRSS_PHY_19_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_20__SFR_OFFS,	DDRSS_PHY_20_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_21__SFR_OFFS,	DDRSS_PHY_21_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_22__SFR_OFFS,	DDRSS_PHY_22_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_23__SFR_OFFS,	DDRSS_PHY_23_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_24__SFR_OFFS,	DDRSS_PHY_24_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_25__SFR_OFFS,	DDRSS_PHY_25_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_26__SFR_OFFS,	DDRSS_PHY_26_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_27__SFR_OFFS,	DDRSS_PHY_27_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_28__SFR_OFFS,	DDRSS_PHY_28_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_29__SFR_OFFS,	DDRSS_PHY_29_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_30__SFR_OFFS,	DDRSS_PHY_30_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_31__SFR_OFFS,	DDRSS_PHY_31_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_32__SFR_OFFS,	DDRSS_PHY_32_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_33__SFR_OFFS,	DDRSS_PHY_33_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_34__SFR_OFFS,	DDRSS_PHY_34_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_35__SFR_OFFS,	DDRSS_PHY_35_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_36__SFR_OFFS,	DDRSS_PHY_36_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_37__SFR_OFFS,	DDRSS_PHY_37_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_38__SFR_OFFS,	DDRSS_PHY_38_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_39__SFR_OFFS,	DDRSS_PHY_39_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_40__SFR_OFFS,	DDRSS_PHY_40_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_41__SFR_OFFS,	DDRSS_PHY_41_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_42__SFR_OFFS,	DDRSS_PHY_42_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_43__SFR_OFFS,	DDRSS_PHY_43_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_44__SFR_OFFS,	DDRSS_PHY_44_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_45__SFR_OFFS,	DDRSS_PHY_45_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_46__SFR_OFFS,	DDRSS_PHY_46_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_47__SFR_OFFS,	DDRSS_PHY_47_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_48__SFR_OFFS,	DDRSS_PHY_48_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_49__SFR_OFFS,	DDRSS_PHY_49_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_50__SFR_OFFS,	DDRSS_PHY_50_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_51__SFR_OFFS,	DDRSS_PHY_51_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_52__SFR_OFFS,	DDRSS_PHY_52_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_53__SFR_OFFS,	DDRSS_PHY_53_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_54__SFR_OFFS,	DDRSS_PHY_54_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_55__SFR_OFFS,	DDRSS_PHY_55_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_56__SFR_OFFS,	DDRSS_PHY_56_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_57__SFR_OFFS,	DDRSS_PHY_57_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_58__SFR_OFFS,	DDRSS_PHY_58_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_59__SFR_OFFS,	DDRSS_PHY_59_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_60__SFR_OFFS,	DDRSS_PHY_60_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_61__SFR_OFFS,	DDRSS_PHY_61_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_62__SFR_OFFS,	DDRSS_PHY_62_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_63__SFR_OFFS,	DDRSS_PHY_63_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_64__SFR_OFFS,	DDRSS_PHY_64_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_65__SFR_OFFS,	DDRSS_PHY_65_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_66__SFR_OFFS,	DDRSS_PHY_66_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_67__SFR_OFFS,	DDRSS_PHY_67_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_68__SFR_OFFS,	DDRSS_PHY_68_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_69__SFR_OFFS,	DDRSS_PHY_69_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_70__SFR_OFFS,	DDRSS_PHY_70_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_71__SFR_OFFS,	DDRSS_PHY_71_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_72__SFR_OFFS,	DDRSS_PHY_72_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_73__SFR_OFFS,	DDRSS_PHY_73_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_74__SFR_OFFS,	DDRSS_PHY_74_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_75__SFR_OFFS,	DDRSS_PHY_75_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_76__SFR_OFFS,	DDRSS_PHY_76_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_77__SFR_OFFS,	DDRSS_PHY_77_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_78__SFR_OFFS,	DDRSS_PHY_78_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_79__SFR_OFFS,	DDRSS_PHY_79_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_80__SFR_OFFS,	DDRSS_PHY_80_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_81__SFR_OFFS,	DDRSS_PHY_81_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_82__SFR_OFFS,	DDRSS_PHY_82_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_83__SFR_OFFS,	DDRSS_PHY_83_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_84__SFR_OFFS,	DDRSS_PHY_84_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_85__SFR_OFFS,	DDRSS_PHY_85_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_86__SFR_OFFS,	DDRSS_PHY_86_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_87__SFR_OFFS,	DDRSS_PHY_87_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_88__SFR_OFFS,	DDRSS_PHY_88_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_89__SFR_OFFS,	DDRSS_PHY_89_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_90__SFR_OFFS,	DDRSS_PHY_90_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_91__SFR_OFFS,	DDRSS_PHY_91_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_92__SFR_OFFS,	DDRSS_PHY_92_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_93__SFR_OFFS,	DDRSS_PHY_93_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_94__SFR_OFFS,	DDRSS_PHY_94_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_95__SFR_OFFS,	DDRSS_PHY_95_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_96__SFR_OFFS,	DDRSS_PHY_96_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_97__SFR_OFFS,	DDRSS_PHY_97_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_98__SFR_OFFS,	DDRSS_PHY_98_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_99__SFR_OFFS,	DDRSS_PHY_99_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_100__SFR_OFFS,	DDRSS_PHY_100_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_101__SFR_OFFS,	DDRSS_PHY_101_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_102__SFR_OFFS,	DDRSS_PHY_102_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_103__SFR_OFFS,	DDRSS_PHY_103_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_104__SFR_OFFS,	DDRSS_PHY_104_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_105__SFR_OFFS,	DDRSS_PHY_105_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_106__SFR_OFFS,	DDRSS_PHY_106_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_107__SFR_OFFS,	DDRSS_PHY_107_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_108__SFR_OFFS,	DDRSS_PHY_108_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_109__SFR_OFFS,	DDRSS_PHY_109_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_110__SFR_OFFS,	DDRSS_PHY_110_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_111__SFR_OFFS,	DDRSS_PHY_111_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_112__SFR_OFFS,	DDRSS_PHY_112_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_113__SFR_OFFS,	DDRSS_PHY_113_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_114__SFR_OFFS,	DDRSS_PHY_114_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_115__SFR_OFFS,	DDRSS_PHY_115_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_116__SFR_OFFS,	DDRSS_PHY_116_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_117__SFR_OFFS,	DDRSS_PHY_117_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_118__SFR_OFFS,	DDRSS_PHY_118_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_119__SFR_OFFS,	DDRSS_PHY_119_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_120__SFR_OFFS,	DDRSS_PHY_120_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_121__SFR_OFFS,	DDRSS_PHY_121_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_122__SFR_OFFS,	DDRSS_PHY_122_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_123__SFR_OFFS,	DDRSS_PHY_123_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_124__SFR_OFFS,	DDRSS_PHY_124_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_125__SFR_OFFS,	DDRSS_PHY_125_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_126__SFR_OFFS,	DDRSS_PHY_126_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_127__SFR_OFFS,	DDRSS_PHY_127_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_128__SFR_OFFS,	DDRSS_PHY_128_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_129__SFR_OFFS,	DDRSS_PHY_129_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_130__SFR_OFFS,	DDRSS_PHY_130_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_131__SFR_OFFS,	DDRSS_PHY_131_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_132__SFR_OFFS,	DDRSS_PHY_132_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_133__SFR_OFFS,	DDRSS_PHY_133_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_134__SFR_OFFS,	DDRSS_PHY_134_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_135__SFR_OFFS,	DDRSS_PHY_135_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_136__SFR_OFFS,	DDRSS_PHY_136_DATA  );
    printf("--->>> DDR PHY Data Slice 0 programming completed... <<<---\n");

    printf("--->>> DDR PHY Data Slice 1 programming in progress.. <<<---\n");
    //Program the data slice 1
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_256__SFR_OFFS,	DDRSS_PHY_256_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_257__SFR_OFFS,	DDRSS_PHY_257_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_258__SFR_OFFS,	DDRSS_PHY_258_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_259__SFR_OFFS,	DDRSS_PHY_259_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_260__SFR_OFFS,	DDRSS_PHY_260_DATA  );
    
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_262__SFR_OFFS,	DDRSS_PHY_262_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_263__SFR_OFFS,	DDRSS_PHY_263_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_264__SFR_OFFS,	DDRSS_PHY_264_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_265__SFR_OFFS,	DDRSS_PHY_265_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_266__SFR_OFFS,	DDRSS_PHY_266_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_267__SFR_OFFS,	DDRSS_PHY_267_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_268__SFR_OFFS,	DDRSS_PHY_268_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_269__SFR_OFFS,	DDRSS_PHY_269_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_270__SFR_OFFS,	DDRSS_PHY_270_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_271__SFR_OFFS,	DDRSS_PHY_271_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_272__SFR_OFFS,	DDRSS_PHY_272_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_273__SFR_OFFS,	DDRSS_PHY_273_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_274__SFR_OFFS,	DDRSS_PHY_274_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_275__SFR_OFFS,	DDRSS_PHY_275_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_276__SFR_OFFS,	DDRSS_PHY_276_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_277__SFR_OFFS,	DDRSS_PHY_277_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_278__SFR_OFFS,	DDRSS_PHY_278_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_279__SFR_OFFS,	DDRSS_PHY_279_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_280__SFR_OFFS,	DDRSS_PHY_280_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_281__SFR_OFFS,	DDRSS_PHY_281_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_282__SFR_OFFS,	DDRSS_PHY_282_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_283__SFR_OFFS,	DDRSS_PHY_283_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_284__SFR_OFFS,	DDRSS_PHY_284_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_285__SFR_OFFS,	DDRSS_PHY_285_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_286__SFR_OFFS,	DDRSS_PHY_286_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_287__SFR_OFFS,	DDRSS_PHY_287_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_288__SFR_OFFS,	DDRSS_PHY_288_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_289__SFR_OFFS,	DDRSS_PHY_289_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_290__SFR_OFFS,	DDRSS_PHY_290_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_291__SFR_OFFS,	DDRSS_PHY_291_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_292__SFR_OFFS,	DDRSS_PHY_292_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_293__SFR_OFFS,	DDRSS_PHY_293_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_294__SFR_OFFS,	DDRSS_PHY_294_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_295__SFR_OFFS,	DDRSS_PHY_295_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_296__SFR_OFFS,	DDRSS_PHY_296_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_297__SFR_OFFS,	DDRSS_PHY_297_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_298__SFR_OFFS,	DDRSS_PHY_298_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_299__SFR_OFFS,	DDRSS_PHY_299_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_300__SFR_OFFS,	DDRSS_PHY_300_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_301__SFR_OFFS,	DDRSS_PHY_301_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_302__SFR_OFFS,	DDRSS_PHY_302_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_303__SFR_OFFS,	DDRSS_PHY_303_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_304__SFR_OFFS,	DDRSS_PHY_304_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_305__SFR_OFFS,	DDRSS_PHY_305_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_306__SFR_OFFS,	DDRSS_PHY_306_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_307__SFR_OFFS,	DDRSS_PHY_307_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_308__SFR_OFFS,	DDRSS_PHY_308_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_309__SFR_OFFS,	DDRSS_PHY_309_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_310__SFR_OFFS,	DDRSS_PHY_310_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_311__SFR_OFFS,	DDRSS_PHY_311_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_312__SFR_OFFS,	DDRSS_PHY_312_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_313__SFR_OFFS,	DDRSS_PHY_313_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_314__SFR_OFFS,	DDRSS_PHY_314_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_315__SFR_OFFS,	DDRSS_PHY_315_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_316__SFR_OFFS,	DDRSS_PHY_316_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_317__SFR_OFFS,	DDRSS_PHY_317_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_318__SFR_OFFS,	DDRSS_PHY_318_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_319__SFR_OFFS,	DDRSS_PHY_319_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_320__SFR_OFFS,	DDRSS_PHY_320_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_321__SFR_OFFS,	DDRSS_PHY_321_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_322__SFR_OFFS,	DDRSS_PHY_322_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_323__SFR_OFFS,	DDRSS_PHY_323_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_324__SFR_OFFS,	DDRSS_PHY_324_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_325__SFR_OFFS,	DDRSS_PHY_325_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_326__SFR_OFFS,	DDRSS_PHY_326_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_327__SFR_OFFS,	DDRSS_PHY_327_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_328__SFR_OFFS,	DDRSS_PHY_328_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_329__SFR_OFFS,	DDRSS_PHY_329_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_330__SFR_OFFS,	DDRSS_PHY_330_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_331__SFR_OFFS,	DDRSS_PHY_331_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_332__SFR_OFFS,	DDRSS_PHY_332_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_333__SFR_OFFS,	DDRSS_PHY_333_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_334__SFR_OFFS,	DDRSS_PHY_334_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_335__SFR_OFFS,	DDRSS_PHY_335_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_336__SFR_OFFS,	DDRSS_PHY_336_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_337__SFR_OFFS,	DDRSS_PHY_337_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_338__SFR_OFFS,	DDRSS_PHY_338_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_339__SFR_OFFS,	DDRSS_PHY_339_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_340__SFR_OFFS,	DDRSS_PHY_340_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_341__SFR_OFFS,	DDRSS_PHY_341_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_342__SFR_OFFS,	DDRSS_PHY_342_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_343__SFR_OFFS,	DDRSS_PHY_343_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_344__SFR_OFFS,	DDRSS_PHY_344_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_345__SFR_OFFS,	DDRSS_PHY_345_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_346__SFR_OFFS,	DDRSS_PHY_346_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_347__SFR_OFFS,	DDRSS_PHY_347_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_348__SFR_OFFS,	DDRSS_PHY_348_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_349__SFR_OFFS,	DDRSS_PHY_349_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_350__SFR_OFFS,	DDRSS_PHY_350_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_351__SFR_OFFS,	DDRSS_PHY_351_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_352__SFR_OFFS,	DDRSS_PHY_352_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_353__SFR_OFFS,	DDRSS_PHY_353_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_354__SFR_OFFS,	DDRSS_PHY_354_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_355__SFR_OFFS,	DDRSS_PHY_355_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_356__SFR_OFFS,	DDRSS_PHY_356_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_357__SFR_OFFS,	DDRSS_PHY_357_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_358__SFR_OFFS,	DDRSS_PHY_358_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_359__SFR_OFFS,	DDRSS_PHY_359_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_360__SFR_OFFS,	DDRSS_PHY_360_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_361__SFR_OFFS,	DDRSS_PHY_361_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_362__SFR_OFFS,	DDRSS_PHY_362_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_363__SFR_OFFS,	DDRSS_PHY_363_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_364__SFR_OFFS,	DDRSS_PHY_364_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_365__SFR_OFFS,	DDRSS_PHY_365_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_366__SFR_OFFS,	DDRSS_PHY_366_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_367__SFR_OFFS,	DDRSS_PHY_367_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_368__SFR_OFFS,	DDRSS_PHY_368_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_369__SFR_OFFS,	DDRSS_PHY_369_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_370__SFR_OFFS,	DDRSS_PHY_370_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_371__SFR_OFFS,	DDRSS_PHY_371_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_372__SFR_OFFS,	DDRSS_PHY_372_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_373__SFR_OFFS,	DDRSS_PHY_373_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_374__SFR_OFFS,	DDRSS_PHY_374_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_375__SFR_OFFS,	DDRSS_PHY_375_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_376__SFR_OFFS,	DDRSS_PHY_376_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_377__SFR_OFFS,	DDRSS_PHY_377_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_378__SFR_OFFS,	DDRSS_PHY_378_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_379__SFR_OFFS,	DDRSS_PHY_379_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_380__SFR_OFFS,	DDRSS_PHY_380_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_381__SFR_OFFS,	DDRSS_PHY_381_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_382__SFR_OFFS,	DDRSS_PHY_382_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_383__SFR_OFFS,	DDRSS_PHY_383_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_384__SFR_OFFS,	DDRSS_PHY_384_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_385__SFR_OFFS,	DDRSS_PHY_385_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_386__SFR_OFFS,	DDRSS_PHY_386_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_387__SFR_OFFS,	DDRSS_PHY_387_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_388__SFR_OFFS,	DDRSS_PHY_388_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_389__SFR_OFFS,	DDRSS_PHY_389_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_390__SFR_OFFS,	DDRSS_PHY_390_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_391__SFR_OFFS,	DDRSS_PHY_391_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_392__SFR_OFFS,	DDRSS_PHY_392_DATA  );
    printf("--->>> DDR PHY Data Slice 1 programming completed... <<<---\n");

    printf("--->>> DDR PHY Data Slice 2 programming in progress.. <<<---\n");
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_512__SFR_OFFS,	DDRSS_PHY_512_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_513__SFR_OFFS,	DDRSS_PHY_513_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_514__SFR_OFFS,	DDRSS_PHY_514_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_515__SFR_OFFS,	DDRSS_PHY_515_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_516__SFR_OFFS,	DDRSS_PHY_516_DATA  );
   
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_518__SFR_OFFS,	DDRSS_PHY_518_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_519__SFR_OFFS,	DDRSS_PHY_519_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_520__SFR_OFFS,	DDRSS_PHY_520_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_521__SFR_OFFS,	DDRSS_PHY_521_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_522__SFR_OFFS,	DDRSS_PHY_522_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_523__SFR_OFFS,	DDRSS_PHY_523_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_524__SFR_OFFS,	DDRSS_PHY_524_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_525__SFR_OFFS,	DDRSS_PHY_525_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_526__SFR_OFFS,	DDRSS_PHY_526_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_527__SFR_OFFS,	DDRSS_PHY_527_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_528__SFR_OFFS,	DDRSS_PHY_528_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_529__SFR_OFFS,	DDRSS_PHY_529_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_530__SFR_OFFS,	DDRSS_PHY_530_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_531__SFR_OFFS,	DDRSS_PHY_531_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_532__SFR_OFFS,	DDRSS_PHY_532_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_533__SFR_OFFS,	DDRSS_PHY_533_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_534__SFR_OFFS,	DDRSS_PHY_534_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_535__SFR_OFFS,	DDRSS_PHY_535_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_536__SFR_OFFS,	DDRSS_PHY_536_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_537__SFR_OFFS,	DDRSS_PHY_537_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_538__SFR_OFFS,	DDRSS_PHY_538_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_539__SFR_OFFS,	DDRSS_PHY_539_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_540__SFR_OFFS,	DDRSS_PHY_540_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_541__SFR_OFFS,	DDRSS_PHY_541_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_542__SFR_OFFS,	DDRSS_PHY_542_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_543__SFR_OFFS,	DDRSS_PHY_543_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_544__SFR_OFFS,	DDRSS_PHY_544_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_545__SFR_OFFS,	DDRSS_PHY_545_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_546__SFR_OFFS,	DDRSS_PHY_546_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_547__SFR_OFFS,	DDRSS_PHY_547_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_548__SFR_OFFS,	DDRSS_PHY_548_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_549__SFR_OFFS,	DDRSS_PHY_549_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_550__SFR_OFFS,	DDRSS_PHY_550_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_551__SFR_OFFS,	DDRSS_PHY_551_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_552__SFR_OFFS,	DDRSS_PHY_552_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_553__SFR_OFFS,	DDRSS_PHY_553_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_554__SFR_OFFS,	DDRSS_PHY_554_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_555__SFR_OFFS,	DDRSS_PHY_555_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_556__SFR_OFFS,	DDRSS_PHY_556_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_557__SFR_OFFS,	DDRSS_PHY_557_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_558__SFR_OFFS,	DDRSS_PHY_558_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_559__SFR_OFFS,	DDRSS_PHY_559_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_560__SFR_OFFS,	DDRSS_PHY_560_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_561__SFR_OFFS,	DDRSS_PHY_561_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_562__SFR_OFFS,	DDRSS_PHY_562_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_563__SFR_OFFS,	DDRSS_PHY_563_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_564__SFR_OFFS,	DDRSS_PHY_564_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_565__SFR_OFFS,	DDRSS_PHY_565_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_566__SFR_OFFS,	DDRSS_PHY_566_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_567__SFR_OFFS,	DDRSS_PHY_567_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_568__SFR_OFFS,	DDRSS_PHY_568_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_569__SFR_OFFS,	DDRSS_PHY_569_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_570__SFR_OFFS,	DDRSS_PHY_570_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_571__SFR_OFFS,	DDRSS_PHY_571_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_572__SFR_OFFS,	DDRSS_PHY_572_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_573__SFR_OFFS,	DDRSS_PHY_573_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_574__SFR_OFFS,	DDRSS_PHY_574_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_575__SFR_OFFS,	DDRSS_PHY_575_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_576__SFR_OFFS,	DDRSS_PHY_576_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_577__SFR_OFFS,	DDRSS_PHY_577_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_578__SFR_OFFS,	DDRSS_PHY_578_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_579__SFR_OFFS,	DDRSS_PHY_579_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_580__SFR_OFFS,	DDRSS_PHY_580_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_581__SFR_OFFS,	DDRSS_PHY_581_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_582__SFR_OFFS,	DDRSS_PHY_582_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_583__SFR_OFFS,	DDRSS_PHY_583_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_584__SFR_OFFS,	DDRSS_PHY_584_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_585__SFR_OFFS,	DDRSS_PHY_585_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_586__SFR_OFFS,	DDRSS_PHY_586_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_587__SFR_OFFS,	DDRSS_PHY_587_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_588__SFR_OFFS,	DDRSS_PHY_588_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_589__SFR_OFFS,	DDRSS_PHY_589_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_590__SFR_OFFS,	DDRSS_PHY_590_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_591__SFR_OFFS,	DDRSS_PHY_591_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_592__SFR_OFFS,	DDRSS_PHY_592_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_593__SFR_OFFS,	DDRSS_PHY_593_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_594__SFR_OFFS,	DDRSS_PHY_594_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_595__SFR_OFFS,	DDRSS_PHY_595_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_596__SFR_OFFS,	DDRSS_PHY_596_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_597__SFR_OFFS,	DDRSS_PHY_597_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_598__SFR_OFFS,	DDRSS_PHY_598_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_599__SFR_OFFS,	DDRSS_PHY_599_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_600__SFR_OFFS,	DDRSS_PHY_600_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_601__SFR_OFFS,	DDRSS_PHY_601_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_602__SFR_OFFS,	DDRSS_PHY_602_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_603__SFR_OFFS,	DDRSS_PHY_603_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_604__SFR_OFFS,	DDRSS_PHY_604_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_605__SFR_OFFS,	DDRSS_PHY_605_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_606__SFR_OFFS,	DDRSS_PHY_606_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_607__SFR_OFFS,	DDRSS_PHY_607_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_608__SFR_OFFS,	DDRSS_PHY_608_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_609__SFR_OFFS,	DDRSS_PHY_609_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_610__SFR_OFFS,	DDRSS_PHY_610_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_611__SFR_OFFS,	DDRSS_PHY_611_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_612__SFR_OFFS,	DDRSS_PHY_612_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_613__SFR_OFFS,	DDRSS_PHY_613_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_614__SFR_OFFS,	DDRSS_PHY_614_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_615__SFR_OFFS,	DDRSS_PHY_615_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_616__SFR_OFFS,	DDRSS_PHY_616_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_617__SFR_OFFS,	DDRSS_PHY_617_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_618__SFR_OFFS,	DDRSS_PHY_618_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_619__SFR_OFFS,	DDRSS_PHY_619_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_620__SFR_OFFS,	DDRSS_PHY_620_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_621__SFR_OFFS,	DDRSS_PHY_621_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_622__SFR_OFFS,	DDRSS_PHY_622_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_623__SFR_OFFS,	DDRSS_PHY_623_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_624__SFR_OFFS,	DDRSS_PHY_624_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_625__SFR_OFFS,	DDRSS_PHY_625_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_626__SFR_OFFS,	DDRSS_PHY_626_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_627__SFR_OFFS,	DDRSS_PHY_627_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_628__SFR_OFFS,	DDRSS_PHY_628_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_629__SFR_OFFS,	DDRSS_PHY_629_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_630__SFR_OFFS,	DDRSS_PHY_630_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_631__SFR_OFFS,	DDRSS_PHY_631_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_632__SFR_OFFS,	DDRSS_PHY_632_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_633__SFR_OFFS,	DDRSS_PHY_633_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_634__SFR_OFFS,	DDRSS_PHY_634_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_635__SFR_OFFS,	DDRSS_PHY_635_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_636__SFR_OFFS,	DDRSS_PHY_636_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_637__SFR_OFFS,	DDRSS_PHY_637_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_638__SFR_OFFS,	DDRSS_PHY_638_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_639__SFR_OFFS,	DDRSS_PHY_639_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_640__SFR_OFFS,	DDRSS_PHY_640_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_641__SFR_OFFS,	DDRSS_PHY_641_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_642__SFR_OFFS,	DDRSS_PHY_642_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_643__SFR_OFFS,	DDRSS_PHY_643_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_644__SFR_OFFS,	DDRSS_PHY_644_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_645__SFR_OFFS,	DDRSS_PHY_645_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_646__SFR_OFFS,	DDRSS_PHY_646_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_647__SFR_OFFS,	DDRSS_PHY_647_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_648__SFR_OFFS,	DDRSS_PHY_648_DATA  );
    printf("--->>> DDR PHY Data Slice 2 programming completed... <<<---\n");


    printf("--->>> DDR PHY Data Slice 3 programming in progress.. <<<---\n");
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_768__SFR_OFFS,	DDRSS_PHY_768_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_769__SFR_OFFS,	DDRSS_PHY_769_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_770__SFR_OFFS,	DDRSS_PHY_770_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_771__SFR_OFFS,	DDRSS_PHY_771_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_772__SFR_OFFS,	DDRSS_PHY_772_DATA  );
    
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_774__SFR_OFFS,	DDRSS_PHY_774_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_775__SFR_OFFS,	DDRSS_PHY_775_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_776__SFR_OFFS,	DDRSS_PHY_776_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_777__SFR_OFFS,	DDRSS_PHY_777_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_778__SFR_OFFS,	DDRSS_PHY_778_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_779__SFR_OFFS,	DDRSS_PHY_779_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_780__SFR_OFFS,	DDRSS_PHY_780_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_781__SFR_OFFS,	DDRSS_PHY_781_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_782__SFR_OFFS,	DDRSS_PHY_782_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_783__SFR_OFFS,	DDRSS_PHY_783_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_784__SFR_OFFS,	DDRSS_PHY_784_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_785__SFR_OFFS,	DDRSS_PHY_785_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_786__SFR_OFFS,	DDRSS_PHY_786_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_787__SFR_OFFS,	DDRSS_PHY_787_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_788__SFR_OFFS,	DDRSS_PHY_788_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_789__SFR_OFFS,	DDRSS_PHY_789_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_790__SFR_OFFS,	DDRSS_PHY_790_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_791__SFR_OFFS,	DDRSS_PHY_791_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_792__SFR_OFFS,	DDRSS_PHY_792_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_793__SFR_OFFS,	DDRSS_PHY_793_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_794__SFR_OFFS,	DDRSS_PHY_794_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_795__SFR_OFFS,	DDRSS_PHY_795_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_796__SFR_OFFS,	DDRSS_PHY_796_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_797__SFR_OFFS,	DDRSS_PHY_797_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_798__SFR_OFFS,	DDRSS_PHY_798_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_799__SFR_OFFS,	DDRSS_PHY_799_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_800__SFR_OFFS,	DDRSS_PHY_800_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_801__SFR_OFFS,	DDRSS_PHY_801_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_802__SFR_OFFS,	DDRSS_PHY_802_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_803__SFR_OFFS,	DDRSS_PHY_803_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_804__SFR_OFFS,	DDRSS_PHY_804_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_805__SFR_OFFS,	DDRSS_PHY_805_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_806__SFR_OFFS,	DDRSS_PHY_806_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_807__SFR_OFFS,	DDRSS_PHY_807_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_808__SFR_OFFS,	DDRSS_PHY_808_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_809__SFR_OFFS,	DDRSS_PHY_809_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_810__SFR_OFFS,	DDRSS_PHY_810_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_811__SFR_OFFS,	DDRSS_PHY_811_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_812__SFR_OFFS,	DDRSS_PHY_812_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_813__SFR_OFFS,	DDRSS_PHY_813_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_814__SFR_OFFS,	DDRSS_PHY_814_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_815__SFR_OFFS,	DDRSS_PHY_815_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_816__SFR_OFFS,	DDRSS_PHY_816_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_817__SFR_OFFS,	DDRSS_PHY_817_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_818__SFR_OFFS,	DDRSS_PHY_818_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_819__SFR_OFFS,	DDRSS_PHY_819_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_820__SFR_OFFS,	DDRSS_PHY_820_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_821__SFR_OFFS,	DDRSS_PHY_821_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_822__SFR_OFFS,	DDRSS_PHY_822_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_823__SFR_OFFS,	DDRSS_PHY_823_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_824__SFR_OFFS,	DDRSS_PHY_824_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_825__SFR_OFFS,	DDRSS_PHY_825_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_826__SFR_OFFS,	DDRSS_PHY_826_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_827__SFR_OFFS,	DDRSS_PHY_827_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_828__SFR_OFFS,	DDRSS_PHY_828_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_829__SFR_OFFS,	DDRSS_PHY_829_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_830__SFR_OFFS,	DDRSS_PHY_830_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_831__SFR_OFFS,	DDRSS_PHY_831_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_832__SFR_OFFS,	DDRSS_PHY_832_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_833__SFR_OFFS,	DDRSS_PHY_833_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_834__SFR_OFFS,	DDRSS_PHY_834_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_835__SFR_OFFS,	DDRSS_PHY_835_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_836__SFR_OFFS,	DDRSS_PHY_836_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_837__SFR_OFFS,	DDRSS_PHY_837_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_838__SFR_OFFS,	DDRSS_PHY_838_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_839__SFR_OFFS,	DDRSS_PHY_839_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_840__SFR_OFFS,	DDRSS_PHY_840_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_841__SFR_OFFS,	DDRSS_PHY_841_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_842__SFR_OFFS,	DDRSS_PHY_842_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_843__SFR_OFFS,	DDRSS_PHY_843_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_844__SFR_OFFS,	DDRSS_PHY_844_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_845__SFR_OFFS,	DDRSS_PHY_845_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_846__SFR_OFFS,	DDRSS_PHY_846_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_847__SFR_OFFS,	DDRSS_PHY_847_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_848__SFR_OFFS,	DDRSS_PHY_848_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_849__SFR_OFFS,	DDRSS_PHY_849_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_850__SFR_OFFS,	DDRSS_PHY_850_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_851__SFR_OFFS,	DDRSS_PHY_851_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_852__SFR_OFFS,	DDRSS_PHY_852_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_853__SFR_OFFS,	DDRSS_PHY_853_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_854__SFR_OFFS,	DDRSS_PHY_854_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_855__SFR_OFFS,	DDRSS_PHY_855_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_856__SFR_OFFS,	DDRSS_PHY_856_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_857__SFR_OFFS,	DDRSS_PHY_857_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_858__SFR_OFFS,	DDRSS_PHY_858_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_859__SFR_OFFS,	DDRSS_PHY_859_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_860__SFR_OFFS,	DDRSS_PHY_860_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_861__SFR_OFFS,	DDRSS_PHY_861_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_862__SFR_OFFS,	DDRSS_PHY_862_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_863__SFR_OFFS,	DDRSS_PHY_863_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_864__SFR_OFFS,	DDRSS_PHY_864_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_865__SFR_OFFS,	DDRSS_PHY_865_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_866__SFR_OFFS,	DDRSS_PHY_866_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_867__SFR_OFFS,	DDRSS_PHY_867_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_868__SFR_OFFS,	DDRSS_PHY_868_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_869__SFR_OFFS,	DDRSS_PHY_869_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_870__SFR_OFFS,	DDRSS_PHY_870_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_871__SFR_OFFS,	DDRSS_PHY_871_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_872__SFR_OFFS,	DDRSS_PHY_872_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_873__SFR_OFFS,	DDRSS_PHY_873_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_874__SFR_OFFS,	DDRSS_PHY_874_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_875__SFR_OFFS,	DDRSS_PHY_875_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_876__SFR_OFFS,	DDRSS_PHY_876_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_877__SFR_OFFS,	DDRSS_PHY_877_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_878__SFR_OFFS,	DDRSS_PHY_878_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_879__SFR_OFFS,	DDRSS_PHY_879_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_880__SFR_OFFS,	DDRSS_PHY_880_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_881__SFR_OFFS,	DDRSS_PHY_881_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_882__SFR_OFFS,	DDRSS_PHY_882_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_883__SFR_OFFS,	DDRSS_PHY_883_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_884__SFR_OFFS,	DDRSS_PHY_884_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_885__SFR_OFFS,	DDRSS_PHY_885_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_886__SFR_OFFS,	DDRSS_PHY_886_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_887__SFR_OFFS,	DDRSS_PHY_887_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_888__SFR_OFFS,	DDRSS_PHY_888_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_889__SFR_OFFS,	DDRSS_PHY_889_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_890__SFR_OFFS,	DDRSS_PHY_890_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_891__SFR_OFFS,	DDRSS_PHY_891_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_892__SFR_OFFS,	DDRSS_PHY_892_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_893__SFR_OFFS,	DDRSS_PHY_893_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_894__SFR_OFFS,	DDRSS_PHY_894_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_895__SFR_OFFS,	DDRSS_PHY_895_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_896__SFR_OFFS,	DDRSS_PHY_896_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_897__SFR_OFFS,	DDRSS_PHY_897_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_898__SFR_OFFS,	DDRSS_PHY_898_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_899__SFR_OFFS,	DDRSS_PHY_899_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_900__SFR_OFFS,	DDRSS_PHY_900_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_901__SFR_OFFS,	DDRSS_PHY_901_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_902__SFR_OFFS,	DDRSS_PHY_902_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_903__SFR_OFFS,	DDRSS_PHY_903_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Data_Slice_3_REGISTER_BLOCK__OFFS + DDRSS_PHY_904__SFR_OFFS,	DDRSS_PHY_904_DATA  );
    printf("--->>> DDR PHY Data Slice 3 programming completed... <<<---\n");


    printf("--->>> DDR PHY Address Slice 0 programming in progress.. <<<---\n");
     //Program the address slice 0                                                                                                                                       );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1024__SFR_OFFS,	DDRSS_PHY_1024_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1025__SFR_OFFS,	DDRSS_PHY_1025_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1026__SFR_OFFS,	DDRSS_PHY_1026_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1027__SFR_OFFS,	DDRSS_PHY_1027_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1028__SFR_OFFS,	DDRSS_PHY_1028_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1029__SFR_OFFS,	DDRSS_PHY_1029_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1030__SFR_OFFS,	DDRSS_PHY_1030_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1031__SFR_OFFS,	DDRSS_PHY_1031_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1032__SFR_OFFS,	DDRSS_PHY_1032_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1033__SFR_OFFS,	DDRSS_PHY_1033_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1034__SFR_OFFS,	DDRSS_PHY_1034_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1035__SFR_OFFS,	DDRSS_PHY_1035_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1036__SFR_OFFS,	DDRSS_PHY_1036_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1037__SFR_OFFS,	DDRSS_PHY_1037_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1038__SFR_OFFS,	DDRSS_PHY_1038_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1039__SFR_OFFS,	DDRSS_PHY_1039_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1040__SFR_OFFS,	DDRSS_PHY_1040_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1041__SFR_OFFS,	DDRSS_PHY_1041_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1042__SFR_OFFS,	DDRSS_PHY_1042_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1043__SFR_OFFS,	DDRSS_PHY_1043_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1044__SFR_OFFS,	DDRSS_PHY_1044_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1045__SFR_OFFS,	DDRSS_PHY_1045_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1046__SFR_OFFS,	DDRSS_PHY_1046_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1047__SFR_OFFS,	DDRSS_PHY_1047_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1048__SFR_OFFS,	DDRSS_PHY_1048_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1049__SFR_OFFS,	DDRSS_PHY_1049_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1050__SFR_OFFS,	DDRSS_PHY_1050_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1051__SFR_OFFS,	DDRSS_PHY_1051_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1052__SFR_OFFS,	DDRSS_PHY_1052_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1053__SFR_OFFS,	DDRSS_PHY_1053_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1054__SFR_OFFS,	DDRSS_PHY_1054_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1055__SFR_OFFS,	DDRSS_PHY_1055_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1056__SFR_OFFS,	DDRSS_PHY_1056_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1057__SFR_OFFS,	DDRSS_PHY_1057_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1058__SFR_OFFS,	DDRSS_PHY_1058_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1059__SFR_OFFS,	DDRSS_PHY_1059_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1060__SFR_OFFS,	DDRSS_PHY_1060_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1061__SFR_OFFS,	DDRSS_PHY_1061_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1062__SFR_OFFS,	DDRSS_PHY_1062_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1063__SFR_OFFS,	DDRSS_PHY_1063_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1064__SFR_OFFS,	DDRSS_PHY_1064_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1065__SFR_OFFS,	DDRSS_PHY_1065_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1066__SFR_OFFS,	DDRSS_PHY_1066_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1067__SFR_OFFS,	DDRSS_PHY_1067_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1068__SFR_OFFS,	DDRSS_PHY_1068_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1069__SFR_OFFS,	DDRSS_PHY_1069_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1070__SFR_OFFS,	DDRSS_PHY_1070_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1071__SFR_OFFS,	DDRSS_PHY_1071_DATA  );
     HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1072__SFR_OFFS,	DDRSS_PHY_1072_DATA  );
     printf("--->>> DDR PHY Address Slice 0 programming completed... <<<---\n");
    printf("--->>> DDR PHY Address Slice 1 programming in progress.. <<<---\n");

    //Program the address slice 1
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1280__SFR_OFFS,	DDRSS_PHY_1280_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1281__SFR_OFFS,	DDRSS_PHY_1281_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1282__SFR_OFFS,	DDRSS_PHY_1282_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1283__SFR_OFFS,	DDRSS_PHY_1283_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1284__SFR_OFFS,	DDRSS_PHY_1284_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1285__SFR_OFFS,	DDRSS_PHY_1285_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1286__SFR_OFFS,	DDRSS_PHY_1286_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1287__SFR_OFFS,	DDRSS_PHY_1287_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1288__SFR_OFFS,	DDRSS_PHY_1288_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1289__SFR_OFFS,	DDRSS_PHY_1289_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1290__SFR_OFFS,	DDRSS_PHY_1290_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1291__SFR_OFFS,	DDRSS_PHY_1291_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1292__SFR_OFFS,	DDRSS_PHY_1292_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1293__SFR_OFFS,	DDRSS_PHY_1293_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1294__SFR_OFFS,	DDRSS_PHY_1294_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1295__SFR_OFFS,	DDRSS_PHY_1295_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1296__SFR_OFFS,	DDRSS_PHY_1296_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1297__SFR_OFFS,	DDRSS_PHY_1297_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1298__SFR_OFFS,	DDRSS_PHY_1298_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1299__SFR_OFFS,	DDRSS_PHY_1299_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1300__SFR_OFFS,	DDRSS_PHY_1300_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1301__SFR_OFFS,	DDRSS_PHY_1301_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1302__SFR_OFFS,	DDRSS_PHY_1302_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1303__SFR_OFFS,	DDRSS_PHY_1303_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1304__SFR_OFFS,	DDRSS_PHY_1304_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1305__SFR_OFFS,	DDRSS_PHY_1305_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1306__SFR_OFFS,	DDRSS_PHY_1306_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1307__SFR_OFFS,	DDRSS_PHY_1307_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1308__SFR_OFFS,	DDRSS_PHY_1308_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1309__SFR_OFFS,	DDRSS_PHY_1309_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1310__SFR_OFFS,	DDRSS_PHY_1310_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1311__SFR_OFFS,	DDRSS_PHY_1311_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1312__SFR_OFFS,	DDRSS_PHY_1312_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1313__SFR_OFFS,	DDRSS_PHY_1313_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1314__SFR_OFFS,	DDRSS_PHY_1314_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1315__SFR_OFFS,	DDRSS_PHY_1315_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1316__SFR_OFFS,	DDRSS_PHY_1316_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1317__SFR_OFFS,	DDRSS_PHY_1317_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1318__SFR_OFFS,	DDRSS_PHY_1318_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1319__SFR_OFFS,	DDRSS_PHY_1319_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1320__SFR_OFFS,	DDRSS_PHY_1320_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1321__SFR_OFFS,	DDRSS_PHY_1321_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1322__SFR_OFFS,	DDRSS_PHY_1322_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1323__SFR_OFFS,	DDRSS_PHY_1323_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1324__SFR_OFFS,	DDRSS_PHY_1324_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1325__SFR_OFFS,	DDRSS_PHY_1325_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1326__SFR_OFFS,	DDRSS_PHY_1326_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1327__SFR_OFFS,	DDRSS_PHY_1327_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_1328__SFR_OFFS,	DDRSS_PHY_1328_DATA  );

    printf("--->>> DDR PHY Address Slice 1 programming completed... <<<---\n");

    printf("--->>> DDR PHY Address slice 2 programming in progress.. <<<---\n");
    //Program the Addres slice 2
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1536__SFR_OFFS,	DDRSS_PHY_1536_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1537__SFR_OFFS,	DDRSS_PHY_1537_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1538__SFR_OFFS,	DDRSS_PHY_1538_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1539__SFR_OFFS,	DDRSS_PHY_1539_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1540__SFR_OFFS,	DDRSS_PHY_1540_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1541__SFR_OFFS,	DDRSS_PHY_1541_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1542__SFR_OFFS,	DDRSS_PHY_1542_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1543__SFR_OFFS,	DDRSS_PHY_1543_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1544__SFR_OFFS,	DDRSS_PHY_1544_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1545__SFR_OFFS,	DDRSS_PHY_1545_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1546__SFR_OFFS,	DDRSS_PHY_1546_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1547__SFR_OFFS,	DDRSS_PHY_1547_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1548__SFR_OFFS,	DDRSS_PHY_1548_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1549__SFR_OFFS,	DDRSS_PHY_1549_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1550__SFR_OFFS,	DDRSS_PHY_1550_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1551__SFR_OFFS,	DDRSS_PHY_1551_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1552__SFR_OFFS,	DDRSS_PHY_1552_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1553__SFR_OFFS,	DDRSS_PHY_1553_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1554__SFR_OFFS,	DDRSS_PHY_1554_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1555__SFR_OFFS,	DDRSS_PHY_1555_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1556__SFR_OFFS,	DDRSS_PHY_1556_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1557__SFR_OFFS,	DDRSS_PHY_1557_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1558__SFR_OFFS,	DDRSS_PHY_1558_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1559__SFR_OFFS,	DDRSS_PHY_1559_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1560__SFR_OFFS,	DDRSS_PHY_1560_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1561__SFR_OFFS,	DDRSS_PHY_1561_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1562__SFR_OFFS,	DDRSS_PHY_1562_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1563__SFR_OFFS,	DDRSS_PHY_1563_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1564__SFR_OFFS,	DDRSS_PHY_1564_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1565__SFR_OFFS,	DDRSS_PHY_1565_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1566__SFR_OFFS,	DDRSS_PHY_1566_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1567__SFR_OFFS,	DDRSS_PHY_1567_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1568__SFR_OFFS,	DDRSS_PHY_1568_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1569__SFR_OFFS,	DDRSS_PHY_1569_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1570__SFR_OFFS,	DDRSS_PHY_1570_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1571__SFR_OFFS,	DDRSS_PHY_1571_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1572__SFR_OFFS,	DDRSS_PHY_1572_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1573__SFR_OFFS,	DDRSS_PHY_1573_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1574__SFR_OFFS,	DDRSS_PHY_1574_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1575__SFR_OFFS,	DDRSS_PHY_1575_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1576__SFR_OFFS,	DDRSS_PHY_1576_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1577__SFR_OFFS,	DDRSS_PHY_1577_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1578__SFR_OFFS,	DDRSS_PHY_1578_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1579__SFR_OFFS,	DDRSS_PHY_1579_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1580__SFR_OFFS,	DDRSS_PHY_1580_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1581__SFR_OFFS,	DDRSS_PHY_1581_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1582__SFR_OFFS,	DDRSS_PHY_1582_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1583__SFR_OFFS,	DDRSS_PHY_1583_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1584__SFR_OFFS,	DDRSS_PHY_1584_DATA  );
    printf("--->>> DDR PHY Address Slice 2 programming completed... <<<---\n");
    printf("--->>> DDR PHY programming in progress.. <<<---\n");

    //Program the PHY
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1792__SFR_OFFS,	DDRSS_PHY_1792_DATA  );
    //HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1793__SFR_OFFS,	DDRSS_PHY_1793_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1794__SFR_OFFS,	DDRSS_PHY_1794_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1795__SFR_OFFS,	DDRSS_PHY_1795_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1796__SFR_OFFS,	DDRSS_PHY_1796_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1797__SFR_OFFS,	DDRSS_PHY_1797_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1798__SFR_OFFS,	DDRSS_PHY_1798_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1799__SFR_OFFS,	DDRSS_PHY_1799_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1800__SFR_OFFS,	DDRSS_PHY_1800_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1801__SFR_OFFS,	DDRSS_PHY_1801_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1802__SFR_OFFS,	DDRSS_PHY_1802_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1803__SFR_OFFS,	DDRSS_PHY_1803_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1804__SFR_OFFS,	DDRSS_PHY_1804_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1805__SFR_OFFS,	DDRSS_PHY_1805_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1806__SFR_OFFS,	DDRSS_PHY_1806_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1807__SFR_OFFS,	DDRSS_PHY_1807_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1808__SFR_OFFS,	DDRSS_PHY_1808_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1809__SFR_OFFS,	DDRSS_PHY_1809_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1810__SFR_OFFS,	DDRSS_PHY_1810_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1811__SFR_OFFS,	DDRSS_PHY_1811_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1812__SFR_OFFS,	DDRSS_PHY_1812_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1813__SFR_OFFS,	DDRSS_PHY_1813_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1814__SFR_OFFS,	DDRSS_PHY_1814_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1815__SFR_OFFS,	DDRSS_PHY_1815_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1816__SFR_OFFS,	DDRSS_PHY_1816_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1817__SFR_OFFS,	DDRSS_PHY_1817_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1818__SFR_OFFS,	DDRSS_PHY_1818_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1819__SFR_OFFS,	DDRSS_PHY_1819_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1820__SFR_OFFS,	DDRSS_PHY_1820_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1821__SFR_OFFS,	DDRSS_PHY_1821_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1822__SFR_OFFS,	DDRSS_PHY_1822_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1823__SFR_OFFS,	DDRSS_PHY_1823_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1824__SFR_OFFS,	DDRSS_PHY_1824_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1825__SFR_OFFS,	DDRSS_PHY_1825_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1826__SFR_OFFS,	DDRSS_PHY_1826_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1827__SFR_OFFS,	DDRSS_PHY_1827_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1828__SFR_OFFS,	DDRSS_PHY_1828_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1829__SFR_OFFS,	DDRSS_PHY_1829_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1830__SFR_OFFS,	DDRSS_PHY_1830_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1831__SFR_OFFS,	DDRSS_PHY_1831_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1832__SFR_OFFS,	DDRSS_PHY_1832_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1833__SFR_OFFS,	DDRSS_PHY_1833_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1834__SFR_OFFS,	DDRSS_PHY_1834_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1835__SFR_OFFS,	DDRSS_PHY_1835_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1836__SFR_OFFS,	DDRSS_PHY_1836_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1837__SFR_OFFS,	DDRSS_PHY_1837_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1838__SFR_OFFS,	DDRSS_PHY_1838_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1839__SFR_OFFS,	DDRSS_PHY_1839_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1840__SFR_OFFS,	DDRSS_PHY_1840_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1841__SFR_OFFS,	DDRSS_PHY_1841_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1842__SFR_OFFS,	DDRSS_PHY_1842_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1843__SFR_OFFS,	DDRSS_PHY_1843_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1844__SFR_OFFS,	DDRSS_PHY_1844_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1845__SFR_OFFS,	DDRSS_PHY_1845_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1846__SFR_OFFS,	DDRSS_PHY_1846_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1847__SFR_OFFS,	DDRSS_PHY_1847_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1848__SFR_OFFS,	DDRSS_PHY_1848_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1849__SFR_OFFS,	DDRSS_PHY_1849_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1850__SFR_OFFS,	DDRSS_PHY_1850_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1851__SFR_OFFS,	DDRSS_PHY_1851_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1852__SFR_OFFS,	DDRSS_PHY_1852_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1853__SFR_OFFS,	DDRSS_PHY_1853_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1854__SFR_OFFS,	DDRSS_PHY_1854_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1855__SFR_OFFS,	DDRSS_PHY_1855_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1856__SFR_OFFS,	DDRSS_PHY_1856_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1857__SFR_OFFS,	DDRSS_PHY_1857_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1858__SFR_OFFS,	DDRSS_PHY_1858_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1859__SFR_OFFS,	DDRSS_PHY_1859_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1860__SFR_OFFS,	DDRSS_PHY_1860_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1861__SFR_OFFS,	DDRSS_PHY_1861_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1862__SFR_OFFS,	DDRSS_PHY_1862_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1863__SFR_OFFS,	DDRSS_PHY_1863_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1864__SFR_OFFS,	DDRSS_PHY_1864_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1865__SFR_OFFS,	DDRSS_PHY_1865_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1866__SFR_OFFS,	DDRSS_PHY_1866_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1867__SFR_OFFS,	DDRSS_PHY_1867_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1868__SFR_OFFS,	DDRSS_PHY_1868_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1869__SFR_OFFS,	DDRSS_PHY_1869_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1870__SFR_OFFS,	DDRSS_PHY_1870_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1871__SFR_OFFS,	DDRSS_PHY_1871_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1872__SFR_OFFS,	DDRSS_PHY_1872_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1873__SFR_OFFS,	DDRSS_PHY_1873_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1874__SFR_OFFS,	DDRSS_PHY_1874_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1875__SFR_OFFS,	DDRSS_PHY_1875_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1876__SFR_OFFS,	DDRSS_PHY_1876_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1877__SFR_OFFS,	DDRSS_PHY_1877_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1878__SFR_OFFS,	DDRSS_PHY_1878_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1879__SFR_OFFS,	DDRSS_PHY_1879_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1880__SFR_OFFS,	DDRSS_PHY_1880_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1881__SFR_OFFS,	DDRSS_PHY_1881_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1882__SFR_OFFS,	DDRSS_PHY_1882_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1883__SFR_OFFS,	DDRSS_PHY_1883_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1884__SFR_OFFS,	DDRSS_PHY_1884_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1885__SFR_OFFS,	DDRSS_PHY_1885_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1886__SFR_OFFS,	DDRSS_PHY_1886_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1887__SFR_OFFS,	DDRSS_PHY_1887_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1888__SFR_OFFS,	DDRSS_PHY_1888_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1889__SFR_OFFS,	DDRSS_PHY_1889_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1890__SFR_OFFS,	DDRSS_PHY_1890_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1891__SFR_OFFS,	DDRSS_PHY_1891_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1892__SFR_OFFS,	DDRSS_PHY_1892_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1893__SFR_OFFS,	DDRSS_PHY_1893_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1894__SFR_OFFS,	DDRSS_PHY_1894_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1895__SFR_OFFS,	DDRSS_PHY_1895_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1896__SFR_OFFS,	DDRSS_PHY_1896_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1897__SFR_OFFS,	DDRSS_PHY_1897_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1898__SFR_OFFS,	DDRSS_PHY_1898_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1899__SFR_OFFS,	DDRSS_PHY_1899_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1900__SFR_OFFS,	DDRSS_PHY_1900_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1901__SFR_OFFS,	DDRSS_PHY_1901_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1902__SFR_OFFS,	DDRSS_PHY_1902_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1903__SFR_OFFS,	DDRSS_PHY_1903_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1904__SFR_OFFS,	DDRSS_PHY_1904_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1905__SFR_OFFS,	DDRSS_PHY_1905_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1906__SFR_OFFS,	DDRSS_PHY_1906_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1907__SFR_OFFS,	DDRSS_PHY_1907_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1908__SFR_OFFS,	DDRSS_PHY_1908_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1909__SFR_OFFS,	DDRSS_PHY_1909_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1910__SFR_OFFS,	DDRSS_PHY_1910_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1911__SFR_OFFS,	DDRSS_PHY_1911_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1912__SFR_OFFS,	DDRSS_PHY_1912_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1913__SFR_OFFS,	DDRSS_PHY_1913_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1914__SFR_OFFS,	DDRSS_PHY_1914_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1915__SFR_OFFS,	DDRSS_PHY_1915_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1916__SFR_OFFS,	DDRSS_PHY_1916_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1917__SFR_OFFS,	DDRSS_PHY_1917_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1918__SFR_OFFS,	DDRSS_PHY_1918_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1919__SFR_OFFS,	DDRSS_PHY_1919_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1920__SFR_OFFS,	DDRSS_PHY_1920_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1921__SFR_OFFS,	DDRSS_PHY_1921_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1922__SFR_OFFS,	DDRSS_PHY_1922_DATA  );
    HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1923__SFR_OFFS,	DDRSS_PHY_1923_DATA  );
    // PHY FREQ SEL INDEX points to FSP1 only (not multicast)
    //HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1793__SFR_OFFS, 0x00010000  );

    printf("--->>> DDR PHY programming completed... <<<---\n");
}

init_start() {
    uint32_t temp;

    //trigger the start bit (from PI)
    if(DDR_MODE == DDR4)
        HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_0__SFR_OFFS,   0x00000A01);
    else if(DDR_MODE == LPDDR4)
        HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_0__SFR_OFFS,   0x00000B01);

    us_delay(500);

    printf("--->>> DDR PI initialization started... <<<---\n");

    //trigger the start bit (from CTL)
    if(DDR_MODE == DDR4)
        HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_0__SFR_OFFS,   0x00000A01  );
    else if(DDR_MODE == LPDDR4)
        HW_WR_REG32(DDRSS_CTL_BASE + DDRSS_CTL_0__SFR_OFFS,   0x00000B01  );

    printf("--->>> DDR CTL initialization started... <<<---\n");

    us_delay(1000);


}


wait_init_done() {
    //Polling PI DONE bit after freq change handshake, DV doesnt poll CTL done
    while(((HW_RD_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_87__SFR_OFFS)) & 0x1) != 0x1); //PI INT STATUS

    print_pi_int_status_bits();

    //Polling CTL DONE bit - DV doesnt poll CTL done
    while((HW_RD_REG32(DDRSS_CTL_BASE + DDRSS_CTL_350__SFR_OFFS)&0x02000000)!= 0x02000000); //CTL_350[25] = int status init[1] = 1 - The MC initialization has been completed.

    printf("--->>> DDR Initialization completed... <<<---\n");
}

print_pi_int_status_bits(){
     unsigned int reg_value;

     reg_value = HW_RD_REG32(DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_87__SFR_OFFS);
	 GEL_TextOut("pi_int_status = %x...\n",,,,,reg_value);

	// #define CLR_BITS(input,mask,shift) 		(input & ~(mask<<shift))
	// #define SET_BITS(input,mask,shift) 		(input | (mask<<shift))
	// #define PUT_BITS(input,val,mask,shift)	((input & ~(mask<<shift)) | (val<<shift))

	if((reg_value & SET_BITS(0,1,0)))
		GEL_TextOut(" - PI_INIT_DONE_BIT set: The power-on initialization training in PI has been completed.\n");
	if((reg_value & SET_BITS(0,1,1)))
		GEL_TextOut(" - PI_CA_PARITY_ERR_BIT set: A parity error has been detected on the address/control bus          \n");
	if((reg_value & SET_BITS(0,1,2)))
		GEL_TextOut(" - PI_RDLVL_ERROR_BIT set: A read leveling error has occurred. Error information can be found in the pi_rdlvl_error_status parameter.\n");
	if((reg_value & SET_BITS(0,1,3)))
		GEL_TextOut(" - PI_RDLVL_GATE_ERROR_BIT set: A read leveling gate training error has occurred. Error information can be found in the pi_rdlvl_error_status parameter\n");
	if((reg_value & SET_BITS(0,1,4)))
		GEL_TextOut(" - PI_WRLVL_ERROR_BIT set: A write leveling error has occurred. Error information can be found in the pi_wrlvl_error_status parameter.\n");
	if((reg_value & SET_BITS(0,1,5)))
		GEL_TextOut(" - PI_CALVL_ERROR_BIT set: A CA training error has occurred. Error information can be found in the pi_calvl_error_status parameter\n");
	if((reg_value & SET_BITS(0,1,6)))
		GEL_TextOut(" - PI_WDQLVL_ERROR_BIT set: A write DQ training error has occurred. Error information can be found in the pi_wdqlvl_error_status parameter.\n");
	if((reg_value & SET_BITS(0,1,7)))
		GEL_TextOut(" - PI_UPDATE_ERROR_BIT set: A DFI update error has occurred. Error information can be found in the pi_update_error_status parameter.\n");
	if((reg_value & SET_BITS(0,1,8)))
		GEL_TextOut(" - PI_RDLVL_REQ_BIT set: A read leveling operation has been requested.\n");
	if((reg_value & SET_BITS(0,1,9)))
		GEL_TextOut(" - PI_RDLVL_GATE_REQ_BIT set: A read leveling gate training operation has been requested.\n");
	if((reg_value & SET_BITS(0,1,10)))
		GEL_TextOut(" - PI_WRLVL_REQ_BIT set: A write leveling operation has been requested.\n");
	if((reg_value & SET_BITS(0,1,11)))
		GEL_TextOut(" - PI_CALVL_REQ_BIT set: A CA training operation has been requested.\n");
	if((reg_value & SET_BITS(0,1,12)))
		GEL_TextOut(" - PI_WDQLVL_REQ_BIT set: A write DQ training operation has been requested\n");
	if((reg_value & SET_BITS(0,1,13)))
		GEL_TextOut(" - PI_LVL_DONE_BIT set: The leveling operation has completed.\n");
	if((reg_value & SET_BITS(0,1,14)))
		GEL_TextOut(" - PI_BIST_DONE_BIT set: The BIST operation has completed.\n");
	if((reg_value & SET_BITS(0,1,15)))
		GEL_TextOut(" - PI_TDFI_INIT_TIME_OUT_BIT set: The tDFI init complete timed out.\n");
	if((reg_value & SET_BITS(0,1,16)))
		GEL_TextOut(" - PI_DLL_LOCK_STATE_CHANGE_BIT set: A state change has been detected on the dfi_init_complete signal after initialization.\n");
	if((reg_value & SET_BITS(0,1,17)))
		GEL_TextOut(" - PI_MEM_RST_VALID_BIT set: The memory reset is valid on the DFI bus.\n");
	if((reg_value & SET_BITS(0,1,18)))
		GEL_TextOut(" - PI_ZQ_STATUS_BIT set: The ZQ calibration operation has resulted in a status bit being set.\n");
	if((reg_value & SET_BITS(0,1,19)))
		GEL_TextOut(" - PI_PERIPHERAL_MRR_DONE_BIT set: The requested mode register read has completed. The chip and data can be read in the pi_peripheral_mrr_data parameter.\n");
	if((reg_value & SET_BITS(0,1,20)))
		GEL_TextOut(" - PI_WRITE_MODEREG_DONE_BIT set: The register interface-initiated mode register write has completed and another mode register write may be issued.\n");
	if((reg_value & SET_BITS(0,1,21)))
		GEL_TextOut(" - PI_FREQ_CHANGE_DONE_BIT set: The frequency change hardware has completed all operations.\n");
	if((reg_value & SET_BITS(0,1,22)))
		GEL_TextOut(" - PI_RDLVL_GATE_DONE_BIT set: A read leveling gate training operation has been completed.\n");
	if((reg_value & SET_BITS(0,1,23)))
		GEL_TextOut(" - PI_RDLVL_DONE_BIT set: A read leveling operation has been completed.\n");
	if((reg_value & SET_BITS(0,1,24)))
		GEL_TextOut(" - PI_WRLVL_DONE_BIT set: A write leveling operation has been completed.\n");
	if((reg_value & SET_BITS(0,1,25)))
		GEL_TextOut(" - PI_CALVL_DONE_BIT set: A CA training operation has been completed.\n");
	if((reg_value & SET_BITS(0,1,26)))
		GEL_TextOut(" - PI_WDQLVL_DONE_BIT set: A write DQ training operation has been completed.\n");
	if((reg_value & SET_BITS(0,1,27)))
		GEL_TextOut(" - PI_VREF_DONE_BIT set: A VREF setting operation has been completed.\n");
	if((reg_value & SET_BITS(0,1,28)))
		GEL_TextOut(" - ANY_VALID_BIT set: Any of the lower order bits has been set.\n");
	if((reg_value & SET_BITS(0,7,29)))
		GEL_TextOut(" - Not documented bit set.\n");

	reg_value = HW_RD_REG32(DDRSS_CTL_BASE + DDRSS_CTL_342__SFR_OFFS); //CTL_342[25] = int status init[1] = 1 - The MC initialization has been completed.
	 GEL_TextOut("ctl_int_status = %x...\n",,,,,reg_value);
	if(reg_value & 0x02000000 == 0x02000000)
        GEL_TextOut(" -  CTL DONE bit set.\n");
		//TODO parse CTL_342
		//INT STATUS INIT 31:24
		//INT STATUS FREQ 23:16
		//INT STATUS DFI 7:0
}


enter_lp_mode(unsigned int lp_mode) {
    unsigned int *lp_mmr = (unsigned int *) (DDRSS_CTL_BASE + DDRSS_CTL_345__SFR_OFFS); //Clear interrupt bit
    unsigned int *lp_enable_mmr = (unsigned int *) (DDRSS_CTL_BASE + DDRSS_CTL_165__SFR_OFFS);

    CDNC_translate_lp_state(CDNC_get_lp_state());
    GEL_TextOut("Manually entering selected low power mode!\n");

    if(lp_mode!=CDNC_LPMODE_CMD_EXIT) { //Enable feature to allow PHY lp modes
        *lp_enable_mmr |= 0xF00;
    }

    *lp_mmr = 0x10000;
    CDNC_set_lp_mode(lp_mode);
    //GEL_TextOut("LP state is %x \n",,,,,CDNC_get_lp_state());
    CDNC_translate_lp_state(CDNC_get_lp_state());

    if(lp_mode==CDNC_LPMODE_CMD_EXIT ) { //Disable lpi stuff to save latency
        *lp_enable_mmr &= ~(0xF00);
    }
    GEL_TextOut("Low power mode transition finished!\n");
}

set_lp_mode(unsigned int lp_mode) {

    //unsigned int *lp_mmr = (unsigned int *) (DDRSS_CTL_BASE + DDRSS_CTL_345__SFR_OFFS); //Clear interrupt bit
    //*lp_mmr = 0x10000;

    unsigned int *lp_mmr = (unsigned int *) (DDRSS_CTL_BASE + DDRSS_CTL_158__SFR_OFFS);

    //GEL_TextOut("Checking valid bit...\n");
    //while (CDNC_get_lp_state_valid_bit() == 0);
    //GEL_TextOut("Valid bit is 1.\n");

    *lp_mmr = (lp_mode<<8);

    //GEL_TextOut("LP mode set to %x \n",,,,,lp_mode);
    //CDNC_wait_lp_change_done();
    //GEL_TextOut("LP transition done!\n");


}

get_lp_state() {

    unsigned int *lp_state_mmr = (unsigned int *) (DDRSS_CTL_BASE + DDRSS_CTL_167__SFR_OFFS);
    unsigned int lp_state = 0;
    //Check bit 6 for 1 to be valid
    lp_state = *lp_state_mmr;
    //GEL_TextOut("Raw LP state before polling valid bit %x \n",,,,,lp_state);
    lp_state &= (0x1<<6+8);
    //GEL_TextOut("LP valid only is %x \n",,,,,lp_state);
    while(lp_state==0) {
        lp_state = *lp_state_mmr;
        lp_state &= (0x1<<6+8);
    }

    lp_state = *lp_state_mmr;
    lp_state &= (0x7F << 8);
    lp_state = (lp_state >>8);
    //Remove valid bit and restircit range to valid state values
    lp_state &= (0xF);
    //GEL_TextOut("LP state is %x \n",,,,,lp_state);

    return lp_state;
}


translate_lp_state(unsigned int lp_state) {

    if(lp_state == 0) {
        GEL_TextOut("Low power state of DDR is: Idle\n");
    }
    if(lp_state == 0x1) {
        GEL_TextOut("Low power state of DDR is: Active Power-Down\n");
    }
    if(lp_state == 0x2) {
        GEL_TextOut("Low power state of DDR is: Active Power-Down with Memory Clock Gating\n");
    }
    if(lp_state == 0x3) {
        GEL_TextOut("Low power state of DDR is: Pre-Charge Power-Down\n");
    }
    if(lp_state == 0x4) {
        GEL_TextOut("Low power state of DDR is: Pre-Charge Power-Down with Memory Clock Gating\n");
    }
    if(lp_state == 0x5) {
        GEL_TextOut("Low power state of DDR is: Self Refresh Short\n");
    }
    if(lp_state == 0x6) {
        GEL_TextOut("Low power state of DDR is: Self Refresh Short with Memory Clock Gating\n");
    }
    if(lp_state == 0x8) {
        GEL_TextOut("Low power state of DDR is: Self Refresh Long\n");
    }
    if(lp_state == 0x9) {
        GEL_TextOut("Low power state of DDR is: Self Refresh Long with Memory Clock Gating\n");
    }
    if(lp_state == 0xA) {
        GEL_TextOut("Low power state of DDR is: Self Refresh Long with Memory and Controller Clock Gating\n");
    }
    if(lp_state == 0xB) {
        GEL_TextOut("Low power state of DDR is: Self Refresh Power-Down Short\n");
    }
    if(lp_state == 0xC) {
        GEL_TextOut("Low power state of DDR is: Self Refresh Power-Down Short with Memory Clock Gating\n");
    }
    if(lp_state == 0xD) {
        GEL_TextOut("Low power state of DDR is: Self Refresh Power-Down Long\n");
    }
    if(lp_state == 0xE) {
        GEL_TextOut("Low power state of DDR is: Self Refresh Power-Down Long with Memory Clock Gating\n");
    }
    if(lp_state == 0xF) {
        GEL_TextOut("Low power state of DDR is: Self Refresh Power-Down Long with Memory and Controller Clock Gating\n");
    }
}

change_auto_entry_lp(int enable) {
    unsigned int *lp_mmr = (unsigned int *) (DDRSS_CTL_BASE + DDRSS_CTL_167__SFR_OFFS);
    unsigned int orig = *lp_mmr;
    if(enable == 1) {
        orig |= (0xF <<16);
    } else {
        orig &= ~(0xF <<16);
    }
    *lp_mmr = orig;
}

change_auto_exit_lp(int enable) {
    unsigned int *lp_mmr = (unsigned int *) (DDRSS_CTL_BASE + DDRSS_CTL_167__SFR_OFFS);
    unsigned int orig = *lp_mmr;
    if(enable == 1) {
        orig |= (0xF <<24);
    } else {
        orig &= ~(0xF <<24);
    }
    *lp_mmr = orig;
}

set_auto_sr_long_mc_gate_timer(unsigned int value) {
    unsigned int *lp_mmr = (unsigned int *) (DDRSS_CTL_BASE + DDRSS_CTL_169__SFR_OFFS);
    unsigned int newval = value&0xFF;
    *lp_mmr |= (newval<<24);

}

set_auto_sr_long_timer(unsigned int value) {
    unsigned int *lp_mmr = (unsigned int *) (DDRSS_CTL_BASE + DDRSS_CTL_169__SFR_OFFS);
    unsigned int newval = value&0xFF;
    *lp_mmr |= (newval<<16);

}

set_auto_sr_short_timer(unsigned int value) {
    unsigned int *lp_mmr = (unsigned int *) (DDRSS_CTL_BASE + DDRSS_CTL_169__SFR_OFFS);
    unsigned int newval = value&0xFFF;
    *lp_mmr |= (newval<<0);

}
clear_all_auto_sr_timers() {
    unsigned int *lp_mmr = (unsigned int *) (DDRSS_CTL_BASE + DDRSS_CTL_169__SFR_OFFS);
    *lp_mmr = (0);

}


/*
wait_lp_change_done() {
    unsigned int *lp_int_status = (unsigned int *) (DDRSS_CTL_BASE + DDRSS_CTL_337__SFR_OFFS);
    unsigned int lp_interrupt = *lp_int_status;
    //GEL_TextOut("Interrupt register is %x \n",,,,,lp_interrupt);
    i=0;
    while (lp_interrupt != 0x10000) {
        lp_interrupt = *lp_int_status;
        i++;
    }
    lp_int_status = (unsigned int *) (DDRSS_CTL_BASE + DDRSS_CTL_345__SFR_OFFS); //Clear interrupt bit
    *lp_int_status = lp_interrupt;
    //GEL_TextOut("Polling took %d loops \n",,,,,i);

}

get_lp_state_valid_bit() {
    unsigned int *lp_state_mmr = (unsigned int *) (DDRSS_CTL_BASE + DDRSS_CTL_167__SFR_OFFS);
    unsigned int lp_state = 0;
    //Check bit 6 for 1 to be valid
    lp_state = *lp_state_mmr;

    lp_state = lp_state & (0x1<<14);
    lp_state = (lp_state >>14);
    //GEL_TextOut("LP valid bit equals %x \n",,,,,lp_state);
    return lp_state;
}
*/
