{
  "module_name": "pinctrl-ns2-mux.c",
  "hash_id": "d2b0d466faca186b1f2bb2dc7a9dc7bd6a5f05c7bcac2f087e5fd33743495ef8",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/bcm/pinctrl-ns2-mux.c",
  "human_readable_source": "\n \n\n#include <linux/err.h>\n#include <linux/io.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/seq_file.h>\n#include <linux/slab.h>\n\n#include <linux/pinctrl/pinconf-generic.h>\n#include <linux/pinctrl/pinconf.h>\n#include <linux/pinctrl/pinctrl.h>\n#include <linux/pinctrl/pinmux.h>\n\n#include \"../core.h\"\n#include \"../pinctrl-utils.h\"\n\n#define NS2_NUM_IOMUX\t\t\t19\n#define NS2_NUM_PWM_MUX\t\t\t4\n\n#define NS2_PIN_MUX_BASE0\t\t0x00\n#define NS2_PIN_MUX_BASE1\t\t0x01\n#define NS2_PIN_CONF_BASE\t\t0x02\n#define NS2_MUX_PAD_FUNC1_OFFSET\t0x04\n\n#define NS2_PIN_SRC_MASK\t\t0x01\n#define NS2_PIN_PULL_MASK\t\t0x03\n#define NS2_PIN_DRIVE_STRENGTH_MASK\t0x07\n\n#define NS2_PIN_PULL_UP\t\t\t0x01\n#define NS2_PIN_PULL_DOWN\t\t0x02\n\n#define NS2_PIN_INPUT_EN_MASK\t\t0x01\n\n \nstruct ns2_mux {\n\tunsigned int base;\n\tunsigned int offset;\n\tunsigned int shift;\n\tunsigned int mask;\n\tunsigned int alt;\n};\n\n \nstruct ns2_mux_log {\n\tstruct ns2_mux mux;\n\tbool is_configured;\n};\n\n \nstruct ns2_pin_group {\n\tconst char *name;\n\tconst unsigned int *pins;\n\tconst unsigned int num_pins;\n\tconst struct ns2_mux mux;\n};\n\n \nstruct ns2_pin_function {\n\tconst char *name;\n\tconst char * const *groups;\n\tconst unsigned int num_groups;\n};\n\n \nstruct ns2_pinctrl {\n\tstruct pinctrl_dev *pctl;\n\tstruct device *dev;\n\tvoid __iomem *base0;\n\tvoid __iomem *base1;\n\tvoid __iomem *pinconf_base;\n\n\tconst struct ns2_pin_group *groups;\n\tunsigned int num_groups;\n\n\tconst struct ns2_pin_function *functions;\n\tunsigned int num_functions;\n\n\tstruct ns2_mux_log *mux_log;\n\n\tspinlock_t lock;\n};\n\n \nstruct ns2_pinconf {\n\tunsigned int base;\n\tunsigned int offset;\n\tunsigned int src_shift;\n\tunsigned int input_en;\n\tunsigned int pull_shift;\n\tunsigned int drive_shift;\n};\n\n \nstruct ns2_pin {\n\tunsigned int pin;\n\tchar *name;\n\tstruct ns2_pinconf pin_conf;\n};\n\n#define NS2_PIN_DESC(p, n, b, o, s, i, pu, d)\t\\\n{\t\t\t\t\t\t\\\n\t.pin = p,\t\t\t\t\\\n\t.name = n,\t\t\t\t\\\n\t.pin_conf = {\t\t\t\t\\\n\t\t.base = b,\t\t\t\\\n\t\t.offset = o,\t\t\t\\\n\t\t.src_shift = s,\t\t\t\\\n\t\t.input_en = i,\t\t\t\\\n\t\t.pull_shift = pu,\t\t\\\n\t\t.drive_shift = d,\t\t\\\n\t}\t\t\t\t\t\\\n}\n\n \nstatic struct ns2_pin ns2_pins[] = {\n\tNS2_PIN_DESC(0, \"mfio_0\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(1, \"mfio_1\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(2, \"mfio_2\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(3, \"mfio_3\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(4, \"mfio_4\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(5, \"mfio_5\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(6, \"mfio_6\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(7, \"mfio_7\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(8, \"mfio_8\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(9, \"mfio_9\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(10, \"mfio_10\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(11, \"mfio_11\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(12, \"mfio_12\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(13, \"mfio_13\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(14, \"mfio_14\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(15, \"mfio_15\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(16, \"mfio_16\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(17, \"mfio_17\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(18, \"mfio_18\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(19, \"mfio_19\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(20, \"mfio_20\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(21, \"mfio_21\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(22, \"mfio_22\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(23, \"mfio_23\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(24, \"mfio_24\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(25, \"mfio_25\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(26, \"mfio_26\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(27, \"mfio_27\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(28, \"mfio_28\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(29, \"mfio_29\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(30, \"mfio_30\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(31, \"mfio_31\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(32, \"mfio_32\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(33, \"mfio_33\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(34, \"mfio_34\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(35, \"mfio_35\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(36, \"mfio_36\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(37, \"mfio_37\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(38, \"mfio_38\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(39, \"mfio_39\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(40, \"mfio_40\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(41, \"mfio_41\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(42, \"mfio_42\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(43, \"mfio_43\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(44, \"mfio_44\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(45, \"mfio_45\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(46, \"mfio_46\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(47, \"mfio_47\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(48, \"mfio_48\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(49, \"mfio_49\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(50, \"mfio_50\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(51, \"mfio_51\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(52, \"mfio_52\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(53, \"mfio_53\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(54, \"mfio_54\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(55, \"mfio_55\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(56, \"mfio_56\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(57, \"mfio_57\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(58, \"mfio_58\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(59, \"mfio_59\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(60, \"mfio_60\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(61, \"mfio_61\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(62, \"mfio_62\", -1, 0, 0, 0, 0, 0),\n\tNS2_PIN_DESC(63, \"qspi_wp\", 2, 0x0, 31, 30, 27, 24),\n\tNS2_PIN_DESC(64, \"qspi_hold\", 2, 0x0, 23, 22, 19, 16),\n\tNS2_PIN_DESC(65, \"qspi_cs\", 2, 0x0, 15, 14, 11, 8),\n\tNS2_PIN_DESC(66, \"qspi_sck\", 2, 0x0, 7, 6, 3, 0),\n\tNS2_PIN_DESC(67, \"uart3_sin\", 2, 0x04, 31, 30, 27, 24),\n\tNS2_PIN_DESC(68, \"uart3_sout\", 2, 0x04, 23, 22, 19, 16),\n\tNS2_PIN_DESC(69, \"qspi_mosi\", 2, 0x04, 15, 14, 11, 8),\n\tNS2_PIN_DESC(70, \"qspi_miso\", 2, 0x04, 7, 6, 3, 0),\n\tNS2_PIN_DESC(71, \"spi0_fss\", 2, 0x08, 31, 30, 27, 24),\n\tNS2_PIN_DESC(72, \"spi0_rxd\", 2, 0x08, 23, 22, 19, 16),\n\tNS2_PIN_DESC(73, \"spi0_txd\", 2, 0x08, 15, 14, 11, 8),\n\tNS2_PIN_DESC(74, \"spi0_sck\", 2, 0x08, 7, 6, 3, 0),\n\tNS2_PIN_DESC(75, \"spi1_fss\", 2, 0x0c, 31, 30, 27, 24),\n\tNS2_PIN_DESC(76, \"spi1_rxd\", 2, 0x0c, 23, 22, 19, 16),\n\tNS2_PIN_DESC(77, \"spi1_txd\", 2, 0x0c, 15, 14, 11, 8),\n\tNS2_PIN_DESC(78, \"spi1_sck\", 2, 0x0c, 7, 6, 3, 0),\n\tNS2_PIN_DESC(79, \"sdio0_data7\", 2, 0x10, 31, 30, 27, 24),\n\tNS2_PIN_DESC(80, \"sdio0_emmc_rst\", 2, 0x10, 23, 22, 19, 16),\n\tNS2_PIN_DESC(81, \"sdio0_led_on\", 2, 0x10, 15, 14, 11, 8),\n\tNS2_PIN_DESC(82, \"sdio0_wp\", 2, 0x10, 7, 6, 3, 0),\n\tNS2_PIN_DESC(83, \"sdio0_data3\", 2, 0x14, 31, 30, 27, 24),\n\tNS2_PIN_DESC(84, \"sdio0_data4\", 2, 0x14, 23, 22, 19, 16),\n\tNS2_PIN_DESC(85, \"sdio0_data5\", 2, 0x14, 15, 14, 11, 8),\n\tNS2_PIN_DESC(86, \"sdio0_data6\", 2, 0x14, 7, 6, 3, 0),\n\tNS2_PIN_DESC(87, \"sdio0_cmd\", 2, 0x18, 31, 30, 27, 24),\n\tNS2_PIN_DESC(88, \"sdio0_data0\", 2, 0x18, 23, 22, 19, 16),\n\tNS2_PIN_DESC(89, \"sdio0_data1\", 2, 0x18, 15, 14, 11, 8),\n\tNS2_PIN_DESC(90, \"sdio0_data2\", 2, 0x18, 7, 6, 3, 0),\n\tNS2_PIN_DESC(91, \"sdio1_led_on\", 2, 0x1c, 31, 30, 27, 24),\n\tNS2_PIN_DESC(92, \"sdio1_wp\", 2, 0x1c, 23, 22, 19, 16),\n\tNS2_PIN_DESC(93, \"sdio0_cd_l\", 2, 0x1c, 15, 14, 11, 8),\n\tNS2_PIN_DESC(94, \"sdio0_clk\", 2, 0x1c, 7, 6, 3, 0),\n\tNS2_PIN_DESC(95, \"sdio1_data5\", 2, 0x20, 31, 30, 27, 24),\n\tNS2_PIN_DESC(96, \"sdio1_data6\", 2, 0x20, 23, 22, 19, 16),\n\tNS2_PIN_DESC(97, \"sdio1_data7\", 2, 0x20, 15, 14, 11, 8),\n\tNS2_PIN_DESC(98, \"sdio1_emmc_rst\", 2, 0x20, 7, 6, 3, 0),\n\tNS2_PIN_DESC(99, \"sdio1_data1\", 2, 0x24, 31, 30, 27, 24),\n\tNS2_PIN_DESC(100, \"sdio1_data2\", 2, 0x24, 23, 22, 19, 16),\n\tNS2_PIN_DESC(101, \"sdio1_data3\", 2, 0x24, 15, 14, 11, 8),\n\tNS2_PIN_DESC(102, \"sdio1_data4\", 2, 0x24, 7, 6, 3, 0),\n\tNS2_PIN_DESC(103, \"sdio1_cd_l\", 2, 0x28, 31, 30, 27, 24),\n\tNS2_PIN_DESC(104, \"sdio1_clk\", 2, 0x28, 23, 22, 19, 16),\n\tNS2_PIN_DESC(105, \"sdio1_cmd\", 2, 0x28, 15, 14, 11, 8),\n\tNS2_PIN_DESC(106, \"sdio1_data0\", 2, 0x28, 7, 6, 3, 0),\n\tNS2_PIN_DESC(107, \"ext_mdio_0\", 2, 0x2c, 15, 14, 11, 8),\n\tNS2_PIN_DESC(108, \"ext_mdc_0\", 2, 0x2c, 7, 6, 3, 0),\n\tNS2_PIN_DESC(109, \"usb3_p1_vbus_ppc\", 2, 0x34, 31, 30, 27, 24),\n\tNS2_PIN_DESC(110, \"usb3_p1_overcurrent\", 2, 0x34, 23, 22, 19, 16),\n\tNS2_PIN_DESC(111, \"usb3_p0_vbus_ppc\", 2, 0x34, 15, 14, 11, 8),\n\tNS2_PIN_DESC(112, \"usb3_p0_overcurrent\", 2, 0x34, 7, 6, 3, 0),\n\tNS2_PIN_DESC(113, \"usb2_presence_indication\", 2, 0x38, 31, 30, 27, 24),\n\tNS2_PIN_DESC(114, \"usb2_vbus_present\", 2, 0x38, 23, 22, 19, 16),\n\tNS2_PIN_DESC(115, \"usb2_vbus_ppc\", 2, 0x38, 15, 14, 11, 8),\n\tNS2_PIN_DESC(116, \"usb2_overcurrent\", 2, 0x38, 7, 6, 3, 0),\n\tNS2_PIN_DESC(117, \"sata_led1\", 2, 0x3c, 15, 14, 11, 8),\n\tNS2_PIN_DESC(118, \"sata_led0\", 2, 0x3c, 7, 6, 3, 0),\n};\n\n \n\nstatic const unsigned int nand_pins[] = {0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10,\n\t11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23};\nstatic const unsigned int nor_data_pins[] =  {0, 1, 2, 3, 4, 5, 6, 7, 8, 9,\n\t10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25};\n\nstatic const unsigned int gpio_0_1_pins[] = {24, 25};\nstatic const unsigned int pwm_0_pins[] = {24};\nstatic const unsigned int pwm_1_pins[] = {25};\n\nstatic const unsigned int uart1_ext_clk_pins[] = {26};\nstatic const unsigned int nor_adv_pins[] = {26};\n\nstatic const unsigned int gpio_2_5_pins[] = {27, 28, 29, 30};\nstatic const unsigned int pcie_ab1_clk_wak_pins[] = {27, 28, 29, 30};\nstatic const unsigned int nor_addr_0_3_pins[] = {27, 28, 29, 30};\nstatic const unsigned int pwm_2_pins[] = {27};\nstatic const unsigned int pwm_3_pins[] = {28};\n\nstatic const unsigned int gpio_6_7_pins[] = {31, 32};\nstatic const unsigned int pcie_a3_clk_wak_pins[] = {31, 32};\nstatic const unsigned int nor_addr_4_5_pins[] = {31, 32};\n\nstatic const unsigned int gpio_8_9_pins[] = {33, 34};\nstatic const unsigned int pcie_b3_clk_wak_pins[] = {33, 34};\nstatic const unsigned int nor_addr_6_7_pins[] = {33, 34};\n\nstatic const unsigned int gpio_10_11_pins[] = {35, 36};\nstatic const unsigned int pcie_b2_clk_wak_pins[] = {35, 36};\nstatic const unsigned int nor_addr_8_9_pins[] = {35, 36};\n\nstatic const unsigned int gpio_12_13_pins[] = {37, 38};\nstatic const unsigned int pcie_a2_clk_wak_pins[] = {37, 38};\nstatic const unsigned int nor_addr_10_11_pins[] = {37, 38};\n\nstatic const unsigned int gpio_14_17_pins[] = {39, 40, 41, 42};\nstatic const unsigned int uart0_modem_pins[] = {39, 40, 41, 42};\nstatic const unsigned int nor_addr_12_15_pins[] = {39, 40, 41, 42};\n\nstatic const unsigned int gpio_18_19_pins[] = {43, 44};\nstatic const unsigned int uart0_rts_cts_pins[] = {43, 44};\n\nstatic const unsigned int gpio_20_21_pins[] = {45, 46};\nstatic const unsigned int uart0_in_out_pins[] = {45, 46};\n\nstatic const unsigned int gpio_22_23_pins[] = {47, 48};\nstatic const unsigned int uart1_dcd_dsr_pins[] = {47, 48};\n\nstatic const unsigned int gpio_24_25_pins[] = {49, 50};\nstatic const unsigned int uart1_ri_dtr_pins[] = {49, 50};\n\nstatic const unsigned int gpio_26_27_pins[] = {51, 52};\nstatic const unsigned int uart1_rts_cts_pins[] = {51, 52};\n\nstatic const unsigned int gpio_28_29_pins[] = {53, 54};\nstatic const unsigned int uart1_in_out_pins[] = {53, 54};\n\nstatic const unsigned int gpio_30_31_pins[] = {55, 56};\nstatic const unsigned int uart2_rts_cts_pins[] = {55, 56};\n\n#define NS2_PIN_GROUP(group_name, ba, off, sh, ma, al)\t\\\n{\t\t\t\t\t\t\t\\\n\t.name = __stringify(group_name) \"_grp\",\t\t\\\n\t.pins = group_name ## _pins,\t\t\t\\\n\t.num_pins = ARRAY_SIZE(group_name ## _pins),\t\\\n\t.mux = {\t\t\t\t\t\\\n\t\t.base = ba,\t\t\t\t\\\n\t\t.offset = off,\t\t\t\t\\\n\t\t.shift = sh,\t\t\t\t\\\n\t\t.mask = ma,\t\t\t\t\\\n\t\t.alt = al,\t\t\t\t\\\n\t}\t\t\t\t\t\t\\\n}\n\n \nstatic const struct ns2_pin_group ns2_pin_groups[] = {\n\tNS2_PIN_GROUP(nand, 0, 0, 31, 1, 0),\n\tNS2_PIN_GROUP(nor_data, 0, 0, 31, 1, 1),\n\tNS2_PIN_GROUP(gpio_0_1, 0, 0, 31, 1, 0),\n\n\tNS2_PIN_GROUP(uart1_ext_clk, 0, 4, 30, 3, 1),\n\tNS2_PIN_GROUP(nor_adv, 0, 4, 30, 3, 2),\n\n\tNS2_PIN_GROUP(gpio_2_5,\t0, 4, 28, 3, 0),\n\tNS2_PIN_GROUP(pcie_ab1_clk_wak, 0, 4, 28, 3, 1),\n\tNS2_PIN_GROUP(nor_addr_0_3, 0, 4, 28, 3, 2),\n\n\tNS2_PIN_GROUP(gpio_6_7, 0, 4, 26, 3, 0),\n\tNS2_PIN_GROUP(pcie_a3_clk_wak, 0, 4, 26, 3, 1),\n\tNS2_PIN_GROUP(nor_addr_4_5, 0, 4, 26, 3, 2),\n\n\tNS2_PIN_GROUP(gpio_8_9, 0, 4, 24, 3, 0),\n\tNS2_PIN_GROUP(pcie_b3_clk_wak, 0, 4, 24, 3, 1),\n\tNS2_PIN_GROUP(nor_addr_6_7, 0, 4, 24, 3, 2),\n\n\tNS2_PIN_GROUP(gpio_10_11, 0, 4, 22, 3, 0),\n\tNS2_PIN_GROUP(pcie_b2_clk_wak, 0, 4, 22, 3, 1),\n\tNS2_PIN_GROUP(nor_addr_8_9, 0, 4, 22, 3, 2),\n\n\tNS2_PIN_GROUP(gpio_12_13, 0, 4, 20, 3, 0),\n\tNS2_PIN_GROUP(pcie_a2_clk_wak, 0, 4, 20, 3, 1),\n\tNS2_PIN_GROUP(nor_addr_10_11, 0, 4, 20, 3, 2),\n\n\tNS2_PIN_GROUP(gpio_14_17, 0, 4, 18, 3, 0),\n\tNS2_PIN_GROUP(uart0_modem, 0, 4, 18, 3, 1),\n\tNS2_PIN_GROUP(nor_addr_12_15, 0, 4, 18, 3, 2),\n\n\tNS2_PIN_GROUP(gpio_18_19, 0, 4, 16, 3, 0),\n\tNS2_PIN_GROUP(uart0_rts_cts, 0, 4, 16, 3, 1),\n\n\tNS2_PIN_GROUP(gpio_20_21, 0, 4, 14, 3, 0),\n\tNS2_PIN_GROUP(uart0_in_out, 0, 4, 14, 3, 1),\n\n\tNS2_PIN_GROUP(gpio_22_23, 0, 4, 12, 3, 0),\n\tNS2_PIN_GROUP(uart1_dcd_dsr, 0, 4, 12, 3, 1),\n\n\tNS2_PIN_GROUP(gpio_24_25, 0, 4, 10, 3, 0),\n\tNS2_PIN_GROUP(uart1_ri_dtr, 0, 4, 10, 3, 1),\n\n\tNS2_PIN_GROUP(gpio_26_27, 0, 4, 8, 3, 0),\n\tNS2_PIN_GROUP(uart1_rts_cts, 0, 4, 8, 3, 1),\n\n\tNS2_PIN_GROUP(gpio_28_29, 0, 4, 6, 3, 0),\n\tNS2_PIN_GROUP(uart1_in_out, 0, 4, 6, 3, 1),\n\n\tNS2_PIN_GROUP(gpio_30_31, 0, 4, 4, 3, 0),\n\tNS2_PIN_GROUP(uart2_rts_cts, 0, 4, 4, 3, 1),\n\n\tNS2_PIN_GROUP(pwm_0, 1, 0, 0, 1, 1),\n\tNS2_PIN_GROUP(pwm_1, 1, 0, 1, 1, 1),\n\tNS2_PIN_GROUP(pwm_2, 1, 0, 2, 1, 1),\n\tNS2_PIN_GROUP(pwm_3, 1, 0, 3, 1, 1),\n};\n\n \n\nstatic const char * const nand_grps[] = {\"nand_grp\"};\n\nstatic const char * const nor_grps[] = {\"nor_data_grp\", \"nor_adv_grp\",\n\t\"nor_addr_0_3_grp\", \"nor_addr_4_5_grp\",\t\"nor_addr_6_7_grp\",\n\t\"nor_addr_8_9_grp\", \"nor_addr_10_11_grp\", \"nor_addr_12_15_grp\"};\n\nstatic const char * const gpio_grps[] = {\"gpio_0_1_grp\", \"gpio_2_5_grp\",\n\t\"gpio_6_7_grp\",\t\"gpio_8_9_grp\",\t\"gpio_10_11_grp\", \"gpio_12_13_grp\",\n\t\"gpio_14_17_grp\", \"gpio_18_19_grp\", \"gpio_20_21_grp\", \"gpio_22_23_grp\",\n\t\"gpio_24_25_grp\", \"gpio_26_27_grp\", \"gpio_28_29_grp\",\n\t\"gpio_30_31_grp\"};\n\nstatic const char * const pcie_grps[] = {\"pcie_ab1_clk_wak_grp\",\n\t\"pcie_a3_clk_wak_grp\", \"pcie_b3_clk_wak_grp\", \"pcie_b2_clk_wak_grp\",\n\t\"pcie_a2_clk_wak_grp\"};\n\nstatic const char * const uart0_grps[] = {\"uart0_modem_grp\",\n\t\"uart0_rts_cts_grp\", \"uart0_in_out_grp\"};\n\nstatic const char * const uart1_grps[] = {\"uart1_ext_clk_grp\",\n\t\"uart1_dcd_dsr_grp\", \"uart1_ri_dtr_grp\", \"uart1_rts_cts_grp\",\n\t\"uart1_in_out_grp\"};\n\nstatic const char * const uart2_grps[] = {\"uart2_rts_cts_grp\"};\n\nstatic const char * const pwm_grps[] = {\"pwm_0_grp\", \"pwm_1_grp\",\n\t\"pwm_2_grp\", \"pwm_3_grp\"};\n\n#define NS2_PIN_FUNCTION(func)\t\t\t\t\\\n{\t\t\t\t\t\t\t\\\n\t.name = #func,\t\t\t\t\t\\\n\t.groups = func ## _grps,\t\t\t\\\n\t.num_groups = ARRAY_SIZE(func ## _grps),\t\\\n}\n\n \nstatic const struct ns2_pin_function ns2_pin_functions[] = {\n\tNS2_PIN_FUNCTION(nand),\n\tNS2_PIN_FUNCTION(nor),\n\tNS2_PIN_FUNCTION(gpio),\n\tNS2_PIN_FUNCTION(pcie),\n\tNS2_PIN_FUNCTION(uart0),\n\tNS2_PIN_FUNCTION(uart1),\n\tNS2_PIN_FUNCTION(uart2),\n\tNS2_PIN_FUNCTION(pwm),\n};\n\nstatic int ns2_get_groups_count(struct pinctrl_dev *pctrl_dev)\n{\n\tstruct ns2_pinctrl *pinctrl = pinctrl_dev_get_drvdata(pctrl_dev);\n\n\treturn pinctrl->num_groups;\n}\n\nstatic const char *ns2_get_group_name(struct pinctrl_dev *pctrl_dev,\n\t\t\t\t      unsigned int selector)\n{\n\tstruct ns2_pinctrl *pinctrl = pinctrl_dev_get_drvdata(pctrl_dev);\n\n\treturn pinctrl->groups[selector].name;\n}\n\nstatic int ns2_get_group_pins(struct pinctrl_dev *pctrl_dev,\n\t\t\t      unsigned int selector, const unsigned int **pins,\n\t\t\t      unsigned int *num_pins)\n{\n\tstruct ns2_pinctrl *pinctrl = pinctrl_dev_get_drvdata(pctrl_dev);\n\n\t*pins = pinctrl->groups[selector].pins;\n\t*num_pins = pinctrl->groups[selector].num_pins;\n\n\treturn 0;\n}\n\nstatic void ns2_pin_dbg_show(struct pinctrl_dev *pctrl_dev,\n\t\t\t     struct seq_file *s, unsigned int offset)\n{\n\tseq_printf(s, \" %s\", dev_name(pctrl_dev->dev));\n}\n\nstatic const struct pinctrl_ops ns2_pinctrl_ops = {\n\t.get_groups_count = ns2_get_groups_count,\n\t.get_group_name = ns2_get_group_name,\n\t.get_group_pins = ns2_get_group_pins,\n\t.pin_dbg_show = ns2_pin_dbg_show,\n\t.dt_node_to_map = pinconf_generic_dt_node_to_map_pin,\n\t.dt_free_map = pinctrl_utils_free_map,\n};\n\nstatic int ns2_get_functions_count(struct pinctrl_dev *pctrl_dev)\n{\n\tstruct ns2_pinctrl *pinctrl = pinctrl_dev_get_drvdata(pctrl_dev);\n\n\treturn pinctrl->num_functions;\n}\n\nstatic const char *ns2_get_function_name(struct pinctrl_dev *pctrl_dev,\n\t\t\t\t\t unsigned int selector)\n{\n\tstruct ns2_pinctrl *pinctrl = pinctrl_dev_get_drvdata(pctrl_dev);\n\n\treturn pinctrl->functions[selector].name;\n}\n\nstatic int ns2_get_function_groups(struct pinctrl_dev *pctrl_dev,\n\t\t\t\t   unsigned int selector,\n\t\t\t\t   const char * const **groups,\n\t\t\t\t   unsigned int * const num_groups)\n{\n\tstruct ns2_pinctrl *pinctrl = pinctrl_dev_get_drvdata(pctrl_dev);\n\n\t*groups = pinctrl->functions[selector].groups;\n\t*num_groups = pinctrl->functions[selector].num_groups;\n\n\treturn 0;\n}\n\nstatic int ns2_pinmux_set(struct ns2_pinctrl *pinctrl,\n\t\t\t  const struct ns2_pin_function *func,\n\t\t\t  const struct ns2_pin_group *grp,\n\t\t\t  struct ns2_mux_log *mux_log)\n{\n\tconst struct ns2_mux *mux = &grp->mux;\n\tint i;\n\tu32 val, mask;\n\tunsigned long flags;\n\tvoid __iomem *base_address;\n\n\tfor (i = 0; i < NS2_NUM_IOMUX; i++) {\n\t\tif ((mux->shift != mux_log[i].mux.shift) ||\n\t\t\t(mux->base != mux_log[i].mux.base) ||\n\t\t\t(mux->offset != mux_log[i].mux.offset))\n\t\t\tcontinue;\n\n\t\t \n\t\tif (!mux_log[i].is_configured)\n\t\t\tbreak;\n\n\t\t \n\t\tif (mux_log[i].mux.alt != mux->alt) {\n\t\t\tdev_err(pinctrl->dev,\n\t\t\t\t\"double configuration error detected!\\n\");\n\t\t\tdev_err(pinctrl->dev, \"func:%s grp:%s\\n\",\n\t\t\t\tfunc->name, grp->name);\n\t\t\treturn -EINVAL;\n\t\t}\n\n\t\treturn 0;\n\t}\n\tif (i == NS2_NUM_IOMUX)\n\t\treturn -EINVAL;\n\n\tmask = mux->mask;\n\tmux_log[i].mux.alt = mux->alt;\n\tmux_log[i].is_configured = true;\n\n\tswitch (mux->base) {\n\tcase NS2_PIN_MUX_BASE0:\n\t\tbase_address = pinctrl->base0;\n\t\tbreak;\n\n\tcase NS2_PIN_MUX_BASE1:\n\t\tbase_address = pinctrl->base1;\n\t\tbreak;\n\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tspin_lock_irqsave(&pinctrl->lock, flags);\n\tval = readl(base_address + grp->mux.offset);\n\tval &= ~(mask << grp->mux.shift);\n\tval |= grp->mux.alt << grp->mux.shift;\n\twritel(val, (base_address + grp->mux.offset));\n\tspin_unlock_irqrestore(&pinctrl->lock, flags);\n\n\treturn 0;\n}\n\nstatic int ns2_pinmux_enable(struct pinctrl_dev *pctrl_dev,\n\t\t\t     unsigned int func_select, unsigned int grp_select)\n{\n\tstruct ns2_pinctrl *pinctrl = pinctrl_dev_get_drvdata(pctrl_dev);\n\tconst struct ns2_pin_function *func;\n\tconst struct ns2_pin_group *grp;\n\n\tif (grp_select >= pinctrl->num_groups ||\n\t\tfunc_select >= pinctrl->num_functions)\n\t\treturn -EINVAL;\n\n\tfunc = &pinctrl->functions[func_select];\n\tgrp = &pinctrl->groups[grp_select];\n\n\tdev_dbg(pctrl_dev->dev, \"func:%u name:%s grp:%u name:%s\\n\",\n\t\tfunc_select, func->name, grp_select, grp->name);\n\n\tdev_dbg(pctrl_dev->dev, \"offset:0x%08x shift:%u alt:%u\\n\",\n\t\tgrp->mux.offset, grp->mux.shift, grp->mux.alt);\n\n\treturn ns2_pinmux_set(pinctrl, func, grp, pinctrl->mux_log);\n}\n\nstatic int ns2_pin_set_enable(struct pinctrl_dev *pctrldev, unsigned int pin,\n\t\t\t    u16 enable)\n{\n\tstruct ns2_pinctrl *pinctrl = pinctrl_dev_get_drvdata(pctrldev);\n\tstruct ns2_pin *pin_data = pctrldev->desc->pins[pin].drv_data;\n\tunsigned long flags;\n\tu32 val;\n\tvoid __iomem *base_address;\n\n\tbase_address = pinctrl->pinconf_base;\n\tspin_lock_irqsave(&pinctrl->lock, flags);\n\tval = readl(base_address + pin_data->pin_conf.offset);\n\tval &= ~(NS2_PIN_SRC_MASK << pin_data->pin_conf.input_en);\n\n\tif (!enable)\n\t\tval |= NS2_PIN_INPUT_EN_MASK << pin_data->pin_conf.input_en;\n\n\twritel(val, (base_address + pin_data->pin_conf.offset));\n\tspin_unlock_irqrestore(&pinctrl->lock, flags);\n\n\tdev_dbg(pctrldev->dev, \"pin:%u set enable:%d\\n\", pin, enable);\n\treturn 0;\n}\n\nstatic int ns2_pin_get_enable(struct pinctrl_dev *pctrldev, unsigned int pin)\n{\n\tstruct ns2_pinctrl *pinctrl = pinctrl_dev_get_drvdata(pctrldev);\n\tstruct ns2_pin *pin_data = pctrldev->desc->pins[pin].drv_data;\n\tunsigned long flags;\n\tint enable;\n\n\tspin_lock_irqsave(&pinctrl->lock, flags);\n\tenable = readl(pinctrl->pinconf_base + pin_data->pin_conf.offset);\n\tenable = (enable >> pin_data->pin_conf.input_en) &\n\t\t\tNS2_PIN_INPUT_EN_MASK;\n\tspin_unlock_irqrestore(&pinctrl->lock, flags);\n\n\tif (!enable)\n\t\tenable = NS2_PIN_INPUT_EN_MASK;\n\telse\n\t\tenable = 0;\n\n\tdev_dbg(pctrldev->dev, \"pin:%u get disable:%d\\n\", pin, enable);\n\treturn enable;\n}\n\nstatic int ns2_pin_set_slew(struct pinctrl_dev *pctrldev, unsigned int pin,\n\t\t\t    u32 slew)\n{\n\tstruct ns2_pinctrl *pinctrl = pinctrl_dev_get_drvdata(pctrldev);\n\tstruct ns2_pin *pin_data = pctrldev->desc->pins[pin].drv_data;\n\tunsigned long flags;\n\tu32 val;\n\tvoid __iomem *base_address;\n\n\tbase_address = pinctrl->pinconf_base;\n\tspin_lock_irqsave(&pinctrl->lock, flags);\n\tval = readl(base_address + pin_data->pin_conf.offset);\n\tval &= ~(NS2_PIN_SRC_MASK << pin_data->pin_conf.src_shift);\n\n\tif (slew)\n\t\tval |= NS2_PIN_SRC_MASK << pin_data->pin_conf.src_shift;\n\n\twritel(val, (base_address + pin_data->pin_conf.offset));\n\tspin_unlock_irqrestore(&pinctrl->lock, flags);\n\n\tdev_dbg(pctrldev->dev, \"pin:%u set slew:%d\\n\", pin, slew);\n\treturn 0;\n}\n\nstatic int ns2_pin_get_slew(struct pinctrl_dev *pctrldev, unsigned int pin,\n\t\t\t    u16 *slew)\n{\n\tstruct ns2_pinctrl *pinctrl = pinctrl_dev_get_drvdata(pctrldev);\n\tstruct ns2_pin *pin_data = pctrldev->desc->pins[pin].drv_data;\n\tunsigned long flags;\n\tu32 val;\n\n\tspin_lock_irqsave(&pinctrl->lock, flags);\n\tval = readl(pinctrl->pinconf_base + pin_data->pin_conf.offset);\n\t*slew = (val >> pin_data->pin_conf.src_shift) & NS2_PIN_SRC_MASK;\n\tspin_unlock_irqrestore(&pinctrl->lock, flags);\n\n\tdev_dbg(pctrldev->dev, \"pin:%u get slew:%d\\n\", pin, *slew);\n\treturn 0;\n}\n\nstatic int ns2_pin_set_pull(struct pinctrl_dev *pctrldev, unsigned int pin,\n\t\t\t    bool pull_up, bool pull_down)\n{\n\tstruct ns2_pinctrl *pinctrl = pinctrl_dev_get_drvdata(pctrldev);\n\tstruct ns2_pin *pin_data = pctrldev->desc->pins[pin].drv_data;\n\tunsigned long flags;\n\tu32 val;\n\tvoid __iomem *base_address;\n\n\tbase_address = pinctrl->pinconf_base;\n\tspin_lock_irqsave(&pinctrl->lock, flags);\n\tval = readl(base_address + pin_data->pin_conf.offset);\n\tval &= ~(NS2_PIN_PULL_MASK << pin_data->pin_conf.pull_shift);\n\n\tif (pull_up == true)\n\t\tval |= NS2_PIN_PULL_UP << pin_data->pin_conf.pull_shift;\n\tif (pull_down == true)\n\t\tval |= NS2_PIN_PULL_DOWN << pin_data->pin_conf.pull_shift;\n\twritel(val, (base_address + pin_data->pin_conf.offset));\n\tspin_unlock_irqrestore(&pinctrl->lock, flags);\n\n\tdev_dbg(pctrldev->dev, \"pin:%u set pullup:%d pulldown: %d\\n\",\n\t\tpin, pull_up, pull_down);\n\treturn 0;\n}\n\nstatic void ns2_pin_get_pull(struct pinctrl_dev *pctrldev,\n\t\t\t     unsigned int pin, bool *pull_up,\n\t\t\t     bool *pull_down)\n{\n\tstruct ns2_pinctrl *pinctrl = pinctrl_dev_get_drvdata(pctrldev);\n\tstruct ns2_pin *pin_data = pctrldev->desc->pins[pin].drv_data;\n\tunsigned long flags;\n\tu32 val;\n\n\tspin_lock_irqsave(&pinctrl->lock, flags);\n\tval = readl(pinctrl->pinconf_base + pin_data->pin_conf.offset);\n\tval = (val >> pin_data->pin_conf.pull_shift) & NS2_PIN_PULL_MASK;\n\t*pull_up = false;\n\t*pull_down = false;\n\n\tif (val == NS2_PIN_PULL_UP)\n\t\t*pull_up = true;\n\n\tif (val == NS2_PIN_PULL_DOWN)\n\t\t*pull_down = true;\n\tspin_unlock_irqrestore(&pinctrl->lock, flags);\n}\n\nstatic int ns2_pin_set_strength(struct pinctrl_dev *pctrldev, unsigned int pin,\n\t\t\t\tu32 strength)\n{\n\tstruct ns2_pinctrl *pinctrl = pinctrl_dev_get_drvdata(pctrldev);\n\tstruct ns2_pin *pin_data = pctrldev->desc->pins[pin].drv_data;\n\tu32 val;\n\tunsigned long flags;\n\tvoid __iomem *base_address;\n\n\t \n\tif (strength < 2 || strength > 16 || (strength % 2))\n\t\treturn -ENOTSUPP;\n\n\tbase_address = pinctrl->pinconf_base;\n\tspin_lock_irqsave(&pinctrl->lock, flags);\n\tval = readl(base_address + pin_data->pin_conf.offset);\n\tval &= ~(NS2_PIN_DRIVE_STRENGTH_MASK << pin_data->pin_conf.drive_shift);\n\tval |= ((strength / 2) - 1) << pin_data->pin_conf.drive_shift;\n\twritel(val, (base_address + pin_data->pin_conf.offset));\n\tspin_unlock_irqrestore(&pinctrl->lock, flags);\n\n\tdev_dbg(pctrldev->dev, \"pin:%u set drive strength:%d mA\\n\",\n\t\tpin, strength);\n\treturn 0;\n}\n\nstatic int ns2_pin_get_strength(struct pinctrl_dev *pctrldev, unsigned int pin,\n\t\t\t\t u16 *strength)\n{\n\tstruct ns2_pinctrl *pinctrl = pinctrl_dev_get_drvdata(pctrldev);\n\tstruct ns2_pin *pin_data = pctrldev->desc->pins[pin].drv_data;\n\tu32 val;\n\tunsigned long flags;\n\n\tspin_lock_irqsave(&pinctrl->lock, flags);\n\tval = readl(pinctrl->pinconf_base + pin_data->pin_conf.offset);\n\t*strength = (val >> pin_data->pin_conf.drive_shift) &\n\t\t\t\t\tNS2_PIN_DRIVE_STRENGTH_MASK;\n\t*strength = (*strength + 1) * 2;\n\tspin_unlock_irqrestore(&pinctrl->lock, flags);\n\n\tdev_dbg(pctrldev->dev, \"pin:%u get drive strength:%d mA\\n\",\n\t\tpin, *strength);\n\treturn 0;\n}\n\nstatic int ns2_pin_config_get(struct pinctrl_dev *pctldev, unsigned int pin,\n\t\t\t      unsigned long *config)\n{\n\tstruct ns2_pin *pin_data = pctldev->desc->pins[pin].drv_data;\n\tenum pin_config_param param = pinconf_to_config_param(*config);\n\tbool pull_up, pull_down;\n\tu16 arg = 0;\n\tint ret;\n\n\tif (pin_data->pin_conf.base == -1)\n\t\treturn -ENOTSUPP;\n\n\tswitch (param) {\n\tcase PIN_CONFIG_BIAS_DISABLE:\n\t\tns2_pin_get_pull(pctldev, pin, &pull_up, &pull_down);\n\t\tif (!pull_up && !pull_down)\n\t\t\treturn 0;\n\t\telse\n\t\t\treturn -EINVAL;\n\n\tcase PIN_CONFIG_BIAS_PULL_UP:\n\t\tns2_pin_get_pull(pctldev, pin, &pull_up, &pull_down);\n\t\tif (pull_up)\n\t\t\treturn 0;\n\t\telse\n\t\t\treturn -EINVAL;\n\n\tcase PIN_CONFIG_BIAS_PULL_DOWN:\n\t\tns2_pin_get_pull(pctldev, pin, &pull_up, &pull_down);\n\t\tif (pull_down)\n\t\t\treturn 0;\n\t\telse\n\t\t\treturn -EINVAL;\n\n\tcase PIN_CONFIG_DRIVE_STRENGTH:\n\t\tret = ns2_pin_get_strength(pctldev, pin, &arg);\n\t\tif (ret)\n\t\t\treturn ret;\n\t\t*config = pinconf_to_config_packed(param, arg);\n\t\treturn 0;\n\n\tcase PIN_CONFIG_SLEW_RATE:\n\t\tret = ns2_pin_get_slew(pctldev, pin, &arg);\n\t\tif (ret)\n\t\t\treturn ret;\n\t\t*config = pinconf_to_config_packed(param, arg);\n\t\treturn 0;\n\n\tcase PIN_CONFIG_INPUT_ENABLE:\n\t\tret = ns2_pin_get_enable(pctldev, pin);\n\t\tif (ret)\n\t\t\treturn 0;\n\t\telse\n\t\t\treturn -EINVAL;\n\n\tdefault:\n\t\treturn -ENOTSUPP;\n\t}\n}\n\nstatic int ns2_pin_config_set(struct pinctrl_dev *pctrldev, unsigned int pin,\n\t\t\t      unsigned long *configs, unsigned int num_configs)\n{\n\tstruct ns2_pin *pin_data = pctrldev->desc->pins[pin].drv_data;\n\tenum pin_config_param param;\n\tunsigned int i;\n\tu32 arg;\n\tint ret = -ENOTSUPP;\n\n\tif (pin_data->pin_conf.base == -1)\n\t\treturn -ENOTSUPP;\n\n\tfor (i = 0; i < num_configs; i++) {\n\t\tparam = pinconf_to_config_param(configs[i]);\n\t\targ = pinconf_to_config_argument(configs[i]);\n\n\t\tswitch (param) {\n\t\tcase PIN_CONFIG_BIAS_DISABLE:\n\t\t\tret = ns2_pin_set_pull(pctrldev, pin, false, false);\n\t\t\tif (ret < 0)\n\t\t\t\tgoto out;\n\t\t\tbreak;\n\n\t\tcase PIN_CONFIG_BIAS_PULL_UP:\n\t\t\tret = ns2_pin_set_pull(pctrldev, pin, true, false);\n\t\t\tif (ret < 0)\n\t\t\t\tgoto out;\n\t\t\tbreak;\n\n\t\tcase PIN_CONFIG_BIAS_PULL_DOWN:\n\t\t\tret = ns2_pin_set_pull(pctrldev, pin, false, true);\n\t\t\tif (ret < 0)\n\t\t\t\tgoto out;\n\t\t\tbreak;\n\n\t\tcase PIN_CONFIG_DRIVE_STRENGTH:\n\t\t\tret = ns2_pin_set_strength(pctrldev, pin, arg);\n\t\t\tif (ret < 0)\n\t\t\t\tgoto out;\n\t\t\tbreak;\n\n\t\tcase PIN_CONFIG_SLEW_RATE:\n\t\t\tret = ns2_pin_set_slew(pctrldev, pin, arg);\n\t\t\tif (ret < 0)\n\t\t\t\tgoto out;\n\t\t\tbreak;\n\n\t\tcase PIN_CONFIG_INPUT_ENABLE:\n\t\t\tret = ns2_pin_set_enable(pctrldev, pin, arg);\n\t\t\tif (ret < 0)\n\t\t\t\tgoto out;\n\t\t\tbreak;\n\n\t\tdefault:\n\t\t\tdev_err(pctrldev->dev, \"invalid configuration\\n\");\n\t\t\treturn -ENOTSUPP;\n\t\t}\n\t}\nout:\n\treturn ret;\n}\nstatic const struct pinmux_ops ns2_pinmux_ops = {\n\t.get_functions_count = ns2_get_functions_count,\n\t.get_function_name = ns2_get_function_name,\n\t.get_function_groups = ns2_get_function_groups,\n\t.set_mux = ns2_pinmux_enable,\n};\n\nstatic const struct pinconf_ops ns2_pinconf_ops = {\n\t.is_generic = true,\n\t.pin_config_get = ns2_pin_config_get,\n\t.pin_config_set = ns2_pin_config_set,\n};\n\nstatic struct pinctrl_desc ns2_pinctrl_desc = {\n\t.name = \"ns2-pinmux\",\n\t.pctlops = &ns2_pinctrl_ops,\n\t.pmxops = &ns2_pinmux_ops,\n\t.confops = &ns2_pinconf_ops,\n};\n\nstatic int ns2_mux_log_init(struct ns2_pinctrl *pinctrl)\n{\n\tstruct ns2_mux_log *log;\n\tunsigned int i;\n\n\tpinctrl->mux_log = devm_kcalloc(pinctrl->dev, NS2_NUM_IOMUX,\n\t\t\t\t\tsizeof(struct ns2_mux_log),\n\t\t\t\t\tGFP_KERNEL);\n\tif (!pinctrl->mux_log)\n\t\treturn -ENOMEM;\n\n\tfor (i = 0; i < NS2_NUM_IOMUX; i++)\n\t\tpinctrl->mux_log[i].is_configured = false;\n\t \n\tlog = &pinctrl->mux_log[0];\n\tlog->mux.base = NS2_PIN_MUX_BASE0;\n\tlog->mux.offset = 0;\n\tlog->mux.shift = 31;\n\tlog->mux.alt = 0;\n\n\t \n\tfor (i = 1; i < (NS2_NUM_IOMUX - NS2_NUM_PWM_MUX); i++) {\n\t\tlog = &pinctrl->mux_log[i];\n\t\tlog->mux.base = NS2_PIN_MUX_BASE0;\n\t\tlog->mux.offset = NS2_MUX_PAD_FUNC1_OFFSET;\n\t\tlog->mux.shift = 32 - (i * 2);\n\t\tlog->mux.alt = 0;\n\t}\n\n\t \n\tfor (i = 0; i < NS2_NUM_PWM_MUX; i++) {\n\t\tlog = &pinctrl->mux_log[(NS2_NUM_IOMUX - NS2_NUM_PWM_MUX) + i];\n\t\tlog->mux.base = NS2_PIN_MUX_BASE1;\n\t\tlog->mux.offset = 0;\n\t\tlog->mux.shift = i;\n\t\tlog->mux.alt =  0;\n\t}\n\treturn 0;\n}\n\nstatic int ns2_pinmux_probe(struct platform_device *pdev)\n{\n\tstruct ns2_pinctrl *pinctrl;\n\tstruct resource *res;\n\tint i, ret;\n\tstruct pinctrl_pin_desc *pins;\n\tunsigned int num_pins = ARRAY_SIZE(ns2_pins);\n\n\tpinctrl = devm_kzalloc(&pdev->dev, sizeof(*pinctrl), GFP_KERNEL);\n\tif (!pinctrl)\n\t\treturn -ENOMEM;\n\n\tpinctrl->dev = &pdev->dev;\n\tplatform_set_drvdata(pdev, pinctrl);\n\tspin_lock_init(&pinctrl->lock);\n\n\tpinctrl->base0 = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(pinctrl->base0))\n\t\treturn PTR_ERR(pinctrl->base0);\n\n\tres = platform_get_resource(pdev, IORESOURCE_MEM, 1);\n\tif (!res)\n\t\treturn -EINVAL;\n\tpinctrl->base1 = devm_ioremap(&pdev->dev, res->start,\n\t\t\t\t\tresource_size(res));\n\tif (!pinctrl->base1) {\n\t\tdev_err(&pdev->dev, \"unable to map I/O space\\n\");\n\t\treturn -ENOMEM;\n\t}\n\n\tpinctrl->pinconf_base = devm_platform_ioremap_resource(pdev, 2);\n\tif (IS_ERR(pinctrl->pinconf_base))\n\t\treturn PTR_ERR(pinctrl->pinconf_base);\n\n\tret = ns2_mux_log_init(pinctrl);\n\tif (ret) {\n\t\tdev_err(&pdev->dev, \"unable to initialize IOMUX log\\n\");\n\t\treturn ret;\n\t}\n\n\tpins = devm_kcalloc(&pdev->dev, num_pins, sizeof(*pins), GFP_KERNEL);\n\tif (!pins)\n\t\treturn -ENOMEM;\n\n\tfor (i = 0; i < num_pins; i++) {\n\t\tpins[i].number = ns2_pins[i].pin;\n\t\tpins[i].name = ns2_pins[i].name;\n\t\tpins[i].drv_data = &ns2_pins[i];\n\t}\n\n\tpinctrl->groups = ns2_pin_groups;\n\tpinctrl->num_groups = ARRAY_SIZE(ns2_pin_groups);\n\tpinctrl->functions = ns2_pin_functions;\n\tpinctrl->num_functions = ARRAY_SIZE(ns2_pin_functions);\n\tns2_pinctrl_desc.pins = pins;\n\tns2_pinctrl_desc.npins = num_pins;\n\n\tpinctrl->pctl = pinctrl_register(&ns2_pinctrl_desc, &pdev->dev,\n\t\t\tpinctrl);\n\tif (IS_ERR(pinctrl->pctl)) {\n\t\tdev_err(&pdev->dev, \"unable to register IOMUX pinctrl\\n\");\n\t\treturn PTR_ERR(pinctrl->pctl);\n\t}\n\n\treturn 0;\n}\n\nstatic const struct of_device_id ns2_pinmux_of_match[] = {\n\t{.compatible = \"brcm,ns2-pinmux\"},\n\t{ }\n};\n\nstatic struct platform_driver ns2_pinmux_driver = {\n\t.driver = {\n\t\t.name = \"ns2-pinmux\",\n\t\t.of_match_table = ns2_pinmux_of_match,\n\t},\n\t.probe = ns2_pinmux_probe,\n};\n\nstatic int __init ns2_pinmux_init(void)\n{\n\treturn platform_driver_register(&ns2_pinmux_driver);\n}\narch_initcall(ns2_pinmux_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}