Active-HDL 10.5.217.6767 2019-06-10 20:05:44

Elaboration top modules:
VHDL Configuration            testbench_for_dp


------------------------------------------------------------------------------------------------
Entity   | Architecture | Library        | Info | Compiler Version        | Compilation Options
------------------------------------------------------------------------------------------------
DP_TB    | beh          | processor_unit |      | 10.5.217.6767 (Windows) | -dbg -2008
DP       | beh          | processor_unit |      | 10.5.217.6767 (Windows) | -dbg -2008
------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------
VHDL Configuration      | Library        | Info | Compiler Version        | Compilation Options
------------------------------------------------------------------------------------------------
testbench_for_dp        | processor_unit |      |                         | <unavailable>
------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------
VHDL Package            | Library        | Info | Compiler Version        | Compilation Options
------------------------------------------------------------------------------------------------
standard                | std            |      |                         | <unavailable>
TEXTIO                  | std            |      |                         | <unavailable>
std_logic_1164          | ieee           |      |                         | <unavailable>
NUMERIC_STD             | ieee           |      |                         | <unavailable>
std_logic_arith         | ieee           |      |                         | <unavailable>
STD_LOGIC_UNSIGNED      | ieee           |      |                         | <unavailable>
------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------
Library                 | Comment
------------------------------------------------------------------------------------------------
ieee                    | Standard IEEE packages library
processor_unit          | None
std                     | Standard VHDL library
------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+testbench_for_dp testbench_for_dp


The performance of simulation is reduced. Version Student Edition
