(S (NP (NP (NN Voltage) (VBG underscaling)) (PP (IN below) (NP (DT the) (JJ nominal) (NN level)))) (VP (VBZ is) (NP (NP (DT an) (JJ effective) (NN solution)) (PP (IN for) (S (VP (VBG improving) (NP (NP (NN energy) (NN efficiency)) (PP (IN in) (NP (NP (JJ digital) (NNS circuits)) (, ,) (ADVP (RB e.g.)) (, ,) (NP (NP (NNP Field) (NNP Programmable) (NNP Gate) (NNP Arrays)) (PRN (-LRB- -LRB-) (NP (NNP FPGAs)) (-RRB- -RRB-))))))))))) (. .))
(S (ADVP (RB However)) (, ,) (NP (NP (JJ further) (NN undervolting)) (PP (PP (IN below) (NP (DT a) (JJ safe) (NN voltage) (NN level))) (CC and) (PP (IN without) (NP (VBG accompanying) (NN frequency) (VBG scaling))))) (VP (NNS leads) (PP (TO to) (NP (ADJP (VBG timing) (JJ related)) (NNS faults))) (, ,) (S (ADVP (RB potentially)) (VP (VBG undermining) (NP (DT the) (NN energy) (NNS savings))))) (. .))
(S (PP (IN Through) (NP (NP (JJ experimental) (NN voltage) (JJ underscaling) (NNS studies)) (PP (IN on) (NP (JJ commercial) (NNP FPGAs))))) (, ,) (NP (PRP we)) (VP (VBD observed) (SBAR (IN that) (S (NP (NP (DT the) (NN rate)) (PP (IN of) (NP (DT these) (NNS faults)))) (VP (ADVP (RB exponentially)) (VBZ increases) (PP (IN for) (NP (NP (JJ on-chip) (NNS memories)) (, ,) (CC or) (NP (NP (NNP Block) (NNP RAMs)) (PRN (-LRB- -LRB-) (NP (NNP BRAMs)) (-RRB- -RRB-))))))))) (. .))
(S (S (VP (TO To) (VP (VB mitigate) (NP (DT these) (NNS faults))))) (, ,) (NP (PRP we)) (VP (VP (VBD evaluated) (NP (NP (DT the) (NN efficiency)) (PP (IN of) (NP (NP (DT the) (JJ built-in) (NN Error-Correction) (NNP Code)) (PRN (-LRB- -LRB-) (NP (NNP ECC)) (-RRB- -RRB-)))))) (CC and) (VP (VBD observed) (SBAR (IN that) (S (S (NP (NP (QP (JJR more) (IN than) (CD 90)) (NN %)) (PP (IN of) (NP (DT the) (NNS faults)))) (VP (VBP are) (ADJP (JJ correctable)))) (CC and) (S (NP (QP (JJ further) (CD 7)) (NN %)) (VP (VBP are) (ADJP (ADJP (JJ detectable)) (PRN (-LRB- -LRB-) (CC but) (ADJP (RB not) (JJ correctable)) (-RRB- -RRB-))))))))) (. .))
(S (NP (DT This) (NN efficiency)) (VP (VBZ is) (NP (NP (DT the) (NN result)) (PP (IN of) (NP (NP (DT the) (JJ single-bit) (NN type)) (PP (IN of) (NP (NP (DT these) (NNS faults)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBP are) (ADVP (RB then)) (VP (ADVP (RB effectively)) (VBN covered) (PP (IN by) (NP (NP (DT the) (NX (NNP Single-Error) (NNP Correction) (CC and) (NNP Double-Error) (NNP Detection)) (PRN (-LRB- -LRB-) (NP (NNP SECDED)) (-RRB- -RRB-)) (NN design)) (PP (IN of) (NP (DT the) (JJ built-in) (NNP ECC))))))))))))))) (. .))
(S (ADVP (RB Finally)) (, ,) (S (VP (VBN motivated) (PP (IN by) (NP (DT the) (JJ above) (JJ experimental) (NNS observations))))) (, ,) (NP (PRP we)) (VP (VBD evaluated) (NP (DT an) (JJ FPGA-based) (NNP Neural) (NNP Network) (PRN (-LRB- -LRB-) (NNP NN) (-RRB- -RRB-)) (NN accelerator)) (PP (IN under) (NP (JJ low-voltage) (NNS operations))) (, ,) (SBAR (IN while) (S (NP (JJ built-in) (NNP ECC)) (VP (VBZ is) (VP (VBN leveraged) (S (VP (TO to) (VP (VP (VB mitigate) (NP (JJ undervolting) (NNS faults))) (CC and) (ADVP (RB thus)) (, ,) (VP (JJ prevent) (NP (NNP NN)) (NP (JJ significant) (NN accuracy) (NN loss))))))))))) (. .))
(S (PP (IN In) (NP (NN consequence))) (, ,) (NP (PRP we)) (VP (VBP achieve) (NP (NP (CD 40) (NN %)) (PP (IN of) (NP (DT the) (NNP BRAM) (NN power) (VBG saving)))) (PP (IN through) (NP (NP (VBG undervolting)) (PP (IN below) (NP (DT the) (JJ minimum) (JJ safe) (NN voltage) (NN level))))) (, ,) (PP (IN with) (NP (DT a) (JJ negligible) (NNP NN) (NN accuracy) (NN loss))) (, ,) (NP (NP (NNS thanks)) (PP (TO to) (NP (NP (DT the) (JJ substantial) (NN fault) (NN coverage)) (PP (IN by) (NP (DT the) (JJ built-in) (NNP ECC))))))) (. .))
