{"primaryContentSections":[{"declarations":[{"languages":["swift"],"platforms":["Linux"],"tokens":[{"kind":"keyword","text":"protocol"},{"text":" ","kind":"text"},{"text":"MachineVHDLRepresentable","kind":"identifier"}]}],"kind":"declarations"}],"schemaVersion":{"patch":0,"major":0,"minor":3},"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines"]]},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmachines\/machinevhdlrepresentable"]}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable"},"relationshipsSections":[{"kind":"relationships","type":"conformingTypes","identifiers":["doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineRepresentation"],"title":"Conforming Types"}],"kind":"symbol","metadata":{"roleHeading":"Protocol","navigatorTitle":[{"kind":"identifier","text":"MachineVHDLRepresentable"}],"externalID":"s:12VHDLMachines24MachineVHDLRepresentableP","role":"symbol","title":"MachineVHDLRepresentable","modules":[{"name":"VHDLMachines"}],"fragments":[{"kind":"keyword","text":"protocol"},{"kind":"text","text":" "},{"kind":"identifier","text":"MachineVHDLRepresentable"}],"symbolKind":"protocol"},"abstract":[{"type":"text","text":"Provide abstract "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":" representation of a "},{"type":"reference","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","isActive":true},{"type":"text","text":"."}],"topicSections":[{"identifiers":["doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable\/architectureBody","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable\/architectureHead","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable\/architectureName","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable\/entity","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable\/includes","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable\/machine"],"title":"Instance Properties"}],"sections":[],"references":{"doc://VHDLMachines/documentation/VHDLMachines/MachineVHDLRepresentable/architectureBody":{"required":true,"type":"topic","abstract":[{"type":"text","text":"The architecture body."}],"fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"architectureBody","kind":"identifier"},{"text":": ","kind":"text"},{"text":"AsynchronousBlock","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing17AsynchronousBlockO"}],"url":"\/documentation\/vhdlmachines\/machinevhdlrepresentable\/architecturebody","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable\/architectureBody","title":"architectureBody","kind":"symbol","role":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/MachineVHDLRepresentable/architectureHead":{"fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"architectureHead","kind":"identifier"},{"text":": ","kind":"text"},{"text":"ArchitectureHead","preciseIdentifier":"s:11VHDLParsing16ArchitectureHeadV","kind":"typeIdentifier"}],"title":"architectureHead","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable\/architectureHead","required":true,"url":"\/documentation\/vhdlmachines\/machinevhdlrepresentable\/architecturehead","kind":"symbol","abstract":[{"type":"text","text":"The architecture head."}]},"doc://VHDLMachines/documentation/VHDLMachines/MachineVHDLRepresentable/architectureName":{"type":"topic","role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable\/architectureName","kind":"symbol","abstract":[{"text":"The architecture name (usually ","type":"text"},{"type":"codeVoice","code":"Behavioral"},{"text":").","type":"text"}],"url":"\/documentation\/vhdlmachines\/machinevhdlrepresentable\/architecturename","required":true,"title":"architectureName","fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"architectureName","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}]},"doc://VHDLMachines/documentation/VHDLMachines/MachineVHDLRepresentable/includes":{"fragments":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"includes"},{"kind":"text","text":": ["},{"preciseIdentifier":"s:11VHDLParsing7IncludeO","kind":"typeIdentifier","text":"Include"},{"kind":"text","text":"]"}],"title":"includes","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable\/includes","required":true,"url":"\/documentation\/vhdlmachines\/machinevhdlrepresentable\/includes","kind":"symbol","abstract":[{"type":"text","text":"The includes required by the "},{"isActive":true,"type":"reference","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine"},{"type":"text","text":"."}]},"doc://VHDLMachines/documentation/VHDLMachines/MachineVHDLRepresentable":{"navigatorTitle":[{"kind":"identifier","text":"MachineVHDLRepresentable"}],"type":"topic","abstract":[{"type":"text","text":"Provide abstract "},{"type":"codeVoice","code":"VHDL"},{"text":" representation of a ","type":"text"},{"type":"reference","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","isActive":true},{"text":".","type":"text"}],"fragments":[{"kind":"keyword","text":"protocol"},{"kind":"text","text":" "},{"kind":"identifier","text":"MachineVHDLRepresentable"}],"url":"\/documentation\/vhdlmachines\/machinevhdlrepresentable","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable","title":"MachineVHDLRepresentable","kind":"symbol","role":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/MachineVHDLRepresentable/machine":{"required":true,"type":"topic","abstract":[{"type":"text","text":"The machine to represent."}],"fragments":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"machine"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Machine","preciseIdentifier":"s:12VHDLMachines7MachineV"}],"url":"\/documentation\/vhdlmachines\/machinevhdlrepresentable\/machine","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable\/machine","title":"machine","kind":"symbol","role":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/MachineVHDLRepresentable/entity":{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable\/entity","type":"topic","kind":"symbol","fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"entity","kind":"identifier"},{"text":": ","kind":"text"},{"text":"Entity","preciseIdentifier":"s:11VHDLParsing6EntityV","kind":"typeIdentifier"}],"role":"symbol","title":"entity","required":true,"url":"\/documentation\/vhdlmachines\/machinevhdlrepresentable\/entity","abstract":[{"text":"The entity.","type":"text"}]},"doc://VHDLMachines/documentation/VHDLMachines/MachineRepresentation":{"navigatorTitle":[{"kind":"identifier","text":"MachineRepresentation"}],"type":"topic","abstract":[{"type":"text","text":"A struct defining the simplest type of "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":" representation."}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"MachineRepresentation"}],"url":"\/documentation\/vhdlmachines\/machinerepresentation","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineRepresentation","title":"MachineRepresentation","kind":"symbol","role":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/Machine":{"navigatorTitle":[{"kind":"identifier","text":"Machine"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Machine"}],"title":"Machine","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","url":"\/documentation\/vhdlmachines\/machine","kind":"symbol","abstract":[{"type":"text","text":"The VHDL implementation of an LLFSM."}]}}}