

================================================================
== Vitis HLS Report for 'feedforward_Pipeline_VITIS_LOOP_103_2'
================================================================
* Date:           Fri Jun 13 14:38:45 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bnn_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.806 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      395|      395|  3.950 us|  3.950 us|  393|  393|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_103_2  |      393|      393|         3|          1|          1|   392|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    106|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|     115|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     115|    142|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln103_fu_104_p2    |         +|   0|  0|  13|          10|           2|
    |add_ln106_1_fu_132_p2  |         +|   0|  0|  39|          32|          19|
    |add_ln106_fu_120_p2    |         +|   0|  0|  39|          32|          19|
    |icmp_ln103_fu_82_p2    |      icmp|   0|  0|  13|          10|           9|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 106|          85|          51|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|   10|         20|
    |i_1_fu_36                |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   22|         44|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                        |   1|   0|    1|          0|
    |ap_done_reg                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                 |   1|   0|    1|          0|
    |i_1_fu_36                                        |  10|   0|   10|          0|
    |layer1_activations_2_addr_reg_156                |   9|   0|    9|          0|
    |layer1_activations_2_addr_reg_156_pp0_iter1_reg  |   9|   0|    9|          0|
    |layer1_activations_2_load_reg_167                |  32|   0|   32|          0|
    |layer1_activations_addr_reg_150                  |   9|   0|    9|          0|
    |layer1_activations_addr_reg_150_pp0_iter1_reg    |   9|   0|    9|          0|
    |layer1_activations_load_reg_162                  |  32|   0|   32|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 115|   0|  115|          0|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+---------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-------------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_103_2|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_103_2|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_103_2|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_103_2|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_103_2|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_103_2|  return value|
|layer1_activations_2_address0  |  out|    9|   ap_memory|                   layer1_activations_2|         array|
|layer1_activations_2_ce0       |  out|    1|   ap_memory|                   layer1_activations_2|         array|
|layer1_activations_2_we0       |  out|    1|   ap_memory|                   layer1_activations_2|         array|
|layer1_activations_2_d0        |  out|   32|   ap_memory|                   layer1_activations_2|         array|
|layer1_activations_2_address1  |  out|    9|   ap_memory|                   layer1_activations_2|         array|
|layer1_activations_2_ce1       |  out|    1|   ap_memory|                   layer1_activations_2|         array|
|layer1_activations_2_q1        |   in|   32|   ap_memory|                   layer1_activations_2|         array|
|layer1_activations_address0    |  out|    9|   ap_memory|                     layer1_activations|         array|
|layer1_activations_ce0         |  out|    1|   ap_memory|                     layer1_activations|         array|
|layer1_activations_we0         |  out|    1|   ap_memory|                     layer1_activations|         array|
|layer1_activations_d0          |  out|   32|   ap_memory|                     layer1_activations|         array|
|layer1_activations_address1    |  out|    9|   ap_memory|                     layer1_activations|         array|
|layer1_activations_ce1         |  out|    1|   ap_memory|                     layer1_activations|         array|
|layer1_activations_q1          |   in|   32|   ap_memory|                     layer1_activations|         array|
+-------------------------------+-----+-----+------------+---------------------------------------+--------------+

