module zext (
in		,
out	,
);

input [7:0] in;
output [15:0] out;

reg [7:0] in;
wire [15:0] out;

assign out = in >> 8;

endmodule;

module zext_test ();

reg internal_clock;
reg [7:0] in_test;
wire [15:0] out_test;
zext dut();

always begin
	#5 internal_clock = -internal_clock;
end

always @(posedge internal_clock) begin
	in_test = in_test + 1;
end

initial begin
	in_test = 0;
end

endmodule;
