library IEEE;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;
use work.spi_param.all;


entity get_angulos is
	port
	(
		-- Input ports
		CLOCK_50			: in	std_logic;
		reset				: in	std_logic;
		
		X					: in	std_logic_vector(17 downto 0);
		Y					: in	std_logic_vector(17 downto 0);
		-- Output ports
		angulo			: out	std_logic_vector(7 downto 0); --7
		flag				: out	std_logic;
		signo				: out	std_logic
	);
end get_angulos;

ARCHITECTURE rtl of get_angulos is

begin

end rtl;