# system info fir on 2019.03.07.22:35:02
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1552019698
#
#
# Files generated for fir on 2019.03.07.22:35:02
files:
filepath,kind,attributes,module,is_top
simulation/fir.v,VERILOG,,fir,true
simulation/submodules/dspba_library_package.vhd,VHDL,,fir_fir_compiler_ii_0,false
simulation/submodules/dspba_library.vhd,VHDL,,fir_fir_compiler_ii_0,false
simulation/submodules/auk_dspip_math_pkg_hpfir.vhd,VHDL,,fir_fir_compiler_ii_0,false
simulation/submodules/auk_dspip_lib_pkg_hpfir.vhd,VHDL,,fir_fir_compiler_ii_0,false
simulation/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd,VHDL,,fir_fir_compiler_ii_0,false
simulation/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd,VHDL,,fir_fir_compiler_ii_0,false
simulation/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd,VHDL,,fir_fir_compiler_ii_0,false
simulation/submodules/auk_dspip_roundsat_hpfir.vhd,VHDL,,fir_fir_compiler_ii_0,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,fir_fir_compiler_ii_0,false
simulation/submodules/fir_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm0.hex,HEX,,fir_fir_compiler_ii_0,false
simulation/submodules/fir_fir_compiler_ii_0_rtl_core_u0_m0_wo0_dec0_lutmem.hex,HEX,,fir_fir_compiler_ii_0,false
simulation/submodules/fir_fir_compiler_ii_0_rtl_core.vhd,VHDL,,fir_fir_compiler_ii_0,false
simulation/submodules/fir_fir_compiler_ii_0_ast.vhd,VHDL,,fir_fir_compiler_ii_0,false
simulation/submodules/fir_fir_compiler_ii_0.vhd,VHDL,,fir_fir_compiler_ii_0,false
simulation/submodules/fir_fir_compiler_ii_0_nativelink.tcl,OTHER,,fir_fir_compiler_ii_0,false
simulation/submodules/fir_fir_compiler_ii_0_msim.tcl,OTHER,,fir_fir_compiler_ii_0,false
simulation/submodules/fir_fir_compiler_ii_0_tb.vhd,VHDL,,fir_fir_compiler_ii_0,false
simulation/submodules/fir_fir_compiler_ii_0_mlab.m,OTHER,,fir_fir_compiler_ii_0,false
simulation/submodules/fir_fir_compiler_ii_0_model.m,OTHER,,fir_fir_compiler_ii_0,false
simulation/submodules/fir_fir_compiler_ii_0_coef_int.txt,OTHER,,fir_fir_compiler_ii_0,false
simulation/submodules/fir_fir_compiler_ii_0_coef_reload.txt,OTHER,,fir_fir_compiler_ii_0,false
simulation/submodules/fir_fir_compiler_ii_0_coef_reload_rtl.txt,OTHER,,fir_fir_compiler_ii_0,false
simulation/submodules/fir_fir_compiler_ii_0_input.txt,OTHER,,fir_fir_compiler_ii_0,false
simulation/submodules/fir_fir_compiler_ii_0_param.txt,OTHER,,fir_fir_compiler_ii_0,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
fir.fir_compiler_ii_0,fir_fir_compiler_ii_0
fir.rst_controller,altera_reset_controller
