// Seed: 1070384457
module module_0 (
    input  wor   id_0
    , id_7,
    output uwire id_1,
    input  tri1  id_2,
    input  wand  id_3,
    input  uwire id_4,
    input  tri1  id_5
);
  assign #id_8 id_1 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    inout wor id_2,
    output uwire id_3,
    output wor id_4,
    output wor id_5,
    output tri1 id_6,
    output tri1 id_7,
    input wor id_8,
    output supply0 id_9,
    input tri id_10,
    input tri0 id_11,
    output tri0 id_12,
    output tri0 id_13,
    output wire id_14,
    input supply1 id_15,
    input supply1 id_16,
    output supply0 id_17,
    output logic id_18
);
  always id_18 <= 1'h0;
  module_0(
      id_0, id_13, id_1, id_16, id_1, id_8
  );
endmodule
