`define id_0 0
`define id_1 0
`define id_2 0
`timescale 1ps / 1ps
module module_3 (
    input id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    output logic id_9,
    input id_10
);
  id_11 id_12 (
      .id_11(id_5),
      .id_5 (id_7)
  );
  id_13 id_14 (
      .id_10(1),
      .id_8 (id_11)
  );
  assign {id_13, 1, 1, 1} = id_6;
endmodule
