{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702724255411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702724255411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 16 16:27:35 2023 " "Processing started: Sat Dec 16 16:27:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702724255411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702724255411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t1a_fs_pwm -c t1a_fs_pwm " "Command: quartus_map --read_settings_files=on --write_settings_files=off t1a_fs_pwm -c t1a_fs_pwm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702724255411 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702724255616 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702724255616 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tb.v(59) " "Verilog HDL information at tb.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "simulation/modelsim/tb.v" "" { Text "C:/Users/ramac/Downloads/t1a_fs_pwm/t1a_fs_pwm/simulation/modelsim/tb.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702724260328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/modelsim/tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "simulation/modelsim/tb.v" "" { Text "C:/Users/ramac/Downloads/t1a_fs_pwm/t1a_fs_pwm/simulation/modelsim/tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702724260328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702724260328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t1a_fs_pwm_bdf.v 1 1 " "Found 1 design units, including 1 entities, in source file t1a_fs_pwm_bdf.v" { { "Info" "ISGN_ENTITY_NAME" "1 t1a_fs_pwm_bdf " "Found entity 1: t1a_fs_pwm_bdf" {  } { { "t1a_fs_pwm_bdf.v" "" { Text "C:/Users/ramac/Downloads/t1a_fs_pwm/t1a_fs_pwm/t1a_fs_pwm_bdf.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702724260328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702724260328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t1a_fs_pwm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file t1a_fs_pwm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 t1a_fs_pwm " "Found entity 1: t1a_fs_pwm" {  } { { "t1a_fs_pwm.bdf" "" { Schematic "C:/Users/ramac/Downloads/t1a_fs_pwm/t1a_fs_pwm/t1a_fs_pwm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702724260328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702724260328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_generator " "Found entity 1: pwm_generator" {  } { { "pwm_generator.v" "" { Text "C:/Users/ramac/Downloads/t1a_fs_pwm/t1a_fs_pwm/pwm_generator.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702724260328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702724260328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_scaling.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_scaling.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_scaling " "Found entity 1: frequency_scaling" {  } { { "frequency_scaling.v" "" { Text "C:/Users/ramac/Downloads/t1a_fs_pwm/t1a_fs_pwm/frequency_scaling.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702724260328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702724260328 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb " "Elaborating entity \"tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702724260343 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error_clk_1 tb.v(10) " "Verilog HDL or VHDL warning at tb.v(10): object \"error_clk_1\" assigned a value but never read" {  } { { "simulation/modelsim/tb.v" "" { Text "C:/Users/ramac/Downloads/t1a_fs_pwm/t1a_fs_pwm/simulation/modelsim/tb.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702724260343 "|tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error_clk_2 tb.v(14) " "Verilog HDL or VHDL warning at tb.v(14): object \"error_clk_2\" assigned a value but never read" {  } { { "simulation/modelsim/tb.v" "" { Text "C:/Users/ramac/Downloads/t1a_fs_pwm/t1a_fs_pwm/simulation/modelsim/tb.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702724260343 "|tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error_pwm tb.v(19) " "Verilog HDL or VHDL warning at tb.v(19): object \"error_pwm\" assigned a value but never read" {  } { { "simulation/modelsim/tb.v" "" { Text "C:/Users/ramac/Downloads/t1a_fs_pwm/t1a_fs_pwm/simulation/modelsim/tb.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702724260343 "|tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fw tb.v(22) " "Verilog HDL or VHDL warning at tb.v(22): object \"fw\" assigned a value but never read" {  } { { "simulation/modelsim/tb.v" "" { Text "C:/Users/ramac/Downloads/t1a_fs_pwm/t1a_fs_pwm/simulation/modelsim/tb.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702724260343 "|tb"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk_50M tb.v(32) " "Verilog HDL warning at tb.v(32): assignments to clk_50M create a combinational loop" {  } { { "simulation/modelsim/tb.v" "" { Text "C:/Users/ramac/Downloads/t1a_fs_pwm/t1a_fs_pwm/simulation/modelsim/tb.v" 32 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1702724260343 "|tb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "exp_pwm_out tb.v(60) " "Verilog HDL Always Construct warning at tb.v(60): variable \"exp_pwm_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "simulation/modelsim/tb.v" "" { Text "C:/Users/ramac/Downloads/t1a_fs_pwm/t1a_fs_pwm/simulation/modelsim/tb.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702724260343 "|tb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pwm_signal tb.v(60) " "Verilog HDL Always Construct warning at tb.v(60): variable \"pwm_signal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "simulation/modelsim/tb.v" "" { Text "C:/Users/ramac/Downloads/t1a_fs_pwm/t1a_fs_pwm/simulation/modelsim/tb.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702724260343 "|tb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "error_count tb.v(61) " "Verilog HDL Always Construct warning at tb.v(61): variable \"error_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "simulation/modelsim/tb.v" "" { Text "C:/Users/ramac/Downloads/t1a_fs_pwm/t1a_fs_pwm/simulation/modelsim/tb.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702724260343 "|tb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "exp_clk_out_1 tb.v(66) " "Verilog HDL Always Construct warning at tb.v(66): variable \"exp_clk_out_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "simulation/modelsim/tb.v" "" { Text "C:/Users/ramac/Downloads/t1a_fs_pwm/t1a_fs_pwm/simulation/modelsim/tb.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702724260343 "|tb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk_3125KHz tb.v(66) " "Verilog HDL Always Construct warning at tb.v(66): variable \"clk_3125KHz\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "simulation/modelsim/tb.v" "" { Text "C:/Users/ramac/Downloads/t1a_fs_pwm/t1a_fs_pwm/simulation/modelsim/tb.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702724260343 "|tb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "exp_clk_out_2 tb.v(72) " "Verilog HDL Always Construct warning at tb.v(72): variable \"exp_clk_out_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "simulation/modelsim/tb.v" "" { Text "C:/Users/ramac/Downloads/t1a_fs_pwm/t1a_fs_pwm/simulation/modelsim/tb.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702724260343 "|tb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk_195KHz tb.v(72) " "Verilog HDL Always Construct warning at tb.v(72): variable \"clk_195KHz\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "simulation/modelsim/tb.v" "" { Text "C:/Users/ramac/Downloads/t1a_fs_pwm/t1a_fs_pwm/simulation/modelsim/tb.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702724260343 "|tb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i tb.v(78) " "Verilog HDL Always Construct warning at tb.v(78): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "simulation/modelsim/tb.v" "" { Text "C:/Users/ramac/Downloads/t1a_fs_pwm/t1a_fs_pwm/simulation/modelsim/tb.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702724260343 "|tb"}
{ "Error" "EVRFX_VERI_UNSUPPORTED_SYSTEM_CALL" "\$fopen tb.v(80) " "Verilog HDL Unsupported Feature error at tb.v(80): system function \"\$fopen\" is not supported for synthesis" {  } { { "simulation/modelsim/tb.v" "" { Text "C:/Users/ramac/Downloads/t1a_fs_pwm/t1a_fs_pwm/simulation/modelsim/tb.v" 80 0 0 } }  } 0 10174 "Verilog HDL Unsupported Feature error at %2!s!: system function \"%1!s!\" is not supported for synthesis" 0 0 "Analysis & Synthesis" 0 -1 1702724260343 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb.v(81) " "Verilog HDL warning at tb.v(81): ignoring unsupported system task" {  } { { "simulation/modelsim/tb.v" "" { Text "C:/Users/ramac/Downloads/t1a_fs_pwm/t1a_fs_pwm/simulation/modelsim/tb.v" 81 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1702724260343 "|tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb.v(83) " "Verilog HDL warning at tb.v(83): ignoring unsupported system task" {  } { { "simulation/modelsim/tb.v" "" { Text "C:/Users/ramac/Downloads/t1a_fs_pwm/t1a_fs_pwm/simulation/modelsim/tb.v" 83 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1702724260343 "|tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "error_count tb.v(59) " "Verilog HDL Always Construct warning at tb.v(59): inferring latch(es) for variable \"error_count\", which holds its previous value in one or more paths through the always construct" {  } { { "simulation/modelsim/tb.v" "" { Text "C:/Users/ramac/Downloads/t1a_fs_pwm/t1a_fs_pwm/simulation/modelsim/tb.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702724260343 "|tb"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702724260343 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ramac/Downloads/t1a_fs_pwm/t1a_fs_pwm/output_files/t1a_fs_pwm.map.smsg " "Generated suppressed messages file C:/Users/ramac/Downloads/t1a_fs_pwm/t1a_fs_pwm/output_files/t1a_fs_pwm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702724260343 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702724260391 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 16 16:27:40 2023 " "Processing ended: Sat Dec 16 16:27:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702724260391 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702724260391 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702724260391 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702724260391 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 17 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 17 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702724260949 ""}
