
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,37}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= A_EX.Out=>ALU.A                                         Premise(F4)
	S7= B_EX.Out=>ALU.B                                         Premise(F5)
	S8= ALU.Out=>ALUOut_MEM.In                                  Premise(F6)
	S9= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                     Premise(F7)
	S10= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F8)
	S11= FU.Bub_IF=>CU_IF.Bub                                   Premise(F9)
	S12= FU.Halt_IF=>CU_IF.Halt                                 Premise(F10)
	S13= ICache.Hit=>CU_IF.ICacheHit                            Premise(F11)
	S14= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F12)
	S15= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F13)
	S16= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F14)
	S17= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F15)
	S18= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F16)
	S19= ICache.Hit=>FU.ICacheHit                               Premise(F17)
	S20= IR_EX.Out=>FU.IR_EX                                    Premise(F18)
	S21= ALU.Out=>FU.InEX                                       Premise(F19)
	S22= IR_EX.Out15_11=>FU.InEX_WReg                           Premise(F20)
	S23= IMMU.Addr=>IAddrReg.In                                 Premise(F21)
	S24= PC.Out=>ICache.IEA                                     Premise(F22)
	S25= ICache.IEA=addr                                        Path(S5,S24)
	S26= ICache.Hit=ICacheHit(addr)                             ICache-Search(S25)
	S27= ICache.Out={0,rS,rT,rD,0,37}                           ICache-Search(S25,S3)
	S28= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S26,S13)
	S29= FU.ICacheHit=ICacheHit(addr)                           Path(S26,S19)
	S30= ICache.Out=>ICacheReg.In                               Premise(F23)
	S31= ICacheReg.In={0,rS,rT,rD,0,37}                         Path(S27,S30)
	S32= PC.Out=>IMMU.IEA                                       Premise(F24)
	S33= IMMU.IEA=addr                                          Path(S5,S32)
	S34= CP0.ASID=>IMMU.PID                                     Premise(F25)
	S35= IMMU.PID=pid                                           Path(S4,S34)
	S36= IMMU.Addr={pid,addr}                                   IMMU-Search(S35,S33)
	S37= IAddrReg.In={pid,addr}                                 Path(S36,S23)
	S38= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S35,S33)
	S39= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S38,S14)
	S40= ICache.Out=>IR_ID.In                                   Premise(F26)
	S41= IR_ID.In={0,rS,rT,rD,0,37}                             Path(S27,S40)
	S42= ICache.Out=>IR_IMMU.In                                 Premise(F27)
	S43= IR_IMMU.In={0,rS,rT,rD,0,37}                           Path(S27,S42)
	S44= IR_EX.Out=>IR_MEM.In                                   Premise(F28)
	S45= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F29)
	S46= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F30)
	S47= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F31)
	S48= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F32)
	S49= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F33)
	S50= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F34)
	S51= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F35)
	S52= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F36)
	S53= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F37)
	S54= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F38)
	S55= IR_EX.Out31_26=>CU_EX.Op                               Premise(F39)
	S56= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F40)
	S57= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F41)
	S58= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F42)
	S59= IR_ID.Out31_26=>CU_ID.Op                               Premise(F43)
	S60= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F44)
	S61= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F45)
	S62= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F46)
	S63= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F47)
	S64= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F48)
	S65= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F49)
	S66= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F50)
	S67= IR_WB.Out31_26=>CU_WB.Op                               Premise(F51)
	S68= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F52)
	S69= CtrlA_EX=0                                             Premise(F53)
	S70= CtrlB_EX=0                                             Premise(F54)
	S71= CtrlALUOut_MEM=0                                       Premise(F55)
	S72= CtrlALUOut_DMMU1=0                                     Premise(F56)
	S73= CtrlALUOut_DMMU2=0                                     Premise(F57)
	S74= CtrlALUOut_WB=0                                        Premise(F58)
	S75= CtrlA_MEM=0                                            Premise(F59)
	S76= CtrlA_WB=0                                             Premise(F60)
	S77= CtrlB_MEM=0                                            Premise(F61)
	S78= CtrlB_WB=0                                             Premise(F62)
	S79= CtrlICache=0                                           Premise(F63)
	S80= ICache[addr]={0,rS,rT,rD,0,37}                         ICache-Hold(S3,S79)
	S81= CtrlIMMU=0                                             Premise(F64)
	S82= CtrlIR_DMMU1=0                                         Premise(F65)
	S83= CtrlIR_DMMU2=0                                         Premise(F66)
	S84= CtrlIR_EX=0                                            Premise(F67)
	S85= CtrlIR_ID=1                                            Premise(F68)
	S86= [IR_ID]={0,rS,rT,rD,0,37}                              IR_ID-Write(S41,S85)
	S87= CtrlIR_IMMU=0                                          Premise(F69)
	S88= CtrlIR_MEM=0                                           Premise(F70)
	S89= CtrlIR_WB=0                                            Premise(F71)
	S90= CtrlGPR=0                                              Premise(F72)
	S91= CtrlIAddrReg=0                                         Premise(F73)
	S92= CtrlPC=0                                               Premise(F74)
	S93= CtrlPCInc=1                                            Premise(F75)
	S94= PC[Out]=addr+4                                         PC-Inc(S1,S92,S93)
	S95= PC[CIA]=addr                                           PC-Inc(S1,S92,S93)
	S96= CtrlIMem=0                                             Premise(F76)
	S97= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                     IMem-Hold(S2,S96)
	S98= CtrlICacheReg=0                                        Premise(F77)
	S99= CtrlASIDIn=0                                           Premise(F78)
	S100= CtrlCP0=0                                             Premise(F79)
	S101= CP0[ASID]=pid                                         CP0-Hold(S0,S100)
	S102= CtrlEPCIn=0                                           Premise(F80)
	S103= CtrlExCodeIn=0                                        Premise(F81)
	S104= CtrlIRMux=0                                           Premise(F82)
	S105= GPR[rS]=a                                             Premise(F83)
	S106= GPR[rT]=b                                             Premise(F84)

ID	S107= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S86)
	S108= IR_ID.Out31_26=0                                      IR-Out(S86)
	S109= IR_ID.Out25_21=rS                                     IR-Out(S86)
	S110= IR_ID.Out20_16=rT                                     IR-Out(S86)
	S111= IR_ID.Out15_11=rD                                     IR-Out(S86)
	S112= IR_ID.Out10_6=0                                       IR-Out(S86)
	S113= IR_ID.Out5_0=37                                       IR-Out(S86)
	S114= PC.Out=addr+4                                         PC-Out(S94)
	S115= PC.CIA=addr                                           PC-Out(S95)
	S116= PC.CIA31_28=addr[31:28]                               PC-Out(S95)
	S117= CP0.ASID=pid                                          CP0-Read-ASID(S101)
	S118= A_EX.Out=>ALU.A                                       Premise(F164)
	S119= B_EX.Out=>ALU.B                                       Premise(F165)
	S120= ALU.Out=>ALUOut_MEM.In                                Premise(F166)
	S121= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F167)
	S122= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F168)
	S123= FU.Bub_IF=>CU_IF.Bub                                  Premise(F169)
	S124= FU.Halt_IF=>CU_IF.Halt                                Premise(F170)
	S125= ICache.Hit=>CU_IF.ICacheHit                           Premise(F171)
	S126= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F172)
	S127= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F173)
	S128= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F174)
	S129= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F175)
	S130= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F176)
	S131= ICache.Hit=>FU.ICacheHit                              Premise(F177)
	S132= IR_EX.Out=>FU.IR_EX                                   Premise(F178)
	S133= ALU.Out=>FU.InEX                                      Premise(F179)
	S134= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F180)
	S135= IMMU.Addr=>IAddrReg.In                                Premise(F181)
	S136= PC.Out=>ICache.IEA                                    Premise(F182)
	S137= ICache.IEA=addr+4                                     Path(S114,S136)
	S138= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S137)
	S139= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S138,S125)
	S140= FU.ICacheHit=ICacheHit(addr+4)                        Path(S138,S131)
	S141= ICache.Out=>ICacheReg.In                              Premise(F183)
	S142= PC.Out=>IMMU.IEA                                      Premise(F184)
	S143= IMMU.IEA=addr+4                                       Path(S114,S142)
	S144= CP0.ASID=>IMMU.PID                                    Premise(F185)
	S145= IMMU.PID=pid                                          Path(S117,S144)
	S146= IMMU.Addr={pid,addr+4}                                IMMU-Search(S145,S143)
	S147= IAddrReg.In={pid,addr+4}                              Path(S146,S135)
	S148= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S145,S143)
	S149= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S148,S126)
	S150= ICache.Out=>IR_ID.In                                  Premise(F186)
	S151= ICache.Out=>IR_IMMU.In                                Premise(F187)
	S152= IR_EX.Out=>IR_MEM.In                                  Premise(F188)
	S153= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F189)
	S154= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F190)
	S155= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F191)
	S156= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F192)
	S157= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F193)
	S158= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F194)
	S159= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F195)
	S160= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F196)
	S161= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F197)
	S162= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F198)
	S163= IR_EX.Out31_26=>CU_EX.Op                              Premise(F199)
	S164= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F200)
	S165= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F201)
	S166= CU_ID.IRFunc1=rT                                      Path(S110,S165)
	S167= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F202)
	S168= CU_ID.IRFunc2=rS                                      Path(S109,S167)
	S169= IR_ID.Out31_26=>CU_ID.Op                              Premise(F203)
	S170= CU_ID.Op=0                                            Path(S108,S169)
	S171= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F204)
	S172= CU_ID.IRFunc=37                                       Path(S113,S171)
	S173= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F205)
	S174= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F206)
	S175= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F207)
	S176= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F208)
	S177= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F209)
	S178= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F210)
	S179= IR_WB.Out31_26=>CU_WB.Op                              Premise(F211)
	S180= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F212)
	S181= CtrlA_EX=1                                            Premise(F213)
	S182= CtrlB_EX=1                                            Premise(F214)
	S183= CtrlALUOut_MEM=0                                      Premise(F215)
	S184= CtrlALUOut_DMMU1=0                                    Premise(F216)
	S185= CtrlALUOut_DMMU2=0                                    Premise(F217)
	S186= CtrlALUOut_WB=0                                       Premise(F218)
	S187= CtrlA_MEM=0                                           Premise(F219)
	S188= CtrlA_WB=0                                            Premise(F220)
	S189= CtrlB_MEM=0                                           Premise(F221)
	S190= CtrlB_WB=0                                            Premise(F222)
	S191= CtrlICache=0                                          Premise(F223)
	S192= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S80,S191)
	S193= CtrlIMMU=0                                            Premise(F224)
	S194= CtrlIR_DMMU1=0                                        Premise(F225)
	S195= CtrlIR_DMMU2=0                                        Premise(F226)
	S196= CtrlIR_EX=1                                           Premise(F227)
	S197= CtrlIR_ID=0                                           Premise(F228)
	S198= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S86,S197)
	S199= CtrlIR_IMMU=0                                         Premise(F229)
	S200= CtrlIR_MEM=0                                          Premise(F230)
	S201= CtrlIR_WB=0                                           Premise(F231)
	S202= CtrlGPR=0                                             Premise(F232)
	S203= GPR[rS]=a                                             GPR-Hold(S105,S202)
	S204= GPR[rT]=b                                             GPR-Hold(S106,S202)
	S205= CtrlIAddrReg=0                                        Premise(F233)
	S206= CtrlPC=0                                              Premise(F234)
	S207= CtrlPCInc=0                                           Premise(F235)
	S208= PC[CIA]=addr                                          PC-Hold(S95,S207)
	S209= PC[Out]=addr+4                                        PC-Hold(S94,S206,S207)
	S210= CtrlIMem=0                                            Premise(F236)
	S211= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S97,S210)
	S212= CtrlICacheReg=0                                       Premise(F237)
	S213= CtrlASIDIn=0                                          Premise(F238)
	S214= CtrlCP0=0                                             Premise(F239)
	S215= CP0[ASID]=pid                                         CP0-Hold(S101,S214)
	S216= CtrlEPCIn=0                                           Premise(F240)
	S217= CtrlExCodeIn=0                                        Premise(F241)
	S218= CtrlIRMux=0                                           Premise(F242)

EX	S219= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S198)
	S220= IR_ID.Out31_26=0                                      IR-Out(S198)
	S221= IR_ID.Out25_21=rS                                     IR-Out(S198)
	S222= IR_ID.Out20_16=rT                                     IR-Out(S198)
	S223= IR_ID.Out15_11=rD                                     IR-Out(S198)
	S224= IR_ID.Out10_6=0                                       IR-Out(S198)
	S225= IR_ID.Out5_0=37                                       IR-Out(S198)
	S226= PC.CIA=addr                                           PC-Out(S208)
	S227= PC.CIA31_28=addr[31:28]                               PC-Out(S208)
	S228= PC.Out=addr+4                                         PC-Out(S209)
	S229= CP0.ASID=pid                                          CP0-Read-ASID(S215)
	S230= A_EX.Out=>ALU.A                                       Premise(F243)
	S231= B_EX.Out=>ALU.B                                       Premise(F244)
	S232= ALU.Func=6'b000001                                    Premise(F245)
	S233= ALU.Out=>ALUOut_MEM.In                                Premise(F246)
	S234= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F247)
	S235= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F248)
	S236= FU.Bub_IF=>CU_IF.Bub                                  Premise(F249)
	S237= FU.Halt_IF=>CU_IF.Halt                                Premise(F250)
	S238= ICache.Hit=>CU_IF.ICacheHit                           Premise(F251)
	S239= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F252)
	S240= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F253)
	S241= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F254)
	S242= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F255)
	S243= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F256)
	S244= ICache.Hit=>FU.ICacheHit                              Premise(F257)
	S245= IR_EX.Out=>FU.IR_EX                                   Premise(F258)
	S246= ALU.Out=>FU.InEX                                      Premise(F259)
	S247= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F260)
	S248= IMMU.Addr=>IAddrReg.In                                Premise(F261)
	S249= PC.Out=>ICache.IEA                                    Premise(F262)
	S250= ICache.IEA=addr+4                                     Path(S228,S249)
	S251= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S250)
	S252= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S251,S238)
	S253= FU.ICacheHit=ICacheHit(addr+4)                        Path(S251,S244)
	S254= ICache.Out=>ICacheReg.In                              Premise(F263)
	S255= PC.Out=>IMMU.IEA                                      Premise(F264)
	S256= IMMU.IEA=addr+4                                       Path(S228,S255)
	S257= CP0.ASID=>IMMU.PID                                    Premise(F265)
	S258= IMMU.PID=pid                                          Path(S229,S257)
	S259= IMMU.Addr={pid,addr+4}                                IMMU-Search(S258,S256)
	S260= IAddrReg.In={pid,addr+4}                              Path(S259,S248)
	S261= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S258,S256)
	S262= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S261,S239)
	S263= ICache.Out=>IR_ID.In                                  Premise(F266)
	S264= ICache.Out=>IR_IMMU.In                                Premise(F267)
	S265= IR_EX.Out=>IR_MEM.In                                  Premise(F268)
	S266= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F269)
	S267= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F270)
	S268= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F271)
	S269= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F272)
	S270= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F273)
	S271= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F274)
	S272= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F275)
	S273= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F276)
	S274= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F277)
	S275= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F278)
	S276= IR_EX.Out31_26=>CU_EX.Op                              Premise(F279)
	S277= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F280)
	S278= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F281)
	S279= CU_ID.IRFunc1=rT                                      Path(S222,S278)
	S280= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F282)
	S281= CU_ID.IRFunc2=rS                                      Path(S221,S280)
	S282= IR_ID.Out31_26=>CU_ID.Op                              Premise(F283)
	S283= CU_ID.Op=0                                            Path(S220,S282)
	S284= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F284)
	S285= CU_ID.IRFunc=37                                       Path(S225,S284)
	S286= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F285)
	S287= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F286)
	S288= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F287)
	S289= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F288)
	S290= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F289)
	S291= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F290)
	S292= IR_WB.Out31_26=>CU_WB.Op                              Premise(F291)
	S293= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F292)
	S294= CtrlA_EX=0                                            Premise(F293)
	S295= CtrlB_EX=0                                            Premise(F294)
	S296= CtrlALUOut_MEM=1                                      Premise(F295)
	S297= CtrlALUOut_DMMU1=0                                    Premise(F296)
	S298= CtrlALUOut_DMMU2=0                                    Premise(F297)
	S299= CtrlALUOut_WB=0                                       Premise(F298)
	S300= CtrlA_MEM=0                                           Premise(F299)
	S301= CtrlA_WB=0                                            Premise(F300)
	S302= CtrlB_MEM=0                                           Premise(F301)
	S303= CtrlB_WB=0                                            Premise(F302)
	S304= CtrlICache=0                                          Premise(F303)
	S305= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S192,S304)
	S306= CtrlIMMU=0                                            Premise(F304)
	S307= CtrlIR_DMMU1=0                                        Premise(F305)
	S308= CtrlIR_DMMU2=0                                        Premise(F306)
	S309= CtrlIR_EX=0                                           Premise(F307)
	S310= CtrlIR_ID=0                                           Premise(F308)
	S311= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S198,S310)
	S312= CtrlIR_IMMU=0                                         Premise(F309)
	S313= CtrlIR_MEM=1                                          Premise(F310)
	S314= CtrlIR_WB=0                                           Premise(F311)
	S315= CtrlGPR=0                                             Premise(F312)
	S316= GPR[rS]=a                                             GPR-Hold(S203,S315)
	S317= GPR[rT]=b                                             GPR-Hold(S204,S315)
	S318= CtrlIAddrReg=0                                        Premise(F313)
	S319= CtrlPC=0                                              Premise(F314)
	S320= CtrlPCInc=0                                           Premise(F315)
	S321= PC[CIA]=addr                                          PC-Hold(S208,S320)
	S322= PC[Out]=addr+4                                        PC-Hold(S209,S319,S320)
	S323= CtrlIMem=0                                            Premise(F316)
	S324= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S211,S323)
	S325= CtrlICacheReg=0                                       Premise(F317)
	S326= CtrlASIDIn=0                                          Premise(F318)
	S327= CtrlCP0=0                                             Premise(F319)
	S328= CP0[ASID]=pid                                         CP0-Hold(S215,S327)
	S329= CtrlEPCIn=0                                           Premise(F320)
	S330= CtrlExCodeIn=0                                        Premise(F321)
	S331= CtrlIRMux=0                                           Premise(F322)

MEM	S332= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S311)
	S333= IR_ID.Out31_26=0                                      IR-Out(S311)
	S334= IR_ID.Out25_21=rS                                     IR-Out(S311)
	S335= IR_ID.Out20_16=rT                                     IR-Out(S311)
	S336= IR_ID.Out15_11=rD                                     IR-Out(S311)
	S337= IR_ID.Out10_6=0                                       IR-Out(S311)
	S338= IR_ID.Out5_0=37                                       IR-Out(S311)
	S339= PC.CIA=addr                                           PC-Out(S321)
	S340= PC.CIA31_28=addr[31:28]                               PC-Out(S321)
	S341= PC.Out=addr+4                                         PC-Out(S322)
	S342= CP0.ASID=pid                                          CP0-Read-ASID(S328)
	S343= A_EX.Out=>ALU.A                                       Premise(F323)
	S344= B_EX.Out=>ALU.B                                       Premise(F324)
	S345= ALU.Out=>ALUOut_MEM.In                                Premise(F325)
	S346= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F326)
	S347= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F327)
	S348= FU.Bub_IF=>CU_IF.Bub                                  Premise(F328)
	S349= FU.Halt_IF=>CU_IF.Halt                                Premise(F329)
	S350= ICache.Hit=>CU_IF.ICacheHit                           Premise(F330)
	S351= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F331)
	S352= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F332)
	S353= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F333)
	S354= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F334)
	S355= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F335)
	S356= ICache.Hit=>FU.ICacheHit                              Premise(F336)
	S357= IR_EX.Out=>FU.IR_EX                                   Premise(F337)
	S358= ALU.Out=>FU.InEX                                      Premise(F338)
	S359= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F339)
	S360= IMMU.Addr=>IAddrReg.In                                Premise(F340)
	S361= PC.Out=>ICache.IEA                                    Premise(F341)
	S362= ICache.IEA=addr+4                                     Path(S341,S361)
	S363= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S362)
	S364= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S363,S350)
	S365= FU.ICacheHit=ICacheHit(addr+4)                        Path(S363,S356)
	S366= ICache.Out=>ICacheReg.In                              Premise(F342)
	S367= PC.Out=>IMMU.IEA                                      Premise(F343)
	S368= IMMU.IEA=addr+4                                       Path(S341,S367)
	S369= CP0.ASID=>IMMU.PID                                    Premise(F344)
	S370= IMMU.PID=pid                                          Path(S342,S369)
	S371= IMMU.Addr={pid,addr+4}                                IMMU-Search(S370,S368)
	S372= IAddrReg.In={pid,addr+4}                              Path(S371,S360)
	S373= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S370,S368)
	S374= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S373,S351)
	S375= ICache.Out=>IR_ID.In                                  Premise(F345)
	S376= ICache.Out=>IR_IMMU.In                                Premise(F346)
	S377= IR_EX.Out=>IR_MEM.In                                  Premise(F347)
	S378= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F348)
	S379= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F349)
	S380= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F350)
	S381= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F351)
	S382= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F352)
	S383= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F353)
	S384= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F354)
	S385= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F355)
	S386= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F356)
	S387= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F357)
	S388= IR_EX.Out31_26=>CU_EX.Op                              Premise(F358)
	S389= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F359)
	S390= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F360)
	S391= CU_ID.IRFunc1=rT                                      Path(S335,S390)
	S392= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F361)
	S393= CU_ID.IRFunc2=rS                                      Path(S334,S392)
	S394= IR_ID.Out31_26=>CU_ID.Op                              Premise(F362)
	S395= CU_ID.Op=0                                            Path(S333,S394)
	S396= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F363)
	S397= CU_ID.IRFunc=37                                       Path(S338,S396)
	S398= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F364)
	S399= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F365)
	S400= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F366)
	S401= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F367)
	S402= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F368)
	S403= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F369)
	S404= IR_WB.Out31_26=>CU_WB.Op                              Premise(F370)
	S405= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F371)
	S406= CtrlA_EX=0                                            Premise(F372)
	S407= CtrlB_EX=0                                            Premise(F373)
	S408= CtrlALUOut_MEM=0                                      Premise(F374)
	S409= CtrlALUOut_DMMU1=1                                    Premise(F375)
	S410= CtrlALUOut_DMMU2=0                                    Premise(F376)
	S411= CtrlALUOut_WB=1                                       Premise(F377)
	S412= CtrlA_MEM=0                                           Premise(F378)
	S413= CtrlA_WB=1                                            Premise(F379)
	S414= CtrlB_MEM=0                                           Premise(F380)
	S415= CtrlB_WB=1                                            Premise(F381)
	S416= CtrlICache=0                                          Premise(F382)
	S417= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S305,S416)
	S418= CtrlIMMU=0                                            Premise(F383)
	S419= CtrlIR_DMMU1=1                                        Premise(F384)
	S420= CtrlIR_DMMU2=0                                        Premise(F385)
	S421= CtrlIR_EX=0                                           Premise(F386)
	S422= CtrlIR_ID=0                                           Premise(F387)
	S423= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S311,S422)
	S424= CtrlIR_IMMU=0                                         Premise(F388)
	S425= CtrlIR_MEM=0                                          Premise(F389)
	S426= CtrlIR_WB=1                                           Premise(F390)
	S427= CtrlGPR=0                                             Premise(F391)
	S428= GPR[rS]=a                                             GPR-Hold(S316,S427)
	S429= GPR[rT]=b                                             GPR-Hold(S317,S427)
	S430= CtrlIAddrReg=0                                        Premise(F392)
	S431= CtrlPC=0                                              Premise(F393)
	S432= CtrlPCInc=0                                           Premise(F394)
	S433= PC[CIA]=addr                                          PC-Hold(S321,S432)
	S434= PC[Out]=addr+4                                        PC-Hold(S322,S431,S432)
	S435= CtrlIMem=0                                            Premise(F395)
	S436= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S324,S435)
	S437= CtrlICacheReg=0                                       Premise(F396)
	S438= CtrlASIDIn=0                                          Premise(F397)
	S439= CtrlCP0=0                                             Premise(F398)
	S440= CP0[ASID]=pid                                         CP0-Hold(S328,S439)
	S441= CtrlEPCIn=0                                           Premise(F399)
	S442= CtrlExCodeIn=0                                        Premise(F400)
	S443= CtrlIRMux=0                                           Premise(F401)

WB	S444= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S423)
	S445= IR_ID.Out31_26=0                                      IR-Out(S423)
	S446= IR_ID.Out25_21=rS                                     IR-Out(S423)
	S447= IR_ID.Out20_16=rT                                     IR-Out(S423)
	S448= IR_ID.Out15_11=rD                                     IR-Out(S423)
	S449= IR_ID.Out10_6=0                                       IR-Out(S423)
	S450= IR_ID.Out5_0=37                                       IR-Out(S423)
	S451= PC.CIA=addr                                           PC-Out(S433)
	S452= PC.CIA31_28=addr[31:28]                               PC-Out(S433)
	S453= PC.Out=addr+4                                         PC-Out(S434)
	S454= CP0.ASID=pid                                          CP0-Read-ASID(S440)
	S455= A_EX.Out=>ALU.A                                       Premise(F560)
	S456= B_EX.Out=>ALU.B                                       Premise(F561)
	S457= ALU.Out=>ALUOut_MEM.In                                Premise(F562)
	S458= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F563)
	S459= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F564)
	S460= FU.Bub_IF=>CU_IF.Bub                                  Premise(F565)
	S461= FU.Halt_IF=>CU_IF.Halt                                Premise(F566)
	S462= ICache.Hit=>CU_IF.ICacheHit                           Premise(F567)
	S463= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F568)
	S464= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F569)
	S465= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F570)
	S466= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F571)
	S467= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F572)
	S468= ICache.Hit=>FU.ICacheHit                              Premise(F573)
	S469= IR_EX.Out=>FU.IR_EX                                   Premise(F574)
	S470= ALU.Out=>FU.InEX                                      Premise(F575)
	S471= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F576)
	S472= IMMU.Addr=>IAddrReg.In                                Premise(F577)
	S473= PC.Out=>ICache.IEA                                    Premise(F578)
	S474= ICache.IEA=addr+4                                     Path(S453,S473)
	S475= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S474)
	S476= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S475,S462)
	S477= FU.ICacheHit=ICacheHit(addr+4)                        Path(S475,S468)
	S478= ICache.Out=>ICacheReg.In                              Premise(F579)
	S479= PC.Out=>IMMU.IEA                                      Premise(F580)
	S480= IMMU.IEA=addr+4                                       Path(S453,S479)
	S481= CP0.ASID=>IMMU.PID                                    Premise(F581)
	S482= IMMU.PID=pid                                          Path(S454,S481)
	S483= IMMU.Addr={pid,addr+4}                                IMMU-Search(S482,S480)
	S484= IAddrReg.In={pid,addr+4}                              Path(S483,S472)
	S485= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S482,S480)
	S486= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S485,S463)
	S487= ICache.Out=>IR_ID.In                                  Premise(F582)
	S488= ICache.Out=>IR_IMMU.In                                Premise(F583)
	S489= IR_EX.Out=>IR_MEM.In                                  Premise(F584)
	S490= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F585)
	S491= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F586)
	S492= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F587)
	S493= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F588)
	S494= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F589)
	S495= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F590)
	S496= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F591)
	S497= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F592)
	S498= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F593)
	S499= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F594)
	S500= IR_EX.Out31_26=>CU_EX.Op                              Premise(F595)
	S501= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F596)
	S502= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F597)
	S503= CU_ID.IRFunc1=rT                                      Path(S447,S502)
	S504= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F598)
	S505= CU_ID.IRFunc2=rS                                      Path(S446,S504)
	S506= IR_ID.Out31_26=>CU_ID.Op                              Premise(F599)
	S507= CU_ID.Op=0                                            Path(S445,S506)
	S508= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F600)
	S509= CU_ID.IRFunc=37                                       Path(S450,S508)
	S510= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F601)
	S511= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F602)
	S512= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F603)
	S513= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F604)
	S514= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F605)
	S515= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F606)
	S516= IR_WB.Out31_26=>CU_WB.Op                              Premise(F607)
	S517= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F608)
	S518= CtrlA_EX=0                                            Premise(F609)
	S519= CtrlB_EX=0                                            Premise(F610)
	S520= CtrlALUOut_MEM=0                                      Premise(F611)
	S521= CtrlALUOut_DMMU1=0                                    Premise(F612)
	S522= CtrlALUOut_DMMU2=0                                    Premise(F613)
	S523= CtrlALUOut_WB=0                                       Premise(F614)
	S524= CtrlA_MEM=0                                           Premise(F615)
	S525= CtrlA_WB=0                                            Premise(F616)
	S526= CtrlB_MEM=0                                           Premise(F617)
	S527= CtrlB_WB=0                                            Premise(F618)
	S528= CtrlICache=0                                          Premise(F619)
	S529= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S417,S528)
	S530= CtrlIMMU=0                                            Premise(F620)
	S531= CtrlIR_DMMU1=0                                        Premise(F621)
	S532= CtrlIR_DMMU2=0                                        Premise(F622)
	S533= CtrlIR_EX=0                                           Premise(F623)
	S534= CtrlIR_ID=0                                           Premise(F624)
	S535= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S423,S534)
	S536= CtrlIR_IMMU=0                                         Premise(F625)
	S537= CtrlIR_MEM=0                                          Premise(F626)
	S538= CtrlIR_WB=0                                           Premise(F627)
	S539= CtrlGPR=1                                             Premise(F628)
	S540= CtrlIAddrReg=0                                        Premise(F629)
	S541= CtrlPC=0                                              Premise(F630)
	S542= CtrlPCInc=0                                           Premise(F631)
	S543= PC[CIA]=addr                                          PC-Hold(S433,S542)
	S544= PC[Out]=addr+4                                        PC-Hold(S434,S541,S542)
	S545= CtrlIMem=0                                            Premise(F632)
	S546= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S436,S545)
	S547= CtrlICacheReg=0                                       Premise(F633)
	S548= CtrlASIDIn=0                                          Premise(F634)
	S549= CtrlCP0=0                                             Premise(F635)
	S550= CP0[ASID]=pid                                         CP0-Hold(S440,S549)
	S551= CtrlEPCIn=0                                           Premise(F636)
	S552= CtrlExCodeIn=0                                        Premise(F637)
	S553= CtrlIRMux=0                                           Premise(F638)

POST	S529= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S417,S528)
	S535= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S423,S534)
	S543= PC[CIA]=addr                                          PC-Hold(S433,S542)
	S544= PC[Out]=addr+4                                        PC-Hold(S434,S541,S542)
	S546= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S436,S545)
	S550= CP0[ASID]=pid                                         CP0-Hold(S440,S549)

