Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Jan 10 04:17:02 2024
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree         1           
TIMING-17  Critical Warning  Non-clocked sequential cell   1000        
LUTAR-1    Warning           LUT drives async reset alert  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2782)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2871)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2782)
---------------------------
 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/Q (HIGH)

 There are 500 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/Q (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_clock_pre_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_load_pre_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_sck_reg/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/flash_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2871)
---------------------------------------------------
 There are 2871 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.604        0.000                      0                17307        0.023        0.000                      0                17307       11.250        0.000                       0                  6954  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          8.726        0.000                      0                16852        0.023        0.000                      0                16852       11.250        0.000                       0                  6954  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.604        0.000                      0                  455        0.656        0.000                      0                  455  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.726ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.726ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        6.199ns  (logic 0.349ns (5.630%)  route 5.850ns (94.370%))
  Logic Levels:           3  (BUFG=1 LUT1=1 LUT6=1)
  Clock Path Skew:        2.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 27.832 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12.500 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    13.693    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    13.794 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        2.306    16.100    design_1_i/caravel_0/inst/gpio_control_in_1[6]/clock
    SLICE_X46Y101        LUT6 (Prop_lut6_I3_O)        0.124    16.224 f  design_1_i/caravel_0/inst/gpio_control_in_1[6]/mprj_o[14]_INST_0/O
                         net (fo=1, routed)           1.282    17.505    design_1_i/caravel_0/inst/gpio_control_in_1[6]/mprj_o[0]
    SLICE_X26Y101        LUT1 (Prop_lut1_I0_O)        0.124    17.629 f  design_1_i/caravel_0/inst/gpio_control_in_1[6]/mprj_o[0]_hold_fix/O
                         net (fo=1, routed)           1.070    18.699    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_o[0]_hold_fix_1_alias_1
    SLICE_X46Y101        FDRE                                         f  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.653    27.832    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X46Y101        FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/C
                         clock pessimism              0.000    27.832    
                         clock uncertainty           -0.377    27.456    
    SLICE_X46Y101        FDRE (Setup_fdre_C_D)       -0.031    27.425    design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]
  -------------------------------------------------------------------
                         required time                         27.425    
                         arrival time                         -18.699    
  -------------------------------------------------------------------
                         slack                                  8.726    

Slack (MET) :             8.743ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        5.960ns  (logic 0.375ns (6.292%)  route 5.585ns (93.708%))
  Logic Levels:           3  (BUFG=1 LUT1=1 LUT6=1)
  Clock Path Skew:        2.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 27.832 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12.500 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    13.693    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    13.794 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        2.303    16.097    design_1_i/caravel_0/inst/gpio_control_in_1[7]/clock
    SLICE_X46Y101        LUT6 (Prop_lut6_I3_O)        0.124    16.221 f  design_1_i/caravel_0/inst/gpio_control_in_1[7]/mprj_o[15]_INST_0/O
                         net (fo=1, routed)           1.360    17.581    design_1_i/caravel_0/inst/gpio_control_in_1[7]/mprj_o[0]
    SLICE_X47Y87         LUT1 (Prop_lut1_I0_O)        0.150    17.731 f  design_1_i/caravel_0/inst/gpio_control_in_1[7]/mprj_o[0]_hold_fix/O
                         net (fo=1, routed)           0.729    18.460    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_o[0]_hold_fix_1_alias
    SLICE_X46Y101        FDRE                                         f  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.653    27.832    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X46Y101        FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/C
                         clock pessimism              0.000    27.832    
                         clock uncertainty           -0.377    27.456    
    SLICE_X46Y101        FDRE (Setup_fdre_C_D)       -0.253    27.203    design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]
  -------------------------------------------------------------------
                         required time                         27.203    
                         arrival time                         -18.460    
  -------------------------------------------------------------------
                         slack                                  8.743    

Slack (MET) :             10.360ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/mprj/user_bram/iCKe_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/user_bram/iCKe_f_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.518ns (31.360%)  route 1.134ns (68.640%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 15.217 - 12.500 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.715     3.009    design_1_i/caravel_0/inst/mprj/mprj/user_bram/clock
    SLICE_X62Y51         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/iCKe_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDCE (Prop_fdce_C_Q)         0.518     3.527 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/iCKe_r_reg/Q
                         net (fo=1, routed)           1.134     4.661    design_1_i/caravel_0/inst/mprj/mprj/user_bram/iCKe_r
    SLICE_X58Y50         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/iCKe_f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    13.679 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.538    15.217    design_1_i/caravel_0/inst/mprj/mprj/user_bram/clock
    SLICE_X58Y50         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/iCKe_f_reg/C  (IS_INVERTED)
                         clock pessimism              0.229    15.446    
                         clock uncertainty           -0.377    15.069    
    SLICE_X58Y50         FDCE (Setup_fdce_C_D)       -0.049    15.020    design_1_i/caravel_0/inst/mprj/mprj/user_bram/iCKe_f_reg
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                          -4.661    
  -------------------------------------------------------------------
                         slack                                 10.360    

Slack (MET) :             10.560ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/Sort0/in_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.961ns  (logic 3.402ns (24.368%)  route 10.559ns (75.632%))
  Logic Levels:           18  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 27.633 - 25.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.701     2.995    design_1_i/caravel_0/inst/mprj/Sort0/clock
    SLICE_X67Y71         FDRE                                         r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y71         FDRE (Prop_fdre_C_Q)         0.456     3.451 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[2][7]/Q
                         net (fo=8, routed)           1.709     5.160    design_1_i/caravel_0/inst/mprj/Sort0/in_reg_n_0_[2][7]
    SLICE_X85Y78         LUT4 (Prop_lut4_I3_O)        0.124     5.284 r  design_1_i/caravel_0/inst/mprj/Sort0/in[1][31]_i_84/O
                         net (fo=1, routed)           0.000     5.284    design_1_i/caravel_0/inst/mprj/Sort0/in[1][31]_i_84_n_0
    SLICE_X85Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.685 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_59/CO[3]
                         net (fo=1, routed)           0.000     5.685    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_59_n_0
    SLICE_X85Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.799 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.799    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_37_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.913 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.913    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_15_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_5/CO[3]
                         net (fo=182, routed)         2.485     8.511    design_1_i/caravel_0/inst/mprj/Sort0/comp_lv0_1/p_0_in
    SLICE_X67Y72         LUT3 (Prop_lut3_I2_O)        0.152     8.663 f  design_1_i/caravel_0/inst/mprj/Sort0/in[4][7]_i_3/O
                         net (fo=3, routed)           0.594     9.257    design_1_i/caravel_0/inst/mprj/Sort0/lv0[3]_3[7]
    SLICE_X80Y73         LUT6 (Prop_lut6_I4_O)        0.332     9.589 r  design_1_i/caravel_0/inst/mprj/Sort0/in[4][31]_i_40/O
                         net (fo=1, routed)           0.747    10.337    design_1_i/caravel_0/inst/mprj/Sort0/in[4][31]_i_40_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.722 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.722    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_27_n_0
    SLICE_X83Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.836 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.836    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_14_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.950 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.950    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_5_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.064 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_4/CO[3]
                         net (fo=96, routed)          1.851    12.915    design_1_i/caravel_0/inst/mprj/Sort0/comp_lv1_1/p_0_in
    SLICE_X67Y73         LUT6 (Prop_lut6_I5_O)        0.124    13.039 r  design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[7]_i_22/O
                         net (fo=1, routed)           0.407    13.446    design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[7]_i_22_n_0
    SLICE_X67Y73         LUT6 (Prop_lut6_I5_O)        0.124    13.570 r  design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[7]_i_18/O
                         net (fo=1, routed)           0.290    13.859    design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[7]_i_18_n_0
    SLICE_X67Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.983 r  design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[7]_i_11/O
                         net (fo=1, routed)           0.719    14.703    design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[7]_i_11_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I3_O)        0.124    14.827 r  design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[7]_i_7/O
                         net (fo=1, routed)           0.784    15.611    design_1_i/caravel_0/inst/mprj/MM0/Bram/dbg_uart_data[7]_i_2_1
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.124    15.735 r  design_1_i/caravel_0/inst/mprj/MM0/Bram/memory_to_writeBack_MEMORY_READ_DATA[7]_i_6/O
                         net (fo=2, routed)           0.464    16.199    design_1_i/caravel_0/inst/soc/core/RAM256/dbg_uart_data_reg[7]_2
    SLICE_X54Y71         LUT6 (Prop_lut6_I3_O)        0.124    16.323 r  design_1_i/caravel_0/inst/soc/core/RAM256/dbg_uart_data[7]_i_2/O
                         net (fo=1, routed)           0.509    16.832    design_1_i/caravel_0/inst/soc/core/RAM256/dbg_uart_data[7]_i_2_n_0
    SLICE_X53Y71         LUT5 (Prop_lut5_I3_O)        0.124    16.956 r  design_1_i/caravel_0/inst/soc/core/RAM256/dbg_uart_data[7]_i_1/O
                         net (fo=1, routed)           0.000    16.956    design_1_i/caravel_0/inst/soc/core/dbg_uart_data_uartwishbonebridge_next_value6[7]
    SLICE_X53Y71         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.454    27.633    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X53Y71         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[7]/C
                         clock pessimism              0.229    27.862    
                         clock uncertainty           -0.377    27.485    
    SLICE_X53Y71         FDRE (Setup_fdre_C_D)        0.031    27.516    design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[7]
  -------------------------------------------------------------------
                         required time                         27.516    
                         arrival time                         -16.956    
  -------------------------------------------------------------------
                         slack                                 10.560    

Slack (MET) :             10.585ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/Sort0/in_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.935ns  (logic 4.052ns (29.079%)  route 9.883ns (70.921%))
  Logic Levels:           19  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 27.633 - 25.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.701     2.995    design_1_i/caravel_0/inst/mprj/Sort0/clock
    SLICE_X67Y71         FDRE                                         r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y71         FDRE (Prop_fdre_C_Q)         0.456     3.451 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[2][7]/Q
                         net (fo=8, routed)           1.709     5.160    design_1_i/caravel_0/inst/mprj/Sort0/in_reg_n_0_[2][7]
    SLICE_X85Y78         LUT4 (Prop_lut4_I3_O)        0.124     5.284 r  design_1_i/caravel_0/inst/mprj/Sort0/in[1][31]_i_84/O
                         net (fo=1, routed)           0.000     5.284    design_1_i/caravel_0/inst/mprj/Sort0/in[1][31]_i_84_n_0
    SLICE_X85Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.685 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_59/CO[3]
                         net (fo=1, routed)           0.000     5.685    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_59_n_0
    SLICE_X85Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.799 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.799    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_37_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.913 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.913    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_15_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_5/CO[3]
                         net (fo=182, routed)         2.485     8.511    design_1_i/caravel_0/inst/mprj/Sort0/comp_lv0_1/p_0_in
    SLICE_X67Y72         LUT3 (Prop_lut3_I2_O)        0.152     8.663 f  design_1_i/caravel_0/inst/mprj/Sort0/in[4][7]_i_3/O
                         net (fo=3, routed)           0.594     9.257    design_1_i/caravel_0/inst/mprj/Sort0/lv0[3]_3[7]
    SLICE_X80Y73         LUT6 (Prop_lut6_I4_O)        0.332     9.589 r  design_1_i/caravel_0/inst/mprj/Sort0/in[4][31]_i_40/O
                         net (fo=1, routed)           0.747    10.337    design_1_i/caravel_0/inst/mprj/Sort0/in[4][31]_i_40_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.722 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.722    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_27_n_0
    SLICE_X83Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.836 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.836    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_14_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.950 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.950    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_5_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.064 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_4/CO[3]
                         net (fo=96, routed)          1.197    12.260    design_1_i/caravel_0/inst/mprj/Sort0/comp_lv1_1/p_0_in
    SLICE_X89Y79         LUT6 (Prop_lut6_I5_O)        0.124    12.384 r  design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[14]_i_21/O
                         net (fo=1, routed)           0.000    12.384    design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[14]_i_21_n_0
    SLICE_X89Y79         MUXF7 (Prop_muxf7_I0_O)      0.212    12.596 r  design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA_reg[14]_i_20/O
                         net (fo=1, routed)           0.523    13.119    design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA_reg[14]_i_20_n_0
    SLICE_X91Y80         LUT5 (Prop_lut5_I4_O)        0.299    13.418 r  design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[14]_i_17/O
                         net (fo=1, routed)           0.000    13.418    design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[14]_i_17_n_0
    SLICE_X91Y80         MUXF7 (Prop_muxf7_I0_O)      0.212    13.630 r  design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA_reg[14]_i_12/O
                         net (fo=1, routed)           1.030    14.660    design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA_reg[14]_i_12_n_0
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.299    14.959 r  design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[14]_i_10/O
                         net (fo=1, routed)           0.619    15.578    design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[14]_i_10_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I3_O)        0.124    15.702 r  design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[14]_i_7/O
                         net (fo=1, routed)           0.430    16.131    design_1_i/caravel_0/inst/soc/core/RAM256/dbg_uart_data_reg[14]_3
    SLICE_X57Y71         LUT6 (Prop_lut6_I4_O)        0.124    16.255 r  design_1_i/caravel_0/inst/soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[14]_i_2/O
                         net (fo=2, routed)           0.550    16.806    design_1_i/caravel_0/inst/soc/core/RAM256/dBusWishbone_DAT_MISO[7]
    SLICE_X53Y71         LUT3 (Prop_lut3_I2_O)        0.124    16.930 r  design_1_i/caravel_0/inst/soc/core/RAM256/dbg_uart_data[14]_i_1/O
                         net (fo=1, routed)           0.000    16.930    design_1_i/caravel_0/inst/soc/core/dbg_uart_data_uartwishbonebridge_next_value6[14]
    SLICE_X53Y71         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.454    27.633    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X53Y71         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[14]/C
                         clock pessimism              0.229    27.862    
                         clock uncertainty           -0.377    27.485    
    SLICE_X53Y71         FDRE (Setup_fdre_C_D)        0.029    27.514    design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[14]
  -------------------------------------------------------------------
                         required time                         27.514    
                         arrival time                         -16.930    
  -------------------------------------------------------------------
                         slack                                 10.585    

Slack (MET) :             10.650ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/Sort0/in_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.887ns  (logic 3.923ns (28.250%)  route 9.964ns (71.750%))
  Logic Levels:           18  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 27.710 - 25.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.701     2.995    design_1_i/caravel_0/inst/mprj/Sort0/clock
    SLICE_X67Y71         FDRE                                         r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y71         FDRE (Prop_fdre_C_Q)         0.456     3.451 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[2][7]/Q
                         net (fo=8, routed)           1.709     5.160    design_1_i/caravel_0/inst/mprj/Sort0/in_reg_n_0_[2][7]
    SLICE_X85Y78         LUT4 (Prop_lut4_I3_O)        0.124     5.284 r  design_1_i/caravel_0/inst/mprj/Sort0/in[1][31]_i_84/O
                         net (fo=1, routed)           0.000     5.284    design_1_i/caravel_0/inst/mprj/Sort0/in[1][31]_i_84_n_0
    SLICE_X85Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.685 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_59/CO[3]
                         net (fo=1, routed)           0.000     5.685    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_59_n_0
    SLICE_X85Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.799 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.799    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_37_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.913 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.913    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_15_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_5/CO[3]
                         net (fo=182, routed)         2.485     8.511    design_1_i/caravel_0/inst/mprj/Sort0/comp_lv0_1/p_0_in
    SLICE_X67Y72         LUT3 (Prop_lut3_I2_O)        0.152     8.663 f  design_1_i/caravel_0/inst/mprj/Sort0/in[4][7]_i_3/O
                         net (fo=3, routed)           0.594     9.257    design_1_i/caravel_0/inst/mprj/Sort0/lv0[3]_3[7]
    SLICE_X80Y73         LUT6 (Prop_lut6_I4_O)        0.332     9.589 r  design_1_i/caravel_0/inst/mprj/Sort0/in[4][31]_i_40/O
                         net (fo=1, routed)           0.747    10.337    design_1_i/caravel_0/inst/mprj/Sort0/in[4][31]_i_40_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.722 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.722    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_27_n_0
    SLICE_X83Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.836 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.836    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_14_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.950 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.950    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_5_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.064 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_4/CO[3]
                         net (fo=96, routed)          1.060    12.123    design_1_i/caravel_0/inst/mprj/Sort0/comp_lv1_1/p_0_in
    SLICE_X89Y77         LUT6 (Prop_lut6_I5_O)        0.124    12.247 r  design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[13]_i_21/O
                         net (fo=1, routed)           0.000    12.247    design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[13]_i_21_n_0
    SLICE_X89Y77         MUXF7 (Prop_muxf7_I0_O)      0.212    12.459 r  design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA_reg[13]_i_20/O
                         net (fo=1, routed)           0.393    12.852    design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA_reg[13]_i_20_n_0
    SLICE_X90Y77         LUT5 (Prop_lut5_I4_O)        0.299    13.151 r  design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[13]_i_17/O
                         net (fo=1, routed)           0.000    13.151    design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[13]_i_17_n_0
    SLICE_X90Y77         MUXF7 (Prop_muxf7_I0_O)      0.209    13.360 r  design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA_reg[13]_i_12/O
                         net (fo=1, routed)           0.995    14.355    design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA_reg[13]_i_12_n_0
    SLICE_X61Y76         LUT6 (Prop_lut6_I1_O)        0.297    14.652 r  design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[13]_i_10/O
                         net (fo=1, routed)           0.788    15.440    design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[13]_i_10_n_0
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124    15.564 r  design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[13]_i_5/O
                         net (fo=1, routed)           0.475    16.039    design_1_i/caravel_0/inst/soc/core/RAM256/dbg_uart_data_reg[13]_1
    SLICE_X58Y69         LUT6 (Prop_lut6_I2_O)        0.124    16.163 r  design_1_i/caravel_0/inst/soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[13]_i_2/O
                         net (fo=2, routed)           0.719    16.882    design_1_i/caravel_0/inst/soc/core/VexRiscv/dBusWishbone_DAT_MISO[13]
    SLICE_X54Y63         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.531    27.710    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X54Y63         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[13]/C
                         clock pessimism              0.229    27.939    
                         clock uncertainty           -0.377    27.562    
    SLICE_X54Y63         FDRE (Setup_fdre_C_D)       -0.031    27.531    design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[13]
  -------------------------------------------------------------------
                         required time                         27.531    
                         arrival time                         -16.882    
  -------------------------------------------------------------------
                         slack                                 10.650    

Slack (MET) :             10.711ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/Sort0/in_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.810ns  (logic 3.402ns (24.634%)  route 10.408ns (75.366%))
  Logic Levels:           18  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 27.633 - 25.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.701     2.995    design_1_i/caravel_0/inst/mprj/Sort0/clock
    SLICE_X67Y71         FDRE                                         r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y71         FDRE (Prop_fdre_C_Q)         0.456     3.451 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[2][7]/Q
                         net (fo=8, routed)           1.709     5.160    design_1_i/caravel_0/inst/mprj/Sort0/in_reg_n_0_[2][7]
    SLICE_X85Y78         LUT4 (Prop_lut4_I3_O)        0.124     5.284 r  design_1_i/caravel_0/inst/mprj/Sort0/in[1][31]_i_84/O
                         net (fo=1, routed)           0.000     5.284    design_1_i/caravel_0/inst/mprj/Sort0/in[1][31]_i_84_n_0
    SLICE_X85Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.685 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_59/CO[3]
                         net (fo=1, routed)           0.000     5.685    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_59_n_0
    SLICE_X85Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.799 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.799    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_37_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.913 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.913    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_15_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_5/CO[3]
                         net (fo=182, routed)         2.485     8.511    design_1_i/caravel_0/inst/mprj/Sort0/comp_lv0_1/p_0_in
    SLICE_X67Y72         LUT3 (Prop_lut3_I2_O)        0.152     8.663 f  design_1_i/caravel_0/inst/mprj/Sort0/in[4][7]_i_3/O
                         net (fo=3, routed)           0.594     9.257    design_1_i/caravel_0/inst/mprj/Sort0/lv0[3]_3[7]
    SLICE_X80Y73         LUT6 (Prop_lut6_I4_O)        0.332     9.589 r  design_1_i/caravel_0/inst/mprj/Sort0/in[4][31]_i_40/O
                         net (fo=1, routed)           0.747    10.337    design_1_i/caravel_0/inst/mprj/Sort0/in[4][31]_i_40_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.722 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.722    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_27_n_0
    SLICE_X83Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.836 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.836    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_14_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.950 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.950    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_5_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.064 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_4/CO[3]
                         net (fo=96, routed)          1.245    12.308    design_1_i/caravel_0/inst/mprj/Sort0/comp_lv1_1/p_0_in
    SLICE_X88Y75         LUT6 (Prop_lut6_I5_O)        0.124    12.432 r  design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[1]_i_24/O
                         net (fo=1, routed)           0.667    13.099    design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[1]_i_24_n_0
    SLICE_X88Y75         LUT6 (Prop_lut6_I5_O)        0.124    13.223 r  design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[1]_i_20/O
                         net (fo=1, routed)           0.787    14.010    design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[1]_i_20_n_0
    SLICE_X67Y74         LUT6 (Prop_lut6_I5_O)        0.124    14.134 r  design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[1]_i_12/O
                         net (fo=1, routed)           0.690    14.824    design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[1]_i_12_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I3_O)        0.124    14.948 r  design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[1]_i_7/O
                         net (fo=1, routed)           0.512    15.460    design_1_i/caravel_0/inst/mprj/MM0/Bram/dbg_uart_data[1]_i_2
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.124    15.584 r  design_1_i/caravel_0/inst/mprj/MM0/Bram/memory_to_writeBack_MEMORY_READ_DATA[1]_i_6/O
                         net (fo=2, routed)           0.540    16.123    design_1_i/caravel_0/inst/soc/core/RAM256/dbg_uart_data_reg[1]_3
    SLICE_X53Y70         LUT6 (Prop_lut6_I3_O)        0.124    16.247 r  design_1_i/caravel_0/inst/soc/core/RAM256/dbg_uart_data[1]_i_2/O
                         net (fo=1, routed)           0.434    16.681    design_1_i/caravel_0/inst/soc/core/RAM256/dbg_uart_data[1]_i_2_n_0
    SLICE_X53Y71         LUT5 (Prop_lut5_I3_O)        0.124    16.805 r  design_1_i/caravel_0/inst/soc/core/RAM256/dbg_uart_data[1]_i_1/O
                         net (fo=1, routed)           0.000    16.805    design_1_i/caravel_0/inst/soc/core/dbg_uart_data_uartwishbonebridge_next_value6[1]
    SLICE_X53Y71         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.454    27.633    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X53Y71         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[1]/C
                         clock pessimism              0.229    27.862    
                         clock uncertainty           -0.377    27.485    
    SLICE_X53Y71         FDRE (Setup_fdre_C_D)        0.031    27.516    design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[1]
  -------------------------------------------------------------------
                         required time                         27.516    
                         arrival time                         -16.805    
  -------------------------------------------------------------------
                         slack                                 10.711    

Slack (MET) :             10.774ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/Sort0/in_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.756ns  (logic 3.928ns (28.555%)  route 9.828ns (71.445%))
  Logic Levels:           18  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 27.703 - 25.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.701     2.995    design_1_i/caravel_0/inst/mprj/Sort0/clock
    SLICE_X67Y71         FDRE                                         r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y71         FDRE (Prop_fdre_C_Q)         0.456     3.451 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[2][7]/Q
                         net (fo=8, routed)           1.709     5.160    design_1_i/caravel_0/inst/mprj/Sort0/in_reg_n_0_[2][7]
    SLICE_X85Y78         LUT4 (Prop_lut4_I3_O)        0.124     5.284 r  design_1_i/caravel_0/inst/mprj/Sort0/in[1][31]_i_84/O
                         net (fo=1, routed)           0.000     5.284    design_1_i/caravel_0/inst/mprj/Sort0/in[1][31]_i_84_n_0
    SLICE_X85Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.685 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_59/CO[3]
                         net (fo=1, routed)           0.000     5.685    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_59_n_0
    SLICE_X85Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.799 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.799    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_37_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.913 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.913    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_15_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_5/CO[3]
                         net (fo=182, routed)         2.485     8.511    design_1_i/caravel_0/inst/mprj/Sort0/comp_lv0_1/p_0_in
    SLICE_X67Y72         LUT3 (Prop_lut3_I2_O)        0.152     8.663 f  design_1_i/caravel_0/inst/mprj/Sort0/in[4][7]_i_3/O
                         net (fo=3, routed)           0.594     9.257    design_1_i/caravel_0/inst/mprj/Sort0/lv0[3]_3[7]
    SLICE_X80Y73         LUT6 (Prop_lut6_I4_O)        0.332     9.589 r  design_1_i/caravel_0/inst/mprj/Sort0/in[4][31]_i_40/O
                         net (fo=1, routed)           0.747    10.337    design_1_i/caravel_0/inst/mprj/Sort0/in[4][31]_i_40_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.722 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.722    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_27_n_0
    SLICE_X83Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.836 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.836    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_14_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.950 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.950    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_5_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.064 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_4/CO[3]
                         net (fo=96, routed)          1.197    12.260    design_1_i/caravel_0/inst/mprj/Sort0/comp_lv1_1/p_0_in
    SLICE_X89Y79         LUT6 (Prop_lut6_I5_O)        0.124    12.384 r  design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[14]_i_21/O
                         net (fo=1, routed)           0.000    12.384    design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[14]_i_21_n_0
    SLICE_X89Y79         MUXF7 (Prop_muxf7_I0_O)      0.212    12.596 r  design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA_reg[14]_i_20/O
                         net (fo=1, routed)           0.523    13.119    design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA_reg[14]_i_20_n_0
    SLICE_X91Y80         LUT5 (Prop_lut5_I4_O)        0.299    13.418 r  design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[14]_i_17/O
                         net (fo=1, routed)           0.000    13.418    design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[14]_i_17_n_0
    SLICE_X91Y80         MUXF7 (Prop_muxf7_I0_O)      0.212    13.630 r  design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA_reg[14]_i_12/O
                         net (fo=1, routed)           1.030    14.660    design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA_reg[14]_i_12_n_0
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.299    14.959 r  design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[14]_i_10/O
                         net (fo=1, routed)           0.619    15.578    design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[14]_i_10_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I3_O)        0.124    15.702 r  design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[14]_i_7/O
                         net (fo=1, routed)           0.430    16.131    design_1_i/caravel_0/inst/soc/core/RAM256/dbg_uart_data_reg[14]_3
    SLICE_X57Y71         LUT6 (Prop_lut6_I4_O)        0.124    16.255 r  design_1_i/caravel_0/inst/soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[14]_i_2/O
                         net (fo=2, routed)           0.495    16.751    design_1_i/caravel_0/inst/soc/core/VexRiscv/dBusWishbone_DAT_MISO[14]
    SLICE_X54Y71         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.524    27.703    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X54Y71         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[14]/C
                         clock pessimism              0.229    27.932    
                         clock uncertainty           -0.377    27.555    
    SLICE_X54Y71         FDRE (Setup_fdre_C_D)       -0.031    27.524    design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[14]
  -------------------------------------------------------------------
                         required time                         27.524    
                         arrival time                         -16.751    
  -------------------------------------------------------------------
                         slack                                 10.774    

Slack (MET) :             10.828ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/Sort0/in_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.742ns  (logic 3.402ns (24.757%)  route 10.340ns (75.243%))
  Logic Levels:           18  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 27.635 - 25.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.701     2.995    design_1_i/caravel_0/inst/mprj/Sort0/clock
    SLICE_X67Y71         FDRE                                         r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y71         FDRE (Prop_fdre_C_Q)         0.456     3.451 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[2][7]/Q
                         net (fo=8, routed)           1.709     5.160    design_1_i/caravel_0/inst/mprj/Sort0/in_reg_n_0_[2][7]
    SLICE_X85Y78         LUT4 (Prop_lut4_I3_O)        0.124     5.284 r  design_1_i/caravel_0/inst/mprj/Sort0/in[1][31]_i_84/O
                         net (fo=1, routed)           0.000     5.284    design_1_i/caravel_0/inst/mprj/Sort0/in[1][31]_i_84_n_0
    SLICE_X85Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.685 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_59/CO[3]
                         net (fo=1, routed)           0.000     5.685    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_59_n_0
    SLICE_X85Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.799 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.799    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_37_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.913 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.913    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_15_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_5/CO[3]
                         net (fo=182, routed)         2.485     8.511    design_1_i/caravel_0/inst/mprj/Sort0/comp_lv0_1/p_0_in
    SLICE_X67Y72         LUT3 (Prop_lut3_I2_O)        0.152     8.663 f  design_1_i/caravel_0/inst/mprj/Sort0/in[4][7]_i_3/O
                         net (fo=3, routed)           0.594     9.257    design_1_i/caravel_0/inst/mprj/Sort0/lv0[3]_3[7]
    SLICE_X80Y73         LUT6 (Prop_lut6_I4_O)        0.332     9.589 r  design_1_i/caravel_0/inst/mprj/Sort0/in[4][31]_i_40/O
                         net (fo=1, routed)           0.747    10.337    design_1_i/caravel_0/inst/mprj/Sort0/in[4][31]_i_40_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.722 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.722    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_27_n_0
    SLICE_X83Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.836 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.836    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_14_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.950 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.950    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_5_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.064 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_4/CO[3]
                         net (fo=96, routed)          1.221    12.285    design_1_i/caravel_0/inst/mprj/Sort0/comp_lv1_1/p_0_in
    SLICE_X86Y73         LUT6 (Prop_lut6_I5_O)        0.124    12.409 r  design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[2]_i_31/O
                         net (fo=1, routed)           0.427    12.836    design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[2]_i_31_n_0
    SLICE_X86Y72         LUT5 (Prop_lut5_I0_O)        0.124    12.960 r  design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[2]_i_24/O
                         net (fo=1, routed)           0.989    13.949    design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[2]_i_24_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.073 f  design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[2]_i_16/O
                         net (fo=1, routed)           0.697    14.770    design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[2]_i_16_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I3_O)        0.124    14.894 r  design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[2]_i_9/O
                         net (fo=1, routed)           0.348    15.241    design_1_i/caravel_0/inst/mprj/uart/ctrl/memory_to_writeBack_MEMORY_READ_DATA_reg[2]_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I3_O)        0.124    15.365 r  design_1_i/caravel_0/inst/mprj/uart/ctrl/memory_to_writeBack_MEMORY_READ_DATA[2]_i_2/O
                         net (fo=1, routed)           0.454    15.819    design_1_i/caravel_0/inst/soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA_reg[2]
    SLICE_X55Y68         LUT6 (Prop_lut6_I1_O)        0.124    15.943 r  design_1_i/caravel_0/inst/soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[2]_i_1/O
                         net (fo=2, routed)           0.669    16.613    design_1_i/caravel_0/inst/soc/core/RAM256/dBusWishbone_DAT_MISO[1]
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.124    16.737 r  design_1_i/caravel_0/inst/soc/core/RAM256/dbg_uart_data[2]_i_1/O
                         net (fo=1, routed)           0.000    16.737    design_1_i/caravel_0/inst/soc/core/dbg_uart_data_uartwishbonebridge_next_value6[2]
    SLICE_X50Y68         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.456    27.635    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y68         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[2]/C
                         clock pessimism              0.229    27.864    
                         clock uncertainty           -0.377    27.487    
    SLICE_X50Y68         FDRE (Setup_fdre_C_D)        0.077    27.564    design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[2]
  -------------------------------------------------------------------
                         required time                         27.564    
                         arrival time                         -16.737    
  -------------------------------------------------------------------
                         slack                                 10.828    

Slack (MET) :             10.837ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/Sort0/in_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.685ns  (logic 3.278ns (23.953%)  route 10.407ns (76.047%))
  Logic Levels:           17  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 27.710 - 25.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.701     2.995    design_1_i/caravel_0/inst/mprj/Sort0/clock
    SLICE_X67Y71         FDRE                                         r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y71         FDRE (Prop_fdre_C_Q)         0.456     3.451 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[2][7]/Q
                         net (fo=8, routed)           1.709     5.160    design_1_i/caravel_0/inst/mprj/Sort0/in_reg_n_0_[2][7]
    SLICE_X85Y78         LUT4 (Prop_lut4_I3_O)        0.124     5.284 r  design_1_i/caravel_0/inst/mprj/Sort0/in[1][31]_i_84/O
                         net (fo=1, routed)           0.000     5.284    design_1_i/caravel_0/inst/mprj/Sort0/in[1][31]_i_84_n_0
    SLICE_X85Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.685 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_59/CO[3]
                         net (fo=1, routed)           0.000     5.685    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_59_n_0
    SLICE_X85Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.799 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.799    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_37_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.913 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.913    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_15_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[1][31]_i_5/CO[3]
                         net (fo=182, routed)         2.485     8.511    design_1_i/caravel_0/inst/mprj/Sort0/comp_lv0_1/p_0_in
    SLICE_X67Y72         LUT3 (Prop_lut3_I2_O)        0.152     8.663 f  design_1_i/caravel_0/inst/mprj/Sort0/in[4][7]_i_3/O
                         net (fo=3, routed)           0.594     9.257    design_1_i/caravel_0/inst/mprj/Sort0/lv0[3]_3[7]
    SLICE_X80Y73         LUT6 (Prop_lut6_I4_O)        0.332     9.589 r  design_1_i/caravel_0/inst/mprj/Sort0/in[4][31]_i_40/O
                         net (fo=1, routed)           0.747    10.337    design_1_i/caravel_0/inst/mprj/Sort0/in[4][31]_i_40_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.722 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.722    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_27_n_0
    SLICE_X83Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.836 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.836    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_14_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.950 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.950    design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_5_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.064 r  design_1_i/caravel_0/inst/mprj/Sort0/in_reg[4][31]_i_4/CO[3]
                         net (fo=96, routed)          1.221    12.285    design_1_i/caravel_0/inst/mprj/Sort0/comp_lv1_1/p_0_in
    SLICE_X86Y73         LUT6 (Prop_lut6_I5_O)        0.124    12.409 r  design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[2]_i_31/O
                         net (fo=1, routed)           0.427    12.836    design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[2]_i_31_n_0
    SLICE_X86Y72         LUT5 (Prop_lut5_I0_O)        0.124    12.960 r  design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[2]_i_24/O
                         net (fo=1, routed)           0.989    13.949    design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[2]_i_24_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.073 f  design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[2]_i_16/O
                         net (fo=1, routed)           0.697    14.770    design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[2]_i_16_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I3_O)        0.124    14.894 r  design_1_i/caravel_0/inst/mprj/Sort0/memory_to_writeBack_MEMORY_READ_DATA[2]_i_9/O
                         net (fo=1, routed)           0.348    15.241    design_1_i/caravel_0/inst/mprj/uart/ctrl/memory_to_writeBack_MEMORY_READ_DATA_reg[2]_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I3_O)        0.124    15.365 r  design_1_i/caravel_0/inst/mprj/uart/ctrl/memory_to_writeBack_MEMORY_READ_DATA[2]_i_2/O
                         net (fo=1, routed)           0.454    15.819    design_1_i/caravel_0/inst/soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA_reg[2]
    SLICE_X55Y68         LUT6 (Prop_lut6_I1_O)        0.124    15.943 r  design_1_i/caravel_0/inst/soc/core/RAM256/memory_to_writeBack_MEMORY_READ_DATA[2]_i_1/O
                         net (fo=2, routed)           0.737    16.680    design_1_i/caravel_0/inst/soc/core/VexRiscv/dBusWishbone_DAT_MISO[2]
    SLICE_X54Y63         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.531    27.710    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X54Y63         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[2]/C
                         clock pessimism              0.229    27.939    
                         clock uncertainty           -0.377    27.562    
    SLICE_X54Y63         FDRE (Setup_fdre_C_D)       -0.045    27.517    design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[2]
  -------------------------------------------------------------------
                         required time                         27.517    
                         arrival time                         -16.680    
  -------------------------------------------------------------------
                         slack                                 10.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.358%)  route 0.217ns (60.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        0.555     0.891    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X49Y54         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW_reg[0]/Q
                         net (fo=1, routed)           0.217     1.249    design_1_i/caravel_0/inst/soc/core/VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW[0]
    SLICE_X53Y54         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        0.820     1.186    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X53Y54         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_reg[0]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X53Y54         FDRE (Hold_fdre_C_D)         0.075     1.226    design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.610%)  route 0.197ns (51.390%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        0.563     0.899    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X41Y49         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_PC_reg[3]/Q
                         net (fo=1, routed)           0.197     1.236    design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_PC[3]
    SLICE_X41Y51         LUT3 (Prop_lut3_I1_O)        0.045     1.281 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc[3]_i_1/O
                         net (fo=1, routed)           0.000     1.281    design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc[3]_i_1_n_0
    SLICE_X41Y51         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        0.825     1.191    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X41Y51         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[3]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.091     1.252    design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.909%)  route 0.221ns (61.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        0.551     0.887    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X49Y63         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[29]/Q
                         net (fo=4, routed)           0.221     1.249    design_1_i/caravel_0/inst/soc/core/VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[29]
    SLICE_X53Y63         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        0.815     1.181    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X53Y63         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[29]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X53Y63         FDRE (Hold_fdre_C_D)         0.070     1.216    design_1_i/caravel_0/inst/soc/core/VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/mprj/user_bram/bdi_reg[3][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/RAM_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        0.692     1.028    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/clock
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.073 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/RAM_reg_i_1__4/O
                         net (fo=1, routed)           0.215     1.288    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/Sys_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.314 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.606     1.920    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Sys_clk
    SLICE_X91Y53         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/bdi_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y53         FDCE (Prop_fdce_C_Q)         0.141     2.061 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/bdi_reg[3][14]/Q
                         net (fo=1, routed)           0.106     2.167    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/RAM_reg_0[14]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/RAM_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.026     1.392    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/clock
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.056     1.448 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/RAM_reg_i_1__4/O
                         net (fo=1, routed)           0.239     1.686    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/Sys_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.715 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.918     2.634    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/Sys_clk_BUFG
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/RAM_reg/CLKARDCLK
                         clock pessimism             -0.656     1.978    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.155     2.133    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/RAM_reg
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/mprj/user_bram/bdi_reg[1][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank1/RAM_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        0.692     1.028    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/clock
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.073 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/RAM_reg_i_1__4/O
                         net (fo=1, routed)           0.215     1.288    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/Sys_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.314 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.605     1.919    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Sys_clk
    SLICE_X91Y59         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/bdi_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y59         FDCE (Prop_fdce_C_Q)         0.141     2.060 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/bdi_reg[1][11]/Q
                         net (fo=1, routed)           0.108     2.167    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank1/RAM_reg_0[11]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank1/RAM_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.026     1.392    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/clock
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.056     1.448 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/RAM_reg_i_1__4/O
                         net (fo=1, routed)           0.239     1.686    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/Sys_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.715 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.917     2.633    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank1/Sys_clk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank1/RAM_reg/CLKARDCLK
                         clock pessimism             -0.656     1.977    
    RAMB36_X4Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155     2.132    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank1/RAM_reg
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/mprj/user_bram/bdi_reg[1][19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank1/RAM_reg/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        0.692     1.028    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/clock
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.073 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/RAM_reg_i_1__4/O
                         net (fo=1, routed)           0.215     1.288    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/Sys_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.314 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.605     1.919    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Sys_clk
    SLICE_X91Y58         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/bdi_reg[1][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y58         FDCE (Prop_fdce_C_Q)         0.141     2.060 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/bdi_reg[1][19]/Q
                         net (fo=1, routed)           0.108     2.167    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank1/RAM_reg_0[19]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank1/RAM_reg/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.026     1.392    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/clock
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.056     1.448 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/RAM_reg_i_1__4/O
                         net (fo=1, routed)           0.239     1.686    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/Sys_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.715 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.917     2.633    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank1/Sys_clk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank1/RAM_reg/CLKARDCLK
                         clock pessimism             -0.656     1.977    
    RAMB36_X4Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.155     2.132    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank1/RAM_reg
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/mprj/user_bram/bdi_reg[1][21]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank1/RAM_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        0.692     1.028    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/clock
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.073 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/RAM_reg_i_1__4/O
                         net (fo=1, routed)           0.215     1.288    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/Sys_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.314 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.605     1.919    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Sys_clk
    SLICE_X91Y58         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/bdi_reg[1][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y58         FDCE (Prop_fdce_C_Q)         0.141     2.060 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/bdi_reg[1][21]/Q
                         net (fo=1, routed)           0.108     2.167    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank1/RAM_reg_0[21]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank1/RAM_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.026     1.392    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/clock
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.056     1.448 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/RAM_reg_i_1__4/O
                         net (fo=1, routed)           0.239     1.686    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/Sys_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.715 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.917     2.633    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank1/Sys_clk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank1/RAM_reg/CLKARDCLK
                         clock pessimism             -0.656     1.977    
    RAMB36_X4Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.155     2.132    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank1/RAM_reg
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/mprj/user_bram/bdi_reg[1][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank1/RAM_reg/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        0.692     1.028    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/clock
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.073 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/RAM_reg_i_1__4/O
                         net (fo=1, routed)           0.215     1.288    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/Sys_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.314 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.606     1.920    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Sys_clk
    SLICE_X91Y56         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/bdi_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y56         FDCE (Prop_fdce_C_Q)         0.141     2.061 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/bdi_reg[1][10]/Q
                         net (fo=1, routed)           0.108     2.168    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank1/RAM_reg_0[10]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank1/RAM_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.026     1.392    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/clock
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.056     1.448 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/RAM_reg_i_1__4/O
                         net (fo=1, routed)           0.239     1.686    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/Sys_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.715 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.917     2.633    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank1/Sys_clk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank1/RAM_reg/CLKARDCLK
                         clock pessimism             -0.656     1.977    
    RAMB36_X4Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.155     2.132    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank1/RAM_reg
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/mprj/user_bram/bdi_reg[1][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank1/RAM_reg/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        0.692     1.028    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/clock
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.073 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/RAM_reg_i_1__4/O
                         net (fo=1, routed)           0.215     1.288    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/Sys_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.314 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.606     1.920    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Sys_clk
    SLICE_X91Y56         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/bdi_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y56         FDCE (Prop_fdce_C_Q)         0.141     2.061 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/bdi_reg[1][12]/Q
                         net (fo=1, routed)           0.108     2.168    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank1/RAM_reg_0[12]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank1/RAM_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.026     1.392    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/clock
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.056     1.448 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/RAM_reg_i_1__4/O
                         net (fo=1, routed)           0.239     1.686    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/Sys_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.715 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.917     2.633    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank1/Sys_clk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank1/RAM_reg/CLKARDCLK
                         clock pessimism             -0.656     1.977    
    RAMB36_X4Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.155     2.132    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank1/RAM_reg
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/mprj/user_bram/bdi_reg[0][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank0/RAM_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        0.692     1.028    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/clock
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.073 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/RAM_reg_i_1__4/O
                         net (fo=1, routed)           0.215     1.288    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/Sys_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.314 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.604     1.918    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Sys_clk
    SLICE_X91Y60         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/bdi_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y60         FDCE (Prop_fdce_C_Q)         0.141     2.059 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/bdi_reg[0][16]/Q
                         net (fo=1, routed)           0.108     2.166    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank0/RAM_reg_0[16]
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank0/RAM_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.026     1.392    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/clock
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.056     1.448 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/RAM_reg_i_1__4/O
                         net (fo=1, routed)           0.239     1.686    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/Sys_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.715 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.913     2.629    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank0/Sys_clk
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.656     1.973    
    RAMB36_X4Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.155     2.128    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB18_X2Y24  design_1_i/caravel_0/inst/mprj/MM0/Aram/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB18_X2Y24  design_1_i/caravel_0/inst/mprj/MM0/Aram/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB18_X2Y25  design_1_i/caravel_0/inst/mprj/MM0/Bram/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB18_X2Y25  design_1_i/caravel_0/inst/mprj/MM0/Bram/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB18_X2Y26  design_1_i/caravel_0/inst/mprj/fir0/DATARAM/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB18_X2Y26  design_1_i/caravel_0/inst/mprj/fir0/DATARAM/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB18_X2Y27  design_1_i/caravel_0/inst/mprj/fir0/TAPRAM/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB18_X2Y27  design_1_i/caravel_0/inst/mprj/fir0/TAPRAM/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X4Y12  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank0/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X4Y11  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank1/RAM_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y46  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y46  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y46  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y46  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X50Y92  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X50Y92  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X50Y92  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X50Y92  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X50Y92  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X50Y92  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y46  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y46  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y46  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y46  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X50Y92  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X50Y92  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X50Y92  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X50Y92  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X50Y92  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X50Y92  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.656ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/user_bram/iCKe_f_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 0.670ns (11.356%)  route 5.230ns (88.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 15.217 - 12.500 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.649     2.943    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X42Y89         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=12, routed)          2.439     5.900    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X57Y68         LUT2 (Prop_lut2_I1_O)        0.152     6.052 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=803, routed)         2.791     8.843    design_1_i/caravel_0/inst/mprj/mprj/user_bram/SS[0]
    SLICE_X58Y50         FDCE                                         f  design_1_i/caravel_0/inst/mprj/mprj/user_bram/iCKe_f_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    13.679 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.538    15.217    design_1_i/caravel_0/inst/mprj/mprj/user_bram/clock
    SLICE_X58Y50         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/iCKe_f_reg/C  (IS_INVERTED)
                         clock pessimism              0.129    15.346    
                         clock uncertainty           -0.377    14.969    
    SLICE_X58Y50         FDCE (Recov_fdce_C_CLR)     -0.522    14.447    design_1_i/caravel_0/inst/mprj/mprj/user_bram/iCKe_f_reg
  -------------------------------------------------------------------
                         required time                         14.447    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                  5.604    

Slack (MET) :             16.168ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.825ns  (logic 0.670ns (8.562%)  route 7.155ns (91.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 27.653 - 25.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.649     2.943    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X42Y89         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=12, routed)          2.439     5.900    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X57Y68         LUT2 (Prop_lut2_I1_O)        0.152     6.052 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=803, routed)         4.717    10.768    design_1_i/caravel_0/inst/mprj/uart/transmission/SS[0]
    SLICE_X34Y65         FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.474    27.653    design_1_i/caravel_0/inst/mprj/uart/transmission/clock
    SLICE_X34Y65         FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[1]/C
                         clock pessimism              0.229    27.882    
                         clock uncertainty           -0.377    27.505    
    SLICE_X34Y65         FDCE (Recov_fdce_C_CLR)     -0.569    26.936    design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         26.936    
                         arrival time                         -10.768    
  -------------------------------------------------------------------
                         slack                                 16.168    

Slack (MET) :             16.168ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.825ns  (logic 0.670ns (8.562%)  route 7.155ns (91.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 27.653 - 25.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.649     2.943    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X42Y89         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=12, routed)          2.439     5.900    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X57Y68         LUT2 (Prop_lut2_I1_O)        0.152     6.052 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=803, routed)         4.717    10.768    design_1_i/caravel_0/inst/mprj/uart/transmission/SS[0]
    SLICE_X34Y65         FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.474    27.653    design_1_i/caravel_0/inst/mprj/uart/transmission/clock
    SLICE_X34Y65         FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[3]/C
                         clock pessimism              0.229    27.882    
                         clock uncertainty           -0.377    27.505    
    SLICE_X34Y65         FDCE (Recov_fdce_C_CLR)     -0.569    26.936    design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         26.936    
                         arrival time                         -10.768    
  -------------------------------------------------------------------
                         slack                                 16.168    

Slack (MET) :             16.168ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.825ns  (logic 0.670ns (8.562%)  route 7.155ns (91.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 27.653 - 25.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.649     2.943    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X42Y89         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=12, routed)          2.439     5.900    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X57Y68         LUT2 (Prop_lut2_I1_O)        0.152     6.052 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=803, routed)         4.717    10.768    design_1_i/caravel_0/inst/mprj/uart/transmission/SS[0]
    SLICE_X34Y65         FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.474    27.653    design_1_i/caravel_0/inst/mprj/uart/transmission/clock
    SLICE_X34Y65         FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[5]/C
                         clock pessimism              0.229    27.882    
                         clock uncertainty           -0.377    27.505    
    SLICE_X34Y65         FDCE (Recov_fdce_C_CLR)     -0.569    26.936    design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         26.936    
                         arrival time                         -10.768    
  -------------------------------------------------------------------
                         slack                                 16.168    

Slack (MET) :             16.210ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.825ns  (logic 0.670ns (8.562%)  route 7.155ns (91.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 27.653 - 25.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.649     2.943    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X42Y89         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=12, routed)          2.439     5.900    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X57Y68         LUT2 (Prop_lut2_I1_O)        0.152     6.052 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=803, routed)         4.717    10.768    design_1_i/caravel_0/inst/mprj/uart/transmission/SS[0]
    SLICE_X34Y65         FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.474    27.653    design_1_i/caravel_0/inst/mprj/uart/transmission/clock
    SLICE_X34Y65         FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[0]/C
                         clock pessimism              0.229    27.882    
                         clock uncertainty           -0.377    27.505    
    SLICE_X34Y65         FDCE (Recov_fdce_C_CLR)     -0.527    26.978    design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         26.978    
                         arrival time                         -10.768    
  -------------------------------------------------------------------
                         slack                                 16.210    

Slack (MET) :             16.210ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.825ns  (logic 0.670ns (8.562%)  route 7.155ns (91.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 27.653 - 25.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.649     2.943    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X42Y89         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=12, routed)          2.439     5.900    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X57Y68         LUT2 (Prop_lut2_I1_O)        0.152     6.052 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=803, routed)         4.717    10.768    design_1_i/caravel_0/inst/mprj/uart/transmission/SS[0]
    SLICE_X34Y65         FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.474    27.653    design_1_i/caravel_0/inst/mprj/uart/transmission/clock
    SLICE_X34Y65         FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[2]/C
                         clock pessimism              0.229    27.882    
                         clock uncertainty           -0.377    27.505    
    SLICE_X34Y65         FDCE (Recov_fdce_C_CLR)     -0.527    26.978    design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         26.978    
                         arrival time                         -10.768    
  -------------------------------------------------------------------
                         slack                                 16.210    

Slack (MET) :             16.210ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.825ns  (logic 0.670ns (8.562%)  route 7.155ns (91.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 27.653 - 25.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.649     2.943    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X42Y89         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=12, routed)          2.439     5.900    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X57Y68         LUT2 (Prop_lut2_I1_O)        0.152     6.052 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=803, routed)         4.717    10.768    design_1_i/caravel_0/inst/mprj/uart/transmission/SS[0]
    SLICE_X34Y65         FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.474    27.653    design_1_i/caravel_0/inst/mprj/uart/transmission/clock
    SLICE_X34Y65         FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[4]/C
                         clock pessimism              0.229    27.882    
                         clock uncertainty           -0.377    27.505    
    SLICE_X34Y65         FDCE (Recov_fdce_C_CLR)     -0.527    26.978    design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         26.978    
                         arrival time                         -10.768    
  -------------------------------------------------------------------
                         slack                                 16.210    

Slack (MET) :             16.514ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.477ns  (logic 0.670ns (8.961%)  route 6.807ns (91.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 27.651 - 25.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.649     2.943    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X42Y89         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=12, routed)          2.439     5.900    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X57Y68         LUT2 (Prop_lut2_I1_O)        0.152     6.052 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=803, routed)         4.369    10.420    design_1_i/caravel_0/inst/mprj/uart/transmission/SS[0]
    SLICE_X32Y66         FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.472    27.651    design_1_i/caravel_0/inst/mprj/uart/transmission/clock
    SLICE_X32Y66         FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[11]/C
                         clock pessimism              0.229    27.880    
                         clock uncertainty           -0.377    27.503    
    SLICE_X32Y66         FDCE (Recov_fdce_C_CLR)     -0.569    26.934    design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         26.934    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                 16.514    

Slack (MET) :             16.514ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.477ns  (logic 0.670ns (8.961%)  route 6.807ns (91.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 27.651 - 25.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.649     2.943    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X42Y89         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=12, routed)          2.439     5.900    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X57Y68         LUT2 (Prop_lut2_I1_O)        0.152     6.052 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=803, routed)         4.369    10.420    design_1_i/caravel_0/inst/mprj/uart/transmission/SS[0]
    SLICE_X32Y66         FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.472    27.651    design_1_i/caravel_0/inst/mprj/uart/transmission/clock
    SLICE_X32Y66         FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[13]/C
                         clock pessimism              0.229    27.880    
                         clock uncertainty           -0.377    27.503    
    SLICE_X32Y66         FDCE (Recov_fdce_C_CLR)     -0.569    26.934    design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         26.934    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                 16.514    

Slack (MET) :             16.514ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.477ns  (logic 0.670ns (8.961%)  route 6.807ns (91.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 27.651 - 25.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.649     2.943    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X42Y89         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=12, routed)          2.439     5.900    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X57Y68         LUT2 (Prop_lut2_I1_O)        0.152     6.052 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=803, routed)         4.369    10.420    design_1_i/caravel_0/inst/mprj/uart/transmission/SS[0]
    SLICE_X32Y66         FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.472    27.651    design_1_i/caravel_0/inst/mprj/uart/transmission/clock
    SLICE_X32Y66         FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[7]/C
                         clock pessimism              0.229    27.880    
                         clock uncertainty           -0.377    27.503    
    SLICE_X32Y66         FDCE (Recov_fdce_C_CLR)     -0.569    26.934    design_1_i/caravel_0/inst/mprj/uart/transmission/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         26.934    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                 16.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.186ns (30.733%)  route 0.419ns (69.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        0.564     0.900    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y43         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.220     1.261    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X34Y43         LUT3 (Prop_lut3_I0_O)        0.045     1.306 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.199     1.505    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X32Y45         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        0.830     1.196    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y45         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.280     0.916    
    SLICE_X32Y45         FDCE (Remov_fdce_C_CLR)     -0.067     0.849    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.186ns (30.733%)  route 0.419ns (69.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        0.564     0.900    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y43         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.220     1.261    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X34Y43         LUT3 (Prop_lut3_I0_O)        0.045     1.306 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.199     1.505    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X32Y45         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        0.830     1.196    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y45         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.280     0.916    
    SLICE_X32Y45         FDCE (Remov_fdce_C_CLR)     -0.067     0.849    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.186ns (30.733%)  route 0.419ns (69.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        0.564     0.900    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y43         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.220     1.261    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X34Y43         LUT3 (Prop_lut3_I0_O)        0.045     1.306 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.199     1.505    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X32Y45         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        0.830     1.196    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y45         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.280     0.916    
    SLICE_X32Y45         FDCE (Remov_fdce_C_CLR)     -0.067     0.849    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.186ns (30.733%)  route 0.419ns (69.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        0.564     0.900    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y43         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.220     1.261    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X34Y43         LUT3 (Prop_lut3_I0_O)        0.045     1.306 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.199     1.505    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X32Y45         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        0.830     1.196    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y45         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.280     0.916    
    SLICE_X32Y45         FDPE (Remov_fdpe_C_PRE)     -0.071     0.845    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.186ns (30.733%)  route 0.419ns (69.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        0.564     0.900    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y43         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.220     1.261    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X34Y43         LUT3 (Prop_lut3_I0_O)        0.045     1.306 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.199     1.505    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X33Y45         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        0.830     1.196    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y45         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.280     0.916    
    SLICE_X33Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.824    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.186ns (30.733%)  route 0.419ns (69.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        0.564     0.900    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y43         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.220     1.261    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X34Y43         LUT3 (Prop_lut3_I0_O)        0.045     1.306 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.199     1.505    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X33Y45         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        0.830     1.196    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y45         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.280     0.916    
    SLICE_X33Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.824    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/user_bram/Dq_dqm_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.209ns (9.272%)  route 2.045ns (90.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        0.554     0.890    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X42Y89         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=12, routed)          1.060     2.113    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X57Y68         LUT2 (Prop_lut2_I1_O)        0.045     2.158 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=803, routed)         0.986     3.144    design_1_i/caravel_0/inst/mprj/mprj/user_bram/SS[0]
    SLICE_X88Y62         FDCE                                         f  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Dq_dqm_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.026     1.392    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/clock
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.056     1.448 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/RAM_reg_i_1__4/O
                         net (fo=1, routed)           0.239     1.686    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/Sys_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.715 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.849     2.564    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Sys_clk
    SLICE_X88Y62         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Dq_dqm_reg[12]/C
                         clock pessimism             -0.030     2.534    
    SLICE_X88Y62         FDCE (Remov_fdce_C_CLR)     -0.159     2.375    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Dq_dqm_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.375    
                         arrival time                           3.144    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/user_bram/Dq_dqm_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.209ns (9.272%)  route 2.045ns (90.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        0.554     0.890    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X42Y89         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=12, routed)          1.060     2.113    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X57Y68         LUT2 (Prop_lut2_I1_O)        0.045     2.158 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=803, routed)         0.986     3.144    design_1_i/caravel_0/inst/mprj/mprj/user_bram/SS[0]
    SLICE_X88Y62         FDCE                                         f  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Dq_dqm_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.026     1.392    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/clock
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.056     1.448 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/RAM_reg_i_1__4/O
                         net (fo=1, routed)           0.239     1.686    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/Sys_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.715 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.849     2.564    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Sys_clk
    SLICE_X88Y62         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Dq_dqm_reg[13]/C
                         clock pessimism             -0.030     2.534    
    SLICE_X88Y62         FDCE (Remov_fdce_C_CLR)     -0.159     2.375    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Dq_dqm_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.375    
                         arrival time                           3.144    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/user_bram/Dq_dqm_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.209ns (9.272%)  route 2.045ns (90.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        0.554     0.890    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X42Y89         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=12, routed)          1.060     2.113    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X57Y68         LUT2 (Prop_lut2_I1_O)        0.045     2.158 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=803, routed)         0.986     3.144    design_1_i/caravel_0/inst/mprj/mprj/user_bram/SS[0]
    SLICE_X88Y62         FDCE                                         f  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Dq_dqm_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.026     1.392    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/clock
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.056     1.448 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/RAM_reg_i_1__4/O
                         net (fo=1, routed)           0.239     1.686    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/Sys_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.715 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.849     2.564    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Sys_clk
    SLICE_X88Y62         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Dq_dqm_reg[16]/C
                         clock pessimism             -0.030     2.534    
    SLICE_X88Y62         FDCE (Remov_fdce_C_CLR)     -0.159     2.375    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Dq_dqm_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.375    
                         arrival time                           3.144    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/user_bram/Dq_dqm_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.209ns (9.272%)  route 2.045ns (90.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        0.554     0.890    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X42Y89         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=12, routed)          1.060     2.113    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X57Y68         LUT2 (Prop_lut2_I1_O)        0.045     2.158 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=803, routed)         0.986     3.144    design_1_i/caravel_0/inst/mprj/mprj/user_bram/SS[0]
    SLICE_X88Y62         FDCE                                         f  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Dq_dqm_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6726, routed)        1.026     1.392    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/clock
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.056     1.448 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/RAM_reg_i_1__4/O
                         net (fo=1, routed)           0.239     1.686    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/Sys_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.715 r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Bank3/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.849     2.564    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Sys_clk
    SLICE_X88Y62         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/user_bram/Dq_dqm_reg[17]/C
                         clock pessimism             -0.030     2.534    
    SLICE_X88Y62         FDCE (Remov_fdce_C_CLR)     -0.159     2.375    design_1_i/caravel_0/inst/mprj/mprj/user_bram/Dq_dqm_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.375    
                         arrival time                           3.144    
  -------------------------------------------------------------------
                         slack                                  0.768    





