-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity correlator is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    i_data_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    i_data_TVALID : IN STD_LOGIC;
    i_data_TREADY : OUT STD_LOGIC;
    i_data_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    o_data_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    o_data_TVALID : OUT STD_LOGIC;
    o_data_TREADY : IN STD_LOGIC;
    o_data_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    start_V : IN STD_LOGIC_VECTOR (0 downto 0);
    pnseq_in_V_V : IN STD_LOGIC_VECTOR (0 downto 0);
    pnseq_in_V_V_ap_vld : IN STD_LOGIC;
    pnseq_in_V_V_ap_ack : OUT STD_LOGIC;
    pnseq_len_V : IN STD_LOGIC_VECTOR (9 downto 0) );
end;


architecture behav of correlator is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "correlator,hls_ip_2017_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7k160tfbg484-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=3.769500,HLS_SYN_LAT=4,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=2,HLS_SYN_FF=2813,HLS_SYN_LUT=3091}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv41_0 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000000000";
    constant ap_const_lv40_0 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000000";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv9_2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_const_lv9_3 : STD_LOGIC_VECTOR (8 downto 0) := "000000011";
    constant ap_const_lv9_4 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_const_lv9_5 : STD_LOGIC_VECTOR (8 downto 0) := "000000101";
    constant ap_const_lv9_6 : STD_LOGIC_VECTOR (8 downto 0) := "000000110";
    constant ap_const_lv9_7 : STD_LOGIC_VECTOR (8 downto 0) := "000000111";
    constant ap_const_lv9_8 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_const_lv9_9 : STD_LOGIC_VECTOR (8 downto 0) := "000001001";
    constant ap_const_lv9_A : STD_LOGIC_VECTOR (8 downto 0) := "000001010";
    constant ap_const_lv9_B : STD_LOGIC_VECTOR (8 downto 0) := "000001011";
    constant ap_const_lv9_C : STD_LOGIC_VECTOR (8 downto 0) := "000001100";
    constant ap_const_lv9_D : STD_LOGIC_VECTOR (8 downto 0) := "000001101";
    constant ap_const_lv9_E : STD_LOGIC_VECTOR (8 downto 0) := "000001110";
    constant ap_const_lv9_F : STD_LOGIC_VECTOR (8 downto 0) := "000001111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv10_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv10_4 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_const_lv10_5 : STD_LOGIC_VECTOR (9 downto 0) := "0000000101";
    constant ap_const_lv10_6 : STD_LOGIC_VECTOR (9 downto 0) := "0000000110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv10_8 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_const_lv10_9 : STD_LOGIC_VECTOR (9 downto 0) := "0000001001";
    constant ap_const_lv10_A : STD_LOGIC_VECTOR (9 downto 0) := "0000001010";
    constant ap_const_lv10_B : STD_LOGIC_VECTOR (9 downto 0) := "0000001011";
    constant ap_const_lv10_C : STD_LOGIC_VECTOR (9 downto 0) := "0000001100";
    constant ap_const_lv10_D : STD_LOGIC_VECTOR (9 downto 0) := "0000001101";
    constant ap_const_lv10_E : STD_LOGIC_VECTOR (9 downto 0) := "0000001110";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv24_1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal o_data_V_data_V_1_data_out : STD_LOGIC_VECTOR (31 downto 0);
    signal o_data_V_data_V_1_vld_in : STD_LOGIC;
    signal o_data_V_data_V_1_vld_out : STD_LOGIC;
    signal o_data_V_data_V_1_ack_in : STD_LOGIC;
    signal o_data_V_data_V_1_ack_out : STD_LOGIC;
    signal o_data_V_data_V_1_payload_A : STD_LOGIC_VECTOR (31 downto 0);
    signal o_data_V_data_V_1_payload_B : STD_LOGIC_VECTOR (31 downto 0);
    signal o_data_V_data_V_1_sel_rd : STD_LOGIC := '0';
    signal o_data_V_data_V_1_sel_wr : STD_LOGIC := '0';
    signal o_data_V_data_V_1_sel : STD_LOGIC;
    signal o_data_V_data_V_1_load_A : STD_LOGIC;
    signal o_data_V_data_V_1_load_B : STD_LOGIC;
    signal o_data_V_data_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal o_data_V_data_V_1_state_cmp_full : STD_LOGIC;
    signal o_data_V_last_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal o_data_V_last_V_1_vld_in : STD_LOGIC;
    signal o_data_V_last_V_1_vld_out : STD_LOGIC;
    signal o_data_V_last_V_1_ack_in : STD_LOGIC;
    signal o_data_V_last_V_1_ack_out : STD_LOGIC;
    signal o_data_V_last_V_1_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal o_data_V_last_V_1_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal o_data_V_last_V_1_sel_rd : STD_LOGIC := '0';
    signal o_data_V_last_V_1_sel_wr : STD_LOGIC := '0';
    signal o_data_V_last_V_1_sel : STD_LOGIC;
    signal o_data_V_last_V_1_load_A : STD_LOGIC;
    signal o_data_V_last_V_1_load_B : STD_LOGIC;
    signal o_data_V_last_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal o_data_V_last_V_1_state_cmp_full : STD_LOGIC;
    signal currentwrState : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal data_valid_reg_V : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal pnseq_len_reg_V : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal out_sample_cnt_V : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal sq_sum_V : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000000000";
    signal sq_reg_i_V : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000000";
    signal sq_reg_q_V : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000000";
    signal sum_reg_i_V : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    signal sum_reg_q_V : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    signal sum3_reg_i_V_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    signal sum3_reg_i_V_1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    signal sum3_reg_q_V_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    signal sum3_reg_q_V_1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    signal sum2_reg_i_V_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal sum2_reg_i_V_1 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal sum2_reg_q_V_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal sum2_reg_q_V_1 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal sum2_reg_i_V_2 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal sum2_reg_i_V_3 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal sum2_reg_q_V_2 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal sum2_reg_q_V_3 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal sum1_reg_i_V_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal sum1_reg_i_V_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal sum1_reg_q_V_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal sum1_reg_q_V_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal sum1_reg_i_V_2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal sum1_reg_i_V_3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal sum1_reg_q_V_2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal sum1_reg_q_V_3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal sum1_reg_i_V_4 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal sum1_reg_i_V_5 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal sum1_reg_q_V_4 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal sum1_reg_q_V_5 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal sum1_reg_i_V_6 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal sum1_reg_i_V_7 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal sum1_reg_q_V_6 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal sum1_reg_q_V_7 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal adder_in_reg_i_V_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal adder_in_reg_i_V_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal adder_in_reg_q_V_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal adder_in_reg_q_V_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal adder_in_reg_i_V_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal adder_in_reg_i_V_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal adder_in_reg_q_V_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal adder_in_reg_q_V_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal adder_in_reg_i_V_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal adder_in_reg_i_V_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal adder_in_reg_q_V_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal adder_in_reg_q_V_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal adder_in_reg_i_V_6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal adder_in_reg_i_V_7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal adder_in_reg_q_V_6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal adder_in_reg_q_V_7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal adder_in_reg_i_V_8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal adder_in_reg_i_V_9 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal adder_in_reg_q_V_8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal adder_in_reg_q_V_9 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal adder_in_reg_i_V_10 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal adder_in_reg_i_V_11 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal adder_in_reg_q_V_10 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal adder_in_reg_q_V_11 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal adder_in_reg_i_V_12 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal adder_in_reg_i_V_13 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal adder_in_reg_q_V_12 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal adder_in_reg_q_V_13 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal adder_in_reg_i_V_14 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal adder_in_reg_i_V_15 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal adder_in_reg_q_V_14 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal adder_in_reg_q_V_15 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal product_reg_i_V_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal product_reg_i_V_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal product_reg_q_V_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal product_reg_i_V_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal product_reg_q_V_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal product_reg_i_V_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal product_reg_q_V_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal product_reg_i_V_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal product_reg_q_V_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal product_reg_i_V_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal product_reg_q_V_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal product_reg_i_V_6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal product_reg_q_V_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal product_reg_i_V_7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal product_reg_q_V_6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal product_reg_i_V_8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal product_reg_q_V_7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal product_reg_i_V_9 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal product_reg_q_V_8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal product_reg_i_V_10 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal product_reg_q_V_9 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal product_reg_i_V_11 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal product_reg_q_V_10 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal product_reg_i_V_12 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal product_reg_q_V_11 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal product_reg_i_V_13 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal product_reg_q_V_12 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal product_reg_i_V_14 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal product_reg_q_V_13 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal product_reg_i_V_15 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal product_reg_q_V_14 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal pn_seq_V_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal data_reg_i_V_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal data_reg_q_V_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal product_reg_q_V_15 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal pn_seq_V_1 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal data_reg_i_V_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal data_reg_q_V_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal pn_seq_V_2 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal data_reg_i_V_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal data_reg_q_V_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal pn_seq_V_3 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal data_reg_i_V_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal data_reg_q_V_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal pn_seq_V_4 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal data_reg_i_V_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal data_reg_q_V_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal pn_seq_V_5 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal data_reg_i_V_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal data_reg_q_V_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal pn_seq_V_6 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal data_reg_i_V_6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal data_reg_q_V_6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal pn_seq_V_7 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal data_reg_i_V_7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal data_reg_q_V_7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal pn_seq_V_8 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal data_reg_i_V_8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal data_reg_q_V_8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal pn_seq_V_9 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal data_reg_i_V_9 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal data_reg_q_V_9 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal pn_seq_V_10 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal data_reg_i_V_10 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal data_reg_q_V_10 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal pn_seq_V_11 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal data_reg_i_V_11 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal data_reg_q_V_11 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal pn_seq_V_12 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal data_reg_i_V_12 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal data_reg_q_V_12 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal pn_seq_V_13 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal data_reg_i_V_13 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal data_reg_q_V_13 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal pn_seq_V_14 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal data_reg_i_V_14 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal data_reg_q_V_14 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal pn_seq_V_15 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal data_reg_i_V_15 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal data_reg_q_V_15 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal currentState : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal load_cnt_V : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal i_data_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal currentState_load_load_fu_3079_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_nbreadreq_fu_488_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal o_data_TDATA_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal currentwrState_load_reg_3552 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter2_currentwrState_load_reg_3552 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_reg_pp0_iter3_currentwrState_load_reg_3552 : STD_LOGIC_VECTOR (0 downto 0);
    signal pnseq_in_V_V_blk_n : STD_LOGIC;
    signal start_V_read_read_fu_482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op606_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state4_io : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state5_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal currentwrState_load_load_fu_850_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter1_currentwrState_load_reg_3552 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_843_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_fu_887_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_3560 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter1_tmp_last_V_reg_3560 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter2_tmp_last_V_reg_3560 : STD_LOGIC_VECTOR (0 downto 0);
    signal lhs_V_10_cast_fu_923_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal lhs_V_11_cast_fu_937_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_14_fu_3313_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal out_sample_data_V_fu_3503_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_phi_mux_storemerge3_phi_fu_525_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge3_reg_522 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_fu_1787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_storemerge4_phi_fu_535_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge4_reg_532 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_fu_1830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_storemerge5_phi_fu_545_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge5_reg_542 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_26_2_fu_1863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_storemerge6_phi_fu_555_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge6_reg_552 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp6_fu_1906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_storemerge7_phi_fu_565_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge7_reg_562 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_26_4_fu_1939_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_storemerge8_phi_fu_575_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge8_reg_572 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_26_5_fu_1972_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_storemerge9_phi_fu_585_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge9_reg_582 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_26_6_fu_2005_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_storemerge2_phi_fu_595_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge2_reg_592 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp9_fu_2048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_storemerge10_phi_fu_605_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge10_reg_602 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_26_8_fu_2081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_storemerge11_phi_fu_615_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge11_reg_612 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_26_9_fu_2114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_storemerge12_phi_fu_625_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge12_reg_622 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_26_s_fu_2147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_storemerge13_phi_fu_635_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge13_reg_632 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_26_1_fu_2180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_storemerge14_phi_fu_645_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge14_reg_642 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_26_3_fu_2213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_storemerge15_phi_fu_655_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge15_reg_652 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_26_7_fu_2246_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_storemerge16_phi_fu_665_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge16_reg_662 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_26_10_fu_2279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_storemerge17_phi_fu_675_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge17_reg_672 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp1_fu_2322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_storemerge18_phi_fu_685_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_fu_2386_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge18_reg_682 : STD_LOGIC_VECTOR (15 downto 0);
    signal pn_seq_V_0_load_load_fu_2355_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_storemerge19_phi_fu_694_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge19_reg_691 : STD_LOGIC_VECTOR (15 downto 0);
    signal pn_seq_V_1_load_load_fu_2399_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_1_fu_2430_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_storemerge20_phi_fu_703_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_2_fu_2474_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge20_reg_700 : STD_LOGIC_VECTOR (15 downto 0);
    signal pn_seq_V_2_load_load_fu_2443_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_storemerge21_phi_fu_712_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge21_reg_709 : STD_LOGIC_VECTOR (15 downto 0);
    signal pn_seq_V_3_load_load_fu_2487_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_3_fu_2518_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_storemerge22_phi_fu_721_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_4_fu_2562_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge22_reg_718 : STD_LOGIC_VECTOR (15 downto 0);
    signal pn_seq_V_4_load_load_fu_2531_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_storemerge23_phi_fu_730_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge23_reg_727 : STD_LOGIC_VECTOR (15 downto 0);
    signal pn_seq_V_5_load_load_fu_2575_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_5_fu_2606_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_storemerge24_phi_fu_739_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_6_fu_2650_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge24_reg_736 : STD_LOGIC_VECTOR (15 downto 0);
    signal pn_seq_V_6_load_load_fu_2619_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_storemerge25_phi_fu_748_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge25_reg_745 : STD_LOGIC_VECTOR (15 downto 0);
    signal pn_seq_V_7_load_load_fu_2663_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_7_fu_2694_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_storemerge26_phi_fu_757_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_8_fu_2738_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge26_reg_754 : STD_LOGIC_VECTOR (15 downto 0);
    signal pn_seq_V_8_load_load_fu_2707_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_storemerge27_phi_fu_766_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge27_reg_763 : STD_LOGIC_VECTOR (15 downto 0);
    signal pn_seq_V_9_load_load_fu_2751_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_9_fu_2782_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_storemerge28_phi_fu_775_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_s_fu_2826_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge28_reg_772 : STD_LOGIC_VECTOR (15 downto 0);
    signal pn_seq_V_10_load_load_fu_2795_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_storemerge29_phi_fu_784_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge29_reg_781 : STD_LOGIC_VECTOR (15 downto 0);
    signal pn_seq_V_11_load_load_fu_2839_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_10_fu_2870_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_storemerge30_phi_fu_793_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_11_fu_2914_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge30_reg_790 : STD_LOGIC_VECTOR (15 downto 0);
    signal pn_seq_V_12_load_load_fu_2883_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_storemerge31_phi_fu_802_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge31_reg_799 : STD_LOGIC_VECTOR (15 downto 0);
    signal pn_seq_V_13_load_load_fu_2927_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_12_fu_2958_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_storemerge32_phi_fu_811_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_13_fu_3002_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge32_reg_808 : STD_LOGIC_VECTOR (15 downto 0);
    signal pn_seq_V_14_load_load_fu_2971_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_storemerge33_phi_fu_820_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge33_reg_817 : STD_LOGIC_VECTOR (15 downto 0);
    signal pn_seq_V_15_load_load_fu_3015_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_14_fu_3046_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_valid_reg_V_new_phi_fu_829_p12 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_2_fu_3063_p5 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_data_valid_reg_V_new_reg_826 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_s_fu_3304_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_1_fu_3087_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal storemerge_fu_899_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_1_fu_3524_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal grp_fu_927_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_941_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal r_V_4_fu_963_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_5_fu_991_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_6_fu_1019_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_6_1_fu_1075_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_7_fu_1047_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_7_1_fu_1103_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_8_fu_1131_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_8_1_fu_1187_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_9_fu_1159_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_9_1_fu_1215_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_8_2_fu_1243_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_8_3_fu_1299_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_9_2_fu_1271_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_9_3_fu_1327_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_s_fu_1355_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_10_1_fu_1411_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_10_fu_1383_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_11_1_fu_1439_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_10_2_fu_1467_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_10_3_fu_1523_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_11_2_fu_1495_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_11_3_fu_1551_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_10_4_fu_1579_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_10_5_fu_1635_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_11_4_fu_1607_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_11_5_fu_1663_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_10_6_fu_1691_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_10_7_fu_1747_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_11_6_fu_1719_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_11_7_fu_1775_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_5_fu_2368_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_1_fu_2412_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_2_fu_2456_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_3_fu_2500_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_4_fu_2544_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_5_fu_2588_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_6_fu_2632_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_7_fu_2676_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_8_fu_2720_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_9_fu_2764_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_s_fu_2808_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_10_fu_2852_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_11_fu_2896_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_12_fu_2940_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_13_fu_2984_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_14_fu_3028_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_15_fu_3278_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge34_fu_3419_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal storemerge1_fu_3441_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_1_fu_3459_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal lhs_V_cast_fu_869_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_8_cast_fu_883_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_fu_873_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_s_fu_893_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_927_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_927_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_941_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_941_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal lhs_V_fu_951_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal rhs_V_fu_959_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal lhs_V_1_fu_979_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal rhs_V_1_fu_987_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal rhs_V_5_fu_1015_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_6_fu_1007_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal rhs_V_6_fu_1043_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_7_fu_1035_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal rhs_V_5_1_fu_1071_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_6_1_fu_1063_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal rhs_V_6_1_fu_1099_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_7_1_fu_1091_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal rhs_V_7_fu_1127_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal lhs_V_8_fu_1119_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal rhs_V_8_fu_1155_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal lhs_V_9_fu_1147_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal rhs_V_7_1_fu_1183_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal lhs_V_8_1_fu_1175_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal rhs_V_8_1_fu_1211_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal lhs_V_9_1_fu_1203_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal rhs_V_7_2_fu_1239_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal lhs_V_8_2_fu_1231_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal rhs_V_8_2_fu_1267_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal lhs_V_9_2_fu_1259_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal rhs_V_7_3_fu_1295_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal lhs_V_8_3_fu_1287_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal rhs_V_8_3_fu_1323_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal lhs_V_9_3_fu_1315_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal rhs_V_9_fu_1351_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_s_fu_1343_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal rhs_V_s_fu_1379_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_2_fu_1371_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal rhs_V_9_1_fu_1407_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_10_1_fu_1399_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal rhs_V_10_1_fu_1435_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_11_1_fu_1427_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal rhs_V_9_2_fu_1463_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_10_2_fu_1455_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal rhs_V_10_2_fu_1491_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_11_2_fu_1483_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal rhs_V_9_3_fu_1519_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_10_3_fu_1511_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal rhs_V_10_3_fu_1547_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_11_3_fu_1539_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal rhs_V_9_4_fu_1575_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_10_4_fu_1567_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal rhs_V_10_4_fu_1603_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_11_4_fu_1595_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal rhs_V_9_5_fu_1631_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_10_5_fu_1623_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal rhs_V_10_5_fu_1659_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_11_5_fu_1651_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal rhs_V_9_6_fu_1687_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_10_6_fu_1679_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal rhs_V_10_6_fu_1715_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_11_6_fu_1707_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal rhs_V_9_7_fu_1743_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_10_7_fu_1735_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal rhs_V_10_7_fu_1771_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_11_7_fu_1763_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_9_fu_1820_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_10_fu_1896_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_11_fu_2038_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_12_fu_2312_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_13_fu_3059_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_3_fu_3413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge849_in_fu_3427_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_7_fu_3493_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal lhs_V_1_cast_fu_3512_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal rhs_V_cast_fu_3520_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal grp_fu_927_ce : STD_LOGIC;
    signal grp_fu_941_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_449 : BOOLEAN;
    signal ap_condition_316 : BOOLEAN;

    component correlator_mul_20bkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (19 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;



begin
    correlator_mul_20bkb_U1 : component correlator_mul_20bkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 20,
        din1_WIDTH => 20,
        dout_WIDTH => 40)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_927_p0,
        din1 => grp_fu_927_p1,
        ce => grp_fu_927_ce,
        dout => grp_fu_927_p2);

    correlator_mul_20bkb_U2 : component correlator_mul_20bkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 20,
        din1_WIDTH => 20,
        dout_WIDTH => 40)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_941_p0,
        din1 => grp_fu_941_p1,
        ce => grp_fu_941_ce,
        dout => grp_fu_941_p2);





    adder_in_reg_i_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                adder_in_reg_i_V_0 <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_449)) then
                    if ((tmp_2_fu_1787_p2 = ap_const_lv1_1)) then 
                        adder_in_reg_i_V_0 <= ap_const_lv16_0;
                    elsif ((tmp_2_fu_1787_p2 = ap_const_lv1_0)) then 
                        adder_in_reg_i_V_0 <= product_reg_i_V_0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    adder_in_reg_i_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                adder_in_reg_i_V_1 <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_449)) then
                    if ((icmp_fu_1830_p2 = ap_const_lv1_1)) then 
                        adder_in_reg_i_V_1 <= ap_const_lv16_0;
                    elsif ((icmp_fu_1830_p2 = ap_const_lv1_0)) then 
                        adder_in_reg_i_V_1 <= product_reg_i_V_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    adder_in_reg_i_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                adder_in_reg_i_V_10 <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_449)) then
                    if ((tmp_26_s_fu_2147_p2 = ap_const_lv1_1)) then 
                        adder_in_reg_i_V_10 <= product_reg_i_V_10;
                    elsif ((tmp_26_s_fu_2147_p2 = ap_const_lv1_0)) then 
                        adder_in_reg_i_V_10 <= ap_const_lv16_0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    adder_in_reg_i_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                adder_in_reg_i_V_11 <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_449)) then
                    if ((tmp_26_1_fu_2180_p2 = ap_const_lv1_1)) then 
                        adder_in_reg_i_V_11 <= product_reg_i_V_11;
                    elsif ((tmp_26_1_fu_2180_p2 = ap_const_lv1_0)) then 
                        adder_in_reg_i_V_11 <= ap_const_lv16_0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    adder_in_reg_i_V_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                adder_in_reg_i_V_12 <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_449)) then
                    if ((tmp_26_3_fu_2213_p2 = ap_const_lv1_1)) then 
                        adder_in_reg_i_V_12 <= product_reg_i_V_12;
                    elsif ((tmp_26_3_fu_2213_p2 = ap_const_lv1_0)) then 
                        adder_in_reg_i_V_12 <= ap_const_lv16_0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    adder_in_reg_i_V_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                adder_in_reg_i_V_13 <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_449)) then
                    if ((tmp_26_7_fu_2246_p2 = ap_const_lv1_1)) then 
                        adder_in_reg_i_V_13 <= product_reg_i_V_13;
                    elsif ((tmp_26_7_fu_2246_p2 = ap_const_lv1_0)) then 
                        adder_in_reg_i_V_13 <= ap_const_lv16_0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    adder_in_reg_i_V_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                adder_in_reg_i_V_14 <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_449)) then
                    if ((tmp_26_10_fu_2279_p2 = ap_const_lv1_1)) then 
                        adder_in_reg_i_V_14 <= product_reg_i_V_14;
                    elsif ((tmp_26_10_fu_2279_p2 = ap_const_lv1_0)) then 
                        adder_in_reg_i_V_14 <= ap_const_lv16_0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    adder_in_reg_i_V_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                adder_in_reg_i_V_15 <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_449)) then
                    if ((icmp1_fu_2322_p2 = ap_const_lv1_1)) then 
                        adder_in_reg_i_V_15 <= ap_const_lv16_0;
                    elsif ((icmp1_fu_2322_p2 = ap_const_lv1_0)) then 
                        adder_in_reg_i_V_15 <= product_reg_i_V_15;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    adder_in_reg_i_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                adder_in_reg_i_V_2 <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_449)) then
                    if ((tmp_26_2_fu_1863_p2 = ap_const_lv1_1)) then 
                        adder_in_reg_i_V_2 <= product_reg_i_V_2;
                    elsif ((tmp_26_2_fu_1863_p2 = ap_const_lv1_0)) then 
                        adder_in_reg_i_V_2 <= ap_const_lv16_0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    adder_in_reg_i_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                adder_in_reg_i_V_3 <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_449)) then
                    if ((icmp6_fu_1906_p2 = ap_const_lv1_1)) then 
                        adder_in_reg_i_V_3 <= ap_const_lv16_0;
                    elsif ((icmp6_fu_1906_p2 = ap_const_lv1_0)) then 
                        adder_in_reg_i_V_3 <= product_reg_i_V_3;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    adder_in_reg_i_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                adder_in_reg_i_V_4 <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_449)) then
                    if ((tmp_26_4_fu_1939_p2 = ap_const_lv1_1)) then 
                        adder_in_reg_i_V_4 <= product_reg_i_V_4;
                    elsif ((tmp_26_4_fu_1939_p2 = ap_const_lv1_0)) then 
                        adder_in_reg_i_V_4 <= ap_const_lv16_0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    adder_in_reg_i_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                adder_in_reg_i_V_5 <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_449)) then
                    if ((tmp_26_5_fu_1972_p2 = ap_const_lv1_1)) then 
                        adder_in_reg_i_V_5 <= product_reg_i_V_5;
                    elsif ((tmp_26_5_fu_1972_p2 = ap_const_lv1_0)) then 
                        adder_in_reg_i_V_5 <= ap_const_lv16_0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    adder_in_reg_i_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                adder_in_reg_i_V_6 <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_449)) then
                    if ((tmp_26_6_fu_2005_p2 = ap_const_lv1_1)) then 
                        adder_in_reg_i_V_6 <= product_reg_i_V_6;
                    elsif ((tmp_26_6_fu_2005_p2 = ap_const_lv1_0)) then 
                        adder_in_reg_i_V_6 <= ap_const_lv16_0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    adder_in_reg_i_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                adder_in_reg_i_V_7 <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_449)) then
                    if ((icmp9_fu_2048_p2 = ap_const_lv1_1)) then 
                        adder_in_reg_i_V_7 <= ap_const_lv16_0;
                    elsif ((icmp9_fu_2048_p2 = ap_const_lv1_0)) then 
                        adder_in_reg_i_V_7 <= product_reg_i_V_7;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    adder_in_reg_i_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                adder_in_reg_i_V_8 <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_449)) then
                    if ((tmp_26_8_fu_2081_p2 = ap_const_lv1_1)) then 
                        adder_in_reg_i_V_8 <= product_reg_i_V_8;
                    elsif ((tmp_26_8_fu_2081_p2 = ap_const_lv1_0)) then 
                        adder_in_reg_i_V_8 <= ap_const_lv16_0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    adder_in_reg_i_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                adder_in_reg_i_V_9 <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_449)) then
                    if ((tmp_26_9_fu_2114_p2 = ap_const_lv1_1)) then 
                        adder_in_reg_i_V_9 <= product_reg_i_V_9;
                    elsif ((tmp_26_9_fu_2114_p2 = ap_const_lv1_0)) then 
                        adder_in_reg_i_V_9 <= ap_const_lv16_0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    adder_in_reg_q_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                adder_in_reg_q_V_0 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    adder_in_reg_q_V_0 <= ap_phi_mux_storemerge3_phi_fu_525_p4;
                end if; 
            end if;
        end if;
    end process;


    adder_in_reg_q_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                adder_in_reg_q_V_1 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    adder_in_reg_q_V_1 <= ap_phi_mux_storemerge4_phi_fu_535_p4;
                end if; 
            end if;
        end if;
    end process;


    adder_in_reg_q_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                adder_in_reg_q_V_10 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    adder_in_reg_q_V_10 <= ap_phi_mux_storemerge12_phi_fu_625_p4;
                end if; 
            end if;
        end if;
    end process;


    adder_in_reg_q_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                adder_in_reg_q_V_11 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    adder_in_reg_q_V_11 <= ap_phi_mux_storemerge13_phi_fu_635_p4;
                end if; 
            end if;
        end if;
    end process;


    adder_in_reg_q_V_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                adder_in_reg_q_V_12 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    adder_in_reg_q_V_12 <= ap_phi_mux_storemerge14_phi_fu_645_p4;
                end if; 
            end if;
        end if;
    end process;


    adder_in_reg_q_V_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                adder_in_reg_q_V_13 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    adder_in_reg_q_V_13 <= ap_phi_mux_storemerge15_phi_fu_655_p4;
                end if; 
            end if;
        end if;
    end process;


    adder_in_reg_q_V_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                adder_in_reg_q_V_14 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    adder_in_reg_q_V_14 <= ap_phi_mux_storemerge16_phi_fu_665_p4;
                end if; 
            end if;
        end if;
    end process;


    adder_in_reg_q_V_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                adder_in_reg_q_V_15 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    adder_in_reg_q_V_15 <= ap_phi_mux_storemerge17_phi_fu_675_p4;
                end if; 
            end if;
        end if;
    end process;


    adder_in_reg_q_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                adder_in_reg_q_V_2 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    adder_in_reg_q_V_2 <= ap_phi_mux_storemerge5_phi_fu_545_p4;
                end if; 
            end if;
        end if;
    end process;


    adder_in_reg_q_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                adder_in_reg_q_V_3 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    adder_in_reg_q_V_3 <= ap_phi_mux_storemerge6_phi_fu_555_p4;
                end if; 
            end if;
        end if;
    end process;


    adder_in_reg_q_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                adder_in_reg_q_V_4 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    adder_in_reg_q_V_4 <= ap_phi_mux_storemerge7_phi_fu_565_p4;
                end if; 
            end if;
        end if;
    end process;


    adder_in_reg_q_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                adder_in_reg_q_V_5 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    adder_in_reg_q_V_5 <= ap_phi_mux_storemerge8_phi_fu_575_p4;
                end if; 
            end if;
        end if;
    end process;


    adder_in_reg_q_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                adder_in_reg_q_V_6 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    adder_in_reg_q_V_6 <= ap_phi_mux_storemerge9_phi_fu_585_p4;
                end if; 
            end if;
        end if;
    end process;


    adder_in_reg_q_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                adder_in_reg_q_V_7 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    adder_in_reg_q_V_7 <= ap_phi_mux_storemerge2_phi_fu_595_p4;
                end if; 
            end if;
        end if;
    end process;


    adder_in_reg_q_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                adder_in_reg_q_V_8 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    adder_in_reg_q_V_8 <= ap_phi_mux_storemerge10_phi_fu_605_p4;
                end if; 
            end if;
        end if;
    end process;


    adder_in_reg_q_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                adder_in_reg_q_V_9 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    adder_in_reg_q_V_9 <= ap_phi_mux_storemerge11_phi_fu_615_p4;
                end if; 
            end if;
        end if;
    end process;


    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    currentState_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                currentState <= ap_const_lv2_0;
            else
                if ((ap_const_boolean_1 = ap_condition_449)) then
                    if (((currentState_load_load_fu_3079_p1 = ap_const_lv2_0) and (start_V_read_read_fu_482_p2 = ap_const_lv1_1))) then 
                        currentState <= ap_const_lv2_1;
                    elsif ((currentState_load_load_fu_3079_p1 = ap_const_lv2_1)) then 
                        currentState <= ap_const_lv2_2;
                    elsif ((currentState = ap_const_lv2_2)) then 
                        currentState <= storemerge34_fu_3419_p3;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    currentwrState_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                currentwrState <= ap_const_lv1_0;
            else
                if ((ap_const_boolean_1 = ap_condition_449)) then
                    if ((currentwrState_load_load_fu_850_p1 = ap_const_lv1_1)) then 
                        currentwrState <= data_valid_reg_V(7 downto 7);
                    elsif (((grp_fu_843_p3 = ap_const_lv1_1) and (currentwrState_load_load_fu_850_p1 = ap_const_lv1_0))) then 
                        currentwrState <= ap_const_lv1_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    data_reg_i_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_reg_i_V_0 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op606_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    data_reg_i_V_0 <= i_data_TDATA(31 downto 16);
                end if; 
            end if;
        end if;
    end process;


    data_reg_i_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_reg_i_V_1 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op606_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    data_reg_i_V_1 <= data_reg_i_V_0;
                end if; 
            end if;
        end if;
    end process;


    data_reg_i_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_reg_i_V_10 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op606_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    data_reg_i_V_10 <= data_reg_i_V_9;
                end if; 
            end if;
        end if;
    end process;


    data_reg_i_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_reg_i_V_11 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op606_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    data_reg_i_V_11 <= data_reg_i_V_10;
                end if; 
            end if;
        end if;
    end process;


    data_reg_i_V_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_reg_i_V_12 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op606_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    data_reg_i_V_12 <= data_reg_i_V_11;
                end if; 
            end if;
        end if;
    end process;


    data_reg_i_V_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_reg_i_V_13 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op606_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    data_reg_i_V_13 <= data_reg_i_V_12;
                end if; 
            end if;
        end if;
    end process;


    data_reg_i_V_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_reg_i_V_14 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op606_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    data_reg_i_V_14 <= data_reg_i_V_13;
                end if; 
            end if;
        end if;
    end process;


    data_reg_i_V_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_reg_i_V_15 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op606_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    data_reg_i_V_15 <= data_reg_i_V_14;
                end if; 
            end if;
        end if;
    end process;


    data_reg_i_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_reg_i_V_2 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op606_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    data_reg_i_V_2 <= data_reg_i_V_1;
                end if; 
            end if;
        end if;
    end process;


    data_reg_i_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_reg_i_V_3 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op606_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    data_reg_i_V_3 <= data_reg_i_V_2;
                end if; 
            end if;
        end if;
    end process;


    data_reg_i_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_reg_i_V_4 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op606_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    data_reg_i_V_4 <= data_reg_i_V_3;
                end if; 
            end if;
        end if;
    end process;


    data_reg_i_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_reg_i_V_5 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op606_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    data_reg_i_V_5 <= data_reg_i_V_4;
                end if; 
            end if;
        end if;
    end process;


    data_reg_i_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_reg_i_V_6 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op606_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    data_reg_i_V_6 <= data_reg_i_V_5;
                end if; 
            end if;
        end if;
    end process;


    data_reg_i_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_reg_i_V_7 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op606_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    data_reg_i_V_7 <= data_reg_i_V_6;
                end if; 
            end if;
        end if;
    end process;


    data_reg_i_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_reg_i_V_8 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op606_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    data_reg_i_V_8 <= data_reg_i_V_7;
                end if; 
            end if;
        end if;
    end process;


    data_reg_i_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_reg_i_V_9 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op606_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    data_reg_i_V_9 <= data_reg_i_V_8;
                end if; 
            end if;
        end if;
    end process;


    data_reg_q_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_reg_q_V_0 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op606_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    data_reg_q_V_0 <= tmp_15_fu_3278_p1;
                end if; 
            end if;
        end if;
    end process;


    data_reg_q_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_reg_q_V_1 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op606_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    data_reg_q_V_1 <= data_reg_q_V_0;
                end if; 
            end if;
        end if;
    end process;


    data_reg_q_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_reg_q_V_10 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op606_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    data_reg_q_V_10 <= data_reg_q_V_9;
                end if; 
            end if;
        end if;
    end process;


    data_reg_q_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_reg_q_V_11 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op606_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    data_reg_q_V_11 <= data_reg_q_V_10;
                end if; 
            end if;
        end if;
    end process;


    data_reg_q_V_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_reg_q_V_12 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op606_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    data_reg_q_V_12 <= data_reg_q_V_11;
                end if; 
            end if;
        end if;
    end process;


    data_reg_q_V_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_reg_q_V_13 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op606_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    data_reg_q_V_13 <= data_reg_q_V_12;
                end if; 
            end if;
        end if;
    end process;


    data_reg_q_V_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_reg_q_V_14 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op606_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    data_reg_q_V_14 <= data_reg_q_V_13;
                end if; 
            end if;
        end if;
    end process;


    data_reg_q_V_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_reg_q_V_15 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op606_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    data_reg_q_V_15 <= data_reg_q_V_14;
                end if; 
            end if;
        end if;
    end process;


    data_reg_q_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_reg_q_V_2 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op606_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    data_reg_q_V_2 <= data_reg_q_V_1;
                end if; 
            end if;
        end if;
    end process;


    data_reg_q_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_reg_q_V_3 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op606_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    data_reg_q_V_3 <= data_reg_q_V_2;
                end if; 
            end if;
        end if;
    end process;


    data_reg_q_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_reg_q_V_4 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op606_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    data_reg_q_V_4 <= data_reg_q_V_3;
                end if; 
            end if;
        end if;
    end process;


    data_reg_q_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_reg_q_V_5 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op606_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    data_reg_q_V_5 <= data_reg_q_V_4;
                end if; 
            end if;
        end if;
    end process;


    data_reg_q_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_reg_q_V_6 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op606_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    data_reg_q_V_6 <= data_reg_q_V_5;
                end if; 
            end if;
        end if;
    end process;


    data_reg_q_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_reg_q_V_7 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op606_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    data_reg_q_V_7 <= data_reg_q_V_6;
                end if; 
            end if;
        end if;
    end process;


    data_reg_q_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_reg_q_V_8 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op606_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    data_reg_q_V_8 <= data_reg_q_V_7;
                end if; 
            end if;
        end if;
    end process;


    data_reg_q_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_reg_q_V_9 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op606_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    data_reg_q_V_9 <= data_reg_q_V_8;
                end if; 
            end if;
        end if;
    end process;


    data_valid_reg_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                data_valid_reg_V <= ap_const_lv24_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    data_valid_reg_V <= ap_phi_mux_data_valid_reg_V_new_phi_fu_829_p12;
                end if; 
            end if;
        end if;
    end process;


    load_cnt_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                load_cnt_V <= ap_const_lv10_0;
            else
                if ((ap_const_boolean_1 = ap_condition_449)) then
                    if ((currentState_load_load_fu_3079_p1 = ap_const_lv2_1)) then 
                        load_cnt_V <= tmp_1_fu_3459_p2;
                    elsif ((currentState = ap_const_lv2_2)) then 
                        load_cnt_V <= storemerge1_fu_3441_p2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    o_data_V_data_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                o_data_V_data_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((o_data_V_data_V_1_ack_out = ap_const_logic_1) and (o_data_V_data_V_1_vld_out = ap_const_logic_1))) then 
                                        o_data_V_data_V_1_sel_rd <= not(o_data_V_data_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    o_data_V_data_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                o_data_V_data_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((o_data_V_data_V_1_ack_in = ap_const_logic_1) and (o_data_V_data_V_1_vld_in = ap_const_logic_1))) then 
                                        o_data_V_data_V_1_sel_wr <= not(o_data_V_data_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    o_data_V_data_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                o_data_V_data_V_1_state <= ap_const_lv2_0;
            else
                if ((((o_data_V_data_V_1_state = ap_const_lv2_2) and (o_data_V_data_V_1_vld_in = ap_const_logic_0)) or ((o_data_V_data_V_1_state = ap_const_lv2_3) and (o_data_V_data_V_1_vld_in = ap_const_logic_0) and (o_data_V_data_V_1_ack_out = ap_const_logic_1)))) then 
                    o_data_V_data_V_1_state <= ap_const_lv2_2;
                elsif ((((o_data_V_data_V_1_state = ap_const_lv2_1) and (o_data_V_data_V_1_ack_out = ap_const_logic_0)) or ((o_data_V_data_V_1_state = ap_const_lv2_3) and (o_data_V_data_V_1_ack_out = ap_const_logic_0) and (o_data_V_data_V_1_vld_in = ap_const_logic_1)))) then 
                    o_data_V_data_V_1_state <= ap_const_lv2_1;
                elsif (((not(((o_data_V_data_V_1_vld_in = ap_const_logic_0) and (o_data_V_data_V_1_ack_out = ap_const_logic_1))) and not(((o_data_V_data_V_1_ack_out = ap_const_logic_0) and (o_data_V_data_V_1_vld_in = ap_const_logic_1))) and (o_data_V_data_V_1_state = ap_const_lv2_3)) or ((o_data_V_data_V_1_state = ap_const_lv2_1) and (o_data_V_data_V_1_ack_out = ap_const_logic_1)) or ((o_data_V_data_V_1_state = ap_const_lv2_2) and (o_data_V_data_V_1_vld_in = ap_const_logic_1)))) then 
                    o_data_V_data_V_1_state <= ap_const_lv2_3;
                else 
                    o_data_V_data_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    o_data_V_last_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                o_data_V_last_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((o_data_V_last_V_1_ack_out = ap_const_logic_1) and (o_data_V_last_V_1_vld_out = ap_const_logic_1))) then 
                                        o_data_V_last_V_1_sel_rd <= not(o_data_V_last_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    o_data_V_last_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                o_data_V_last_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((o_data_V_last_V_1_ack_in = ap_const_logic_1) and (o_data_V_last_V_1_vld_in = ap_const_logic_1))) then 
                                        o_data_V_last_V_1_sel_wr <= not(o_data_V_last_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    o_data_V_last_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                o_data_V_last_V_1_state <= ap_const_lv2_0;
            else
                if ((((o_data_V_last_V_1_state = ap_const_lv2_2) and (o_data_V_last_V_1_vld_in = ap_const_logic_0)) or ((o_data_V_last_V_1_state = ap_const_lv2_3) and (o_data_V_last_V_1_vld_in = ap_const_logic_0) and (o_data_V_last_V_1_ack_out = ap_const_logic_1)))) then 
                    o_data_V_last_V_1_state <= ap_const_lv2_2;
                elsif ((((o_data_V_last_V_1_state = ap_const_lv2_3) and (o_data_V_last_V_1_ack_out = ap_const_logic_0) and (o_data_V_last_V_1_vld_in = ap_const_logic_1)) or ((o_data_V_last_V_1_state = ap_const_lv2_1) and (o_data_V_last_V_1_ack_out = ap_const_logic_0)))) then 
                    o_data_V_last_V_1_state <= ap_const_lv2_1;
                elsif ((((o_data_V_last_V_1_state = ap_const_lv2_2) and (o_data_V_last_V_1_vld_in = ap_const_logic_1)) or (not(((o_data_V_last_V_1_vld_in = ap_const_logic_0) and (o_data_V_last_V_1_ack_out = ap_const_logic_1))) and not(((o_data_V_last_V_1_ack_out = ap_const_logic_0) and (o_data_V_last_V_1_vld_in = ap_const_logic_1))) and (o_data_V_last_V_1_state = ap_const_lv2_3)) or ((o_data_V_last_V_1_state = ap_const_lv2_1) and (o_data_V_last_V_1_ack_out = ap_const_logic_1)))) then 
                    o_data_V_last_V_1_state <= ap_const_lv2_3;
                else 
                    o_data_V_last_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    out_sample_cnt_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_sample_cnt_V <= ap_const_lv10_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (currentwrState_load_load_fu_850_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    out_sample_cnt_V <= storemerge_fu_899_p3;
                end if; 
            end if;
        end if;
    end process;


    pn_seq_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                pn_seq_V_0 <= ap_const_lv1_0;
            else
                if (((tmp_14_fu_3313_p1 = ap_const_lv9_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (currentState = ap_const_lv2_2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pn_seq_V_0 <= pnseq_in_V_V;
                end if; 
            end if;
        end if;
    end process;


    pn_seq_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                pn_seq_V_1 <= ap_const_lv1_0;
            else
                if (((tmp_14_fu_3313_p1 = ap_const_lv9_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (currentState = ap_const_lv2_2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pn_seq_V_1 <= pnseq_in_V_V;
                end if; 
            end if;
        end if;
    end process;


    pn_seq_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                pn_seq_V_10 <= ap_const_lv1_0;
            else
                if (((tmp_14_fu_3313_p1 = ap_const_lv9_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (currentState = ap_const_lv2_2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pn_seq_V_10 <= pnseq_in_V_V;
                end if; 
            end if;
        end if;
    end process;


    pn_seq_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                pn_seq_V_11 <= ap_const_lv1_0;
            else
                if (((tmp_14_fu_3313_p1 = ap_const_lv9_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (currentState = ap_const_lv2_2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pn_seq_V_11 <= pnseq_in_V_V;
                end if; 
            end if;
        end if;
    end process;


    pn_seq_V_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                pn_seq_V_12 <= ap_const_lv1_0;
            else
                if (((tmp_14_fu_3313_p1 = ap_const_lv9_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (currentState = ap_const_lv2_2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pn_seq_V_12 <= pnseq_in_V_V;
                end if; 
            end if;
        end if;
    end process;


    pn_seq_V_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                pn_seq_V_13 <= ap_const_lv1_0;
            else
                if (((tmp_14_fu_3313_p1 = ap_const_lv9_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (currentState = ap_const_lv2_2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pn_seq_V_13 <= pnseq_in_V_V;
                end if; 
            end if;
        end if;
    end process;


    pn_seq_V_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                pn_seq_V_14 <= ap_const_lv1_0;
            else
                if (((tmp_14_fu_3313_p1 = ap_const_lv9_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (currentState = ap_const_lv2_2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pn_seq_V_14 <= pnseq_in_V_V;
                end if; 
            end if;
        end if;
    end process;


    pn_seq_V_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                pn_seq_V_15 <= ap_const_lv1_0;
            else
                if (((tmp_14_fu_3313_p1 = ap_const_lv9_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (currentState = ap_const_lv2_2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pn_seq_V_15 <= pnseq_in_V_V;
                end if; 
            end if;
        end if;
    end process;


    pn_seq_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                pn_seq_V_2 <= ap_const_lv1_0;
            else
                if (((tmp_14_fu_3313_p1 = ap_const_lv9_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (currentState = ap_const_lv2_2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pn_seq_V_2 <= pnseq_in_V_V;
                end if; 
            end if;
        end if;
    end process;


    pn_seq_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                pn_seq_V_3 <= ap_const_lv1_0;
            else
                if (((tmp_14_fu_3313_p1 = ap_const_lv9_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (currentState = ap_const_lv2_2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pn_seq_V_3 <= pnseq_in_V_V;
                end if; 
            end if;
        end if;
    end process;


    pn_seq_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                pn_seq_V_4 <= ap_const_lv1_0;
            else
                if (((tmp_14_fu_3313_p1 = ap_const_lv9_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (currentState = ap_const_lv2_2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pn_seq_V_4 <= pnseq_in_V_V;
                end if; 
            end if;
        end if;
    end process;


    pn_seq_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                pn_seq_V_5 <= ap_const_lv1_0;
            else
                if (((tmp_14_fu_3313_p1 = ap_const_lv9_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (currentState = ap_const_lv2_2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pn_seq_V_5 <= pnseq_in_V_V;
                end if; 
            end if;
        end if;
    end process;


    pn_seq_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                pn_seq_V_6 <= ap_const_lv1_0;
            else
                if (((tmp_14_fu_3313_p1 = ap_const_lv9_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (currentState = ap_const_lv2_2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pn_seq_V_6 <= pnseq_in_V_V;
                end if; 
            end if;
        end if;
    end process;


    pn_seq_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                pn_seq_V_7 <= ap_const_lv1_0;
            else
                if (((tmp_14_fu_3313_p1 = ap_const_lv9_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (currentState = ap_const_lv2_2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pn_seq_V_7 <= pnseq_in_V_V;
                end if; 
            end if;
        end if;
    end process;


    pn_seq_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                pn_seq_V_8 <= ap_const_lv1_0;
            else
                if (((tmp_14_fu_3313_p1 = ap_const_lv9_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (currentState = ap_const_lv2_2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pn_seq_V_8 <= pnseq_in_V_V;
                end if; 
            end if;
        end if;
    end process;


    pn_seq_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                pn_seq_V_9 <= ap_const_lv1_0;
            else
                if (((tmp_14_fu_3313_p1 = ap_const_lv9_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (currentState = ap_const_lv2_2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pn_seq_V_9 <= pnseq_in_V_V;
                end if; 
            end if;
        end if;
    end process;


    pnseq_len_reg_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                pnseq_len_reg_V <= ap_const_lv10_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (currentState_load_load_fu_3079_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    pnseq_len_reg_V <= pnseq_len_V;
                end if; 
            end if;
        end if;
    end process;


    product_reg_i_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                product_reg_i_V_0 <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_449)) then
                    if ((pn_seq_V_0_load_load_fu_2355_p1 = ap_const_lv1_1)) then 
                        product_reg_i_V_0 <= data_reg_i_V_0;
                    elsif ((pn_seq_V_0_load_load_fu_2355_p1 = ap_const_lv1_0)) then 
                        product_reg_i_V_0 <= tmp_5_fu_2368_p2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    product_reg_i_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                product_reg_i_V_1 <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_449)) then
                    if ((pn_seq_V_1_load_load_fu_2399_p1 = ap_const_lv1_1)) then 
                        product_reg_i_V_1 <= data_reg_i_V_1;
                    elsif ((pn_seq_V_1_load_load_fu_2399_p1 = ap_const_lv1_0)) then 
                        product_reg_i_V_1 <= tmp_36_1_fu_2412_p2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    product_reg_i_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                product_reg_i_V_10 <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_449)) then
                    if ((pn_seq_V_10_load_load_fu_2795_p1 = ap_const_lv1_1)) then 
                        product_reg_i_V_10 <= data_reg_i_V_10;
                    elsif ((pn_seq_V_10_load_load_fu_2795_p1 = ap_const_lv1_0)) then 
                        product_reg_i_V_10 <= tmp_36_s_fu_2808_p2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    product_reg_i_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                product_reg_i_V_11 <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_449)) then
                    if ((pn_seq_V_11_load_load_fu_2839_p1 = ap_const_lv1_1)) then 
                        product_reg_i_V_11 <= data_reg_i_V_11;
                    elsif ((pn_seq_V_11_load_load_fu_2839_p1 = ap_const_lv1_0)) then 
                        product_reg_i_V_11 <= tmp_36_10_fu_2852_p2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    product_reg_i_V_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                product_reg_i_V_12 <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_449)) then
                    if ((pn_seq_V_12_load_load_fu_2883_p1 = ap_const_lv1_1)) then 
                        product_reg_i_V_12 <= data_reg_i_V_12;
                    elsif ((pn_seq_V_12_load_load_fu_2883_p1 = ap_const_lv1_0)) then 
                        product_reg_i_V_12 <= tmp_36_11_fu_2896_p2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    product_reg_i_V_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                product_reg_i_V_13 <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_449)) then
                    if ((pn_seq_V_13_load_load_fu_2927_p1 = ap_const_lv1_1)) then 
                        product_reg_i_V_13 <= data_reg_i_V_13;
                    elsif ((pn_seq_V_13_load_load_fu_2927_p1 = ap_const_lv1_0)) then 
                        product_reg_i_V_13 <= tmp_36_12_fu_2940_p2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    product_reg_i_V_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                product_reg_i_V_14 <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_449)) then
                    if ((pn_seq_V_14_load_load_fu_2971_p1 = ap_const_lv1_1)) then 
                        product_reg_i_V_14 <= data_reg_i_V_14;
                    elsif ((pn_seq_V_14_load_load_fu_2971_p1 = ap_const_lv1_0)) then 
                        product_reg_i_V_14 <= tmp_36_13_fu_2984_p2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    product_reg_i_V_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                product_reg_i_V_15 <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_449)) then
                    if ((pn_seq_V_15_load_load_fu_3015_p1 = ap_const_lv1_1)) then 
                        product_reg_i_V_15 <= data_reg_i_V_15;
                    elsif ((pn_seq_V_15_load_load_fu_3015_p1 = ap_const_lv1_0)) then 
                        product_reg_i_V_15 <= tmp_36_14_fu_3028_p2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    product_reg_i_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                product_reg_i_V_2 <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_449)) then
                    if ((pn_seq_V_2_load_load_fu_2443_p1 = ap_const_lv1_1)) then 
                        product_reg_i_V_2 <= data_reg_i_V_2;
                    elsif ((pn_seq_V_2_load_load_fu_2443_p1 = ap_const_lv1_0)) then 
                        product_reg_i_V_2 <= tmp_36_2_fu_2456_p2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    product_reg_i_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                product_reg_i_V_3 <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_449)) then
                    if ((pn_seq_V_3_load_load_fu_2487_p1 = ap_const_lv1_1)) then 
                        product_reg_i_V_3 <= data_reg_i_V_3;
                    elsif ((pn_seq_V_3_load_load_fu_2487_p1 = ap_const_lv1_0)) then 
                        product_reg_i_V_3 <= tmp_36_3_fu_2500_p2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    product_reg_i_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                product_reg_i_V_4 <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_449)) then
                    if ((pn_seq_V_4_load_load_fu_2531_p1 = ap_const_lv1_1)) then 
                        product_reg_i_V_4 <= data_reg_i_V_4;
                    elsif ((pn_seq_V_4_load_load_fu_2531_p1 = ap_const_lv1_0)) then 
                        product_reg_i_V_4 <= tmp_36_4_fu_2544_p2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    product_reg_i_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                product_reg_i_V_5 <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_449)) then
                    if ((pn_seq_V_5_load_load_fu_2575_p1 = ap_const_lv1_1)) then 
                        product_reg_i_V_5 <= data_reg_i_V_5;
                    elsif ((pn_seq_V_5_load_load_fu_2575_p1 = ap_const_lv1_0)) then 
                        product_reg_i_V_5 <= tmp_36_5_fu_2588_p2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    product_reg_i_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                product_reg_i_V_6 <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_449)) then
                    if ((pn_seq_V_6_load_load_fu_2619_p1 = ap_const_lv1_1)) then 
                        product_reg_i_V_6 <= data_reg_i_V_6;
                    elsif ((pn_seq_V_6_load_load_fu_2619_p1 = ap_const_lv1_0)) then 
                        product_reg_i_V_6 <= tmp_36_6_fu_2632_p2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    product_reg_i_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                product_reg_i_V_7 <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_449)) then
                    if ((pn_seq_V_7_load_load_fu_2663_p1 = ap_const_lv1_1)) then 
                        product_reg_i_V_7 <= data_reg_i_V_7;
                    elsif ((pn_seq_V_7_load_load_fu_2663_p1 = ap_const_lv1_0)) then 
                        product_reg_i_V_7 <= tmp_36_7_fu_2676_p2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    product_reg_i_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                product_reg_i_V_8 <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_449)) then
                    if ((pn_seq_V_8_load_load_fu_2707_p1 = ap_const_lv1_1)) then 
                        product_reg_i_V_8 <= data_reg_i_V_8;
                    elsif ((pn_seq_V_8_load_load_fu_2707_p1 = ap_const_lv1_0)) then 
                        product_reg_i_V_8 <= tmp_36_8_fu_2720_p2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    product_reg_i_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                product_reg_i_V_9 <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_449)) then
                    if ((pn_seq_V_9_load_load_fu_2751_p1 = ap_const_lv1_1)) then 
                        product_reg_i_V_9 <= data_reg_i_V_9;
                    elsif ((pn_seq_V_9_load_load_fu_2751_p1 = ap_const_lv1_0)) then 
                        product_reg_i_V_9 <= tmp_36_9_fu_2764_p2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    product_reg_q_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                product_reg_q_V_0 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    product_reg_q_V_0 <= ap_phi_mux_storemerge18_phi_fu_685_p4;
                end if; 
            end if;
        end if;
    end process;


    product_reg_q_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                product_reg_q_V_1 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    product_reg_q_V_1 <= ap_phi_mux_storemerge19_phi_fu_694_p4;
                end if; 
            end if;
        end if;
    end process;


    product_reg_q_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                product_reg_q_V_10 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    product_reg_q_V_10 <= ap_phi_mux_storemerge28_phi_fu_775_p4;
                end if; 
            end if;
        end if;
    end process;


    product_reg_q_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                product_reg_q_V_11 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    product_reg_q_V_11 <= ap_phi_mux_storemerge29_phi_fu_784_p4;
                end if; 
            end if;
        end if;
    end process;


    product_reg_q_V_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                product_reg_q_V_12 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    product_reg_q_V_12 <= ap_phi_mux_storemerge30_phi_fu_793_p4;
                end if; 
            end if;
        end if;
    end process;


    product_reg_q_V_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                product_reg_q_V_13 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    product_reg_q_V_13 <= ap_phi_mux_storemerge31_phi_fu_802_p4;
                end if; 
            end if;
        end if;
    end process;


    product_reg_q_V_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                product_reg_q_V_14 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    product_reg_q_V_14 <= ap_phi_mux_storemerge32_phi_fu_811_p4;
                end if; 
            end if;
        end if;
    end process;


    product_reg_q_V_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                product_reg_q_V_15 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    product_reg_q_V_15 <= ap_phi_mux_storemerge33_phi_fu_820_p4;
                end if; 
            end if;
        end if;
    end process;


    product_reg_q_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                product_reg_q_V_2 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    product_reg_q_V_2 <= ap_phi_mux_storemerge20_phi_fu_703_p4;
                end if; 
            end if;
        end if;
    end process;


    product_reg_q_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                product_reg_q_V_3 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    product_reg_q_V_3 <= ap_phi_mux_storemerge21_phi_fu_712_p4;
                end if; 
            end if;
        end if;
    end process;


    product_reg_q_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                product_reg_q_V_4 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    product_reg_q_V_4 <= ap_phi_mux_storemerge22_phi_fu_721_p4;
                end if; 
            end if;
        end if;
    end process;


    product_reg_q_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                product_reg_q_V_5 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    product_reg_q_V_5 <= ap_phi_mux_storemerge23_phi_fu_730_p4;
                end if; 
            end if;
        end if;
    end process;


    product_reg_q_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                product_reg_q_V_6 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    product_reg_q_V_6 <= ap_phi_mux_storemerge24_phi_fu_739_p4;
                end if; 
            end if;
        end if;
    end process;


    product_reg_q_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                product_reg_q_V_7 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    product_reg_q_V_7 <= ap_phi_mux_storemerge25_phi_fu_748_p4;
                end if; 
            end if;
        end if;
    end process;


    product_reg_q_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                product_reg_q_V_8 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    product_reg_q_V_8 <= ap_phi_mux_storemerge26_phi_fu_757_p4;
                end if; 
            end if;
        end if;
    end process;


    product_reg_q_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                product_reg_q_V_9 <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    product_reg_q_V_9 <= ap_phi_mux_storemerge27_phi_fu_766_p4;
                end if; 
            end if;
        end if;
    end process;


    sq_reg_i_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                sq_reg_i_V <= ap_const_lv40_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    sq_reg_i_V <= grp_fu_927_p2;
                end if; 
            end if;
        end if;
    end process;


    sq_reg_q_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                sq_reg_q_V <= ap_const_lv40_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    sq_reg_q_V <= grp_fu_941_p2;
                end if; 
            end if;
        end if;
    end process;


    sq_sum_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                sq_sum_V <= ap_const_lv41_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    sq_sum_V <= r_V_1_fu_3524_p2;
                end if; 
            end if;
        end if;
    end process;


    sum1_reg_i_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                sum1_reg_i_V_0 <= ap_const_lv17_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    sum1_reg_i_V_0 <= r_V_s_fu_1355_p2;
                end if; 
            end if;
        end if;
    end process;


    sum1_reg_i_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                sum1_reg_i_V_1 <= ap_const_lv17_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    sum1_reg_i_V_1 <= r_V_10_1_fu_1411_p2;
                end if; 
            end if;
        end if;
    end process;


    sum1_reg_i_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                sum1_reg_i_V_2 <= ap_const_lv17_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    sum1_reg_i_V_2 <= r_V_10_2_fu_1467_p2;
                end if; 
            end if;
        end if;
    end process;


    sum1_reg_i_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                sum1_reg_i_V_3 <= ap_const_lv17_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    sum1_reg_i_V_3 <= r_V_10_3_fu_1523_p2;
                end if; 
            end if;
        end if;
    end process;


    sum1_reg_i_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                sum1_reg_i_V_4 <= ap_const_lv17_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    sum1_reg_i_V_4 <= r_V_10_4_fu_1579_p2;
                end if; 
            end if;
        end if;
    end process;


    sum1_reg_i_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                sum1_reg_i_V_5 <= ap_const_lv17_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    sum1_reg_i_V_5 <= r_V_10_5_fu_1635_p2;
                end if; 
            end if;
        end if;
    end process;


    sum1_reg_i_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                sum1_reg_i_V_6 <= ap_const_lv17_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    sum1_reg_i_V_6 <= r_V_10_6_fu_1691_p2;
                end if; 
            end if;
        end if;
    end process;


    sum1_reg_i_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                sum1_reg_i_V_7 <= ap_const_lv17_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    sum1_reg_i_V_7 <= r_V_10_7_fu_1747_p2;
                end if; 
            end if;
        end if;
    end process;


    sum1_reg_q_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                sum1_reg_q_V_0 <= ap_const_lv17_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    sum1_reg_q_V_0 <= r_V_10_fu_1383_p2;
                end if; 
            end if;
        end if;
    end process;


    sum1_reg_q_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                sum1_reg_q_V_1 <= ap_const_lv17_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    sum1_reg_q_V_1 <= r_V_11_1_fu_1439_p2;
                end if; 
            end if;
        end if;
    end process;


    sum1_reg_q_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                sum1_reg_q_V_2 <= ap_const_lv17_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    sum1_reg_q_V_2 <= r_V_11_2_fu_1495_p2;
                end if; 
            end if;
        end if;
    end process;


    sum1_reg_q_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                sum1_reg_q_V_3 <= ap_const_lv17_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    sum1_reg_q_V_3 <= r_V_11_3_fu_1551_p2;
                end if; 
            end if;
        end if;
    end process;


    sum1_reg_q_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                sum1_reg_q_V_4 <= ap_const_lv17_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    sum1_reg_q_V_4 <= r_V_11_4_fu_1607_p2;
                end if; 
            end if;
        end if;
    end process;


    sum1_reg_q_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                sum1_reg_q_V_5 <= ap_const_lv17_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    sum1_reg_q_V_5 <= r_V_11_5_fu_1663_p2;
                end if; 
            end if;
        end if;
    end process;


    sum1_reg_q_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                sum1_reg_q_V_6 <= ap_const_lv17_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    sum1_reg_q_V_6 <= r_V_11_6_fu_1719_p2;
                end if; 
            end if;
        end if;
    end process;


    sum1_reg_q_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                sum1_reg_q_V_7 <= ap_const_lv17_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    sum1_reg_q_V_7 <= r_V_11_7_fu_1775_p2;
                end if; 
            end if;
        end if;
    end process;


    sum2_reg_i_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                sum2_reg_i_V_0 <= ap_const_lv18_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    sum2_reg_i_V_0 <= r_V_8_fu_1131_p2;
                end if; 
            end if;
        end if;
    end process;


    sum2_reg_i_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                sum2_reg_i_V_1 <= ap_const_lv18_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    sum2_reg_i_V_1 <= r_V_8_1_fu_1187_p2;
                end if; 
            end if;
        end if;
    end process;


    sum2_reg_i_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                sum2_reg_i_V_2 <= ap_const_lv18_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    sum2_reg_i_V_2 <= r_V_8_2_fu_1243_p2;
                end if; 
            end if;
        end if;
    end process;


    sum2_reg_i_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                sum2_reg_i_V_3 <= ap_const_lv18_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    sum2_reg_i_V_3 <= r_V_8_3_fu_1299_p2;
                end if; 
            end if;
        end if;
    end process;


    sum2_reg_q_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                sum2_reg_q_V_0 <= ap_const_lv18_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    sum2_reg_q_V_0 <= r_V_9_fu_1159_p2;
                end if; 
            end if;
        end if;
    end process;


    sum2_reg_q_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                sum2_reg_q_V_1 <= ap_const_lv18_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    sum2_reg_q_V_1 <= r_V_9_1_fu_1215_p2;
                end if; 
            end if;
        end if;
    end process;


    sum2_reg_q_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                sum2_reg_q_V_2 <= ap_const_lv18_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    sum2_reg_q_V_2 <= r_V_9_2_fu_1271_p2;
                end if; 
            end if;
        end if;
    end process;


    sum2_reg_q_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                sum2_reg_q_V_3 <= ap_const_lv18_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    sum2_reg_q_V_3 <= r_V_9_3_fu_1327_p2;
                end if; 
            end if;
        end if;
    end process;


    sum3_reg_i_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                sum3_reg_i_V_0 <= ap_const_lv19_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    sum3_reg_i_V_0 <= r_V_6_fu_1019_p2;
                end if; 
            end if;
        end if;
    end process;


    sum3_reg_i_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                sum3_reg_i_V_1 <= ap_const_lv19_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    sum3_reg_i_V_1 <= r_V_6_1_fu_1075_p2;
                end if; 
            end if;
        end if;
    end process;


    sum3_reg_q_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                sum3_reg_q_V_0 <= ap_const_lv19_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    sum3_reg_q_V_0 <= r_V_7_fu_1047_p2;
                end if; 
            end if;
        end if;
    end process;


    sum3_reg_q_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                sum3_reg_q_V_1 <= ap_const_lv19_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    sum3_reg_q_V_1 <= r_V_7_1_fu_1103_p2;
                end if; 
            end if;
        end if;
    end process;


    sum_reg_i_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                sum_reg_i_V <= ap_const_lv20_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    sum_reg_i_V <= r_V_4_fu_963_p2;
                end if; 
            end if;
        end if;
    end process;


    sum_reg_q_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                sum_reg_q_V <= ap_const_lv20_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    sum_reg_q_V <= r_V_5_fu_991_p2;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_reg_pp0_iter1_currentwrState_load_reg_3552 <= currentwrState_load_reg_3552;
                ap_reg_pp0_iter1_tmp_last_V_reg_3560 <= tmp_last_V_reg_3560;
                currentwrState_load_reg_3552 <= currentwrState;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_reg_pp0_iter2_currentwrState_load_reg_3552 <= ap_reg_pp0_iter1_currentwrState_load_reg_3552;
                ap_reg_pp0_iter2_tmp_last_V_reg_3560 <= ap_reg_pp0_iter1_tmp_last_V_reg_3560;
                ap_reg_pp0_iter3_currentwrState_load_reg_3552 <= ap_reg_pp0_iter2_currentwrState_load_reg_3552;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((o_data_V_data_V_1_load_A = ap_const_logic_1)) then
                o_data_V_data_V_1_payload_A <= out_sample_data_V_fu_3503_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((o_data_V_data_V_1_load_B = ap_const_logic_1)) then
                o_data_V_data_V_1_payload_B <= out_sample_data_V_fu_3503_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((o_data_V_last_V_1_load_A = ap_const_logic_1)) then
                o_data_V_last_V_1_payload_A <= ap_reg_pp0_iter2_tmp_last_V_reg_3560;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((o_data_V_last_V_1_load_B = ap_const_logic_1)) then
                o_data_V_last_V_1_payload_B <= ap_reg_pp0_iter2_tmp_last_V_reg_3560;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (currentwrState_load_load_fu_850_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_last_V_reg_3560 <= tmp_last_V_fu_887_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(i_data_TVALID, o_data_V_data_V_1_ack_in, o_data_V_last_V_1_ack_in, pnseq_in_V_V_ap_vld, currentState, ap_enable_reg_pp0_iter4, ap_predicate_op606_read_state1)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and ((o_data_V_last_V_1_ack_in = ap_const_logic_0) or (o_data_V_data_V_1_ack_in = ap_const_logic_0))) or ((ap_const_logic_1 = ap_const_logic_1) and (((ap_predicate_op606_read_state1 = ap_const_boolean_1) and (i_data_TVALID = ap_const_logic_0)) or ((currentState = ap_const_lv2_2) and (pnseq_in_V_V_ap_vld = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(i_data_TVALID, o_data_V_data_V_1_ack_in, o_data_V_last_V_1_ack_in, pnseq_in_V_V_ap_vld, currentState, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_predicate_op606_read_state1, ap_block_state4_io, ap_block_state5_io)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state5_io) or (o_data_V_last_V_1_ack_in = ap_const_logic_0) or (o_data_V_data_V_1_ack_in = ap_const_logic_0))) or ((ap_const_boolean_1 = ap_block_state4_io) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_const_logic_1) and (((ap_predicate_op606_read_state1 = ap_const_boolean_1) and (i_data_TVALID = ap_const_logic_0)) or ((currentState = ap_const_lv2_2) and (pnseq_in_V_V_ap_vld = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(i_data_TVALID, o_data_V_data_V_1_ack_in, o_data_V_last_V_1_ack_in, pnseq_in_V_V_ap_vld, currentState, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_predicate_op606_read_state1, ap_block_state4_io, ap_block_state5_io)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state5_io) or (o_data_V_last_V_1_ack_in = ap_const_logic_0) or (o_data_V_data_V_1_ack_in = ap_const_logic_0))) or ((ap_const_boolean_1 = ap_block_state4_io) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_const_logic_1) and (((ap_predicate_op606_read_state1 = ap_const_boolean_1) and (i_data_TVALID = ap_const_logic_0)) or ((currentState = ap_const_lv2_2) and (pnseq_in_V_V_ap_vld = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(i_data_TVALID, pnseq_in_V_V_ap_vld, currentState, ap_predicate_op606_read_state1)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (((ap_predicate_op606_read_state1 = ap_const_boolean_1) and (i_data_TVALID = ap_const_logic_0)) or ((currentState = ap_const_lv2_2) and (pnseq_in_V_V_ap_vld = ap_const_logic_0)));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_io_assign_proc : process(o_data_V_data_V_1_ack_in, ap_reg_pp0_iter2_currentwrState_load_reg_3552)
    begin
                ap_block_state4_io <= ((ap_reg_pp0_iter2_currentwrState_load_reg_3552 = ap_const_lv1_1) and (o_data_V_data_V_1_ack_in = ap_const_logic_0));
    end process;

        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_io_assign_proc : process(o_data_V_data_V_1_ack_in, ap_reg_pp0_iter3_currentwrState_load_reg_3552)
    begin
                ap_block_state5_io <= ((ap_reg_pp0_iter3_currentwrState_load_reg_3552 = ap_const_lv1_1) and (o_data_V_data_V_1_ack_in = ap_const_logic_0));
    end process;


    ap_block_state5_pp0_stage0_iter4_assign_proc : process(o_data_V_data_V_1_ack_in, o_data_V_last_V_1_ack_in)
    begin
                ap_block_state5_pp0_stage0_iter4 <= ((o_data_V_last_V_1_ack_in = ap_const_logic_0) or (o_data_V_data_V_1_ack_in = ap_const_logic_0));
    end process;


    ap_condition_316_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
                ap_condition_316 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_449_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_449 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_data_valid_reg_V_new_phi_fu_829_p12_assign_proc : process(currentState, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, currentState_load_load_fu_3079_p1, tmp_nbreadreq_fu_488_p4, p_Result_2_fu_3063_p5, ap_phi_reg_pp0_iter0_data_valid_reg_V_new_reg_826, p_Result_s_fu_3304_p3, p_Result_1_fu_3087_p2)
    begin
        if (((currentState = ap_const_lv2_3) and (tmp_nbreadreq_fu_488_p4 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_data_valid_reg_V_new_phi_fu_829_p12 <= p_Result_1_fu_3087_p2;
        elsif (((currentState = ap_const_lv2_3) and (tmp_nbreadreq_fu_488_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_data_valid_reg_V_new_phi_fu_829_p12 <= p_Result_s_fu_3304_p3;
        elsif ((((currentState_load_load_fu_3079_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((currentState_load_load_fu_3079_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((currentState = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_phi_mux_data_valid_reg_V_new_phi_fu_829_p12 <= p_Result_2_fu_3063_p5;
        else 
            ap_phi_mux_data_valid_reg_V_new_phi_fu_829_p12 <= ap_phi_reg_pp0_iter0_data_valid_reg_V_new_reg_826;
        end if; 
    end process;


    ap_phi_mux_storemerge10_phi_fu_605_p4_assign_proc : process(product_reg_q_V_8, ap_phi_reg_pp0_iter0_storemerge10_reg_602, tmp_26_8_fu_2081_p2, ap_condition_316)
    begin
        if ((ap_const_boolean_1 = ap_condition_316)) then
            if ((tmp_26_8_fu_2081_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge10_phi_fu_605_p4 <= ap_const_lv16_0;
            elsif ((tmp_26_8_fu_2081_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge10_phi_fu_605_p4 <= product_reg_q_V_8;
            else 
                ap_phi_mux_storemerge10_phi_fu_605_p4 <= ap_phi_reg_pp0_iter0_storemerge10_reg_602;
            end if;
        else 
            ap_phi_mux_storemerge10_phi_fu_605_p4 <= ap_phi_reg_pp0_iter0_storemerge10_reg_602;
        end if; 
    end process;


    ap_phi_mux_storemerge11_phi_fu_615_p4_assign_proc : process(product_reg_q_V_9, ap_phi_reg_pp0_iter0_storemerge11_reg_612, tmp_26_9_fu_2114_p2, ap_condition_316)
    begin
        if ((ap_const_boolean_1 = ap_condition_316)) then
            if ((tmp_26_9_fu_2114_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge11_phi_fu_615_p4 <= product_reg_q_V_9;
            elsif ((tmp_26_9_fu_2114_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge11_phi_fu_615_p4 <= ap_const_lv16_0;
            else 
                ap_phi_mux_storemerge11_phi_fu_615_p4 <= ap_phi_reg_pp0_iter0_storemerge11_reg_612;
            end if;
        else 
            ap_phi_mux_storemerge11_phi_fu_615_p4 <= ap_phi_reg_pp0_iter0_storemerge11_reg_612;
        end if; 
    end process;


    ap_phi_mux_storemerge12_phi_fu_625_p4_assign_proc : process(product_reg_q_V_10, ap_phi_reg_pp0_iter0_storemerge12_reg_622, tmp_26_s_fu_2147_p2, ap_condition_316)
    begin
        if ((ap_const_boolean_1 = ap_condition_316)) then
            if ((tmp_26_s_fu_2147_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge12_phi_fu_625_p4 <= ap_const_lv16_0;
            elsif ((tmp_26_s_fu_2147_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge12_phi_fu_625_p4 <= product_reg_q_V_10;
            else 
                ap_phi_mux_storemerge12_phi_fu_625_p4 <= ap_phi_reg_pp0_iter0_storemerge12_reg_622;
            end if;
        else 
            ap_phi_mux_storemerge12_phi_fu_625_p4 <= ap_phi_reg_pp0_iter0_storemerge12_reg_622;
        end if; 
    end process;


    ap_phi_mux_storemerge13_phi_fu_635_p4_assign_proc : process(product_reg_q_V_11, ap_phi_reg_pp0_iter0_storemerge13_reg_632, tmp_26_1_fu_2180_p2, ap_condition_316)
    begin
        if ((ap_const_boolean_1 = ap_condition_316)) then
            if ((tmp_26_1_fu_2180_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge13_phi_fu_635_p4 <= product_reg_q_V_11;
            elsif ((tmp_26_1_fu_2180_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge13_phi_fu_635_p4 <= ap_const_lv16_0;
            else 
                ap_phi_mux_storemerge13_phi_fu_635_p4 <= ap_phi_reg_pp0_iter0_storemerge13_reg_632;
            end if;
        else 
            ap_phi_mux_storemerge13_phi_fu_635_p4 <= ap_phi_reg_pp0_iter0_storemerge13_reg_632;
        end if; 
    end process;


    ap_phi_mux_storemerge14_phi_fu_645_p4_assign_proc : process(product_reg_q_V_12, ap_phi_reg_pp0_iter0_storemerge14_reg_642, tmp_26_3_fu_2213_p2, ap_condition_316)
    begin
        if ((ap_const_boolean_1 = ap_condition_316)) then
            if ((tmp_26_3_fu_2213_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge14_phi_fu_645_p4 <= ap_const_lv16_0;
            elsif ((tmp_26_3_fu_2213_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge14_phi_fu_645_p4 <= product_reg_q_V_12;
            else 
                ap_phi_mux_storemerge14_phi_fu_645_p4 <= ap_phi_reg_pp0_iter0_storemerge14_reg_642;
            end if;
        else 
            ap_phi_mux_storemerge14_phi_fu_645_p4 <= ap_phi_reg_pp0_iter0_storemerge14_reg_642;
        end if; 
    end process;


    ap_phi_mux_storemerge15_phi_fu_655_p4_assign_proc : process(product_reg_q_V_13, ap_phi_reg_pp0_iter0_storemerge15_reg_652, tmp_26_7_fu_2246_p2, ap_condition_316)
    begin
        if ((ap_const_boolean_1 = ap_condition_316)) then
            if ((tmp_26_7_fu_2246_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge15_phi_fu_655_p4 <= product_reg_q_V_13;
            elsif ((tmp_26_7_fu_2246_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge15_phi_fu_655_p4 <= ap_const_lv16_0;
            else 
                ap_phi_mux_storemerge15_phi_fu_655_p4 <= ap_phi_reg_pp0_iter0_storemerge15_reg_652;
            end if;
        else 
            ap_phi_mux_storemerge15_phi_fu_655_p4 <= ap_phi_reg_pp0_iter0_storemerge15_reg_652;
        end if; 
    end process;


    ap_phi_mux_storemerge16_phi_fu_665_p4_assign_proc : process(product_reg_q_V_14, ap_phi_reg_pp0_iter0_storemerge16_reg_662, tmp_26_10_fu_2279_p2, ap_condition_316)
    begin
        if ((ap_const_boolean_1 = ap_condition_316)) then
            if ((tmp_26_10_fu_2279_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge16_phi_fu_665_p4 <= ap_const_lv16_0;
            elsif ((tmp_26_10_fu_2279_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge16_phi_fu_665_p4 <= product_reg_q_V_14;
            else 
                ap_phi_mux_storemerge16_phi_fu_665_p4 <= ap_phi_reg_pp0_iter0_storemerge16_reg_662;
            end if;
        else 
            ap_phi_mux_storemerge16_phi_fu_665_p4 <= ap_phi_reg_pp0_iter0_storemerge16_reg_662;
        end if; 
    end process;


    ap_phi_mux_storemerge17_phi_fu_675_p4_assign_proc : process(product_reg_q_V_15, ap_phi_reg_pp0_iter0_storemerge17_reg_672, icmp1_fu_2322_p2, ap_condition_316)
    begin
        if ((ap_const_boolean_1 = ap_condition_316)) then
            if ((icmp1_fu_2322_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge17_phi_fu_675_p4 <= product_reg_q_V_15;
            elsif ((icmp1_fu_2322_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge17_phi_fu_675_p4 <= ap_const_lv16_0;
            else 
                ap_phi_mux_storemerge17_phi_fu_675_p4 <= ap_phi_reg_pp0_iter0_storemerge17_reg_672;
            end if;
        else 
            ap_phi_mux_storemerge17_phi_fu_675_p4 <= ap_phi_reg_pp0_iter0_storemerge17_reg_672;
        end if; 
    end process;


    ap_phi_mux_storemerge18_phi_fu_685_p4_assign_proc : process(data_reg_q_V_0, tmp_4_fu_2386_p2, ap_phi_reg_pp0_iter0_storemerge18_reg_682, pn_seq_V_0_load_load_fu_2355_p1, ap_condition_316)
    begin
        if ((ap_const_boolean_1 = ap_condition_316)) then
            if ((pn_seq_V_0_load_load_fu_2355_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge18_phi_fu_685_p4 <= data_reg_q_V_0;
            elsif ((pn_seq_V_0_load_load_fu_2355_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge18_phi_fu_685_p4 <= tmp_4_fu_2386_p2;
            else 
                ap_phi_mux_storemerge18_phi_fu_685_p4 <= ap_phi_reg_pp0_iter0_storemerge18_reg_682;
            end if;
        else 
            ap_phi_mux_storemerge18_phi_fu_685_p4 <= ap_phi_reg_pp0_iter0_storemerge18_reg_682;
        end if; 
    end process;


    ap_phi_mux_storemerge19_phi_fu_694_p4_assign_proc : process(data_reg_q_V_1, ap_phi_reg_pp0_iter0_storemerge19_reg_691, pn_seq_V_1_load_load_fu_2399_p1, tmp_35_1_fu_2430_p2, ap_condition_316)
    begin
        if ((ap_const_boolean_1 = ap_condition_316)) then
            if ((pn_seq_V_1_load_load_fu_2399_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge19_phi_fu_694_p4 <= tmp_35_1_fu_2430_p2;
            elsif ((pn_seq_V_1_load_load_fu_2399_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge19_phi_fu_694_p4 <= data_reg_q_V_1;
            else 
                ap_phi_mux_storemerge19_phi_fu_694_p4 <= ap_phi_reg_pp0_iter0_storemerge19_reg_691;
            end if;
        else 
            ap_phi_mux_storemerge19_phi_fu_694_p4 <= ap_phi_reg_pp0_iter0_storemerge19_reg_691;
        end if; 
    end process;


    ap_phi_mux_storemerge20_phi_fu_703_p4_assign_proc : process(data_reg_q_V_2, tmp_35_2_fu_2474_p2, ap_phi_reg_pp0_iter0_storemerge20_reg_700, pn_seq_V_2_load_load_fu_2443_p1, ap_condition_316)
    begin
        if ((ap_const_boolean_1 = ap_condition_316)) then
            if ((pn_seq_V_2_load_load_fu_2443_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge20_phi_fu_703_p4 <= data_reg_q_V_2;
            elsif ((pn_seq_V_2_load_load_fu_2443_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge20_phi_fu_703_p4 <= tmp_35_2_fu_2474_p2;
            else 
                ap_phi_mux_storemerge20_phi_fu_703_p4 <= ap_phi_reg_pp0_iter0_storemerge20_reg_700;
            end if;
        else 
            ap_phi_mux_storemerge20_phi_fu_703_p4 <= ap_phi_reg_pp0_iter0_storemerge20_reg_700;
        end if; 
    end process;


    ap_phi_mux_storemerge21_phi_fu_712_p4_assign_proc : process(data_reg_q_V_3, ap_phi_reg_pp0_iter0_storemerge21_reg_709, pn_seq_V_3_load_load_fu_2487_p1, tmp_35_3_fu_2518_p2, ap_condition_316)
    begin
        if ((ap_const_boolean_1 = ap_condition_316)) then
            if ((pn_seq_V_3_load_load_fu_2487_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge21_phi_fu_712_p4 <= tmp_35_3_fu_2518_p2;
            elsif ((pn_seq_V_3_load_load_fu_2487_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge21_phi_fu_712_p4 <= data_reg_q_V_3;
            else 
                ap_phi_mux_storemerge21_phi_fu_712_p4 <= ap_phi_reg_pp0_iter0_storemerge21_reg_709;
            end if;
        else 
            ap_phi_mux_storemerge21_phi_fu_712_p4 <= ap_phi_reg_pp0_iter0_storemerge21_reg_709;
        end if; 
    end process;


    ap_phi_mux_storemerge22_phi_fu_721_p4_assign_proc : process(data_reg_q_V_4, tmp_35_4_fu_2562_p2, ap_phi_reg_pp0_iter0_storemerge22_reg_718, pn_seq_V_4_load_load_fu_2531_p1, ap_condition_316)
    begin
        if ((ap_const_boolean_1 = ap_condition_316)) then
            if ((pn_seq_V_4_load_load_fu_2531_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge22_phi_fu_721_p4 <= data_reg_q_V_4;
            elsif ((pn_seq_V_4_load_load_fu_2531_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge22_phi_fu_721_p4 <= tmp_35_4_fu_2562_p2;
            else 
                ap_phi_mux_storemerge22_phi_fu_721_p4 <= ap_phi_reg_pp0_iter0_storemerge22_reg_718;
            end if;
        else 
            ap_phi_mux_storemerge22_phi_fu_721_p4 <= ap_phi_reg_pp0_iter0_storemerge22_reg_718;
        end if; 
    end process;


    ap_phi_mux_storemerge23_phi_fu_730_p4_assign_proc : process(data_reg_q_V_5, ap_phi_reg_pp0_iter0_storemerge23_reg_727, pn_seq_V_5_load_load_fu_2575_p1, tmp_35_5_fu_2606_p2, ap_condition_316)
    begin
        if ((ap_const_boolean_1 = ap_condition_316)) then
            if ((pn_seq_V_5_load_load_fu_2575_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge23_phi_fu_730_p4 <= tmp_35_5_fu_2606_p2;
            elsif ((pn_seq_V_5_load_load_fu_2575_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge23_phi_fu_730_p4 <= data_reg_q_V_5;
            else 
                ap_phi_mux_storemerge23_phi_fu_730_p4 <= ap_phi_reg_pp0_iter0_storemerge23_reg_727;
            end if;
        else 
            ap_phi_mux_storemerge23_phi_fu_730_p4 <= ap_phi_reg_pp0_iter0_storemerge23_reg_727;
        end if; 
    end process;


    ap_phi_mux_storemerge24_phi_fu_739_p4_assign_proc : process(data_reg_q_V_6, tmp_35_6_fu_2650_p2, ap_phi_reg_pp0_iter0_storemerge24_reg_736, pn_seq_V_6_load_load_fu_2619_p1, ap_condition_316)
    begin
        if ((ap_const_boolean_1 = ap_condition_316)) then
            if ((pn_seq_V_6_load_load_fu_2619_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge24_phi_fu_739_p4 <= data_reg_q_V_6;
            elsif ((pn_seq_V_6_load_load_fu_2619_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge24_phi_fu_739_p4 <= tmp_35_6_fu_2650_p2;
            else 
                ap_phi_mux_storemerge24_phi_fu_739_p4 <= ap_phi_reg_pp0_iter0_storemerge24_reg_736;
            end if;
        else 
            ap_phi_mux_storemerge24_phi_fu_739_p4 <= ap_phi_reg_pp0_iter0_storemerge24_reg_736;
        end if; 
    end process;


    ap_phi_mux_storemerge25_phi_fu_748_p4_assign_proc : process(data_reg_q_V_7, ap_phi_reg_pp0_iter0_storemerge25_reg_745, pn_seq_V_7_load_load_fu_2663_p1, tmp_35_7_fu_2694_p2, ap_condition_316)
    begin
        if ((ap_const_boolean_1 = ap_condition_316)) then
            if ((pn_seq_V_7_load_load_fu_2663_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge25_phi_fu_748_p4 <= tmp_35_7_fu_2694_p2;
            elsif ((pn_seq_V_7_load_load_fu_2663_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge25_phi_fu_748_p4 <= data_reg_q_V_7;
            else 
                ap_phi_mux_storemerge25_phi_fu_748_p4 <= ap_phi_reg_pp0_iter0_storemerge25_reg_745;
            end if;
        else 
            ap_phi_mux_storemerge25_phi_fu_748_p4 <= ap_phi_reg_pp0_iter0_storemerge25_reg_745;
        end if; 
    end process;


    ap_phi_mux_storemerge26_phi_fu_757_p4_assign_proc : process(data_reg_q_V_8, tmp_35_8_fu_2738_p2, ap_phi_reg_pp0_iter0_storemerge26_reg_754, pn_seq_V_8_load_load_fu_2707_p1, ap_condition_316)
    begin
        if ((ap_const_boolean_1 = ap_condition_316)) then
            if ((pn_seq_V_8_load_load_fu_2707_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge26_phi_fu_757_p4 <= data_reg_q_V_8;
            elsif ((pn_seq_V_8_load_load_fu_2707_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge26_phi_fu_757_p4 <= tmp_35_8_fu_2738_p2;
            else 
                ap_phi_mux_storemerge26_phi_fu_757_p4 <= ap_phi_reg_pp0_iter0_storemerge26_reg_754;
            end if;
        else 
            ap_phi_mux_storemerge26_phi_fu_757_p4 <= ap_phi_reg_pp0_iter0_storemerge26_reg_754;
        end if; 
    end process;


    ap_phi_mux_storemerge27_phi_fu_766_p4_assign_proc : process(data_reg_q_V_9, ap_phi_reg_pp0_iter0_storemerge27_reg_763, pn_seq_V_9_load_load_fu_2751_p1, tmp_35_9_fu_2782_p2, ap_condition_316)
    begin
        if ((ap_const_boolean_1 = ap_condition_316)) then
            if ((pn_seq_V_9_load_load_fu_2751_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge27_phi_fu_766_p4 <= tmp_35_9_fu_2782_p2;
            elsif ((pn_seq_V_9_load_load_fu_2751_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge27_phi_fu_766_p4 <= data_reg_q_V_9;
            else 
                ap_phi_mux_storemerge27_phi_fu_766_p4 <= ap_phi_reg_pp0_iter0_storemerge27_reg_763;
            end if;
        else 
            ap_phi_mux_storemerge27_phi_fu_766_p4 <= ap_phi_reg_pp0_iter0_storemerge27_reg_763;
        end if; 
    end process;


    ap_phi_mux_storemerge28_phi_fu_775_p4_assign_proc : process(data_reg_q_V_10, tmp_35_s_fu_2826_p2, ap_phi_reg_pp0_iter0_storemerge28_reg_772, pn_seq_V_10_load_load_fu_2795_p1, ap_condition_316)
    begin
        if ((ap_const_boolean_1 = ap_condition_316)) then
            if ((pn_seq_V_10_load_load_fu_2795_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge28_phi_fu_775_p4 <= data_reg_q_V_10;
            elsif ((pn_seq_V_10_load_load_fu_2795_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge28_phi_fu_775_p4 <= tmp_35_s_fu_2826_p2;
            else 
                ap_phi_mux_storemerge28_phi_fu_775_p4 <= ap_phi_reg_pp0_iter0_storemerge28_reg_772;
            end if;
        else 
            ap_phi_mux_storemerge28_phi_fu_775_p4 <= ap_phi_reg_pp0_iter0_storemerge28_reg_772;
        end if; 
    end process;


    ap_phi_mux_storemerge29_phi_fu_784_p4_assign_proc : process(data_reg_q_V_11, ap_phi_reg_pp0_iter0_storemerge29_reg_781, pn_seq_V_11_load_load_fu_2839_p1, tmp_35_10_fu_2870_p2, ap_condition_316)
    begin
        if ((ap_const_boolean_1 = ap_condition_316)) then
            if ((pn_seq_V_11_load_load_fu_2839_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge29_phi_fu_784_p4 <= tmp_35_10_fu_2870_p2;
            elsif ((pn_seq_V_11_load_load_fu_2839_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge29_phi_fu_784_p4 <= data_reg_q_V_11;
            else 
                ap_phi_mux_storemerge29_phi_fu_784_p4 <= ap_phi_reg_pp0_iter0_storemerge29_reg_781;
            end if;
        else 
            ap_phi_mux_storemerge29_phi_fu_784_p4 <= ap_phi_reg_pp0_iter0_storemerge29_reg_781;
        end if; 
    end process;


    ap_phi_mux_storemerge2_phi_fu_595_p4_assign_proc : process(product_reg_q_V_7, ap_phi_reg_pp0_iter0_storemerge2_reg_592, icmp9_fu_2048_p2, ap_condition_316)
    begin
        if ((ap_const_boolean_1 = ap_condition_316)) then
            if ((icmp9_fu_2048_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge2_phi_fu_595_p4 <= product_reg_q_V_7;
            elsif ((icmp9_fu_2048_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge2_phi_fu_595_p4 <= ap_const_lv16_0;
            else 
                ap_phi_mux_storemerge2_phi_fu_595_p4 <= ap_phi_reg_pp0_iter0_storemerge2_reg_592;
            end if;
        else 
            ap_phi_mux_storemerge2_phi_fu_595_p4 <= ap_phi_reg_pp0_iter0_storemerge2_reg_592;
        end if; 
    end process;


    ap_phi_mux_storemerge30_phi_fu_793_p4_assign_proc : process(data_reg_q_V_12, tmp_35_11_fu_2914_p2, ap_phi_reg_pp0_iter0_storemerge30_reg_790, pn_seq_V_12_load_load_fu_2883_p1, ap_condition_316)
    begin
        if ((ap_const_boolean_1 = ap_condition_316)) then
            if ((pn_seq_V_12_load_load_fu_2883_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge30_phi_fu_793_p4 <= data_reg_q_V_12;
            elsif ((pn_seq_V_12_load_load_fu_2883_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge30_phi_fu_793_p4 <= tmp_35_11_fu_2914_p2;
            else 
                ap_phi_mux_storemerge30_phi_fu_793_p4 <= ap_phi_reg_pp0_iter0_storemerge30_reg_790;
            end if;
        else 
            ap_phi_mux_storemerge30_phi_fu_793_p4 <= ap_phi_reg_pp0_iter0_storemerge30_reg_790;
        end if; 
    end process;


    ap_phi_mux_storemerge31_phi_fu_802_p4_assign_proc : process(data_reg_q_V_13, ap_phi_reg_pp0_iter0_storemerge31_reg_799, pn_seq_V_13_load_load_fu_2927_p1, tmp_35_12_fu_2958_p2, ap_condition_316)
    begin
        if ((ap_const_boolean_1 = ap_condition_316)) then
            if ((pn_seq_V_13_load_load_fu_2927_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge31_phi_fu_802_p4 <= tmp_35_12_fu_2958_p2;
            elsif ((pn_seq_V_13_load_load_fu_2927_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge31_phi_fu_802_p4 <= data_reg_q_V_13;
            else 
                ap_phi_mux_storemerge31_phi_fu_802_p4 <= ap_phi_reg_pp0_iter0_storemerge31_reg_799;
            end if;
        else 
            ap_phi_mux_storemerge31_phi_fu_802_p4 <= ap_phi_reg_pp0_iter0_storemerge31_reg_799;
        end if; 
    end process;


    ap_phi_mux_storemerge32_phi_fu_811_p4_assign_proc : process(data_reg_q_V_14, tmp_35_13_fu_3002_p2, ap_phi_reg_pp0_iter0_storemerge32_reg_808, pn_seq_V_14_load_load_fu_2971_p1, ap_condition_316)
    begin
        if ((ap_const_boolean_1 = ap_condition_316)) then
            if ((pn_seq_V_14_load_load_fu_2971_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge32_phi_fu_811_p4 <= data_reg_q_V_14;
            elsif ((pn_seq_V_14_load_load_fu_2971_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge32_phi_fu_811_p4 <= tmp_35_13_fu_3002_p2;
            else 
                ap_phi_mux_storemerge32_phi_fu_811_p4 <= ap_phi_reg_pp0_iter0_storemerge32_reg_808;
            end if;
        else 
            ap_phi_mux_storemerge32_phi_fu_811_p4 <= ap_phi_reg_pp0_iter0_storemerge32_reg_808;
        end if; 
    end process;


    ap_phi_mux_storemerge33_phi_fu_820_p4_assign_proc : process(data_reg_q_V_15, ap_phi_reg_pp0_iter0_storemerge33_reg_817, pn_seq_V_15_load_load_fu_3015_p1, tmp_35_14_fu_3046_p2, ap_condition_316)
    begin
        if ((ap_const_boolean_1 = ap_condition_316)) then
            if ((pn_seq_V_15_load_load_fu_3015_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge33_phi_fu_820_p4 <= tmp_35_14_fu_3046_p2;
            elsif ((pn_seq_V_15_load_load_fu_3015_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge33_phi_fu_820_p4 <= data_reg_q_V_15;
            else 
                ap_phi_mux_storemerge33_phi_fu_820_p4 <= ap_phi_reg_pp0_iter0_storemerge33_reg_817;
            end if;
        else 
            ap_phi_mux_storemerge33_phi_fu_820_p4 <= ap_phi_reg_pp0_iter0_storemerge33_reg_817;
        end if; 
    end process;


    ap_phi_mux_storemerge3_phi_fu_525_p4_assign_proc : process(product_reg_q_V_0, ap_phi_reg_pp0_iter0_storemerge3_reg_522, tmp_2_fu_1787_p2, ap_condition_316)
    begin
        if ((ap_const_boolean_1 = ap_condition_316)) then
            if ((tmp_2_fu_1787_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge3_phi_fu_525_p4 <= ap_const_lv16_0;
            elsif ((tmp_2_fu_1787_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge3_phi_fu_525_p4 <= product_reg_q_V_0;
            else 
                ap_phi_mux_storemerge3_phi_fu_525_p4 <= ap_phi_reg_pp0_iter0_storemerge3_reg_522;
            end if;
        else 
            ap_phi_mux_storemerge3_phi_fu_525_p4 <= ap_phi_reg_pp0_iter0_storemerge3_reg_522;
        end if; 
    end process;


    ap_phi_mux_storemerge4_phi_fu_535_p4_assign_proc : process(product_reg_q_V_1, ap_phi_reg_pp0_iter0_storemerge4_reg_532, icmp_fu_1830_p2, ap_condition_316)
    begin
        if ((ap_const_boolean_1 = ap_condition_316)) then
            if ((icmp_fu_1830_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge4_phi_fu_535_p4 <= product_reg_q_V_1;
            elsif ((icmp_fu_1830_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge4_phi_fu_535_p4 <= ap_const_lv16_0;
            else 
                ap_phi_mux_storemerge4_phi_fu_535_p4 <= ap_phi_reg_pp0_iter0_storemerge4_reg_532;
            end if;
        else 
            ap_phi_mux_storemerge4_phi_fu_535_p4 <= ap_phi_reg_pp0_iter0_storemerge4_reg_532;
        end if; 
    end process;


    ap_phi_mux_storemerge5_phi_fu_545_p4_assign_proc : process(product_reg_q_V_2, ap_phi_reg_pp0_iter0_storemerge5_reg_542, tmp_26_2_fu_1863_p2, ap_condition_316)
    begin
        if ((ap_const_boolean_1 = ap_condition_316)) then
            if ((tmp_26_2_fu_1863_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge5_phi_fu_545_p4 <= ap_const_lv16_0;
            elsif ((tmp_26_2_fu_1863_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge5_phi_fu_545_p4 <= product_reg_q_V_2;
            else 
                ap_phi_mux_storemerge5_phi_fu_545_p4 <= ap_phi_reg_pp0_iter0_storemerge5_reg_542;
            end if;
        else 
            ap_phi_mux_storemerge5_phi_fu_545_p4 <= ap_phi_reg_pp0_iter0_storemerge5_reg_542;
        end if; 
    end process;


    ap_phi_mux_storemerge6_phi_fu_555_p4_assign_proc : process(product_reg_q_V_3, ap_phi_reg_pp0_iter0_storemerge6_reg_552, icmp6_fu_1906_p2, ap_condition_316)
    begin
        if ((ap_const_boolean_1 = ap_condition_316)) then
            if ((icmp6_fu_1906_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge6_phi_fu_555_p4 <= product_reg_q_V_3;
            elsif ((icmp6_fu_1906_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge6_phi_fu_555_p4 <= ap_const_lv16_0;
            else 
                ap_phi_mux_storemerge6_phi_fu_555_p4 <= ap_phi_reg_pp0_iter0_storemerge6_reg_552;
            end if;
        else 
            ap_phi_mux_storemerge6_phi_fu_555_p4 <= ap_phi_reg_pp0_iter0_storemerge6_reg_552;
        end if; 
    end process;


    ap_phi_mux_storemerge7_phi_fu_565_p4_assign_proc : process(product_reg_q_V_4, ap_phi_reg_pp0_iter0_storemerge7_reg_562, tmp_26_4_fu_1939_p2, ap_condition_316)
    begin
        if ((ap_const_boolean_1 = ap_condition_316)) then
            if ((tmp_26_4_fu_1939_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge7_phi_fu_565_p4 <= ap_const_lv16_0;
            elsif ((tmp_26_4_fu_1939_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge7_phi_fu_565_p4 <= product_reg_q_V_4;
            else 
                ap_phi_mux_storemerge7_phi_fu_565_p4 <= ap_phi_reg_pp0_iter0_storemerge7_reg_562;
            end if;
        else 
            ap_phi_mux_storemerge7_phi_fu_565_p4 <= ap_phi_reg_pp0_iter0_storemerge7_reg_562;
        end if; 
    end process;


    ap_phi_mux_storemerge8_phi_fu_575_p4_assign_proc : process(product_reg_q_V_5, ap_phi_reg_pp0_iter0_storemerge8_reg_572, tmp_26_5_fu_1972_p2, ap_condition_316)
    begin
        if ((ap_const_boolean_1 = ap_condition_316)) then
            if ((tmp_26_5_fu_1972_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge8_phi_fu_575_p4 <= product_reg_q_V_5;
            elsif ((tmp_26_5_fu_1972_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge8_phi_fu_575_p4 <= ap_const_lv16_0;
            else 
                ap_phi_mux_storemerge8_phi_fu_575_p4 <= ap_phi_reg_pp0_iter0_storemerge8_reg_572;
            end if;
        else 
            ap_phi_mux_storemerge8_phi_fu_575_p4 <= ap_phi_reg_pp0_iter0_storemerge8_reg_572;
        end if; 
    end process;


    ap_phi_mux_storemerge9_phi_fu_585_p4_assign_proc : process(product_reg_q_V_6, ap_phi_reg_pp0_iter0_storemerge9_reg_582, tmp_26_6_fu_2005_p2, ap_condition_316)
    begin
        if ((ap_const_boolean_1 = ap_condition_316)) then
            if ((tmp_26_6_fu_2005_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge9_phi_fu_585_p4 <= ap_const_lv16_0;
            elsif ((tmp_26_6_fu_2005_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge9_phi_fu_585_p4 <= product_reg_q_V_6;
            else 
                ap_phi_mux_storemerge9_phi_fu_585_p4 <= ap_phi_reg_pp0_iter0_storemerge9_reg_582;
            end if;
        else 
            ap_phi_mux_storemerge9_phi_fu_585_p4 <= ap_phi_reg_pp0_iter0_storemerge9_reg_582;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_data_valid_reg_V_new_reg_826 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_storemerge10_reg_602 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_storemerge11_reg_612 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_storemerge12_reg_622 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_storemerge13_reg_632 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_storemerge14_reg_642 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_storemerge15_reg_652 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_storemerge16_reg_662 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_storemerge17_reg_672 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_storemerge18_reg_682 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_storemerge19_reg_691 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_storemerge20_reg_700 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_storemerge21_reg_709 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_storemerge22_reg_718 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_storemerge23_reg_727 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_storemerge24_reg_736 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_storemerge25_reg_745 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_storemerge26_reg_754 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_storemerge27_reg_763 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_storemerge28_reg_772 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_storemerge29_reg_781 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_storemerge2_reg_592 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_storemerge30_reg_790 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_storemerge31_reg_799 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_storemerge32_reg_808 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_storemerge33_reg_817 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_storemerge3_reg_522 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_storemerge4_reg_532 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_storemerge5_reg_542 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_storemerge6_reg_552 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_storemerge7_reg_562 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_storemerge8_reg_572 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_storemerge9_reg_582 <= "XXXXXXXXXXXXXXXX";

    ap_predicate_op606_read_state1_assign_proc : process(currentState, tmp_nbreadreq_fu_488_p4)
    begin
                ap_predicate_op606_read_state1 <= ((currentState = ap_const_lv2_3) and (tmp_nbreadreq_fu_488_p4 = ap_const_lv1_1));
    end process;

    ap_reset_idle_pp0 <= ap_const_logic_0;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    currentState_load_load_fu_3079_p1 <= currentState;
    currentwrState_load_load_fu_850_p1 <= currentwrState;
    grp_fu_843_p3 <= data_valid_reg_V(7 downto 7);

    grp_fu_927_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_927_ce <= ap_const_logic_1;
        else 
            grp_fu_927_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_927_p0 <= lhs_V_10_cast_fu_923_p1(20 - 1 downto 0);
    grp_fu_927_p1 <= lhs_V_10_cast_fu_923_p1(20 - 1 downto 0);

    grp_fu_941_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_941_ce <= ap_const_logic_1;
        else 
            grp_fu_941_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_941_p0 <= lhs_V_11_cast_fu_937_p1(20 - 1 downto 0);
    grp_fu_941_p1 <= lhs_V_11_cast_fu_937_p1(20 - 1 downto 0);

    i_data_TDATA_blk_n_assign_proc : process(i_data_TVALID, currentState, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_nbreadreq_fu_488_p4)
    begin
        if (((currentState = ap_const_lv2_3) and (tmp_nbreadreq_fu_488_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            i_data_TDATA_blk_n <= i_data_TVALID;
        else 
            i_data_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    i_data_TREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_predicate_op606_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op606_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            i_data_TREADY <= ap_const_logic_1;
        else 
            i_data_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    icmp1_fu_2322_p2 <= "1" when (tmp_12_fu_2312_p4 = ap_const_lv6_0) else "0";
    icmp6_fu_1906_p2 <= "1" when (tmp_10_fu_1896_p4 = ap_const_lv8_0) else "0";
    icmp9_fu_2048_p2 <= "1" when (tmp_11_fu_2038_p4 = ap_const_lv7_0) else "0";
    icmp_fu_1830_p2 <= "1" when (tmp_9_fu_1820_p4 = ap_const_lv9_0) else "0";
        lhs_V_10_1_fu_1399_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(adder_in_reg_i_V_2),17));

        lhs_V_10_2_fu_1455_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(adder_in_reg_i_V_4),17));

        lhs_V_10_3_fu_1511_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(adder_in_reg_i_V_6),17));

        lhs_V_10_4_fu_1567_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(adder_in_reg_i_V_8),17));

        lhs_V_10_5_fu_1623_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(adder_in_reg_i_V_10),17));

        lhs_V_10_6_fu_1679_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(adder_in_reg_i_V_12),17));

        lhs_V_10_7_fu_1735_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(adder_in_reg_i_V_14),17));

        lhs_V_10_cast_fu_923_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum_reg_i_V),40));

        lhs_V_11_1_fu_1427_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(adder_in_reg_q_V_2),17));

        lhs_V_11_2_fu_1483_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(adder_in_reg_q_V_4),17));

        lhs_V_11_3_fu_1539_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(adder_in_reg_q_V_6),17));

        lhs_V_11_4_fu_1595_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(adder_in_reg_q_V_8),17));

        lhs_V_11_5_fu_1651_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(adder_in_reg_q_V_10),17));

        lhs_V_11_6_fu_1707_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(adder_in_reg_q_V_12),17));

        lhs_V_11_7_fu_1763_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(adder_in_reg_q_V_14),17));

        lhs_V_11_cast_fu_937_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum_reg_q_V),40));

        lhs_V_1_cast_fu_3512_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sq_reg_i_V),41));

        lhs_V_1_fu_979_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum3_reg_q_V_0),20));

        lhs_V_2_fu_1371_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(adder_in_reg_q_V_0),17));

        lhs_V_6_1_fu_1063_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_reg_i_V_2),19));

        lhs_V_6_fu_1007_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_reg_i_V_0),19));

        lhs_V_7_1_fu_1091_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_reg_q_V_2),19));

        lhs_V_7_fu_1035_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_reg_q_V_0),19));

        lhs_V_8_1_fu_1175_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_reg_i_V_2),18));

        lhs_V_8_2_fu_1231_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_reg_i_V_4),18));

        lhs_V_8_3_fu_1287_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_reg_i_V_6),18));

        lhs_V_8_fu_1119_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_reg_i_V_0),18));

        lhs_V_9_1_fu_1203_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_reg_q_V_2),18));

        lhs_V_9_2_fu_1259_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_reg_q_V_4),18));

        lhs_V_9_3_fu_1315_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_reg_q_V_6),18));

        lhs_V_9_fu_1147_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_reg_q_V_0),18));

    lhs_V_cast_fu_869_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pnseq_len_reg_V),11));
        lhs_V_fu_951_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum3_reg_i_V_0),20));

        lhs_V_s_fu_1343_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(adder_in_reg_i_V_0),17));

    o_data_TDATA <= o_data_V_data_V_1_data_out;

    o_data_TDATA_blk_n_assign_proc : process(o_data_V_data_V_1_state, ap_block_pp0_stage0, ap_enable_reg_pp0_iter3, ap_reg_pp0_iter2_currentwrState_load_reg_3552, ap_enable_reg_pp0_iter4, ap_reg_pp0_iter3_currentwrState_load_reg_3552)
    begin
        if ((((ap_reg_pp0_iter3_currentwrState_load_reg_3552 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_reg_pp0_iter2_currentwrState_load_reg_3552 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            o_data_TDATA_blk_n <= o_data_V_data_V_1_state(1);
        else 
            o_data_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    o_data_TLAST <= o_data_V_last_V_1_data_out;
    o_data_TVALID <= o_data_V_last_V_1_state(0);
    o_data_V_data_V_1_ack_in <= o_data_V_data_V_1_state(1);
    o_data_V_data_V_1_ack_out <= o_data_TREADY;

    o_data_V_data_V_1_data_out_assign_proc : process(o_data_V_data_V_1_payload_A, o_data_V_data_V_1_payload_B, o_data_V_data_V_1_sel)
    begin
        if ((o_data_V_data_V_1_sel = ap_const_logic_1)) then 
            o_data_V_data_V_1_data_out <= o_data_V_data_V_1_payload_B;
        else 
            o_data_V_data_V_1_data_out <= o_data_V_data_V_1_payload_A;
        end if; 
    end process;

    o_data_V_data_V_1_load_A <= (o_data_V_data_V_1_state_cmp_full and not(o_data_V_data_V_1_sel_wr));
    o_data_V_data_V_1_load_B <= (o_data_V_data_V_1_state_cmp_full and o_data_V_data_V_1_sel_wr);
    o_data_V_data_V_1_sel <= o_data_V_data_V_1_sel_rd;
    o_data_V_data_V_1_state_cmp_full <= '0' when (o_data_V_data_V_1_state = ap_const_lv2_1) else '1';

    o_data_V_data_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter3, ap_reg_pp0_iter2_currentwrState_load_reg_3552, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter2_currentwrState_load_reg_3552 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            o_data_V_data_V_1_vld_in <= ap_const_logic_1;
        else 
            o_data_V_data_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    o_data_V_data_V_1_vld_out <= o_data_V_data_V_1_state(0);
    o_data_V_last_V_1_ack_in <= o_data_V_last_V_1_state(1);
    o_data_V_last_V_1_ack_out <= o_data_TREADY;

    o_data_V_last_V_1_data_out_assign_proc : process(o_data_V_last_V_1_payload_A, o_data_V_last_V_1_payload_B, o_data_V_last_V_1_sel)
    begin
        if ((o_data_V_last_V_1_sel = ap_const_logic_1)) then 
            o_data_V_last_V_1_data_out <= o_data_V_last_V_1_payload_B;
        else 
            o_data_V_last_V_1_data_out <= o_data_V_last_V_1_payload_A;
        end if; 
    end process;

    o_data_V_last_V_1_load_A <= (o_data_V_last_V_1_state_cmp_full and not(o_data_V_last_V_1_sel_wr));
    o_data_V_last_V_1_load_B <= (o_data_V_last_V_1_state_cmp_full and o_data_V_last_V_1_sel_wr);
    o_data_V_last_V_1_sel <= o_data_V_last_V_1_sel_rd;
    o_data_V_last_V_1_state_cmp_full <= '0' when (o_data_V_last_V_1_state = ap_const_lv2_1) else '1';

    o_data_V_last_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter3, ap_reg_pp0_iter2_currentwrState_load_reg_3552, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter2_currentwrState_load_reg_3552 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            o_data_V_last_V_1_vld_in <= ap_const_logic_1;
        else 
            o_data_V_last_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    o_data_V_last_V_1_vld_out <= o_data_V_last_V_1_state(0);
        out_sample_data_V_fu_3503_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_7_fu_3493_p4),32));

    p_Result_1_fu_3087_p2 <= std_logic_vector(shift_left(unsigned(data_valid_reg_V),to_integer(unsigned('0' & ap_const_lv24_1(24-1 downto 0)))));
    p_Result_2_fu_3063_p5 <= (tmp_13_fu_3059_p1 & data_valid_reg_V(0 downto 0));
    p_Result_s_fu_3304_p3 <= (tmp_13_fu_3059_p1 & ap_const_lv1_1);
    pn_seq_V_0_load_load_fu_2355_p1 <= pn_seq_V_0;
    pn_seq_V_10_load_load_fu_2795_p1 <= pn_seq_V_10;
    pn_seq_V_11_load_load_fu_2839_p1 <= pn_seq_V_11;
    pn_seq_V_12_load_load_fu_2883_p1 <= pn_seq_V_12;
    pn_seq_V_13_load_load_fu_2927_p1 <= pn_seq_V_13;
    pn_seq_V_14_load_load_fu_2971_p1 <= pn_seq_V_14;
    pn_seq_V_15_load_load_fu_3015_p1 <= pn_seq_V_15;
    pn_seq_V_1_load_load_fu_2399_p1 <= pn_seq_V_1;
    pn_seq_V_2_load_load_fu_2443_p1 <= pn_seq_V_2;
    pn_seq_V_3_load_load_fu_2487_p1 <= pn_seq_V_3;
    pn_seq_V_4_load_load_fu_2531_p1 <= pn_seq_V_4;
    pn_seq_V_5_load_load_fu_2575_p1 <= pn_seq_V_5;
    pn_seq_V_6_load_load_fu_2619_p1 <= pn_seq_V_6;
    pn_seq_V_7_load_load_fu_2663_p1 <= pn_seq_V_7;
    pn_seq_V_8_load_load_fu_2707_p1 <= pn_seq_V_8;
    pn_seq_V_9_load_load_fu_2751_p1 <= pn_seq_V_9;

    pnseq_in_V_V_ap_ack_assign_proc : process(currentState, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (currentState = ap_const_lv2_2) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pnseq_in_V_V_ap_ack <= ap_const_logic_1;
        else 
            pnseq_in_V_V_ap_ack <= ap_const_logic_0;
        end if; 
    end process;


    pnseq_in_V_V_blk_n_assign_proc : process(pnseq_in_V_V_ap_vld, currentState, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((currentState = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pnseq_in_V_V_blk_n <= pnseq_in_V_V_ap_vld;
        else 
            pnseq_in_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    r_V_10_1_fu_1411_p2 <= std_logic_vector(signed(rhs_V_9_1_fu_1407_p1) + signed(lhs_V_10_1_fu_1399_p1));
    r_V_10_2_fu_1467_p2 <= std_logic_vector(signed(rhs_V_9_2_fu_1463_p1) + signed(lhs_V_10_2_fu_1455_p1));
    r_V_10_3_fu_1523_p2 <= std_logic_vector(signed(rhs_V_9_3_fu_1519_p1) + signed(lhs_V_10_3_fu_1511_p1));
    r_V_10_4_fu_1579_p2 <= std_logic_vector(signed(rhs_V_9_4_fu_1575_p1) + signed(lhs_V_10_4_fu_1567_p1));
    r_V_10_5_fu_1635_p2 <= std_logic_vector(signed(rhs_V_9_5_fu_1631_p1) + signed(lhs_V_10_5_fu_1623_p1));
    r_V_10_6_fu_1691_p2 <= std_logic_vector(signed(rhs_V_9_6_fu_1687_p1) + signed(lhs_V_10_6_fu_1679_p1));
    r_V_10_7_fu_1747_p2 <= std_logic_vector(signed(rhs_V_9_7_fu_1743_p1) + signed(lhs_V_10_7_fu_1735_p1));
    r_V_10_fu_1383_p2 <= std_logic_vector(signed(rhs_V_s_fu_1379_p1) + signed(lhs_V_2_fu_1371_p1));
    r_V_11_1_fu_1439_p2 <= std_logic_vector(signed(rhs_V_10_1_fu_1435_p1) + signed(lhs_V_11_1_fu_1427_p1));
    r_V_11_2_fu_1495_p2 <= std_logic_vector(signed(rhs_V_10_2_fu_1491_p1) + signed(lhs_V_11_2_fu_1483_p1));
    r_V_11_3_fu_1551_p2 <= std_logic_vector(signed(rhs_V_10_3_fu_1547_p1) + signed(lhs_V_11_3_fu_1539_p1));
    r_V_11_4_fu_1607_p2 <= std_logic_vector(signed(rhs_V_10_4_fu_1603_p1) + signed(lhs_V_11_4_fu_1595_p1));
    r_V_11_5_fu_1663_p2 <= std_logic_vector(signed(rhs_V_10_5_fu_1659_p1) + signed(lhs_V_11_5_fu_1651_p1));
    r_V_11_6_fu_1719_p2 <= std_logic_vector(signed(rhs_V_10_6_fu_1715_p1) + signed(lhs_V_11_6_fu_1707_p1));
    r_V_11_7_fu_1775_p2 <= std_logic_vector(signed(rhs_V_10_7_fu_1771_p1) + signed(lhs_V_11_7_fu_1763_p1));
    r_V_1_fu_3524_p2 <= std_logic_vector(signed(lhs_V_1_cast_fu_3512_p1) + signed(rhs_V_cast_fu_3520_p1));
    r_V_4_fu_963_p2 <= std_logic_vector(signed(lhs_V_fu_951_p1) + signed(rhs_V_fu_959_p1));
    r_V_5_fu_991_p2 <= std_logic_vector(signed(lhs_V_1_fu_979_p1) + signed(rhs_V_1_fu_987_p1));
    r_V_6_1_fu_1075_p2 <= std_logic_vector(signed(rhs_V_5_1_fu_1071_p1) + signed(lhs_V_6_1_fu_1063_p1));
    r_V_6_fu_1019_p2 <= std_logic_vector(signed(rhs_V_5_fu_1015_p1) + signed(lhs_V_6_fu_1007_p1));
    r_V_7_1_fu_1103_p2 <= std_logic_vector(signed(rhs_V_6_1_fu_1099_p1) + signed(lhs_V_7_1_fu_1091_p1));
    r_V_7_fu_1047_p2 <= std_logic_vector(signed(rhs_V_6_fu_1043_p1) + signed(lhs_V_7_fu_1035_p1));
    r_V_8_1_fu_1187_p2 <= std_logic_vector(signed(rhs_V_7_1_fu_1183_p1) + signed(lhs_V_8_1_fu_1175_p1));
    r_V_8_2_fu_1243_p2 <= std_logic_vector(signed(rhs_V_7_2_fu_1239_p1) + signed(lhs_V_8_2_fu_1231_p1));
    r_V_8_3_fu_1299_p2 <= std_logic_vector(signed(rhs_V_7_3_fu_1295_p1) + signed(lhs_V_8_3_fu_1287_p1));
    r_V_8_fu_1131_p2 <= std_logic_vector(signed(rhs_V_7_fu_1127_p1) + signed(lhs_V_8_fu_1119_p1));
    r_V_9_1_fu_1215_p2 <= std_logic_vector(signed(rhs_V_8_1_fu_1211_p1) + signed(lhs_V_9_1_fu_1203_p1));
    r_V_9_2_fu_1271_p2 <= std_logic_vector(signed(rhs_V_8_2_fu_1267_p1) + signed(lhs_V_9_2_fu_1259_p1));
    r_V_9_3_fu_1327_p2 <= std_logic_vector(signed(rhs_V_8_3_fu_1323_p1) + signed(lhs_V_9_3_fu_1315_p1));
    r_V_9_fu_1159_p2 <= std_logic_vector(signed(rhs_V_8_fu_1155_p1) + signed(lhs_V_9_fu_1147_p1));
    r_V_fu_873_p2 <= std_logic_vector(unsigned(lhs_V_cast_fu_869_p1) + unsigned(ap_const_lv11_7FF));
    r_V_s_fu_1355_p2 <= std_logic_vector(signed(rhs_V_9_fu_1351_p1) + signed(lhs_V_s_fu_1343_p1));
        rhs_V_10_1_fu_1435_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(adder_in_reg_q_V_3),17));

        rhs_V_10_2_fu_1491_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(adder_in_reg_q_V_5),17));

        rhs_V_10_3_fu_1547_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(adder_in_reg_q_V_7),17));

        rhs_V_10_4_fu_1603_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(adder_in_reg_q_V_9),17));

        rhs_V_10_5_fu_1659_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(adder_in_reg_q_V_11),17));

        rhs_V_10_6_fu_1715_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(adder_in_reg_q_V_13),17));

        rhs_V_10_7_fu_1771_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(adder_in_reg_q_V_15),17));

        rhs_V_1_fu_987_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum3_reg_q_V_1),20));

        rhs_V_5_1_fu_1071_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_reg_i_V_3),19));

        rhs_V_5_fu_1015_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_reg_i_V_1),19));

        rhs_V_6_1_fu_1099_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_reg_q_V_3),19));

        rhs_V_6_fu_1043_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_reg_q_V_1),19));

        rhs_V_7_1_fu_1183_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_reg_i_V_3),18));

        rhs_V_7_2_fu_1239_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_reg_i_V_5),18));

        rhs_V_7_3_fu_1295_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_reg_i_V_7),18));

        rhs_V_7_fu_1127_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_reg_i_V_1),18));

        rhs_V_8_1_fu_1211_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_reg_q_V_3),18));

        rhs_V_8_2_fu_1267_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_reg_q_V_5),18));

        rhs_V_8_3_fu_1323_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_reg_q_V_7),18));

        rhs_V_8_fu_1155_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_reg_q_V_1),18));

        rhs_V_9_1_fu_1407_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(adder_in_reg_i_V_3),17));

        rhs_V_9_2_fu_1463_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(adder_in_reg_i_V_5),17));

        rhs_V_9_3_fu_1519_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(adder_in_reg_i_V_7),17));

        rhs_V_9_4_fu_1575_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(adder_in_reg_i_V_9),17));

        rhs_V_9_5_fu_1631_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(adder_in_reg_i_V_11),17));

        rhs_V_9_6_fu_1687_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(adder_in_reg_i_V_13),17));

        rhs_V_9_7_fu_1743_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(adder_in_reg_i_V_15),17));

        rhs_V_9_fu_1351_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(adder_in_reg_i_V_1),17));

        rhs_V_cast_fu_3520_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sq_reg_q_V),41));

        rhs_V_fu_959_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum3_reg_i_V_1),20));

        rhs_V_s_fu_1379_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(adder_in_reg_q_V_1),17));

    start_V_read_read_fu_482_p2 <= start_V;
    storemerge1_fu_3441_p2 <= std_logic_vector(unsigned(storemerge849_in_fu_3427_p3) + unsigned(ap_const_lv10_3FF));
    storemerge34_fu_3419_p3 <= 
        ap_const_lv2_3 when (tmp_3_fu_3413_p2(0) = '1') else 
        ap_const_lv2_2;
    storemerge849_in_fu_3427_p3 <= 
        pnseq_len_reg_V when (tmp_3_fu_3413_p2(0) = '1') else 
        load_cnt_V;
    storemerge_fu_899_p3 <= 
        ap_const_lv10_0 when (tmp_last_V_fu_887_p2(0) = '1') else 
        tmp_s_fu_893_p2;
    tmp_10_fu_1896_p4 <= pnseq_len_reg_V(9 downto 2);
    tmp_11_fu_2038_p4 <= pnseq_len_reg_V(9 downto 3);
    tmp_12_fu_2312_p4 <= pnseq_len_reg_V(9 downto 4);
    tmp_13_fu_3059_p1 <= data_valid_reg_V(23 - 1 downto 0);
    tmp_14_fu_3313_p1 <= load_cnt_V(9 - 1 downto 0);
    tmp_15_fu_3278_p1 <= i_data_TDATA(16 - 1 downto 0);
    tmp_1_fu_3459_p2 <= std_logic_vector(unsigned(pnseq_len_V) + unsigned(ap_const_lv10_3FF));
    tmp_26_10_fu_2279_p2 <= "1" when (unsigned(pnseq_len_reg_V) > unsigned(ap_const_lv10_E)) else "0";
    tmp_26_1_fu_2180_p2 <= "1" when (unsigned(pnseq_len_reg_V) > unsigned(ap_const_lv10_B)) else "0";
    tmp_26_2_fu_1863_p2 <= "1" when (unsigned(pnseq_len_reg_V) > unsigned(ap_const_lv10_2)) else "0";
    tmp_26_3_fu_2213_p2 <= "1" when (unsigned(pnseq_len_reg_V) > unsigned(ap_const_lv10_C)) else "0";
    tmp_26_4_fu_1939_p2 <= "1" when (unsigned(pnseq_len_reg_V) > unsigned(ap_const_lv10_4)) else "0";
    tmp_26_5_fu_1972_p2 <= "1" when (unsigned(pnseq_len_reg_V) > unsigned(ap_const_lv10_5)) else "0";
    tmp_26_6_fu_2005_p2 <= "1" when (unsigned(pnseq_len_reg_V) > unsigned(ap_const_lv10_6)) else "0";
    tmp_26_7_fu_2246_p2 <= "1" when (unsigned(pnseq_len_reg_V) > unsigned(ap_const_lv10_D)) else "0";
    tmp_26_8_fu_2081_p2 <= "1" when (unsigned(pnseq_len_reg_V) > unsigned(ap_const_lv10_8)) else "0";
    tmp_26_9_fu_2114_p2 <= "1" when (unsigned(pnseq_len_reg_V) > unsigned(ap_const_lv10_9)) else "0";
    tmp_26_s_fu_2147_p2 <= "1" when (unsigned(pnseq_len_reg_V) > unsigned(ap_const_lv10_A)) else "0";
    tmp_2_fu_1787_p2 <= "1" when (pnseq_len_reg_V = ap_const_lv10_0) else "0";
    tmp_35_10_fu_2870_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(data_reg_q_V_11));
    tmp_35_11_fu_2914_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(data_reg_q_V_12));
    tmp_35_12_fu_2958_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(data_reg_q_V_13));
    tmp_35_13_fu_3002_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(data_reg_q_V_14));
    tmp_35_14_fu_3046_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(data_reg_q_V_15));
    tmp_35_1_fu_2430_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(data_reg_q_V_1));
    tmp_35_2_fu_2474_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(data_reg_q_V_2));
    tmp_35_3_fu_2518_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(data_reg_q_V_3));
    tmp_35_4_fu_2562_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(data_reg_q_V_4));
    tmp_35_5_fu_2606_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(data_reg_q_V_5));
    tmp_35_6_fu_2650_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(data_reg_q_V_6));
    tmp_35_7_fu_2694_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(data_reg_q_V_7));
    tmp_35_8_fu_2738_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(data_reg_q_V_8));
    tmp_35_9_fu_2782_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(data_reg_q_V_9));
    tmp_35_s_fu_2826_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(data_reg_q_V_10));
    tmp_36_10_fu_2852_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(data_reg_i_V_11));
    tmp_36_11_fu_2896_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(data_reg_i_V_12));
    tmp_36_12_fu_2940_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(data_reg_i_V_13));
    tmp_36_13_fu_2984_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(data_reg_i_V_14));
    tmp_36_14_fu_3028_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(data_reg_i_V_15));
    tmp_36_1_fu_2412_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(data_reg_i_V_1));
    tmp_36_2_fu_2456_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(data_reg_i_V_2));
    tmp_36_3_fu_2500_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(data_reg_i_V_3));
    tmp_36_4_fu_2544_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(data_reg_i_V_4));
    tmp_36_5_fu_2588_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(data_reg_i_V_5));
    tmp_36_6_fu_2632_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(data_reg_i_V_6));
    tmp_36_7_fu_2676_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(data_reg_i_V_7));
    tmp_36_8_fu_2720_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(data_reg_i_V_8));
    tmp_36_9_fu_2764_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(data_reg_i_V_9));
    tmp_36_s_fu_2808_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(data_reg_i_V_10));
    tmp_3_fu_3413_p2 <= "1" when (load_cnt_V = ap_const_lv10_0) else "0";
    tmp_4_fu_2386_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(data_reg_q_V_0));
    tmp_5_fu_2368_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(data_reg_i_V_0));
    tmp_7_fu_3493_p4 <= sq_sum_V(40 downto 17);
    tmp_8_cast_fu_883_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_sample_cnt_V),11));
    tmp_9_fu_1820_p4 <= pnseq_len_reg_V(9 downto 1);
    tmp_last_V_fu_887_p2 <= "1" when (tmp_8_cast_fu_883_p1 = r_V_fu_873_p2) else "0";
    tmp_nbreadreq_fu_488_p4 <= (0=>(i_data_TVALID), others=>'-');
    tmp_s_fu_893_p2 <= std_logic_vector(unsigned(out_sample_cnt_V) + unsigned(ap_const_lv10_1));
end behav;
