$date
	Wed Mar 12 13:51:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! sum $end
$var wire 1 " carryout $end
$var reg 1 # carryin $end
$var reg 1 $ inp1 $end
$var reg 1 % inp2 $end
$scope module a $end
$var wire 1 # carryin $end
$var wire 1 " carryout $end
$var wire 1 $ inp1 $end
$var wire 1 % inp2 $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#10
0"
1!
0#
1%
0$
#20
1"
0!
1$
