Running: D:\xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/cd/thiet ke he thong va vi mach/algorithm_of_Booth/BoothTop_tb_isim_beh.exe -prj D:/cd/thiet ke he thong va vi mach/algorithm_of_Booth/BoothTop_tb_beh.prj work.BoothTop_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/cd/thiet ke he thong va vi mach/algorithm_of_Booth/Booth.v" into library work
Analyzing Verilog file "D:/cd/thiet ke he thong va vi mach/algorithm_of_Booth/BoothTop.v" into library work
Analyzing Verilog file "D:/cd/thiet ke he thong va vi mach/algorithm_of_Booth/BoothTop_tb.v" into library work
Analyzing Verilog file "D:/xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "D:/cd/thiet ke he thong va vi mach/algorithm_of_Booth/BoothTop.v" Line 29: Size mismatch in connection of port <Q>. Formal port size is 5-bit while actual signal size is 6-bit.
Completed static elaboration
Compiling module Booth
Compiling module BoothTop
Compiling module BoothTop_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable D:/cd/thiet ke he thong va vi mach/algorithm_of_Booth/BoothTop_tb_isim_beh.exe
Fuse Memory Usage: 28160 KB
Fuse CPU Usage: 374 ms
