// Seed: 3839105020
module module_0 ();
  wire id_2 = id_1;
  module_2 modCall_1 (
      id_2,
      id_2
  );
  logic [7:0] id_3;
  wire id_4;
  always id_3[1'b0] = #1 $display;
  assign module_1.id_1 = 0;
endmodule
module module_1;
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
  module_3 modCall_1 (id_3);
endmodule
module module_3 (
    id_1
);
  output wire id_1;
  wire id_3;
endmodule
module module_4 (
    input wor id_0,
    input supply1 id_1,
    input uwire id_2,
    input wand id_3,
    input supply0 id_4
    , id_8,
    output tri1 id_5,
    output wor id_6
);
  wire id_9;
  module_3 modCall_1 (id_8);
  supply1 id_10 = 1'b0;
  wire id_11;
endmodule
