# do /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/Modelsim/run.tcl
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/mor1k_mpsoc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:48 on Apr 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/mor1k_mpsoc.v 
# -- Compiling module mor1k_mpsoc
# 
# Top level modules:
# 	mor1k_mpsoc
# End time: 13:51:48 on Apr 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:48 on Apr 22,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:51:48 on Apr 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/mor1k_mpsoc_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:48 on Apr 22,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/mor1k_mpsoc_top.v 
# -- Compiling module mor1k_mpsoc_top
# 
# Top level modules:
# 	mor1k_mpsoc_top
# End time: 13:51:48 on Apr 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/crossbar.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:48 on Apr 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/crossbar.v 
# -- Compiling module crossbar
# 
# Top level modules:
# 	crossbar
# End time: 13:51:48 on Apr 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/arbiter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:48 on Apr 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/arbiter.v 
# -- Compiling module arbiter
# -- Compiling module arbiter_priority_en
# -- Compiling module my_one_hot_arbiter
# -- Compiling module arbiter_2_one_hot
# -- Compiling module arbiter_3_one_hot
# -- Compiling module arbiter_4_one_hot
# -- Compiling module my_one_hot_arbiter_priority_en
# -- Compiling module thermo_gen
# -- Compiling module thermo_arbiter
# -- Compiling module thermo_arbiter_priority_en
# -- Compiling module thermo_arbiter_ext_priority
# -- Compiling module tree_arbiter
# -- Compiling module my_one_hot_arbiter_ext_priority
# -- Compiling module arbiter_ext_priority
# -- Compiling module fixed_priority_arbiter
# 
# Top level modules:
# 	arbiter_priority_en
# 	tree_arbiter
# 	my_one_hot_arbiter_ext_priority
# 	arbiter_ext_priority
# 	fixed_priority_arbiter
# End time: 13:51:48 on Apr 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:48 on Apr 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 13:51:49 on Apr 22,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1k.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:49 on Apr 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1k.v 
# -- Compiling module mor1k
# 
# Top level modules:
# 	mor1k
# End time: 13:51:49 on Apr 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/congestion_analyzer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:49 on Apr 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/congestion_analyzer.v 
# -- Compiling module port_presel_based_dst_ports_vc
# -- Compiling module port_presel_based_dst_ports_credit
# -- Compiling module mesh_torus_port_presel_based_dst_routers_vc
# -- Compiling module port_presel_based_dst_routers_ovc
# -- Compiling module port_pre_sel_gen
# -- Compiling module congestion_out_based_ivc_req
# -- Compiling module congestion_out_based_ivc_notgrant
# -- Compiling module congestion_out_based_3port_avb_ovc
# -- Compiling module congestion_out_based_avb_ovc_w2
# -- Compiling module congestion_out_based_avb_ovc_w3
# -- Compiling module congestion_out_based_avb_ovc_w4
# -- Compiling module congestion_out_based_avb_ovc_not_granted_ivc
# -- Compiling module parallel_count_normalize
# -- Compiling module normalizer
# -- Compiling module congestion_out_gen
# -- Compiling module deadlock_detector
# 
# Top level modules:
# 	port_pre_sel_gen
# 	congestion_out_gen
# 	deadlock_detector
# End time: 13:51:49 on Apr 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_cpu_cappuccino.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:49 on Apr 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_cpu_cappuccino.v 
# -- Compiling module mor1kx_cpu_cappuccino
# 
# Top level modules:
# 	mor1kx_cpu_cappuccino
# End time: 13:51:49 on Apr 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/credit_count.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:49 on Apr 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/credit_count.v 
# -- Compiling module credit_counter
# -- Compiling module inport_module
# -- Compiling module sw_mask_gen
# -- Compiling module check_ovc
# 
# Top level modules:
# 	credit_counter
# End time: 13:51:49 on Apr 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/input_ports.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:49 on Apr 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/input_ports.v 
# -- Compiling module input_ports
# -- Compiling module input_queue_per_port
# -- Compiling module destp_generator
# 
# Top level modules:
# 	input_ports
# End time: 13:51:49 on Apr 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_fetch_cappuccino.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:49 on Apr 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_fetch_cappuccino.v 
# -- Compiling module mor1kx_fetch_cappuccino
# 
# Top level modules:
# 	mor1kx_fetch_cappuccino
# End time: 13:51:49 on Apr 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_decode_execute_cappuccino.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:49 on Apr 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_decode_execute_cappuccino.v 
# -- Compiling module mor1kx_decode_execute_cappuccino
# 
# Top level modules:
# 	mor1kx_decode_execute_cappuccino
# End time: 13:51:49 on Apr 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/flit_buffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:49 on Apr 22,2020
# vlog -reportprogress 300 -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/flit_buffer.sv 
# -- Compiling module flit_buffer
# ** Warning: /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/flit_buffer.sv(141): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/flit_buffer.sv(141): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/flit_buffer.sv(146): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# -- Compiling module fifo_ram
# -- Compiling module fifo_ram_mem_size
# -- Compiling module fwft_fifo
# -- Compiling module fwft_fifo_with_output_clear
# -- Compiling module fifo
# 
# Top level modules:
# 	flit_buffer
# 	fwft_fifo
# 	fwft_fifo_with_output_clear
# 	fifo
# End time: 13:51:49 on Apr 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/main_comp.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:49 on Apr 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/main_comp.v 
# -- Compiling module one_hot_mux
# -- Compiling module one_hot_demux
# -- Compiling module custom_or
# -- Compiling module outport_sum
# -- Compiling module bin_to_one_hot
# -- Compiling module one_hot_to_bin
# -- Compiling module binary_mux
# -- Compiling module accumulator
# -- Compiling module set_bits_counter
# -- Compiling module check_single_bit_assertation
# -- Compiling module fast_minimum_number
# -- Compiling module parallel_counter
# -- Compiling module CS_GEN
# -- Compiling module PC_7_3
# -- Compiling module PC_15_4
# -- Compiling module PC_31_5
# -- Compiling module PC_63_6
# -- Compiling module PC_127_7
# 
# Top level modules:
# 	one_hot_demux
# 	custom_or
# 	outport_sum
# 	bin_to_one_hot
# 	one_hot_to_bin
# 	binary_mux
# 	accumulator
# 	set_bits_counter
# 	check_single_bit_assertation
# 	fast_minimum_number
# End time: 13:51:49 on Apr 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ni_crc32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:49 on Apr 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ni_crc32.v 
# -- Compiling module crc_32_multi_channel
# -- Compiling module crc_32_combinational
# 
# Top level modules:
# 	crc_32_multi_channel
# End time: 13:51:49 on Apr 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ni_vc_dma.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:49 on Apr 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ni_vc_dma.v 
# -- Compiling module ni_vc_dma
# 
# Top level modules:
# 	ni_vc_dma
# End time: 13:51:50 on Apr 22,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/jtag_uart_wb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:50 on Apr 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/jtag_uart_wb.v 
# -- Compiling module jtag_uart_wb
# 
# Top level modules:
# 	jtag_uart_wb
# End time: 13:51:50 on Apr 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:50 on Apr 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx.v 
# -- Compiling module mor1kx
# 
# Top level modules:
# 	mor1kx
# End time: 13:51:50 on Apr 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/altera_jtag_uart_wb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:50 on Apr 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/altera_jtag_uart_wb.v 
# -- Compiling module qsys_jtag_uart_0_sim_scfifo_w
# -- Compiling module qsys_jtag_uart_0_scfifo_w
# -- Compiling module qsys_jtag_uart_0_sim_scfifo_r
# -- Compiling module qsys_jtag_uart_0_scfifo_r
# -- Compiling module qsys_jtag_uart_0
# -- Compiling module altera_jtag_uart_wb
# 
# Top level modules:
# 	altera_jtag_uart_wb
# End time: 13:51:50 on Apr 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_execute_alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:50 on Apr 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_execute_alu.v 
# -- Compiling module mor1kx_execute_alu
# 
# Top level modules:
# 	mor1kx_execute_alu
# End time: 13:51:50 on Apr 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/routing.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:50 on Apr 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/routing.v 
# -- Compiling module ni_conventional_routing
# -- Compiling module look_ahead_routing
# -- Compiling module next_router_addr_selector_onehot
# -- Compiling module next_router_addr_selector_bin
# 
# Top level modules:
# 	ni_conventional_routing
# 	look_ahead_routing
# 	next_router_addr_selector_onehot
# 	next_router_addr_selector_bin
# End time: 13:51:50 on Apr 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mesh_torus_routting.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:50 on Apr 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mesh_torus_routting.v 
# -- Compiling module mesh_torus_look_ahead_routing
# -- Compiling module mesh_torus_deterministic_look_ahead_routing
# -- Compiling module mesh_torus_adaptive_look_ahead_routing
# -- Compiling module mesh_torus_next_router_addr_predictor
# -- Compiling module mesh_torus_next_router_inport_predictor
# -- Compiling module remove_sw_loc_one_hot
# -- Compiling module remove_receive_port_one_hot
# -- Compiling module add_sw_loc_one_hot
# -- Compiling module mesh_torus_conventional_routing
# -- Compiling module mesh_torus_ni_conventional_routing
# -- Compiling module tranc_ring_routing
# -- Compiling module xy_line_routing
# 
# Top level modules:
# 	mesh_torus_look_ahead_routing
# 	remove_sw_loc_one_hot
# End time: 13:51:50 on Apr 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_rf_espresso.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:50 on Apr 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_rf_espresso.v 
# -- Compiling module mor1kx_rf_espresso
# 
# Top level modules:
# 	mor1kx_rf_espresso
# End time: 13:51:50 on Apr 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_cache_lru.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:50 on Apr 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_cache_lru.v 
# -- Compiling module mor1kx_cache_lru
# 
# Top level modules:
# 	mor1kx_cache_lru
# End time: 13:51:50 on Apr 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_fetch_prontoespresso.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:50 on Apr 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_fetch_prontoespresso.v 
# -- Compiling module mor1kx_fetch_prontoespresso
# 
# Top level modules:
# 	mor1kx_fetch_prontoespresso
# End time: 13:51:50 on Apr 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/clk_source.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:50 on Apr 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/clk_source.v 
# -- Compiling module clk_source
# 
# Top level modules:
# 	clk_source
# End time: 13:51:50 on Apr 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/timer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:50 on Apr 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/timer.v 
# -- Compiling module timer
# 
# Top level modules:
# 	timer
# End time: 13:51:50 on Apr 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/comb_nonspec.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:50 on Apr 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/comb_nonspec.v 
# -- Compiling module comb_nonspec_allocator
# -- Compiling module comb_nonspec_v2_allocator
# -- Compiling module nonspec_sw_alloc
# -- Compiling module swa_input_port_arbiter
# -- Compiling module swa_output_port_arbiter
# 
# Top level modules:
# 	comb_nonspec_allocator
# 	comb_nonspec_v2_allocator
# End time: 13:51:50 on Apr 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_execute_ctrl_cappuccino.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:50 on Apr 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_execute_ctrl_cappuccino.v 
# -- Compiling module mor1kx_execute_ctrl_cappuccino
# 
# Top level modules:
# 	mor1kx_execute_ctrl_cappuccino
# End time: 13:51:50 on Apr 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
