// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "processador")
  (DATE "12/13/2023 18:27:36")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1572:1572:1572) (1518:1518:1518))
        (PORT ena (1296:1296:1296) (1235:1235:1235))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1572:1572:1572) (1518:1518:1518))
        (PORT ena (1296:1296:1296) (1235:1235:1235))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1257:1257:1257) (1231:1231:1231))
        (PORT ena (1010:1010:1010) (951:951:951))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1257:1257:1257) (1231:1231:1231))
        (PORT ena (1010:1010:1010) (951:951:951))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1572:1572:1572) (1518:1518:1518))
        (PORT ena (1349:1349:1349) (1292:1292:1292))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (816:816:816) (835:835:835))
        (PORT datac (235:235:235) (307:307:307))
        (PORT datad (744:744:744) (758:758:758))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1572:1572:1572) (1518:1518:1518))
        (PORT ena (1349:1349:1349) (1292:1292:1292))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (818:818:818) (837:837:837))
        (PORT datac (233:233:233) (305:305:305))
        (PORT datad (929:929:929) (912:912:912))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1257:1257:1257) (1231:1231:1231))
        (PORT ena (1313:1313:1313) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (344:344:344))
        (PORT datac (984:984:984) (978:978:978))
        (PORT datad (750:750:750) (763:763:763))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1257:1257:1257) (1231:1231:1231))
        (PORT ena (1313:1313:1313) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (341:341:341))
        (PORT datac (984:984:984) (979:979:979))
        (PORT datad (729:729:729) (743:743:743))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (339:339:339))
        (PORT datac (1297:1297:1297) (1283:1283:1283))
        (PORT datad (746:746:746) (760:760:760))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (343:343:343))
        (PORT datac (1300:1300:1300) (1286:1286:1286))
        (PORT datad (930:930:930) (912:912:912))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (337:337:337))
        (PORT datac (979:979:979) (959:959:959))
        (PORT datad (753:753:753) (767:767:767))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (342:342:342))
        (PORT datac (973:973:973) (952:952:952))
        (PORT datad (728:728:728) (742:742:742))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE RFlags\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3036:3036:3036) (2904:2904:2904))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE RFlags\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3247:3247:3247) (3086:3086:3086))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE RFlags\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2914:2914:2914) (2758:2758:2758))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE altera_reserved_tdo\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2661:2661:2661) (3214:3214:3214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (714:714:714) (798:798:798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE clk\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (162:162:162) (156:156:156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|decode4\|w_anode1669w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (677:677:677))
        (PORT datab (339:339:339) (438:438:438))
        (PORT datac (477:477:477) (510:510:510))
        (PORT datad (434:434:434) (459:459:459))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (362:362:362))
        (PORT datac (702:702:702) (701:701:701))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tms\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (624:624:624) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tck\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (624:624:624) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tdi\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (644:644:644) (728:728:728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (1835:1835:1835) (1867:1867:1867))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2405:2405:2405) (2419:2419:2419))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (342:342:342))
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2405:2405:2405) (2419:2419:2419))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1910:1910:1910) (1935:1935:1935))
        (PORT datad (247:247:247) (315:315:315))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (937:937:937))
        (PORT datab (1913:1913:1913) (1937:1937:1937))
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (1909:1909:1909) (1934:1934:1934))
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (350:350:350))
        (PORT datad (245:245:245) (313:313:313))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2410:2410:2410) (2471:2471:2471))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (367:367:367))
        (PORT datab (1914:1914:1914) (1938:1938:1938))
        (PORT datac (244:244:244) (321:321:321))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~12)
    (DELAY
      (ABSOLUTE
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2410:2410:2410) (2471:2471:2471))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (1912:1912:1912) (1937:1937:1937))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_dr_scan_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (353:353:353))
        (PORT datab (1909:1909:1909) (1933:1933:1933))
        (PORT datad (244:244:244) (310:310:310))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (212:212:212) (231:231:231))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1288:1288:1288) (1274:1274:1274))
        (PORT datad (250:250:250) (320:320:320))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2347:2347:2347) (2415:2415:2415))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1284:1284:1284) (1271:1271:1271))
        (PORT datab (1851:1851:1851) (1881:1881:1881))
        (PORT datad (270:270:270) (338:338:338))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (378:378:378))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2347:2347:2347) (2415:2415:2415))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1850:1850:1850) (1880:1880:1880))
        (PORT datac (234:234:234) (305:305:305))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (357:357:357))
        (PORT datab (1852:1852:1852) (1882:1882:1882))
        (PORT datac (264:264:264) (342:342:342))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (209:209:209) (227:227:227))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (363:363:363))
        (PORT datab (286:286:286) (365:365:365))
        (PORT datad (483:483:483) (507:507:507))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2410:2410:2410) (2471:2471:2471))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (476:476:476))
        (PORT datab (1911:1911:1911) (1935:1935:1935))
        (PORT datac (254:254:254) (336:336:336))
        (PORT datad (485:485:485) (509:509:509))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1911:1911:1911) (1935:1935:1935))
        (PORT datad (248:248:248) (316:316:316))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT asdata (4529:4529:4529) (4636:4636:4636))
        (PORT clrn (1302:1302:1302) (1269:1269:1269))
        (PORT ena (1387:1387:1387) (1347:1347:1347))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1302:1302:1302) (1269:1269:1269))
        (PORT ena (1387:1387:1387) (1347:1347:1347))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT asdata (610:610:610) (682:682:682))
        (PORT clrn (1302:1302:1302) (1269:1269:1269))
        (PORT ena (1387:1387:1387) (1347:1347:1347))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1302:1302:1302) (1269:1269:1269))
        (PORT ena (1387:1387:1387) (1347:1347:1347))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT asdata (612:612:612) (686:686:686))
        (PORT clrn (1302:1302:1302) (1269:1269:1269))
        (PORT ena (1387:1387:1387) (1347:1347:1347))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT asdata (776:776:776) (796:796:796))
        (PORT clrn (1302:1302:1302) (1269:1269:1269))
        (PORT ena (1387:1387:1387) (1347:1347:1347))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1302:1302:1302) (1269:1269:1269))
        (PORT ena (1387:1387:1387) (1347:1347:1347))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1302:1302:1302) (1269:1269:1269))
        (PORT ena (1387:1387:1387) (1347:1347:1347))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (241:241:241) (307:307:307))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1302:1302:1302) (1269:1269:1269))
        (PORT ena (1387:1387:1387) (1347:1347:1347))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (246:246:246) (317:317:317))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1302:1302:1302) (1269:1269:1269))
        (PORT ena (1387:1387:1387) (1347:1347:1347))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (351:351:351))
        (PORT datab (272:272:272) (344:344:344))
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (486:486:486))
        (PORT datab (273:273:273) (345:345:345))
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (357:357:357))
        (PORT datab (281:281:281) (358:358:358))
        (PORT datac (357:357:357) (348:348:348))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1302:1302:1302) (1269:1269:1269))
        (PORT ena (1283:1283:1283) (1210:1210:1210))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (760:760:760))
        (PORT datac (1759:1759:1759) (1682:1682:1682))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1286:1286:1286) (1272:1272:1272))
        (PORT datad (266:266:266) (333:333:333))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[9\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1258:1258:1258) (1175:1175:1175))
        (PORT datab (1798:1798:1798) (1712:1712:1712))
        (PORT datac (701:701:701) (716:716:716))
        (PORT datad (1203:1203:1203) (1127:1127:1127))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[9\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (284:284:284))
        (PORT datab (390:390:390) (379:379:379))
        (PORT datac (475:475:475) (507:507:507))
        (PORT datad (1245:1245:1245) (1227:1227:1227))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[9\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (396:396:396))
        (PORT datab (700:700:700) (720:720:720))
        (PORT datac (3967:3967:3967) (4043:4043:4043))
        (PORT datad (205:205:205) (234:234:234))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (448:448:448) (476:476:476))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (363:363:363))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (463:463:463) (485:485:485))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (364:364:364))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (454:454:454) (483:483:483))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (452:452:452) (493:493:493))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (365:365:365))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (494:494:494))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (707:707:707))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (489:489:489))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[11\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (371:371:371))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[12\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (492:492:492))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[13\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (370:370:370))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[14\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datad (274:274:274) (336:336:336))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (983:983:983) (969:969:969))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1027:1027:1027) (998:998:998))
        (PORT datad (658:658:658) (645:645:645))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (999:999:999))
        (PORT datab (287:287:287) (357:357:357))
        (PORT datac (703:703:703) (719:719:719))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (274:274:274))
        (PORT datab (985:985:985) (970:970:970))
        (PORT datac (416:416:416) (404:404:404))
        (PORT datad (304:304:304) (383:383:383))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (763:763:763))
        (PORT datab (1798:1798:1798) (1712:1712:1712))
        (PORT datac (765:765:765) (786:786:786))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1257:1257:1257) (1231:1231:1231))
        (PORT ena (1313:1313:1313) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (1018:1018:1018))
        (PORT datac (704:704:704) (720:720:720))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (972:972:972) (958:958:958))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (775:775:775) (752:752:752))
        (PORT ena (1569:1569:1569) (1475:1475:1475))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (985:985:985))
        (PORT datab (287:287:287) (358:358:358))
        (PORT datac (1303:1303:1303) (1290:1290:1290))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (425:425:425))
        (PORT datac (412:412:412) (399:399:399))
        (PORT datad (301:301:301) (380:380:380))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (757:757:757))
        (PORT datab (1798:1798:1798) (1713:1713:1713))
        (PORT datac (763:763:763) (783:783:783))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1572:1572:1572) (1518:1518:1518))
        (PORT ena (1349:1349:1349) (1292:1292:1292))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (819:819:819) (838:838:838))
        (PORT datac (963:963:963) (951:951:951))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (1006:1006:1006))
        (PORT datab (643:643:643) (648:648:648))
        (PORT datac (723:723:723) (738:738:738))
        (PORT datad (210:210:210) (228:228:228))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (765:765:765))
        (PORT datab (1798:1798:1798) (1712:1712:1712))
        (PORT datac (412:412:412) (399:399:399))
        (PORT datad (665:665:665) (631:631:631))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1572:1572:1572) (1518:1518:1518))
        (PORT ena (1296:1296:1296) (1235:1235:1235))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1848:1848:1848) (1878:1878:1878))
        (PORT datad (267:267:267) (334:334:334))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1910:1910:1910) (1934:1934:1934))
        (PORT datac (973:973:973) (946:946:946))
        (PORT datad (247:247:247) (315:315:315))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (424:424:424))
        (PORT datab (386:386:386) (381:381:381))
        (PORT datac (476:476:476) (507:507:507))
        (PORT datad (3996:3996:3996) (4069:4069:4069))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (423:423:423))
        (PORT datab (415:415:415) (412:412:412))
        (PORT datac (584:584:584) (527:527:527))
        (PORT datad (304:304:304) (384:384:384))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (356:356:356))
        (PORT datab (281:281:281) (358:358:358))
        (PORT datac (357:357:357) (348:348:348))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_dr_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1302:1302:1302) (1269:1269:1269))
        (PORT ena (1283:1283:1283) (1210:1210:1210))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (371:371:371))
        (PORT datab (287:287:287) (366:366:366))
        (PORT datac (652:652:652) (657:657:657))
        (PORT datad (408:408:408) (388:388:388))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1740:1740:1740) (1651:1651:1651))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (250:250:250) (331:331:331))
        (PORT datad (409:409:409) (390:390:390))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1029:1029:1029) (1012:1012:1012))
        (PORT ena (1237:1237:1237) (1159:1159:1159))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (367:367:367))
        (PORT datac (1305:1305:1305) (1292:1292:1292))
        (PORT datad (770:770:770) (786:786:786))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1572:1572:1572) (1518:1518:1518))
        (PORT ena (1349:1349:1349) (1292:1292:1292))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (822:822:822) (842:842:842))
        (PORT datac (235:235:235) (306:306:306))
        (PORT datad (765:765:765) (781:781:781))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1572:1572:1572) (1518:1518:1518))
        (PORT ena (1296:1296:1296) (1235:1235:1235))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1196:1196:1196))
        (PORT datab (1241:1241:1241) (1199:1199:1199))
        (PORT datac (995:995:995) (976:976:976))
        (PORT datad (676:676:676) (671:671:671))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (365:365:365))
        (PORT datab (800:800:800) (810:810:810))
        (PORT datac (1304:1304:1304) (1291:1291:1291))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1572:1572:1572) (1518:1518:1518))
        (PORT ena (1349:1349:1349) (1292:1292:1292))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (343:343:343))
        (PORT datab (821:821:821) (841:841:841))
        (PORT datac (758:758:758) (775:775:775))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1572:1572:1572) (1518:1518:1518))
        (PORT ena (1296:1296:1296) (1235:1235:1235))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|process_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (565:565:565))
        (PORT datad (638:638:638) (634:634:634))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (594:594:594))
        (PORT datab (1229:1229:1229) (1190:1190:1190))
        (PORT datac (974:974:974) (974:974:974))
        (PORT datad (1225:1225:1225) (1175:1175:1175))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (502:502:502))
        (PORT datab (290:290:290) (372:372:372))
        (PORT datac (577:577:577) (548:548:548))
        (PORT datad (202:202:202) (226:226:226))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (497:497:497))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (343:343:343))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (308:308:308))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datad (222:222:222) (257:257:257))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1290:1290:1290) (1249:1249:1249))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (351:351:351))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (299:299:299))
        (PORT datab (242:242:242) (281:281:281))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1290:1290:1290) (1249:1249:1249))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (272:272:272) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (307:307:307))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datad (221:221:221) (255:255:255))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1290:1290:1290) (1249:1249:1249))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datad (242:242:242) (308:308:308))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (307:307:307))
        (PORT datab (250:250:250) (291:291:291))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1290:1290:1290) (1249:1249:1249))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (348:348:348))
        (PORT datab (271:271:271) (345:345:345))
        (PORT datac (238:238:238) (313:313:313))
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (501:501:501))
        (PORT datab (288:288:288) (371:371:371))
        (PORT datac (577:577:577) (548:548:548))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (364:364:364))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (308:308:308))
        (PORT datab (252:252:252) (293:293:293))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1290:1290:1290) (1249:1249:1249))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (369:369:369))
        (PORT datad (202:202:202) (225:225:225))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (640:640:640) (588:588:588))
        (PORT datad (362:362:362) (348:348:348))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1290:1290:1290) (1249:1249:1249))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (477:477:477))
        (PORT datab (681:681:681) (686:686:686))
        (PORT datac (389:389:389) (377:377:377))
        (PORT datad (213:213:213) (232:232:232))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|sdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (992:992:992) (972:972:972))
        (PORT datad (1224:1224:1224) (1192:1192:1192))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (568:568:568))
        (PORT datab (1028:1028:1028) (1001:1001:1001))
        (PORT datac (595:595:595) (544:544:544))
        (PORT datad (626:626:626) (574:574:574))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (629:629:629) (701:701:701))
        (PORT clrn (1910:1910:1910) (1839:1839:1839))
        (PORT sload (1538:1538:1538) (1523:1523:1523))
        (PORT ena (1305:1305:1305) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (363:363:363))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (469:469:469) (496:496:496))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (364:364:364))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (460:460:460) (494:494:494))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (451:451:451) (492:492:492))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (502:502:502))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (518:518:518))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (503:503:503))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (371:371:371))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[11\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (492:492:492))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[12\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (390:390:390))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[13\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (655:655:655))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[14\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (371:371:371))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (4383:4383:4383) (4459:4459:4459))
        (PORT clrn (1910:1910:1910) (1839:1839:1839))
        (PORT sload (1538:1538:1538) (1523:1523:1523))
        (PORT ena (1305:1305:1305) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (630:630:630) (703:703:703))
        (PORT clrn (1910:1910:1910) (1839:1839:1839))
        (PORT sload (1538:1538:1538) (1523:1523:1523))
        (PORT ena (1305:1305:1305) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (998:998:998) (989:989:989))
        (PORT clrn (1910:1910:1910) (1839:1839:1839))
        (PORT sload (1538:1538:1538) (1523:1523:1523))
        (PORT ena (1305:1305:1305) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (650:650:650) (724:724:724))
        (PORT clrn (1910:1910:1910) (1839:1839:1839))
        (PORT sload (1538:1538:1538) (1523:1523:1523))
        (PORT ena (1305:1305:1305) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (802:802:802) (826:826:826))
        (PORT clrn (1910:1910:1910) (1839:1839:1839))
        (PORT sload (1538:1538:1538) (1523:1523:1523))
        (PORT ena (1305:1305:1305) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (631:631:631) (705:705:705))
        (PORT clrn (1910:1910:1910) (1839:1839:1839))
        (PORT sload (1538:1538:1538) (1523:1523:1523))
        (PORT ena (1305:1305:1305) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (810:810:810) (837:837:837))
        (PORT clrn (1910:1910:1910) (1839:1839:1839))
        (PORT sload (1538:1538:1538) (1523:1523:1523))
        (PORT ena (1305:1305:1305) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (811:811:811) (852:852:852))
        (PORT clrn (1910:1910:1910) (1839:1839:1839))
        (PORT sload (1538:1538:1538) (1523:1523:1523))
        (PORT ena (1305:1305:1305) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (807:807:807) (836:836:836))
        (PORT clrn (1910:1910:1910) (1839:1839:1839))
        (PORT sload (1538:1538:1538) (1523:1523:1523))
        (PORT ena (1305:1305:1305) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (630:630:630) (703:703:703))
        (PORT clrn (1910:1910:1910) (1839:1839:1839))
        (PORT sload (1538:1538:1538) (1523:1523:1523))
        (PORT ena (1305:1305:1305) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (790:790:790) (830:830:830))
        (PORT clrn (1910:1910:1910) (1839:1839:1839))
        (PORT sload (1538:1538:1538) (1523:1523:1523))
        (PORT ena (1305:1305:1305) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (798:798:798) (832:832:832))
        (PORT clrn (1910:1910:1910) (1839:1839:1839))
        (PORT sload (1538:1538:1538) (1523:1523:1523))
        (PORT ena (1305:1305:1305) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (630:630:630) (702:702:702))
        (PORT clrn (1910:1910:1910) (1839:1839:1839))
        (PORT sload (1538:1538:1538) (1523:1523:1523))
        (PORT ena (1305:1305:1305) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (808:808:808) (835:835:835))
        (PORT clrn (1910:1910:1910) (1839:1839:1839))
        (PORT sload (1538:1538:1538) (1523:1523:1523))
        (PORT ena (1305:1305:1305) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2985:2985:2985) (2831:2831:2831))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (356:356:356))
        (PORT datac (1298:1298:1298) (1284:1284:1284))
        (PORT datad (725:725:725) (740:740:740))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1572:1572:1572) (1518:1518:1518))
        (PORT ena (1349:1349:1349) (1292:1292:1292))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (824:824:824) (843:843:843))
        (PORT datac (232:232:232) (303:303:303))
        (PORT datad (724:724:724) (739:739:739))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1572:1572:1572) (1518:1518:1518))
        (PORT ena (1296:1296:1296) (1235:1235:1235))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1059:1059:1059) (1028:1028:1028))
        (PORT datac (967:967:967) (936:936:936))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1267:1267:1267) (1244:1244:1244))
        (PORT datab (1272:1272:1272) (1232:1232:1232))
        (PORT datac (994:994:994) (975:975:975))
        (PORT datad (677:677:677) (672:672:672))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (779:779:779) (761:761:761))
        (PORT ena (1300:1300:1300) (1239:1239:1239))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (636:636:636))
        (PORT datab (763:763:763) (760:760:760))
        (PORT datac (730:730:730) (742:742:742))
        (PORT datad (735:735:735) (754:754:754))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1275:1275:1275) (1266:1266:1266))
        (PORT datab (1849:1849:1849) (1879:1879:1879))
        (PORT datac (265:265:265) (344:344:344))
        (PORT datad (248:248:248) (318:318:318))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1805:1805:1805) (1719:1719:1719))
        (PORT ena (1321:1321:1321) (1250:1250:1250))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (1005:1005:1005))
        (PORT datab (645:645:645) (650:650:650))
        (PORT datac (265:265:265) (342:342:342))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (493:493:493))
        (PORT datab (478:478:478) (489:489:489))
        (PORT datad (240:240:240) (282:282:282))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1061:1061:1061) (1063:1063:1063))
        (PORT clrn (1812:1812:1812) (1726:1726:1726))
        (PORT sload (1621:1621:1621) (1663:1663:1663))
        (PORT ena (857:857:857) (854:854:854))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (489:489:489))
        (PORT datab (293:293:293) (366:366:366))
        (PORT datac (252:252:252) (323:323:323))
        (PORT datad (614:614:614) (612:612:612))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (424:424:424))
        (PORT datab (931:931:931) (861:861:861))
        (PORT datac (765:765:765) (787:787:787))
        (PORT datad (302:302:302) (381:381:381))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (760:760:760))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (414:414:414) (402:402:402))
        (PORT datad (1703:1703:1703) (1601:1601:1601))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1257:1257:1257) (1231:1231:1231))
        (PORT ena (1010:1010:1010) (951:951:951))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (427:427:427))
        (PORT datab (388:388:388) (384:384:384))
        (PORT datac (474:474:474) (506:506:506))
        (PORT datad (3997:3997:3997) (4070:4070:4070))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (397:397:397))
        (PORT datab (414:414:414) (412:412:412))
        (PORT datac (289:289:289) (384:384:384))
        (PORT datad (306:306:306) (385:385:385))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1029:1029:1029) (1012:1012:1012))
        (PORT ena (1237:1237:1237) (1159:1159:1159))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1267:1267:1267) (1244:1244:1244))
        (PORT datab (1363:1363:1363) (1345:1345:1345))
        (PORT datac (1036:1036:1036) (1021:1021:1021))
        (PORT datad (1226:1226:1226) (1194:1194:1194))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (775:775:775) (752:752:752))
        (PORT ena (1569:1569:1569) (1475:1475:1475))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1036:1036:1036) (1023:1023:1023))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (779:779:779) (761:761:761))
        (PORT ena (1300:1300:1300) (1239:1239:1239))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (473:473:473))
        (PORT datab (269:269:269) (319:319:319))
        (PORT datad (409:409:409) (431:431:431))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (637:637:637) (711:711:711))
        (PORT clrn (1812:1812:1812) (1726:1726:1726))
        (PORT sload (1621:1621:1621) (1663:1663:1663))
        (PORT ena (857:857:857) (854:854:854))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (728:728:728))
        (PORT datab (648:648:648) (654:654:654))
        (PORT datac (267:267:267) (345:345:345))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (1008:1008:1008))
        (PORT datab (1559:1559:1559) (1487:1487:1487))
        (PORT datac (1004:1004:1004) (992:992:992))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1000:1000:1000) (979:979:979))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (775:775:775) (752:752:752))
        (PORT ena (1569:1569:1569) (1475:1475:1475))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (778:778:778) (808:808:808))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (779:779:779) (761:761:761))
        (PORT ena (1300:1300:1300) (1239:1239:1239))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (487:487:487))
        (PORT datab (269:269:269) (319:319:319))
        (PORT datac (969:969:969) (975:975:975))
        (PORT datad (402:402:402) (424:424:424))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (952:952:952) (932:932:932))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (775:775:775) (752:752:752))
        (PORT ena (1569:1569:1569) (1475:1475:1475))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1048:1048:1048) (1054:1054:1054))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (779:779:779) (761:761:761))
        (PORT ena (1300:1300:1300) (1239:1239:1239))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (491:491:491))
        (PORT datab (437:437:437) (466:466:466))
        (PORT datad (241:241:241) (284:284:284))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (742:742:742) (757:757:757))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (779:779:779) (761:761:761))
        (PORT ena (1300:1300:1300) (1239:1239:1239))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (989:989:989) (979:979:979))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (775:775:775) (752:752:752))
        (PORT ena (1569:1569:1569) (1475:1475:1475))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (498:498:498))
        (PORT datab (423:423:423) (454:454:454))
        (PORT datad (241:241:241) (283:283:283))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (927:927:927) (910:910:910))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (775:775:775) (752:752:752))
        (PORT ena (1569:1569:1569) (1475:1475:1475))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (739:739:739) (749:749:749))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (779:779:779) (761:761:761))
        (PORT ena (1300:1300:1300) (1239:1239:1239))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (686:686:686))
        (PORT datab (271:271:271) (321:321:321))
        (PORT datad (430:430:430) (450:450:450))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1093:1093:1093) (1105:1105:1105))
        (PORT clrn (1812:1812:1812) (1726:1726:1726))
        (PORT sload (1621:1621:1621) (1663:1663:1663))
        (PORT ena (857:857:857) (854:854:854))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1019:1019:1019) (1007:1007:1007))
        (PORT clrn (1812:1812:1812) (1726:1726:1726))
        (PORT sload (1621:1621:1621) (1663:1663:1663))
        (PORT ena (857:857:857) (854:854:854))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (780:780:780) (804:804:804))
        (PORT clrn (1812:1812:1812) (1726:1726:1726))
        (PORT sload (1621:1621:1621) (1663:1663:1663))
        (PORT ena (857:857:857) (854:854:854))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (970:970:970) (976:976:976))
        (PORT datad (254:254:254) (316:316:316))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (261:261:261))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datad (356:356:356) (336:336:336))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1812:1812:1812) (1726:1726:1726))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (998:998:998))
        (PORT datac (720:720:720) (735:735:735))
        (PORT datad (255:255:255) (317:317:317))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1257:1257:1257) (1231:1231:1231))
        (PORT ena (1313:1313:1313) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1022:1022:1022) (1019:1019:1019))
        (PORT datab (266:266:266) (335:335:335))
        (PORT datac (719:719:719) (734:734:734))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1257:1257:1257) (1231:1231:1231))
        (PORT ena (1010:1010:1010) (951:951:951))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (659:659:659) (647:647:647))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1803:1803:1803) (1716:1716:1716))
        (PORT sload (1628:1628:1628) (1657:1657:1657))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1003:1003:1003) (970:970:970))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1603:1603:1603) (1543:1543:1543))
        (PORT sload (1661:1661:1661) (1687:1687:1687))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (460:460:460))
        (PORT datab (270:270:270) (320:320:320))
        (PORT datad (430:430:430) (450:450:450))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (795:795:795) (826:826:826))
        (PORT clrn (1812:1812:1812) (1726:1726:1726))
        (PORT sload (1621:1621:1621) (1663:1663:1663))
        (PORT ena (857:857:857) (854:854:854))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (995:995:995))
        (PORT datac (721:721:721) (746:746:746))
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1257:1257:1257) (1231:1231:1231))
        (PORT ena (1313:1313:1313) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (1017:1017:1017))
        (PORT datac (721:721:721) (746:746:746))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1257:1257:1257) (1231:1231:1231))
        (PORT ena (1010:1010:1010) (951:951:951))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1224:1224:1224) (1187:1187:1187))
        (PORT datab (1364:1364:1364) (1346:1346:1346))
        (PORT datac (1036:1036:1036) (1022:1022:1022))
        (PORT datad (1225:1225:1225) (1193:1193:1193))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|sdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1036:1036:1036) (1022:1022:1022))
        (PORT datad (1223:1223:1223) (1191:1191:1191))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (378:378:378))
        (PORT datac (976:976:976) (955:955:955))
        (PORT datad (752:752:752) (764:764:764))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1257:1257:1257) (1231:1231:1231))
        (PORT ena (1313:1313:1313) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (338:338:338))
        (PORT datac (985:985:985) (980:980:980))
        (PORT datad (753:753:753) (765:765:765))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1257:1257:1257) (1231:1231:1231))
        (PORT ena (1010:1010:1010) (951:951:951))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (363:363:363))
        (PORT datac (976:976:976) (956:956:956))
        (PORT datad (995:995:995) (988:988:988))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1257:1257:1257) (1231:1231:1231))
        (PORT ena (1313:1313:1313) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (1030:1030:1030))
        (PORT datab (266:266:266) (336:336:336))
        (PORT datac (984:984:984) (979:979:979))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1257:1257:1257) (1231:1231:1231))
        (PORT ena (1010:1010:1010) (951:951:951))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|process_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (460:460:460) (491:491:491))
        (PORT datac (456:456:456) (484:484:484))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1283:1283:1283) (1250:1250:1250))
        (PORT datab (223:223:223) (253:253:253))
        (PORT datac (698:698:698) (721:721:721))
        (PORT datad (1505:1505:1505) (1451:1451:1451))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (373:373:373))
        (PORT datab (232:232:232) (264:264:264))
        (PORT datac (1216:1216:1216) (1143:1143:1143))
        (PORT datad (265:265:265) (334:334:334))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (374:374:374))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (376:376:376))
        (PORT datab (235:235:235) (268:268:268))
        (PORT datac (1214:1214:1214) (1142:1142:1142))
        (PORT datad (270:270:270) (339:339:339))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (437:437:437))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datad (217:217:217) (247:247:247))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1648:1648:1648) (1584:1584:1584))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (300:300:300) (375:375:375))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (255:255:255))
        (PORT datab (718:718:718) (685:685:685))
        (PORT datad (365:365:365) (344:344:344))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1648:1648:1648) (1584:1584:1584))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (343:343:343))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (376:376:376))
        (PORT datab (253:253:253) (286:286:286))
        (PORT datad (217:217:217) (247:247:247))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1648:1648:1648) (1584:1584:1584))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (353:353:353))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (254:254:254))
        (PORT datab (252:252:252) (286:286:286))
        (PORT datad (217:217:217) (247:247:247))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1648:1648:1648) (1584:1584:1584))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (349:349:349))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (437:437:437))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datad (217:217:217) (247:247:247))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1648:1648:1648) (1584:1584:1584))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datad (240:240:240) (306:306:306))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (255:255:255) (289:289:289))
        (PORT datad (216:216:216) (246:246:246))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1648:1648:1648) (1584:1584:1584))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (348:348:348))
        (PORT datab (269:269:269) (341:341:341))
        (PORT datac (235:235:235) (309:309:309))
        (PORT datad (239:239:239) (306:306:306))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (199:199:199) (234:234:234))
        (PORT datad (257:257:257) (333:333:333))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (679:679:679))
        (PORT datab (241:241:241) (267:267:267))
        (PORT datac (996:996:996) (983:983:983))
        (PORT datad (734:734:734) (744:744:744))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1253:1253:1253))
        (PORT datab (246:246:246) (283:283:283))
        (PORT datac (1019:1019:1019) (1016:1016:1016))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (4511:4511:4511) (4630:4630:4630))
        (PORT clrn (1390:1390:1390) (1370:1370:1370))
        (PORT sload (1342:1342:1342) (1357:1357:1357))
        (PORT ena (1309:1309:1309) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (813:813:813) (833:833:833))
        (PORT clrn (1390:1390:1390) (1370:1370:1370))
        (PORT sload (1342:1342:1342) (1357:1357:1357))
        (PORT ena (1309:1309:1309) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (631:631:631) (704:704:704))
        (PORT clrn (1390:1390:1390) (1370:1370:1370))
        (PORT sload (1342:1342:1342) (1357:1357:1357))
        (PORT ena (1309:1309:1309) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (802:802:802) (826:826:826))
        (PORT clrn (1390:1390:1390) (1370:1370:1370))
        (PORT sload (1342:1342:1342) (1357:1357:1357))
        (PORT ena (1309:1309:1309) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (631:631:631) (705:705:705))
        (PORT clrn (1390:1390:1390) (1370:1370:1370))
        (PORT sload (1342:1342:1342) (1357:1357:1357))
        (PORT ena (1309:1309:1309) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (792:792:792) (824:824:824))
        (PORT clrn (1390:1390:1390) (1370:1370:1370))
        (PORT sload (1342:1342:1342) (1357:1357:1357))
        (PORT ena (1309:1309:1309) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1033:1033:1033) (1042:1042:1042))
        (PORT clrn (1390:1390:1390) (1370:1370:1370))
        (PORT sload (1342:1342:1342) (1357:1357:1357))
        (PORT ena (1309:1309:1309) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (803:803:803) (828:828:828))
        (PORT clrn (1390:1390:1390) (1370:1370:1370))
        (PORT sload (1342:1342:1342) (1357:1357:1357))
        (PORT ena (1309:1309:1309) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (630:630:630) (703:703:703))
        (PORT clrn (1390:1390:1390) (1370:1370:1370))
        (PORT sload (1342:1342:1342) (1357:1357:1357))
        (PORT ena (1309:1309:1309) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (791:791:791) (831:831:831))
        (PORT clrn (1390:1390:1390) (1370:1370:1370))
        (PORT sload (1342:1342:1342) (1357:1357:1357))
        (PORT ena (1309:1309:1309) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (792:792:792) (822:822:822))
        (PORT clrn (1390:1390:1390) (1370:1370:1370))
        (PORT sload (1342:1342:1342) (1357:1357:1357))
        (PORT ena (1309:1309:1309) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (630:630:630) (702:702:702))
        (PORT clrn (1390:1390:1390) (1370:1370:1370))
        (PORT sload (1342:1342:1342) (1357:1357:1357))
        (PORT ena (1309:1309:1309) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (802:802:802) (823:823:823))
        (PORT clrn (1390:1390:1390) (1370:1370:1370))
        (PORT sload (1342:1342:1342) (1357:1357:1357))
        (PORT ena (1309:1309:1309) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (629:629:629) (702:702:702))
        (PORT clrn (1390:1390:1390) (1370:1370:1370))
        (PORT sload (1342:1342:1342) (1357:1357:1357))
        (PORT ena (1309:1309:1309) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (787:787:787) (814:814:814))
        (PORT clrn (1390:1390:1390) (1370:1370:1370))
        (PORT sload (1342:1342:1342) (1357:1357:1357))
        (PORT ena (1309:1309:1309) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (984:984:984) (968:968:968))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (775:775:775) (752:752:752))
        (PORT ena (1569:1569:1569) (1475:1475:1475))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (749:749:749) (769:769:769))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (779:779:779) (761:761:761))
        (PORT ena (1300:1300:1300) (1239:1239:1239))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (489:489:489))
        (PORT datab (267:267:267) (316:316:316))
        (PORT datad (429:429:429) (449:449:449))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (632:632:632) (706:706:706))
        (PORT clrn (1812:1812:1812) (1726:1726:1726))
        (PORT sload (1621:1621:1621) (1663:1663:1663))
        (PORT ena (857:857:857) (854:854:854))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (778:778:778))
        (PORT datac (728:728:728) (728:728:728))
        (PORT datad (735:735:735) (754:754:754))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (787:787:787))
        (PORT datac (720:720:720) (720:720:720))
        (PORT datad (732:732:732) (751:751:751))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (779:779:779))
        (PORT datac (725:725:725) (726:726:726))
        (PORT datad (734:734:734) (753:753:753))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (781:781:781))
        (PORT datac (724:724:724) (725:725:725))
        (PORT datad (734:734:734) (752:752:752))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (666:666:666))
        (PORT datab (226:226:226) (255:255:255))
        (PORT datac (353:353:353) (345:345:345))
        (PORT datad (644:644:644) (595:595:595))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (272:272:272))
        (PORT datab (223:223:223) (250:250:250))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1805:1805:1805) (1719:1719:1719))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (819:819:819))
        (PORT datac (287:287:287) (382:382:382))
        (PORT datad (305:305:305) (385:385:385))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (409:409:409))
        (PORT datab (267:267:267) (338:338:338))
        (PORT datad (588:588:588) (541:541:541))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1854:1854:1854) (1830:1830:1830))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (469:469:469))
        (PORT datac (235:235:235) (306:306:306))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1029:1029:1029) (1012:1012:1012))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[8\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (275:275:275))
        (PORT datab (699:699:699) (718:718:718))
        (PORT datad (305:305:305) (385:385:385))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1029:1029:1029) (1012:1012:1012))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal11\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (720:720:720) (735:735:735))
        (PORT datad (974:974:974) (957:957:957))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1281:1281:1281) (1268:1268:1268))
        (PORT datab (758:758:758) (754:754:754))
        (PORT datac (731:731:731) (743:743:743))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (636:636:636))
        (PORT datab (738:738:738) (702:702:702))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (195:195:195) (218:218:218))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (4065:4065:4065) (4145:4145:4145))
        (PORT datad (1203:1203:1203) (1158:1158:1158))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1800:1800:1800) (1716:1716:1716))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (989:989:989))
        (PORT datab (288:288:288) (359:359:359))
        (PORT datac (1296:1296:1296) (1282:1282:1282))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1572:1572:1572) (1518:1518:1518))
        (PORT ena (1349:1349:1349) (1292:1292:1292))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (337:337:337))
        (PORT datac (975:975:975) (950:950:950))
        (PORT datad (770:770:770) (800:800:800))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1572:1572:1572) (1518:1518:1518))
        (PORT ena (1296:1296:1296) (1235:1235:1235))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (717:717:717))
        (PORT datab (680:680:680) (686:686:686))
        (PORT datac (391:391:391) (379:379:379))
        (PORT datad (404:404:404) (433:433:433))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|decode4\|w_anode1661w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (677:677:677))
        (PORT datab (338:338:338) (437:437:437))
        (PORT datac (476:476:476) (509:509:509))
        (PORT datad (434:434:434) (459:459:459))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1661w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (732:732:732) (756:756:756))
        (PORT datad (968:968:968) (947:947:947))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1661w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (567:567:567))
        (PORT datab (390:390:390) (383:383:383))
        (PORT datac (974:974:974) (958:958:958))
        (PORT datad (629:629:629) (578:578:578))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|rden_a_store)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1957:1957:1957))
        (PORT asdata (746:746:746) (739:739:739))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (367:367:367))
        (PORT datac (703:703:703) (702:702:702))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|wren_a_store)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (739:739:739))
        (PORT datad (231:231:231) (293:293:293))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode1661w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (439:439:439))
        (PORT datac (660:660:660) (660:660:660))
        (PORT datad (423:423:423) (412:412:412))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst\|operand_b\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1514:1514:1514) (1566:1566:1566))
        (PORT datad (1043:1043:1043) (1050:1050:1050))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1677w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (731:731:731) (755:755:755))
        (PORT datad (967:967:967) (945:945:945))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1677w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (567:567:567))
        (PORT datab (239:239:239) (265:265:265))
        (PORT datac (975:975:975) (959:959:959))
        (PORT datad (628:628:628) (576:576:576))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode1677w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (436:436:436))
        (PORT datac (658:658:658) (658:658:658))
        (PORT datad (422:422:422) (410:410:410))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux17\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1803:1803:1803) (1729:1729:1729))
        (PORT datad (1474:1474:1474) (1539:1539:1539))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|stored_data\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1431:1431:1431) (1416:1416:1416))
        (PORT datab (1517:1517:1517) (1570:1570:1570))
        (PORT datac (675:675:675) (689:689:689))
        (PORT datad (1041:1041:1041) (1049:1049:1049))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode1669w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (345:345:345) (445:445:445))
        (PORT datac (663:663:663) (663:663:663))
        (PORT datad (426:426:426) (415:415:415))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1669w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (733:733:733) (757:757:757))
        (PORT datad (968:968:968) (947:947:947))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (413:413:413))
        (PORT datab (312:312:312) (396:396:396))
        (PORT datac (280:280:280) (362:362:362))
        (PORT datad (282:282:282) (356:356:356))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1945:1945:1945))
        (PORT asdata (1633:1633:1633) (1583:1583:1583))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3235:3235:3235) (3229:3229:3229))
        (PORT clk (2255:2255:2255) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2732:2732:2732) (2667:2667:2667))
        (PORT d[1] (4484:4484:4484) (4485:4485:4485))
        (PORT d[2] (2655:2655:2655) (2566:2566:2566))
        (PORT d[3] (1716:1716:1716) (1716:1716:1716))
        (PORT d[4] (2744:2744:2744) (2696:2696:2696))
        (PORT d[5] (1956:1956:1956) (1919:1919:1919))
        (PORT d[6] (5180:5180:5180) (5073:5073:5073))
        (PORT d[7] (3166:3166:3166) (3046:3046:3046))
        (PORT d[8] (1780:1780:1780) (1787:1787:1787))
        (PORT d[9] (3205:3205:3205) (3136:3136:3136))
        (PORT d[10] (2389:2389:2389) (2357:2357:2357))
        (PORT d[11] (2648:2648:2648) (2590:2590:2590))
        (PORT d[12] (4721:4721:4721) (4724:4724:4724))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2478:2478:2478) (2306:2306:2306))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3943:3943:3943) (3737:3737:3737))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (PORT d[0] (3324:3324:3324) (3158:3158:3158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2241:2241:2241))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1343:1343:1343) (1297:1297:1297))
        (PORT clk (2209:2209:2209) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2695:2695:2695) (2641:2641:2641))
        (PORT d[1] (2693:2693:2693) (2635:2635:2635))
        (PORT d[2] (3322:3322:3322) (3230:3230:3230))
        (PORT d[3] (3925:3925:3925) (3809:3809:3809))
        (PORT d[4] (3113:3113:3113) (3055:3055:3055))
        (PORT d[5] (2895:2895:2895) (2814:2814:2814))
        (PORT d[6] (4211:4211:4211) (4076:4076:4076))
        (PORT d[7] (2118:2118:2118) (2119:2119:2119))
        (PORT d[8] (4151:4151:4151) (3998:3998:3998))
        (PORT d[9] (2351:2351:2351) (2298:2298:2298))
        (PORT d[10] (4570:4570:4570) (4405:4405:4405))
        (PORT d[11] (2657:2657:2657) (2597:2597:2597))
        (PORT d[12] (3658:3658:3658) (3555:3555:3555))
        (PORT clk (2205:2205:2205) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4586:4586:4586) (4364:4364:4364))
        (PORT clk (2205:2205:2205) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2200:2200:2200))
        (PORT d[0] (3051:3051:3051) (2908:2908:2908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3216:3216:3216) (3222:3222:3222))
        (PORT clk (2274:2274:2274) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2696:2696:2696) (2627:2627:2627))
        (PORT d[1] (4789:4789:4789) (4773:4773:4773))
        (PORT d[2] (1694:1694:1694) (1659:1659:1659))
        (PORT d[3] (1716:1716:1716) (1715:1715:1715))
        (PORT d[4] (1777:1777:1777) (1760:1760:1760))
        (PORT d[5] (1362:1362:1362) (1355:1355:1355))
        (PORT d[6] (5488:5488:5488) (5367:5367:5367))
        (PORT d[7] (2862:2862:2862) (2762:2762:2762))
        (PORT d[8] (2094:2094:2094) (2089:2089:2089))
        (PORT d[9] (1412:1412:1412) (1396:1396:1396))
        (PORT d[10] (3050:3050:3050) (3001:3001:3001))
        (PORT d[11] (2657:2657:2657) (2606:2606:2606))
        (PORT d[12] (5030:5030:5030) (5024:5024:5024))
        (PORT clk (2271:2271:2271) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6947:6947:6947) (6641:6641:6641))
        (PORT clk (2271:2271:2271) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4308:4308:4308) (4095:4095:4095))
        (PORT clk (2271:2271:2271) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
        (PORT d[0] (3796:3796:3796) (3711:3711:3711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1598:1598:1598) (1524:1524:1524))
        (PORT clk (2228:2228:2228) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1783:1783:1783) (1771:1771:1771))
        (PORT d[1] (1769:1769:1769) (1745:1745:1745))
        (PORT d[2] (1723:1723:1723) (1691:1691:1691))
        (PORT d[3] (4251:4251:4251) (4124:4124:4124))
        (PORT d[4] (1823:1823:1823) (1822:1822:1822))
        (PORT d[5] (2251:2251:2251) (2189:2189:2189))
        (PORT d[6] (4858:4858:4858) (4701:4701:4701))
        (PORT d[7] (1814:1814:1814) (1795:1795:1795))
        (PORT d[8] (2351:2351:2351) (2300:2300:2300))
        (PORT d[9] (1716:1716:1716) (1696:1696:1696))
        (PORT d[10] (2964:2964:2964) (2859:2859:2859))
        (PORT d[11] (2618:2618:2618) (2550:2550:2550))
        (PORT d[12] (2452:2452:2452) (2403:2403:2403))
        (PORT clk (2224:2224:2224) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5029:5029:5029) (4833:4833:4833))
        (PORT clk (2224:2224:2224) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2218:2218:2218))
        (PORT d[0] (6141:6141:6141) (5925:5925:5925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1648w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (731:731:731) (755:755:755))
        (PORT datad (966:966:966) (945:945:945))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1648w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (566:566:566))
        (PORT datab (241:241:241) (268:268:268))
        (PORT datac (976:976:976) (960:960:960))
        (PORT datad (626:626:626) (574:574:574))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode1648w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (347:347:347) (447:447:447))
        (PORT datac (664:664:664) (665:665:665))
        (PORT datad (428:428:428) (417:417:417))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2903:2903:2903) (2910:2910:2910))
        (PORT clk (2239:2239:2239) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2746:2746:2746) (2682:2682:2682))
        (PORT d[1] (4441:4441:4441) (4431:4431:4431))
        (PORT d[2] (2387:2387:2387) (2327:2327:2327))
        (PORT d[3] (1728:1728:1728) (1726:1726:1726))
        (PORT d[4] (2711:2711:2711) (2662:2662:2662))
        (PORT d[5] (3946:3946:3946) (3838:3838:3838))
        (PORT d[6] (4868:4868:4868) (4773:4773:4773))
        (PORT d[7] (2841:2841:2841) (2733:2733:2733))
        (PORT d[8] (1775:1775:1775) (1783:1783:1783))
        (PORT d[9] (3220:3220:3220) (3152:3152:3152))
        (PORT d[10] (2438:2438:2438) (2404:2404:2404))
        (PORT d[11] (2287:2287:2287) (2240:2240:2240))
        (PORT d[12] (4733:4733:4733) (4734:4734:4734))
        (PORT clk (2236:2236:2236) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2253:2253:2253) (2125:2125:2125))
        (PORT clk (2236:2236:2236) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3899:3899:3899) (3691:3691:3691))
        (PORT clk (2236:2236:2236) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2268:2268:2268))
        (PORT d[0] (4564:4564:4564) (4397:4397:4397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2224:2224:2224))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1318:1318:1318) (1274:1274:1274))
        (PORT clk (2193:2193:2193) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2418:2418:2418) (2379:2379:2379))
        (PORT d[1] (2710:2710:2710) (2652:2652:2652))
        (PORT d[2] (3308:3308:3308) (3217:3217:3217))
        (PORT d[3] (2320:2320:2320) (2266:2266:2266))
        (PORT d[4] (3138:3138:3138) (3080:3080:3080))
        (PORT d[5] (2923:2923:2923) (2833:2833:2833))
        (PORT d[6] (2678:2678:2678) (2635:2635:2635))
        (PORT d[7] (3822:3822:3822) (3798:3798:3798))
        (PORT d[8] (4180:4180:4180) (4034:4034:4034))
        (PORT d[9] (3921:3921:3921) (3801:3801:3801))
        (PORT d[10] (4530:4530:4530) (4366:4366:4366))
        (PORT d[11] (2887:2887:2887) (2808:2808:2808))
        (PORT d[12] (3034:3034:3034) (2957:2957:2957))
        (PORT clk (2189:2189:2189) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2517:2517:2517) (2353:2353:2353))
        (PORT clk (2189:2189:2189) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2183:2183:2183))
        (PORT d[0] (5984:5984:5984) (5725:5725:5725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2565:2565:2565) (2591:2591:2591))
        (PORT clk (2268:2268:2268) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2676:2676:2676) (2604:2604:2604))
        (PORT d[1] (2942:2942:2942) (2858:2858:2858))
        (PORT d[2] (2068:2068:2068) (2025:2025:2025))
        (PORT d[3] (1983:1983:1983) (1965:1965:1965))
        (PORT d[4] (3089:3089:3089) (3032:3032:3032))
        (PORT d[5] (1701:1701:1701) (1670:1670:1670))
        (PORT d[6] (5202:5202:5202) (5097:5097:5097))
        (PORT d[7] (3154:3154:3154) (3038:3038:3038))
        (PORT d[8] (2123:2123:2123) (2113:2113:2113))
        (PORT d[9] (1758:1758:1758) (1727:1727:1727))
        (PORT d[10] (2773:2773:2773) (2738:2738:2738))
        (PORT d[11] (2707:2707:2707) (2652:2652:2652))
        (PORT d[12] (5021:5021:5021) (5007:5007:5007))
        (PORT clk (2265:2265:2265) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1993:1993:1993) (1886:1886:1886))
        (PORT clk (2265:2265:2265) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3968:3968:3968) (3764:3764:3764))
        (PORT clk (2265:2265:2265) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2295:2295:2295))
        (PORT d[0] (4548:4548:4548) (4291:4291:4291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2251:2251:2251))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1073:1073:1073) (1041:1041:1041))
        (PORT clk (2221:2221:2221) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2715:2715:2715) (2659:2659:2659))
        (PORT d[1] (3041:3041:3041) (2969:2969:2969))
        (PORT d[2] (3927:3927:3927) (3797:3797:3797))
        (PORT d[3] (2019:2019:2019) (1979:1979:1979))
        (PORT d[4] (2148:2148:2148) (2125:2125:2125))
        (PORT d[5] (3218:3218:3218) (3117:3117:3117))
        (PORT d[6] (4548:4548:4548) (4405:4405:4405))
        (PORT d[7] (2102:2102:2102) (2073:2073:2073))
        (PORT d[8] (2316:2316:2316) (2266:2266:2266))
        (PORT d[9] (2063:2063:2063) (2021:2021:2021))
        (PORT d[10] (3268:3268:3268) (3153:3153:3153))
        (PORT d[11] (2985:2985:2985) (2912:2912:2912))
        (PORT d[12] (2053:2053:2053) (2016:2016:2016))
        (PORT clk (2217:2217:2217) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3619:3619:3619) (3429:3429:3429))
        (PORT clk (2217:2217:2217) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2209:2209:2209))
        (PORT d[0] (5751:5751:5751) (5640:5640:5640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1945:1945:1945))
        (PORT asdata (1620:1620:1620) (1572:1572:1572))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1503:1503:1503) (1396:1396:1396))
        (PORT datab (1204:1204:1204) (1097:1097:1097))
        (PORT datac (2370:2370:2370) (2377:2377:2377))
        (PORT datad (2435:2435:2435) (2345:2345:2345))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[13\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2469:2469:2469) (2392:2392:2392))
        (PORT datab (1471:1471:1471) (1347:1347:1347))
        (PORT datac (1344:1344:1344) (1304:1304:1304))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4707:4707:4707) (4749:4749:4749))
        (PORT clk (2203:2203:2203) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4232:4232:4232) (4125:4125:4125))
        (PORT d[1] (3075:3075:3075) (3058:3058:3058))
        (PORT d[2] (5045:5045:5045) (4880:4880:4880))
        (PORT d[3] (3138:3138:3138) (3184:3184:3184))
        (PORT d[4] (3925:3925:3925) (3748:3748:3748))
        (PORT d[5] (4145:4145:4145) (3926:3926:3926))
        (PORT d[6] (3187:3187:3187) (3094:3094:3094))
        (PORT d[7] (5392:5392:5392) (5351:5351:5351))
        (PORT d[8] (3419:3419:3419) (3413:3413:3413))
        (PORT d[9] (5191:5191:5191) (5106:5106:5106))
        (PORT d[10] (3395:3395:3395) (3255:3255:3255))
        (PORT d[11] (4731:4731:4731) (4667:4667:4667))
        (PORT d[12] (4761:4761:4761) (4770:4770:4770))
        (PORT clk (2200:2200:2200) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3920:3920:3920) (3655:3655:3655))
        (PORT clk (2200:2200:2200) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5810:5810:5810) (5697:5697:5697))
        (PORT clk (2200:2200:2200) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2231:2231:2231))
        (PORT d[0] (4269:4269:4269) (4030:4030:4030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2187:2187:2187))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1297:1297:1297) (1254:1254:1254))
        (PORT clk (2156:2156:2156) (2146:2146:2146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3778:3778:3778) (3617:3617:3617))
        (PORT d[1] (3409:3409:3409) (3270:3270:3270))
        (PORT d[2] (3214:3214:3214) (3148:3148:3148))
        (PORT d[3] (5031:5031:5031) (4841:4841:4841))
        (PORT d[4] (4327:4327:4327) (4340:4340:4340))
        (PORT d[5] (4863:4863:4863) (4893:4893:4893))
        (PORT d[6] (4662:4662:4662) (4478:4478:4478))
        (PORT d[7] (3905:3905:3905) (3921:3921:3921))
        (PORT d[8] (4692:4692:4692) (4548:4548:4548))
        (PORT d[9] (3746:3746:3746) (3670:3670:3670))
        (PORT d[10] (4251:4251:4251) (4094:4094:4094))
        (PORT d[11] (5528:5528:5528) (5442:5442:5442))
        (PORT d[12] (6529:6529:6529) (6490:6490:6490))
        (PORT clk (2152:2152:2152) (2142:2142:2142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3307:3307:3307) (3133:3133:3133))
        (PORT clk (2152:2152:2152) (2142:2142:2142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2146:2146:2146))
        (PORT d[0] (4891:4891:4891) (4744:4744:4744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4285:4285:4285) (4306:4306:4306))
        (PORT clk (2259:2259:2259) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3637:3637:3637) (3552:3552:3552))
        (PORT d[1] (3666:3666:3666) (3623:3623:3623))
        (PORT d[2] (4325:4325:4325) (4168:4168:4168))
        (PORT d[3] (3124:3124:3124) (3157:3157:3157))
        (PORT d[4] (4292:4292:4292) (4126:4126:4126))
        (PORT d[5] (5108:5108:5108) (4785:4785:4785))
        (PORT d[6] (3955:3955:3955) (3690:3690:3690))
        (PORT d[7] (3969:3969:3969) (3899:3899:3899))
        (PORT d[8] (2829:2829:2829) (2862:2862:2862))
        (PORT d[9] (4616:4616:4616) (4611:4611:4611))
        (PORT d[10] (4408:4408:4408) (4284:4284:4284))
        (PORT d[11] (3976:3976:3976) (3918:3918:3918))
        (PORT d[12] (4376:4376:4376) (4389:4389:4389))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5089:5089:5089) (4725:4725:4725))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6304:6304:6304) (6104:6104:6104))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (PORT d[0] (3158:3158:3158) (3086:3086:3086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2555:2555:2555) (2386:2386:2386))
        (PORT clk (2212:2212:2212) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5010:5010:5010) (4685:4685:4685))
        (PORT d[1] (4681:4681:4681) (4405:4405:4405))
        (PORT d[2] (3958:3958:3958) (3885:3885:3885))
        (PORT d[3] (6016:6016:6016) (5810:5810:5810))
        (PORT d[4] (4573:4573:4573) (4608:4608:4608))
        (PORT d[5] (5531:5531:5531) (5562:5562:5562))
        (PORT d[6] (6900:6900:6900) (6693:6693:6693))
        (PORT d[7] (4168:4168:4168) (4040:4040:4040))
        (PORT d[8] (5092:5092:5092) (4973:4973:4973))
        (PORT d[9] (4388:4388:4388) (4292:4292:4292))
        (PORT d[10] (4307:4307:4307) (4031:4031:4031))
        (PORT d[11] (4452:4452:4452) (4360:4360:4360))
        (PORT d[12] (4513:4513:4513) (4311:4311:4311))
        (PORT clk (2208:2208:2208) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4434:4434:4434) (4279:4279:4279))
        (PORT clk (2208:2208:2208) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2204:2204:2204))
        (PORT d[0] (4154:4154:4154) (3975:3975:3975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3912:3912:3912) (3937:3937:3937))
        (PORT clk (2254:2254:2254) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4116:4116:4116) (3954:3954:3954))
        (PORT d[1] (3083:3083:3083) (3071:3071:3071))
        (PORT d[2] (4324:4324:4324) (4167:4167:4167))
        (PORT d[3] (3071:3071:3071) (3095:3095:3095))
        (PORT d[4] (4332:4332:4332) (4177:4177:4177))
        (PORT d[5] (5131:5131:5131) (4802:4802:4802))
        (PORT d[6] (4257:4257:4257) (3962:3962:3962))
        (PORT d[7] (3937:3937:3937) (3865:3865:3865))
        (PORT d[8] (3157:3157:3157) (3175:3175:3175))
        (PORT d[9] (5248:5248:5248) (5215:5215:5215))
        (PORT d[10] (4130:4130:4130) (4017:4017:4017))
        (PORT d[11] (3652:3652:3652) (3603:3603:3603))
        (PORT d[12] (4296:4296:4296) (4298:4298:4298))
        (PORT clk (2251:2251:2251) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4472:4472:4472) (4303:4303:4303))
        (PORT clk (2251:2251:2251) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5980:5980:5980) (5796:5796:5796))
        (PORT clk (2251:2251:2251) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
        (PORT d[0] (5398:5398:5398) (5160:5160:5160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2240:2240:2240))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2522:2522:2522) (2356:2356:2356))
        (PORT clk (2207:2207:2207) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5009:5009:5009) (4685:4685:4685))
        (PORT d[1] (4679:4679:4679) (4402:4402:4402))
        (PORT d[2] (3355:3355:3355) (3317:3317:3317))
        (PORT d[3] (6004:6004:6004) (5806:5806:5806))
        (PORT d[4] (5179:5179:5179) (5167:5167:5167))
        (PORT d[5] (5911:5911:5911) (5925:5925:5925))
        (PORT d[6] (6886:6886:6886) (6684:6684:6684))
        (PORT d[7] (4110:4110:4110) (3983:3983:3983))
        (PORT d[8] (5123:5123:5123) (5004:5004:5004))
        (PORT d[9] (4389:4389:4389) (4313:4313:4313))
        (PORT d[10] (4273:4273:4273) (4006:4006:4006))
        (PORT d[11] (4451:4451:4451) (4360:4360:4360))
        (PORT d[12] (4504:4504:4504) (4305:4305:4305))
        (PORT clk (2203:2203:2203) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5315:5315:5315) (5090:5090:5090))
        (PORT clk (2203:2203:2203) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2198:2198:2198))
        (PORT d[0] (4433:4433:4433) (4210:4210:4210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5031:5031:5031) (5063:5063:5063))
        (PORT clk (2220:2220:2220) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4208:4208:4208) (4102:4102:4102))
        (PORT d[1] (2706:2706:2706) (2669:2669:2669))
        (PORT d[2] (5060:5060:5060) (4894:4894:4894))
        (PORT d[3] (3114:3114:3114) (3161:3161:3161))
        (PORT d[4] (3362:3362:3362) (3217:3217:3217))
        (PORT d[5] (5457:5457:5457) (5225:5225:5225))
        (PORT d[6] (3115:3115:3115) (3015:3015:3015))
        (PORT d[7] (3228:3228:3228) (3152:3152:3152))
        (PORT d[8] (2929:2929:2929) (2991:2991:2991))
        (PORT d[9] (5207:5207:5207) (5122:5122:5122))
        (PORT d[10] (3153:3153:3153) (3025:3025:3025))
        (PORT d[11] (4788:4788:4788) (4727:4727:4727))
        (PORT d[12] (4736:4736:4736) (4747:4747:4747))
        (PORT clk (2217:2217:2217) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3618:3618:3618) (3391:3391:3391))
        (PORT clk (2217:2217:2217) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5830:5830:5830) (5716:5716:5716))
        (PORT clk (2217:2217:2217) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2252:2252:2252))
        (PORT d[0] (3215:3215:3215) (3055:3055:3055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2208:2208:2208))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1033:1033:1033) (1011:1011:1011))
        (PORT clk (2174:2174:2174) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3163:3163:3163) (3018:3018:3018))
        (PORT d[1] (3088:3088:3088) (2963:2963:2963))
        (PORT d[2] (2977:2977:2977) (2933:2933:2933))
        (PORT d[3] (5041:5041:5041) (4860:4860:4860))
        (PORT d[4] (3306:3306:3306) (3217:3217:3217))
        (PORT d[5] (4878:4878:4878) (4910:4910:4910))
        (PORT d[6] (4651:4651:4651) (4469:4469:4469))
        (PORT d[7] (2852:2852:2852) (2762:2762:2762))
        (PORT d[8] (4654:4654:4654) (4516:4516:4516))
        (PORT d[9] (5360:5360:5360) (5243:5243:5243))
        (PORT d[10] (3476:3476:3476) (3315:3315:3315))
        (PORT d[11] (5510:5510:5510) (5426:5426:5426))
        (PORT d[12] (6511:6511:6511) (6473:6473:6473))
        (PORT clk (2170:2170:2170) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2830:2830:2830) (2703:2703:2703))
        (PORT clk (2170:2170:2170) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2167:2167:2167))
        (PORT d[0] (5852:5852:5852) (5581:5581:5581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[15\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2689:2689:2689) (2397:2397:2397))
        (PORT datab (2763:2763:2763) (2667:2667:2667))
        (PORT datac (2172:2172:2172) (2237:2237:2237))
        (PORT datad (851:851:851) (759:759:759))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[15\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1206:1206:1206) (1105:1105:1105))
        (PORT datab (2586:2586:2586) (2295:2295:2295))
        (PORT datac (2164:2164:2164) (2226:2226:2226))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2201:2201:2201) (2200:2200:2200))
        (PORT clk (2269:2269:2269) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3062:3062:3062) (2907:2907:2907))
        (PORT d[1] (4401:4401:4401) (4363:4363:4363))
        (PORT d[2] (6264:6264:6264) (6059:6059:6059))
        (PORT d[3] (4065:4065:4065) (3938:3938:3938))
        (PORT d[4] (4448:4448:4448) (4303:4303:4303))
        (PORT d[5] (4341:4341:4341) (4163:4163:4163))
        (PORT d[6] (5479:5479:5479) (5348:5348:5348))
        (PORT d[7] (5672:5672:5672) (5596:5596:5596))
        (PORT d[8] (3487:3487:3487) (3521:3521:3521))
        (PORT d[9] (4270:4270:4270) (4194:4194:4194))
        (PORT d[10] (4158:4158:4158) (4017:4017:4017))
        (PORT d[11] (6075:6075:6075) (6027:6027:6027))
        (PORT d[12] (5496:5496:5496) (5544:5544:5544))
        (PORT clk (2266:2266:2266) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5684:5684:5684) (5428:5428:5428))
        (PORT clk (2266:2266:2266) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4871:4871:4871) (4623:4623:4623))
        (PORT clk (2266:2266:2266) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2299:2299:2299))
        (PORT d[0] (3553:3553:3553) (3487:3487:3487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2255:2255:2255))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3728:3728:3728) (3496:3496:3496))
        (PORT clk (2222:2222:2222) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4449:4449:4449) (4389:4389:4389))
        (PORT d[1] (5310:5310:5310) (5076:5076:5076))
        (PORT d[2] (4953:4953:4953) (4826:4826:4826))
        (PORT d[3] (5483:5483:5483) (5224:5224:5224))
        (PORT d[4] (4826:4826:4826) (4797:4797:4797))
        (PORT d[5] (4353:4353:4353) (4310:4310:4310))
        (PORT d[6] (5321:5321:5321) (5113:5113:5113))
        (PORT d[7] (4520:4520:4520) (4520:4520:4520))
        (PORT d[8] (5175:5175:5175) (4927:4927:4927))
        (PORT d[9] (5893:5893:5893) (5617:5617:5617))
        (PORT d[10] (5633:5633:5633) (5435:5435:5435))
        (PORT d[11] (5183:5183:5183) (4954:4954:4954))
        (PORT d[12] (6783:6783:6783) (6691:6691:6691))
        (PORT clk (2218:2218:2218) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4880:4880:4880) (4726:4726:4726))
        (PORT clk (2218:2218:2218) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2214:2214:2214))
        (PORT d[0] (4746:4746:4746) (4556:4556:4556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2800:2800:2800) (2771:2771:2771))
        (PORT clk (2279:2279:2279) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4380:4380:4380) (4181:4181:4181))
        (PORT d[1] (1268:1268:1268) (1238:1238:1238))
        (PORT d[2] (3049:3049:3049) (2927:2927:2927))
        (PORT d[3] (4713:4713:4713) (4564:4564:4564))
        (PORT d[4] (5452:5452:5452) (5276:5276:5276))
        (PORT d[5] (2189:2189:2189) (2127:2127:2127))
        (PORT d[6] (1623:1623:1623) (1589:1589:1589))
        (PORT d[7] (4195:4195:4195) (4101:4101:4101))
        (PORT d[8] (3572:3572:3572) (3607:3607:3607))
        (PORT d[9] (3621:3621:3621) (3572:3572:3572))
        (PORT d[10] (1634:1634:1634) (1598:1598:1598))
        (PORT d[11] (4549:4549:4549) (4567:4567:4567))
        (PORT d[12] (2136:2136:2136) (2036:2036:2036))
        (PORT clk (2276:2276:2276) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3062:3062:3062) (2987:2987:2987))
        (PORT clk (2276:2276:2276) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4553:4553:4553) (4345:4345:4345))
        (PORT clk (2276:2276:2276) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2307:2307:2307))
        (PORT d[0] (4942:4942:4942) (4719:4719:4719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2263:2263:2263))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3108:3108:3108) (2904:2904:2904))
        (PORT clk (2233:2233:2233) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5122:5122:5122) (5045:5045:5045))
        (PORT d[1] (5969:5969:5969) (5717:5717:5717))
        (PORT d[2] (5623:5623:5623) (5473:5473:5473))
        (PORT d[3] (6144:6144:6144) (5858:5858:5858))
        (PORT d[4] (5749:5749:5749) (5686:5686:5686))
        (PORT d[5] (3987:3987:3987) (3929:3929:3929))
        (PORT d[6] (5993:5993:5993) (5770:5770:5770))
        (PORT d[7] (5196:5196:5196) (5174:5174:5174))
        (PORT d[8] (5943:5943:5943) (5694:5694:5694))
        (PORT d[9] (4064:4064:4064) (3951:3951:3951))
        (PORT d[10] (6623:6623:6623) (6385:6385:6385))
        (PORT d[11] (5826:5826:5826) (5567:5567:5567))
        (PORT d[12] (5844:5844:5844) (5704:5704:5704))
        (PORT clk (2229:2229:2229) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4293:4293:4293) (4129:4129:4129))
        (PORT clk (2229:2229:2229) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2222:2222:2222))
        (PORT d[0] (5773:5773:5773) (5679:5679:5679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3100:3100:3100) (3051:3051:3051))
        (PORT clk (2280:2280:2280) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4389:4389:4389) (4193:4193:4193))
        (PORT d[1] (1885:1885:1885) (1808:1808:1808))
        (PORT d[2] (3379:3379:3379) (3255:3255:3255))
        (PORT d[3] (4695:4695:4695) (4547:4547:4547))
        (PORT d[4] (5460:5460:5460) (5285:5285:5285))
        (PORT d[5] (2792:2792:2792) (2690:2690:2690))
        (PORT d[6] (1590:1590:1590) (1553:1553:1553))
        (PORT d[7] (3901:3901:3901) (3812:3812:3812))
        (PORT d[8] (3541:3541:3541) (3576:3576:3576))
        (PORT d[9] (3974:3974:3974) (3908:3908:3908))
        (PORT d[10] (1633:1633:1633) (1597:1597:1597))
        (PORT d[11] (4881:4881:4881) (4889:4889:4889))
        (PORT d[12] (1875:1875:1875) (1795:1795:1795))
        (PORT clk (2277:2277:2277) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2071:2071:2071) (1908:1908:1908))
        (PORT clk (2277:2277:2277) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4255:4255:4255) (4057:4057:4057))
        (PORT clk (2277:2277:2277) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2308:2308:2308))
        (PORT d[0] (4195:4195:4195) (4004:4004:4004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2264:2264:2264))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2833:2833:2833) (2636:2636:2636))
        (PORT clk (2233:2233:2233) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5487:5487:5487) (5402:5402:5402))
        (PORT d[1] (5952:5952:5952) (5700:5700:5700))
        (PORT d[2] (5630:5630:5630) (5482:5482:5482))
        (PORT d[3] (6459:6459:6459) (6165:6165:6165))
        (PORT d[4] (5781:5781:5781) (5717:5717:5717))
        (PORT d[5] (3969:3969:3969) (3914:3914:3914))
        (PORT d[6] (6336:6336:6336) (6092:6092:6092))
        (PORT d[7] (5472:5472:5472) (5437:5437:5437))
        (PORT d[8] (5969:5969:5969) (5719:5719:5719))
        (PORT d[9] (3821:3821:3821) (3751:3751:3751))
        (PORT d[10] (6312:6312:6312) (6092:6092:6092))
        (PORT d[11] (5833:5833:5833) (5574:5574:5574))
        (PORT d[12] (5877:5877:5877) (5736:5736:5736))
        (PORT clk (2229:2229:2229) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4100:4100:4100) (4042:4042:4042))
        (PORT clk (2229:2229:2229) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2223:2223:2223))
        (PORT d[0] (4335:4335:4335) (4125:4125:4125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[16\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2029:2029:2029) (2039:2039:2039))
        (PORT datab (1623:1623:1623) (1553:1553:1553))
        (PORT datac (912:912:912) (846:846:846))
        (PORT datad (1231:1231:1231) (1139:1139:1139))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2446:2446:2446) (2422:2422:2422))
        (PORT clk (2284:2284:2284) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3672:3672:3672) (3490:3490:3490))
        (PORT d[1] (4961:4961:4961) (4893:4893:4893))
        (PORT d[2] (3341:3341:3341) (3211:3211:3211))
        (PORT d[3] (4617:4617:4617) (4458:4458:4458))
        (PORT d[4] (4758:4758:4758) (4595:4595:4595))
        (PORT d[5] (1927:1927:1927) (1871:1871:1871))
        (PORT d[6] (1940:1940:1940) (1886:1886:1886))
        (PORT d[7] (5992:5992:5992) (5901:5901:5901))
        (PORT d[8] (3791:3791:3791) (3805:3805:3805))
        (PORT d[9] (3259:3259:3259) (3197:3197:3197))
        (PORT d[10] (1941:1941:1941) (1883:1883:1883))
        (PORT d[11] (4164:4164:4164) (4188:4188:4188))
        (PORT d[12] (2450:2450:2450) (2338:2338:2338))
        (PORT clk (2281:2281:2281) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4061:4061:4061) (3870:3870:3870))
        (PORT clk (2281:2281:2281) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4225:4225:4225) (4031:4031:4031))
        (PORT clk (2281:2281:2281) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2312:2312:2312))
        (PORT d[0] (5332:5332:5332) (5076:5076:5076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2268:2268:2268))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3421:3421:3421) (3206:3206:3206))
        (PORT clk (2237:2237:2237) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4793:4793:4793) (4727:4727:4727))
        (PORT d[1] (5559:5559:5559) (5317:5317:5317))
        (PORT d[2] (5311:5311:5311) (5175:5175:5175))
        (PORT d[3] (5851:5851:5851) (5574:5574:5574))
        (PORT d[4] (5428:5428:5428) (5377:5377:5377))
        (PORT d[5] (3675:3675:3675) (3627:3627:3627))
        (PORT d[6] (5657:5657:5657) (5444:5444:5444))
        (PORT d[7] (4879:4879:4879) (4871:4871:4871))
        (PORT d[8] (5625:5625:5625) (5384:5384:5384))
        (PORT d[9] (3818:3818:3818) (3747:3747:3747))
        (PORT d[10] (5967:5967:5967) (5759:5759:5759))
        (PORT d[11] (5495:5495:5495) (5251:5251:5251))
        (PORT d[12] (5004:5004:5004) (4927:4927:4927))
        (PORT clk (2233:2233:2233) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4459:4459:4459) (4189:4189:4189))
        (PORT clk (2233:2233:2233) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2227:2227:2227))
        (PORT d[0] (5533:5533:5533) (5307:5307:5307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[16\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (887:887:887))
        (PORT datab (984:984:984) (943:943:943))
        (PORT datac (2946:2946:2946) (2845:2845:2845))
        (PORT datad (1231:1231:1231) (1152:1152:1152))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3967:3967:3967) (3961:3961:3961))
        (PORT clk (2268:2268:2268) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1691:1691:1691) (1644:1644:1644))
        (PORT d[1] (5899:5899:5899) (5921:5921:5921))
        (PORT d[2] (1383:1383:1383) (1360:1360:1360))
        (PORT d[3] (1371:1371:1371) (1338:1338:1338))
        (PORT d[4] (1099:1099:1099) (1107:1107:1107))
        (PORT d[5] (1104:1104:1104) (1097:1097:1097))
        (PORT d[6] (1152:1152:1152) (1164:1164:1164))
        (PORT d[7] (1064:1064:1064) (1056:1056:1056))
        (PORT d[8] (1319:1319:1319) (1283:1283:1283))
        (PORT d[9] (5360:5360:5360) (5341:5341:5341))
        (PORT d[10] (1648:1648:1648) (1593:1593:1593))
        (PORT d[11] (1386:1386:1386) (1370:1370:1370))
        (PORT d[12] (1071:1071:1071) (1066:1066:1066))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1325:1325:1325) (1233:1233:1233))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2876:2876:2876) (2712:2712:2712))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (PORT d[0] (2083:2083:2083) (1970:1970:1970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2253:2253:2253))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1547:1547:1547) (1477:1477:1477))
        (PORT clk (2222:2222:2222) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1428:1428:1428) (1416:1416:1416))
        (PORT d[1] (2831:2831:2831) (2704:2704:2704))
        (PORT d[2] (1424:1424:1424) (1410:1410:1410))
        (PORT d[3] (1125:1125:1125) (1133:1133:1133))
        (PORT d[4] (1099:1099:1099) (1096:1096:1096))
        (PORT d[5] (1146:1146:1146) (1154:1154:1154))
        (PORT d[6] (2199:2199:2199) (2194:2194:2194))
        (PORT d[7] (1121:1121:1121) (1123:1123:1123))
        (PORT d[8] (1440:1440:1440) (1427:1427:1427))
        (PORT d[9] (1967:1967:1967) (1930:1930:1930))
        (PORT d[10] (2130:2130:2130) (2098:2098:2098))
        (PORT d[11] (1109:1109:1109) (1118:1118:1118))
        (PORT d[12] (1179:1179:1179) (1179:1179:1179))
        (PORT clk (2218:2218:2218) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (997:997:997) (921:921:921))
        (PORT clk (2218:2218:2218) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2211:2211:2211))
        (PORT d[0] (3642:3642:3642) (3383:3383:3383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1708:1708:1708) (1646:1646:1646))
        (PORT clk (2242:2242:2242) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5052:5052:5052) (5004:5004:5004))
        (PORT d[1] (4564:4564:4564) (4607:4607:4607))
        (PORT d[2] (4209:4209:4209) (4131:4131:4131))
        (PORT d[3] (2457:2457:2457) (2493:2493:2493))
        (PORT d[4] (6363:6363:6363) (6221:6221:6221))
        (PORT d[5] (2411:2411:2411) (2330:2330:2330))
        (PORT d[6] (4431:4431:4431) (4229:4229:4229))
        (PORT d[7] (2283:2283:2283) (2272:2272:2272))
        (PORT d[8] (3955:3955:3955) (3966:3966:3966))
        (PORT d[9] (5160:5160:5160) (5099:5099:5099))
        (PORT d[10] (5204:5204:5204) (5105:5105:5105))
        (PORT d[11] (4433:4433:4433) (4410:4410:4410))
        (PORT d[12] (2408:2408:2408) (2299:2299:2299))
        (PORT clk (2239:2239:2239) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4856:4856:4856) (4529:4529:4529))
        (PORT clk (2239:2239:2239) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5807:5807:5807) (5695:5695:5695))
        (PORT clk (2239:2239:2239) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2277:2277:2277))
        (PORT d[0] (5513:5513:5513) (5239:5239:5239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2233:2233:2233))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2001:2001:2001) (1935:1935:1935))
        (PORT clk (2196:2196:2196) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4253:4253:4253) (4044:4044:4044))
        (PORT d[1] (3123:3123:3123) (2984:2984:2984))
        (PORT d[2] (2565:2565:2565) (2477:2477:2477))
        (PORT d[3] (3226:3226:3226) (3128:3128:3128))
        (PORT d[4] (5979:5979:5979) (6042:6042:6042))
        (PORT d[5] (1845:1845:1845) (1778:1778:1778))
        (PORT d[6] (6437:6437:6437) (6191:6191:6191))
        (PORT d[7] (2312:2312:2312) (2291:2291:2291))
        (PORT d[8] (2697:2697:2697) (2581:2581:2581))
        (PORT d[9] (1831:1831:1831) (1752:1752:1752))
        (PORT d[10] (1931:1931:1931) (1870:1870:1870))
        (PORT d[11] (4088:4088:4088) (3951:3951:3951))
        (PORT d[12] (1948:1948:1948) (1897:1897:1897))
        (PORT clk (2192:2192:2192) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1796:1796:1796) (1648:1648:1648))
        (PORT clk (2192:2192:2192) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2191:2191:2191))
        (PORT d[0] (3871:3871:3871) (3667:3667:3667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[18\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3076:3076:3076) (2944:2944:2944))
        (PORT datab (1613:1613:1613) (1556:1556:1556))
        (PORT datac (3443:3443:3443) (3446:3446:3446))
        (PORT datad (970:970:970) (913:913:913))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1682:1682:1682) (1622:1622:1622))
        (PORT clk (2240:2240:2240) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4747:4747:4747) (4714:4714:4714))
        (PORT d[1] (4550:4550:4550) (4593:4593:4593))
        (PORT d[2] (3894:3894:3894) (3826:3826:3826))
        (PORT d[3] (2469:2469:2469) (2504:2504:2504))
        (PORT d[4] (6406:6406:6406) (6262:6262:6262))
        (PORT d[5] (2447:2447:2447) (2364:2364:2364))
        (PORT d[6] (4456:4456:4456) (4252:4252:4252))
        (PORT d[7] (2296:2296:2296) (2283:2283:2283))
        (PORT d[8] (3923:3923:3923) (3934:3934:3934))
        (PORT d[9] (4843:4843:4843) (4793:4793:4793))
        (PORT d[10] (5147:5147:5147) (5031:5031:5031))
        (PORT d[11] (4457:4457:4457) (4433:4433:4433))
        (PORT d[12] (2422:2422:2422) (2314:2314:2314))
        (PORT clk (2237:2237:2237) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4458:4458:4458) (4277:4277:4277))
        (PORT clk (2237:2237:2237) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6217:6217:6217) (6131:6131:6131))
        (PORT clk (2237:2237:2237) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2274:2274:2274))
        (PORT d[0] (5336:5336:5336) (5068:5068:5068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2230:2230:2230))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2009:2009:2009) (1957:1957:1957))
        (PORT clk (2194:2194:2194) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3906:3906:3906) (3713:3713:3713))
        (PORT d[1] (3121:3121:3121) (2981:2981:2981))
        (PORT d[2] (1961:1961:1961) (1898:1898:1898))
        (PORT d[3] (3218:3218:3218) (3118:3118:3118))
        (PORT d[4] (6010:6010:6010) (6079:6079:6079))
        (PORT d[5] (1885:1885:1885) (1818:1818:1818))
        (PORT d[6] (6379:6379:6379) (6135:6135:6135))
        (PORT d[7] (2037:2037:2037) (2034:2034:2034))
        (PORT d[8] (2424:2424:2424) (2306:2306:2306))
        (PORT d[9] (3365:3365:3365) (3239:3239:3239))
        (PORT d[10] (1969:1969:1969) (1906:1906:1906))
        (PORT d[11] (4040:4040:4040) (3898:3898:3898))
        (PORT d[12] (2023:2023:2023) (1968:1968:1968))
        (PORT clk (2190:2190:2190) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5333:5333:5333) (5120:5120:5120))
        (PORT clk (2190:2190:2190) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2189:2189:2189))
        (PORT d[0] (3097:3097:3097) (2992:2992:2992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1070:1070:1070) (1039:1039:1039))
        (PORT clk (2222:2222:2222) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4704:4704:4704) (4656:4656:4656))
        (PORT d[1] (4613:4613:4613) (4656:4656:4656))
        (PORT d[2] (3896:3896:3896) (3817:3817:3817))
        (PORT d[3] (3098:3098:3098) (3110:3110:3110))
        (PORT d[4] (6019:6019:6019) (5887:5887:5887))
        (PORT d[5] (2441:2441:2441) (2362:2362:2362))
        (PORT d[6] (4135:4135:4135) (3944:3944:3944))
        (PORT d[7] (2710:2710:2710) (2686:2686:2686))
        (PORT d[8] (3583:3583:3583) (3602:3602:3602))
        (PORT d[9] (4835:4835:4835) (4784:4784:4784))
        (PORT d[10] (5211:5211:5211) (5109:5109:5109))
        (PORT d[11] (4127:4127:4127) (4110:4110:4110))
        (PORT d[12] (2680:2680:2680) (2547:2547:2547))
        (PORT clk (2219:2219:2219) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2884:2884:2884) (2661:2661:2661))
        (PORT clk (2219:2219:2219) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6233:6233:6233) (6147:6147:6147))
        (PORT clk (2219:2219:2219) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2253:2253:2253))
        (PORT d[0] (3133:3133:3133) (3029:3029:3029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2209:2209:2209))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1460:1460:1460) (1436:1436:1436))
        (PORT clk (2176:2176:2176) (2168:2168:2168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3649:3649:3649) (3480:3480:3480))
        (PORT d[1] (2790:2790:2790) (2662:2662:2662))
        (PORT d[2] (2256:2256:2256) (2179:2179:2179))
        (PORT d[3] (2906:2906:2906) (2815:2815:2815))
        (PORT d[4] (6001:6001:6001) (6072:6072:6072))
        (PORT d[5] (2223:2223:2223) (2139:2139:2139))
        (PORT d[6] (6358:6358:6358) (6113:6113:6113))
        (PORT d[7] (2982:2982:2982) (2926:2926:2926))
        (PORT d[8] (2190:2190:2190) (2112:2112:2112))
        (PORT d[9] (2145:2145:2145) (2052:2052:2052))
        (PORT d[10] (2301:2301:2301) (2248:2248:2248))
        (PORT d[11] (4429:4429:4429) (4285:4285:4285))
        (PORT d[12] (2307:2307:2307) (2244:2244:2244))
        (PORT clk (2172:2172:2172) (2164:2164:2164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2431:2431:2431) (2241:2241:2241))
        (PORT clk (2172:2172:2172) (2164:2164:2164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2168:2168:2168))
        (PORT d[0] (2631:2631:2631) (2470:2470:2470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[18\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1357:1357:1357) (1279:1279:1279))
        (PORT datac (3028:3028:3028) (2905:2905:2905))
        (PORT datad (1293:1293:1293) (1222:1222:1222))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5630:5630:5630) (5625:5625:5625))
        (PORT clk (2264:2264:2264) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4981:4981:4981) (4882:4882:4882))
        (PORT d[1] (3515:3515:3515) (3529:3529:3529))
        (PORT d[2] (3791:3791:3791) (3514:3514:3514))
        (PORT d[3] (2885:2885:2885) (2950:2950:2950))
        (PORT d[4] (5228:5228:5228) (5084:5084:5084))
        (PORT d[5] (3550:3550:3550) (3307:3307:3307))
        (PORT d[6] (4686:4686:4686) (4429:4429:4429))
        (PORT d[7] (2699:2699:2699) (2702:2702:2702))
        (PORT d[8] (3004:3004:3004) (3074:3074:3074))
        (PORT d[9] (5009:5009:5009) (5004:5004:5004))
        (PORT d[10] (5114:5114:5114) (4964:4964:4964))
        (PORT d[11] (4402:4402:4402) (4386:4386:4386))
        (PORT d[12] (3591:3591:3591) (3538:3538:3538))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4850:4850:4850) (4511:4511:4511))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5986:5986:5986) (5815:5815:5815))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (PORT d[0] (4820:4820:4820) (4569:4569:4569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2249:2249:2249))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1509:1509:1509) (1526:1526:1526))
        (PORT clk (2218:2218:2218) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6721:6721:6721) (6361:6361:6361))
        (PORT d[1] (6393:6393:6393) (6076:6076:6076))
        (PORT d[2] (3469:3469:3469) (3346:3346:3346))
        (PORT d[3] (7055:7055:7055) (6867:6867:6867))
        (PORT d[4] (5387:5387:5387) (5474:5474:5474))
        (PORT d[5] (7219:7219:7219) (7207:7207:7207))
        (PORT d[6] (6576:6576:6576) (6398:6398:6398))
        (PORT d[7] (2832:2832:2832) (2831:2831:2831))
        (PORT d[8] (3881:3881:3881) (3622:3622:3622))
        (PORT d[9] (3451:3451:3451) (3239:3239:3239))
        (PORT d[10] (2769:2769:2769) (2570:2570:2570))
        (PORT d[11] (4454:4454:4454) (4358:4358:4358))
        (PORT d[12] (3433:3433:3433) (3232:3232:3232))
        (PORT clk (2214:2214:2214) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4268:4268:4268) (4091:4091:4091))
        (PORT clk (2214:2214:2214) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2208:2208:2208))
        (PORT d[0] (4525:4525:4525) (4334:4334:4334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5664:5664:5664) (5660:5660:5660))
        (PORT clk (2259:2259:2259) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4669:4669:4669) (4598:4598:4598))
        (PORT d[1] (3841:3841:3841) (3849:3849:3849))
        (PORT d[2] (3879:3879:3879) (3600:3600:3600))
        (PORT d[3] (2837:2837:2837) (2901:2901:2901))
        (PORT d[4] (5305:5305:5305) (5173:5173:5173))
        (PORT d[5] (3836:3836:3836) (3573:3573:3573))
        (PORT d[6] (4371:4371:4371) (4119:4119:4119))
        (PORT d[7] (2682:2682:2682) (2678:2678:2678))
        (PORT d[8] (3270:3270:3270) (3315:3315:3315))
        (PORT d[9] (5213:5213:5213) (5162:5162:5162))
        (PORT d[10] (5356:5356:5356) (5204:5204:5204))
        (PORT d[11] (4411:4411:4411) (4393:4393:4393))
        (PORT d[12] (3557:3557:3557) (3504:3504:3504))
        (PORT clk (2256:2256:2256) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4775:4775:4775) (4408:4408:4408))
        (PORT clk (2256:2256:2256) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5965:5965:5965) (5798:5798:5798))
        (PORT clk (2256:2256:2256) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2292:2292:2292))
        (PORT d[0] (3108:3108:3108) (3005:3005:3005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2248:2248:2248))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1810:1810:1810) (1806:1806:1806))
        (PORT clk (2212:2212:2212) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7029:7029:7029) (6653:6653:6653))
        (PORT d[1] (6679:6679:6679) (6334:6334:6334))
        (PORT d[2] (3111:3111:3111) (3000:3000:3000))
        (PORT d[3] (7087:7087:7087) (6898:6898:6898))
        (PORT d[4] (5632:5632:5632) (5691:5691:5691))
        (PORT d[5] (7242:7242:7242) (7231:7231:7231))
        (PORT d[6] (6588:6588:6588) (6401:6401:6401))
        (PORT d[7] (3072:3072:3072) (3055:3055:3055))
        (PORT d[8] (3569:3569:3569) (3324:3324:3324))
        (PORT d[9] (3428:3428:3428) (3214:3214:3214))
        (PORT d[10] (3044:3044:3044) (2830:2830:2830))
        (PORT d[11] (4749:4749:4749) (4627:4627:4627))
        (PORT d[12] (3445:3445:3445) (3224:3224:3224))
        (PORT clk (2208:2208:2208) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4443:4443:4443) (4285:4285:4285))
        (PORT clk (2208:2208:2208) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2207:2207:2207))
        (PORT d[0] (5787:5787:5787) (5555:5555:5555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5641:5641:5641) (5634:5634:5634))
        (PORT clk (2261:2261:2261) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4666:4666:4666) (4597:4597:4597))
        (PORT d[1] (3488:3488:3488) (3502:3502:3502))
        (PORT d[2] (3494:3494:3494) (3216:3216:3216))
        (PORT d[3] (2911:2911:2911) (2976:2976:2976))
        (PORT d[4] (5300:5300:5300) (5171:5171:5171))
        (PORT d[5] (4175:4175:4175) (3897:3897:3897))
        (PORT d[6] (4686:4686:4686) (4430:4430:4430))
        (PORT d[7] (2689:2689:2689) (2695:2695:2695))
        (PORT d[8] (3266:3266:3266) (3322:3322:3322))
        (PORT d[9] (5017:5017:5017) (5013:5013:5013))
        (PORT d[10] (5415:5415:5415) (5262:5262:5262))
        (PORT d[11] (4402:4402:4402) (4387:4387:4387))
        (PORT d[12] (3912:3912:3912) (3856:3856:3856))
        (PORT clk (2258:2258:2258) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4501:4501:4501) (4360:4360:4360))
        (PORT clk (2258:2258:2258) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6062:6062:6062) (5901:5901:5901))
        (PORT clk (2258:2258:2258) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2290:2290:2290))
        (PORT d[0] (5417:5417:5417) (5194:5194:5194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2246:2246:2246))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1528:1528:1528) (1546:1546:1546))
        (PORT clk (2214:2214:2214) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6662:6662:6662) (6291:6291:6291))
        (PORT d[1] (6386:6386:6386) (6070:6070:6070))
        (PORT d[2] (3456:3456:3456) (3335:3335:3335))
        (PORT d[3] (7054:7054:7054) (6840:6840:6840))
        (PORT d[4] (5362:5362:5362) (5449:5449:5449))
        (PORT d[5] (6965:6965:6965) (6965:6965:6965))
        (PORT d[6] (6853:6853:6853) (6640:6640:6640))
        (PORT d[7] (2833:2833:2833) (2832:2832:2832))
        (PORT d[8] (3605:3605:3605) (3357:3357:3357))
        (PORT d[9] (3427:3427:3427) (3216:3216:3216))
        (PORT d[10] (2761:2761:2761) (2562:2562:2562))
        (PORT d[11] (4719:4719:4719) (4604:4604:4604))
        (PORT d[12] (3434:3434:3434) (3233:3233:3233))
        (PORT clk (2210:2210:2210) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5433:5433:5433) (5255:5255:5255))
        (PORT clk (2210:2210:2210) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2204:2204:2204))
        (PORT d[0] (5360:5360:5360) (5091:5091:5091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5321:5321:5321) (5325:5325:5325))
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4374:4374:4374) (4293:4293:4293))
        (PORT d[1] (3505:3505:3505) (3518:3518:3518))
        (PORT d[2] (3833:3833:3833) (3557:3557:3557))
        (PORT d[3] (3171:3171:3171) (3220:3220:3220))
        (PORT d[4] (5648:5648:5648) (5505:5505:5505))
        (PORT d[5] (4208:4208:4208) (3930:3930:3930))
        (PORT d[6] (4687:4687:4687) (4431:4431:4431))
        (PORT d[7] (2729:2729:2729) (2736:2736:2736))
        (PORT d[8] (2929:2929:2929) (3003:3003:3003))
        (PORT d[9] (5018:5018:5018) (5014:5014:5014))
        (PORT d[10] (5702:5702:5702) (5529:5529:5529))
        (PORT d[11] (4002:4002:4002) (3973:3973:3973))
        (PORT d[12] (3978:3978:3978) (3920:3920:3920))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5526:5526:5526) (5264:5264:5264))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6354:6354:6354) (6184:6184:6184))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (PORT d[0] (4298:4298:4298) (4142:4142:4142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2246:2246:2246))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1541:1541:1541) (1559:1559:1559))
        (PORT clk (2216:2216:2216) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6713:6713:6713) (6353:6353:6353))
        (PORT d[1] (6356:6356:6356) (6026:6026:6026))
        (PORT d[2] (3476:3476:3476) (3353:3353:3353))
        (PORT d[3] (7053:7053:7053) (6839:6839:6839))
        (PORT d[4] (4992:4992:4992) (5068:5068:5068))
        (PORT d[5] (6907:6907:6907) (6909:6909:6909))
        (PORT d[6] (7202:7202:7202) (6970:6970:6970))
        (PORT d[7] (3114:3114:3114) (3100:3100:3100))
        (PORT d[8] (3888:3888:3888) (3630:3630:3630))
        (PORT d[9] (3771:3771:3771) (3544:3544:3544))
        (PORT d[10] (3311:3311:3311) (3074:3074:3074))
        (PORT d[11] (4775:4775:4775) (4665:4665:4665))
        (PORT d[12] (3764:3764:3764) (3554:3554:3554))
        (PORT clk (2212:2212:2212) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4247:4247:4247) (4101:4101:4101))
        (PORT clk (2212:2212:2212) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2205:2205:2205))
        (PORT d[0] (3432:3432:3432) (3125:3125:3125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[19\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3079:3079:3079) (2948:2948:2948))
        (PORT datab (3475:3475:3475) (3472:3472:3472))
        (PORT datac (2052:2052:2052) (1832:1832:1832))
        (PORT datad (1784:1784:1784) (1561:1561:1561))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[19\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1923:1923:1923) (1718:1718:1718))
        (PORT datab (3475:3475:3475) (3473:3473:3473))
        (PORT datac (2217:2217:2217) (2035:2035:2035))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5258:5258:5258) (5253:5253:5253))
        (PORT clk (2264:2264:2264) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4341:4341:4341) (4260:4260:4260))
        (PORT d[1] (3467:3467:3467) (3482:3482:3482))
        (PORT d[2] (4125:4125:4125) (3832:3832:3832))
        (PORT d[3] (3215:3215:3215) (3265:3265:3265))
        (PORT d[4] (5629:5629:5629) (5487:5487:5487))
        (PORT d[5] (4533:4533:4533) (4249:4249:4249))
        (PORT d[6] (5019:5019:5019) (4750:4750:4750))
        (PORT d[7] (3068:3068:3068) (3060:3060:3060))
        (PORT d[8] (3260:3260:3260) (3316:3316:3316))
        (PORT d[9] (5336:5336:5336) (5317:5317:5317))
        (PORT d[10] (5486:5486:5486) (5328:5328:5328))
        (PORT d[11] (4707:4707:4707) (4674:4674:4674))
        (PORT d[12] (4263:4263:4263) (4199:4199:4199))
        (PORT clk (2261:2261:2261) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6610:6610:6610) (6170:6170:6170))
        (PORT clk (2261:2261:2261) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6377:6377:6377) (6209:6209:6209))
        (PORT clk (2261:2261:2261) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (PORT d[0] (2799:2799:2799) (2705:2705:2705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2252:2252:2252))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2232:2232:2232) (2081:2081:2081))
        (PORT clk (2217:2217:2217) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6380:6380:6380) (6025:6025:6025))
        (PORT d[1] (6055:6055:6055) (5747:5747:5747))
        (PORT d[2] (3803:3803:3803) (3665:3665:3665))
        (PORT d[3] (6734:6734:6734) (6531:6531:6531))
        (PORT d[4] (5010:5010:5010) (5085:5085:5085))
        (PORT d[5] (6611:6611:6611) (6614:6614:6614))
        (PORT d[6] (8235:8235:8235) (7993:7993:7993))
        (PORT d[7] (3169:3169:3169) (3157:3157:3157))
        (PORT d[8] (4230:4230:4230) (3962:3962:3962))
        (PORT d[9] (3785:3785:3785) (3560:3560:3560))
        (PORT d[10] (2977:2977:2977) (2751:2751:2751))
        (PORT d[11] (5398:5398:5398) (5265:5265:5265))
        (PORT d[12] (3794:3794:3794) (3587:3587:3587))
        (PORT clk (2213:2213:2213) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4758:4758:4758) (4545:4545:4545))
        (PORT clk (2213:2213:2213) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2210:2210:2210))
        (PORT d[0] (5165:5165:5165) (4963:4963:4963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6054:6054:6054) (6058:6058:6058))
        (PORT clk (2266:2266:2266) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6197:6197:6197) (6024:6024:6024))
        (PORT d[1] (4810:4810:4810) (4762:4762:4762))
        (PORT d[2] (4840:4840:4840) (4737:4737:4737))
        (PORT d[3] (2767:2767:2767) (2767:2767:2767))
        (PORT d[4] (5643:5643:5643) (5436:5436:5436))
        (PORT d[5] (2110:2110:2110) (2020:2020:2020))
        (PORT d[6] (2099:2099:2099) (1994:1994:1994))
        (PORT d[7] (3071:3071:3071) (3048:3048:3048))
        (PORT d[8] (3301:3301:3301) (3336:3336:3336))
        (PORT d[9] (4144:4144:4144) (3995:3995:3995))
        (PORT d[10] (4506:4506:4506) (4353:4353:4353))
        (PORT d[11] (3713:3713:3713) (3681:3681:3681))
        (PORT d[12] (1824:1824:1824) (1751:1751:1751))
        (PORT clk (2263:2263:2263) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4923:4923:4923) (4645:4645:4645))
        (PORT clk (2263:2263:2263) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5404:5404:5404) (5248:5248:5248))
        (PORT clk (2263:2263:2263) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (PORT d[0] (3114:3114:3114) (2905:2905:2905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2253:2253:2253))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1153:1153:1153) (1147:1147:1147))
        (PORT clk (2219:2219:2219) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4453:4453:4453) (4278:4278:4278))
        (PORT d[1] (4463:4463:4463) (4295:4295:4295))
        (PORT d[2] (3264:3264:3264) (3165:3165:3165))
        (PORT d[3] (3931:3931:3931) (3824:3824:3824))
        (PORT d[4] (4947:4947:4947) (4817:4817:4817))
        (PORT d[5] (6140:6140:6140) (6128:6128:6128))
        (PORT d[6] (5926:5926:5926) (5694:5694:5694))
        (PORT d[7] (5630:5630:5630) (5601:5601:5601))
        (PORT d[8] (3388:3388:3388) (3258:3258:3258))
        (PORT d[9] (1628:1628:1628) (1584:1584:1584))
        (PORT d[10] (2961:2961:2961) (2861:2861:2861))
        (PORT d[11] (3694:3694:3694) (3556:3556:3556))
        (PORT d[12] (1615:1615:1615) (1568:1568:1568))
        (PORT clk (2215:2215:2215) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (1721:1721:1721))
        (PORT clk (2215:2215:2215) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2211:2211:2211))
        (PORT d[0] (3625:3625:3625) (3373:3373:3373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5267:5267:5267) (5271:5271:5271))
        (PORT clk (2263:2263:2263) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3973:3973:3973) (3897:3897:3897))
        (PORT d[1] (3492:3492:3492) (3506:3506:3506))
        (PORT d[2] (4124:4124:4124) (3831:3831:3831))
        (PORT d[3] (3209:3209:3209) (3259:3259:3259))
        (PORT d[4] (5930:5930:5930) (5773:5773:5773))
        (PORT d[5] (4183:4183:4183) (3907:3907:3907))
        (PORT d[6] (5002:5002:5002) (4733:4733:4733))
        (PORT d[7] (2729:2729:2729) (2737:2737:2737))
        (PORT d[8] (3236:3236:3236) (3294:3294:3294))
        (PORT d[9] (5321:5321:5321) (5302:5302:5302))
        (PORT d[10] (5712:5712:5712) (5536:5536:5536))
        (PORT d[11] (4339:4339:4339) (4295:4295:4295))
        (PORT d[12] (3922:3922:3922) (3866:3866:3866))
        (PORT clk (2260:2260:2260) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5165:5165:5165) (4810:4810:4810))
        (PORT clk (2260:2260:2260) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6368:6368:6368) (6200:6200:6200))
        (PORT clk (2260:2260:2260) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
        (PORT d[0] (4835:4835:4835) (4583:4583:4583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2251:2251:2251))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2570:2570:2570) (2389:2389:2389))
        (PORT clk (2216:2216:2216) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6380:6380:6380) (6026:6026:6026))
        (PORT d[1] (6056:6056:6056) (5748:5748:5748))
        (PORT d[2] (3501:3501:3501) (3381:3381:3381))
        (PORT d[3] (7351:7351:7351) (7119:7119:7119))
        (PORT d[4] (5042:5042:5042) (5116:5116:5116))
        (PORT d[5] (6924:6924:6924) (6923:6923:6923))
        (PORT d[6] (7180:7180:7180) (6952:6952:6952))
        (PORT d[7] (3154:3154:3154) (3140:3140:3140))
        (PORT d[8] (4269:4269:4269) (4002:4002:4002))
        (PORT d[9] (4065:4065:4065) (3826:3826:3826))
        (PORT d[10] (2401:2401:2401) (2215:2215:2215))
        (PORT d[11] (4775:4775:4775) (4665:4665:4665))
        (PORT d[12] (4002:4002:4002) (3759:3759:3759))
        (PORT clk (2212:2212:2212) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4557:4557:4557) (4363:4363:4363))
        (PORT clk (2212:2212:2212) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2210:2210:2210))
        (PORT d[0] (4883:4883:4883) (4676:4676:4676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[20\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (974:974:974))
        (PORT datab (3476:3476:3476) (3473:3473:3473))
        (PORT datac (3030:3030:3030) (2908:2908:2908))
        (PORT datad (1481:1481:1481) (1402:1402:1402))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1735:1735:1735) (1670:1670:1670))
        (PORT clk (2244:2244:2244) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4805:4805:4805) (4772:4772:4772))
        (PORT d[1] (4570:4570:4570) (4613:4613:4613))
        (PORT d[2] (4224:4224:4224) (4146:4146:4146))
        (PORT d[3] (3402:3402:3402) (3397:3397:3397))
        (PORT d[4] (6364:6364:6364) (6222:6222:6222))
        (PORT d[5] (2722:2722:2722) (2632:2632:2632))
        (PORT d[6] (4464:4464:4464) (4262:4262:4262))
        (PORT d[7] (2316:2316:2316) (2304:2304:2304))
        (PORT d[8] (3988:3988:3988) (3998:3998:3998))
        (PORT d[9] (5175:5175:5175) (5114:5114:5114))
        (PORT d[10] (5186:5186:5186) (5089:5089:5089))
        (PORT d[11] (4466:4466:4466) (4443:4443:4443))
        (PORT d[12] (2102:2102:2102) (1999:1999:1999))
        (PORT clk (2241:2241:2241) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4163:4163:4163) (4008:4008:4008))
        (PORT clk (2241:2241:2241) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5744:5744:5744) (5626:5626:5626))
        (PORT clk (2241:2241:2241) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (PORT d[0] (5331:5331:5331) (5066:5066:5066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2232:2232:2232))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1409:1409:1409) (1385:1385:1385))
        (PORT clk (2197:2197:2197) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3965:3965:3965) (3780:3780:3780))
        (PORT d[1] (3439:3439:3439) (3287:3287:3287))
        (PORT d[2] (2566:2566:2566) (2471:2471:2471))
        (PORT d[3] (3252:3252:3252) (3155:3155:3155))
        (PORT d[4] (6321:6321:6321) (6387:6387:6387))
        (PORT d[5] (1570:1570:1570) (1505:1505:1505))
        (PORT d[6] (6557:6557:6557) (6338:6338:6338))
        (PORT d[7] (2661:2661:2661) (2614:2614:2614))
        (PORT d[8] (2711:2711:2711) (2597:2597:2597))
        (PORT d[9] (1847:1847:1847) (1770:1770:1770))
        (PORT d[10] (1952:1952:1952) (1886:1886:1886))
        (PORT d[11] (4056:4056:4056) (3913:3913:3913))
        (PORT d[12] (1629:1629:1629) (1591:1591:1591))
        (PORT clk (2193:2193:2193) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5301:5301:5301) (5088:5088:5088))
        (PORT clk (2193:2193:2193) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2191:2191:2191))
        (PORT d[0] (3432:3432:3432) (3315:3315:3315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[20\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3078:3078:3078) (2946:2946:2946))
        (PORT datab (1856:1856:1856) (1668:1668:1668))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1008:1008:1008) (949:949:949))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1736:1736:1736) (1672:1672:1672))
        (PORT clk (2251:2251:2251) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5114:5114:5114) (5062:5062:5062))
        (PORT d[1] (3864:3864:3864) (3901:3901:3901))
        (PORT d[2] (4540:4540:4540) (4450:4450:4450))
        (PORT d[3] (3101:3101:3101) (3099:3099:3099))
        (PORT d[4] (6697:6697:6697) (6542:6542:6542))
        (PORT d[5] (3059:3059:3059) (2957:2957:2957))
        (PORT d[6] (4756:4756:4756) (4540:4540:4540))
        (PORT d[7] (2715:2715:2715) (2701:2701:2701))
        (PORT d[8] (3518:3518:3518) (3531:3531:3531))
        (PORT d[9] (4471:4471:4471) (4313:4313:4313))
        (PORT d[10] (5524:5524:5524) (5409:5409:5409))
        (PORT d[11] (4778:4778:4778) (4738:4738:4738))
        (PORT d[12] (1855:1855:1855) (1774:1774:1774))
        (PORT clk (2248:2248:2248) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2273:2273:2273) (2066:2066:2066))
        (PORT clk (2248:2248:2248) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5749:5749:5749) (5583:5583:5583))
        (PORT clk (2248:2248:2248) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
        (PORT d[0] (3117:3117:3117) (2889:2889:2889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2236:2236:2236))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (828:828:828) (827:827:827))
        (PORT clk (2204:2204:2204) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4572:4572:4572) (4350:4350:4350))
        (PORT d[1] (3462:3462:3462) (3314:3314:3314))
        (PORT d[2] (2891:2891:2891) (2773:2773:2773))
        (PORT d[3] (3572:3572:3572) (3467:3467:3467))
        (PORT d[4] (1939:1939:1939) (1876:1876:1876))
        (PORT d[5] (2118:2118:2118) (2029:2029:2029))
        (PORT d[6] (2150:2150:2150) (2162:2162:2162))
        (PORT d[7] (2638:2638:2638) (2602:2602:2602))
        (PORT d[8] (3314:3314:3314) (3173:3173:3173))
        (PORT d[9] (1525:1525:1525) (1463:1463:1463))
        (PORT d[10] (1605:1605:1605) (1551:1551:1551))
        (PORT d[11] (3731:3731:3731) (3599:3599:3599))
        (PORT d[12] (1966:1966:1966) (1911:1911:1911))
        (PORT clk (2200:2200:2200) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2202:2202:2202) (2069:2069:2069))
        (PORT clk (2200:2200:2200) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (PORT d[0] (1973:1973:1973) (1833:1833:1833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1679:1679:1679) (1591:1591:1591))
        (PORT clk (2207:2207:2207) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5032:5032:5032) (4982:4982:4982))
        (PORT d[1] (4566:4566:4566) (4610:4610:4610))
        (PORT d[2] (3843:3843:3843) (3767:3767:3767))
        (PORT d[3] (2770:2770:2770) (2795:2795:2795))
        (PORT d[4] (6021:6021:6021) (5886:5886:5886))
        (PORT d[5] (2438:2438:2438) (2359:2359:2359))
        (PORT d[6] (4080:4080:4080) (3887:3887:3887))
        (PORT d[7] (2629:2629:2629) (2604:2604:2604))
        (PORT d[8] (3225:3225:3225) (3255:3255:3255))
        (PORT d[9] (4871:4871:4871) (4793:4793:4793))
        (PORT d[10] (6001:6001:6001) (5858:5858:5858))
        (PORT d[11] (3801:3801:3801) (3793:3793:3793))
        (PORT d[12] (2764:2764:2764) (2641:2641:2641))
        (PORT clk (2204:2204:2204) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5526:5526:5526) (5180:5180:5180))
        (PORT clk (2204:2204:2204) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6168:6168:6168) (6073:6073:6073))
        (PORT clk (2204:2204:2204) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2238:2238:2238))
        (PORT d[0] (4880:4880:4880) (4633:4633:4633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2194:2194:2194))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1499:1499:1499) (1491:1491:1491))
        (PORT clk (2161:2161:2161) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3336:3336:3336) (3169:3169:3169))
        (PORT d[1] (2183:2183:2183) (2091:2091:2091))
        (PORT d[2] (2609:2609:2609) (2510:2510:2510))
        (PORT d[3] (3180:3180:3180) (3066:3066:3066))
        (PORT d[4] (5740:5740:5740) (5827:5827:5827))
        (PORT d[5] (2471:2471:2471) (2375:2375:2375))
        (PORT d[6] (5947:5947:5947) (5762:5762:5762))
        (PORT d[7] (2954:2954:2954) (2898:2898:2898))
        (PORT d[8] (2516:2516:2516) (2417:2417:2417))
        (PORT d[9] (3307:3307:3307) (3171:3171:3171))
        (PORT d[10] (2232:2232:2232) (2178:2178:2178))
        (PORT d[11] (4751:4751:4751) (4595:4595:4595))
        (PORT d[12] (2865:2865:2865) (2771:2771:2771))
        (PORT clk (2157:2157:2157) (2149:2149:2149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2413:2413:2413) (2237:2237:2237))
        (PORT clk (2157:2157:2157) (2149:2149:2149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2153:2153:2153))
        (PORT d[0] (4147:4147:4147) (3932:3932:3932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[21\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (662:662:662))
        (PORT datab (3473:3473:3473) (3470:3470:3470))
        (PORT datac (3032:3032:3032) (2911:2911:2911))
        (PORT datad (1642:1642:1642) (1558:1558:1558))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1734:1734:1734) (1670:1670:1670))
        (PORT clk (2248:2248:2248) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5075:5075:5075) (5033:5033:5033))
        (PORT d[1] (4596:4596:4596) (4640:4640:4640))
        (PORT d[2] (4232:4232:4232) (4155:4155:4155))
        (PORT d[3] (2419:2419:2419) (2460:2460:2460))
        (PORT d[4] (6702:6702:6702) (6546:6546:6546))
        (PORT d[5] (3069:3069:3069) (2965:2965:2965))
        (PORT d[6] (4736:4736:4736) (4519:4519:4519))
        (PORT d[7] (2633:2633:2633) (2613:2613:2613))
        (PORT d[8] (2609:2609:2609) (2661:2661:2661))
        (PORT d[9] (5208:5208:5208) (5147:5147:5147))
        (PORT d[10] (5226:5226:5226) (5129:5129:5129))
        (PORT d[11] (4389:4389:4389) (4330:4330:4330))
        (PORT d[12] (2178:2178:2178) (2084:2084:2084))
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4437:4437:4437) (4267:4267:4267))
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6541:6541:6541) (6441:6441:6441))
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2278:2278:2278))
        (PORT d[0] (5010:5010:5010) (4755:4755:4755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (859:859:859) (874:874:874))
        (PORT clk (2201:2201:2201) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3996:3996:3996) (3810:3810:3810))
        (PORT d[1] (3429:3429:3429) (3279:3279:3279))
        (PORT d[2] (2325:2325:2325) (2248:2248:2248))
        (PORT d[3] (3875:3875:3875) (3747:3747:3747))
        (PORT d[4] (6332:6332:6332) (6386:6386:6386))
        (PORT d[5] (2083:2083:2083) (1986:1986:1986))
        (PORT d[6] (6558:6558:6558) (6339:6339:6339))
        (PORT d[7] (2332:2332:2332) (2313:2313:2313))
        (PORT d[8] (2719:2719:2719) (2605:2605:2605))
        (PORT d[9] (3663:3663:3663) (3515:3515:3515))
        (PORT d[10] (2633:2633:2633) (2555:2555:2555))
        (PORT d[11] (4048:4048:4048) (3911:3911:3911))
        (PORT d[12] (2260:2260:2260) (2186:2186:2186))
        (PORT clk (2197:2197:2197) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5315:5315:5315) (5103:5103:5103))
        (PORT clk (2197:2197:2197) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2192:2192:2192))
        (PORT d[0] (3463:3463:3463) (3347:3347:3347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1344:1344:1344) (1295:1295:1295))
        (PORT clk (2218:2218:2218) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5026:5026:5026) (4975:4975:4975))
        (PORT d[1] (4562:4562:4562) (4606:4606:4606))
        (PORT d[2] (3870:3870:3870) (3800:3800:3800))
        (PORT d[3] (3092:3092:3092) (3104:3104:3104))
        (PORT d[4] (6018:6018:6018) (5886:5886:5886))
        (PORT d[5] (2447:2447:2447) (2368:2368:2368))
        (PORT d[6] (4102:4102:4102) (3911:3911:3911))
        (PORT d[7] (2677:2677:2677) (2653:2653:2653))
        (PORT d[8] (2896:2896:2896) (2939:2939:2939))
        (PORT d[9] (4819:4819:4819) (4768:4768:4768))
        (PORT d[10] (5193:5193:5193) (5093:5093:5093))
        (PORT d[11] (4094:4094:4094) (4078:4078:4078))
        (PORT d[12] (2742:2742:2742) (2619:2619:2619))
        (PORT clk (2215:2215:2215) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2907:2907:2907) (2686:2686:2686))
        (PORT clk (2215:2215:2215) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6193:6193:6193) (6105:6105:6105))
        (PORT clk (2215:2215:2215) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2249:2249:2249))
        (PORT d[0] (3103:3103:3103) (3001:3001:3001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2205:2205:2205))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1480:1480:1480) (1472:1472:1472))
        (PORT clk (2172:2172:2172) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3388:3388:3388) (3222:3222:3222))
        (PORT d[1] (2789:2789:2789) (2660:2660:2660))
        (PORT d[2] (2468:2468:2468) (2365:2365:2365))
        (PORT d[3] (2880:2880:2880) (2788:2788:2788))
        (PORT d[4] (5686:5686:5686) (5766:5766:5766))
        (PORT d[5] (2171:2171:2171) (2091:2091:2091))
        (PORT d[6] (6055:6055:6055) (5826:5826:5826))
        (PORT d[7] (2949:2949:2949) (2894:2894:2894))
        (PORT d[8] (2703:2703:2703) (2570:2570:2570))
        (PORT d[9] (3341:3341:3341) (3205:3205:3205))
        (PORT d[10] (2300:2300:2300) (2248:2248:2248))
        (PORT d[11] (4413:4413:4413) (4260:4260:4260))
        (PORT d[12] (2315:2315:2315) (2253:2253:2253))
        (PORT clk (2168:2168:2168) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2153:2153:2153) (1989:1989:1989))
        (PORT clk (2168:2168:2168) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2163:2163:2163))
        (PORT d[0] (2632:2632:2632) (2471:2471:2471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[21\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3075:3075:3075) (2942:2942:2942))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (951:951:951) (891:891:891))
        (PORT datad (1312:1312:1312) (1245:1245:1245))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3128:3128:3128) (3092:3092:3092))
        (PORT clk (2197:2197:2197) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4732:4732:4732) (4556:4556:4556))
        (PORT d[1] (3784:3784:3784) (3796:3796:3796))
        (PORT d[2] (3786:3786:3786) (3699:3699:3699))
        (PORT d[3] (4564:4564:4564) (4429:4429:4429))
        (PORT d[4] (3849:3849:3849) (3760:3760:3760))
        (PORT d[5] (4349:4349:4349) (4192:4192:4192))
        (PORT d[6] (4108:4108:4108) (3994:3994:3994))
        (PORT d[7] (4742:4742:4742) (4604:4604:4604))
        (PORT d[8] (3189:3189:3189) (3197:3197:3197))
        (PORT d[9] (4619:4619:4619) (4568:4568:4568))
        (PORT d[10] (3845:3845:3845) (3733:3733:3733))
        (PORT d[11] (4509:4509:4509) (4545:4545:4545))
        (PORT d[12] (4414:4414:4414) (4303:4303:4303))
        (PORT clk (2194:2194:2194) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4523:4523:4523) (4383:4383:4383))
        (PORT clk (2194:2194:2194) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5834:5834:5834) (5615:5615:5615))
        (PORT clk (2194:2194:2194) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2224:2224:2224))
        (PORT d[0] (5940:5940:5940) (5785:5785:5785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2180:2180:2180))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3618:3618:3618) (3470:3470:3470))
        (PORT clk (2151:2151:2151) (2139:2139:2139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4613:4613:4613) (4521:4521:4521))
        (PORT d[1] (5538:5538:5538) (5205:5205:5205))
        (PORT d[2] (4034:4034:4034) (3934:3934:3934))
        (PORT d[3] (5199:5199:5199) (4859:4859:4859))
        (PORT d[4] (4557:4557:4557) (4571:4571:4571))
        (PORT d[5] (4718:4718:4718) (4690:4690:4690))
        (PORT d[6] (5426:5426:5426) (5123:5123:5123))
        (PORT d[7] (3941:3941:3941) (3989:3989:3989))
        (PORT d[8] (5356:5356:5356) (5208:5208:5208))
        (PORT d[9] (4835:4835:4835) (4783:4783:4783))
        (PORT d[10] (4717:4717:4717) (4544:4544:4544))
        (PORT d[11] (5195:5195:5195) (4876:4876:4876))
        (PORT d[12] (5881:5881:5881) (5747:5747:5747))
        (PORT clk (2147:2147:2147) (2135:2135:2135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5185:5185:5185) (4953:4953:4953))
        (PORT clk (2147:2147:2147) (2135:2135:2135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2139:2139:2139))
        (PORT d[0] (4634:4634:4634) (4454:4454:4454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1745:1745:1745) (1702:1702:1702))
        (PORT clk (2279:2279:2279) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4745:4745:4745) (4541:4541:4541))
        (PORT d[1] (2234:2234:2234) (2148:2148:2148))
        (PORT d[2] (1235:1235:1235) (1194:1194:1194))
        (PORT d[3] (5045:5045:5045) (4888:4888:4888))
        (PORT d[4] (1879:1879:1879) (1791:1791:1791))
        (PORT d[5] (2505:2505:2505) (2429:2429:2429))
        (PORT d[6] (1277:1277:1277) (1222:1222:1222))
        (PORT d[7] (4534:4534:4534) (4423:4423:4423))
        (PORT d[8] (2942:2942:2942) (3012:3012:3012))
        (PORT d[9] (3620:3620:3620) (3568:3568:3568))
        (PORT d[10] (1275:1275:1275) (1238:1238:1238))
        (PORT d[11] (4834:4834:4834) (4838:4838:4838))
        (PORT d[12] (1809:1809:1809) (1718:1718:1718))
        (PORT clk (2276:2276:2276) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2693:2693:2693) (2511:2511:2511))
        (PORT clk (2276:2276:2276) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4585:4585:4585) (4385:4385:4385))
        (PORT clk (2276:2276:2276) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2311:2311:2311))
        (PORT d[0] (4463:4463:4463) (4261:4261:4261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1202:1202:1202) (1143:1143:1143))
        (PORT clk (2232:2232:2232) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5455:5455:5455) (5366:5366:5366))
        (PORT d[1] (6305:6305:6305) (6038:6038:6038))
        (PORT d[2] (5967:5967:5967) (5806:5806:5806))
        (PORT d[3] (6768:6768:6768) (6465:6465:6465))
        (PORT d[4] (6113:6113:6113) (6036:6036:6036))
        (PORT d[5] (4302:4302:4302) (4231:4231:4231))
        (PORT d[6] (6324:6324:6324) (6087:6087:6087))
        (PORT d[7] (5513:5513:5513) (5476:5476:5476))
        (PORT d[8] (6280:6280:6280) (6016:6016:6016))
        (PORT d[9] (4174:4174:4174) (4092:4092:4092))
        (PORT d[10] (6605:6605:6605) (6372:6372:6372))
        (PORT d[11] (6407:6407:6407) (6098:6098:6098))
        (PORT d[12] (6511:6511:6511) (6353:6353:6353))
        (PORT clk (2228:2228:2228) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4120:4120:4120) (4085:4085:4085))
        (PORT clk (2228:2228:2228) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2225:2225:2225))
        (PORT d[0] (4950:4950:4950) (4709:4709:4709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4247:4247:4247) (4229:4229:4229))
        (PORT clk (2265:2265:2265) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1695:1695:1695) (1647:1647:1647))
        (PORT d[1] (5588:5588:5588) (5626:5626:5626))
        (PORT d[2] (4376:4376:4376) (4239:4239:4239))
        (PORT d[3] (1384:1384:1384) (1363:1363:1363))
        (PORT d[4] (1134:1134:1134) (1147:1147:1147))
        (PORT d[5] (1325:1325:1325) (1310:1310:1310))
        (PORT d[6] (1672:1672:1672) (1628:1628:1628))
        (PORT d[7] (1414:1414:1414) (1393:1393:1393))
        (PORT d[8] (4383:4383:4383) (4379:4379:4379))
        (PORT d[9] (5038:5038:5038) (5035:5035:5035))
        (PORT d[10] (1612:1612:1612) (1562:1562:1562))
        (PORT d[11] (4424:4424:4424) (4426:4426:4426))
        (PORT d[12] (3892:3892:3892) (3796:3796:3796))
        (PORT clk (2262:2262:2262) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1335:1335:1335) (1256:1256:1256))
        (PORT clk (2262:2262:2262) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2843:2843:2843) (2677:2677:2677))
        (PORT clk (2262:2262:2262) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2295:2295:2295))
        (PORT d[0] (2086:2086:2086) (1973:1973:1973))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1714:1714:1714) (1680:1680:1680))
        (PORT clk (2219:2219:2219) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1692:1692:1692) (1660:1660:1660))
        (PORT d[1] (2843:2843:2843) (2729:2729:2729))
        (PORT d[2] (1125:1125:1125) (1118:1118:1118))
        (PORT d[3] (1144:1144:1144) (1155:1155:1155))
        (PORT d[4] (1153:1153:1153) (1157:1157:1157))
        (PORT d[5] (2570:2570:2570) (2495:2495:2495))
        (PORT d[6] (1154:1154:1154) (1160:1160:1160))
        (PORT d[7] (1174:1174:1174) (1177:1177:1177))
        (PORT d[8] (1122:1122:1122) (1125:1125:1125))
        (PORT d[9] (1670:1670:1670) (1642:1642:1642))
        (PORT d[10] (1369:1369:1369) (1328:1328:1328))
        (PORT d[11] (2412:2412:2412) (2360:2360:2360))
        (PORT d[12] (1203:1203:1203) (1205:1205:1205))
        (PORT clk (2215:2215:2215) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1273:1273:1273) (1174:1174:1174))
        (PORT clk (2215:2215:2215) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2209:2209:2209))
        (PORT d[0] (2618:2618:2618) (2435:2435:2435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[25\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1484:1484:1484) (1360:1360:1360))
        (PORT datab (1047:1047:1047) (1004:1004:1004))
        (PORT datad (290:290:290) (369:369:369))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4293:4293:4293) (4275:4275:4275))
        (PORT clk (2260:2260:2260) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1599:1599:1599) (1542:1542:1542))
        (PORT d[1] (5208:5208:5208) (5250:5250:5250))
        (PORT d[2] (4063:4063:4063) (3943:3943:3943))
        (PORT d[3] (2920:2920:2920) (2987:2987:2987))
        (PORT d[4] (1439:1439:1439) (1437:1437:1437))
        (PORT d[5] (1349:1349:1349) (1336:1336:1336))
        (PORT d[6] (1686:1686:1686) (1640:1640:1640))
        (PORT d[7] (1404:1404:1404) (1386:1386:1386))
        (PORT d[8] (4336:4336:4336) (4332:4332:4332))
        (PORT d[9] (5087:5087:5087) (5081:5081:5081))
        (PORT d[10] (1979:1979:1979) (1922:1922:1922))
        (PORT d[11] (4404:4404:4404) (4405:4405:4405))
        (PORT d[12] (3528:3528:3528) (3444:3444:3444))
        (PORT clk (2257:2257:2257) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (1710:1710:1710))
        (PORT clk (2257:2257:2257) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2538:2538:2538) (2387:2387:2387))
        (PORT clk (2257:2257:2257) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2294:2294:2294))
        (PORT d[0] (3471:3471:3471) (3399:3399:3399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2250:2250:2250))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1397:1397:1397) (1377:1377:1377))
        (PORT clk (2213:2213:2213) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1671:1671:1671) (1638:1638:1638))
        (PORT d[1] (2523:2523:2523) (2417:2417:2417))
        (PORT d[2] (1452:1452:1452) (1422:1422:1422))
        (PORT d[3] (1475:1475:1475) (1453:1453:1453))
        (PORT d[4] (1415:1415:1415) (1405:1405:1405))
        (PORT d[5] (1445:1445:1445) (1444:1444:1444))
        (PORT d[6] (1439:1439:1439) (1436:1436:1436))
        (PORT d[7] (1435:1435:1435) (1414:1414:1414))
        (PORT d[8] (1497:1497:1497) (1481:1481:1481))
        (PORT d[9] (3912:3912:3912) (3734:3734:3734))
        (PORT d[10] (1787:1787:1787) (1774:1774:1774))
        (PORT d[11] (2051:2051:2051) (2011:2011:2011))
        (PORT d[12] (1551:1551:1551) (1544:1544:1544))
        (PORT clk (2209:2209:2209) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1295:1295:1295) (1204:1204:1204))
        (PORT clk (2209:2209:2209) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2208:2208:2208))
        (PORT d[0] (1860:1860:1860) (1766:1766:1766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[25\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3151:3151:3151) (3035:3035:3035))
        (PORT datab (321:321:321) (407:407:407))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1245:1245:1245) (1155:1155:1155))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2835:2835:2835) (2831:2831:2831))
        (PORT clk (2253:2253:2253) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3607:3607:3607) (3416:3416:3416))
        (PORT d[1] (4369:4369:4369) (4330:4330:4330))
        (PORT d[2] (5969:5969:5969) (5782:5782:5782))
        (PORT d[3] (3742:3742:3742) (3629:3629:3629))
        (PORT d[4] (4474:4474:4474) (4332:4332:4332))
        (PORT d[5] (4359:4359:4359) (4185:4185:4185))
        (PORT d[6] (5440:5440:5440) (5310:5310:5310))
        (PORT d[7] (5703:5703:5703) (5627:5627:5627))
        (PORT d[8] (3513:3513:3513) (3546:3546:3546))
        (PORT d[9] (4302:4302:4302) (4224:4224:4224))
        (PORT d[10] (4329:4329:4329) (4149:4149:4149))
        (PORT d[11] (4147:4147:4147) (4167:4167:4167))
        (PORT d[12] (5490:5490:5490) (5538:5538:5538))
        (PORT clk (2250:2250:2250) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3307:3307:3307) (3206:3206:3206))
        (PORT clk (2250:2250:2250) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4896:4896:4896) (4648:4648:4648))
        (PORT clk (2250:2250:2250) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (PORT d[0] (5014:5014:5014) (4823:4823:4823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2237:2237:2237))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1042:1042:1042) (1026:1026:1026))
        (PORT clk (2206:2206:2206) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4470:4470:4470) (4414:4414:4414))
        (PORT d[1] (4958:4958:4958) (4739:4739:4739))
        (PORT d[2] (4648:4648:4648) (4536:4536:4536))
        (PORT d[3] (5204:5204:5204) (4955:4955:4955))
        (PORT d[4] (4825:4825:4825) (4796:4796:4796))
        (PORT d[5] (4384:4384:4384) (4341:4341:4341))
        (PORT d[6] (5060:5060:5060) (4869:4869:4869))
        (PORT d[7] (4546:4546:4546) (4544:4544:4544))
        (PORT d[8] (2797:2797:2797) (2807:2807:2807))
        (PORT d[9] (5915:5915:5915) (5645:5645:5645))
        (PORT d[10] (5367:5367:5367) (5186:5186:5186))
        (PORT d[11] (4880:4880:4880) (4662:4662:4662))
        (PORT d[12] (6777:6777:6777) (6684:6684:6684))
        (PORT clk (2202:2202:2202) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3722:3722:3722) (3572:3572:3572))
        (PORT clk (2202:2202:2202) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2196:2196:2196))
        (PORT d[0] (5428:5428:5428) (5322:5322:5322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2872:2872:2872) (2869:2869:2869))
        (PORT clk (2206:2206:2206) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3975:3975:3975) (3777:3777:3777))
        (PORT d[1] (3424:3424:3424) (3437:3437:3437))
        (PORT d[2] (5289:5289:5289) (5116:5116:5116))
        (PORT d[3] (3112:3112:3112) (3016:3016:3016))
        (PORT d[4] (3772:3772:3772) (3639:3639:3639))
        (PORT d[5] (3701:3701:3701) (3547:3547:3547))
        (PORT d[6] (4808:4808:4808) (4699:4699:4699))
        (PORT d[7] (3516:3516:3516) (3422:3422:3422))
        (PORT d[8] (2839:2839:2839) (2863:2863:2863))
        (PORT d[9] (3603:3603:3603) (3550:3550:3550))
        (PORT d[10] (3483:3483:3483) (3367:3367:3367))
        (PORT d[11] (5448:5448:5448) (5427:5427:5427))
        (PORT d[12] (5795:5795:5795) (5800:5800:5800))
        (PORT clk (2203:2203:2203) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3916:3916:3916) (3663:3663:3663))
        (PORT clk (2203:2203:2203) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4201:4201:4201) (3990:3990:3990))
        (PORT clk (2203:2203:2203) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
        (PORT d[0] (3859:3859:3859) (3713:3713:3713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2189:2189:2189))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1354:1354:1354) (1311:1311:1311))
        (PORT clk (2159:2159:2159) (2148:2148:2148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3785:3785:3785) (3743:3743:3743))
        (PORT d[1] (4278:4278:4278) (4072:4072:4072))
        (PORT d[2] (3978:3978:3978) (3890:3890:3890))
        (PORT d[3] (4809:4809:4809) (4565:4565:4565))
        (PORT d[4] (4194:4194:4194) (4191:4191:4191))
        (PORT d[5] (4326:4326:4326) (4282:4282:4282))
        (PORT d[6] (4674:4674:4674) (4490:4490:4490))
        (PORT d[7] (3545:3545:3545) (3571:3571:3571))
        (PORT d[8] (4278:4278:4278) (4075:4075:4075))
        (PORT d[9] (5245:5245:5245) (4993:4993:4993))
        (PORT d[10] (5009:5009:5009) (4838:4838:4838))
        (PORT d[11] (4512:4512:4512) (4298:4298:4298))
        (PORT d[12] (6120:6120:6120) (6055:6055:6055))
        (PORT clk (2155:2155:2155) (2144:2144:2144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4505:4505:4505) (4199:4199:4199))
        (PORT clk (2155:2155:2155) (2144:2144:2144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT d[0] (5452:5452:5452) (5157:5157:5157))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[29\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1248:1248:1248) (1165:1165:1165))
        (PORT datab (2774:2774:2774) (2663:2663:2663))
        (PORT datac (2116:2116:2116) (2151:2151:2151))
        (PORT datad (1259:1259:1259) (1175:1175:1175))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2508:2508:2508) (2520:2520:2520))
        (PORT clk (2214:2214:2214) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4257:4257:4257) (4049:4049:4049))
        (PORT d[1] (3703:3703:3703) (3687:3687:3687))
        (PORT d[2] (5315:5315:5315) (5140:5140:5140))
        (PORT d[3] (3094:3094:3094) (2999:2999:2999))
        (PORT d[4] (3771:3771:3771) (3640:3640:3640))
        (PORT d[5] (3701:3701:3701) (3546:3546:3546))
        (PORT d[6] (4768:4768:4768) (4659:4659:4659))
        (PORT d[7] (4965:4965:4965) (4904:4904:4904))
        (PORT d[8] (2796:2796:2796) (2818:2818:2818))
        (PORT d[9] (4555:4555:4555) (4457:4457:4457))
        (PORT d[10] (3502:3502:3502) (3382:3382:3382))
        (PORT d[11] (5433:5433:5433) (5413:5413:5413))
        (PORT d[12] (6081:6081:6081) (6076:6076:6076))
        (PORT clk (2211:2211:2211) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5060:5060:5060) (4818:4818:4818))
        (PORT clk (2211:2211:2211) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4195:4195:4195) (3984:3984:3984))
        (PORT clk (2211:2211:2211) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (PORT d[0] (3581:3581:3581) (3551:3551:3551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2197:2197:2197))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1389:1389:1389) (1343:1343:1343))
        (PORT clk (2168:2168:2168) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3784:3784:3784) (3742:3742:3742))
        (PORT d[1] (4277:4277:4277) (4071:4071:4071))
        (PORT d[2] (3706:3706:3706) (3637:3637:3637))
        (PORT d[3] (4525:4525:4525) (4297:4297:4297))
        (PORT d[4] (4483:4483:4483) (4444:4444:4444))
        (PORT d[5] (4048:4048:4048) (4014:4014:4014))
        (PORT d[6] (4342:4342:4342) (4164:4164:4164))
        (PORT d[7] (3591:3591:3591) (3626:3626:3626))
        (PORT d[8] (4309:4309:4309) (4107:4107:4107))
        (PORT d[9] (5236:5236:5236) (4980:4980:4980))
        (PORT d[10] (5038:5038:5038) (4858:4858:4858))
        (PORT d[11] (4200:4200:4200) (3996:3996:3996))
        (PORT d[12] (6112:6112:6112) (6046:6046:6046))
        (PORT clk (2164:2164:2164) (2152:2152:2152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5191:5191:5191) (5050:5050:5050))
        (PORT clk (2164:2164:2164) (2152:2152:2152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2156:2156:2156))
        (PORT d[0] (4774:4774:4774) (4576:4576:4576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2868:2868:2868) (2867:2867:2867))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3652:3652:3652) (3474:3474:3474))
        (PORT d[1] (4021:4021:4021) (3992:3992:3992))
        (PORT d[2] (5592:5592:5592) (5408:5408:5408))
        (PORT d[3] (3394:3394:3394) (3286:3286:3286))
        (PORT d[4] (4087:4087:4087) (3950:3950:3950))
        (PORT d[5] (4034:4034:4034) (3872:3872:3872))
        (PORT d[6] (4823:4823:4823) (4716:4716:4716))
        (PORT d[7] (4988:4988:4988) (4928:4928:4928))
        (PORT d[8] (2824:2824:2824) (2851:2851:2851))
        (PORT d[9] (3914:3914:3914) (3853:3853:3853))
        (PORT d[10] (3522:3522:3522) (3406:3406:3406))
        (PORT d[11] (5426:5426:5426) (5405:5405:5405))
        (PORT d[12] (5817:5817:5817) (5825:5825:5825))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4819:4819:4819) (4655:4655:4655))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4519:4519:4519) (4292:4292:4292))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (PORT d[0] (6606:6606:6606) (6433:6433:6433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2207:2207:2207))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1311:1311:1311) (1266:1266:1266))
        (PORT clk (2176:2176:2176) (2165:2165:2165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4167:4167:4167) (4107:4107:4107))
        (PORT d[1] (4633:4633:4633) (4425:4425:4425))
        (PORT d[2] (4044:4044:4044) (3965:3965:3965))
        (PORT d[3] (4880:4880:4880) (4637:4637:4637))
        (PORT d[4] (4190:4190:4190) (4186:4186:4186))
        (PORT d[5] (4373:4373:4373) (4330:4330:4330))
        (PORT d[6] (4698:4698:4698) (4517:4517:4517))
        (PORT d[7] (3910:3910:3910) (3932:3932:3932))
        (PORT d[8] (4627:4627:4627) (4422:4422:4422))
        (PORT d[9] (5590:5590:5590) (5331:5331:5331))
        (PORT d[10] (5043:5043:5043) (4869:4869:4869))
        (PORT d[11] (4535:4535:4535) (4323:4323:4323))
        (PORT d[12] (6401:6401:6401) (6324:6324:6324))
        (PORT clk (2172:2172:2172) (2161:2161:2161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5645:5645:5645) (5451:5451:5451))
        (PORT clk (2172:2172:2172) (2161:2161:2161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2165:2165:2165))
        (PORT d[0] (4892:4892:4892) (4692:4692:4692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[29\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1346:1346:1346) (1267:1267:1267))
        (PORT datac (2733:2733:2733) (2625:2625:2625))
        (PORT datad (982:982:982) (921:921:921))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3165:3165:3165) (3140:3140:3140))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5046:5046:5046) (4855:4855:4855))
        (PORT d[1] (3785:3785:3785) (3808:3808:3808))
        (PORT d[2] (4065:4065:4065) (3967:3967:3967))
        (PORT d[3] (4304:4304:4304) (4180:4180:4180))
        (PORT d[4] (3735:3735:3735) (3630:3630:3630))
        (PORT d[5] (3993:3993:3993) (3855:3855:3855))
        (PORT d[6] (3807:3807:3807) (3702:3702:3702))
        (PORT d[7] (3887:3887:3887) (3796:3796:3796))
        (PORT d[8] (2873:2873:2873) (2898:2898:2898))
        (PORT d[9] (4286:4286:4286) (4246:4246:4246))
        (PORT d[10] (3862:3862:3862) (3756:3756:3756))
        (PORT d[11] (4584:4584:4584) (4623:4623:4623))
        (PORT d[12] (3867:3867:3867) (3804:3804:3804))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4848:4848:4848) (4685:4685:4685))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5520:5520:5520) (5312:5312:5312))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (PORT d[0] (6296:6296:6296) (6119:6119:6119))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2203:2203:2203))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2099:2099:2099) (2075:2075:2075))
        (PORT clk (2172:2172:2172) (2162:2162:2162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3769:3769:3769) (3720:3720:3720))
        (PORT d[1] (4638:4638:4638) (4365:4365:4365))
        (PORT d[2] (3703:3703:3703) (3627:3627:3627))
        (PORT d[3] (4627:4627:4627) (4345:4345:4345))
        (PORT d[4] (4247:4247:4247) (4270:4270:4270))
        (PORT d[5] (4338:4338:4338) (4329:4329:4329))
        (PORT d[6] (5121:5121:5121) (4832:4832:4832))
        (PORT d[7] (3614:3614:3614) (3669:3669:3669))
        (PORT d[8] (5006:5006:5006) (4870:4870:4870))
        (PORT d[9] (4864:4864:4864) (4806:4806:4806))
        (PORT d[10] (4406:4406:4406) (4244:4244:4244))
        (PORT d[11] (4635:4635:4635) (4362:4362:4362))
        (PORT d[12] (5302:5302:5302) (5198:5198:5198))
        (PORT clk (2168:2168:2168) (2158:2158:2158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5194:5194:5194) (4962:4962:4962))
        (PORT clk (2168:2168:2168) (2158:2158:2158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2162:2162:2162))
        (PORT d[0] (4557:4557:4557) (4371:4371:4371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4379:4379:4379) (4461:4461:4461))
        (PORT clk (2245:2245:2245) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3020:3020:3020) (2942:2942:2942))
        (PORT d[1] (3998:3998:3998) (3970:3970:3970))
        (PORT d[2] (4631:4631:4631) (4460:4460:4460))
        (PORT d[3] (2043:2043:2043) (2058:2058:2058))
        (PORT d[4] (3273:3273:3273) (3179:3179:3179))
        (PORT d[5] (2911:2911:2911) (2832:2832:2832))
        (PORT d[6] (4152:4152:4152) (4072:4072:4072))
        (PORT d[7] (4099:4099:4099) (4070:4070:4070))
        (PORT d[8] (2211:2211:2211) (2241:2241:2241))
        (PORT d[9] (3982:3982:3982) (3946:3946:3946))
        (PORT d[10] (2995:2995:2995) (2924:2924:2924))
        (PORT d[11] (4012:4012:4012) (3968:3968:3968))
        (PORT d[12] (4812:4812:4812) (4829:4829:4829))
        (PORT clk (2242:2242:2242) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5360:5360:5360) (5124:5124:5124))
        (PORT clk (2242:2242:2242) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4516:4516:4516) (4268:4268:4268))
        (PORT clk (2242:2242:2242) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (PORT d[0] (3600:3600:3600) (3468:3468:3468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2228:2228:2228))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1932:1932:1932) (1861:1861:1861))
        (PORT clk (2198:2198:2198) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3396:3396:3396) (3324:3324:3324))
        (PORT d[1] (3294:3294:3294) (3196:3196:3196))
        (PORT d[2] (3577:3577:3577) (3453:3453:3453))
        (PORT d[3] (3252:3252:3252) (3158:3158:3158))
        (PORT d[4] (3479:3479:3479) (3435:3435:3435))
        (PORT d[5] (4756:4756:4756) (4734:4734:4734))
        (PORT d[6] (3277:3277:3277) (3188:3188:3188))
        (PORT d[7] (2812:2812:2812) (2851:2851:2851))
        (PORT d[8] (3471:3471:3471) (3348:3348:3348))
        (PORT d[9] (3321:3321:3321) (3226:3226:3226))
        (PORT d[10] (3888:3888:3888) (3732:3732:3732))
        (PORT d[11] (3520:3520:3520) (3404:3404:3404))
        (PORT d[12] (3554:3554:3554) (3419:3419:3419))
        (PORT clk (2194:2194:2194) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5082:5082:5082) (4886:4886:4886))
        (PORT clk (2194:2194:2194) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2187:2187:2187))
        (PORT d[0] (4503:4503:4503) (4348:4348:4348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4758:4758:4758) (4827:4827:4827))
        (PORT clk (2233:2233:2233) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3094:3094:3094) (3043:3043:3043))
        (PORT d[1] (3714:3714:3714) (3707:3707:3707))
        (PORT d[2] (4970:4970:4970) (4794:4794:4794))
        (PORT d[3] (2037:2037:2037) (2051:2051:2051))
        (PORT d[4] (2958:2958:2958) (2892:2892:2892))
        (PORT d[5] (3248:3248:3248) (3159:3159:3159))
        (PORT d[6] (3822:3822:3822) (3755:3755:3755))
        (PORT d[7] (4079:4079:4079) (4047:4047:4047))
        (PORT d[8] (2184:2184:2184) (2218:2218:2218))
        (PORT d[9] (4333:4333:4333) (4291:4291:4291))
        (PORT d[10] (3295:3295:3295) (3214:3214:3214))
        (PORT d[11] (3967:3967:3967) (3933:3933:3933))
        (PORT d[12] (4772:4772:4772) (4789:4789:4789))
        (PORT clk (2230:2230:2230) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3180:3180:3180) (3002:3002:3002))
        (PORT clk (2230:2230:2230) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5082:5082:5082) (4803:4803:4803))
        (PORT clk (2230:2230:2230) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (PORT d[0] (4284:4284:4284) (4143:4143:4143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2218:2218:2218))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2256:2256:2256) (2173:2173:2173))
        (PORT clk (2187:2187:2187) (2177:2177:2177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3402:3402:3402) (3328:3328:3328))
        (PORT d[1] (3578:3578:3578) (3470:3470:3470))
        (PORT d[2] (3278:3278:3278) (3172:3172:3172))
        (PORT d[3] (3233:3233:3233) (3137:3137:3137))
        (PORT d[4] (3464:3464:3464) (3446:3446:3446))
        (PORT d[5] (4442:4442:4442) (4448:4448:4448))
        (PORT d[6] (3827:3827:3827) (3701:3701:3701))
        (PORT d[7] (2819:2819:2819) (2828:2828:2828))
        (PORT d[8] (3446:3446:3446) (3315:3315:3315))
        (PORT d[9] (3295:3295:3295) (3201:3201:3201))
        (PORT d[10] (3823:3823:3823) (3669:3669:3669))
        (PORT d[11] (3858:3858:3858) (3731:3731:3731))
        (PORT d[12] (3528:3528:3528) (3391:3391:3391))
        (PORT clk (2183:2183:2183) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3386:3386:3386) (3192:3192:3192))
        (PORT clk (2183:2183:2183) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2177:2177:2177))
        (PORT d[0] (4987:4987:4987) (4764:4764:4764))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5455:5455:5455) (5509:5509:5509))
        (PORT clk (2238:2238:2238) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2753:2753:2753) (2691:2691:2691))
        (PORT d[1] (4116:4116:4116) (4126:4126:4126))
        (PORT d[2] (5618:5618:5618) (5421:5421:5421))
        (PORT d[3] (1738:1738:1738) (1737:1737:1737))
        (PORT d[4] (2406:2406:2406) (2369:2369:2369))
        (PORT d[5] (3906:3906:3906) (3798:3798:3798))
        (PORT d[6] (4828:4828:4828) (4733:4733:4733))
        (PORT d[7] (3226:3226:3226) (3144:3144:3144))
        (PORT d[8] (1786:1786:1786) (1795:1795:1795))
        (PORT d[9] (3254:3254:3254) (3185:3185:3185))
        (PORT d[10] (2105:2105:2105) (2085:2085:2085))
        (PORT d[11] (2315:2315:2315) (2262:2262:2262))
        (PORT d[12] (5124:5124:5124) (5127:5127:5127))
        (PORT clk (2235:2235:2235) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3433:3433:3433) (3372:3372:3372))
        (PORT clk (2235:2235:2235) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3977:3977:3977) (3770:3770:3770))
        (PORT clk (2235:2235:2235) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2269:2269:2269))
        (PORT d[0] (4587:4587:4587) (4327:4327:4327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2225:2225:2225))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1316:1316:1316) (1264:1264:1264))
        (PORT clk (2192:2192:2192) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3087:3087:3087) (3025:3025:3025))
        (PORT d[1] (2359:2359:2359) (2306:2306:2306))
        (PORT d[2] (3264:3264:3264) (3174:3174:3174))
        (PORT d[3] (3597:3597:3597) (3492:3492:3492))
        (PORT d[4] (2466:2466:2466) (2445:2445:2445))
        (PORT d[5] (4435:4435:4435) (4439:4439:4439))
        (PORT d[6] (2351:2351:2351) (2318:2318:2318))
        (PORT d[7] (3481:3481:3481) (3471:3471:3471))
        (PORT d[8] (2295:2295:2295) (2241:2241:2241))
        (PORT d[9] (2401:2401:2401) (2343:2343:2343))
        (PORT d[10] (4459:4459:4459) (4285:4285:4285))
        (PORT d[11] (2286:2286:2286) (2241:2241:2241))
        (PORT d[12] (3056:3056:3056) (2979:2979:2979))
        (PORT clk (2188:2188:2188) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3368:3368:3368) (3186:3186:3186))
        (PORT clk (2188:2188:2188) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2184:2184:2184))
        (PORT d[0] (5393:5393:5393) (5291:5291:5291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[31\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2153:2153:2153) (2189:2189:2189))
        (PORT datab (2012:2012:2012) (1847:1847:1847))
        (PORT datac (2734:2734:2734) (2626:2626:2626))
        (PORT datad (1160:1160:1160) (1035:1035:1035))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[31\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2366:2366:2366) (2181:2181:2181))
        (PORT datab (2771:2771:2771) (2660:2660:2660))
        (PORT datac (2143:2143:2143) (2054:2054:2054))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3929:3929:3929) (4040:4040:4040))
        (PORT datac (2775:2775:2775) (2638:2638:2638))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1407:1407:1407) (1291:1291:1291))
        (PORT datad (1100:1100:1100) (1005:1005:1005))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1910:1910:1910))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4010:4010:4010) (3742:3742:3742))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2792:2792:2792) (2793:2793:2793))
        (PORT clk (2242:2242:2242) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3379:3379:3379) (3209:3209:3209))
        (PORT d[1] (3755:3755:3755) (3751:3751:3751))
        (PORT d[2] (5974:5974:5974) (5782:5782:5782))
        (PORT d[3] (2734:2734:2734) (2649:2649:2649))
        (PORT d[4] (4758:4758:4758) (4596:4596:4596))
        (PORT d[5] (4385:4385:4385) (4208:4208:4208))
        (PORT d[6] (5158:5158:5158) (5040:5040:5040))
        (PORT d[7] (5320:5320:5320) (5251:5251:5251))
        (PORT d[8] (3143:3143:3143) (3164:3164:3164))
        (PORT d[9] (4224:4224:4224) (4148:4148:4148))
        (PORT d[10] (4051:4051:4051) (3878:3878:3878))
        (PORT d[11] (5764:5764:5764) (5736:5736:5736))
        (PORT d[12] (5198:5198:5198) (5262:5262:5262))
        (PORT clk (2239:2239:2239) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2976:2976:2976) (2775:2775:2775))
        (PORT clk (2239:2239:2239) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4866:4866:4866) (4627:4627:4627))
        (PORT clk (2239:2239:2239) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (PORT d[0] (4237:4237:4237) (4081:4081:4081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2227:2227:2227))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (998:998:998) (980:980:980))
        (PORT clk (2196:2196:2196) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4487:4487:4487) (4430:4430:4430))
        (PORT d[1] (4975:4975:4975) (4757:4757:4757))
        (PORT d[2] (4904:4904:4904) (4771:4771:4771))
        (PORT d[3] (5466:5466:5466) (5200:5200:5200))
        (PORT d[4] (4503:4503:4503) (4486:4486:4486))
        (PORT d[5] (4303:4303:4303) (4258:4258:4258))
        (PORT d[6] (5247:5247:5247) (5022:5022:5022))
        (PORT d[7] (4541:4541:4541) (4533:4533:4533))
        (PORT d[8] (4881:4881:4881) (4653:4653:4653))
        (PORT d[9] (5922:5922:5922) (5651:5651:5651))
        (PORT d[10] (5347:5347:5347) (5162:5162:5162))
        (PORT d[11] (4870:4870:4870) (4651:4651:4651))
        (PORT d[12] (6457:6457:6457) (6381:6381:6381))
        (PORT clk (2192:2192:2192) (2181:2181:2181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5113:5113:5113) (4774:4774:4774))
        (PORT clk (2192:2192:2192) (2181:2181:2181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2185:2185:2185))
        (PORT d[0] (5099:5099:5099) (4934:4934:4934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2771:2771:2771) (2732:2732:2732))
        (PORT clk (2279:2279:2279) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4008:4008:4008) (3818:3818:3818))
        (PORT d[1] (1587:1587:1587) (1542:1542:1542))
        (PORT d[2] (3343:3343:3343) (3202:3202:3202))
        (PORT d[3] (4375:4375:4375) (4234:4234:4234))
        (PORT d[4] (5113:5113:5113) (4947:4947:4947))
        (PORT d[5] (2188:2188:2188) (2126:2126:2126))
        (PORT d[6] (1889:1889:1889) (1838:1838:1838))
        (PORT d[7] (3602:3602:3602) (3545:3545:3545))
        (PORT d[8] (3532:3532:3532) (3566:3566:3566))
        (PORT d[9] (3622:3622:3622) (3573:3573:3573))
        (PORT d[10] (4733:4733:4733) (4561:4561:4561))
        (PORT d[11] (4541:4541:4541) (4558:4558:4558))
        (PORT d[12] (2207:2207:2207) (2108:2108:2108))
        (PORT clk (2276:2276:2276) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3775:3775:3775) (3591:3591:3591))
        (PORT clk (2276:2276:2276) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4553:4553:4553) (4345:4345:4345))
        (PORT clk (2276:2276:2276) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2306:2306:2306))
        (PORT d[0] (5017:5017:5017) (4778:4778:4778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2262:2262:2262))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1954:1954:1954) (1872:1872:1872))
        (PORT clk (2232:2232:2232) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5139:5139:5139) (5069:5069:5069))
        (PORT d[1] (5603:5603:5603) (5357:5357:5357))
        (PORT d[2] (5309:5309:5309) (5175:5175:5175))
        (PORT d[3] (6169:6169:6169) (5882:5882:5882))
        (PORT d[4] (5452:5452:5452) (5399:5399:5399))
        (PORT d[5] (5013:5013:5013) (4955:4955:4955))
        (PORT d[6] (5978:5978:5978) (5754:5754:5754))
        (PORT d[7] (5451:5451:5451) (5415:5415:5415))
        (PORT d[8] (5931:5931:5931) (5681:5681:5681))
        (PORT d[9] (4311:4311:4311) (4180:4180:4180))
        (PORT d[10] (6264:6264:6264) (6045:6045:6045))
        (PORT d[11] (5812:5812:5812) (5553:5553:5553))
        (PORT d[12] (5005:5005:5005) (4929:4929:4929))
        (PORT clk (2228:2228:2228) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4503:4503:4503) (4230:4230:4230))
        (PORT clk (2228:2228:2228) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2220:2220:2220))
        (PORT d[0] (6135:6135:6135) (5872:5872:5872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[30\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (934:934:934))
        (PORT datab (2768:2768:2768) (2657:2657:2657))
        (PORT datac (2118:2118:2118) (2154:2154:2154))
        (PORT datad (1882:1882:1882) (1769:1769:1769))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2932:2932:2932) (2954:2954:2954))
        (PORT clk (2270:2270:2270) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2715:2715:2715) (2645:2645:2645))
        (PORT d[1] (2957:2957:2957) (2875:2875:2875))
        (PORT d[2] (2326:2326:2326) (2262:2262:2262))
        (PORT d[3] (1677:1677:1677) (1676:1676:1676))
        (PORT d[4] (3090:3090:3090) (3032:3032:3032))
        (PORT d[5] (1652:1652:1652) (1632:1632:1632))
        (PORT d[6] (5481:5481:5481) (5360:5360:5360))
        (PORT d[7] (2843:2843:2843) (2753:2753:2753))
        (PORT d[8] (1789:1789:1789) (1798:1798:1798))
        (PORT d[9] (1982:1982:1982) (1938:1938:1938))
        (PORT d[10] (2749:2749:2749) (2715:2715:2715))
        (PORT d[11] (2682:2682:2682) (2629:2629:2629))
        (PORT d[12] (5024:5024:5024) (5017:5017:5017))
        (PORT clk (2267:2267:2267) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1973:1973:1973) (1863:1863:1863))
        (PORT clk (2267:2267:2267) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4327:4327:4327) (4113:4113:4113))
        (PORT clk (2267:2267:2267) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2301:2301:2301))
        (PORT d[0] (4531:4531:4531) (4266:4266:4266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1887:1887:1887) (1799:1799:1799))
        (PORT clk (2224:2224:2224) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1834:1834:1834) (1819:1819:1819))
        (PORT d[1] (3022:3022:3022) (2950:2950:2950))
        (PORT d[2] (2029:2029:2029) (1980:1980:1980))
        (PORT d[3] (4225:4225:4225) (4099:4099:4099))
        (PORT d[4] (2121:2121:2121) (2104:2104:2104))
        (PORT d[5] (3219:3219:3219) (3118:3118:3118))
        (PORT d[6] (4819:4819:4819) (4663:4663:4663))
        (PORT d[7] (4147:4147:4147) (4116:4116:4116))
        (PORT d[8] (2325:2325:2325) (2275:2275:2275))
        (PORT d[9] (2018:2018:2018) (1979:1979:1979))
        (PORT d[10] (3282:3282:3282) (3165:3165:3165))
        (PORT d[11] (2603:2603:2603) (2535:2535:2535))
        (PORT d[12] (2411:2411:2411) (2362:2362:2362))
        (PORT clk (2220:2220:2220) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3324:3324:3324) (3150:3150:3150))
        (PORT clk (2220:2220:2220) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2216:2216:2216))
        (PORT d[0] (5725:5725:5725) (5607:5607:5607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2484:2484:2484) (2469:2469:2469))
        (PORT clk (2279:2279:2279) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3712:3712:3712) (3533:3533:3533))
        (PORT d[1] (4717:4717:4717) (4665:4665:4665))
        (PORT d[2] (6274:6274:6274) (6069:6069:6069))
        (PORT d[3] (4055:4055:4055) (3929:3929:3929))
        (PORT d[4] (4792:4792:4792) (4641:4641:4641))
        (PORT d[5] (4660:4660:4660) (4469:4469:4469))
        (PORT d[6] (5747:5747:5747) (5598:5598:5598))
        (PORT d[7] (5991:5991:5991) (5900:5900:5900))
        (PORT d[8] (3504:3504:3504) (3535:3535:3535))
        (PORT d[9] (3949:3949:3949) (3882:3882:3882))
        (PORT d[10] (4433:4433:4433) (4281:4281:4281))
        (PORT d[11] (4151:4151:4151) (4175:4175:4175))
        (PORT d[12] (2520:2520:2520) (2403:2403:2403))
        (PORT clk (2276:2276:2276) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5962:5962:5962) (5682:5682:5682))
        (PORT clk (2276:2276:2276) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5214:5214:5214) (4962:4962:4962))
        (PORT clk (2276:2276:2276) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2310:2310:2310))
        (PORT d[0] (3831:3831:3831) (3754:3754:3754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2266:2266:2266))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2257:2257:2257) (2154:2154:2154))
        (PORT clk (2232:2232:2232) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4828:4828:4828) (4749:4749:4749))
        (PORT d[1] (5280:5280:5280) (5050:5050:5050))
        (PORT d[2] (4973:4973:4973) (4847:4847:4847))
        (PORT d[3] (5528:5528:5528) (5264:5264:5264))
        (PORT d[4] (5148:5148:5148) (5110:5110:5110))
        (PORT d[5] (4695:4695:4695) (4649:4649:4649))
        (PORT d[6] (5371:5371:5371) (5161:5161:5161))
        (PORT d[7] (4846:4846:4846) (4839:4839:4839))
        (PORT d[8] (5285:5285:5285) (5058:5058:5058))
        (PORT d[9] (3856:3856:3856) (3781:3781:3781))
        (PORT d[10] (5945:5945:5945) (5738:5738:5738))
        (PORT d[11] (5184:5184:5184) (4952:4952:4952))
        (PORT d[12] (5516:5516:5516) (5391:5391:5391))
        (PORT clk (2228:2228:2228) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4842:4842:4842) (4691:4691:4691))
        (PORT clk (2228:2228:2228) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2224:2224:2224))
        (PORT d[0] (4503:4503:4503) (4331:4331:4331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[30\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2151:2151:2151) (2187:2187:2187))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (1730:1730:1730) (1578:1578:1578))
        (PORT datad (1512:1512:1512) (1407:1407:1407))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (359:359:359))
        (PORT datac (2774:2774:2774) (2637:2637:2637))
        (PORT datad (192:192:192) (211:211:211))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1910:1910:1910))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4010:4010:4010) (3742:3742:3742))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (2814:2814:2814) (2670:2670:2670))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (259:259:259) (322:322:322))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1910:1910:1910))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4010:4010:4010) (3742:3742:3742))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5480:5480:5480) (5541:5541:5541))
        (PORT clk (2220:2220:2220) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3048:3048:3048) (2991:2991:2991))
        (PORT d[1] (4140:4140:4140) (4149:4149:4149))
        (PORT d[2] (5617:5617:5617) (5419:5419:5419))
        (PORT d[3] (2385:2385:2385) (2386:2386:2386))
        (PORT d[4] (2728:2728:2728) (2677:2677:2677))
        (PORT d[5] (3892:3892:3892) (3784:3784:3784))
        (PORT d[6] (4542:4542:4542) (4459:4459:4459))
        (PORT d[7] (3531:3531:3531) (3436:3436:3436))
        (PORT d[8] (1798:1798:1798) (1806:1806:1806))
        (PORT d[9] (3594:3594:3594) (3515:3515:3515))
        (PORT d[10] (4007:4007:4007) (3913:3913:3913))
        (PORT d[11] (4674:4674:4674) (4613:4613:4613))
        (PORT d[12] (5645:5645:5645) (5611:5611:5611))
        (PORT clk (2217:2217:2217) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3145:3145:3145) (2961:2961:2961))
        (PORT clk (2217:2217:2217) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3984:3984:3984) (3778:3778:3778))
        (PORT clk (2217:2217:2217) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (PORT d[0] (4214:4214:4214) (4062:4062:4062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2204:2204:2204))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1627:1627:1627) (1556:1556:1556))
        (PORT clk (2174:2174:2174) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3340:3340:3340) (3264:3264:3264))
        (PORT d[1] (2641:2641:2641) (2579:2579:2579))
        (PORT d[2] (2987:2987:2987) (2907:2907:2907))
        (PORT d[3] (3596:3596:3596) (3491:3491:3491))
        (PORT d[4] (2774:2774:2774) (2739:2739:2739))
        (PORT d[5] (4423:4423:4423) (4427:4427:4427))
        (PORT d[6] (3899:3899:3899) (3780:3780:3780))
        (PORT d[7] (3481:3481:3481) (3470:3470:3470))
        (PORT d[8] (3835:3835:3835) (3696:3696:3696))
        (PORT d[9] (3614:3614:3614) (3510:3510:3510))
        (PORT d[10] (4206:4206:4206) (4048:4048:4048))
        (PORT d[11] (3530:3530:3530) (3422:3422:3422))
        (PORT d[12] (2691:2691:2691) (2619:2619:2619))
        (PORT clk (2170:2170:2170) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3094:3094:3094) (2916:2916:2916))
        (PORT clk (2170:2170:2170) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2163:2163:2163))
        (PORT d[0] (5992:5992:5992) (5738:5738:5738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2859:2859:2859) (2856:2856:2856))
        (PORT clk (2229:2229:2229) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4033:4033:4033) (3842:3842:3842))
        (PORT d[1] (3402:3402:3402) (3410:3410:3410))
        (PORT d[2] (5015:5015:5015) (4857:4857:4857))
        (PORT d[3] (3361:3361:3361) (3250:3250:3250))
        (PORT d[4] (4074:4074:4074) (3933:3933:3933))
        (PORT d[5] (3676:3676:3676) (3518:3518:3518))
        (PORT d[6] (4486:4486:4486) (4390:4390:4390))
        (PORT d[7] (4675:4675:4675) (4630:4630:4630))
        (PORT d[8] (2546:2546:2546) (2589:2589:2589))
        (PORT d[9] (3605:3605:3605) (3544:3544:3544))
        (PORT d[10] (3451:3451:3451) (3328:3328:3328))
        (PORT d[11] (5109:5109:5109) (5098:5098:5098))
        (PORT d[12] (5141:5141:5141) (5181:5181:5181))
        (PORT clk (2226:2226:2226) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4856:4856:4856) (4702:4702:4702))
        (PORT clk (2226:2226:2226) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4222:4222:4222) (4012:4012:4012))
        (PORT clk (2226:2226:2226) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (PORT d[0] (6287:6287:6287) (6111:6111:6111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2213:2213:2213))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1321:1321:1321) (1286:1286:1286))
        (PORT clk (2183:2183:2183) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3995:3995:3995) (3925:3925:3925))
        (PORT d[1] (4254:4254:4254) (4047:4047:4047))
        (PORT d[2] (3660:3660:3660) (3592:3592:3592))
        (PORT d[3] (4906:4906:4906) (4674:4674:4674))
        (PORT d[4] (3866:3866:3866) (3875:3875:3875))
        (PORT d[5] (4313:4313:4313) (4269:4269:4269))
        (PORT d[6] (4353:4353:4353) (4172:4172:4172))
        (PORT d[7] (3583:3583:3583) (3617:3617:3617))
        (PORT d[8] (4285:4285:4285) (4080:4080:4080))
        (PORT d[9] (5198:5198:5198) (4944:4944:4944))
        (PORT d[10] (4708:4708:4708) (4547:4547:4547))
        (PORT d[11] (4456:4456:4456) (4222:4222:4222))
        (PORT d[12] (5792:5792:5792) (5729:5729:5729))
        (PORT clk (2179:2179:2179) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5312:5312:5312) (5123:5123:5123))
        (PORT clk (2179:2179:2179) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2171:2171:2171))
        (PORT d[0] (4565:4565:4565) (4367:4367:4367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[28\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1453:1453:1453) (1336:1336:1336))
        (PORT datab (2774:2774:2774) (2664:2664:2664))
        (PORT datac (2115:2115:2115) (2151:2151:2151))
        (PORT datad (1262:1262:1262) (1194:1194:1194))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5014:5014:5014) (5068:5068:5068))
        (PORT clk (2239:2239:2239) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2774:2774:2774) (2734:2734:2734))
        (PORT d[1] (3666:3666:3666) (3657:3657:3657))
        (PORT d[2] (4372:4372:4372) (4211:4211:4211))
        (PORT d[3] (2095:2095:2095) (2111:2111:2111))
        (PORT d[4] (3259:3259:3259) (3165:3165:3165))
        (PORT d[5] (2902:2902:2902) (2826:2826:2826))
        (PORT d[6] (4174:4174:4174) (4088:4088:4088))
        (PORT d[7] (4066:4066:4066) (4041:4041:4041))
        (PORT d[8] (2161:2161:2161) (2188:2188:2188))
        (PORT d[9] (4022:4022:4022) (3988:3988:3988))
        (PORT d[10] (2994:2994:2994) (2924:2924:2924))
        (PORT d[11] (3968:3968:3968) (3933:3933:3933))
        (PORT d[12] (4779:4779:4779) (4796:4796:4796))
        (PORT clk (2236:2236:2236) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5711:5711:5711) (5459:5459:5459))
        (PORT clk (2236:2236:2236) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5098:5098:5098) (4819:4819:4819))
        (PORT clk (2236:2236:2236) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2268:2268:2268))
        (PORT d[0] (3883:3883:3883) (3737:3737:3737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2224:2224:2224))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1986:1986:1986) (1935:1935:1935))
        (PORT clk (2193:2193:2193) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3390:3390:3390) (3318:3318:3318))
        (PORT d[1] (3267:3267:3267) (3169:3169:3169))
        (PORT d[2] (3305:3305:3305) (3210:3210:3210))
        (PORT d[3] (3281:3281:3281) (3175:3175:3175))
        (PORT d[4] (3150:3150:3150) (3133:3133:3133))
        (PORT d[5] (4416:4416:4416) (4405:4405:4405))
        (PORT d[6] (3574:3574:3574) (3455:3455:3455))
        (PORT d[7] (2835:2835:2835) (2841:2841:2841))
        (PORT d[8] (3768:3768:3768) (3633:3633:3633))
        (PORT d[9] (3249:3249:3249) (3150:3150:3150))
        (PORT d[10] (3862:3862:3862) (3708:3708:3708))
        (PORT d[11] (3793:3793:3793) (3661:3661:3661))
        (PORT d[12] (3541:3541:3541) (3406:3406:3406))
        (PORT clk (2189:2189:2189) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5356:5356:5356) (5142:5142:5142))
        (PORT clk (2189:2189:2189) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2183:2183:2183))
        (PORT d[0] (4831:4831:4831) (4660:4660:4660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2843:2843:2843) (2842:2842:2842))
        (PORT clk (2229:2229:2229) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3933:3933:3933) (3736:3736:3736))
        (PORT d[1] (4035:4035:4035) (4007:4007:4007))
        (PORT d[2] (5619:5619:5619) (5438:5438:5438))
        (PORT d[3] (2770:2770:2770) (2683:2683:2683))
        (PORT d[4] (4122:4122:4122) (3988:3988:3988))
        (PORT d[5] (4034:4034:4034) (3873:3873:3873))
        (PORT d[6] (5104:5104:5104) (4985:4985:4985))
        (PORT d[7] (3523:3523:3523) (3428:3428:3428))
        (PORT d[8] (3791:3791:3791) (3809:3809:3809))
        (PORT d[9] (3954:3954:3954) (3893:3893:3893))
        (PORT d[10] (4011:4011:4011) (3841:3841:3841))
        (PORT d[11] (5695:5695:5695) (5658:5658:5658))
        (PORT d[12] (5811:5811:5811) (5818:5818:5818))
        (PORT clk (2226:2226:2226) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2991:2991:2991) (2912:2912:2912))
        (PORT clk (2226:2226:2226) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4562:4562:4562) (4324:4324:4324))
        (PORT clk (2226:2226:2226) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (PORT d[0] (5352:5352:5352) (5136:5136:5136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2213:2213:2213))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (994:994:994) (978:978:978))
        (PORT clk (2183:2183:2183) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4132:4132:4132) (4085:4085:4085))
        (PORT d[1] (4634:4634:4634) (4426:4426:4426))
        (PORT d[2] (4321:4321:4321) (4225:4225:4225))
        (PORT d[3] (4856:4856:4856) (4612:4612:4612))
        (PORT d[4] (4503:4503:4503) (4482:4482:4482))
        (PORT d[5] (4373:4373:4373) (4331:4331:4331))
        (PORT d[6] (4731:4731:4731) (4550:4550:4550))
        (PORT d[7] (3842:3842:3842) (3857:3857:3857))
        (PORT d[8] (4628:4628:4628) (4423:4423:4423))
        (PORT d[9] (5555:5555:5555) (5295:5295:5295))
        (PORT d[10] (5062:5062:5062) (4891:4891:4891))
        (PORT d[11] (4822:4822:4822) (4590:4590:4590))
        (PORT d[12] (4869:4869:4869) (4768:4768:4768))
        (PORT clk (2179:2179:2179) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4013:4013:4013) (3851:3851:3851))
        (PORT clk (2179:2179:2179) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2171:2171:2171))
        (PORT d[0] (5386:5386:5386) (5274:5274:5274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[28\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1807:1807:1807) (1670:1670:1670))
        (PORT datac (2116:2116:2116) (2152:2152:2152))
        (PORT datad (1193:1193:1193) (1107:1107:1107))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (366:366:366))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (2774:2774:2774) (2637:2637:2637))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1910:1910:1910))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4010:4010:4010) (3742:3742:3742))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2839:2839:2839) (2837:2837:2837))
        (PORT clk (2242:2242:2242) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4296:4296:4296) (4088:4088:4088))
        (PORT d[1] (3431:3431:3431) (3441:3441:3441))
        (PORT d[2] (4994:4994:4994) (4832:4832:4832))
        (PORT d[3] (3655:3655:3655) (3529:3529:3529))
        (PORT d[4] (3691:3691:3691) (3532:3532:3532))
        (PORT d[5] (3645:3645:3645) (3481:3481:3481))
        (PORT d[6] (4432:4432:4432) (4332:4332:4332))
        (PORT d[7] (4701:4701:4701) (4653:4653:4653))
        (PORT d[8] (2533:2533:2533) (2579:2579:2579))
        (PORT d[9] (4230:4230:4230) (4147:4147:4147))
        (PORT d[10] (3471:3471:3471) (3349:3349:3349))
        (PORT d[11] (5052:5052:5052) (5038:5038:5038))
        (PORT d[12] (5164:5164:5164) (5196:5196:5196))
        (PORT clk (2239:2239:2239) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5365:5365:5365) (5106:5106:5106))
        (PORT clk (2239:2239:2239) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4268:4268:4268) (4059:4059:4059))
        (PORT clk (2239:2239:2239) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (PORT d[0] (3917:3917:3917) (3870:3870:3870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2227:2227:2227))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1712:1712:1712) (1667:1667:1667))
        (PORT clk (2196:2196:2196) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3758:3758:3758) (3703:3703:3703))
        (PORT d[1] (4223:4223:4223) (4013:4013:4013))
        (PORT d[2] (3689:3689:3689) (3604:3604:3604))
        (PORT d[3] (4565:4565:4565) (4353:4353:4353))
        (PORT d[4] (3819:3819:3819) (3827:3827:3827))
        (PORT d[5] (4635:4635:4635) (4572:4572:4572))
        (PORT d[6] (4306:4306:4306) (4115:4115:4115))
        (PORT d[7] (3211:3211:3211) (3254:3254:3254))
        (PORT d[8] (4260:4260:4260) (4044:4044:4044))
        (PORT d[9] (4882:4882:4882) (4637:4637:4637))
        (PORT d[10] (4357:4357:4357) (4148:4148:4148))
        (PORT d[11] (4233:4233:4233) (4028:4028:4028))
        (PORT d[12] (5020:5020:5020) (4916:4916:4916))
        (PORT clk (2192:2192:2192) (2181:2181:2181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5240:5240:5240) (5103:5103:5103))
        (PORT clk (2192:2192:2192) (2181:2181:2181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2185:2185:2185))
        (PORT d[0] (5075:5075:5075) (4861:4861:4861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2827:2827:2827) (2825:2825:2825))
        (PORT clk (2236:2236:2236) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4309:4309:4309) (4100:4100:4100))
        (PORT d[1] (3442:3442:3442) (3450:3450:3450))
        (PORT d[2] (4997:4997:4997) (4843:4843:4843))
        (PORT d[3] (3389:3389:3389) (3283:3283:3283))
        (PORT d[4] (3465:3465:3465) (3341:3341:3341))
        (PORT d[5] (3107:3107:3107) (2998:2998:2998))
        (PORT d[6] (4447:4447:4447) (4350:4350:4350))
        (PORT d[7] (4707:4707:4707) (4660:4660:4660))
        (PORT d[8] (2559:2559:2559) (2603:2603:2603))
        (PORT d[9] (4210:4210:4210) (4132:4132:4132))
        (PORT d[10] (3464:3464:3464) (3342:3342:3342))
        (PORT d[11] (5100:5100:5100) (5088:5088:5088))
        (PORT d[12] (5139:5139:5139) (5166:5166:5166))
        (PORT clk (2233:2233:2233) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3618:3618:3618) (3384:3384:3384))
        (PORT clk (2233:2233:2233) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4235:4235:4235) (4026:4026:4026))
        (PORT clk (2233:2233:2233) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (PORT d[0] (3938:3938:3938) (3785:3785:3785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2220:2220:2220))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1675:1675:1675) (1620:1620:1620))
        (PORT clk (2189:2189:2189) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3764:3764:3764) (3700:3700:3700))
        (PORT d[1] (3988:3988:3988) (3800:3800:3800))
        (PORT d[2] (3640:3640:3640) (3564:3564:3564))
        (PORT d[3] (3970:3970:3970) (3781:3781:3781))
        (PORT d[4] (3834:3834:3834) (3842:3842:3842))
        (PORT d[5] (4319:4319:4319) (4276:4276:4276))
        (PORT d[6] (4043:4043:4043) (3874:3874:3874))
        (PORT d[7] (3555:3555:3555) (3570:3570:3570))
        (PORT d[8] (4455:4455:4455) (4187:4187:4187))
        (PORT d[9] (4895:4895:4895) (4652:4652:4652))
        (PORT d[10] (4007:4007:4007) (3822:3822:3822))
        (PORT d[11] (3889:3889:3889) (3700:3700:3700))
        (PORT d[12] (5751:5751:5751) (5688:5688:5688))
        (PORT clk (2185:2185:2185) (2175:2175:2175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4167:4167:4167) (3876:3876:3876))
        (PORT clk (2185:2185:2185) (2175:2175:2175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2179:2179:2179))
        (PORT d[0] (4939:4939:4939) (4698:4698:4698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2111:2111:2111) (2111:2111:2111))
        (PORT clk (2281:2281:2281) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4365:4365:4365) (4168:4168:4168))
        (PORT d[1] (1927:1927:1927) (1851:1851:1851))
        (PORT d[2] (1549:1549:1549) (1482:1482:1482))
        (PORT d[3] (4721:4721:4721) (4572:4572:4572))
        (PORT d[4] (5460:5460:5460) (5284:5284:5284))
        (PORT d[5] (2529:2529:2529) (2450:2450:2450))
        (PORT d[6] (1582:1582:1582) (1544:1544:1544))
        (PORT d[7] (4491:4491:4491) (4381:4381:4381))
        (PORT d[8] (3823:3823:3823) (3845:3845:3845))
        (PORT d[9] (3624:3624:3624) (3572:3572:3572))
        (PORT d[10] (1593:1593:1593) (1555:1555:1555))
        (PORT d[11] (4898:4898:4898) (4908:4908:4908))
        (PORT d[12] (1843:1843:1843) (1758:1758:1758))
        (PORT clk (2278:2278:2278) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3054:3054:3054) (2978:2978:2978))
        (PORT clk (2278:2278:2278) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4558:4558:4558) (4353:4353:4353))
        (PORT clk (2278:2278:2278) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2309:2309:2309))
        (PORT d[0] (5004:5004:5004) (4775:4775:4775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2265:2265:2265))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2015:2015:2015) (1947:1947:1947))
        (PORT clk (2234:2234:2234) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5469:5469:5469) (5385:5385:5385))
        (PORT d[1] (5952:5952:5952) (5701:5701:5701))
        (PORT d[2] (5631:5631:5631) (5481:5481:5481))
        (PORT d[3] (6779:6779:6779) (6466:6466:6466))
        (PORT d[4] (6089:6089:6089) (6012:6012:6012))
        (PORT d[5] (3970:3970:3970) (3915:3915:3915))
        (PORT d[6] (6034:6034:6034) (5811:5811:5811))
        (PORT d[7] (2222:2222:2222) (2136:2136:2136))
        (PORT d[8] (2659:2659:2659) (2609:2609:2609))
        (PORT d[9] (4148:4148:4148) (4064:4064:4064))
        (PORT d[10] (6294:6294:6294) (6077:6077:6077))
        (PORT d[11] (5833:5833:5833) (5575:5575:5575))
        (PORT d[12] (5034:5034:5034) (4956:4956:4956))
        (PORT clk (2230:2230:2230) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4042:4042:4042) (3904:3904:3904))
        (PORT clk (2230:2230:2230) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2223:2223:2223))
        (PORT d[0] (5804:5804:5804) (5707:5707:5707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[27\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1545:1545:1545) (1456:1456:1456))
        (PORT datab (2771:2771:2771) (2661:2661:2661))
        (PORT datac (2117:2117:2117) (2153:2153:2153))
        (PORT datad (1920:1920:1920) (1816:1816:1816))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2803:2803:2803) (2799:2799:2799))
        (PORT clk (2258:2258:2258) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3322:3322:3322) (3151:3151:3151))
        (PORT d[1] (4355:4355:4355) (4315:4315:4315))
        (PORT d[2] (5862:5862:5862) (5648:5648:5648))
        (PORT d[3] (2491:2491:2491) (2408:2408:2408))
        (PORT d[4] (4474:4474:4474) (4332:4332:4332))
        (PORT d[5] (4359:4359:4359) (4184:4184:4184))
        (PORT d[6] (5159:5159:5159) (5041:5041:5041))
        (PORT d[7] (5688:5688:5688) (5610:5610:5610))
        (PORT d[8] (3122:3122:3122) (3134:3134:3134))
        (PORT d[9] (4238:4238:4238) (4162:4162:4162))
        (PORT d[10] (4151:4151:4151) (4009:4009:4009))
        (PORT d[11] (5738:5738:5738) (5700:5700:5700))
        (PORT d[12] (6126:6126:6126) (6114:6114:6114))
        (PORT clk (2255:2255:2255) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5134:5134:5134) (4954:4954:4954))
        (PORT clk (2255:2255:2255) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2457:2457:2457) (2296:2296:2296))
        (PORT clk (2255:2255:2255) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2290:2290:2290))
        (PORT d[0] (6912:6912:6912) (6722:6722:6722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2246:2246:2246))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1108:1108:1108) (1092:1092:1092))
        (PORT clk (2212:2212:2212) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4469:4469:4469) (4413:4413:4413))
        (PORT d[1] (4975:4975:4975) (4758:4758:4758))
        (PORT d[2] (4647:4647:4647) (4535:4535:4535))
        (PORT d[3] (5228:5228:5228) (4980:4980:4980))
        (PORT d[4] (5081:5081:5081) (5032:5032:5032))
        (PORT d[5] (4620:4620:4620) (4556:4556:4556))
        (PORT d[6] (5026:5026:5026) (4836:4836:4836))
        (PORT d[7] (4236:4236:4236) (4248:4248:4248))
        (PORT d[8] (4994:4994:4994) (4777:4777:4777))
        (PORT d[9] (5901:5901:5901) (5625:5625:5625))
        (PORT d[10] (5381:5381:5381) (5194:5194:5194))
        (PORT d[11] (4879:4879:4879) (4661:4661:4661))
        (PORT d[12] (6731:6731:6731) (6640:6640:6640))
        (PORT clk (2208:2208:2208) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4197:4197:4197) (3949:3949:3949))
        (PORT clk (2208:2208:2208) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2205:2205:2205))
        (PORT d[0] (5207:5207:5207) (4994:4994:4994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[27\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1639:1639:1639) (1570:1570:1570))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (2738:2738:2738) (2630:2630:2630))
        (PORT datad (958:958:958) (901:901:901))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (358:358:358))
        (PORT datac (2775:2775:2775) (2639:2639:2639))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1910:1910:1910))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4010:4010:4010) (3742:3742:3742))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2046:2046:2046) (2004:2004:2004))
        (PORT clk (2261:2261:2261) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1366:1366:1366) (1332:1332:1332))
        (PORT d[1] (5580:5580:5580) (5617:5617:5617))
        (PORT d[2] (4370:4370:4370) (4233:4233:4233))
        (PORT d[3] (1385:1385:1385) (1364:1364:1364))
        (PORT d[4] (1411:1411:1411) (1409:1409:1409))
        (PORT d[5] (1979:1979:1979) (1931:1931:1931))
        (PORT d[6] (1480:1480:1480) (1481:1481:1481))
        (PORT d[7] (1422:1422:1422) (1401:1401:1401))
        (PORT d[8] (4351:4351:4351) (4347:4347:4347))
        (PORT d[9] (5037:5037:5037) (5034:5034:5034))
        (PORT d[10] (1613:1613:1613) (1563:1563:1563))
        (PORT d[11] (4418:4418:4418) (4419:4419:4419))
        (PORT d[12] (3827:3827:3827) (3735:3735:3735))
        (PORT clk (2258:2258:2258) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1837:1837:1837) (1699:1699:1699))
        (PORT clk (2258:2258:2258) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2854:2854:2854) (2688:2688:2688))
        (PORT clk (2258:2258:2258) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
        (PORT d[0] (3476:3476:3476) (3405:3405:3405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2249:2249:2249))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1461:1461:1461) (1440:1440:1440))
        (PORT clk (2215:2215:2215) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1735:1735:1735) (1701:1701:1701))
        (PORT d[1] (2836:2836:2836) (2721:2721:2721))
        (PORT d[2] (1124:1124:1124) (1116:1116:1116))
        (PORT d[3] (1160:1160:1160) (1160:1160:1160))
        (PORT d[4] (1102:1102:1102) (1105:1105:1105))
        (PORT d[5] (1167:1167:1167) (1179:1179:1179))
        (PORT d[6] (1426:1426:1426) (1422:1422:1422))
        (PORT d[7] (1175:1175:1175) (1178:1178:1178))
        (PORT d[8] (1426:1426:1426) (1413:1413:1413))
        (PORT d[9] (1441:1441:1441) (1424:1424:1424))
        (PORT d[10] (1766:1766:1766) (1758:1758:1758))
        (PORT d[11] (1113:1113:1113) (1118:1118:1118))
        (PORT d[12] (1428:1428:1428) (1408:1408:1408))
        (PORT clk (2211:2211:2211) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1371:1371:1371) (1266:1266:1266))
        (PORT clk (2211:2211:2211) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2207:2207:2207))
        (PORT d[0] (2106:2106:2106) (1997:1997:1997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2418:2418:2418) (2405:2405:2405))
        (PORT clk (2281:2281:2281) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4734:4734:4734) (4530:4530:4530))
        (PORT d[1] (1931:1931:1931) (1856:1856:1856))
        (PORT d[2] (1539:1539:1539) (1473:1473:1473))
        (PORT d[3] (5070:5070:5070) (4902:4902:4902))
        (PORT d[4] (1861:1861:1861) (1768:1768:1768))
        (PORT d[5] (2501:2501:2501) (2423:2423:2423))
        (PORT d[6] (1568:1568:1568) (1529:1529:1529))
        (PORT d[7] (4555:4555:4555) (4443:4443:4443))
        (PORT d[8] (3864:3864:3864) (3884:3884:3884))
        (PORT d[9] (3630:3630:3630) (3578:3578:3578))
        (PORT d[10] (1908:1908:1908) (1855:1855:1855))
        (PORT d[11] (4871:4871:4871) (4882:4882:4882))
        (PORT d[12] (1890:1890:1890) (1807:1807:1807))
        (PORT clk (2278:2278:2278) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2661:2661:2661) (2473:2473:2473))
        (PORT clk (2278:2278:2278) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4600:4600:4600) (4399:4399:4399))
        (PORT clk (2278:2278:2278) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2309:2309:2309))
        (PORT d[0] (4184:4184:4184) (3998:3998:3998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2265:2265:2265))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1494:1494:1494) (1416:1416:1416))
        (PORT clk (2234:2234:2234) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5470:5470:5470) (5386:5386:5386))
        (PORT d[1] (6237:6237:6237) (5974:5974:5974))
        (PORT d[2] (5628:5628:5628) (5481:5481:5481))
        (PORT d[3] (6773:6773:6773) (6460:6460:6460))
        (PORT d[4] (6079:6079:6079) (6003:6003:6003))
        (PORT d[5] (5326:5326:5326) (5252:5252:5252))
        (PORT d[6] (6305:6305:6305) (6068:6068:6068))
        (PORT d[7] (5812:5812:5812) (5759:5759:5759))
        (PORT d[8] (6263:6263:6263) (6005:6005:6005))
        (PORT d[9] (4197:4197:4197) (4114:4114:4114))
        (PORT d[10] (6327:6327:6327) (6109:6109:6109))
        (PORT d[11] (6403:6403:6403) (6094:6094:6094))
        (PORT d[12] (6188:6188:6188) (6040:6040:6040))
        (PORT clk (2230:2230:2230) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4111:4111:4111) (4075:4075:4075))
        (PORT clk (2230:2230:2230) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2223:2223:2223))
        (PORT d[0] (4977:4977:4977) (4735:4735:4735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4268:4268:4268) (4251:4251:4251))
        (PORT clk (2258:2258:2258) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5113:5113:5113) (5091:5091:5091))
        (PORT d[1] (5233:5233:5233) (5275:5275:5275))
        (PORT d[2] (4063:4063:4063) (3942:3942:3942))
        (PORT d[3] (2890:2890:2890) (2957:2957:2957))
        (PORT d[4] (1474:1474:1474) (1473:1473:1473))
        (PORT d[5] (1650:1650:1650) (1623:1623:1623))
        (PORT d[6] (1431:1431:1431) (1425:1425:1425))
        (PORT d[7] (1405:1405:1405) (1387:1387:1387))
        (PORT d[8] (4047:4047:4047) (4060:4060:4060))
        (PORT d[9] (4710:4710:4710) (4719:4719:4719))
        (PORT d[10] (1954:1954:1954) (1899:1899:1899))
        (PORT d[11] (4100:4100:4100) (4118:4118:4118))
        (PORT d[12] (3560:3560:3560) (3474:3474:3474))
        (PORT clk (2255:2255:2255) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1834:1834:1834) (1674:1674:1674))
        (PORT clk (2255:2255:2255) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2511:2511:2511) (2360:2360:2360))
        (PORT clk (2255:2255:2255) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2291:2291:2291))
        (PORT d[0] (2361:2361:2361) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2247:2247:2247))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1443:1443:1443) (1423:1423:1423))
        (PORT clk (2212:2212:2212) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1438:1438:1438) (1420:1420:1420))
        (PORT d[1] (2497:2497:2497) (2391:2391:2391))
        (PORT d[2] (1479:1479:1479) (1450:1450:1450))
        (PORT d[3] (2142:2142:2142) (2101:2101:2101))
        (PORT d[4] (1428:1428:1428) (1418:1418:1418))
        (PORT d[5] (1727:1727:1727) (1710:1710:1710))
        (PORT d[6] (1446:1446:1446) (1443:1443:1443))
        (PORT d[7] (1449:1449:1449) (1428:1428:1428))
        (PORT d[8] (1432:1432:1432) (1421:1421:1421))
        (PORT d[9] (1697:1697:1697) (1666:1666:1666))
        (PORT d[10] (1737:1737:1737) (1695:1695:1695))
        (PORT d[11] (1375:1375:1375) (1363:1363:1363))
        (PORT d[12] (1765:1765:1765) (1739:1739:1739))
        (PORT clk (2208:2208:2208) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1600:1600:1600) (1488:1488:1488))
        (PORT clk (2208:2208:2208) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2206:2206:2206))
        (PORT d[0] (2442:2442:2442) (2327:2327:2327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[26\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1729:1729:1729) (1607:1607:1607))
        (PORT datab (320:320:320) (406:406:406))
        (PORT datac (995:995:995) (942:942:942))
        (PORT datad (445:445:445) (481:481:481))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1695:1695:1695) (1668:1668:1668))
        (PORT clk (2267:2267:2267) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1683:1683:1683) (1636:1636:1636))
        (PORT d[1] (5564:5564:5564) (5602:5602:5602))
        (PORT d[2] (1383:1383:1383) (1359:1359:1359))
        (PORT d[3] (1377:1377:1377) (1356:1356:1356))
        (PORT d[4] (1098:1098:1098) (1106:1106:1106))
        (PORT d[5] (1985:1985:1985) (1938:1938:1938))
        (PORT d[6] (1122:1122:1122) (1130:1130:1130))
        (PORT d[7] (1065:1065:1065) (1057:1057:1057))
        (PORT d[8] (4359:4359:4359) (4356:4356:4356))
        (PORT d[9] (5353:5353:5353) (5334:5334:5334))
        (PORT d[10] (1291:1291:1291) (1258:1258:1258))
        (PORT d[11] (4425:4425:4425) (4427:4427:4427))
        (PORT d[12] (3860:3860:3860) (3767:3767:3767))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1286:1286:1286) (1199:1199:1199))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2885:2885:2885) (2709:2709:2709))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (PORT d[0] (2111:2111:2111) (1997:1997:1997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2252:2252:2252))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1130:1130:1130) (1121:1121:1121))
        (PORT clk (2220:2220:2220) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1718:1718:1718) (1686:1686:1686))
        (PORT d[1] (2870:2870:2870) (2755:2755:2755))
        (PORT d[2] (1450:1450:1450) (1436:1436:1436))
        (PORT d[3] (1162:1162:1162) (1167:1167:1167))
        (PORT d[4] (1104:1104:1104) (1096:1096:1096))
        (PORT d[5] (1127:1127:1127) (1139:1139:1139))
        (PORT d[6] (2200:2200:2200) (2195:2195:2195))
        (PORT d[7] (1160:1160:1160) (1163:1163:1163))
        (PORT d[8] (1136:1136:1136) (1143:1143:1143))
        (PORT d[9] (1087:1087:1087) (1087:1087:1087))
        (PORT d[10] (1396:1396:1396) (1352:1352:1352))
        (PORT d[11] (2387:2387:2387) (2337:2337:2337))
        (PORT d[12] (1195:1195:1195) (1194:1194:1194))
        (PORT clk (2216:2216:2216) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3948:3948:3948) (3747:3747:3747))
        (PORT clk (2216:2216:2216) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2210:2210:2210))
        (PORT d[0] (2932:2932:2932) (2727:2727:2727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[26\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1282:1282:1282) (1186:1186:1186))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (1342:1342:1342) (1262:1262:1262))
        (PORT datad (449:449:449) (485:485:485))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (2147:2147:2147) (2080:2080:2080))
        (PORT datac (993:993:993) (974:974:974))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2616:2616:2616) (2442:2442:2442))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (285:285:285) (355:355:355))
        (PORT datac (992:992:992) (973:973:973))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2616:2616:2616) (2442:2442:2442))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3560:3560:3560) (3542:3542:3542))
        (PORT clk (2282:2282:2282) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1689:1689:1689) (1645:1645:1645))
        (PORT d[1] (3270:3270:3270) (3167:3167:3167))
        (PORT d[2] (2065:2065:2065) (2015:2015:2015))
        (PORT d[3] (2007:2007:2007) (1993:1993:1993))
        (PORT d[4] (1432:1432:1432) (1415:1415:1415))
        (PORT d[5] (2316:2316:2316) (2280:2280:2280))
        (PORT d[6] (1148:1148:1148) (1154:1154:1154))
        (PORT d[7] (3486:3486:3486) (3372:3372:3372))
        (PORT d[8] (1112:1112:1112) (1114:1114:1114))
        (PORT d[9] (1083:1083:1083) (1077:1077:1077))
        (PORT d[10] (1164:1164:1164) (1180:1180:1180))
        (PORT d[11] (1721:1721:1721) (1703:1703:1703))
        (PORT d[12] (5326:5326:5326) (5302:5302:5302))
        (PORT clk (2279:2279:2279) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1610:1610:1610) (1514:1514:1514))
        (PORT clk (2279:2279:2279) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (1801:1801:1801))
        (PORT clk (2279:2279:2279) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (PORT d[0] (2395:2395:2395) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2268:2268:2268))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1356:1356:1356) (1322:1322:1322))
        (PORT clk (2235:2235:2235) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1463:1463:1463) (1463:1463:1463))
        (PORT d[1] (2099:2099:2099) (2066:2066:2066))
        (PORT d[2] (2353:2353:2353) (2304:2304:2304))
        (PORT d[3] (1442:1442:1442) (1436:1436:1436))
        (PORT d[4] (1511:1511:1511) (1512:1512:1512))
        (PORT d[5] (2541:2541:2541) (2460:2460:2460))
        (PORT d[6] (1470:1470:1470) (1484:1484:1484))
        (PORT d[7] (2102:2102:2102) (2068:2068:2068))
        (PORT d[8] (1416:1416:1416) (1411:1411:1411))
        (PORT d[9] (2649:2649:2649) (2582:2582:2582))
        (PORT d[10] (3280:3280:3280) (3168:3168:3168))
        (PORT d[11] (1480:1480:1480) (1484:1484:1484))
        (PORT d[12] (2787:2787:2787) (2732:2732:2732))
        (PORT clk (2231:2231:2231) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3309:3309:3309) (3132:3132:3132))
        (PORT clk (2231:2231:2231) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2226:2226:2226))
        (PORT d[0] (5684:5684:5684) (5578:5578:5578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3164:3164:3164) (3140:3140:3140))
        (PORT clk (2212:2212:2212) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5022:5022:5022) (4826:4826:4826))
        (PORT d[1] (3767:3767:3767) (3782:3782:3782))
        (PORT d[2] (3779:3779:3779) (3693:3693:3693))
        (PORT d[3] (4260:4260:4260) (4128:4128:4128))
        (PORT d[4] (3857:3857:3857) (3768:3768:3768))
        (PORT d[5] (4303:4303:4303) (4148:4148:4148))
        (PORT d[6] (4124:4124:4124) (4004:4004:4004))
        (PORT d[7] (4481:4481:4481) (4350:4350:4350))
        (PORT d[8] (3138:3138:3138) (3150:3150:3150))
        (PORT d[9] (4869:4869:4869) (4771:4771:4771))
        (PORT d[10] (3857:3857:3857) (3750:3750:3750))
        (PORT d[11] (4567:4567:4567) (4606:4606:4606))
        (PORT d[12] (4117:4117:4117) (4016:4016:4016))
        (PORT clk (2209:2209:2209) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4884:4884:4884) (4732:4732:4732))
        (PORT clk (2209:2209:2209) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5506:5506:5506) (5296:5296:5296))
        (PORT clk (2209:2209:2209) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (PORT d[0] (6278:6278:6278) (6102:6102:6102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2195:2195:2195))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3916:3916:3916) (3650:3650:3650))
        (PORT clk (2166:2166:2166) (2154:2154:2154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4591:4591:4591) (4499:4499:4499))
        (PORT d[1] (5268:5268:5268) (4954:4954:4954))
        (PORT d[2] (3994:3994:3994) (3897:3897:3897))
        (PORT d[3] (5135:5135:5135) (4801:4801:4801))
        (PORT d[4] (4237:4237:4237) (4269:4269:4269))
        (PORT d[5] (4706:4706:4706) (4674:4674:4674))
        (PORT d[6] (5375:5375:5375) (5074:5074:5074))
        (PORT d[7] (3590:3590:3590) (3646:3646:3646))
        (PORT d[8] (5071:5071:5071) (4934:4934:4934))
        (PORT d[9] (4908:4908:4908) (4848:4848:4848))
        (PORT d[10] (4683:4683:4683) (4515:4515:4515))
        (PORT d[11] (5155:5155:5155) (4836:4836:4836))
        (PORT d[12] (5595:5595:5595) (5477:5477:5477))
        (PORT clk (2162:2162:2162) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5196:5196:5196) (4964:4964:4964))
        (PORT clk (2162:2162:2162) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2154:2154:2154))
        (PORT d[0] (4616:4616:4616) (4434:4434:4434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4056:4056:4056) (4117:4117:4117))
        (PORT clk (2215:2215:2215) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4310:4310:4310) (4212:4212:4212))
        (PORT d[1] (3369:3369:3369) (3334:3334:3334))
        (PORT d[2] (4353:4353:4353) (4204:4204:4204))
        (PORT d[3] (3423:3423:3423) (3447:3447:3447))
        (PORT d[4] (4879:4879:4879) (4666:4666:4666))
        (PORT d[5] (4844:4844:4844) (4635:4635:4635))
        (PORT d[6] (3170:3170:3170) (3070:3070:3070))
        (PORT d[7] (4750:4750:4750) (4730:4730:4730))
        (PORT d[8] (2827:2827:2827) (2865:2865:2865))
        (PORT d[9] (4521:4521:4521) (4456:4456:4456))
        (PORT d[10] (4040:4040:4040) (3879:3879:3879))
        (PORT d[11] (4034:4034:4034) (3979:3979:3979))
        (PORT d[12] (4460:4460:4460) (4479:4479:4479))
        (PORT clk (2212:2212:2212) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4598:4598:4598) (4328:4328:4328))
        (PORT clk (2212:2212:2212) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6435:6435:6435) (6308:6308:6308))
        (PORT clk (2212:2212:2212) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2245:2245:2245))
        (PORT d[0] (3565:3565:3565) (3421:3421:3421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2201:2201:2201))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3797:3797:3797) (3682:3682:3682))
        (PORT clk (2169:2169:2169) (2160:2160:2160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4163:4163:4163) (3998:3998:3998))
        (PORT d[1] (4136:4136:4136) (3981:3981:3981))
        (PORT d[2] (4067:4067:4067) (3907:3907:3907))
        (PORT d[3] (4019:4019:4019) (3855:3855:3855))
        (PORT d[4] (3633:3633:3633) (3665:3665:3665))
        (PORT d[5] (5101:5101:5101) (5094:5094:5094))
        (PORT d[6] (3924:3924:3924) (3759:3759:3759))
        (PORT d[7] (3250:3250:3250) (3283:3283:3283))
        (PORT d[8] (5341:5341:5341) (5175:5175:5175))
        (PORT d[9] (4779:4779:4779) (4685:4685:4685))
        (PORT d[10] (4516:4516:4516) (4342:4342:4342))
        (PORT d[11] (4901:4901:4901) (4834:4834:4834))
        (PORT d[12] (5884:5884:5884) (5863:5863:5863))
        (PORT clk (2165:2165:2165) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3934:3934:3934) (3835:3835:3835))
        (PORT clk (2165:2165:2165) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2160:2160:2160))
        (PORT d[0] (4963:4963:4963) (4733:4733:4733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[24\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3803:3803:3803) (3768:3768:3768))
        (PORT datab (320:320:320) (406:406:406))
        (PORT datac (2388:2388:2388) (2259:2259:2259))
        (PORT datad (443:443:443) (479:479:479))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4765:4765:4765) (4835:4835:4835))
        (PORT clk (2227:2227:2227) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2745:2745:2745) (2703:2703:2703))
        (PORT d[1] (3681:3681:3681) (3672:3672:3672))
        (PORT d[2] (4978:4978:4978) (4804:4804:4804))
        (PORT d[3] (2074:2074:2074) (2088:2088:2088))
        (PORT d[4] (3002:3002:3002) (2943:2943:2943))
        (PORT d[5] (3256:3256:3256) (3167:3167:3167))
        (PORT d[6] (4212:4212:4212) (4133:4133:4133))
        (PORT d[7] (4040:4040:4040) (4011:4011:4011))
        (PORT d[8] (2155:2155:2155) (2181:2181:2181))
        (PORT d[9] (4405:4405:4405) (4365:4365:4365))
        (PORT d[10] (3271:3271:3271) (3191:3191:3191))
        (PORT d[11] (3738:3738:3738) (3730:3730:3730))
        (PORT d[12] (4758:4758:4758) (4772:4772:4772))
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5732:5732:5732) (5483:5483:5483))
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5131:5131:5131) (4855:4855:4855))
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (PORT d[0] (3903:3903:3903) (3758:3758:3758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2212:2212:2212))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3081:3081:3081) (2948:2948:2948))
        (PORT clk (2180:2180:2180) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3127:3127:3127) (3070:3070:3070))
        (PORT d[1] (3594:3594:3594) (3488:3488:3488))
        (PORT d[2] (3029:3029:3029) (2944:2944:2944))
        (PORT d[3] (2966:2966:2966) (2890:2890:2890))
        (PORT d[4] (3761:3761:3761) (3717:3717:3717))
        (PORT d[5] (4455:4455:4455) (4459:4459:4459))
        (PORT d[6] (2957:2957:2957) (2896:2896:2896))
        (PORT d[7] (2827:2827:2827) (2837:2837:2837))
        (PORT d[8] (2864:2864:2864) (2774:2774:2774))
        (PORT d[9] (3024:3024:3024) (2945:2945:2945))
        (PORT d[10] (4079:4079:4079) (3907:3907:3907))
        (PORT d[11] (3832:3832:3832) (3709:3709:3709))
        (PORT d[12] (2948:2948:2948) (2866:2866:2866))
        (PORT clk (2176:2176:2176) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5345:5345:5345) (5134:5134:5134))
        (PORT clk (2176:2176:2176) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2171:2171:2171))
        (PORT d[0] (4777:4777:4777) (4601:4601:4601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[24\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1053:1053:1053))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (2224:2224:2224) (2115:2115:2115))
        (PORT datad (449:449:449) (486:486:486))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (361:361:361))
        (PORT datac (989:989:989) (969:969:969))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2616:2616:2616) (2442:2442:2442))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3634:3634:3634) (3637:3637:3637))
        (PORT clk (2283:2283:2283) (2314:2314:2314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1376:1376:1376) (1344:1344:1344))
        (PORT d[1] (3583:3583:3583) (3461:3461:3461))
        (PORT d[2] (1636:1636:1636) (1595:1595:1595))
        (PORT d[3] (2086:2086:2086) (2076:2076:2076))
        (PORT d[4] (1150:1150:1150) (1158:1158:1158))
        (PORT d[5] (2301:2301:2301) (2258:2258:2258))
        (PORT d[6] (1130:1130:1130) (1139:1139:1139))
        (PORT d[7] (3829:3829:3829) (3698:3698:3698))
        (PORT d[8] (1085:1085:1085) (1083:1083:1083))
        (PORT d[9] (1330:1330:1330) (1315:1315:1315))
        (PORT d[10] (1437:1437:1437) (1442:1442:1442))
        (PORT d[11] (1444:1444:1444) (1441:1441:1441))
        (PORT d[12] (1122:1122:1122) (1123:1123:1123))
        (PORT clk (2280:2280:2280) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1387:1387:1387) (1306:1306:1306))
        (PORT clk (2280:2280:2280) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2273:2273:2273) (2145:2145:2145))
        (PORT clk (2280:2280:2280) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2314:2314:2314))
        (PORT d[0] (2064:2064:2064) (1947:1947:1947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2315:2315:2315))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2315:2315:2315))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2315:2315:2315))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2315:2315:2315))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2270:2270:2270))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1483:1483:1483) (1472:1472:1472))
        (PORT clk (2237:2237:2237) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1133:1133:1133) (1147:1147:1147))
        (PORT d[1] (1194:1194:1194) (1194:1194:1194))
        (PORT d[2] (1127:1127:1127) (1130:1130:1130))
        (PORT d[3] (1134:1134:1134) (1144:1144:1144))
        (PORT d[4] (1179:1179:1179) (1174:1174:1174))
        (PORT d[5] (1370:1370:1370) (1344:1344:1344))
        (PORT d[6] (1870:1870:1870) (1880:1880:1880))
        (PORT d[7] (1772:1772:1772) (1747:1747:1747))
        (PORT d[8] (1769:1769:1769) (1759:1759:1759))
        (PORT d[9] (2313:2313:2313) (2264:2264:2264))
        (PORT d[10] (2326:2326:2326) (2247:2247:2247))
        (PORT d[11] (1196:1196:1196) (1212:1212:1212))
        (PORT d[12] (1188:1188:1188) (1190:1190:1190))
        (PORT clk (2233:2233:2233) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1596:1596:1596) (1493:1493:1493))
        (PORT clk (2233:2233:2233) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2228:2228:2228))
        (PORT d[0] (3920:3920:3920) (3649:3649:3649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3921:3921:3921) (3915:3915:3915))
        (PORT clk (2270:2270:2270) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1339:1339:1339) (1301:1301:1301))
        (PORT d[1] (1714:1714:1714) (1686:1686:1686))
        (PORT d[2] (1716:1716:1716) (1680:1680:1680))
        (PORT d[3] (2082:2082:2082) (2062:2062:2062))
        (PORT d[4] (814:814:814) (833:833:833))
        (PORT d[5] (1052:1052:1052) (1044:1044:1044))
        (PORT d[6] (1094:1094:1094) (1100:1100:1100))
        (PORT d[7] (1074:1074:1074) (1063:1063:1063))
        (PORT d[8] (1619:1619:1619) (1570:1570:1570))
        (PORT d[9] (1949:1949:1949) (1906:1906:1906))
        (PORT d[10] (1755:1755:1755) (1743:1743:1743))
        (PORT d[11] (1099:1099:1099) (1101:1101:1101))
        (PORT d[12] (827:827:827) (833:833:833))
        (PORT clk (2267:2267:2267) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1678:1678:1678) (1582:1582:1582))
        (PORT clk (2267:2267:2267) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2574:2574:2574) (2427:2427:2427))
        (PORT clk (2267:2267:2267) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (PORT d[0] (1776:1776:1776) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2258:2258:2258))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1454:1454:1454) (1440:1440:1440))
        (PORT clk (2223:2223:2223) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1120:1120:1120) (1127:1127:1127))
        (PORT d[1] (1440:1440:1440) (1420:1420:1420))
        (PORT d[2] (1695:1695:1695) (1662:1662:1662))
        (PORT d[3] (1463:1463:1463) (1453:1453:1453))
        (PORT d[4] (1118:1118:1118) (1126:1126:1126))
        (PORT d[5] (1377:1377:1377) (1347:1347:1347))
        (PORT d[6] (2147:2147:2147) (2143:2143:2143))
        (PORT d[7] (1765:1765:1765) (1742:1742:1742))
        (PORT d[8] (1483:1483:1483) (1470:1470:1470))
        (PORT d[9] (2034:2034:2034) (1996:1996:1996))
        (PORT d[10] (2355:2355:2355) (2280:2280:2280))
        (PORT d[11] (1171:1171:1171) (1190:1190:1190))
        (PORT d[12] (1131:1131:1131) (1125:1125:1125))
        (PORT clk (2219:2219:2219) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3623:3623:3623) (3434:3434:3434))
        (PORT clk (2219:2219:2219) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2216:2216:2216))
        (PORT d[0] (1994:1994:1994) (1856:1856:1856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[23\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (934:934:934) (872:872:872))
        (PORT datab (482:482:482) (524:524:524))
        (PORT datac (683:683:683) (646:646:646))
        (PORT datad (290:290:290) (369:369:369))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3612:3612:3612) (3616:3616:3616))
        (PORT clk (2270:2270:2270) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1360:1360:1360) (1325:1325:1325))
        (PORT d[1] (1708:1708:1708) (1681:1681:1681))
        (PORT d[2] (1003:1003:1003) (992:992:992))
        (PORT d[3] (1347:1347:1347) (1326:1326:1326))
        (PORT d[4] (1130:1130:1130) (1139:1139:1139))
        (PORT d[5] (726:726:726) (736:736:736))
        (PORT d[6] (814:814:814) (831:831:831))
        (PORT d[7] (728:728:728) (731:731:731))
        (PORT d[8] (705:705:705) (707:707:707))
        (PORT d[9] (746:746:746) (738:738:738))
        (PORT d[10] (1454:1454:1454) (1461:1461:1461))
        (PORT d[11] (1400:1400:1400) (1396:1396:1396))
        (PORT d[12] (1102:1102:1102) (1101:1101:1101))
        (PORT clk (2267:2267:2267) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1505:1505:1505) (1384:1384:1384))
        (PORT clk (2267:2267:2267) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2253:2253:2253) (2124:2124:2124))
        (PORT clk (2267:2267:2267) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (PORT d[0] (2088:2088:2088) (1980:1980:1980))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2258:2258:2258))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1508:1508:1508) (1484:1484:1484))
        (PORT clk (2223:2223:2223) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1136:1136:1136) (1148:1148:1148))
        (PORT d[1] (1198:1198:1198) (1202:1202:1202))
        (PORT d[2] (1116:1116:1116) (1108:1108:1108))
        (PORT d[3] (1448:1448:1448) (1436:1436:1436))
        (PORT d[4] (1133:1133:1133) (1142:1142:1142))
        (PORT d[5] (2276:2276:2276) (2221:2221:2221))
        (PORT d[6] (1874:1874:1874) (1887:1887:1887))
        (PORT d[7] (1759:1759:1759) (1735:1735:1735))
        (PORT d[8] (1799:1799:1799) (1787:1787:1787))
        (PORT d[9] (1157:1157:1157) (1153:1153:1153))
        (PORT d[10] (2316:2316:2316) (2240:2240:2240))
        (PORT d[11] (1158:1158:1158) (1174:1174:1174))
        (PORT d[12] (1175:1175:1175) (1172:1172:1172))
        (PORT clk (2219:2219:2219) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1960:1960:1960) (1843:1843:1843))
        (PORT clk (2219:2219:2219) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2217:2217:2217))
        (PORT d[0] (1845:1845:1845) (1751:1751:1751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4207:4207:4207) (4181:4181:4181))
        (PORT clk (2269:2269:2269) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1691:1691:1691) (1645:1645:1645))
        (PORT d[1] (5913:5913:5913) (5935:5935:5935))
        (PORT d[2] (1375:1375:1375) (1351:1351:1351))
        (PORT d[3] (1013:1013:1013) (1002:1002:1002))
        (PORT d[4] (1073:1073:1073) (1079:1079:1079))
        (PORT d[5] (1065:1065:1065) (1059:1059:1059))
        (PORT d[6] (1143:1143:1143) (1154:1154:1154))
        (PORT d[7] (1082:1082:1082) (1071:1071:1071))
        (PORT d[8] (1368:1368:1368) (1331:1331:1331))
        (PORT d[9] (5360:5360:5360) (5342:5342:5342))
        (PORT d[10] (1260:1260:1260) (1225:1225:1225))
        (PORT d[11] (1124:1124:1124) (1128:1128:1128))
        (PORT d[12] (1064:1064:1064) (1056:1056:1056))
        (PORT clk (2266:2266:2266) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1514:1514:1514) (1383:1383:1383))
        (PORT clk (2266:2266:2266) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2585:2585:2585) (2438:2438:2438))
        (PORT clk (2266:2266:2266) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2302:2302:2302))
        (PORT d[0] (2058:2058:2058) (1943:1943:1943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2258:2258:2258))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1135:1135:1135) (1134:1134:1134))
        (PORT clk (2223:2223:2223) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1422:1422:1422) (1410:1410:1410))
        (PORT d[1] (1476:1476:1476) (1455:1455:1455))
        (PORT d[2] (815:815:815) (812:812:812))
        (PORT d[3] (1444:1444:1444) (1434:1434:1434))
        (PORT d[4] (785:785:785) (797:797:797))
        (PORT d[5] (785:785:785) (807:807:807))
        (PORT d[6] (791:791:791) (811:811:811))
        (PORT d[7] (792:792:792) (807:807:807))
        (PORT d[8] (1444:1444:1444) (1433:1433:1433))
        (PORT d[9] (2008:2008:2008) (1971:1971:1971))
        (PORT d[10] (824:824:824) (835:835:835))
        (PORT d[11] (811:811:811) (837:837:837))
        (PORT d[12] (822:822:822) (841:841:841))
        (PORT clk (2219:2219:2219) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1294:1294:1294) (1205:1205:1205))
        (PORT clk (2219:2219:2219) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2216:2216:2216))
        (PORT d[0] (1809:1809:1809) (1716:1716:1716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[23\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (610:610:610))
        (PORT datab (405:405:405) (389:389:389))
        (PORT datac (725:725:725) (689:689:689))
        (PORT datad (291:291:291) (371:371:371))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (366:366:366))
        (PORT datac (992:992:992) (973:973:973))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2616:2616:2616) (2442:2442:2442))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4599:4599:4599) (4560:4560:4560))
        (PORT clk (2236:2236:2236) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5125:5125:5125) (5091:5091:5091))
        (PORT d[1] (4887:4887:4887) (4937:4937:4937))
        (PORT d[2] (3768:3768:3768) (3656:3656:3656))
        (PORT d[3] (2008:2008:2008) (1961:1961:1961))
        (PORT d[4] (1761:1761:1761) (1740:1740:1740))
        (PORT d[5] (1967:1967:1967) (1914:1914:1914))
        (PORT d[6] (1750:1750:1750) (1735:1735:1735))
        (PORT d[7] (1711:1711:1711) (1677:1677:1677))
        (PORT d[8] (3543:3543:3543) (3589:3589:3589))
        (PORT d[9] (4724:4724:4724) (4729:4729:4729))
        (PORT d[10] (2289:2289:2289) (2213:2213:2213))
        (PORT d[11] (4137:4137:4137) (4150:4150:4150))
        (PORT d[12] (3175:3175:3175) (3097:3097:3097))
        (PORT clk (2233:2233:2233) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2155:2155:2155) (2005:2005:2005))
        (PORT clk (2233:2233:2233) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2177:2177:2177) (2028:2028:2028))
        (PORT clk (2233:2233:2233) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (PORT d[0] (3498:3498:3498) (3423:3423:3423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2222:2222:2222))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2366:2366:2366) (2309:2309:2309))
        (PORT clk (2190:2190:2190) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1734:1734:1734) (1710:1710:1710))
        (PORT d[1] (2175:2175:2175) (2082:2082:2082))
        (PORT d[2] (1711:1711:1711) (1684:1684:1684))
        (PORT d[3] (1839:1839:1839) (1816:1816:1816))
        (PORT d[4] (1729:1729:1729) (1703:1703:1703))
        (PORT d[5] (1752:1752:1752) (1733:1733:1733))
        (PORT d[6] (1743:1743:1743) (1721:1721:1721))
        (PORT d[7] (1734:1734:1734) (1691:1691:1691))
        (PORT d[8] (1791:1791:1791) (1756:1756:1756))
        (PORT d[9] (3603:3603:3603) (3439:3439:3439))
        (PORT d[10] (1752:1752:1752) (1734:1734:1734))
        (PORT d[11] (1726:1726:1726) (1702:1702:1702))
        (PORT d[12] (1852:1852:1852) (1825:1825:1825))
        (PORT clk (2186:2186:2186) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1596:1596:1596) (1488:1488:1488))
        (PORT clk (2186:2186:2186) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2180:2180:2180))
        (PORT d[0] (2121:2121:2121) (2011:2011:2011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1410:1410:1410) (1359:1359:1359))
        (PORT clk (2252:2252:2252) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5914:5914:5914) (5759:5759:5759))
        (PORT d[1] (4823:4823:4823) (4774:4774:4774))
        (PORT d[2] (1799:1799:1799) (1710:1710:1710))
        (PORT d[3] (3097:3097:3097) (3089:3089:3089))
        (PORT d[4] (5647:5647:5647) (5441:5441:5441))
        (PORT d[5] (1862:1862:1862) (1782:1782:1782))
        (PORT d[6] (2292:2292:2292) (2140:2140:2140))
        (PORT d[7] (3009:3009:3009) (2988:2988:2988))
        (PORT d[8] (3265:3265:3265) (3300:3300:3300))
        (PORT d[9] (4157:4157:4157) (4009:4009:4009))
        (PORT d[10] (4799:4799:4799) (4634:4634:4634))
        (PORT d[11] (4062:4062:4062) (4019:4019:4019))
        (PORT d[12] (1825:1825:1825) (1750:1750:1750))
        (PORT clk (2249:2249:2249) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5200:5200:5200) (4907:4907:4907))
        (PORT clk (2249:2249:2249) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5729:5729:5729) (5561:5561:5561))
        (PORT clk (2249:2249:2249) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (PORT d[0] (2518:2518:2518) (2348:2348:2348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2241:2241:2241))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3624:3624:3624) (3557:3557:3557))
        (PORT clk (2206:2206:2206) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4576:4576:4576) (4344:4344:4344))
        (PORT d[1] (4467:4467:4467) (4299:4299:4299))
        (PORT d[2] (3582:3582:3582) (3452:3452:3452))
        (PORT d[3] (3918:3918:3918) (3810:3810:3810))
        (PORT d[4] (5226:5226:5226) (5072:5072:5072))
        (PORT d[5] (6181:6181:6181) (6169:6169:6169))
        (PORT d[6] (1812:1812:1812) (1841:1841:1841))
        (PORT d[7] (5650:5650:5650) (5622:5622:5622))
        (PORT d[8] (3408:3408:3408) (3277:3277:3277))
        (PORT d[9] (1584:1584:1584) (1534:1534:1534))
        (PORT d[10] (3040:3040:3040) (2955:2955:2955))
        (PORT d[11] (3686:3686:3686) (3550:3550:3550))
        (PORT d[12] (1887:1887:1887) (1831:1831:1831))
        (PORT clk (2202:2202:2202) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1784:1784:1784) (1646:1646:1646))
        (PORT clk (2202:2202:2202) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2200:2200:2200))
        (PORT d[0] (2293:2293:2293) (2135:2135:2135))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1763:1763:1763) (1699:1699:1699))
        (PORT clk (2249:2249:2249) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5076:5076:5076) (5034:5034:5034))
        (PORT d[1] (3870:3870:3870) (3908:3908:3908))
        (PORT d[2] (4232:4232:4232) (4156:4156:4156))
        (PORT d[3] (3134:3134:3134) (3133:3133:3133))
        (PORT d[4] (6740:6740:6740) (6584:6584:6584))
        (PORT d[5] (3083:3083:3083) (2980:2980:2980))
        (PORT d[6] (4782:4782:4782) (4564:4564:4564))
        (PORT d[7] (2675:2675:2675) (2656:2656:2656))
        (PORT d[8] (2927:2927:2927) (2966:2966:2966))
        (PORT d[9] (5209:5209:5209) (5148:5148:5148))
        (PORT d[10] (5195:5195:5195) (5098:5098:5098))
        (PORT d[11] (4745:4745:4745) (4709:4709:4709))
        (PORT d[12] (2167:2167:2167) (2072:2072:2072))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4475:4475:4475) (4305:4305:4305))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6542:6542:6542) (6442:6442:6442))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (PORT d[0] (5013:5013:5013) (4756:4756:4756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2235:2235:2235))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3326:3326:3326) (3275:3275:3275))
        (PORT clk (2203:2203:2203) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4272:4272:4272) (4067:4067:4067))
        (PORT d[1] (3461:3461:3461) (3311:3311:3311))
        (PORT d[2] (2300:2300:2300) (2223:2223:2223))
        (PORT d[3] (3564:3564:3564) (3458:3458:3458))
        (PORT d[4] (1562:1562:1562) (1518:1518:1518))
        (PORT d[5] (1781:1781:1781) (1705:1705:1705))
        (PORT d[6] (2129:2129:2129) (2144:2144:2144))
        (PORT d[7] (2365:2365:2365) (2345:2345:2345))
        (PORT d[8] (2980:2980:2980) (2832:2832:2832))
        (PORT d[9] (1537:1537:1537) (1476:1476:1476))
        (PORT d[10] (2657:2657:2657) (2578:2578:2578))
        (PORT d[11] (3739:3739:3739) (3608:3608:3608))
        (PORT d[12] (2232:2232:2232) (2163:2163:2163))
        (PORT clk (2199:2199:2199) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4991:4991:4991) (4795:4795:4795))
        (PORT clk (2199:2199:2199) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2194:2194:2194))
        (PORT d[0] (3464:3464:3464) (3348:3348:3348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[22\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2832:2832:2832) (2839:2839:2839))
        (PORT datab (2189:2189:2189) (2098:2098:2098))
        (PORT datac (969:969:969) (913:913:913))
        (PORT datad (1280:1280:1280) (1199:1199:1199))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1393:1393:1393) (1348:1348:1348))
        (PORT clk (2202:2202:2202) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5031:5031:5031) (4988:4988:4988))
        (PORT d[1] (4228:4228:4228) (4285:4285:4285))
        (PORT d[2] (3854:3854:3854) (3778:3778:3778))
        (PORT d[3] (2949:2949:2949) (2932:2932:2932))
        (PORT d[4] (5694:5694:5694) (5554:5554:5554))
        (PORT d[5] (2434:2434:2434) (2355:2355:2355))
        (PORT d[6] (3763:3763:3763) (3582:3582:3582))
        (PORT d[7] (2326:2326:2326) (2310:2310:2310))
        (PORT d[8] (3204:3204:3204) (3226:3226:3226))
        (PORT d[9] (4824:4824:4824) (4759:4759:4759))
        (PORT d[10] (5489:5489:5489) (5390:5390:5390))
        (PORT d[11] (3770:3770:3770) (3767:3767:3767))
        (PORT d[12] (2732:2732:2732) (2611:2611:2611))
        (PORT clk (2199:2199:2199) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5281:5281:5281) (4961:4961:4961))
        (PORT clk (2199:2199:2199) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6181:6181:6181) (6086:6086:6086))
        (PORT clk (2199:2199:2199) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (PORT d[0] (4905:4905:4905) (4658:4658:4658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2187:2187:2187))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2682:2682:2682) (2641:2641:2641))
        (PORT clk (2156:2156:2156) (2146:2146:2146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2778:2778:2778) (2648:2648:2648))
        (PORT d[1] (2472:2472:2472) (2348:2348:2348))
        (PORT d[2] (2593:2593:2593) (2497:2497:2497))
        (PORT d[3] (2539:2539:2539) (2454:2454:2454))
        (PORT d[4] (5326:5326:5326) (5413:5413:5413))
        (PORT d[5] (2223:2223:2223) (2140:2140:2140))
        (PORT d[6] (5966:5966:5966) (5783:5783:5783))
        (PORT d[7] (2651:2651:2651) (2616:2616:2616))
        (PORT d[8] (2500:2500:2500) (2404:2404:2404))
        (PORT d[9] (3274:3274:3274) (3138:3138:3138))
        (PORT d[10] (2243:2243:2243) (2189:2189:2189))
        (PORT d[11] (4759:4759:4759) (4603:4603:4603))
        (PORT d[12] (2627:2627:2627) (2549:2549:2549))
        (PORT clk (2152:2152:2152) (2142:2142:2142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2440:2440:2440) (2263:2263:2263))
        (PORT clk (2152:2152:2152) (2142:2142:2142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2146:2146:2146))
        (PORT d[0] (4472:4472:4472) (4245:4245:4245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[22\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1291:1291:1291) (1241:1241:1241))
        (PORT datab (1740:1740:1740) (1606:1606:1606))
        (PORT datac (2737:2737:2737) (2610:2610:2610))
        (PORT datad (450:450:450) (487:487:487))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (359:359:359))
        (PORT datac (989:989:989) (969:969:969))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2616:2616:2616) (2442:2442:2442))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1440:1440:1440) (1324:1324:1324))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (2977:2977:2977) (2952:2952:2952))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1910:1910:1910))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (870:870:870) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (1410:1410:1410) (1294:1294:1294))
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1910:1910:1910))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (870:870:870) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datac (1410:1410:1410) (1293:1293:1293))
        (PORT datad (254:254:254) (316:316:316))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1910:1910:1910))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (870:870:870) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (1402:1402:1402) (1285:1285:1285))
        (PORT datad (258:258:258) (321:321:321))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1910:1910:1910))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (870:870:870) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5282:5282:5282) (5276:5276:5276))
        (PORT clk (2264:2264:2264) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4327:4327:4327) (4244:4244:4244))
        (PORT d[1] (3509:3509:3509) (3523:3523:3523))
        (PORT d[2] (4152:4152:4152) (3864:3864:3864))
        (PORT d[3] (4153:4153:4153) (4158:4158:4158))
        (PORT d[4] (5313:5313:5313) (5115:5115:5115))
        (PORT d[5] (4572:4572:4572) (4289:4289:4289))
        (PORT d[6] (5018:5018:5018) (4749:4749:4749))
        (PORT d[7] (3026:3026:3026) (3019:3019:3019))
        (PORT d[8] (3290:3290:3290) (3347:3347:3347))
        (PORT d[9] (5324:5324:5324) (5304:5304:5304))
        (PORT d[10] (5507:5507:5507) (5355:5355:5355))
        (PORT d[11] (4369:4369:4369) (4325:4325:4325))
        (PORT d[12] (4326:4326:4326) (4261:4261:4261))
        (PORT clk (2261:2261:2261) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5268:5268:5268) (5019:5019:5019))
        (PORT clk (2261:2261:2261) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6377:6377:6377) (6209:6209:6209))
        (PORT clk (2261:2261:2261) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (PORT d[0] (3990:3990:3990) (3862:3862:3862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2252:2252:2252))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (2643:2643:2643))
        (PORT clk (2217:2217:2217) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6370:6370:6370) (6012:6012:6012))
        (PORT d[1] (6047:6047:6047) (5740:5740:5740))
        (PORT d[2] (4947:4947:4947) (4838:4838:4838))
        (PORT d[3] (6741:6741:6741) (6543:6543:6543))
        (PORT d[4] (4681:4681:4681) (4745:4745:4745))
        (PORT d[5] (6554:6554:6554) (6557:6557:6557))
        (PORT d[6] (7902:7902:7902) (7673:7673:7673))
        (PORT d[7] (3170:3170:3170) (3158:3158:3158))
        (PORT d[8] (4237:4237:4237) (3970:3970:3970))
        (PORT d[9] (3761:3761:3761) (3537:3537:3537))
        (PORT d[10] (3025:3025:3025) (2799:2799:2799))
        (PORT d[11] (5430:5430:5430) (5296:5296:5296))
        (PORT d[12] (3795:3795:3795) (3589:3589:3589))
        (PORT clk (2213:2213:2213) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3937:3937:3937) (3811:3811:3811))
        (PORT clk (2213:2213:2213) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2210:2210:2210))
        (PORT d[0] (3746:3746:3746) (3427:3427:3427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5581:5581:5581) (5567:5567:5567))
        (PORT clk (2260:2260:2260) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4658:4658:4658) (4588:4588:4588))
        (PORT d[1] (3834:3834:3834) (3841:3841:3841))
        (PORT d[2] (3806:3806:3806) (3529:3529:3529))
        (PORT d[3] (2877:2877:2877) (2943:2943:2943))
        (PORT d[4] (5344:5344:5344) (5212:5212:5212))
        (PORT d[5] (3832:3832:3832) (3570:3570:3570))
        (PORT d[6] (4664:4664:4664) (4404:4404:4404))
        (PORT d[7] (2667:2667:2667) (2666:2666:2666))
        (PORT d[8] (3249:3249:3249) (3297:3297:3297))
        (PORT d[9] (4690:4690:4690) (4693:4693:4693))
        (PORT d[10] (5650:5650:5650) (5481:5481:5481))
        (PORT d[11] (4394:4394:4394) (4377:4377:4377))
        (PORT d[12] (3622:3622:3622) (3569:3569:3569))
        (PORT clk (2257:2257:2257) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4523:4523:4523) (4381:4381:4381))
        (PORT clk (2257:2257:2257) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6006:6006:6006) (5840:5840:5840))
        (PORT clk (2257:2257:2257) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (PORT d[0] (5415:5415:5415) (5197:5197:5197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2247:2247:2247))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2433:2433:2433) (2409:2409:2409))
        (PORT clk (2214:2214:2214) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6695:6695:6695) (6324:6324:6324))
        (PORT d[1] (6394:6394:6394) (6079:6079:6079))
        (PORT d[2] (3150:3150:3150) (3040:3040:3040))
        (PORT d[3] (7061:7061:7061) (6874:6874:6874))
        (PORT d[4] (5015:5015:5015) (5107:5107:5107))
        (PORT d[5] (7586:7586:7586) (7563:7563:7563))
        (PORT d[6] (6620:6620:6620) (6440:6440:6440))
        (PORT d[7] (2825:2825:2825) (2822:2822:2822))
        (PORT d[8] (3925:3925:3925) (3661:3661:3661))
        (PORT d[9] (3418:3418:3418) (3206:3206:3206))
        (PORT d[10] (2769:2769:2769) (2571:2571:2571))
        (PORT d[11] (4460:4460:4460) (4363:4363:4363))
        (PORT d[12] (3755:3755:3755) (3527:3527:3527))
        (PORT clk (2210:2210:2210) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5695:5695:5695) (5493:5493:5493))
        (PORT clk (2210:2210:2210) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2206:2206:2206))
        (PORT d[0] (5658:5658:5658) (5371:5371:5371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[17\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3075:3075:3075) (2943:2943:2943))
        (PORT datab (3480:3480:3480) (3479:3479:3479))
        (PORT datac (2009:2009:2009) (1866:1866:1866))
        (PORT datad (1617:1617:1617) (1548:1548:1548))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1700:1700:1700) (1639:1639:1639))
        (PORT clk (2226:2226:2226) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4757:4757:4757) (4724:4724:4724))
        (PORT d[1] (4214:4214:4214) (4271:4271:4271))
        (PORT d[2] (3893:3893:3893) (3825:3825:3825))
        (PORT d[3] (3456:3456:3456) (3437:3437:3437))
        (PORT d[4] (6376:6376:6376) (6220:6220:6220))
        (PORT d[5] (2462:2462:2462) (2380:2380:2380))
        (PORT d[6] (4605:4605:4605) (4357:4357:4357))
        (PORT d[7] (2301:2301:2301) (2289:2289:2289))
        (PORT d[8] (3641:3641:3641) (3659:3659:3659))
        (PORT d[9] (4874:4874:4874) (4825:4825:4825))
        (PORT d[10] (5204:5204:5204) (5102:5102:5102))
        (PORT d[11] (4410:4410:4410) (4385:4385:4385))
        (PORT d[12] (2429:2429:2429) (2322:2322:2322))
        (PORT clk (2223:2223:2223) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2877:2877:2877) (2641:2641:2641))
        (PORT clk (2223:2223:2223) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6216:6216:6216) (6131:6131:6131))
        (PORT clk (2223:2223:2223) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (PORT d[0] (2838:2838:2838) (2757:2757:2757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2212:2212:2212))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1158:1158:1158) (1156:1156:1156))
        (PORT clk (2180:2180:2180) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3681:3681:3681) (3512:3512:3512))
        (PORT d[1] (3089:3089:3089) (2949:2949:2949))
        (PORT d[2] (2294:2294:2294) (2215:2215:2215))
        (PORT d[3] (3529:3529:3529) (3408:3408:3408))
        (PORT d[4] (6000:6000:6000) (6081:6081:6081))
        (PORT d[5] (1868:1868:1868) (1803:1803:1803))
        (PORT d[6] (6264:6264:6264) (6059:6059:6059))
        (PORT d[7] (2353:2353:2353) (2331:2331:2331))
        (PORT d[8] (2202:2202:2202) (2121:2121:2121))
        (PORT d[9] (3353:3353:3353) (3225:3225:3225))
        (PORT d[10] (2259:2259:2259) (2207:2207:2207))
        (PORT d[11] (4374:4374:4374) (4222:4222:4222))
        (PORT d[12] (1963:1963:1963) (1908:1908:1908))
        (PORT clk (2176:2176:2176) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2119:2119:2119) (1954:1954:1954))
        (PORT clk (2176:2176:2176) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2171:2171:2171))
        (PORT d[0] (2624:2624:2624) (2463:2463:2463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5965:5965:5965) (5940:5940:5940))
        (PORT clk (2257:2257:2257) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4341:4341:4341) (4274:4274:4274))
        (PORT d[1] (3867:3867:3867) (3873:3873:3873))
        (PORT d[2] (3836:3836:3836) (3562:3562:3562))
        (PORT d[3] (2807:2807:2807) (2871:2871:2871))
        (PORT d[4] (5006:5006:5006) (4874:4874:4874))
        (PORT d[5] (3833:3833:3833) (3568:3568:3568))
        (PORT d[6] (3763:3763:3763) (3554:3554:3554))
        (PORT d[7] (2661:2661:2661) (2661:2661:2661))
        (PORT d[8] (2979:2979:2979) (3044:3044:3044))
        (PORT d[9] (4682:4682:4682) (4685:4685:4685))
        (PORT d[10] (4782:4782:4782) (4658:4658:4658))
        (PORT d[11] (4060:4060:4060) (4057:4057:4057))
        (PORT d[12] (3851:3851:3851) (3778:3778:3778))
        (PORT clk (2254:2254:2254) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4831:4831:4831) (4486:4486:4486))
        (PORT clk (2254:2254:2254) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5664:5664:5664) (5508:5508:5508))
        (PORT clk (2254:2254:2254) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2290:2290:2290))
        (PORT d[0] (4866:4866:4866) (4622:4622:4622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2246:2246:2246))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2724:2724:2724) (2673:2673:2673))
        (PORT clk (2210:2210:2210) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7035:7035:7035) (6657:6657:6657))
        (PORT d[1] (6706:6706:6706) (6372:6372:6372))
        (PORT d[2] (2821:2821:2821) (2729:2729:2729))
        (PORT d[3] (7053:7053:7053) (6852:6852:6852))
        (PORT d[4] (5033:5033:5033) (5130:5130:5130))
        (PORT d[5] (7243:7243:7243) (7231:7231:7231))
        (PORT d[6] (6600:6600:6600) (6416:6416:6416))
        (PORT d[7] (2476:2476:2476) (2479:2479:2479))
        (PORT d[8] (3011:3011:3011) (2805:2805:2805))
        (PORT d[9] (3107:3107:3107) (2907:2907:2907))
        (PORT d[10] (3082:3082:3082) (2865:2865:2865))
        (PORT d[11] (4757:4757:4757) (4641:4641:4641))
        (PORT d[12] (4002:4002:4002) (3758:3758:3758))
        (PORT clk (2206:2206:2206) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4216:4216:4216) (4030:4030:4030))
        (PORT clk (2206:2206:2206) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2204:2204:2204))
        (PORT d[0] (4535:4535:4535) (4338:4338:4338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[17\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (3479:3479:3479) (3477:3477:3477))
        (PORT datac (1322:1322:1322) (1249:1249:1249))
        (PORT datad (2292:2292:2292) (2056:2056:2056))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (359:359:359))
        (PORT datac (1409:1409:1409) (1292:1292:1292))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1910:1910:1910))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (870:870:870) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1687:1687:1687) (1535:1535:1535))
        (PORT datac (2453:2453:2453) (2328:2328:2328))
        (PORT datad (3146:3146:3146) (3072:3072:3072))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (3043:3043:3043) (2880:2880:2880))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (285:285:285) (355:355:355))
        (PORT datac (2452:2452:2452) (2328:2328:2328))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (3043:3043:3043) (2880:2880:2880))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4614:4614:4614) (4625:4625:4625))
        (PORT clk (2274:2274:2274) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4509:4509:4509) (4363:4363:4363))
        (PORT d[1] (3464:3464:3464) (3473:3473:3473))
        (PORT d[2] (4932:4932:4932) (4751:4751:4751))
        (PORT d[3] (3425:3425:3425) (3445:3445:3445))
        (PORT d[4] (4942:4942:4942) (4766:4766:4766))
        (PORT d[5] (5776:5776:5776) (5422:5422:5422))
        (PORT d[6] (3651:3651:3651) (3386:3386:3386))
        (PORT d[7] (4607:4607:4607) (4520:4520:4520))
        (PORT d[8] (3852:3852:3852) (3845:3845:3845))
        (PORT d[9] (5250:5250:5250) (5209:5209:5209))
        (PORT d[10] (4822:4822:4822) (4682:4682:4682))
        (PORT d[11] (4288:4288:4288) (4216:4216:4216))
        (PORT d[12] (4725:4725:4725) (4729:4729:4729))
        (PORT clk (2271:2271:2271) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3909:3909:3909) (3578:3578:3578))
        (PORT clk (2271:2271:2271) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6649:6649:6649) (6438:6438:6438))
        (PORT clk (2271:2271:2271) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2306:2306:2306))
        (PORT d[0] (4139:4139:4139) (3887:3887:3887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2262:2262:2262))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2767:2767:2767) (2667:2667:2667))
        (PORT clk (2227:2227:2227) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5643:5643:5643) (5284:5284:5284))
        (PORT d[1] (5378:5378:5378) (5088:5088:5088))
        (PORT d[2] (4277:4277:4277) (4189:4189:4189))
        (PORT d[3] (6057:6057:6057) (5861:5861:5861))
        (PORT d[4] (4968:4968:4968) (4991:4991:4991))
        (PORT d[5] (5886:5886:5886) (5912:5912:5912))
        (PORT d[6] (7559:7559:7559) (7338:7338:7338))
        (PORT d[7] (4826:4826:4826) (4691:4691:4691))
        (PORT d[8] (5767:5767:5767) (5618:5618:5618))
        (PORT d[9] (5276:5276:5276) (5141:5141:5141))
        (PORT d[10] (3690:3690:3690) (3447:3447:3447))
        (PORT d[11] (4110:4110:4110) (4001:4001:4001))
        (PORT d[12] (4434:4434:4434) (4230:4230:4230))
        (PORT clk (2223:2223:2223) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3223:3223:3223) (3022:3022:3022))
        (PORT clk (2223:2223:2223) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2220:2220:2220))
        (PORT d[0] (4591:4591:4591) (4425:4425:4425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4640:4640:4640) (4651:4651:4651))
        (PORT clk (2275:2275:2275) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4301:4301:4301) (4197:4197:4197))
        (PORT d[1] (3733:3733:3733) (3710:3710:3710))
        (PORT d[2] (4965:4965:4965) (4784:4784:4784))
        (PORT d[3] (3451:3451:3451) (3470:3470:3470))
        (PORT d[4] (4982:4982:4982) (4808:4808:4808))
        (PORT d[5] (5756:5756:5756) (5405:5405:5405))
        (PORT d[6] (4257:4257:4257) (3977:3977:3977))
        (PORT d[7] (4614:4614:4614) (4528:4528:4528))
        (PORT d[8] (3579:3579:3579) (3593:3593:3593))
        (PORT d[9] (5530:5530:5530) (5474:5474:5474))
        (PORT d[10] (5120:5120:5120) (4973:4973:4973))
        (PORT d[11] (4654:4654:4654) (4579:4579:4579))
        (PORT d[12] (4732:4732:4732) (4737:4737:4737))
        (PORT clk (2272:2272:2272) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5971:5971:5971) (5558:5558:5558))
        (PORT clk (2272:2272:2272) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6956:6956:6956) (6749:6749:6749))
        (PORT clk (2272:2272:2272) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2308:2308:2308))
        (PORT d[0] (3735:3735:3735) (3634:3634:3634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2264:2264:2264))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2481:2481:2481) (2408:2408:2408))
        (PORT clk (2229:2229:2229) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5648:5648:5648) (5301:5301:5301))
        (PORT d[1] (5379:5379:5379) (5091:5091:5091))
        (PORT d[2] (4638:4638:4638) (4547:4547:4547))
        (PORT d[3] (6056:6056:6056) (5864:5864:5864))
        (PORT d[4] (4943:4943:4943) (4966:4966:4966))
        (PORT d[5] (5917:5917:5917) (5932:5932:5932))
        (PORT d[6] (7550:7550:7550) (7331:7331:7331))
        (PORT d[7] (4884:4884:4884) (4748:4748:4748))
        (PORT d[8] (4917:4917:4917) (4619:4619:4619))
        (PORT d[9] (3681:3681:3681) (3592:3592:3592))
        (PORT d[10] (3649:3649:3649) (3405:3405:3405))
        (PORT d[11] (5056:5056:5056) (4936:4936:4936))
        (PORT d[12] (4497:4497:4497) (4295:4295:4295))
        (PORT clk (2225:2225:2225) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4105:4105:4105) (3931:3931:3931))
        (PORT clk (2225:2225:2225) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2222:2222:2222))
        (PORT d[0] (4490:4490:4490) (4306:4306:4306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4632:4632:4632) (4643:4643:4643))
        (PORT clk (2273:2273:2273) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3981:3981:3981) (3889:3889:3889))
        (PORT d[1] (3404:3404:3404) (3378:3378:3378))
        (PORT d[2] (4635:4635:4635) (4464:4464:4464))
        (PORT d[3] (3467:3467:3467) (3485:3485:3485))
        (PORT d[4] (4634:4634:4634) (4458:4458:4458))
        (PORT d[5] (5440:5440:5440) (5104:5104:5104))
        (PORT d[6] (3644:3644:3644) (3392:3392:3392))
        (PORT d[7] (4300:4300:4300) (4222:4222:4222))
        (PORT d[8] (3557:3557:3557) (3568:3568:3568))
        (PORT d[9] (5192:5192:5192) (5152:5152:5152))
        (PORT d[10] (4493:4493:4493) (4407:4407:4407))
        (PORT d[11] (4318:4318:4318) (4254:4254:4254))
        (PORT d[12] (4710:4710:4710) (4713:4713:4713))
        (PORT clk (2270:2270:2270) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5263:5263:5263) (5028:5028:5028))
        (PORT clk (2270:2270:2270) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6648:6648:6648) (6437:6437:6437))
        (PORT clk (2270:2270:2270) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (PORT d[0] (3947:3947:3947) (3793:3793:3793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3082:3082:3082) (2967:2967:2967))
        (PORT clk (2227:2227:2227) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5347:5347:5347) (5014:5014:5014))
        (PORT d[1] (5370:5370:5370) (5080:5080:5080))
        (PORT d[2] (4305:4305:4305) (4226:4226:4226))
        (PORT d[3] (6031:6031:6031) (5836:5836:5836))
        (PORT d[4] (4950:4950:4950) (4985:4985:4985))
        (PORT d[5] (5885:5885:5885) (5912:5912:5912))
        (PORT d[6] (7269:7269:7269) (7058:7058:7058))
        (PORT d[7] (4843:4843:4843) (4705:4705:4705))
        (PORT d[8] (5728:5728:5728) (5581:5581:5581))
        (PORT d[9] (5023:5023:5023) (4900:4900:4900))
        (PORT d[10] (3691:3691:3691) (3448:3448:3448))
        (PORT d[11] (4794:4794:4794) (4683:4683:4683))
        (PORT d[12] (4508:4508:4508) (4309:4309:4309))
        (PORT clk (2223:2223:2223) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3268:3268:3268) (3161:3161:3161))
        (PORT clk (2223:2223:2223) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2217:2217:2217))
        (PORT d[0] (5201:5201:5201) (4940:4940:4940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5739:5739:5739) (5755:5755:5755))
        (PORT clk (2259:2259:2259) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5212:5212:5212) (5077:5077:5077))
        (PORT d[1] (4079:4079:4079) (4035:4035:4035))
        (PORT d[2] (2788:2788:2788) (2662:2662:2662))
        (PORT d[3] (2112:2112:2112) (2127:2127:2127))
        (PORT d[4] (5219:5219:5219) (5000:5000:5000))
        (PORT d[5] (2438:2438:2438) (2334:2334:2334))
        (PORT d[6] (2448:2448:2448) (2341:2341:2341))
        (PORT d[7] (2435:2435:2435) (2315:2315:2315))
        (PORT d[8] (3626:3626:3626) (3672:3672:3672))
        (PORT d[9] (3465:3465:3465) (3333:3333:3333))
        (PORT d[10] (4168:4168:4168) (4023:4023:4023))
        (PORT d[11] (5788:5788:5788) (5689:5689:5689))
        (PORT d[12] (2471:2471:2471) (2372:2372:2372))
        (PORT clk (2256:2256:2256) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4117:4117:4117) (3918:3918:3918))
        (PORT clk (2256:2256:2256) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5043:5043:5043) (4897:4897:4897))
        (PORT clk (2256:2256:2256) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2293:2293:2293))
        (PORT d[0] (4965:4965:4965) (4679:4679:4679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2249:2249:2249))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1362:1362:1362) (1325:1325:1325))
        (PORT clk (2212:2212:2212) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4387:4387:4387) (4210:4210:4210))
        (PORT d[1] (4114:4114:4114) (3957:3957:3957))
        (PORT d[2] (3327:3327:3327) (3228:3228:3228))
        (PORT d[3] (4840:4840:4840) (4684:4684:4684))
        (PORT d[4] (4286:4286:4286) (4176:4176:4176))
        (PORT d[5] (5875:5875:5875) (5879:5879:5879))
        (PORT d[6] (1582:1582:1582) (1633:1633:1633))
        (PORT d[7] (4942:4942:4942) (4934:4934:4934))
        (PORT d[8] (3991:3991:3991) (3831:3831:3831))
        (PORT d[9] (1968:1968:1968) (1909:1909:1909))
        (PORT d[10] (2609:2609:2609) (2527:2527:2527))
        (PORT d[11] (3652:3652:3652) (3511:3511:3511))
        (PORT d[12] (2233:2233:2233) (2164:2164:2164))
        (PORT clk (2208:2208:2208) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4959:4959:4959) (4757:4757:4757))
        (PORT clk (2208:2208:2208) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2207:2207:2207))
        (PORT d[0] (4692:4692:4692) (4399:4399:4399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[14\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2466:2466:2466) (2388:2388:2388))
        (PORT datab (2389:2389:2389) (2198:2198:2198))
        (PORT datac (2369:2369:2369) (2376:2376:2376))
        (PORT datad (1119:1119:1119) (1016:1016:1016))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[14\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2574:2574:2574) (2323:2323:2323))
        (PORT datab (2593:2593:2593) (2420:2420:2420))
        (PORT datac (2371:2371:2371) (2379:2379:2379))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1076:1076:1076))
        (PORT datac (2699:2699:2699) (2523:2523:2523))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2802:2802:2802) (2650:2650:2650))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (2699:2699:2699) (2523:2523:2523))
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2802:2802:2802) (2650:2650:2650))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4979:4979:4979) (4991:4991:4991))
        (PORT clk (2282:2282:2282) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3975:3975:3975) (3902:3902:3902))
        (PORT d[1] (3437:3437:3437) (3451:3451:3451))
        (PORT d[2] (4161:4161:4161) (3873:3873:3873))
        (PORT d[3] (4124:4124:4124) (4130:4130:4130))
        (PORT d[4] (5299:5299:5299) (5113:5113:5113))
        (PORT d[5] (4544:4544:4544) (4261:4261:4261))
        (PORT d[6] (4997:4997:4997) (4729:4729:4729))
        (PORT d[7] (4914:4914:4914) (4810:4810:4810))
        (PORT d[8] (3293:3293:3293) (3351:3351:3351))
        (PORT d[9] (5345:5345:5345) (5326:5326:5326))
        (PORT d[10] (5504:5504:5504) (5351:5351:5351))
        (PORT d[11] (4340:4340:4340) (4298:4298:4298))
        (PORT d[12] (5077:5077:5077) (5062:5062:5062))
        (PORT clk (2279:2279:2279) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6290:6290:6290) (5864:5864:5864))
        (PORT clk (2279:2279:2279) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6692:6692:6692) (6510:6510:6510))
        (PORT clk (2279:2279:2279) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (PORT d[0] (4049:4049:4049) (3930:3930:3930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2268:2268:2268))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2381:2381:2381) (2357:2357:2357))
        (PORT clk (2235:2235:2235) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6011:6011:6011) (5655:5655:5655))
        (PORT d[1] (6009:6009:6009) (5687:5687:5687))
        (PORT d[2] (4955:4955:4955) (4851:4851:4851))
        (PORT d[3] (6737:6737:6737) (6538:6538:6538))
        (PORT d[4] (4678:4678:4678) (4762:4762:4762))
        (PORT d[5] (6541:6541:6541) (6543:6543:6543))
        (PORT d[6] (7898:7898:7898) (7669:7669:7669))
        (PORT d[7] (3439:3439:3439) (3413:3413:3413))
        (PORT d[8] (4242:4242:4242) (3975:3975:3975))
        (PORT d[9] (5651:5651:5651) (5499:5499:5499))
        (PORT d[10] (2753:2753:2753) (2538:2538:2538))
        (PORT d[11] (4400:4400:4400) (4277:4277:4277))
        (PORT d[12] (4160:4160:4160) (3945:3945:3945))
        (PORT clk (2231:2231:2231) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4739:4739:4739) (4536:4536:4536))
        (PORT clk (2231:2231:2231) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2226:2226:2226))
        (PORT d[0] (5153:5153:5153) (4949:4949:4949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3285:3285:3285) (3296:3296:3296))
        (PORT clk (2272:2272:2272) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1400:1400:1400) (1374:1374:1374))
        (PORT d[1] (1385:1385:1385) (1363:1363:1363))
        (PORT d[2] (1376:1376:1376) (1351:1351:1351))
        (PORT d[3] (1747:1747:1747) (1740:1740:1740))
        (PORT d[4] (1121:1121:1121) (1129:1129:1129))
        (PORT d[5] (2323:2323:2323) (2288:2288:2288))
        (PORT d[6] (1138:1138:1138) (1144:1144:1144))
        (PORT d[7] (3527:3527:3527) (3413:3413:3413))
        (PORT d[8] (1102:1102:1102) (1102:1102:1102))
        (PORT d[9] (1043:1043:1043) (1035:1035:1035))
        (PORT d[10] (1152:1152:1152) (1168:1168:1168))
        (PORT d[11] (1412:1412:1412) (1409:1409:1409))
        (PORT d[12] (1128:1128:1128) (1130:1130:1130))
        (PORT clk (2269:2269:2269) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1311:1311:1311) (1228:1228:1228))
        (PORT clk (2269:2269:2269) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2240:2240:2240) (2110:2110:2110))
        (PORT clk (2269:2269:2269) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
        (PORT d[0] (2126:2126:2126) (2021:2021:2021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2256:2256:2256))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1553:1553:1553) (1489:1489:1489))
        (PORT clk (2226:2226:2226) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1175:1175:1175) (1182:1182:1182))
        (PORT d[1] (1437:1437:1437) (1415:1415:1415))
        (PORT d[2] (2386:2386:2386) (2338:2338:2338))
        (PORT d[3] (1158:1158:1158) (1160:1160:1160))
        (PORT d[4] (1120:1120:1120) (1126:1126:1126))
        (PORT d[5] (1371:1371:1371) (1345:1345:1345))
        (PORT d[6] (1831:1831:1831) (1839:1839:1839))
        (PORT d[7] (1464:1464:1464) (1454:1454:1454))
        (PORT d[8] (2984:2984:2984) (2917:2917:2917))
        (PORT d[9] (2352:2352:2352) (2304:2304:2304))
        (PORT d[10] (1412:1412:1412) (1370:1370:1370))
        (PORT d[11] (1496:1496:1496) (1505:1505:1505))
        (PORT d[12] (1453:1453:1453) (1439:1439:1439))
        (PORT clk (2222:2222:2222) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3601:3601:3601) (3406:3406:3406))
        (PORT clk (2222:2222:2222) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (PORT d[0] (6278:6278:6278) (6137:6137:6137))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4963:4963:4963) (4968:4968:4968))
        (PORT clk (2280:2280:2280) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4309:4309:4309) (4204:4204:4204))
        (PORT d[1] (3454:3454:3454) (3448:3448:3448))
        (PORT d[2] (5242:5242:5242) (5045:5045:5045))
        (PORT d[3] (3778:3778:3778) (3791:3791:3791))
        (PORT d[4] (4976:4976:4976) (4790:4790:4790))
        (PORT d[5] (5763:5763:5763) (5412:5412:5412))
        (PORT d[6] (3319:3319:3319) (3077:3077:3077))
        (PORT d[7] (4623:4623:4623) (4532:4532:4532))
        (PORT d[8] (3859:3859:3859) (3860:3860:3860))
        (PORT d[9] (5517:5517:5517) (5463:5463:5463))
        (PORT d[10] (5143:5143:5143) (5000:5000:5000))
        (PORT d[11] (4608:4608:4608) (4523:4523:4523))
        (PORT d[12] (5026:5026:5026) (5014:5014:5014))
        (PORT clk (2277:2277:2277) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5542:5542:5542) (5294:5294:5294))
        (PORT clk (2277:2277:2277) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6964:6964:6964) (6758:6758:6758))
        (PORT clk (2277:2277:2277) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (PORT d[0] (4255:4255:4255) (4085:4085:4085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2266:2266:2266))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2044:2044:2044) (2040:2040:2040))
        (PORT clk (2234:2234:2234) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5927:5927:5927) (5568:5568:5568))
        (PORT d[1] (5697:5697:5697) (5394:5394:5394))
        (PORT d[2] (4624:4624:4624) (4532:4532:4532))
        (PORT d[3] (6413:6413:6413) (6224:6224:6224))
        (PORT d[4] (5284:5284:5284) (5294:5294:5294))
        (PORT d[5] (6205:6205:6205) (6218:6218:6218))
        (PORT d[6] (7616:7616:7616) (7397:7397:7397))
        (PORT d[7] (5160:5160:5160) (5010:5010:5010))
        (PORT d[8] (4564:4564:4564) (4288:4288:4288))
        (PORT d[9] (5331:5331:5331) (5196:5196:5196))
        (PORT d[10] (3355:3355:3355) (3117:3117:3117))
        (PORT d[11] (5107:5107:5107) (4986:4986:4986))
        (PORT d[12] (4471:4471:4471) (4272:4272:4272))
        (PORT clk (2230:2230:2230) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3588:3588:3588) (3466:3466:3466))
        (PORT clk (2230:2230:2230) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2225:2225:2225))
        (PORT d[0] (4341:4341:4341) (3996:3996:3996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2958:2958:2958) (2983:2983:2983))
        (PORT clk (2277:2277:2277) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2000:2000:2000) (1940:1940:1940))
        (PORT d[1] (3277:3277:3277) (3181:3181:3181))
        (PORT d[2] (2032:2032:2032) (1982:1982:1982))
        (PORT d[3] (1677:1677:1677) (1678:1678:1678))
        (PORT d[4] (1439:1439:1439) (1434:1434:1434))
        (PORT d[5] (1988:1988:1988) (1960:1960:1960))
        (PORT d[6] (1517:1517:1517) (1514:1514:1514))
        (PORT d[7] (3197:3197:3197) (3093:3093:3093))
        (PORT d[8] (1471:1471:1471) (1463:1463:1463))
        (PORT d[9] (1371:1371:1371) (1355:1355:1355))
        (PORT d[10] (1470:1470:1470) (1472:1472:1472))
        (PORT d[11] (1709:1709:1709) (1690:1690:1690))
        (PORT d[12] (5339:5339:5339) (5312:5312:5312))
        (PORT clk (2274:2274:2274) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1873:1873:1873) (1735:1735:1735))
        (PORT clk (2274:2274:2274) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1884:1884:1884) (1769:1769:1769))
        (PORT clk (2274:2274:2274) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2310:2310:2310))
        (PORT d[0] (2684:2684:2684) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2266:2266:2266))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1261:1261:1261) (1214:1214:1214))
        (PORT clk (2230:2230:2230) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1509:1509:1509) (1510:1510:1510))
        (PORT d[1] (2117:2117:2117) (2084:2084:2084))
        (PORT d[2] (2060:2060:2060) (2021:2021:2021))
        (PORT d[3] (4587:4587:4587) (4441:4441:4441))
        (PORT d[4] (1811:1811:1811) (1807:1807:1807))
        (PORT d[5] (2560:2560:2560) (2477:2477:2477))
        (PORT d[6] (4873:4873:4873) (4716:4716:4716))
        (PORT d[7] (4466:4466:4466) (4421:4421:4421))
        (PORT d[8] (2678:2678:2678) (2627:2627:2627))
        (PORT d[9] (2640:2640:2640) (2573:2573:2573))
        (PORT d[10] (2316:2316:2316) (2232:2232:2232))
        (PORT d[11] (1487:1487:1487) (1491:1491:1491))
        (PORT d[12] (2431:2431:2431) (2381:2381:2381))
        (PORT clk (2226:2226:2226) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1894:1894:1894) (1773:1773:1773))
        (PORT clk (2226:2226:2226) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2224:2224:2224))
        (PORT d[0] (2461:2461:2461) (2342:2342:2342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[12\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3011:3011:3011) (2893:2893:2893))
        (PORT datab (1518:1518:1518) (1393:1393:1393))
        (PORT datac (2371:2371:2371) (2378:2378:2378))
        (PORT datad (2436:2436:2436) (2346:2346:2346))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[12\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3064:3064:3064) (2930:2930:2930))
        (PORT datab (1577:1577:1577) (1467:1467:1467))
        (PORT datac (2375:2375:2375) (2383:2383:2383))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (358:358:358))
        (PORT datac (2697:2697:2697) (2521:2521:2521))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2802:2802:2802) (2650:2650:2650))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3569:3569:3569) (3544:3544:3544))
        (PORT clk (2206:2206:2206) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2691:2691:2691) (2648:2648:2648))
        (PORT d[1] (3758:3758:3758) (3763:3763:3763))
        (PORT d[2] (5294:5294:5294) (5104:5104:5104))
        (PORT d[3] (2083:2083:2083) (2102:2102:2102))
        (PORT d[4] (3332:3332:3332) (3257:3257:3257))
        (PORT d[5] (3592:3592:3592) (3495:3495:3495))
        (PORT d[6] (4500:4500:4500) (4404:4404:4404))
        (PORT d[7] (4327:4327:4327) (4281:4281:4281))
        (PORT d[8] (1821:1821:1821) (1831:1831:1831))
        (PORT d[9] (4718:4718:4718) (4671:4671:4671))
        (PORT d[10] (3663:3663:3663) (3577:3577:3577))
        (PORT d[11] (4343:4343:4343) (4296:4296:4296))
        (PORT d[12] (4778:4778:4778) (4791:4791:4791))
        (PORT clk (2203:2203:2203) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4557:4557:4557) (4420:4420:4420))
        (PORT clk (2203:2203:2203) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5703:5703:5703) (5397:5397:5397))
        (PORT clk (2203:2203:2203) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
        (PORT d[0] (5804:5804:5804) (5596:5596:5596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2189:2189:2189))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2982:2982:2982) (2905:2905:2905))
        (PORT clk (2160:2160:2160) (2148:2148:2148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3062:3062:3062) (3002:3002:3002))
        (PORT d[1] (3891:3891:3891) (3775:3775:3775))
        (PORT d[2] (2647:2647:2647) (2580:2580:2580))
        (PORT d[3] (3270:3270:3270) (3177:3177:3177))
        (PORT d[4] (3784:3784:3784) (3749:3749:3749))
        (PORT d[5] (4729:4729:4729) (4717:4717:4717))
        (PORT d[6] (4155:4155:4155) (4009:4009:4009))
        (PORT d[7] (2135:2135:2135) (2137:2137:2137))
        (PORT d[8] (3784:3784:3784) (3635:3635:3635))
        (PORT d[9] (3329:3329:3329) (3236:3236:3236))
        (PORT d[10] (3818:3818:3818) (3665:3665:3665))
        (PORT d[11] (4135:4135:4135) (3993:3993:3993))
        (PORT d[12] (3012:3012:3012) (2931:2931:2931))
        (PORT clk (2156:2156:2156) (2144:2144:2144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3039:3039:3039) (2841:2841:2841))
        (PORT clk (2156:2156:2156) (2144:2144:2144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2148:2148:2148))
        (PORT d[0] (3673:3673:3673) (3499:3499:3499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2982:2982:2982) (3008:3008:3008))
        (PORT clk (2275:2275:2275) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2722:2722:2722) (2651:2651:2651))
        (PORT d[1] (2952:2952:2952) (2860:2860:2860))
        (PORT d[2] (2686:2686:2686) (2594:2594:2594))
        (PORT d[3] (2003:2003:2003) (1982:1982:1982))
        (PORT d[4] (1757:1757:1757) (1740:1740:1740))
        (PORT d[5] (2005:2005:2005) (1974:1974:1974))
        (PORT d[6] (5521:5521:5521) (5398:5398:5398))
        (PORT d[7] (1942:1942:1942) (1885:1885:1885))
        (PORT d[8] (1439:1439:1439) (1432:1432:1432))
        (PORT d[9] (1379:1379:1379) (1364:1364:1364))
        (PORT d[10] (1450:1450:1450) (1449:1449:1449))
        (PORT d[11] (1427:1427:1427) (1422:1422:1422))
        (PORT d[12] (5064:5064:5064) (5055:5055:5055))
        (PORT clk (2272:2272:2272) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1679:1679:1679) (1581:1581:1581))
        (PORT clk (2272:2272:2272) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4309:4309:4309) (4096:4096:4096))
        (PORT clk (2272:2272:2272) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2307:2307:2307))
        (PORT d[0] (2411:2411:2411) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2263:2263:2263))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1249:1249:1249) (1200:1200:1200))
        (PORT clk (2229:2229:2229) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1771:1771:1771) (1759:1759:1759))
        (PORT d[1] (2077:2077:2077) (2044:2044:2044))
        (PORT d[2] (1748:1748:1748) (1718:1718:1718))
        (PORT d[3] (4522:4522:4522) (4380:4380:4380))
        (PORT d[4] (1850:1850:1850) (1848:1848:1848))
        (PORT d[5] (2305:2305:2305) (2240:2240:2240))
        (PORT d[6] (4840:4840:4840) (4684:4684:4684))
        (PORT d[7] (1781:1781:1781) (1763:1763:1763))
        (PORT d[8] (2670:2670:2670) (2618:2618:2618))
        (PORT d[9] (2355:2355:2355) (2308:2308:2308))
        (PORT d[10] (2965:2965:2965) (2860:2860:2860))
        (PORT d[11] (2612:2612:2612) (2544:2544:2544))
        (PORT d[12] (2405:2405:2405) (2356:2356:2356))
        (PORT clk (2225:2225:2225) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1940:1940:1940) (1819:1819:1819))
        (PORT clk (2225:2225:2225) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2221:2221:2221))
        (PORT d[0] (4686:4686:4686) (4469:4469:4469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5480:5480:5480) (5540:5540:5540))
        (PORT clk (2213:2213:2213) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3047:3047:3047) (2990:2990:2990))
        (PORT d[1] (4106:4106:4106) (4114:4114:4114))
        (PORT d[2] (5610:5610:5610) (5412:5412:5412))
        (PORT d[3] (2070:2070:2070) (2083:2083:2083))
        (PORT d[4] (2739:2739:2739) (2689:2689:2689))
        (PORT d[5] (3616:3616:3616) (3521:3521:3521))
        (PORT d[6] (4509:4509:4509) (4427:4427:4427))
        (PORT d[7] (4345:4345:4345) (4299:4299:4299))
        (PORT d[8] (1837:1837:1837) (1843:1843:1843))
        (PORT d[9] (3626:3626:3626) (3546:3546:3546))
        (PORT d[10] (3981:3981:3981) (3888:3888:3888))
        (PORT d[11] (4674:4674:4674) (4612:4612:4612))
        (PORT d[12] (5083:5083:5083) (5088:5088:5088))
        (PORT clk (2210:2210:2210) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3413:3413:3413) (3353:3353:3353))
        (PORT clk (2210:2210:2210) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3958:3958:3958) (3752:3752:3752))
        (PORT clk (2210:2210:2210) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2242:2242:2242))
        (PORT d[0] (4851:4851:4851) (4582:4582:4582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2198:2198:2198))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3259:3259:3259) (3167:3167:3167))
        (PORT clk (2167:2167:2167) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3364:3364:3364) (3287:3287:3287))
        (PORT d[1] (3913:3913:3913) (3798:3798:3798))
        (PORT d[2] (2973:2973:2973) (2891:2891:2891))
        (PORT d[3] (2622:2622:2622) (2553:2553:2553))
        (PORT d[4] (2797:2797:2797) (2762:2762:2762))
        (PORT d[5] (4399:4399:4399) (4389:4389:4389))
        (PORT d[6] (2868:2868:2868) (2779:2779:2779))
        (PORT d[7] (2124:2124:2124) (2126:2126:2126))
        (PORT d[8] (3809:3809:3809) (3671:3671:3671))
        (PORT d[9] (3641:3641:3641) (3534:3534:3534))
        (PORT d[10] (3869:3869:3869) (3717:3717:3717))
        (PORT d[11] (3562:3562:3562) (3451:3451:3451))
        (PORT d[12] (2663:2663:2663) (2601:2601:2601))
        (PORT clk (2163:2163:2163) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3633:3633:3633) (3444:3444:3444))
        (PORT clk (2163:2163:2163) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2157:2157:2157))
        (PORT d[0] (5377:5377:5377) (5268:5268:5268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[11\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1439:1439:1439) (1322:1322:1322))
        (PORT datab (1574:1574:1574) (1486:1486:1486))
        (PORT datac (2375:2375:2375) (2382:2382:2382))
        (PORT datad (2439:2439:2439) (2350:2350:2350))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4000:4000:4000) (4060:4060:4060))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4275:4275:4275) (4180:4180:4180))
        (PORT d[1] (3101:3101:3101) (3091:3091:3091))
        (PORT d[2] (4333:4333:4333) (4179:4179:4179))
        (PORT d[3] (3430:3430:3430) (3455:3455:3455))
        (PORT d[4] (4601:4601:4601) (4402:4402:4402))
        (PORT d[5] (4835:4835:4835) (4625:4625:4625))
        (PORT d[6] (3451:3451:3451) (3365:3365:3365))
        (PORT d[7] (4435:4435:4435) (4431:4431:4431))
        (PORT d[8] (3454:3454:3454) (3450:3450:3450))
        (PORT d[9] (4245:4245:4245) (4190:4190:4190))
        (PORT d[10] (4314:4314:4314) (4134:4134:4134))
        (PORT d[11] (3925:3925:3925) (3840:3840:3840))
        (PORT d[12] (4434:4434:4434) (4455:4455:4455))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4981:4981:4981) (4715:4715:4715))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6446:6446:6446) (6318:6318:6318))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (PORT d[0] (3199:3199:3199) (3143:3143:3143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2207:2207:2207))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2317:2317:2317) (2242:2242:2242))
        (PORT clk (2175:2175:2175) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4144:4144:4144) (3980:3980:3980))
        (PORT d[1] (4118:4118:4118) (3963:3963:3963))
        (PORT d[2] (3723:3723:3723) (3573:3573:3573))
        (PORT d[3] (3980:3980:3980) (3816:3816:3816))
        (PORT d[4] (3625:3625:3625) (3656:3656:3656))
        (PORT d[5] (4854:4854:4854) (4879:4879:4879))
        (PORT d[6] (3978:3978:3978) (3805:3805:3805))
        (PORT d[7] (2917:2917:2917) (2959:2959:2959))
        (PORT d[8] (5322:5322:5322) (5158:5158:5158))
        (PORT d[9] (4461:4461:4461) (4382:4382:4382))
        (PORT d[10] (4528:4528:4528) (4353:4353:4353))
        (PORT d[11] (4902:4902:4902) (4835:4835:4835))
        (PORT d[12] (5747:5747:5747) (5715:5715:5715))
        (PORT clk (2171:2171:2171) (2162:2162:2162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4082:4082:4082) (3854:3854:3854))
        (PORT clk (2171:2171:2171) (2162:2162:2162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2166:2166:2166))
        (PORT d[0] (4112:4112:4112) (3932:3932:3932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[11\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2470:2470:2470) (2392:2392:2392))
        (PORT datab (1866:1866:1866) (1742:1742:1742))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (2074:2074:2074) (1926:1926:1926))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (2731:2731:2731) (2552:2552:2552))
        (PORT datac (253:253:253) (324:324:324))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2802:2802:2802) (2650:2650:2650))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[11\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1255:1255:1255) (1175:1175:1175))
        (PORT datab (1688:1688:1688) (1660:1660:1660))
        (PORT datac (2099:2099:2099) (2000:2000:2000))
        (PORT datad (1628:1628:1628) (1595:1595:1595))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[11\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2196:2196:2196) (2059:2059:2059))
        (PORT datab (1687:1687:1687) (1659:1659:1659))
        (PORT datac (2422:2422:2422) (2395:2395:2395))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1938:1938:1938) (1891:1891:1891))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector19\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (362:362:362))
        (PORT datac (259:259:259) (334:334:334))
        (PORT datad (1560:1560:1560) (1468:1468:1468))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[18\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1025:1025:1025) (943:943:943))
        (PORT datab (1685:1685:1685) (1656:1656:1656))
        (PORT datac (1894:1894:1894) (1819:1819:1819))
        (PORT datad (1629:1629:1629) (1596:1596:1596))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[18\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2086:2086:2086) (1951:1951:1951))
        (PORT datab (1673:1673:1673) (1632:1632:1632))
        (PORT datac (1761:1761:1761) (1748:1748:1748))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1938:1938:1938) (1891:1891:1891))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector19\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (288:288:288) (358:358:358))
        (PORT datad (1503:1503:1503) (1409:1409:1409))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1938:1938:1938) (1891:1891:1891))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4312:4312:4312) (4337:4337:4337))
        (PORT clk (2269:2269:2269) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3955:3955:3955) (3864:3864:3864))
        (PORT d[1] (3670:3670:3670) (3628:3628:3628))
        (PORT d[2] (4648:4648:4648) (4476:4476:4476))
        (PORT d[3] (3401:3401:3401) (3419:3419:3419))
        (PORT d[4] (4674:4674:4674) (4509:4509:4509))
        (PORT d[5] (5439:5439:5439) (5104:5104:5104))
        (PORT d[6] (3976:3976:3976) (3703:3703:3703))
        (PORT d[7] (4316:4316:4316) (4238:4238:4238))
        (PORT d[8] (3221:3221:3221) (3241:3241:3241))
        (PORT d[9] (5183:5183:5183) (5142:5142:5142))
        (PORT d[10] (4478:4478:4478) (4348:4348:4348))
        (PORT d[11] (4325:4325:4325) (4260:4260:4260))
        (PORT d[12] (4431:4431:4431) (4446:4446:4446))
        (PORT clk (2266:2266:2266) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5680:5680:5680) (5278:5278:5278))
        (PORT clk (2266:2266:2266) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6604:6604:6604) (6404:6404:6404))
        (PORT clk (2266:2266:2266) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2300:2300:2300))
        (PORT d[0] (3394:3394:3394) (3300:3300:3300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2221:2221:2221) (2057:2057:2057))
        (PORT clk (2222:2222:2222) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5346:5346:5346) (5013:5013:5013))
        (PORT d[1] (5030:5030:5030) (4747:4747:4747))
        (PORT d[2] (4304:4304:4304) (4224:4224:4224))
        (PORT d[3] (6050:6050:6050) (5854:5854:5854))
        (PORT d[4] (4934:4934:4934) (4966:4966:4966))
        (PORT d[5] (5878:5878:5878) (5904:5904:5904))
        (PORT d[6] (7523:7523:7523) (7292:7292:7292))
        (PORT d[7] (4468:4468:4468) (4335:4335:4335))
        (PORT d[8] (5748:5748:5748) (5599:5599:5599))
        (PORT d[9] (4963:4963:4963) (4839:4839:4839))
        (PORT d[10] (3968:3968:3968) (3714:3714:3714))
        (PORT d[11] (4071:4071:4071) (3962:3962:3962))
        (PORT d[12] (4688:4688:4688) (4452:4452:4452))
        (PORT clk (2218:2218:2218) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4786:4786:4786) (4614:4614:4614))
        (PORT clk (2218:2218:2218) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2214:2214:2214))
        (PORT d[0] (4175:4175:4175) (3997:3997:3997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4251:4251:4251) (4276:4276:4276))
        (PORT clk (2262:2262:2262) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3957:3957:3957) (3863:3863:3863))
        (PORT d[1] (3090:3090:3090) (3080:3080:3080))
        (PORT d[2] (4616:4616:4616) (4444:4444:4444))
        (PORT d[3] (3153:3153:3153) (3185:3185:3185))
        (PORT d[4] (4600:4600:4600) (4434:4434:4434))
        (PORT d[5] (5450:5450:5450) (5112:5112:5112))
        (PORT d[6] (3964:3964:3964) (3687:3687:3687))
        (PORT d[7] (4276:4276:4276) (4199:4199:4199))
        (PORT d[8] (3200:3200:3200) (3218:3218:3218))
        (PORT d[9] (4869:4869:4869) (4839:4839:4839))
        (PORT d[10] (4467:4467:4467) (4339:4339:4339))
        (PORT d[11] (3977:3977:3977) (3919:3919:3919))
        (PORT d[12] (4390:4390:4390) (4405:4405:4405))
        (PORT clk (2259:2259:2259) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5166:5166:5166) (4888:4888:4888))
        (PORT clk (2259:2259:2259) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6305:6305:6305) (6105:6105:6105))
        (PORT clk (2259:2259:2259) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2293:2293:2293))
        (PORT d[0] (3642:3642:3642) (3503:3503:3503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2249:2249:2249))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2563:2563:2563) (2382:2382:2382))
        (PORT clk (2215:2215:2215) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5308:5308:5308) (4960:4960:4960))
        (PORT d[1] (4996:4996:4996) (4712:4712:4712))
        (PORT d[2] (3959:3959:3959) (3886:3886:3886))
        (PORT d[3] (6000:6000:6000) (5798:5798:5798))
        (PORT d[4] (4856:4856:4856) (4879:4879:4879))
        (PORT d[5] (5543:5543:5543) (5578:5578:5578))
        (PORT d[6] (7212:7212:7212) (6996:6996:6996))
        (PORT d[7] (4483:4483:4483) (4349:4349:4349))
        (PORT d[8] (5405:5405:5405) (5274:5274:5274))
        (PORT d[9] (4951:4951:4951) (4826:4826:4826))
        (PORT d[10] (4018:4018:4018) (3769:3769:3769))
        (PORT d[11] (4122:4122:4122) (4010:4010:4010))
        (PORT d[12] (4514:4514:4514) (4312:4312:4312))
        (PORT clk (2211:2211:2211) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2920:2920:2920) (2824:2824:2824))
        (PORT clk (2211:2211:2211) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2207:2207:2207))
        (PORT d[0] (4628:4628:4628) (4399:4399:4399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5395:5395:5395) (5421:5421:5421))
        (PORT clk (2253:2253:2253) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3511:3511:3511) (3378:3378:3378))
        (PORT d[1] (4091:4091:4091) (4056:4056:4056))
        (PORT d[2] (3041:3041:3041) (2894:2894:2894))
        (PORT d[3] (3820:3820:3820) (3848:3848:3848))
        (PORT d[4] (4925:4925:4925) (4732:4732:4732))
        (PORT d[5] (4770:4770:4770) (4507:4507:4507))
        (PORT d[6] (2795:2795:2795) (2679:2679:2679))
        (PORT d[7] (6055:6055:6055) (5993:5993:5993))
        (PORT d[8] (3290:3290:3290) (3343:3343:3343))
        (PORT d[9] (3143:3143:3143) (3020:3020:3020))
        (PORT d[10] (3795:3795:3795) (3651:3651:3651))
        (PORT d[11] (5423:5423:5423) (5335:5335:5335))
        (PORT d[12] (5387:5387:5387) (5374:5374:5374))
        (PORT clk (2250:2250:2250) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3830:3830:3830) (3663:3663:3663))
        (PORT clk (2250:2250:2250) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5060:5060:5060) (4898:4898:4898))
        (PORT clk (2250:2250:2250) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
        (PORT d[0] (4369:4369:4369) (4120:4120:4120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2240:2240:2240))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1159:1159:1159) (1146:1146:1146))
        (PORT clk (2206:2206:2206) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3831:3831:3831) (3678:3678:3678))
        (PORT d[1] (3759:3759:3759) (3614:3614:3614))
        (PORT d[2] (4219:4219:4219) (4124:4124:4124))
        (PORT d[3] (6025:6025:6025) (5794:5794:5794))
        (PORT d[4] (4261:4261:4261) (4145:4145:4145))
        (PORT d[5] (5569:5569:5569) (5586:5586:5586))
        (PORT d[6] (5241:5241:5241) (5037:5037:5037))
        (PORT d[7] (4014:4014:4014) (3853:3853:3853))
        (PORT d[8] (4995:4995:4995) (4841:4841:4841))
        (PORT d[9] (6037:6037:6037) (5892:5892:5892))
        (PORT d[10] (3628:3628:3628) (3500:3500:3500))
        (PORT d[11] (3971:3971:3971) (3817:3817:3817))
        (PORT d[12] (7175:7175:7175) (7109:7109:7109))
        (PORT clk (2202:2202:2202) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4897:4897:4897) (4657:4657:4657))
        (PORT clk (2202:2202:2202) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2199:2199:2199))
        (PORT d[0] (4132:4132:4132) (3875:3875:3875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1848:1848:1848) (1636:1636:1636))
        (PORT datab (2439:2439:2439) (2348:2348:2348))
        (PORT datac (2205:2205:2205) (2259:2259:2259))
        (PORT datad (983:983:983) (935:935:935))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5716:5716:5716) (5730:5730:5730))
        (PORT clk (2257:2257:2257) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3537:3537:3537) (3404:3404:3404))
        (PORT d[1] (4124:4124:4124) (4091:4091:4091))
        (PORT d[2] (2495:2495:2495) (2385:2385:2385))
        (PORT d[3] (3770:3770:3770) (3791:3791:3791))
        (PORT d[4] (4959:4959:4959) (4767:4767:4767))
        (PORT d[5] (4770:4770:4770) (4508:4508:4508))
        (PORT d[6] (2756:2756:2756) (2640:2640:2640))
        (PORT d[7] (6062:6062:6062) (6000:6000:6000))
        (PORT d[8] (3272:3272:3272) (3327:3327:3327))
        (PORT d[9] (3456:3456:3456) (3323:3323:3323))
        (PORT d[10] (3802:3802:3802) (3660:3660:3660))
        (PORT d[11] (3389:3389:3389) (3365:3365:3365))
        (PORT d[12] (2479:2479:2479) (2381:2381:2381))
        (PORT clk (2254:2254:2254) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2965:2965:2965) (2756:2756:2756))
        (PORT clk (2254:2254:2254) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4940:4940:4940) (4775:4775:4775))
        (PORT clk (2254:2254:2254) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2287:2287:2287))
        (PORT d[0] (4931:4931:4931) (4698:4698:4698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1130:1130:1130) (1120:1120:1120))
        (PORT clk (2210:2210:2210) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3824:3824:3824) (3672:3672:3672))
        (PORT d[1] (4088:4088:4088) (3925:3925:3925))
        (PORT d[2] (4237:4237:4237) (4145:4145:4145))
        (PORT d[3] (6001:6001:6001) (5771:5771:5771))
        (PORT d[4] (4277:4277:4277) (4163:4163:4163))
        (PORT d[5] (5537:5537:5537) (5556:5556:5556))
        (PORT d[6] (5267:5267:5267) (5062:5062:5062))
        (PORT d[7] (4966:4966:4966) (4957:4957:4957))
        (PORT d[8] (5577:5577:5577) (5392:5392:5392))
        (PORT d[9] (2305:2305:2305) (2235:2235:2235))
        (PORT d[10] (3689:3689:3689) (3574:3574:3574))
        (PORT d[11] (3941:3941:3941) (3784:3784:3784))
        (PORT d[12] (2511:2511:2511) (2421:2421:2421))
        (PORT clk (2206:2206:2206) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3583:3583:3583) (3394:3394:3394))
        (PORT clk (2206:2206:2206) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2201:2201:2201))
        (PORT d[0] (3261:3261:3261) (3077:3077:3077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[7\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2096:2096:2096) (1869:1869:1869))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (2210:2210:2210) (2264:2264:2264))
        (PORT datad (1005:1005:1005) (945:945:945))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6071:6071:6071) (6073:6073:6073))
        (PORT clk (2254:2254:2254) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5552:5552:5552) (5410:5410:5410))
        (PORT d[1] (4821:4821:4821) (4771:4771:4771))
        (PORT d[2] (2132:2132:2132) (2034:2034:2034))
        (PORT d[3] (2417:2417:2417) (2426:2426:2426))
        (PORT d[4] (5296:5296:5296) (5098:5098:5098))
        (PORT d[5] (2157:2157:2157) (2066:2066:2066))
        (PORT d[6] (2088:2088:2088) (1983:1983:1983))
        (PORT d[7] (2751:2751:2751) (2619:2619:2619))
        (PORT d[8] (3962:3962:3962) (3989:3989:3989))
        (PORT d[9] (3770:3770:3770) (3626:3626:3626))
        (PORT d[10] (4466:4466:4466) (4313:4313:4313))
        (PORT d[11] (3737:3737:3737) (3703:3703:3703))
        (PORT d[12] (1834:1834:1834) (1762:1762:1762))
        (PORT clk (2251:2251:2251) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4422:4422:4422) (4208:4208:4208))
        (PORT clk (2251:2251:2251) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5370:5370:5370) (5213:5213:5213))
        (PORT clk (2251:2251:2251) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (PORT d[0] (4986:4986:4986) (4714:4714:4714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1148:1148:1148) (1147:1147:1147))
        (PORT clk (2207:2207:2207) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4742:4742:4742) (4539:4539:4539))
        (PORT d[1] (4438:4438:4438) (4270:4270:4270))
        (PORT d[2] (3001:3001:3001) (2911:2911:2911))
        (PORT d[3] (4523:4523:4523) (4383:4383:4383))
        (PORT d[4] (4898:4898:4898) (4762:4762:4762))
        (PORT d[5] (5819:5819:5819) (5823:5823:5823))
        (PORT d[6] (5918:5918:5918) (5686:5686:5686))
        (PORT d[7] (5317:5317:5317) (5300:5300:5300))
        (PORT d[8] (3410:3410:3410) (3278:3278:3278))
        (PORT d[9] (2189:2189:2189) (2112:2112:2112))
        (PORT d[10] (2666:2666:2666) (2588:2588:2588))
        (PORT d[11] (3657:3657:3657) (3524:3524:3524))
        (PORT d[12] (2205:2205:2205) (2137:2137:2137))
        (PORT clk (2203:2203:2203) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5234:5234:5234) (5012:5012:5012))
        (PORT clk (2203:2203:2203) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (PORT d[0] (4995:4995:4995) (4691:4691:4691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1370:1370:1370) (1320:1320:1320))
        (PORT clk (2251:2251:2251) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5415:5415:5415) (5356:5356:5356))
        (PORT d[1] (3876:3876:3876) (3913:3913:3913))
        (PORT d[2] (4554:4554:4554) (4464:4464:4464))
        (PORT d[3] (2776:2776:2776) (2777:2777:2777))
        (PORT d[4] (6697:6697:6697) (6543:6543:6543))
        (PORT d[5] (3091:3091:3091) (2989:2989:2989))
        (PORT d[6] (4790:4790:4790) (4572:4572:4572))
        (PORT d[7] (2716:2716:2716) (2702:2702:2702))
        (PORT d[8] (3192:3192:3192) (3214:3214:3214))
        (PORT d[9] (5486:5486:5486) (5410:5410:5410))
        (PORT d[10] (4843:4843:4843) (4677:4677:4677))
        (PORT d[11] (4769:4769:4769) (4725:4725:4725))
        (PORT d[12] (2150:2150:2150) (2059:2059:2059))
        (PORT clk (2248:2248:2248) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2264:2264:2264) (2058:2058:2058))
        (PORT clk (2248:2248:2248) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5723:5723:5723) (5556:5556:5556))
        (PORT clk (2248:2248:2248) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2285:2285:2285))
        (PORT d[0] (3404:3404:3404) (3177:3177:3177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2241:2241:2241))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2037:2037:2037) (1992:1992:1992))
        (PORT clk (2205:2205:2205) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5045:5045:5045) (4841:4841:4841))
        (PORT d[1] (3770:3770:3770) (3604:3604:3604))
        (PORT d[2] (2651:2651:2651) (2572:2572:2572))
        (PORT d[3] (3598:3598:3598) (3494:3494:3494))
        (PORT d[4] (4976:4976:4976) (4849:4849:4849))
        (PORT d[5] (2132:2132:2132) (2044:2044:2044))
        (PORT d[6] (1821:1821:1821) (1851:1851:1851))
        (PORT d[7] (5626:5626:5626) (5597:5597:5597))
        (PORT d[8] (3016:3016:3016) (2884:2884:2884))
        (PORT d[9] (1884:1884:1884) (1817:1817:1817))
        (PORT d[10] (2610:2610:2610) (2529:2529:2529))
        (PORT d[11] (3726:3726:3726) (3590:3590:3590))
        (PORT d[12] (1934:1934:1934) (1878:1878:1878))
        (PORT clk (2201:2201:2201) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2176:2176:2176) (2043:2043:2043))
        (PORT clk (2201:2201:2201) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2199:2199:2199))
        (PORT d[0] (3601:3601:3601) (3353:3353:3353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1386:1386:1386) (1330:1330:1330))
        (PORT clk (2213:2213:2213) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4793:4793:4793) (4760:4760:4760))
        (PORT d[1] (4555:4555:4555) (4599:4599:4599))
        (PORT d[2] (3817:3817:3817) (3752:3752:3752))
        (PORT d[3] (3104:3104:3104) (3114:3114:3114))
        (PORT d[4] (6011:6011:6011) (5878:5878:5878))
        (PORT d[5] (2427:2427:2427) (2348:2348:2348))
        (PORT d[6] (4127:4127:4127) (3934:3934:3934))
        (PORT d[7] (2669:2669:2669) (2645:2645:2645))
        (PORT d[8] (3585:3585:3585) (3600:3600:3600))
        (PORT d[9] (4534:4534:4534) (4492:4492:4492))
        (PORT d[10] (5194:5194:5194) (5093:5093:5093))
        (PORT d[11] (4119:4119:4119) (4101:4101:4101))
        (PORT d[12] (2757:2757:2757) (2634:2634:2634))
        (PORT clk (2210:2210:2210) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5233:5233:5233) (4915:4915:4915))
        (PORT clk (2210:2210:2210) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6195:6195:6195) (6098:6098:6098))
        (PORT clk (2210:2210:2210) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2244:2244:2244))
        (PORT d[0] (5207:5207:5207) (4946:4946:4946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2200:2200:2200))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2988:2988:2988) (2890:2890:2890))
        (PORT clk (2167:2167:2167) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3356:3356:3356) (3196:3196:3196))
        (PORT d[1] (2782:2782:2782) (2651:2651:2651))
        (PORT d[2] (2314:2314:2314) (2237:2237:2237))
        (PORT d[3] (2872:2872:2872) (2779:2779:2779))
        (PORT d[4] (5678:5678:5678) (5770:5770:5770))
        (PORT d[5] (2209:2209:2209) (2127:2127:2127))
        (PORT d[6] (6224:6224:6224) (6014:6014:6014))
        (PORT d[7] (2975:2975:2975) (2919:2919:2919))
        (PORT d[8] (2508:2508:2508) (2408:2408:2408))
        (PORT d[9] (3318:3318:3318) (3178:3178:3178))
        (PORT d[10] (2261:2261:2261) (2210:2210:2210))
        (PORT d[11] (5071:5071:5071) (4900:4900:4900))
        (PORT d[12] (2323:2323:2323) (2262:2262:2262))
        (PORT clk (2163:2163:2163) (2155:2155:2155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2408:2408:2408) (2230:2230:2230))
        (PORT clk (2163:2163:2163) (2155:2155:2155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2159:2159:2159))
        (PORT d[0] (4146:4146:4146) (3931:3931:3931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[8\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3153:3153:3153) (3153:3153:3153))
        (PORT datab (981:981:981) (928:928:928))
        (PORT datac (2764:2764:2764) (2665:2665:2665))
        (PORT datad (1594:1594:1594) (1516:1516:1516))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1445:1445:1445) (1391:1391:1391))
        (PORT clk (2252:2252:2252) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5890:5890:5890) (5736:5736:5736))
        (PORT d[1] (3842:3842:3842) (3874:3874:3874))
        (PORT d[2] (4560:4560:4560) (4471:4471:4471))
        (PORT d[3] (2775:2775:2775) (2778:2778:2778))
        (PORT d[4] (5633:5633:5633) (5420:5420:5420))
        (PORT d[5] (3393:3393:3393) (3274:3274:3274))
        (PORT d[6] (2066:2066:2066) (1945:1945:1945))
        (PORT d[7] (2957:2957:2957) (2929:2929:2929))
        (PORT d[8] (2944:2944:2944) (2983:2983:2983))
        (PORT d[9] (4165:4165:4165) (4018:4018:4018))
        (PORT d[10] (4811:4811:4811) (4646:4646:4646))
        (PORT d[11] (4074:4074:4074) (4031:4031:4031))
        (PORT d[12] (2165:2165:2165) (2073:2073:2073))
        (PORT clk (2249:2249:2249) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1980:1980:1980) (1800:1800:1800))
        (PORT clk (2249:2249:2249) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5741:5741:5741) (5574:5574:5574))
        (PORT clk (2249:2249:2249) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (PORT d[0] (2443:2443:2443) (2359:2359:2359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2241:2241:2241))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2029:2029:2029) (1982:1982:1982))
        (PORT clk (2205:2205:2205) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4591:4591:4591) (4370:4370:4370))
        (PORT d[1] (3760:3760:3760) (3595:3595:3595))
        (PORT d[2] (2652:2652:2652) (2571:2571:2571))
        (PORT d[3] (4240:4240:4240) (4098:4098:4098))
        (PORT d[4] (1932:1932:1932) (1871:1871:1871))
        (PORT d[5] (2133:2133:2133) (2045:2045:2045))
        (PORT d[6] (1820:1820:1820) (1850:1850:1850))
        (PORT d[7] (2677:2677:2677) (2638:2638:2638))
        (PORT d[8] (3081:3081:3081) (2959:2959:2959))
        (PORT d[9] (1873:1873:1873) (1806:1806:1806))
        (PORT d[10] (2280:2280:2280) (2210:2210:2210))
        (PORT d[11] (3693:3693:3693) (3557:3557:3557))
        (PORT d[12] (1926:1926:1926) (1869:1869:1869))
        (PORT clk (2201:2201:2201) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1813:1813:1813) (1676:1676:1676))
        (PORT clk (2201:2201:2201) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2200:2200:2200))
        (PORT d[0] (2330:2330:2330) (2184:2184:2184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[8\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (989:989:989))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (2765:2765:2765) (2665:2665:2665))
        (PORT datad (673:673:673) (628:628:628))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4370:4370:4370) (4414:4414:4414))
        (PORT clk (2203:2203:2203) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3921:3921:3921) (3827:3827:3827))
        (PORT d[1] (3028:3028:3028) (3008:3008:3008))
        (PORT d[2] (4376:4376:4376) (4227:4227:4227))
        (PORT d[3] (3144:3144:3144) (3179:3179:3179))
        (PORT d[4] (4912:4912:4912) (4699:4699:4699))
        (PORT d[5] (5114:5114:5114) (4886:4886:4886))
        (PORT d[6] (3141:3141:3141) (3043:3043:3043))
        (PORT d[7] (4757:4757:4757) (4737:4737:4737))
        (PORT d[8] (3455:3455:3455) (3461:3461:3461))
        (PORT d[9] (4574:4574:4574) (4510:4510:4510))
        (PORT d[10] (3774:3774:3774) (3624:3624:3624))
        (PORT d[11] (4075:4075:4075) (4021:4021:4021))
        (PORT d[12] (4415:4415:4415) (4431:4431:4431))
        (PORT clk (2200:2200:2200) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4126:4126:4126) (3966:3966:3966))
        (PORT clk (2200:2200:2200) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6469:6469:6469) (6343:6343:6343))
        (PORT clk (2200:2200:2200) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2231:2231:2231))
        (PORT d[0] (6876:6876:6876) (6704:6704:6704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2187:2187:2187))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1444:1444:1444) (1430:1430:1430))
        (PORT clk (2156:2156:2156) (2146:2146:2146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3860:3860:3860) (3711:3711:3711))
        (PORT d[1] (3810:3810:3810) (3668:3668:3668))
        (PORT d[2] (4383:4383:4383) (4208:4208:4208))
        (PORT d[3] (4608:4608:4608) (4407:4407:4407))
        (PORT d[4] (4194:4194:4194) (4188:4188:4188))
        (PORT d[5] (5396:5396:5396) (5384:5384:5384))
        (PORT d[6] (4274:4274:4274) (4098:4098:4098))
        (PORT d[7] (3272:3272:3272) (3308:3308:3308))
        (PORT d[8] (5036:5036:5036) (4886:4886:4886))
        (PORT d[9] (4742:4742:4742) (4648:4648:4648))
        (PORT d[10] (4490:4490:4490) (4319:4319:4319))
        (PORT d[11] (4881:4881:4881) (4811:4811:4811))
        (PORT d[12] (5875:5875:5875) (5857:5857:5857))
        (PORT clk (2152:2152:2152) (2142:2142:2142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4990:4990:4990) (4789:4789:4789))
        (PORT clk (2152:2152:2152) (2142:2142:2142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2146:2146:2146))
        (PORT d[0] (4680:4680:4680) (4424:4424:4424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5032:5032:5032) (5068:5068:5068))
        (PORT clk (2237:2237:2237) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4552:4552:4552) (4438:4438:4438))
        (PORT d[1] (3764:3764:3764) (3732:3732:3732))
        (PORT d[2] (5361:5361:5361) (5185:5185:5185))
        (PORT d[3] (3459:3459:3459) (3501:3501:3501))
        (PORT d[4] (4596:4596:4596) (4409:4409:4409))
        (PORT d[5] (5801:5801:5801) (5559:5559:5559))
        (PORT d[6] (3121:3121:3121) (3018:3018:3018))
        (PORT d[7] (5724:5724:5724) (5675:5675:5675))
        (PORT d[8] (3523:3523:3523) (3536:3536:3536))
        (PORT d[9] (5590:5590:5590) (5499:5499:5499))
        (PORT d[10] (3452:3452:3452) (3320:3320:3320))
        (PORT d[11] (5132:5132:5132) (5061:5061:5061))
        (PORT d[12] (5087:5087:5087) (5083:5083:5083))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4159:4159:4159) (3893:3893:3893))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5827:5827:5827) (5715:5715:5715))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (PORT d[0] (3228:3228:3228) (3060:3060:3060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2224:2224:2224))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (842:842:842) (857:857:857))
        (PORT clk (2191:2191:2191) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4366:4366:4366) (4168:4168:4168))
        (PORT d[1] (3449:3449:3449) (3312:3312:3312))
        (PORT d[2] (3598:3598:3598) (3523:3523:3523))
        (PORT d[3] (5355:5355:5355) (5147:5147:5147))
        (PORT d[4] (3569:3569:3569) (3472:3472:3472))
        (PORT d[5] (5207:5207:5207) (5232:5232:5232))
        (PORT d[6] (4974:4974:4974) (4782:4782:4782))
        (PORT d[7] (4287:4287:4287) (4293:4293:4293))
        (PORT d[8] (4675:4675:4675) (4533:4533:4533))
        (PORT d[9] (5684:5684:5684) (5556:5556:5556))
        (PORT d[10] (3316:3316:3316) (3211:3211:3211))
        (PORT d[11] (3669:3669:3669) (3529:3529:3529))
        (PORT d[12] (6862:6862:6862) (6812:6812:6812))
        (PORT clk (2187:2187:2187) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4204:4204:4204) (4094:4094:4094))
        (PORT clk (2187:2187:2187) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2183:2183:2183))
        (PORT d[0] (3888:3888:3888) (3648:3648:3648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[9\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1586:1586:1586) (1500:1500:1500))
        (PORT datab (2441:2441:2441) (2351:2351:2351))
        (PORT datac (2207:2207:2207) (2261:2261:2261))
        (PORT datad (1314:1314:1314) (1247:1247:1247))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4365:4365:4365) (4417:4417:4417))
        (PORT clk (2188:2188:2188) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4564:4564:4564) (4449:4449:4449))
        (PORT d[1] (3360:3360:3360) (3321:3321:3321))
        (PORT d[2] (4699:4699:4699) (4542:4542:4542))
        (PORT d[3] (3108:3108:3108) (3130:3130:3130))
        (PORT d[4] (4291:4291:4291) (4111:4111:4111))
        (PORT d[5] (5198:5198:5198) (4983:4983:4983))
        (PORT d[6] (3408:3408:3408) (3290:3290:3290))
        (PORT d[7] (5074:5074:5074) (5048:5048:5048))
        (PORT d[8] (3178:3178:3178) (3200:3200:3200))
        (PORT d[9] (4924:4924:4924) (4856:4856:4856))
        (PORT d[10] (3855:3855:3855) (3655:3655:3655))
        (PORT d[11] (4352:4352:4352) (4287:4287:4287))
        (PORT d[12] (4693:4693:4693) (4700:4700:4700))
        (PORT clk (2185:2185:2185) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4649:4649:4649) (4384:4384:4384))
        (PORT clk (2185:2185:2185) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6441:6441:6441) (6314:6314:6314))
        (PORT clk (2185:2185:2185) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2216:2216:2216))
        (PORT d[0] (3208:3208:3208) (3154:3154:3154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2172:2172:2172))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1463:1463:1463) (1447:1447:1447))
        (PORT clk (2142:2142:2142) (2131:2131:2131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4113:4113:4113) (3947:3947:3947))
        (PORT d[1] (3802:3802:3802) (3660:3660:3660))
        (PORT d[2] (4382:4382:4382) (4212:4212:4212))
        (PORT d[3] (5325:5325:5325) (5112:5112:5112))
        (PORT d[4] (4011:4011:4011) (4041:4041:4041))
        (PORT d[5] (5404:5404:5404) (5393:5393:5393))
        (PORT d[6] (4298:4298:4298) (4126:4126:4126))
        (PORT d[7] (3584:3584:3584) (3615:3615:3615))
        (PORT d[8] (5009:5009:5009) (4847:4847:4847))
        (PORT d[9] (4750:4750:4750) (4657:4657:4657))
        (PORT d[10] (3869:3869:3869) (3726:3726:3726))
        (PORT d[11] (4822:4822:4822) (4746:4746:4746))
        (PORT d[12] (6209:6209:6209) (6184:6184:6184))
        (PORT clk (2138:2138:2138) (2127:2127:2127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3786:3786:3786) (3572:3572:3572))
        (PORT clk (2138:2138:2138) (2127:2127:2127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2131:2131:2131))
        (PORT d[0] (4092:4092:4092) (3912:3912:3912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2132:2132:2132))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2132:2132:2132))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2132:2132:2132))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2132:2132:2132))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5361:5361:5361) (5388:5388:5388))
        (PORT clk (2245:2245:2245) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4917:4917:4917) (4795:4795:4795))
        (PORT d[1] (3764:3764:3764) (3735:3735:3735))
        (PORT d[2] (5407:5407:5407) (5231:5231:5231))
        (PORT d[3] (3786:3786:3786) (3812:3812:3812))
        (PORT d[4] (4611:4611:4611) (4425:4425:4425))
        (PORT d[5] (4429:4429:4429) (4175:4175:4175))
        (PORT d[6] (3060:3060:3060) (2925:2925:2925))
        (PORT d[7] (5733:5733:5733) (5685:5685:5685))
        (PORT d[8] (2972:2972:2972) (3039:3039:3039))
        (PORT d[9] (5599:5599:5599) (5509:5509:5509))
        (PORT d[10] (3746:3746:3746) (3602:3602:3602))
        (PORT d[11] (5412:5412:5412) (5333:5333:5333))
        (PORT d[12] (5062:5062:5062) (5060:5060:5060))
        (PORT clk (2242:2242:2242) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3014:3014:3014) (2807:2807:2807))
        (PORT clk (2242:2242:2242) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5849:5849:5849) (5737:5737:5737))
        (PORT clk (2242:2242:2242) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (PORT d[0] (4611:4611:4611) (4394:4394:4394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2233:2233:2233))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (783:783:783) (799:799:799))
        (PORT clk (2199:2199:2199) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3799:3799:3799) (3646:3646:3646))
        (PORT d[1] (3762:3762:3762) (3615:3615:3615))
        (PORT d[2] (3940:3940:3940) (3859:3859:3859))
        (PORT d[3] (5710:5710:5710) (5491:5491:5491))
        (PORT d[4] (3915:3915:3915) (3805:3805:3805))
        (PORT d[5] (5439:5439:5439) (5421:5421:5421))
        (PORT d[6] (5290:5290:5290) (5084:5084:5084))
        (PORT d[7] (4031:4031:4031) (3877:3877:3877))
        (PORT d[8] (5002:5002:5002) (4841:4841:4841))
        (PORT d[9] (6030:6030:6030) (5884:5884:5884))
        (PORT d[10] (3357:3357:3357) (3254:3254:3254))
        (PORT d[11] (3649:3649:3649) (3508:3508:3508))
        (PORT d[12] (6862:6862:6862) (6813:6813:6813))
        (PORT clk (2195:2195:2195) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3284:3284:3284) (3107:3107:3107))
        (PORT clk (2195:2195:2195) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2192:2192:2192))
        (PORT d[0] (3281:3281:3281) (3097:3097:3097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[9\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1588:1588:1588) (1515:1515:1515))
        (PORT datac (2208:2208:2208) (2262:2262:2262))
        (PORT datad (647:647:647) (606:606:606))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4018:4018:4018) (4077:4077:4077))
        (PORT clk (2227:2227:2227) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4278:4278:4278) (4175:4175:4175))
        (PORT d[1] (3063:3063:3063) (3055:3055:3055))
        (PORT d[2] (4320:4320:4320) (4161:4161:4161))
        (PORT d[3] (3431:3431:3431) (3456:3456:3456))
        (PORT d[4] (4568:4568:4568) (4357:4357:4357))
        (PORT d[5] (4802:4802:4802) (4591:4591:4591))
        (PORT d[6] (3513:3513:3513) (3428:3428:3428))
        (PORT d[7] (4435:4435:4435) (4430:4430:4430))
        (PORT d[8] (2880:2880:2880) (2913:2913:2913))
        (PORT d[9] (4266:4266:4266) (4221:4221:4221))
        (PORT d[10] (4080:4080:4080) (3918:3918:3918))
        (PORT d[11] (3682:3682:3682) (3641:3641:3641))
        (PORT d[12] (4712:4712:4712) (4711:4711:4711))
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4970:4970:4970) (4697:4697:4697))
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6109:6109:6109) (5999:5999:5999))
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (PORT d[0] (3154:3154:3154) (3093:3093:3093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2212:2212:2212))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2631:2631:2631) (2533:2533:2533))
        (PORT clk (2181:2181:2181) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4175:4175:4175) (4010:4010:4010))
        (PORT d[1] (4144:4144:4144) (3987:3987:3987))
        (PORT d[2] (3709:3709:3709) (3547:3547:3547))
        (PORT d[3] (3670:3670:3670) (3522:3522:3522))
        (PORT d[4] (3609:3609:3609) (3639:3639:3639))
        (PORT d[5] (4858:4858:4858) (4878:4878:4878))
        (PORT d[6] (3669:3669:3669) (3509:3509:3509))
        (PORT d[7] (2910:2910:2910) (2952:2952:2952))
        (PORT d[8] (5356:5356:5356) (5189:5189:5189))
        (PORT d[9] (4452:4452:4452) (4374:4374:4374))
        (PORT d[10] (4204:4204:4204) (4048:4048:4048))
        (PORT d[11] (5193:5193:5193) (5101:5101:5101))
        (PORT d[12] (5828:5828:5828) (5801:5801:5801))
        (PORT clk (2177:2177:2177) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4082:4082:4082) (3854:3854:3854))
        (PORT clk (2177:2177:2177) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2170:2170:2170))
        (PORT d[0] (4117:4117:4117) (3938:3938:3938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4285:4285:4285) (4310:4310:4310))
        (PORT clk (2266:2266:2266) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3972:3972:3972) (3881:3881:3881))
        (PORT d[1] (3397:3397:3397) (3370:3370:3370))
        (PORT d[2] (4648:4648:4648) (4475:4475:4475))
        (PORT d[3] (3094:3094:3094) (3135:3135:3135))
        (PORT d[4] (4641:4641:4641) (4476:4476:4476))
        (PORT d[5] (5432:5432:5432) (5095:5095:5095))
        (PORT d[6] (3940:3940:3940) (3671:3671:3671))
        (PORT d[7] (4283:4283:4283) (4206:4206:4206))
        (PORT d[8] (3181:3181:3181) (3202:3202:3202))
        (PORT d[9] (5200:5200:5200) (5158:5158:5158))
        (PORT d[10] (4477:4477:4477) (4347:4347:4347))
        (PORT d[11] (4285:4285:4285) (4221:4221:4221))
        (PORT d[12] (4398:4398:4398) (4413:4413:4413))
        (PORT clk (2263:2263:2263) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5204:5204:5204) (4925:4925:4925))
        (PORT clk (2263:2263:2263) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6598:6598:6598) (6385:6385:6385))
        (PORT clk (2263:2263:2263) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (PORT d[0] (3643:3643:3643) (3504:3504:3504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2250:2250:2250))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2194:2194:2194) (2029:2029:2029))
        (PORT clk (2220:2220:2220) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5587:5587:5587) (5240:5240:5240))
        (PORT d[1] (5029:5029:5029) (4745:4745:4745))
        (PORT d[2] (3654:3654:3654) (3599:3599:3599))
        (PORT d[3] (5740:5740:5740) (5561:5561:5561))
        (PORT d[4] (4592:4592:4592) (4635:4635:4635))
        (PORT d[5] (5597:5597:5597) (5628:5628:5628))
        (PORT d[6] (7203:7203:7203) (6991:6991:6991))
        (PORT d[7] (4467:4467:4467) (4334:4334:4334))
        (PORT d[8] (5716:5716:5716) (5563:5563:5563))
        (PORT d[9] (4433:4433:4433) (4351:4351:4351))
        (PORT d[10] (4003:4003:4003) (3753:3753:3753))
        (PORT d[11] (4751:4751:4751) (4641:4641:4641))
        (PORT d[12] (4514:4514:4514) (4313:4313:4313))
        (PORT clk (2216:2216:2216) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3250:3250:3250) (3141:3141:3141))
        (PORT clk (2216:2216:2216) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2208:2208:2208))
        (PORT d[0] (4606:4606:4606) (4372:4372:4372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5394:5394:5394) (5420:5420:5420))
        (PORT clk (2250:2250:2250) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4892:4892:4892) (4772:4772:4772))
        (PORT d[1] (3765:3765:3765) (3734:3734:3734))
        (PORT d[2] (5383:5383:5383) (5208:5208:5208))
        (PORT d[3] (3819:3819:3819) (3847:3847:3847))
        (PORT d[4] (4908:4908:4908) (4707:4707:4707))
        (PORT d[5] (6178:6178:6178) (5926:5926:5926))
        (PORT d[6] (2777:2777:2777) (2662:2662:2662))
        (PORT d[7] (6041:6041:6041) (5979:5979:5979))
        (PORT d[8] (3251:3251:3251) (3304:3304:3304))
        (PORT d[9] (3160:3160:3160) (3038:3038:3038))
        (PORT d[10] (3786:3786:3786) (3642:3642:3642))
        (PORT d[11] (5471:5471:5471) (5388:5388:5388))
        (PORT d[12] (5415:5415:5415) (5397:5397:5397))
        (PORT clk (2247:2247:2247) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2988:2988:2988) (2780:2780:2780))
        (PORT clk (2247:2247:2247) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5833:5833:5833) (5709:5709:5709))
        (PORT clk (2247:2247:2247) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (PORT d[0] (4938:4938:4938) (4706:4706:4706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2234:2234:2234))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1009:1009:1009) (970:970:970))
        (PORT clk (2203:2203:2203) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4081:4081:4081) (3914:3914:3914))
        (PORT d[1] (3776:3776:3776) (3629:3629:3629))
        (PORT d[2] (3941:3941:3941) (3860:3860:3860))
        (PORT d[3] (6019:6019:6019) (5787:5787:5787))
        (PORT d[4] (4200:4200:4200) (4065:4065:4065))
        (PORT d[5] (5562:5562:5562) (5578:5578:5578))
        (PORT d[6] (5263:5263:5263) (5060:5060:5060))
        (PORT d[7] (4630:4630:4630) (4628:4628:4628))
        (PORT d[8] (4980:4980:4980) (4821:4821:4821))
        (PORT d[9] (6004:6004:6004) (5861:5861:5861))
        (PORT d[10] (2669:2669:2669) (2580:2580:2580))
        (PORT d[11] (3972:3972:3972) (3818:3818:3818))
        (PORT d[12] (6841:6841:6841) (6787:6787:6787))
        (PORT clk (2199:2199:2199) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3289:3289:3289) (3114:3114:3114))
        (PORT clk (2199:2199:2199) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2193:2193:2193))
        (PORT d[0] (3280:3280:3280) (3096:3096:3096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[10\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2470:2470:2470) (2393:2393:2393))
        (PORT datab (2039:2039:2039) (1817:1817:1817))
        (PORT datac (2374:2374:2374) (2381:2381:2381))
        (PORT datad (891:891:891) (792:792:792))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3699:3699:3699) (3763:3763:3763))
        (PORT clk (2209:2209:2209) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4260:4260:4260) (4166:4166:4166))
        (PORT d[1] (3374:3374:3374) (3346:3346:3346))
        (PORT d[2] (4379:4379:4379) (4218:4218:4218))
        (PORT d[3] (3434:3434:3434) (3457:3457:3457))
        (PORT d[4] (4911:4911:4911) (4698:4698:4698))
        (PORT d[5] (4820:4820:4820) (4612:4612:4612))
        (PORT d[6] (3137:3137:3137) (3039:3039:3039))
        (PORT d[7] (4756:4756:4756) (4737:4737:4737))
        (PORT d[8] (2573:2573:2573) (2635:2635:2635))
        (PORT d[9] (4857:4857:4857) (4784:4784:4784))
        (PORT d[10] (4026:4026:4026) (3865:3865:3865))
        (PORT d[11] (4017:4017:4017) (3965:3965:3965))
        (PORT d[12] (4414:4414:4414) (4435:4435:4435))
        (PORT clk (2206:2206:2206) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4399:4399:4399) (4220:4220:4220))
        (PORT clk (2206:2206:2206) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6468:6468:6468) (6343:6343:6343))
        (PORT clk (2206:2206:2206) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2239:2239:2239))
        (PORT d[0] (6304:6304:6304) (6166:6166:6166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2195:2195:2195))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2571:2571:2571) (2463:2463:2463))
        (PORT clk (2163:2163:2163) (2154:2154:2154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3862:3862:3862) (3714:3714:3714))
        (PORT d[1] (4122:4122:4122) (3966:3966:3966))
        (PORT d[2] (4083:4083:4083) (3924:3924:3924))
        (PORT d[3] (4325:4325:4325) (4142:4142:4142))
        (PORT d[4] (3659:3659:3659) (3691:3691:3691))
        (PORT d[5] (5439:5439:5439) (5425:5425:5425))
        (PORT d[6] (3944:3944:3944) (3783:3783:3783))
        (PORT d[7] (3264:3264:3264) (3300:3300:3300))
        (PORT d[8] (5333:5333:5333) (5158:5158:5158))
        (PORT d[9] (4695:4695:4695) (4602:4602:4602))
        (PORT d[10] (4489:4489:4489) (4318:4318:4318))
        (PORT d[11] (5134:5134:5134) (5054:5054:5054))
        (PORT d[12] (6050:6050:6050) (5989:5989:5989))
        (PORT clk (2159:2159:2159) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5309:5309:5309) (5089:5089:5089))
        (PORT clk (2159:2159:2159) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2154:2154:2154))
        (PORT d[0] (4161:4161:4161) (3933:3933:3933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[10\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2466:2466:2466) (2388:2388:2388))
        (PORT datab (2360:2360:2360) (2177:2177:2177))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (2077:2077:2077) (1931:1931:1931))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (2732:2732:2732) (2553:2553:2553))
        (PORT datac (253:253:253) (325:325:325))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2802:2802:2802) (2650:2650:2650))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (2741:2741:2741) (2570:2570:2570))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1266:1266:1266) (1231:1231:1231))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2282:2282:2282) (2184:2184:2184))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1328:1328:1328) (1286:1286:1286))
        (PORT datab (2738:2738:2738) (2566:2566:2566))
        (PORT datac (254:254:254) (326:326:326))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2282:2282:2282) (2184:2184:2184))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (2736:2736:2736) (2563:2563:2563))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (256:256:256) (318:318:318))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2282:2282:2282) (2184:2184:2184))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[7\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2200:2200:2200) (2240:2240:2240))
        (PORT datab (1843:1843:1843) (1851:1851:1851))
        (PORT datac (987:987:987) (933:933:933))
        (PORT datad (1881:1881:1881) (1798:1798:1798))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[7\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2195:2195:2195) (2234:2234:2234))
        (PORT datab (1630:1630:1630) (1569:1569:1569))
        (PORT datac (991:991:991) (935:935:935))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1925:1925:1925) (1879:1879:1879))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3157:3157:3157) (3132:3132:3132))
        (PORT clk (2205:2205:2205) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4707:4707:4707) (4521:4521:4521))
        (PORT d[1] (3789:3789:3789) (3813:3813:3813))
        (PORT d[2] (3773:3773:3773) (3685:3685:3685))
        (PORT d[3] (4246:4246:4246) (4115:4115:4115))
        (PORT d[4] (4123:4123:4123) (4006:4006:4006))
        (PORT d[5] (4349:4349:4349) (4193:4193:4193))
        (PORT d[6] (4103:4103:4103) (3988:3988:3988))
        (PORT d[7] (4468:4468:4468) (4347:4347:4347))
        (PORT d[8] (3150:3150:3150) (3161:3161:3161))
        (PORT d[9] (4613:4613:4613) (4561:4561:4561))
        (PORT d[10] (3813:3813:3813) (3695:3695:3695))
        (PORT d[11] (5113:5113:5113) (5107:5107:5107))
        (PORT d[12] (4436:4436:4436) (4318:4318:4318))
        (PORT clk (2202:2202:2202) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4871:4871:4871) (4718:4718:4718))
        (PORT clk (2202:2202:2202) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5215:5215:5215) (5016:5016:5016))
        (PORT clk (2202:2202:2202) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2234:2234:2234))
        (PORT d[0] (6272:6272:6272) (6099:6099:6099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2190:2190:2190))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2518:2518:2518) (2414:2414:2414))
        (PORT clk (2159:2159:2159) (2148:2148:2148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4621:4621:4621) (4528:4528:4528))
        (PORT d[1] (5278:5278:5278) (4968:4968:4968))
        (PORT d[2] (3981:3981:3981) (3885:3885:3885))
        (PORT d[3] (5145:5145:5145) (4812:4812:4812))
        (PORT d[4] (4282:4282:4282) (4313:4313:4313))
        (PORT d[5] (4983:4983:4983) (4938:4938:4938))
        (PORT d[6] (5654:5654:5654) (5328:5328:5328))
        (PORT d[7] (3991:3991:3991) (4036:4036:4036))
        (PORT d[8] (5040:5040:5040) (4904:4904:4904))
        (PORT d[9] (4601:4601:4601) (4563:4563:4563))
        (PORT d[10] (4711:4711:4711) (4538:4538:4538))
        (PORT d[11] (5272:5272:5272) (4960:4960:4960))
        (PORT d[12] (5869:5869:5869) (5736:5736:5736))
        (PORT clk (2155:2155:2155) (2144:2144:2144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5219:5219:5219) (4986:4986:4986))
        (PORT clk (2155:2155:2155) (2144:2144:2144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT d[0] (4654:4654:4654) (4473:4473:4473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2530:2530:2530) (2540:2540:2540))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4351:4351:4351) (4143:4143:4143))
        (PORT d[1] (3438:3438:3438) (3449:3449:3449))
        (PORT d[2] (4721:4721:4721) (4583:4583:4583))
        (PORT d[3] (3703:3703:3703) (3568:3568:3568))
        (PORT d[4] (3678:3678:3678) (3521:3521:3521))
        (PORT d[5] (3682:3682:3682) (3518:3518:3518))
        (PORT d[6] (4095:4095:4095) (4007:4007:4007))
        (PORT d[7] (4337:4337:4337) (4302:4302:4302))
        (PORT d[8] (2838:2838:2838) (2868:2868:2868))
        (PORT d[9] (3905:3905:3905) (3831:3831:3831))
        (PORT d[10] (3790:3790:3790) (3645:3645:3645))
        (PORT d[11] (4787:4787:4787) (4780:4780:4780))
        (PORT d[12] (5144:5144:5144) (5175:5175:5175))
        (PORT clk (2246:2246:2246) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5664:5664:5664) (5373:5373:5373))
        (PORT clk (2246:2246:2246) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4268:4268:4268) (4059:4059:4059))
        (PORT clk (2246:2246:2246) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (PORT d[0] (3602:3602:3602) (3576:3576:3576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2232:2232:2232))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2573:2573:2573) (2498:2498:2498))
        (PORT clk (2202:2202:2202) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4067:4067:4067) (3979:3979:3979))
        (PORT d[1] (4258:4258:4258) (4050:4050:4050))
        (PORT d[2] (3717:3717:3717) (3641:3641:3641))
        (PORT d[3] (4596:4596:4596) (4376:4376:4376))
        (PORT d[4] (3529:3529:3529) (3546:3546:3546))
        (PORT d[5] (4021:4021:4021) (3984:3984:3984))
        (PORT d[6] (4284:4284:4284) (4099:4099:4099))
        (PORT d[7] (3259:3259:3259) (3292:3292:3292))
        (PORT d[8] (4238:4238:4238) (4027:4027:4027))
        (PORT d[9] (4271:4271:4271) (4067:4067:4067))
        (PORT d[10] (4692:4692:4692) (4528:4528:4528))
        (PORT d[11] (4220:4220:4220) (4017:4017:4017))
        (PORT d[12] (5376:5376:5376) (5324:5324:5324))
        (PORT clk (2198:2198:2198) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5215:5215:5215) (5078:5078:5078))
        (PORT clk (2198:2198:2198) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2191:2191:2191))
        (PORT d[0] (5111:5111:5111) (4907:4907:4907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4766:4766:4766) (4836:4836:4836))
        (PORT clk (2220:2220:2220) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2744:2744:2744) (2703:2703:2703))
        (PORT d[1] (3407:3407:3407) (3419:3419:3419))
        (PORT d[2] (5004:5004:5004) (4831:4831:4831))
        (PORT d[3] (2361:2361:2361) (2356:2356:2356))
        (PORT d[4] (2975:2975:2975) (2904:2904:2904))
        (PORT d[5] (3271:3271:3271) (3184:3184:3184))
        (PORT d[6] (4201:4201:4201) (4127:4127:4127))
        (PORT d[7] (4334:4334:4334) (4291:4291:4291))
        (PORT d[8] (2143:2143:2143) (2170:2170:2170))
        (PORT d[9] (4389:4389:4389) (4351:4351:4351))
        (PORT d[10] (3297:3297:3297) (3216:3216:3216))
        (PORT d[11] (4341:4341:4341) (4294:4294:4294))
        (PORT d[12] (4422:4422:4422) (4451:4451:4451))
        (PORT clk (2217:2217:2217) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3163:3163:3163) (2984:2984:2984))
        (PORT clk (2217:2217:2217) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5104:5104:5104) (4832:4832:4832))
        (PORT clk (2217:2217:2217) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (PORT d[0] (4210:4210:4210) (4063:4063:4063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2204:2204:2204))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1660:1660:1660) (1590:1590:1590))
        (PORT clk (2174:2174:2174) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3090:3090:3090) (3029:3029:3029))
        (PORT d[1] (3915:3915:3915) (3790:3790:3790))
        (PORT d[2] (2988:2988:2988) (2904:2904:2904))
        (PORT d[3] (3223:3223:3223) (3129:3129:3129))
        (PORT d[4] (3512:3512:3512) (3495:3495:3495))
        (PORT d[5] (4494:4494:4494) (4496:4496:4496))
        (PORT d[6] (4121:4121:4121) (3977:3977:3977))
        (PORT d[7] (2828:2828:2828) (2838:2838:2838))
        (PORT d[8] (3787:3787:3787) (3653:3653:3653))
        (PORT d[9] (3036:3036:3036) (2954:2954:2954))
        (PORT d[10] (3582:3582:3582) (3441:3441:3441))
        (PORT d[11] (3833:3833:3833) (3710:3710:3710))
        (PORT d[12] (2935:2935:2935) (2849:2849:2849))
        (PORT clk (2170:2170:2170) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3121:3121:3121) (2940:2940:2940))
        (PORT clk (2170:2170:2170) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2163:2163:2163))
        (PORT d[0] (5312:5312:5312) (5073:5073:5073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4706:4706:4706) (4748:4748:4748))
        (PORT clk (2195:2195:2195) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4225:4225:4225) (4117:4117:4117))
        (PORT d[1] (3074:3074:3074) (3059:3059:3059))
        (PORT d[2] (4723:4723:4723) (4566:4566:4566))
        (PORT d[3] (3104:3104:3104) (3149:3149:3149))
        (PORT d[4] (3967:3967:3967) (3798:3798:3798))
        (PORT d[5] (4127:4127:4127) (3909:3909:3909))
        (PORT d[6] (3153:3153:3153) (3063:3063:3063))
        (PORT d[7] (5386:5386:5386) (5346:5346:5346))
        (PORT d[8] (3136:3136:3136) (3159:3159:3159))
        (PORT d[9] (4870:4870:4870) (4799:4799:4799))
        (PORT d[10] (3408:3408:3408) (3266:3266:3266))
        (PORT d[11] (4722:4722:4722) (4657:4657:4657))
        (PORT d[12] (5036:5036:5036) (5031:5031:5031))
        (PORT clk (2192:2192:2192) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3625:3625:3625) (3389:3389:3389))
        (PORT clk (2192:2192:2192) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6463:6463:6463) (6339:6339:6339))
        (PORT clk (2192:2192:2192) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2225:2225:2225))
        (PORT d[0] (4644:4644:4644) (4422:4422:4422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2181:2181:2181))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1353:1353:1353) (1308:1308:1308))
        (PORT clk (2149:2149:2149) (2140:2140:2140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3484:3484:3484) (3341:3341:3341))
        (PORT d[1] (3449:3449:3449) (3312:3312:3312))
        (PORT d[2] (4430:4430:4430) (4261:4261:4261))
        (PORT d[3] (5018:5018:5018) (4832:4832:4832))
        (PORT d[4] (4346:4346:4346) (4365:4365:4365))
        (PORT d[5] (4836:4836:4836) (4861:4861:4861))
        (PORT d[6] (4628:4628:4628) (4447:4447:4447))
        (PORT d[7] (3925:3925:3925) (3939:3939:3939))
        (PORT d[8] (4972:4972:4972) (4800:4800:4800))
        (PORT d[9] (5371:5371:5371) (5252:5252:5252))
        (PORT d[10] (4218:4218:4218) (4062:4062:4062))
        (PORT d[11] (5226:5226:5226) (5147:5147:5147))
        (PORT d[12] (6198:6198:6198) (6169:6169:6169))
        (PORT clk (2145:2145:2145) (2136:2136:2136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3634:3634:3634) (3443:3443:3443))
        (PORT clk (2145:2145:2145) (2136:2136:2136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2140:2140:2140))
        (PORT d[0] (4984:4984:4984) (4850:4850:4850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[1\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1866:1866:1866) (1767:1767:1767))
        (PORT datab (1933:1933:1933) (1895:1895:1895))
        (PORT datac (1716:1716:1716) (1690:1690:1690))
        (PORT datad (1769:1769:1769) (1756:1756:1756))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[1\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2922:2922:2922) (2714:2714:2714))
        (PORT datab (1803:1803:1803) (1797:1797:1797))
        (PORT datac (2144:2144:2144) (2022:2022:2022))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1924:1924:1924) (1877:1877:1877))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector30\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1752:1752:1752) (1641:1641:1641))
        (PORT datab (1926:1926:1926) (1848:1848:1848))
        (PORT datac (1318:1318:1318) (1293:1293:1293))
        (PORT datad (1585:1585:1585) (1505:1505:1505))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1953:1953:1953) (1968:1968:1968))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (966:966:966))
        (PORT datab (1090:1090:1090) (1070:1070:1070))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1748:1748:1748) (1646:1646:1646))
        (PORT datab (1090:1090:1090) (1071:1071:1071))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1126:1126:1126) (1128:1128:1128))
        (PORT datab (1970:1970:1970) (1828:1828:1828))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1028:1028:1028))
        (PORT datab (1091:1091:1091) (1072:1072:1072))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1488:1488:1488) (1417:1417:1417))
        (PORT datab (1092:1092:1092) (1073:1073:1073))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1131:1131:1131))
        (PORT datab (1318:1318:1318) (1303:1303:1303))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1134:1134:1134))
        (PORT datab (994:994:994) (953:953:953))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1131:1131:1131) (1135:1135:1135))
        (PORT datab (991:991:991) (977:977:977))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2309:2309:2309) (2176:2176:2176))
        (PORT datab (1095:1095:1095) (1077:1077:1077))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1172:1172:1172) (1123:1123:1123))
        (PORT datab (1096:1096:1096) (1077:1077:1077))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1137:1137:1137))
        (PORT datab (1526:1526:1526) (1469:1469:1469))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1138:1138:1138))
        (PORT datab (1206:1206:1206) (1141:1141:1141))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1543:1543:1543) (1495:1495:1495))
        (PORT datab (1098:1098:1098) (1079:1079:1079))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux19\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1041:1041:1041))
        (PORT datab (221:221:221) (247:247:247))
        (PORT datac (1034:1034:1034) (1000:1000:1000))
        (PORT datad (1578:1578:1578) (1543:1543:1543))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux19\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (642:642:642))
        (PORT datab (1240:1240:1240) (1209:1209:1209))
        (PORT datac (891:891:891) (833:833:833))
        (PORT datad (724:724:724) (715:715:715))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1932:1932:1932) (1888:1888:1888))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[17\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2152:2152:2152) (1966:1966:1966))
        (PORT datab (2049:2049:2049) (2033:2033:2033))
        (PORT datac (2653:2653:2653) (2640:2640:2640))
        (PORT datad (1942:1942:1942) (1859:1859:1859))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[17\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2753:2753:2753) (2608:2608:2608))
        (PORT datab (1673:1673:1673) (1583:1583:1583))
        (PORT datac (2656:2656:2656) (2643:2643:2643))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1928:1928:1928) (1882:1882:1882))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1881:1881:1881) (1761:1761:1761))
        (PORT datab (1441:1441:1441) (1345:1345:1345))
        (PORT datac (1552:1552:1552) (1490:1490:1490))
        (PORT datad (740:740:740) (749:749:749))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (404:404:404))
        (PORT datab (1040:1040:1040) (1022:1022:1022))
        (PORT datac (1602:1602:1602) (1584:1584:1584))
        (PORT datad (1062:1062:1062) (1032:1032:1032))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux20\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1262:1262:1262) (1187:1187:1187))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1538:1538:1538) (1467:1467:1467))
        (PORT datad (951:951:951) (923:923:923))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1933:1933:1933) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[16\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1772:1772:1772) (1617:1617:1617))
        (PORT datab (1932:1932:1932) (1894:1894:1894))
        (PORT datac (1804:1804:1804) (1674:1674:1674))
        (PORT datad (1768:1768:1768) (1756:1756:1756))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[16\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (1800:1800:1800) (1793:1793:1793))
        (PORT datac (1118:1118:1118) (1000:1000:1000))
        (PORT datad (1398:1398:1398) (1262:1262:1262))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1924:1924:1924) (1877:1877:1877))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector21\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1944:1944:1944) (1812:1812:1812))
        (PORT datab (1926:1926:1926) (1849:1849:1849))
        (PORT datac (2136:2136:2136) (2032:2032:2032))
        (PORT datad (1585:1585:1585) (1505:1505:1505))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1953:1953:1953) (1968:1968:1968))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux21\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1643:1643:1643) (1627:1627:1627))
        (PORT datab (420:420:420) (395:395:395))
        (PORT datac (945:945:945) (914:914:914))
        (PORT datad (1068:1068:1068) (1040:1040:1040))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux21\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1544:1544:1544) (1469:1469:1469))
        (PORT datab (1580:1580:1580) (1498:1498:1498))
        (PORT datac (1088:1088:1088) (1078:1078:1078))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1933:1933:1933) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2192:2192:2192) (2230:2230:2230))
        (PORT datab (1846:1846:1846) (1855:1855:1855))
        (PORT datac (1626:1626:1626) (1584:1584:1584))
        (PORT datad (1298:1298:1298) (1227:1227:1227))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[9\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2194:2194:2194) (2233:2233:2233))
        (PORT datab (1362:1362:1362) (1287:1287:1287))
        (PORT datac (1351:1351:1351) (1312:1312:1312))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1925:1925:1925) (1879:1879:1879))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[15\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2198:2198:2198) (2238:2238:2238))
        (PORT datab (1844:1844:1844) (1852:1852:1852))
        (PORT datac (1556:1556:1556) (1480:1480:1480))
        (PORT datad (2600:2600:2600) (2445:2445:2445))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[15\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2201:2201:2201) (2241:2241:2241))
        (PORT datab (1407:1407:1407) (1359:1359:1359))
        (PORT datac (2414:2414:2414) (2223:2223:2223))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1925:1925:1925) (1879:1879:1879))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector22\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1746:1746:1746) (1639:1639:1639))
        (PORT datab (1927:1927:1927) (1850:1850:1850))
        (PORT datac (1885:1885:1885) (1760:1760:1760))
        (PORT datad (1586:1586:1586) (1507:1507:1507))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1953:1953:1953) (1968:1968:1968))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux22\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1642:1642:1642) (1626:1626:1626))
        (PORT datab (377:377:377) (369:369:369))
        (PORT datac (946:946:946) (915:915:915))
        (PORT datad (1066:1066:1066) (1037:1037:1037))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux22\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (971:971:971))
        (PORT datab (1122:1122:1122) (1106:1106:1106))
        (PORT datac (1538:1538:1538) (1467:1467:1467))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1933:1933:1933) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[14\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2492:2492:2492) (2289:2289:2289))
        (PORT datab (1847:1847:1847) (1858:1858:1858))
        (PORT datac (2848:2848:2848) (2808:2808:2808))
        (PORT datad (1851:1851:1851) (1772:1772:1772))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[14\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1467:1467:1467) (1433:1433:1433))
        (PORT datab (1843:1843:1843) (1854:1854:1854))
        (PORT datac (1309:1309:1309) (1234:1234:1234))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1927:1927:1927) (1882:1882:1882))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector23\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (359:359:359))
        (PORT datab (2054:2054:2054) (2023:2023:2023))
        (PORT datac (2162:2162:2162) (2080:2080:2080))
        (PORT datad (259:259:259) (322:322:322))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1927:1927:1927) (1882:1882:1882))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux23\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1640:1640:1640) (1625:1625:1625))
        (PORT datab (417:417:417) (392:392:392))
        (PORT datac (947:947:947) (915:915:915))
        (PORT datad (1065:1065:1065) (1035:1035:1035))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux23\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (1579:1579:1579) (1497:1497:1497))
        (PORT datac (1084:1084:1084) (1073:1073:1073))
        (PORT datad (2409:2409:2409) (2221:2221:2221))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1933:1933:1933) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[13\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (951:951:951))
        (PORT datab (1934:1934:1934) (1896:1896:1896))
        (PORT datac (1222:1222:1222) (1136:1136:1136))
        (PORT datad (1770:1770:1770) (1757:1757:1757))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[13\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1021:1021:1021))
        (PORT datab (1314:1314:1314) (1231:1231:1231))
        (PORT datac (385:385:385) (368:368:368))
        (PORT datad (1766:1766:1766) (1753:1753:1753))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1924:1924:1924) (1877:1877:1877))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector24\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1638:1638:1638) (1548:1548:1548))
        (PORT datab (1387:1387:1387) (1363:1363:1363))
        (PORT datac (1883:1883:1883) (1816:1816:1816))
        (PORT datad (1697:1697:1697) (1593:1593:1593))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1953:1953:1953) (1968:1968:1968))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux24\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1641:1641:1641) (1625:1625:1625))
        (PORT datab (376:376:376) (368:368:368))
        (PORT datac (946:946:946) (915:915:915))
        (PORT datad (1065:1065:1065) (1036:1036:1036))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux24\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1123:1123:1123) (1108:1108:1108))
        (PORT datac (1538:1538:1538) (1467:1467:1467))
        (PORT datad (737:737:737) (751:751:751))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1933:1933:1933) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[12\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1301:1301:1301) (1211:1211:1211))
        (PORT datab (2088:2088:2088) (1973:1973:1973))
        (PORT datac (1648:1648:1648) (1632:1632:1632))
        (PORT datad (1627:1627:1627) (1594:1594:1594))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[12\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (889:889:889))
        (PORT datab (1692:1692:1692) (1665:1665:1665))
        (PORT datac (2034:2034:2034) (1888:1888:1888))
        (PORT datad (189:189:189) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1938:1938:1938) (1891:1891:1891))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5731:5731:5731) (5746:5746:5746))
        (PORT clk (2257:2257:2257) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5236:5236:5236) (5100:5100:5100))
        (PORT d[1] (4125:4125:4125) (4089:4089:4089))
        (PORT d[2] (2775:2775:2775) (2648:2648:2648))
        (PORT d[3] (4090:4090:4090) (4099:4099:4099))
        (PORT d[4] (4960:4960:4960) (4770:4770:4770))
        (PORT d[5] (4778:4778:4778) (4516:4516:4516))
        (PORT d[6] (2480:2480:2480) (2378:2378:2378))
        (PORT d[7] (6063:6063:6063) (6001:6001:6001))
        (PORT d[8] (3636:3636:3636) (3680:3680:3680))
        (PORT d[9] (3432:3432:3432) (3301:3301:3301))
        (PORT d[10] (4133:4133:4133) (3988:3988:3988))
        (PORT d[11] (5755:5755:5755) (5657:5657:5657))
        (PORT d[12] (3650:3650:3650) (3625:3625:3625))
        (PORT clk (2254:2254:2254) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2926:2926:2926) (2697:2697:2697))
        (PORT clk (2254:2254:2254) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5029:5029:5029) (4881:4881:4881))
        (PORT clk (2254:2254:2254) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2290:2290:2290))
        (PORT d[0] (2839:2839:2839) (2771:2771:2771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2246:2246:2246))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2744:2744:2744) (2739:2739:2739))
        (PORT clk (2211:2211:2211) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4406:4406:4406) (4224:4224:4224))
        (PORT d[1] (4099:4099:4099) (3941:3941:3941))
        (PORT d[2] (4237:4237:4237) (4141:4141:4141))
        (PORT d[3] (4841:4841:4841) (4685:4685:4685))
        (PORT d[4] (4556:4556:4556) (4427:4427:4427))
        (PORT d[5] (5510:5510:5510) (5527:5527:5527))
        (PORT d[6] (2115:2115:2115) (2132:2132:2132))
        (PORT d[7] (5150:5150:5150) (5088:5088:5088))
        (PORT d[8] (3717:3717:3717) (3565:3565:3565))
        (PORT d[9] (2266:2266:2266) (2198:2198:2198))
        (PORT d[10] (2290:2290:2290) (2220:2220:2220))
        (PORT d[11] (3652:3652:3652) (3511:3511:3511))
        (PORT d[12] (7174:7174:7174) (7110:7110:7110))
        (PORT clk (2207:2207:2207) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2448:2448:2448) (2282:2282:2282))
        (PORT clk (2207:2207:2207) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2205:2205:2205))
        (PORT d[0] (3781:3781:3781) (3581:3581:3581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4647:4647:4647) (4666:4666:4666))
        (PORT clk (2279:2279:2279) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4283:4283:4283) (4179:4179:4179))
        (PORT d[1] (3444:3444:3444) (3452:3452:3452))
        (PORT d[2] (4966:4966:4966) (4785:4785:4785))
        (PORT d[3] (3771:3771:3771) (3783:3783:3783))
        (PORT d[4] (4965:4965:4965) (4792:4792:4792))
        (PORT d[5] (5762:5762:5762) (5411:5411:5411))
        (PORT d[6] (4258:4258:4258) (3978:3978:3978))
        (PORT d[7] (4647:4647:4647) (4559:4559:4559))
        (PORT d[8] (3548:3548:3548) (3562:3562:3562))
        (PORT d[9] (5510:5510:5510) (5457:5457:5457))
        (PORT d[10] (5451:5451:5451) (5292:5292:5292))
        (PORT d[11] (4655:4655:4655) (4579:4579:4579))
        (PORT d[12] (4765:4765:4765) (4770:4770:4770))
        (PORT clk (2276:2276:2276) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4435:4435:4435) (4251:4251:4251))
        (PORT clk (2276:2276:2276) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6989:6989:6989) (6783:6783:6783))
        (PORT clk (2276:2276:2276) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2309:2309:2309))
        (PORT d[0] (5081:5081:5081) (4858:4858:4858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2265:2265:2265))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2017:2017:2017) (1998:1998:1998))
        (PORT clk (2233:2233:2233) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5681:5681:5681) (5335:5335:5335))
        (PORT d[1] (5668:5668:5668) (5354:5354:5354))
        (PORT d[2] (4639:4639:4639) (4548:4548:4548))
        (PORT d[3] (6401:6401:6401) (6214:6214:6214))
        (PORT d[4] (4989:4989:4989) (5058:5058:5058))
        (PORT d[5] (6515:6515:6515) (6515:6515:6515))
        (PORT d[6] (7559:7559:7559) (7340:7340:7340))
        (PORT d[7] (2779:2779:2779) (2798:2798:2798))
        (PORT d[8] (4565:4565:4565) (4289:4289:4289))
        (PORT d[9] (5298:5298:5298) (5164:5164:5164))
        (PORT d[10] (3356:3356:3356) (3118:3118:3118))
        (PORT d[11] (4130:4130:4130) (4022:4022:4022))
        (PORT d[12] (4470:4470:4470) (4271:4271:4271))
        (PORT clk (2229:2229:2229) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5959:5959:5959) (5715:5715:5715))
        (PORT clk (2229:2229:2229) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2223:2223:2223))
        (PORT d[0] (4733:4733:4733) (4497:4497:4497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5740:5740:5740) (5756:5756:5756))
        (PORT clk (2263:2263:2263) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3881:3881:3881) (3727:3727:3727))
        (PORT d[1] (4479:4479:4479) (4443:4443:4443))
        (PORT d[2] (2820:2820:2820) (2693:2693:2693))
        (PORT d[3] (2419:2419:2419) (2423:2423:2423))
        (PORT d[4] (5273:5273:5273) (5074:5074:5074))
        (PORT d[5] (2437:2437:2437) (2334:2334:2334))
        (PORT d[6] (2465:2465:2465) (2356:2356:2356))
        (PORT d[7] (3079:3079:3079) (2940:2940:2940))
        (PORT d[8] (3633:3633:3633) (3680:3680:3680))
        (PORT d[9] (3805:3805:3805) (3658:3658:3658))
        (PORT d[10] (4143:4143:4143) (4000:4000:4000))
        (PORT d[11] (3381:3381:3381) (3363:3363:3363))
        (PORT d[12] (2156:2156:2156) (2077:2077:2077))
        (PORT clk (2260:2260:2260) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4609:4609:4609) (4345:4345:4345))
        (PORT clk (2260:2260:2260) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5050:5050:5050) (4905:4905:4905))
        (PORT clk (2260:2260:2260) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2293:2293:2293))
        (PORT d[0] (3466:3466:3466) (3270:3270:3270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2249:2249:2249))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2689:2689:2689) (2692:2692:2692))
        (PORT clk (2216:2216:2216) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4709:4709:4709) (4505:4505:4505))
        (PORT d[1] (4097:4097:4097) (3942:3942:3942))
        (PORT d[2] (4556:4556:4556) (4449:4449:4449))
        (PORT d[3] (4254:4254:4254) (4132:4132:4132))
        (PORT d[4] (4606:4606:4606) (4485:4485:4485))
        (PORT d[5] (2786:2786:2786) (2672:2672:2672))
        (PORT d[6] (5554:5554:5554) (5334:5334:5334))
        (PORT d[7] (5293:5293:5293) (5274:5274:5274))
        (PORT d[8] (5606:5606:5606) (5420:5420:5420))
        (PORT d[9] (1967:1967:1967) (1909:1909:1909))
        (PORT d[10] (2650:2650:2650) (2570:2570:2570))
        (PORT d[11] (3658:3658:3658) (3518:3518:3518))
        (PORT d[12] (2292:2292:2292) (2215:2215:2215))
        (PORT clk (2212:2212:2212) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2199:2199:2199) (2063:2063:2063))
        (PORT clk (2212:2212:2212) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2208:2208:2208))
        (PORT d[0] (3913:3913:3913) (3665:3665:3665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[6\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2488:2488:2488) (2252:2252:2252))
        (PORT datab (2246:2246:2246) (2297:2297:2297))
        (PORT datac (2408:2408:2408) (2323:2323:2323))
        (PORT datad (1293:1293:1293) (1223:1223:1223))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6054:6054:6054) (6057:6057:6057))
        (PORT clk (2255:2255:2255) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5888:5888:5888) (5733:5733:5733))
        (PORT d[1] (4788:4788:4788) (4739:4739:4739))
        (PORT d[2] (2151:2151:2151) (2051:2051:2051))
        (PORT d[3] (2417:2417:2417) (2425:2425:2425))
        (PORT d[4] (5607:5607:5607) (5395:5395:5395))
        (PORT d[5] (2124:2124:2124) (2034:2034:2034))
        (PORT d[6] (2080:2080:2080) (1975:1975:1975))
        (PORT d[7] (2726:2726:2726) (2596:2596:2596))
        (PORT d[8] (3302:3302:3302) (3337:3337:3337))
        (PORT d[9] (3796:3796:3796) (3651:3651:3651))
        (PORT d[10] (5829:5829:5829) (5705:5705:5705))
        (PORT d[11] (3744:3744:3744) (3712:3712:3712))
        (PORT d[12] (1864:1864:1864) (1796:1796:1796))
        (PORT clk (2252:2252:2252) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3311:3311:3311) (3092:3092:3092))
        (PORT clk (2252:2252:2252) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5378:5378:5378) (5221:5221:5221))
        (PORT clk (2252:2252:2252) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (PORT d[0] (4232:4232:4232) (3996:3996:3996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2239:2239:2239))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2710:2710:2710) (2695:2695:2695))
        (PORT clk (2208:2208:2208) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4702:4702:4702) (4514:4514:4514))
        (PORT d[1] (4456:4456:4456) (4287:4287:4287))
        (PORT d[2] (3000:3000:3000) (2913:2913:2913))
        (PORT d[3] (3957:3957:3957) (3849:3849:3849))
        (PORT d[4] (4631:4631:4631) (4514:4514:4514))
        (PORT d[5] (6157:6157:6157) (6144:6144:6144))
        (PORT d[6] (5892:5892:5892) (5662:5662:5662))
        (PORT d[7] (5286:5286:5286) (5268:5268:5268))
        (PORT d[8] (3420:3420:3420) (3292:3292:3292))
        (PORT d[9] (1907:1907:1907) (1847:1847:1847))
        (PORT d[10] (2011:2011:2011) (1945:1945:1945))
        (PORT d[11] (3708:3708:3708) (3568:3568:3568))
        (PORT d[12] (1634:1634:1634) (1599:1599:1599))
        (PORT clk (2204:2204:2204) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3909:3909:3909) (3702:3702:3702))
        (PORT clk (2204:2204:2204) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2198:2198:2198))
        (PORT d[0] (2591:2591:2591) (2430:2430:2430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[6\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (933:933:933))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (2211:2211:2211) (2265:2265:2265))
        (PORT datad (1615:1615:1615) (1530:1530:1530))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (2742:2742:2742) (2570:2570:2570))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2282:2282:2282) (2184:2184:2184))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[6\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2193:2193:2193) (2232:2232:2232))
        (PORT datab (1846:1846:1846) (1854:1854:1854))
        (PORT datac (1917:1917:1917) (1736:1736:1736))
        (PORT datad (652:652:652) (614:614:614))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[6\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2197:2197:2197) (2237:2237:2237))
        (PORT datab (1053:1053:1053) (986:986:986))
        (PORT datac (964:964:964) (913:913:913))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1925:1925:1925) (1879:1879:1879))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector25\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1817:1817:1817) (1738:1738:1738))
        (PORT datab (962:962:962) (946:946:946))
        (PORT datac (1526:1526:1526) (1503:1503:1503))
        (PORT datad (1583:1583:1583) (1502:1502:1502))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1953:1953:1953) (1968:1968:1968))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux25\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (376:376:376))
        (PORT datab (1039:1039:1039) (1021:1021:1021))
        (PORT datac (1602:1602:1602) (1583:1583:1583))
        (PORT datad (1060:1060:1060) (1030:1030:1030))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux25\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1191:1191:1191) (1153:1153:1153))
        (PORT datab (1117:1117:1117) (1101:1101:1101))
        (PORT datac (1537:1537:1537) (1466:1466:1466))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1933:1933:1933) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3256:3256:3256) (3253:3253:3253))
        (PORT clk (2263:2263:2263) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2376:2376:2376) (2316:2316:2316))
        (PORT d[1] (2606:2606:2606) (2520:2520:2520))
        (PORT d[2] (2360:2360:2360) (2291:2291:2291))
        (PORT d[3] (1715:1715:1715) (1711:1711:1711))
        (PORT d[4] (2051:2051:2051) (2016:2016:2016))
        (PORT d[5] (1667:1667:1667) (1646:1646:1646))
        (PORT d[6] (5170:5170:5170) (5064:5064:5064))
        (PORT d[7] (2260:2260:2260) (2195:2195:2195))
        (PORT d[8] (1746:1746:1746) (1722:1722:1722))
        (PORT d[9] (1709:1709:1709) (1680:1680:1680))
        (PORT d[10] (2765:2765:2765) (2728:2728:2728))
        (PORT d[11] (2312:2312:2312) (2267:2267:2267))
        (PORT d[12] (4745:4745:4745) (4752:4752:4752))
        (PORT clk (2260:2260:2260) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6956:6956:6956) (6648:6648:6648))
        (PORT clk (2260:2260:2260) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3967:3967:3967) (3763:3763:3763))
        (PORT clk (2260:2260:2260) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (PORT d[0] (3473:3473:3473) (3410:3410:3410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2250:2250:2250))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1544:1544:1544) (1469:1469:1469))
        (PORT clk (2216:2216:2216) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2739:2739:2739) (2683:2683:2683))
        (PORT d[1] (3003:3003:3003) (2931:2931:2931))
        (PORT d[2] (3655:3655:3655) (3544:3544:3544))
        (PORT d[3] (4204:4204:4204) (4076:4076:4076))
        (PORT d[4] (2176:2176:2176) (2166:2166:2166))
        (PORT d[5] (2561:2561:2561) (2482:2482:2482))
        (PORT d[6] (2973:2973:2973) (2910:2910:2910))
        (PORT d[7] (4173:4173:4173) (4138:4138:4138))
        (PORT d[8] (2326:2326:2326) (2274:2274:2274))
        (PORT d[9] (2078:2078:2078) (2038:2038:2038))
        (PORT d[10] (2646:2646:2646) (2548:2548:2548))
        (PORT d[11] (2980:2980:2980) (2906:2906:2906))
        (PORT d[12] (3387:3387:3387) (3306:3306:3306))
        (PORT clk (2212:2212:2212) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4785:4785:4785) (4587:4587:4587))
        (PORT clk (2212:2212:2212) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2209:2209:2209))
        (PORT d[0] (6094:6094:6094) (5876:5876:5876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2860:2860:2860) (2857:2857:2857))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3976:3976:3976) (3786:3786:3786))
        (PORT d[1] (3691:3691:3691) (3672:3672:3672))
        (PORT d[2] (5000:5000:5000) (4835:4835:4835))
        (PORT d[3] (3324:3324:3324) (3214:3214:3214))
        (PORT d[4] (3737:3737:3737) (3604:3604:3604))
        (PORT d[5] (3692:3692:3692) (3536:3536:3536))
        (PORT d[6] (4487:4487:4487) (4391:4391:4391))
        (PORT d[7] (4656:4656:4656) (4609:4609:4609))
        (PORT d[8] (2739:2739:2739) (2761:2761:2761))
        (PORT d[9] (4250:4250:4250) (4171:4171:4171))
        (PORT d[10] (3153:3153:3153) (3038:3038:3038))
        (PORT d[11] (5110:5110:5110) (5099:5099:5099))
        (PORT d[12] (5511:5511:5511) (5527:5527:5527))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4830:4830:4830) (4676:4676:4676))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4174:4174:4174) (3962:3962:3962))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (PORT d[0] (6291:6291:6291) (6125:6125:6125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2207:2207:2207))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3136:3136:3136) (2935:2935:2935))
        (PORT clk (2176:2176:2176) (2165:2165:2165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3799:3799:3799) (3758:3758:3758))
        (PORT d[1] (4294:4294:4294) (4089:4089:4089))
        (PORT d[2] (3674:3674:3674) (3603:3603:3603))
        (PORT d[3] (4937:4937:4937) (4705:4705:4705))
        (PORT d[4] (4174:4174:4174) (4170:4170:4170))
        (PORT d[5] (4299:4299:4299) (4255:4255:4255))
        (PORT d[6] (4619:4619:4619) (4404:4404:4404))
        (PORT d[7] (3558:3558:3558) (3594:3594:3594))
        (PORT d[8] (4294:4294:4294) (4089:4089:4089))
        (PORT d[9] (4800:4800:4800) (4541:4541:4541))
        (PORT d[10] (5050:5050:5050) (4874:4874:4874))
        (PORT d[11] (4227:4227:4227) (4020:4020:4020))
        (PORT d[12] (5767:5767:5767) (5706:5706:5706))
        (PORT clk (2172:2172:2172) (2161:2161:2161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5320:5320:5320) (5140:5140:5140))
        (PORT clk (2172:2172:2172) (2161:2161:2161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2165:2165:2165))
        (PORT d[0] (4569:4569:4569) (4383:4383:4383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5759:5759:5759) (5805:5805:5805))
        (PORT clk (2244:2244:2244) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2778:2778:2778) (2715:2715:2715))
        (PORT d[1] (2281:2281:2281) (2211:2211:2211))
        (PORT d[2] (5626:5626:5626) (5422:5422:5422))
        (PORT d[3] (1700:1700:1700) (1701:1701:1701))
        (PORT d[4] (2355:2355:2355) (2306:2306:2306))
        (PORT d[5] (3945:3945:3945) (3837:3837:3837))
        (PORT d[6] (4835:4835:4835) (4741:4741:4741))
        (PORT d[7] (4657:4657:4657) (4606:4606:4606))
        (PORT d[8] (1786:1786:1786) (1794:1794:1794))
        (PORT d[9] (3285:3285:3285) (3216:3216:3216))
        (PORT d[10] (2398:2398:2398) (2364:2364:2364))
        (PORT d[11] (2026:2026:2026) (1988:1988:1988))
        (PORT d[12] (4410:4410:4410) (4433:4433:4433))
        (PORT clk (2241:2241:2241) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3408:3408:3408) (3347:3347:3347))
        (PORT clk (2241:2241:2241) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3964:3964:3964) (3755:3755:3755))
        (PORT clk (2241:2241:2241) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (PORT d[0] (4862:4862:4862) (4581:4581:4581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2232:2232:2232))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1880:1880:1880) (1790:1790:1790))
        (PORT clk (2198:2198:2198) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3037:3037:3037) (2977:2977:2977))
        (PORT d[1] (2669:2669:2669) (2610:2610:2610))
        (PORT d[2] (2971:2971:2971) (2893:2893:2893))
        (PORT d[3] (3878:3878:3878) (3761:3761:3761))
        (PORT d[4] (3106:3106:3106) (3047:3047:3047))
        (PORT d[5] (4474:4474:4474) (4476:4476:4476))
        (PORT d[6] (4187:4187:4187) (4059:4059:4059))
        (PORT d[7] (2392:2392:2392) (2373:2373:2373))
        (PORT d[8] (4154:4154:4154) (4010:4010:4010))
        (PORT d[9] (2388:2388:2388) (2328:2328:2328))
        (PORT d[10] (2967:2967:2967) (2851:2851:2851))
        (PORT d[11] (2603:2603:2603) (2542:2542:2542))
        (PORT d[12] (3040:3040:3040) (2965:2965:2965))
        (PORT clk (2194:2194:2194) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3326:3326:3326) (3156:3156:3156))
        (PORT clk (2194:2194:2194) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2190:2190:2190))
        (PORT d[0] (5433:5433:5433) (5332:5332:5332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5148:5148:5148) (5215:5215:5215))
        (PORT clk (2213:2213:2213) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3098:3098:3098) (3038:3038:3038))
        (PORT d[1] (4010:4010:4010) (3991:3991:3991))
        (PORT d[2] (5288:5288:5288) (5097:5097:5097))
        (PORT d[3] (2040:2040:2040) (2055:2055:2055))
        (PORT d[4] (3335:3335:3335) (3248:3248:3248))
        (PORT d[5] (3272:3272:3272) (3185:3185:3185))
        (PORT d[6] (4176:4176:4176) (4103:4103:4103))
        (PORT d[7] (4014:4014:4014) (3973:3973:3973))
        (PORT d[8] (1822:1822:1822) (1832:1832:1832))
        (PORT d[9] (4383:4383:4383) (4343:4343:4343))
        (PORT d[10] (2661:2661:2661) (2609:2609:2609))
        (PORT d[11] (4317:4317:4317) (4271:4271:4271))
        (PORT d[12] (4789:4789:4789) (4799:4799:4799))
        (PORT clk (2210:2210:2210) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2873:2873:2873) (2717:2717:2717))
        (PORT clk (2210:2210:2210) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5414:5414:5414) (5124:5124:5124))
        (PORT clk (2210:2210:2210) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2242:2242:2242))
        (PORT d[0] (4234:4234:4234) (4085:4085:4085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2198:2198:2198))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2511:2511:2511) (2380:2380:2380))
        (PORT clk (2167:2167:2167) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3033:3033:3033) (2966:2966:2966))
        (PORT d[1] (3578:3578:3578) (3475:3475:3475))
        (PORT d[2] (2959:2959:2959) (2878:2878:2878))
        (PORT d[3] (3288:3288:3288) (3194:3194:3194))
        (PORT d[4] (3488:3488:3488) (3470:3470:3470))
        (PORT d[5] (4478:4478:4478) (4484:4484:4484))
        (PORT d[6] (4154:4154:4154) (4009:4009:4009))
        (PORT d[7] (3180:3180:3180) (3181:3181:3181))
        (PORT d[8] (3494:3494:3494) (3355:3355:3355))
        (PORT d[9] (3558:3558:3558) (3450:3450:3450))
        (PORT d[10] (3537:3537:3537) (3392:3392:3392))
        (PORT d[11] (4165:4165:4165) (4018:4018:4018))
        (PORT d[12] (2955:2955:2955) (2868:2868:2868))
        (PORT clk (2163:2163:2163) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3122:3122:3122) (2944:2944:2944))
        (PORT clk (2163:2163:2163) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2157:2157:2157))
        (PORT d[0] (5344:5344:5344) (5106:5106:5106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1803:1803:1803) (1667:1667:1667))
        (PORT datab (2247:2247:2247) (2298:2298:2298))
        (PORT datac (2409:2409:2409) (2324:2324:2324))
        (PORT datad (2530:2530:2530) (2428:2428:2428))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[5\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1454:1454:1454) (1350:1350:1350))
        (PORT datab (3002:3002:3002) (2856:2856:2856))
        (PORT datac (2406:2406:2406) (2320:2320:2320))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (2737:2737:2737) (2565:2565:2565))
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2282:2282:2282) (2184:2184:2184))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[5\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1253:1253:1253) (1165:1165:1165))
        (PORT datab (1933:1933:1933) (1896:1896:1896))
        (PORT datac (1840:1840:1840) (1714:1714:1714))
        (PORT datad (1769:1769:1769) (1757:1757:1757))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[5\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1205:1205:1205) (1114:1114:1114))
        (PORT datab (1804:1804:1804) (1798:1798:1798))
        (PORT datac (1675:1675:1675) (1642:1642:1642))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1924:1924:1924) (1877:1877:1877))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector26\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1641:1641:1641) (1552:1552:1552))
        (PORT datab (1343:1343:1343) (1321:1321:1321))
        (PORT datac (946:946:946) (929:929:929))
        (PORT datad (1790:1790:1790) (1702:1702:1702))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1953:1953:1953) (1968:1968:1968))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux26\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (372:372:372))
        (PORT datab (1038:1038:1038) (1020:1020:1020))
        (PORT datac (1600:1600:1600) (1582:1582:1582))
        (PORT datad (1058:1058:1058) (1028:1028:1028))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux26\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1579:1579:1579) (1497:1497:1497))
        (PORT datac (1083:1083:1083) (1071:1071:1071))
        (PORT datad (791:791:791) (804:804:804))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1933:1933:1933) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[10\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2190:2190:2190) (2229:2229:2229))
        (PORT datab (1847:1847:1847) (1856:1856:1856))
        (PORT datac (2571:2571:2571) (2340:2340:2340))
        (PORT datad (1667:1667:1667) (1624:1624:1624))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[10\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2193:2193:2193) (2232:2232:2232))
        (PORT datab (1334:1334:1334) (1256:1256:1256))
        (PORT datac (2505:2505:2505) (2375:2375:2375))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1925:1925:1925) (1879:1879:1879))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3572:3572:3572) (3552:3552:3552))
        (PORT clk (2260:2260:2260) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2434:2434:2434) (2380:2380:2380))
        (PORT d[1] (4468:4468:4468) (4467:4467:4467))
        (PORT d[2] (2400:2400:2400) (2337:2337:2337))
        (PORT d[3] (1699:1699:1699) (1700:1700:1700))
        (PORT d[4] (2745:2745:2745) (2695:2695:2695))
        (PORT d[5] (1693:1693:1693) (1677:1677:1677))
        (PORT d[6] (5162:5162:5162) (5056:5056:5056))
        (PORT d[7] (2581:2581:2581) (2490:2490:2490))
        (PORT d[8] (1775:1775:1775) (1781:1781:1781))
        (PORT d[9] (1742:1742:1742) (1712:1712:1712))
        (PORT d[10] (2390:2390:2390) (2358:2358:2358))
        (PORT d[11] (2312:2312:2312) (2266:2266:2266))
        (PORT d[12] (4695:4695:4695) (4701:4701:4701))
        (PORT clk (2257:2257:2257) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6639:6639:6639) (6351:6351:6351))
        (PORT clk (2257:2257:2257) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3985:3985:3985) (3780:3780:3780))
        (PORT clk (2257:2257:2257) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (PORT d[0] (3484:3484:3484) (3424:3424:3424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2247:2247:2247))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1761:1761:1761) (1660:1660:1660))
        (PORT clk (2213:2213:2213) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2108:2108:2108) (2088:2088:2088))
        (PORT d[1] (2693:2693:2693) (2636:2636:2636))
        (PORT d[2] (3600:3600:3600) (3497:3497:3497))
        (PORT d[3] (3926:3926:3926) (3810:3810:3810))
        (PORT d[4] (2138:2138:2138) (2114:2114:2114))
        (PORT d[5] (3205:3205:3205) (3103:3103:3103))
        (PORT d[6] (4532:4532:4532) (4390:4390:4390))
        (PORT d[7] (4134:4134:4134) (4090:4090:4090))
        (PORT d[8] (1973:1973:1973) (1938:1938:1938))
        (PORT d[9] (2091:2091:2091) (2053:2053:2053))
        (PORT d[10] (4564:4564:4564) (4398:4398:4398))
        (PORT d[11] (2626:2626:2626) (2566:2566:2566))
        (PORT d[12] (3361:3361:3361) (3281:3281:3281))
        (PORT clk (2209:2209:2209) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4735:4735:4735) (4557:4557:4557))
        (PORT clk (2209:2209:2209) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2205:2205:2205))
        (PORT d[0] (5824:5824:5824) (5608:5608:5608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5047:5047:5047) (5081:5081:5081))
        (PORT clk (2227:2227:2227) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4568:4568:4568) (4453:4453:4453))
        (PORT d[1] (2636:2636:2636) (2589:2589:2589))
        (PORT d[2] (5068:5068:5068) (4903:4903:4903))
        (PORT d[3] (3446:3446:3446) (3475:3475:3475))
        (PORT d[4] (4282:4282:4282) (4106:4106:4106))
        (PORT d[5] (3787:3787:3787) (3564:3564:3564))
        (PORT d[6] (3142:3142:3142) (3039:3039:3039))
        (PORT d[7] (5395:5395:5395) (5358:5358:5358))
        (PORT d[8] (3265:3265:3265) (3318:3318:3318))
        (PORT d[9] (5240:5240:5240) (5155:5155:5155))
        (PORT d[10] (3403:3403:3403) (3269:3269:3269))
        (PORT d[11] (5054:5054:5054) (4970:4970:4970))
        (PORT d[12] (4736:4736:4736) (4748:4748:4748))
        (PORT clk (2224:2224:2224) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3959:3959:3959) (3717:3717:3717))
        (PORT clk (2224:2224:2224) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5817:5817:5817) (5702:5702:5702))
        (PORT clk (2224:2224:2224) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2259:2259:2259))
        (PORT d[0] (3509:3509:3509) (3333:3333:3333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2215:2215:2215))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (859:859:859) (871:871:871))
        (PORT clk (2180:2180:2180) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4084:4084:4084) (3900:3900:3900))
        (PORT d[1] (3426:3426:3426) (3288:3288:3288))
        (PORT d[2] (3564:3564:3564) (3487:3487:3487))
        (PORT d[3] (5080:5080:5080) (4898:4898:4898))
        (PORT d[4] (3944:3944:3944) (3831:3831:3831))
        (PORT d[5] (5016:5016:5016) (5014:5014:5014))
        (PORT d[6] (5156:5156:5156) (4927:4927:4927))
        (PORT d[7] (4268:4268:4268) (4270:4270:4270))
        (PORT d[8] (4687:4687:4687) (4542:4542:4542))
        (PORT d[9] (5393:5393:5393) (5276:5276:5276))
        (PORT d[10] (2965:2965:2965) (2872:2872:2872))
        (PORT d[11] (5569:5569:5569) (5481:5481:5481))
        (PORT d[12] (6537:6537:6537) (6498:6498:6498))
        (PORT clk (2176:2176:2176) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3894:3894:3894) (3788:3788:3788))
        (PORT clk (2176:2176:2176) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2174:2174:2174))
        (PORT d[0] (5864:5864:5864) (5591:5591:5591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5372:5372:5372) (5395:5395:5395))
        (PORT clk (2242:2242:2242) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3184:3184:3184) (3067:3067:3067))
        (PORT d[1] (4044:4044:4044) (3995:3995:3995))
        (PORT d[2] (5400:5400:5400) (5223:5223:5223))
        (PORT d[3] (3472:3472:3472) (3509:3509:3509))
        (PORT d[4] (4615:4615:4615) (4431:4431:4431))
        (PORT d[5] (6466:6466:6466) (6204:6204:6204))
        (PORT d[6] (3085:3085:3085) (2983:2983:2983))
        (PORT d[7] (5732:5732:5732) (5684:5684:5684))
        (PORT d[8] (3244:3244:3244) (3296:3296:3296))
        (PORT d[9] (5591:5591:5591) (5500:5500:5500))
        (PORT d[10] (3459:3459:3459) (3329:3329:3329))
        (PORT d[11] (5085:5085:5085) (5007:5007:5007))
        (PORT d[12] (5062:5062:5062) (5059:5059:5059))
        (PORT clk (2239:2239:2239) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4137:4137:4137) (3949:3949:3949))
        (PORT clk (2239:2239:2239) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5816:5816:5816) (5704:5704:5704))
        (PORT clk (2239:2239:2239) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2274:2274:2274))
        (PORT d[0] (4352:4352:4352) (4093:4093:4093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2230:2230:2230))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (838:838:838) (849:849:849))
        (PORT clk (2196:2196:2196) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3516:3516:3516) (3377:3377:3377))
        (PORT d[1] (3449:3449:3449) (3313:3313:3313))
        (PORT d[2] (3906:3906:3906) (3823:3823:3823))
        (PORT d[3] (5728:5728:5728) (5514:5514:5514))
        (PORT d[4] (3605:3605:3605) (3514:3514:3514))
        (PORT d[5] (5465:5465:5465) (5477:5477:5477))
        (PORT d[6] (4956:4956:4956) (4762:4762:4762))
        (PORT d[7] (3721:3721:3721) (3579:3579:3579))
        (PORT d[8] (5008:5008:5008) (4851:4851:4851))
        (PORT d[9] (5717:5717:5717) (5588:5588:5588))
        (PORT d[10] (3325:3325:3325) (3221:3221:3221))
        (PORT d[11] (3695:3695:3695) (3553:3553:3553))
        (PORT d[12] (6836:6836:6836) (6789:6789:6789))
        (PORT clk (2192:2192:2192) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4634:4634:4634) (4409:4409:4409))
        (PORT clk (2192:2192:2192) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2188:2188:2188))
        (PORT d[0] (4042:4042:4042) (3780:3780:3780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1071:1071:1071) (1007:1007:1007))
        (PORT datab (2439:2439:2439) (2348:2348:2348))
        (PORT datac (2206:2206:2206) (2259:2259:2259))
        (PORT datad (1261:1261:1261) (1160:1160:1160))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5056:5056:5056) (5091:5091:5091))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4576:4576:4576) (4461:4461:4461))
        (PORT d[1] (3416:3416:3416) (3392:3392:3392))
        (PORT d[2] (5068:5068:5068) (4904:4904:4904))
        (PORT d[3] (3447:3447:3447) (3476:3476:3476))
        (PORT d[4] (4570:4570:4570) (4383:4383:4383))
        (PORT d[5] (4365:4365:4365) (4108:4108:4108))
        (PORT d[6] (3097:3097:3097) (2997:2997:2997))
        (PORT d[7] (5976:5976:5976) (5908:5908:5908))
        (PORT d[8] (3541:3541:3541) (3576:3576:3576))
        (PORT d[9] (5248:5248:5248) (5165:5165:5165))
        (PORT d[10] (3444:3444:3444) (3311:3311:3311))
        (PORT d[11] (5099:5099:5099) (5029:5029:5029))
        (PORT d[12] (5098:5098:5098) (5092:5092:5092))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3578:3578:3578) (3342:3342:3342))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5718:5718:5718) (5594:5594:5594))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (PORT d[0] (4233:4233:4233) (3982:3982:3982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2207:2207:2207))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (858:858:858) (870:870:870))
        (PORT clk (2175:2175:2175) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4066:4066:4066) (3883:3883:3883))
        (PORT d[1] (3441:3441:3441) (3303:3303:3303))
        (PORT d[2] (3597:3597:3597) (3522:3522:3522))
        (PORT d[3] (5336:5336:5336) (5134:5134:5134))
        (PORT d[4] (3914:3914:3914) (3801:3801:3801))
        (PORT d[5] (4855:4855:4855) (4887:4887:4887))
        (PORT d[6] (5241:5241:5241) (5030:5030:5030))
        (PORT d[7] (3440:3440:3440) (3315:3315:3315))
        (PORT d[8] (5257:5257:5257) (5068:5068:5068))
        (PORT d[9] (3782:3782:3782) (3704:3704:3704))
        (PORT d[10] (3005:3005:3005) (2903:2903:2903))
        (PORT d[11] (3670:3670:3670) (3530:3530:3530))
        (PORT d[12] (6530:6530:6530) (6491:6491:6491))
        (PORT clk (2171:2171:2171) (2162:2162:2162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3311:3311:3311) (3135:3135:3135))
        (PORT clk (2171:2171:2171) (2162:2162:2162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2166:2166:2166))
        (PORT d[0] (5273:5273:5273) (5125:5125:5125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1405:1405:1405) (1386:1386:1386))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (2206:2206:2206) (2260:2260:2260))
        (PORT datad (988:988:988) (930:930:930))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (253:253:253) (325:325:325))
        (PORT datad (2691:2691:2691) (2529:2529:2529))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1908:1908:1908))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2282:2282:2282) (2184:2184:2184))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[4\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2306:2306:2306) (2276:2276:2276))
        (PORT datab (1476:1476:1476) (1353:1353:1353))
        (PORT datac (2406:2406:2406) (2317:2317:2317))
        (PORT datad (1217:1217:1217) (1129:1129:1129))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[4\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (942:942:942) (882:882:882))
        (PORT datab (2439:2439:2439) (2347:2347:2347))
        (PORT datac (880:880:880) (787:787:787))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1912:1912:1912) (1865:1865:1865))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector27\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1944:1944:1944) (1812:1812:1812))
        (PORT datab (1926:1926:1926) (1849:1849:1849))
        (PORT datac (2015:2015:2015) (1907:1907:1907))
        (PORT datad (1585:1585:1585) (1505:1505:1505))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1953:1953:1953) (1968:1968:1968))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux27\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1625:1625:1625) (1582:1582:1582))
        (PORT datac (1042:1042:1042) (1004:1004:1004))
        (PORT datad (961:961:961) (912:912:912))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux27\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (870:870:870))
        (PORT datab (380:380:380) (373:373:373))
        (PORT datac (985:985:985) (975:975:975))
        (PORT datad (726:726:726) (717:717:717))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1932:1932:1932) (1888:1888:1888))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2490:2490:2490) (2502:2502:2502))
        (PORT clk (2236:2236:2236) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3644:3644:3644) (3454:3454:3454))
        (PORT d[1] (4067:4067:4067) (4040:4040:4040))
        (PORT d[2] (5625:5625:5625) (5445:5445:5445))
        (PORT d[3] (3402:3402:3402) (3294:3294:3294))
        (PORT d[4] (4123:4123:4123) (3986:3986:3986))
        (PORT d[5] (4023:4023:4023) (3860:3860:3860))
        (PORT d[6] (5144:5144:5144) (5024:5024:5024))
        (PORT d[7] (3239:3239:3239) (3154:3154:3154))
        (PORT d[8] (3142:3142:3142) (3163:3163:3163))
        (PORT d[9] (3955:3955:3955) (3894:3894:3894))
        (PORT d[10] (3808:3808:3808) (3682:3682:3682))
        (PORT d[11] (5796:5796:5796) (5766:5766:5766))
        (PORT d[12] (6311:6311:6311) (6271:6271:6271))
        (PORT clk (2233:2233:2233) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3288:3288:3288) (3185:3185:3185))
        (PORT clk (2233:2233:2233) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4553:4553:4553) (4328:4328:4328))
        (PORT clk (2233:2233:2233) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (PORT d[0] (5305:5305:5305) (5090:5090:5090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2220:2220:2220))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2887:2887:2887) (2703:2703:2703))
        (PORT clk (2189:2189:2189) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4121:4121:4121) (4072:4072:4072))
        (PORT d[1] (4994:4994:4994) (4776:4776:4776))
        (PORT d[2] (4649:4649:4649) (4532:4532:4532))
        (PORT d[3] (5155:5155:5155) (4907:4907:4907))
        (PORT d[4] (4504:4504:4504) (4483:4483:4483))
        (PORT d[5] (3992:3992:3992) (3956:3956:3956))
        (PORT d[6] (4686:4686:4686) (4489:4489:4489))
        (PORT d[7] (3843:3843:3843) (3858:3858:3858))
        (PORT d[8] (4972:4972:4972) (4754:4754:4754))
        (PORT d[9] (5581:5581:5581) (5320:5320:5320))
        (PORT d[10] (5341:5341:5341) (5155:5155:5155))
        (PORT d[11] (4854:4854:4854) (4634:4634:4634))
        (PORT d[12] (6456:6456:6456) (6380:6380:6380))
        (PORT clk (2185:2185:2185) (2175:2175:2175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4013:4013:4013) (3850:3850:3850))
        (PORT clk (2185:2185:2185) (2175:2175:2175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2179:2179:2179))
        (PORT d[0] (5436:5436:5436) (5331:5331:5331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5132:5132:5132) (5200:5200:5200))
        (PORT clk (2196:2196:2196) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3001:3001:3001) (2944:2944:2944))
        (PORT d[1] (3766:3766:3766) (3772:3772:3772))
        (PORT d[2] (5320:5320:5320) (5130:5130:5130))
        (PORT d[3] (2051:2051:2051) (2062:2062:2062))
        (PORT d[4] (3332:3332:3332) (3257:3257:3257))
        (PORT d[5] (3600:3600:3600) (3503:3503:3503))
        (PORT d[6] (4545:4545:4545) (4458:4458:4458))
        (PORT d[7] (4311:4311:4311) (4265:4265:4265))
        (PORT d[8] (1815:1815:1815) (1824:1824:1824))
        (PORT d[9] (4700:4700:4700) (4654:4654:4654))
        (PORT d[10] (3664:3664:3664) (3578:3578:3578))
        (PORT d[11] (4660:4660:4660) (4598:4598:4598))
        (PORT d[12] (4753:4753:4753) (4767:4767:4767))
        (PORT clk (2193:2193:2193) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3152:3152:3152) (2979:2979:2979))
        (PORT clk (2193:2193:2193) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5709:5709:5709) (5404:5404:5404))
        (PORT clk (2193:2193:2193) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2224:2224:2224))
        (PORT d[0] (3883:3883:3883) (3740:3740:3740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2180:2180:2180))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1898:1898:1898) (1804:1804:1804))
        (PORT clk (2150:2150:2150) (2139:2139:2139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3345:3345:3345) (3268:3268:3268))
        (PORT d[1] (3930:3930:3930) (3813:3813:3813))
        (PORT d[2] (2629:2629:2629) (2555:2555:2555))
        (PORT d[3] (3271:3271:3271) (3178:3178:3178))
        (PORT d[4] (2807:2807:2807) (2780:2780:2780))
        (PORT d[5] (4439:4439:4439) (4446:4446:4446))
        (PORT d[6] (3318:3318:3318) (3238:3238:3238))
        (PORT d[7] (3161:3161:3161) (3164:3164:3164))
        (PORT d[8] (3471:3471:3471) (3334:3334:3334))
        (PORT d[9] (3303:3303:3303) (3213:3213:3213))
        (PORT d[10] (3891:3891:3891) (3739:3739:3739))
        (PORT d[11] (3198:3198:3198) (3102:3102:3102))
        (PORT d[12] (2981:2981:2981) (2901:2901:2901))
        (PORT clk (2146:2146:2146) (2135:2135:2135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2803:2803:2803) (2647:2647:2647))
        (PORT clk (2146:2146:2146) (2135:2135:2135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2139:2139:2139))
        (PORT d[0] (5658:5658:5658) (5413:5413:5413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2835:2835:2835) (2834:2834:2834))
        (PORT clk (2214:2214:2214) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3710:3710:3710) (3532:3532:3532))
        (PORT d[1] (3449:3449:3449) (3462:3462:3462))
        (PORT d[2] (5288:5288:5288) (5118:5118:5118))
        (PORT d[3] (3055:3055:3055) (2963:2963:2963))
        (PORT d[4] (4428:4428:4428) (4283:4283:4283))
        (PORT d[5] (4060:4060:4060) (3895:3895:3895))
        (PORT d[6] (4823:4823:4823) (4715:4715:4715))
        (PORT d[7] (5020:5020:5020) (4958:4958:4958))
        (PORT d[8] (2823:2823:2823) (2850:2850:2850))
        (PORT d[9] (4561:4561:4561) (4464:4464:4464))
        (PORT d[10] (3703:3703:3703) (3549:3549:3549))
        (PORT d[11] (5449:5449:5449) (5428:5428:5428))
        (PORT d[12] (5757:5757:5757) (5764:5764:5764))
        (PORT clk (2211:2211:2211) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4551:4551:4551) (4405:4405:4405))
        (PORT clk (2211:2211:2211) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4530:4530:4530) (4301:4301:4301))
        (PORT clk (2211:2211:2211) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (PORT d[0] (6610:6610:6610) (6432:6432:6432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2197:2197:2197))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2308:2308:2308) (2155:2155:2155))
        (PORT clk (2168:2168:2168) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4304:4304:4304) (4213:4213:4213))
        (PORT d[1] (4600:4600:4600) (4392:4392:4392))
        (PORT d[2] (4037:4037:4037) (3957:3957:3957))
        (PORT d[3] (5119:5119:5119) (4857:4857:4857))
        (PORT d[4] (4195:4195:4195) (4192:4192:4192))
        (PORT d[5] (4398:4398:4398) (4354:4354:4354))
        (PORT d[6] (5207:5207:5207) (4981:4981:4981))
        (PORT d[7] (3877:3877:3877) (3900:3900:3900))
        (PORT d[8] (4579:4579:4579) (4365:4365:4365))
        (PORT d[9] (5557:5557:5557) (5298:5298:5298))
        (PORT d[10] (5047:5047:5047) (4876:4876:4876))
        (PORT d[11] (4527:4527:4527) (4314:4314:4314))
        (PORT d[12] (6114:6114:6114) (6048:6048:6048))
        (PORT clk (2164:2164:2164) (2152:2152:2152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5644:5644:5644) (5450:5450:5450))
        (PORT clk (2164:2164:2164) (2152:2152:2152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2156:2156:2156))
        (PORT d[0] (4879:4879:4879) (4683:4683:4683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1362:1362:1362) (1329:1329:1329))
        (PORT datab (2765:2765:2765) (2669:2669:2669))
        (PORT datac (2163:2163:2163) (2225:2225:2225))
        (PORT datad (2109:2109:2109) (2011:2011:2011))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5449:5449:5449) (5513:5513:5513))
        (PORT clk (2206:2206:2206) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3040:3040:3040) (2984:2984:2984))
        (PORT d[1] (3767:3767:3767) (3773:3773:3773))
        (PORT d[2] (5322:5322:5322) (5140:5140:5140))
        (PORT d[3] (2033:2033:2033) (2049:2049:2049))
        (PORT d[4] (2654:2654:2654) (2588:2588:2588))
        (PORT d[5] (3615:3615:3615) (3520:3520:3520))
        (PORT d[6] (4527:4527:4527) (4442:4442:4442))
        (PORT d[7] (4344:4344:4344) (4298:4298:4298))
        (PORT d[8] (1801:1801:1801) (1811:1811:1811))
        (PORT d[9] (4726:4726:4726) (4679:4679:4679))
        (PORT d[10] (4031:4031:4031) (3935:3935:3935))
        (PORT d[11] (4674:4674:4674) (4612:4612:4612))
        (PORT d[12] (4786:4786:4786) (4800:4800:4800))
        (PORT clk (2203:2203:2203) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6023:6023:6023) (5761:5761:5761))
        (PORT clk (2203:2203:2203) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5736:5736:5736) (5430:5430:5430))
        (PORT clk (2203:2203:2203) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
        (PORT d[0] (4215:4215:4215) (4054:4054:4054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2189:2189:2189))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1335:1335:1335) (1291:1291:1291))
        (PORT clk (2160:2160:2160) (2148:2148:2148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2777:2777:2777) (2734:2734:2734))
        (PORT d[1] (4250:4250:4250) (4113:4113:4113))
        (PORT d[2] (2663:2663:2663) (2591:2591:2591))
        (PORT d[3] (3550:3550:3550) (3444:3444:3444))
        (PORT d[4] (2809:2809:2809) (2788:2788:2788))
        (PORT d[5] (4729:4729:4729) (4723:4723:4723))
        (PORT d[6] (3858:3858:3858) (3740:3740:3740))
        (PORT d[7] (3139:3139:3139) (3136:3136:3136))
        (PORT d[8] (3800:3800:3800) (3661:3661:3661))
        (PORT d[9] (3304:3304:3304) (3214:3214:3214))
        (PORT d[10] (3874:3874:3874) (3725:3725:3725))
        (PORT d[11] (2652:2652:2652) (2576:2576:2576))
        (PORT d[12] (3001:3001:3001) (2919:2919:2919))
        (PORT clk (2156:2156:2156) (2144:2144:2144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4758:4758:4758) (4566:4566:4566))
        (PORT clk (2156:2156:2156) (2144:2144:2144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2148:2148:2148))
        (PORT d[0] (5186:5186:5186) (4994:4994:4994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1979:1979:1979) (1790:1790:1790))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (2170:2170:2170) (2235:2235:2235))
        (PORT datad (1195:1195:1195) (1113:1113:1113))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (1572:1572:1572) (1511:1511:1511))
        (PORT datac (2451:2451:2451) (2326:2326:2326))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (3043:3043:3043) (2880:2880:2880))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[3\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1617:1617:1617) (1522:1522:1522))
        (PORT datab (1801:1801:1801) (1794:1794:1794))
        (PORT datac (1482:1482:1482) (1390:1390:1390))
        (PORT datad (1885:1885:1885) (1855:1855:1855))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[3\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1568:1568:1568) (1453:1453:1453))
        (PORT datab (1801:1801:1801) (1794:1794:1794))
        (PORT datac (1488:1488:1488) (1370:1370:1370))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1924:1924:1924) (1877:1877:1877))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector28\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1820:1820:1820) (1740:1740:1740))
        (PORT datab (1390:1390:1390) (1360:1360:1360))
        (PORT datac (1701:1701:1701) (1600:1600:1600))
        (PORT datad (1585:1585:1585) (1505:1505:1505))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1953:1953:1953) (1968:1968:1968))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux28\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1287:1287:1287) (1281:1281:1281))
        (PORT datab (732:732:732) (696:696:696))
        (PORT datac (1017:1017:1017) (989:989:989))
        (PORT datad (678:678:678) (642:642:642))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux28\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1270:1270:1270) (1219:1219:1219))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (785:785:785) (805:805:805))
        (PORT datad (1175:1175:1175) (1098:1098:1098))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1932:1932:1932) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[8\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (718:718:718))
        (PORT datab (1846:1846:1846) (1858:1858:1858))
        (PORT datac (2848:2848:2848) (2808:2808:2808))
        (PORT datad (1349:1349:1349) (1284:1284:1284))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[8\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (960:960:960))
        (PORT datab (2251:2251:2251) (2126:2126:2126))
        (PORT datac (2845:2845:2845) (2804:2804:2804))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1927:1927:1927) (1882:1882:1882))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3332:3332:3332) (3393:3393:3393))
        (PORT clk (2237:2237:2237) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4210:4210:4210) (4060:4060:4060))
        (PORT d[1] (3054:3054:3054) (3034:3034:3034))
        (PORT d[2] (4208:4208:4208) (4035:4035:4035))
        (PORT d[3] (3078:3078:3078) (3095:3095:3095))
        (PORT d[4] (4238:4238:4238) (4085:4085:4085))
        (PORT d[5] (4234:4234:4234) (3948:3948:3948))
        (PORT d[6] (4268:4268:4268) (3986:3986:3986))
        (PORT d[7] (3589:3589:3589) (3528:3528:3528))
        (PORT d[8] (2948:2948:2948) (3011:3011:3011))
        (PORT d[9] (4989:4989:4989) (4967:4967:4967))
        (PORT d[10] (3737:3737:3737) (3608:3608:3608))
        (PORT d[11] (3639:3639:3639) (3583:3583:3583))
        (PORT d[12] (4659:4659:4659) (4628:4628:4628))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4565:4565:4565) (4322:4322:4322))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5664:5664:5664) (5496:5496:5496))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (PORT d[0] (3631:3631:3631) (3485:3485:3485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2224:2224:2224))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1957:1957:1957) (1896:1896:1896))
        (PORT clk (2191:2191:2191) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4665:4665:4665) (4341:4341:4341))
        (PORT d[1] (4324:4324:4324) (4060:4060:4060))
        (PORT d[2] (3263:3263:3263) (3215:3215:3215))
        (PORT d[3] (5689:5689:5689) (5498:5498:5498))
        (PORT d[4] (4546:4546:4546) (4582:4582:4582))
        (PORT d[5] (5191:5191:5191) (5231:5231:5231))
        (PORT d[6] (6283:6283:6283) (6117:6117:6117))
        (PORT d[7] (3813:3813:3813) (3692:3692:3692))
        (PORT d[8] (5074:5074:5074) (4949:4949:4949))
        (PORT d[9] (4141:4141:4141) (4082:4082:4082))
        (PORT d[10] (4636:4636:4636) (4353:4353:4353))
        (PORT d[11] (4432:4432:4432) (4335:4335:4335))
        (PORT d[12] (4469:4469:4469) (4269:4269:4269))
        (PORT clk (2187:2187:2187) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2934:2934:2934) (2834:2834:2834))
        (PORT clk (2187:2187:2187) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2182:2182:2182))
        (PORT d[0] (4588:4588:4588) (4353:4353:4353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3584:3584:3584) (3587:3587:3587))
        (PORT clk (2272:2272:2272) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1700:1700:1700) (1651:1651:1651))
        (PORT d[1] (3282:3282:3282) (3176:3176:3176))
        (PORT d[2] (1337:1337:1337) (1307:1307:1307))
        (PORT d[3] (2269:2269:2269) (2233:2233:2233))
        (PORT d[4] (1133:1133:1133) (1142:1142:1142))
        (PORT d[5] (2323:2323:2323) (2287:2287:2287))
        (PORT d[6] (1178:1178:1178) (1188:1188:1188))
        (PORT d[7] (3527:3527:3527) (3413:3413:3413))
        (PORT d[8] (1141:1141:1141) (1147:1147:1147))
        (PORT d[9] (1051:1051:1051) (1044:1044:1044))
        (PORT d[10] (1139:1139:1139) (1152:1152:1152))
        (PORT d[11] (1115:1115:1115) (1123:1123:1123))
        (PORT d[12] (5359:5359:5359) (5334:5334:5334))
        (PORT clk (2269:2269:2269) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1364:1364:1364) (1278:1278:1278))
        (PORT clk (2269:2269:2269) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2246:2246:2246) (2117:2117:2117))
        (PORT clk (2269:2269:2269) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
        (PORT d[0] (2101:2101:2101) (1995:1995:1995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2256:2256:2256))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2172:2172:2172) (2080:2080:2080))
        (PORT clk (2225:2225:2225) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1450:1450:1450) (1449:1449:1449))
        (PORT d[1] (1471:1471:1471) (1450:1450:1450))
        (PORT d[2] (2059:2059:2059) (2023:2023:2023))
        (PORT d[3] (1739:1739:1739) (1713:1713:1713))
        (PORT d[4] (1477:1477:1477) (1478:1478:1478))
        (PORT d[5] (2004:2004:2004) (1954:1954:1954))
        (PORT d[6] (1813:1813:1813) (1818:1818:1818))
        (PORT d[7] (2103:2103:2103) (2069:2069:2069))
        (PORT d[8] (1765:1765:1765) (1752:1752:1752))
        (PORT d[9] (2321:2321:2321) (2272:2272:2272))
        (PORT d[10] (1997:1997:1997) (1934:1934:1934))
        (PORT d[11] (3188:3188:3188) (3089:3089:3089))
        (PORT d[12] (2780:2780:2780) (2725:2725:2725))
        (PORT clk (2221:2221:2221) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3297:3297:3297) (3121:3121:3121))
        (PORT clk (2221:2221:2221) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2214:2214:2214))
        (PORT d[0] (5706:5706:5706) (5593:5593:5593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[2\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3119:3119:3119) (2879:2879:2879))
        (PORT datab (2882:2882:2882) (2826:2826:2826))
        (PORT datac (1356:1356:1356) (1206:1206:1206))
        (PORT datad (1799:1799:1799) (1822:1822:1822))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4231:4231:4231) (4241:4241:4241))
        (PORT clk (2243:2243:2243) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4135:4135:4135) (3990:3990:3990))
        (PORT d[1] (3058:3058:3058) (3045:3045:3045))
        (PORT d[2] (4540:4540:4540) (4336:4336:4336))
        (PORT d[3] (3092:3092:3092) (3124:3124:3124))
        (PORT d[4] (4259:4259:4259) (4103:4103:4103))
        (PORT d[5] (5144:5144:5144) (4812:4812:4812))
        (PORT d[6] (4279:4279:4279) (3986:3986:3986))
        (PORT d[7] (3936:3936:3936) (3862:3862:3862))
        (PORT d[8] (3208:3208:3208) (3225:3225:3225))
        (PORT d[9] (4987:4987:4987) (4962:4962:4962))
        (PORT d[10] (4106:4106:4106) (3988:3988:3988))
        (PORT d[11] (3643:3643:3643) (3597:3597:3597))
        (PORT d[12] (4594:4594:4594) (4567:4567:4567))
        (PORT clk (2240:2240:2240) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4486:4486:4486) (4157:4157:4157))
        (PORT clk (2240:2240:2240) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5940:5940:5940) (5761:5761:5761))
        (PORT clk (2240:2240:2240) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2274:2274:2274))
        (PORT d[0] (3158:3158:3158) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2230:2230:2230))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1962:1962:1962) (1909:1909:1909))
        (PORT clk (2197:2197:2197) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4972:4972:4972) (4634:4634:4634))
        (PORT d[1] (4683:4683:4683) (4405:4405:4405))
        (PORT d[2] (3658:3658:3658) (3585:3585:3585))
        (PORT d[3] (5674:5674:5674) (5487:5487:5487))
        (PORT d[4] (4536:4536:4536) (4574:4574:4574))
        (PORT d[5] (5199:5199:5199) (5240:5240:5240))
        (PORT d[6] (6838:6838:6838) (6630:6630:6630))
        (PORT d[7] (4111:4111:4111) (3981:3981:3981))
        (PORT d[8] (5102:5102:5102) (4981:4981:4981))
        (PORT d[9] (4137:4137:4137) (4076:4076:4076))
        (PORT d[10] (4591:4591:4591) (4312:4312:4312))
        (PORT d[11] (4421:4421:4421) (4324:4324:4324))
        (PORT d[12] (4459:4459:4459) (4258:4258:4258))
        (PORT clk (2193:2193:2193) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4713:4713:4713) (4527:4527:4527))
        (PORT clk (2193:2193:2193) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2189:2189:2189))
        (PORT d[0] (4424:4424:4424) (4215:4215:4215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4698:4698:4698) (4739:4739:4739))
        (PORT clk (2188:2188:2188) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4186:4186:4186) (4078:4078:4078))
        (PORT d[1] (3049:3049:3049) (3031:3031:3031))
        (PORT d[2] (4722:4722:4722) (4565:4565:4565))
        (PORT d[3] (3110:3110:3110) (3153:3153:3153))
        (PORT d[4] (3929:3929:3929) (3747:3747:3747))
        (PORT d[5] (4159:4159:4159) (3945:3945:3945))
        (PORT d[6] (3147:3147:3147) (3055:3055:3055))
        (PORT d[7] (5083:5083:5083) (5059:5059:5059))
        (PORT d[8] (3135:3135:3135) (3158:3158:3158))
        (PORT d[9] (4933:4933:4933) (4865:4865:4865))
        (PORT d[10] (3446:3446:3446) (3302:3302:3302))
        (PORT d[11] (4418:4418:4418) (4353:4353:4353))
        (PORT d[12] (4411:4411:4411) (4435:4435:4435))
        (PORT clk (2185:2185:2185) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5046:5046:5046) (4842:4842:4842))
        (PORT clk (2185:2185:2185) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6462:6462:6462) (6338:6338:6338))
        (PORT clk (2185:2185:2185) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2216:2216:2216))
        (PORT d[0] (7221:7221:7221) (7031:7031:7031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2172:2172:2172))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1388:1388:1388) (1343:1343:1343))
        (PORT clk (2142:2142:2142) (2131:2131:2131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3517:3517:3517) (3373:3373:3373))
        (PORT d[1] (3457:3457:3457) (3318:3318:3318))
        (PORT d[2] (4696:4696:4696) (4510:4510:4510))
        (PORT d[3] (4738:4738:4738) (4562:4562:4562))
        (PORT d[4] (4320:4320:4320) (4340:4340:4340))
        (PORT d[5] (5735:5735:5735) (5700:5700:5700))
        (PORT d[6] (5233:5233:5233) (5003:5003:5003))
        (PORT d[7] (3592:3592:3592) (3624:3624:3624))
        (PORT d[8] (5297:5297:5297) (5116:5116:5116))
        (PORT d[9] (5032:5032:5032) (4927:4927:4927))
        (PORT d[10] (4243:4243:4243) (4086:4086:4086))
        (PORT d[11] (5168:5168:5168) (5091:5091:5091))
        (PORT d[12] (6217:6217:6217) (6192:6192:6192))
        (PORT clk (2138:2138:2138) (2127:2127:2127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5307:5307:5307) (5091:5091:5091))
        (PORT clk (2138:2138:2138) (2127:2127:2127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2131:2131:2131))
        (PORT d[0] (4989:4989:4989) (4713:4713:4713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2132:2132:2132))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2132:2132:2132))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2132:2132:2132))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2132:2132:2132))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[2\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (1843:1843:1843) (1855:1855:1855))
        (PORT datac (2358:2358:2358) (2217:2217:2217))
        (PORT datad (1685:1685:1685) (1636:1636:1636))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1927:1927:1927) (1882:1882:1882))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector29\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (359:359:359))
        (PORT datab (2054:2054:2054) (2022:2022:2022))
        (PORT datac (2161:2161:2161) (2080:2080:2080))
        (PORT datad (237:237:237) (300:300:300))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1927:1927:1927) (1882:1882:1882))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux29\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1021:1021:1021))
        (PORT datab (1312:1312:1312) (1275:1275:1275))
        (PORT datac (1002:1002:1002) (955:955:955))
        (PORT datad (616:616:616) (566:566:566))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux29\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1127:1127:1127))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (1901:1901:1901) (1772:1772:1772))
        (PORT datad (1471:1471:1471) (1365:1365:1365))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1934:1934:1934) (1890:1890:1890))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[29\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1683:1683:1683) (1682:1682:1682))
        (PORT datab (1810:1810:1810) (1687:1687:1687))
        (PORT datac (1709:1709:1709) (1687:1687:1687))
        (PORT datad (1157:1157:1157) (1055:1055:1055))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[29\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1736:1736:1736) (1714:1714:1714))
        (PORT datab (1917:1917:1917) (1839:1839:1839))
        (PORT datac (1764:1764:1764) (1631:1631:1631))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1935:1935:1935) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_inst\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (706:706:706) (715:715:715))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_inst\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1941:1941:1941) (1895:1895:1895))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst\|operand_b\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1104:1104:1104))
        (PORT datab (1797:1797:1797) (1722:1722:1722))
        (PORT datac (1272:1272:1272) (1252:1252:1252))
        (PORT datad (1468:1468:1468) (1532:1532:1532))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux30\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1021:1021:1021))
        (PORT datab (1312:1312:1312) (1275:1275:1275))
        (PORT datac (1003:1003:1003) (955:955:955))
        (PORT datad (580:580:580) (537:537:537))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux30\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1113:1113:1113))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (1509:1509:1509) (1447:1447:1447))
        (PORT datad (1471:1471:1471) (1365:1365:1365))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1934:1934:1934) (1890:1890:1890))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3266:3266:3266) (3277:3277:3277))
        (PORT clk (2280:2280:2280) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1991:1991:1991) (1933:1933:1933))
        (PORT d[1] (3290:3290:3290) (3194:3194:3194))
        (PORT d[2] (2065:2065:2065) (2015:2015:2015))
        (PORT d[3] (1740:1740:1740) (1742:1742:1742))
        (PORT d[4] (1399:1399:1399) (1395:1395:1395))
        (PORT d[5] (1989:1989:1989) (1961:1961:1961))
        (PORT d[6] (1751:1751:1751) (1735:1735:1735))
        (PORT d[7] (3198:3198:3198) (3094:3094:3094))
        (PORT d[8] (1431:1431:1431) (1423:1423:1423))
        (PORT d[9] (1654:1654:1654) (1624:1624:1624))
        (PORT d[10] (3070:3070:3070) (3020:3020:3020))
        (PORT d[11] (1690:1690:1690) (1673:1673:1673))
        (PORT d[12] (5352:5352:5352) (5326:5326:5326))
        (PORT clk (2277:2277:2277) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1856:1856:1856) (1714:1714:1714))
        (PORT clk (2277:2277:2277) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1859:1859:1859) (1738:1738:1738))
        (PORT clk (2277:2277:2277) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (PORT d[0] (2448:2448:2448) (2324:2324:2324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2266:2266:2266))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1859:1859:1859) (1777:1777:1777))
        (PORT clk (2234:2234:2234) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1511:1511:1511) (1508:1508:1508))
        (PORT d[1] (2099:2099:2099) (2065:2065:2065))
        (PORT d[2] (2075:2075:2075) (2037:2037:2037))
        (PORT d[3] (1468:1468:1468) (1459:1459:1459))
        (PORT d[4] (1497:1497:1497) (1482:1482:1482))
        (PORT d[5] (2248:2248:2248) (2184:2184:2184))
        (PORT d[6] (1727:1727:1727) (1720:1720:1720))
        (PORT d[7] (2095:2095:2095) (2060:2060:2060))
        (PORT d[8] (2704:2704:2704) (2652:2652:2652))
        (PORT d[9] (2686:2686:2686) (2614:2614:2614))
        (PORT d[10] (3305:3305:3305) (3191:3191:3191))
        (PORT d[11] (2887:2887:2887) (2807:2807:2807))
        (PORT d[12] (2772:2772:2772) (2716:2716:2716))
        (PORT clk (2230:2230:2230) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5363:5363:5363) (5155:5155:5155))
        (PORT clk (2230:2230:2230) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2224:2224:2224))
        (PORT d[0] (6466:6466:6466) (6220:6220:6220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4364:4364:4364) (4416:4416:4416))
        (PORT clk (2195:2195:2195) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4583:4583:4583) (4467:4467:4467))
        (PORT d[1] (3054:3054:3054) (3035:3035:3035))
        (PORT d[2] (4377:4377:4377) (4228:4228:4228))
        (PORT d[3] (3099:3099:3099) (3128:3128:3128))
        (PORT d[4] (4255:4255:4255) (4076:4076:4076))
        (PORT d[5] (5190:5190:5190) (4975:4975:4975))
        (PORT d[6] (3118:3118:3118) (3021:3021:3021))
        (PORT d[7] (4748:4748:4748) (4731:4731:4731))
        (PORT d[8] (2860:2860:2860) (2893:2893:2893))
        (PORT d[9] (4581:4581:4581) (4522:4522:4522))
        (PORT d[10] (3754:3754:3754) (3597:3597:3597))
        (PORT d[11] (4336:4336:4336) (4271:4271:4271))
        (PORT d[12] (4713:4713:4713) (4718:4718:4718))
        (PORT clk (2192:2192:2192) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4266:4266:4266) (4016:4016:4016))
        (PORT clk (2192:2192:2192) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6148:6148:6148) (6029:6029:6029))
        (PORT clk (2192:2192:2192) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2225:2225:2225))
        (PORT d[0] (3878:3878:3878) (3715:3715:3715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2181:2181:2181))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1615:1615:1615) (1560:1560:1560))
        (PORT clk (2149:2149:2149) (2140:2140:2140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3827:3827:3827) (3678:3678:3678))
        (PORT d[1] (3784:3784:3784) (3643:3643:3643))
        (PORT d[2] (4092:4092:4092) (3936:3936:3936))
        (PORT d[3] (4301:4301:4301) (4122:4122:4122))
        (PORT d[4] (3985:3985:3985) (4015:4015:4015))
        (PORT d[5] (5403:5403:5403) (5392:5392:5392))
        (PORT d[6] (4290:4290:4290) (4116:4116:4116))
        (PORT d[7] (3602:3602:3602) (3630:3630:3630))
        (PORT d[8] (4985:4985:4985) (4827:4827:4827))
        (PORT d[9] (3793:3793:3793) (3712:3712:3712))
        (PORT d[10] (4085:4085:4085) (3898:3898:3898))
        (PORT d[11] (4889:4889:4889) (4821:4821:4821))
        (PORT d[12] (5876:5876:5876) (5858:5858:5858))
        (PORT clk (2145:2145:2145) (2136:2136:2136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4239:4239:4239) (4126:4126:4126))
        (PORT clk (2145:2145:2145) (2136:2136:2136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2140:2140:2140))
        (PORT d[0] (5249:5249:5249) (5009:5009:5009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6057:6057:6057) (6058:6058:6058))
        (PORT clk (2264:2264:2264) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5576:5576:5576) (5433:5433:5433))
        (PORT d[1] (4480:4480:4480) (4442:4442:4442))
        (PORT d[2] (2796:2796:2796) (2670:2670:2670))
        (PORT d[3] (2697:2697:2697) (2687:2687:2687))
        (PORT d[4] (5299:5299:5299) (5099:5099:5099))
        (PORT d[5] (2132:2132:2132) (2043:2043:2043))
        (PORT d[6] (2120:2120:2120) (2019:2019:2019))
        (PORT d[7] (2716:2716:2716) (2585:2585:2585))
        (PORT d[8] (3666:3666:3666) (3713:3713:3713))
        (PORT d[9] (3794:3794:3794) (3650:3650:3650))
        (PORT d[10] (5836:5836:5836) (5712:5712:5712))
        (PORT d[11] (3690:3690:3690) (3655:3655:3655))
        (PORT d[12] (2168:2168:2168) (2087:2087:2087))
        (PORT clk (2261:2261:2261) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3003:3003:3003) (2799:2799:2799))
        (PORT clk (2261:2261:2261) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5076:5076:5076) (4932:4932:4932))
        (PORT clk (2261:2261:2261) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (PORT d[0] (4215:4215:4215) (3981:3981:3981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2671:2671:2671) (2520:2520:2520))
        (PORT clk (2217:2217:2217) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4741:4741:4741) (4537:4537:4537))
        (PORT d[1] (4098:4098:4098) (3943:3943:3943))
        (PORT d[2] (4845:4845:4845) (4710:4710:4710))
        (PORT d[3] (4248:4248:4248) (4125:4125:4125))
        (PORT d[4] (4622:4622:4622) (4501:4501:4501))
        (PORT d[5] (5849:5849:5849) (5856:5856:5856))
        (PORT d[6] (5579:5579:5579) (5359:5359:5359))
        (PORT d[7] (5308:5308:5308) (5290:5290:5290))
        (PORT d[8] (3695:3695:3695) (3556:3556:3556))
        (PORT d[9] (1927:1927:1927) (1868:1868:1868))
        (PORT d[10] (2658:2658:2658) (2579:2579:2579))
        (PORT d[11] (3658:3658:3658) (3518:3518:3518))
        (PORT d[12] (2246:2246:2246) (2180:2180:2180))
        (PORT clk (2213:2213:2213) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3892:3892:3892) (3686:3686:3686))
        (PORT clk (2213:2213:2213) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2209:2209:2209))
        (PORT d[0] (2642:2642:2642) (2480:2480:2480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[0\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1732:1732:1732) (1678:1678:1678))
        (PORT datab (1846:1846:1846) (1858:1858:1858))
        (PORT datac (2848:2848:2848) (2808:2808:2808))
        (PORT datad (968:968:968) (918:918:918))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4683:4683:4683) (4723:4723:4723))
        (PORT clk (2179:2179:2179) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3901:3901:3901) (3811:3811:3811))
        (PORT d[1] (3357:3357:3357) (3310:3310:3310))
        (PORT d[2] (4714:4714:4714) (4556:4556:4556))
        (PORT d[3] (2803:2803:2803) (2852:2852:2852))
        (PORT d[4] (3915:3915:3915) (3742:3742:3742))
        (PORT d[5] (5171:5171:5171) (4952:4952:4952))
        (PORT d[6] (3153:3153:3153) (3053:3053:3053))
        (PORT d[7] (5082:5082:5082) (5058:5058:5058))
        (PORT d[8] (2863:2863:2863) (2899:2899:2899))
        (PORT d[9] (4925:4925:4925) (4857:4857:4857))
        (PORT d[10] (3737:3737:3737) (3582:3582:3582))
        (PORT d[11] (4386:4386:4386) (4320:4320:4320))
        (PORT d[12] (4699:4699:4699) (4706:4706:4706))
        (PORT clk (2176:2176:2176) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4745:4745:4745) (4553:4553:4553))
        (PORT clk (2176:2176:2176) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6456:6456:6456) (6331:6331:6331))
        (PORT clk (2176:2176:2176) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2207:2207:2207))
        (PORT d[0] (7229:7229:7229) (7029:7029:7029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2163:2163:2163))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1327:1327:1327) (1295:1295:1295))
        (PORT clk (2133:2133:2133) (2122:2122:2122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3518:3518:3518) (3376:3376:3376))
        (PORT d[1] (3457:3457:3457) (3319:3319:3319))
        (PORT d[2] (4421:4421:4421) (4251:4251:4251))
        (PORT d[3] (4626:4626:4626) (4426:4426:4426))
        (PORT d[4] (4507:4507:4507) (4482:4482:4482))
        (PORT d[5] (5698:5698:5698) (5670:5670:5670))
        (PORT d[6] (4324:4324:4324) (4151:4151:4151))
        (PORT d[7] (3624:3624:3624) (3655:3655:3655))
        (PORT d[8] (4715:4715:4715) (4574:4574:4574))
        (PORT d[9] (3739:3739:3739) (3663:3663:3663))
        (PORT d[10] (4197:4197:4197) (4040:4040:4040))
        (PORT d[11] (5185:5185:5185) (5106:5106:5106))
        (PORT d[12] (6191:6191:6191) (6167:6167:6167))
        (PORT clk (2129:2129:2129) (2118:2118:2118))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4989:4989:4989) (4795:4795:4795))
        (PORT clk (2129:2129:2129) (2118:2118:2118))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2122:2122:2122))
        (PORT d[0] (4751:4751:4751) (4493:4493:4493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2123:2123:2123))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2123:2123:2123))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2123:2123:2123))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2123:2123:2123))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[0\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (407:407:407))
        (PORT datab (1393:1393:1393) (1252:1252:1252))
        (PORT datac (2543:2543:2543) (2445:2445:2445))
        (PORT datad (1573:1573:1573) (1537:1537:1537))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1936:1936:1936) (1890:1890:1890))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector31\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1062:1062:1062))
        (PORT datab (1925:1925:1925) (1847:1847:1847))
        (PORT datac (1525:1525:1525) (1503:1503:1503))
        (PORT datad (1583:1583:1583) (1502:1502:1502))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1953:1953:1953) (1968:1968:1968))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux31\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1287:1287:1287) (1281:1281:1281))
        (PORT datab (1051:1051:1051) (1020:1020:1020))
        (PORT datac (664:664:664) (628:628:628))
        (PORT datad (686:686:686) (659:659:659))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux31\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (1066:1066:1066) (1048:1048:1048))
        (PORT datac (1239:1239:1239) (1188:1188:1188))
        (PORT datad (1172:1172:1172) (1095:1095:1095))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1932:1932:1932) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1926:1926:1926) (1793:1793:1793))
        (PORT datab (2332:2332:2332) (2262:2262:2262))
        (PORT datac (2173:2173:2173) (2238:2238:2238))
        (PORT datad (2731:2731:2731) (2630:2630:2630))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1195:1195:1195) (1107:1107:1107))
        (PORT datab (2765:2765:2765) (2669:2669:2669))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (2014:2014:2014) (1880:1880:1880))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2498:2498:2498) (2365:2365:2365))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (253:253:253) (325:325:325))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (3043:3043:3043) (2880:2880:2880))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1695:1695:1695) (1627:1627:1627))
        (PORT datab (2763:2763:2763) (2667:2667:2667))
        (PORT datac (2171:2171:2171) (2235:2235:2235))
        (PORT datad (2430:2430:2430) (2301:2301:2301))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1155:1155:1155) (1050:1050:1050))
        (PORT datab (2210:2210:2210) (2263:2263:2263))
        (PORT datac (2861:2861:2861) (2647:2647:2647))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2499:2499:2499) (2366:2366:2366))
        (PORT datab (287:287:287) (357:357:357))
        (PORT datac (631:631:631) (573:573:573))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (3043:3043:3043) (2880:2880:2880))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1952:1952:1952) (1840:1840:1840))
        (PORT datab (2206:2206:2206) (2258:2258:2258))
        (PORT datac (1501:1501:1501) (1379:1379:1379))
        (PORT datad (2733:2733:2733) (2633:2633:2633))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1197:1197:1197) (1098:1098:1098))
        (PORT datab (2765:2765:2765) (2669:2669:2669))
        (PORT datac (1899:1899:1899) (1791:1791:1791))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2499:2499:2499) (2366:2366:2366))
        (PORT datac (254:254:254) (326:326:326))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (3043:3043:3043) (2880:2880:2880))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (338:338:338))
        (PORT datab (493:493:493) (506:506:506))
        (PORT datac (2167:2167:2167) (2087:2087:2087))
        (PORT datad (597:597:597) (545:545:545))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (300:300:300) (390:390:390))
        (PORT datad (266:266:266) (345:345:345))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT datac (1257:1257:1257) (1198:1198:1198))
        (PORT datad (1227:1227:1227) (1177:1177:1177))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (564:564:564))
        (PORT datab (321:321:321) (404:404:404))
        (PORT datad (417:417:417) (401:401:401))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|no_name_gen\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1277:1277:1277) (1257:1257:1257))
        (PORT datab (1233:1233:1233) (1194:1194:1194))
        (PORT datac (971:971:971) (970:970:970))
        (PORT datad (1229:1229:1229) (1179:1179:1179))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (437:437:437))
        (PORT datab (974:974:974) (965:965:965))
        (PORT datac (1001:1001:1001) (979:979:979))
        (PORT datad (790:790:790) (818:818:818))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (300:300:300) (389:389:389))
        (PORT datac (259:259:259) (342:342:342))
        (PORT datad (288:288:288) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (464:464:464) (439:439:439))
        (PORT datad (267:267:267) (346:346:346))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (387:387:387))
        (PORT datab (300:300:300) (390:390:390))
        (PORT datac (260:260:260) (343:343:343))
        (PORT datad (289:289:289) (366:366:366))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1015:1015:1015))
        (PORT datab (974:974:974) (966:966:966))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (486:486:486))
        (PORT datab (227:227:227) (257:257:257))
        (PORT datad (417:417:417) (402:402:402))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (385:385:385))
        (PORT datab (301:301:301) (391:391:391))
        (PORT datac (262:262:262) (344:344:344))
        (PORT datad (292:292:292) (369:369:369))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (853:853:853))
        (PORT datab (301:301:301) (391:391:391))
        (PORT datac (262:262:262) (345:345:345))
        (PORT datad (293:293:293) (369:369:369))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (388:388:388))
        (PORT datab (300:300:300) (389:389:389))
        (PORT datac (259:259:259) (341:341:341))
        (PORT datad (288:288:288) (365:365:365))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (402:402:402))
        (PORT datab (4066:4066:4066) (4145:4145:4145))
        (PORT datac (977:977:977) (977:977:977))
        (PORT datad (224:224:224) (248:248:248))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1291:1291:1291) (1233:1233:1233))
        (PORT datac (222:222:222) (258:258:258))
        (PORT datad (1227:1227:1227) (1177:1177:1177))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1236:1236:1236))
        (PORT datab (253:253:253) (286:286:286))
        (PORT datac (972:972:972) (972:972:972))
        (PORT datad (1229:1229:1229) (1179:1179:1179))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (344:344:344))
        (PORT datab (254:254:254) (287:287:287))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (398:398:398))
        (PORT datab (267:267:267) (338:338:338))
        (PORT datac (977:977:977) (976:976:976))
        (PORT datad (224:224:224) (249:249:249))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (370:370:370))
        (PORT datab (269:269:269) (339:339:339))
        (PORT datac (972:972:972) (971:971:971))
        (PORT datad (226:226:226) (250:250:250))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (266:266:266) (336:336:336))
        (PORT datad (427:427:427) (454:454:454))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT asdata (1148:1148:1148) (1157:1157:1157))
        (PORT clrn (1805:1805:1805) (1719:1719:1719))
        (PORT ena (1321:1321:1321) (1250:1250:1250))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT asdata (1379:1379:1379) (1355:1355:1355))
        (PORT clrn (1805:1805:1805) (1719:1719:1719))
        (PORT ena (1321:1321:1321) (1250:1250:1250))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (729:729:729))
        (PORT datab (262:262:262) (331:331:331))
        (PORT datad (731:731:731) (750:750:750))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (356:356:356))
        (PORT datac (979:979:979) (959:959:959))
        (PORT datad (740:740:740) (752:752:752))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1257:1257:1257) (1231:1231:1231))
        (PORT ena (1313:1313:1313) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (342:342:342))
        (PORT datac (985:985:985) (980:980:980))
        (PORT datad (742:742:742) (754:754:754))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1257:1257:1257) (1231:1231:1231))
        (PORT ena (1010:1010:1010) (951:951:951))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (678:678:678))
        (PORT datab (1363:1363:1363) (1345:1345:1345))
        (PORT datac (994:994:994) (982:982:982))
        (PORT datad (733:733:733) (742:742:742))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1046:1046:1046))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|full\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1087:1087:1087))
        (PORT datab (1846:1846:1846) (1745:1745:1745))
        (PORT datac (967:967:967) (926:926:926))
        (PORT datad (1014:1014:1014) (1002:1002:1002))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|empty\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (315:315:315))
        (PORT datab (232:232:232) (265:265:265))
        (PORT datac (795:795:795) (822:822:822))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[0\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (685:685:685))
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (763:763:763))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1085:1085:1085))
        (PORT datab (1850:1850:1850) (1749:1749:1749))
        (PORT datac (963:963:963) (922:922:922))
        (PORT datad (1010:1010:1010) (998:998:998))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (319:319:319))
        (PORT datab (838:838:838) (856:856:856))
        (PORT datac (401:401:401) (393:393:393))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (767:767:767) (748:748:748))
        (PORT clrn (1941:1941:1941) (1897:1897:1897))
        (PORT sload (1346:1346:1346) (1367:1367:1367))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (757:757:757) (749:749:749))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (989:989:989) (929:929:929))
        (PORT clrn (1941:1941:1941) (1897:1897:1897))
        (PORT sload (1346:1346:1346) (1367:1367:1367))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (371:371:371))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (457:457:457) (488:488:488))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (931:931:931) (890:890:890))
        (PORT clrn (1941:1941:1941) (1897:1897:1897))
        (PORT sload (1346:1346:1346) (1367:1367:1367))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[3\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (454:454:454) (478:478:478))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (970:970:970) (910:910:910))
        (PORT clrn (1941:1941:1941) (1897:1897:1897))
        (PORT sload (1346:1346:1346) (1367:1367:1367))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[4\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (372:372:372))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (494:494:494))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (767:767:767) (750:750:750))
        (PORT clrn (1941:1941:1941) (1897:1897:1897))
        (PORT sload (1346:1346:1346) (1367:1367:1367))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[5\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (379:379:379))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (522:522:522))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (727:727:727) (716:716:716))
        (PORT clrn (1941:1941:1941) (1897:1897:1897))
        (PORT sload (1346:1346:1346) (1367:1367:1367))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[6\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (513:513:513))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (762:762:762) (740:740:740))
        (PORT clrn (1941:1941:1941) (1897:1897:1897))
        (PORT sload (1346:1346:1346) (1367:1367:1367))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (373:373:373))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (502:502:502))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (761:761:761) (739:739:739))
        (PORT clrn (1941:1941:1941) (1897:1897:1897))
        (PORT sload (1346:1346:1346) (1367:1367:1367))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[8\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (373:373:373))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (498:498:498))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (937:937:937) (879:879:879))
        (PORT clrn (1941:1941:1941) (1897:1897:1897))
        (PORT sload (1346:1346:1346) (1367:1367:1367))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[9\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (373:373:373))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (460:460:460) (489:489:489))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1447:1447:1447) (1326:1326:1326))
        (PORT clrn (1941:1941:1941) (1897:1897:1897))
        (PORT sload (1346:1346:1346) (1367:1367:1367))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[10\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (373:373:373))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (502:502:502) (513:513:513))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (725:725:725) (711:711:711))
        (PORT clrn (1941:1941:1941) (1897:1897:1897))
        (PORT sload (1346:1346:1346) (1367:1367:1367))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[11\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (379:379:379))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (460:460:460) (489:489:489))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1521:1521:1521) (1406:1406:1406))
        (PORT clrn (1941:1941:1941) (1897:1897:1897))
        (PORT sload (1346:1346:1346) (1367:1367:1367))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[12\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (372:372:372))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (502:502:502) (513:513:513))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (999:999:999) (935:935:935))
        (PORT clrn (1941:1941:1941) (1897:1897:1897))
        (PORT sload (1346:1346:1346) (1367:1367:1367))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[13\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (512:512:512))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (957:957:957) (896:896:896))
        (PORT clrn (1941:1941:1941) (1897:1897:1897))
        (PORT sload (1346:1346:1346) (1367:1367:1367))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[14\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (372:372:372))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (502:502:502) (514:514:514))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (938:938:938) (885:885:885))
        (PORT clrn (1941:1941:1941) (1897:1897:1897))
        (PORT sload (1346:1346:1346) (1367:1367:1367))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[15\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (378:378:378))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (455:455:455) (482:482:482))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (963:963:963) (896:896:896))
        (PORT clrn (1941:1941:1941) (1897:1897:1897))
        (PORT sload (1346:1346:1346) (1367:1367:1367))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[16\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (371:371:371))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (515:515:515))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (760:760:760) (737:737:737))
        (PORT clrn (1954:1954:1954) (1909:1909:1909))
        (PORT sload (1347:1347:1347) (1371:1371:1371))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[17\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (512:512:512))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (958:958:958) (899:899:899))
        (PORT clrn (1954:1954:1954) (1909:1909:1909))
        (PORT sload (1347:1347:1347) (1371:1371:1371))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[18\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (372:372:372))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (458:458:458) (489:489:489))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (938:938:938) (881:881:881))
        (PORT clrn (1954:1954:1954) (1909:1909:1909))
        (PORT sload (1347:1347:1347) (1371:1371:1371))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[19\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (456:456:456) (482:482:482))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1171:1171:1171) (1092:1092:1092))
        (PORT clrn (1954:1954:1954) (1909:1909:1909))
        (PORT sload (1347:1347:1347) (1371:1371:1371))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[20\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (488:488:488))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (761:761:761) (739:739:739))
        (PORT clrn (1954:1954:1954) (1909:1909:1909))
        (PORT sload (1347:1347:1347) (1371:1371:1371))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[21\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (380:380:380))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (522:522:522))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (726:726:726) (716:716:716))
        (PORT clrn (1954:1954:1954) (1909:1909:1909))
        (PORT sload (1347:1347:1347) (1371:1371:1371))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[22\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (380:380:380))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (523:523:523))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (762:762:762) (740:740:740))
        (PORT clrn (1954:1954:1954) (1909:1909:1909))
        (PORT sload (1347:1347:1347) (1371:1371:1371))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[23\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (492:492:492))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (761:761:761) (739:739:739))
        (PORT clrn (1954:1954:1954) (1909:1909:1909))
        (PORT sload (1347:1347:1347) (1371:1371:1371))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[24\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (491:491:491))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (943:943:943) (889:889:889))
        (PORT clrn (1954:1954:1954) (1909:1909:1909))
        (PORT sload (1347:1347:1347) (1371:1371:1371))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[25\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (374:374:374))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (461:461:461) (490:490:490))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1180:1180:1180) (1101:1101:1101))
        (PORT clrn (1954:1954:1954) (1909:1909:1909))
        (PORT sload (1347:1347:1347) (1371:1371:1371))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[26\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (374:374:374))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (503:503:503) (514:514:514))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (724:724:724) (711:711:711))
        (PORT clrn (1954:1954:1954) (1909:1909:1909))
        (PORT sload (1347:1347:1347) (1371:1371:1371))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[27\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (449:449:449) (481:481:481))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1246:1246:1246) (1151:1151:1151))
        (PORT clrn (1954:1954:1954) (1909:1909:1909))
        (PORT sload (1347:1347:1347) (1371:1371:1371))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[28\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (374:374:374))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (505:505:505) (518:518:518))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (966:966:966) (905:905:905))
        (PORT clrn (1954:1954:1954) (1909:1909:1909))
        (PORT sload (1347:1347:1347) (1371:1371:1371))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[29\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (513:513:513))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (953:953:953) (897:897:897))
        (PORT clrn (1954:1954:1954) (1909:1909:1909))
        (PORT sload (1347:1347:1347) (1371:1371:1371))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (663:663:663))
        (PORT datab (510:510:510) (522:522:522))
        (PORT datac (436:436:436) (468:468:468))
        (PORT datad (465:465:465) (484:484:484))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[30\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (373:373:373))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (504:504:504) (515:515:515))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (937:937:937) (884:884:884))
        (PORT clrn (1954:1954:1954) (1909:1909:1909))
        (PORT sload (1347:1347:1347) (1371:1371:1371))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[31\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (381:381:381))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Add1\~62)
    (DELAY
      (ABSOLUTE
        (PORT datad (429:429:429) (449:449:449))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|pointer\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (760:760:760) (735:735:735))
        (PORT clrn (1954:1954:1954) (1909:1909:1909))
        (PORT sload (1347:1347:1347) (1371:1371:1371))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Equal0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (661:661:661))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (477:477:477) (499:499:499))
        (PORT datad (444:444:444) (467:467:467))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (720:720:720))
        (PORT datab (515:515:515) (528:528:528))
        (PORT datac (437:437:437) (469:469:469))
        (PORT datad (466:466:466) (486:486:486))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (664:664:664))
        (PORT datab (512:512:512) (522:522:522))
        (PORT datac (481:481:481) (506:506:506))
        (PORT datad (439:439:439) (461:461:461))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (752:752:752))
        (PORT datab (765:765:765) (759:759:759))
        (PORT datac (703:703:703) (702:702:702))
        (PORT datad (700:700:700) (700:700:700))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (662:662:662))
        (PORT datab (801:801:801) (800:800:800))
        (PORT datac (473:473:473) (493:493:493))
        (PORT datad (442:442:442) (465:465:465))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (556:556:556) (514:514:514))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (822:822:822))
        (PORT datab (793:793:793) (819:819:819))
        (PORT datac (764:764:764) (778:778:778))
        (PORT datad (782:782:782) (791:791:791))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (851:851:851))
        (PORT datab (769:769:769) (790:790:790))
        (PORT datac (770:770:770) (783:783:783))
        (PORT datad (758:758:758) (777:777:777))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Equal0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (699:699:699))
        (PORT datab (712:712:712) (674:674:674))
        (PORT datac (354:354:354) (347:347:347))
        (PORT datad (383:383:383) (361:361:361))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|comb\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (315:315:315))
        (PORT datab (234:234:234) (267:267:267))
        (PORT datac (795:795:795) (823:823:823))
        (PORT datad (216:216:216) (237:237:237))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|data_out\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (319:319:319))
        (PORT datab (838:838:838) (856:856:856))
        (PORT datac (400:400:400) (392:392:392))
        (PORT datad (219:219:219) (240:240:240))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1962:1962:1962))
        (PORT asdata (1013:1013:1013) (1019:1019:1019))
        (PORT clrn (1940:1940:1940) (1895:1895:1895))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_addr\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1940:1940:1940) (1895:1895:1895))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (642:642:642) (643:643:643))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1940:1940:1940) (1895:1895:1895))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_addr\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1940:1940:1940) (1895:1895:1895))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (637:637:637) (643:643:643))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1940:1940:1940) (1895:1895:1895))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_addr\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1940:1940:1940) (1895:1895:1895))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1962:1962:1962))
        (PORT asdata (2243:2243:2243) (2172:2172:2172))
        (PORT clrn (1940:1940:1940) (1895:1895:1895))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_addr\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1940:1940:1940) (1895:1895:1895))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1962:1962:1962))
        (PORT asdata (1040:1040:1040) (1044:1044:1044))
        (PORT clrn (1940:1940:1940) (1895:1895:1895))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_addr\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1940:1940:1940) (1895:1895:1895))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (974:974:974) (956:956:956))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1934:1934:1934) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1957:1957:1957))
        (PORT asdata (605:605:605) (674:674:674))
        (PORT clrn (1934:1934:1934) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1957:1957:1957))
        (PORT asdata (2004:2004:2004) (1943:1943:1943))
        (PORT clrn (1934:1934:1934) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_addr\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (237:237:237) (300:300:300))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1934:1934:1934) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1579:1579:1579) (1529:1529:1529))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1934:1934:1934) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_addr\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1934:1934:1934) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1957:1957:1957))
        (PORT asdata (3235:3235:3235) (3148:3148:3148))
        (PORT clrn (1934:1934:1934) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_addr\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1934:1934:1934) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1003:1003:1003) (992:992:992))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1934:1934:1934) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1957:1957:1957))
        (PORT asdata (603:603:603) (671:671:671))
        (PORT clrn (1934:1934:1934) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1957:1957:1957))
        (PORT asdata (1998:1998:1998) (1951:1951:1951))
        (PORT clrn (1934:1934:1934) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1957:1957:1957))
        (PORT asdata (604:604:604) (673:673:673))
        (PORT clrn (1934:1934:1934) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2839:2839:2839) (2755:2755:2755))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1934:1934:1934) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_addr\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1934:1934:1934) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (643:643:643) (647:647:647))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1940:1940:1940) (1895:1895:1895))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1962:1962:1962))
        (PORT asdata (606:606:606) (674:674:674))
        (PORT clrn (1940:1940:1940) (1895:1895:1895))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (633:633:633) (628:628:628))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1940:1940:1940) (1895:1895:1895))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_addr\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (237:237:237) (300:300:300))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1940:1940:1940) (1895:1895:1895))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (265:265:265) (342:342:342))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_addr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1898:1898:1898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_addr\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (669:669:669) (653:653:653))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_addr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1940:1940:1940) (1895:1895:1895))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (776:776:776) (783:783:783))
        (PORT d[1] (790:790:790) (786:786:786))
        (PORT d[2] (752:752:752) (753:753:753))
        (PORT d[3] (769:769:769) (775:775:775))
        (PORT d[4] (787:787:787) (779:779:779))
        (PORT d[5] (802:802:802) (796:796:796))
        (PORT d[6] (781:781:781) (777:777:777))
        (PORT d[7] (782:782:782) (782:782:782))
        (PORT d[8] (772:772:772) (775:775:775))
        (PORT d[9] (785:785:785) (781:781:781))
        (PORT d[10] (755:755:755) (756:756:756))
        (PORT d[11] (781:781:781) (777:777:777))
        (PORT d[12] (803:803:803) (805:805:805))
        (PORT d[13] (775:775:775) (779:779:779))
        (PORT d[14] (781:781:781) (785:785:785))
        (PORT clk (2279:2279:2279) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1048:1048:1048) (1033:1033:1033))
        (PORT d[1] (1069:1069:1069) (1064:1064:1064))
        (PORT d[2] (1103:1103:1103) (1102:1102:1102))
        (PORT d[3] (1123:1123:1123) (1121:1121:1121))
        (PORT d[4] (1096:1096:1096) (1092:1092:1092))
        (PORT clk (2276:2276:2276) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1329:1329:1329) (1218:1218:1218))
        (PORT clk (2276:2276:2276) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2311:2311:2311))
        (PORT d[0] (1872:1872:1872) (1772:1772:1772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2312:2312:2312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (751:751:751) (720:720:720))
        (PORT d[1] (1003:1003:1003) (959:959:959))
        (PORT d[2] (1000:1000:1000) (959:959:959))
        (PORT d[3] (983:983:983) (939:939:939))
        (PORT d[4] (989:989:989) (946:946:946))
        (PORT clk (2237:2237:2237) (2230:2230:2230))
        (PORT ena (1770:1770:1770) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2230:2230:2230))
        (PORT d[0] (1770:1770:1770) (1672:1672:1672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|b2v_inst15\|stack\|lifo_rtl_0\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[3\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1104:1104:1104))
        (PORT datab (1802:1802:1802) (1728:1728:1728))
        (PORT datac (672:672:672) (685:685:685))
        (PORT datad (1473:1473:1473) (1538:1538:1538))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[3\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1108:1108:1108))
        (PORT datab (1798:1798:1798) (1723:1723:1723))
        (PORT datac (1273:1273:1273) (1253:1253:1253))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[0\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1965:1965:1965))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1268:1268:1268) (1192:1192:1192))
        (PORT clrn (1942:1942:1942) (1898:1898:1898))
        (PORT sclr (1121:1121:1121) (1117:1117:1117))
        (PORT sload (1659:1659:1659) (1697:1697:1697))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE rst\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (672:672:672) (757:757:757))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (810:810:810) (825:825:825))
        (PORT sclr (4290:4290:4290) (4595:4595:4595))
        (PORT sload (1076:1076:1076) (1149:1149:1149))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1511:1511:1511) (1434:1434:1434))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[1\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1965:1965:1965))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1254:1254:1254) (1190:1190:1190))
        (PORT clrn (1942:1942:1942) (1898:1898:1898))
        (PORT sclr (1121:1121:1121) (1117:1117:1117))
        (PORT sload (1659:1659:1659) (1697:1697:1697))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1042:1042:1042) (1029:1029:1029))
        (PORT sclr (4290:4290:4290) (4595:4595:4595))
        (PORT sload (1076:1076:1076) (1149:1149:1149))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[2\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[2\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (2197:2197:2197) (2053:2053:2053))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[2\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1965:1965:1965))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1272:1272:1272) (1200:1200:1200))
        (PORT clrn (1942:1942:1942) (1898:1898:1898))
        (PORT sclr (1121:1121:1121) (1117:1117:1117))
        (PORT sload (1659:1659:1659) (1697:1697:1697))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1004:1004:1004) (990:990:990))
        (PORT sclr (4290:4290:4290) (4595:4595:4595))
        (PORT sload (1076:1076:1076) (1149:1149:1149))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (373:373:373))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (1281:1281:1281) (1243:1243:1243))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[3\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1965:1965:1965))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1343:1343:1343) (1259:1259:1259))
        (PORT clrn (1942:1942:1942) (1898:1898:1898))
        (PORT sclr (1121:1121:1121) (1117:1117:1117))
        (PORT sload (1659:1659:1659) (1697:1697:1697))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1226:1226:1226) (1176:1176:1176))
        (PORT sclr (4290:4290:4290) (4595:4595:4595))
        (PORT sload (1076:1076:1076) (1149:1149:1149))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[4\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[4\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (1037:1037:1037))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[4\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1965:1965:1965))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1305:1305:1305) (1221:1221:1221))
        (PORT clrn (1942:1942:1942) (1898:1898:1898))
        (PORT sclr (1121:1121:1121) (1117:1117:1117))
        (PORT sload (1659:1659:1659) (1697:1697:1697))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (809:809:809) (825:825:825))
        (PORT sclr (4290:4290:4290) (4595:4595:4595))
        (PORT sload (1076:1076:1076) (1149:1149:1149))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[5\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[5\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1236:1236:1236))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[5\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1965:1965:1965))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1340:1340:1340) (1256:1256:1256))
        (PORT clrn (1942:1942:1942) (1898:1898:1898))
        (PORT sclr (1121:1121:1121) (1117:1117:1117))
        (PORT sload (1659:1659:1659) (1697:1697:1697))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (774:774:774) (801:801:801))
        (PORT sclr (4290:4290:4290) (4595:4595:4595))
        (PORT sload (1076:1076:1076) (1149:1149:1149))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[6\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[6\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (1312:1312:1312) (1257:1257:1257))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[6\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1965:1965:1965))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1273:1273:1273) (1209:1209:1209))
        (PORT clrn (1942:1942:1942) (1898:1898:1898))
        (PORT sclr (1121:1121:1121) (1117:1117:1117))
        (PORT sload (1659:1659:1659) (1697:1697:1697))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (810:810:810) (825:825:825))
        (PORT sclr (4290:4290:4290) (4595:4595:4595))
        (PORT sload (1076:1076:1076) (1149:1149:1149))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[7\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[7\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (1255:1255:1255) (1195:1195:1195))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[7\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1965:1965:1965))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1307:1307:1307) (1226:1226:1226))
        (PORT clrn (1942:1942:1942) (1898:1898:1898))
        (PORT sclr (1121:1121:1121) (1117:1117:1117))
        (PORT sload (1659:1659:1659) (1697:1697:1697))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (812:812:812) (828:828:828))
        (PORT sclr (4290:4290:4290) (4595:4595:4595))
        (PORT sload (1076:1076:1076) (1149:1149:1149))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[8\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[8\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (2227:2227:2227) (2053:2053:2053))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[8\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1965:1965:1965))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1709:1709:1709) (1550:1550:1550))
        (PORT clrn (1942:1942:1942) (1898:1898:1898))
        (PORT sclr (1121:1121:1121) (1117:1117:1117))
        (PORT sload (1659:1659:1659) (1697:1697:1697))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1014:1014:1014) (1002:1002:1002))
        (PORT sclr (4290:4290:4290) (4595:4595:4595))
        (PORT sload (1076:1076:1076) (1149:1149:1149))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[9\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[9\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1262:1262:1262) (1206:1206:1206))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[9\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1965:1965:1965))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1230:1230:1230) (1133:1133:1133))
        (PORT clrn (1942:1942:1942) (1898:1898:1898))
        (PORT sclr (1121:1121:1121) (1117:1117:1117))
        (PORT sload (1659:1659:1659) (1697:1697:1697))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1545:1545:1545) (1476:1476:1476))
        (PORT sclr (4290:4290:4290) (4595:4595:4595))
        (PORT sload (1076:1076:1076) (1149:1149:1149))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[10\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[10\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (1212:1212:1212) (1178:1178:1178))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[10\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1965:1965:1965))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1028:1028:1028) (963:963:963))
        (PORT clrn (1942:1942:1942) (1898:1898:1898))
        (PORT sclr (1121:1121:1121) (1117:1117:1117))
        (PORT sload (1659:1659:1659) (1697:1697:1697))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (772:772:772) (801:801:801))
        (PORT sclr (4290:4290:4290) (4595:4595:4595))
        (PORT sload (1076:1076:1076) (1149:1149:1149))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[11\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[11\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1242:1242:1242))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[11\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1965:1965:1965))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1549:1549:1549) (1466:1466:1466))
        (PORT clrn (1942:1942:1942) (1898:1898:1898))
        (PORT sclr (1121:1121:1121) (1117:1117:1117))
        (PORT sload (1659:1659:1659) (1697:1697:1697))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1040:1040:1040) (1020:1020:1020))
        (PORT sclr (4290:4290:4290) (4595:4595:4595))
        (PORT sload (1076:1076:1076) (1149:1149:1149))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[12\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[12\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1478:1478:1478) (1438:1438:1438))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[12\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1965:1965:1965))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1914:1914:1914) (1819:1819:1819))
        (PORT clrn (1942:1942:1942) (1898:1898:1898))
        (PORT sclr (1121:1121:1121) (1117:1117:1117))
        (PORT sload (1659:1659:1659) (1697:1697:1697))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1060:1060:1060) (1044:1044:1044))
        (PORT sclr (4290:4290:4290) (4595:4595:4595))
        (PORT sload (1076:1076:1076) (1149:1149:1149))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[13\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[13\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1265:1265:1265) (1210:1210:1210))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[13\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1965:1965:1965))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1665:1665:1665) (1589:1589:1589))
        (PORT clrn (1942:1942:1942) (1898:1898:1898))
        (PORT sclr (1121:1121:1121) (1117:1117:1117))
        (PORT sload (1659:1659:1659) (1697:1697:1697))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1043:1043:1043) (1031:1031:1031))
        (PORT sclr (4290:4290:4290) (4595:4595:4595))
        (PORT sload (1076:1076:1076) (1149:1149:1149))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst7\|out\[14\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (370:370:370))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|r_abs\[14\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1603:1603:1603) (1529:1529:1529))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|r_abs\[14\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1965:1965:1965))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1008:1008:1008) (949:949:949))
        (PORT clrn (1942:1942:1942) (1898:1898:1898))
        (PORT sclr (1121:1121:1121) (1117:1117:1117))
        (PORT sload (1659:1659:1659) (1697:1697:1697))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst7\|out\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1004:1004:1004) (992:992:992))
        (PORT sclr (4290:4290:4290) (4595:4595:4595))
        (PORT sload (1076:1076:1076) (1149:1149:1149))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|decode4\|w_anode1677w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (738:738:738))
        (PORT datab (760:760:760) (780:780:780))
        (PORT datad (753:753:753) (764:764:764))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1677w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1547:1547:1547) (1492:1492:1492))
        (PORT datad (1307:1307:1307) (1269:1269:1269))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1677w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1838:1838:1838) (1719:1719:1719))
        (PORT datab (988:988:988) (977:977:977))
        (PORT datac (1019:1019:1019) (1017:1017:1017))
        (PORT datad (216:216:216) (246:246:246))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode1677w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (758:758:758) (777:777:777))
        (PORT datac (230:230:230) (267:267:267))
        (PORT datad (749:749:749) (759:759:759))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1426:1426:1426) (1357:1357:1357))
        (PORT datad (901:901:901) (851:851:851))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1084:1084:1084) (1028:1028:1028))
        (PORT clk (2278:2278:2278) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1055:1055:1055) (1048:1048:1048))
        (PORT d[1] (1349:1349:1349) (1315:1315:1315))
        (PORT d[2] (1362:1362:1362) (1329:1329:1329))
        (PORT d[3] (1914:1914:1914) (1851:1851:1851))
        (PORT d[4] (2617:2617:2617) (2522:2522:2522))
        (PORT d[5] (1308:1308:1308) (1284:1284:1284))
        (PORT d[6] (1706:1706:1706) (1655:1655:1655))
        (PORT d[7] (1618:1618:1618) (1587:1587:1587))
        (PORT d[8] (2928:2928:2928) (2851:2851:2851))
        (PORT d[9] (3443:3443:3443) (3455:3455:3455))
        (PORT d[10] (1657:1657:1657) (1617:1617:1617))
        (PORT d[11] (3208:3208:3208) (3113:3113:3113))
        (PORT d[12] (1338:1338:1338) (1313:1313:1313))
        (PORT clk (2275:2275:2275) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3797:3797:3797) (3572:3572:3572))
        (PORT clk (2275:2275:2275) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4882:4882:4882) (4666:4666:4666))
        (PORT clk (2275:2275:2275) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2310:2310:2310))
        (PORT d[0] (3918:3918:3918) (3703:3703:3703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2311:2311:2311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2111:2111:2111) (2096:2096:2096))
        (PORT clk (2232:2232:2232) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3737:3737:3737) (3692:3692:3692))
        (PORT d[1] (3537:3537:3537) (3515:3515:3515))
        (PORT d[2] (4161:4161:4161) (4078:4078:4078))
        (PORT d[3] (3911:3911:3911) (3838:3838:3838))
        (PORT d[4] (4334:4334:4334) (4268:4268:4268))
        (PORT d[5] (2916:2916:2916) (2944:2944:2944))
        (PORT d[6] (2712:2712:2712) (2564:2564:2564))
        (PORT d[7] (3113:3113:3113) (3096:3096:3096))
        (PORT d[8] (4899:4899:4899) (4724:4724:4724))
        (PORT d[9] (5563:5563:5563) (5290:5290:5290))
        (PORT d[10] (2430:2430:2430) (2305:2305:2305))
        (PORT d[11] (2529:2529:2529) (2560:2560:2560))
        (PORT d[12] (5034:5034:5034) (4876:4876:4876))
        (PORT clk (2228:2228:2228) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6419:6419:6419) (6200:6200:6200))
        (PORT clk (2228:2228:2228) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2224:2224:2224))
        (PORT d[0] (2599:2599:2599) (2441:2441:2441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1524:1524:1524) (1464:1464:1464))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|decode4\|w_anode1661w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (512:512:512))
        (PORT datab (762:762:762) (781:781:781))
        (PORT datac (703:703:703) (702:702:702))
        (PORT datad (755:755:755) (767:767:767))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1661w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1551:1551:1551) (1497:1497:1497))
        (PORT datad (1310:1310:1310) (1273:1273:1273))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1661w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1265:1265:1265) (1242:1242:1242))
        (PORT datab (1611:1611:1611) (1515:1515:1515))
        (PORT datac (1024:1024:1024) (1023:1023:1023))
        (PORT datad (217:217:217) (248:248:248))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode1661w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (758:758:758) (777:777:777))
        (PORT datac (229:229:229) (266:266:266))
        (PORT datad (749:749:749) (760:760:760))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1330:1330:1330) (1259:1259:1259))
        (PORT clk (2277:2277:2277) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1021:1021:1021) (1022:1022:1022))
        (PORT d[1] (1351:1351:1351) (1316:1316:1316))
        (PORT d[2] (1041:1041:1041) (1039:1039:1039))
        (PORT d[3] (1958:1958:1958) (1897:1897:1897))
        (PORT d[4] (1298:1298:1298) (1262:1262:1262))
        (PORT d[5] (1347:1347:1347) (1322:1322:1322))
        (PORT d[6] (1661:1661:1661) (1612:1612:1612))
        (PORT d[7] (1962:1962:1962) (1918:1918:1918))
        (PORT d[8] (2607:2607:2607) (2537:2537:2537))
        (PORT d[9] (3737:3737:3737) (3734:3734:3734))
        (PORT d[10] (1353:1353:1353) (1326:1326:1326))
        (PORT d[11] (2967:2967:2967) (2885:2885:2885))
        (PORT d[12] (2283:2283:2283) (2220:2220:2220))
        (PORT clk (2274:2274:2274) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2913:2913:2913) (2822:2822:2822))
        (PORT clk (2274:2274:2274) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4921:4921:4921) (4703:4703:4703))
        (PORT clk (2274:2274:2274) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2305:2305:2305))
        (PORT d[0] (2610:2610:2610) (2446:2446:2446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2306:2306:2306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2084:2084:2084) (2059:2059:2059))
        (PORT clk (2231:2231:2231) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4053:4053:4053) (3993:3993:3993))
        (PORT d[1] (3537:3537:3537) (3516:3516:3516))
        (PORT d[2] (4503:4503:4503) (4406:4406:4406))
        (PORT d[3] (4478:4478:4478) (4365:4365:4365))
        (PORT d[4] (4603:4603:4603) (4520:4520:4520))
        (PORT d[5] (3481:3481:3481) (3470:3470:3470))
        (PORT d[6] (2459:2459:2459) (2328:2328:2328))
        (PORT d[7] (3058:3058:3058) (3051:3051:3051))
        (PORT d[8] (4899:4899:4899) (4724:4724:4724))
        (PORT d[9] (5854:5854:5854) (5574:5574:5574))
        (PORT d[10] (2129:2129:2129) (2026:2026:2026))
        (PORT d[11] (2886:2886:2886) (2890:2890:2890))
        (PORT d[12] (5585:5585:5585) (5380:5380:5380))
        (PORT clk (2227:2227:2227) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2053:2053:2053) (1977:1977:1977))
        (PORT clk (2227:2227:2227) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2220:2220:2220))
        (PORT d[0] (2582:2582:2582) (2422:2422:2422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|decode4\|w_anode1669w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (516:516:516))
        (PORT datab (757:757:757) (775:775:775))
        (PORT datac (693:693:693) (689:689:689))
        (PORT datad (746:746:746) (757:757:757))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1669w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1553:1553:1553) (1499:1499:1499))
        (PORT datad (1311:1311:1311) (1273:1273:1273))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1669w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1263:1263:1263) (1240:1240:1240))
        (PORT datab (1514:1514:1514) (1433:1433:1433))
        (PORT datac (1020:1020:1020) (1018:1018:1018))
        (PORT datad (216:216:216) (247:247:247))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode1669w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (759:759:759) (778:778:778))
        (PORT datac (228:228:228) (264:264:264))
        (PORT datad (751:751:751) (762:762:762))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1375:1375:1375) (1306:1306:1306))
        (PORT clk (2271:2271:2271) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1349:1349:1349) (1326:1326:1326))
        (PORT d[1] (2606:2606:2606) (2523:2523:2523))
        (PORT d[2] (1395:1395:1395) (1378:1378:1378))
        (PORT d[3] (1911:1911:1911) (1847:1847:1847))
        (PORT d[4] (2295:2295:2295) (2217:2217:2217))
        (PORT d[5] (1631:1631:1631) (1579:1579:1579))
        (PORT d[6] (4523:4523:4523) (4366:4366:4366))
        (PORT d[7] (1657:1657:1657) (1625:1625:1625))
        (PORT d[8] (2556:2556:2556) (2486:2486:2486))
        (PORT d[9] (3919:3919:3919) (3841:3841:3841))
        (PORT d[10] (3512:3512:3512) (3399:3399:3399))
        (PORT d[11] (1602:1602:1602) (1557:1557:1557))
        (PORT d[12] (1983:1983:1983) (1935:1935:1935))
        (PORT clk (2268:2268:2268) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4048:4048:4048) (3822:3822:3822))
        (PORT clk (2268:2268:2268) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4968:4968:4968) (4700:4700:4700))
        (PORT clk (2268:2268:2268) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2301:2301:2301))
        (PORT d[0] (2409:2409:2409) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2053:2053:2053) (2034:2034:2034))
        (PORT clk (2224:2224:2224) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4051:4051:4051) (3994:3994:3994))
        (PORT d[1] (3827:3827:3827) (3783:3783:3783))
        (PORT d[2] (4503:4503:4503) (4409:4409:4409))
        (PORT d[3] (4503:4503:4503) (4402:4402:4402))
        (PORT d[4] (5016:5016:5016) (4929:4929:4929))
        (PORT d[5] (3522:3522:3522) (3522:3522:3522))
        (PORT d[6] (3035:3035:3035) (2868:2868:2868))
        (PORT d[7] (3416:3416:3416) (3395:3395:3395))
        (PORT d[8] (4586:4586:4586) (4426:4426:4426))
        (PORT d[9] (5880:5880:5880) (5605:5605:5605))
        (PORT d[10] (2075:2075:2075) (1969:1969:1969))
        (PORT d[11] (2502:2502:2502) (2519:2519:2519))
        (PORT d[12] (5670:5670:5670) (5604:5604:5604))
        (PORT clk (2220:2220:2220) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4963:4963:4963) (4688:4688:4688))
        (PORT clk (2220:2220:2220) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2216:2216:2216))
        (PORT d[0] (2070:2070:2070) (1953:1953:1953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1311:1311:1311) (1273:1273:1273))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|decode4\|w_anode1648w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (515:515:515))
        (PORT datab (758:758:758) (778:778:778))
        (PORT datac (697:697:697) (694:694:694))
        (PORT datad (750:750:750) (761:761:761))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1648w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1547:1547:1547) (1493:1493:1493))
        (PORT datad (1308:1308:1308) (1270:1270:1270))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1648w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1497:1497:1497) (1405:1405:1405))
        (PORT datab (990:990:990) (979:979:979))
        (PORT datac (1025:1025:1025) (1024:1024:1024))
        (PORT datad (217:217:217) (248:248:248))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode1648w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (756:756:756) (775:775:775))
        (PORT datac (231:231:231) (268:268:268))
        (PORT datad (747:747:747) (757:757:757))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1368:1368:1368) (1298:1298:1298))
        (PORT clk (2276:2276:2276) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1044:1044:1044) (1036:1036:1036))
        (PORT d[1] (1385:1385:1385) (1352:1352:1352))
        (PORT d[2] (1042:1042:1042) (1041:1041:1041))
        (PORT d[3] (1932:1932:1932) (1871:1871:1871))
        (PORT d[4] (2587:2587:2587) (2503:2503:2503))
        (PORT d[5] (1386:1386:1386) (1360:1360:1360))
        (PORT d[6] (1377:1377:1377) (1336:1336:1336))
        (PORT d[7] (1315:1315:1315) (1299:1299:1299))
        (PORT d[8] (2581:2581:2581) (2512:2512:2512))
        (PORT d[9] (3750:3750:3750) (3746:3746:3746))
        (PORT d[10] (3545:3545:3545) (3431:3431:3431))
        (PORT d[11] (2622:2622:2622) (2553:2553:2553))
        (PORT d[12] (1991:1991:1991) (1944:1944:1944))
        (PORT clk (2273:2273:2273) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1508:1508:1508) (1377:1377:1377))
        (PORT clk (2273:2273:2273) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4926:4926:4926) (4708:4708:4708))
        (PORT clk (2273:2273:2273) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2305:2305:2305))
        (PORT d[0] (2120:2120:2120) (2008:2008:2008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2306:2306:2306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1760:1760:1760) (1762:1762:1762))
        (PORT clk (2230:2230:2230) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4067:4067:4067) (4008:4008:4008))
        (PORT d[1] (3511:3511:3511) (3484:3484:3484))
        (PORT d[2] (4830:4830:4830) (4727:4727:4727))
        (PORT d[3] (4490:4490:4490) (4376:4376:4376))
        (PORT d[4] (4648:4648:4648) (4578:4578:4578))
        (PORT d[5] (3222:3222:3222) (3230:3230:3230))
        (PORT d[6] (2480:2480:2480) (2344:2344:2344))
        (PORT d[7] (2809:2809:2809) (2808:2808:2808))
        (PORT d[8] (4876:4876:4876) (4699:4699:4699))
        (PORT d[9] (5903:5903:5903) (5630:5630:5630))
        (PORT d[10] (2096:2096:2096) (1994:1994:1994))
        (PORT d[11] (2876:2876:2876) (2877:2877:2877))
        (PORT d[12] (5343:5343:5343) (5177:5177:5177))
        (PORT clk (2226:2226:2226) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2255:2255:2255) (2142:2142:2142))
        (PORT clk (2226:2226:2226) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2219:2219:2219))
        (PORT d[0] (2840:2840:2840) (2648:2648:2648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1178:1178:1178) (1074:1074:1074))
        (PORT datab (2763:2763:2763) (2760:2760:2760))
        (PORT datac (3031:3031:3031) (2933:2933:2933))
        (PORT datad (886:886:886) (820:820:820))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (602:602:602))
        (PORT datab (2768:2768:2768) (2765:2765:2765))
        (PORT datac (878:878:878) (811:811:811))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (4420:4420:4420) (4445:4445:4445))
        (PORT datad (3192:3192:3192) (3086:3086:3086))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1450:1450:1450) (1398:1398:1398))
        (PORT clk (2267:2267:2267) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8991:8991:8991) (8631:8631:8631))
        (PORT d[1] (4497:4497:4497) (4263:4263:4263))
        (PORT d[2] (4217:4217:4217) (4009:4009:4009))
        (PORT d[3] (3517:3517:3517) (3410:3410:3410))
        (PORT d[4] (3957:3957:3957) (3761:3761:3761))
        (PORT d[5] (6073:6073:6073) (5920:5920:5920))
        (PORT d[6] (7193:7193:7193) (6944:6944:6944))
        (PORT d[7] (3601:3601:3601) (3403:3403:3403))
        (PORT d[8] (5166:5166:5166) (4920:4920:4920))
        (PORT d[9] (3387:3387:3387) (3371:3371:3371))
        (PORT d[10] (4241:4241:4241) (4048:4048:4048))
        (PORT d[11] (6617:6617:6617) (6543:6543:6543))
        (PORT d[12] (2157:2157:2157) (2181:2181:2181))
        (PORT clk (2264:2264:2264) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5577:5577:5577) (5437:5437:5437))
        (PORT clk (2264:2264:2264) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4147:4147:4147) (3870:3870:3870))
        (PORT clk (2264:2264:2264) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2299:2299:2299))
        (PORT d[0] (5122:5122:5122) (4928:4928:4928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1734:1734:1734) (1712:1712:1712))
        (PORT clk (2220:2220:2220) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5378:5378:5378) (5278:5278:5278))
        (PORT d[1] (4257:4257:4257) (4265:4265:4265))
        (PORT d[2] (5473:5473:5473) (5331:5331:5331))
        (PORT d[3] (4250:4250:4250) (4157:4157:4157))
        (PORT d[4] (5766:5766:5766) (5697:5697:5697))
        (PORT d[5] (3173:3173:3173) (3191:3191:3191))
        (PORT d[6] (7595:7595:7595) (7102:7102:7102))
        (PORT d[7] (5258:5258:5258) (5286:5286:5286))
        (PORT d[8] (4883:4883:4883) (4690:4690:4690))
        (PORT d[9] (5005:5005:5005) (4741:4741:4741))
        (PORT d[10] (5047:5047:5047) (4874:4874:4874))
        (PORT d[11] (3340:3340:3340) (3419:3419:3419))
        (PORT d[12] (5209:5209:5209) (5128:5128:5128))
        (PORT clk (2216:2216:2216) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4482:4482:4482) (4319:4319:4319))
        (PORT clk (2216:2216:2216) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2213:2213:2213))
        (PORT d[0] (4979:4979:4979) (4818:4818:4818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2044:2044:2044) (1973:1973:1973))
        (PORT clk (2252:2252:2252) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8641:8641:8641) (8284:8284:8284))
        (PORT d[1] (3788:3788:3788) (3575:3575:3575))
        (PORT d[2] (3929:3929:3929) (3738:3738:3738))
        (PORT d[3] (3570:3570:3570) (3463:3463:3463))
        (PORT d[4] (4443:4443:4443) (4203:4203:4203))
        (PORT d[5] (5792:5792:5792) (5673:5673:5673))
        (PORT d[6] (6458:6458:6458) (6225:6225:6225))
        (PORT d[7] (3332:3332:3332) (3137:3137:3137))
        (PORT d[8] (3777:3777:3777) (3556:3556:3556))
        (PORT d[9] (3137:3137:3137) (3140:3140:3140))
        (PORT d[10] (3889:3889:3889) (3701:3701:3701))
        (PORT d[11] (5922:5922:5922) (5862:5862:5862))
        (PORT d[12] (2514:2514:2514) (2519:2519:2519))
        (PORT clk (2249:2249:2249) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3194:3194:3194) (3051:3051:3051))
        (PORT clk (2249:2249:2249) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3797:3797:3797) (3534:3534:3534))
        (PORT clk (2249:2249:2249) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2282:2282:2282))
        (PORT d[0] (5522:5522:5522) (5230:5230:5230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2807:2807:2807) (2743:2743:2743))
        (PORT clk (2205:2205:2205) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4697:4697:4697) (4619:4619:4619))
        (PORT d[1] (4185:4185:4185) (4180:4180:4180))
        (PORT d[2] (4809:4809:4809) (4690:4690:4690))
        (PORT d[3] (3599:3599:3599) (3535:3535:3535))
        (PORT d[4] (5053:5053:5053) (4997:4997:4997))
        (PORT d[5] (4096:4096:4096) (4169:4169:4169))
        (PORT d[6] (7273:7273:7273) (6787:6787:6787))
        (PORT d[7] (3514:3514:3514) (3559:3559:3559))
        (PORT d[8] (4578:4578:4578) (4393:4393:4393))
        (PORT d[9] (4659:4659:4659) (4398:4398:4398))
        (PORT d[10] (4434:4434:4434) (4286:4286:4286))
        (PORT d[11] (4017:4017:4017) (4089:4089:4089))
        (PORT d[12] (6268:6268:6268) (6181:6181:6181))
        (PORT clk (2201:2201:2201) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4664:4664:4664) (4308:4308:4308))
        (PORT clk (2201:2201:2201) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2197:2197:2197))
        (PORT d[0] (4419:4419:4419) (4352:4352:4352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2412:2412:2412) (2319:2319:2319))
        (PORT clk (2197:2197:2197) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7744:7744:7744) (7432:7432:7432))
        (PORT d[1] (3810:3810:3810) (3595:3595:3595))
        (PORT d[2] (3987:3987:3987) (3809:3809:3809))
        (PORT d[3] (3877:3877:3877) (3775:3775:3775))
        (PORT d[4] (3855:3855:3855) (3640:3640:3640))
        (PORT d[5] (6424:6424:6424) (6297:6297:6297))
        (PORT d[6] (6166:6166:6166) (5942:5942:5942))
        (PORT d[7] (3979:3979:3979) (3830:3830:3830))
        (PORT d[8] (4181:4181:4181) (3962:3962:3962))
        (PORT d[9] (4102:4102:4102) (4093:4093:4093))
        (PORT d[10] (4168:4168:4168) (3965:3965:3965))
        (PORT d[11] (5932:5932:5932) (5860:5860:5860))
        (PORT d[12] (2494:2494:2494) (2532:2532:2532))
        (PORT clk (2194:2194:2194) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3759:3759:3759) (3737:3737:3737))
        (PORT clk (2194:2194:2194) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5819:5819:5819) (5596:5596:5596))
        (PORT clk (2194:2194:2194) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2224:2224:2224))
        (PORT d[0] (5187:5187:5187) (5025:5025:5025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2225:2225:2225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2785:2785:2785) (2723:2723:2723))
        (PORT clk (2151:2151:2151) (2139:2139:2139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4098:4098:4098) (4040:4040:4040))
        (PORT d[1] (3585:3585:3585) (3613:3613:3613))
        (PORT d[2] (4685:4685:4685) (4532:4532:4532))
        (PORT d[3] (3938:3938:3938) (3852:3852:3852))
        (PORT d[4] (4377:4377:4377) (4331:4331:4331))
        (PORT d[5] (3705:3705:3705) (3785:3785:3785))
        (PORT d[6] (6694:6694:6694) (6245:6245:6245))
        (PORT d[7] (4197:4197:4197) (4247:4247:4247))
        (PORT d[8] (4898:4898:4898) (4702:4702:4702))
        (PORT d[9] (5248:5248:5248) (4953:4953:4953))
        (PORT d[10] (4400:4400:4400) (4238:4238:4238))
        (PORT d[11] (3660:3660:3660) (3745:3745:3745))
        (PORT d[12] (5616:5616:5616) (5551:5551:5551))
        (PORT clk (2147:2147:2147) (2135:2135:2135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3106:3106:3106) (3072:3072:3072))
        (PORT clk (2147:2147:2147) (2135:2135:2135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2139:2139:2139))
        (PORT d[0] (5720:5720:5720) (5489:5489:5489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1447:1447:1447) (1394:1394:1394))
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9320:9320:9320) (8950:8950:8950))
        (PORT d[1] (4475:4475:4475) (4236:4236:4236))
        (PORT d[2] (4882:4882:4882) (4644:4644:4644))
        (PORT d[3] (3856:3856:3856) (3740:3740:3740))
        (PORT d[4] (4280:4280:4280) (4072:4072:4072))
        (PORT d[5] (6421:6421:6421) (6274:6274:6274))
        (PORT d[6] (6124:6124:6124) (5891:5891:5891))
        (PORT d[7] (4215:4215:4215) (3982:3982:3982))
        (PORT d[8] (5539:5539:5539) (5284:5284:5284))
        (PORT d[9] (3465:3465:3465) (3461:3461:3461))
        (PORT d[10] (4543:4543:4543) (4338:4338:4338))
        (PORT d[11] (6961:6961:6961) (6874:6874:6874))
        (PORT d[12] (2106:2106:2106) (2123:2123:2123))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3812:3812:3812) (3571:3571:3571))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4446:4446:4446) (4161:4161:4161))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (PORT d[0] (5626:5626:5626) (5562:5562:5562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1451:1451:1451) (1438:1438:1438))
        (PORT clk (2215:2215:2215) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5704:5704:5704) (5593:5593:5593))
        (PORT d[1] (4568:4568:4568) (4557:4557:4557))
        (PORT d[2] (5468:5468:5468) (5327:5327:5327))
        (PORT d[3] (3993:3993:3993) (3925:3925:3925))
        (PORT d[4] (6107:6107:6107) (6028:6028:6028))
        (PORT d[5] (2868:2868:2868) (2902:2902:2902))
        (PORT d[6] (7617:7617:7617) (7126:7126:7126))
        (PORT d[7] (5224:5224:5224) (5244:5244:5244))
        (PORT d[8] (5256:5256:5256) (5050:5050:5050))
        (PORT d[9] (5338:5338:5338) (5062:5062:5062))
        (PORT d[10] (5056:5056:5056) (4876:4876:4876))
        (PORT d[11] (3684:3684:3684) (3758:3758:3758))
        (PORT d[12] (7285:7285:7285) (7171:7171:7171))
        (PORT clk (2211:2211:2211) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3003:3003:3003) (2950:2950:2950))
        (PORT clk (2211:2211:2211) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2205:2205:2205))
        (PORT d[0] (3674:3674:3674) (3561:3561:3561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3027:3027:3027) (3025:3025:3025))
        (PORT datab (2459:2459:2459) (2322:2322:2322))
        (PORT datac (2584:2584:2584) (2448:2448:2448))
        (PORT datad (1183:1183:1183) (1099:1099:1099))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1362:1362:1362) (1287:1287:1287))
        (PORT datab (1861:1861:1861) (1738:1738:1738))
        (PORT datac (2585:2585:2585) (2449:2449:2449))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (2229:2229:2229) (2077:2077:2077))
        (PORT datad (3193:3193:3193) (3087:3087:3087))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1329:1329:1329) (1265:1265:1265))
        (PORT clk (2262:2262:2262) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6255:6255:6255) (5987:5987:5987))
        (PORT d[1] (5124:5124:5124) (4867:4867:4867))
        (PORT d[2] (5244:5244:5244) (5005:5005:5005))
        (PORT d[3] (4479:4479:4479) (4311:4311:4311))
        (PORT d[4] (4901:4901:4901) (4661:4661:4661))
        (PORT d[5] (6759:6759:6759) (6601:6601:6601))
        (PORT d[6] (6477:6477:6477) (6236:6236:6236))
        (PORT d[7] (4276:4276:4276) (4065:4065:4065))
        (PORT d[8] (5912:5912:5912) (5655:5655:5655))
        (PORT d[9] (3793:3793:3793) (3783:3783:3783))
        (PORT d[10] (4929:4929:4929) (4716:4716:4716))
        (PORT d[11] (7300:7300:7300) (7200:7200:7200))
        (PORT d[12] (2684:2684:2684) (2656:2656:2656))
        (PORT clk (2259:2259:2259) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3558:3558:3558) (3423:3423:3423))
        (PORT clk (2259:2259:2259) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4780:4780:4780) (4486:4486:4486))
        (PORT clk (2259:2259:2259) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
        (PORT d[0] (4345:4345:4345) (4112:4112:4112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1148:1148:1148) (1148:1148:1148))
        (PORT clk (2215:2215:2215) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6059:6059:6059) (5936:5936:5936))
        (PORT d[1] (4910:4910:4910) (4905:4905:4905))
        (PORT d[2] (5809:5809:5809) (5656:5656:5656))
        (PORT d[3] (4699:4699:4699) (4606:4606:4606))
        (PORT d[4] (6444:6444:6444) (6358:6358:6358))
        (PORT d[5] (3935:3935:3935) (3936:3936:3936))
        (PORT d[6] (7933:7933:7933) (7427:7427:7427))
        (PORT d[7] (5557:5557:5557) (5564:5564:5564))
        (PORT d[8] (5556:5556:5556) (5342:5342:5342))
        (PORT d[9] (5669:5669:5669) (5381:5381:5381))
        (PORT d[10] (3144:3144:3144) (2960:2960:2960))
        (PORT d[11] (4054:4054:4054) (4119:4119:4119))
        (PORT d[12] (5646:5646:5646) (5587:5587:5587))
        (PORT clk (2211:2211:2211) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4715:4715:4715) (4529:4529:4529))
        (PORT clk (2211:2211:2211) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2208:2208:2208))
        (PORT d[0] (4644:4644:4644) (4474:4474:4474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1048:1048:1048) (1001:1001:1001))
        (PORT clk (2263:2263:2263) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6266:6266:6266) (5999:5999:5999))
        (PORT d[1] (4827:4827:4827) (4584:4584:4584))
        (PORT d[2] (5201:5201:5201) (4957:4957:4957))
        (PORT d[3] (4417:4417:4417) (4260:4260:4260))
        (PORT d[4] (4561:4561:4561) (4342:4342:4342))
        (PORT d[5] (6729:6729:6729) (6573:6573:6573))
        (PORT d[6] (6132:6132:6132) (5900:5900:5900))
        (PORT d[7] (3929:3929:3929) (3719:3719:3719))
        (PORT d[8] (5926:5926:5926) (5666:5666:5666))
        (PORT d[9] (3505:3505:3505) (3500:3500:3500))
        (PORT d[10] (4918:4918:4918) (4705:4705:4705))
        (PORT d[11] (6957:6957:6957) (6873:6873:6873))
        (PORT d[12] (2161:2161:2161) (2180:2180:2180))
        (PORT clk (2260:2260:2260) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4192:4192:4192) (4014:4014:4014))
        (PORT clk (2260:2260:2260) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4478:4478:4478) (4197:4197:4197))
        (PORT clk (2260:2260:2260) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2292:2292:2292))
        (PORT d[0] (3972:3972:3972) (3697:3697:3697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1176:1176:1176) (1181:1181:1181))
        (PORT clk (2217:2217:2217) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5702:5702:5702) (5594:5594:5594))
        (PORT d[1] (4903:4903:4903) (4894:4894:4894))
        (PORT d[2] (5773:5773:5773) (5619:5619:5619))
        (PORT d[3] (4028:4028:4028) (3960:3960:3960))
        (PORT d[4] (6089:6089:6089) (6012:6012:6012))
        (PORT d[5] (3550:3550:3550) (3559:3559:3559))
        (PORT d[6] (7972:7972:7972) (7465:7465:7465))
        (PORT d[7] (5587:5587:5587) (5600:5600:5600))
        (PORT d[8] (5509:5509:5509) (5291:5291:5291))
        (PORT d[9] (5616:5616:5616) (5321:5321:5321))
        (PORT d[10] (5368:5368:5368) (5177:5177:5177))
        (PORT d[11] (3728:3728:3728) (3799:3799:3799))
        (PORT d[12] (7334:7334:7334) (7220:7220:7220))
        (PORT clk (2213:2213:2213) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5665:5665:5665) (5280:5280:5280))
        (PORT clk (2213:2213:2213) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (PORT d[0] (3768:3768:3768) (3675:3675:3675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (737:737:737) (707:707:707))
        (PORT clk (2262:2262:2262) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6264:6264:6264) (5994:5994:5994))
        (PORT d[1] (5161:5161:5161) (4903:4903:4903))
        (PORT d[2] (5268:5268:5268) (5041:5041:5041))
        (PORT d[3] (3261:3261:3261) (3074:3074:3074))
        (PORT d[4] (5153:5153:5153) (4888:4888:4888))
        (PORT d[5] (7022:7022:7022) (6848:6848:6848))
        (PORT d[6] (6478:6478:6478) (6237:6237:6237))
        (PORT d[7] (4612:4612:4612) (4393:4393:4393))
        (PORT d[8] (5841:5841:5841) (5576:5576:5576))
        (PORT d[9] (3838:3838:3838) (3833:3833:3833))
        (PORT d[10] (4944:4944:4944) (4841:4841:4841))
        (PORT d[11] (6289:6289:6289) (6085:6085:6085))
        (PORT d[12] (2451:2451:2451) (2456:2456:2456))
        (PORT clk (2259:2259:2259) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3768:3768:3768) (3610:3610:3610))
        (PORT clk (2259:2259:2259) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4781:4781:4781) (4487:4487:4487))
        (PORT clk (2259:2259:2259) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
        (PORT d[0] (4815:4815:4815) (4667:4667:4667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1434:1434:1434) (1422:1422:1422))
        (PORT clk (2215:2215:2215) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6041:6041:6041) (5921:5921:5921))
        (PORT d[1] (4936:4936:4936) (4931:4931:4931))
        (PORT d[2] (6121:6121:6121) (5952:5952:5952))
        (PORT d[3] (4380:4380:4380) (4308:4308:4308))
        (PORT d[4] (6418:6418:6418) (6325:6325:6325))
        (PORT d[5] (3903:3903:3903) (3905:3905:3905))
        (PORT d[6] (3283:3283:3283) (3071:3071:3071))
        (PORT d[7] (5906:5906:5906) (5910:5910:5910))
        (PORT d[8] (5535:5535:5535) (5320:5320:5320))
        (PORT d[9] (5644:5644:5644) (5353:5353:5353))
        (PORT d[10] (3465:3465:3465) (3257:3257:3257))
        (PORT d[11] (4087:4087:4087) (4152:4152:4152))
        (PORT d[12] (7690:7690:7690) (7572:7572:7572))
        (PORT clk (2211:2211:2211) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3346:3346:3346) (3285:3285:3285))
        (PORT clk (2211:2211:2211) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2208:2208:2208))
        (PORT d[0] (4007:4007:4007) (3885:3885:3885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3027:3027:3027) (3025:3025:3025))
        (PORT datab (755:755:755) (710:710:710))
        (PORT datac (2584:2584:2584) (2448:2448:2448))
        (PORT datad (680:680:680) (641:641:641))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1097:1097:1097) (1044:1044:1044))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6265:6265:6265) (5999:5999:5999))
        (PORT d[1] (4827:4827:4827) (4583:4583:4583))
        (PORT d[2] (5235:5235:5235) (5006:5006:5006))
        (PORT d[3] (4434:4434:4434) (4277:4277:4277))
        (PORT d[4] (4568:4568:4568) (4349:4349:4349))
        (PORT d[5] (6763:6763:6763) (6605:6605:6605))
        (PORT d[6] (6089:6089:6089) (5847:5847:5847))
        (PORT d[7] (4306:4306:4306) (4100:4100:4100))
        (PORT d[8] (5901:5901:5901) (5642:5642:5642))
        (PORT d[9] (3496:3496:3496) (3492:3492:3492))
        (PORT d[10] (4893:4893:4893) (4681:4681:4681))
        (PORT d[11] (6298:6298:6298) (6095:6095:6095))
        (PORT d[12] (2130:2130:2130) (2149:2149:2149))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4130:4130:4130) (4129:4129:4129))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4796:4796:4796) (4501:4501:4501))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT d[0] (3057:3057:3057) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1117:1117:1117) (1121:1121:1121))
        (PORT clk (2217:2217:2217) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5728:5728:5728) (5618:5618:5618))
        (PORT d[1] (4872:4872:4872) (4866:4866:4866))
        (PORT d[2] (5815:5815:5815) (5650:5650:5650))
        (PORT d[3] (4354:4354:4354) (4270:4270:4270))
        (PORT d[4] (6073:6073:6073) (5995:5995:5995))
        (PORT d[5] (3892:3892:3892) (3893:3893:3893))
        (PORT d[6] (7940:7940:7940) (7435:7435:7435))
        (PORT d[7] (5588:5588:5588) (5601:5601:5601))
        (PORT d[8] (5486:5486:5486) (5266:5266:5266))
        (PORT d[9] (5665:5665:5665) (5377:5377:5377))
        (PORT d[10] (3148:3148:3148) (2964:2964:2964))
        (PORT d[11] (4017:4017:4017) (4083:4083:4083))
        (PORT d[12] (7310:7310:7310) (7197:7197:7197))
        (PORT clk (2213:2213:2213) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2092:2092:2092) (2005:2005:2005))
        (PORT clk (2213:2213:2213) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (PORT d[0] (5355:5355:5355) (5110:5110:5110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3028:3028:3028) (3026:3026:3026))
        (PORT datab (974:974:974) (894:894:894))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1193:1193:1193) (1104:1104:1104))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1955:1955:1955) (1797:1797:1797))
        (PORT datad (3194:3194:3194) (3088:3088:3088))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1012:1012:1012) (956:956:956))
        (PORT clk (2260:2260:2260) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5929:5929:5929) (5668:5668:5668))
        (PORT d[1] (5870:5870:5870) (5609:5609:5609))
        (PORT d[2] (5566:5566:5566) (5323:5323:5323))
        (PORT d[3] (2917:2917:2917) (2739:2739:2739))
        (PORT d[4] (6131:6131:6131) (5959:5959:5959))
        (PORT d[5] (6105:6105:6105) (5809:5809:5809))
        (PORT d[6] (6569:6569:6569) (6221:6221:6221))
        (PORT d[7] (5241:5241:5241) (5124:5124:5124))
        (PORT d[8] (6089:6089:6089) (5933:5933:5933))
        (PORT d[9] (3848:3848:3848) (3843:3843:3843))
        (PORT d[10] (4640:4640:4640) (4552:4552:4552))
        (PORT d[11] (5967:5967:5967) (5778:5778:5778))
        (PORT d[12] (2812:2812:2812) (2802:2802:2802))
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3464:3464:3464) (3311:3311:3311))
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6495:6495:6495) (6172:6172:6172))
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (PORT d[0] (4510:4510:4510) (4381:4381:4381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1150:1150:1150) (1143:1143:1143))
        (PORT clk (2214:2214:2214) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4692:4692:4692) (4608:4608:4608))
        (PORT d[1] (5227:5227:5227) (5205:5205:5205))
        (PORT d[2] (3461:3461:3461) (3447:3447:3447))
        (PORT d[3] (4949:4949:4949) (4841:4841:4841))
        (PORT d[4] (6400:6400:6400) (6309:6309:6309))
        (PORT d[5] (3567:3567:3567) (3604:3604:3604))
        (PORT d[6] (3527:3527:3527) (3293:3293:3293))
        (PORT d[7] (5916:5916:5916) (5920:5920:5920))
        (PORT d[8] (5893:5893:5893) (5663:5663:5663))
        (PORT d[9] (5986:5986:5986) (5681:5681:5681))
        (PORT d[10] (3095:3095:3095) (2911:2911:2911))
        (PORT d[11] (4380:4380:4380) (4433:4433:4433))
        (PORT d[12] (5955:5955:5955) (5880:5880:5880))
        (PORT clk (2210:2210:2210) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3681:3681:3681) (3602:3602:3602))
        (PORT clk (2210:2210:2210) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2203:2203:2203))
        (PORT d[0] (4296:4296:4296) (4156:4156:4156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1362:1362:1362) (1280:1280:1280))
        (PORT clk (2253:2253:2253) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5575:5575:5575) (5328:5328:5328))
        (PORT d[1] (5508:5508:5508) (5257:5257:5257))
        (PORT d[2] (5649:5649:5649) (5436:5436:5436))
        (PORT d[3] (4247:4247:4247) (4036:4036:4036))
        (PORT d[4] (6063:6063:6063) (5882:5882:5882))
        (PORT d[5] (5781:5781:5781) (5501:5501:5501))
        (PORT d[6] (6246:6246:6246) (5909:5909:5909))
        (PORT d[7] (5245:5245:5245) (5126:5126:5126))
        (PORT d[8] (5790:5790:5790) (5645:5645:5645))
        (PORT d[9] (4179:4179:4179) (4159:4159:4159))
        (PORT d[10] (3979:3979:3979) (3917:3917:3917))
        (PORT d[11] (5628:5628:5628) (5442:5442:5442))
        (PORT d[12] (2174:2174:2174) (2210:2210:2210))
        (PORT clk (2250:2250:2250) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3978:3978:3978) (3904:3904:3904))
        (PORT clk (2250:2250:2250) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6179:6179:6179) (5874:5874:5874))
        (PORT clk (2250:2250:2250) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
        (PORT d[0] (3343:3343:3343) (3100:3100:3100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1409:1409:1409) (1389:1389:1389))
        (PORT clk (2207:2207:2207) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4378:4378:4378) (4310:4310:4310))
        (PORT d[1] (5387:5387:5387) (5435:5435:5435))
        (PORT d[2] (3149:3149:3149) (3150:3150:3150))
        (PORT d[3] (4994:4994:4994) (4894:4894:4894))
        (PORT d[4] (6547:6547:6547) (6548:6548:6548))
        (PORT d[5] (3593:3593:3593) (3630:3630:3630))
        (PORT d[6] (3815:3815:3815) (3564:3564:3564))
        (PORT d[7] (3381:3381:3381) (3332:3332:3332))
        (PORT d[8] (6053:6053:6053) (5731:5731:5731))
        (PORT d[9] (6529:6529:6529) (6192:6192:6192))
        (PORT d[10] (2859:2859:2859) (2669:2669:2669))
        (PORT d[11] (4737:4737:4737) (4783:4783:4783))
        (PORT d[12] (5973:5973:5973) (5904:5904:5904))
        (PORT clk (2203:2203:2203) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6414:6414:6414) (5973:5973:5973))
        (PORT clk (2203:2203:2203) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2199:2199:2199))
        (PORT d[0] (3742:3742:3742) (3657:3657:3657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3028:3028:3028) (3026:3026:3026))
        (PORT datab (740:740:740) (694:694:694))
        (PORT datac (2583:2583:2583) (2447:2447:2447))
        (PORT datad (703:703:703) (666:666:666))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1000:1000:1000) (938:938:938))
        (PORT clk (2261:2261:2261) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5911:5911:5911) (5650:5650:5650))
        (PORT d[1] (5168:5168:5168) (4912:4912:4912))
        (PORT d[2] (5567:5567:5567) (5320:5320:5320))
        (PORT d[3] (3229:3229:3229) (3043:3043:3043))
        (PORT d[4] (6365:6365:6365) (6164:6164:6164))
        (PORT d[5] (6106:6106:6106) (5810:5810:5810))
        (PORT d[6] (6569:6569:6569) (6222:6222:6222))
        (PORT d[7] (4619:4619:4619) (4401:4401:4401))
        (PORT d[8] (6115:6115:6115) (5957:5957:5957))
        (PORT d[9] (3847:3847:3847) (3842:3842:3842))
        (PORT d[10] (4647:4647:4647) (4560:4560:4560))
        (PORT d[11] (6306:6306:6306) (6101:6101:6101))
        (PORT d[12] (2489:2489:2489) (2494:2494:2494))
        (PORT clk (2258:2258:2258) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4442:4442:4442) (4425:4425:4425))
        (PORT clk (2258:2258:2258) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6500:6500:6500) (6178:6178:6178))
        (PORT clk (2258:2258:2258) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
        (PORT d[0] (3376:3376:3376) (3149:3149:3149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (835:835:835) (837:837:837))
        (PORT clk (2214:2214:2214) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6067:6067:6067) (5945:5945:5945))
        (PORT d[1] (5195:5195:5195) (5174:5174:5174))
        (PORT d[2] (3500:3500:3500) (3481:3481:3481))
        (PORT d[3] (4356:4356:4356) (4278:4278:4278))
        (PORT d[4] (6427:6427:6427) (6343:6343:6343))
        (PORT d[5] (3300:3300:3300) (3351:3351:3351))
        (PORT d[6] (3585:3585:3585) (3355:3355:3355))
        (PORT d[7] (5940:5940:5940) (5943:5943:5943))
        (PORT d[8] (5817:5817:5817) (5583:5583:5583))
        (PORT d[9] (5617:5617:5617) (5319:5319:5319))
        (PORT d[10] (3153:3153:3153) (2968:2968:2968))
        (PORT d[11] (4068:4068:4068) (4128:4128:4128))
        (PORT d[12] (7666:7666:7666) (7549:7549:7549))
        (PORT clk (2210:2210:2210) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2389:2389:2389) (2304:2304:2304))
        (PORT clk (2210:2210:2210) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2207:2207:2207))
        (PORT d[0] (5901:5901:5901) (5629:5629:5629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1606:1606:1606) (1544:1544:1544))
        (PORT clk (2261:2261:2261) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6903:6903:6903) (6531:6531:6531))
        (PORT d[1] (7276:7276:7276) (6788:6788:6788))
        (PORT d[2] (6518:6518:6518) (6277:6277:6277))
        (PORT d[3] (4002:4002:4002) (3937:3937:3937))
        (PORT d[4] (5767:5767:5767) (5610:5610:5610))
        (PORT d[5] (5972:5972:5972) (5800:5800:5800))
        (PORT d[6] (5803:5803:5803) (5590:5590:5590))
        (PORT d[7] (5647:5647:5647) (5552:5552:5552))
        (PORT d[8] (5218:5218:5218) (4939:4939:4939))
        (PORT d[9] (5765:5765:5765) (5748:5748:5748))
        (PORT d[10] (5695:5695:5695) (5513:5513:5513))
        (PORT d[11] (4887:4887:4887) (4817:4817:4817))
        (PORT d[12] (3241:3241:3241) (3311:3311:3311))
        (PORT clk (2258:2258:2258) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3947:3947:3947) (3826:3826:3826))
        (PORT clk (2258:2258:2258) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6022:6022:6022) (5881:5881:5881))
        (PORT clk (2258:2258:2258) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2290:2290:2290))
        (PORT d[0] (5466:5466:5466) (5260:5260:5260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1703:1703:1703) (1677:1677:1677))
        (PORT clk (2214:2214:2214) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4373:4373:4373) (4338:4338:4338))
        (PORT d[1] (4557:4557:4557) (4546:4546:4546))
        (PORT d[2] (5115:5115:5115) (4998:4998:4998))
        (PORT d[3] (5291:5291:5291) (5282:5282:5282))
        (PORT d[4] (4679:4679:4679) (4655:4655:4655))
        (PORT d[5] (4015:4015:4015) (4100:4100:4100))
        (PORT d[6] (5614:5614:5614) (5132:5132:5132))
        (PORT d[7] (4260:4260:4260) (4323:4323:4323))
        (PORT d[8] (7806:7806:7806) (7460:7460:7460))
        (PORT d[9] (7748:7748:7748) (7515:7515:7515))
        (PORT d[10] (5934:5934:5934) (5701:5701:5701))
        (PORT d[11] (4654:4654:4654) (4729:4729:4729))
        (PORT d[12] (6283:6283:6283) (6223:6223:6223))
        (PORT clk (2210:2210:2210) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5577:5577:5577) (5476:5476:5476))
        (PORT clk (2210:2210:2210) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2204:2204:2204))
        (PORT d[0] (5349:5349:5349) (5188:5188:5188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[4\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (992:992:992) (938:938:938))
        (PORT datac (2995:2995:2995) (2991:2991:2991))
        (PORT datad (2406:2406:2406) (2168:2168:2168))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1867:1867:1867) (1842:1842:1842))
        (PORT datad (3195:3195:3195) (3089:3089:3089))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1933:1933:1933) (1833:1833:1833))
        (PORT clk (2236:2236:2236) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8642:8642:8642) (8295:8295:8295))
        (PORT d[1] (3796:3796:3796) (3577:3577:3577))
        (PORT d[2] (3952:3952:3952) (3758:3758:3758))
        (PORT d[3] (3537:3537:3537) (3429:3429:3429))
        (PORT d[4] (4152:4152:4152) (3930:3930:3930))
        (PORT d[5] (5773:5773:5773) (5656:5656:5656))
        (PORT d[6] (6523:6523:6523) (6292:6292:6292))
        (PORT d[7] (4564:4564:4564) (4380:4380:4380))
        (PORT d[8] (3764:3764:3764) (3543:3543:3543))
        (PORT d[9] (3138:3138:3138) (3141:3141:3141))
        (PORT d[10] (3842:3842:3842) (3655:3655:3655))
        (PORT d[11] (5274:5274:5274) (5239:5239:5239))
        (PORT d[12] (2250:2250:2250) (2305:2305:2305))
        (PORT clk (2233:2233:2233) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4935:4935:4935) (4831:4831:4831))
        (PORT clk (2233:2233:2233) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3782:3782:3782) (3517:3517:3517))
        (PORT clk (2233:2233:2233) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (PORT d[0] (5513:5513:5513) (5359:5359:5359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1066:1066:1066) (1069:1069:1069))
        (PORT clk (2189:2189:2189) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4714:4714:4714) (4636:4636:4636))
        (PORT d[1] (3854:3854:3854) (3866:3866:3866))
        (PORT d[2] (4827:4827:4827) (4711:4711:4711))
        (PORT d[3] (3586:3586:3586) (3521:3521:3521))
        (PORT d[4] (5045:5045:5045) (4989:4989:4989))
        (PORT d[5] (4063:4063:4063) (4137:4137:4137))
        (PORT d[6] (6629:6629:6629) (6166:6166:6166))
        (PORT d[7] (4604:4604:4604) (4642:4642:4642))
        (PORT d[8] (4539:4539:4539) (4354:4354:4354))
        (PORT d[9] (4644:4644:4644) (4380:4380:4380))
        (PORT d[10] (4401:4401:4401) (4253:4253:4253))
        (PORT d[11] (3567:3567:3567) (3620:3620:3620))
        (PORT d[12] (6292:6292:6292) (6204:6204:6204))
        (PORT clk (2185:2185:2185) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5287:5287:5287) (5087:5087:5087))
        (PORT clk (2185:2185:2185) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2178:2178:2178))
        (PORT d[0] (5015:5015:5015) (4853:4853:4853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2573:2573:2573) (2447:2447:2447))
        (PORT clk (2188:2188:2188) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7967:7967:7967) (7634:7634:7634))
        (PORT d[1] (3847:3847:3847) (3632:3632:3632))
        (PORT d[2] (3993:3993:3993) (3816:3816:3816))
        (PORT d[3] (3547:3547:3547) (3455:3455:3455))
        (PORT d[4] (3878:3878:3878) (3667:3667:3667))
        (PORT d[5] (6415:6415:6415) (6294:6294:6294))
        (PORT d[6] (5899:5899:5899) (5704:5704:5704))
        (PORT d[7] (3947:3947:3947) (3801:3801:3801))
        (PORT d[8] (4221:4221:4221) (3998:3998:3998))
        (PORT d[9] (3559:3559:3559) (3576:3576:3576))
        (PORT d[10] (4165:4165:4165) (3965:3965:3965))
        (PORT d[11] (5908:5908:5908) (5846:5846:5846))
        (PORT d[12] (2518:2518:2518) (2552:2552:2552))
        (PORT clk (2185:2185:2185) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4068:4068:4068) (4030:4030:4030))
        (PORT clk (2185:2185:2185) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5835:5835:5835) (5616:5616:5616))
        (PORT clk (2185:2185:2185) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2216:2216:2216))
        (PORT d[0] (5185:5185:5185) (5023:5023:5023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2217:2217:2217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1719:1719:1719) (1690:1690:1690))
        (PORT clk (2142:2142:2142) (2131:2131:2131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4041:4041:4041) (3981:3981:3981))
        (PORT d[1] (3833:3833:3833) (3832:3832:3832))
        (PORT d[2] (4125:4125:4125) (4022:4022:4022))
        (PORT d[3] (3653:3653:3653) (3587:3587:3587))
        (PORT d[4] (4362:4362:4362) (4316:4316:4316))
        (PORT d[5] (3699:3699:3699) (3772:3772:3772))
        (PORT d[6] (6694:6694:6694) (6246:6246:6246))
        (PORT d[7] (3944:3944:3944) (4009:4009:4009))
        (PORT d[8] (4905:4905:4905) (4709:4709:4709))
        (PORT d[9] (4958:4958:4958) (4678:4678:4678))
        (PORT d[10] (4376:4376:4376) (4218:4218:4218))
        (PORT d[11] (3661:3661:3661) (3746:3746:3746))
        (PORT d[12] (5641:5641:5641) (5574:5574:5574))
        (PORT clk (2138:2138:2138) (2127:2127:2127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3358:3358:3358) (3297:3297:3297))
        (PORT clk (2138:2138:2138) (2127:2127:2127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2131:2131:2131))
        (PORT d[0] (5439:5439:5439) (5223:5223:5223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2132:2132:2132))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2132:2132:2132))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2132:2132:2132))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2132:2132:2132))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2795:2795:2795) (2664:2664:2664))
        (PORT clk (2243:2243:2243) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7269:7269:7269) (6889:6889:6889))
        (PORT d[1] (4471:4471:4471) (4111:4111:4111))
        (PORT d[2] (3896:3896:3896) (3732:3732:3732))
        (PORT d[3] (3354:3354:3354) (3288:3288:3288))
        (PORT d[4] (4594:4594:4594) (4331:4331:4331))
        (PORT d[5] (5732:5732:5732) (5604:5604:5604))
        (PORT d[6] (6183:6183:6183) (6000:6000:6000))
        (PORT d[7] (3722:3722:3722) (3579:3579:3579))
        (PORT d[8] (4784:4784:4784) (4469:4469:4469))
        (PORT d[9] (3851:3851:3851) (3849:3849:3849))
        (PORT d[10] (5038:5038:5038) (5001:5001:5001))
        (PORT d[11] (5503:5503:5503) (5437:5437:5437))
        (PORT d[12] (2885:2885:2885) (2932:2932:2932))
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3578:3578:3578) (3443:3443:3443))
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5346:5346:5346) (5191:5191:5191))
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
        (PORT d[0] (5942:5942:5942) (5698:5698:5698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1690:1690:1690) (1694:1694:1694))
        (PORT clk (2197:2197:2197) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3989:3989:3989) (3921:3921:3921))
        (PORT d[1] (3915:3915:3915) (3920:3920:3920))
        (PORT d[2] (4157:4157:4157) (4068:4068:4068))
        (PORT d[3] (3828:3828:3828) (3739:3739:3739))
        (PORT d[4] (4612:4612:4612) (4548:4548:4548))
        (PORT d[5] (3713:3713:3713) (3783:3783:3783))
        (PORT d[6] (6354:6354:6354) (5903:5903:5903))
        (PORT d[7] (4202:4202:4202) (4239:4239:4239))
        (PORT d[8] (4836:4836:4836) (4645:4645:4645))
        (PORT d[9] (6393:6393:6393) (6187:6187:6187))
        (PORT d[10] (4373:4373:4373) (4227:4227:4227))
        (PORT d[11] (3668:3668:3668) (3751:3751:3751))
        (PORT d[12] (6255:6255:6255) (6169:6169:6169))
        (PORT clk (2193:2193:2193) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5645:5645:5645) (5122:5122:5122))
        (PORT clk (2193:2193:2193) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2190:2190:2190))
        (PORT d[0] (3786:3786:3786) (3725:3725:3725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2784:2784:2784) (2654:2654:2654))
        (PORT clk (2264:2264:2264) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7540:7540:7540) (7162:7162:7162))
        (PORT d[1] (5383:5383:5383) (4975:4975:4975))
        (PORT d[2] (4617:4617:4617) (4423:4423:4423))
        (PORT d[3] (3922:3922:3922) (3833:3833:3833))
        (PORT d[4] (5204:5204:5204) (4898:4898:4898))
        (PORT d[5] (5776:5776:5776) (5660:5660:5660))
        (PORT d[6] (6460:6460:6460) (6252:6252:6252))
        (PORT d[7] (3910:3910:3910) (3746:3746:3746))
        (PORT d[8] (5458:5458:5458) (5135:5135:5135))
        (PORT d[9] (3460:3460:3460) (3471:3471:3471))
        (PORT d[10] (5264:5264:5264) (5177:5177:5177))
        (PORT d[11] (6106:6106:6106) (5988:5988:5988))
        (PORT d[12] (3566:3566:3566) (3593:3593:3593))
        (PORT clk (2261:2261:2261) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3904:3904:3904) (3700:3700:3700))
        (PORT clk (2261:2261:2261) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5379:5379:5379) (5237:5237:5237))
        (PORT clk (2261:2261:2261) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (PORT d[0] (5536:5536:5536) (5466:5466:5466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2364:2364:2364) (2335:2335:2335))
        (PORT clk (2218:2218:2218) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4886:4886:4886) (4782:4782:4782))
        (PORT d[1] (4091:4091:4091) (4079:4079:4079))
        (PORT d[2] (4577:4577:4577) (4484:4484:4484))
        (PORT d[3] (4833:4833:4833) (4708:4708:4708))
        (PORT d[4] (4857:4857:4857) (4763:4763:4763))
        (PORT d[5] (4018:4018:4018) (4079:4079:4079))
        (PORT d[6] (6682:6682:6682) (6217:6217:6217))
        (PORT d[7] (4859:4859:4859) (4870:4870:4870))
        (PORT d[8] (5743:5743:5743) (5491:5491:5491))
        (PORT d[9] (6769:6769:6769) (6565:6565:6565))
        (PORT d[10] (4729:4729:4729) (4580:4580:4580))
        (PORT d[11] (3675:3675:3675) (3763:3763:3763))
        (PORT d[12] (6233:6233:6233) (6146:6146:6146))
        (PORT clk (2214:2214:2214) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3084:3084:3084) (3044:3044:3044))
        (PORT clk (2214:2214:2214) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2210:2210:2210))
        (PORT d[0] (3979:3979:3979) (3867:3867:3867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2460:2460:2460) (2316:2316:2316))
        (PORT datab (3148:3148:3148) (3168:3168:3168))
        (PORT datac (3428:3428:3428) (3358:3358:3358))
        (PORT datad (1885:1885:1885) (1814:1814:1814))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[6\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3133:3133:3133) (3164:3164:3164))
        (PORT datab (748:748:748) (701:701:701))
        (PORT datac (1532:1532:1532) (1428:1428:1428))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector11\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (4364:4364:4364) (4384:4384:4384))
        (PORT datad (3202:3202:3202) (3097:3097:3097))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2775:2775:2775) (2637:2637:2637))
        (PORT clk (2242:2242:2242) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4242:4242:4242) (4046:4046:4046))
        (PORT d[1] (4510:4510:4510) (4282:4282:4282))
        (PORT d[2] (4375:4375:4375) (4214:4214:4214))
        (PORT d[3] (5145:5145:5145) (4877:4877:4877))
        (PORT d[4] (4406:4406:4406) (4278:4278:4278))
        (PORT d[5] (5963:5963:5963) (5799:5799:5799))
        (PORT d[6] (4240:4240:4240) (4044:4044:4044))
        (PORT d[7] (3943:3943:3943) (3872:3872:3872))
        (PORT d[8] (4058:4058:4058) (3949:3949:3949))
        (PORT d[9] (3902:3902:3902) (3938:3938:3938))
        (PORT d[10] (3901:3901:3901) (3791:3791:3791))
        (PORT d[11] (5347:5347:5347) (5190:5190:5190))
        (PORT d[12] (4562:4562:4562) (4362:4362:4362))
        (PORT clk (2239:2239:2239) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3471:3471:3471) (3324:3324:3324))
        (PORT clk (2239:2239:2239) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5106:5106:5106) (4820:4820:4820))
        (PORT clk (2239:2239:2239) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (PORT d[0] (6053:6053:6053) (5808:5808:5808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1707:1707:1707) (1671:1671:1671))
        (PORT clk (2196:2196:2196) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4345:4345:4345) (4263:4263:4263))
        (PORT d[1] (4727:4727:4727) (4791:4791:4791))
        (PORT d[2] (3386:3386:3386) (3333:3333:3333))
        (PORT d[3] (4767:4767:4767) (4521:4521:4521))
        (PORT d[4] (5776:5776:5776) (5795:5795:5795))
        (PORT d[5] (3968:3968:3968) (4029:4029:4029))
        (PORT d[6] (5348:5348:5348) (5089:5089:5089))
        (PORT d[7] (4405:4405:4405) (4383:4383:4383))
        (PORT d[8] (4502:4502:4502) (4263:4263:4263))
        (PORT d[9] (6740:6740:6740) (6542:6542:6542))
        (PORT d[10] (5642:5642:5642) (5504:5504:5504))
        (PORT d[11] (4158:4158:4158) (4193:4193:4193))
        (PORT d[12] (6604:6604:6604) (6541:6541:6541))
        (PORT clk (2192:2192:2192) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4899:4899:4899) (4769:4769:4769))
        (PORT clk (2192:2192:2192) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2186:2186:2186))
        (PORT d[0] (5668:5668:5668) (5516:5516:5516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1887:1887:1887) (1771:1771:1771))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5889:5889:5889) (5627:5627:5627))
        (PORT d[1] (5838:5838:5838) (5577:5577:5577))
        (PORT d[2] (5973:5973:5973) (5760:5760:5760))
        (PORT d[3] (2927:2927:2927) (2738:2738:2738))
        (PORT d[4] (6105:6105:6105) (5935:5935:5935))
        (PORT d[5] (6099:6099:6099) (5802:5802:5802))
        (PORT d[6] (6828:6828:6828) (6461:6461:6461))
        (PORT d[7] (5240:5240:5240) (5123:5123:5123))
        (PORT d[8] (6060:6060:6060) (5899:5899:5899))
        (PORT d[9] (4140:4140:4140) (4119:4119:4119))
        (PORT d[10] (4290:4290:4290) (4216:4216:4216))
        (PORT d[11] (5966:5966:5966) (5777:5777:5777))
        (PORT d[12] (2829:2829:2829) (2818:2818:2818))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4260:4260:4260) (4162:4162:4162))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6508:6508:6508) (6187:6187:6187))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2287:2287:2287))
        (PORT d[0] (3640:3640:3640) (3378:3378:3378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1982:1982:1982) (1938:1938:1938))
        (PORT clk (2212:2212:2212) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4686:4686:4686) (4603:4603:4603))
        (PORT d[1] (5253:5253:5253) (5231:5231:5231))
        (PORT d[2] (3446:3446:3446) (3423:3423:3423))
        (PORT d[3] (5001:5001:5001) (4891:4891:4891))
        (PORT d[4] (6758:6758:6758) (6662:6662:6662))
        (PORT d[5] (3580:3580:3580) (3615:3615:3615))
        (PORT d[6] (3295:3295:3295) (3080:3080:3080))
        (PORT d[7] (3032:3032:3032) (3003:3003:3003))
        (PORT d[8] (5859:5859:5859) (5634:5634:5634))
        (PORT d[9] (5960:5960:5960) (5658:5658:5658))
        (PORT d[10] (2804:2804:2804) (2633:2633:2633))
        (PORT d[11] (4388:4388:4388) (4442:4442:4442))
        (PORT d[12] (5923:5923:5923) (5851:5851:5851))
        (PORT clk (2208:2208:2208) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6685:6685:6685) (6227:6227:6227))
        (PORT clk (2208:2208:2208) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2202:2202:2202))
        (PORT d[0] (3409:3409:3409) (3343:3343:3343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3113:3113:3113) (2945:2945:2945))
        (PORT clk (2239:2239:2239) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4229:4229:4229) (4033:4033:4033))
        (PORT d[1] (4477:4477:4477) (4248:4248:4248))
        (PORT d[2] (4378:4378:4378) (4206:4206:4206))
        (PORT d[3] (4835:4835:4835) (4595:4595:4595))
        (PORT d[4] (4421:4421:4421) (4290:4290:4290))
        (PORT d[5] (6277:6277:6277) (6107:6107:6107))
        (PORT d[6] (4233:4233:4233) (4037:4037:4037))
        (PORT d[7] (3953:3953:3953) (3886:3886:3886))
        (PORT d[8] (4380:4380:4380) (4260:4260:4260))
        (PORT d[9] (4177:4177:4177) (4202:4202:4202))
        (PORT d[10] (3862:3862:3862) (3753:3753:3753))
        (PORT d[11] (5332:5332:5332) (5196:5196:5196))
        (PORT d[12] (4865:4865:4865) (4652:4652:4652))
        (PORT clk (2236:2236:2236) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4123:4123:4123) (4087:4087:4087))
        (PORT clk (2236:2236:2236) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5128:5128:5128) (4830:4830:4830))
        (PORT clk (2236:2236:2236) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (PORT d[0] (4561:4561:4561) (4482:4482:4482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1647:1647:1647) (1613:1613:1613))
        (PORT clk (2192:2192:2192) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4610:4610:4610) (4517:4517:4517))
        (PORT d[1] (4746:4746:4746) (4807:4807:4807))
        (PORT d[2] (3383:3383:3383) (3319:3319:3319))
        (PORT d[3] (4712:4712:4712) (4456:4456:4456))
        (PORT d[4] (5816:5816:5816) (5838:5838:5838))
        (PORT d[5] (4002:4002:4002) (4067:4067:4067))
        (PORT d[6] (5071:5071:5071) (4825:4825:4825))
        (PORT d[7] (4411:4411:4411) (4395:4395:4395))
        (PORT d[8] (4490:4490:4490) (4252:4252:4252))
        (PORT d[9] (6412:6412:6412) (6218:6218:6218))
        (PORT d[10] (5689:5689:5689) (5551:5551:5551))
        (PORT d[11] (3782:3782:3782) (3820:3820:3820))
        (PORT d[12] (6322:6322:6322) (6280:6280:6280))
        (PORT clk (2188:2188:2188) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4610:4610:4610) (4374:4374:4374))
        (PORT clk (2188:2188:2188) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2183:2183:2183))
        (PORT d[0] (6859:6859:6859) (6699:6699:6699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1579:1579:1579) (1481:1481:1481))
        (PORT clk (2242:2242:2242) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5593:5593:5593) (5344:5344:5344))
        (PORT d[1] (5499:5499:5499) (5248:5248:5248))
        (PORT d[2] (5637:5637:5637) (5434:5434:5434))
        (PORT d[3] (2610:2610:2610) (2454:2454:2454))
        (PORT d[4] (5813:5813:5813) (5657:5657:5657))
        (PORT d[5] (5781:5781:5781) (5500:5500:5500))
        (PORT d[6] (5629:5629:5629) (5323:5323:5323))
        (PORT d[7] (4950:4950:4950) (4846:4846:4846))
        (PORT d[8] (5765:5765:5765) (5621:5621:5621))
        (PORT d[9] (3492:3492:3492) (3503:3503:3503))
        (PORT d[10] (3978:3978:3978) (3917:3917:3917))
        (PORT d[11] (5949:5949:5949) (5740:5740:5740))
        (PORT d[12] (2482:2482:2482) (2498:2498:2498))
        (PORT clk (2239:2239:2239) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3142:3142:3142) (3015:3015:3015))
        (PORT clk (2239:2239:2239) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6171:6171:6171) (5865:5865:5865))
        (PORT clk (2239:2239:2239) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (PORT d[0] (4195:4195:4195) (4079:4079:4079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1718:1718:1718) (1685:1685:1685))
        (PORT clk (2196:2196:2196) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4377:4377:4377) (4309:4309:4309))
        (PORT d[1] (5398:5398:5398) (5452:5452:5452))
        (PORT d[2] (3140:3140:3140) (3122:3122:3122))
        (PORT d[3] (4992:4992:4992) (4880:4880:4880))
        (PORT d[4] (6571:6571:6571) (6580:6580:6580))
        (PORT d[5] (3575:3575:3575) (3614:3614:3614))
        (PORT d[6] (3302:3302:3302) (3087:3087:3087))
        (PORT d[7] (4831:4831:4831) (4832:4832:4832))
        (PORT d[8] (6047:6047:6047) (5724:5724:5724))
        (PORT d[9] (6480:6480:6480) (6123:6123:6123))
        (PORT d[10] (2566:2566:2566) (2396:2396:2396))
        (PORT d[11] (4738:4738:4738) (4784:4784:4784))
        (PORT d[12] (5973:5973:5973) (5903:5903:5903))
        (PORT clk (2192:2192:2192) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1945:1945:1945) (1854:1854:1854))
        (PORT clk (2192:2192:2192) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2186:2186:2186))
        (PORT d[0] (3163:3163:3163) (2988:2988:2988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[11\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1361:1361:1361) (1293:1293:1293))
        (PORT datab (2656:2656:2656) (2516:2516:2516))
        (PORT datac (3116:3116:3116) (3126:3126:3126))
        (PORT datad (1330:1330:1330) (1260:1260:1260))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[11\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1744:1744:1744) (1621:1621:1621))
        (PORT datab (1680:1680:1680) (1590:1590:1590))
        (PORT datac (2618:2618:2618) (2483:2483:2483))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector12\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (2762:2762:2762) (2677:2677:2677))
        (PORT datad (2515:2515:2515) (2427:2427:2427))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2954:2954:2954) (2697:2697:2697))
        (PORT clk (2212:2212:2212) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5705:5705:5705) (5358:5358:5358))
        (PORT d[1] (5704:5704:5704) (5278:5278:5278))
        (PORT d[2] (5180:5180:5180) (4977:4977:4977))
        (PORT d[3] (5551:5551:5551) (5260:5260:5260))
        (PORT d[4] (4506:4506:4506) (4397:4397:4397))
        (PORT d[5] (5549:5549:5549) (5345:5345:5345))
        (PORT d[6] (5460:5460:5460) (5261:5261:5261))
        (PORT d[7] (4524:4524:4524) (4405:4405:4405))
        (PORT d[8] (5122:5122:5122) (4899:4899:4899))
        (PORT d[9] (4208:4208:4208) (4257:4257:4257))
        (PORT d[10] (4477:4477:4477) (4353:4353:4353))
        (PORT d[11] (5499:5499:5499) (5369:5369:5369))
        (PORT d[12] (5563:5563:5563) (5204:5204:5204))
        (PORT clk (2209:2209:2209) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3610:3610:3610) (3493:3493:3493))
        (PORT clk (2209:2209:2209) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5472:5472:5472) (5103:5103:5103))
        (PORT clk (2209:2209:2209) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2244:2244:2244))
        (PORT d[0] (5797:5797:5797) (5490:5490:5490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3027:3027:3027) (2798:2798:2798))
        (PORT clk (2166:2166:2166) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4031:4031:4031) (3990:3990:3990))
        (PORT d[1] (4266:4266:4266) (4309:4309:4309))
        (PORT d[2] (3753:3753:3753) (3718:3718:3718))
        (PORT d[3] (4818:4818:4818) (4828:4828:4828))
        (PORT d[4] (4783:4783:4783) (4770:4770:4770))
        (PORT d[5] (4705:4705:4705) (4795:4795:4795))
        (PORT d[6] (6381:6381:6381) (5937:5937:5937))
        (PORT d[7] (3866:3866:3866) (3911:3911:3911))
        (PORT d[8] (6521:6521:6521) (6341:6341:6341))
        (PORT d[9] (7368:7368:7368) (7144:7144:7144))
        (PORT d[10] (6046:6046:6046) (5924:5924:5924))
        (PORT d[11] (3614:3614:3614) (3695:3695:3695))
        (PORT d[12] (6979:6979:6979) (6932:6932:6932))
        (PORT clk (2162:2162:2162) (2155:2155:2155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5544:5544:5544) (5197:5197:5197))
        (PORT clk (2162:2162:2162) (2155:2155:2155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2159:2159:2159))
        (PORT d[0] (4107:4107:4107) (4033:4033:4033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1601:1601:1601) (1526:1526:1526))
        (PORT clk (2201:2201:2201) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4506:4506:4506) (4274:4274:4274))
        (PORT d[1] (4126:4126:4126) (3904:3904:3904))
        (PORT d[2] (4634:4634:4634) (4462:4462:4462))
        (PORT d[3] (3903:3903:3903) (3693:3693:3693))
        (PORT d[4] (4813:4813:4813) (4685:4685:4685))
        (PORT d[5] (4925:4925:4925) (4721:4721:4721))
        (PORT d[6] (3965:3965:3965) (3774:3774:3774))
        (PORT d[7] (3925:3925:3925) (3855:3855:3855))
        (PORT d[8] (4777:4777:4777) (4662:4662:4662))
        (PORT d[9] (4185:4185:4185) (4212:4212:4212))
        (PORT d[10] (4183:4183:4183) (4068:4068:4068))
        (PORT d[11] (6010:6010:6010) (5856:5856:5856))
        (PORT d[12] (5547:5547:5547) (5314:5314:5314))
        (PORT clk (2198:2198:2198) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4038:4038:4038) (3842:3842:3842))
        (PORT clk (2198:2198:2198) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4825:4825:4825) (4554:4554:4554))
        (PORT clk (2198:2198:2198) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2230:2230:2230))
        (PORT d[0] (3830:3830:3830) (3726:3726:3726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1098:1098:1098) (1089:1089:1089))
        (PORT clk (2155:2155:2155) (2145:2145:2145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4370:4370:4370) (4311:4311:4311))
        (PORT d[1] (4713:4713:4713) (4767:4767:4767))
        (PORT d[2] (3106:3106:3106) (3073:3073:3073))
        (PORT d[3] (4362:4362:4362) (4129:4129:4129))
        (PORT d[4] (5547:5547:5547) (5584:5584:5584))
        (PORT d[5] (4301:4301:4301) (4353:4353:4353))
        (PORT d[6] (4370:4370:4370) (4137:4137:4137))
        (PORT d[7] (3862:3862:3862) (3896:3896:3896))
        (PORT d[8] (4174:4174:4174) (3952:3952:3952))
        (PORT d[9] (7119:7119:7119) (6911:6911:6911))
        (PORT d[10] (6670:6670:6670) (6503:6503:6503))
        (PORT d[11] (4792:4792:4792) (4810:4810:4810))
        (PORT d[12] (6307:6307:6307) (6259:6259:6259))
        (PORT clk (2151:2151:2151) (2141:2141:2141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2712:2712:2712) (2674:2674:2674))
        (PORT clk (2151:2151:2151) (2141:2141:2141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2145:2145:2145))
        (PORT d[0] (4630:4630:4630) (4491:4491:4491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2146:2146:2146))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2146:2146:2146))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2146:2146:2146))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2146:2146:2146))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[12\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2458:2458:2458) (2213:2213:2213))
        (PORT datab (3153:3153:3153) (3161:3161:3161))
        (PORT datac (2620:2620:2620) (2485:2485:2485))
        (PORT datad (871:871:871) (800:800:800))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1674:1674:1674) (1580:1580:1580))
        (PORT clk (2210:2210:2210) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4201:4201:4201) (3981:3981:3981))
        (PORT d[1] (4150:4150:4150) (3929:3929:3929))
        (PORT d[2] (4317:4317:4317) (4151:4151:4151))
        (PORT d[3] (5079:5079:5079) (4806:4806:4806))
        (PORT d[4] (4817:4817:4817) (4689:4689:4689))
        (PORT d[5] (6942:6942:6942) (6749:6749:6749))
        (PORT d[6] (3903:3903:3903) (3716:3716:3716))
        (PORT d[7] (3925:3925:3925) (3854:3854:3854))
        (PORT d[8] (4794:4794:4794) (4677:4677:4677))
        (PORT d[9] (4201:4201:4201) (4234:4234:4234))
        (PORT d[10] (4174:4174:4174) (4059:4059:4059))
        (PORT d[11] (5710:5710:5710) (5572:5572:5572))
        (PORT d[12] (5541:5541:5541) (5307:5307:5307))
        (PORT clk (2207:2207:2207) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3212:3212:3212) (3055:3055:3055))
        (PORT clk (2207:2207:2207) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4799:4799:4799) (4528:4528:4528))
        (PORT clk (2207:2207:2207) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2241:2241:2241))
        (PORT d[0] (5409:5409:5409) (5184:5184:5184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1122:1122:1122) (1117:1117:1117))
        (PORT clk (2164:2164:2164) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4338:4338:4338) (4280:4280:4280))
        (PORT d[1] (4418:4418:4418) (4499:4499:4499))
        (PORT d[2] (3105:3105:3105) (3072:3072:3072))
        (PORT d[3] (4123:4123:4123) (3902:3902:3902))
        (PORT d[4] (5513:5513:5513) (5550:5550:5550))
        (PORT d[5] (4605:4605:4605) (4639:4639:4639))
        (PORT d[6] (4377:4377:4377) (4147:4147:4147))
        (PORT d[7] (3577:3577:3577) (3627:3627:3627))
        (PORT d[8] (4173:4173:4173) (3952:3952:3952))
        (PORT d[9] (7134:7134:7134) (6933:6933:6933))
        (PORT d[10] (6623:6623:6623) (6453:6453:6453))
        (PORT d[11] (4434:4434:4434) (4456:4456:4456))
        (PORT d[12] (6301:6301:6301) (6256:6256:6256))
        (PORT clk (2160:2160:2160) (2152:2152:2152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5837:5837:5837) (5677:5677:5677))
        (PORT clk (2160:2160:2160) (2152:2152:2152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2156:2156:2156))
        (PORT d[0] (6307:6307:6307) (6121:6121:6121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3757:3757:3757) (3430:3430:3430))
        (PORT clk (2218:2218:2218) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6236:6236:6236) (5842:5842:5842))
        (PORT d[1] (6300:6300:6300) (5852:5852:5852))
        (PORT d[2] (5528:5528:5528) (5316:5316:5316))
        (PORT d[3] (5828:5828:5828) (5521:5521:5521))
        (PORT d[4] (4826:4826:4826) (4708:4708:4708))
        (PORT d[5] (5557:5557:5557) (5345:5345:5345))
        (PORT d[6] (5801:5801:5801) (5579:5579:5579))
        (PORT d[7] (4344:4344:4344) (4281:4281:4281))
        (PORT d[8] (5337:5337:5337) (5080:5080:5080))
        (PORT d[9] (4248:4248:4248) (4292:4292:4292))
        (PORT d[10] (4201:4201:4201) (4098:4098:4098))
        (PORT d[11] (6079:6079:6079) (5931:5931:5931))
        (PORT d[12] (6234:6234:6234) (5843:5843:5843))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3983:3983:3983) (3904:3904:3904))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5844:5844:5844) (5460:5460:5460))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2247:2247:2247))
        (PORT d[0] (4716:4716:4716) (4581:4581:4581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2451:2451:2451) (2264:2264:2264))
        (PORT clk (2172:2172:2172) (2162:2162:2162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4709:4709:4709) (4635:4635:4635))
        (PORT d[1] (4915:4915:4915) (4926:4926:4926))
        (PORT d[2] (4074:4074:4074) (4009:4009:4009))
        (PORT d[3] (4981:4981:4981) (4956:4956:4956))
        (PORT d[4] (5298:5298:5298) (5259:5259:5259))
        (PORT d[5] (4398:4398:4398) (4504:4504:4504))
        (PORT d[6] (6743:6743:6743) (6295:6295:6295))
        (PORT d[7] (4571:4571:4571) (4592:4592:4592))
        (PORT d[8] (6803:6803:6803) (6616:6616:6616))
        (PORT d[9] (7739:7739:7739) (7503:7503:7503))
        (PORT d[10] (6363:6363:6363) (6211:6211:6211))
        (PORT d[11] (3982:3982:3982) (4057:4057:4057))
        (PORT d[12] (7610:7610:7610) (7540:7540:7540))
        (PORT clk (2168:2168:2168) (2158:2158:2158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3555:3555:3555) (3574:3574:3574))
        (PORT clk (2168:2168:2168) (2158:2158:2158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2162:2162:2162))
        (PORT d[0] (6402:6402:6402) (6201:6201:6201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[12\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (252:252:252))
        (PORT datab (3149:3149:3149) (3157:3157:3157))
        (PORT datac (678:678:678) (638:638:638))
        (PORT datad (2359:2359:2359) (2107:2107:2107))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector13\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1888:1888:1888) (1735:1735:1735))
        (PORT datad (3196:3196:3196) (3090:3090:3090))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2875:2875:2875) (2729:2729:2729))
        (PORT clk (2228:2228:2228) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3911:3911:3911) (3729:3729:3729))
        (PORT d[1] (4137:4137:4137) (3903:3903:3903))
        (PORT d[2] (3989:3989:3989) (3835:3835:3835))
        (PORT d[3] (4808:4808:4808) (4556:4556:4556))
        (PORT d[4] (4060:4060:4060) (3947:3947:3947))
        (PORT d[5] (6289:6289:6289) (6111:6111:6111))
        (PORT d[6] (3910:3910:3910) (3728:3728:3728))
        (PORT d[7] (3631:3631:3631) (3574:3574:3574))
        (PORT d[8] (4120:4120:4120) (4018:4018:4018))
        (PORT d[9] (4200:4200:4200) (4227:4227:4227))
        (PORT d[10] (3285:3285:3285) (3223:3223:3223))
        (PORT d[11] (5357:5357:5357) (5225:5225:5225))
        (PORT d[12] (4265:4265:4265) (4063:4063:4063))
        (PORT clk (2225:2225:2225) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3728:3728:3728) (3560:3560:3560))
        (PORT clk (2225:2225:2225) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4776:4776:4776) (4503:4503:4503))
        (PORT clk (2225:2225:2225) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (PORT d[0] (5725:5725:5725) (5494:5494:5494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1394:1394:1394) (1364:1364:1364))
        (PORT clk (2182:2182:2182) (2172:2172:2172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3726:3726:3726) (3680:3680:3680))
        (PORT d[1] (4399:4399:4399) (4477:4477:4477))
        (PORT d[2] (3045:3045:3045) (3006:3006:3006))
        (PORT d[3] (4456:4456:4456) (4223:4223:4223))
        (PORT d[4] (6117:6117:6117) (6123:6123:6123))
        (PORT d[5] (3670:3670:3670) (3748:3748:3748))
        (PORT d[6] (5321:5321:5321) (5054:5054:5054))
        (PORT d[7] (4740:4740:4740) (4707:4707:4707))
        (PORT d[8] (4185:4185:4185) (3962:3962:3962))
        (PORT d[9] (6704:6704:6704) (6502:6502:6502))
        (PORT d[10] (6006:6006:6006) (5855:5855:5855))
        (PORT d[11] (4105:4105:4105) (4136:4136:4136))
        (PORT d[12] (6299:6299:6299) (6255:6255:6255))
        (PORT clk (2178:2178:2178) (2168:2168:2168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5219:5219:5219) (5099:5099:5099))
        (PORT clk (2178:2178:2178) (2168:2168:2168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2172:2172:2172))
        (PORT d[0] (5390:5390:5390) (5267:5267:5267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3615:3615:3615) (3330:3330:3330))
        (PORT clk (2196:2196:2196) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5967:5967:5967) (5605:5605:5605))
        (PORT d[1] (6002:6002:6002) (5565:5565:5565))
        (PORT d[2] (5492:5492:5492) (5289:5289:5289))
        (PORT d[3] (5829:5829:5829) (5512:5512:5512))
        (PORT d[4] (4803:4803:4803) (4684:4684:4684))
        (PORT d[5] (5569:5569:5569) (5365:5365:5365))
        (PORT d[6] (5775:5775:5775) (5556:5556:5556))
        (PORT d[7] (4342:4342:4342) (4291:4291:4291))
        (PORT d[8] (5175:5175:5175) (4954:4954:4954))
        (PORT d[9] (4527:4527:4527) (4544:4544:4544))
        (PORT d[10] (4172:4172:4172) (4080:4080:4080))
        (PORT d[11] (5806:5806:5806) (5672:5672:5672))
        (PORT d[12] (5927:5927:5927) (5556:5556:5556))
        (PORT clk (2193:2193:2193) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3708:3708:3708) (3653:3653:3653))
        (PORT clk (2193:2193:2193) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5520:5520:5520) (5152:5152:5152))
        (PORT clk (2193:2193:2193) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2225:2225:2225))
        (PORT d[0] (4141:4141:4141) (4041:4041:4041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2226:2226:2226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2332:2332:2332) (2267:2267:2267))
        (PORT clk (2150:2150:2150) (2140:2140:2140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4409:4409:4409) (4355:4355:4355))
        (PORT d[1] (4560:4560:4560) (4586:4586:4586))
        (PORT d[2] (4001:4001:4001) (3935:3935:3935))
        (PORT d[3] (4809:4809:4809) (4818:4818:4818))
        (PORT d[4] (5340:5340:5340) (5298:5298:5298))
        (PORT d[5] (4397:4397:4397) (4498:4498:4498))
        (PORT d[6] (6406:6406:6406) (5966:5966:5966))
        (PORT d[7] (4208:4208:4208) (4245:4245:4245))
        (PORT d[8] (6860:6860:6860) (6657:6657:6657))
        (PORT d[9] (7088:7088:7088) (6882:6882:6882))
        (PORT d[10] (5796:5796:5796) (5678:5678:5678))
        (PORT d[11] (3702:3702:3702) (3792:3792:3792))
        (PORT d[12] (7591:7591:7591) (7522:7522:7522))
        (PORT clk (2146:2146:2146) (2136:2136:2136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3585:3585:3585) (3606:3606:3606))
        (PORT clk (2146:2146:2146) (2136:2136:2136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2140:2140:2140))
        (PORT d[0] (6108:6108:6108) (5927:5927:5927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3923:3923:3923) (3621:3621:3621))
        (PORT clk (2231:2231:2231) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5356:5356:5356) (5028:5028:5028))
        (PORT d[1] (5128:5128:5128) (4738:4738:4738))
        (PORT d[2] (4798:4798:4798) (4600:4600:4600))
        (PORT d[3] (5233:5233:5233) (4944:4944:4944))
        (PORT d[4] (4170:4170:4170) (4065:4065:4065))
        (PORT d[5] (5274:5274:5274) (5111:5111:5111))
        (PORT d[6] (5501:5501:5501) (5328:5328:5328))
        (PORT d[7] (4189:4189:4189) (4082:4082:4082))
        (PORT d[8] (4220:4220:4220) (4053:4053:4053))
        (PORT d[9] (4260:4260:4260) (4305:4305:4305))
        (PORT d[10] (3608:3608:3608) (3552:3552:3552))
        (PORT d[11] (5136:5136:5136) (5021:5021:5021))
        (PORT d[12] (5223:5223:5223) (4873:4873:4873))
        (PORT clk (2228:2228:2228) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3801:3801:3801) (3692:3692:3692))
        (PORT clk (2228:2228:2228) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4615:4615:4615) (4295:4295:4295))
        (PORT clk (2228:2228:2228) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2263:2263:2263))
        (PORT d[0] (4243:4243:4243) (4169:4169:4169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1977:1977:1977) (1928:1928:1928))
        (PORT clk (2184:2184:2184) (2177:2177:2177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4302:4302:4302) (4236:4236:4236))
        (PORT d[1] (4309:4309:4309) (4351:4351:4351))
        (PORT d[2] (3174:3174:3174) (3168:3168:3168))
        (PORT d[3] (5146:5146:5146) (5145:5145:5145))
        (PORT d[4] (5106:5106:5106) (5088:5088:5088))
        (PORT d[5] (4457:4457:4457) (4566:4566:4566))
        (PORT d[6] (6047:6047:6047) (5605:5605:5605))
        (PORT d[7] (4241:4241:4241) (4271:4271:4271))
        (PORT d[8] (5987:5987:5987) (5839:5839:5839))
        (PORT d[9] (7381:7381:7381) (7162:7162:7162))
        (PORT d[10] (6098:6098:6098) (5973:5973:5973))
        (PORT d[11] (3677:3677:3677) (3769:3769:3769))
        (PORT d[12] (6627:6627:6627) (6591:6591:6591))
        (PORT clk (2180:2180:2180) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3101:3101:3101) (3084:3084:3084))
        (PORT clk (2180:2180:2180) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2177:2177:2177))
        (PORT d[0] (3624:3624:3624) (3484:3484:3484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2150:2150:2150) (2013:2013:2013))
        (PORT datab (3146:3146:3146) (3153:3153:3153))
        (PORT datac (2616:2616:2616) (2480:2480:2480))
        (PORT datad (2138:2138:2138) (2014:2014:2014))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3615:3615:3615) (3331:3331:3331))
        (PORT clk (2203:2203:2203) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5950:5950:5950) (5587:5587:5587))
        (PORT d[1] (5989:5989:5989) (5551:5551:5551))
        (PORT d[2] (5170:5170:5170) (4978:4978:4978))
        (PORT d[3] (5527:5527:5527) (5237:5237:5237))
        (PORT d[4] (4481:4481:4481) (4372:4372:4372))
        (PORT d[5] (5562:5562:5562) (5358:5358:5358))
        (PORT d[6] (5456:5456:5456) (5256:5256:5256))
        (PORT d[7] (4037:4037:4037) (3992:3992:3992))
        (PORT d[8] (4770:4770:4770) (4561:4561:4561))
        (PORT d[9] (4182:4182:4182) (4223:4223:4223))
        (PORT d[10] (3680:3680:3680) (3629:3629:3629))
        (PORT d[11] (5468:5468:5468) (5339:5339:5339))
        (PORT d[12] (5912:5912:5912) (5540:5540:5540))
        (PORT clk (2200:2200:2200) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3624:3624:3624) (3507:3507:3507))
        (PORT clk (2200:2200:2200) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5486:5486:5486) (5118:5118:5118))
        (PORT clk (2200:2200:2200) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2233:2233:2233))
        (PORT d[0] (5790:5790:5790) (5482:5482:5482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2035:2035:2035) (2002:2002:2002))
        (PORT clk (2157:2157:2157) (2147:2147:2147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4008:4008:4008) (3963:3963:3963))
        (PORT d[1] (4571:4571:4571) (4595:4595:4595))
        (PORT d[2] (3726:3726:3726) (3678:3678:3678))
        (PORT d[3] (4792:4792:4792) (4803:4803:4803))
        (PORT d[4] (5033:5033:5033) (5022:5022:5022))
        (PORT d[5] (4383:4383:4383) (4485:4485:4485))
        (PORT d[6] (6423:6423:6423) (5980:5980:5980))
        (PORT d[7] (4532:4532:4532) (4550:4550:4550))
        (PORT d[8] (6582:6582:6582) (6398:6398:6398))
        (PORT d[9] (7369:7369:7369) (7155:7155:7155))
        (PORT d[10] (5783:5783:5783) (5670:5670:5670))
        (PORT d[11] (3656:3656:3656) (3746:3746:3746))
        (PORT d[12] (7012:7012:7012) (6964:6964:6964))
        (PORT clk (2153:2153:2153) (2143:2143:2143))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5809:5809:5809) (5438:5438:5438))
        (PORT clk (2153:2153:2153) (2143:2143:2143))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (PORT d[0] (4116:4116:4116) (4038:4038:4038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[13\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1569:1569:1569) (1456:1456:1456))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (2618:2618:2618) (2482:2482:2482))
        (PORT datad (1901:1901:1901) (1824:1824:1824))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[23\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1178:1178:1178))
        (PORT datab (736:736:736) (687:687:687))
        (PORT datac (1407:1407:1407) (1397:1397:1397))
        (PORT datad (991:991:991) (981:981:981))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[23\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (972:972:972))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (1408:1408:1408) (1397:1397:1397))
        (PORT datad (988:988:988) (933:933:933))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[21\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1328:1328:1328) (1271:1271:1271))
        (PORT datab (1844:1844:1844) (1855:1855:1855))
        (PORT datac (2845:2845:2845) (2805:2805:2805))
        (PORT datad (1926:1926:1926) (1834:1834:1834))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[21\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1348:1348:1348) (1299:1299:1299))
        (PORT datab (1843:1843:1843) (1854:1854:1854))
        (PORT datac (1895:1895:1895) (1801:1801:1801))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1927:1927:1927) (1882:1882:1882))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1872:1872:1872) (1851:1851:1851))
        (PORT datac (1551:1551:1551) (1490:1490:1490))
        (PORT datad (739:739:739) (747:747:747))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[20\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (415:415:415))
        (PORT datab (311:311:311) (395:395:395))
        (PORT datac (279:279:279) (361:361:361))
        (PORT datad (281:281:281) (355:355:355))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[23\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (343:343:343))
        (PORT datab (294:294:294) (358:358:358))
        (PORT datad (1280:1280:1280) (1227:1227:1227))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[20\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (410:410:410))
        (PORT datab (314:314:314) (394:394:394))
        (PORT datac (282:282:282) (365:365:365))
        (PORT datad (424:424:424) (449:449:449))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[20\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1237:1237:1237) (1145:1145:1145))
        (PORT datad (1279:1279:1279) (1225:1225:1225))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2208:2208:2208) (2189:2189:2189))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT sload (836:836:836) (907:907:907))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[22\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2190:2190:2190) (2229:2229:2229))
        (PORT datab (1846:1846:1846) (1854:1854:1854))
        (PORT datac (1288:1288:1288) (1220:1220:1220))
        (PORT datad (1566:1566:1566) (1477:1477:1477))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[22\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1793:1793:1793) (1660:1660:1660))
        (PORT datab (2153:2153:2153) (2046:2046:2046))
        (PORT datac (1416:1416:1416) (1302:1302:1302))
        (PORT datad (1447:1447:1447) (1395:1395:1395))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1922:1922:1922) (1877:1877:1877))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[22\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1213:1213:1213) (1176:1176:1176))
        (PORT datab (296:296:296) (360:360:360))
        (PORT datad (1278:1278:1278) (1224:1224:1224))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2209:2209:2209) (2190:2190:2190))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT sload (836:836:836) (907:907:907))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (411:411:411))
        (PORT datab (314:314:314) (399:399:399))
        (PORT datac (282:282:282) (365:365:365))
        (PORT datad (284:284:284) (358:358:358))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (965:965:965))
        (PORT datab (1925:1925:1925) (1847:1847:1847))
        (PORT datac (1790:1790:1790) (1752:1752:1752))
        (PORT datad (970:970:970) (922:922:922))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1953:1953:1953) (1968:1968:1968))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[20\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1411:1411:1411) (1341:1341:1341))
        (PORT datab (2049:2049:2049) (2033:2033:2033))
        (PORT datac (2651:2651:2651) (2638:2638:2638))
        (PORT datad (656:656:656) (620:620:620))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[20\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1906:1906:1906) (1824:1824:1824))
        (PORT datab (2344:2344:2344) (2121:2121:2121))
        (PORT datac (2651:2651:2651) (2637:2637:2637))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1928:1928:1928) (1882:1882:1882))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[20\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1442:1442:1442) (1352:1352:1352))
        (PORT datab (293:293:293) (357:357:357))
        (PORT datad (1282:1282:1282) (1228:1228:1228))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2207:2207:2207) (2188:2188:2188))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT sload (836:836:836) (907:907:907))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[19\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (903:903:903))
        (PORT datab (293:293:293) (356:356:356))
        (PORT datad (1282:1282:1282) (1229:1229:1229))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2207:2207:2207) (2188:2188:2188))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT sload (836:836:836) (907:907:907))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[18\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1265:1265:1265) (1185:1185:1185))
        (PORT datab (296:296:296) (361:361:361))
        (PORT datad (1277:1277:1277) (1223:1223:1223))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2210:2210:2210) (2191:2191:2191))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT sload (836:836:836) (907:907:907))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[17\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1438:1438:1438) (1343:1343:1343))
        (PORT datab (289:289:289) (352:352:352))
        (PORT datad (1288:1288:1288) (1236:1236:1236))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2204:2204:2204) (2184:2184:2184))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT sload (836:836:836) (907:907:907))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[16\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1636:1636:1636) (1574:1574:1574))
        (PORT datab (290:290:290) (354:354:354))
        (PORT datad (1286:1286:1286) (1233:1233:1233))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2205:2205:2205) (2186:2186:2186))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT sload (836:836:836) (907:907:907))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[15\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1681:1681:1681) (1587:1587:1587))
        (PORT datab (295:295:295) (359:359:359))
        (PORT datad (1280:1280:1280) (1226:1226:1226))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2208:2208:2208) (2189:2189:2189))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT sload (836:836:836) (907:907:907))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1136:1136:1136) (1141:1141:1141))
        (PORT datab (1555:1555:1555) (1474:1474:1474))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1184:1184:1184))
        (PORT datab (1581:1581:1581) (1533:1533:1533))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1195:1195:1195) (1183:1183:1183))
        (PORT datab (469:469:469) (484:484:484))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (511:511:511))
        (PORT datab (1122:1122:1122) (1095:1095:1095))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1193:1193:1193) (1181:1181:1181))
        (PORT datab (688:688:688) (678:678:678))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1192:1192:1192) (1179:1179:1179))
        (PORT datab (435:435:435) (470:470:470))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (495:495:495))
        (PORT datab (1121:1121:1121) (1093:1093:1093))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1190:1190:1190) (1177:1177:1177))
        (PORT datab (438:438:438) (474:474:474))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1189:1189:1189) (1176:1176:1176))
        (PORT datab (690:690:690) (682:682:682))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (648:648:648))
        (PORT datab (1118:1118:1118) (1091:1091:1091))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (654:654:654))
        (PORT datab (1118:1118:1118) (1090:1090:1090))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1170:1170:1170) (1088:1088:1088))
        (PORT datab (1299:1299:1299) (1278:1278:1278))
        (PORT datac (1018:1018:1018) (1004:1004:1004))
        (PORT datad (902:902:902) (840:840:840))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (963:963:963))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1215:1215:1215) (1151:1151:1151))
        (PORT datad (737:737:737) (752:752:752))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1931:1931:1931) (1888:1888:1888))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector23\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (338:338:338))
        (PORT datac (996:996:996) (960:960:960))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2523:2523:2523) (2398:2398:2398))
        (PORT clk (2220:2220:2220) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3422:3422:3422) (3298:3298:3298))
        (PORT d[1] (4315:4315:4315) (4140:4140:4140))
        (PORT d[2] (4250:4250:4250) (4143:4143:4143))
        (PORT d[3] (3413:3413:3413) (3277:3277:3277))
        (PORT d[4] (3987:3987:3987) (3823:3823:3823))
        (PORT d[5] (5679:5679:5679) (5485:5485:5485))
        (PORT d[6] (4514:4514:4514) (4299:4299:4299))
        (PORT d[7] (3574:3574:3574) (3462:3462:3462))
        (PORT d[8] (3725:3725:3725) (3577:3577:3577))
        (PORT d[9] (4242:4242:4242) (4272:4272:4272))
        (PORT d[10] (3796:3796:3796) (3650:3650:3650))
        (PORT d[11] (4000:4000:4000) (3835:3835:3835))
        (PORT d[12] (3776:3776:3776) (3637:3637:3637))
        (PORT clk (2217:2217:2217) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3034:3034:3034) (2850:2850:2850))
        (PORT clk (2217:2217:2217) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4046:4046:4046) (3823:3823:3823))
        (PORT clk (2217:2217:2217) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (PORT d[0] (5806:5806:5806) (5507:5507:5507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2185:2185:2185) (2059:2059:2059))
        (PORT clk (2173:2173:2173) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2096:2096:2096) (2055:2055:2055))
        (PORT d[1] (4819:4819:4819) (4924:4924:4924))
        (PORT d[2] (2380:2380:2380) (2331:2331:2331))
        (PORT d[3] (2100:2100:2100) (2071:2071:2071))
        (PORT d[4] (5568:5568:5568) (5634:5634:5634))
        (PORT d[5] (4350:4350:4350) (4430:4430:4430))
        (PORT d[6] (3237:3237:3237) (3203:3203:3203))
        (PORT d[7] (4310:4310:4310) (4369:4369:4369))
        (PORT d[8] (2318:2318:2318) (2273:2273:2273))
        (PORT d[9] (7084:7084:7084) (6873:6873:6873))
        (PORT d[10] (5495:5495:5495) (5421:5421:5421))
        (PORT d[11] (3509:3509:3509) (3489:3489:3489))
        (PORT d[12] (7817:7817:7817) (7799:7799:7799))
        (PORT clk (2169:2169:2169) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2333:2333:2333) (2221:2221:2221))
        (PORT clk (2169:2169:2169) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2163:2163:2163))
        (PORT d[0] (4001:4001:4001) (3873:3873:3873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2539:2539:2539) (2415:2415:2415))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3408:3408:3408) (3281:3281:3281))
        (PORT d[1] (4046:4046:4046) (3887:3887:3887))
        (PORT d[2] (3866:3866:3866) (3761:3761:3761))
        (PORT d[3] (3651:3651:3651) (3497:3497:3497))
        (PORT d[4] (4574:4574:4574) (4376:4376:4376))
        (PORT d[5] (4982:4982:4982) (4812:4812:4812))
        (PORT d[6] (4481:4481:4481) (4266:4266:4266))
        (PORT d[7] (3605:3605:3605) (3493:3493:3493))
        (PORT d[8] (3755:3755:3755) (3611:3611:3611))
        (PORT d[9] (4210:4210:4210) (4241:4241:4241))
        (PORT d[10] (3827:3827:3827) (3681:3681:3681))
        (PORT d[11] (3994:3994:3994) (3828:3828:3828))
        (PORT d[12] (3775:3775:3775) (3636:3636:3636))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4408:4408:4408) (4236:4236:4236))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3722:3722:3722) (3507:3507:3507))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (PORT d[0] (5148:5148:5148) (4962:4962:4962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2164:2164:2164) (2050:2050:2050))
        (PORT clk (2179:2179:2179) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2075:2075:2075) (2041:2041:2041))
        (PORT d[1] (4833:4833:4833) (4937:4937:4937))
        (PORT d[2] (2069:2069:2069) (2047:2047:2047))
        (PORT d[3] (2088:2088:2088) (2064:2064:2064))
        (PORT d[4] (6274:6274:6274) (6315:6315:6315))
        (PORT d[5] (4323:4323:4323) (4405:4405:4405))
        (PORT d[6] (2580:2580:2580) (2553:2553:2553))
        (PORT d[7] (4341:4341:4341) (4400:4400:4400))
        (PORT d[8] (2320:2320:2320) (2260:2260:2260))
        (PORT d[9] (7051:7051:7051) (6841:6841:6841))
        (PORT d[10] (6174:6174:6174) (6075:6075:6075))
        (PORT d[11] (3495:3495:3495) (3474:3474:3474))
        (PORT d[12] (7483:7483:7483) (7470:7470:7470))
        (PORT clk (2175:2175:2175) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4141:4141:4141) (3994:3994:3994))
        (PORT clk (2175:2175:2175) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2170:2170:2170))
        (PORT d[0] (6485:6485:6485) (6375:6375:6375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2521:2521:2521) (2399:2399:2399))
        (PORT clk (2231:2231:2231) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3053:3053:3053) (2937:2937:2937))
        (PORT d[1] (4038:4038:4038) (3879:3879:3879))
        (PORT d[2] (3891:3891:3891) (3785:3785:3785))
        (PORT d[3] (3693:3693:3693) (3539:3539:3539))
        (PORT d[4] (4598:4598:4598) (4399:4399:4399))
        (PORT d[5] (5358:5358:5358) (5182:5182:5182))
        (PORT d[6] (4474:4474:4474) (4258:4258:4258))
        (PORT d[7] (3565:3565:3565) (3452:3452:3452))
        (PORT d[8] (3390:3390:3390) (3248:3248:3248))
        (PORT d[9] (4163:4163:4163) (4194:4194:4194))
        (PORT d[10] (3787:3787:3787) (3641:3641:3641))
        (PORT d[11] (3724:3724:3724) (3572:3572:3572))
        (PORT d[12] (3767:3767:3767) (3628:3628:3628))
        (PORT clk (2228:2228:2228) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4368:4368:4368) (4323:4323:4323))
        (PORT clk (2228:2228:2228) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3695:3695:3695) (3480:3480:3480))
        (PORT clk (2228:2228:2228) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (PORT d[0] (5215:5215:5215) (5121:5121:5121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1846:1846:1846) (1749:1749:1749))
        (PORT clk (2184:2184:2184) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2357:2357:2357) (2303:2303:2303))
        (PORT d[1] (5150:5150:5150) (5238:5238:5238))
        (PORT d[2] (2320:2320:2320) (2272:2272:2272))
        (PORT d[3] (2629:2629:2629) (2560:2560:2560))
        (PORT d[4] (6275:6275:6275) (6319:6319:6319))
        (PORT d[5] (4693:4693:4693) (4765:4765:4765))
        (PORT d[6] (2913:2913:2913) (2890:2890:2890))
        (PORT d[7] (4332:4332:4332) (4391:4391:4391))
        (PORT d[8] (2346:2346:2346) (2300:2300:2300))
        (PORT d[9] (6449:6449:6449) (6272:6272:6272))
        (PORT d[10] (5911:5911:5911) (5826:5826:5826))
        (PORT d[11] (3169:3169:3169) (3158:3158:3158))
        (PORT d[12] (7513:7513:7513) (7503:7503:7503))
        (PORT clk (2180:2180:2180) (2172:2172:2172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4040:4040:4040) (3801:3801:3801))
        (PORT clk (2180:2180:2180) (2172:2172:2172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2176:2176:2176))
        (PORT d[0] (6930:6930:6930) (6805:6805:6805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3900:3900:3900) (3776:3776:3776))
        (PORT clk (2222:2222:2222) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3921:3921:3921) (3736:3736:3736))
        (PORT d[1] (4443:4443:4443) (4197:4197:4197))
        (PORT d[2] (3973:3973:3973) (3818:3818:3818))
        (PORT d[3] (4767:4767:4767) (4510:4510:4510))
        (PORT d[4] (4470:4470:4470) (4355:4355:4355))
        (PORT d[5] (6593:6593:6593) (6410:6410:6410))
        (PORT d[6] (3928:3928:3928) (3745:3745:3745))
        (PORT d[7] (3648:3648:3648) (3590:3590:3590))
        (PORT d[8] (4457:4457:4457) (4349:4349:4349))
        (PORT d[9] (4505:4505:4505) (4515:4515:4515))
        (PORT d[10] (3271:3271:3271) (3209:3209:3209))
        (PORT d[11] (5556:5556:5556) (5378:5378:5378))
        (PORT d[12] (5216:5216:5216) (4997:4997:4997))
        (PORT clk (2219:2219:2219) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4320:4320:4320) (4106:4106:4106))
        (PORT clk (2219:2219:2219) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4796:4796:4796) (4510:4510:4510))
        (PORT clk (2219:2219:2219) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2252:2252:2252))
        (PORT d[0] (3883:3883:3883) (3781:3781:3781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1887:1887:1887) (1798:1798:1798))
        (PORT clk (2176:2176:2176) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4944:4944:4944) (4839:4839:4839))
        (PORT d[1] (4416:4416:4416) (4492:4492:4492))
        (PORT d[2] (3043:3043:3043) (2992:2992:2992))
        (PORT d[3] (4134:4134:4134) (3920:3920:3920))
        (PORT d[4] (6149:6149:6149) (6156:6156:6156))
        (PORT d[5] (4632:4632:4632) (4675:4675:4675))
        (PORT d[6] (4749:4749:4749) (4510:4510:4510))
        (PORT d[7] (4761:4761:4761) (4730:4730:4730))
        (PORT d[8] (4171:4171:4171) (3947:3947:3947))
        (PORT d[9] (6798:6798:6798) (6606:6606:6606))
        (PORT d[10] (6002:6002:6002) (5847:5847:5847))
        (PORT d[11] (4106:4106:4106) (4137:4137:4137))
        (PORT d[12] (6283:6283:6283) (6232:6232:6232))
        (PORT clk (2172:2172:2172) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2754:2754:2754) (2704:2704:2704))
        (PORT clk (2172:2172:2172) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2167:2167:2167))
        (PORT d[0] (4282:4282:4282) (4151:4151:4151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[23\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3508:3508:3508) (3503:3503:3503))
        (PORT datab (1376:1376:1376) (1256:1256:1256))
        (PORT datac (1650:1650:1650) (1594:1594:1594))
        (PORT datad (1915:1915:1915) (1858:1858:1858))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[23\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1170:1170:1170) (1046:1046:1046))
        (PORT datab (1421:1421:1421) (1284:1284:1284))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (1916:1916:1916) (1859:1859:1859))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[25\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (697:697:697))
        (PORT datab (1241:1241:1241) (1149:1149:1149))
        (PORT datac (1200:1200:1200) (1099:1099:1099))
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[25\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (509:509:509))
        (PORT datab (1633:1633:1633) (1514:1514:1514))
        (PORT datac (2364:2364:2364) (2314:2314:2314))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1933:1933:1933) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[25\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (961:961:961))
        (PORT datab (288:288:288) (351:351:351))
        (PORT datad (1289:1289:1289) (1237:1237:1237))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2203:2203:2203) (2184:2184:2184))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT sload (836:836:836) (907:907:907))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[24\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1687:1687:1687) (1653:1653:1653))
        (PORT datab (3698:3698:3698) (3400:3400:3400))
        (PORT datac (2922:2922:2922) (2706:2706:2706))
        (PORT datad (1572:1572:1572) (1536:1536:1536))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[24\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2200:2200:2200) (2057:2057:2057))
        (PORT datab (699:699:699) (667:667:667))
        (PORT datac (1644:1644:1644) (1617:1617:1617))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1936:1936:1936) (1890:1890:1890))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[24\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1060:1060:1060))
        (PORT datab (287:287:287) (350:350:350))
        (PORT datad (1289:1289:1289) (1237:1237:1237))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2203:2203:2203) (2183:2183:2183))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT sload (836:836:836) (907:907:907))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (675:675:675))
        (PORT datab (1117:1117:1117) (1089:1089:1089))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (499:499:499))
        (PORT datab (1117:1117:1117) (1089:1089:1089))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1284:1284:1284))
        (PORT datab (751:751:751) (717:717:717))
        (PORT datac (1019:1019:1019) (991:991:991))
        (PORT datad (681:681:681) (653:653:653))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (813:813:813))
        (PORT datab (384:384:384) (373:373:373))
        (PORT datac (1215:1215:1215) (1151:1151:1151))
        (PORT datad (960:960:960) (921:921:921))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1931:1931:1931) (1888:1888:1888))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector25\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1873:1873:1873) (1766:1766:1766))
        (PORT datad (2135:2135:2135) (2032:2032:2032))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2026:2026:2026) (1974:1974:1974))
        (PORT clk (2235:2235:2235) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4561:4561:4561) (4340:4340:4340))
        (PORT d[1] (4136:4136:4136) (3915:3915:3915))
        (PORT d[2] (4023:4023:4023) (3871:3871:3871))
        (PORT d[3] (4522:4522:4522) (4290:4290:4290))
        (PORT d[4] (4093:4093:4093) (3984:3984:3984))
        (PORT d[5] (6281:6281:6281) (6103:6103:6103))
        (PORT d[6] (3950:3950:3950) (3769:3769:3769))
        (PORT d[7] (3640:3640:3640) (3585:3585:3585))
        (PORT d[8] (4085:4085:4085) (3983:3983:3983))
        (PORT d[9] (3862:3862:3862) (3888:3888:3888))
        (PORT d[10] (3848:3848:3848) (3738:3738:3738))
        (PORT d[11] (5022:5022:5022) (4898:4898:4898))
        (PORT d[12] (4224:4224:4224) (4041:4041:4041))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4094:4094:4094) (4061:4061:4061))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4810:4810:4810) (4540:4540:4540))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (PORT d[0] (4805:4805:4805) (4709:4709:4709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1773:1773:1773) (1679:1679:1679))
        (PORT clk (2189:2189:2189) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4598:4598:4598) (4505:4505:4505))
        (PORT d[1] (4758:4758:4758) (4819:4819:4819))
        (PORT d[2] (3114:3114:3114) (3074:3074:3074))
        (PORT d[3] (4183:4183:4183) (3971:3971:3971))
        (PORT d[4] (5823:5823:5823) (5844:5844:5844))
        (PORT d[5] (4307:4307:4307) (4360:4360:4360))
        (PORT d[6] (5038:5038:5038) (4792:4792:4792))
        (PORT d[7] (4401:4401:4401) (4381:4381:4381))
        (PORT d[8] (4396:4396:4396) (4143:4143:4143))
        (PORT d[9] (6471:6471:6471) (6282:6282:6282))
        (PORT d[10] (5664:5664:5664) (5528:5528:5528))
        (PORT d[11] (4177:4177:4177) (4212:4212:4212))
        (PORT d[12] (6354:6354:6354) (6311:6311:6311))
        (PORT clk (2185:2185:2185) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4878:4878:4878) (4622:4622:4622))
        (PORT clk (2185:2185:2185) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2180:2180:2180))
        (PORT d[0] (6893:6893:6893) (6721:6721:6721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2525:2525:2525) (2528:2528:2528))
        (PORT clk (2249:2249:2249) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3114:3114:3114) (3004:3004:3004))
        (PORT d[1] (3252:3252:3252) (3132:3132:3132))
        (PORT d[2] (3876:3876:3876) (3770:3770:3770))
        (PORT d[3] (4090:4090:4090) (3919:3919:3919))
        (PORT d[4] (3225:3225:3225) (3118:3118:3118))
        (PORT d[5] (3818:3818:3818) (3683:3683:3683))
        (PORT d[6] (3151:3151:3151) (3048:3048:3048))
        (PORT d[7] (3323:3323:3323) (3251:3251:3251))
        (PORT d[8] (3167:3167:3167) (3067:3067:3067))
        (PORT d[9] (4323:4323:4323) (4264:4264:4264))
        (PORT d[10] (3798:3798:3798) (3663:3663:3663))
        (PORT d[11] (3761:3761:3761) (3607:3607:3607))
        (PORT d[12] (3296:3296:3296) (3215:3215:3215))
        (PORT clk (2246:2246:2246) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3666:3666:3666) (3414:3414:3414))
        (PORT clk (2246:2246:2246) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3637:3637:3637) (3406:3406:3406))
        (PORT clk (2246:2246:2246) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (PORT d[0] (4137:4137:4137) (4015:4015:4015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1105:1105:1105) (1088:1088:1088))
        (PORT clk (2203:2203:2203) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4803:4803:4803) (4688:4688:4688))
        (PORT d[1] (4808:4808:4808) (4916:4916:4916))
        (PORT d[2] (3063:3063:3063) (3027:3027:3027))
        (PORT d[3] (3419:3419:3419) (3284:3284:3284))
        (PORT d[4] (5927:5927:5927) (5991:5991:5991))
        (PORT d[5] (4044:4044:4044) (4140:4140:4140))
        (PORT d[6] (6742:6742:6742) (6366:6366:6366))
        (PORT d[7] (4376:4376:4376) (4358:4358:4358))
        (PORT d[8] (3376:3376:3376) (3227:3227:3227))
        (PORT d[9] (6600:6600:6600) (6352:6352:6352))
        (PORT d[10] (6156:6156:6156) (6057:6057:6057))
        (PORT d[11] (3167:3167:3167) (3173:3173:3173))
        (PORT d[12] (6486:6486:6486) (6478:6478:6478))
        (PORT clk (2199:2199:2199) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2642:2642:2642) (2568:2568:2568))
        (PORT clk (2199:2199:2199) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2193:2193:2193))
        (PORT d[0] (4313:4313:4313) (4205:4205:4205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[25\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3506:3506:3506) (3501:3501:3501))
        (PORT datab (1963:1963:1963) (1896:1896:1896))
        (PORT datac (2025:2025:2025) (1883:1883:1883))
        (PORT datad (1001:1001:1001) (940:940:940))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1814:1814:1814) (1817:1817:1817))
        (PORT clk (2212:2212:2212) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4156:4156:4156) (3942:3942:3942))
        (PORT d[1] (4397:4397:4397) (4153:4153:4153))
        (PORT d[2] (4300:4300:4300) (4132:4132:4132))
        (PORT d[3] (5046:5046:5046) (4773:4773:4773))
        (PORT d[4] (4429:4429:4429) (4296:4296:4296))
        (PORT d[5] (6933:6933:6933) (6739:6739:6739))
        (PORT d[6] (3863:3863:3863) (3673:3673:3673))
        (PORT d[7] (3903:3903:3903) (3828:3828:3828))
        (PORT d[8] (4465:4465:4465) (4358:4358:4358))
        (PORT d[9] (4557:4557:4557) (4567:4567:4567))
        (PORT d[10] (3840:3840:3840) (3738:3738:3738))
        (PORT d[11] (5702:5702:5702) (5563:5563:5563))
        (PORT d[12] (5224:5224:5224) (5005:5005:5005))
        (PORT clk (2209:2209:2209) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3201:3201:3201) (3070:3070:3070))
        (PORT clk (2209:2209:2209) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4777:4777:4777) (4503:4503:4503))
        (PORT clk (2209:2209:2209) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (PORT d[0] (4508:4508:4508) (4197:4197:4197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1811:1811:1811) (1705:1705:1705))
        (PORT clk (2165:2165:2165) (2154:2154:2154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4057:4057:4057) (4015:4015:4015))
        (PORT d[1] (4373:4373:4373) (4439:4439:4439))
        (PORT d[2] (3421:3421:3421) (3372:3372:3372))
        (PORT d[3] (4129:4129:4129) (3907:3907:3907))
        (PORT d[4] (5164:5164:5164) (5211:5211:5211))
        (PORT d[5] (4338:4338:4338) (4386:4386:4386))
        (PORT d[6] (4714:4714:4714) (4475:4475:4475))
        (PORT d[7] (4737:4737:4737) (4707:4707:4707))
        (PORT d[8] (4355:4355:4355) (4094:4094:4094))
        (PORT d[9] (7102:7102:7102) (6901:6901:6901))
        (PORT d[10] (6009:6009:6009) (5854:5854:5854))
        (PORT d[11] (4455:4455:4455) (4481:4481:4481))
        (PORT d[12] (6312:6312:6312) (6253:6253:6253))
        (PORT clk (2161:2161:2161) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4663:4663:4663) (4335:4335:4335))
        (PORT clk (2161:2161:2161) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2154:2154:2154))
        (PORT d[0] (3315:3315:3315) (3191:3191:3191))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2168:2168:2168) (2179:2179:2179))
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3487:3487:3487) (3361:3361:3361))
        (PORT d[1] (3536:3536:3536) (3403:3403:3403))
        (PORT d[2] (3283:3283:3283) (3212:3212:3212))
        (PORT d[3] (3412:3412:3412) (3283:3283:3283))
        (PORT d[4] (3517:3517:3517) (3392:3392:3392))
        (PORT d[5] (3745:3745:3745) (3612:3612:3612))
        (PORT d[6] (3456:3456:3456) (3337:3337:3337))
        (PORT d[7] (3644:3644:3644) (3553:3553:3553))
        (PORT d[8] (3502:3502:3502) (3394:3394:3394))
        (PORT d[9] (4051:4051:4051) (4007:4007:4007))
        (PORT d[10] (3444:3444:3444) (3324:3324:3324))
        (PORT d[11] (3755:3755:3755) (3612:3612:3612))
        (PORT d[12] (3629:3629:3629) (3537:3537:3537))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4068:4068:4068) (3907:3907:3907))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3935:3935:3935) (3687:3687:3687))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (PORT d[0] (5597:5597:5597) (5462:5462:5462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1401:1401:1401) (1372:1372:1372))
        (PORT clk (2215:2215:2215) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4503:4503:4503) (4390:4390:4390))
        (PORT d[1] (5142:5142:5142) (5236:5236:5236))
        (PORT d[2] (3369:3369:3369) (3316:3316:3316))
        (PORT d[3] (3740:3740:3740) (3590:3590:3590))
        (PORT d[4] (5845:5845:5845) (5908:5908:5908))
        (PORT d[5] (4070:4070:4070) (4158:4158:4158))
        (PORT d[6] (6412:6412:6412) (6038:6038:6038))
        (PORT d[7] (4066:4066:4066) (4049:4049:4049))
        (PORT d[8] (3736:3736:3736) (3570:3570:3570))
        (PORT d[9] (6288:6288:6288) (6051:6051:6051))
        (PORT d[10] (5861:5861:5861) (5767:5767:5767))
        (PORT d[11] (2931:2931:2931) (2966:2966:2966))
        (PORT d[12] (6800:6800:6800) (6774:6774:6774))
        (PORT clk (2211:2211:2211) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5142:5142:5142) (4997:4997:4997))
        (PORT clk (2211:2211:2211) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2204:2204:2204))
        (PORT d[0] (4957:4957:4957) (4778:4778:4778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[25\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (1966:1966:1966) (1898:1898:1898))
        (PORT datac (1395:1395:1395) (1274:1274:1274))
        (PORT datad (1304:1304:1304) (1244:1244:1244))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst\|Decoder0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1386:1386:1386) (1378:1378:1378))
        (PORT datad (1469:1469:1469) (1534:1534:1534))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|sel\[165\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (677:677:677))
        (PORT datab (431:431:431) (467:467:467))
        (PORT datac (614:614:614) (611:611:611))
        (PORT datad (407:407:407) (438:438:438))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[26\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (505:505:505))
        (PORT datab (1528:1528:1528) (1418:1418:1418))
        (PORT datad (1458:1458:1458) (1329:1329:1329))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[26\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1323:1323:1323) (1265:1265:1265))
        (PORT datab (1246:1246:1246) (1158:1158:1158))
        (PORT datac (675:675:675) (659:659:659))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1933:1933:1933) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[26\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1271:1271:1271) (1256:1256:1256))
        (PORT datab (294:294:294) (358:358:358))
        (PORT datad (1281:1281:1281) (1228:1228:1228))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2208:2208:2208) (2189:2189:2189))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT sload (836:836:836) (907:907:907))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|sel\[165\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (1009:1009:1009))
        (PORT datab (989:989:989) (964:964:964))
        (PORT datac (1198:1198:1198) (1148:1148:1148))
        (PORT datad (729:729:729) (749:749:749))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|sel\[165\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1241:1241:1241))
        (PORT datab (2225:2225:2225) (2051:2051:2051))
        (PORT datac (1213:1213:1213) (1164:1164:1164))
        (PORT datad (1180:1180:1180) (1140:1140:1140))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|sel\[165\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1555:1555:1555) (1477:1477:1477))
        (PORT datab (1234:1234:1234) (1203:1203:1203))
        (PORT datac (1282:1282:1282) (1237:1237:1237))
        (PORT datad (1009:1009:1009) (991:991:991))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|sel\[165\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (734:734:734))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (1082:1082:1082) (990:990:990))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|sel\[165\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (495:495:495))
        (PORT datab (430:430:430) (465:465:465))
        (PORT datac (655:655:655) (654:654:654))
        (PORT datad (444:444:444) (467:467:467))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (877:877:877))
        (PORT datab (393:393:393) (389:389:389))
        (PORT datac (675:675:675) (670:670:670))
        (PORT datad (1073:1073:1073) (1049:1049:1049))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|stored_data\[26\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1521:1521:1521) (1575:1575:1575))
        (PORT datac (1391:1391:1391) (1384:1384:1384))
        (PORT datad (1038:1038:1038) (1045:1045:1045))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1184:1184:1184) (1169:1169:1169))
        (PORT datab (493:493:493) (508:508:508))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst\|Selector32\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1034:1034:1034) (1013:1013:1013))
        (PORT datad (725:725:725) (716:716:716))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (594:594:594))
        (PORT datab (710:710:710) (721:721:721))
        (PORT datac (1383:1383:1383) (1375:1375:1375))
        (PORT datad (213:213:213) (232:232:232))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (499:499:499))
        (PORT datab (966:966:966) (893:893:893))
        (PORT datad (442:442:442) (446:446:446))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux5\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (909:909:909) (862:862:862))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datad (438:438:438) (442:442:442))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst\|Selector58\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (737:737:737) (753:753:753))
        (PORT datad (1084:1084:1084) (1070:1070:1070))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|selnose\[132\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (872:872:872))
        (PORT datab (388:388:388) (383:383:383))
        (PORT datac (671:671:671) (666:666:666))
        (PORT datad (258:258:258) (324:324:324))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|selnose\[132\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (1558:1558:1558) (1473:1473:1473))
        (PORT datad (1023:1023:1023) (990:990:990))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst\|Selector61\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1902:1902:1902) (1773:1773:1773))
        (PORT datad (1083:1083:1083) (1068:1068:1068))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst\|Selector62\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1512:1512:1512) (1450:1450:1450))
        (PORT datad (1092:1092:1092) (1079:1079:1079))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1114:1114:1114))
        (PORT datab (745:745:745) (762:762:762))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_11\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (272:272:272))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_11\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (263:263:263))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|sel\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1348:1348:1348) (1330:1330:1330))
        (PORT datac (766:766:766) (787:787:787))
        (PORT datad (1024:1024:1024) (991:991:991))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_11\~6)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|StageOut\[66\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (734:734:734) (722:722:722))
        (PORT datac (378:378:378) (370:370:370))
        (PORT datad (1088:1088:1088) (1074:1074:1074))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst\|Selector60\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1269:1269:1269) (1218:1218:1218))
        (PORT datac (782:782:782) (802:802:802))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|StageOut\[65\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (284:284:284))
        (PORT datab (734:734:734) (722:722:722))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1090:1090:1090) (1076:1076:1076))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|StageOut\[64\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (734:734:734) (722:722:722))
        (PORT datac (378:378:378) (370:370:370))
        (PORT datad (1091:1091:1091) (1077:1077:1077))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_22\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1604:1604:1604) (1510:1510:1510))
        (PORT datab (995:995:995) (982:982:982))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_22\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (866:866:866))
        (PORT datab (693:693:693) (663:663:663))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_22\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (701:701:701))
        (PORT datab (731:731:731) (690:690:690))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_22\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (658:658:658))
        (PORT datab (425:425:425) (404:404:404))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_22\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|selnose\[99\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1605:1605:1605) (1512:1512:1512))
        (PORT datac (765:765:765) (786:786:786))
        (PORT datad (1023:1023:1023) (990:990:990))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|StageOut\[99\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (660:660:660))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (227:227:227) (264:264:264))
        (PORT datad (211:211:211) (240:240:240))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst\|Selector59\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (981:981:981) (970:970:970))
        (PORT datad (728:728:728) (718:718:718))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|StageOut\[98\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (700:700:700))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (231:231:231) (269:269:269))
        (PORT datad (209:209:209) (238:238:238))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|StageOut\[97\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (277:277:277))
        (PORT datab (692:692:692) (662:662:662))
        (PORT datac (230:230:230) (269:269:269))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|StageOut\[96\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (304:304:304))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (209:209:209) (238:238:238))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_25\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1516:1516:1516) (1424:1424:1424))
        (PORT datab (1207:1207:1207) (1227:1227:1227))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_25\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (415:415:415))
        (PORT datab (693:693:693) (674:674:674))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_25\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (384:384:384))
        (PORT datab (995:995:995) (922:922:922))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_25\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (588:588:588))
        (PORT datab (689:689:689) (637:637:637))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_25\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (880:880:880))
        (PORT datab (421:421:421) (397:397:397))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_25\~10)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|StageOut\[132\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (437:437:437))
        (PORT datab (424:424:424) (401:401:401))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (224:224:224) (249:249:249))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|StageOut\[131\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (438:438:438))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (360:360:360) (346:346:346))
        (PORT datad (223:223:223) (248:248:248))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|StageOut\[130\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (386:386:386))
        (PORT datab (250:250:250) (281:281:281))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (409:409:409) (393:393:393))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|StageOut\[129\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (273:273:273))
        (PORT datab (241:241:241) (267:267:267))
        (PORT datac (351:351:351) (341:341:341))
        (PORT datad (393:393:393) (378:378:378))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|StageOut\[128\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1601:1601:1601) (1507:1507:1507))
        (PORT datab (422:422:422) (413:413:413))
        (PORT datac (564:564:564) (509:509:509))
        (PORT datad (1021:1021:1021) (988:988:988))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_26\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1520:1520:1520) (1429:1429:1429))
        (PORT datab (1207:1207:1207) (1227:1227:1227))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_26\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (406:406:406))
        (PORT datab (697:697:697) (679:679:679))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_26\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (697:697:697))
        (PORT datab (417:417:417) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_26\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (693:693:693) (641:641:641))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_26\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (882:882:882))
        (PORT datab (217:217:217) (243:243:243))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_26\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1033:1033:1033))
        (PORT datab (217:217:217) (243:243:243))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|op_26\~12)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (690:690:690))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (674:674:674) (645:645:645))
        (PORT datad (439:439:439) (444:444:444))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1934:1934:1934) (1891:1891:1891))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector26\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (646:646:646) (622:622:622))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2074:2074:2074) (2098:2098:2098))
        (PORT clk (2201:2201:2201) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4535:4535:4535) (4309:4309:4309))
        (PORT d[1] (4486:4486:4486) (4263:4263:4263))
        (PORT d[2] (4678:4678:4678) (4503:4503:4503))
        (PORT d[3] (3843:3843:3843) (3637:3637:3637))
        (PORT d[4] (5140:5140:5140) (5001:5001:5001))
        (PORT d[5] (7265:7265:7265) (7060:7060:7060))
        (PORT d[6] (4492:4492:4492) (4265:4265:4265))
        (PORT d[7] (4247:4247:4247) (4164:4164:4164))
        (PORT d[8] (4780:4780:4780) (4661:4661:4661))
        (PORT d[9] (4494:4494:4494) (4505:4505:4505))
        (PORT d[10] (4583:4583:4583) (4461:4461:4461))
        (PORT d[11] (4136:4136:4136) (4036:4036:4036))
        (PORT d[12] (5509:5509:5509) (5272:5272:5272))
        (PORT clk (2198:2198:2198) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3827:3827:3827) (3813:3813:3813))
        (PORT clk (2198:2198:2198) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5174:5174:5174) (4898:4898:4898))
        (PORT clk (2198:2198:2198) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2230:2230:2230))
        (PORT d[0] (4103:4103:4103) (3970:3970:3970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1749:1749:1749) (1727:1727:1727))
        (PORT clk (2155:2155:2155) (2145:2145:2145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3325:3325:3325) (3278:3278:3278))
        (PORT d[1] (5038:5038:5038) (5097:5097:5097))
        (PORT d[2] (3404:3404:3404) (3359:3359:3359))
        (PORT d[3] (4930:4930:4930) (4640:4640:4640))
        (PORT d[4] (5855:5855:5855) (5884:5884:5884))
        (PORT d[5] (3958:3958:3958) (4021:4021:4021))
        (PORT d[6] (4320:4320:4320) (4086:4086:4086))
        (PORT d[7] (3877:3877:3877) (3913:3913:3913))
        (PORT d[8] (4744:4744:4744) (4478:4478:4478))
        (PORT d[9] (6094:6094:6094) (5892:5892:5892))
        (PORT d[10] (6680:6680:6680) (6513:6513:6513))
        (PORT d[11] (4775:4775:4775) (4790:4790:4790))
        (PORT d[12] (6660:6660:6660) (6603:6603:6603))
        (PORT clk (2151:2151:2151) (2141:2141:2141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5024:5024:5024) (4802:4802:4802))
        (PORT clk (2151:2151:2151) (2141:2141:2141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2145:2145:2145))
        (PORT d[0] (6486:6486:6486) (6329:6329:6329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2146:2146:2146))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2146:2146:2146))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2146:2146:2146))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2146:2146:2146))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2338:2338:2338) (2327:2327:2327))
        (PORT clk (2235:2235:2235) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5222:5222:5222) (4977:4977:4977))
        (PORT d[1] (5150:5150:5150) (4904:4904:4904))
        (PORT d[2] (5315:5315:5315) (5114:5114:5114))
        (PORT d[3] (3913:3913:3913) (3713:3713:3713))
        (PORT d[4] (5778:5778:5778) (5620:5620:5620))
        (PORT d[5] (5438:5438:5438) (5164:5164:5164))
        (PORT d[6] (5660:5660:5660) (5355:5355:5355))
        (PORT d[7] (4909:4909:4909) (4805:4805:4805))
        (PORT d[8] (5440:5440:5440) (5303:5303:5303))
        (PORT d[9] (3485:3485:3485) (3495:3495:3495))
        (PORT d[10] (3958:3958:3958) (3894:3894:3894))
        (PORT d[11] (5310:5310:5310) (5138:5138:5138))
        (PORT d[12] (6469:6469:6469) (6190:6190:6190))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3163:3163:3163) (3038:3038:3038))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5846:5846:5846) (5545:5545:5545))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (PORT d[0] (3850:3850:3850) (3744:3744:3744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1132:1132:1132) (1129:1129:1129))
        (PORT clk (2189:2189:2189) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4035:4035:4035) (3970:3970:3970))
        (PORT d[1] (5390:5390:5390) (5443:5443:5443))
        (PORT d[2] (3219:3219:3219) (3221:3221:3221))
        (PORT d[3] (5015:5015:5015) (4914:4914:4914))
        (PORT d[4] (6475:6475:6475) (6475:6475:6475))
        (PORT d[5] (3270:3270:3270) (3318:3318:3318))
        (PORT d[6] (3343:3343:3343) (3129:3129:3129))
        (PORT d[7] (4824:4824:4824) (4824:4824:4824))
        (PORT d[8] (5731:5731:5731) (5425:5425:5425))
        (PORT d[9] (6519:6519:6519) (6159:6159:6159))
        (PORT d[10] (2879:2879:2879) (2709:2709:2709))
        (PORT d[11] (5444:5444:5444) (5426:5426:5426))
        (PORT d[12] (5902:5902:5902) (5816:5816:5816))
        (PORT clk (2185:2185:2185) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2700:2700:2700) (2646:2646:2646))
        (PORT clk (2185:2185:2185) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2180:2180:2180))
        (PORT d[0] (3150:3150:3150) (2975:2975:2975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2413:2413:2413) (2425:2425:2425))
        (PORT clk (2216:2216:2216) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4138:4138:4138) (3921:3921:3921))
        (PORT d[1] (4741:4741:4741) (4473:4473:4473))
        (PORT d[2] (4285:4285:4285) (4122:4122:4122))
        (PORT d[3] (5079:5079:5079) (4805:4805:4805))
        (PORT d[4] (4404:4404:4404) (4271:4271:4271))
        (PORT d[5] (6941:6941:6941) (6748:6748:6748))
        (PORT d[6] (3902:3902:3902) (3714:3714:3714))
        (PORT d[7] (3917:3917:3917) (3845:3845:3845))
        (PORT d[8] (4448:4448:4448) (4339:4339:4339))
        (PORT d[9] (4525:4525:4525) (4537:4537:4537))
        (PORT d[10] (4159:4159:4159) (4043:4043:4043))
        (PORT d[11] (5709:5709:5709) (5571:5571:5571))
        (PORT d[12] (5561:5561:5561) (5324:5324:5324))
        (PORT clk (2213:2213:2213) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3226:3226:3226) (3090:3090:3090))
        (PORT clk (2213:2213:2213) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5085:5085:5085) (4800:4800:4800))
        (PORT clk (2213:2213:2213) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (PORT d[0] (4212:4212:4212) (3925:3925:3925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2046:2046:2046) (2007:2007:2007))
        (PORT clk (2169:2169:2169) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4032:4032:4032) (3990:3990:3990))
        (PORT d[1] (4716:4716:4716) (4765:4765:4765))
        (PORT d[2] (3097:3097:3097) (3061:3061:3061))
        (PORT d[3] (4605:4605:4605) (4323:4323:4323))
        (PORT d[4] (5521:5521:5521) (5558:5558:5558))
        (PORT d[5] (4294:4294:4294) (4345:4345:4345))
        (PORT d[6] (4667:4667:4667) (4426:4426:4426))
        (PORT d[7] (5029:5029:5029) (4982:4982:4982))
        (PORT d[8] (4165:4165:4165) (3943:3943:3943))
        (PORT d[9] (7134:7134:7134) (6932:6932:6932))
        (PORT d[10] (6641:6641:6641) (6459:6459:6459))
        (PORT d[11] (4456:4456:4456) (4482:4482:4482))
        (PORT d[12] (6290:6290:6290) (6240:6240:6240))
        (PORT clk (2165:2165:2165) (2155:2155:2155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4403:4403:4403) (4094:4094:4094))
        (PORT clk (2165:2165:2165) (2155:2155:2155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2159:2159:2159))
        (PORT d[0] (3035:3035:3035) (2937:2937:2937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[26\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1025:1025:1025) (976:976:976))
        (PORT datab (2819:2819:2819) (2663:2663:2663))
        (PORT datac (1283:1283:1283) (1233:1233:1233))
        (PORT datad (3052:3052:3052) (3052:3052:3052))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2395:2395:2395) (2409:2409:2409))
        (PORT clk (2228:2228:2228) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3603:3603:3603) (3425:3425:3425))
        (PORT d[1] (3836:3836:3836) (3616:3616:3616))
        (PORT d[2] (3677:3677:3677) (3540:3540:3540))
        (PORT d[3] (4215:4215:4215) (3990:3990:3990))
        (PORT d[4] (4495:4495:4495) (4380:4380:4380))
        (PORT d[5] (6917:6917:6917) (6722:6722:6722))
        (PORT d[6] (3606:3606:3606) (3437:3437:3437))
        (PORT d[7] (3608:3608:3608) (3543:3543:3543))
        (PORT d[8] (4465:4465:4465) (4357:4357:4357))
        (PORT d[9] (3873:3873:3873) (3913:3913:3913))
        (PORT d[10] (3252:3252:3252) (3173:3173:3173))
        (PORT d[11] (5364:5364:5364) (5233:5233:5233))
        (PORT d[12] (3644:3644:3644) (3491:3491:3491))
        (PORT clk (2225:2225:2225) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3707:3707:3707) (3538:3538:3538))
        (PORT clk (2225:2225:2225) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4442:4442:4442) (4179:4179:4179))
        (PORT clk (2225:2225:2225) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2260:2260:2260))
        (PORT d[0] (5725:5725:5725) (5498:5498:5498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2055:2055:2055) (2012:2012:2012))
        (PORT clk (2182:2182:2182) (2175:2175:2175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3685:3685:3685) (3645:3645:3645))
        (PORT d[1] (4427:4427:4427) (4503:4503:4503))
        (PORT d[2] (2755:2755:2755) (2733:2733:2733))
        (PORT d[3] (3823:3823:3823) (3622:3622:3622))
        (PORT d[4] (6150:6150:6150) (6155:6155:6155))
        (PORT d[5] (4666:4666:4666) (4705:4705:4705))
        (PORT d[6] (4716:4716:4716) (4476:4476:4476))
        (PORT d[7] (4736:4736:4736) (4707:4707:4707))
        (PORT d[8] (3811:3811:3811) (3599:3599:3599))
        (PORT d[9] (6799:6799:6799) (6607:6607:6607))
        (PORT d[10] (6283:6283:6283) (6121:6121:6121))
        (PORT d[11] (4434:4434:4434) (4443:4443:4443))
        (PORT d[12] (6287:6287:6287) (6235:6235:6235))
        (PORT clk (2178:2178:2178) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5558:5558:5558) (5416:5416:5416))
        (PORT clk (2178:2178:2178) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2175:2175:2175))
        (PORT d[0] (5705:5705:5705) (5565:5565:5565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[26\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1669:1669:1669) (1580:1580:1580))
        (PORT datab (3082:3082:3082) (3088:3088:3088))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (2222:2222:2222) (2113:2113:2113))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|sel\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (707:707:707))
        (PORT datab (291:291:291) (362:362:362))
        (PORT datac (1915:1915:1915) (1782:1782:1782))
        (PORT datad (253:253:253) (316:316:316))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|sel\[1\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (PORT datab (391:391:391) (387:387:387))
        (PORT datac (903:903:903) (841:841:841))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|selnose\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (678:678:678))
        (PORT datab (749:749:749) (767:767:767))
        (PORT datac (1514:1514:1514) (1453:1453:1453))
        (PORT datad (1096:1096:1096) (1083:1083:1083))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Add1\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (494:494:494) (509:509:509))
        (PORT datad (1068:1068:1068) (1051:1051:1051))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (692:692:692))
        (PORT datab (691:691:691) (656:656:656))
        (PORT datac (938:938:938) (888:888:888))
        (PORT datad (434:434:434) (438:438:438))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (500:500:500))
        (PORT datab (1950:1950:1950) (1875:1875:1875))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (674:674:674) (645:645:645))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1934:1934:1934) (1891:1891:1891))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector31\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1613:1613:1613) (1556:1556:1556))
        (PORT datac (2584:2584:2584) (2418:2418:2418))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2455:2455:2455) (2459:2459:2459))
        (PORT clk (2196:2196:2196) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4768:4768:4768) (4619:4619:4619))
        (PORT d[1] (5394:5394:5394) (5134:5134:5134))
        (PORT d[2] (4128:4128:4128) (4109:4109:4109))
        (PORT d[3] (4451:4451:4451) (4330:4330:4330))
        (PORT d[4] (5659:5659:5659) (5380:5380:5380))
        (PORT d[5] (4995:4995:4995) (4835:4835:4835))
        (PORT d[6] (5070:5070:5070) (4813:4813:4813))
        (PORT d[7] (5184:5184:5184) (4936:4936:4936))
        (PORT d[8] (5621:5621:5621) (5321:5321:5321))
        (PORT d[9] (4562:4562:4562) (4576:4576:4576))
        (PORT d[10] (5713:5713:5713) (5400:5400:5400))
        (PORT d[11] (5219:5219:5219) (5140:5140:5140))
        (PORT d[12] (5550:5550:5550) (5279:5279:5279))
        (PORT clk (2193:2193:2193) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3630:3630:3630) (3417:3417:3417))
        (PORT clk (2193:2193:2193) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6186:6186:6186) (6092:6092:6092))
        (PORT clk (2193:2193:2193) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2225:2225:2225))
        (PORT d[0] (5494:5494:5494) (5330:5330:5330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2226:2226:2226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2561:2561:2561) (2485:2485:2485))
        (PORT clk (2150:2150:2150) (2140:2140:2140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3695:3695:3695) (3518:3518:3518))
        (PORT d[1] (6126:6126:6126) (6183:6183:6183))
        (PORT d[2] (4272:4272:4272) (4081:4081:4081))
        (PORT d[3] (3653:3653:3653) (3593:3593:3593))
        (PORT d[4] (4735:4735:4735) (4687:4687:4687))
        (PORT d[5] (5370:5370:5370) (5451:5451:5451))
        (PORT d[6] (4517:4517:4517) (4319:4319:4319))
        (PORT d[7] (3347:3347:3347) (3339:3339:3339))
        (PORT d[8] (6031:6031:6031) (5909:5909:5909))
        (PORT d[9] (8111:8111:8111) (7890:7890:7890))
        (PORT d[10] (6292:6292:6292) (6229:6229:6229))
        (PORT d[11] (4056:4056:4056) (4035:4035:4035))
        (PORT d[12] (7488:7488:7488) (7476:7476:7476))
        (PORT clk (2146:2146:2146) (2136:2136:2136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5050:5050:5050) (4886:4886:4886))
        (PORT clk (2146:2146:2146) (2136:2136:2136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2140:2140:2140))
        (PORT d[0] (6813:6813:6813) (6695:6695:6695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1004:1004:1004) (956:956:956))
        (PORT clk (2231:2231:2231) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2817:2817:2817) (2723:2723:2723))
        (PORT d[1] (5346:5346:5346) (5143:5143:5143))
        (PORT d[2] (5190:5190:5190) (5049:5049:5049))
        (PORT d[3] (4665:4665:4665) (4485:4485:4485))
        (PORT d[4] (5602:5602:5602) (5377:5377:5377))
        (PORT d[5] (4961:4961:4961) (4774:4774:4774))
        (PORT d[6] (5465:5465:5465) (5216:5216:5216))
        (PORT d[7] (2606:2606:2606) (2528:2528:2528))
        (PORT d[8] (4404:4404:4404) (4257:4257:4257))
        (PORT d[9] (5266:5266:5266) (5276:5276:5276))
        (PORT d[10] (3896:3896:3896) (3760:3760:3760))
        (PORT d[11] (4223:4223:4223) (4133:4133:4133))
        (PORT d[12] (5026:5026:5026) (4836:4836:4836))
        (PORT clk (2228:2228:2228) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4006:4006:4006) (3785:3785:3785))
        (PORT clk (2228:2228:2228) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4764:4764:4764) (4530:4530:4530))
        (PORT clk (2228:2228:2228) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (PORT d[0] (5786:5786:5786) (5492:5492:5492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1735:1735:1735) (1706:1706:1706))
        (PORT clk (2184:2184:2184) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1458:1458:1458) (1441:1441:1441))
        (PORT d[1] (5486:5486:5486) (5567:5567:5567))
        (PORT d[2] (1379:1379:1379) (1371:1371:1371))
        (PORT d[3] (1403:1403:1403) (1395:1395:1395))
        (PORT d[4] (6928:6928:6928) (6949:6949:6949))
        (PORT d[5] (5325:5325:5325) (5371:5371:5371))
        (PORT d[6] (4159:4159:4159) (4096:4096:4096))
        (PORT d[7] (4098:4098:4098) (4103:4103:4103))
        (PORT d[8] (2413:2413:2413) (2365:2365:2365))
        (PORT d[9] (1441:1441:1441) (1430:1430:1430))
        (PORT d[10] (6223:6223:6223) (6127:6127:6127))
        (PORT d[11] (2502:2502:2502) (2496:2496:2496))
        (PORT d[12] (1465:1465:1465) (1467:1467:1467))
        (PORT clk (2180:2180:2180) (2172:2172:2172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1925:1925:1925) (1819:1819:1819))
        (PORT clk (2180:2180:2180) (2172:2172:2172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2176:2176:2176))
        (PORT d[0] (2030:2030:2030) (1906:1906:1906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1076:1076:1076) (1019:1019:1019))
        (PORT clk (2220:2220:2220) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2808:2808:2808) (2712:2712:2712))
        (PORT d[1] (5030:5030:5030) (4840:4840:4840))
        (PORT d[2] (4912:4912:4912) (4788:4788:4788))
        (PORT d[3] (4681:4681:4681) (4501:4501:4501))
        (PORT d[4] (5843:5843:5843) (5588:5588:5588))
        (PORT d[5] (4973:4973:4973) (4784:4784:4784))
        (PORT d[6] (5181:5181:5181) (4944:4944:4944))
        (PORT d[7] (2278:2278:2278) (2207:2207:2207))
        (PORT d[8] (4729:4729:4729) (4565:4565:4565))
        (PORT d[9] (5232:5232:5232) (5243:5243:5243))
        (PORT d[10] (3515:3515:3515) (3388:3388:3388))
        (PORT d[11] (4195:4195:4195) (4103:4103:4103))
        (PORT d[12] (4722:4722:4722) (4547:4547:4547))
        (PORT clk (2217:2217:2217) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5651:5651:5651) (5540:5540:5540))
        (PORT clk (2217:2217:2217) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4756:4756:4756) (4522:4522:4522))
        (PORT clk (2217:2217:2217) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (PORT d[0] (3069:3069:3069) (2913:2913:2913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1679:1679:1679) (1649:1649:1649))
        (PORT clk (2173:2173:2173) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1475:1475:1475) (1461:1461:1461))
        (PORT d[1] (5197:5197:5197) (5296:5296:5296))
        (PORT d[2] (2079:2079:2079) (2035:2035:2035))
        (PORT d[3] (1456:1456:1456) (1448:1448:1448))
        (PORT d[4] (6325:6325:6325) (6373:6373:6373))
        (PORT d[5] (4960:4960:4960) (5014:5014:5014))
        (PORT d[6] (4167:4167:4167) (4100:4100:4100))
        (PORT d[7] (3770:3770:3770) (3799:3799:3799))
        (PORT d[8] (2103:2103:2103) (2072:2072:2072))
        (PORT d[9] (1709:1709:1709) (1688:1688:1688))
        (PORT d[10] (5885:5885:5885) (5812:5812:5812))
        (PORT d[11] (2462:2462:2462) (2457:2457:2457))
        (PORT d[12] (1489:1489:1489) (1482:1482:1482))
        (PORT clk (2169:2169:2169) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2038:2038:2038) (1934:1934:1934))
        (PORT clk (2169:2169:2169) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2163:2163:2163))
        (PORT d[0] (2087:2087:2087) (1956:1956:1956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1036:1036:1036) (990:990:990))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2841:2841:2841) (2746:2746:2746))
        (PORT d[1] (5296:5296:5296) (5088:5088:5088))
        (PORT d[2] (5189:5189:5189) (5049:5049:5049))
        (PORT d[3] (4689:4689:4689) (4510:4510:4510))
        (PORT d[4] (5570:5570:5570) (5345:5345:5345))
        (PORT d[5] (4954:4954:4954) (4767:4767:4767))
        (PORT d[6] (5452:5452:5452) (5202:5202:5202))
        (PORT d[7] (2223:2223:2223) (2157:2157:2157))
        (PORT d[8] (4390:4390:4390) (4243:4243:4243))
        (PORT d[9] (5297:5297:5297) (5307:5307:5307))
        (PORT d[10] (3914:3914:3914) (3777:3777:3777))
        (PORT d[11] (4183:4183:4183) (4094:4094:4094))
        (PORT d[12] (4755:4755:4755) (4581:4581:4581))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2435:2435:2435) (2272:2272:2272))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4738:4738:4738) (4504:4504:4504))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (PORT d[0] (2947:2947:2947) (2784:2784:2784))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1435:1435:1435) (1419:1419:1419))
        (PORT clk (2179:2179:2179) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1458:1458:1458) (1432:1432:1432))
        (PORT d[1] (5456:5456:5456) (5537:5537:5537))
        (PORT d[2] (2053:2053:2053) (2011:2011:2011))
        (PORT d[3] (1429:1429:1429) (1426:1426:1426))
        (PORT d[4] (6619:6619:6619) (6657:6657:6657))
        (PORT d[5] (5231:5231:5231) (5275:5275:5275))
        (PORT d[6] (4192:4192:4192) (4125:4125:4125))
        (PORT d[7] (4068:4068:4068) (4082:4082:4082))
        (PORT d[8] (2072:2072:2072) (2041:2041:2041))
        (PORT d[9] (1419:1419:1419) (1414:1414:1414))
        (PORT d[10] (1476:1476:1476) (1469:1469:1469))
        (PORT d[11] (4151:4151:4151) (4100:4100:4100))
        (PORT d[12] (1482:1482:1482) (1474:1474:1474))
        (PORT clk (2175:2175:2175) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3982:3982:3982) (3901:3901:3901))
        (PORT clk (2175:2175:2175) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2170:2170:2170))
        (PORT d[0] (2045:2045:2045) (1925:1925:1925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[31\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1154:1154:1154) (1056:1056:1056))
        (PORT datab (1209:1209:1209) (1094:1094:1094))
        (PORT datac (252:252:252) (323:323:323))
        (PORT datad (256:256:256) (319:319:319))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[31\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2222:2222:2222) (2013:2013:2013))
        (PORT datab (1153:1153:1153) (1054:1054:1054))
        (PORT datac (661:661:661) (657:657:657))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4212:4212:4212) (4336:4336:4336))
        (PORT datac (1881:1881:1881) (1874:1874:1874))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[12\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1462:1462:1462) (1344:1344:1344))
        (PORT datad (1748:1748:1748) (1723:1723:1723))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4248:4248:4248) (4134:4134:4134))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT asdata (1959:1959:1959) (1879:1879:1879))
        (PORT clrn (1922:1922:1922) (1878:1878:1878))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector30\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (1508:1508:1508) (1424:1424:1424))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1042:1042:1042) (989:989:989))
        (PORT clk (2253:2253:2253) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4503:4503:4503) (4353:4353:4353))
        (PORT d[1] (2292:2292:2292) (2225:2225:2225))
        (PORT d[2] (1714:1714:1714) (1700:1700:1700))
        (PORT d[3] (2222:2222:2222) (2142:2142:2142))
        (PORT d[4] (1962:1962:1962) (1888:1888:1888))
        (PORT d[5] (1945:1945:1945) (1879:1879:1879))
        (PORT d[6] (4238:4238:4238) (4096:4096:4096))
        (PORT d[7] (3588:3588:3588) (3471:3471:3471))
        (PORT d[8] (2258:2258:2258) (2199:2199:2199))
        (PORT d[9] (3606:3606:3606) (3543:3543:3543))
        (PORT d[10] (3260:3260:3260) (3160:3160:3160))
        (PORT d[11] (2266:2266:2266) (2210:2210:2210))
        (PORT d[12] (4140:4140:4140) (4002:4002:4002))
        (PORT clk (2250:2250:2250) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3148:3148:3148) (2950:2950:2950))
        (PORT clk (2250:2250:2250) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4635:4635:4635) (4379:4379:4379))
        (PORT clk (2250:2250:2250) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (PORT d[0] (3317:3317:3317) (3127:3127:3127))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1477:1477:1477) (1490:1490:1490))
        (PORT clk (2206:2206:2206) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3693:3693:3693) (3644:3644:3644))
        (PORT d[1] (5817:5817:5817) (5890:5890:5890))
        (PORT d[2] (4847:4847:4847) (4746:4746:4746))
        (PORT d[3] (4400:4400:4400) (4230:4230:4230))
        (PORT d[4] (5010:5010:5010) (4931:4931:4931))
        (PORT d[5] (3544:3544:3544) (3547:3547:3547))
        (PORT d[6] (2500:2500:2500) (2374:2374:2374))
        (PORT d[7] (4441:4441:4441) (4431:4431:4431))
        (PORT d[8] (4677:4677:4677) (4480:4480:4480))
        (PORT d[9] (6514:6514:6514) (6238:6238:6238))
        (PORT d[10] (2099:2099:2099) (1999:1999:1999))
        (PORT d[11] (2849:2849:2849) (2851:2851:2851))
        (PORT d[12] (5960:5960:5960) (5758:5758:5758))
        (PORT clk (2202:2202:2202) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5752:5752:5752) (5564:5564:5564))
        (PORT clk (2202:2202:2202) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2196:2196:2196))
        (PORT d[0] (2047:2047:2047) (1923:1923:1923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1401:1401:1401) (1281:1281:1281))
        (PORT clk (2222:2222:2222) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4881:4881:4881) (4646:4646:4646))
        (PORT d[1] (4809:4809:4809) (4575:4575:4575))
        (PORT d[2] (5302:5302:5302) (5110:5110:5110))
        (PORT d[3] (3863:3863:3863) (3659:3659:3659))
        (PORT d[4] (5447:5447:5447) (5298:5298:5298))
        (PORT d[5] (5122:5122:5122) (4859:4859:4859))
        (PORT d[6] (5071:5071:5071) (4806:4806:4806))
        (PORT d[7] (4584:4584:4584) (4492:4492:4492))
        (PORT d[8] (5449:5449:5449) (5312:5312:5312))
        (PORT d[9] (5372:5372:5372) (5320:5320:5320))
        (PORT d[10] (5081:5081:5081) (4910:4910:4910))
        (PORT d[11] (5317:5317:5317) (5142:5142:5142))
        (PORT d[12] (6186:6186:6186) (5929:5929:5929))
        (PORT clk (2219:2219:2219) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3035:3035:3035) (2949:2949:2949))
        (PORT clk (2219:2219:2219) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5513:5513:5513) (5227:5227:5227))
        (PORT clk (2219:2219:2219) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2252:2252:2252))
        (PORT d[0] (4750:4750:4750) (4602:4602:4602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1583:1583:1583) (1616:1616:1616))
        (PORT clk (2176:2176:2176) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4263:4263:4263) (4174:4174:4174))
        (PORT d[1] (5359:5359:5359) (5393:5393:5393))
        (PORT d[2] (3763:3763:3763) (3705:3705:3705))
        (PORT d[3] (5596:5596:5596) (5275:5275:5275))
        (PORT d[4] (6213:6213:6213) (6232:6232:6232))
        (PORT d[5] (4324:4324:4324) (4381:4381:4381))
        (PORT d[6] (3939:3939:3939) (3708:3708:3708))
        (PORT d[7] (4206:4206:4206) (4229:4229:4229))
        (PORT d[8] (5412:5412:5412) (5118:5118:5118))
        (PORT d[9] (6078:6078:6078) (5881:5881:5881))
        (PORT d[10] (7292:7292:7292) (7092:7092:7092))
        (PORT d[11] (5425:5425:5425) (5406:5406:5406))
        (PORT d[12] (5974:5974:5974) (5905:5905:5905))
        (PORT clk (2172:2172:2172) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5019:5019:5019) (4809:4809:4809))
        (PORT clk (2172:2172:2172) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2167:2167:2167))
        (PORT d[0] (6521:6521:6521) (6367:6367:6367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1941:1941:1941) (1771:1771:1771))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5188:5188:5188) (4944:4944:4944))
        (PORT d[1] (5167:5167:5167) (4919:4919:4919))
        (PORT d[2] (5301:5301:5301) (5094:5094:5094))
        (PORT d[3] (3912:3912:3912) (3712:3712:3712))
        (PORT d[4] (5756:5756:5756) (5588:5588:5588))
        (PORT d[5] (5438:5438:5438) (5163:5163:5163))
        (PORT d[6] (5670:5670:5670) (5355:5355:5355))
        (PORT d[7] (4919:4919:4919) (4813:4813:4813))
        (PORT d[8] (5457:5457:5457) (5321:5321:5321))
        (PORT d[9] (5423:5423:5423) (5370:5370:5370))
        (PORT d[10] (3663:3663:3663) (3604:3604:3604))
        (PORT d[11] (5309:5309:5309) (5137:5137:5137))
        (PORT d[12] (2762:2762:2762) (2750:2750:2750))
        (PORT clk (2229:2229:2229) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3168:3168:3168) (3044:3044:3044))
        (PORT clk (2229:2229:2229) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5814:5814:5814) (5512:5512:5512))
        (PORT clk (2229:2229:2229) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (PORT d[0] (3856:3856:3856) (3754:3754:3754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1576:1576:1576) (1609:1609:1609))
        (PORT clk (2185:2185:2185) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4034:4034:4034) (3969:3969:3969))
        (PORT d[1] (5081:5081:5081) (5150:5150:5150))
        (PORT d[2] (3199:3199:3199) (3202:3202:3202))
        (PORT d[3] (5578:5578:5578) (5259:5259:5259))
        (PORT d[4] (6206:6206:6206) (6226:6226:6226))
        (PORT d[5] (3281:3281:3281) (3334:3334:3334))
        (PORT d[6] (3668:3668:3668) (3450:3450:3450))
        (PORT d[7] (4867:4867:4867) (4865:4865:4865))
        (PORT d[8] (5691:5691:5691) (5386:5386:5386))
        (PORT d[9] (6086:6086:6086) (5890:5890:5890))
        (PORT d[10] (2829:2829:2829) (2662:2662:2662))
        (PORT d[11] (5476:5476:5476) (5467:5467:5467))
        (PORT d[12] (5699:5699:5699) (5645:5645:5645))
        (PORT clk (2181:2181:2181) (2172:2172:2172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2691:2691:2691) (2648:2648:2648))
        (PORT clk (2181:2181:2181) (2172:2172:2172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2176:2176:2176))
        (PORT d[0] (2860:2860:2860) (2707:2707:2707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1934:1934:1934) (1761:1761:1761))
        (PORT clk (2228:2228:2228) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5108:5108:5108) (4845:4845:4845))
        (PORT d[1] (5126:5126:5126) (4880:4880:4880))
        (PORT d[2] (5303:5303:5303) (5111:5111:5111))
        (PORT d[3] (3879:3879:3879) (3677:3677:3677))
        (PORT d[4] (5473:5473:5473) (5323:5323:5323))
        (PORT d[5] (5134:5134:5134) (4872:4872:4872))
        (PORT d[6] (5098:5098:5098) (4829:4829:4829))
        (PORT d[7] (4585:4585:4585) (4493:4493:4493))
        (PORT d[8] (5431:5431:5431) (5296:5296:5296))
        (PORT d[9] (5417:5417:5417) (5364:5364:5364))
        (PORT d[10] (5082:5082:5082) (4911:4911:4911))
        (PORT d[11] (5301:5301:5301) (5128:5128:5128))
        (PORT d[12] (6187:6187:6187) (5930:5930:5930))
        (PORT clk (2225:2225:2225) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4103:4103:4103) (3914:3914:3914))
        (PORT clk (2225:2225:2225) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5826:5826:5826) (5524:5524:5524))
        (PORT clk (2225:2225:2225) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (PORT d[0] (4207:4207:4207) (3919:3919:3919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1582:1582:1582) (1614:1614:1614))
        (PORT clk (2182:2182:2182) (2172:2172:2172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4011:4011:4011) (3934:3934:3934))
        (PORT d[1] (5079:5079:5079) (5141:5141:5141))
        (PORT d[2] (3764:3764:3764) (3705:3705:3705))
        (PORT d[3] (5577:5577:5577) (5258:5258:5258))
        (PORT d[4] (6239:6239:6239) (6258:6258:6258))
        (PORT d[5] (4325:4325:4325) (4382:4382:4382))
        (PORT d[6] (3643:3643:3643) (3427:3427:3427))
        (PORT d[7] (4497:4497:4497) (4512:4512:4512))
        (PORT d[8] (5384:5384:5384) (5093:5093:5093))
        (PORT d[9] (6086:6086:6086) (5889:5889:5889))
        (PORT d[10] (7264:7264:7264) (7068:7068:7068))
        (PORT d[11] (5443:5443:5443) (5436:5436:5436))
        (PORT d[12] (5928:5928:5928) (5860:5860:5860))
        (PORT clk (2178:2178:2178) (2168:2168:2168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6070:6070:6070) (5639:5639:5639))
        (PORT clk (2178:2178:2178) (2168:2168:2168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2172:2172:2172))
        (PORT d[0] (2931:2931:2931) (2790:2790:2790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[30\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (655:655:655))
        (PORT datab (2796:2796:2796) (2793:2793:2793))
        (PORT datac (2226:2226:2226) (2093:2093:2093))
        (PORT datad (372:372:372) (349:349:349))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[30\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1687:1687:1687) (1542:1542:1542))
        (PORT datab (2800:2800:2800) (2799:2799:2799))
        (PORT datac (694:694:694) (653:653:653))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (365:365:365))
        (PORT datac (1878:1878:1878) (1870:1870:1870))
        (PORT datad (2129:2129:2129) (1940:1940:1940))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4248:4248:4248) (4134:4134:4134))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|selnose\[66\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (286:286:286))
        (PORT datab (733:733:733) (722:722:722))
        (PORT datad (1095:1095:1095) (1082:1082:1082))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (924:924:924) (853:853:853))
        (PORT datab (468:468:468) (477:477:477))
        (PORT datac (934:934:934) (884:884:884))
        (PORT datad (676:676:676) (647:647:647))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (503:503:503))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (464:464:464) (501:501:501))
        (PORT datad (676:676:676) (647:647:647))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1934:1934:1934) (1891:1891:1891))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector29\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (333:333:333))
        (PORT datac (648:648:648) (624:624:624))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2743:2743:2743) (2547:2547:2547))
        (PORT clk (2263:2263:2263) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1016:1016:1016) (1016:1016:1016))
        (PORT d[1] (2582:2582:2582) (2500:2500:2500))
        (PORT d[2] (1367:1367:1367) (1356:1356:1356))
        (PORT d[3] (1610:1610:1610) (1554:1554:1554))
        (PORT d[4] (2285:2285:2285) (2218:2218:2218))
        (PORT d[5] (1355:1355:1355) (1330:1330:1330))
        (PORT d[6] (4557:4557:4557) (4397:4397:4397))
        (PORT d[7] (1282:1282:1282) (1260:1260:1260))
        (PORT d[8] (2604:2604:2604) (2535:2535:2535))
        (PORT d[9] (3755:3755:3755) (3752:3752:3752))
        (PORT d[10] (3519:3519:3519) (3407:3407:3407))
        (PORT d[11] (2589:2589:2589) (2522:2522:2522))
        (PORT d[12] (1990:1990:1990) (1943:1943:1943))
        (PORT clk (2260:2260:2260) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3450:3450:3450) (3241:3241:3241))
        (PORT clk (2260:2260:2260) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1489:1489:1489) (1365:1365:1365))
        (PORT clk (2260:2260:2260) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2292:2292:2292))
        (PORT d[0] (3904:3904:3904) (3686:3686:3686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1671:1671:1671) (1644:1644:1644))
        (PORT clk (2216:2216:2216) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4085:4085:4085) (4016:4016:4016))
        (PORT d[1] (3799:3799:3799) (3744:3744:3744))
        (PORT d[2] (4527:4527:4527) (4434:4434:4434))
        (PORT d[3] (4496:4496:4496) (4383:4383:4383))
        (PORT d[4] (4681:4681:4681) (4613:4613:4613))
        (PORT d[5] (3195:3195:3195) (3207:3207:3207))
        (PORT d[6] (3067:3067:3067) (2898:2898:2898))
        (PORT d[7] (3434:3434:3434) (3410:3410:3410))
        (PORT d[8] (4920:4920:4920) (4739:4739:4739))
        (PORT d[9] (5880:5880:5880) (5604:5604:5604))
        (PORT d[10] (2089:2089:2089) (1986:1986:1986))
        (PORT d[11] (2512:2512:2512) (2542:2542:2542))
        (PORT d[12] (5590:5590:5590) (5410:5410:5410))
        (PORT clk (2212:2212:2212) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6087:6087:6087) (5880:5880:5880))
        (PORT clk (2212:2212:2212) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2206:2206:2206))
        (PORT d[0] (3106:3106:3106) (2899:2899:2899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2182:2182:2182) (2029:2029:2029))
        (PORT clk (2256:2256:2256) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4510:4510:4510) (4361:4361:4361))
        (PORT d[1] (1689:1689:1689) (1641:1641:1641))
        (PORT d[2] (1380:1380:1380) (1372:1372:1372))
        (PORT d[3] (2234:2234:2234) (2156:2156:2156))
        (PORT d[4] (2261:2261:2261) (2190:2190:2190))
        (PORT d[5] (4691:4691:4691) (4503:4503:4503))
        (PORT d[6] (4505:4505:4505) (4348:4348:4348))
        (PORT d[7] (3593:3593:3593) (3477:3477:3477))
        (PORT d[8] (2291:2291:2291) (2232:2232:2232))
        (PORT d[9] (3745:3745:3745) (3729:3729:3729))
        (PORT d[10] (3229:3229:3229) (3129:3129:3129))
        (PORT d[11] (2299:2299:2299) (2243:2243:2243))
        (PORT d[12] (1691:1691:1691) (1653:1653:1653))
        (PORT clk (2253:2253:2253) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3741:3741:3741) (3530:3530:3530))
        (PORT clk (2253:2253:2253) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4926:4926:4926) (4649:4649:4649))
        (PORT clk (2253:2253:2253) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (PORT d[0] (2443:2443:2443) (2313:2313:2313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1956:1956:1956) (1908:1908:1908))
        (PORT clk (2210:2210:2210) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4017:4017:4017) (3963:3963:3963))
        (PORT d[1] (5818:5818:5818) (5891:5891:5891))
        (PORT d[2] (4871:4871:4871) (4770:4770:4770))
        (PORT d[3] (4692:4692:4692) (4501:4501:4501))
        (PORT d[4] (5002:5002:5002) (4921:4921:4921))
        (PORT d[5] (3842:3842:3842) (3831:3831:3831))
        (PORT d[6] (2507:2507:2507) (2380:2380:2380))
        (PORT d[7] (4442:4442:4442) (4432:4432:4432))
        (PORT d[8] (4563:4563:4563) (4401:4401:4401))
        (PORT d[9] (6198:6198:6198) (5919:5919:5919))
        (PORT d[10] (2052:2052:2052) (1952:1952:1952))
        (PORT d[11] (3909:3909:3909) (3929:3929:3929))
        (PORT d[12] (5662:5662:5662) (5597:5597:5597))
        (PORT clk (2206:2206:2206) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4676:4676:4676) (4415:4415:4415))
        (PORT clk (2206:2206:2206) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2200:2200:2200))
        (PORT d[0] (2062:2062:2062) (1946:1946:1946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1631:1631:1631) (1548:1548:1548))
        (PORT clk (2244:2244:2244) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3155:3155:3155) (3040:3040:3040))
        (PORT d[1] (5651:5651:5651) (5432:5432:5432))
        (PORT d[2] (5510:5510:5510) (5354:5354:5354))
        (PORT d[3] (5004:5004:5004) (4816:4816:4816))
        (PORT d[4] (5887:5887:5887) (5642:5642:5642))
        (PORT d[5] (5292:5292:5292) (5096:5096:5096))
        (PORT d[6] (5759:5759:5759) (5492:5492:5492))
        (PORT d[7] (2914:2914:2914) (2817:2817:2817))
        (PORT d[8] (4380:4380:4380) (4233:4233:4233))
        (PORT d[9] (5608:5608:5608) (5610:5610:5610))
        (PORT d[10] (4234:4234:4234) (4088:4088:4088))
        (PORT d[11] (4496:4496:4496) (4390:4390:4390))
        (PORT d[12] (2264:2264:2264) (2180:2180:2180))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2763:2763:2763) (2587:2587:2587))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2504:2504:2504) (2351:2351:2351))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (PORT d[0] (2639:2639:2639) (2491:2491:2491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1732:1732:1732) (1708:1708:1708))
        (PORT clk (2197:2197:2197) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1139:1139:1139) (1120:1120:1120))
        (PORT d[1] (1407:1407:1407) (1376:1376:1376))
        (PORT d[2] (1143:1143:1143) (1128:1128:1128))
        (PORT d[3] (1108:1108:1108) (1114:1114:1114))
        (PORT d[4] (1454:1454:1454) (1430:1430:1430))
        (PORT d[5] (1078:1078:1078) (1080:1080:1080))
        (PORT d[6] (1444:1444:1444) (1428:1428:1428))
        (PORT d[7] (2360:2360:2360) (2332:2332:2332))
        (PORT d[8] (2403:2403:2403) (2357:2357:2357))
        (PORT d[9] (1140:1140:1140) (1145:1145:1145))
        (PORT d[10] (1100:1100:1100) (1109:1109:1109))
        (PORT d[11] (2812:2812:2812) (2789:2789:2789))
        (PORT d[12] (1150:1150:1150) (1157:1157:1157))
        (PORT clk (2193:2193:2193) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4289:4289:4289) (4189:4189:4189))
        (PORT clk (2193:2193:2193) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2188:2188:2188))
        (PORT d[0] (2032:2032:2032) (1898:1898:1898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1692:1692:1692) (1612:1612:1612))
        (PORT clk (2240:2240:2240) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3122:3122:3122) (3009:3009:3009))
        (PORT d[1] (5615:5615:5615) (5396:5396:5396))
        (PORT d[2] (5509:5509:5509) (5354:5354:5354))
        (PORT d[3] (4966:4966:4966) (4770:4770:4770))
        (PORT d[4] (6158:6158:6158) (5893:5893:5893))
        (PORT d[5] (5286:5286:5286) (5088:5088:5088))
        (PORT d[6] (1883:1883:1883) (1826:1826:1826))
        (PORT d[7] (2589:2589:2589) (2513:2513:2513))
        (PORT d[8] (4391:4391:4391) (4245:4245:4245))
        (PORT d[9] (5640:5640:5640) (5640:5640:5640))
        (PORT d[10] (4221:4221:4221) (4075:4075:4075))
        (PORT d[11] (4509:4509:4509) (4402:4402:4402))
        (PORT d[12] (5065:5065:5065) (4872:4872:4872))
        (PORT clk (2237:2237:2237) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5956:5956:5956) (5837:5837:5837))
        (PORT clk (2237:2237:2237) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2359:2359:2359))
        (PORT clk (2237:2237:2237) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (PORT d[0] (3347:3347:3347) (3189:3189:3189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2060:2060:2060) (2016:2016:2016))
        (PORT clk (2193:2193:2193) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1767:1767:1767) (1740:1740:1740))
        (PORT d[1] (1397:1397:1397) (1377:1377:1377))
        (PORT d[2] (1130:1130:1130) (1130:1130:1130))
        (PORT d[3] (1133:1133:1133) (1135:1135:1135))
        (PORT d[4] (6934:6934:6934) (6956:6956:6956))
        (PORT d[5] (5275:5275:5275) (5316:5316:5316))
        (PORT d[6] (4185:4185:4185) (4114:4114:4114))
        (PORT d[7] (4085:4085:4085) (4099:4099:4099))
        (PORT d[8] (2434:2434:2434) (2387:2387:2387))
        (PORT d[9] (1122:1122:1122) (1129:1129:1129))
        (PORT d[10] (1107:1107:1107) (1117:1117:1117))
        (PORT d[11] (2812:2812:2812) (2788:2788:2788))
        (PORT d[12] (1406:1406:1406) (1396:1396:1396))
        (PORT clk (2189:2189:2189) (2181:2181:2181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1676:1676:1676) (1579:1579:1579))
        (PORT clk (2189:2189:2189) (2181:2181:2181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2185:2185:2185))
        (PORT d[0] (1724:1724:1724) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[29\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2341:2341:2341) (2107:2107:2107))
        (PORT datab (2650:2650:2650) (2393:2393:2393))
        (PORT datac (2839:2839:2839) (2676:2676:2676))
        (PORT datad (3052:3052:3052) (3052:3052:3052))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[29\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (959:959:959))
        (PORT datab (1631:1631:1631) (1463:1463:1463))
        (PORT datac (2839:2839:2839) (2676:2676:2676))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1459:1459:1459) (1497:1497:1497))
        (PORT datab (3259:3259:3259) (3295:3295:3295))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4444:4444:4444) (4281:4281:4281))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|selnose\[99\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (820:820:820))
        (PORT datab (398:398:398) (387:387:387))
        (PORT datac (1554:1554:1554) (1467:1467:1467))
        (PORT datad (1021:1021:1021) (988:988:988))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (675:675:675))
        (PORT datab (468:468:468) (476:476:476))
        (PORT datac (935:935:935) (885:885:885))
        (PORT datad (676:676:676) (648:648:648))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (506:506:506))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (467:467:467) (505:505:505))
        (PORT datad (677:677:677) (648:648:648))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1934:1934:1934) (1891:1891:1891))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector28\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (641:641:641) (616:616:616))
        (PORT datad (232:232:232) (293:293:293))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3120:3120:3120) (2989:2989:2989))
        (PORT clk (2261:2261:2261) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7687:7687:7687) (7345:7345:7345))
        (PORT d[1] (4136:4136:4136) (3907:3907:3907))
        (PORT d[2] (4514:4514:4514) (4287:4287:4287))
        (PORT d[3] (3496:3496:3496) (3387:3387:3387))
        (PORT d[4] (3898:3898:3898) (3702:3702:3702))
        (PORT d[5] (6032:6032:6032) (5878:5878:5878))
        (PORT d[6] (5507:5507:5507) (5292:5292:5292))
        (PORT d[7] (3568:3568:3568) (3362:3362:3362))
        (PORT d[8] (5209:5209:5209) (4964:4964:4964))
        (PORT d[9] (3124:3124:3124) (3125:3125:3125))
        (PORT d[10] (4200:4200:4200) (4008:4008:4008))
        (PORT d[11] (6276:6276:6276) (6208:6208:6208))
        (PORT d[12] (2549:2549:2549) (2588:2588:2588))
        (PORT clk (2258:2258:2258) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3487:3487:3487) (3331:3331:3331))
        (PORT clk (2258:2258:2258) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4140:4140:4140) (3863:3863:3863))
        (PORT clk (2258:2258:2258) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
        (PORT d[0] (5806:5806:5806) (5494:5494:5494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1795:1795:1795) (1773:1773:1773))
        (PORT clk (2215:2215:2215) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5026:5026:5026) (4937:4937:4937))
        (PORT d[1] (4535:4535:4535) (4510:4510:4510))
        (PORT d[2] (5144:5144:5144) (5002:5002:5002))
        (PORT d[3] (3935:3935:3935) (3838:3838:3838))
        (PORT d[4] (5395:5395:5395) (5330:5330:5330))
        (PORT d[5] (3537:3537:3537) (3528:3528:3528))
        (PORT d[6] (7291:7291:7291) (6804:6804:6804))
        (PORT d[7] (4944:4944:4944) (4975:4975:4975))
        (PORT d[8] (4858:4858:4858) (4662:4662:4662))
        (PORT d[9] (5682:5682:5682) (5464:5464:5464))
        (PORT d[10] (4762:4762:4762) (4602:4602:4602))
        (PORT d[11] (3941:3941:3941) (3977:3977:3977))
        (PORT d[12] (6627:6627:6627) (6536:6536:6536))
        (PORT clk (2211:2211:2211) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4986:4986:4986) (4621:4621:4621))
        (PORT clk (2211:2211:2211) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2207:2207:2207))
        (PORT d[0] (4783:4783:4783) (4703:4703:4703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3713:3713:3713) (3535:3535:3535))
        (PORT clk (2266:2266:2266) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7660:7660:7660) (7310:7310:7310))
        (PORT d[1] (4157:4157:4157) (3934:3934:3934))
        (PORT d[2] (4216:4216:4216) (4007:4007:4007))
        (PORT d[3] (3806:3806:3806) (3679:3679:3679))
        (PORT d[4] (3905:3905:3905) (3710:3710:3710))
        (PORT d[5] (6040:6040:6040) (5887:5887:5887))
        (PORT d[6] (7200:7200:7200) (6950:6950:6950))
        (PORT d[7] (3890:3890:3890) (3675:3675:3675))
        (PORT d[8] (5185:5185:5185) (4941:4941:4941))
        (PORT d[9] (3125:3125:3125) (3133:3133:3133))
        (PORT d[10] (4207:4207:4207) (4016:4016:4016))
        (PORT d[11] (6277:6277:6277) (6209:6209:6209))
        (PORT d[12] (2196:2196:2196) (2220:2220:2220))
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3524:3524:3524) (3306:3306:3306))
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4121:4121:4121) (3845:3845:3845))
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2295:2295:2295))
        (PORT d[0] (5268:5268:5268) (5224:5224:5224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2059:2059:2059) (2006:2006:2006))
        (PORT clk (2220:2220:2220) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5051:5051:5051) (4962:4962:4962))
        (PORT d[1] (3243:3243:3243) (3256:3256:3256))
        (PORT d[2] (5135:5135:5135) (5005:5005:5005))
        (PORT d[3] (3654:3654:3654) (3593:3593:3593))
        (PORT d[4] (5396:5396:5396) (5332:5332:5332))
        (PORT d[5] (4409:4409:4409) (4462:4462:4462))
        (PORT d[6] (7292:7292:7292) (6810:6810:6810))
        (PORT d[7] (4913:4913:4913) (4944:4944:4944))
        (PORT d[8] (4917:4917:4917) (4719:4719:4719))
        (PORT d[9] (5581:5581:5581) (5265:5265:5265))
        (PORT d[10] (4753:4753:4753) (4595:4595:4595))
        (PORT d[11] (3386:3386:3386) (3467:3467:3467))
        (PORT d[12] (7207:7207:7207) (7086:7086:7086))
        (PORT clk (2216:2216:2216) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2702:2702:2702) (2665:2665:2665))
        (PORT clk (2216:2216:2216) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2210:2210:2210))
        (PORT d[0] (3681:3681:3681) (3565:3565:3565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[28\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3183:3183:3183) (3204:3204:3204))
        (PORT datab (3405:3405:3405) (3322:3322:3322))
        (PORT datac (994:994:994) (933:933:933))
        (PORT datad (980:980:980) (929:929:929))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4538:4538:4538) (4324:4324:4324))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5576:5576:5576) (5329:5329:5329))
        (PORT d[1] (5534:5534:5534) (5283:5283:5283))
        (PORT d[2] (5960:5960:5960) (5729:5729:5729))
        (PORT d[3] (2907:2907:2907) (2728:2728:2728))
        (PORT d[4] (6096:6096:6096) (5922:5922:5922))
        (PORT d[5] (6118:6118:6118) (5819:5819:5819))
        (PORT d[6] (6548:6548:6548) (6199:6199:6199))
        (PORT d[7] (5234:5234:5234) (5116:5116:5116))
        (PORT d[8] (5770:5770:5770) (5621:5621:5621))
        (PORT d[9] (4179:4179:4179) (4158:4158:4158))
        (PORT d[10] (4322:4322:4322) (4246:4246:4246))
        (PORT d[11] (5628:5628:5628) (5443:5443:5443))
        (PORT d[12] (2789:2789:2789) (2776:2776:2776))
        (PORT clk (2243:2243:2243) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3544:3544:3544) (3404:3404:3404))
        (PORT clk (2243:2243:2243) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6205:6205:6205) (5900:5900:5900))
        (PORT clk (2243:2243:2243) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (PORT d[0] (4338:4338:4338) (4103:4103:4103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (797:797:797) (804:804:804))
        (PORT clk (2199:2199:2199) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4965:4965:4965) (4862:4862:4862))
        (PORT d[1] (5244:5244:5244) (5218:5218:5218))
        (PORT d[2] (3188:3188:3188) (3190:3190:3190))
        (PORT d[3] (4688:4688:4688) (4602:4602:4602))
        (PORT d[4] (6760:6760:6760) (6664:6664:6664))
        (PORT d[5] (3923:3923:3923) (3941:3941:3941))
        (PORT d[6] (2953:2953:2953) (2754:2754:2754))
        (PORT d[7] (6250:6250:6250) (6244:6244:6244))
        (PORT d[8] (5835:5835:5835) (5603:5603:5603))
        (PORT d[9] (6463:6463:6463) (6104:6104:6104))
        (PORT d[10] (3124:3124:3124) (2928:2928:2928))
        (PORT d[11] (4396:4396:4396) (4451:4451:4451))
        (PORT d[12] (5605:5605:5605) (5548:5548:5548))
        (PORT clk (2195:2195:2195) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4535:4535:4535) (4381:4381:4381))
        (PORT clk (2195:2195:2195) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2189:2189:2189))
        (PORT d[0] (4996:4996:4996) (4845:4845:4845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4421:4421:4421) (4256:4256:4256))
        (PORT clk (2239:2239:2239) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5223:5223:5223) (4978:4978:4978))
        (PORT d[1] (5151:5151:5151) (4905:4905:4905))
        (PORT d[2] (5636:5636:5636) (5433:5433:5433))
        (PORT d[3] (2871:2871:2871) (2684:2684:2684))
        (PORT d[4] (5787:5787:5787) (5632:5632:5632))
        (PORT d[5] (5773:5773:5773) (5491:5491:5491))
        (PORT d[6] (5626:5626:5626) (5319:5319:5319))
        (PORT d[7] (4917:4917:4917) (4814:4814:4814))
        (PORT d[8] (5782:5782:5782) (5636:5636:5636))
        (PORT d[9] (3491:3491:3491) (3502:3502:3502))
        (PORT d[10] (4004:4004:4004) (3941:3941:3941))
        (PORT d[11] (5846:5846:5846) (5626:5626:5626))
        (PORT d[12] (6475:6475:6475) (6197:6197:6197))
        (PORT clk (2236:2236:2236) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2678:2678:2678) (2608:2608:2608))
        (PORT clk (2236:2236:2236) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6182:6182:6182) (5873:5873:5873))
        (PORT clk (2236:2236:2236) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (PORT d[0] (5089:5089:5089) (4930:4930:4930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (874:874:874) (889:889:889))
        (PORT clk (2192:2192:2192) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4369:4369:4369) (4302:4302:4302))
        (PORT d[1] (5666:5666:5666) (5702:5702:5702))
        (PORT d[2] (3206:3206:3206) (3208:3208:3208))
        (PORT d[3] (5326:5326:5326) (5203:5203:5203))
        (PORT d[4] (6545:6545:6545) (6554:6554:6554))
        (PORT d[5] (3926:3926:3926) (3951:3951:3951))
        (PORT d[6] (3285:3285:3285) (3073:3073:3073))
        (PORT d[7] (4831:4831:4831) (4831:4831:4831))
        (PORT d[8] (6001:6001:6001) (5681:5681:5681))
        (PORT d[9] (6267:6267:6267) (5948:5948:5948))
        (PORT d[10] (3099:3099:3099) (2916:2916:2916))
        (PORT d[11] (4771:4771:4771) (4816:4816:4816))
        (PORT d[12] (5958:5958:5958) (5889:5889:5889))
        (PORT clk (2188:2188:2188) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5358:5358:5358) (5128:5128:5128))
        (PORT clk (2188:2188:2188) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2183:2183:2183))
        (PORT d[0] (6825:6825:6825) (6654:6654:6654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[28\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1618:1618:1618) (1538:1538:1538))
        (PORT datab (3082:3082:3082) (3087:3087:3087))
        (PORT datac (681:681:681) (638:638:638))
        (PORT datad (1009:1009:1009) (951:951:951))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (3261:3261:3261) (3298:3298:3298))
        (PORT datac (254:254:254) (326:326:326))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4444:4444:4444) (4281:4281:4281))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Div0\|auto_generated\|divider\|divider\|selnose\[132\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (1054:1054:1054) (1027:1027:1027))
        (PORT datac (1560:1560:1560) (1475:1475:1475))
        (PORT datad (397:397:397) (383:383:383))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (692:692:692))
        (PORT datab (683:683:683) (662:662:662))
        (PORT datac (935:935:935) (886:886:886))
        (PORT datad (436:436:436) (440:440:440))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (539:539:539))
        (PORT datab (684:684:684) (641:641:641))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (450:450:450) (461:461:461))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1934:1934:1934) (1891:1891:1891))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector27\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (640:640:640) (616:616:616))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3431:3431:3431) (3194:3194:3194))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8235:8235:8235) (7866:7866:7866))
        (PORT d[1] (4505:4505:4505) (4271:4271:4271))
        (PORT d[2] (4881:4881:4881) (4652:4652:4652))
        (PORT d[3] (3875:3875:3875) (3757:3757:3757))
        (PORT d[4] (4229:4229:4229) (4022:4022:4022))
        (PORT d[5] (6414:6414:6414) (6261:6261:6261))
        (PORT d[6] (5788:5788:5788) (5564:5564:5564))
        (PORT d[7] (4512:4512:4512) (4256:4256:4256))
        (PORT d[8] (5537:5537:5537) (5282:5282:5282))
        (PORT d[9] (3181:3181:3181) (3193:3193:3193))
        (PORT d[10] (4535:4535:4535) (4330:4330:4330))
        (PORT d[11] (6625:6625:6625) (6553:6553:6553))
        (PORT d[12] (1803:1803:1803) (1825:1825:1825))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3857:3857:3857) (3691:3691:3691))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4465:4465:4465) (4180:4180:4180))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (PORT d[0] (6109:6109:6109) (5776:5776:5776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1768:1768:1768) (1738:1738:1738))
        (PORT clk (2215:2215:2215) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5387:5387:5387) (5287:5287:5287))
        (PORT d[1] (4541:4541:4541) (4531:4531:4531))
        (PORT d[2] (5477:5477:5477) (5324:5324:5324))
        (PORT d[3] (4292:4292:4292) (4202:4202:4202))
        (PORT d[4] (5751:5751:5751) (5684:5684:5684))
        (PORT d[5] (3527:3527:3527) (3534:3534:3534))
        (PORT d[6] (3911:3911:3911) (3673:3673:3673))
        (PORT d[7] (5267:5267:5267) (5296:5296:5296))
        (PORT d[8] (5249:5249:5249) (5042:5042:5042))
        (PORT d[9] (5348:5348:5348) (5066:5066:5066))
        (PORT d[10] (5062:5062:5062) (4889:4889:4889))
        (PORT d[11] (3702:3702:3702) (3774:3774:3774))
        (PORT d[12] (6964:6964:6964) (6864:6864:6864))
        (PORT clk (2211:2211:2211) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5325:5325:5325) (4951:4951:4951))
        (PORT clk (2211:2211:2211) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2203:2203:2203))
        (PORT d[0] (5090:5090:5090) (4998:4998:4998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3475:3475:3475) (3239:3239:3239))
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7336:7336:7336) (7013:7013:7013))
        (PORT d[1] (4819:4819:4819) (4573:4573:4573))
        (PORT d[2] (4905:4905:4905) (4680:4680:4680))
        (PORT d[3] (4192:4192:4192) (4056:4056:4056))
        (PORT d[4] (4570:4570:4570) (4350:4350:4350))
        (PORT d[5] (6717:6717:6717) (6549:6549:6549))
        (PORT d[6] (6131:6131:6131) (5899:5899:5899))
        (PORT d[7] (3899:3899:3899) (3695:3695:3695))
        (PORT d[8] (5515:5515:5515) (5261:5261:5261))
        (PORT d[9] (3504:3504:3504) (3499:3499:3499))
        (PORT d[10] (4576:4576:4576) (4371:4371:4371))
        (PORT d[11] (6975:6975:6975) (6889:6889:6889))
        (PORT d[12] (2121:2121:2121) (2139:2139:2139))
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5922:5922:5922) (5763:5763:5763))
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4446:4446:4446) (4162:4162:4162))
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (PORT d[0] (4818:4818:4818) (4664:4664:4664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1818:1818:1818) (1788:1788:1788))
        (PORT clk (2216:2216:2216) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5719:5719:5719) (5609:5609:5609))
        (PORT d[1] (4578:4578:4578) (4572:4572:4572))
        (PORT d[2] (5797:5797:5797) (5643:5643:5643))
        (PORT d[3] (4304:4304:4304) (4211:4211:4211))
        (PORT d[4] (6088:6088:6088) (6010:6010:6010))
        (PORT d[5] (3557:3557:3557) (3565:3565:3565))
        (PORT d[6] (7957:7957:7957) (7450:7450:7450))
        (PORT d[7] (5580:5580:5580) (5592:5592:5592))
        (PORT d[8] (5224:5224:5224) (5020:5020:5020))
        (PORT d[9] (5322:5322:5322) (5044:5044:5044))
        (PORT d[10] (4598:4598:4598) (4433:4433:4433))
        (PORT d[11] (3743:3743:3743) (3813:3813:3813))
        (PORT d[12] (7326:7326:7326) (7211:7211:7211))
        (PORT clk (2212:2212:2212) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4174:4174:4174) (4010:4010:4010))
        (PORT clk (2212:2212:2212) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2206:2206:2206))
        (PORT d[0] (4558:4558:4558) (4367:4367:4367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3130:3130:3130) (2909:2909:2909))
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8255:8255:8255) (7881:7881:7881))
        (PORT d[1] (4504:4504:4504) (4272:4272:4272))
        (PORT d[2] (4540:4540:4540) (4318:4318:4318))
        (PORT d[3] (3810:3810:3810) (3684:3684:3684))
        (PORT d[4] (3935:3935:3935) (3730:3730:3730))
        (PORT d[5] (6410:6410:6410) (6262:6262:6262))
        (PORT d[6] (5787:5787:5787) (5563:5563:5563))
        (PORT d[7] (3583:3583:3583) (3386:3386:3386))
        (PORT d[8] (5489:5489:5489) (5232:5232:5232))
        (PORT d[9] (3180:3180:3180) (3192:3192:3192))
        (PORT d[10] (4521:4521:4521) (4315:4315:4315))
        (PORT d[11] (6624:6624:6624) (6552:6552:6552))
        (PORT d[12] (2175:2175:2175) (2196:2196:2196))
        (PORT clk (2257:2257:2257) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3539:3539:3539) (3329:3329:3329))
        (PORT clk (2257:2257:2257) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4133:4133:4133) (3864:3864:3864))
        (PORT clk (2257:2257:2257) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
        (PORT d[0] (5584:5584:5584) (5530:5530:5530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1800:1800:1800) (1769:1769:1769))
        (PORT clk (2213:2213:2213) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5362:5362:5362) (5263:5263:5263))
        (PORT d[1] (4558:4558:4558) (4552:4552:4552))
        (PORT d[2] (5434:5434:5434) (5292:5292:5292))
        (PORT d[3] (3686:3686:3686) (3625:3625:3625))
        (PORT d[4] (5749:5749:5749) (5681:5681:5681))
        (PORT d[5] (3217:3217:3217) (3240:3240:3240))
        (PORT d[6] (4213:4213:4213) (3957:3957:3957))
        (PORT d[7] (5266:5266:5266) (5295:5295:5295))
        (PORT d[8] (5227:5227:5227) (5019:5019:5019))
        (PORT d[9] (5356:5356:5356) (5079:5079:5079))
        (PORT d[10] (5081:5081:5081) (4905:4905:4905))
        (PORT d[11] (3372:3372:3372) (3455:3455:3455))
        (PORT d[12] (5198:5198:5198) (5120:5120:5120))
        (PORT clk (2209:2209:2209) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2690:2690:2690) (2653:2653:2653))
        (PORT clk (2209:2209:2209) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2201:2201:2201))
        (PORT d[0] (3661:3661:3661) (3549:3549:3549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3527:3527:3527) (3165:3165:3165))
        (PORT clk (2264:2264:2264) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7298:7298:7298) (6908:6908:6908))
        (PORT d[1] (7592:7592:7592) (7090:7090:7090))
        (PORT d[2] (7390:7390:7390) (7100:7100:7100))
        (PORT d[3] (4325:4325:4325) (4246:4246:4246))
        (PORT d[4] (6086:6086:6086) (5913:5913:5913))
        (PORT d[5] (5387:5387:5387) (5242:5242:5242))
        (PORT d[6] (6190:6190:6190) (5995:5995:5995))
        (PORT d[7] (5970:5970:5970) (5861:5861:5861))
        (PORT d[8] (5904:5904:5904) (5606:5606:5606))
        (PORT d[9] (6224:6224:6224) (6204:6204:6204))
        (PORT d[10] (6000:6000:6000) (5796:5796:5796))
        (PORT d[11] (5155:5155:5155) (5067:5067:5067))
        (PORT d[12] (2897:2897:2897) (2979:2979:2979))
        (PORT clk (2261:2261:2261) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3395:3395:3395) (3330:3330:3330))
        (PORT clk (2261:2261:2261) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6031:6031:6031) (5892:5892:5892))
        (PORT clk (2261:2261:2261) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (PORT d[0] (5715:5715:5715) (5539:5539:5539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2736:2736:2736) (2513:2513:2513))
        (PORT clk (2217:2217:2217) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4370:4370:4370) (4326:4326:4326))
        (PORT d[1] (3900:3900:3900) (3901:3901:3901))
        (PORT d[2] (4800:4800:4800) (4698:4698:4698))
        (PORT d[3] (5059:5059:5059) (5075:5075:5075))
        (PORT d[4] (4433:4433:4433) (4412:4412:4412))
        (PORT d[5] (4054:4054:4054) (4145:4145:4145))
        (PORT d[6] (5664:5664:5664) (5201:5201:5201))
        (PORT d[7] (4633:4633:4633) (4684:4684:4684))
        (PORT d[8] (6616:6616:6616) (6332:6332:6332))
        (PORT d[9] (7408:7408:7408) (7186:7186:7186))
        (PORT d[10] (5373:5373:5373) (5199:5199:5199))
        (PORT d[11] (4379:4379:4379) (4473:4473:4473))
        (PORT d[12] (5967:5967:5967) (5927:5927:5927))
        (PORT clk (2213:2213:2213) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3224:3224:3224) (3228:3228:3228))
        (PORT clk (2213:2213:2213) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2211:2211:2211))
        (PORT d[0] (5422:5422:5422) (5211:5211:5211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[27\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3029:3029:3029) (3027:3027:3027))
        (PORT datab (1085:1085:1085) (1028:1028:1028))
        (PORT datac (2580:2580:2580) (2444:2444:2444))
        (PORT datad (2193:2193:2193) (2081:2081:2081))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[27\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2872:2872:2872) (2710:2710:2710))
        (PORT datab (1639:1639:1639) (1546:1546:1546))
        (PORT datac (1339:1339:1339) (1273:1273:1273))
        (PORT datad (940:940:940) (895:895:895))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (366:366:366))
        (PORT datab (3258:3258:3258) (3294:3294:3294))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4444:4444:4444) (4281:4281:4281))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (3263:3263:3263) (3300:3300:3300))
        (PORT datac (257:257:257) (329:329:329))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4444:4444:4444) (4281:4281:4281))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2445:2445:2445) (2441:2441:2441))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (2684:2684:2684) (2538:2538:2538))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1900:1900:1900))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4611:4611:4611) (4530:4530:4530))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1285:1285:1285) (1279:1279:1279))
        (PORT datab (731:731:731) (699:699:699))
        (PORT datac (1016:1016:1016) (987:987:987))
        (PORT datad (688:688:688) (661:661:661))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1275:1275:1275) (1224:1224:1224))
        (PORT datab (217:217:217) (242:242:242))
        (PORT datac (949:949:949) (932:932:932))
        (PORT datad (1172:1172:1172) (1095:1095:1095))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1932:1932:1932) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector24\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (966:966:966) (932:932:932))
        (PORT datad (232:232:232) (293:293:293))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1813:1813:1813) (1683:1683:1683))
        (PORT clk (2249:2249:2249) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4148:4148:4148) (4010:4010:4010))
        (PORT d[1] (1980:1980:1980) (1921:1921:1921))
        (PORT d[2] (1712:1712:1712) (1699:1699:1699))
        (PORT d[3] (1902:1902:1902) (1846:1846:1846))
        (PORT d[4] (1973:1973:1973) (1910:1910:1910))
        (PORT d[5] (4718:4718:4718) (4526:4526:4526))
        (PORT d[6] (4205:4205:4205) (4064:4064:4064))
        (PORT d[7] (3575:3575:3575) (3459:3459:3459))
        (PORT d[8] (4442:4442:4442) (4272:4272:4272))
        (PORT d[9] (3342:3342:3342) (3293:3293:3293))
        (PORT d[10] (3220:3220:3220) (3119:3119:3119))
        (PORT d[11] (2258:2258:2258) (2202:2202:2202))
        (PORT d[12] (3813:3813:3813) (3701:3701:3701))
        (PORT clk (2246:2246:2246) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3745:3745:3745) (3539:3539:3539))
        (PORT clk (2246:2246:2246) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4634:4634:4634) (4377:4377:4377))
        (PORT clk (2246:2246:2246) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (PORT d[0] (5820:5820:5820) (5510:5510:5510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1489:1489:1489) (1479:1479:1479))
        (PORT clk (2203:2203:2203) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3698:3698:3698) (3663:3663:3663))
        (PORT d[1] (5785:5785:5785) (5859:5859:5859))
        (PORT d[2] (4678:4678:4678) (4583:4583:4583))
        (PORT d[3] (4367:4367:4367) (4197:4197:4197))
        (PORT d[4] (5345:5345:5345) (5247:5247:5247))
        (PORT d[5] (3862:3862:3862) (3851:3851:3851))
        (PORT d[6] (2798:2798:2798) (2662:2662:2662))
        (PORT d[7] (4735:4735:4735) (4701:4701:4701))
        (PORT d[8] (4550:4550:4550) (4381:4381:4381))
        (PORT d[9] (7973:7973:7973) (7696:7696:7696))
        (PORT d[10] (2074:2074:2074) (1975:1975:1975))
        (PORT d[11] (2852:2852:2852) (2857:2857:2857))
        (PORT d[12] (5568:5568:5568) (5500:5500:5500))
        (PORT clk (2199:2199:2199) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4902:4902:4902) (4623:4623:4623))
        (PORT clk (2199:2199:2199) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2193:2193:2193))
        (PORT d[0] (1784:1784:1784) (1682:1682:1682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3105:3105:3105) (2939:2939:2939))
        (PORT clk (2240:2240:2240) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2839:2839:2839) (2746:2746:2746))
        (PORT d[1] (3536:3536:3536) (3421:3421:3421))
        (PORT d[2] (3884:3884:3884) (3779:3779:3779))
        (PORT d[3] (4089:4089:4089) (3931:3931:3931))
        (PORT d[4] (2909:2909:2909) (2814:2814:2814))
        (PORT d[5] (3453:3453:3453) (3316:3316:3316))
        (PORT d[6] (3129:3129:3129) (3024:3024:3024))
        (PORT d[7] (3537:3537:3537) (3450:3450:3450))
        (PORT d[8] (3145:3145:3145) (3044:3044:3044))
        (PORT d[9] (4731:4731:4731) (4718:4718:4718))
        (PORT d[10] (4073:4073:4073) (3924:3924:3924))
        (PORT d[11] (3478:3478:3478) (3342:3342:3342))
        (PORT d[12] (3247:3247:3247) (3164:3164:3164))
        (PORT clk (2237:2237:2237) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3593:3593:3593) (3355:3355:3355))
        (PORT clk (2237:2237:2237) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3598:3598:3598) (3351:3351:3351))
        (PORT clk (2237:2237:2237) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (PORT d[0] (3815:3815:3815) (3705:3705:3705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (847:847:847) (864:864:864))
        (PORT clk (2193:2193:2193) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5152:5152:5152) (5022:5022:5022))
        (PORT d[1] (5156:5156:5156) (5254:5254:5254))
        (PORT d[2] (3424:3424:3424) (3382:3382:3382))
        (PORT d[3] (3651:3651:3651) (3495:3495:3495))
        (PORT d[4] (6248:6248:6248) (6305:6305:6305))
        (PORT d[5] (4631:4631:4631) (4673:4673:4673))
        (PORT d[6] (7115:7115:7115) (6731:6731:6731))
        (PORT d[7] (5324:5324:5324) (5262:5262:5262))
        (PORT d[8] (3356:3356:3356) (3205:3205:3205))
        (PORT d[9] (6942:6942:6942) (6687:6687:6687))
        (PORT d[10] (6196:6196:6196) (6095:6095:6095))
        (PORT d[11] (2907:2907:2907) (2949:2949:2949))
        (PORT d[12] (6376:6376:6376) (6351:6351:6351))
        (PORT clk (2189:2189:2189) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2617:2617:2617) (2543:2543:2543))
        (PORT clk (2189:2189:2189) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (PORT d[0] (4400:4400:4400) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[24\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3507:3507:3507) (3502:3502:3502))
        (PORT datab (1963:1963:1963) (1896:1896:1896))
        (PORT datac (1980:1980:1980) (1879:1879:1879))
        (PORT datad (957:957:957) (899:899:899))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1779:1779:1779) (1660:1660:1660))
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4173:4173:4173) (4035:4035:4035))
        (PORT d[1] (2273:2273:2273) (2205:2205:2205))
        (PORT d[2] (2029:2029:2029) (2002:2002:2002))
        (PORT d[3] (2576:2576:2576) (2484:2484:2484))
        (PORT d[4] (1948:1948:1948) (1883:1883:1883))
        (PORT d[5] (1923:1923:1923) (1865:1865:1865))
        (PORT d[6] (4230:4230:4230) (4087:4087:4087))
        (PORT d[7] (3329:3329:3329) (3232:3232:3232))
        (PORT d[8] (1926:1926:1926) (1879:1879:1879))
        (PORT d[9] (3447:3447:3447) (3446:3446:3446))
        (PORT d[10] (3180:3180:3180) (3079:3079:3079))
        (PORT d[11] (2243:2243:2243) (2184:2184:2184))
        (PORT d[12] (2024:2024:2024) (1975:1975:1975))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3093:3093:3093) (2905:2905:2905))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4640:4640:4640) (4380:4380:4380))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (PORT d[0] (2704:2704:2704) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1463:1463:1463) (1454:1454:1454))
        (PORT clk (2199:2199:2199) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3722:3722:3722) (3686:3686:3686))
        (PORT d[1] (5495:5495:5495) (5584:5584:5584))
        (PORT d[2] (4593:4593:4593) (4489:4489:4489))
        (PORT d[3] (4029:4029:4029) (3866:3866:3866))
        (PORT d[4] (5311:5311:5311) (5217:5217:5217))
        (PORT d[5] (4680:4680:4680) (4751:4751:4751))
        (PORT d[6] (2846:2846:2846) (2712:2712:2712))
        (PORT d[7] (3728:3728:3728) (3689:3689:3689))
        (PORT d[8] (4876:4876:4876) (4692:4692:4692))
        (PORT d[9] (7984:7984:7984) (7714:7714:7714))
        (PORT d[10] (2107:2107:2107) (2008:2008:2008))
        (PORT d[11] (3604:3604:3604) (3639:3639:3639))
        (PORT d[12] (5802:5802:5802) (5654:5654:5654))
        (PORT clk (2195:2195:2195) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5163:5163:5163) (5014:5014:5014))
        (PORT clk (2195:2195:2195) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2189:2189:2189))
        (PORT d[0] (2304:2304:2304) (2164:2164:2164))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3067:3067:3067) (2897:2897:2897))
        (PORT clk (2253:2253:2253) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3165:3165:3165) (3055:3055:3055))
        (PORT d[1] (3233:3233:3233) (3119:3119:3119))
        (PORT d[2] (3862:3862:3862) (3753:3753:3753))
        (PORT d[3] (4040:4040:4040) (3880:3880:3880))
        (PORT d[4] (3199:3199:3199) (3092:3092:3092))
        (PORT d[5] (3811:3811:3811) (3675:3675:3675))
        (PORT d[6] (3208:3208:3208) (3088:3088:3088))
        (PORT d[7] (3293:3293:3293) (3217:3217:3217))
        (PORT d[8] (3168:3168:3168) (3068:3068:3068))
        (PORT d[9] (4417:4417:4417) (4417:4417:4417))
        (PORT d[10] (3764:3764:3764) (3632:3632:3632))
        (PORT d[11] (3499:3499:3499) (3366:3366:3366))
        (PORT d[12] (3296:3296:3296) (3216:3216:3216))
        (PORT clk (2250:2250:2250) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3945:3945:3945) (3859:3859:3859))
        (PORT clk (2250:2250:2250) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3612:3612:3612) (3380:3380:3380))
        (PORT clk (2250:2250:2250) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (PORT d[0] (4477:4477:4477) (4366:4366:4366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1127:1127:1127) (1130:1130:1130))
        (PORT clk (2206:2206:2206) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4827:4827:4827) (4713:4713:4713))
        (PORT d[1] (5145:5145:5145) (5236:5236:5236))
        (PORT d[2] (3695:3695:3695) (3628:3628:3628))
        (PORT d[3] (3395:3395:3395) (3259:3259:3259))
        (PORT d[4] (5901:5901:5901) (5967:5967:5967))
        (PORT d[5] (4313:4313:4313) (4385:4385:4385))
        (PORT d[6] (6773:6773:6773) (6397:6397:6397))
        (PORT d[7] (4376:4376:4376) (4357:4357:4357))
        (PORT d[8] (3682:3682:3682) (3518:3518:3518))
        (PORT d[9] (6630:6630:6630) (6384:6384:6384))
        (PORT d[10] (5856:5856:5856) (5770:5770:5770))
        (PORT d[11] (3178:3178:3178) (3186:3186:3186))
        (PORT d[12] (6436:6436:6436) (6431:6431:6431))
        (PORT clk (2202:2202:2202) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4516:4516:4516) (4242:4242:4242))
        (PORT clk (2202:2202:2202) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2196:2196:2196))
        (PORT d[0] (7168:7168:7168) (7012:7012:7012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[24\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3501:3501:3501) (3495:3495:3495))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1653:1653:1653) (1571:1571:1571))
        (PORT datad (1314:1314:1314) (1247:1247:1247))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2445:2445:2445) (2441:2441:2441))
        (PORT datab (285:285:285) (355:355:355))
        (PORT datac (186:186:186) (214:214:214))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1900:1900:1900))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4611:4611:4611) (4530:4530:4530))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2448:2448:2448) (2444:2444:2444))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1900:1900:1900))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4611:4611:4611) (4530:4530:4530))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1289:1289:1289) (1283:1283:1283))
        (PORT datab (1052:1052:1052) (1021:1021:1021))
        (PORT datac (695:695:695) (670:670:670))
        (PORT datad (683:683:683) (655:655:655))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1274:1274:1274) (1223:1223:1223))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (976:976:976) (954:954:954))
        (PORT datad (1172:1172:1172) (1096:1096:1096))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1932:1932:1932) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector22\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1822:1822:1822) (1716:1716:1716))
        (PORT datad (1779:1779:1779) (1699:1699:1699))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1418:1418:1418) (1373:1373:1373))
        (PORT clk (2246:2246:2246) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2522:2522:2522) (2449:2449:2449))
        (PORT d[1] (3580:3580:3580) (3453:3453:3453))
        (PORT d[2] (2982:2982:2982) (2920:2920:2920))
        (PORT d[3] (4389:4389:4389) (4216:4216:4216))
        (PORT d[4] (2861:2861:2861) (2774:2774:2774))
        (PORT d[5] (2886:2886:2886) (2786:2786:2786))
        (PORT d[6] (2884:2884:2884) (2778:2778:2778))
        (PORT d[7] (2940:2940:2940) (2869:2869:2869))
        (PORT d[8] (3756:3756:3756) (3604:3604:3604))
        (PORT d[9] (4744:4744:4744) (4731:4731:4731))
        (PORT d[10] (2846:2846:2846) (2756:2756:2756))
        (PORT d[11] (2830:2830:2830) (2743:2743:2743))
        (PORT d[12] (2930:2930:2930) (2857:2857:2857))
        (PORT clk (2243:2243:2243) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3058:3058:3058) (2857:2857:2857))
        (PORT clk (2243:2243:2243) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2997:2997:2997) (2800:2800:2800))
        (PORT clk (2243:2243:2243) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2277:2277:2277))
        (PORT d[0] (3808:3808:3808) (3697:3697:3697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (856:856:856) (865:865:865))
        (PORT clk (2199:2199:2199) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5152:5152:5152) (5023:5023:5023))
        (PORT d[1] (4808:4808:4808) (4912:4912:4912))
        (PORT d[2] (3406:3406:3406) (3367:3367:3367))
        (PORT d[3] (3078:3078:3078) (2949:2949:2949))
        (PORT d[4] (6274:6274:6274) (6330:6330:6330))
        (PORT d[5] (4341:4341:4341) (4422:4422:4422))
        (PORT d[6] (7083:7083:7083) (6701:6701:6701))
        (PORT d[7] (4997:4997:4997) (4959:4959:4959))
        (PORT d[8] (3028:3028:3028) (2888:2888:2888))
        (PORT d[9] (6926:6926:6926) (6673:6673:6673))
        (PORT d[10] (6103:6103:6103) (5993:5993:5993))
        (PORT d[11] (2872:2872:2872) (2909:2909:2909))
        (PORT d[12] (6452:6452:6452) (6445:6445:6445))
        (PORT clk (2195:2195:2195) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2369:2369:2369) (2308:2308:2308))
        (PORT clk (2195:2195:2195) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2192:2192:2192))
        (PORT d[0] (4381:4381:4381) (4290:4290:4290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1443:1443:1443) (1398:1398:1398))
        (PORT clk (2229:2229:2229) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2551:2551:2551) (2470:2470:2470))
        (PORT d[1] (3570:3570:3570) (3454:3454:3454))
        (PORT d[2] (4213:4213:4213) (4087:4087:4087))
        (PORT d[3] (4397:4397:4397) (4224:4224:4224))
        (PORT d[4] (3542:3542:3542) (3421:3421:3421))
        (PORT d[5] (3767:3767:3767) (3619:3619:3619))
        (PORT d[6] (3164:3164:3164) (3046:3046:3046))
        (PORT d[7] (3228:3228:3228) (3146:3146:3146))
        (PORT d[8] (3403:3403:3403) (3279:3279:3279))
        (PORT d[9] (4750:4750:4750) (4738:4738:4738))
        (PORT d[10] (3164:3164:3164) (3060:3060:3060))
        (PORT d[11] (2818:2818:2818) (2715:2715:2715))
        (PORT d[12] (2895:2895:2895) (2814:2814:2814))
        (PORT clk (2226:2226:2226) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3339:3339:3339) (3128:3128:3128))
        (PORT clk (2226:2226:2226) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3593:3593:3593) (3356:3356:3356))
        (PORT clk (2226:2226:2226) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (PORT d[0] (5553:5553:5553) (5274:5274:5274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (822:822:822) (820:820:820))
        (PORT clk (2183:2183:2183) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5127:5127:5127) (5003:5003:5003))
        (PORT d[1] (5151:5151:5151) (5249:5249:5249))
        (PORT d[2] (3685:3685:3685) (3631:3631:3631))
        (PORT d[3] (3073:3073:3073) (2944:2944:2944))
        (PORT d[4] (5530:5530:5530) (5587:5587:5587))
        (PORT d[5] (4051:4051:4051) (4138:4138:4138))
        (PORT d[6] (7362:7362:7362) (6963:6963:6963))
        (PORT d[7] (5308:5308:5308) (5255:5255:5255))
        (PORT d[8] (3360:3360:3360) (3207:3207:3207))
        (PORT d[9] (6952:6952:6952) (6698:6698:6698))
        (PORT d[10] (6469:6469:6469) (6357:6357:6357))
        (PORT d[11] (2886:2886:2886) (2925:2925:2925))
        (PORT d[12] (6499:6499:6499) (6493:6493:6493))
        (PORT clk (2179:2179:2179) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3653:3653:3653) (3433:3433:3433))
        (PORT clk (2179:2179:2179) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2171:2171:2171))
        (PORT d[0] (3743:3743:3743) (3656:3656:3656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[22\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3503:3503:3503) (3497:3497:3497))
        (PORT datab (1964:1964:1964) (1897:1897:1897))
        (PORT datac (932:932:932) (885:885:885))
        (PORT datad (707:707:707) (660:660:660))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1777:1777:1777) (1742:1742:1742))
        (PORT clk (2259:2259:2259) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3436:3436:3436) (3311:3311:3311))
        (PORT d[1] (3399:3399:3399) (3258:3258:3258))
        (PORT d[2] (3289:3289:3289) (3218:3218:3218))
        (PORT d[3] (3738:3738:3738) (3588:3588:3588))
        (PORT d[4] (3520:3520:3520) (3398:3398:3398))
        (PORT d[5] (3786:3786:3786) (3631:3631:3631))
        (PORT d[6] (3487:3487:3487) (3374:3374:3374))
        (PORT d[7] (3637:3637:3637) (3546:3546:3546))
        (PORT d[8] (3501:3501:3501) (3393:3393:3393))
        (PORT d[9] (4103:4103:4103) (4114:4114:4114))
        (PORT d[10] (4045:4045:4045) (3885:3885:3885))
        (PORT d[11] (3775:3775:3775) (3630:3630:3630))
        (PORT d[12] (3596:3596:3596) (3505:3505:3505))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4384:4384:4384) (4185:4185:4185))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3960:3960:3960) (3712:3712:3712))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (PORT d[0] (5888:5888:5888) (5726:5726:5726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1152:1152:1152) (1152:1152:1152))
        (PORT clk (2213:2213:2213) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4827:4827:4827) (4709:4709:4709))
        (PORT d[1] (5167:5167:5167) (5261:5261:5261))
        (PORT d[2] (3339:3339:3339) (3287:3287:3287))
        (PORT d[3] (3744:3744:3744) (3582:3582:3582))
        (PORT d[4] (6106:6106:6106) (6142:6142:6142))
        (PORT d[5] (4025:4025:4025) (4118:4118:4118))
        (PORT d[6] (6718:6718:6718) (6338:6338:6338))
        (PORT d[7] (4352:4352:4352) (4332:4332:4332))
        (PORT d[8] (3702:3702:3702) (3539:3539:3539))
        (PORT d[9] (6549:6549:6549) (6301:6301:6301))
        (PORT d[10] (5862:5862:5862) (5774:5774:5774))
        (PORT d[11] (2886:2886:2886) (2925:2925:2925))
        (PORT d[12] (6716:6716:6716) (6701:6701:6701))
        (PORT clk (2209:2209:2209) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4850:4850:4850) (4737:4737:4737))
        (PORT clk (2209:2209:2209) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2203:2203:2203))
        (PORT d[0] (5191:5191:5191) (4993:4993:4993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1776:1776:1776) (1741:1741:1741))
        (PORT clk (2256:2256:2256) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3718:3718:3718) (3573:3573:3573))
        (PORT d[1] (3262:3262:3262) (3154:3154:3154))
        (PORT d[2] (3565:3565:3565) (3476:3476:3476))
        (PORT d[3] (3725:3725:3725) (3577:3577:3577))
        (PORT d[4] (3237:3237:3237) (3131:3131:3131))
        (PORT d[5] (3765:3765:3765) (3630:3630:3630))
        (PORT d[6] (3481:3481:3481) (3367:3367:3367))
        (PORT d[7] (3651:3651:3651) (3564:3564:3564))
        (PORT d[8] (3528:3528:3528) (3416:3416:3416))
        (PORT d[9] (4404:4404:4404) (4402:4402:4402))
        (PORT d[10] (3757:3757:3757) (3624:3624:3624))
        (PORT d[11] (3763:3763:3763) (3617:3617:3617))
        (PORT d[12] (3957:3957:3957) (3856:3856:3856))
        (PORT clk (2253:2253:2253) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3370:3370:3370) (3320:3320:3320))
        (PORT clk (2253:2253:2253) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3928:3928:3928) (3679:3679:3679))
        (PORT clk (2253:2253:2253) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (PORT d[0] (4468:4468:4468) (4357:4357:4357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1179:1179:1179) (1177:1177:1177))
        (PORT clk (2210:2210:2210) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4843:4843:4843) (4727:4727:4727))
        (PORT d[1] (5479:5479:5479) (5556:5556:5556))
        (PORT d[2] (3354:3354:3354) (3307:3307:3307))
        (PORT d[3] (3744:3744:3744) (3597:3597:3597))
        (PORT d[4] (5893:5893:5893) (5958:5958:5958))
        (PORT d[5] (4284:4284:4284) (4349:4349:4349))
        (PORT d[6] (6790:6790:6790) (6412:6412:6412))
        (PORT d[7] (4368:4368:4368) (4348:4348:4348))
        (PORT d[8] (3728:3728:3728) (3563:3563:3563))
        (PORT d[9] (6597:6597:6597) (6351:6351:6351))
        (PORT d[10] (5850:5850:5850) (5764:5764:5764))
        (PORT d[11] (3448:3448:3448) (3440:3440:3440))
        (PORT d[12] (7024:7024:7024) (6994:6994:6994))
        (PORT clk (2206:2206:2206) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3966:3966:3966) (3730:3730:3730))
        (PORT clk (2206:2206:2206) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2200:2200:2200))
        (PORT d[0] (7214:7214:7214) (7057:7057:7057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[22\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3500:3500:3500) (3493:3493:3493))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1350:1350:1350) (1282:1282:1282))
        (PORT datad (1298:1298:1298) (1226:1226:1226))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2448:2448:2448) (2444:2444:2444))
        (PORT datab (287:287:287) (357:357:357))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1900:1900:1900))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4611:4611:4611) (4530:4530:4530))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (854:854:854))
        (PORT datab (1643:1643:1643) (1598:1598:1598))
        (PORT datac (1027:1027:1027) (989:989:989))
        (PORT datad (707:707:707) (693:693:693))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux10\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (869:869:869))
        (PORT datab (757:757:757) (753:753:753))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1013:1013:1013) (996:996:996))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1932:1932:1932) (1888:1888:1888))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector21\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2353:2353:2353) (2184:2184:2184))
        (PORT datac (1278:1278:1278) (1268:1268:1268))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2411:2411:2411) (2376:2376:2376))
        (PORT clk (2222:2222:2222) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3835:3835:3835) (3737:3737:3737))
        (PORT d[1] (4436:4436:4436) (4214:4214:4214))
        (PORT d[2] (4477:4477:4477) (4465:4465:4465))
        (PORT d[3] (4752:4752:4752) (4642:4642:4642))
        (PORT d[4] (4416:4416:4416) (4182:4182:4182))
        (PORT d[5] (5642:5642:5642) (5469:5469:5469))
        (PORT d[6] (4176:4176:4176) (3956:3956:3956))
        (PORT d[7] (4229:4229:4229) (4021:4021:4021))
        (PORT d[8] (4081:4081:4081) (3850:3850:3850))
        (PORT d[9] (3897:3897:3897) (3930:3930:3930))
        (PORT d[10] (4211:4211:4211) (3979:3979:3979))
        (PORT d[11] (5214:5214:5214) (5127:5127:5127))
        (PORT d[12] (4206:4206:4206) (3981:3981:3981))
        (PORT clk (2219:2219:2219) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4006:4006:4006) (3818:3818:3818))
        (PORT clk (2219:2219:2219) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6198:6198:6198) (6104:6104:6104))
        (PORT clk (2219:2219:2219) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2253:2253:2253))
        (PORT d[0] (5608:5608:5608) (5475:5475:5475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2480:2480:2480) (2402:2402:2402))
        (PORT clk (2176:2176:2176) (2168:2168:2168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2837:2837:2837) (2723:2723:2723))
        (PORT d[1] (5494:5494:5494) (5600:5600:5600))
        (PORT d[2] (3057:3057:3057) (2917:2917:2917))
        (PORT d[3] (3017:3017:3017) (2983:2983:2983))
        (PORT d[4] (6258:6258:6258) (6319:6319:6319))
        (PORT d[5] (4769:4769:4769) (4889:4889:4889))
        (PORT d[6] (2778:2778:2778) (2693:2693:2693))
        (PORT d[7] (3074:3074:3074) (3082:3082:3082))
        (PORT d[8] (5706:5706:5706) (5595:5595:5595))
        (PORT d[9] (7148:7148:7148) (6976:6976:6976))
        (PORT d[10] (5942:5942:5942) (5895:5895:5895))
        (PORT d[11] (3530:3530:3530) (3527:3527:3527))
        (PORT d[12] (6814:6814:6814) (6827:6827:6827))
        (PORT clk (2172:2172:2172) (2164:2164:2164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5124:5124:5124) (4953:4953:4953))
        (PORT clk (2172:2172:2172) (2164:2164:2164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2168:2168:2168))
        (PORT d[0] (6181:6181:6181) (6092:6092:6092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2271:2271:2271) (2133:2133:2133))
        (PORT clk (2233:2233:2233) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3155:3155:3155) (3044:3044:3044))
        (PORT d[1] (3918:3918:3918) (3797:3797:3797))
        (PORT d[2] (2659:2659:2659) (2615:2615:2615))
        (PORT d[3] (4423:4423:4423) (4251:4251:4251))
        (PORT d[4] (3533:3533:3533) (3422:3422:3422))
        (PORT d[5] (2853:2853:2853) (2750:2750:2750))
        (PORT d[6] (3178:3178:3178) (3061:3061:3061))
        (PORT d[7] (3242:3242:3242) (3160:3160:3160))
        (PORT d[8] (3526:3526:3526) (3393:3393:3393))
        (PORT d[9] (5061:5061:5061) (5038:5038:5038))
        (PORT d[10] (3210:3210:3210) (3107:3107:3107))
        (PORT d[11] (3498:3498:3498) (3363:3363:3363))
        (PORT d[12] (2879:2879:2879) (2798:2798:2798))
        (PORT clk (2230:2230:2230) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2828:2828:2828) (2662:2662:2662))
        (PORT clk (2230:2230:2230) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3607:3607:3607) (3373:3373:3373))
        (PORT clk (2230:2230:2230) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (PORT d[0] (5848:5848:5848) (5549:5549:5549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (815:815:815) (830:830:830))
        (PORT clk (2187:2187:2187) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5471:5471:5471) (5331:5331:5331))
        (PORT d[1] (5177:5177:5177) (5275:5275:5275))
        (PORT d[2] (3750:3750:3750) (3697:3697:3697))
        (PORT d[3] (3099:3099:3099) (2970:2970:2970))
        (PORT d[4] (6562:6562:6562) (6606:6606:6606))
        (PORT d[5] (4288:4288:4288) (4362:4362:4362))
        (PORT d[6] (3521:3521:3521) (3364:3364:3364))
        (PORT d[7] (5355:5355:5355) (5300:5300:5300))
        (PORT d[8] (3680:3680:3680) (3517:3517:3517))
        (PORT d[9] (7259:7259:7259) (7000:7000:7000))
        (PORT d[10] (6509:6509:6509) (6395:6395:6395))
        (PORT d[11] (2874:2874:2874) (2913:2913:2913))
        (PORT d[12] (6482:6482:6482) (6478:6478:6478))
        (PORT clk (2183:2183:2183) (2172:2172:2172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3422:3422:3422) (3222:3222:3222))
        (PORT clk (2183:2183:2183) (2172:2172:2172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2176:2176:2176))
        (PORT d[0] (4044:4044:4044) (3941:3941:3941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2365:2365:2365) (2284:2284:2284))
        (PORT clk (2240:2240:2240) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3455:3455:3455) (3332:3332:3332))
        (PORT d[1] (3713:3713:3713) (3564:3564:3564))
        (PORT d[2] (3600:3600:3600) (3509:3509:3509))
        (PORT d[3] (3727:3727:3727) (3576:3576:3576))
        (PORT d[4] (3678:3678:3678) (3522:3522:3522))
        (PORT d[5] (5318:5318:5318) (5140:5140:5140))
        (PORT d[6] (4159:4159:4159) (3955:3955:3955))
        (PORT d[7] (3249:3249:3249) (3140:3140:3140))
        (PORT d[8] (3080:3080:3080) (2964:2964:2964))
        (PORT d[9] (4108:4108:4108) (4131:4131:4131))
        (PORT d[10] (3469:3469:3469) (3338:3338:3338))
        (PORT d[11] (3081:3081:3081) (2960:2960:2960))
        (PORT d[12] (3154:3154:3154) (3047:3047:3047))
        (PORT clk (2237:2237:2237) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4056:4056:4056) (4024:4024:4024))
        (PORT clk (2237:2237:2237) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3681:3681:3681) (3450:3450:3450))
        (PORT clk (2237:2237:2237) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (PORT d[0] (4581:4581:4581) (4506:4506:4506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2132:2132:2132) (2029:2029:2029))
        (PORT clk (2193:2193:2193) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2672:2672:2672) (2599:2599:2599))
        (PORT d[1] (5177:5177:5177) (5268:5268:5268))
        (PORT d[2] (2388:2388:2388) (2340:2340:2340))
        (PORT d[3] (2679:2679:2679) (2612:2612:2612))
        (PORT d[4] (6560:6560:6560) (6596:6596:6596))
        (PORT d[5] (4388:4388:4388) (4472:4472:4472))
        (PORT d[6] (3231:3231:3231) (3195:3195:3195))
        (PORT d[7] (3971:3971:3971) (4043:4043:4043))
        (PORT d[8] (2666:2666:2666) (2600:2600:2600))
        (PORT d[9] (6767:6767:6767) (6566:6566:6566))
        (PORT d[10] (5892:5892:5892) (5806:5806:5806))
        (PORT d[11] (3122:3122:3122) (3109:3109:3109))
        (PORT d[12] (7105:7105:7105) (7090:7090:7090))
        (PORT clk (2189:2189:2189) (2181:2181:2181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3687:3687:3687) (3475:3475:3475))
        (PORT clk (2189:2189:2189) (2181:2181:2181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2185:2185:2185))
        (PORT d[0] (7197:7197:7197) (7028:7028:7028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2556:2556:2556) (2407:2407:2407))
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3132:3132:3132) (3021:3021:3021))
        (PORT d[1] (3522:3522:3522) (3403:3403:3403))
        (PORT d[2] (2978:2978:2978) (2922:2922:2922))
        (PORT d[3] (4063:4063:4063) (3905:3905:3905))
        (PORT d[4] (3206:3206:3206) (3101:3101:3101))
        (PORT d[5] (3819:3819:3819) (3683:3683:3683))
        (PORT d[6] (3176:3176:3176) (3071:3071:3071))
        (PORT d[7] (3314:3314:3314) (3240:3240:3240))
        (PORT d[8] (3192:3192:3192) (3091:3091:3091))
        (PORT d[9] (4424:4424:4424) (4425:4425:4425))
        (PORT d[10] (4068:4068:4068) (3918:3918:3918))
        (PORT d[11] (3174:3174:3174) (3054:3054:3054))
        (PORT d[12] (3319:3319:3319) (3238:3238:3238))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3627:3627:3627) (3388:3388:3388))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3603:3603:3603) (3371:3371:3371))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (PORT d[0] (3816:3816:3816) (3706:3706:3706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (833:833:833) (850:850:850))
        (PORT clk (2199:2199:2199) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5145:5145:5145) (5015:5015:5015))
        (PORT d[1] (4833:4833:4833) (4940:4940:4940))
        (PORT d[2] (3038:3038:3038) (3010:3010:3010))
        (PORT d[3] (3420:3420:3420) (3272:3272:3272))
        (PORT d[4] (6220:6220:6220) (6277:6277:6277))
        (PORT d[5] (4598:4598:4598) (4642:4642:4642))
        (PORT d[6] (7076:7076:7076) (6693:6693:6693))
        (PORT d[7] (4675:4675:4675) (4643:4643:4643))
        (PORT d[8] (3402:3402:3402) (3251:3251:3251))
        (PORT d[9] (6900:6900:6900) (6646:6646:6646))
        (PORT d[10] (5820:5820:5820) (5734:5734:5734))
        (PORT d[11] (2906:2906:2906) (2948:2948:2948))
        (PORT d[12] (7075:7075:7075) (7042:7042:7042))
        (PORT clk (2195:2195:2195) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2641:2641:2641) (2567:2567:2567))
        (PORT clk (2195:2195:2195) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2189:2189:2189))
        (PORT d[0] (4386:4386:4386) (4294:4294:4294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[21\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3504:3504:3504) (3498:3498:3498))
        (PORT datab (1964:1964:1964) (1897:1897:1897))
        (PORT datac (1398:1398:1398) (1267:1267:1267))
        (PORT datad (977:977:977) (922:922:922))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[21\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2071:2071:2071) (1944:1944:1944))
        (PORT datab (1965:1965:1965) (1898:1898:1898))
        (PORT datac (981:981:981) (919:919:919))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2446:2446:2446) (2442:2442:2442))
        (PORT datac (254:254:254) (326:326:326))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1900:1900:1900))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4611:4611:4611) (4530:4530:4530))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (716:716:716))
        (PORT datab (1054:1054:1054) (1035:1035:1035))
        (PORT datac (1262:1262:1262) (1248:1248:1248))
        (PORT datad (902:902:902) (839:839:839))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux11\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (955:955:955))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (753:753:753) (768:768:768))
        (PORT datad (1232:1232:1232) (1172:1172:1172))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1931:1931:1931) (1888:1888:1888))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector20\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (996:996:996) (959:959:959))
        (PORT datad (231:231:231) (293:293:293))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2133:2133:2133) (1989:1989:1989))
        (PORT clk (2240:2240:2240) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4139:4139:4139) (4000:4000:4000))
        (PORT d[1] (2018:2018:2018) (1963:1963:1963))
        (PORT d[2] (2062:2062:2062) (2030:2030:2030))
        (PORT d[3] (2545:2545:2545) (2455:2455:2455))
        (PORT d[4] (1984:1984:1984) (1923:1923:1923))
        (PORT d[5] (4380:4380:4380) (4209:4209:4209))
        (PORT d[6] (4183:4183:4183) (4040:4040:4040))
        (PORT d[7] (3296:3296:3296) (3200:3200:3200))
        (PORT d[8] (4469:4469:4469) (4295:4295:4295))
        (PORT d[9] (5743:5743:5743) (5691:5691:5691))
        (PORT d[10] (2897:2897:2897) (2807:2807:2807))
        (PORT d[11] (1907:1907:1907) (1860:1860:1860))
        (PORT d[12] (2024:2024:2024) (1976:1976:1976))
        (PORT clk (2237:2237:2237) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3021:3021:3021) (2965:2965:2965))
        (PORT clk (2237:2237:2237) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4614:4614:4614) (4354:4354:4354))
        (PORT clk (2237:2237:2237) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (PORT d[0] (3335:3335:3335) (3175:3175:3175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1569:1569:1569) (1594:1594:1594))
        (PORT clk (2193:2193:2193) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3715:3715:3715) (3677:3677:3677))
        (PORT d[1] (5496:5496:5496) (5581:5581:5581))
        (PORT d[2] (4592:4592:4592) (4488:4488:4488))
        (PORT d[3] (4053:4053:4053) (3891:3891:3891))
        (PORT d[4] (5298:5298:5298) (5203:5203:5203))
        (PORT d[5] (4682:4682:4682) (4754:4754:4754))
        (PORT d[6] (2855:2855:2855) (2722:2722:2722))
        (PORT d[7] (4124:4124:4124) (4130:4130:4130))
        (PORT d[8] (4367:4367:4367) (4184:4184:4184))
        (PORT d[9] (6500:6500:6500) (6203:6203:6203))
        (PORT d[10] (2387:2387:2387) (2276:2276:2276))
        (PORT d[11] (3590:3590:3590) (3624:3624:3624))
        (PORT d[12] (5769:5769:5769) (5623:5623:5623))
        (PORT clk (2189:2189:2189) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3965:3965:3965) (3723:3723:3723))
        (PORT clk (2189:2189:2189) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (PORT d[0] (1988:1988:1988) (1865:1865:1865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3223:3223:3223) (3115:3115:3115))
        (PORT clk (2212:2212:2212) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6264:6264:6264) (5884:5884:5884))
        (PORT d[1] (6337:6337:6337) (5887:5887:5887))
        (PORT d[2] (5527:5527:5527) (5315:5315:5315))
        (PORT d[3] (5832:5832:5832) (5526:5526:5526))
        (PORT d[4] (4851:4851:4851) (4733:4733:4733))
        (PORT d[5] (5227:5227:5227) (5036:5036:5036))
        (PORT d[6] (5772:5772:5772) (5557:5557:5557))
        (PORT d[7] (4703:4703:4703) (4641:4641:4641))
        (PORT d[8] (5462:5462:5462) (5225:5225:5225))
        (PORT d[9] (4548:4548:4548) (4566:4566:4566))
        (PORT d[10] (4003:4003:4003) (3936:3936:3936))
        (PORT d[11] (5815:5815:5815) (5682:5682:5682))
        (PORT d[12] (5935:5935:5935) (5565:5565:5565))
        (PORT clk (2209:2209:2209) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3462:3462:3462) (3312:3312:3312))
        (PORT clk (2209:2209:2209) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5811:5811:5811) (5427:5427:5427))
        (PORT clk (2209:2209:2209) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2244:2244:2244))
        (PORT d[0] (5170:5170:5170) (5009:5009:5009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1936:1936:1936) (1970:1970:1970))
        (PORT clk (2166:2166:2166) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4393:4393:4393) (4339:4339:4339))
        (PORT d[1] (4592:4592:4592) (4617:4617:4617))
        (PORT d[2] (4312:4312:4312) (4231:4231:4231))
        (PORT d[3] (4805:4805:4805) (4815:4815:4815))
        (PORT d[4] (5323:5323:5323) (5282:5282:5282))
        (PORT d[5] (4398:4398:4398) (4505:4505:4505))
        (PORT d[6] (6965:6965:6965) (6490:6490:6490))
        (PORT d[7] (4850:4850:4850) (4851:4851:4851))
        (PORT d[8] (6797:6797:6797) (6609:6609:6609))
        (PORT d[9] (6717:6717:6717) (6533:6533:6533))
        (PORT d[10] (6105:6105:6105) (5971:5971:5971))
        (PORT d[11] (3677:3677:3677) (3769:3769:3769))
        (PORT d[12] (6699:6699:6699) (6690:6690:6690))
        (PORT clk (2162:2162:2162) (2155:2155:2155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5906:5906:5906) (5820:5820:5820))
        (PORT clk (2162:2162:2162) (2155:2155:2155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2159:2159:2159))
        (PORT d[0] (5442:5442:5442) (5309:5309:5309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3271:3271:3271) (3172:3172:3172))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6269:6269:6269) (5891:5891:5891))
        (PORT d[1] (6357:6357:6357) (5908:5908:5908))
        (PORT d[2] (6098:6098:6098) (5870:5870:5870))
        (PORT d[3] (6141:6141:6141) (5807:5807:5807))
        (PORT d[4] (5134:5134:5134) (5002:5002:5002))
        (PORT d[5] (5535:5535:5535) (5327:5327:5327))
        (PORT d[6] (6093:6093:6093) (5865:5865:5865))
        (PORT d[7] (4722:4722:4722) (4663:4663:4663))
        (PORT d[8] (5480:5480:5480) (5242:5242:5242))
        (PORT d[9] (4881:4881:4881) (4900:4900:4900))
        (PORT d[10] (4525:4525:4525) (4418:4418:4418))
        (PORT d[11] (6090:6090:6090) (5942:5942:5942))
        (PORT d[12] (6213:6213:6213) (5826:5826:5826))
        (PORT clk (2222:2222:2222) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3926:3926:3926) (3797:3797:3797))
        (PORT clk (2222:2222:2222) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5844:5844:5844) (5461:5461:5461))
        (PORT clk (2222:2222:2222) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2252:2252:2252))
        (PORT d[0] (5807:5807:5807) (5495:5495:5495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2212:2212:2212) (2238:2238:2238))
        (PORT clk (2179:2179:2179) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4731:4731:4731) (4667:4667:4667))
        (PORT d[1] (4891:4891:4891) (4902:4902:4902))
        (PORT d[2] (4371:4371:4371) (4285:4285:4285))
        (PORT d[3] (5257:5257:5257) (5220:5220:5220))
        (PORT d[4] (4794:4794:4794) (4789:4789:4789))
        (PORT d[5] (4663:4663:4663) (4752:4752:4752))
        (PORT d[6] (6769:6769:6769) (6320:6320:6320))
        (PORT d[7] (4539:4539:4539) (4561:4561:4561))
        (PORT d[8] (7091:7091:7091) (6884:6884:6884))
        (PORT d[9] (6707:6707:6707) (6522:6522:6522))
        (PORT d[10] (6054:6054:6054) (5923:5923:5923))
        (PORT d[11] (3987:3987:3987) (4063:4063:4063))
        (PORT d[12] (7593:7593:7593) (7523:7523:7523))
        (PORT clk (2175:2175:2175) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5923:5923:5923) (5551:5551:5551))
        (PORT clk (2175:2175:2175) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2167:2167:2167))
        (PORT d[0] (4054:4054:4054) (3972:3972:3972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2455:2455:2455) (2310:2310:2310))
        (PORT clk (2233:2233:2233) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1914:1914:1914) (1869:1869:1869))
        (PORT d[1] (4268:4268:4268) (4134:4134:4134))
        (PORT d[2] (2346:2346:2346) (2302:2302:2302))
        (PORT d[3] (2542:2542:2542) (2442:2442:2442))
        (PORT d[4] (2243:2243:2243) (2175:2175:2175))
        (PORT d[5] (2241:2241:2241) (2170:2170:2170))
        (PORT d[6] (3898:3898:3898) (3766:3766:3766))
        (PORT d[7] (2951:2951:2951) (2865:2865:2865))
        (PORT d[8] (4101:4101:4101) (3941:3941:3941))
        (PORT d[9] (5393:5393:5393) (5356:5356:5356))
        (PORT d[10] (2846:2846:2846) (2754:2754:2754))
        (PORT d[11] (4154:4154:4154) (3995:3995:3995))
        (PORT d[12] (3493:3493:3493) (3393:3393:3393))
        (PORT clk (2230:2230:2230) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2410:2410:2410) (2234:2234:2234))
        (PORT clk (2230:2230:2230) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4289:4289:4289) (4040:4040:4040))
        (PORT clk (2230:2230:2230) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (PORT d[0] (3493:3493:3493) (3394:3394:3394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2036:2036:2036) (2029:2029:2029))
        (PORT clk (2187:2187:2187) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3357:3357:3357) (3311:3311:3311))
        (PORT d[1] (5173:5173:5173) (5272:5272:5272))
        (PORT d[2] (4273:4273:4273) (4178:4178:4178))
        (PORT d[3] (3691:3691:3691) (3540:3540:3540))
        (PORT d[4] (7208:7208:7208) (7225:7225:7225))
        (PORT d[5] (4420:4420:4420) (4507:4507:4507))
        (PORT d[6] (3183:3183:3183) (3040:3040:3040))
        (PORT d[7] (3802:3802:3802) (3810:3810:3810))
        (PORT d[8] (4034:4034:4034) (3862:3862:3862))
        (PORT d[9] (7651:7651:7651) (7388:7388:7388))
        (PORT d[10] (2442:2442:2442) (2332:2332:2332))
        (PORT d[11] (3271:3271:3271) (3314:3314:3314))
        (PORT d[12] (5424:5424:5424) (5296:5296:5296))
        (PORT clk (2183:2183:2183) (2172:2172:2172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2360:2360:2360) (2307:2307:2307))
        (PORT clk (2183:2183:2183) (2172:2172:2172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2176:2176:2176))
        (PORT d[0] (2387:2387:2387) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[20\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2811:2811:2811) (2688:2688:2688))
        (PORT datab (1381:1381:1381) (1348:1348:1348))
        (PORT datac (1077:1077:1077) (1092:1092:1092))
        (PORT datad (1228:1228:1228) (1130:1130:1130))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[20\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1580:1580:1580) (1494:1494:1494))
        (PORT datab (3928:3928:3928) (3546:3546:3546))
        (PORT datac (1073:1073:1073) (1088:1088:1088))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (1427:1427:1427) (1409:1409:1409))
        (PORT datac (2297:2297:2297) (2331:2331:2331))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1856:1856:1856) (1868:1868:1868))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4553:4553:4553) (4459:4459:4459))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (677:677:677))
        (PORT datab (1039:1039:1039) (1021:1021:1021))
        (PORT datac (1602:1602:1602) (1584:1584:1584))
        (PORT datad (1061:1061:1061) (1031:1031:1031))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux12\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1579:1579:1579) (1497:1497:1497))
        (PORT datac (1082:1082:1082) (1070:1070:1070))
        (PORT datad (967:967:967) (943:943:943))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1933:1933:1933) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector19\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1739:1739:1739) (1608:1608:1608))
        (PORT datad (975:975:975) (969:969:969))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1442:1442:1442) (1426:1426:1426))
        (PORT clk (2236:2236:2236) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3420:3420:3420) (3287:3287:3287))
        (PORT d[1] (4319:4319:4319) (4143:4143:4143))
        (PORT d[2] (3905:3905:3905) (3800:3800:3800))
        (PORT d[3] (3669:3669:3669) (3520:3520:3520))
        (PORT d[4] (4565:4565:4565) (4365:4365:4365))
        (PORT d[5] (5357:5357:5357) (5181:5181:5181))
        (PORT d[6] (4459:4459:4459) (4241:4241:4241))
        (PORT d[7] (3583:3583:3583) (3466:3466:3466))
        (PORT d[8] (2812:2812:2812) (2712:2712:2712))
        (PORT d[9] (3867:3867:3867) (3912:3912:3912))
        (PORT d[10] (3772:3772:3772) (3623:3623:3623))
        (PORT d[11] (3712:3712:3712) (3566:3566:3566))
        (PORT d[12] (3752:3752:3752) (3611:3611:3611))
        (PORT clk (2233:2233:2233) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4361:4361:4361) (4189:4189:4189))
        (PORT clk (2233:2233:2233) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3688:3688:3688) (3471:3471:3471))
        (PORT clk (2233:2233:2233) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (PORT d[0] (5175:5175:5175) (4992:4992:4992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2526:2526:2526) (2426:2426:2426))
        (PORT clk (2190:2190:2190) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2395:2395:2395) (2341:2341:2341))
        (PORT d[1] (4854:4854:4854) (4959:4959:4959))
        (PORT d[2] (2396:2396:2396) (2341:2341:2341))
        (PORT d[3] (2657:2657:2657) (2594:2594:2594))
        (PORT d[4] (6240:6240:6240) (6290:6290:6290))
        (PORT d[5] (4395:4395:4395) (4479:4479:4479))
        (PORT d[6] (3250:3250:3250) (3212:3212:3212))
        (PORT d[7] (4317:4317:4317) (4373:4373:4373))
        (PORT d[8] (2636:2636:2636) (2572:2572:2572))
        (PORT d[9] (6736:6736:6736) (6534:6534:6534))
        (PORT d[10] (5550:5550:5550) (5482:5482:5482))
        (PORT d[11] (2769:2769:2769) (2767:2767:2767))
        (PORT d[12] (7745:7745:7745) (7724:7724:7724))
        (PORT clk (2186:2186:2186) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4148:4148:4148) (4002:4002:4002))
        (PORT clk (2186:2186:2186) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2180:2180:2180))
        (PORT d[0] (6097:6097:6097) (5998:5998:5998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1771:1771:1771) (1744:1744:1744))
        (PORT clk (2214:2214:2214) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3455:3455:3455) (3331:3331:3331))
        (PORT d[1] (4364:4364:4364) (4193:4193:4193))
        (PORT d[2] (4259:4259:4259) (4153:4153:4153))
        (PORT d[3] (3929:3929:3929) (3761:3761:3761))
        (PORT d[4] (4908:4908:4908) (4703:4703:4703))
        (PORT d[5] (5949:5949:5949) (5738:5738:5738))
        (PORT d[6] (4793:4793:4793) (4565:4565:4565))
        (PORT d[7] (3923:3923:3923) (3796:3796:3796))
        (PORT d[8] (4043:4043:4043) (3886:3886:3886))
        (PORT d[9] (4530:4530:4530) (4549:4549:4549))
        (PORT d[10] (2843:2843:2843) (2730:2730:2730))
        (PORT d[11] (4001:4001:4001) (3836:3836:3836))
        (PORT d[12] (4079:4079:4079) (3926:3926:3926))
        (PORT clk (2211:2211:2211) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3017:3017:3017) (2816:2816:2816))
        (PORT clk (2211:2211:2211) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4037:4037:4037) (3814:3814:3814))
        (PORT clk (2211:2211:2211) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2242:2242:2242))
        (PORT d[0] (3654:3654:3654) (3477:3477:3477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2863:2863:2863) (2750:2750:2750))
        (PORT clk (2168:2168:2168) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2355:2355:2355) (2301:2301:2301))
        (PORT d[1] (4834:4834:4834) (4942:4942:4942))
        (PORT d[2] (2394:2394:2394) (2345:2345:2345))
        (PORT d[3] (2074:2074:2074) (2049:2049:2049))
        (PORT d[4] (5941:5941:5941) (5997:5997:5997))
        (PORT d[5] (4329:4329:4329) (4410:4410:4410))
        (PORT d[6] (2948:2948:2948) (2918:2918:2918))
        (PORT d[7] (4645:4645:4645) (4700:4700:4700))
        (PORT d[8] (2330:2330:2330) (2285:2285:2285))
        (PORT d[9] (2030:2030:2030) (1991:1991:1991))
        (PORT d[10] (6225:6225:6225) (6122:6122:6122))
        (PORT d[11] (3522:3522:3522) (3503:3503:3503))
        (PORT d[12] (7857:7857:7857) (7839:7839:7839))
        (PORT clk (2164:2164:2164) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3379:3379:3379) (3321:3321:3321))
        (PORT clk (2164:2164:2164) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2157:2157:2157))
        (PORT d[0] (2978:2978:2978) (2810:2810:2810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1435:1435:1435) (1417:1417:1417))
        (PORT clk (2244:2244:2244) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3447:3447:3447) (3318:3318:3318))
        (PORT d[1] (4034:4034:4034) (3864:3864:3864))
        (PORT d[2] (3564:3564:3564) (3470:3470:3470))
        (PORT d[3] (4461:4461:4461) (4355:4355:4355))
        (PORT d[4] (4247:4247:4247) (4052:4052:4052))
        (PORT d[5] (5335:5335:5335) (5157:5157:5157))
        (PORT d[6] (3642:3642:3642) (3467:3467:3467))
        (PORT d[7] (3745:3745:3745) (3587:3587:3587))
        (PORT d[8] (3364:3364:3364) (3229:3229:3229))
        (PORT d[9] (4166:4166:4166) (4187:4187:4187))
        (PORT d[10] (4067:4067:4067) (3897:3897:3897))
        (PORT d[11] (3111:3111:3111) (2996:2996:2996))
        (PORT d[12] (3736:3736:3736) (3574:3574:3574))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4082:4082:4082) (4049:4049:4049))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3359:3359:3359) (3146:3146:3146))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (PORT d[0] (4877:4877:4877) (4797:4797:4797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1907:1907:1907) (1839:1839:1839))
        (PORT clk (2197:2197:2197) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2668:2668:2668) (2594:2594:2594))
        (PORT d[1] (5174:5174:5174) (5256:5256:5256))
        (PORT d[2] (2385:2385:2385) (2337:2337:2337))
        (PORT d[3] (2656:2656:2656) (2591:2591:2591))
        (PORT d[4] (6570:6570:6570) (6606:6606:6606))
        (PORT d[5] (4307:4307:4307) (4380:4380:4380))
        (PORT d[6] (2908:2908:2908) (2892:2892:2892))
        (PORT d[7] (3962:3962:3962) (4016:4016:4016))
        (PORT d[8] (2340:2340:2340) (2295:2295:2295))
        (PORT d[9] (6721:6721:6721) (6523:6523:6523))
        (PORT d[10] (5910:5910:5910) (5824:5824:5824))
        (PORT d[11] (2847:2847:2847) (2841:2841:2841))
        (PORT d[12] (7131:7131:7131) (7126:7126:7126))
        (PORT clk (2193:2193:2193) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3477:3477:3477) (3295:3295:3295))
        (PORT clk (2193:2193:2193) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2188:2188:2188))
        (PORT d[0] (7197:7197:7197) (7040:7040:7040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[19\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1207:1207:1207) (1096:1096:1096))
        (PORT datab (1115:1115:1115) (1127:1127:1127))
        (PORT datac (1469:1469:1469) (1381:1381:1381))
        (PORT datad (1330:1330:1330) (1309:1309:1309))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2223:2223:2223) (2086:2086:2086))
        (PORT clk (2218:2218:2218) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3473:3473:3473) (3353:3353:3353))
        (PORT d[1] (4259:4259:4259) (4125:4125:4125))
        (PORT d[2] (2349:2349:2349) (2315:2315:2315))
        (PORT d[3] (3167:3167:3167) (3038:3038:3038))
        (PORT d[4] (3859:3859:3859) (3734:3734:3734))
        (PORT d[5] (2567:2567:2567) (2477:2477:2477))
        (PORT d[6] (3531:3531:3531) (3406:3406:3406))
        (PORT d[7] (2962:2962:2962) (2873:2873:2873))
        (PORT d[8] (3779:3779:3779) (3634:3634:3634))
        (PORT d[9] (5382:5382:5382) (5348:5348:5348))
        (PORT d[10] (3559:3559:3559) (3446:3446:3446))
        (PORT d[11] (3664:3664:3664) (3528:3528:3528))
        (PORT d[12] (3173:3173:3173) (3085:3085:3085))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3110:3110:3110) (2926:2926:2926))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3972:3972:3972) (3736:3736:3736))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2247:2247:2247))
        (PORT d[0] (5225:5225:5225) (4960:4960:4960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1280:1280:1280) (1235:1235:1235))
        (PORT clk (2172:2172:2172) (2162:2162:2162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3303:3303:3303) (3260:3260:3260))
        (PORT d[1] (5163:5163:5163) (5261:5261:5261))
        (PORT d[2] (4053:4053:4053) (3992:3992:3992))
        (PORT d[3] (3741:3741:3741) (3596:3596:3596))
        (PORT d[4] (6879:6879:6879) (6910:6910:6910))
        (PORT d[5] (4630:4630:4630) (4688:4688:4688))
        (PORT d[6] (3160:3160:3160) (3018:3018:3018))
        (PORT d[7] (3773:3773:3773) (3790:3790:3790))
        (PORT d[8] (4026:4026:4026) (3853:3853:3853))
        (PORT d[9] (7604:7604:7604) (7339:7339:7339))
        (PORT d[10] (6814:6814:6814) (6683:6683:6683))
        (PORT d[11] (2977:2977:2977) (3022:3022:3022))
        (PORT d[12] (6805:6805:6805) (6786:6786:6786))
        (PORT clk (2168:2168:2168) (2158:2158:2158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3989:3989:3989) (3755:3755:3755))
        (PORT clk (2168:2168:2168) (2158:2158:2158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2162:2162:2162))
        (PORT d[0] (4359:4359:4359) (4242:4242:4242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[19\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1547:1547:1547) (1426:1426:1426))
        (PORT datab (1380:1380:1380) (1348:1348:1348))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1213:1213:1213) (1129:1129:1129))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (356:356:356))
        (PORT datac (2297:2297:2297) (2331:2331:2331))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1856:1856:1856) (1868:1868:1868))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4553:4553:4553) (4459:4459:4459))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (700:700:700))
        (PORT datab (1054:1054:1054) (1036:1036:1036))
        (PORT datac (1262:1262:1262) (1249:1249:1249))
        (PORT datad (901:901:901) (839:839:839))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux13\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (955:955:955))
        (PORT datab (811:811:811) (821:821:821))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1231:1231:1231) (1171:1171:1171))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1931:1931:1931) (1888:1888:1888))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector18\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (2582:2582:2582) (2416:2416:2416))
        (PORT datad (990:990:990) (984:984:984))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2290:2290:2290) (2102:2102:2102))
        (PORT clk (2240:2240:2240) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3816:3816:3816) (3690:3690:3690))
        (PORT d[1] (2298:2298:2298) (2211:2211:2211))
        (PORT d[2] (2027:2027:2027) (2003:2003:2003))
        (PORT d[3] (2208:2208:2208) (2139:2139:2139))
        (PORT d[4] (2285:2285:2285) (2211:2211:2211))
        (PORT d[5] (2506:2506:2506) (2389:2389:2389))
        (PORT d[6] (3873:3873:3873) (3743:3743:3743))
        (PORT d[7] (3549:3549:3549) (3434:3434:3434))
        (PORT d[8] (4107:4107:4107) (3948:3948:3948))
        (PORT d[9] (5703:5703:5703) (5652:5652:5652))
        (PORT d[10] (2887:2887:2887) (2796:2796:2796))
        (PORT d[11] (4155:4155:4155) (3996:3996:3996))
        (PORT d[12] (3500:3500:3500) (3401:3401:3401))
        (PORT clk (2237:2237:2237) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2997:2997:2997) (2943:2943:2943))
        (PORT clk (2237:2237:2237) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4316:4316:4316) (4067:4067:4067))
        (PORT clk (2237:2237:2237) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2267:2267:2267))
        (PORT d[0] (3050:3050:3050) (2910:2910:2910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1934:1934:1934) (1864:1864:1864))
        (PORT clk (2194:2194:2194) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3381:3381:3381) (3348:3348:3348))
        (PORT d[1] (5464:5464:5464) (5550:5550:5550))
        (PORT d[2] (4249:4249:4249) (4155:4155:4155))
        (PORT d[3] (4293:4293:4293) (4234:4234:4234))
        (PORT d[4] (7208:7208:7208) (7224:7224:7224))
        (PORT d[5] (4687:4687:4687) (4758:4758:4758))
        (PORT d[6] (7976:7976:7976) (7546:7546:7546))
        (PORT d[7] (4419:4419:4419) (4401:4401:4401))
        (PORT d[8] (4359:4359:4359) (4175:4175:4175))
        (PORT d[9] (7654:7654:7654) (7391:7391:7391))
        (PORT d[10] (2409:2409:2409) (2300:2300:2300))
        (PORT d[11] (3279:3279:3279) (3324:3324:3324))
        (PORT d[12] (5630:5630:5630) (5566:5566:5566))
        (PORT clk (2190:2190:2190) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3933:3933:3933) (3691:3691:3691))
        (PORT clk (2190:2190:2190) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2182:2182:2182))
        (PORT d[0] (2008:2008:2008) (1879:1879:1879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2359:2359:2359) (2185:2185:2185))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2448:2448:2448) (2344:2344:2344))
        (PORT d[1] (1987:1987:1987) (1916:1916:1916))
        (PORT d[2] (2031:2031:2031) (2007:2007:2007))
        (PORT d[3] (2532:2532:2532) (2439:2439:2439))
        (PORT d[4] (2268:2268:2268) (2189:2189:2189))
        (PORT d[5] (2249:2249:2249) (2177:2177:2177))
        (PORT d[6] (3906:3906:3906) (3775:3775:3775))
        (PORT d[7] (3289:3289:3289) (3194:3194:3194))
        (PORT d[8] (4082:4082:4082) (3921:3921:3921))
        (PORT d[9] (5743:5743:5743) (5690:5690:5690))
        (PORT d[10] (2928:2928:2928) (2838:2838:2838))
        (PORT d[11] (4251:4251:4251) (4074:4074:4074))
        (PORT d[12] (3501:3501:3501) (3402:3402:3402))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3432:3432:3432) (3240:3240:3240))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4310:4310:4310) (4067:4067:4067))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (PORT d[0] (5548:5548:5548) (5252:5252:5252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1627:1627:1627) (1582:1582:1582))
        (PORT clk (2188:2188:2188) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3382:3382:3382) (3349:3349:3349))
        (PORT d[1] (5495:5495:5495) (5580:5580:5580))
        (PORT d[2] (4368:4368:4368) (4293:4293:4293))
        (PORT d[3] (4044:4044:4044) (3879:3879:3879))
        (PORT d[4] (5330:5330:5330) (5234:5234:5234))
        (PORT d[5] (4403:4403:4403) (4493:4493:4493))
        (PORT d[6] (2824:2824:2824) (2690:2690:2690))
        (PORT d[7] (4123:4123:4123) (4129:4129:4129))
        (PORT d[8] (4366:4366:4366) (4183:4183:4183))
        (PORT d[9] (6501:6501:6501) (6204:6204:6204))
        (PORT d[10] (2434:2434:2434) (2323:2323:2323))
        (PORT d[11] (3305:3305:3305) (3349:3349:3349))
        (PORT d[12] (5629:5629:5629) (5564:5564:5564))
        (PORT clk (2184:2184:2184) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4309:4309:4309) (4061:4061:4061))
        (PORT clk (2184:2184:2184) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2178:2178:2178))
        (PORT d[0] (4666:4666:4666) (4531:4531:4531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2005:2005:2005) (1958:1958:1958))
        (PORT clk (2189:2189:2189) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4767:4767:4767) (4618:4618:4618))
        (PORT d[1] (5393:5393:5393) (5134:5134:5134))
        (PORT d[2] (4122:4122:4122) (4103:4103:4103))
        (PORT d[3] (4145:4145:4145) (4047:4047:4047))
        (PORT d[4] (5750:5750:5750) (5470:5470:5470))
        (PORT d[5] (5359:5359:5359) (5187:5187:5187))
        (PORT d[6] (5103:5103:5103) (4842:4842:4842))
        (PORT d[7] (5183:5183:5183) (4935:4935:4935))
        (PORT d[8] (5354:5354:5354) (5068:5068:5068))
        (PORT d[9] (4528:4528:4528) (4549:4549:4549))
        (PORT d[10] (5682:5682:5682) (5370:5370:5370))
        (PORT d[11] (5251:5251:5251) (5170:5170:5170))
        (PORT d[12] (5549:5549:5549) (5278:5278:5278))
        (PORT clk (2186:2186:2186) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3545:3545:3545) (3435:3435:3435))
        (PORT clk (2186:2186:2186) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6234:6234:6234) (6142:6142:6142))
        (PORT clk (2186:2186:2186) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2220:2220:2220))
        (PORT d[0] (4505:4505:4505) (4409:4409:4409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (1928:1928:1928))
        (PORT clk (2143:2143:2143) (2135:2135:2135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3656:3656:3656) (3484:3484:3484))
        (PORT d[1] (5545:5545:5545) (5677:5677:5677))
        (PORT d[2] (3976:3976:3976) (3801:3801:3801))
        (PORT d[3] (3697:3697:3697) (3636:3636:3636))
        (PORT d[4] (4416:4416:4416) (4387:4387:4387))
        (PORT d[5] (4728:4728:4728) (4829:4829:4829))
        (PORT d[6] (4267:4267:4267) (4087:4087:4087))
        (PORT d[7] (3088:3088:3088) (3089:3089:3089))
        (PORT d[8] (6088:6088:6088) (5962:5962:5962))
        (PORT d[9] (8077:8077:8077) (7861:7861:7861))
        (PORT d[10] (6259:6259:6259) (6198:6198:6198))
        (PORT d[11] (4055:4055:4055) (4035:4035:4035))
        (PORT d[12] (7165:7165:7165) (7172:7172:7172))
        (PORT clk (2139:2139:2139) (2131:2131:2131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3385:3385:3385) (3347:3347:3347))
        (PORT clk (2139:2139:2139) (2131:2131:2131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2135:2135:2135))
        (PORT d[0] (3081:3081:3081) (2852:2852:2852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[18\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1732:1732:1732) (1672:1672:1672))
        (PORT datab (1108:1108:1108) (1118:1118:1118))
        (PORT datac (1864:1864:1864) (1762:1762:1762))
        (PORT datad (1336:1336:1336) (1314:1314:1314))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1788:1788:1788) (1648:1648:1648))
        (PORT clk (2228:2228:2228) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3808:3808:3808) (3681:3681:3681))
        (PORT d[1] (4278:4278:4278) (4134:4134:4134))
        (PORT d[2] (2616:2616:2616) (2563:2563:2563))
        (PORT d[3] (3157:3157:3157) (3039:3039:3039))
        (PORT d[4] (2300:2300:2300) (2228:2228:2228))
        (PORT d[5] (4067:4067:4067) (3910:3910:3910))
        (PORT d[6] (3564:3564:3564) (3438:3438:3438))
        (PORT d[7] (2976:2976:2976) (2888:2888:2888))
        (PORT d[8] (3769:3769:3769) (3620:3620:3620))
        (PORT d[9] (5394:5394:5394) (5359:5359:5359))
        (PORT d[10] (3560:3560:3560) (3447:3447:3447))
        (PORT d[11] (4115:4115:4115) (3958:3958:3958))
        (PORT d[12] (2325:2325:2325) (2252:2252:2252))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2494:2494:2494) (2332:2332:2332))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3983:3983:3983) (3734:3734:3734))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2259:2259:2259))
        (PORT d[0] (2920:2920:2920) (2752:2752:2752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1949:1949:1949) (1880:1880:1880))
        (PORT clk (2181:2181:2181) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3654:3654:3654) (3593:3593:3593))
        (PORT d[1] (5172:5172:5172) (5273:5273:5273))
        (PORT d[2] (4303:4303:4303) (4212:4212:4212))
        (PORT d[3] (3716:3716:3716) (3571:3571:3571))
        (PORT d[4] (7226:7226:7226) (7241:7241:7241))
        (PORT d[5] (4067:4067:4067) (4163:4163:4163))
        (PORT d[6] (3191:3191:3191) (3049:3049:3049))
        (PORT d[7] (3843:3843:3843) (3855:3855:3855))
        (PORT d[8] (4033:4033:4033) (3861:3861:3861))
        (PORT d[9] (7683:7683:7683) (7418:7418:7418))
        (PORT d[10] (2701:2701:2701) (2578:2578:2578))
        (PORT d[11] (2946:2946:2946) (2991:2991:2991))
        (PORT d[12] (6781:6781:6781) (6763:6763:6763))
        (PORT clk (2177:2177:2177) (2169:2169:2169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4874:4874:4874) (4738:4738:4738))
        (PORT clk (2177:2177:2177) (2169:2169:2169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2173:2173:2173))
        (PORT d[0] (4593:4593:4593) (4400:4400:4400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[18\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1345:1345:1345) (1263:1263:1263))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1074:1074:1074) (1089:1089:1089))
        (PORT datad (1214:1214:1214) (1133:1133:1133))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (357:357:357))
        (PORT datac (2295:2295:2295) (2329:2329:2329))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1856:1856:1856) (1868:1868:1868))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4553:4553:4553) (4459:4459:4459))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (694:694:694))
        (PORT datab (1298:1298:1298) (1276:1276:1276))
        (PORT datac (1017:1017:1017) (1002:1002:1002))
        (PORT datad (905:905:905) (843:843:843))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux14\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1260:1260:1260) (1206:1206:1206))
        (PORT datac (975:975:975) (951:951:951))
        (PORT datad (955:955:955) (915:915:915))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1931:1931:1931) (1888:1888:1888))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector17\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (996:996:996) (960:960:960))
        (PORT datad (232:232:232) (294:294:294))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1941:1941:1941) (1851:1851:1851))
        (PORT clk (2214:2214:2214) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2793:2793:2793) (2695:2695:2695))
        (PORT d[1] (5022:5022:5022) (4831:4831:4831))
        (PORT d[2] (4871:4871:4871) (4742:4742:4742))
        (PORT d[3] (4301:4301:4301) (4124:4124:4124))
        (PORT d[4] (5243:5243:5243) (5030:5030:5030))
        (PORT d[5] (4637:4637:4637) (4464:4464:4464))
        (PORT d[6] (5148:5148:5148) (4912:4912:4912))
        (PORT d[7] (4318:4318:4318) (4183:4183:4183))
        (PORT d[8] (4699:4699:4699) (4540:4540:4540))
        (PORT d[9] (5217:5217:5217) (5225:5225:5225))
        (PORT d[10] (3547:3547:3547) (3419:3419:3419))
        (PORT d[11] (4104:4104:4104) (4008:4008:4008))
        (PORT d[12] (4714:4714:4714) (4538:4538:4538))
        (PORT clk (2211:2211:2211) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3689:3689:3689) (3484:3484:3484))
        (PORT clk (2211:2211:2211) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4388:4388:4388) (4152:4152:4152))
        (PORT clk (2211:2211:2211) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2242:2242:2242))
        (PORT d[0] (5239:5239:5239) (4979:4979:4979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1329:1329:1329) (1290:1290:1290))
        (PORT clk (2168:2168:2168) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1424:1424:1424) (1401:1401:1401))
        (PORT d[1] (5209:5209:5209) (5304:5304:5304))
        (PORT d[2] (1443:1443:1443) (1431:1431:1431))
        (PORT d[3] (1437:1437:1437) (1432:1432:1432))
        (PORT d[4] (6573:6573:6573) (6610:6610:6610))
        (PORT d[5] (4990:4990:4990) (5048:5048:5048))
        (PORT d[6] (3883:3883:3883) (3835:3835:3835))
        (PORT d[7] (3769:3769:3769) (3798:3798:3798))
        (PORT d[8] (2063:2063:2063) (2031:2031:2031))
        (PORT d[9] (7679:7679:7679) (7441:7441:7441))
        (PORT d[10] (5890:5890:5890) (5814:5814:5814))
        (PORT d[11] (4125:4125:4125) (4076:4076:4076))
        (PORT d[12] (1490:1490:1490) (1483:1483:1483))
        (PORT clk (2164:2164:2164) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1713:1713:1713) (1615:1615:1615))
        (PORT clk (2164:2164:2164) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2157:2157:2157))
        (PORT d[0] (2348:2348:2348) (2208:2208:2208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3225:3225:3225) (3019:3019:3019))
        (PORT clk (2175:2175:2175) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4429:4429:4429) (4291:4291:4291))
        (PORT d[1] (5079:5079:5079) (4836:4836:4836))
        (PORT d[2] (4149:4149:4149) (4121:4121:4121))
        (PORT d[3] (4146:4146:4146) (4053:4053:4053))
        (PORT d[4] (5390:5390:5390) (5125:5125:5125))
        (PORT d[5] (5105:5105:5105) (4953:4953:4953))
        (PORT d[6] (4742:4742:4742) (4497:4497:4497))
        (PORT d[7] (4853:4853:4853) (4616:4616:4616))
        (PORT d[8] (4990:4990:4990) (4717:4717:4717))
        (PORT d[9] (4282:4282:4282) (4314:4314:4314))
        (PORT d[10] (5406:5406:5406) (5114:5114:5114))
        (PORT d[11] (5204:5204:5204) (5126:5126:5126))
        (PORT d[12] (5204:5204:5204) (4942:4942:4942))
        (PORT clk (2172:2172:2172) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3692:3692:3692) (3473:3473:3473))
        (PORT clk (2172:2172:2172) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6227:6227:6227) (6135:6135:6135))
        (PORT clk (2172:2172:2172) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2203:2203:2203))
        (PORT d[0] (5242:5242:5242) (5099:5099:5099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2204:2204:2204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1766:1766:1766) (1655:1655:1655))
        (PORT clk (2129:2129:2129) (2118:2118:2118))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3150:3150:3150) (3008:3008:3008))
        (PORT d[1] (5496:5496:5496) (5593:5593:5593))
        (PORT d[2] (3672:3672:3672) (3511:3511:3511))
        (PORT d[3] (3331:3331:3331) (3288:3288:3288))
        (PORT d[4] (4088:4088:4088) (4068:4068:4068))
        (PORT d[5] (5091:5091:5091) (5185:5185:5185))
        (PORT d[6] (3952:3952:3952) (3777:3777:3777))
        (PORT d[7] (3085:3085:3085) (3081:3081:3081))
        (PORT d[8] (6036:6036:6036) (5913:5913:5913))
        (PORT d[9] (7800:7800:7800) (7597:7597:7597))
        (PORT d[10] (5979:5979:5979) (5932:5932:5932))
        (PORT d[11] (4037:4037:4037) (4016:4016:4016))
        (PORT d[12] (7437:7437:7437) (7427:7427:7427))
        (PORT clk (2125:2125:2125) (2114:2114:2114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4737:4737:4737) (4590:4590:4590))
        (PORT clk (2125:2125:2125) (2114:2114:2114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2118:2118:2118))
        (PORT d[0] (6533:6533:6533) (6433:6433:6433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2119:2119:2119))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2119:2119:2119))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2119:2119:2119))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2119:2119:2119))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1984:1984:1984) (1900:1900:1900))
        (PORT clk (2199:2199:2199) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3751:3751:3751) (3612:3612:3612))
        (PORT d[1] (4702:4702:4702) (4522:4522:4522))
        (PORT d[2] (4576:4576:4576) (4462:4462:4462))
        (PORT d[3] (4317:4317:4317) (4138:4138:4138))
        (PORT d[4] (5236:5236:5236) (5021:5021:5021))
        (PORT d[5] (4736:4736:4736) (4568:4568:4568))
        (PORT d[6] (5126:5126:5126) (4888:4888:4888))
        (PORT d[7] (4253:4253:4253) (4120:4120:4120))
        (PORT d[8] (4407:4407:4407) (4233:4233:4233))
        (PORT d[9] (4882:4882:4882) (4899:4899:4899))
        (PORT d[10] (3162:3162:3162) (3041:3041:3041))
        (PORT d[11] (4219:4219:4219) (4126:4126:4126))
        (PORT d[12] (4378:4378:4378) (4214:4214:4214))
        (PORT clk (2196:2196:2196) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3343:3343:3343) (3128:3128:3128))
        (PORT clk (2196:2196:2196) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4404:4404:4404) (4182:4182:4182))
        (PORT clk (2196:2196:2196) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (PORT d[0] (3316:3316:3316) (3153:3153:3153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1337:1337:1337) (1298:1298:1298))
        (PORT clk (2153:2153:2153) (2143:2143:2143))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1770:1770:1770) (1730:1730:1730))
        (PORT d[1] (5151:5151:5151) (5247:5247:5247))
        (PORT d[2] (1784:1784:1784) (1750:1750:1750))
        (PORT d[3] (1751:1751:1751) (1738:1738:1738))
        (PORT d[4] (6250:6250:6250) (6302:6302:6302))
        (PORT d[5] (4939:4939:4939) (4994:4994:4994))
        (PORT d[6] (3879:3879:3879) (3820:3820:3820))
        (PORT d[7] (3747:3747:3747) (3774:3774:3774))
        (PORT d[8] (1739:1739:1739) (1714:1714:1714))
        (PORT d[9] (1729:1729:1729) (1709:1709:1709))
        (PORT d[10] (5883:5883:5883) (5807:5807:5807))
        (PORT d[11] (2462:2462:2462) (2449:2449:2449))
        (PORT d[12] (8166:8166:8166) (8139:8139:8139))
        (PORT clk (2149:2149:2149) (2139:2139:2139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3668:3668:3668) (3599:3599:3599))
        (PORT clk (2149:2149:2149) (2139:2139:2139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2143:2143:2143))
        (PORT d[0] (2386:2386:2386) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2144:2144:2144))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2144:2144:2144))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2144:2144:2144))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2144:2144:2144))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1994:1994:1994) (1905:1905:1905))
        (PORT clk (2207:2207:2207) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2486:2486:2486) (2395:2395:2395))
        (PORT d[1] (4968:4968:4968) (4771:4771:4771))
        (PORT d[2] (4870:4870:4870) (4741:4741:4741))
        (PORT d[3] (4326:4326:4326) (4149:4149:4149))
        (PORT d[4] (5232:5232:5232) (5013:5013:5013))
        (PORT d[5] (4754:4754:4754) (4584:4584:4584))
        (PORT d[6] (5141:5141:5141) (4903:4903:4903))
        (PORT d[7] (4292:4292:4292) (4158:4158:4158))
        (PORT d[8] (4375:4375:4375) (4203:4203:4203))
        (PORT d[9] (4947:4947:4947) (4963:4963:4963))
        (PORT d[10] (3531:3531:3531) (3402:3402:3402))
        (PORT d[11] (4385:4385:4385) (4270:4270:4270))
        (PORT d[12] (4699:4699:4699) (4522:4522:4522))
        (PORT clk (2204:2204:2204) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5305:5305:5305) (5219:5219:5219))
        (PORT clk (2204:2204:2204) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4431:4431:4431) (4209:4209:4209))
        (PORT clk (2204:2204:2204) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2237:2237:2237))
        (PORT d[0] (5831:5831:5831) (5708:5708:5708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1353:1353:1353) (1308:1308:1308))
        (PORT clk (2161:2161:2161) (2151:2151:2151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1776:1776:1776) (1748:1748:1748))
        (PORT d[1] (5183:5183:5183) (5278:5278:5278))
        (PORT d[2] (1699:1699:1699) (1681:1681:1681))
        (PORT d[3] (1725:1725:1725) (1707:1707:1707))
        (PORT d[4] (6291:6291:6291) (6338:6338:6338))
        (PORT d[5] (4956:4956:4956) (5014:5014:5014))
        (PORT d[6] (3847:3847:3847) (3790:3790:3790))
        (PORT d[7] (4993:4993:4993) (5032:5032:5032))
        (PORT d[8] (1704:1704:1704) (1676:1676:1676))
        (PORT d[9] (7673:7673:7673) (7434:7434:7434))
        (PORT d[10] (6166:6166:6166) (6074:6074:6074))
        (PORT d[11] (2130:2130:2130) (2136:2136:2136))
        (PORT d[12] (1777:1777:1777) (1763:1763:1763))
        (PORT clk (2157:2157:2157) (2147:2147:2147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2020:2020:2020) (1918:1918:1918))
        (PORT clk (2157:2157:2157) (2147:2147:2147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2151:2151:2151))
        (PORT d[0] (7561:7561:7561) (7402:7402:7402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[17\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1320:1320:1320) (1247:1247:1247))
        (PORT datab (1136:1136:1136) (1038:1038:1038))
        (PORT datac (1077:1077:1077) (1092:1092:1092))
        (PORT datad (1332:1332:1332) (1311:1311:1311))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[17\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1098:1098:1098))
        (PORT datab (1379:1379:1379) (1347:1347:1347))
        (PORT datac (1703:1703:1703) (1579:1579:1579))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (358:358:358))
        (PORT datac (2294:2294:2294) (2328:2328:2328))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1856:1856:1856) (1868:1868:1868))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4553:4553:4553) (4459:4459:4459))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (700:700:700))
        (PORT datab (1052:1052:1052) (1034:1034:1034))
        (PORT datac (1260:1260:1260) (1246:1246:1246))
        (PORT datad (905:905:905) (842:842:842))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux15\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (252:252:252))
        (PORT datab (1257:1257:1257) (1202:1202:1202))
        (PORT datac (988:988:988) (959:959:959))
        (PORT datad (959:959:959) (920:920:920))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1931:1931:1931) (1888:1888:1888))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector16\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (997:997:997) (960:960:960))
        (PORT datad (232:232:232) (294:294:294))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3208:3208:3208) (2998:2998:2998))
        (PORT clk (2218:2218:2218) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2207:2207:2207) (2149:2149:2149))
        (PORT d[1] (3927:3927:3927) (3807:3807:3807))
        (PORT d[2] (2668:2668:2668) (2613:2613:2613))
        (PORT d[3] (3110:3110:3110) (2992:2992:2992))
        (PORT d[4] (2549:2549:2549) (2469:2469:2469))
        (PORT d[5] (4047:4047:4047) (3888:3888:3888))
        (PORT d[6] (3219:3219:3219) (3101:3101:3101))
        (PORT d[7] (3250:3250:3250) (3169:3169:3169))
        (PORT d[8] (3208:3208:3208) (3086:3086:3086))
        (PORT d[9] (5082:5082:5082) (5062:5062:5062))
        (PORT d[10] (3219:3219:3219) (3116:3116:3116))
        (PORT d[11] (3191:3191:3191) (3090:3090:3090))
        (PORT d[12] (3165:3165:3165) (3076:3076:3076))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3014:3014:3014) (2961:2961:2961))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3626:3626:3626) (3380:3380:3380))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2247:2247:2247))
        (PORT d[0] (4054:4054:4054) (3924:3924:3924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1404:1404:1404) (1350:1350:1350))
        (PORT clk (2172:2172:2172) (2162:2162:2162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5453:5453:5453) (5314:5314:5314))
        (PORT d[1] (4826:4826:4826) (4930:4930:4930))
        (PORT d[2] (3974:3974:3974) (3907:3907:3907))
        (PORT d[3] (3366:3366:3366) (3226:3226:3226))
        (PORT d[4] (6924:6924:6924) (6958:6958:6958))
        (PORT d[5] (4622:4622:4622) (4679:4679:4679))
        (PORT d[6] (3520:3520:3520) (3363:3363:3363))
        (PORT d[7] (5329:5329:5329) (5276:5276:5276))
        (PORT d[8] (3413:3413:3413) (3261:3261:3261))
        (PORT d[9] (7287:7287:7287) (7030:7030:7030))
        (PORT d[10] (3011:3011:3011) (2870:2870:2870))
        (PORT d[11] (2895:2895:2895) (2939:2939:2939))
        (PORT d[12] (6785:6785:6785) (6764:6764:6764))
        (PORT clk (2168:2168:2168) (2158:2158:2158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3357:3357:3357) (3148:3148:3148))
        (PORT clk (2168:2168:2168) (2158:2158:2158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2162:2162:2162))
        (PORT d[0] (7814:7814:7814) (7631:7631:7631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2573:2573:2573) (2454:2454:2454))
        (PORT clk (2207:2207:2207) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3431:3431:3431) (3308:3308:3308))
        (PORT d[1] (4371:4371:4371) (4202:4202:4202))
        (PORT d[2] (4235:4235:4235) (4128:4128:4128))
        (PORT d[3] (3977:3977:3977) (3791:3791:3791))
        (PORT d[4] (4941:4941:4941) (4737:4737:4737))
        (PORT d[5] (5020:5020:5020) (4837:4837:4837))
        (PORT d[6] (4807:4807:4807) (4581:4581:4581))
        (PORT d[7] (3905:3905:3905) (3780:3780:3780))
        (PORT d[8] (4083:4083:4083) (3926:3926:3926))
        (PORT d[9] (4498:4498:4498) (4519:4519:4519))
        (PORT d[10] (3164:3164:3164) (3040:3040:3040))
        (PORT d[11] (3979:3979:3979) (3814:3814:3814))
        (PORT d[12] (4106:4106:4106) (3952:3952:3952))
        (PORT clk (2204:2204:2204) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4718:4718:4718) (4535:4535:4535))
        (PORT clk (2204:2204:2204) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4045:4045:4045) (3824:3824:3824))
        (PORT clk (2204:2204:2204) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2237:2237:2237))
        (PORT d[0] (5127:5127:5127) (4950:4950:4950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1322:1322:1322) (1277:1277:1277))
        (PORT clk (2161:2161:2161) (2151:2151:2151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2406:2406:2406) (2342:2342:2342))
        (PORT d[1] (5458:5458:5458) (5523:5523:5523))
        (PORT d[2] (2375:2375:2375) (2328:2328:2328))
        (PORT d[3] (2047:2047:2047) (2019:2019:2019))
        (PORT d[4] (6227:6227:6227) (6274:6274:6274))
        (PORT d[5] (4004:4004:4004) (4103:4103:4103))
        (PORT d[6] (3520:3520:3520) (3478:3478:3478))
        (PORT d[7] (4685:4685:4685) (4740:4740:4740))
        (PORT d[8] (2655:2655:2655) (2599:2599:2599))
        (PORT d[9] (7361:7361:7361) (7138:7138:7138))
        (PORT d[10] (5565:5565:5565) (5503:5503:5503))
        (PORT d[11] (2456:2456:2456) (2445:2445:2445))
        (PORT d[12] (7826:7826:7826) (7809:7809:7809))
        (PORT clk (2157:2157:2157) (2147:2147:2147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4122:4122:4122) (3973:3973:3973))
        (PORT clk (2157:2157:2157) (2147:2147:2147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2151:2151:2151))
        (PORT d[0] (6766:6766:6766) (6640:6640:6640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3184:3184:3184) (3052:3052:3052))
        (PORT clk (2202:2202:2202) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4113:4113:4113) (3997:3997:3997))
        (PORT d[1] (4757:4757:4757) (4525:4525:4525))
        (PORT d[2] (4147:4147:4147) (4127:4127:4127))
        (PORT d[3] (4455:4455:4455) (4375:4375:4375))
        (PORT d[4] (5066:5066:5066) (4815:4815:4815))
        (PORT d[5] (5984:5984:5984) (5793:5793:5793))
        (PORT d[6] (4429:4429:4429) (4199:4199:4199))
        (PORT d[7] (4539:4539:4539) (4318:4318:4318))
        (PORT d[8] (4692:4692:4692) (4426:4426:4426))
        (PORT d[9] (4167:4167:4167) (4194:4194:4194))
        (PORT d[10] (4830:4830:4830) (4568:4568:4568))
        (PORT d[11] (4915:4915:4915) (4849:4849:4849))
        (PORT d[12] (4854:4854:4854) (4607:4607:4607))
        (PORT clk (2199:2199:2199) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3799:3799:3799) (3519:3519:3519))
        (PORT clk (2199:2199:2199) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6192:6192:6192) (6100:6100:6100))
        (PORT clk (2199:2199:2199) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (PORT d[0] (4211:4211:4211) (4143:4143:4143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2026:2026:2026) (2001:2001:2001))
        (PORT clk (2156:2156:2156) (2146:2146:2146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2808:2808:2808) (2678:2678:2678))
        (PORT d[1] (5238:5238:5238) (5361:5361:5361))
        (PORT d[2] (3363:3363:3363) (3215:3215:3215))
        (PORT d[3] (3304:3304:3304) (3256:3256:3256))
        (PORT d[4] (5927:5927:5927) (5990:5990:5990))
        (PORT d[5] (4775:4775:4775) (4875:4875:4875))
        (PORT d[6] (3613:3613:3613) (3462:3462:3462))
        (PORT d[7] (3399:3399:3399) (3389:3389:3389))
        (PORT d[8] (5721:5721:5721) (5614:5614:5614))
        (PORT d[9] (7490:7490:7490) (7300:7300:7300))
        (PORT d[10] (5954:5954:5954) (5902:5902:5902))
        (PORT d[11] (3436:3436:3436) (3448:3448:3448))
        (PORT d[12] (6878:6878:6878) (6899:6899:6899))
        (PORT clk (2152:2152:2152) (2142:2142:2142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3732:3732:3732) (3674:3674:3674))
        (PORT clk (2152:2152:2152) (2142:2142:2142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2146:2146:2146))
        (PORT d[0] (3455:3455:3455) (3230:3230:3230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2728:2728:2728) (2558:2558:2558))
        (PORT clk (2228:2228:2228) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3131:3131:3131) (3020:3020:3020))
        (PORT d[1] (3937:3937:3937) (3807:3807:3807))
        (PORT d[2] (4192:4192:4192) (4070:4070:4070))
        (PORT d[3] (2826:2826:2826) (2730:2730:2730))
        (PORT d[4] (2561:2561:2561) (2473:2473:2473))
        (PORT d[5] (3741:3741:3741) (3596:3596:3596))
        (PORT d[6] (3186:3186:3186) (3069:3069:3069))
        (PORT d[7] (3281:3281:3281) (3199:3199:3199))
        (PORT d[8] (3503:3503:3503) (3364:3364:3364))
        (PORT d[9] (5075:5075:5075) (5054:5054:5054))
        (PORT d[10] (3218:3218:3218) (3115:3115:3115))
        (PORT d[11] (3795:3795:3795) (3653:3653:3653))
        (PORT d[12] (2635:2635:2635) (2549:2549:2549))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2784:2784:2784) (2617:2617:2617))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3615:3615:3615) (3382:3382:3382))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2259:2259:2259))
        (PORT d[0] (5841:5841:5841) (5530:5530:5530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1275:1275:1275) (1233:1233:1233))
        (PORT clk (2181:2181:2181) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5478:5478:5478) (5338:5338:5338))
        (PORT d[1] (4844:4844:4844) (4947:4947:4947))
        (PORT d[2] (3732:3732:3732) (3682:3682:3682))
        (PORT d[3] (3390:3390:3390) (3251:3251:3251))
        (PORT d[4] (6614:6614:6614) (6663:6663:6663))
        (PORT d[5] (3952:3952:3952) (4039:4039:4039))
        (PORT d[6] (3527:3527:3527) (3371:3371:3371))
        (PORT d[7] (5329:5329:5329) (5276:5276:5276))
        (PORT d[8] (3380:3380:3380) (3229:3229:3229))
        (PORT d[9] (7308:7308:7308) (7054:7054:7054))
        (PORT d[10] (3056:3056:3056) (2911:2911:2911))
        (PORT d[11] (2892:2892:2892) (2932:2932:2932))
        (PORT d[12] (6508:6508:6508) (6503:6503:6503))
        (PORT clk (2177:2177:2177) (2169:2169:2169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3670:3670:3670) (3450:3450:3450))
        (PORT clk (2177:2177:2177) (2169:2169:2169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2173:2173:2173))
        (PORT d[0] (4058:4058:4058) (3954:3954:3954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[16\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2487:2487:2487) (2388:2388:2388))
        (PORT datab (3443:3443:3443) (3416:3416:3416))
        (PORT datac (1813:1813:1813) (1737:1737:1737))
        (PORT datad (704:704:704) (657:657:657))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[16\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (951:951:951))
        (PORT datab (3445:3445:3445) (3418:3418:3418))
        (PORT datac (1355:1355:1355) (1205:1205:1205))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (357:357:357))
        (PORT datac (2293:2293:2293) (2327:2327:2327))
        (PORT datad (1180:1180:1180) (1087:1087:1087))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1856:1856:1856) (1868:1868:1868))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4553:4553:4553) (4459:4459:4459))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1260:1260:1260) (1192:1192:1192))
        (PORT datab (1290:1290:1290) (1249:1249:1249))
        (PORT datac (954:954:954) (901:901:901))
        (PORT datad (898:898:898) (835:835:835))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (967:967:967) (956:956:956))
        (PORT datac (678:678:678) (657:657:657))
        (PORT datad (615:615:615) (581:581:581))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1933:1933:1933) (1890:1890:1890))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (337:337:337))
        (PORT datac (694:694:694) (691:691:691))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3357:3357:3357) (3178:3178:3178))
        (PORT clk (2194:2194:2194) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4482:4482:4482) (4249:4249:4249))
        (PORT d[1] (4502:4502:4502) (4276:4276:4276))
        (PORT d[2] (4635:4635:4635) (4463:4463:4463))
        (PORT d[3] (3856:3856:3856) (3643:3643:3643))
        (PORT d[4] (5114:5114:5114) (4976:4976:4976))
        (PORT d[5] (7259:7259:7259) (7053:7053:7053))
        (PORT d[6] (4508:4508:4508) (4272:4272:4272))
        (PORT d[7] (4232:4232:4232) (4149:4149:4149))
        (PORT d[8] (4803:4803:4803) (4686:4686:4686))
        (PORT d[9] (4504:4504:4504) (4518:4518:4518))
        (PORT d[10] (4183:4183:4183) (4069:4069:4069))
        (PORT d[11] (6022:6022:6022) (5868:5868:5868))
        (PORT d[12] (5548:5548:5548) (5314:5314:5314))
        (PORT clk (2191:2191:2191) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4355:4355:4355) (4144:4144:4144))
        (PORT clk (2191:2191:2191) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5142:5142:5142) (4865:4865:4865))
        (PORT clk (2191:2191:2191) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2222:2222:2222))
        (PORT d[0] (3841:3841:3841) (3737:3737:3737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2223:2223:2223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (1897:1897:1897))
        (PORT clk (2148:2148:2148) (2137:2137:2137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4345:4345:4345) (4287:4287:4287))
        (PORT d[1] (4428:4428:4428) (4512:4512:4512))
        (PORT d[2] (3732:3732:3732) (3671:3671:3671))
        (PORT d[3] (4929:4929:4929) (4639:4639:4639))
        (PORT d[4] (5548:5548:5548) (5587:5587:5587))
        (PORT d[5] (3922:3922:3922) (3979:3979:3979))
        (PORT d[6] (4367:4367:4367) (4136:4136:4136))
        (PORT d[7] (3844:3844:3844) (3880:3880:3880))
        (PORT d[8] (4737:4737:4737) (4470:4470:4470))
        (PORT d[9] (6061:6061:6061) (5862:5862:5862))
        (PORT d[10] (6647:6647:6647) (6480:6480:6480))
        (PORT d[11] (4826:4826:4826) (4841:4841:4841))
        (PORT d[12] (6620:6620:6620) (6563:6563:6563))
        (PORT clk (2144:2144:2144) (2133:2133:2133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2717:2717:2717) (2680:2680:2680))
        (PORT clk (2144:2144:2144) (2133:2133:2133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2137:2137:2137))
        (PORT d[0] (4938:4938:4938) (4788:4788:4788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2138:2138:2138))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2138:2138:2138))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2138:2138:2138))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2138:2138:2138))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2450:2450:2450) (2301:2301:2301))
        (PORT clk (2199:2199:2199) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3754:3754:3754) (3603:3603:3603))
        (PORT d[1] (4661:4661:4661) (4463:4463:4463))
        (PORT d[2] (4550:4550:4550) (4432:4432:4432))
        (PORT d[3] (4011:4011:4011) (3842:3842:3842))
        (PORT d[4] (4917:4917:4917) (4715:4715:4715))
        (PORT d[5] (4752:4752:4752) (4585:4585:4585))
        (PORT d[6] (4815:4815:4815) (4589:4589:4589))
        (PORT d[7] (3938:3938:3938) (3812:3812:3812))
        (PORT d[8] (4052:4052:4052) (3896:3896:3896))
        (PORT d[9] (4591:4591:4591) (4613:4613:4613))
        (PORT d[10] (4106:4106:4106) (3944:3944:3944))
        (PORT d[11] (4195:4195:4195) (4104:4104:4104))
        (PORT d[12] (4098:4098:4098) (3946:3946:3946))
        (PORT clk (2196:2196:2196) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4984:4984:4984) (4911:4911:4911))
        (PORT clk (2196:2196:2196) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4072:4072:4072) (3852:3852:3852))
        (PORT clk (2196:2196:2196) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (PORT d[0] (5554:5554:5554) (5447:5447:5447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1364:1364:1364) (1315:1315:1315))
        (PORT clk (2153:2153:2153) (2143:2143:2143))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2378:2378:2378) (2326:2326:2326))
        (PORT d[1] (4857:4857:4857) (4968:4968:4968))
        (PORT d[2] (1717:1717:1717) (1702:1702:1702))
        (PORT d[3] (1751:1751:1751) (1737:1737:1737))
        (PORT d[4] (6259:6259:6259) (6302:6302:6302))
        (PORT d[5] (4630:4630:4630) (4687:4687:4687))
        (PORT d[6] (3559:3559:3559) (3517:3517:3517))
        (PORT d[7] (4654:4654:4654) (4710:4710:4710))
        (PORT d[8] (2695:2695:2695) (2637:2637:2637))
        (PORT d[9] (2060:2060:2060) (2015:2015:2015))
        (PORT d[10] (1766:1766:1766) (1743:1743:1743))
        (PORT d[11] (3469:3469:3469) (3446:3446:3446))
        (PORT d[12] (7793:7793:7793) (7767:7767:7767))
        (PORT clk (2149:2149:2149) (2139:2139:2139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2344:2344:2344) (2231:2231:2231))
        (PORT clk (2149:2149:2149) (2139:2139:2139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2143:2143:2143))
        (PORT d[0] (7568:7568:7568) (7410:7410:7410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2144:2144:2144))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2144:2144:2144))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2144:2144:2144))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2144:2144:2144))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[15\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2034:2034:2034) (1832:1832:1832))
        (PORT datab (1114:1114:1114) (1125:1125:1125))
        (PORT datac (1131:1131:1131) (1029:1029:1029))
        (PORT datad (1331:1331:1331) (1309:1309:1309))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2744:2744:2744) (2579:2579:2579))
        (PORT clk (2193:2193:2193) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3775:3775:3775) (3636:3636:3636))
        (PORT d[1] (4694:4694:4694) (4514:4514:4514))
        (PORT d[2] (4550:4550:4550) (4433:4433:4433))
        (PORT d[3] (4303:4303:4303) (4125:4125:4125))
        (PORT d[4] (5225:5225:5225) (5005:5005:5005))
        (PORT d[5] (4719:4719:4719) (4553:4553:4553))
        (PORT d[6] (4848:4848:4848) (4621:4621:4621))
        (PORT d[7] (3914:3914:3914) (3789:3789:3789))
        (PORT d[8] (4367:4367:4367) (4195:4195:4195))
        (PORT d[9] (4900:4900:4900) (4914:4914:4914))
        (PORT d[10] (3186:3186:3186) (3064:3064:3064))
        (PORT d[11] (4194:4194:4194) (4103:4103:4103))
        (PORT d[12] (4099:4099:4099) (3946:3946:3946))
        (PORT clk (2190:2190:2190) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3344:3344:3344) (3146:3146:3146))
        (PORT clk (2190:2190:2190) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4422:4422:4422) (4199:4199:4199))
        (PORT clk (2190:2190:2190) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2220:2220:2220))
        (PORT d[0] (5503:5503:5503) (5220:5220:5220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1045:1045:1045) (1010:1010:1010))
        (PORT clk (2147:2147:2147) (2135:2135:2135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2404:2404:2404) (2352:2352:2352))
        (PORT d[1] (4884:4884:4884) (4995:4995:4995))
        (PORT d[2] (1767:1767:1767) (1743:1743:1743))
        (PORT d[3] (1780:1780:1780) (1764:1764:1764))
        (PORT d[4] (5993:5993:5993) (6054:6054:6054))
        (PORT d[5] (4601:4601:4601) (4660:4660:4660))
        (PORT d[6] (3872:3872:3872) (3813:3813:3813))
        (PORT d[7] (4949:4949:4949) (4990:4990:4990))
        (PORT d[8] (2663:2663:2663) (2607:2607:2607))
        (PORT d[9] (7401:7401:7401) (7177:7177:7177))
        (PORT d[10] (5574:5574:5574) (5513:5513:5513))
        (PORT d[11] (2475:2475:2475) (2462:2462:2462))
        (PORT d[12] (8198:8198:8198) (8169:8169:8169))
        (PORT clk (2143:2143:2143) (2131:2131:2131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2005:2005:2005) (1908:1908:1908))
        (PORT clk (2143:2143:2143) (2131:2131:2131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2135:2135:2135))
        (PORT d[0] (4326:4326:4326) (4186:4186:4186))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2747:2747:2747) (2563:2563:2563))
        (PORT clk (2211:2211:2211) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2240:2240:2240) (2175:2175:2175))
        (PORT d[1] (4245:4245:4245) (4110:4110:4110))
        (PORT d[2] (2348:2348:2348) (2315:2315:2315))
        (PORT d[3] (2505:2505:2505) (2422:2422:2422))
        (PORT d[4] (3868:3868:3868) (3733:3733:3733))
        (PORT d[5] (4093:4093:4093) (3933:3933:3933))
        (PORT d[6] (3556:3556:3556) (3429:3429:3429))
        (PORT d[7] (2652:2652:2652) (2570:2570:2570))
        (PORT d[8] (3811:3811:3811) (3665:3665:3665))
        (PORT d[9] (5376:5376:5376) (5339:5339:5339))
        (PORT d[10] (3520:3520:3520) (3409:3409:3409))
        (PORT d[11] (3835:3835:3835) (3692:3692:3692))
        (PORT d[12] (3173:3173:3173) (3084:3084:3084))
        (PORT clk (2208:2208:2208) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3020:3020:3020) (2808:2808:2808))
        (PORT clk (2208:2208:2208) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2701:2701:2701) (2517:2517:2517))
        (PORT clk (2208:2208:2208) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2240:2240:2240))
        (PORT d[0] (3778:3778:3778) (3537:3537:3537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (971:971:971) (940:940:940))
        (PORT clk (2165:2165:2165) (2155:2155:2155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3347:3347:3347) (3296:3296:3296))
        (PORT d[1] (4802:4802:4802) (4908:4908:4908))
        (PORT d[2] (3958:3958:3958) (3878:3878:3878))
        (PORT d[3] (3708:3708:3708) (3562:3562:3562))
        (PORT d[4] (6899:6899:6899) (6933:6933:6933))
        (PORT d[5] (4604:4604:4604) (4663:4663:4663))
        (PORT d[6] (3473:3473:3473) (3316:3316:3316))
        (PORT d[7] (3549:3549:3549) (3575:3575:3575))
        (PORT d[8] (3699:3699:3699) (3538:3538:3538))
        (PORT d[9] (7313:7313:7313) (7055:7055:7055))
        (PORT d[10] (6775:6775:6775) (6647:6647:6647))
        (PORT d[11] (2936:2936:2936) (2980:2980:2980))
        (PORT d[12] (6831:6831:6831) (6810:6810:6810))
        (PORT clk (2161:2161:2161) (2151:2151:2151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4523:4523:4523) (4397:4397:4397))
        (PORT clk (2161:2161:2161) (2151:2151:2151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2155:2155:2155))
        (PORT d[0] (4552:4552:4552) (4361:4361:4361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[15\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1383:1383:1383) (1350:1350:1350))
        (PORT datac (887:887:887) (798:798:798))
        (PORT datad (929:929:929) (861:861:861))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (365:365:365))
        (PORT datac (2296:2296:2296) (2330:2330:2330))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1856:1856:1856) (1868:1868:1868))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4553:4553:4553) (4459:4459:4459))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector14\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1703:1703:1703) (1579:1579:1579))
        (PORT datad (3203:3203:3203) (3099:3099:3099))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2941:2941:2941) (2834:2834:2834))
        (PORT clk (2218:2218:2218) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5713:5713:5713) (5359:5359:5359))
        (PORT d[1] (5688:5688:5688) (5260:5260:5260))
        (PORT d[2] (5161:5161:5161) (4968:4968:4968))
        (PORT d[3] (5509:5509:5509) (5197:5197:5197))
        (PORT d[4] (4472:4472:4472) (4362:4362:4362))
        (PORT d[5] (5275:5275:5275) (5083:5083:5083))
        (PORT d[6] (5435:5435:5435) (5235:5235:5235))
        (PORT d[7] (4485:4485:4485) (4368:4368:4368))
        (PORT d[8] (4821:4821:4821) (4609:4609:4609))
        (PORT d[9] (4221:4221:4221) (4268:4268:4268))
        (PORT d[10] (3916:3916:3916) (3846:3846:3846))
        (PORT d[11] (5093:5093:5093) (4983:4983:4983))
        (PORT d[12] (5557:5557:5557) (5197:5197:5197))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3574:3574:3574) (3462:3462:3462))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5179:5179:5179) (4828:4828:4828))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2247:2247:2247))
        (PORT d[0] (5799:5799:5799) (5491:5491:5491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2179:2179:2179) (2014:2014:2014))
        (PORT clk (2172:2172:2172) (2162:2162:2162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4045:4045:4045) (3997:3997:3997))
        (PORT d[1] (4276:4276:4276) (4308:4308:4308))
        (PORT d[2] (3706:3706:3706) (3656:3656:3656))
        (PORT d[3] (5402:5402:5402) (5384:5384:5384))
        (PORT d[4] (5353:5353:5353) (5321:5321:5321))
        (PORT d[5] (4474:4474:4474) (4582:4582:4582))
        (PORT d[6] (6065:6065:6065) (5628:5628:5628))
        (PORT d[7] (4217:4217:4217) (4237:4237:4237))
        (PORT d[8] (5959:5959:5959) (5811:5811:5811))
        (PORT d[9] (6785:6785:6785) (6609:6609:6609))
        (PORT d[10] (6091:6091:6091) (5966:5966:5966))
        (PORT d[11] (3660:3660:3660) (3751:3751:3751))
        (PORT d[12] (6972:6972:6972) (6925:6925:6925))
        (PORT clk (2168:2168:2168) (2158:2158:2158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5472:5472:5472) (5102:5102:5102))
        (PORT clk (2168:2168:2168) (2158:2158:2158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2162:2162:2162))
        (PORT d[0] (4084:4084:4084) (4007:4007:4007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2857:2857:2857) (2724:2724:2724))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3969:3969:3969) (3787:3787:3787))
        (PORT d[1] (4160:4160:4160) (3940:3940:3940))
        (PORT d[2] (4022:4022:4022) (3867:3867:3867))
        (PORT d[3] (4802:4802:4802) (4544:4544:4544))
        (PORT d[4] (4099:4099:4099) (3966:3966:3966))
        (PORT d[5] (6314:6314:6314) (6134:6134:6134))
        (PORT d[6] (3917:3917:3917) (3737:3737:3737))
        (PORT d[7] (3639:3639:3639) (3584:3584:3584))
        (PORT d[8] (4119:4119:4119) (4017:4017:4017))
        (PORT d[9] (4231:4231:4231) (4257:4257:4257))
        (PORT d[10] (3324:3324:3324) (3261:3261:3261))
        (PORT d[11] (5022:5022:5022) (4899:4899:4899))
        (PORT d[12] (4260:4260:4260) (4063:4063:4063))
        (PORT clk (2229:2229:2229) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4012:4012:4012) (3819:3819:3819))
        (PORT clk (2229:2229:2229) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4810:4810:4810) (4539:4539:4539))
        (PORT clk (2229:2229:2229) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (PORT d[0] (4446:4446:4446) (4303:4303:4303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2377:2377:2377) (2310:2310:2310))
        (PORT clk (2185:2185:2185) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4629:4629:4629) (4536:4536:4536))
        (PORT d[1] (4677:4677:4677) (4726:4726:4726))
        (PORT d[2] (3112:3112:3112) (3074:3074:3074))
        (PORT d[3] (4131:4131:4131) (3921:3921:3921))
        (PORT d[4] (5824:5824:5824) (5845:5845:5845))
        (PORT d[5] (4340:4340:4340) (4392:4392:4392))
        (PORT d[6] (5061:5061:5061) (4815:4815:4815))
        (PORT d[7] (4401:4401:4401) (4382:4382:4382))
        (PORT d[8] (4198:4198:4198) (3977:3977:3977))
        (PORT d[9] (6699:6699:6699) (6497:6497:6497))
        (PORT d[10] (5935:5935:5935) (5760:5760:5760))
        (PORT d[11] (4177:4177:4177) (4213:4213:4213))
        (PORT d[12] (6289:6289:6289) (6238:6238:6238))
        (PORT clk (2181:2181:2181) (2172:2172:2172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3178:3178:3178) (3094:3094:3094))
        (PORT clk (2181:2181:2181) (2172:2172:2172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2176:2176:2176))
        (PORT d[0] (3978:3978:3978) (3872:3872:3872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[14\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2155:2155:2155) (2065:2065:2065))
        (PORT datab (3154:3154:3154) (3163:3163:3163))
        (PORT datac (2621:2621:2621) (2485:2485:2485))
        (PORT datad (1227:1227:1227) (1134:1134:1134))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3277:3277:3277) (3151:3151:3151))
        (PORT clk (2203:2203:2203) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6025:6025:6025) (5663:5663:5663))
        (PORT d[1] (6034:6034:6034) (5598:5598:5598))
        (PORT d[2] (5508:5508:5508) (5306:5306:5306))
        (PORT d[3] (5830:5830:5830) (5513:5513:5513))
        (PORT d[4] (4818:4818:4818) (4701:4701:4701))
        (PORT d[5] (5569:5569:5569) (5366:5366:5366))
        (PORT d[6] (5112:5112:5112) (4925:4925:4925))
        (PORT d[7] (4381:4381:4381) (4330:4330:4330))
        (PORT d[8] (5144:5144:5144) (4924:4924:4924))
        (PORT d[9] (4509:4509:4509) (4539:4539:4539))
        (PORT d[10] (4212:4212:4212) (4117:4117:4117))
        (PORT d[11] (5789:5789:5789) (5658:5658:5658))
        (PORT d[12] (5902:5902:5902) (5532:5532:5532))
        (PORT clk (2200:2200:2200) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3438:3438:3438) (3382:3382:3382))
        (PORT clk (2200:2200:2200) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5519:5519:5519) (5152:5152:5152))
        (PORT clk (2200:2200:2200) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2233:2233:2233))
        (PORT d[0] (4725:4725:4725) (4586:4586:4586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2640:2640:2640) (2432:2432:2432))
        (PORT clk (2157:2157:2157) (2147:2147:2147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4392:4392:4392) (4338:4338:4338))
        (PORT d[1] (4868:4868:4868) (4878:4878:4878))
        (PORT d[2] (4044:4044:4044) (3974:3974:3974))
        (PORT d[3] (4769:4769:4769) (4779:4779:4779))
        (PORT d[4] (4806:4806:4806) (4807:4807:4807))
        (PORT d[5] (4746:4746:4746) (4832:4832:4832))
        (PORT d[6] (6433:6433:6433) (5991:5991:5991))
        (PORT d[7] (4849:4849:4849) (4850:4850:4850))
        (PORT d[8] (6809:6809:6809) (6619:6619:6619))
        (PORT d[9] (7421:7421:7421) (7200:7200:7200))
        (PORT d[10] (6040:6040:6040) (5915:5915:5915))
        (PORT d[11] (3922:3922:3922) (3982:3982:3982))
        (PORT d[12] (7603:7603:7603) (7533:7533:7533))
        (PORT clk (2153:2153:2153) (2143:2143:2143))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3604:3604:3604) (3625:3625:3625))
        (PORT clk (2153:2153:2153) (2143:2143:2143))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (PORT d[0] (6410:6410:6410) (6210:6210:6210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3178:3178:3178) (3029:3029:3029))
        (PORT clk (2244:2244:2244) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4298:4298:4298) (4102:4102:4102))
        (PORT d[1] (4486:4486:4486) (4257:4257:4257))
        (PORT d[2] (4376:4376:4376) (4215:4215:4215))
        (PORT d[3] (4867:4867:4867) (4628:4628:4628))
        (PORT d[4] (4463:4463:4463) (4325:4325:4325))
        (PORT d[5] (5962:5962:5962) (5798:5798:5798))
        (PORT d[6] (4273:4273:4273) (4075:4075:4075))
        (PORT d[7] (3949:3949:3949) (3878:3878:3878))
        (PORT d[8] (4088:4088:4088) (3987:3987:3987))
        (PORT d[9] (3908:3908:3908) (3945:3945:3945))
        (PORT d[10] (3869:3869:3869) (3761:3761:3761))
        (PORT d[11] (4703:4703:4703) (4594:4594:4594))
        (PORT d[12] (4566:4566:4566) (4363:4363:4363))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3795:3795:3795) (3604:3604:3604))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5138:5138:5138) (4852:4852:4852))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (PORT d[0] (6102:6102:6102) (5861:5861:5861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2050:2050:2050) (1996:1996:1996))
        (PORT clk (2198:2198:2198) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3743:3743:3743) (3709:3709:3709))
        (PORT d[1] (4753:4753:4753) (4815:4815:4815))
        (PORT d[2] (3417:3417:3417) (3364:3364:3364))
        (PORT d[3] (4451:4451:4451) (4225:4225:4225))
        (PORT d[4] (5522:5522:5522) (5555:5555:5555))
        (PORT d[5] (3993:3993:3993) (4053:4053:4053))
        (PORT d[6] (5394:5394:5394) (5133:5133:5133))
        (PORT d[7] (4057:4057:4057) (4056:4056:4056))
        (PORT d[8] (4515:4515:4515) (4276:4276:4276))
        (PORT d[9] (6433:6433:6433) (6238:6238:6238))
        (PORT d[10] (5399:5399:5399) (5260:5260:5260))
        (PORT d[11] (3891:3891:3891) (3941:3941:3941))
        (PORT d[12] (6674:6674:6674) (6614:6614:6614))
        (PORT clk (2194:2194:2194) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5131:5131:5131) (4996:4996:4996))
        (PORT clk (2194:2194:2194) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2187:2187:2187))
        (PORT d[0] (5666:5666:5666) (5510:5510:5510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[14\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (3153:3153:3153) (3161:3161:3161))
        (PORT datac (2392:2392:2392) (2137:2137:2137))
        (PORT datad (1337:1337:1337) (1273:1273:1273))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1822:1822:1822) (1768:1768:1768))
        (PORT datac (2826:2826:2826) (2840:2840:2840))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1853:1853:1853))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4153:4153:4153) (4035:4035:4035))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datac (2825:2825:2825) (2838:2838:2838))
        (PORT datad (255:255:255) (317:317:317))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1853:1853:1853))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4153:4153:4153) (4035:4035:4035))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (2861:2861:2861) (2867:2867:2867))
        (PORT datac (253:253:253) (325:325:325))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1853:1853:1853))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4153:4153:4153) (4035:4035:4035))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (2819:2819:2819) (2831:2831:2831))
        (PORT datad (257:257:257) (319:319:319))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1853:1853:1853))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4153:4153:4153) (4035:4035:4035))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector10\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1939:1939:1939) (1921:1921:1921))
        (PORT datad (3201:3201:3201) (3096:3096:3096))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2182:2182:2182) (2066:2066:2066))
        (PORT clk (2272:2272:2272) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1630:1630:1630) (1604:1604:1604))
        (PORT d[1] (2547:2547:2547) (2457:2457:2457))
        (PORT d[2] (2010:2010:2010) (1964:1964:1964))
        (PORT d[3] (2546:2546:2546) (2447:2447:2447))
        (PORT d[4] (2001:2001:2001) (1943:1943:1943))
        (PORT d[5] (5795:5795:5795) (5692:5692:5692))
        (PORT d[6] (5941:5941:5941) (5755:5755:5755))
        (PORT d[7] (2237:2237:2237) (2152:2152:2152))
        (PORT d[8] (2840:2840:2840) (2751:2751:2751))
        (PORT d[9] (2954:2954:2954) (2881:2881:2881))
        (PORT d[10] (2530:2530:2530) (2448:2448:2448))
        (PORT d[11] (5793:5793:5793) (5707:5707:5707))
        (PORT d[12] (2593:2593:2593) (2672:2672:2672))
        (PORT clk (2269:2269:2269) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2635:2635:2635) (2431:2431:2431))
        (PORT clk (2269:2269:2269) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5181:5181:5181) (4928:4928:4928))
        (PORT clk (2269:2269:2269) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2303:2303:2303))
        (PORT d[0] (4995:4995:4995) (4975:4975:4975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1828:1828:1828) (1736:1736:1736))
        (PORT clk (2225:2225:2225) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3654:3654:3654) (3575:3575:3575))
        (PORT d[1] (3087:3087:3087) (3050:3050:3050))
        (PORT d[2] (4119:4119:4119) (3998:3998:3998))
        (PORT d[3] (3584:3584:3584) (3506:3506:3506))
        (PORT d[4] (3684:3684:3684) (3637:3637:3637))
        (PORT d[5] (3121:3121:3121) (3107:3107:3107))
        (PORT d[6] (3732:3732:3732) (3538:3538:3538))
        (PORT d[7] (3879:3879:3879) (3896:3896:3896))
        (PORT d[8] (4192:4192:4192) (3982:3982:3982))
        (PORT d[9] (3891:3891:3891) (3710:3710:3710))
        (PORT d[10] (3943:3943:3943) (3750:3750:3750))
        (PORT d[11] (3559:3559:3559) (3591:3591:3591))
        (PORT d[12] (4025:4025:4025) (3849:3849:3849))
        (PORT clk (2221:2221:2221) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2864:2864:2864) (2754:2754:2754))
        (PORT clk (2221:2221:2221) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2217:2217:2217))
        (PORT d[0] (4295:4295:4295) (4143:4143:4143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2465:2465:2465) (2338:2338:2338))
        (PORT clk (2277:2277:2277) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1967:1967:1967) (1912:1912:1912))
        (PORT d[1] (2522:2522:2522) (2433:2433:2433))
        (PORT d[2] (1670:1670:1670) (1645:1645:1645))
        (PORT d[3] (2598:2598:2598) (2497:2497:2497))
        (PORT d[4] (2013:2013:2013) (1955:1955:1955))
        (PORT d[5] (6378:6378:6378) (6238:6238:6238))
        (PORT d[6] (5903:5903:5903) (5717:5717:5717))
        (PORT d[7] (1947:1947:1947) (1892:1892:1892))
        (PORT d[8] (2873:2873:2873) (2783:2783:2783))
        (PORT d[9] (3775:3775:3775) (3652:3652:3652))
        (PORT d[10] (2834:2834:2834) (2724:2724:2724))
        (PORT d[11] (5833:5833:5833) (5745:5745:5745))
        (PORT d[12] (2886:2886:2886) (2940:2940:2940))
        (PORT clk (2274:2274:2274) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2192:2192:2192) (2051:2051:2051))
        (PORT clk (2274:2274:2274) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5214:5214:5214) (4962:4962:4962))
        (PORT clk (2274:2274:2274) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
        (PORT d[0] (2406:2406:2406) (2298:2298:2298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1533:1533:1533) (1463:1463:1463))
        (PORT clk (2230:2230:2230) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3668:3668:3668) (3603:3603:3603))
        (PORT d[1] (2828:2828:2828) (2814:2814:2814))
        (PORT d[2] (4121:4121:4121) (4001:4001:4001))
        (PORT d[3] (3541:3541:3541) (3464:3464:3464))
        (PORT d[4] (3703:3703:3703) (3655:3655:3655))
        (PORT d[5] (3120:3120:3120) (3106:3106:3106))
        (PORT d[6] (3971:3971:3971) (3768:3768:3768))
        (PORT d[7] (3637:3637:3637) (3686:3686:3686))
        (PORT d[8] (3913:3913:3913) (3729:3729:3729))
        (PORT d[9] (3924:3924:3924) (3742:3742:3742))
        (PORT d[10] (3944:3944:3944) (3751:3751:3751))
        (PORT d[11] (3331:3331:3331) (3397:3397:3397))
        (PORT d[12] (3994:3994:3994) (3818:3818:3818))
        (PORT clk (2226:2226:2226) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3941:3941:3941) (3674:3674:3674))
        (PORT clk (2226:2226:2226) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2218:2218:2218))
        (PORT d[0] (3839:3839:3839) (3780:3780:3780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[10\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1711:1711:1711) (1538:1538:1538))
        (PORT datab (3147:3147:3147) (3166:3166:3166))
        (PORT datac (3429:3429:3429) (3359:3359:3359))
        (PORT datad (1342:1342:1342) (1207:1207:1207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2672:2672:2672) (2612:2612:2612))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8303:8303:8303) (7954:7954:7954))
        (PORT d[1] (3500:3500:3500) (3303:3303:3303))
        (PORT d[2] (3924:3924:3924) (3733:3733:3733))
        (PORT d[3] (3923:3923:3923) (3823:3823:3823))
        (PORT d[4] (4138:4138:4138) (3904:3904:3904))
        (PORT d[5] (6492:6492:6492) (6374:6374:6374))
        (PORT d[6] (6494:6494:6494) (6257:6257:6257))
        (PORT d[7] (3670:3670:3670) (3531:3531:3531))
        (PORT d[8] (4515:4515:4515) (4291:4291:4291))
        (PORT d[9] (4114:4114:4114) (4104:4104:4104))
        (PORT d[10] (4057:4057:4057) (3838:3838:3838))
        (PORT d[11] (5588:5588:5588) (5538:5538:5538))
        (PORT d[12] (2767:2767:2767) (2782:2782:2782))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4977:4977:4977) (4874:4874:4874))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6150:6150:6150) (5915:5915:5915))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (PORT d[0] (5535:5535:5535) (5382:5382:5382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1456:1456:1456) (1428:1428:1428))
        (PORT clk (2172:2172:2172) (2162:2162:2162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4382:4382:4382) (4313:4313:4313))
        (PORT d[1] (3937:3937:3937) (3959:3959:3959))
        (PORT d[2] (4491:4491:4491) (4384:4384:4384))
        (PORT d[3] (3375:3375:3375) (3323:3323:3323))
        (PORT d[4] (4022:4022:4022) (3969:3969:3969))
        (PORT d[5] (3760:3760:3760) (3844:3844:3844))
        (PORT d[6] (6402:6402:6402) (5960:5960:5960))
        (PORT d[7] (4246:4246:4246) (4296:4296:4296))
        (PORT d[8] (4553:4553:4553) (4365:4365:4365))
        (PORT d[9] (4652:4652:4652) (4389:4389:4389))
        (PORT d[10] (4065:4065:4065) (3924:3924:3924))
        (PORT d[11] (3600:3600:3600) (3682:3682:3682))
        (PORT d[12] (5892:5892:5892) (5812:5812:5812))
        (PORT clk (2168:2168:2168) (2158:2158:2158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4737:4737:4737) (4558:4558:4558))
        (PORT clk (2168:2168:2168) (2158:2158:2158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2162:2162:2162))
        (PORT d[0] (5013:5013:5013) (4854:4854:4854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2593:2593:2593) (2532:2532:2532))
        (PORT clk (2212:2212:2212) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8302:8302:8302) (7964:7964:7964))
        (PORT d[1] (3508:3508:3508) (3312:3312:3312))
        (PORT d[2] (3677:3677:3677) (3517:3517:3517))
        (PORT d[3] (3872:3872:3872) (3773:3773:3773))
        (PORT d[4] (3566:3566:3566) (3372:3372:3372))
        (PORT d[5] (6399:6399:6399) (6282:6282:6282))
        (PORT d[6] (6185:6185:6185) (5963:5963:5963))
        (PORT d[7] (4220:4220:4220) (4052:4052:4052))
        (PORT d[8] (4539:4539:4539) (4313:4313:4313))
        (PORT d[9] (3487:3487:3487) (3504:3504:3504))
        (PORT d[10] (3855:3855:3855) (3673:3673:3673))
        (PORT d[11] (5594:5594:5594) (5547:5547:5547))
        (PORT d[12] (2500:2500:2500) (2539:2539:2539))
        (PORT clk (2209:2209:2209) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4039:4039:4039) (3984:3984:3984))
        (PORT clk (2209:2209:2209) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6150:6150:6150) (5915:5915:5915))
        (PORT clk (2209:2209:2209) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (PORT d[0] (4823:4823:4823) (4645:4645:4645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1431:1431:1431) (1404:1404:1404))
        (PORT clk (2166:2166:2166) (2154:2154:2154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4393:4393:4393) (4322:4322:4322))
        (PORT d[1] (3931:3931:3931) (3951:3951:3951))
        (PORT d[2] (4500:4500:4500) (4381:4381:4381))
        (PORT d[3] (3332:3332:3332) (3281:3281:3281))
        (PORT d[4] (4360:4360:4360) (4317:4317:4317))
        (PORT d[5] (3727:3727:3727) (3811:3811:3811))
        (PORT d[6] (6673:6673:6673) (6223:6223:6223))
        (PORT d[7] (4277:4277:4277) (4327:4327:4327))
        (PORT d[8] (4592:4592:4592) (4404:4404:4404))
        (PORT d[9] (4692:4692:4692) (4429:4429:4429))
        (PORT d[10] (4073:4073:4073) (3932:3932:3932))
        (PORT d[11] (3640:3640:3640) (3724:3724:3724))
        (PORT d[12] (5952:5952:5952) (5877:5877:5877))
        (PORT clk (2162:2162:2162) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3069:3069:3069) (3025:3025:3025))
        (PORT clk (2162:2162:2162) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2154:2154:2154))
        (PORT d[0] (5776:5776:5776) (5536:5536:5536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[10\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (3149:3149:3149) (3169:3169:3169))
        (PORT datac (1247:1247:1247) (1152:1152:1152))
        (PORT datad (1499:1499:1499) (1398:1398:1398))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2773:2773:2773) (2767:2767:2767))
        (PORT datac (2580:2580:2580) (2508:2508:2508))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (3382:3382:3382) (3222:3222:3222))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector9\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (3914:3914:3914) (3865:3865:3865))
        (PORT datad (3200:3200:3200) (3095:3095:3095))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2947:2947:2947) (2725:2725:2725))
        (PORT clk (2277:2277:2277) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2266:2266:2266) (2190:2190:2190))
        (PORT d[1] (1608:1608:1608) (1566:1566:1566))
        (PORT d[2] (1364:1364:1364) (1355:1355:1355))
        (PORT d[3] (1630:1630:1630) (1582:1582:1582))
        (PORT d[4] (1703:1703:1703) (1656:1656:1656))
        (PORT d[5] (1666:1666:1666) (1625:1625:1625))
        (PORT d[6] (5932:5932:5932) (5748:5748:5748))
        (PORT d[7] (2522:2522:2522) (2428:2428:2428))
        (PORT d[8] (3180:3180:3180) (3068:3068:3068))
        (PORT d[9] (1689:1689:1689) (1680:1680:1680))
        (PORT d[10] (3415:3415:3415) (3269:3269:3269))
        (PORT d[11] (6149:6149:6149) (6044:6044:6044))
        (PORT d[12] (3193:3193:3193) (3235:3235:3235))
        (PORT clk (2274:2274:2274) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (1715:1715:1715))
        (PORT clk (2274:2274:2274) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4545:4545:4545) (4337:4337:4337))
        (PORT clk (2274:2274:2274) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
        (PORT d[0] (2691:2691:2691) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1857:1857:1857) (1782:1782:1782))
        (PORT clk (2230:2230:2230) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4272:4272:4272) (4178:4178:4178))
        (PORT d[1] (2858:2858:2858) (2853:2853:2853))
        (PORT d[2] (4439:4439:4439) (4324:4324:4324))
        (PORT d[3] (3873:3873:3873) (3766:3766:3766))
        (PORT d[4] (3644:3644:3644) (3596:3596:3596))
        (PORT d[5] (3097:3097:3097) (3080:3080:3080))
        (PORT d[6] (4341:4341:4341) (4127:4127:4127))
        (PORT d[7] (3938:3938:3938) (3974:3974:3974))
        (PORT d[8] (4212:4212:4212) (4009:4009:4009))
        (PORT d[9] (4245:4245:4245) (4046:4046:4046))
        (PORT d[10] (4257:4257:4257) (4047:4047:4047))
        (PORT d[11] (3301:3301:3301) (3374:3374:3374))
        (PORT d[12] (4307:4307:4307) (4113:4113:4113))
        (PORT clk (2226:2226:2226) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4231:4231:4231) (3945:3945:3945))
        (PORT clk (2226:2226:2226) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2218:2218:2218))
        (PORT d[0] (4149:4149:4149) (4074:4074:4074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2315:2315:2315) (2148:2148:2148))
        (PORT clk (2284:2284:2284) (2316:2316:2316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1326:1326:1326) (1315:1315:1315))
        (PORT d[1] (2855:2855:2855) (2754:2754:2754))
        (PORT d[2] (1658:1658:1658) (1617:1617:1617))
        (PORT d[3] (2910:2910:2910) (2790:2790:2790))
        (PORT d[4] (1678:1678:1678) (1632:1632:1632))
        (PORT d[5] (1700:1700:1700) (1655:1655:1655))
        (PORT d[6] (5937:5937:5937) (5748:5748:5748))
        (PORT d[7] (2522:2522:2522) (2426:2426:2426))
        (PORT d[8] (3179:3179:3179) (3066:3066:3066))
        (PORT d[9] (3222:3222:3222) (3136:3136:3136))
        (PORT d[10] (2822:2822:2822) (2721:2721:2721))
        (PORT d[11] (6110:6110:6110) (6007:6007:6007))
        (PORT d[12] (2912:2912:2912) (2966:2966:2966))
        (PORT clk (2281:2281:2281) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2668:2668:2668) (2462:2462:2462))
        (PORT clk (2281:2281:2281) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4557:4557:4557) (4349:4349:4349))
        (PORT clk (2281:2281:2281) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2316:2316:2316))
        (PORT d[0] (5325:5325:5325) (5279:5279:5279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2317:2317:2317))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2317:2317:2317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2317:2317:2317))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2317:2317:2317))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2392:2392:2392) (2279:2279:2279))
        (PORT clk (2238:2238:2238) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4002:4002:4002) (3925:3925:3925))
        (PORT d[1] (3398:3398:3398) (3344:3344:3344))
        (PORT d[2] (4405:4405:4405) (4293:4293:4293))
        (PORT d[3] (3912:3912:3912) (3822:3822:3822))
        (PORT d[4] (3632:3632:3632) (3589:3589:3589))
        (PORT d[5] (2841:2841:2841) (2841:2841:2841))
        (PORT d[6] (4018:4018:4018) (3816:3816:3816))
        (PORT d[7] (3937:3937:3937) (3974:3974:3974))
        (PORT d[8] (4522:4522:4522) (4296:4296:4296))
        (PORT d[9] (4211:4211:4211) (4015:4015:4015))
        (PORT d[10] (4257:4257:4257) (4046:4046:4046))
        (PORT d[11] (3508:3508:3508) (3542:3542:3542))
        (PORT d[12] (4314:4314:4314) (4128:4128:4128))
        (PORT clk (2234:2234:2234) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2557:2557:2557) (2462:2462:2462))
        (PORT clk (2234:2234:2234) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2230:2230:2230))
        (PORT d[0] (3995:3995:3995) (3863:3863:3863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2976:2976:2976) (2720:2720:2720))
        (PORT clk (2268:2268:2268) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7019:7019:7019) (6678:6678:6678))
        (PORT d[1] (5374:5374:5374) (4963:4963:4963))
        (PORT d[2] (4599:4599:4599) (4407:4407:4407))
        (PORT d[3] (3970:3970:3970) (3869:3869:3869))
        (PORT d[4] (5178:5178:5178) (4874:4874:4874))
        (PORT d[5] (6130:6130:6130) (5998:5998:5998))
        (PORT d[6] (5906:5906:5906) (5742:5742:5742))
        (PORT d[7] (3923:3923:3923) (3757:3757:3757))
        (PORT d[8] (5471:5471:5471) (5148:5148:5148))
        (PORT d[9] (3473:3473:3473) (3490:3490:3490))
        (PORT d[10] (5256:5256:5256) (5164:5164:5164))
        (PORT d[11] (5858:5858:5858) (5783:5783:5783))
        (PORT d[12] (3581:3581:3581) (3608:3608:3608))
        (PORT clk (2265:2265:2265) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3415:3415:3415) (3376:3376:3376))
        (PORT clk (2265:2265:2265) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5363:5363:5363) (5209:5209:5209))
        (PORT clk (2265:2265:2265) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2298:2298:2298))
        (PORT d[0] (5494:5494:5494) (5318:5318:5318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2299:2299:2299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2756:2756:2756) (2545:2545:2545))
        (PORT clk (2222:2222:2222) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5179:5179:5179) (5044:5044:5044))
        (PORT d[1] (3497:3497:3497) (3514:3514:3514))
        (PORT d[2] (4583:4583:4583) (4491:4491:4491))
        (PORT d[3] (4835:4835:4835) (4711:4711:4711))
        (PORT d[4] (4016:4016:4016) (3982:3982:3982))
        (PORT d[5] (3692:3692:3692) (3757:3757:3757))
        (PORT d[6] (6683:6683:6683) (6218:6218:6218))
        (PORT d[7] (4873:4873:4873) (4884:4884:4884))
        (PORT d[8] (5759:5759:5759) (5506:5506:5506))
        (PORT d[9] (6738:6738:6738) (6534:6534:6534))
        (PORT d[10] (5014:5014:5014) (4835:4835:4835))
        (PORT d[11] (3715:3715:3715) (3803:3803:3803))
        (PORT d[12] (5929:5929:5929) (5860:5860:5860))
        (PORT clk (2218:2218:2218) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3182:3182:3182) (3178:3178:3178))
        (PORT clk (2218:2218:2218) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2212:2212:2212))
        (PORT d[0] (5425:5425:5425) (5216:5216:5216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1716:1716:1716) (1567:1567:1567))
        (PORT datab (3147:3147:3147) (3166:3166:3166))
        (PORT datac (3429:3429:3429) (3359:3359:3359))
        (PORT datad (2404:2404:2404) (2165:2165:2165))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3552:3552:3552) (3248:3248:3248))
        (PORT clk (2269:2269:2269) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7331:7331:7331) (6975:6975:6975))
        (PORT d[1] (5367:5367:5367) (4952:4952:4952))
        (PORT d[2] (4650:4650:4650) (4456:4456:4456))
        (PORT d[3] (4228:4228:4228) (4123:4123:4123))
        (PORT d[4] (5160:5160:5160) (4855:4855:4855))
        (PORT d[5] (6103:6103:6103) (5974:5974:5974))
        (PORT d[6] (5900:5900:5900) (5741:5741:5741))
        (PORT d[7] (3928:3928:3928) (3763:3763:3763))
        (PORT d[8] (5470:5470:5470) (5148:5148:5148))
        (PORT d[9] (3485:3485:3485) (3501:3501:3501))
        (PORT d[10] (5257:5257:5257) (5165:5165:5165))
        (PORT d[11] (6171:6171:6171) (6082:6082:6082))
        (PORT d[12] (3574:3574:3574) (3602:3602:3602))
        (PORT clk (2266:2266:2266) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4302:4302:4302) (4196:4196:4196))
        (PORT clk (2266:2266:2266) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5660:5660:5660) (5498:5498:5498))
        (PORT clk (2266:2266:2266) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2301:2301:2301))
        (PORT d[0] (5457:5457:5457) (5272:5272:5272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2151:2151:2151) (1982:1982:1982))
        (PORT clk (2223:2223:2223) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5190:5190:5190) (5057:5057:5057))
        (PORT d[1] (3537:3537:3537) (3539:3539:3539))
        (PORT d[2] (4584:4584:4584) (4491:4491:4491))
        (PORT d[3] (4867:4867:4867) (4746:4746:4746))
        (PORT d[4] (4360:4360:4360) (4302:4302:4302))
        (PORT d[5] (3664:3664:3664) (3734:3734:3734))
        (PORT d[6] (6667:6667:6667) (6199:6199:6199))
        (PORT d[7] (4866:4866:4866) (4878:4878:4878))
        (PORT d[8] (6300:6300:6300) (6020:6020:6020))
        (PORT d[9] (7016:7016:7016) (6801:6801:6801))
        (PORT d[10] (5065:5065:5065) (4892:4892:4892))
        (PORT d[11] (3696:3696:3696) (3786:3786:3786))
        (PORT d[12] (5908:5908:5908) (5835:5835:5835))
        (PORT clk (2219:2219:2219) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5533:5533:5533) (5408:5408:5408))
        (PORT clk (2219:2219:2219) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2215:2215:2215))
        (PORT d[0] (5057:5057:5057) (4904:4904:4904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[9\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1728:1728:1728) (1578:1578:1578))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (3427:3427:3427) (3357:3357:3357))
        (PORT datad (2127:2127:2127) (2020:2020:2020))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2772:2772:2772) (2766:2766:2766))
        (PORT datab (288:288:288) (358:358:358))
        (PORT datac (186:186:186) (214:214:214))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (3382:3382:3382) (3222:3222:3222))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector8\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (3253:3253:3253) (3336:3336:3336))
        (PORT datad (3203:3203:3203) (3098:3098:3098))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3315:3315:3315) (3149:3149:3149))
        (PORT clk (2262:2262:2262) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7009:7009:7009) (6665:6665:6665))
        (PORT d[1] (5401:5401:5401) (4986:4986:4986))
        (PORT d[2] (4253:4253:4253) (4078:4078:4078))
        (PORT d[3] (3899:3899:3899) (3800:3800:3800))
        (PORT d[4] (4886:4886:4886) (4590:4590:4590))
        (PORT d[5] (5775:5775:5775) (5659:5659:5659))
        (PORT d[6] (5893:5893:5893) (5735:5735:5735))
        (PORT d[7] (3855:3855:3855) (3675:3675:3675))
        (PORT d[8] (5143:5143:5143) (4837:4837:4837))
        (PORT d[9] (3800:3800:3800) (3787:3787:3787))
        (PORT d[10] (5237:5237:5237) (5142:5142:5142))
        (PORT d[11] (5884:5884:5884) (5806:5806:5806))
        (PORT d[12] (3229:3229:3229) (3263:3263:3263))
        (PORT clk (2259:2259:2259) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3672:3672:3672) (3483:3483:3483))
        (PORT clk (2259:2259:2259) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5346:5346:5346) (5202:5202:5202))
        (PORT clk (2259:2259:2259) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2289:2289:2289))
        (PORT d[0] (5251:5251:5251) (5195:5195:5195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1499:1499:1499) (1513:1513:1513))
        (PORT clk (2215:2215:2215) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4557:4557:4557) (4467:4467:4467))
        (PORT d[1] (3595:3595:3595) (3616:3616:3616))
        (PORT d[2] (4245:4245:4245) (4163:4163:4163))
        (PORT d[3] (3926:3926:3926) (3854:3854:3854))
        (PORT d[4] (4317:4317:4317) (4275:4275:4275))
        (PORT d[5] (4017:4017:4017) (4079:4079:4079))
        (PORT d[6] (6709:6709:6709) (6241:6241:6241))
        (PORT d[7] (4528:4528:4528) (4550:4550:4550))
        (PORT d[8] (5172:5172:5172) (4968:4968:4968))
        (PORT d[9] (6735:6735:6735) (6532:6532:6532))
        (PORT d[10] (4717:4717:4717) (4567:4567:4567))
        (PORT d[11] (3912:3912:3912) (3962:3962:3962))
        (PORT d[12] (5928:5928:5928) (5856:5856:5856))
        (PORT clk (2211:2211:2211) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3082:3082:3082) (3053:3053:3053))
        (PORT clk (2211:2211:2211) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2204:2204:2204))
        (PORT d[0] (3992:3992:3992) (3882:3882:3882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1935:1935:1935) (1849:1849:1849))
        (PORT clk (2255:2255:2255) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8663:8663:8663) (8318:8318:8318))
        (PORT d[1] (3785:3785:3785) (3570:3570:3570))
        (PORT d[2] (3928:3928:3928) (3740:3740:3740))
        (PORT d[3] (3545:3545:3545) (3438:3438:3438))
        (PORT d[4] (3571:3571:3571) (3386:3386:3386))
        (PORT d[5] (5686:5686:5686) (5562:5562:5562))
        (PORT d[6] (6894:6894:6894) (6654:6654:6654))
        (PORT d[7] (3242:3242:3242) (3053:3053:3053))
        (PORT d[8] (4875:4875:4875) (4640:4640:4640))
        (PORT d[9] (3130:3130:3130) (3133:3133:3133))
        (PORT d[10] (3864:3864:3864) (3678:3678:3678))
        (PORT d[11] (5922:5922:5922) (5863:5863:5863))
        (PORT d[12] (2541:2541:2541) (2580:2580:2580))
        (PORT clk (2252:2252:2252) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3157:3157:3157) (3016:3016:3016))
        (PORT clk (2252:2252:2252) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3805:3805:3805) (3544:3544:3544))
        (PORT clk (2252:2252:2252) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2286:2286:2286))
        (PORT d[0] (5762:5762:5762) (5449:5449:5449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1134:1134:1134) (1132:1132:1132))
        (PORT clk (2208:2208:2208) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4722:4722:4722) (4643:4643:4643))
        (PORT d[1] (3900:3900:3900) (3915:3915:3915))
        (PORT d[2] (5164:5164:5164) (5024:5024:5024))
        (PORT d[3] (3647:3647:3647) (3575:3575:3575))
        (PORT d[4] (5054:5054:5054) (4999:4999:4999))
        (PORT d[5] (4696:4696:4696) (4734:4734:4734))
        (PORT d[6] (7285:7285:7285) (6798:6798:6798))
        (PORT d[7] (4862:4862:4862) (4892:4892:4892))
        (PORT d[8] (4708:4708:4708) (4437:4437:4437))
        (PORT d[9] (6007:6007:6007) (5777:5777:5777))
        (PORT d[10] (4721:4721:4721) (4561:4561:4561))
        (PORT d[11] (3934:3934:3934) (3969:3969:3969))
        (PORT d[12] (6643:6643:6643) (6550:6550:6550))
        (PORT clk (2204:2204:2204) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4646:4646:4646) (4290:4290:4290))
        (PORT clk (2204:2204:2204) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2200:2200:2200))
        (PORT d[0] (4411:4411:4411) (4339:4339:4339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2150:2150:2150) (2013:2013:2013))
        (PORT datab (3148:3148:3148) (3167:3167:3167))
        (PORT datac (3428:3428:3428) (3358:3358:3358))
        (PORT datad (883:883:883) (810:810:810))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3464:3464:3464) (3266:3266:3266))
        (PORT clk (2257:2257:2257) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6954:6954:6954) (6613:6613:6613))
        (PORT d[1] (5086:5086:5086) (4695:4695:4695))
        (PORT d[2] (4290:4290:4290) (4102:4102:4102))
        (PORT d[3] (3927:3927:3927) (3836:3836:3836))
        (PORT d[4] (4899:4899:4899) (4610:4610:4610))
        (PORT d[5] (6010:6010:6010) (5862:5862:5862))
        (PORT d[6] (5869:5869:5869) (5711:5711:5711))
        (PORT d[7] (3675:3675:3675) (3533:3533:3533))
        (PORT d[8] (5143:5143:5143) (4836:4836:4836))
        (PORT d[9] (3493:3493:3493) (3511:3511:3511))
        (PORT d[10] (4671:4671:4671) (4633:4633:4633))
        (PORT d[11] (5525:5525:5525) (5460:5460:5460))
        (PORT d[12] (3260:3260:3260) (3294:3294:3294))
        (PORT clk (2254:2254:2254) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4276:4276:4276) (4173:4173:4173))
        (PORT clk (2254:2254:2254) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5357:5357:5357) (5213:5213:5213))
        (PORT clk (2254:2254:2254) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2288:2288:2288))
        (PORT d[0] (5756:5756:5756) (5546:5546:5546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2069:2069:2069) (2034:2034:2034))
        (PORT clk (2210:2210:2210) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4538:4538:4538) (4442:4442:4442))
        (PORT d[1] (3603:3603:3603) (3624:3624:3624))
        (PORT d[2] (4244:4244:4244) (4162:4162:4162))
        (PORT d[3] (4248:4248:4248) (4155:4155:4155))
        (PORT d[4] (5153:5153:5153) (5035:5035:5035))
        (PORT d[5] (3660:3660:3660) (3730:3730:3730))
        (PORT d[6] (6304:6304:6304) (5846:5846:5846))
        (PORT d[7] (4560:4560:4560) (4580:4580:4580))
        (PORT d[8] (5218:5218:5218) (5007:5007:5007))
        (PORT d[9] (6688:6688:6688) (6481:6481:6481))
        (PORT d[10] (4736:4736:4736) (4578:4578:4578))
        (PORT d[11] (3921:3921:3921) (3978:3978:3978))
        (PORT d[12] (6237:6237:6237) (6151:6151:6151))
        (PORT clk (2206:2206:2206) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5213:5213:5213) (5090:5090:5090))
        (PORT clk (2206:2206:2206) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2203:2203:2203))
        (PORT d[0] (5375:5375:5375) (5226:5226:5226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3305:3305:3305) (3124:3124:3124))
        (PORT clk (2254:2254:2254) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7278:7278:7278) (6913:6913:6913))
        (PORT d[1] (5066:5066:5066) (4671:4671:4671))
        (PORT d[2] (4237:4237:4237) (4066:4066:4066))
        (PORT d[3] (3644:3644:3644) (3559:3559:3559))
        (PORT d[4] (4911:4911:4911) (4626:4626:4626))
        (PORT d[5] (5991:5991:5991) (5842:5842:5842))
        (PORT d[6] (6161:6161:6161) (5988:5988:5988))
        (PORT d[7] (3722:3722:3722) (3579:3579:3579))
        (PORT d[8] (5141:5141:5141) (4835:4835:4835))
        (PORT d[9] (3499:3499:3499) (3518:3518:3518))
        (PORT d[10] (5015:5015:5015) (4986:4986:4986))
        (PORT d[11] (5524:5524:5524) (5459:5459:5459))
        (PORT d[12] (3251:3251:3251) (3284:3284:3284))
        (PORT clk (2251:2251:2251) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3451:3451:3451) (3413:3413:3413))
        (PORT clk (2251:2251:2251) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5251:5251:5251) (5081:5081:5081))
        (PORT clk (2251:2251:2251) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2285:2285:2285))
        (PORT d[0] (5209:5209:5209) (5050:5050:5050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1790:1790:1790) (1788:1788:1788))
        (PORT clk (2207:2207:2207) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4579:4579:4579) (4471:4471:4471))
        (PORT d[1] (3629:3629:3629) (3651:3651:3651))
        (PORT d[2] (4212:4212:4212) (4130:4130:4130))
        (PORT d[3] (3903:3903:3903) (3837:3837:3837))
        (PORT d[4] (4542:4542:4542) (4448:4448:4448))
        (PORT d[5] (3673:3673:3673) (3744:3744:3744))
        (PORT d[6] (6338:6338:6338) (5880:5880:5880))
        (PORT d[7] (3866:3866:3866) (3911:3911:3911))
        (PORT d[8] (5225:5225:5225) (5016:5016:5016))
        (PORT d[9] (6369:6369:6369) (6171:6171:6171))
        (PORT d[10] (4427:4427:4427) (4288:4288:4288))
        (PORT d[11] (3695:3695:3695) (3775:3775:3775))
        (PORT d[12] (6514:6514:6514) (6415:6415:6415))
        (PORT clk (2203:2203:2203) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2823:2823:2823) (2803:2803:2803))
        (PORT clk (2203:2203:2203) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2199:2199:2199))
        (PORT d[0] (5744:5744:5744) (5519:5519:5519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (3148:3148:3148) (3167:3167:3167))
        (PORT datac (2343:2343:2343) (2092:2092:2092))
        (PORT datad (2194:2194:2194) (2082:2082:2082))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2773:2773:2773) (2767:2767:2767))
        (PORT datab (288:288:288) (359:359:359))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (3382:3382:3382) (3222:3222:3222))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector7\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (4197:4197:4197) (4130:4130:4130))
        (PORT datad (3195:3195:3195) (3089:3089:3089))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2292:2292:2292) (2180:2180:2180))
        (PORT clk (2225:2225:2225) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8326:8326:8326) (7990:7990:7990))
        (PORT d[1] (3485:3485:3485) (3285:3285:3285))
        (PORT d[2] (3665:3665:3665) (3490:3490:3490))
        (PORT d[3] (3261:3261:3261) (3165:3165:3165))
        (PORT d[4] (3545:3545:3545) (3349:3349:3349))
        (PORT d[5] (5780:5780:5780) (5664:5664:5664))
        (PORT d[6] (6486:6486:6486) (6253:6253:6253))
        (PORT d[7] (4524:4524:4524) (4340:4340:4340))
        (PORT d[8] (4516:4516:4516) (4292:4292:4292))
        (PORT d[9] (4428:4428:4428) (4411:4411:4411))
        (PORT d[10] (3860:3860:3860) (3675:3675:3675))
        (PORT d[11] (5618:5618:5618) (5566:5566:5566))
        (PORT d[12] (2498:2498:2498) (2538:2538:2538))
        (PORT clk (2222:2222:2222) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4961:4961:4961) (4850:4850:4850))
        (PORT clk (2222:2222:2222) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6123:6123:6123) (5884:5884:5884))
        (PORT clk (2222:2222:2222) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2254:2254:2254))
        (PORT d[0] (5508:5508:5508) (5355:5355:5355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1425:1425:1425) (1416:1416:1416))
        (PORT clk (2179:2179:2179) (2168:2168:2168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4364:4364:4364) (4298:4298:4298))
        (PORT d[1] (4238:4238:4238) (4240:4240:4240))
        (PORT d[2] (4793:4793:4793) (4676:4676:4676))
        (PORT d[3] (3629:3629:3629) (3556:3556:3556))
        (PORT d[4] (4706:4706:4706) (4658:4658:4658))
        (PORT d[5] (4041:4041:4041) (4113:4113:4113))
        (PORT d[6] (6956:6956:6956) (6482:6482:6482))
        (PORT d[7] (4526:4526:4526) (4564:4564:4564))
        (PORT d[8] (4723:4723:4723) (4457:4457:4457))
        (PORT d[9] (4935:4935:4935) (4657:4657:4657))
        (PORT d[10] (4410:4410:4410) (4259:4259:4259))
        (PORT d[11] (3695:3695:3695) (3780:3780:3780))
        (PORT d[12] (5893:5893:5893) (5813:5813:5813))
        (PORT clk (2175:2175:2175) (2164:2164:2164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5271:5271:5271) (5071:5071:5071))
        (PORT clk (2175:2175:2175) (2164:2164:2164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2168:2168:2168))
        (PORT d[0] (5014:5014:5014) (4855:4855:4855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1936:1936:1936) (1838:1838:1838))
        (PORT clk (2241:2241:2241) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8621:8621:8621) (8267:8267:8267))
        (PORT d[1] (3229:3229:3229) (3044:3044:3044))
        (PORT d[2] (3324:3324:3324) (3173:3173:3173))
        (PORT d[3] (2997:2997:2997) (2923:2923:2923))
        (PORT d[4] (3271:3271:3271) (3094:3094:3094))
        (PORT d[5] (5779:5779:5779) (5663:5663:5663))
        (PORT d[6] (6548:6548:6548) (6315:6315:6315))
        (PORT d[7] (4531:4531:4531) (4348:4348:4348))
        (PORT d[8] (3275:3275:3275) (3106:3106:3106))
        (PORT d[9] (4462:4462:4462) (4440:4440:4440))
        (PORT d[10] (3531:3531:3531) (3360:3360:3360))
        (PORT d[11] (5511:5511:5511) (5456:5456:5456))
        (PORT d[12] (2832:2832:2832) (2844:2844:2844))
        (PORT clk (2238:2238:2238) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3201:3201:3201) (3059:3059:3059))
        (PORT clk (2238:2238:2238) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3480:3480:3480) (3229:3229:3229))
        (PORT clk (2238:2238:2238) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (PORT d[0] (5510:5510:5510) (5221:5221:5221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1132:1132:1132) (1137:1137:1137))
        (PORT clk (2194:2194:2194) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4390:4390:4390) (4322:4322:4322))
        (PORT d[1] (3523:3523:3523) (3548:3548:3548))
        (PORT d[2] (4836:4836:4836) (4708:4708:4708))
        (PORT d[3] (3298:3298:3298) (3239:3239:3239))
        (PORT d[4] (4707:4707:4707) (4660:4660:4660))
        (PORT d[5] (4088:4088:4088) (4160:4160:4160))
        (PORT d[6] (7328:7328:7328) (6840:6840:6840))
        (PORT d[7] (4539:4539:4539) (4579:4579:4579))
        (PORT d[8] (4375:4375:4375) (4129:4129:4129))
        (PORT d[9] (4310:4310:4310) (4055:4055:4055))
        (PORT d[10] (4393:4393:4393) (4244:4244:4244))
        (PORT d[11] (3696:3696:3696) (3781:3781:3781))
        (PORT d[12] (6259:6259:6259) (6172:6172:6172))
        (PORT clk (2190:2190:2190) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4353:4353:4353) (4013:4013:4013))
        (PORT clk (2190:2190:2190) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2188:2188:2188))
        (PORT d[0] (4128:4128:4128) (4076:4076:4076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2233:2233:2233) (2129:2129:2129))
        (PORT clk (2205:2205:2205) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7983:7983:7983) (7654:7654:7654))
        (PORT d[1] (3782:3782:3782) (3573:3573:3573))
        (PORT d[2] (3703:3703:3703) (3542:3542:3542))
        (PORT d[3] (3865:3865:3865) (3766:3766:3766))
        (PORT d[4] (3889:3889:3889) (3675:3675:3675))
        (PORT d[5] (6374:6374:6374) (6245:6245:6245))
        (PORT d[6] (6194:6194:6194) (5972:5972:5972))
        (PORT d[7] (3940:3940:3940) (3793:3793:3793))
        (PORT d[8] (3843:3843:3843) (3633:3633:3633))
        (PORT d[9] (4120:4120:4120) (4113:4113:4113))
        (PORT d[10] (4148:4148:4148) (3949:3949:3949))
        (PORT d[11] (5900:5900:5900) (5834:5834:5834))
        (PORT d[12] (2505:2505:2505) (2532:2532:2532))
        (PORT clk (2202:2202:2202) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4028:4028:4028) (3992:3992:3992))
        (PORT clk (2202:2202:2202) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6169:6169:6169) (5933:5933:5933))
        (PORT clk (2202:2202:2202) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2234:2234:2234))
        (PORT d[0] (4804:4804:4804) (4626:4626:4626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1443:1443:1443) (1431:1431:1431))
        (PORT clk (2159:2159:2159) (2148:2148:2148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4087:4087:4087) (4029:4029:4029))
        (PORT d[1] (3901:3901:3901) (3909:3909:3909))
        (PORT d[2] (4456:4456:4456) (4347:4347:4347))
        (PORT d[3] (3670:3670:3670) (3592:3592:3592))
        (PORT d[4] (4359:4359:4359) (4314:4314:4314))
        (PORT d[5] (3751:3751:3751) (3834:3834:3834))
        (PORT d[6] (6965:6965:6965) (6498:6498:6498))
        (PORT d[7] (4212:4212:4212) (4262:4262:4262))
        (PORT d[8] (4885:4885:4885) (4687:4687:4687))
        (PORT d[9] (4692:4692:4692) (4430:4430:4430))
        (PORT d[10] (4073:4073:4073) (3933:3933:3933))
        (PORT d[11] (3654:3654:3654) (3738:3738:3738))
        (PORT d[12] (5945:5945:5945) (5868:5868:5868))
        (PORT clk (2155:2155:2155) (2144:2144:2144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (3025:3025:3025))
        (PORT clk (2155:2155:2155) (2144:2144:2144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2148:2148:2148))
        (PORT d[0] (5734:5734:5734) (5505:5505:5505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1627:1627:1627) (1541:1541:1541))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7648:7648:7648) (7308:7308:7308))
        (PORT d[1] (3841:3841:3841) (3628:3628:3628))
        (PORT d[2] (4222:4222:4222) (4015:4015:4015))
        (PORT d[3] (3247:3247:3247) (3156:3156:3156))
        (PORT d[4] (3622:3622:3622) (3437:3437:3437))
        (PORT d[5] (5991:5991:5991) (5836:5836:5836))
        (PORT d[6] (6869:6869:6869) (6631:6631:6631))
        (PORT d[7] (2983:2983:2983) (2809:2809:2809))
        (PORT d[8] (3783:3783:3783) (3562:3562:3562))
        (PORT d[9] (3150:3150:3150) (3150:3150:3150))
        (PORT d[10] (3897:3897:3897) (3710:3710:3710))
        (PORT d[11] (6293:6293:6293) (6223:6223:6223))
        (PORT d[12] (2573:2573:2573) (2611:2611:2611))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3260:3260:3260) (3059:3059:3059))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3807:3807:3807) (3545:3545:3545))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2287:2287:2287))
        (PORT d[0] (5217:5217:5217) (5175:5175:5175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (798:798:798) (807:807:807))
        (PORT clk (2213:2213:2213) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5043:5043:5043) (4952:4952:4952))
        (PORT d[1] (3927:3927:3927) (3941:3941:3941))
        (PORT d[2] (5155:5155:5155) (5027:5027:5027))
        (PORT d[3] (3362:3362:3362) (3313:3313:3313))
        (PORT d[4] (5015:5015:5015) (4947:4947:4947))
        (PORT d[5] (3506:3506:3506) (3509:3509:3509))
        (PORT d[6] (7645:7645:7645) (7144:7144:7144))
        (PORT d[7] (4878:4878:4878) (4909:4909:4909))
        (PORT d[8] (4561:4561:4561) (4378:4378:4378))
        (PORT d[9] (4668:4668:4668) (4408:4408:4408))
        (PORT d[10] (4729:4729:4729) (4570:4570:4570))
        (PORT d[11] (3340:3340:3340) (3413:3413:3413))
        (PORT d[12] (6651:6651:6651) (6559:6559:6559))
        (PORT clk (2209:2209:2209) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2721:2721:2721) (2685:2685:2685))
        (PORT clk (2209:2209:2209) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2201:2201:2201))
        (PORT d[0] (3687:3687:3687) (3572:3572:3572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1269:1269:1269) (1180:1180:1180))
        (PORT datab (3151:3151:3151) (3171:3171:3171))
        (PORT datac (3426:3426:3426) (3355:3355:3355))
        (PORT datad (376:376:376) (353:353:353))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[7\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1236:1236:1236) (1161:1161:1161))
        (PORT datab (741:741:741) (693:693:693))
        (PORT datac (3427:3427:3427) (3357:3357:3357))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2774:2774:2774) (2768:2768:2768))
        (PORT datab (287:287:287) (357:357:357))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (3382:3382:3382) (3222:3222:3222))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2772:2772:2772) (2767:2767:2767))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (255:255:255) (327:327:327))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (3382:3382:3382) (3222:3222:3222))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2844:2844:2844) (2647:2647:2647))
        (PORT datac (2465:2465:2465) (2362:2362:2362))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (797:797:797) (780:780:780))
        (PORT clk (2216:2216:2216) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4799:4799:4799) (4553:4553:4553))
        (PORT d[1] (4828:4828:4828) (4598:4598:4598))
        (PORT d[2] (4972:4972:4972) (4791:4791:4791))
        (PORT d[3] (3574:3574:3574) (3375:3375:3375))
        (PORT d[4] (5138:5138:5138) (4998:4998:4998))
        (PORT d[5] (4534:4534:4534) (4299:4299:4299))
        (PORT d[6] (4474:4474:4474) (4248:4248:4248))
        (PORT d[7] (4288:4288:4288) (4206:4206:4206))
        (PORT d[8] (5102:5102:5102) (4977:4977:4977))
        (PORT d[9] (4501:4501:4501) (4513:4513:4513))
        (PORT d[10] (4534:4534:4534) (4415:4415:4415))
        (PORT d[11] (4426:4426:4426) (4313:4313:4313))
        (PORT d[12] (5852:5852:5852) (5605:5605:5605))
        (PORT clk (2213:2213:2213) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4100:4100:4100) (4069:4069:4069))
        (PORT clk (2213:2213:2213) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5491:5491:5491) (5203:5203:5203))
        (PORT clk (2213:2213:2213) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (PORT d[0] (4433:4433:4433) (4295:4295:4295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2050:2050:2050) (2011:2011:2011))
        (PORT clk (2169:2169:2169) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3668:3668:3668) (3601:3601:3601))
        (PORT d[1] (5046:5046:5046) (5094:5094:5094))
        (PORT d[2] (3438:3438:3438) (3394:3394:3394))
        (PORT d[3] (5256:5256:5256) (4951:4951:4951))
        (PORT d[4] (5914:5914:5914) (5943:5943:5943))
        (PORT d[5] (4217:4217:4217) (4232:4232:4232))
        (PORT d[6] (4020:4020:4020) (3794:3794:3794))
        (PORT d[7] (4192:4192:4192) (4214:4214:4214))
        (PORT d[8] (5088:5088:5088) (4807:4807:4807))
        (PORT d[9] (6042:6042:6042) (5844:5844:5844))
        (PORT d[10] (6966:6966:6966) (6785:6785:6785))
        (PORT d[11] (5146:5146:5146) (5153:5153:5153))
        (PORT d[12] (6972:6972:6972) (6897:6897:6897))
        (PORT clk (2165:2165:2165) (2155:2155:2155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4998:4998:4998) (4779:4779:4779))
        (PORT clk (2165:2165:2165) (2155:2155:2155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2159:2159:2159))
        (PORT d[0] (6501:6501:6501) (6346:6346:6346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1067:1067:1067) (1033:1033:1033))
        (PORT clk (2210:2210:2210) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4536:4536:4536) (4310:4310:4310))
        (PORT d[1] (4487:4487:4487) (4264:4264:4264))
        (PORT d[2] (4972:4972:4972) (4790:4790:4790))
        (PORT d[3] (3861:3861:3861) (3652:3652:3652))
        (PORT d[4] (5113:5113:5113) (4973:4973:4973))
        (PORT d[5] (7266:7266:7266) (7061:7061:7061))
        (PORT d[6] (4464:4464:4464) (4236:4236:4236))
        (PORT d[7] (4255:4255:4255) (4173:4173:4173))
        (PORT d[8] (5120:5120:5120) (4993:4993:4993))
        (PORT d[9] (4510:4510:4510) (4524:4524:4524))
        (PORT d[10] (4565:4565:4565) (4446:4446:4446))
        (PORT d[11] (6028:6028:6028) (5874:5874:5874))
        (PORT d[12] (5844:5844:5844) (5597:5597:5597))
        (PORT clk (2207:2207:2207) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4373:4373:4373) (4163:4163:4163))
        (PORT clk (2207:2207:2207) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5175:5175:5175) (4899:4899:4899))
        (PORT clk (2207:2207:2207) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2241:2241:2241))
        (PORT d[0] (3549:3549:3549) (3459:3459:3459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2026:2026:2026) (1983:1983:1983))
        (PORT clk (2164:2164:2164) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3668:3668:3668) (3608:3608:3608))
        (PORT d[1] (5009:5009:5009) (5046:5046:5046))
        (PORT d[2] (3447:3447:3447) (3391:3391:3391))
        (PORT d[3] (5275:5275:5275) (4968:4968:4968))
        (PORT d[4] (5888:5888:5888) (5917:5917:5917))
        (PORT d[5] (3972:3972:3972) (4036:4036:4036))
        (PORT d[6] (4028:4028:4028) (3804:3804:3804))
        (PORT d[7] (3878:3878:3878) (3914:3914:3914))
        (PORT d[8] (4744:4744:4744) (4479:4479:4479))
        (PORT d[9] (7438:7438:7438) (7219:7219:7219))
        (PORT d[10] (6992:6992:6992) (6809:6809:6809))
        (PORT d[11] (4751:4751:4751) (4759:4759:4759))
        (PORT d[12] (6628:6628:6628) (6573:6573:6573))
        (PORT clk (2160:2160:2160) (2152:2152:2152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2726:2726:2726) (2670:2670:2670))
        (PORT clk (2160:2160:2160) (2152:2152:2152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2156:2156:2156))
        (PORT d[0] (4971:4971:4971) (4821:4821:4821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (987:987:987))
        (PORT datab (3148:3148:3148) (3155:3155:3155))
        (PORT datac (2617:2617:2617) (2481:2481:2481))
        (PORT datad (665:665:665) (627:627:627))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (777:777:777) (753:753:753))
        (PORT clk (2217:2217:2217) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4880:4880:4880) (4645:4645:4645))
        (PORT d[1] (4836:4836:4836) (4607:4607:4607))
        (PORT d[2] (4998:4998:4998) (4812:4812:4812))
        (PORT d[3] (3523:3523:3523) (3328:3328:3328))
        (PORT d[4] (5439:5439:5439) (5287:5287:5287))
        (PORT d[5] (5116:5116:5116) (4856:4856:4856))
        (PORT d[6] (5070:5070:5070) (4804:4804:4804))
        (PORT d[7] (4576:4576:4576) (4483:4483:4483))
        (PORT d[8] (5111:5111:5111) (4984:4984:4984))
        (PORT d[9] (5101:5101:5101) (5064:5064:5064))
        (PORT d[10] (5074:5074:5074) (4903:4903:4903))
        (PORT d[11] (4434:4434:4434) (4322:4322:4322))
        (PORT d[12] (6161:6161:6161) (5890:5890:5890))
        (PORT clk (2214:2214:2214) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3388:3388:3388) (3202:3202:3202))
        (PORT clk (2214:2214:2214) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5487:5487:5487) (5200:5200:5200))
        (PORT clk (2214:2214:2214) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2246:2246:2246))
        (PORT d[0] (4751:4751:4751) (4556:4556:4556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1742:1742:1742) (1716:1716:1716))
        (PORT clk (2171:2171:2171) (2161:2161:2161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3693:3693:3693) (3637:3637:3637))
        (PORT d[1] (5071:5071:5071) (5132:5132:5132))
        (PORT d[2] (3730:3730:3730) (3671:3671:3671))
        (PORT d[3] (5251:5251:5251) (4948:4948:4948))
        (PORT d[4] (6169:6169:6169) (6185:6185:6185))
        (PORT d[5] (4317:4317:4317) (4373:4373:4373))
        (PORT d[6] (3970:3970:3970) (3743:3743:3743))
        (PORT d[7] (4206:4206:4206) (4228:4228:4228))
        (PORT d[8] (5391:5391:5391) (5098:5098:5098))
        (PORT d[9] (6063:6063:6063) (5866:5866:5866))
        (PORT d[10] (3137:3137:3137) (2954:2954:2954))
        (PORT d[11] (5093:5093:5093) (5094:5094:5094))
        (PORT d[12] (5973:5973:5973) (5904:5904:5904))
        (PORT clk (2167:2167:2167) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6162:6162:6162) (5987:5987:5987))
        (PORT clk (2167:2167:2167) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2161:2161:2161))
        (PORT d[0] (5042:5042:5042) (4890:4890:4890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (806:806:806) (778:778:778))
        (PORT clk (2223:2223:2223) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4846:4846:4846) (4612:4612:4612))
        (PORT d[1] (4836:4836:4836) (4606:4606:4606))
        (PORT d[2] (4965:4965:4965) (4784:4784:4784))
        (PORT d[3] (3531:3531:3531) (3329:3329:3329))
        (PORT d[4] (5449:5449:5449) (5295:5295:5295))
        (PORT d[5] (5083:5083:5083) (4819:4819:4819))
        (PORT d[6] (5031:5031:5031) (4761:4761:4761))
        (PORT d[7] (4562:4562:4562) (4468:4468:4468))
        (PORT d[8] (5128:5128:5128) (5001:5001:5001))
        (PORT d[9] (5061:5061:5061) (5026:5026:5026))
        (PORT d[10] (5094:5094:5094) (4919:4919:4919))
        (PORT d[11] (4465:4465:4465) (4352:4352:4352))
        (PORT d[12] (5853:5853:5853) (5606:5606:5606))
        (PORT clk (2220:2220:2220) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3763:3763:3763) (3594:3594:3594))
        (PORT clk (2220:2220:2220) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5479:5479:5479) (5191:5191:5191))
        (PORT clk (2220:2220:2220) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2250:2250:2250))
        (PORT d[0] (3936:3936:3936) (3648:3648:3648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2013:2013:2013) (1967:1967:1967))
        (PORT clk (2177:2177:2177) (2164:2164:2164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3692:3692:3692) (3636:3636:3636))
        (PORT d[1] (4761:4761:4761) (4840:4840:4840))
        (PORT d[2] (4037:4037:4037) (3956:3956:3956))
        (PORT d[3] (5257:5257:5257) (4951:4951:4951))
        (PORT d[4] (5902:5902:5902) (5931:5931:5931))
        (PORT d[5] (3617:3617:3617) (3650:3650:3650))
        (PORT d[6] (4018:4018:4018) (3793:3793:3793))
        (PORT d[7] (4174:4174:4174) (4197:4197:4197))
        (PORT d[8] (5062:5062:5062) (4784:4784:4784))
        (PORT d[9] (6005:6005:6005) (5801:5801:5801))
        (PORT d[10] (6999:6999:6999) (6817:6817:6817))
        (PORT d[11] (5154:5154:5154) (5161:5161:5161))
        (PORT d[12] (6977:6977:6977) (6903:6903:6903))
        (PORT clk (2173:2173:2173) (2160:2160:2160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5471:5471:5471) (5067:5067:5067))
        (PORT clk (2173:2173:2173) (2160:2160:2160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2164:2164:2164))
        (PORT d[0] (3005:3005:3005) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[5\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (679:679:679))
        (PORT datab (711:711:711) (679:679:679))
        (PORT datac (2271:2271:2271) (2139:2139:2139))
        (PORT datad (374:374:374) (351:351:351))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1643:1643:1643) (1603:1603:1603))
        (PORT datac (1266:1266:1266) (1201:1201:1201))
        (PORT datad (2988:2988:2988) (3058:3058:3058))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4059:4059:4059) (3914:3914:3914))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3016:3016:3016) (3095:3095:3095))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4059:4059:4059) (3914:3914:3914))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1994:1994:1994) (1860:1860:1860))
        (PORT datad (2832:2832:2832) (2733:2733:2733))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2093:2093:2093) (2036:2036:2036))
        (PORT clk (2262:2262:2262) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6946:6946:6946) (6564:6564:6564))
        (PORT d[1] (7240:7240:7240) (6753:6753:6753))
        (PORT d[2] (6488:6488:6488) (6250:6250:6250))
        (PORT d[3] (3994:3994:3994) (3930:3930:3930))
        (PORT d[4] (6067:6067:6067) (5894:5894:5894))
        (PORT d[5] (5979:5979:5979) (5808:5808:5808))
        (PORT d[6] (5881:5881:5881) (5703:5703:5703))
        (PORT d[7] (5687:5687:5687) (5592:5592:5592))
        (PORT d[8] (5559:5559:5559) (5272:5272:5272))
        (PORT d[9] (5871:5871:5871) (5858:5858:5858))
        (PORT d[10] (5744:5744:5744) (5577:5577:5577))
        (PORT d[11] (4841:4841:4841) (4769:4769:4769))
        (PORT d[12] (3565:3565:3565) (3621:3621:3621))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3615:3615:3615) (3515:3515:3515))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6018:6018:6018) (5865:5865:5865))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2291:2291:2291))
        (PORT d[0] (5884:5884:5884) (5606:5606:5606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2766:2766:2766) (2556:2556:2556))
        (PORT clk (2216:2216:2216) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4074:4074:4074) (4061:4061:4061))
        (PORT d[1] (4255:4255:4255) (4252:4252:4252))
        (PORT d[2] (5114:5114:5114) (4997:4997:4997))
        (PORT d[3] (5323:5323:5323) (5292:5292:5292))
        (PORT d[4] (4402:4402:4402) (4391:4391:4391))
        (PORT d[5] (4034:4034:4034) (4124:4124:4124))
        (PORT d[6] (5059:5059:5059) (4621:4621:4621))
        (PORT d[7] (4585:4585:4585) (4635:4635:4635))
        (PORT d[8] (6937:6937:6937) (6637:6637:6637))
        (PORT d[9] (7759:7759:7759) (7533:7533:7533))
        (PORT d[10] (5726:5726:5726) (5546:5546:5546))
        (PORT d[11] (4359:4359:4359) (4451:4451:4451))
        (PORT d[12] (6315:6315:6315) (6253:6253:6253))
        (PORT clk (2212:2212:2212) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7142:7142:7142) (6555:6555:6555))
        (PORT clk (2212:2212:2212) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2205:2205:2205))
        (PORT d[0] (3684:3684:3684) (3589:3589:3589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1735:1735:1735) (1695:1695:1695))
        (PORT clk (2264:2264:2264) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7282:7282:7282) (6902:6902:6902))
        (PORT d[1] (7273:7273:7273) (6786:6786:6786))
        (PORT d[2] (7596:7596:7596) (7295:7295:7295))
        (PORT d[3] (4334:4334:4334) (4245:4245:4245))
        (PORT d[4] (6635:6635:6635) (6420:6420:6420))
        (PORT d[5] (6298:6298:6298) (6111:6111:6111))
        (PORT d[6] (6144:6144:6144) (5953:5953:5953))
        (PORT d[7] (6352:6352:6352) (6234:6234:6234))
        (PORT d[8] (5145:5145:5145) (4860:4860:4860))
        (PORT d[9] (6192:6192:6192) (6173:6173:6173))
        (PORT d[10] (5751:5751:5751) (5584:5584:5584))
        (PORT d[11] (4891:4891:4891) (4821:4821:4821))
        (PORT d[12] (3558:3558:3558) (3616:3616:3616))
        (PORT clk (2261:2261:2261) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4255:4255:4255) (4040:4040:4040))
        (PORT clk (2261:2261:2261) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6016:6016:6016) (5875:5875:5875))
        (PORT clk (2261:2261:2261) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (PORT d[0] (5300:5300:5300) (5275:5275:5275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3096:3096:3096) (2869:2869:2869))
        (PORT clk (2217:2217:2217) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4055:4055:4055) (4041:4041:4041))
        (PORT d[1] (4222:4222:4222) (4219:4219:4219))
        (PORT d[2] (5117:5117:5117) (4999:4999:4999))
        (PORT d[3] (5369:5369:5369) (5358:5358:5358))
        (PORT d[4] (4955:4955:4955) (4900:4900:4900))
        (PORT d[5] (4054:4054:4054) (4144:4144:4144))
        (PORT d[6] (5630:5630:5630) (5167:5167:5167))
        (PORT d[7] (4664:4664:4664) (4714:4714:4714))
        (PORT d[8] (6918:6918:6918) (6619:6619:6619))
        (PORT d[9] (7744:7744:7744) (7517:7517:7517))
        (PORT d[10] (6053:6053:6053) (5850:5850:5850))
        (PORT d[11] (4406:4406:4406) (4498:4498:4498))
        (PORT d[12] (6237:6237:6237) (6177:6177:6177))
        (PORT clk (2213:2213:2213) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3387:3387:3387) (3362:3362:3362))
        (PORT clk (2213:2213:2213) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2210:2210:2210))
        (PORT d[0] (3630:3630:3630) (3505:3505:3505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2056:2056:2056) (1998:1998:1998))
        (PORT clk (2263:2263:2263) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6947:6947:6947) (6565:6565:6565))
        (PORT d[1] (7297:7297:7297) (6811:6811:6811))
        (PORT d[2] (7045:7045:7045) (6771:6771:6771))
        (PORT d[3] (3723:3723:3723) (3671:3671:3671))
        (PORT d[4] (6355:6355:6355) (6167:6167:6167))
        (PORT d[5] (5979:5979:5979) (5809:5809:5809))
        (PORT d[6] (5881:5881:5881) (5704:5704:5704))
        (PORT d[7] (5688:5688:5688) (5593:5593:5593))
        (PORT d[8] (5535:5535:5535) (5249:5249:5249))
        (PORT d[9] (5840:5840:5840) (5827:5827:5827))
        (PORT d[10] (5982:5982:5982) (5789:5789:5789))
        (PORT d[11] (5160:5160:5160) (5068:5068:5068))
        (PORT d[12] (3552:3552:3552) (3610:3610:3610))
        (PORT clk (2260:2260:2260) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3085:3085:3085) (3031:3031:3031))
        (PORT clk (2260:2260:2260) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5686:5686:5686) (5559:5559:5559))
        (PORT clk (2260:2260:2260) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
        (PORT d[0] (5732:5732:5732) (5545:5545:5545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3084:3084:3084) (2853:2853:2853))
        (PORT clk (2217:2217:2217) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4331:4331:4331) (4302:4302:4302))
        (PORT d[1] (4255:4255:4255) (4251:4251:4251))
        (PORT d[2] (5106:5106:5106) (4989:4989:4989))
        (PORT d[3] (5026:5026:5026) (5036:5036:5036))
        (PORT d[4] (4990:4990:4990) (4930:4930:4930))
        (PORT d[5] (4351:4351:4351) (4417:4417:4417))
        (PORT d[6] (5064:5064:5064) (4627:4627:4627))
        (PORT d[7] (4599:4599:4599) (4651:4651:4651))
        (PORT d[8] (6942:6942:6942) (6649:6649:6649))
        (PORT d[9] (6376:6376:6376) (6174:6174:6174))
        (PORT d[10] (5726:5726:5726) (5545:5545:5545))
        (PORT d[11] (4382:4382:4382) (4475:4475:4475))
        (PORT d[12] (6251:6251:6251) (6191:6191:6191))
        (PORT clk (2213:2213:2213) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3241:3241:3241) (3246:3246:3246))
        (PORT clk (2213:2213:2213) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2210:2210:2210))
        (PORT d[0] (5755:5755:5755) (5556:5556:5556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3030:3030:3030) (3028:3028:3028))
        (PORT datab (2616:2616:2616) (2475:2475:2475))
        (PORT datac (2394:2394:2394) (2256:2256:2256))
        (PORT datad (2057:2057:2057) (1922:1922:1922))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2421:2421:2421) (2351:2351:2351))
        (PORT clk (2255:2255:2255) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6609:6609:6609) (6248:6248:6248))
        (PORT d[1] (6969:6969:6969) (6491:6491:6491))
        (PORT d[2] (6532:6532:6532) (6294:6294:6294))
        (PORT d[3] (4089:4089:4089) (4037:4037:4037))
        (PORT d[4] (5760:5760:5760) (5602:5602:5602))
        (PORT d[5] (5669:5669:5669) (5501:5501:5501))
        (PORT d[6] (5498:5498:5498) (5326:5326:5326))
        (PORT d[7] (5342:5342:5342) (5252:5252:5252))
        (PORT d[8] (5226:5226:5226) (4948:4948:4948))
        (PORT d[9] (5460:5460:5460) (5455:5455:5455))
        (PORT d[10] (5397:5397:5397) (5250:5250:5250))
        (PORT d[11] (5122:5122:5122) (5032:5032:5032))
        (PORT d[12] (3566:3566:3566) (3623:3623:3623))
        (PORT clk (2252:2252:2252) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3951:3951:3951) (3829:3829:3829))
        (PORT clk (2252:2252:2252) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6029:6029:6029) (5888:5888:5888))
        (PORT clk (2252:2252:2252) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2287:2287:2287))
        (PORT d[0] (5115:5115:5115) (4925:4925:4925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2132:2132:2132) (1960:1960:1960))
        (PORT clk (2209:2209:2209) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4105:4105:4105) (4084:4084:4084))
        (PORT d[1] (4589:4589:4589) (4576:4576:4576))
        (PORT d[2] (5444:5444:5444) (5317:5317:5317))
        (PORT d[3] (5314:5314:5314) (5308:5308:5308))
        (PORT d[4] (4720:4720:4720) (4691:4691:4691))
        (PORT d[5] (4065:4065:4065) (4153:4153:4153))
        (PORT d[6] (5315:5315:5315) (4852:4852:4852))
        (PORT d[7] (4833:4833:4833) (4857:4857:4857))
        (PORT d[8] (7260:7260:7260) (6948:6948:6948))
        (PORT d[9] (8099:8099:8099) (7852:7852:7852))
        (PORT d[10] (6043:6043:6043) (5851:5851:5851))
        (PORT d[11] (4660:4660:4660) (4736:4736:4736))
        (PORT d[12] (7032:7032:7032) (7009:7009:7009))
        (PORT clk (2205:2205:2205) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5594:5594:5594) (5495:5495:5495))
        (PORT clk (2205:2205:2205) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2201:2201:2201))
        (PORT d[0] (5407:5407:5407) (5262:5262:5262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1914:1914:1914) (1845:1845:1845))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (2580:2580:2580) (2444:2444:2444))
        (PORT datad (2293:2293:2293) (2127:2127:2127))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3018:3018:3018) (3097:3097:3097))
        (PORT datac (253:253:253) (325:325:325))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4059:4059:4059) (3914:3914:3914))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3020:3020:3020) (3099:3099:3099))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (254:254:254) (326:326:326))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4059:4059:4059) (3914:3914:3914))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3015:3015:3015) (3094:3094:3094))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (258:258:258) (321:321:321))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4059:4059:4059) (3914:3914:3914))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3019:3019:3019) (3098:3098:3098))
        (PORT datac (1090:1090:1090) (986:986:986))
        (PORT datad (256:256:256) (319:319:319))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4059:4059:4059) (3914:3914:3914))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3979:3979:3979) (4057:4057:4057))
        (PORT datad (1254:1254:1254) (1212:1212:1212))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1289:1289:1289) (1240:1240:1240))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (501:501:501))
        (PORT datab (227:227:227) (257:257:257))
        (PORT datac (1938:1938:1938) (1908:1908:1908))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (259:259:259) (344:344:344))
        (PORT datad (276:276:276) (362:362:362))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT datab (1563:1563:1563) (1496:1496:1496))
        (PORT datac (684:684:684) (690:690:690))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (254:254:254) (287:287:287))
        (PORT datad (278:278:278) (359:359:359))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|no_name_gen\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (760:760:760))
        (PORT datab (1539:1539:1539) (1491:1491:1491))
        (PORT datac (641:641:641) (643:643:643))
        (PORT datad (1253:1253:1253) (1211:1211:1211))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (729:729:729))
        (PORT datab (1566:1566:1566) (1499:1499:1499))
        (PORT datac (684:684:684) (689:689:689))
        (PORT datad (390:390:390) (368:368:368))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (402:402:402))
        (PORT datab (294:294:294) (380:380:380))
        (PORT datac (262:262:262) (347:347:347))
        (PORT datad (275:275:275) (356:356:356))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (261:261:261))
        (PORT datab (717:717:717) (720:720:720))
        (PORT datad (1520:1520:1520) (1462:1462:1462))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (402:402:402))
        (PORT datab (254:254:254) (286:286:286))
        (PORT datad (199:199:199) (222:222:222))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (402:402:402))
        (PORT datab (294:294:294) (380:380:380))
        (PORT datad (276:276:276) (356:356:356))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (384:384:384))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datad (225:225:225) (252:252:252))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (401:401:401))
        (PORT datab (294:294:294) (380:380:380))
        (PORT datac (683:683:683) (691:691:691))
        (PORT datad (275:275:275) (356:356:356))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (403:403:403))
        (PORT datab (292:292:292) (378:378:378))
        (PORT datac (260:260:260) (345:345:345))
        (PORT datad (277:277:277) (359:359:359))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (760:760:760))
        (PORT datab (4194:4194:4194) (4301:4301:4301))
        (PORT datac (355:355:355) (344:344:344))
        (PORT datad (415:415:415) (397:397:397))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (720:720:720))
        (PORT datab (1537:1537:1537) (1489:1489:1489))
        (PORT datad (225:225:225) (249:249:249))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (718:718:718))
        (PORT datab (1538:1538:1538) (1491:1491:1491))
        (PORT datac (701:701:701) (724:724:724))
        (PORT datad (224:224:224) (248:248:248))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (342:342:342))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datad (225:225:225) (249:249:249))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (413:413:413))
        (PORT datab (266:266:266) (336:336:336))
        (PORT datac (702:702:702) (726:726:726))
        (PORT datad (417:417:417) (400:400:400))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (403:403:403))
        (PORT datab (292:292:292) (378:378:378))
        (PORT datac (260:260:260) (345:345:345))
        (PORT datad (277:277:277) (358:358:358))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (344:344:344))
        (PORT datab (430:430:430) (400:400:400))
        (PORT datac (701:701:701) (724:724:724))
        (PORT datad (415:415:415) (398:398:398))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (499:499:499) (518:518:518))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (242:242:242))
        (PORT datad (595:595:595) (543:543:543))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1276:1276:1276) (1267:1267:1267))
        (PORT datab (305:305:305) (375:375:375))
        (PORT datac (215:215:215) (248:248:248))
        (PORT datad (673:673:673) (641:641:641))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (728:728:728))
        (PORT datab (1018:1018:1018) (1003:1003:1003))
        (PORT datac (775:775:775) (787:787:787))
        (PORT datad (595:595:595) (542:542:542))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (373:373:373))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (372:372:372))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (384:384:384))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT datac (1192:1192:1192) (1143:1143:1143))
        (PORT datad (975:975:975) (951:951:951))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (420:420:420))
        (PORT datab (807:807:807) (810:810:810))
        (PORT datac (1002:1002:1002) (986:986:986))
        (PORT datad (1000:1000:1000) (998:998:998))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (903:903:903) (924:924:924))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (366:366:366))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (903:903:903) (924:924:924))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (519:519:519))
        (PORT datab (284:284:284) (364:364:364))
        (PORT datac (265:265:265) (343:343:343))
        (PORT datad (274:274:274) (346:346:346))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (492:492:492))
        (PORT datab (430:430:430) (404:404:404))
        (PORT datac (1193:1193:1193) (1143:1143:1143))
        (PORT datad (975:975:975) (952:952:952))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (903:903:903) (924:924:924))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (380:380:380))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (903:903:903) (924:924:924))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (903:903:903) (924:924:924))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (533:533:533))
        (PORT datac (678:678:678) (659:659:659))
        (PORT datad (1026:1026:1026) (1033:1033:1033))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (387:387:387))
        (PORT datab (286:286:286) (366:366:366))
        (PORT datac (266:266:266) (344:344:344))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (420:420:420))
        (PORT datab (301:301:301) (379:379:379))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1000:1000:1000) (998:998:998))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (557:557:557))
        (PORT datab (264:264:264) (301:301:301))
        (PORT datac (3963:3963:3963) (4034:4034:4034))
        (PORT datad (1026:1026:1026) (1032:1032:1032))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (420:420:420))
        (PORT datab (806:806:806) (809:809:809))
        (PORT datac (1001:1001:1001) (985:985:985))
        (PORT datad (1001:1001:1001) (999:999:999))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1035:1035:1035) (984:984:984))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (262:262:262))
        (PORT datab (264:264:264) (301:301:301))
        (PORT datac (232:232:232) (304:304:304))
        (PORT datad (1028:1028:1028) (1035:1035:1035))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1035:1035:1035) (984:984:984))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (265:265:265))
        (PORT datab (267:267:267) (337:337:337))
        (PORT datac (229:229:229) (268:268:268))
        (PORT datad (1021:1021:1021) (1027:1027:1027))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1035:1035:1035) (984:984:984))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (340:340:340))
        (PORT datab (1023:1023:1023) (991:991:991))
        (PORT datac (1193:1193:1193) (1143:1143:1143))
        (PORT datad (1021:1021:1021) (1027:1027:1027))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (533:533:533))
        (PORT datab (263:263:263) (301:301:301))
        (PORT datac (467:467:467) (489:489:489))
        (PORT datad (1026:1026:1026) (1032:1032:1032))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (388:388:388))
        (PORT datab (301:301:301) (379:379:379))
        (PORT datac (252:252:252) (336:336:336))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (222:222:222) (249:249:249))
        (PORT datad (384:384:384) (362:362:362))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1035:1035:1035) (984:984:984))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (1009:1009:1009))
        (PORT datad (3933:3933:3933) (4011:4011:4011))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1609:1609:1609) (1519:1519:1519))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (1009:1009:1009))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1609:1609:1609) (1519:1519:1519))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (1009:1009:1009))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1609:1609:1609) (1519:1519:1519))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (1009:1009:1009))
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1609:1609:1609) (1519:1519:1519))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (914:914:914))
        (PORT datab (682:682:682) (668:668:668))
        (PORT datac (721:721:721) (721:721:721))
        (PORT datad (732:732:732) (751:751:751))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (431:431:431))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (445:445:445))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (301:301:301) (387:387:387))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (493:493:493))
        (PORT datab (684:684:684) (687:687:687))
        (PORT datac (1282:1282:1282) (1255:1255:1255))
        (PORT datad (483:483:483) (507:507:507))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (833:833:833) (899:899:899))
        (PORT ena (1307:1307:1307) (1226:1226:1226))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (405:405:405))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (833:833:833) (899:899:899))
        (PORT ena (1307:1307:1307) (1226:1226:1226))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (409:409:409))
        (PORT datab (452:452:452) (481:481:481))
        (PORT datac (302:302:302) (397:397:397))
        (PORT datad (277:277:277) (357:357:357))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (321:321:321) (418:418:418))
        (PORT datac (631:631:631) (625:625:625))
        (PORT datad (926:926:926) (890:890:890))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (833:833:833) (899:899:899))
        (PORT ena (1307:1307:1307) (1226:1226:1226))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (415:415:415))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (833:833:833) (899:899:899))
        (PORT ena (1307:1307:1307) (1226:1226:1226))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (833:833:833) (899:899:899))
        (PORT ena (1307:1307:1307) (1226:1226:1226))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (449:449:449))
        (PORT datab (321:321:321) (418:418:418))
        (PORT datac (300:300:300) (394:394:394))
        (PORT datad (275:275:275) (355:355:355))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (304:304:304) (398:398:398))
        (PORT datad (279:279:279) (360:360:360))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (449:449:449))
        (PORT datab (227:227:227) (258:258:258))
        (PORT datac (282:282:282) (370:370:370))
        (PORT datad (288:288:288) (377:377:377))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (424:424:424))
        (PORT datac (312:312:312) (418:418:418))
        (PORT datad (281:281:281) (362:362:362))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (409:409:409))
        (PORT datac (302:302:302) (397:397:397))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (3966:3966:3966) (4035:4035:4035))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (422:422:422))
        (PORT datab (795:795:795) (797:797:797))
        (PORT datac (912:912:912) (906:906:906))
        (PORT datad (301:301:301) (380:380:380))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (948:948:948))
        (PORT datab (932:932:932) (858:858:858))
        (PORT datac (990:990:990) (978:978:978))
        (PORT datad (787:787:787) (814:814:814))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1607:1607:1607) (1522:1522:1522))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1926:1926:1926))
        (PORT asdata (780:780:780) (811:811:811))
        (PORT ena (1607:1607:1607) (1524:1524:1524))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1926:1926:1926))
        (PORT asdata (992:992:992) (984:984:984))
        (PORT ena (1607:1607:1607) (1524:1524:1524))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1926:1926:1926))
        (PORT asdata (608:608:608) (680:680:680))
        (PORT ena (1607:1607:1607) (1524:1524:1524))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1017:1017:1017))
        (PORT datac (928:928:928) (912:912:912))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (934:934:934) (861:861:861))
        (PORT datac (1002:1002:1002) (981:981:981))
        (PORT datad (786:786:786) (814:814:814))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1926:1926:1926))
        (PORT asdata (604:604:604) (673:673:673))
        (PORT ena (1491:1491:1491) (1368:1368:1368))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (451:451:451))
        (PORT datab (226:226:226) (257:257:257))
        (PORT datac (284:284:284) (373:373:373))
        (PORT datad (290:290:290) (379:379:379))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (397:397:397))
        (PORT datab (471:471:471) (505:505:505))
        (PORT datad (356:356:356) (328:328:328))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (570:570:570))
        (PORT datab (695:695:695) (642:642:642))
        (PORT datad (344:344:344) (325:325:325))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (455:455:455))
        (PORT datab (325:325:325) (422:422:422))
        (PORT datac (304:304:304) (398:398:398))
        (PORT datad (279:279:279) (360:360:360))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1926:1926:1926))
        (PORT asdata (608:608:608) (679:679:679))
        (PORT ena (1491:1491:1491) (1368:1368:1368))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (465:465:465) (499:499:499))
        (PORT datad (414:414:414) (435:435:435))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (590:590:590))
        (PORT datab (697:697:697) (644:644:644))
        (PORT datad (370:370:370) (351:351:351))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1926:1926:1926))
        (PORT asdata (993:993:993) (984:984:984))
        (PORT ena (1491:1491:1491) (1368:1368:1368))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (454:454:454))
        (PORT datab (324:324:324) (422:422:422))
        (PORT datac (303:303:303) (398:398:398))
        (PORT datad (278:278:278) (359:359:359))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (466:466:466) (500:500:500))
        (PORT datad (346:346:346) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (586:586:586))
        (PORT datab (695:695:695) (642:642:642))
        (PORT datad (374:374:374) (356:356:356))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1926:1926:1926))
        (PORT asdata (781:781:781) (812:812:812))
        (PORT ena (1491:1491:1491) (1368:1368:1368))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (457:457:457))
        (PORT datac (305:305:305) (400:400:400))
        (PORT datad (294:294:294) (384:384:384))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (470:470:470) (504:504:504))
        (PORT datad (368:368:368) (346:346:346))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (571:571:571))
        (PORT datab (697:697:697) (645:645:645))
        (PORT datad (371:371:371) (350:350:350))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (432:432:432) (464:464:464))
        (PORT datad (717:717:717) (719:719:719))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena)
    (DELAY
      (ABSOLUTE
        (PORT datab (763:763:763) (758:758:758))
        (PORT datac (432:432:432) (464:464:464))
        (PORT datad (663:663:663) (667:667:667))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (4337:4337:4337) (4403:4403:4403))
        (PORT sload (834:834:834) (899:899:899))
        (PORT ena (845:845:845) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (605:605:605) (674:674:674))
        (PORT sload (834:834:834) (899:899:899))
        (PORT ena (845:845:845) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (605:605:605) (673:673:673))
        (PORT sload (834:834:834) (899:899:899))
        (PORT ena (845:845:845) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (605:605:605) (674:674:674))
        (PORT sload (834:834:834) (899:899:899))
        (PORT ena (845:845:845) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (942:942:942) (887:887:887))
        (PORT datac (732:732:732) (744:744:744))
        (PORT datad (732:732:732) (751:751:751))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (632:632:632))
        (PORT datab (388:388:388) (371:371:371))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (733:733:733) (751:751:751))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (737:737:737) (701:701:701))
        (PORT datac (1510:1510:1510) (1443:1443:1443))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4002:4002:4002) (4076:4076:4076))
        (PORT datad (668:668:668) (681:681:681))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (683:683:683))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (645:645:645) (621:621:621))
        (PORT datad (429:429:429) (448:448:448))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE altera_internal_jtag\~TCKUTAPclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1328:1328:1328) (1480:1480:1480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (364:364:364))
        (PORT datac (1302:1302:1302) (1289:1289:1289))
        (PORT datad (768:768:768) (780:780:780))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1572:1572:1572) (1518:1518:1518))
        (PORT ena (1349:1349:1349) (1292:1292:1292))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (337:337:337))
        (PORT datac (1000:1000:1000) (978:978:978))
        (PORT datad (769:769:769) (781:781:781))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1572:1572:1572) (1518:1518:1518))
        (PORT ena (1296:1296:1296) (1235:1235:1235))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1669w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (566:566:566))
        (PORT datab (239:239:239) (266:266:266))
        (PORT datac (976:976:976) (960:960:960))
        (PORT datad (626:626:626) (574:574:574))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[30\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1677:1677:1677) (1674:1674:1674))
        (PORT datab (1535:1535:1535) (1411:1411:1411))
        (PORT datac (1700:1700:1700) (1677:1677:1677))
        (PORT datad (1138:1138:1138) (1040:1040:1040))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[30\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (848:848:848))
        (PORT datab (876:876:876) (791:791:791))
        (PORT datac (1628:1628:1628) (1633:1633:1633))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1935:1935:1935) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_inst\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1963:1963:1963))
        (PORT asdata (1087:1087:1087) (1093:1093:1093))
        (PORT clrn (1941:1941:1941) (1895:1895:1895))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|reset_regs\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1105:1105:1105))
        (PORT datab (1802:1802:1802) (1728:1728:1728))
        (PORT datac (673:673:673) (686:686:686))
        (PORT datad (1040:1040:1040) (1047:1047:1047))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|reset_regs\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1106:1106:1106))
        (PORT datab (1521:1521:1521) (1575:1575:1575))
        (PORT datac (1390:1390:1390) (1383:1383:1383))
        (PORT datad (385:385:385) (381:381:381))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|reset_regs)
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1967:1967:1967))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|SYNTHESIZED_WIRE_50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (898:898:898))
        (PORT datad (3666:3666:3666) (3902:3902:3902))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE inst\|SYNTHESIZED_WIRE_50\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (3500:3500:3500) (3389:3389:3389))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_inst\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1958:1958:1958))
        (PORT asdata (1698:1698:1698) (1676:1676:1676))
        (PORT clrn (1934:1934:1934) (1891:1891:1891))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_instr\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1957:1957:1957))
        (PORT asdata (2186:2186:2186) (2112:2112:2112))
        (PORT clrn (1933:1933:1933) (1890:1890:1890))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|decode4\|w_anode1648w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (670:670:670))
        (PORT datab (345:345:345) (445:445:445))
        (PORT datac (479:479:479) (512:512:512))
        (PORT datad (436:436:436) (461:461:461))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[27\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1741:1741:1741) (1720:1720:1720))
        (PORT datab (2159:2159:2159) (2012:2012:2012))
        (PORT datac (1632:1632:1632) (1639:1639:1639))
        (PORT datad (1483:1483:1483) (1365:1365:1365))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[27\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1453:1453:1453) (1417:1417:1417))
        (PORT datac (1705:1705:1705) (1682:1682:1682))
        (PORT datad (1455:1455:1455) (1359:1359:1359))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1935:1935:1935) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[14\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (414:414:414))
        (PORT datab (310:310:310) (394:394:394))
        (PORT datac (278:278:278) (360:360:360))
        (PORT datad (280:280:280) (354:354:354))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_immed\[14\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (265:265:265))
        (PORT datac (253:253:253) (325:325:325))
        (PORT datad (281:281:281) (358:358:358))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector17\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1607:1607:1607) (1507:1507:1507))
        (PORT datac (260:260:260) (335:335:335))
        (PORT datad (1404:1404:1404) (1302:1302:1302))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector17\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1549:1549:1549) (1446:1446:1446))
        (PORT datac (1160:1160:1160) (1079:1079:1079))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1938:1938:1938) (1891:1891:1891))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux17\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (876:876:876))
        (PORT datab (1641:1641:1641) (1596:1596:1596))
        (PORT datac (1027:1027:1027) (989:989:989))
        (PORT datad (704:704:704) (690:690:690))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux17\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1250:1250:1250) (1227:1227:1227))
        (PORT datab (418:418:418) (393:393:393))
        (PORT datac (866:866:866) (799:799:799))
        (PORT datad (710:710:710) (688:688:688))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1933:1933:1933) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT asdata (677:677:677) (776:776:776))
        (PORT ena (1070:1070:1070) (1046:1046:1046))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|out_address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT asdata (604:604:604) (672:672:672))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[19\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2906:2906:2906) (2867:2867:2867))
        (PORT datab (2017:2017:2017) (2001:2001:2001))
        (PORT datac (1359:1359:1359) (1322:1322:1322))
        (PORT datad (2158:2158:2158) (1970:1970:1970))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[19\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1105:1105:1105))
        (PORT datab (3134:3134:3134) (2902:2902:2902))
        (PORT datac (1651:1651:1651) (1635:1635:1635))
        (PORT datad (3002:3002:3002) (2972:2972:2972))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1938:1938:1938) (1891:1891:1891))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1440:1440:1440) (1334:1334:1334))
        (PORT datab (1042:1042:1042) (1006:1006:1006))
        (PORT datad (1339:1339:1339) (1322:1322:1322))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_extensor\|Selector18\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1257:1257:1257) (1202:1202:1202))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (1233:1233:1233) (1148:1148:1148))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_immed\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1953:1953:1953) (1968:1968:1968))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (853:853:853))
        (PORT datab (1644:1644:1644) (1599:1599:1599))
        (PORT datac (1027:1027:1027) (988:988:988))
        (PORT datad (709:709:709) (694:694:694))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst11\|Mux18\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1557:1557:1557) (1480:1480:1480))
        (PORT datab (759:759:759) (755:755:755))
        (PORT datac (894:894:894) (837:837:837))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_data\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1932:1932:1932) (1888:1888:1888))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT asdata (1033:1033:1033) (1030:1030:1030))
        (PORT ena (1070:1070:1070) (1046:1046:1046))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|out_address_reg_a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|out_address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[31\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1745:1745:1745) (1725:1725:1725))
        (PORT datab (1549:1549:1549) (1451:1451:1451))
        (PORT datac (1635:1635:1635) (1642:1642:1642))
        (PORT datad (2153:2153:2153) (2022:2022:2022))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[31\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1743:1743:1743) (1722:1722:1722))
        (PORT datab (1670:1670:1670) (1634:1634:1634))
        (PORT datac (2088:2088:2088) (1992:1992:1992))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1935:1935:1935) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_inst\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1953:1953:1953) (1968:1968:1968))
        (PORT asdata (2254:2254:2254) (2185:2185:2185))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|stored_instr\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1053:1053:1053) (1062:1062:1062))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_instr\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1967:1967:1967))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_instr\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1967:1967:1967))
        (PORT asdata (1759:1759:1759) (1748:1748:1748))
        (PORT clrn (1944:1944:1944) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_instr\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1967:1967:1967))
        (PORT asdata (1645:1645:1645) (1622:1622:1622))
        (PORT clrn (1944:1944:1944) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|stored_instr\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1472:1472:1472) (1538:1538:1538))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|stored_instr\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1967:1967:1967))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst3\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (336:336:336))
        (PORT datab (262:262:262) (331:331:331))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|decode4\|w_anode1677w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (674:674:674))
        (PORT datab (342:342:342) (442:442:442))
        (PORT datac (478:478:478) (511:511:511))
        (PORT datad (435:435:435) (460:460:460))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[28\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1740:1740:1740) (1718:1718:1718))
        (PORT datab (1549:1549:1549) (1435:1435:1435))
        (PORT datac (1486:1486:1486) (1393:1393:1393))
        (PORT datad (1563:1563:1563) (1547:1547:1547))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[28\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2453:2453:2453) (2307:2307:2307))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (1629:1629:1629) (1635:1635:1635))
        (PORT datad (1810:1810:1810) (1671:1671:1671))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_fetch\|fetched_instr\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1935:1935:1935) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_decode\|stored_inst\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (983:983:983) (967:967:967))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_decode\|stored_inst\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1953:1953:1953) (1906:1906:1906))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst\|Decoder0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1087:1087:1087))
        (PORT datad (1012:1012:1012) (1000:1000:1000))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (314:314:314))
        (PORT datac (795:795:795) (822:822:822))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|empty\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (429:429:429))
        (PORT datab (240:240:240) (266:266:266))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|empty)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1941:1941:1941) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|RFlags\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (1088:1088:1088))
        (PORT datab (702:702:702) (664:664:664))
        (PORT datac (392:392:392) (373:373:373))
        (PORT datad (429:429:429) (449:449:449))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|RFlags\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1965:1965:1965))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1942:1942:1942) (1898:1898:1898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst\|Decoder0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1105:1105:1105))
        (PORT datab (1803:1803:1803) (1729:1729:1729))
        (PORT datac (1275:1275:1275) (1255:1255:1255))
        (PORT datad (1474:1474:1474) (1539:1539:1539))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst\|Decoder0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (463:463:463) (499:499:499))
        (PORT datad (416:416:416) (409:409:409))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|RFlags\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1934:1934:1934) (1891:1891:1891))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|Equal0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (318:318:318))
        (PORT datac (797:797:797) (825:825:825))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst15\|stack\|full\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (272:272:272))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (202:202:202) (229:229:229))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst15\|stack\|full)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1941:1941:1941) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|b2v_inst14\|RFlags\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|b2v_inst14\|RFlags\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1941:1941:1941) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (1179:1179:1179) (1126:1126:1126))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (675:675:675) (668:668:668))
      )
    )
  )
)
