
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/studio/Tiled_cnn_hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/dati/dante/Xilinx/Vivado/2017.3/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1 -flatten_hierarchy full -retiming
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5828 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 1293.574 ; gain = 108.996 ; free physical = 1567 ; free virtual = 8486
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_mem_intercon_0' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/synth/design_1.v:511]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_7HNO1D' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/synth/design_1.v:1481]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_axi_protocol_converter' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_axi3_conv' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b_downsizer' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b_downsizer' (1#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_a_axi3_conv' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_13_axic_fifo' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_13_fifo_gen' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_async_rst' [/media/dati/dante/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/media/dati/dante/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1228]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_async_rst' (2#1) [/media/dati/dante/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_13_fifo_gen' (20#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_13_axic_fifo' (21#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:281]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_a_axi3_conv' (22#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_w_axi3_conv' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_w_axi3_conv' (23#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_a_axi3_conv__parameterized0' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_13_axic_fifo__parameterized0' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_13_fifo_gen__parameterized0' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_13_fifo_gen__parameterized0' (23#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_13_axic_fifo__parameterized0' (23#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
WARNING: [Synth 8-6014] Unused sequential element NO_B_CHANNEL.cmd_b_depth_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:853]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:281]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:637]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_a_axi3_conv__parameterized0' (23#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_r_axi3_conv' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_r_axi3_conv' (24#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_axi3_conv' (25#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_axi_protocol_converter' (26#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (27#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_0' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_14_top' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14513]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14514]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14562]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14563]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_14_axi_upsizer' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_14_w_upsizer' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_14_w_upsizer' (28#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_14_a_upsizer' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (29#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_14_a_upsizer' (30#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_14_r_upsizer' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_14_r_upsizer' (31#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axi_register_slice' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:1284]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice' (32#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized0' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized0' (32#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized1' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized1' (32#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized2' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized2' (32#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (33#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (34#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axi_register_slice' (35#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:1284]
WARNING: [Synth 8-350] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_14_axi_register_slice' requires 93 connections, but only 92 given [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_14_a_upsizer__parameterized0' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_14_a_upsizer__parameterized0' (35#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axi_register_slice__parameterized0' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:1284]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized3' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 55 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized3' (35#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized4' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized4' (35#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized5' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized5' (35#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (35#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (35#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axi_register_slice__parameterized0' (35#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:1284]
WARNING: [Synth 8-350] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_14_axi_register_slice' requires 93 connections, but only 92 given [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_14_axi_upsizer' (36#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_14_top' (37#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_0' (38#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_7HNO1D' (39#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/synth/design_1.v:1481]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_mem_intercon_0' (40#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/synth/design_1.v:511]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/media/dati/dante/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (41#1) [/media/dati/dante/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/media/dati/dante/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (42#1) [/media/dati/dante/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/media/dati/dante/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'PS7' (43#1) [/media/dati/dante/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (44#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:465]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (45#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 113 connections, but only 102 given [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/synth/design_1.v:281]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_axi_periph_0' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/synth/design_1.v:881]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1CFO1MB' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/synth/design_1.v:1186]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_axi_protocol_converter__parameterized0' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_aw_channel' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_cmd_translator' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_incr_cmd' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_incr_cmd' (46#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_wrap_cmd' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_wrap_cmd' (47#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_cmd_translator' (48#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_wr_cmd_fsm' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_wr_cmd_fsm' (49#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_aw_channel' (50#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_b_channel' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo' (51#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo__parameterized0' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo__parameterized0' (51#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_b_channel' (52#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_ar_channel' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_rd_cmd_fsm' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3386]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3387]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_rd_cmd_fsm' (53#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_ar_channel' (54#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_r_channel' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo__parameterized1' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo__parameterized1' (54#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo__parameterized2' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo__parameterized2' (54#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_r_channel' (55#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axi_register_slice__parameterized1' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:1284]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized6' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized6' (55#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized7' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized7' (55#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized8' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized8' (55#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized9' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized9' (55#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (55#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (55#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axi_register_slice__parameterized1' (55#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:1284]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_14_axi_register_slice' requires 93 connections, but only 92 given [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4395]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axi_register_slice__parameterized2' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:1284]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized10' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized10' (55#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized11' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized11' (55#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized12' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized12' (55#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized13' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized13' (55#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (55#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (55#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axi_register_slice__parameterized2' (55#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:1284]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_14_axi_register_slice' requires 93 connections, but only 92 given [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4650]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s' (56#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_axi_protocol_converter__parameterized0' (56#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (57#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_1' requires 59 connections, but only 57 given [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/synth/design_1.v:1421]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1CFO1MB' (58#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/synth/design_1.v:1186]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_axi_periph_0' (59#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/synth/design_1.v:881]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_processing_system7_0_100M_0' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/media/dati/dante/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50689' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/media/dati/dante/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50689]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (60#1) [/media/dati/dante/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (61#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (62#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (63#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (64#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (65#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_processing_system7_0_100M_0' (66#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_100M' of module 'design_1_rst_processing_system7_0_100M_0' requires 10 connections, but only 7 given [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/synth/design_1.v:446]
INFO: [Synth 8-638] synthesizing module 'design_1_zhang_cnn_0_0' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_zhang_cnn_0_0/synth/design_1_zhang_cnn_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn.v:12]
	Parameter ap_ST_fsm_state1 bound to: 77'b00000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 77'b00000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 77'b00000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 77'b00000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 77'b00000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 77'b00000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 77'b00000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 77'b00000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 77'b00000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 77'b00000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state16 bound to: 77'b00000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state17 bound to: 77'b00000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state18 bound to: 77'b00000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state19 bound to: 77'b00000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state20 bound to: 77'b00000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state21 bound to: 77'b00000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 77'b00000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 77'b00000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 77'b00000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 77'b00000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 77'b00000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 77'b00000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 77'b00000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 77'b00000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 77'b00000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 77'b00000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 77'b00000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 77'b00000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 77'b00000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 77'b00000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 77'b00000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 77'b00000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 77'b00000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 77'b00000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 77'b00000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 77'b00000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 77'b00000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 77'b00000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 77'b00000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 77'b00000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 77'b00000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 77'b00000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 77'b00000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 77'b00000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 77'b00000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 77'b00000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 77'b00000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 77'b00000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 77'b00000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 77'b00000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 77'b00000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 77'b00000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 77'b00000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 77'b00000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 77'b00000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 77'b00000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 77'b00000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 77'b00000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 77'b00000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 77'b00000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 77'b00000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 77'b00000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 77'b00000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 77'b00000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 77'b00000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 77'b00000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 77'b00000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 77'b00000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 77'b00000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 77'b00000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 77'b00000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 77'b00000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 77'b00001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 77'b00010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 77'b00100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 77'b01000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 77'b10000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn.v:248]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_biasbuf_V' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_biasbuf_V.v:49]
	Parameter DataWidth bound to: 48 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_biasbuf_V_ram' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_biasbuf_V.v:9]
	Parameter DWIDTH bound to: 48 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_biasbuf_V.v:22]
INFO: [Synth 8-3876] $readmem data file './zhang_cnn_biasbuf_V_ram.dat' is read successfully [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_biasbuf_V.v:25]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_biasbuf_V_ram' (67#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_biasbuf_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_biasbuf_V' (68#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_biasbuf_V.v:49]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_partialcfu' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_partialcfu.v:57]
	Parameter DataWidth bound to: 48 - type: integer 
	Parameter AddressRange bound to: 875 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_partialcfu_ram' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_partialcfu.v:9]
	Parameter DWIDTH bound to: 48 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 875 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_partialcfu.v:24]
INFO: [Synth 8-3876] $readmem data file './zhang_cnn_partialcfu_ram.dat' is read successfully [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_partialcfu.v:27]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_partialcfu_ram' (69#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_partialcfu.v:9]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_partialcfu' (70#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_partialcfu.v:57]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_control_s_axi' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_control_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 8'b00000000 
	Parameter ADDR_GIE bound to: 8'b00000100 
	Parameter ADDR_IER bound to: 8'b00001000 
	Parameter ADDR_ISR bound to: 8'b00001100 
	Parameter ADDR_IMAGE_R_DATA_0 bound to: 8'b00010000 
	Parameter ADDR_IMAGE_R_CTRL bound to: 8'b00010100 
	Parameter ADDR_WEIGHTS_DATA_0 bound to: 8'b00011000 
	Parameter ADDR_WEIGHTS_CTRL bound to: 8'b00011100 
	Parameter ADDR_OUT_R_DATA_0 bound to: 8'b00100000 
	Parameter ADDR_OUT_R_CTRL bound to: 8'b00100100 
	Parameter ADDR_BIAS_DATA_0 bound to: 8'b00101000 
	Parameter ADDR_BIAS_CTRL bound to: 8'b00101100 
	Parameter ADDR_CURR_LAYER_IN_N_LAYER_DATA_0 bound to: 8'b00110000 
	Parameter ADDR_CURR_LAYER_IN_N_LAYER_CTRL bound to: 8'b00110100 
	Parameter ADDR_CURR_LAYER_IN_IN_W_DATA_0 bound to: 8'b00111000 
	Parameter ADDR_CURR_LAYER_IN_IN_W_CTRL bound to: 8'b00111100 
	Parameter ADDR_CURR_LAYER_IN_IN_H_DATA_0 bound to: 8'b01000000 
	Parameter ADDR_CURR_LAYER_IN_IN_H_CTRL bound to: 8'b01000100 
	Parameter ADDR_CURR_LAYER_IN_OUT_W_DATA_0 bound to: 8'b01001000 
	Parameter ADDR_CURR_LAYER_IN_OUT_W_CTRL bound to: 8'b01001100 
	Parameter ADDR_CURR_LAYER_IN_OUT_H_DATA_0 bound to: 8'b01010000 
	Parameter ADDR_CURR_LAYER_IN_OUT_H_CTRL bound to: 8'b01010100 
	Parameter ADDR_CURR_LAYER_IN_IN_CH_DATA_0 bound to: 8'b01011000 
	Parameter ADDR_CURR_LAYER_IN_IN_CH_CTRL bound to: 8'b01011100 
	Parameter ADDR_CURR_LAYER_IN_OUT_CH_DATA_0 bound to: 8'b01100000 
	Parameter ADDR_CURR_LAYER_IN_OUT_CH_CTRL bound to: 8'b01100100 
	Parameter ADDR_CURR_LAYER_IN_KER_W_DATA_0 bound to: 8'b01101000 
	Parameter ADDR_CURR_LAYER_IN_KER_W_CTRL bound to: 8'b01101100 
	Parameter ADDR_CURR_LAYER_IN_KER_H_DATA_0 bound to: 8'b01110000 
	Parameter ADDR_CURR_LAYER_IN_KER_H_CTRL bound to: 8'b01110100 
	Parameter ADDR_CURR_LAYER_IN_KER_CH_DATA_0 bound to: 8'b01111000 
	Parameter ADDR_CURR_LAYER_IN_KER_CH_CTRL bound to: 8'b01111100 
	Parameter ADDR_CURR_LAYER_IN_STR_W_DATA_0 bound to: 8'b10000000 
	Parameter ADDR_CURR_LAYER_IN_STR_W_CTRL bound to: 8'b10000100 
	Parameter ADDR_CURR_LAYER_IN_STR_H_DATA_0 bound to: 8'b10001000 
	Parameter ADDR_CURR_LAYER_IN_STR_H_CTRL bound to: 8'b10001100 
	Parameter ADDR_CURR_LAYER_IN_PAD_W_DATA_0 bound to: 8'b10010000 
	Parameter ADDR_CURR_LAYER_IN_PAD_W_CTRL bound to: 8'b10010100 
	Parameter ADDR_CURR_LAYER_IN_PAD_H_DATA_0 bound to: 8'b10011000 
	Parameter ADDR_CURR_LAYER_IN_PAD_H_CTRL bound to: 8'b10011100 
	Parameter ADDR_CURR_LAYER_IN_RELU_DATA_0 bound to: 8'b10100000 
	Parameter ADDR_CURR_LAYER_IN_RELU_CTRL bound to: 8'b10100100 
	Parameter ADDR_CURR_LAYER_IN_HAS_BIAS_DATA_0 bound to: 8'b10101000 
	Parameter ADDR_CURR_LAYER_IN_HAS_BIAS_CTRL bound to: 8'b10101100 
	Parameter ADDR_CURR_LAYER_IN_ACT_TYPE_DATA_0 bound to: 8'b10110000 
	Parameter ADDR_CURR_LAYER_IN_ACT_TYPE_CTRL bound to: 8'b10110100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_control_s_axi.v:353]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_control_s_axi' (71#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_control_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_gmem_m_axi' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_gmem_m_axi.v:10]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_gmem_m_axi_throttl' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_gmem_m_axi.v:689]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter threshold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_gmem_m_axi_throttl' (72#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_gmem_m_axi.v:689]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_gmem_m_axi_write' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_gmem_m_axi.v:1504]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_gmem_m_axi_fifo' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_gmem_m_axi.v:399]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_gmem_m_axi_fifo' (73#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_gmem_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_gmem_m_axi_reg_slice' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_gmem_m_axi.v:295]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_gmem_m_axi_reg_slice' (74#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_gmem_m_axi.v:295]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_gmem_m_axi_fifo__parameterized0' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_gmem_m_axi.v:399]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_gmem_m_axi_fifo__parameterized0' (74#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_gmem_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_gmem_m_axi_buffer' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_gmem_m_axi.v:508]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_gmem_m_axi_buffer' (75#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_gmem_m_axi.v:508]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_gmem_m_axi_fifo__parameterized1' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_gmem_m_axi.v:399]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_gmem_m_axi_fifo__parameterized1' (75#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_gmem_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_gmem_m_axi_fifo__parameterized2' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_gmem_m_axi.v:399]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_gmem_m_axi_fifo__parameterized2' (75#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_gmem_m_axi.v:399]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_gmem_m_axi.v:1869]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_gmem_m_axi_write' (76#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_gmem_m_axi.v:1504]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_gmem_m_axi_read' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_gmem_m_axi.v:741]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_gmem_m_axi_buffer__parameterized0' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_gmem_m_axi.v:508]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_gmem_m_axi_buffer__parameterized0' (76#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_gmem_m_axi.v:508]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_gmem_m_axi_reg_slice__parameterized0' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_gmem_m_axi.v:295]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_gmem_m_axi_reg_slice__parameterized0' (76#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_gmem_m_axi.v:295]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_gmem_m_axi.v:1073]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_gmem_m_axi_read' (77#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_gmem_m_axi.v:741]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_gmem_m_axi' (78#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_gmem_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'dataflow_out_channel_1' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_out_channel_1.v:10]
INFO: [Synth 8-638] synthesizing module 'dataflow_out_channel' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_out_channel.v:10]
	Parameter ap_ST_fsm_state1 bound to: 23'b00000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 23'b00000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 23'b00000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 23'b00000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 23'b00000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 23'b00000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 23'b00000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 23'b00000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 23'b00000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 23'b00000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 23'b00000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 23'b00000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 23'b00000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 23'b00000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 23'b00000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 23'b00000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 23'b00000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 23'b00000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 23'b00001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 23'b00010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 23'b00100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 23'b01000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 23'b10000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_out_channel.v:846]
INFO: [Synth 8-638] synthesizing module 'dataflow_in_channels' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_in_channels.v:10]
INFO: [Synth 8-638] synthesizing module 'read_in_wh81' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_in_wh81.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state8 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state9 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_in_wh81.v:1277]
INFO: [Synth 8-638] synthesizing module 'read_weights' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b010000 
	Parameter ap_ST_fsm_state21 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:983]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_fpext_3bkb' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_fpext_3bkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_ap_fpext_0_no_dsp_32' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/ip/zhang_cnn_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at '/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b20f/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/ip/zhang_cnn_ap_fpext_0_no_dsp_32.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_ap_fpext_0_no_dsp_32' (89#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/ip/zhang_cnn_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_fpext_3bkb' (90#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_fpext_3bkb.v:11]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_mul_muleOg' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mul_muleOg.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_mul_muleOg_DSP48_2' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mul_muleOg.v:4]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_mul_muleOg_DSP48_2' (91#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mul_muleOg.v:4]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_mul_muleOg' (92#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mul_muleOg.v:14]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_mul_mulcud' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mul_mulcud.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_mul_mulcud_DSP48_0' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mul_mulcud.v:4]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_mul_mulcud_DSP48_0' (93#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mul_mulcud.v:4]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_mul_mulcud' (94#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mul_mulcud.v:14]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3407]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3413]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3415]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3417]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3421]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3425]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3427]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3429]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3433]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3443]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3447]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3519]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3521]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3525]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3527]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3531]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3549]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3553]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3557]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3561]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3563]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3565]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3575]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3581]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3587]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3589]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3591]
INFO: [Synth 8-256] done synthesizing module 'read_weights' (95#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:10]
INFO: [Synth 8-638] synthesizing module 'read_input' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b010000 
	Parameter ap_ST_fsm_state20 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:181]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_mac_muldEe' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mac_muldEe.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_mac_muldEe_DSP48_1' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mac_muldEe.v:10]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_mac_muldEe_DSP48_1' (96#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mac_muldEe.v:10]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_mac_muldEe' (97#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mac_muldEe.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:1212]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:1218]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:1222]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:1226]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:1246]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:1250]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:1254]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:1318]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:1320]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:1324]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:1326]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:1330]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:1332]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:1336]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:1356]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:1362]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:1374]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:1378]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:1386]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:1394]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:1396]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:1398]
INFO: [Synth 8-256] done synthesizing module 'read_input' (98#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:10]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_mac_mulfYi' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mac_mulfYi.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_mac_mulfYi_DSP48_3' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mac_mulfYi.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_mac_mulfYi_DSP48_3' (99#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mac_mulfYi.v:10]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_mac_mulfYi' (100#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mac_mulfYi.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_in_wh81.v:6273]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_in_wh81.v:6319]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_in_wh81.v:6381]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_in_wh81.v:6383]
INFO: [Synth 8-256] done synthesizing module 'read_in_wh81' (101#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_in_wh81.v:10]
INFO: [Synth 8-638] synthesizing module 'convolve4' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:10]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state22 bound to: 15'b100000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:1470]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:1936]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_mul_16ng8j' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mul_16ng8j.v:39]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 80 - type: integer 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_mul_16ng8j_MulnS_0' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mul_16ng8j.v:11]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_mul_16ng8j_MulnS_0' (102#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mul_16ng8j.v:11]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_mul_16ng8j' (103#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mul_16ng8j.v:39]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_mul_16nhbi' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mul_16nhbi.v:39]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 80 - type: integer 
	Parameter dout_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_mul_16nhbi_MulnS_1' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mul_16nhbi.v:11]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_mul_16nhbi_MulnS_1' (104#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mul_16nhbi.v:11]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_mul_16nhbi' (105#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mul_16nhbi.v:39]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_mul_mulibs' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mul_mulibs.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_mul_mulibs_DSP48_4' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mul_mulibs.v:4]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_mul_mulibs_DSP48_4' (106#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mul_mulibs.v:4]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_mul_mulibs' (107#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mul_mulibs.v:14]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_mac_muljbC' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mac_muljbC.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_mac_muljbC_DSP48_5' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mac_muljbC.v:10]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_mac_muljbC_DSP48_5' (108#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mac_muljbC.v:10]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_mac_muljbC' (109#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mac_muljbC.v:34]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_mac_mulkbM' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mac_mulkbM.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_mac_mulkbM_DSP48_6' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mac_mulkbM.v:10]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_mac_mulkbM_DSP48_6' (110#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mac_mulkbM.v:10]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_mac_mulkbM' (111#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mac_mulkbM.v:34]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_mul_mullbW' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mul_mullbW.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 25 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 43 - type: integer 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_mul_mullbW_DSP48_7' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mul_mullbW.v:4]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_mul_mullbW_DSP48_7' (112#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mul_mullbW.v:4]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_mul_mullbW' (113#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mul_mullbW.v:14]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:5920]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:5952]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:5958]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:5962]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:5972]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:5976]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:6652]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:6654]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:6656]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:6658]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:6662]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:6664]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:6820]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:6822]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:6840]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:6842]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:6844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:6848]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:6852]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:6868]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:6870]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:6874]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:6882]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:6884]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter3_tmp_140_reg_5209_reg' and it is trimmed from '5' to '4' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3486]
INFO: [Synth 8-256] done synthesizing module 'convolve4' (114#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:10]
INFO: [Synth 8-638] synthesizing module 'dataflow_in_channmb6' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_in_channmb6.v:11]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dataflow_in_channmb6_memcore' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_in_channmb6_memcore.v:69]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dataflow_in_channmb6_memcore_ram' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_in_channmb6_memcore.v:9]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 18 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_in_channmb6_memcore.v:27]
INFO: [Synth 8-3876] $readmem data file './dataflow_in_channmb6_memcore_ram.dat' is read successfully [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_in_channmb6_memcore.v:30]
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_channmb6_memcore_ram' (115#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_in_channmb6_memcore.v:9]
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_channmb6_memcore' (116#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_in_channmb6_memcore.v:69]
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_channmb6' (117#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_in_channmb6.v:11]
INFO: [Synth 8-638] synthesizing module 'dataflow_in_channbIp' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_in_channbIp.v:11]
	Parameter DataWidth bound to: 25 - type: integer 
	Parameter AddressRange bound to: 999 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dataflow_in_channbIp_memcore' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_in_channbIp_memcore.v:69]
	Parameter DataWidth bound to: 25 - type: integer 
	Parameter AddressRange bound to: 1998 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dataflow_in_channbIp_memcore_ram' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_in_channbIp_memcore.v:9]
	Parameter DWIDTH bound to: 25 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1998 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_in_channbIp_memcore.v:27]
INFO: [Synth 8-3876] $readmem data file './dataflow_in_channbIp_memcore_ram.dat' is read successfully [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_in_channbIp_memcore.v:30]
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_channbIp_memcore_ram' (118#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_in_channbIp_memcore.v:9]
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_channbIp_memcore' (119#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_in_channbIp_memcore.v:69]
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_channbIp' (120#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_in_channbIp.v:11]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d1_A' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/fifo_w16_d1_A.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d1_A_shiftReg' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/fifo_w16_d1_A.v:11]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d1_A_shiftReg' (121#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/fifo_w16_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d1_A' (122#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/fifo_w16_d1_A.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d1_A' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/fifo_w32_d1_A.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d1_A_shiftReg' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/fifo_w32_d1_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d1_A_shiftReg' (123#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/fifo_w32_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d1_A' (124#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/fifo_w32_d1_A.v:45]
WARNING: [Synth 8-6014] Unused sequential element convolve4_U0_ap_ready_count_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_in_channels.v:7563]
WARNING: [Synth 8-6014] Unused sequential element read_in_wh81_U0_ap_ready_count_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_in_channels.v:7571]
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_channels' (125#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_in_channels.v:10]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_srem_17bLp' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_srem_17bLp.v:182]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 21 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_srem_17bLp_div' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_srem_17bLp.v:90]
	Parameter in0_WIDTH bound to: 17 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_srem_17bLp_div_u' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_srem_17bLp.v:10]
	Parameter in0_WIDTH bound to: 17 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 17 - type: integer 
	Parameter cal_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_srem_17bLp_div_u' (126#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_srem_17bLp.v:10]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_srem_17bLp_div' (127#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_srem_17bLp.v:90]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_srem_17bLp' (128#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_srem_17bLp.v:182]
INFO: [Synth 8-256] done synthesizing module 'dataflow_out_channel' (129#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_out_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'write_output' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/write_output.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b010000 
	Parameter ap_ST_fsm_state23 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/write_output.v:357]
INFO: [Synth 8-638] synthesizing module 'aesl_mux_load_28_35_s' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/aesl_mux_load_28_35_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/aesl_mux_load_28_35_s.v:238]
INFO: [Synth 8-256] done synthesizing module 'aesl_mux_load_28_35_s' (130#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/aesl_mux_load_28_35_s.v:10]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_sitofp_bMq' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_sitofp_bMq.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_ap_sitofp_4_no_dsp_64' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/ip/zhang_cnn_ap_sitofp_4_no_dsp_64.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at '/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b20f/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/ip/zhang_cnn_ap_sitofp_4_no_dsp_64.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_ap_sitofp_4_no_dsp_64' (139#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/ip/zhang_cnn_ap_sitofp_4_no_dsp_64.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_sitofp_bMq' (140#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_sitofp_bMq.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/write_output.v:1672]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/write_output.v:1676]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/write_output.v:1680]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/write_output.v:1682]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/write_output.v:1686]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/write_output.v:1688]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/write_output.v:1696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/write_output.v:1758]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/write_output.v:1762]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/write_output.v:1764]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/write_output.v:1768]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/write_output.v:1770]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/write_output.v:1774]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/write_output.v:1890]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/write_output.v:1896]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/write_output.v:1898]
INFO: [Synth 8-256] done synthesizing module 'write_output' (141#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/write_output.v:10]
INFO: [Synth 8-638] synthesizing module 'dataflow_out_chanbNq' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_out_chanbNq.v:11]
	Parameter DataWidth bound to: 48 - type: integer 
	Parameter AddressRange bound to: 875 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dataflow_out_chanbNq_memcore' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_out_chanbNq_memcore.v:69]
	Parameter DataWidth bound to: 48 - type: integer 
	Parameter AddressRange bound to: 1750 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dataflow_out_chanbNq_memcore_ram' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_out_chanbNq_memcore.v:9]
	Parameter DWIDTH bound to: 48 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1750 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_out_chanbNq_memcore.v:27]
INFO: [Synth 8-3876] $readmem data file './dataflow_out_chanbNq_memcore_ram.dat' is read successfully [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_out_chanbNq_memcore.v:30]
INFO: [Synth 8-256] done synthesizing module 'dataflow_out_chanbNq_memcore_ram' (142#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_out_chanbNq_memcore.v:9]
INFO: [Synth 8-256] done synthesizing module 'dataflow_out_chanbNq_memcore' (143#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_out_chanbNq_memcore.v:69]
INFO: [Synth 8-256] done synthesizing module 'dataflow_out_chanbNq' (144#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_out_chanbNq.v:11]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d1_A_x' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/fifo_w16_d1_A_x.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d1_A_x_shiftReg' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/fifo_w16_d1_A_x.v:11]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d1_A_x_shiftReg' (145#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/fifo_w16_d1_A_x.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d1_A_x' (146#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/fifo_w16_d1_A_x.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d1_A_x' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/fifo_w32_d1_A_x.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d1_A_x_shiftReg' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/fifo_w32_d1_A_x.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d1_A_x_shiftReg' (147#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/fifo_w32_d1_A_x.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d1_A_x' (148#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/fifo_w32_d1_A_x.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo_w30_d1_A' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/fifo_w30_d1_A.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 30 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w30_d1_A_shiftReg' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/fifo_w30_d1_A.v:11]
	Parameter DATA_WIDTH bound to: 30 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w30_d1_A_shiftReg' (149#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/fifo_w30_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w30_d1_A' (150#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/fifo_w30_d1_A.v:45]
WARNING: [Synth 8-6014] Unused sequential element dataflow_out_channel_U0_ap_ready_count_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_out_channel_1.v:3235]
WARNING: [Synth 8-6014] Unused sequential element write_output_U0_ap_ready_count_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_out_channel_1.v:3243]
INFO: [Synth 8-256] done synthesizing module 'dataflow_out_channel_1' (151#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_out_channel_1.v:10]
INFO: [Synth 8-638] synthesizing module 'set_out_buffer_to_0' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/set_out_buffer_to_0.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/set_out_buffer_to_0.v:314]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/set_out_buffer_to_0.v:991]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/set_out_buffer_to_0.v:1125]
INFO: [Synth 8-256] done synthesizing module 'set_out_buffer_to_0' (152#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/set_out_buffer_to_0.v:10]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_srem_17cHz' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_srem_17cHz.v:182]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 21 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_srem_17cHz_div' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_srem_17cHz.v:90]
	Parameter in0_WIDTH bound to: 17 - type: integer 
	Parameter in1_WIDTH bound to: 7 - type: integer 
	Parameter out_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_srem_17cHz_div_u' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_srem_17cHz.v:10]
	Parameter in0_WIDTH bound to: 17 - type: integer 
	Parameter in1_WIDTH bound to: 7 - type: integer 
	Parameter out_WIDTH bound to: 17 - type: integer 
	Parameter cal_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_srem_17cHz_div_u' (153#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_srem_17cHz.v:10]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_srem_17cHz_div' (154#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_srem_17cHz.v:90]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_srem_17cHz' (155#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_srem_17cHz.v:182]
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_srem_17cIz' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_srem_17cIz.v:182]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 21 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_srem_17cIz_div' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_srem_17cIz.v:90]
	Parameter in0_WIDTH bound to: 17 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'zhang_cnn_srem_17cIz_div_u' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_srem_17cIz.v:10]
	Parameter in0_WIDTH bound to: 17 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 17 - type: integer 
	Parameter cal_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_srem_17cIz_div_u' (156#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_srem_17cIz.v:10]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_srem_17cIz_div' (157#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_srem_17cIz.v:90]
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn_srem_17cIz' (158#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_srem_17cIz.v:182]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn.v:4547]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn.v:4549]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn.v:4551]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn.v:4553]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'zhang_cnn' (159#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_zhang_cnn_0_0' (160#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_zhang_cnn_0_0/synth/design_1_zhang_cnn_0_0.v:58]
WARNING: [Synth 8-350] instance 'zhang_cnn_0' of module 'design_1_zhang_cnn_0_0' requires 55 connections, but only 54 given [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/synth/design_1.v:454]
INFO: [Synth 8-256] done synthesizing module 'design_1' (161#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (162#1) [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port CLK
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_b_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_b_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_b_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_b_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_b_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_b_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_b_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_b_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_b_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_b_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_b_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_b_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_b_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_b_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_b_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_b_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_b_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_b_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_b_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_b_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_b_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_b_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_b_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_b_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_b_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_b_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_b_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_b_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_b_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_b_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_b_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_b_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_b_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv has unconnected port s_axis_c_tdata[27]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:20 ; elapsed = 00:03:03 . Memory (MB): peak = 1606.676 ; gain = 422.098 ; free physical = 1428 ; free virtual = 8353
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:23 ; elapsed = 00:03:06 . Memory (MB): peak = 1606.676 ; gain = 422.098 ; free physical = 1469 ; free virtual = 8394
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 298 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.runs/synth_6/dont_touch.xdc]
Finished Parsing XDC File [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.runs/synth_6/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.runs/synth_6/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/media/dati/dante/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/media/dati/dante/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/media/dati/dante/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/media/dati/dante/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/media/dati/dante/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/media/dati/dante/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/dati/dante/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29 instances were transformed.
  FDE => FDRE: 16 instances
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1895.449 ; gain = 1.000 ; free physical = 951 ; free virtual = 7918
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:09 ; elapsed = 00:04:20 . Memory (MB): peak = 1895.449 ; gain = 710.871 ; free physical = 1193 ; free virtual = 8161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:09 ; elapsed = 00:04:20 . Memory (MB): peak = 1895.449 ; gain = 710.871 ; free physical = 1193 ; free virtual = 8161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  /home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.runs/synth_6/dont_touch.xdc, line 34).
Applied set_property DONT_TOUCH = true for design_1_i/rst_processing_system7_0_100M/U0. (constraint file  /home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.runs/synth_6/dont_touch.xdc, line 37).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst. (constraint file  /home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.runs/synth_6/dont_touch.xdc, line 49).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\USE_R_CHANNEL.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_BURSTS.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_processing_system7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zhang_cnn_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:10 ; elapsed = 00:04:21 . Memory (MB): peak = 1895.449 ; gain = 710.871 ; free physical = 1195 ; free virtual = 8162
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element repeat_cnt_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2476]
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:823]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
WARNING: [Synth 8-6014] Unused sequential element USE_B_CHANNEL.cmd_b_depth_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:821]
WARNING: [Synth 8-6014] Unused sequential element pushed_commands_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:419]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:761]
WARNING: [Synth 8-6014] Unused sequential element length_counter_1_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2148]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
WARNING: [Synth 8-6014] Unused sequential element pushed_commands_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:419]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:761]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_LENGTH.length_counter_q_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:868]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_ADDR.addr_q_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:866]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[31] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[30] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[29] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[28] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[27] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[26] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[25] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[24] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[23] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[22] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[21] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[20] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[19] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[18] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[17] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[16] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[15] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[14] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[13] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[12] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[11] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[10] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[9] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[8] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[7] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[6] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[5] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[4] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[3] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[2] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[1] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_FIFO.data_srl_reg[0] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-6014] Unused sequential element USE_RTL_LENGTH.length_counter_q_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[3] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[2] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[1] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[0] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[3] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[2] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[1] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[0] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element bresp_cnt_reg was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3759]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[31] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[30] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[29] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[28] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[27] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[26] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[25] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[24] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[23] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[22] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[21] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[20] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[19] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[18] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[17] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[16] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[15] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[14] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[13] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[12] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[11] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[10] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[9] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[8] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[7] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[6] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[5] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[4] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[3] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[2] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[1] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[0] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[31] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[30] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[29] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[28] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[27] was removed.  [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'zhang_cnn_control_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_gmem_m_axi.v:591]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_gmem_m_axi.v:487]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_gmem_m_axi.v:591]
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3641]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3631]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3641]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3631]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_49_reg_2513_reg' and it is trimmed from '32' to '16' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:1807]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_47_reg_2508_reg' and it is trimmed from '32' to '16' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:1801]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter14_tmp_52_reg_2518_reg' and it is trimmed from '5' to '4' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:1641]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter13_tmp_52_reg_2518_reg' and it is trimmed from '5' to '4' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:1638]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter12_tmp_52_reg_2518_reg' and it is trimmed from '5' to '4' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:1634]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter11_tmp_52_reg_2518_reg' and it is trimmed from '5' to '4' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:1630]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter10_tmp_52_reg_2518_reg' and it is trimmed from '5' to '4' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:1626]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter9_tmp_52_reg_2518_reg' and it is trimmed from '5' to '4' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:1626]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter8_tmp_52_reg_2518_reg' and it is trimmed from '5' to '4' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:1670]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter7_tmp_52_reg_2518_reg' and it is trimmed from '5' to '4' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:1666]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter6_tmp_52_reg_2518_reg' and it is trimmed from '5' to '4' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:1662]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter5_tmp_52_reg_2518_reg' and it is trimmed from '5' to '4' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:1658]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter4_tmp_52_reg_2518_reg' and it is trimmed from '5' to '4' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:1654]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter3_tmp_52_reg_2518_reg' and it is trimmed from '5' to '4' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:1650]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter2_tmp_52_reg_2518_reg' and it is trimmed from '5' to '4' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:1646]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_52_reg_2518_reg' and it is trimmed from '5' to '4' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:1813]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_62_reg_2470_reg' and it is trimmed from '5' to '4' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:1726]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3641]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3631]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_56_fu_1991_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_60_fu_2056_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:1538]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:1528]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:1518]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:1538]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:1528]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:1518]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:1538]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:1528]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:1518]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_104_fu_838_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_108_fu_903_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond32_i_i_i521_s_fu_1989_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_flatten_i_fu_1971_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten8_i_fu_2137_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond28_i_i_i523_s_fu_2155_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'partial_outputfm_10_reg_5771_reg[9:0]' into 'partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3708]
INFO: [Synth 8-4471] merging register 'partial_outputfm_11_reg_5777_reg[9:0]' into 'partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3709]
INFO: [Synth 8-4471] merging register 'partial_outputfm_12_reg_5783_reg[9:0]' into 'partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3710]
INFO: [Synth 8-4471] merging register 'partial_outputfm_13_reg_5789_reg[9:0]' into 'partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3711]
INFO: [Synth 8-4471] merging register 'partial_outputfm_14_reg_5795_reg[9:0]' into 'partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3712]
INFO: [Synth 8-4471] merging register 'partial_outputfm_15_reg_5801_reg[9:0]' into 'partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3713]
INFO: [Synth 8-4471] merging register 'partial_outputfm_16_reg_5807_reg[9:0]' into 'partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3714]
INFO: [Synth 8-4471] merging register 'partial_outputfm_17_reg_5813_reg[9:0]' into 'partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3715]
INFO: [Synth 8-4471] merging register 'partial_outputfm_18_reg_5819_reg[9:0]' into 'partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3716]
INFO: [Synth 8-4471] merging register 'partial_outputfm_19_reg_5825_reg[9:0]' into 'partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3717]
INFO: [Synth 8-4471] merging register 'partial_outputfm_1_s_reg_5717_reg[9:0]' into 'partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3718]
INFO: [Synth 8-4471] merging register 'partial_outputfm_20_reg_5831_reg[9:0]' into 'partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3719]
INFO: [Synth 8-4471] merging register 'partial_outputfm_21_reg_5837_reg[9:0]' into 'partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3720]
INFO: [Synth 8-4471] merging register 'partial_outputfm_22_reg_5843_reg[9:0]' into 'partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3721]
INFO: [Synth 8-4471] merging register 'partial_outputfm_23_reg_5849_reg[9:0]' into 'partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3722]
INFO: [Synth 8-4471] merging register 'partial_outputfm_24_reg_5855_reg[9:0]' into 'partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3723]
INFO: [Synth 8-4471] merging register 'partial_outputfm_25_reg_5861_reg[9:0]' into 'partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3724]
INFO: [Synth 8-4471] merging register 'partial_outputfm_26_reg_5867_reg[9:0]' into 'partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3725]
INFO: [Synth 8-4471] merging register 'partial_outputfm_27_reg_5873_reg[9:0]' into 'partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3726]
INFO: [Synth 8-4471] merging register 'partial_outputfm_2_s_reg_5723_reg[9:0]' into 'partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3727]
INFO: [Synth 8-4471] merging register 'partial_outputfm_3_s_reg_5729_reg[9:0]' into 'partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3728]
INFO: [Synth 8-4471] merging register 'partial_outputfm_4_s_reg_5735_reg[9:0]' into 'partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3729]
INFO: [Synth 8-4471] merging register 'partial_outputfm_5_s_reg_5741_reg[9:0]' into 'partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3730]
INFO: [Synth 8-4471] merging register 'partial_outputfm_6_s_reg_5747_reg[9:0]' into 'partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3731]
INFO: [Synth 8-4471] merging register 'partial_outputfm_7_s_reg_5753_reg[9:0]' into 'partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3732]
INFO: [Synth 8-4471] merging register 'partial_outputfm_8_s_reg_5759_reg[9:0]' into 'partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3733]
INFO: [Synth 8-4471] merging register 'partial_outputfm_9_s_reg_5765_reg[9:0]' into 'partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3734]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_10_reg_5771_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3493]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_11_reg_5777_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3494]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_12_reg_5783_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3495]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_13_reg_5789_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3496]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_14_reg_5795_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3497]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_15_reg_5801_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3498]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_16_reg_5807_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3499]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_17_reg_5813_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3500]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_18_reg_5819_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3501]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_19_reg_5825_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3502]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_1_s_reg_5717_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3503]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_20_reg_5831_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3504]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_21_reg_5837_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3505]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_22_reg_5843_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3506]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_23_reg_5849_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3507]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_24_reg_5855_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3508]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_25_reg_5861_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3509]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_26_reg_5867_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3510]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_27_reg_5873_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3511]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_2_s_reg_5723_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3512]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_3_s_reg_5729_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3513]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_4_s_reg_5735_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3514]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_5_s_reg_5741_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3515]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_6_s_reg_5747_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3516]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_7_s_reg_5753_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3517]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_8_s_reg_5759_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3518]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_partial_outputfm_9_s_reg_5765_reg[9:0]' into 'ap_reg_pp0_iter6_partial_outputfm_0_s_reg_5711_reg[9:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3519]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter6_tmp_146_cast_reg_5679_reg' and it is trimmed from '64' to '10' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3520]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_140_reg_5209_reg' and it is trimmed from '5' to '4' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3754]
WARNING: [Synth 8-3936] Found unconnected internal register 'curr_layer_str_h_rea_reg_4997_reg' and it is trimmed from '16' to '11' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3550]
WARNING: [Synth 8-3936] Found unconnected internal register 'curr_layer_str_w_rea_reg_4992_reg' and it is trimmed from '16' to '11' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:3551]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "exitcond_flatten_mid_fu_2572_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-5557] Skipped directive 'ram_style', Block implementation is mandatory for this RAM (ram_reg)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_166_reg_613_reg' and it is trimmed from '32' to '10' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/aesl_mux_load_28_35_s.v:304]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_622_reg' and it is trimmed from '64' to '10' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/aesl_mux_load_28_35_s.v:306]
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/write_output.v:1940]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/write_output.v:1946]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/write_output.v:1932]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/write_output.v:1940]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/write_output.v:1946]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/write_output.v:1932]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_53_i_i_i_i_reg_1051_reg' and it is trimmed from '32' to '16' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/write_output.v:1251]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_56_i_i_i_i_reg_1056_reg' and it is trimmed from '32' to '7' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/write_output.v:1257]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/write_output.v:1940]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/write_output.v:1946]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/write_output.v:1932]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_61_i_i_i_i_fu_802_p2" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_583_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_601_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter4_ii_0_i_reg_615_reg' and it is trimmed from '15' to '7' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn.v:2431]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter3_ii_0_i_reg_615_reg' and it is trimmed from '15' to '7' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn.v:2427]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter2_ii_0_i_reg_615_reg' and it is trimmed from '15' to '7' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn.v:2425]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter1_ii_0_i_reg_615_reg' and it is trimmed from '15' to '7' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn.v:2417]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_i_fu_1089_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_5_fu_1106_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_2_fu_1160_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_12_fu_1225_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'zhang_cnn_control_s_axi'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:24 ; elapsed = 00:04:37 . Memory (MB): peak = 1895.449 ; gain = 710.871 ; free physical = 1167 ; free virtual = 8134
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'zhang_cnn_fpext_3bkb:/zhang_cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_5_delay__parameterized2) to 'zhang_cnn_fpext_3bkb:/zhang_cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'zhang_cnn_fpext_3bkb:/zhang_cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_5_delay__parameterized2) to 'zhang_cnn_fpext_3bkb:/zhang_cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'zhang_cnn_fpext_3bkb:/zhang_cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_5_delay__parameterized2) to 'zhang_cnn_fpext_3bkb:/zhang_cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/zhang_cnn_sitofp_bMq_U679/zhang_cnn_ap_sitofp_4_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_5_delay__parameterized2) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/zhang_cnn_sitofp_bMq_U679/zhang_cnn_ap_sitofp_4_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/zhang_cnn_sitofp_bMq_U679/zhang_cnn_ap_sitofp_4_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_5_delay__parameterized2) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/zhang_cnn_sitofp_bMq_U679/zhang_cnn_ap_sitofp_4_no_dsp_64_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/zhang_cnn_sitofp_bMq_U679/zhang_cnn_ap_sitofp_4_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_5_delay__parameterized2) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/zhang_cnn_sitofp_bMq_U679/zhang_cnn_ap_sitofp_4_no_dsp_64_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/zhang_cnn_sitofp_bMq_U679/zhang_cnn_ap_sitofp_4_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_5_delay__parameterized2) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/zhang_cnn_sitofp_bMq_U679/zhang_cnn_ap_sitofp_4_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/zhang_cnn_sitofp_bMq_U679/zhang_cnn_ap_sitofp_4_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_5_delay__parameterized2) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/zhang_cnn_sitofp_bMq_U679/zhang_cnn_ap_sitofp_4_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/zhang_cnn_sitofp_bMq_U679/zhang_cnn_ap_sitofp_4_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (floating_point_v7_1_5_delay__parameterized2) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/zhang_cnn_sitofp_bMq_U679/zhang_cnn_ap_sitofp_4_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/zhang_cnn_sitofp_bMq_U679/zhang_cnn_ap_sitofp_4_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (floating_point_v7_1_5_delay__parameterized2) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/zhang_cnn_sitofp_bMq_U679/zhang_cnn_ap_sitofp_4_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/zhang_cnn_sitofp_bMq_U679/zhang_cnn_ap_sitofp_4_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (floating_point_v7_1_5_delay__parameterized3) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/zhang_cnn_sitofp_bMq_U679/zhang_cnn_ap_sitofp_4_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/zhang_cnn_sitofp_bMq_U679/zhang_cnn_ap_sitofp_4_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (floating_point_v7_1_5_delay__parameterized1) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/zhang_cnn_sitofp_bMq_U679/zhang_cnn_ap_sitofp_4_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/zhang_cnn_sitofp_bMq_U679/zhang_cnn_ap_sitofp_4_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (floating_point_v7_1_5_delay__parameterized1) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/zhang_cnn_sitofp_bMq_U679/zhang_cnn_ap_sitofp_4_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |convolve4                   |           1|     27431|
|2     |dataflow_in_channels__GB1   |           1|     23580|
|3     |dataflow_out_channel__GC0   |           1|       998|
|4     |dataflow_out_channel_1__GC0 |           1|     10705|
|5     |zhang_cnn__GC0              |           1|     16562|
|6     |design_1__GC0               |           1|      7989|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "exitcond_flatten_mid_fu_2572_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mul_16nhbi.v:26]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mul_16ng8j.v:26]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v:5912]
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'kernel_stack_size_reg_2373_reg[31:0]' into 'kernel_stack_size_reg_2373_reg[31:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:1751]
INFO: [Synth 8-4471] merging register 'kernel_size_reg_2379_reg[31:0]' into 'kernel_size_reg_2379_reg[31:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:1750]
WARNING: [Synth 8-3936] Found unconnected internal register 'ii_2_reg_2437_reg' and it is trimmed from '32' to '16' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:1719]
WARNING: [Synth 8-3936] Found unconnected internal register 'jj_1_reg_2432_reg' and it is trimmed from '32' to '16' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:1720]
INFO: [Synth 8-5545] ROM "tmp_56_fu_1991_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_60_fu_2056_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3599]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3649]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3455]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3619]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v:3623]
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_104_fu_838_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_108_fu_903_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:1410]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:1546]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:1494]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:1488]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:1406]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v:1500]
INFO: [Synth 8-5546] ROM "exitcond_flatten8_i_fu_2137_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'zhang_cnn_srem_17bLp_U566/zhang_cnn_srem_17bLp_div_U/zhang_cnn_srem_17bLp_div_u_0/sign0_reg' and it is trimmed from '2' to '1' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_srem_17bLp.v:46]
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'out_size_reg_929_reg[31:0]' into 'out_size_reg_929_reg[31:0]' [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/write_output.v:1221]
WARNING: [Synth 8-3936] Found unconnected internal register 'ii_reg_1007_reg' and it is trimmed from '32' to '16' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/write_output.v:1199]
INFO: [Synth 8-5545] ROM "tmp_61_i_i_i_i_fu_802_p2" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/write_output.v:1984]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/write_output.v:1952]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/write_output.v:1918]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/write_output.v:1922]
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_583_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'zhang_cnn_srem_17cHz_div_U/zhang_cnn_srem_17cHz_div_u_0/sign0_reg' and it is trimmed from '2' to '1' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_srem_17cHz.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'zhang_cnn_srem_17cIz_div_U/zhang_cnn_srem_17cIz_div_u_0/sign0_reg' and it is trimmed from '2' to '1' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_srem_17cIz.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'zhang_cnn_srem_17cIz_div_U/zhang_cnn_srem_17cIz_div_u_0/sign0_reg' and it is trimmed from '2' to '1' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_srem_17cIz.v:46]
INFO: [Synth 8-5546] ROM "exitcond_i_fu_1089_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_5_fu_1106_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_2_fu_1160_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_12_fu_1225_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/gen_simple_r.r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/gen_simple_aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/gen_simple_ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_125_cast_reg_5020_reg[15]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_125_cast_reg_5020_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_125_cast_reg_5020_reg[16]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_125_cast_reg_5020_reg[17]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_125_cast_reg_5020_reg[17]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_125_cast_reg_5020_reg[18]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_125_cast_reg_5020_reg[18]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_125_cast_reg_5020_reg[19]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_125_cast_reg_5020_reg[19]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_125_cast_reg_5020_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_125_cast_reg_5020_reg[20]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_125_cast_reg_5020_reg[21]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_125_cast_reg_5020_reg[21]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_125_cast_reg_5020_reg[22]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_125_cast_reg_5020_reg[22]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_125_cast_reg_5020_reg[23]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_125_cast_reg_5020_reg[23]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_125_cast_reg_5020_reg[24]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_125_cast_reg_5020_reg[24]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_125_cast_reg_5020_reg[25]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_125_cast_reg_5020_reg[25]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_125_cast_reg_5020_reg[26]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_125_cast_reg_5020_reg[26]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_125_cast_reg_5020_reg[27]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_125_cast_reg_5020_reg[27]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_125_cast_reg_5020_reg[28]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_125_cast_reg_5020_reg[28]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_125_cast_reg_5020_reg[29]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_125_cast_reg_5020_reg[29]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_125_cast_reg_5020_reg[30]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_125_cast_reg_5020_reg[30]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_125_cast_reg_5020_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_131_cast_reg_5035_reg[15]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_131_cast_reg_5035_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_131_cast_reg_5035_reg[16]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_131_cast_reg_5035_reg[17]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_131_cast_reg_5035_reg[17]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_131_cast_reg_5035_reg[18]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_131_cast_reg_5035_reg[18]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_131_cast_reg_5035_reg[19]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_131_cast_reg_5035_reg[19]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_131_cast_reg_5035_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_131_cast_reg_5035_reg[20]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_131_cast_reg_5035_reg[21]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_131_cast_reg_5035_reg[21]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_131_cast_reg_5035_reg[22]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_131_cast_reg_5035_reg[22]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_131_cast_reg_5035_reg[23]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_131_cast_reg_5035_reg[23]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_131_cast_reg_5035_reg[24]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_131_cast_reg_5035_reg[24]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_131_cast_reg_5035_reg[25]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_131_cast_reg_5035_reg[25]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_131_cast_reg_5035_reg[26]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_131_cast_reg_5035_reg[26]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_131_cast_reg_5035_reg[27]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_131_cast_reg_5035_reg[27]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_131_cast_reg_5035_reg[28]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_131_cast_reg_5035_reg[28]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_131_cast_reg_5035_reg[29]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_131_cast_reg_5035_reg[29]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_131_cast_reg_5035_reg[30]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_131_cast_reg_5035_reg[30]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_131_cast_reg_5035_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_146_cast_reg_5679_reg[0]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/partial_outputfm_0_s_reg_5711_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_146_cast_reg_5679_reg[1]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/partial_outputfm_0_s_reg_5711_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_146_cast_reg_5679_reg[2]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/partial_outputfm_0_s_reg_5711_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_146_cast_reg_5679_reg[3]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/partial_outputfm_0_s_reg_5711_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_146_cast_reg_5679_reg[4]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/partial_outputfm_0_s_reg_5711_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_146_cast_reg_5679_reg[5]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/partial_outputfm_0_s_reg_5711_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_146_cast_reg_5679_reg[6]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/partial_outputfm_0_s_reg_5711_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_146_cast_reg_5679_reg[7]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/partial_outputfm_0_s_reg_5711_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_146_cast_reg_5679_reg[8]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/partial_outputfm_0_s_reg_5711_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_146_cast_reg_5679_reg[9]' (FDE) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/partial_outputfm_0_s_reg_5711_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/ap_reg_pp0_iter6_tmp_146_cast_reg_5679_reg[0]' (FD) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/ap_reg_pp0_iter6_partial_outputfm_0_s_reg_5711_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/ap_reg_pp0_iter6_tmp_146_cast_reg_5679_reg[1]' (FD) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/ap_reg_pp0_iter6_partial_outputfm_0_s_reg_5711_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/ap_reg_pp0_iter6_tmp_146_cast_reg_5679_reg[2]' (FD) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/ap_reg_pp0_iter6_partial_outputfm_0_s_reg_5711_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/ap_reg_pp0_iter6_tmp_146_cast_reg_5679_reg[3]' (FD) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/ap_reg_pp0_iter6_partial_outputfm_0_s_reg_5711_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/ap_reg_pp0_iter6_tmp_146_cast_reg_5679_reg[4]' (FD) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/ap_reg_pp0_iter6_partial_outputfm_0_s_reg_5711_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/ap_reg_pp0_iter6_tmp_146_cast_reg_5679_reg[5]' (FD) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/ap_reg_pp0_iter6_partial_outputfm_0_s_reg_5711_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/ap_reg_pp0_iter6_tmp_146_cast_reg_5679_reg[6]' (FD) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/ap_reg_pp0_iter6_partial_outputfm_0_s_reg_5711_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/ap_reg_pp0_iter6_tmp_146_cast_reg_5679_reg[7]' (FD) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/ap_reg_pp0_iter6_partial_outputfm_0_s_reg_5711_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/ap_reg_pp0_iter6_tmp_146_cast_reg_5679_reg[8]' (FD) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/ap_reg_pp0_iter6_partial_outputfm_0_s_reg_5711_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/ap_reg_pp0_iter6_tmp_146_cast_reg_5679_reg[9]' (FD) to 'design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/ap_reg_pp0_iter6_partial_outputfm_0_s_reg_5711_reg[9]'
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[47]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[46]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[45]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[44]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[43]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[42]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[41]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[40]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[39]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[38]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[37]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[36]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[35]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[34]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[33]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[32]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[31]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[30]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[29]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[28]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[27]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[26]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[25]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[24]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[23]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[22]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[21]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[20]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[19]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[18]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[17]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[47]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[46]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[45]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[44]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[43]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[42]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[41]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[40]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[39]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[38]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[37]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[36]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[35]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[34]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[33]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[32]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[31]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[30]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[29]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[28]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[27]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[26]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[25]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[24]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[23]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[22]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[21]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[20]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[19]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[18]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[17]) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[47]__0) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[46]__0) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[45]__0) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[44]__0) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[43]__0) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[42]__0) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[41]__0) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[40]__0) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[39]__0) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[38]__0) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[37]__0) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[36]__0) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[35]__0) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[34]__0) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[33]__0) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[32]__0) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[31]__0) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[30]__0) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[29]__0) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[28]__0) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[27]__0) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[26]__0) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[25]__0) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[24]__0) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[23]__0) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[22]__0) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[21]__0) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[20]__0) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[19]__0) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[18]__0) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff1_reg[17]__0) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[47]__0) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[46]__0) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[45]__0) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[44]__0) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[43]__0) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[42]__0) is unused and will be removed from module convolve4.
WARNING: [Synth 8-3332] Sequential element (zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff2_reg[41]__0) is unused and will be removed from module convolve4.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_67_reg_2475_reg[0]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_70_reg_2480_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_67_reg_2475_reg[1]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_70_reg_2480_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_70_reg_2480_reg[2]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_67_reg_2475_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[14]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[15]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[16]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[17]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[18]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[19]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[20]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[21]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[22]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[23]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[24]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[25]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[26]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[27]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[28]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[0]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[1]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[2]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[3]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[4]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[5]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[6]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[7]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[8]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[9]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[10]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[11]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[12]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_73_reg_2565_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/\tmp_73_reg_2565_reg[13] )
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/exp_tmp_V_reg_2560_reg[9]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/exp_tmp_V_reg_2560_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/exp_tmp_V_reg_2560_reg[8]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/exp_tmp_V_reg_2560_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_29_reg_2341_reg[15]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_29_reg_2341_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_29_reg_2341_reg[16]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_29_reg_2341_reg[17]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_29_reg_2341_reg[17]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_29_reg_2341_reg[18]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_29_reg_2341_reg[18]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_29_reg_2341_reg[19]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_29_reg_2341_reg[19]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_29_reg_2341_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_29_reg_2341_reg[20]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_29_reg_2341_reg[21]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_29_reg_2341_reg[21]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_29_reg_2341_reg[22]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_29_reg_2341_reg[22]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_29_reg_2341_reg[23]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_29_reg_2341_reg[23]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_29_reg_2341_reg[24]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_29_reg_2341_reg[24]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_29_reg_2341_reg[25]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_29_reg_2341_reg[25]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_29_reg_2341_reg[26]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_29_reg_2341_reg[26]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_29_reg_2341_reg[27]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_29_reg_2341_reg[27]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_29_reg_2341_reg[28]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_29_reg_2341_reg[28]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_29_reg_2341_reg[29]'
INFO: [Synth 8-3886] merging instance 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_29_reg_2341_reg[29]' (FDE) to 'design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_29_reg_2341_reg[30]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_input_fu_1948/\tmp_118_reg_1300_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_input_fu_1948/\sext_cast_reg_1188_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_input_fu_1948/\sext_cast_reg_1188_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/\sext_cast_reg_2406_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/\sext_cast_reg_2406_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/\man_V_4_reg_2576_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_input_fu_1948/\tmp_119_reg_1335_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_input_fu_1948/\ap_reg_pp0_iter13_tmp_119_reg_1335_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/zhang_cnn_0/dataflow_out_channel_U0i_4_1/\zhang_cnn_srem_17bLp_U566/zhang_cnn_srem_17bLp_div_U/divisor0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/dataflow_out_channel_U0i_4_1/\zhang_cnn_srem_17bLp_U566/zhang_cnn_srem_17bLp_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/zhang_cnn_0/dataflow_out_channel_U0i_4_1/\zhang_cnn_srem_17bLp_U566/zhang_cnn_srem_17bLp_div_U/zhang_cnn_srem_17bLp_div_u_0/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/dataflow_out_channel_U0i_4_1/\zhang_cnn_srem_17bLp_U566/zhang_cnn_srem_17bLp_div_U/zhang_cnn_srem_17bLp_div_u_0/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_663i_4_2/write_output_U0/\grp_aesl_mux_load_28_35_s_fu_380/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_663i_4_2/write_output_U0/\sext_cast_i_i_reg_982_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_663i_4_2/write_output_U0/\sext_cast_i_i_reg_982_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_663i_4_2/write_output_U0/\zhang_cnn_sitofp_bMq_U679/zhang_cnn_ap_sitofp_4_no_dsp_64_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].DIST_OVER_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/zhang_cnn_0/insti_4_3/zhang_cnn_srem_17cIz_U805/\zhang_cnn_srem_17cIz_div_U/divisor0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_3/zhang_cnn_srem_17cIz_U805/\zhang_cnn_srem_17cIz_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/zhang_cnn_0/insti_4_3/zhang_cnn_srem_17cHz_U804/\zhang_cnn_srem_17cHz_div_U/divisor0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_3/zhang_cnn_srem_17cHz_U804/\zhang_cnn_srem_17cHz_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/zhang_cnn_0/insti_4_3/zhang_cnn_srem_17cIz_U806/\zhang_cnn_srem_17cIz_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_3/zhang_cnn_srem_17cIz_U806/\zhang_cnn_srem_17cIz_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_3/zhang_cnn_gmem_m_axi_U/\bus_read/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_3/zhang_cnn_gmem_m_axi_U/\bus_write/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_3/\tmp_14_reg_1617_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_3/zhang_cnn_gmem_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_3/zhang_cnn_gmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_3/zhang_cnn_gmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/zhang_cnn_0/insti_4_3/zhang_cnn_srem_17cIz_U805/\zhang_cnn_srem_17cIz_div_U/zhang_cnn_srem_17cIz_div_u_0/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_3/zhang_cnn_srem_17cIz_U805/\zhang_cnn_srem_17cIz_div_U/zhang_cnn_srem_17cIz_div_u_0/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/zhang_cnn_0/insti_4_3/zhang_cnn_srem_17cHz_U804/\zhang_cnn_srem_17cHz_div_U/zhang_cnn_srem_17cHz_div_u_0/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_3/zhang_cnn_srem_17cHz_U804/\zhang_cnn_srem_17cHz_div_U/zhang_cnn_srem_17cHz_div_u_0/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/zhang_cnn_0/insti_4_3/zhang_cnn_srem_17cIz_U806/\zhang_cnn_srem_17cIz_div_U/zhang_cnn_srem_17cIz_div_u_0/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_3/zhang_cnn_srem_17cIz_U806/\zhang_cnn_srem_17cIz_div_U/zhang_cnn_srem_17cIz_div_u_0/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_3/\tmp_16_reg_1651_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_4_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_4_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_4_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_4_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_4_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AID_Q_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/i_4_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/NO_B_CHANNEL.cmd_b_empty_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_4_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_4_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AID_Q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_4_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_4_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/multiple_id_non_split_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_4_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/multiple_id_non_split_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_3/zhang_cnn_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/zhang_cnn_0/insti_4_3/zhang_cnn_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_3/zhang_cnn_gmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_3/\tmp_16_reg_1651_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_3/zhang_cnn_gmem_m_axi_U/\bus_write/bus_equal_gen.fifo_burst/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_3/zhang_cnn_gmem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[33] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/zhang_cnn_0/insti_4_3/zhang_cnn_gmem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_3/zhang_cnn_gmem_m_axi_U/\bus_read/rs_rreq/data_p1_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/\tmp_74_reg_2586_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_input_fu_1948/\tmp_119_reg_1335_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_input_fu_1948/\ap_reg_pp0_iter13_tmp_119_reg_1335_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_4_0/axi_mem_intercon/\s00_couplers/auto_us /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_4_0/axi_mem_intercon/\s00_couplers/auto_us /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_3/zhang_cnn_gmem_m_axi_U/\bus_write/fifo_wreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zhang_cnn_0/insti_4_3/zhang_cnn_gmem_m_axi_U/\bus_read/fifo_rreq/q_reg[63] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:47 ; elapsed = 00:07:09 . Memory (MB): peak = 2127.840 ; gain = 943.262 ; free physical = 725 ; free virtual = 7695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |convolve4                   |           1|     25351|
|2     |dataflow_in_channels__GB1   |           1|     14965|
|3     |dataflow_out_channel__GC0   |           1|       630|
|4     |dataflow_out_channel_1__GC0 |           1|      8447|
|5     |zhang_cnn__GC0              |           1|      9966|
|6     |design_1__GC0               |           1|      5057|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:05 ; elapsed = 00:07:33 . Memory (MB): peak = 2460.191 ; gain = 1275.613 ; free physical = 339 ; free virtual = 7316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:28 ; elapsed = 00:07:57 . Memory (MB): peak = 2610.371 ; gain = 1425.793 ; free physical = 198 ; free virtual = 7176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |convolve4                   |           1|     25351|
|2     |dataflow_in_channels__GB1   |           1|     14965|
|3     |dataflow_out_channel__GC0   |           1|       630|
|4     |dataflow_out_channel_1__GC0 |           1|      8447|
|5     |zhang_cnn__GC0              |           1|      9966|
|6     |design_1__GC0               |           1|      5057|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `convolve4`
	Effective logic levels on critical path before retiming is: 18
	Total number of crtical paths = 2

	Optimizing at the module level
	Cannot find a feasible solution:
		Effective logic levels from design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/bound_fu_2516_p2(fixed:BRAM/DSP/SRL) to design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/bound_reg_5060_reg__0(fixed:BRAM/DSP/SRL) is: 18
		Effective logic levels found across for latency (=1) is: 18
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 18
	Total number of crtical paths = 2
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `convolve4' done


INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_5_viv__2`
	Effective logic levels is 0, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_5_viv__2' done


INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_5__2`
	Effective logic levels is 0, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_5__2' done


INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_5_viv__1`
	Effective logic levels is 0, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_5_viv__1' done


INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_5__1`
	Effective logic levels is 0, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_5__1' done


INFO: [Synth 8-5816] Retiming module `dataflow_in_channels__GB1`
	Effective logic levels on critical path before retiming is: 18
	Total number of crtical paths = 4

	Optimizing at the module level
	Cannot find a feasible solution:
		Effective logic levels from design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp30_fu_1611_p2__0(fixed:BRAM/DSP/SRL) to design_1_i/zhang_cnn_0/grp_dataflow_in_channels_fu_640i_4_0/read_in_wh81_U0/grp_read_weights_fu_1767/tmp30_reg_2386_reg__0(fixed:BRAM/DSP/SRL) is: 18
		Effective logic levels found across for latency (=1) is: 18
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 18
	Total number of crtical paths = 4
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `dataflow_in_channels__GB1' done


INFO: [Synth 8-5816] Retiming module `dataflow_out_channel__GC0`
	Effective logic levels is 5, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `dataflow_out_channel__GC0' done


INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_5_viv__parameterized1`
	Effective logic levels is 4, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_5_viv__parameterized1' done


INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_5__parameterized1`
	Effective logic levels is 0, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_5__parameterized1' done


INFO: [Synth 8-5816] Retiming module `dataflow_out_channel_1__GC0`
	Effective logic levels on critical path before retiming is: 18
	Total number of crtical paths = 3

	Optimizing at the module level
	Cannot find a feasible solution:
		Effective logic levels from design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_663i_4_2/write_output_U0/tmp_i_i_fu_580_p2__0(fixed:BRAM/DSP/SRL) to design_1_i/zhang_cnn_0/grp_dataflow_out_channel_1_fu_663i_4_2/write_output_U0/tmp_i_i_reg_967_reg__0(fixed:BRAM/DSP/SRL) is: 18
		Effective logic levels found across for latency (=1) is: 18
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 18
	Total number of crtical paths = 3
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `dataflow_out_channel_1__GC0' done


INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_5_viv`
	Effective logic levels is 0, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_5_viv' done


INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_5`
	Effective logic levels is 0, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `floating_point_v7_1_5' done


INFO: [Synth 8-5816] Retiming module `zhang_cnn__GC0`
	Effective logic levels on critical path before retiming is: 16
	Total number of crtical paths = 56

	Optimizing at the module level
	Cannot find a feasible solution:
		Effective logic levels from design_1_i/zhang_cnn_0/insti_4_3/grp_set_out_buffer_to_0_fu_976/zhang_cnn_mac_mulfYi_U774/zhang_cnn_mac_mulfYi_DSP48_3_U/p(fixed:BRAM/DSP/SRL) to design_1_i/zhang_cnn_0/insti_4_3/partial_outputfm_V_27_U/zhang_cnn_partialcfu_ram_U/ram_reg_1(fixed:BRAM/DSP/SRL) is: 16
		Effective logic levels found across for latency (=1) is: 16
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 16
	Total number of crtical paths = 56
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `zhang_cnn__GC0' done


INFO: [Synth 8-5816] Retiming module `design_1_zhang_cnn_0_0`
	Effective logic levels is 0, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `design_1_zhang_cnn_0_0' done


INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst`
	Effective logic levels is 0, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst' done


INFO: [Synth 8-5816] Retiming module `fifo_generator_v13_2_0__xdcDup__1`
	Effective logic levels is 3, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `fifo_generator_v13_2_0__xdcDup__1' done


INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst__4`
	Effective logic levels is 0, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst__4' done


INFO: [Synth 8-5816] Retiming module `fifo_generator_v13_2_0`
	Effective logic levels is 3, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `fifo_generator_v13_2_0' done


INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst__3`
	Effective logic levels is 0, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst__3' done


INFO: [Synth 8-5816] Retiming module `fifo_generator_v13_2_0__parameterized0`
	Effective logic levels is 3, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `fifo_generator_v13_2_0__parameterized0' done


INFO: [Synth 8-5816] Retiming module `design_1_auto_pc_0`
	Effective logic levels is 5, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `design_1_auto_pc_0' done


INFO: [Synth 8-5816] Retiming module `axi_dwidth_converter_v2_1_14_top`
	Effective logic levels is 6, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_dwidth_converter_v2_1_14_top' done


INFO: [Synth 8-5816] Retiming module `design_1_auto_us_0`
	Effective logic levels is 0, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `design_1_auto_us_0' done


INFO: [Synth 8-5816] Retiming module `design_1_axi_mem_intercon_0`
	Effective logic levels is 0, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `design_1_axi_mem_intercon_0' done


INFO: [Synth 8-5816] Retiming module `processing_system7_v5_5_processing_system7`
	Effective logic levels is 0, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `processing_system7_v5_5_processing_system7' done


INFO: [Synth 8-5816] Retiming module `design_1_processing_system7_0_0`
	Effective logic levels is 0, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `design_1_processing_system7_0_0' done


INFO: [Synth 8-5816] Retiming module `design_1_auto_pc_1`
	Effective logic levels is 10, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `design_1_auto_pc_1' done


INFO: [Synth 8-5816] Retiming module `design_1_processing_system7_0_axi_periph_0`
	Effective logic levels is 0, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `design_1_processing_system7_0_axi_periph_0' done


INFO: [Synth 8-5816] Retiming module `proc_sys_reset`
	Effective logic levels is 8, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `proc_sys_reset' done


INFO: [Synth 8-5816] Retiming module `design_1_rst_processing_system7_0_100M_0`
	Effective logic levels is 0, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `design_1_rst_processing_system7_0_100M_0' done


INFO: [Synth 8-5816] Retiming module `design_1__GC0`
	Effective logic levels is 0, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `design_1__GC0' done


INFO: [Synth 8-5816] Retiming module `design_1`
	Effective logic levels is 0, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `design_1' done


INFO: [Synth 8-5816] Retiming module `design_1_wrapper`
	Effective logic levels is 0, the effective logic levels of whole design is 18
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `design_1_wrapper' done


INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_0_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_0_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_0_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_1_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_1_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_1_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_2_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_2_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_2_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_3_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_3_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_3_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_4_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_4_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_4_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_5_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_5_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_5_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_6_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_6_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_6_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_7_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_7_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_7_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_8_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_8_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_8_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_9_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_9_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_9_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_10_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_10_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_10_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_11_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_11_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_11_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_12_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_12_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_12_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_13_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_13_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_13_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_14_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_14_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_14_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_15_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_15_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_15_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_16_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_16_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_16_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_17_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_17_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_17_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_18_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_18_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_18_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_19_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_19_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_19_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_20_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_20_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_20_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_21_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_21_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_21_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_22_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_22_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_22_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_23_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_23_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_23_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_24_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_24_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_24_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_25_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_25_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_25_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_26_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_26_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_26_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_27_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_27_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/outputfm_V_27_U/dataflow_out_chanbNq_memcore_U/dataflow_out_chanbNq_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/partial_outputfm_V_0_U/zhang_cnn_partialcfu_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/partial_outputfm_V_0_U/zhang_cnn_partialcfu_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/partial_outputfm_V_1_U/zhang_cnn_partialcfu_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/partial_outputfm_V_1_U/zhang_cnn_partialcfu_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/partial_outputfm_V_2_U/zhang_cnn_partialcfu_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/partial_outputfm_V_2_U/zhang_cnn_partialcfu_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/partial_outputfm_V_3_U/zhang_cnn_partialcfu_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/partial_outputfm_V_3_U/zhang_cnn_partialcfu_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/partial_outputfm_V_4_U/zhang_cnn_partialcfu_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/partial_outputfm_V_4_U/zhang_cnn_partialcfu_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/partial_outputfm_V_5_U/zhang_cnn_partialcfu_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/partial_outputfm_V_5_U/zhang_cnn_partialcfu_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/partial_outputfm_V_6_U/zhang_cnn_partialcfu_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/partial_outputfm_V_6_U/zhang_cnn_partialcfu_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/partial_outputfm_V_7_U/zhang_cnn_partialcfu_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_1_i/zhang_cnn_0/inst/partial_outputfm_V_7_U/zhang_cnn_partialcfu_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:10:02 ; elapsed = 00:11:32 . Memory (MB): peak = 2830.715 ; gain = 1646.137 ; free physical = 467 ; free virtual = 7320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_4_15041 is driving 72 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_4337 is driving 48 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_4338 is driving 48 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/grp_dataflow_out_channel_1_fu_663_partial_outputfm_0_V_we1  is driving 48 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_4339 is driving 60 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_4340 is driving 60 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_4335 is driving 60 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/gen_simple_ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/gen_simple_ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 23 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 24 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:10:17 ; elapsed = 00:11:48 . Memory (MB): peak = 2830.715 ; gain = 1646.137 ; free physical = 449 ; free virtual = 7301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:10:17 ; elapsed = 00:11:48 . Memory (MB): peak = 2830.715 ; gain = 1646.137 ; free physical = 449 ; free virtual = 7301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:10:26 ; elapsed = 00:11:57 . Memory (MB): peak = 2830.715 ; gain = 1646.137 ; free physical = 453 ; free virtual = 7306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     1|
|3     |CARRY4     |  1289|
|4     |DSP48E1    |    93|
|5     |DSP48E1_1  |     1|
|6     |DSP48E1_10 |     2|
|7     |DSP48E1_11 |     3|
|8     |DSP48E1_13 |     2|
|9     |DSP48E1_14 |     2|
|10    |DSP48E1_15 |     1|
|11    |DSP48E1_17 |     1|
|12    |DSP48E1_18 |     1|
|13    |DSP48E1_2  |     4|
|14    |DSP48E1_3  |     2|
|15    |DSP48E1_4  |     2|
|16    |DSP48E1_5  |     2|
|17    |DSP48E1_6  |     1|
|18    |DSP48E1_7  |     6|
|19    |DSP48E1_8  |    13|
|20    |DSP48E1_9  |    18|
|21    |LUT1       |  2612|
|22    |LUT2       |  3322|
|23    |LUT3       |  3647|
|24    |LUT4       |  1988|
|25    |LUT5       |  2933|
|26    |LUT6       |  3722|
|27    |MUXCY      |   181|
|28    |MUXF7      |   113|
|29    |MUXF8      |    53|
|30    |PS7        |     1|
|31    |RAM32M     |   254|
|32    |RAM32X1D   |     1|
|33    |RAMB18E1_2 |    28|
|34    |RAMB18E1_3 |     2|
|35    |RAMB18E1_4 |     3|
|36    |RAMB18E1_5 |     1|
|37    |RAMB18E1_6 |     1|
|38    |RAMB36E1   |    84|
|39    |RAMB36E1_1 |    28|
|40    |RAMB36E1_2 |     3|
|41    |SRL16      |     1|
|42    |SRL16E     |   175|
|43    |SRLC32E    |    95|
|44    |XORCY      |    88|
|45    |FDCE       |    69|
|46    |FDE        |    16|
|47    |FDPE       |    33|
|48    |FDR        |     8|
|49    |FDRE       | 16366|
|50    |FDSE       |   223|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:10:26 ; elapsed = 00:11:57 . Memory (MB): peak = 2830.715 ; gain = 1646.137 ; free physical = 453 ; free virtual = 7306
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2838 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:09:53 ; elapsed = 00:10:57 . Memory (MB): peak = 2830.715 ; gain = 1357.363 ; free physical = 533 ; free virtual = 7386
Synthesis Optimization Complete : Time (s): cpu = 00:10:26 ; elapsed = 00:11:57 . Memory (MB): peak = 2830.723 ; gain = 1646.137 ; free physical = 540 ; free virtual = 7393
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2308 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_wrapper' is not ideal for floorplanning, since the cellview 'design_1_zhang_cnn_0_0' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 326 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 46 instances
  FDE => FDRE: 16 instances
  FDR => FDRE: 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 254 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
964 Infos, 550 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:10:42 ; elapsed = 00:12:12 . Memory (MB): peak = 2830.723 ; gain = 1670.973 ; free physical = 863 ; free virtual = 7716
INFO: [Common 17-1381] The checkpoint '/home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.runs/synth_6/design_1_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2854.727 ; gain = 24.004 ; free physical = 860 ; free virtual = 7719
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2854.727 ; gain = 0.000 ; free physical = 859 ; free virtual = 7718
INFO: [Common 17-206] Exiting Vivado at Thu Nov 16 14:37:46 2017...
