|trabalhofinalfinal_
q <= inst37.DB_MAX_OUTPUT_PORT_TYPE
clock => lpm_counter0:inst21.clock
a_load_regs <= UC:inst22.A_LOAD_REGS
troca_funcao => inst29.IN0
confirma_funcao => inst27.IN0
confirma_DA => inst26.IN0
adress_on <= inst2.DB_MAX_OUTPUT_PORT_TYPE
sw9 => inst2.IN0
sw9 => inst1.IN0
sw8 => inst2.IN1
sw8 => inst1.IN1
funcao_1 <= decod2x4:inst38.d1
habilita_count <= UC:inst22.habilita
habilita_count2 <= UC:inst22.button
led <= <GND>
led00 <= controlevisor:inst23.led00
sw_down[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
sw_down[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
sw_down[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
sw_down[3] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
sw_down[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
sw_down[5] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
sw_down[6] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
sw_down[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
sw0 => inst3.IN0
sw0 => inst11.IN0
sw1 => inst4.IN0
sw1 => inst12.IN0
sw2 => inst5.IN0
sw2 => inst13.IN0
sw3 => inst6.IN0
sw3 => inst14.IN0
sw4 => inst7.IN0
sw4 => inst15.IN0
sw5 => inst8.IN0
sw5 => inst16.IN0
sw6 => inst9.IN0
sw6 => inst17.IN0
sw7 => inst10.IN0
sw7 => inst18.IN0
sw_up[0] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
sw_up[1] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
sw_up[2] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
sw_up[3] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
sw_up[4] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
sw_up[5] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
sw_up[6] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
sw_up[7] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
led01 <= controlevisor:inst23.led01
led10 <= controlevisor:inst23.led10
led11 <= controlevisor:inst23.led11
doneLed <= UC:inst22.msg_done
address_down_reg_out[0] <= ad_down_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address_down_reg_out[1] <= ad_down_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address_down_reg_out[2] <= ad_down_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address_down_reg_out[3] <= ad_down_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address_down_reg_out[4] <= ad_down_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address_down_reg_out[5] <= ad_down_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address_down_reg_out[6] <= ad_down_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address_down_reg_out[7] <= ad_down_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address_up_reg_out[0] <= ad_up_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address_up_reg_out[1] <= ad_up_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address_up_reg_out[2] <= ad_up_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address_up_reg_out[3] <= ad_up_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address_up_reg_out[4] <= ad_up_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address_up_reg_out[5] <= ad_up_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address_up_reg_out[6] <= ad_up_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address_up_reg_out[7] <= ad_up_reg[7].DB_MAX_OUTPUT_PORT_TYPE
d_0[0] <= controlevisor:inst23.VISOR0_REG[0]
d_0[1] <= controlevisor:inst23.VISOR0_REG[1]
d_0[2] <= controlevisor:inst23.VISOR0_REG[2]
d_0[3] <= controlevisor:inst23.VISOR0_REG[3]
d_0[4] <= controlevisor:inst23.VISOR0_REG[4]
d_0[5] <= controlevisor:inst23.VISOR0_REG[5]
d_0[6] <= controlevisor:inst23.VISOR0_REG[6]
d_1[0] <= controlevisor:inst23.VISOR1_REG[0]
d_1[1] <= controlevisor:inst23.VISOR1_REG[1]
d_1[2] <= controlevisor:inst23.VISOR1_REG[2]
d_1[3] <= controlevisor:inst23.VISOR1_REG[3]
d_1[4] <= controlevisor:inst23.VISOR1_REG[4]
d_1[5] <= controlevisor:inst23.VISOR1_REG[5]
d_1[6] <= controlevisor:inst23.VISOR1_REG[6]
d_2[0] <= controlevisor:inst23.VISOR2_REG[0]
d_2[1] <= controlevisor:inst23.VISOR2_REG[1]
d_2[2] <= controlevisor:inst23.VISOR2_REG[2]
d_2[3] <= controlevisor:inst23.VISOR2_REG[3]
d_2[4] <= controlevisor:inst23.VISOR2_REG[4]
d_2[5] <= controlevisor:inst23.VISOR2_REG[5]
d_2[6] <= controlevisor:inst23.VISOR2_REG[6]
d_3[0] <= controlevisor:inst23.VISOR3_REG[0]
d_3[1] <= controlevisor:inst23.VISOR3_REG[1]
d_3[2] <= controlevisor:inst23.VISOR3_REG[2]
d_3[3] <= controlevisor:inst23.VISOR3_REG[3]
d_3[4] <= controlevisor:inst23.VISOR3_REG[4]
d_3[5] <= controlevisor:inst23.VISOR3_REG[5]
d_3[6] <= controlevisor:inst23.VISOR3_REG[6]
data_out[0] <= REG_1BYTE:READ_REG.out[0]
data_out[1] <= REG_1BYTE:READ_REG.out[1]
data_out[2] <= REG_1BYTE:READ_REG.out[2]
data_out[3] <= REG_1BYTE:READ_REG.out[3]
data_out[4] <= REG_1BYTE:READ_REG.out[4]
data_out[5] <= REG_1BYTE:READ_REG.out[5]
data_out[6] <= REG_1BYTE:READ_REG.out[6]
data_out[7] <= REG_1BYTE:READ_REG.out[7]
data_reg_out[0] <= REG_1BYTE:DATA_USER.out[0]
data_reg_out[1] <= REG_1BYTE:DATA_USER.out[1]
data_reg_out[2] <= REG_1BYTE:DATA_USER.out[2]
data_reg_out[3] <= REG_1BYTE:DATA_USER.out[3]
data_reg_out[4] <= REG_1BYTE:DATA_USER.out[4]
data_reg_out[5] <= REG_1BYTE:DATA_USER.out[5]
data_reg_out[6] <= REG_1BYTE:DATA_USER.out[6]
data_reg_out[7] <= REG_1BYTE:DATA_USER.out[7]
estados_c[0] <= UC:inst22.C_ESTADO[0]
estados_c[1] <= UC:inst22.C_ESTADO[1]
funcao[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
funcao[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|lpm_counter0:inst21
clock => lpm_counter:LPM_COUNTER_component.clock
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]
q[5] <= lpm_counter:LPM_COUNTER_component.q[5]
q[6] <= lpm_counter:LPM_COUNTER_component.q[6]
q[7] <= lpm_counter:LPM_COUNTER_component.q[7]
q[8] <= lpm_counter:LPM_COUNTER_component.q[8]
q[9] <= lpm_counter:LPM_COUNTER_component.q[9]
q[10] <= lpm_counter:LPM_COUNTER_component.q[10]
q[11] <= lpm_counter:LPM_COUNTER_component.q[11]
q[12] <= lpm_counter:LPM_COUNTER_component.q[12]
q[13] <= lpm_counter:LPM_COUNTER_component.q[13]
q[14] <= lpm_counter:LPM_COUNTER_component.q[14]
q[15] <= lpm_counter:LPM_COUNTER_component.q[15]
q[16] <= lpm_counter:LPM_COUNTER_component.q[16]
q[17] <= lpm_counter:LPM_COUNTER_component.q[17]
q[18] <= lpm_counter:LPM_COUNTER_component.q[18]
q[19] <= lpm_counter:LPM_COUNTER_component.q[19]
q[20] <= lpm_counter:LPM_COUNTER_component.q[20]
q[21] <= lpm_counter:LPM_COUNTER_component.q[21]
q[22] <= lpm_counter:LPM_COUNTER_component.q[22]
q[23] <= lpm_counter:LPM_COUNTER_component.q[23]
q[24] <= lpm_counter:LPM_COUNTER_component.q[24]
q[25] <= lpm_counter:LPM_COUNTER_component.q[25]


|trabalhofinalfinal_|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component
clock => cntr_lph:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
data[25] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_lph:auto_generated.q[0]
q[1] <= cntr_lph:auto_generated.q[1]
q[2] <= cntr_lph:auto_generated.q[2]
q[3] <= cntr_lph:auto_generated.q[3]
q[4] <= cntr_lph:auto_generated.q[4]
q[5] <= cntr_lph:auto_generated.q[5]
q[6] <= cntr_lph:auto_generated.q[6]
q[7] <= cntr_lph:auto_generated.q[7]
q[8] <= cntr_lph:auto_generated.q[8]
q[9] <= cntr_lph:auto_generated.q[9]
q[10] <= cntr_lph:auto_generated.q[10]
q[11] <= cntr_lph:auto_generated.q[11]
q[12] <= cntr_lph:auto_generated.q[12]
q[13] <= cntr_lph:auto_generated.q[13]
q[14] <= cntr_lph:auto_generated.q[14]
q[15] <= cntr_lph:auto_generated.q[15]
q[16] <= cntr_lph:auto_generated.q[16]
q[17] <= cntr_lph:auto_generated.q[17]
q[18] <= cntr_lph:auto_generated.q[18]
q[19] <= cntr_lph:auto_generated.q[19]
q[20] <= cntr_lph:auto_generated.q[20]
q[21] <= cntr_lph:auto_generated.q[21]
q[22] <= cntr_lph:auto_generated.q[22]
q[23] <= cntr_lph:auto_generated.q[23]
q[24] <= cntr_lph:auto_generated.q[24]
q[25] <= cntr_lph:auto_generated.q[25]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|trabalhofinalfinal_|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_lph:auto_generated
clock => counter_reg_bit[25].CLK
clock => counter_reg_bit[24].CLK
clock => counter_reg_bit[23].CLK
clock => counter_reg_bit[22].CLK
clock => counter_reg_bit[21].CLK
clock => counter_reg_bit[20].CLK
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= counter_reg_bit[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= counter_reg_bit[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= counter_reg_bit[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= counter_reg_bit[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= counter_reg_bit[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= counter_reg_bit[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= counter_reg_bit[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= counter_reg_bit[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= counter_reg_bit[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= counter_reg_bit[25].DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|UC:inst22
S_mostraE <= MAQUINA_C:inst2.C_VISOR_MSG
clk => MAQUINA_C:inst2.clk
clk => MAQUINA_A:inst3.clk
clk => MAQUINA_B:inst4.clk
clk => inst1.CLK
clk => contador:inst.clk
confirmaDA => MAQUINA_C:inst2.confirmaDA
confirmaDA => MAQUINA_A:inst3.confirmaDA
confirmaDA => MAQUINA_B:inst4.confirmaDA
confirmaFuncao => MAQUINA_C:inst2.confirmaFuncao
confirmaFuncao => MAQUINA_A:inst3.confirmaFuncao
confirmaFuncao => MAQUINA_B:inst4.confirmaFuncao
count[0] <= contador:inst.count[0]
count[1] <= contador:inst.count[1]
trocaFuncao => inst10.IN0
trocaFuncao => inst11.IN0
B_mostraD <= MAQUINA_B:inst4.B_VISOR_MSG
msg_done <= inst7.DB_MAX_OUTPUT_PORT_TYPE
B_ESTADO8 <= MAQUINA_B:inst4.estado
B_done <= MAQUINA_B:inst4.B_VISOR_OK
write <= inst7or.DB_MAX_OUTPUT_PORT_TYPE
LOAD_READ <= MAQUINA_B:inst4.READ_MEM
B_LOAD_END <= MAQUINA_B:inst4.B_LOAD_REG
LOAD_SWAP_ADDRESS <= MAQUINA_C:inst2.LOAD_REG_SWAP_ADDRESS
LOAD_SWAP_DATA <= MAQUINA_C:inst2.LOAD_REG_SWAP_DATA
A_LOAD_REGS <= MAQUINA_A:inst3.LOAD_REG
A_mostraDA <= MAQUINA_A:inst3.A_MSG_D_A
habilita <= inst12.DB_MAX_OUTPUT_PORT_TYPE
button <= inst10.DB_MAX_OUTPUT_PORT_TYPE
A_ESTADO[0] <= MAQUINA_A:inst3.ESTADO[0]
A_ESTADO[1] <= MAQUINA_A:inst3.ESTADO[1]
C_ESTADO[0] <= MAQUINA_C:inst2.ESTADO[0]
C_ESTADO[1] <= MAQUINA_C:inst2.ESTADO[1]


|trabalhofinalfinal_|UC:inst22|MAQUINA_C:inst2
LOAD_REG_SWAP_ADDRESS <= inst17.DB_MAX_OUTPUT_PORT_TYPE
clk => inst.CLK
clk => inst25.CLK
clk => inst22.CLK
clk => inst1.CLK
confirmaFuncao => inst10.IN1
confirmaFuncao => inst28.IN0
confirmaFuncao => inst16.IN1
confirmaFuncao => inst31.IN0
confirmaDA => inst8.IN1
habilita => inst17.IN1
habilita => inst19.IN1
habilita => inst3.IN1
habilita => inst18.IN1
habilita => inst20.IN1
habilita => inst21.IN1
habilita => inst23.IN1
habilita => inst24.IN1
LOAD_REG_SWAP_DATA <= inst19.DB_MAX_OUTPUT_PORT_TYPE
habilita_counter <= inst3.DB_MAX_OUTPUT_PORT_TYPE
C_VISOR_MSG <= inst18.DB_MAX_OUTPUT_PORT_TYPE
WRITE_MEM <= inst20.DB_MAX_OUTPUT_PORT_TYPE
SWAP_BLZ <= inst21.DB_MAX_OUTPUT_PORT_TYPE
ESTADO[0] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
ESTADO[1] <= inst23.DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|UC:inst22|decod2x4:inst8
d3 <= inst.DB_MAX_OUTPUT_PORT_TYPE
stts => inst.IN0
stts => inst6.IN0
stts => inst7.IN0
stts => inst8.IN0
a1 => inst3.IN0
a1 => inst2.IN0
a1 => inst4.IN0
a0 => inst3.IN1
a0 => inst5.IN0
a0 => inst1.IN1
d2 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
d1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
d0 <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|UC:inst22|contador:inst
count[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
habilita => inst2.IN0
button => inst2.IN1
clk => inst.CLK
clk => inst1.CLK


|trabalhofinalfinal_|UC:inst22|MAQUINA_A:inst3
habilita_count <= inst34.DB_MAX_OUTPUT_PORT_TYPE
ESTADO[0] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
ESTADO[1] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
confirmaFuncao => inst25.IN1
confirmaFuncao => inst7.IN0
confirmaFuncao => inst32.IN1
clk => inst.CLK
clk => inst13.CLK
clk => inst14.CLK
habilita => inst33.IN1
habilita => inst34.IN1
habilita => inst35.IN1
habilita => inst36.IN1
habilita => inst37.IN1
A_MSG_D_A <= inst34.DB_MAX_OUTPUT_PORT_TYPE
LOAD_REG <= inst35.DB_MAX_OUTPUT_PORT_TYPE
confirmaDA => inst23.IN1
A_WRITE_IN_ADDRESS <= inst36.DB_MAX_OUTPUT_PORT_TYPE
A_VISOR_OK <= inst37.DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|UC:inst22|MAQUINA_B:inst4
habilita_count <= inst12.DB_MAX_OUTPUT_PORT_TYPE
habilita => inst20.IN0
habilita => inst12.IN1
habilita => inst14.IN1
habilita => inst13.IN1
habilita => inst6.IN1
habilita => inst10.IN1
confirmaFuncao => inst5.IN1
confirmaFuncao => inst15.IN0
confirmaFuncao => inst3.IN1
confirmaFuncao => inst19.IN0
clk => inst7.CLK
clk => inst16.CLK
clk => inst1.CLK
B_VISOR_OK <= inst14.DB_MAX_OUTPUT_PORT_TYPE
B_VISOR_MSG <= inst13.DB_MAX_OUTPUT_PORT_TYPE
estado <= inst6.DB_MAX_OUTPUT_PORT_TYPE
B_LOAD_REG <= inst10.DB_MAX_OUTPUT_PORT_TYPE
confirmaDA => inst2.IN1
READ_MEM <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|decod2x4:inst38
d3 <= inst.DB_MAX_OUTPUT_PORT_TYPE
stts => inst.IN0
stts => inst6.IN0
stts => inst7.IN0
stts => inst8.IN0
a1 => inst3.IN0
a1 => inst2.IN0
a1 => inst4.IN0
a0 => inst3.IN1
a0 => inst5.IN0
a0 => inst1.IN1
d2 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
d1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
d0 <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|controlevisor:inst23
a1teste <= display_utils:inst123.a
VISOR3_REG[0] <= display_utils:inst123.a
VISOR3_REG[1] <= display_utils:inst123.b
VISOR3_REG[2] <= display_utils:inst123.c
VISOR3_REG[3] <= display_utils:inst123.d
VISOR3_REG[4] <= display_utils:inst123.e
VISOR3_REG[5] <= display_utils:inst123.f
VISOR3_REG[6] <= display_utils:inst123.g
count[0] => decod2x4:inst1.a0
count[1] => decod2x4:inst1.a1
up_on => inst34.IN0
up_on => inst57.IN1
up_on => inst10.IN2
S_mostraE => inst34.IN1
S_mostraE => inst37.IN0
msg_done => inst.IN0
msg_done => display_utils:inst123.in_d
msg_done => mux2busx1:inst4.sel
msg_done => display_utils:inst5.in_e
msg_done => mux2busx1:inst2.sel
msg_done => display_utils:inst9.in_n
msg_done => display_utils:inst3.in_o
msg_done => inst8.IN0
down_on => inst37.IN1
down_on => inst13.IN0
down_on => inst7.IN2
g1teste <= display_utils:inst123.g
led00 <= decod2x4:inst1.d0
led01 <= decod2x4:inst1.d1
led10 <= decod2x4:inst1.d2
led11 <= decod2x4:inst1.d3
ad0 <= codec_mux:inst50.ad0
B_mostra_E => inst14.IN0
B_mostra_E => inst46.IN1
B_done => codec_mux:inst50.read_reg
B_done => read_reg_teste.DATAIN
B_done => inst44.IN1
ad1 <= codec_mux:inst50.ad1
adress_down_teste <= inst55.DB_MAX_OUTPUT_PORT_TYPE
read_reg_teste <= B_done.DB_MAX_OUTPUT_PORT_TYPE
address_up_teste <= inst57.DB_MAX_OUTPUT_PORT_TYPE
decod0[0] <= decoddisplay:inst6.OUT[0]
decod0[1] <= decoddisplay:inst6.OUT[1]
decod0[2] <= decoddisplay:inst6.OUT[2]
decod0[3] <= decoddisplay:inst6.OUT[3]
decod0[4] <= decoddisplay:inst6.OUT[4]
decod0[5] <= decoddisplay:inst6.OUT[5]
decod0[6] <= decoddisplay:inst6.OUT[6]
data_user[0] => mux16busx1:inst49.mem0[0]
data_user[1] => mux16busx1:inst49.mem0[1]
data_user[2] => mux16busx1:inst49.mem0[2]
data_user[3] => mux16busx1:inst49.mem0[3]
data_user[4] => mux16busx1:inst49.mem0[4]
data_user[5] => mux16busx1:inst49.mem0[5]
data_user[6] => mux16busx1:inst49.mem0[6]
data_user[7] => mux16busx1:inst49.mem0[7]
address_up[0] => mux16busx1:inst49.mem1[0]
address_up[1] => mux16busx1:inst49.mem1[1]
address_up[2] => mux16busx1:inst49.mem1[2]
address_up[3] => mux16busx1:inst49.mem1[3]
address_up[4] => mux16busx1:inst49.mem1[4]
address_up[5] => mux16busx1:inst49.mem1[5]
address_up[6] => mux16busx1:inst49.mem1[6]
address_up[7] => mux16busx1:inst49.mem1[7]
address_down[0] => mux16busx1:inst49.mem2[0]
address_down[1] => mux16busx1:inst49.mem2[1]
address_down[2] => mux16busx1:inst49.mem2[2]
address_down[3] => mux16busx1:inst49.mem2[3]
address_down[4] => mux16busx1:inst49.mem2[4]
address_down[5] => mux16busx1:inst49.mem2[5]
address_down[6] => mux16busx1:inst49.mem2[6]
address_down[7] => mux16busx1:inst49.mem2[7]
read_reg[0] => mux16busx1:inst49.mem3[0]
read_reg[1] => mux16busx1:inst49.mem3[1]
read_reg[2] => mux16busx1:inst49.mem3[2]
read_reg[3] => mux16busx1:inst49.mem3[3]
read_reg[4] => mux16busx1:inst49.mem3[4]
read_reg[5] => mux16busx1:inst49.mem3[5]
read_reg[6] => mux16busx1:inst49.mem3[6]
read_reg[7] => mux16busx1:inst49.mem3[7]
decod1[0] <= decoddisplay:inst18.OUT[0]
decod1[1] <= decoddisplay:inst18.OUT[1]
decod1[2] <= decoddisplay:inst18.OUT[2]
decod1[3] <= decoddisplay:inst18.OUT[3]
decod1[4] <= decoddisplay:inst18.OUT[4]
decod1[5] <= decoddisplay:inst18.OUT[5]
decod1[6] <= decoddisplay:inst18.OUT[6]
problema[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
problema[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
problema[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
problema[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
problema[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
problema[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
problema[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
problema[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
VISOR0_REG[0] <= mux2busx1:inst4.result[0]
VISOR0_REG[1] <= mux2busx1:inst4.result[1]
VISOR0_REG[2] <= mux2busx1:inst4.result[2]
VISOR0_REG[3] <= mux2busx1:inst4.result[3]
VISOR0_REG[4] <= mux2busx1:inst4.result[4]
VISOR0_REG[5] <= mux2busx1:inst4.result[5]
VISOR0_REG[6] <= mux2busx1:inst4.result[6]
VISOR1_REG[0] <= mux2busx1:inst2.result[0]
VISOR1_REG[1] <= mux2busx1:inst2.result[1]
VISOR1_REG[2] <= mux2busx1:inst2.result[2]
VISOR1_REG[3] <= mux2busx1:inst2.result[3]
VISOR1_REG[4] <= mux2busx1:inst2.result[4]
VISOR1_REG[5] <= mux2busx1:inst2.result[5]
VISOR1_REG[6] <= mux2busx1:inst2.result[6]
VISOR2_REG[0] <= display_utils:inst3.a
VISOR2_REG[1] <= display_utils:inst3.b
VISOR2_REG[2] <= display_utils:inst3.c
VISOR2_REG[3] <= display_utils:inst3.d
VISOR2_REG[4] <= display_utils:inst3.e
VISOR2_REG[5] <= display_utils:inst3.f
VISOR2_REG[6] <= display_utils:inst3.g


|trabalhofinalfinal_|controlevisor:inst23|display_utils:inst123
a <= inst32.DB_MAX_OUTPUT_PORT_TYPE
in_e => inst.IN0
in_e => inst28.IN2
in_e => inst29.IN1
in_e => inst30.IN0
d0 => inst27.IN0
b <= inst33.DB_MAX_OUTPUT_PORT_TYPE
in_2 => inst22.IN0
in_2 => inst31.IN2
in_2 => inst29.IN0
in_d => inst22.IN1
in_d => inst31.IN3
in_d => inst28.IN1
in_d => inst30.IN1
c <= inst34.DB_MAX_OUTPUT_PORT_TYPE
in_n => inst31.IN0
in_n => inst30.IN2
in_o => inst31.IN1
in_o => inst28.IN0
in_o => inst30.IN3
d <= inst35.DB_MAX_OUTPUT_PORT_TYPE
e <= inst36.DB_MAX_OUTPUT_PORT_TYPE
f <= inst37.DB_MAX_OUTPUT_PORT_TYPE
in_1 => inst29.IN2
g <= inst39.DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|controlevisor:inst23|decod2x4:inst1
d3 <= inst.DB_MAX_OUTPUT_PORT_TYPE
stts => inst.IN0
stts => inst6.IN0
stts => inst7.IN0
stts => inst8.IN0
a1 => inst3.IN0
a1 => inst2.IN0
a1 => inst4.IN0
a0 => inst3.IN1
a0 => inst5.IN0
a0 => inst1.IN1
d2 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
d1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
d0 <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|controlevisor:inst23|codec_mux:inst50
ad1 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
read_reg => inst2.IN0
read_reg => inst.IN1
address_down => inst2.IN1
ad0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
address_up => inst.IN0


|trabalhofinalfinal_|controlevisor:inst23|decoddisplay:inst6
OUT[0] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
A => ledA:inst.A
A => ledB:inst2.A
A => ledC:inst3.A
A => ledD:inst4.A
A => ledE:inst5.A
A => ledF:inst6.A
A => ledG:inst7.A
B => ledA:inst.B
B => ledB:inst2.B
B => ledC:inst3.B
B => ledD:inst4.B
B => ledE:inst5.B
B => ledF:inst6.B
B => ledG:inst7.B
C => ledA:inst.C
C => ledB:inst2.C
C => ledC:inst3.C
C => ledD:inst4.C
C => ledE:inst5.C
C => ledF:inst6.C
C => ledG:inst7.C
D => ledA:inst.D
D => ledB:inst2.D
D => ledC:inst3.D
D => ledD:inst4.D
D => ledE:inst5.D
D => ledF:inst6.D
D => ledG:inst7.D


|trabalhofinalfinal_|controlevisor:inst23|decoddisplay:inst6|ledA:inst
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst9.IN0
B => inst10.IN0
B => inst3.IN1
B => inst6.IN0
C => inst11.IN0
C => inst5.IN1
C => inst6.IN1
D => inst12.IN0
D => inst3.IN2


|trabalhofinalfinal_|controlevisor:inst23|decoddisplay:inst6|ledB:inst2
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst9.IN0
A => inst4.IN0
C => inst11.IN0
C => inst3.IN1
D => inst12.IN0
D => inst4.IN2
D => inst3.IN2
B => inst10.IN0


|trabalhofinalfinal_|controlevisor:inst23|decoddisplay:inst6|ledC:inst3
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst9.IN0
A => inst6.IN0
C => inst11.IN0
D => inst4.IN1
D => inst3.IN1
B => inst5.IN1
B => inst10.IN0


|trabalhofinalfinal_|controlevisor:inst23|decoddisplay:inst6|ledD:inst4
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
B => inst10.IN0
B => inst5.IN0
B => inst6.IN1
C => inst11.IN0
C => inst4.IN1
C => inst3.IN1
D => inst12.IN0
D => inst4.IN2
D => inst5.IN2
A => inst9.IN0
A => inst6.IN0


|trabalhofinalfinal_|controlevisor:inst23|decoddisplay:inst6|ledE:inst5
OUT <= inst7.DB_MAX_OUTPUT_PORT_TYPE
B => inst10.IN0
B => inst14.IN1
D => inst12.IN0
A => inst13.IN0
A => inst14.IN0
C => inst13.IN1
C => inst8.IN0


|trabalhofinalfinal_|controlevisor:inst23|decoddisplay:inst6|ledF:inst6
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
B => inst10.IN0
B => inst4.IN0
B => inst3.IN1
C => inst11.IN0
C => inst4.IN1
C => inst6.IN1
D => inst12.IN0
A => inst9.IN0
A => inst5.IN0
A => inst6.IN0


|trabalhofinalfinal_|controlevisor:inst23|decoddisplay:inst6|ledG:inst7
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
B => inst10.IN0
B => inst14.IN0
C => inst8.IN1
C => inst11.IN0
C => inst13.IN0
A => inst.IN2
D => inst12.IN0


|trabalhofinalfinal_|controlevisor:inst23|mux16busx1:inst49
data_out[0] <= 161mux:inst4.OUT
data_out[1] <= 161mux:inst3.OUT
data_out[2] <= 161mux:inst2.OUT
data_out[3] <= 161mux:inst.OUT
data_out[4] <= 161mux:inst8.OUT
data_out[5] <= 161mux:inst7.OUT
data_out[6] <= 161mux:inst5.OUT
data_out[7] <= 161mux:inst6.OUT
address3 => 161mux:inst6.SEL3
address3 => 161mux:inst5.SEL3
address3 => 161mux:inst7.SEL3
address3 => 161mux:inst8.SEL3
address3 => 161mux:inst.SEL3
address3 => 161mux:inst2.SEL3
address3 => 161mux:inst3.SEL3
address3 => 161mux:inst4.SEL3
GN => 161mux:inst6.GN
GN => 161mux:inst5.GN
GN => 161mux:inst7.GN
GN => 161mux:inst8.GN
GN => 161mux:inst.GN
GN => 161mux:inst2.GN
GN => 161mux:inst3.GN
GN => 161mux:inst4.GN
mem0[0] => 161mux:inst4.IN0
mem0[1] => 161mux:inst3.IN0
mem0[2] => 161mux:inst2.IN0
mem0[3] => 161mux:inst.IN0
mem0[4] => 161mux:inst8.IN0
mem0[5] => 161mux:inst7.IN0
mem0[6] => 161mux:inst5.IN0
mem0[7] => 161mux:inst6.IN0
address0 => 161mux:inst6.SEL0
address0 => 161mux:inst5.SEL0
address0 => 161mux:inst7.SEL0
address0 => 161mux:inst8.SEL0
address0 => 161mux:inst.SEL0
address0 => 161mux:inst2.SEL0
address0 => 161mux:inst3.SEL0
address0 => 161mux:inst4.SEL0
address1 => 161mux:inst6.SEL1
address1 => 161mux:inst5.SEL1
address1 => 161mux:inst7.SEL1
address1 => 161mux:inst8.SEL1
address1 => 161mux:inst.SEL1
address1 => 161mux:inst2.SEL1
address1 => 161mux:inst3.SEL1
address1 => 161mux:inst4.SEL1
address2 => 161mux:inst6.SEL2
address2 => 161mux:inst5.SEL2
address2 => 161mux:inst7.SEL2
address2 => 161mux:inst8.SEL2
address2 => 161mux:inst.SEL2
address2 => 161mux:inst2.SEL2
address2 => 161mux:inst3.SEL2
address2 => 161mux:inst4.SEL2
mem3[0] => 161mux:inst4.IN3
mem3[1] => 161mux:inst3.IN3
mem3[2] => 161mux:inst2.IN3
mem3[3] => 161mux:inst.IN3
mem3[4] => 161mux:inst8.IN3
mem3[5] => 161mux:inst7.IN3
mem3[6] => 161mux:inst5.IN3
mem3[7] => 161mux:inst6.IN3
mem2[0] => 161mux:inst4.IN2
mem2[1] => 161mux:inst3.IN2
mem2[2] => 161mux:inst2.IN2
mem2[3] => 161mux:inst.IN2
mem2[4] => 161mux:inst8.IN2
mem2[5] => 161mux:inst7.IN2
mem2[6] => 161mux:inst5.IN2
mem2[7] => 161mux:inst6.IN2
mem1[0] => 161mux:inst4.IN1
mem1[1] => 161mux:inst3.IN1
mem1[2] => 161mux:inst2.IN1
mem1[3] => 161mux:inst.IN1
mem1[4] => 161mux:inst8.IN1
mem1[5] => 161mux:inst7.IN1
mem1[6] => 161mux:inst5.IN1
mem1[7] => 161mux:inst6.IN1
mem6[0] => 161mux:inst4.IN6
mem6[1] => 161mux:inst3.IN6
mem6[2] => 161mux:inst2.IN6
mem6[3] => 161mux:inst.IN6
mem6[4] => 161mux:inst8.IN6
mem6[5] => 161mux:inst7.IN6
mem6[6] => 161mux:inst5.IN6
mem6[7] => 161mux:inst6.IN6
mem5[0] => 161mux:inst4.IN5
mem5[1] => 161mux:inst3.IN5
mem5[2] => 161mux:inst2.IN5
mem5[3] => 161mux:inst.IN5
mem5[4] => 161mux:inst8.IN5
mem5[5] => 161mux:inst7.IN5
mem5[6] => 161mux:inst5.IN5
mem5[7] => 161mux:inst6.IN5
mem4[0] => 161mux:inst4.IN4
mem4[1] => 161mux:inst3.IN4
mem4[2] => 161mux:inst2.IN4
mem4[3] => 161mux:inst.IN4
mem4[4] => 161mux:inst8.IN4
mem4[5] => 161mux:inst7.IN4
mem4[6] => 161mux:inst5.IN4
mem4[7] => 161mux:inst6.IN4
mem9[0] => 161mux:inst4.IN9
mem9[1] => 161mux:inst3.IN9
mem9[2] => 161mux:inst2.IN9
mem9[3] => 161mux:inst.IN9
mem9[4] => 161mux:inst8.IN9
mem9[5] => 161mux:inst7.IN9
mem9[6] => 161mux:inst5.IN9
mem9[7] => 161mux:inst6.IN9
mem8[0] => 161mux:inst4.IN8
mem8[1] => 161mux:inst3.IN8
mem8[2] => 161mux:inst2.IN8
mem8[3] => 161mux:inst.IN8
mem8[4] => 161mux:inst8.IN8
mem8[5] => 161mux:inst7.IN8
mem8[6] => 161mux:inst5.IN8
mem8[7] => 161mux:inst6.IN8
mem7[0] => 161mux:inst4.IN7
mem7[1] => 161mux:inst3.IN7
mem7[2] => 161mux:inst2.IN7
mem7[3] => 161mux:inst.IN7
mem7[4] => 161mux:inst8.IN7
mem7[5] => 161mux:inst7.IN7
mem7[6] => 161mux:inst5.IN7
mem7[7] => 161mux:inst6.IN7
memB[0] => 161mux:inst4.IN11
memB[1] => 161mux:inst3.IN11
memB[2] => 161mux:inst2.IN11
memB[3] => 161mux:inst.IN11
memB[4] => 161mux:inst8.IN11
memB[5] => 161mux:inst7.IN11
memB[6] => 161mux:inst5.IN11
memB[7] => 161mux:inst6.IN11
memC[0] => 161mux:inst4.IN12
memC[1] => 161mux:inst3.IN12
memC[2] => 161mux:inst2.IN12
memC[3] => 161mux:inst.IN12
memC[4] => 161mux:inst8.IN12
memC[5] => 161mux:inst7.IN12
memC[6] => 161mux:inst5.IN12
memC[7] => 161mux:inst6.IN12
memA[0] => 161mux:inst4.IN10
memA[1] => 161mux:inst3.IN10
memA[2] => 161mux:inst2.IN10
memA[3] => 161mux:inst.IN10
memA[4] => 161mux:inst8.IN10
memA[5] => 161mux:inst7.IN10
memA[6] => 161mux:inst5.IN10
memA[7] => 161mux:inst6.IN10
memF[0] => 161mux:inst4.IN15
memF[1] => 161mux:inst3.IN15
memF[2] => 161mux:inst2.IN15
memF[3] => 161mux:inst.IN15
memF[4] => 161mux:inst8.IN15
memF[5] => 161mux:inst7.IN15
memF[6] => 161mux:inst5.IN15
memF[7] => 161mux:inst6.IN15
memE[0] => 161mux:inst4.IN14
memE[1] => 161mux:inst3.IN14
memE[2] => 161mux:inst2.IN14
memE[3] => 161mux:inst.IN14
memE[4] => 161mux:inst8.IN14
memE[5] => 161mux:inst7.IN14
memE[6] => 161mux:inst5.IN14
memE[7] => 161mux:inst6.IN14
memD[0] => 161mux:inst4.IN13
memD[1] => 161mux:inst3.IN13
memD[2] => 161mux:inst2.IN13
memD[3] => 161mux:inst.IN13
memD[4] => 161mux:inst8.IN13
memD[5] => 161mux:inst7.IN13
memD[6] => 161mux:inst5.IN13
memD[7] => 161mux:inst6.IN13


|trabalhofinalfinal_|controlevisor:inst23|mux16busx1:inst49|161mux:inst6
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|controlevisor:inst23|mux16busx1:inst49|161mux:inst5
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|controlevisor:inst23|mux16busx1:inst49|161mux:inst7
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|controlevisor:inst23|mux16busx1:inst49|161mux:inst8
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|controlevisor:inst23|mux16busx1:inst49|161mux:inst
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|controlevisor:inst23|mux16busx1:inst49|161mux:inst2
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|controlevisor:inst23|mux16busx1:inst49|161mux:inst3
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|controlevisor:inst23|mux16busx1:inst49|161mux:inst4
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|controlevisor:inst23|decoddisplay:inst18
OUT[0] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
A => ledA:inst.A
A => ledB:inst2.A
A => ledC:inst3.A
A => ledD:inst4.A
A => ledE:inst5.A
A => ledF:inst6.A
A => ledG:inst7.A
B => ledA:inst.B
B => ledB:inst2.B
B => ledC:inst3.B
B => ledD:inst4.B
B => ledE:inst5.B
B => ledF:inst6.B
B => ledG:inst7.B
C => ledA:inst.C
C => ledB:inst2.C
C => ledC:inst3.C
C => ledD:inst4.C
C => ledE:inst5.C
C => ledF:inst6.C
C => ledG:inst7.C
D => ledA:inst.D
D => ledB:inst2.D
D => ledC:inst3.D
D => ledD:inst4.D
D => ledE:inst5.D
D => ledF:inst6.D
D => ledG:inst7.D


|trabalhofinalfinal_|controlevisor:inst23|decoddisplay:inst18|ledA:inst
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst9.IN0
B => inst10.IN0
B => inst3.IN1
B => inst6.IN0
C => inst11.IN0
C => inst5.IN1
C => inst6.IN1
D => inst12.IN0
D => inst3.IN2


|trabalhofinalfinal_|controlevisor:inst23|decoddisplay:inst18|ledB:inst2
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst9.IN0
A => inst4.IN0
C => inst11.IN0
C => inst3.IN1
D => inst12.IN0
D => inst4.IN2
D => inst3.IN2
B => inst10.IN0


|trabalhofinalfinal_|controlevisor:inst23|decoddisplay:inst18|ledC:inst3
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst9.IN0
A => inst6.IN0
C => inst11.IN0
D => inst4.IN1
D => inst3.IN1
B => inst5.IN1
B => inst10.IN0


|trabalhofinalfinal_|controlevisor:inst23|decoddisplay:inst18|ledD:inst4
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
B => inst10.IN0
B => inst5.IN0
B => inst6.IN1
C => inst11.IN0
C => inst4.IN1
C => inst3.IN1
D => inst12.IN0
D => inst4.IN2
D => inst5.IN2
A => inst9.IN0
A => inst6.IN0


|trabalhofinalfinal_|controlevisor:inst23|decoddisplay:inst18|ledE:inst5
OUT <= inst7.DB_MAX_OUTPUT_PORT_TYPE
B => inst10.IN0
B => inst14.IN1
D => inst12.IN0
A => inst13.IN0
A => inst14.IN0
C => inst13.IN1
C => inst8.IN0


|trabalhofinalfinal_|controlevisor:inst23|decoddisplay:inst18|ledF:inst6
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
B => inst10.IN0
B => inst4.IN0
B => inst3.IN1
C => inst11.IN0
C => inst4.IN1
C => inst6.IN1
D => inst12.IN0
A => inst9.IN0
A => inst5.IN0
A => inst6.IN0


|trabalhofinalfinal_|controlevisor:inst23|decoddisplay:inst18|ledG:inst7
OUT <= inst.DB_MAX_OUTPUT_PORT_TYPE
B => inst10.IN0
B => inst14.IN0
C => inst8.IN1
C => inst11.IN0
C => inst13.IN0
A => inst.IN2
D => inst12.IN0


|trabalhofinalfinal_|controlevisor:inst23|mux2busx1:inst4
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]


|trabalhofinalfinal_|controlevisor:inst23|mux2busx1:inst4|LPM_MUX:LPM_MUX_component
data[0][0] => mux_f6e:auto_generated.data[0]
data[0][1] => mux_f6e:auto_generated.data[1]
data[0][2] => mux_f6e:auto_generated.data[2]
data[0][3] => mux_f6e:auto_generated.data[3]
data[0][4] => mux_f6e:auto_generated.data[4]
data[0][5] => mux_f6e:auto_generated.data[5]
data[0][6] => mux_f6e:auto_generated.data[6]
data[1][0] => mux_f6e:auto_generated.data[7]
data[1][1] => mux_f6e:auto_generated.data[8]
data[1][2] => mux_f6e:auto_generated.data[9]
data[1][3] => mux_f6e:auto_generated.data[10]
data[1][4] => mux_f6e:auto_generated.data[11]
data[1][5] => mux_f6e:auto_generated.data[12]
data[1][6] => mux_f6e:auto_generated.data[13]
sel[0] => mux_f6e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_f6e:auto_generated.result[0]
result[1] <= mux_f6e:auto_generated.result[1]
result[2] <= mux_f6e:auto_generated.result[2]
result[3] <= mux_f6e:auto_generated.result[3]
result[4] <= mux_f6e:auto_generated.result[4]
result[5] <= mux_f6e:auto_generated.result[5]
result[6] <= mux_f6e:auto_generated.result[6]


|trabalhofinalfinal_|controlevisor:inst23|mux2busx1:inst4|LPM_MUX:LPM_MUX_component|mux_f6e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[0].IN1
data[8] => result_node[1].IN1
data[9] => result_node[2].IN1
data[10] => result_node[3].IN1
data[11] => result_node[4].IN1
data[12] => result_node[5].IN1
data[13] => result_node[6].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|trabalhofinalfinal_|controlevisor:inst23|display_utils:inst5
a <= inst32.DB_MAX_OUTPUT_PORT_TYPE
in_e => inst.IN0
in_e => inst28.IN2
in_e => inst29.IN1
in_e => inst30.IN0
d0 => inst27.IN0
b <= inst33.DB_MAX_OUTPUT_PORT_TYPE
in_2 => inst22.IN0
in_2 => inst31.IN2
in_2 => inst29.IN0
in_d => inst22.IN1
in_d => inst31.IN3
in_d => inst28.IN1
in_d => inst30.IN1
c <= inst34.DB_MAX_OUTPUT_PORT_TYPE
in_n => inst31.IN0
in_n => inst30.IN2
in_o => inst31.IN1
in_o => inst28.IN0
in_o => inst30.IN3
d <= inst35.DB_MAX_OUTPUT_PORT_TYPE
e <= inst36.DB_MAX_OUTPUT_PORT_TYPE
f <= inst37.DB_MAX_OUTPUT_PORT_TYPE
in_1 => inst29.IN2
g <= inst39.DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|controlevisor:inst23|mux2busx1:inst2
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]


|trabalhofinalfinal_|controlevisor:inst23|mux2busx1:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_f6e:auto_generated.data[0]
data[0][1] => mux_f6e:auto_generated.data[1]
data[0][2] => mux_f6e:auto_generated.data[2]
data[0][3] => mux_f6e:auto_generated.data[3]
data[0][4] => mux_f6e:auto_generated.data[4]
data[0][5] => mux_f6e:auto_generated.data[5]
data[0][6] => mux_f6e:auto_generated.data[6]
data[1][0] => mux_f6e:auto_generated.data[7]
data[1][1] => mux_f6e:auto_generated.data[8]
data[1][2] => mux_f6e:auto_generated.data[9]
data[1][3] => mux_f6e:auto_generated.data[10]
data[1][4] => mux_f6e:auto_generated.data[11]
data[1][5] => mux_f6e:auto_generated.data[12]
data[1][6] => mux_f6e:auto_generated.data[13]
sel[0] => mux_f6e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_f6e:auto_generated.result[0]
result[1] <= mux_f6e:auto_generated.result[1]
result[2] <= mux_f6e:auto_generated.result[2]
result[3] <= mux_f6e:auto_generated.result[3]
result[4] <= mux_f6e:auto_generated.result[4]
result[5] <= mux_f6e:auto_generated.result[5]
result[6] <= mux_f6e:auto_generated.result[6]


|trabalhofinalfinal_|controlevisor:inst23|mux2busx1:inst2|LPM_MUX:LPM_MUX_component|mux_f6e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[0].IN1
data[8] => result_node[1].IN1
data[9] => result_node[2].IN1
data[10] => result_node[3].IN1
data[11] => result_node[4].IN1
data[12] => result_node[5].IN1
data[13] => result_node[6].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|trabalhofinalfinal_|controlevisor:inst23|display_utils:inst9
a <= inst32.DB_MAX_OUTPUT_PORT_TYPE
in_e => inst.IN0
in_e => inst28.IN2
in_e => inst29.IN1
in_e => inst30.IN0
d0 => inst27.IN0
b <= inst33.DB_MAX_OUTPUT_PORT_TYPE
in_2 => inst22.IN0
in_2 => inst31.IN2
in_2 => inst29.IN0
in_d => inst22.IN1
in_d => inst31.IN3
in_d => inst28.IN1
in_d => inst30.IN1
c <= inst34.DB_MAX_OUTPUT_PORT_TYPE
in_n => inst31.IN0
in_n => inst30.IN2
in_o => inst31.IN1
in_o => inst28.IN0
in_o => inst30.IN3
d <= inst35.DB_MAX_OUTPUT_PORT_TYPE
e <= inst36.DB_MAX_OUTPUT_PORT_TYPE
f <= inst37.DB_MAX_OUTPUT_PORT_TYPE
in_1 => inst29.IN2
g <= inst39.DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|controlevisor:inst23|display_utils:inst3
a <= inst32.DB_MAX_OUTPUT_PORT_TYPE
in_e => inst.IN0
in_e => inst28.IN2
in_e => inst29.IN1
in_e => inst30.IN0
d0 => inst27.IN0
b <= inst33.DB_MAX_OUTPUT_PORT_TYPE
in_2 => inst22.IN0
in_2 => inst31.IN2
in_2 => inst29.IN0
in_d => inst22.IN1
in_d => inst31.IN3
in_d => inst28.IN1
in_d => inst30.IN1
c <= inst34.DB_MAX_OUTPUT_PORT_TYPE
in_n => inst31.IN0
in_n => inst30.IN2
in_o => inst31.IN1
in_o => inst28.IN0
in_o => inst30.IN3
d <= inst35.DB_MAX_OUTPUT_PORT_TYPE
e <= inst36.DB_MAX_OUTPUT_PORT_TYPE
f <= inst37.DB_MAX_OUTPUT_PORT_TYPE
in_1 => inst29.IN2
g <= inst39.DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_DOWN
out[0] <= REG_1BIT:inst.out
out[1] <= REG_1BIT:inst8.out
out[2] <= REG_1BIT:inst9.out
out[3] <= REG_1BIT:inst10.out
out[4] <= REG_1BIT:inst11.out
out[5] <= REG_1BIT:inst12.out
out[6] <= REG_1BIT:inst13.out
out[7] <= REG_1BIT:inst14.out
in[0] => REG_1BIT:inst.in
in[1] => REG_1BIT:inst8.in
in[2] => REG_1BIT:inst9.in
in[3] => REG_1BIT:inst10.in
in[4] => REG_1BIT:inst11.in
in[5] => REG_1BIT:inst12.in
in[6] => REG_1BIT:inst13.in
in[7] => REG_1BIT:inst14.in
write => REG_1BIT:inst.write
write => REG_1BIT:inst14.write
write => REG_1BIT:inst13.write
write => REG_1BIT:inst12.write
write => REG_1BIT:inst11.write
write => REG_1BIT:inst10.write
write => REG_1BIT:inst9.write
write => REG_1BIT:inst8.write
clk => REG_1BIT:inst.clk
clk => REG_1BIT:inst14.clk
clk => REG_1BIT:inst13.clk
clk => REG_1BIT:inst12.clk
clk => REG_1BIT:inst11.clk
clk => REG_1BIT:inst10.clk
clk => REG_1BIT:inst9.clk
clk => REG_1BIT:inst8.clk


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_DOWN|REG_1BIT:inst
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_DOWN|REG_1BIT:inst|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_DOWN|REG_1BIT:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_DOWN|REG_1BIT:inst14|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_DOWN|REG_1BIT:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_DOWN|REG_1BIT:inst13|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_DOWN|REG_1BIT:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_DOWN|REG_1BIT:inst12|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_DOWN|REG_1BIT:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_DOWN|REG_1BIT:inst11|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_DOWN|REG_1BIT:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_DOWN|REG_1BIT:inst10|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_DOWN|REG_1BIT:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_DOWN|REG_1BIT:inst9|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_DOWN|REG_1BIT:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_DOWN|REG_1BIT:inst8|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_UP
out[0] <= REG_1BIT:inst.out
out[1] <= REG_1BIT:inst8.out
out[2] <= REG_1BIT:inst9.out
out[3] <= REG_1BIT:inst10.out
out[4] <= REG_1BIT:inst11.out
out[5] <= REG_1BIT:inst12.out
out[6] <= REG_1BIT:inst13.out
out[7] <= REG_1BIT:inst14.out
in[0] => REG_1BIT:inst.in
in[1] => REG_1BIT:inst8.in
in[2] => REG_1BIT:inst9.in
in[3] => REG_1BIT:inst10.in
in[4] => REG_1BIT:inst11.in
in[5] => REG_1BIT:inst12.in
in[6] => REG_1BIT:inst13.in
in[7] => REG_1BIT:inst14.in
write => REG_1BIT:inst.write
write => REG_1BIT:inst14.write
write => REG_1BIT:inst13.write
write => REG_1BIT:inst12.write
write => REG_1BIT:inst11.write
write => REG_1BIT:inst10.write
write => REG_1BIT:inst9.write
write => REG_1BIT:inst8.write
clk => REG_1BIT:inst.clk
clk => REG_1BIT:inst14.clk
clk => REG_1BIT:inst13.clk
clk => REG_1BIT:inst12.clk
clk => REG_1BIT:inst11.clk
clk => REG_1BIT:inst10.clk
clk => REG_1BIT:inst9.clk
clk => REG_1BIT:inst8.clk


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_UP|REG_1BIT:inst
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_UP|REG_1BIT:inst|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_UP|REG_1BIT:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_UP|REG_1BIT:inst14|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_UP|REG_1BIT:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_UP|REG_1BIT:inst13|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_UP|REG_1BIT:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_UP|REG_1BIT:inst12|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_UP|REG_1BIT:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_UP|REG_1BIT:inst11|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_UP|REG_1BIT:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_UP|REG_1BIT:inst10|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_UP|REG_1BIT:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_UP|REG_1BIT:inst9|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_UP|REG_1BIT:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_UP|REG_1BIT:inst8|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_USER
out[0] <= REG_1BIT:inst.out
out[1] <= REG_1BIT:inst8.out
out[2] <= REG_1BIT:inst9.out
out[3] <= REG_1BIT:inst10.out
out[4] <= REG_1BIT:inst11.out
out[5] <= REG_1BIT:inst12.out
out[6] <= REG_1BIT:inst13.out
out[7] <= REG_1BIT:inst14.out
in[0] => REG_1BIT:inst.in
in[1] => REG_1BIT:inst8.in
in[2] => REG_1BIT:inst9.in
in[3] => REG_1BIT:inst10.in
in[4] => REG_1BIT:inst11.in
in[5] => REG_1BIT:inst12.in
in[6] => REG_1BIT:inst13.in
in[7] => REG_1BIT:inst14.in
write => REG_1BIT:inst.write
write => REG_1BIT:inst14.write
write => REG_1BIT:inst13.write
write => REG_1BIT:inst12.write
write => REG_1BIT:inst11.write
write => REG_1BIT:inst10.write
write => REG_1BIT:inst9.write
write => REG_1BIT:inst8.write
clk => REG_1BIT:inst.clk
clk => REG_1BIT:inst14.clk
clk => REG_1BIT:inst13.clk
clk => REG_1BIT:inst12.clk
clk => REG_1BIT:inst11.clk
clk => REG_1BIT:inst10.clk
clk => REG_1BIT:inst9.clk
clk => REG_1BIT:inst8.clk


|trabalhofinalfinal_|REG_1BYTE:DATA_USER|REG_1BIT:inst
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_USER|REG_1BIT:inst|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_USER|REG_1BIT:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_USER|REG_1BIT:inst14|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_USER|REG_1BIT:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_USER|REG_1BIT:inst13|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_USER|REG_1BIT:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_USER|REG_1BIT:inst12|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_USER|REG_1BIT:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_USER|REG_1BIT:inst11|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_USER|REG_1BIT:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_USER|REG_1BIT:inst10|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_USER|REG_1BIT:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_USER|REG_1BIT:inst9|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_USER|REG_1BIT:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_USER|REG_1BIT:inst8|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:READ_REG
out[0] <= REG_1BIT:inst.out
out[1] <= REG_1BIT:inst8.out
out[2] <= REG_1BIT:inst9.out
out[3] <= REG_1BIT:inst10.out
out[4] <= REG_1BIT:inst11.out
out[5] <= REG_1BIT:inst12.out
out[6] <= REG_1BIT:inst13.out
out[7] <= REG_1BIT:inst14.out
in[0] => REG_1BIT:inst.in
in[1] => REG_1BIT:inst8.in
in[2] => REG_1BIT:inst9.in
in[3] => REG_1BIT:inst10.in
in[4] => REG_1BIT:inst11.in
in[5] => REG_1BIT:inst12.in
in[6] => REG_1BIT:inst13.in
in[7] => REG_1BIT:inst14.in
write => REG_1BIT:inst.write
write => REG_1BIT:inst14.write
write => REG_1BIT:inst13.write
write => REG_1BIT:inst12.write
write => REG_1BIT:inst11.write
write => REG_1BIT:inst10.write
write => REG_1BIT:inst9.write
write => REG_1BIT:inst8.write
clk => REG_1BIT:inst.clk
clk => REG_1BIT:inst14.clk
clk => REG_1BIT:inst13.clk
clk => REG_1BIT:inst12.clk
clk => REG_1BIT:inst11.clk
clk => REG_1BIT:inst10.clk
clk => REG_1BIT:inst9.clk
clk => REG_1BIT:inst8.clk


|trabalhofinalfinal_|REG_1BYTE:READ_REG|REG_1BIT:inst
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:READ_REG|REG_1BIT:inst|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:READ_REG|REG_1BIT:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:READ_REG|REG_1BIT:inst14|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:READ_REG|REG_1BIT:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:READ_REG|REG_1BIT:inst13|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:READ_REG|REG_1BIT:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:READ_REG|REG_1BIT:inst12|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:READ_REG|REG_1BIT:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:READ_REG|REG_1BIT:inst11|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:READ_REG|REG_1BIT:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:READ_REG|REG_1BIT:inst10|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:READ_REG|REG_1BIT:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:READ_REG|REG_1BIT:inst9|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:READ_REG|REG_1BIT:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:READ_REG|REG_1BIT:inst8|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst
data_out_down[0] <= mux16busx1:inst5.data_out[0]
data_out_down[1] <= mux16busx1:inst5.data_out[1]
data_out_down[2] <= mux16busx1:inst5.data_out[2]
data_out_down[3] <= mux16busx1:inst5.data_out[3]
data_out_down[4] <= mux16busx1:inst5.data_out[4]
data_out_down[5] <= mux16busx1:inst5.data_out[5]
data_out_down[6] <= mux16busx1:inst5.data_out[6]
data_out_down[7] <= mux16busx1:inst5.data_out[7]
address_down0 => mux16busx1:inst5.address0
address_down0 => decod4x16:inst3.a0
address_down1 => mux16busx1:inst5.address1
address_down1 => decod4x16:inst3.a1
address_down2 => mux16busx1:inst5.address2
address_down2 => decod4x16:inst3.a2
address_down3 => mux16busx1:inst5.address3
address_down3 => decod4x16:inst3.a3
address_up3 => decod4x16:inst2.a3
address_up3 => mux16busx1:inst4.address3
address_up2 => decod4x16:inst2.a2
address_up2 => mux16busx1:inst4.address2
write_address_up => decod4x16:inst2.on
address_up1 => decod4x16:inst2.a1
address_up1 => mux16busx1:inst4.address1
address_up0 => decod4x16:inst2.a0
address_up0 => mux16busx1:inst4.address0
write_address_down => decod4x16:inst3.on
clk => REG_1BYTE_SWAP:inst19.clk
clk => REG_1BYTE_SWAP:inst18.clk
clk => REG_1BYTE_SWAP:inst17.clk
clk => REG_1BYTE_SWAP:inst16.clk
clk => REG_1BYTE_SWAP:inst15.clk
clk => REG_1BYTE_SWAP:inst14.clk
clk => REG_1BYTE_SWAP:inst13.clk
clk => REG_1BYTE_SWAP:inst12.clk
clk => REG_1BYTE_SWAP:inst11.clk
clk => REG_1BYTE_SWAP:inst10.clk
clk => REG_1BYTE_SWAP:inst9.clk
clk => REG_1BYTE_SWAP:inst8.clk
clk => REG_1BYTE_SWAP:inst7.clk
clk => REG_1BYTE_SWAP:inst6.clk
clk => REG_1BYTE_SWAP:inst1.clk
clk => REG_1BYTE_SWAP:inst.clk
data_down[0] => REG_1BYTE_SWAP:inst19.in_down[0]
data_down[0] => REG_1BYTE_SWAP:inst18.in_down[0]
data_down[0] => REG_1BYTE_SWAP:inst17.in_down[0]
data_down[0] => REG_1BYTE_SWAP:inst16.in_down[0]
data_down[0] => REG_1BYTE_SWAP:inst15.in_down[0]
data_down[0] => REG_1BYTE_SWAP:inst14.in_down[0]
data_down[0] => REG_1BYTE_SWAP:inst13.in_down[0]
data_down[0] => REG_1BYTE_SWAP:inst12.in_down[0]
data_down[0] => REG_1BYTE_SWAP:inst11.in_down[0]
data_down[0] => REG_1BYTE_SWAP:inst10.in_down[0]
data_down[0] => REG_1BYTE_SWAP:inst9.in_down[0]
data_down[0] => REG_1BYTE_SWAP:inst8.in_down[0]
data_down[0] => REG_1BYTE_SWAP:inst7.in_down[0]
data_down[0] => REG_1BYTE_SWAP:inst6.in_down[0]
data_down[0] => REG_1BYTE_SWAP:inst1.in_down[0]
data_down[0] => REG_1BYTE_SWAP:inst.in_down[0]
data_down[1] => REG_1BYTE_SWAP:inst19.in_down[1]
data_down[1] => REG_1BYTE_SWAP:inst18.in_down[1]
data_down[1] => REG_1BYTE_SWAP:inst17.in_down[1]
data_down[1] => REG_1BYTE_SWAP:inst16.in_down[1]
data_down[1] => REG_1BYTE_SWAP:inst15.in_down[1]
data_down[1] => REG_1BYTE_SWAP:inst14.in_down[1]
data_down[1] => REG_1BYTE_SWAP:inst13.in_down[1]
data_down[1] => REG_1BYTE_SWAP:inst12.in_down[1]
data_down[1] => REG_1BYTE_SWAP:inst11.in_down[1]
data_down[1] => REG_1BYTE_SWAP:inst10.in_down[1]
data_down[1] => REG_1BYTE_SWAP:inst9.in_down[1]
data_down[1] => REG_1BYTE_SWAP:inst8.in_down[1]
data_down[1] => REG_1BYTE_SWAP:inst7.in_down[1]
data_down[1] => REG_1BYTE_SWAP:inst6.in_down[1]
data_down[1] => REG_1BYTE_SWAP:inst1.in_down[1]
data_down[1] => REG_1BYTE_SWAP:inst.in_down[1]
data_down[2] => REG_1BYTE_SWAP:inst19.in_down[2]
data_down[2] => REG_1BYTE_SWAP:inst18.in_down[2]
data_down[2] => REG_1BYTE_SWAP:inst17.in_down[2]
data_down[2] => REG_1BYTE_SWAP:inst16.in_down[2]
data_down[2] => REG_1BYTE_SWAP:inst15.in_down[2]
data_down[2] => REG_1BYTE_SWAP:inst14.in_down[2]
data_down[2] => REG_1BYTE_SWAP:inst13.in_down[2]
data_down[2] => REG_1BYTE_SWAP:inst12.in_down[2]
data_down[2] => REG_1BYTE_SWAP:inst11.in_down[2]
data_down[2] => REG_1BYTE_SWAP:inst10.in_down[2]
data_down[2] => REG_1BYTE_SWAP:inst9.in_down[2]
data_down[2] => REG_1BYTE_SWAP:inst8.in_down[2]
data_down[2] => REG_1BYTE_SWAP:inst7.in_down[2]
data_down[2] => REG_1BYTE_SWAP:inst6.in_down[2]
data_down[2] => REG_1BYTE_SWAP:inst1.in_down[2]
data_down[2] => REG_1BYTE_SWAP:inst.in_down[2]
data_down[3] => REG_1BYTE_SWAP:inst19.in_down[3]
data_down[3] => REG_1BYTE_SWAP:inst18.in_down[3]
data_down[3] => REG_1BYTE_SWAP:inst17.in_down[3]
data_down[3] => REG_1BYTE_SWAP:inst16.in_down[3]
data_down[3] => REG_1BYTE_SWAP:inst15.in_down[3]
data_down[3] => REG_1BYTE_SWAP:inst14.in_down[3]
data_down[3] => REG_1BYTE_SWAP:inst13.in_down[3]
data_down[3] => REG_1BYTE_SWAP:inst12.in_down[3]
data_down[3] => REG_1BYTE_SWAP:inst11.in_down[3]
data_down[3] => REG_1BYTE_SWAP:inst10.in_down[3]
data_down[3] => REG_1BYTE_SWAP:inst9.in_down[3]
data_down[3] => REG_1BYTE_SWAP:inst8.in_down[3]
data_down[3] => REG_1BYTE_SWAP:inst7.in_down[3]
data_down[3] => REG_1BYTE_SWAP:inst6.in_down[3]
data_down[3] => REG_1BYTE_SWAP:inst1.in_down[3]
data_down[3] => REG_1BYTE_SWAP:inst.in_down[3]
data_down[4] => REG_1BYTE_SWAP:inst19.in_down[4]
data_down[4] => REG_1BYTE_SWAP:inst18.in_down[4]
data_down[4] => REG_1BYTE_SWAP:inst17.in_down[4]
data_down[4] => REG_1BYTE_SWAP:inst16.in_down[4]
data_down[4] => REG_1BYTE_SWAP:inst15.in_down[4]
data_down[4] => REG_1BYTE_SWAP:inst14.in_down[4]
data_down[4] => REG_1BYTE_SWAP:inst13.in_down[4]
data_down[4] => REG_1BYTE_SWAP:inst12.in_down[4]
data_down[4] => REG_1BYTE_SWAP:inst11.in_down[4]
data_down[4] => REG_1BYTE_SWAP:inst10.in_down[4]
data_down[4] => REG_1BYTE_SWAP:inst9.in_down[4]
data_down[4] => REG_1BYTE_SWAP:inst8.in_down[4]
data_down[4] => REG_1BYTE_SWAP:inst7.in_down[4]
data_down[4] => REG_1BYTE_SWAP:inst6.in_down[4]
data_down[4] => REG_1BYTE_SWAP:inst1.in_down[4]
data_down[4] => REG_1BYTE_SWAP:inst.in_down[4]
data_down[5] => REG_1BYTE_SWAP:inst19.in_down[5]
data_down[5] => REG_1BYTE_SWAP:inst18.in_down[5]
data_down[5] => REG_1BYTE_SWAP:inst17.in_down[5]
data_down[5] => REG_1BYTE_SWAP:inst16.in_down[5]
data_down[5] => REG_1BYTE_SWAP:inst15.in_down[5]
data_down[5] => REG_1BYTE_SWAP:inst14.in_down[5]
data_down[5] => REG_1BYTE_SWAP:inst13.in_down[5]
data_down[5] => REG_1BYTE_SWAP:inst12.in_down[5]
data_down[5] => REG_1BYTE_SWAP:inst11.in_down[5]
data_down[5] => REG_1BYTE_SWAP:inst10.in_down[5]
data_down[5] => REG_1BYTE_SWAP:inst9.in_down[5]
data_down[5] => REG_1BYTE_SWAP:inst8.in_down[5]
data_down[5] => REG_1BYTE_SWAP:inst7.in_down[5]
data_down[5] => REG_1BYTE_SWAP:inst6.in_down[5]
data_down[5] => REG_1BYTE_SWAP:inst1.in_down[5]
data_down[5] => REG_1BYTE_SWAP:inst.in_down[5]
data_down[6] => REG_1BYTE_SWAP:inst19.in_down[6]
data_down[6] => REG_1BYTE_SWAP:inst18.in_down[6]
data_down[6] => REG_1BYTE_SWAP:inst17.in_down[6]
data_down[6] => REG_1BYTE_SWAP:inst16.in_down[6]
data_down[6] => REG_1BYTE_SWAP:inst15.in_down[6]
data_down[6] => REG_1BYTE_SWAP:inst14.in_down[6]
data_down[6] => REG_1BYTE_SWAP:inst13.in_down[6]
data_down[6] => REG_1BYTE_SWAP:inst12.in_down[6]
data_down[6] => REG_1BYTE_SWAP:inst11.in_down[6]
data_down[6] => REG_1BYTE_SWAP:inst10.in_down[6]
data_down[6] => REG_1BYTE_SWAP:inst9.in_down[6]
data_down[6] => REG_1BYTE_SWAP:inst8.in_down[6]
data_down[6] => REG_1BYTE_SWAP:inst7.in_down[6]
data_down[6] => REG_1BYTE_SWAP:inst6.in_down[6]
data_down[6] => REG_1BYTE_SWAP:inst1.in_down[6]
data_down[6] => REG_1BYTE_SWAP:inst.in_down[6]
data_down[7] => REG_1BYTE_SWAP:inst19.in_down[7]
data_down[7] => REG_1BYTE_SWAP:inst18.in_down[7]
data_down[7] => REG_1BYTE_SWAP:inst17.in_down[7]
data_down[7] => REG_1BYTE_SWAP:inst16.in_down[7]
data_down[7] => REG_1BYTE_SWAP:inst15.in_down[7]
data_down[7] => REG_1BYTE_SWAP:inst14.in_down[7]
data_down[7] => REG_1BYTE_SWAP:inst13.in_down[7]
data_down[7] => REG_1BYTE_SWAP:inst12.in_down[7]
data_down[7] => REG_1BYTE_SWAP:inst11.in_down[7]
data_down[7] => REG_1BYTE_SWAP:inst10.in_down[7]
data_down[7] => REG_1BYTE_SWAP:inst9.in_down[7]
data_down[7] => REG_1BYTE_SWAP:inst8.in_down[7]
data_down[7] => REG_1BYTE_SWAP:inst7.in_down[7]
data_down[7] => REG_1BYTE_SWAP:inst6.in_down[7]
data_down[7] => REG_1BYTE_SWAP:inst1.in_down[7]
data_down[7] => REG_1BYTE_SWAP:inst.in_down[7]
data_up[0] => REG_1BYTE_SWAP:inst19.in_up[0]
data_up[0] => REG_1BYTE_SWAP:inst18.in_up[0]
data_up[0] => REG_1BYTE_SWAP:inst17.in_up[0]
data_up[0] => REG_1BYTE_SWAP:inst16.in_up[0]
data_up[0] => REG_1BYTE_SWAP:inst15.in_up[0]
data_up[0] => REG_1BYTE_SWAP:inst14.in_up[0]
data_up[0] => REG_1BYTE_SWAP:inst13.in_up[0]
data_up[0] => REG_1BYTE_SWAP:inst12.in_up[0]
data_up[0] => REG_1BYTE_SWAP:inst11.in_up[0]
data_up[0] => REG_1BYTE_SWAP:inst10.in_up[0]
data_up[0] => REG_1BYTE_SWAP:inst9.in_up[0]
data_up[0] => REG_1BYTE_SWAP:inst8.in_up[0]
data_up[0] => REG_1BYTE_SWAP:inst7.in_up[0]
data_up[0] => REG_1BYTE_SWAP:inst6.in_up[0]
data_up[0] => REG_1BYTE_SWAP:inst1.in_up[0]
data_up[0] => REG_1BYTE_SWAP:inst.in_up[0]
data_up[1] => REG_1BYTE_SWAP:inst19.in_up[1]
data_up[1] => REG_1BYTE_SWAP:inst18.in_up[1]
data_up[1] => REG_1BYTE_SWAP:inst17.in_up[1]
data_up[1] => REG_1BYTE_SWAP:inst16.in_up[1]
data_up[1] => REG_1BYTE_SWAP:inst15.in_up[1]
data_up[1] => REG_1BYTE_SWAP:inst14.in_up[1]
data_up[1] => REG_1BYTE_SWAP:inst13.in_up[1]
data_up[1] => REG_1BYTE_SWAP:inst12.in_up[1]
data_up[1] => REG_1BYTE_SWAP:inst11.in_up[1]
data_up[1] => REG_1BYTE_SWAP:inst10.in_up[1]
data_up[1] => REG_1BYTE_SWAP:inst9.in_up[1]
data_up[1] => REG_1BYTE_SWAP:inst8.in_up[1]
data_up[1] => REG_1BYTE_SWAP:inst7.in_up[1]
data_up[1] => REG_1BYTE_SWAP:inst6.in_up[1]
data_up[1] => REG_1BYTE_SWAP:inst1.in_up[1]
data_up[1] => REG_1BYTE_SWAP:inst.in_up[1]
data_up[2] => REG_1BYTE_SWAP:inst19.in_up[2]
data_up[2] => REG_1BYTE_SWAP:inst18.in_up[2]
data_up[2] => REG_1BYTE_SWAP:inst17.in_up[2]
data_up[2] => REG_1BYTE_SWAP:inst16.in_up[2]
data_up[2] => REG_1BYTE_SWAP:inst15.in_up[2]
data_up[2] => REG_1BYTE_SWAP:inst14.in_up[2]
data_up[2] => REG_1BYTE_SWAP:inst13.in_up[2]
data_up[2] => REG_1BYTE_SWAP:inst12.in_up[2]
data_up[2] => REG_1BYTE_SWAP:inst11.in_up[2]
data_up[2] => REG_1BYTE_SWAP:inst10.in_up[2]
data_up[2] => REG_1BYTE_SWAP:inst9.in_up[2]
data_up[2] => REG_1BYTE_SWAP:inst8.in_up[2]
data_up[2] => REG_1BYTE_SWAP:inst7.in_up[2]
data_up[2] => REG_1BYTE_SWAP:inst6.in_up[2]
data_up[2] => REG_1BYTE_SWAP:inst1.in_up[2]
data_up[2] => REG_1BYTE_SWAP:inst.in_up[2]
data_up[3] => REG_1BYTE_SWAP:inst19.in_up[3]
data_up[3] => REG_1BYTE_SWAP:inst18.in_up[3]
data_up[3] => REG_1BYTE_SWAP:inst17.in_up[3]
data_up[3] => REG_1BYTE_SWAP:inst16.in_up[3]
data_up[3] => REG_1BYTE_SWAP:inst15.in_up[3]
data_up[3] => REG_1BYTE_SWAP:inst14.in_up[3]
data_up[3] => REG_1BYTE_SWAP:inst13.in_up[3]
data_up[3] => REG_1BYTE_SWAP:inst12.in_up[3]
data_up[3] => REG_1BYTE_SWAP:inst11.in_up[3]
data_up[3] => REG_1BYTE_SWAP:inst10.in_up[3]
data_up[3] => REG_1BYTE_SWAP:inst9.in_up[3]
data_up[3] => REG_1BYTE_SWAP:inst8.in_up[3]
data_up[3] => REG_1BYTE_SWAP:inst7.in_up[3]
data_up[3] => REG_1BYTE_SWAP:inst6.in_up[3]
data_up[3] => REG_1BYTE_SWAP:inst1.in_up[3]
data_up[3] => REG_1BYTE_SWAP:inst.in_up[3]
data_up[4] => REG_1BYTE_SWAP:inst19.in_up[4]
data_up[4] => REG_1BYTE_SWAP:inst18.in_up[4]
data_up[4] => REG_1BYTE_SWAP:inst17.in_up[4]
data_up[4] => REG_1BYTE_SWAP:inst16.in_up[4]
data_up[4] => REG_1BYTE_SWAP:inst15.in_up[4]
data_up[4] => REG_1BYTE_SWAP:inst14.in_up[4]
data_up[4] => REG_1BYTE_SWAP:inst13.in_up[4]
data_up[4] => REG_1BYTE_SWAP:inst12.in_up[4]
data_up[4] => REG_1BYTE_SWAP:inst11.in_up[4]
data_up[4] => REG_1BYTE_SWAP:inst10.in_up[4]
data_up[4] => REG_1BYTE_SWAP:inst9.in_up[4]
data_up[4] => REG_1BYTE_SWAP:inst8.in_up[4]
data_up[4] => REG_1BYTE_SWAP:inst7.in_up[4]
data_up[4] => REG_1BYTE_SWAP:inst6.in_up[4]
data_up[4] => REG_1BYTE_SWAP:inst1.in_up[4]
data_up[4] => REG_1BYTE_SWAP:inst.in_up[4]
data_up[5] => REG_1BYTE_SWAP:inst19.in_up[5]
data_up[5] => REG_1BYTE_SWAP:inst18.in_up[5]
data_up[5] => REG_1BYTE_SWAP:inst17.in_up[5]
data_up[5] => REG_1BYTE_SWAP:inst16.in_up[5]
data_up[5] => REG_1BYTE_SWAP:inst15.in_up[5]
data_up[5] => REG_1BYTE_SWAP:inst14.in_up[5]
data_up[5] => REG_1BYTE_SWAP:inst13.in_up[5]
data_up[5] => REG_1BYTE_SWAP:inst12.in_up[5]
data_up[5] => REG_1BYTE_SWAP:inst11.in_up[5]
data_up[5] => REG_1BYTE_SWAP:inst10.in_up[5]
data_up[5] => REG_1BYTE_SWAP:inst9.in_up[5]
data_up[5] => REG_1BYTE_SWAP:inst8.in_up[5]
data_up[5] => REG_1BYTE_SWAP:inst7.in_up[5]
data_up[5] => REG_1BYTE_SWAP:inst6.in_up[5]
data_up[5] => REG_1BYTE_SWAP:inst1.in_up[5]
data_up[5] => REG_1BYTE_SWAP:inst.in_up[5]
data_up[6] => REG_1BYTE_SWAP:inst19.in_up[6]
data_up[6] => REG_1BYTE_SWAP:inst18.in_up[6]
data_up[6] => REG_1BYTE_SWAP:inst17.in_up[6]
data_up[6] => REG_1BYTE_SWAP:inst16.in_up[6]
data_up[6] => REG_1BYTE_SWAP:inst15.in_up[6]
data_up[6] => REG_1BYTE_SWAP:inst14.in_up[6]
data_up[6] => REG_1BYTE_SWAP:inst13.in_up[6]
data_up[6] => REG_1BYTE_SWAP:inst12.in_up[6]
data_up[6] => REG_1BYTE_SWAP:inst11.in_up[6]
data_up[6] => REG_1BYTE_SWAP:inst10.in_up[6]
data_up[6] => REG_1BYTE_SWAP:inst9.in_up[6]
data_up[6] => REG_1BYTE_SWAP:inst8.in_up[6]
data_up[6] => REG_1BYTE_SWAP:inst7.in_up[6]
data_up[6] => REG_1BYTE_SWAP:inst6.in_up[6]
data_up[6] => REG_1BYTE_SWAP:inst1.in_up[6]
data_up[6] => REG_1BYTE_SWAP:inst.in_up[6]
data_up[7] => REG_1BYTE_SWAP:inst19.in_up[7]
data_up[7] => REG_1BYTE_SWAP:inst18.in_up[7]
data_up[7] => REG_1BYTE_SWAP:inst17.in_up[7]
data_up[7] => REG_1BYTE_SWAP:inst16.in_up[7]
data_up[7] => REG_1BYTE_SWAP:inst15.in_up[7]
data_up[7] => REG_1BYTE_SWAP:inst14.in_up[7]
data_up[7] => REG_1BYTE_SWAP:inst13.in_up[7]
data_up[7] => REG_1BYTE_SWAP:inst12.in_up[7]
data_up[7] => REG_1BYTE_SWAP:inst11.in_up[7]
data_up[7] => REG_1BYTE_SWAP:inst10.in_up[7]
data_up[7] => REG_1BYTE_SWAP:inst9.in_up[7]
data_up[7] => REG_1BYTE_SWAP:inst8.in_up[7]
data_up[7] => REG_1BYTE_SWAP:inst7.in_up[7]
data_up[7] => REG_1BYTE_SWAP:inst6.in_up[7]
data_up[7] => REG_1BYTE_SWAP:inst1.in_up[7]
data_up[7] => REG_1BYTE_SWAP:inst.in_up[7]
data_out_up[0] <= mux16busx1:inst4.data_out[0]
data_out_up[1] <= mux16busx1:inst4.data_out[1]
data_out_up[2] <= mux16busx1:inst4.data_out[2]
data_out_up[3] <= mux16busx1:inst4.data_out[3]
data_out_up[4] <= mux16busx1:inst4.data_out[4]
data_out_up[5] <= mux16busx1:inst4.data_out[5]
data_out_up[6] <= mux16busx1:inst4.data_out[6]
data_out_up[7] <= mux16busx1:inst4.data_out[7]


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|mux16busx1:inst5
data_out[0] <= 161mux:inst4.OUT
data_out[1] <= 161mux:inst3.OUT
data_out[2] <= 161mux:inst2.OUT
data_out[3] <= 161mux:inst.OUT
data_out[4] <= 161mux:inst8.OUT
data_out[5] <= 161mux:inst7.OUT
data_out[6] <= 161mux:inst5.OUT
data_out[7] <= 161mux:inst6.OUT
address3 => 161mux:inst6.SEL3
address3 => 161mux:inst5.SEL3
address3 => 161mux:inst7.SEL3
address3 => 161mux:inst8.SEL3
address3 => 161mux:inst.SEL3
address3 => 161mux:inst2.SEL3
address3 => 161mux:inst3.SEL3
address3 => 161mux:inst4.SEL3
GN => 161mux:inst6.GN
GN => 161mux:inst5.GN
GN => 161mux:inst7.GN
GN => 161mux:inst8.GN
GN => 161mux:inst.GN
GN => 161mux:inst2.GN
GN => 161mux:inst3.GN
GN => 161mux:inst4.GN
mem0[0] => 161mux:inst4.IN0
mem0[1] => 161mux:inst3.IN0
mem0[2] => 161mux:inst2.IN0
mem0[3] => 161mux:inst.IN0
mem0[4] => 161mux:inst8.IN0
mem0[5] => 161mux:inst7.IN0
mem0[6] => 161mux:inst5.IN0
mem0[7] => 161mux:inst6.IN0
address0 => 161mux:inst6.SEL0
address0 => 161mux:inst5.SEL0
address0 => 161mux:inst7.SEL0
address0 => 161mux:inst8.SEL0
address0 => 161mux:inst.SEL0
address0 => 161mux:inst2.SEL0
address0 => 161mux:inst3.SEL0
address0 => 161mux:inst4.SEL0
address1 => 161mux:inst6.SEL1
address1 => 161mux:inst5.SEL1
address1 => 161mux:inst7.SEL1
address1 => 161mux:inst8.SEL1
address1 => 161mux:inst.SEL1
address1 => 161mux:inst2.SEL1
address1 => 161mux:inst3.SEL1
address1 => 161mux:inst4.SEL1
address2 => 161mux:inst6.SEL2
address2 => 161mux:inst5.SEL2
address2 => 161mux:inst7.SEL2
address2 => 161mux:inst8.SEL2
address2 => 161mux:inst.SEL2
address2 => 161mux:inst2.SEL2
address2 => 161mux:inst3.SEL2
address2 => 161mux:inst4.SEL2
mem3[0] => 161mux:inst4.IN3
mem3[1] => 161mux:inst3.IN3
mem3[2] => 161mux:inst2.IN3
mem3[3] => 161mux:inst.IN3
mem3[4] => 161mux:inst8.IN3
mem3[5] => 161mux:inst7.IN3
mem3[6] => 161mux:inst5.IN3
mem3[7] => 161mux:inst6.IN3
mem2[0] => 161mux:inst4.IN2
mem2[1] => 161mux:inst3.IN2
mem2[2] => 161mux:inst2.IN2
mem2[3] => 161mux:inst.IN2
mem2[4] => 161mux:inst8.IN2
mem2[5] => 161mux:inst7.IN2
mem2[6] => 161mux:inst5.IN2
mem2[7] => 161mux:inst6.IN2
mem1[0] => 161mux:inst4.IN1
mem1[1] => 161mux:inst3.IN1
mem1[2] => 161mux:inst2.IN1
mem1[3] => 161mux:inst.IN1
mem1[4] => 161mux:inst8.IN1
mem1[5] => 161mux:inst7.IN1
mem1[6] => 161mux:inst5.IN1
mem1[7] => 161mux:inst6.IN1
mem6[0] => 161mux:inst4.IN6
mem6[1] => 161mux:inst3.IN6
mem6[2] => 161mux:inst2.IN6
mem6[3] => 161mux:inst.IN6
mem6[4] => 161mux:inst8.IN6
mem6[5] => 161mux:inst7.IN6
mem6[6] => 161mux:inst5.IN6
mem6[7] => 161mux:inst6.IN6
mem5[0] => 161mux:inst4.IN5
mem5[1] => 161mux:inst3.IN5
mem5[2] => 161mux:inst2.IN5
mem5[3] => 161mux:inst.IN5
mem5[4] => 161mux:inst8.IN5
mem5[5] => 161mux:inst7.IN5
mem5[6] => 161mux:inst5.IN5
mem5[7] => 161mux:inst6.IN5
mem4[0] => 161mux:inst4.IN4
mem4[1] => 161mux:inst3.IN4
mem4[2] => 161mux:inst2.IN4
mem4[3] => 161mux:inst.IN4
mem4[4] => 161mux:inst8.IN4
mem4[5] => 161mux:inst7.IN4
mem4[6] => 161mux:inst5.IN4
mem4[7] => 161mux:inst6.IN4
mem9[0] => 161mux:inst4.IN9
mem9[1] => 161mux:inst3.IN9
mem9[2] => 161mux:inst2.IN9
mem9[3] => 161mux:inst.IN9
mem9[4] => 161mux:inst8.IN9
mem9[5] => 161mux:inst7.IN9
mem9[6] => 161mux:inst5.IN9
mem9[7] => 161mux:inst6.IN9
mem8[0] => 161mux:inst4.IN8
mem8[1] => 161mux:inst3.IN8
mem8[2] => 161mux:inst2.IN8
mem8[3] => 161mux:inst.IN8
mem8[4] => 161mux:inst8.IN8
mem8[5] => 161mux:inst7.IN8
mem8[6] => 161mux:inst5.IN8
mem8[7] => 161mux:inst6.IN8
mem7[0] => 161mux:inst4.IN7
mem7[1] => 161mux:inst3.IN7
mem7[2] => 161mux:inst2.IN7
mem7[3] => 161mux:inst.IN7
mem7[4] => 161mux:inst8.IN7
mem7[5] => 161mux:inst7.IN7
mem7[6] => 161mux:inst5.IN7
mem7[7] => 161mux:inst6.IN7
memB[0] => 161mux:inst4.IN11
memB[1] => 161mux:inst3.IN11
memB[2] => 161mux:inst2.IN11
memB[3] => 161mux:inst.IN11
memB[4] => 161mux:inst8.IN11
memB[5] => 161mux:inst7.IN11
memB[6] => 161mux:inst5.IN11
memB[7] => 161mux:inst6.IN11
memC[0] => 161mux:inst4.IN12
memC[1] => 161mux:inst3.IN12
memC[2] => 161mux:inst2.IN12
memC[3] => 161mux:inst.IN12
memC[4] => 161mux:inst8.IN12
memC[5] => 161mux:inst7.IN12
memC[6] => 161mux:inst5.IN12
memC[7] => 161mux:inst6.IN12
memA[0] => 161mux:inst4.IN10
memA[1] => 161mux:inst3.IN10
memA[2] => 161mux:inst2.IN10
memA[3] => 161mux:inst.IN10
memA[4] => 161mux:inst8.IN10
memA[5] => 161mux:inst7.IN10
memA[6] => 161mux:inst5.IN10
memA[7] => 161mux:inst6.IN10
memF[0] => 161mux:inst4.IN15
memF[1] => 161mux:inst3.IN15
memF[2] => 161mux:inst2.IN15
memF[3] => 161mux:inst.IN15
memF[4] => 161mux:inst8.IN15
memF[5] => 161mux:inst7.IN15
memF[6] => 161mux:inst5.IN15
memF[7] => 161mux:inst6.IN15
memE[0] => 161mux:inst4.IN14
memE[1] => 161mux:inst3.IN14
memE[2] => 161mux:inst2.IN14
memE[3] => 161mux:inst.IN14
memE[4] => 161mux:inst8.IN14
memE[5] => 161mux:inst7.IN14
memE[6] => 161mux:inst5.IN14
memE[7] => 161mux:inst6.IN14
memD[0] => 161mux:inst4.IN13
memD[1] => 161mux:inst3.IN13
memD[2] => 161mux:inst2.IN13
memD[3] => 161mux:inst.IN13
memD[4] => 161mux:inst8.IN13
memD[5] => 161mux:inst7.IN13
memD[6] => 161mux:inst5.IN13
memD[7] => 161mux:inst6.IN13


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|mux16busx1:inst5|161mux:inst6
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|mux16busx1:inst5|161mux:inst5
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|mux16busx1:inst5|161mux:inst7
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|mux16busx1:inst5|161mux:inst8
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|mux16busx1:inst5|161mux:inst
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|mux16busx1:inst5|161mux:inst2
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|mux16busx1:inst5|161mux:inst3
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|mux16busx1:inst5|161mux:inst4
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19
out[0] <= REG_1BIT_SWAP:inst1.out
out[1] <= REG_1BIT_SWAP:inst2.out
out[2] <= REG_1BIT_SWAP:inst3.out
out[3] <= REG_1BIT_SWAP:inst4.out
out[4] <= REG_1BIT_SWAP:inst5.out
out[5] <= REG_1BIT_SWAP:inst6.out
out[6] <= REG_1BIT_SWAP:inst7.out
out[7] <= REG_1BIT_SWAP:inst8.out
write_up => REG_1BIT_SWAP:inst1.write_up
write_up => REG_1BIT_SWAP:inst2.write_up
write_up => REG_1BIT_SWAP:inst3.write_up
write_up => REG_1BIT_SWAP:inst4.write_up
write_up => REG_1BIT_SWAP:inst5.write_up
write_up => REG_1BIT_SWAP:inst6.write_up
write_up => REG_1BIT_SWAP:inst7.write_up
write_up => REG_1BIT_SWAP:inst8.write_up
in_up[0] => REG_1BIT_SWAP:inst1.in_up
in_up[1] => REG_1BIT_SWAP:inst2.in_up
in_up[2] => REG_1BIT_SWAP:inst3.in_up
in_up[3] => REG_1BIT_SWAP:inst4.in_up
in_up[4] => REG_1BIT_SWAP:inst5.in_up
in_up[5] => REG_1BIT_SWAP:inst6.in_up
in_up[6] => REG_1BIT_SWAP:inst7.in_up
in_up[7] => REG_1BIT_SWAP:inst8.in_up
write_down => REG_1BIT_SWAP:inst1.write_down
write_down => REG_1BIT_SWAP:inst2.write_down
write_down => REG_1BIT_SWAP:inst3.write_down
write_down => REG_1BIT_SWAP:inst4.write_down
write_down => REG_1BIT_SWAP:inst5.write_down
write_down => REG_1BIT_SWAP:inst6.write_down
write_down => REG_1BIT_SWAP:inst7.write_down
write_down => REG_1BIT_SWAP:inst8.write_down
in_down[0] => REG_1BIT_SWAP:inst1.in_down
in_down[1] => REG_1BIT_SWAP:inst2.in_down
in_down[2] => REG_1BIT_SWAP:inst3.in_down
in_down[3] => REG_1BIT_SWAP:inst4.in_down
in_down[4] => REG_1BIT_SWAP:inst5.in_down
in_down[5] => REG_1BIT_SWAP:inst6.in_down
in_down[6] => REG_1BIT_SWAP:inst7.in_down
in_down[7] => REG_1BIT_SWAP:inst8.in_down
clk => REG_1BIT_SWAP:inst1.clk
clk => REG_1BIT_SWAP:inst2.clk
clk => REG_1BIT_SWAP:inst3.clk
clk => REG_1BIT_SWAP:inst4.clk
clk => REG_1BIT_SWAP:inst5.clk
clk => REG_1BIT_SWAP:inst6.clk
clk => REG_1BIT_SWAP:inst7.clk
clk => REG_1BIT_SWAP:inst8.clk


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst1
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst2
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst3
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst4
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst5
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst6
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst7
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|decod4x16:inst2
d15 <= decod2x4:inst17.d3
a1 => decod2x4:inst17.a1
a1 => decod2x4:inst16.a1
a1 => decod2x4:inst15.a1
a1 => decod2x4:inst13.a1
a0 => decod2x4:inst17.a0
a0 => decod2x4:inst16.a0
a0 => decod2x4:inst15.a0
a0 => decod2x4:inst13.a0
a3 => decod2x4:inst12.a1
a2 => decod2x4:inst12.a0
on => decod2x4:inst12.stts
d14 <= decod2x4:inst17.d2
d13 <= decod2x4:inst17.d1
d12 <= decod2x4:inst17.d0
d11 <= decod2x4:inst16.d3
d10 <= decod2x4:inst16.d2
d9 <= decod2x4:inst16.d1
d8 <= decod2x4:inst16.d0
d7 <= decod2x4:inst15.d3
d6 <= decod2x4:inst15.d2
d5 <= decod2x4:inst15.d1
d4 <= decod2x4:inst15.d0
d3 <= decod2x4:inst13.d3
d2 <= decod2x4:inst13.d2
d1 <= decod2x4:inst13.d1
d0 <= decod2x4:inst13.d0


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|decod4x16:inst2|decod2x4:inst17
d3 <= inst.DB_MAX_OUTPUT_PORT_TYPE
stts => inst.IN0
stts => inst6.IN0
stts => inst7.IN0
stts => inst8.IN0
a1 => inst3.IN0
a1 => inst2.IN0
a1 => inst4.IN0
a0 => inst3.IN1
a0 => inst5.IN0
a0 => inst1.IN1
d2 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
d1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
d0 <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|decod4x16:inst2|decod2x4:inst12
d3 <= inst.DB_MAX_OUTPUT_PORT_TYPE
stts => inst.IN0
stts => inst6.IN0
stts => inst7.IN0
stts => inst8.IN0
a1 => inst3.IN0
a1 => inst2.IN0
a1 => inst4.IN0
a0 => inst3.IN1
a0 => inst5.IN0
a0 => inst1.IN1
d2 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
d1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
d0 <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|decod4x16:inst2|decod2x4:inst16
d3 <= inst.DB_MAX_OUTPUT_PORT_TYPE
stts => inst.IN0
stts => inst6.IN0
stts => inst7.IN0
stts => inst8.IN0
a1 => inst3.IN0
a1 => inst2.IN0
a1 => inst4.IN0
a0 => inst3.IN1
a0 => inst5.IN0
a0 => inst1.IN1
d2 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
d1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
d0 <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|decod4x16:inst2|decod2x4:inst15
d3 <= inst.DB_MAX_OUTPUT_PORT_TYPE
stts => inst.IN0
stts => inst6.IN0
stts => inst7.IN0
stts => inst8.IN0
a1 => inst3.IN0
a1 => inst2.IN0
a1 => inst4.IN0
a0 => inst3.IN1
a0 => inst5.IN0
a0 => inst1.IN1
d2 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
d1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
d0 <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|decod4x16:inst2|decod2x4:inst13
d3 <= inst.DB_MAX_OUTPUT_PORT_TYPE
stts => inst.IN0
stts => inst6.IN0
stts => inst7.IN0
stts => inst8.IN0
a1 => inst3.IN0
a1 => inst2.IN0
a1 => inst4.IN0
a0 => inst3.IN1
a0 => inst5.IN0
a0 => inst1.IN1
d2 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
d1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
d0 <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|decod4x16:inst3
d15 <= decod2x4:inst17.d3
a1 => decod2x4:inst17.a1
a1 => decod2x4:inst16.a1
a1 => decod2x4:inst15.a1
a1 => decod2x4:inst13.a1
a0 => decod2x4:inst17.a0
a0 => decod2x4:inst16.a0
a0 => decod2x4:inst15.a0
a0 => decod2x4:inst13.a0
a3 => decod2x4:inst12.a1
a2 => decod2x4:inst12.a0
on => decod2x4:inst12.stts
d14 <= decod2x4:inst17.d2
d13 <= decod2x4:inst17.d1
d12 <= decod2x4:inst17.d0
d11 <= decod2x4:inst16.d3
d10 <= decod2x4:inst16.d2
d9 <= decod2x4:inst16.d1
d8 <= decod2x4:inst16.d0
d7 <= decod2x4:inst15.d3
d6 <= decod2x4:inst15.d2
d5 <= decod2x4:inst15.d1
d4 <= decod2x4:inst15.d0
d3 <= decod2x4:inst13.d3
d2 <= decod2x4:inst13.d2
d1 <= decod2x4:inst13.d1
d0 <= decod2x4:inst13.d0


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|decod4x16:inst3|decod2x4:inst17
d3 <= inst.DB_MAX_OUTPUT_PORT_TYPE
stts => inst.IN0
stts => inst6.IN0
stts => inst7.IN0
stts => inst8.IN0
a1 => inst3.IN0
a1 => inst2.IN0
a1 => inst4.IN0
a0 => inst3.IN1
a0 => inst5.IN0
a0 => inst1.IN1
d2 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
d1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
d0 <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|decod4x16:inst3|decod2x4:inst12
d3 <= inst.DB_MAX_OUTPUT_PORT_TYPE
stts => inst.IN0
stts => inst6.IN0
stts => inst7.IN0
stts => inst8.IN0
a1 => inst3.IN0
a1 => inst2.IN0
a1 => inst4.IN0
a0 => inst3.IN1
a0 => inst5.IN0
a0 => inst1.IN1
d2 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
d1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
d0 <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|decod4x16:inst3|decod2x4:inst16
d3 <= inst.DB_MAX_OUTPUT_PORT_TYPE
stts => inst.IN0
stts => inst6.IN0
stts => inst7.IN0
stts => inst8.IN0
a1 => inst3.IN0
a1 => inst2.IN0
a1 => inst4.IN0
a0 => inst3.IN1
a0 => inst5.IN0
a0 => inst1.IN1
d2 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
d1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
d0 <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|decod4x16:inst3|decod2x4:inst15
d3 <= inst.DB_MAX_OUTPUT_PORT_TYPE
stts => inst.IN0
stts => inst6.IN0
stts => inst7.IN0
stts => inst8.IN0
a1 => inst3.IN0
a1 => inst2.IN0
a1 => inst4.IN0
a0 => inst3.IN1
a0 => inst5.IN0
a0 => inst1.IN1
d2 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
d1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
d0 <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|decod4x16:inst3|decod2x4:inst13
d3 <= inst.DB_MAX_OUTPUT_PORT_TYPE
stts => inst.IN0
stts => inst6.IN0
stts => inst7.IN0
stts => inst8.IN0
a1 => inst3.IN0
a1 => inst2.IN0
a1 => inst4.IN0
a0 => inst3.IN1
a0 => inst5.IN0
a0 => inst1.IN1
d2 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
d1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
d0 <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18
out[0] <= REG_1BIT_SWAP:inst1.out
out[1] <= REG_1BIT_SWAP:inst2.out
out[2] <= REG_1BIT_SWAP:inst3.out
out[3] <= REG_1BIT_SWAP:inst4.out
out[4] <= REG_1BIT_SWAP:inst5.out
out[5] <= REG_1BIT_SWAP:inst6.out
out[6] <= REG_1BIT_SWAP:inst7.out
out[7] <= REG_1BIT_SWAP:inst8.out
write_up => REG_1BIT_SWAP:inst1.write_up
write_up => REG_1BIT_SWAP:inst2.write_up
write_up => REG_1BIT_SWAP:inst3.write_up
write_up => REG_1BIT_SWAP:inst4.write_up
write_up => REG_1BIT_SWAP:inst5.write_up
write_up => REG_1BIT_SWAP:inst6.write_up
write_up => REG_1BIT_SWAP:inst7.write_up
write_up => REG_1BIT_SWAP:inst8.write_up
in_up[0] => REG_1BIT_SWAP:inst1.in_up
in_up[1] => REG_1BIT_SWAP:inst2.in_up
in_up[2] => REG_1BIT_SWAP:inst3.in_up
in_up[3] => REG_1BIT_SWAP:inst4.in_up
in_up[4] => REG_1BIT_SWAP:inst5.in_up
in_up[5] => REG_1BIT_SWAP:inst6.in_up
in_up[6] => REG_1BIT_SWAP:inst7.in_up
in_up[7] => REG_1BIT_SWAP:inst8.in_up
write_down => REG_1BIT_SWAP:inst1.write_down
write_down => REG_1BIT_SWAP:inst2.write_down
write_down => REG_1BIT_SWAP:inst3.write_down
write_down => REG_1BIT_SWAP:inst4.write_down
write_down => REG_1BIT_SWAP:inst5.write_down
write_down => REG_1BIT_SWAP:inst6.write_down
write_down => REG_1BIT_SWAP:inst7.write_down
write_down => REG_1BIT_SWAP:inst8.write_down
in_down[0] => REG_1BIT_SWAP:inst1.in_down
in_down[1] => REG_1BIT_SWAP:inst2.in_down
in_down[2] => REG_1BIT_SWAP:inst3.in_down
in_down[3] => REG_1BIT_SWAP:inst4.in_down
in_down[4] => REG_1BIT_SWAP:inst5.in_down
in_down[5] => REG_1BIT_SWAP:inst6.in_down
in_down[6] => REG_1BIT_SWAP:inst7.in_down
in_down[7] => REG_1BIT_SWAP:inst8.in_down
clk => REG_1BIT_SWAP:inst1.clk
clk => REG_1BIT_SWAP:inst2.clk
clk => REG_1BIT_SWAP:inst3.clk
clk => REG_1BIT_SWAP:inst4.clk
clk => REG_1BIT_SWAP:inst5.clk
clk => REG_1BIT_SWAP:inst6.clk
clk => REG_1BIT_SWAP:inst7.clk
clk => REG_1BIT_SWAP:inst8.clk


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst1
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst2
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst3
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst4
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst5
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst6
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst7
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17
out[0] <= REG_1BIT_SWAP:inst1.out
out[1] <= REG_1BIT_SWAP:inst2.out
out[2] <= REG_1BIT_SWAP:inst3.out
out[3] <= REG_1BIT_SWAP:inst4.out
out[4] <= REG_1BIT_SWAP:inst5.out
out[5] <= REG_1BIT_SWAP:inst6.out
out[6] <= REG_1BIT_SWAP:inst7.out
out[7] <= REG_1BIT_SWAP:inst8.out
write_up => REG_1BIT_SWAP:inst1.write_up
write_up => REG_1BIT_SWAP:inst2.write_up
write_up => REG_1BIT_SWAP:inst3.write_up
write_up => REG_1BIT_SWAP:inst4.write_up
write_up => REG_1BIT_SWAP:inst5.write_up
write_up => REG_1BIT_SWAP:inst6.write_up
write_up => REG_1BIT_SWAP:inst7.write_up
write_up => REG_1BIT_SWAP:inst8.write_up
in_up[0] => REG_1BIT_SWAP:inst1.in_up
in_up[1] => REG_1BIT_SWAP:inst2.in_up
in_up[2] => REG_1BIT_SWAP:inst3.in_up
in_up[3] => REG_1BIT_SWAP:inst4.in_up
in_up[4] => REG_1BIT_SWAP:inst5.in_up
in_up[5] => REG_1BIT_SWAP:inst6.in_up
in_up[6] => REG_1BIT_SWAP:inst7.in_up
in_up[7] => REG_1BIT_SWAP:inst8.in_up
write_down => REG_1BIT_SWAP:inst1.write_down
write_down => REG_1BIT_SWAP:inst2.write_down
write_down => REG_1BIT_SWAP:inst3.write_down
write_down => REG_1BIT_SWAP:inst4.write_down
write_down => REG_1BIT_SWAP:inst5.write_down
write_down => REG_1BIT_SWAP:inst6.write_down
write_down => REG_1BIT_SWAP:inst7.write_down
write_down => REG_1BIT_SWAP:inst8.write_down
in_down[0] => REG_1BIT_SWAP:inst1.in_down
in_down[1] => REG_1BIT_SWAP:inst2.in_down
in_down[2] => REG_1BIT_SWAP:inst3.in_down
in_down[3] => REG_1BIT_SWAP:inst4.in_down
in_down[4] => REG_1BIT_SWAP:inst5.in_down
in_down[5] => REG_1BIT_SWAP:inst6.in_down
in_down[6] => REG_1BIT_SWAP:inst7.in_down
in_down[7] => REG_1BIT_SWAP:inst8.in_down
clk => REG_1BIT_SWAP:inst1.clk
clk => REG_1BIT_SWAP:inst2.clk
clk => REG_1BIT_SWAP:inst3.clk
clk => REG_1BIT_SWAP:inst4.clk
clk => REG_1BIT_SWAP:inst5.clk
clk => REG_1BIT_SWAP:inst6.clk
clk => REG_1BIT_SWAP:inst7.clk
clk => REG_1BIT_SWAP:inst8.clk


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst1
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst2
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst3
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst4
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst5
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst6
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst7
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16
out[0] <= REG_1BIT_SWAP:inst1.out
out[1] <= REG_1BIT_SWAP:inst2.out
out[2] <= REG_1BIT_SWAP:inst3.out
out[3] <= REG_1BIT_SWAP:inst4.out
out[4] <= REG_1BIT_SWAP:inst5.out
out[5] <= REG_1BIT_SWAP:inst6.out
out[6] <= REG_1BIT_SWAP:inst7.out
out[7] <= REG_1BIT_SWAP:inst8.out
write_up => REG_1BIT_SWAP:inst1.write_up
write_up => REG_1BIT_SWAP:inst2.write_up
write_up => REG_1BIT_SWAP:inst3.write_up
write_up => REG_1BIT_SWAP:inst4.write_up
write_up => REG_1BIT_SWAP:inst5.write_up
write_up => REG_1BIT_SWAP:inst6.write_up
write_up => REG_1BIT_SWAP:inst7.write_up
write_up => REG_1BIT_SWAP:inst8.write_up
in_up[0] => REG_1BIT_SWAP:inst1.in_up
in_up[1] => REG_1BIT_SWAP:inst2.in_up
in_up[2] => REG_1BIT_SWAP:inst3.in_up
in_up[3] => REG_1BIT_SWAP:inst4.in_up
in_up[4] => REG_1BIT_SWAP:inst5.in_up
in_up[5] => REG_1BIT_SWAP:inst6.in_up
in_up[6] => REG_1BIT_SWAP:inst7.in_up
in_up[7] => REG_1BIT_SWAP:inst8.in_up
write_down => REG_1BIT_SWAP:inst1.write_down
write_down => REG_1BIT_SWAP:inst2.write_down
write_down => REG_1BIT_SWAP:inst3.write_down
write_down => REG_1BIT_SWAP:inst4.write_down
write_down => REG_1BIT_SWAP:inst5.write_down
write_down => REG_1BIT_SWAP:inst6.write_down
write_down => REG_1BIT_SWAP:inst7.write_down
write_down => REG_1BIT_SWAP:inst8.write_down
in_down[0] => REG_1BIT_SWAP:inst1.in_down
in_down[1] => REG_1BIT_SWAP:inst2.in_down
in_down[2] => REG_1BIT_SWAP:inst3.in_down
in_down[3] => REG_1BIT_SWAP:inst4.in_down
in_down[4] => REG_1BIT_SWAP:inst5.in_down
in_down[5] => REG_1BIT_SWAP:inst6.in_down
in_down[6] => REG_1BIT_SWAP:inst7.in_down
in_down[7] => REG_1BIT_SWAP:inst8.in_down
clk => REG_1BIT_SWAP:inst1.clk
clk => REG_1BIT_SWAP:inst2.clk
clk => REG_1BIT_SWAP:inst3.clk
clk => REG_1BIT_SWAP:inst4.clk
clk => REG_1BIT_SWAP:inst5.clk
clk => REG_1BIT_SWAP:inst6.clk
clk => REG_1BIT_SWAP:inst7.clk
clk => REG_1BIT_SWAP:inst8.clk


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst1
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst2
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst3
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst4
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst5
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst6
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst7
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15
out[0] <= REG_1BIT_SWAP:inst1.out
out[1] <= REG_1BIT_SWAP:inst2.out
out[2] <= REG_1BIT_SWAP:inst3.out
out[3] <= REG_1BIT_SWAP:inst4.out
out[4] <= REG_1BIT_SWAP:inst5.out
out[5] <= REG_1BIT_SWAP:inst6.out
out[6] <= REG_1BIT_SWAP:inst7.out
out[7] <= REG_1BIT_SWAP:inst8.out
write_up => REG_1BIT_SWAP:inst1.write_up
write_up => REG_1BIT_SWAP:inst2.write_up
write_up => REG_1BIT_SWAP:inst3.write_up
write_up => REG_1BIT_SWAP:inst4.write_up
write_up => REG_1BIT_SWAP:inst5.write_up
write_up => REG_1BIT_SWAP:inst6.write_up
write_up => REG_1BIT_SWAP:inst7.write_up
write_up => REG_1BIT_SWAP:inst8.write_up
in_up[0] => REG_1BIT_SWAP:inst1.in_up
in_up[1] => REG_1BIT_SWAP:inst2.in_up
in_up[2] => REG_1BIT_SWAP:inst3.in_up
in_up[3] => REG_1BIT_SWAP:inst4.in_up
in_up[4] => REG_1BIT_SWAP:inst5.in_up
in_up[5] => REG_1BIT_SWAP:inst6.in_up
in_up[6] => REG_1BIT_SWAP:inst7.in_up
in_up[7] => REG_1BIT_SWAP:inst8.in_up
write_down => REG_1BIT_SWAP:inst1.write_down
write_down => REG_1BIT_SWAP:inst2.write_down
write_down => REG_1BIT_SWAP:inst3.write_down
write_down => REG_1BIT_SWAP:inst4.write_down
write_down => REG_1BIT_SWAP:inst5.write_down
write_down => REG_1BIT_SWAP:inst6.write_down
write_down => REG_1BIT_SWAP:inst7.write_down
write_down => REG_1BIT_SWAP:inst8.write_down
in_down[0] => REG_1BIT_SWAP:inst1.in_down
in_down[1] => REG_1BIT_SWAP:inst2.in_down
in_down[2] => REG_1BIT_SWAP:inst3.in_down
in_down[3] => REG_1BIT_SWAP:inst4.in_down
in_down[4] => REG_1BIT_SWAP:inst5.in_down
in_down[5] => REG_1BIT_SWAP:inst6.in_down
in_down[6] => REG_1BIT_SWAP:inst7.in_down
in_down[7] => REG_1BIT_SWAP:inst8.in_down
clk => REG_1BIT_SWAP:inst1.clk
clk => REG_1BIT_SWAP:inst2.clk
clk => REG_1BIT_SWAP:inst3.clk
clk => REG_1BIT_SWAP:inst4.clk
clk => REG_1BIT_SWAP:inst5.clk
clk => REG_1BIT_SWAP:inst6.clk
clk => REG_1BIT_SWAP:inst7.clk
clk => REG_1BIT_SWAP:inst8.clk


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst1
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst2
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst3
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst4
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst5
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst6
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst7
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14
out[0] <= REG_1BIT_SWAP:inst1.out
out[1] <= REG_1BIT_SWAP:inst2.out
out[2] <= REG_1BIT_SWAP:inst3.out
out[3] <= REG_1BIT_SWAP:inst4.out
out[4] <= REG_1BIT_SWAP:inst5.out
out[5] <= REG_1BIT_SWAP:inst6.out
out[6] <= REG_1BIT_SWAP:inst7.out
out[7] <= REG_1BIT_SWAP:inst8.out
write_up => REG_1BIT_SWAP:inst1.write_up
write_up => REG_1BIT_SWAP:inst2.write_up
write_up => REG_1BIT_SWAP:inst3.write_up
write_up => REG_1BIT_SWAP:inst4.write_up
write_up => REG_1BIT_SWAP:inst5.write_up
write_up => REG_1BIT_SWAP:inst6.write_up
write_up => REG_1BIT_SWAP:inst7.write_up
write_up => REG_1BIT_SWAP:inst8.write_up
in_up[0] => REG_1BIT_SWAP:inst1.in_up
in_up[1] => REG_1BIT_SWAP:inst2.in_up
in_up[2] => REG_1BIT_SWAP:inst3.in_up
in_up[3] => REG_1BIT_SWAP:inst4.in_up
in_up[4] => REG_1BIT_SWAP:inst5.in_up
in_up[5] => REG_1BIT_SWAP:inst6.in_up
in_up[6] => REG_1BIT_SWAP:inst7.in_up
in_up[7] => REG_1BIT_SWAP:inst8.in_up
write_down => REG_1BIT_SWAP:inst1.write_down
write_down => REG_1BIT_SWAP:inst2.write_down
write_down => REG_1BIT_SWAP:inst3.write_down
write_down => REG_1BIT_SWAP:inst4.write_down
write_down => REG_1BIT_SWAP:inst5.write_down
write_down => REG_1BIT_SWAP:inst6.write_down
write_down => REG_1BIT_SWAP:inst7.write_down
write_down => REG_1BIT_SWAP:inst8.write_down
in_down[0] => REG_1BIT_SWAP:inst1.in_down
in_down[1] => REG_1BIT_SWAP:inst2.in_down
in_down[2] => REG_1BIT_SWAP:inst3.in_down
in_down[3] => REG_1BIT_SWAP:inst4.in_down
in_down[4] => REG_1BIT_SWAP:inst5.in_down
in_down[5] => REG_1BIT_SWAP:inst6.in_down
in_down[6] => REG_1BIT_SWAP:inst7.in_down
in_down[7] => REG_1BIT_SWAP:inst8.in_down
clk => REG_1BIT_SWAP:inst1.clk
clk => REG_1BIT_SWAP:inst2.clk
clk => REG_1BIT_SWAP:inst3.clk
clk => REG_1BIT_SWAP:inst4.clk
clk => REG_1BIT_SWAP:inst5.clk
clk => REG_1BIT_SWAP:inst6.clk
clk => REG_1BIT_SWAP:inst7.clk
clk => REG_1BIT_SWAP:inst8.clk


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst1
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst2
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst3
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst4
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst5
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst6
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst7
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13
out[0] <= REG_1BIT_SWAP:inst1.out
out[1] <= REG_1BIT_SWAP:inst2.out
out[2] <= REG_1BIT_SWAP:inst3.out
out[3] <= REG_1BIT_SWAP:inst4.out
out[4] <= REG_1BIT_SWAP:inst5.out
out[5] <= REG_1BIT_SWAP:inst6.out
out[6] <= REG_1BIT_SWAP:inst7.out
out[7] <= REG_1BIT_SWAP:inst8.out
write_up => REG_1BIT_SWAP:inst1.write_up
write_up => REG_1BIT_SWAP:inst2.write_up
write_up => REG_1BIT_SWAP:inst3.write_up
write_up => REG_1BIT_SWAP:inst4.write_up
write_up => REG_1BIT_SWAP:inst5.write_up
write_up => REG_1BIT_SWAP:inst6.write_up
write_up => REG_1BIT_SWAP:inst7.write_up
write_up => REG_1BIT_SWAP:inst8.write_up
in_up[0] => REG_1BIT_SWAP:inst1.in_up
in_up[1] => REG_1BIT_SWAP:inst2.in_up
in_up[2] => REG_1BIT_SWAP:inst3.in_up
in_up[3] => REG_1BIT_SWAP:inst4.in_up
in_up[4] => REG_1BIT_SWAP:inst5.in_up
in_up[5] => REG_1BIT_SWAP:inst6.in_up
in_up[6] => REG_1BIT_SWAP:inst7.in_up
in_up[7] => REG_1BIT_SWAP:inst8.in_up
write_down => REG_1BIT_SWAP:inst1.write_down
write_down => REG_1BIT_SWAP:inst2.write_down
write_down => REG_1BIT_SWAP:inst3.write_down
write_down => REG_1BIT_SWAP:inst4.write_down
write_down => REG_1BIT_SWAP:inst5.write_down
write_down => REG_1BIT_SWAP:inst6.write_down
write_down => REG_1BIT_SWAP:inst7.write_down
write_down => REG_1BIT_SWAP:inst8.write_down
in_down[0] => REG_1BIT_SWAP:inst1.in_down
in_down[1] => REG_1BIT_SWAP:inst2.in_down
in_down[2] => REG_1BIT_SWAP:inst3.in_down
in_down[3] => REG_1BIT_SWAP:inst4.in_down
in_down[4] => REG_1BIT_SWAP:inst5.in_down
in_down[5] => REG_1BIT_SWAP:inst6.in_down
in_down[6] => REG_1BIT_SWAP:inst7.in_down
in_down[7] => REG_1BIT_SWAP:inst8.in_down
clk => REG_1BIT_SWAP:inst1.clk
clk => REG_1BIT_SWAP:inst2.clk
clk => REG_1BIT_SWAP:inst3.clk
clk => REG_1BIT_SWAP:inst4.clk
clk => REG_1BIT_SWAP:inst5.clk
clk => REG_1BIT_SWAP:inst6.clk
clk => REG_1BIT_SWAP:inst7.clk
clk => REG_1BIT_SWAP:inst8.clk


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst1
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst2
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst3
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst4
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst5
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst6
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst7
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12
out[0] <= REG_1BIT_SWAP:inst1.out
out[1] <= REG_1BIT_SWAP:inst2.out
out[2] <= REG_1BIT_SWAP:inst3.out
out[3] <= REG_1BIT_SWAP:inst4.out
out[4] <= REG_1BIT_SWAP:inst5.out
out[5] <= REG_1BIT_SWAP:inst6.out
out[6] <= REG_1BIT_SWAP:inst7.out
out[7] <= REG_1BIT_SWAP:inst8.out
write_up => REG_1BIT_SWAP:inst1.write_up
write_up => REG_1BIT_SWAP:inst2.write_up
write_up => REG_1BIT_SWAP:inst3.write_up
write_up => REG_1BIT_SWAP:inst4.write_up
write_up => REG_1BIT_SWAP:inst5.write_up
write_up => REG_1BIT_SWAP:inst6.write_up
write_up => REG_1BIT_SWAP:inst7.write_up
write_up => REG_1BIT_SWAP:inst8.write_up
in_up[0] => REG_1BIT_SWAP:inst1.in_up
in_up[1] => REG_1BIT_SWAP:inst2.in_up
in_up[2] => REG_1BIT_SWAP:inst3.in_up
in_up[3] => REG_1BIT_SWAP:inst4.in_up
in_up[4] => REG_1BIT_SWAP:inst5.in_up
in_up[5] => REG_1BIT_SWAP:inst6.in_up
in_up[6] => REG_1BIT_SWAP:inst7.in_up
in_up[7] => REG_1BIT_SWAP:inst8.in_up
write_down => REG_1BIT_SWAP:inst1.write_down
write_down => REG_1BIT_SWAP:inst2.write_down
write_down => REG_1BIT_SWAP:inst3.write_down
write_down => REG_1BIT_SWAP:inst4.write_down
write_down => REG_1BIT_SWAP:inst5.write_down
write_down => REG_1BIT_SWAP:inst6.write_down
write_down => REG_1BIT_SWAP:inst7.write_down
write_down => REG_1BIT_SWAP:inst8.write_down
in_down[0] => REG_1BIT_SWAP:inst1.in_down
in_down[1] => REG_1BIT_SWAP:inst2.in_down
in_down[2] => REG_1BIT_SWAP:inst3.in_down
in_down[3] => REG_1BIT_SWAP:inst4.in_down
in_down[4] => REG_1BIT_SWAP:inst5.in_down
in_down[5] => REG_1BIT_SWAP:inst6.in_down
in_down[6] => REG_1BIT_SWAP:inst7.in_down
in_down[7] => REG_1BIT_SWAP:inst8.in_down
clk => REG_1BIT_SWAP:inst1.clk
clk => REG_1BIT_SWAP:inst2.clk
clk => REG_1BIT_SWAP:inst3.clk
clk => REG_1BIT_SWAP:inst4.clk
clk => REG_1BIT_SWAP:inst5.clk
clk => REG_1BIT_SWAP:inst6.clk
clk => REG_1BIT_SWAP:inst7.clk
clk => REG_1BIT_SWAP:inst8.clk


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst1
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst2
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst3
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst4
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst5
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst6
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst7
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11
out[0] <= REG_1BIT_SWAP:inst1.out
out[1] <= REG_1BIT_SWAP:inst2.out
out[2] <= REG_1BIT_SWAP:inst3.out
out[3] <= REG_1BIT_SWAP:inst4.out
out[4] <= REG_1BIT_SWAP:inst5.out
out[5] <= REG_1BIT_SWAP:inst6.out
out[6] <= REG_1BIT_SWAP:inst7.out
out[7] <= REG_1BIT_SWAP:inst8.out
write_up => REG_1BIT_SWAP:inst1.write_up
write_up => REG_1BIT_SWAP:inst2.write_up
write_up => REG_1BIT_SWAP:inst3.write_up
write_up => REG_1BIT_SWAP:inst4.write_up
write_up => REG_1BIT_SWAP:inst5.write_up
write_up => REG_1BIT_SWAP:inst6.write_up
write_up => REG_1BIT_SWAP:inst7.write_up
write_up => REG_1BIT_SWAP:inst8.write_up
in_up[0] => REG_1BIT_SWAP:inst1.in_up
in_up[1] => REG_1BIT_SWAP:inst2.in_up
in_up[2] => REG_1BIT_SWAP:inst3.in_up
in_up[3] => REG_1BIT_SWAP:inst4.in_up
in_up[4] => REG_1BIT_SWAP:inst5.in_up
in_up[5] => REG_1BIT_SWAP:inst6.in_up
in_up[6] => REG_1BIT_SWAP:inst7.in_up
in_up[7] => REG_1BIT_SWAP:inst8.in_up
write_down => REG_1BIT_SWAP:inst1.write_down
write_down => REG_1BIT_SWAP:inst2.write_down
write_down => REG_1BIT_SWAP:inst3.write_down
write_down => REG_1BIT_SWAP:inst4.write_down
write_down => REG_1BIT_SWAP:inst5.write_down
write_down => REG_1BIT_SWAP:inst6.write_down
write_down => REG_1BIT_SWAP:inst7.write_down
write_down => REG_1BIT_SWAP:inst8.write_down
in_down[0] => REG_1BIT_SWAP:inst1.in_down
in_down[1] => REG_1BIT_SWAP:inst2.in_down
in_down[2] => REG_1BIT_SWAP:inst3.in_down
in_down[3] => REG_1BIT_SWAP:inst4.in_down
in_down[4] => REG_1BIT_SWAP:inst5.in_down
in_down[5] => REG_1BIT_SWAP:inst6.in_down
in_down[6] => REG_1BIT_SWAP:inst7.in_down
in_down[7] => REG_1BIT_SWAP:inst8.in_down
clk => REG_1BIT_SWAP:inst1.clk
clk => REG_1BIT_SWAP:inst2.clk
clk => REG_1BIT_SWAP:inst3.clk
clk => REG_1BIT_SWAP:inst4.clk
clk => REG_1BIT_SWAP:inst5.clk
clk => REG_1BIT_SWAP:inst6.clk
clk => REG_1BIT_SWAP:inst7.clk
clk => REG_1BIT_SWAP:inst8.clk


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst1
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst2
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst3
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst4
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst5
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst6
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst7
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10
out[0] <= REG_1BIT_SWAP:inst1.out
out[1] <= REG_1BIT_SWAP:inst2.out
out[2] <= REG_1BIT_SWAP:inst3.out
out[3] <= REG_1BIT_SWAP:inst4.out
out[4] <= REG_1BIT_SWAP:inst5.out
out[5] <= REG_1BIT_SWAP:inst6.out
out[6] <= REG_1BIT_SWAP:inst7.out
out[7] <= REG_1BIT_SWAP:inst8.out
write_up => REG_1BIT_SWAP:inst1.write_up
write_up => REG_1BIT_SWAP:inst2.write_up
write_up => REG_1BIT_SWAP:inst3.write_up
write_up => REG_1BIT_SWAP:inst4.write_up
write_up => REG_1BIT_SWAP:inst5.write_up
write_up => REG_1BIT_SWAP:inst6.write_up
write_up => REG_1BIT_SWAP:inst7.write_up
write_up => REG_1BIT_SWAP:inst8.write_up
in_up[0] => REG_1BIT_SWAP:inst1.in_up
in_up[1] => REG_1BIT_SWAP:inst2.in_up
in_up[2] => REG_1BIT_SWAP:inst3.in_up
in_up[3] => REG_1BIT_SWAP:inst4.in_up
in_up[4] => REG_1BIT_SWAP:inst5.in_up
in_up[5] => REG_1BIT_SWAP:inst6.in_up
in_up[6] => REG_1BIT_SWAP:inst7.in_up
in_up[7] => REG_1BIT_SWAP:inst8.in_up
write_down => REG_1BIT_SWAP:inst1.write_down
write_down => REG_1BIT_SWAP:inst2.write_down
write_down => REG_1BIT_SWAP:inst3.write_down
write_down => REG_1BIT_SWAP:inst4.write_down
write_down => REG_1BIT_SWAP:inst5.write_down
write_down => REG_1BIT_SWAP:inst6.write_down
write_down => REG_1BIT_SWAP:inst7.write_down
write_down => REG_1BIT_SWAP:inst8.write_down
in_down[0] => REG_1BIT_SWAP:inst1.in_down
in_down[1] => REG_1BIT_SWAP:inst2.in_down
in_down[2] => REG_1BIT_SWAP:inst3.in_down
in_down[3] => REG_1BIT_SWAP:inst4.in_down
in_down[4] => REG_1BIT_SWAP:inst5.in_down
in_down[5] => REG_1BIT_SWAP:inst6.in_down
in_down[6] => REG_1BIT_SWAP:inst7.in_down
in_down[7] => REG_1BIT_SWAP:inst8.in_down
clk => REG_1BIT_SWAP:inst1.clk
clk => REG_1BIT_SWAP:inst2.clk
clk => REG_1BIT_SWAP:inst3.clk
clk => REG_1BIT_SWAP:inst4.clk
clk => REG_1BIT_SWAP:inst5.clk
clk => REG_1BIT_SWAP:inst6.clk
clk => REG_1BIT_SWAP:inst7.clk
clk => REG_1BIT_SWAP:inst8.clk


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst1
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst2
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst3
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst4
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst5
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst6
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst7
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9
out[0] <= REG_1BIT_SWAP:inst1.out
out[1] <= REG_1BIT_SWAP:inst2.out
out[2] <= REG_1BIT_SWAP:inst3.out
out[3] <= REG_1BIT_SWAP:inst4.out
out[4] <= REG_1BIT_SWAP:inst5.out
out[5] <= REG_1BIT_SWAP:inst6.out
out[6] <= REG_1BIT_SWAP:inst7.out
out[7] <= REG_1BIT_SWAP:inst8.out
write_up => REG_1BIT_SWAP:inst1.write_up
write_up => REG_1BIT_SWAP:inst2.write_up
write_up => REG_1BIT_SWAP:inst3.write_up
write_up => REG_1BIT_SWAP:inst4.write_up
write_up => REG_1BIT_SWAP:inst5.write_up
write_up => REG_1BIT_SWAP:inst6.write_up
write_up => REG_1BIT_SWAP:inst7.write_up
write_up => REG_1BIT_SWAP:inst8.write_up
in_up[0] => REG_1BIT_SWAP:inst1.in_up
in_up[1] => REG_1BIT_SWAP:inst2.in_up
in_up[2] => REG_1BIT_SWAP:inst3.in_up
in_up[3] => REG_1BIT_SWAP:inst4.in_up
in_up[4] => REG_1BIT_SWAP:inst5.in_up
in_up[5] => REG_1BIT_SWAP:inst6.in_up
in_up[6] => REG_1BIT_SWAP:inst7.in_up
in_up[7] => REG_1BIT_SWAP:inst8.in_up
write_down => REG_1BIT_SWAP:inst1.write_down
write_down => REG_1BIT_SWAP:inst2.write_down
write_down => REG_1BIT_SWAP:inst3.write_down
write_down => REG_1BIT_SWAP:inst4.write_down
write_down => REG_1BIT_SWAP:inst5.write_down
write_down => REG_1BIT_SWAP:inst6.write_down
write_down => REG_1BIT_SWAP:inst7.write_down
write_down => REG_1BIT_SWAP:inst8.write_down
in_down[0] => REG_1BIT_SWAP:inst1.in_down
in_down[1] => REG_1BIT_SWAP:inst2.in_down
in_down[2] => REG_1BIT_SWAP:inst3.in_down
in_down[3] => REG_1BIT_SWAP:inst4.in_down
in_down[4] => REG_1BIT_SWAP:inst5.in_down
in_down[5] => REG_1BIT_SWAP:inst6.in_down
in_down[6] => REG_1BIT_SWAP:inst7.in_down
in_down[7] => REG_1BIT_SWAP:inst8.in_down
clk => REG_1BIT_SWAP:inst1.clk
clk => REG_1BIT_SWAP:inst2.clk
clk => REG_1BIT_SWAP:inst3.clk
clk => REG_1BIT_SWAP:inst4.clk
clk => REG_1BIT_SWAP:inst5.clk
clk => REG_1BIT_SWAP:inst6.clk
clk => REG_1BIT_SWAP:inst7.clk
clk => REG_1BIT_SWAP:inst8.clk


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst1
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst2
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst3
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst4
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst5
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst6
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst7
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8
out[0] <= REG_1BIT_SWAP:inst1.out
out[1] <= REG_1BIT_SWAP:inst2.out
out[2] <= REG_1BIT_SWAP:inst3.out
out[3] <= REG_1BIT_SWAP:inst4.out
out[4] <= REG_1BIT_SWAP:inst5.out
out[5] <= REG_1BIT_SWAP:inst6.out
out[6] <= REG_1BIT_SWAP:inst7.out
out[7] <= REG_1BIT_SWAP:inst8.out
write_up => REG_1BIT_SWAP:inst1.write_up
write_up => REG_1BIT_SWAP:inst2.write_up
write_up => REG_1BIT_SWAP:inst3.write_up
write_up => REG_1BIT_SWAP:inst4.write_up
write_up => REG_1BIT_SWAP:inst5.write_up
write_up => REG_1BIT_SWAP:inst6.write_up
write_up => REG_1BIT_SWAP:inst7.write_up
write_up => REG_1BIT_SWAP:inst8.write_up
in_up[0] => REG_1BIT_SWAP:inst1.in_up
in_up[1] => REG_1BIT_SWAP:inst2.in_up
in_up[2] => REG_1BIT_SWAP:inst3.in_up
in_up[3] => REG_1BIT_SWAP:inst4.in_up
in_up[4] => REG_1BIT_SWAP:inst5.in_up
in_up[5] => REG_1BIT_SWAP:inst6.in_up
in_up[6] => REG_1BIT_SWAP:inst7.in_up
in_up[7] => REG_1BIT_SWAP:inst8.in_up
write_down => REG_1BIT_SWAP:inst1.write_down
write_down => REG_1BIT_SWAP:inst2.write_down
write_down => REG_1BIT_SWAP:inst3.write_down
write_down => REG_1BIT_SWAP:inst4.write_down
write_down => REG_1BIT_SWAP:inst5.write_down
write_down => REG_1BIT_SWAP:inst6.write_down
write_down => REG_1BIT_SWAP:inst7.write_down
write_down => REG_1BIT_SWAP:inst8.write_down
in_down[0] => REG_1BIT_SWAP:inst1.in_down
in_down[1] => REG_1BIT_SWAP:inst2.in_down
in_down[2] => REG_1BIT_SWAP:inst3.in_down
in_down[3] => REG_1BIT_SWAP:inst4.in_down
in_down[4] => REG_1BIT_SWAP:inst5.in_down
in_down[5] => REG_1BIT_SWAP:inst6.in_down
in_down[6] => REG_1BIT_SWAP:inst7.in_down
in_down[7] => REG_1BIT_SWAP:inst8.in_down
clk => REG_1BIT_SWAP:inst1.clk
clk => REG_1BIT_SWAP:inst2.clk
clk => REG_1BIT_SWAP:inst3.clk
clk => REG_1BIT_SWAP:inst4.clk
clk => REG_1BIT_SWAP:inst5.clk
clk => REG_1BIT_SWAP:inst6.clk
clk => REG_1BIT_SWAP:inst7.clk
clk => REG_1BIT_SWAP:inst8.clk


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst1
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst2
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst3
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst4
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst5
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst6
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst7
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7
out[0] <= REG_1BIT_SWAP:inst1.out
out[1] <= REG_1BIT_SWAP:inst2.out
out[2] <= REG_1BIT_SWAP:inst3.out
out[3] <= REG_1BIT_SWAP:inst4.out
out[4] <= REG_1BIT_SWAP:inst5.out
out[5] <= REG_1BIT_SWAP:inst6.out
out[6] <= REG_1BIT_SWAP:inst7.out
out[7] <= REG_1BIT_SWAP:inst8.out
write_up => REG_1BIT_SWAP:inst1.write_up
write_up => REG_1BIT_SWAP:inst2.write_up
write_up => REG_1BIT_SWAP:inst3.write_up
write_up => REG_1BIT_SWAP:inst4.write_up
write_up => REG_1BIT_SWAP:inst5.write_up
write_up => REG_1BIT_SWAP:inst6.write_up
write_up => REG_1BIT_SWAP:inst7.write_up
write_up => REG_1BIT_SWAP:inst8.write_up
in_up[0] => REG_1BIT_SWAP:inst1.in_up
in_up[1] => REG_1BIT_SWAP:inst2.in_up
in_up[2] => REG_1BIT_SWAP:inst3.in_up
in_up[3] => REG_1BIT_SWAP:inst4.in_up
in_up[4] => REG_1BIT_SWAP:inst5.in_up
in_up[5] => REG_1BIT_SWAP:inst6.in_up
in_up[6] => REG_1BIT_SWAP:inst7.in_up
in_up[7] => REG_1BIT_SWAP:inst8.in_up
write_down => REG_1BIT_SWAP:inst1.write_down
write_down => REG_1BIT_SWAP:inst2.write_down
write_down => REG_1BIT_SWAP:inst3.write_down
write_down => REG_1BIT_SWAP:inst4.write_down
write_down => REG_1BIT_SWAP:inst5.write_down
write_down => REG_1BIT_SWAP:inst6.write_down
write_down => REG_1BIT_SWAP:inst7.write_down
write_down => REG_1BIT_SWAP:inst8.write_down
in_down[0] => REG_1BIT_SWAP:inst1.in_down
in_down[1] => REG_1BIT_SWAP:inst2.in_down
in_down[2] => REG_1BIT_SWAP:inst3.in_down
in_down[3] => REG_1BIT_SWAP:inst4.in_down
in_down[4] => REG_1BIT_SWAP:inst5.in_down
in_down[5] => REG_1BIT_SWAP:inst6.in_down
in_down[6] => REG_1BIT_SWAP:inst7.in_down
in_down[7] => REG_1BIT_SWAP:inst8.in_down
clk => REG_1BIT_SWAP:inst1.clk
clk => REG_1BIT_SWAP:inst2.clk
clk => REG_1BIT_SWAP:inst3.clk
clk => REG_1BIT_SWAP:inst4.clk
clk => REG_1BIT_SWAP:inst5.clk
clk => REG_1BIT_SWAP:inst6.clk
clk => REG_1BIT_SWAP:inst7.clk
clk => REG_1BIT_SWAP:inst8.clk


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst1
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst2
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst3
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst4
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst5
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst6
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst7
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6
out[0] <= REG_1BIT_SWAP:inst1.out
out[1] <= REG_1BIT_SWAP:inst2.out
out[2] <= REG_1BIT_SWAP:inst3.out
out[3] <= REG_1BIT_SWAP:inst4.out
out[4] <= REG_1BIT_SWAP:inst5.out
out[5] <= REG_1BIT_SWAP:inst6.out
out[6] <= REG_1BIT_SWAP:inst7.out
out[7] <= REG_1BIT_SWAP:inst8.out
write_up => REG_1BIT_SWAP:inst1.write_up
write_up => REG_1BIT_SWAP:inst2.write_up
write_up => REG_1BIT_SWAP:inst3.write_up
write_up => REG_1BIT_SWAP:inst4.write_up
write_up => REG_1BIT_SWAP:inst5.write_up
write_up => REG_1BIT_SWAP:inst6.write_up
write_up => REG_1BIT_SWAP:inst7.write_up
write_up => REG_1BIT_SWAP:inst8.write_up
in_up[0] => REG_1BIT_SWAP:inst1.in_up
in_up[1] => REG_1BIT_SWAP:inst2.in_up
in_up[2] => REG_1BIT_SWAP:inst3.in_up
in_up[3] => REG_1BIT_SWAP:inst4.in_up
in_up[4] => REG_1BIT_SWAP:inst5.in_up
in_up[5] => REG_1BIT_SWAP:inst6.in_up
in_up[6] => REG_1BIT_SWAP:inst7.in_up
in_up[7] => REG_1BIT_SWAP:inst8.in_up
write_down => REG_1BIT_SWAP:inst1.write_down
write_down => REG_1BIT_SWAP:inst2.write_down
write_down => REG_1BIT_SWAP:inst3.write_down
write_down => REG_1BIT_SWAP:inst4.write_down
write_down => REG_1BIT_SWAP:inst5.write_down
write_down => REG_1BIT_SWAP:inst6.write_down
write_down => REG_1BIT_SWAP:inst7.write_down
write_down => REG_1BIT_SWAP:inst8.write_down
in_down[0] => REG_1BIT_SWAP:inst1.in_down
in_down[1] => REG_1BIT_SWAP:inst2.in_down
in_down[2] => REG_1BIT_SWAP:inst3.in_down
in_down[3] => REG_1BIT_SWAP:inst4.in_down
in_down[4] => REG_1BIT_SWAP:inst5.in_down
in_down[5] => REG_1BIT_SWAP:inst6.in_down
in_down[6] => REG_1BIT_SWAP:inst7.in_down
in_down[7] => REG_1BIT_SWAP:inst8.in_down
clk => REG_1BIT_SWAP:inst1.clk
clk => REG_1BIT_SWAP:inst2.clk
clk => REG_1BIT_SWAP:inst3.clk
clk => REG_1BIT_SWAP:inst4.clk
clk => REG_1BIT_SWAP:inst5.clk
clk => REG_1BIT_SWAP:inst6.clk
clk => REG_1BIT_SWAP:inst7.clk
clk => REG_1BIT_SWAP:inst8.clk


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst1
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst2
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst3
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst4
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst5
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst6
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst7
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1
out[0] <= REG_1BIT_SWAP:inst1.out
out[1] <= REG_1BIT_SWAP:inst2.out
out[2] <= REG_1BIT_SWAP:inst3.out
out[3] <= REG_1BIT_SWAP:inst4.out
out[4] <= REG_1BIT_SWAP:inst5.out
out[5] <= REG_1BIT_SWAP:inst6.out
out[6] <= REG_1BIT_SWAP:inst7.out
out[7] <= REG_1BIT_SWAP:inst8.out
write_up => REG_1BIT_SWAP:inst1.write_up
write_up => REG_1BIT_SWAP:inst2.write_up
write_up => REG_1BIT_SWAP:inst3.write_up
write_up => REG_1BIT_SWAP:inst4.write_up
write_up => REG_1BIT_SWAP:inst5.write_up
write_up => REG_1BIT_SWAP:inst6.write_up
write_up => REG_1BIT_SWAP:inst7.write_up
write_up => REG_1BIT_SWAP:inst8.write_up
in_up[0] => REG_1BIT_SWAP:inst1.in_up
in_up[1] => REG_1BIT_SWAP:inst2.in_up
in_up[2] => REG_1BIT_SWAP:inst3.in_up
in_up[3] => REG_1BIT_SWAP:inst4.in_up
in_up[4] => REG_1BIT_SWAP:inst5.in_up
in_up[5] => REG_1BIT_SWAP:inst6.in_up
in_up[6] => REG_1BIT_SWAP:inst7.in_up
in_up[7] => REG_1BIT_SWAP:inst8.in_up
write_down => REG_1BIT_SWAP:inst1.write_down
write_down => REG_1BIT_SWAP:inst2.write_down
write_down => REG_1BIT_SWAP:inst3.write_down
write_down => REG_1BIT_SWAP:inst4.write_down
write_down => REG_1BIT_SWAP:inst5.write_down
write_down => REG_1BIT_SWAP:inst6.write_down
write_down => REG_1BIT_SWAP:inst7.write_down
write_down => REG_1BIT_SWAP:inst8.write_down
in_down[0] => REG_1BIT_SWAP:inst1.in_down
in_down[1] => REG_1BIT_SWAP:inst2.in_down
in_down[2] => REG_1BIT_SWAP:inst3.in_down
in_down[3] => REG_1BIT_SWAP:inst4.in_down
in_down[4] => REG_1BIT_SWAP:inst5.in_down
in_down[5] => REG_1BIT_SWAP:inst6.in_down
in_down[6] => REG_1BIT_SWAP:inst7.in_down
in_down[7] => REG_1BIT_SWAP:inst8.in_down
clk => REG_1BIT_SWAP:inst1.clk
clk => REG_1BIT_SWAP:inst2.clk
clk => REG_1BIT_SWAP:inst3.clk
clk => REG_1BIT_SWAP:inst4.clk
clk => REG_1BIT_SWAP:inst5.clk
clk => REG_1BIT_SWAP:inst6.clk
clk => REG_1BIT_SWAP:inst7.clk
clk => REG_1BIT_SWAP:inst8.clk


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst1
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst2
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst3
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst4
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst5
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst6
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst7
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst
out[0] <= REG_1BIT_SWAP:inst1.out
out[1] <= REG_1BIT_SWAP:inst2.out
out[2] <= REG_1BIT_SWAP:inst3.out
out[3] <= REG_1BIT_SWAP:inst4.out
out[4] <= REG_1BIT_SWAP:inst5.out
out[5] <= REG_1BIT_SWAP:inst6.out
out[6] <= REG_1BIT_SWAP:inst7.out
out[7] <= REG_1BIT_SWAP:inst8.out
write_up => REG_1BIT_SWAP:inst1.write_up
write_up => REG_1BIT_SWAP:inst2.write_up
write_up => REG_1BIT_SWAP:inst3.write_up
write_up => REG_1BIT_SWAP:inst4.write_up
write_up => REG_1BIT_SWAP:inst5.write_up
write_up => REG_1BIT_SWAP:inst6.write_up
write_up => REG_1BIT_SWAP:inst7.write_up
write_up => REG_1BIT_SWAP:inst8.write_up
in_up[0] => REG_1BIT_SWAP:inst1.in_up
in_up[1] => REG_1BIT_SWAP:inst2.in_up
in_up[2] => REG_1BIT_SWAP:inst3.in_up
in_up[3] => REG_1BIT_SWAP:inst4.in_up
in_up[4] => REG_1BIT_SWAP:inst5.in_up
in_up[5] => REG_1BIT_SWAP:inst6.in_up
in_up[6] => REG_1BIT_SWAP:inst7.in_up
in_up[7] => REG_1BIT_SWAP:inst8.in_up
write_down => REG_1BIT_SWAP:inst1.write_down
write_down => REG_1BIT_SWAP:inst2.write_down
write_down => REG_1BIT_SWAP:inst3.write_down
write_down => REG_1BIT_SWAP:inst4.write_down
write_down => REG_1BIT_SWAP:inst5.write_down
write_down => REG_1BIT_SWAP:inst6.write_down
write_down => REG_1BIT_SWAP:inst7.write_down
write_down => REG_1BIT_SWAP:inst8.write_down
in_down[0] => REG_1BIT_SWAP:inst1.in_down
in_down[1] => REG_1BIT_SWAP:inst2.in_down
in_down[2] => REG_1BIT_SWAP:inst3.in_down
in_down[3] => REG_1BIT_SWAP:inst4.in_down
in_down[4] => REG_1BIT_SWAP:inst5.in_down
in_down[5] => REG_1BIT_SWAP:inst6.in_down
in_down[6] => REG_1BIT_SWAP:inst7.in_down
in_down[7] => REG_1BIT_SWAP:inst8.in_down
clk => REG_1BIT_SWAP:inst1.clk
clk => REG_1BIT_SWAP:inst2.clk
clk => REG_1BIT_SWAP:inst3.clk
clk => REG_1BIT_SWAP:inst4.clk
clk => REG_1BIT_SWAP:inst5.clk
clk => REG_1BIT_SWAP:inst6.clk
clk => REG_1BIT_SWAP:inst7.clk
clk => REG_1BIT_SWAP:inst8.clk


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst|REG_1BIT_SWAP:inst1
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst|REG_1BIT_SWAP:inst2
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst|REG_1BIT_SWAP:inst3
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst|REG_1BIT_SWAP:inst4
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst|REG_1BIT_SWAP:inst5
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst|REG_1BIT_SWAP:inst6
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst|REG_1BIT_SWAP:inst7
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst|REG_1BIT_SWAP:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|mux16busx1:inst4
data_out[0] <= 161mux:inst4.OUT
data_out[1] <= 161mux:inst3.OUT
data_out[2] <= 161mux:inst2.OUT
data_out[3] <= 161mux:inst.OUT
data_out[4] <= 161mux:inst8.OUT
data_out[5] <= 161mux:inst7.OUT
data_out[6] <= 161mux:inst5.OUT
data_out[7] <= 161mux:inst6.OUT
address3 => 161mux:inst6.SEL3
address3 => 161mux:inst5.SEL3
address3 => 161mux:inst7.SEL3
address3 => 161mux:inst8.SEL3
address3 => 161mux:inst.SEL3
address3 => 161mux:inst2.SEL3
address3 => 161mux:inst3.SEL3
address3 => 161mux:inst4.SEL3
GN => 161mux:inst6.GN
GN => 161mux:inst5.GN
GN => 161mux:inst7.GN
GN => 161mux:inst8.GN
GN => 161mux:inst.GN
GN => 161mux:inst2.GN
GN => 161mux:inst3.GN
GN => 161mux:inst4.GN
mem0[0] => 161mux:inst4.IN0
mem0[1] => 161mux:inst3.IN0
mem0[2] => 161mux:inst2.IN0
mem0[3] => 161mux:inst.IN0
mem0[4] => 161mux:inst8.IN0
mem0[5] => 161mux:inst7.IN0
mem0[6] => 161mux:inst5.IN0
mem0[7] => 161mux:inst6.IN0
address0 => 161mux:inst6.SEL0
address0 => 161mux:inst5.SEL0
address0 => 161mux:inst7.SEL0
address0 => 161mux:inst8.SEL0
address0 => 161mux:inst.SEL0
address0 => 161mux:inst2.SEL0
address0 => 161mux:inst3.SEL0
address0 => 161mux:inst4.SEL0
address1 => 161mux:inst6.SEL1
address1 => 161mux:inst5.SEL1
address1 => 161mux:inst7.SEL1
address1 => 161mux:inst8.SEL1
address1 => 161mux:inst.SEL1
address1 => 161mux:inst2.SEL1
address1 => 161mux:inst3.SEL1
address1 => 161mux:inst4.SEL1
address2 => 161mux:inst6.SEL2
address2 => 161mux:inst5.SEL2
address2 => 161mux:inst7.SEL2
address2 => 161mux:inst8.SEL2
address2 => 161mux:inst.SEL2
address2 => 161mux:inst2.SEL2
address2 => 161mux:inst3.SEL2
address2 => 161mux:inst4.SEL2
mem3[0] => 161mux:inst4.IN3
mem3[1] => 161mux:inst3.IN3
mem3[2] => 161mux:inst2.IN3
mem3[3] => 161mux:inst.IN3
mem3[4] => 161mux:inst8.IN3
mem3[5] => 161mux:inst7.IN3
mem3[6] => 161mux:inst5.IN3
mem3[7] => 161mux:inst6.IN3
mem2[0] => 161mux:inst4.IN2
mem2[1] => 161mux:inst3.IN2
mem2[2] => 161mux:inst2.IN2
mem2[3] => 161mux:inst.IN2
mem2[4] => 161mux:inst8.IN2
mem2[5] => 161mux:inst7.IN2
mem2[6] => 161mux:inst5.IN2
mem2[7] => 161mux:inst6.IN2
mem1[0] => 161mux:inst4.IN1
mem1[1] => 161mux:inst3.IN1
mem1[2] => 161mux:inst2.IN1
mem1[3] => 161mux:inst.IN1
mem1[4] => 161mux:inst8.IN1
mem1[5] => 161mux:inst7.IN1
mem1[6] => 161mux:inst5.IN1
mem1[7] => 161mux:inst6.IN1
mem6[0] => 161mux:inst4.IN6
mem6[1] => 161mux:inst3.IN6
mem6[2] => 161mux:inst2.IN6
mem6[3] => 161mux:inst.IN6
mem6[4] => 161mux:inst8.IN6
mem6[5] => 161mux:inst7.IN6
mem6[6] => 161mux:inst5.IN6
mem6[7] => 161mux:inst6.IN6
mem5[0] => 161mux:inst4.IN5
mem5[1] => 161mux:inst3.IN5
mem5[2] => 161mux:inst2.IN5
mem5[3] => 161mux:inst.IN5
mem5[4] => 161mux:inst8.IN5
mem5[5] => 161mux:inst7.IN5
mem5[6] => 161mux:inst5.IN5
mem5[7] => 161mux:inst6.IN5
mem4[0] => 161mux:inst4.IN4
mem4[1] => 161mux:inst3.IN4
mem4[2] => 161mux:inst2.IN4
mem4[3] => 161mux:inst.IN4
mem4[4] => 161mux:inst8.IN4
mem4[5] => 161mux:inst7.IN4
mem4[6] => 161mux:inst5.IN4
mem4[7] => 161mux:inst6.IN4
mem9[0] => 161mux:inst4.IN9
mem9[1] => 161mux:inst3.IN9
mem9[2] => 161mux:inst2.IN9
mem9[3] => 161mux:inst.IN9
mem9[4] => 161mux:inst8.IN9
mem9[5] => 161mux:inst7.IN9
mem9[6] => 161mux:inst5.IN9
mem9[7] => 161mux:inst6.IN9
mem8[0] => 161mux:inst4.IN8
mem8[1] => 161mux:inst3.IN8
mem8[2] => 161mux:inst2.IN8
mem8[3] => 161mux:inst.IN8
mem8[4] => 161mux:inst8.IN8
mem8[5] => 161mux:inst7.IN8
mem8[6] => 161mux:inst5.IN8
mem8[7] => 161mux:inst6.IN8
mem7[0] => 161mux:inst4.IN7
mem7[1] => 161mux:inst3.IN7
mem7[2] => 161mux:inst2.IN7
mem7[3] => 161mux:inst.IN7
mem7[4] => 161mux:inst8.IN7
mem7[5] => 161mux:inst7.IN7
mem7[6] => 161mux:inst5.IN7
mem7[7] => 161mux:inst6.IN7
memB[0] => 161mux:inst4.IN11
memB[1] => 161mux:inst3.IN11
memB[2] => 161mux:inst2.IN11
memB[3] => 161mux:inst.IN11
memB[4] => 161mux:inst8.IN11
memB[5] => 161mux:inst7.IN11
memB[6] => 161mux:inst5.IN11
memB[7] => 161mux:inst6.IN11
memC[0] => 161mux:inst4.IN12
memC[1] => 161mux:inst3.IN12
memC[2] => 161mux:inst2.IN12
memC[3] => 161mux:inst.IN12
memC[4] => 161mux:inst8.IN12
memC[5] => 161mux:inst7.IN12
memC[6] => 161mux:inst5.IN12
memC[7] => 161mux:inst6.IN12
memA[0] => 161mux:inst4.IN10
memA[1] => 161mux:inst3.IN10
memA[2] => 161mux:inst2.IN10
memA[3] => 161mux:inst.IN10
memA[4] => 161mux:inst8.IN10
memA[5] => 161mux:inst7.IN10
memA[6] => 161mux:inst5.IN10
memA[7] => 161mux:inst6.IN10
memF[0] => 161mux:inst4.IN15
memF[1] => 161mux:inst3.IN15
memF[2] => 161mux:inst2.IN15
memF[3] => 161mux:inst.IN15
memF[4] => 161mux:inst8.IN15
memF[5] => 161mux:inst7.IN15
memF[6] => 161mux:inst5.IN15
memF[7] => 161mux:inst6.IN15
memE[0] => 161mux:inst4.IN14
memE[1] => 161mux:inst3.IN14
memE[2] => 161mux:inst2.IN14
memE[3] => 161mux:inst.IN14
memE[4] => 161mux:inst8.IN14
memE[5] => 161mux:inst7.IN14
memE[6] => 161mux:inst5.IN14
memE[7] => 161mux:inst6.IN14
memD[0] => 161mux:inst4.IN13
memD[1] => 161mux:inst3.IN13
memD[2] => 161mux:inst2.IN13
memD[3] => 161mux:inst.IN13
memD[4] => 161mux:inst8.IN13
memD[5] => 161mux:inst7.IN13
memD[6] => 161mux:inst5.IN13
memD[7] => 161mux:inst6.IN13


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|mux16busx1:inst4|161mux:inst6
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|mux16busx1:inst4|161mux:inst5
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|mux16busx1:inst4|161mux:inst7
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|mux16busx1:inst4|161mux:inst8
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|mux16busx1:inst4|161mux:inst
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|mux16busx1:inst4|161mux:inst2
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|mux16busx1:inst4|161mux:inst3
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|mux16busx1:inst4|161mux:inst4
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|2x8mux:inst24
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_DOWN
out[0] <= REG_1BIT:inst.out
out[1] <= REG_1BIT:inst8.out
out[2] <= REG_1BIT:inst9.out
out[3] <= REG_1BIT:inst10.out
out[4] <= REG_1BIT:inst11.out
out[5] <= REG_1BIT:inst12.out
out[6] <= REG_1BIT:inst13.out
out[7] <= REG_1BIT:inst14.out
in[0] => REG_1BIT:inst.in
in[1] => REG_1BIT:inst8.in
in[2] => REG_1BIT:inst9.in
in[3] => REG_1BIT:inst10.in
in[4] => REG_1BIT:inst11.in
in[5] => REG_1BIT:inst12.in
in[6] => REG_1BIT:inst13.in
in[7] => REG_1BIT:inst14.in
write => REG_1BIT:inst.write
write => REG_1BIT:inst14.write
write => REG_1BIT:inst13.write
write => REG_1BIT:inst12.write
write => REG_1BIT:inst11.write
write => REG_1BIT:inst10.write
write => REG_1BIT:inst9.write
write => REG_1BIT:inst8.write
clk => REG_1BIT:inst.clk
clk => REG_1BIT:inst14.clk
clk => REG_1BIT:inst13.clk
clk => REG_1BIT:inst12.clk
clk => REG_1BIT:inst11.clk
clk => REG_1BIT:inst10.clk
clk => REG_1BIT:inst9.clk
clk => REG_1BIT:inst8.clk


|trabalhofinalfinal_|REG_1BYTE:DATA_DOWN|REG_1BIT:inst
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_DOWN|REG_1BIT:inst|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_DOWN|REG_1BIT:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_DOWN|REG_1BIT:inst14|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_DOWN|REG_1BIT:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_DOWN|REG_1BIT:inst13|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_DOWN|REG_1BIT:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_DOWN|REG_1BIT:inst12|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_DOWN|REG_1BIT:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_DOWN|REG_1BIT:inst11|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_DOWN|REG_1BIT:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_DOWN|REG_1BIT:inst10|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_DOWN|REG_1BIT:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_DOWN|REG_1BIT:inst9|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_DOWN|REG_1BIT:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_DOWN|REG_1BIT:inst8|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_UP
out[0] <= REG_1BIT:inst.out
out[1] <= REG_1BIT:inst8.out
out[2] <= REG_1BIT:inst9.out
out[3] <= REG_1BIT:inst10.out
out[4] <= REG_1BIT:inst11.out
out[5] <= REG_1BIT:inst12.out
out[6] <= REG_1BIT:inst13.out
out[7] <= REG_1BIT:inst14.out
in[0] => REG_1BIT:inst.in
in[1] => REG_1BIT:inst8.in
in[2] => REG_1BIT:inst9.in
in[3] => REG_1BIT:inst10.in
in[4] => REG_1BIT:inst11.in
in[5] => REG_1BIT:inst12.in
in[6] => REG_1BIT:inst13.in
in[7] => REG_1BIT:inst14.in
write => REG_1BIT:inst.write
write => REG_1BIT:inst14.write
write => REG_1BIT:inst13.write
write => REG_1BIT:inst12.write
write => REG_1BIT:inst11.write
write => REG_1BIT:inst10.write
write => REG_1BIT:inst9.write
write => REG_1BIT:inst8.write
clk => REG_1BIT:inst.clk
clk => REG_1BIT:inst14.clk
clk => REG_1BIT:inst13.clk
clk => REG_1BIT:inst12.clk
clk => REG_1BIT:inst11.clk
clk => REG_1BIT:inst10.clk
clk => REG_1BIT:inst9.clk
clk => REG_1BIT:inst8.clk


|trabalhofinalfinal_|REG_1BYTE:DATA_UP|REG_1BIT:inst
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_UP|REG_1BIT:inst|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_UP|REG_1BIT:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_UP|REG_1BIT:inst14|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_UP|REG_1BIT:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_UP|REG_1BIT:inst13|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_UP|REG_1BIT:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_UP|REG_1BIT:inst12|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_UP|REG_1BIT:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_UP|REG_1BIT:inst11|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_UP|REG_1BIT:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_UP|REG_1BIT:inst10|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_UP|REG_1BIT:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_UP|REG_1BIT:inst9|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_UP|REG_1BIT:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_UP|REG_1BIT:inst8|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


