/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2017 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Wed Jan  4 10:49:53 2017
 *                 Full Compile MD5 Checksum  7d7ecd2f231e57c2cad54acc68aba7d0
 *                     (minus title and desc)
 *                 MD5 Checksum               abfa74885d525b3b66c0de72b0e964ec
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1139
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_DS_1_H__
#define BCHP_DS_1_H__

/***************************************************************************
 *DS_1 - Downstream Receiver 0 Registers
 ***************************************************************************/
#define BCHP_DS_1_GBL                            0x04304000 /* [RW][32] Global Core Control Register */
#define BCHP_DS_1_PD                             0x04304010 /* [RW][32] Global Power Down Register */
#define BCHP_DS_1_IRQSTS1                        0x04304040 /* [RO][32] Interrupt Status Register 1 */
#define BCHP_DS_1_IRQSET1                        0x04304044 /* [WO][32] Set Interrupt Status Register 1 */
#define BCHP_DS_1_IRQCLR1                        0x04304048 /* [WO][32] Clear Interrupt Status Register 1 */
#define BCHP_DS_1_IRQMSK1                        0x0430404c /* [RW][32] Interrupt Mask Register 1 */
#define BCHP_DS_1_IRQMSET1                       0x04304050 /* [WO][32] Set Interrupt Mask Register 1 */
#define BCHP_DS_1_IRQMCLR1                       0x04304054 /* [WO][32] Clear Interrupt Mask Register 1 */
#define BCHP_DS_1_IRQSTS2                        0x04304058 /* [RO][32] Interrupt Status Register 2 */
#define BCHP_DS_1_IRQSET2                        0x0430405c /* [WO][32] Set Interrupt Status Register 2 */
#define BCHP_DS_1_IRQCLR2                        0x04304060 /* [WO][32] Clear Interrupt Status Register 2 */
#define BCHP_DS_1_IRQMSK2                        0x04304064 /* [RW][32] Interrupt Mask Register 2 */
#define BCHP_DS_1_IRQMSET2                       0x04304068 /* [WO][32] Set Interrupt Mask Register 2 */
#define BCHP_DS_1_IRQMCLR2                       0x0430406c /* [WO][32] Clear Interrupt Mask Register 2 */
#define BCHP_DS_1_STAT                           0x043040fc /* [RO][32] Receiver Status Register */
#define BCHP_DS_1_RST                            0x04304100 /* [RW][32] Global Reset Register */
#define BCHP_DS_1_FRZ                            0x04304104 /* [RW][32] Global Freeze Register */
#define BCHP_DS_1_CLK                            0x04304184 /* [RW][32] Clock Generation Control Register */
#define BCHP_DS_1_NCOU                           0x04304190 /* [RO][32] NCO Instantaneous Value (Upper) */
#define BCHP_DS_1_NCOL                           0x04304194 /* [RO][32] NCO Instantaneous Value (Lower) */
#define BCHP_DS_1_FECIN_NCON                     0x04304198 /* [RO][32] FEC Clock Counter Numerator Value */
#define BCHP_DS_1_FECIN_NCODL                    0x0430419c /* [RO][32] FEC Clock Counter Delta Value */
#define BCHP_DS_1_FECOUT_NCON                    0x043041a0 /* [RW][32] OI Clock Rate Numerator */
#define BCHP_DS_1_FECOUT_NCODL                   0x043041a4 /* [RW][32] OI Clock Rate Delta */
#define BCHP_DS_1_US_FCW_DWELL                   0x043041a8 /* [RW][32] Upstream Frequency Control Word Dwell-count register */
#define BCHP_DS_1_ICB_CTL                        0x04304200 /* [RW][32] Internal Configuration Bus Control and Status */
#define BCHP_DS_1_AGCB                           0x0430434c /* [RW][32] Digital AGCB Control Register */
#define BCHP_DS_1_AGCBI                          0x04304350 /* [RW][32] Digital AGCB Gain Integrator Value */
#define BCHP_DS_1_AGCBLI                         0x04304354 /* [RO][32] Digital AGCB Power Leaky Integrator Value */
#define BCHP_DS_1_AGCB_IR                        0x04304368 /* [RW][32] Digital AGCB Control Register for IMC path */
#define BCHP_DS_1_AGCBI_IR                       0x0430436c /* [RW][32] Digital AGCB GAIN Integrator Value for IMC path */
#define BCHP_DS_1_AGCBLI_IR                      0x04304370 /* [RO][32] Digital AGCB Power Leaky Integrator Value for IMC path */
#define BCHP_DS_1_CFL                            0x04304410 /* [RW][32] Carrier Frequency Loop Control Register */
#define BCHP_DS_1_CFLC                           0x04304414 /* [RW][32] Carrier Frequency Loop Coefficient Control Register */
#define BCHP_DS_1_CFLI                           0x04304418 /* [RW][32] Carrier Frequency Loop Integrator Value */
#define BCHP_DS_1_CFLFOS                         0x04304480 /* [RW][32] Carrier Frequency Loop Frequency Offset Control Register */
#define BCHP_DS_1_TL                             0x04304494 /* [RW][32] Timing Loop Control Register */
#define BCHP_DS_1_TLC                            0x04304498 /* [RW][32] Timing Loop Coefficient Control Register */
#define BCHP_DS_1_TLI                            0x0430449c /* [RW][32] Timing Loop Integrator Value */
#define BCHP_DS_1_TLFOS                          0x043044a8 /* [RW][32] Timing Loop Phase Offset Control Register */
#define BCHP_DS_1_PERF                           0x04304510 /* [RW][32] Performance Monitoring Control/Status Register */
#define BCHP_DS_1_US_IFC                         0x04304530 /* [RW][32] Upstream/Downstream interface control register */
#define BCHP_DS_1_US_FCW_HI                      0x04304534 /* [RW][32] Upper-part of the Upstream Frequency Control Word register */
#define BCHP_DS_1_US_FCW_LO                      0x04304538 /* [RW][32] Lower-part of the Upstream Frequency Control Word register */
#define BCHP_DS_1_US_TL_OFFSET                   0x0430453c /* [RW][32] Upstream Timing Offset register */
#define BCHP_DS_1_US_DSBCLK                      0x04304540 /* [RW][32] Upstream baud clock register */
#define BCHP_DS_1_FEC                            0x04304600 /* [RW][32] FEC Control / Status Register */
#define BCHP_DS_1_FECU                           0x04304610 /* [RW][32] FEC Initialization Register (Upper) */
#define BCHP_DS_1_FECM                           0x04304614 /* [RW][32] FEC Initialization Register (Middle) */
#define BCHP_DS_1_FECL                           0x04304618 /* [RW][32] FEC Initialization Register (Lower) */
#define BCHP_DS_1_SGFEC                          0x04304620 /* [RO][32] FEC Signature Analyzer */
#define BCHP_DS_1_OI_VCO                         0x04304640 /* [RW][32] OI VCO Control */
#define BCHP_DS_1_OI_CTL                         0x04304680 /* [RW][32] OI Control */
#define BCHP_DS_1_OI_OUT                         0x04304684 /* [RW][32] OI PS Output Control */
#define BCHP_DS_1_OI_ERR                         0x0430469c /* [RW][32] OI Frame Error Count */
#define BCHP_DS_1_OI_BER_CTL                     0x043046a4 /* [RW][32] OI BER Estimation Control Register */
#define BCHP_DS_1_OI_BER                         0x043046a8 /* [RW][32] OI BER Estimation Error Counter Value */
#define BCHP_DS_1_BER                            0x04304700 /* [RW][32] Pre-FEC BER Estimation Control Register */
#define BCHP_DS_1_BERI                           0x04304704 /* [RW][32] Pre-FEC BER Estimation Error Counter Value */
#define BCHP_DS_1_CERC1                          0x04304710 /* [RW][32] FEC RS Corrected Bit Counter */
#define BCHP_DS_1_UERC1                          0x04304714 /* [RW][32] FEC Uncorrectable RS-Block Counter */
#define BCHP_DS_1_NBERC1                         0x04304718 /* [RW][32] FEC Clean RS-Block Counter */
#define BCHP_DS_1_CBERC1                         0x0430471c /* [RW][32] FEC Corrected RS-Block Counter */
#define BCHP_DS_1_BMPG1                          0x04304720 /* [RW][32] FEC Bad MPEG-Packet Counter */
#define BCHP_DS_1_CERC2                          0x04304724 /* [RW][32] FEC RS Corrected Bit Counter */
#define BCHP_DS_1_UERC2                          0x04304728 /* [RW][32] FEC Uncorrectable RS-Block Counter */
#define BCHP_DS_1_NBERC2                         0x0430472c /* [RW][32] FEC Clean RS-Block Counter */
#define BCHP_DS_1_CBERC2                         0x04304730 /* [RW][32] FEC Corrected RS-Block Counter */
#define BCHP_DS_1_BMPG2                          0x04304734 /* [RW][32] FEC Bad MPEG-Packet Counter */
#define BCHP_DS_1_TPFEC                          0x04304738 /* [RW][32] Testport Control Register for FEC */
#define BCHP_DS_1_EUSEDC1                        0x0430473c /* [RW][32] FEC Erasure used RS-Block Counter */
#define BCHP_DS_1_EDISCARDC1                     0x04304740 /* [RW][32] FEC Erasure discarded RS-Block Counter */
#define BCHP_DS_1_EUSEDC2                        0x04304744 /* [RW][32] FEC Erasure used RS-Block Counter */
#define BCHP_DS_1_EDISCARDC2                     0x04304748 /* [RW][32] FEC Erasure discarded RS-Block Counter */
#define BCHP_DS_1_FECMON_CTL                     0x0430474c /* [RW][32] FEC Monitor Control */
#define BCHP_DS_1_FECMON_LOCK_LIMITS             0x04304750 /* [RW][32] FEC Monitor Lock Limits */
#define BCHP_DS_1_FECMON_UNLOCK_LIMITS           0x04304754 /* [RW][32] FEC Monitor BUnlock Limits */
#define BCHP_DS_1_FECMON_FALSE_MPEG_DETECT_CTL1  0x04304758 /* [RW][32] FEC Monitor False MPEG Detect Control Parameters 1 */
#define BCHP_DS_1_FECMON_FALSE_MPEG_DETECT_CTL2  0x0430475c /* [RW][32] FEC Monitor False MPEG Detect Control Parameters 2 */
#define BCHP_DS_1_FECMON_FALSE_MPEG_DETECT_STATUS 0x04304760 /* [RW][32] FEC Monitor False MPEG Detect Status */
#define BCHP_DS_1_FECMON_INTERVAL_ALERT_THRESHOLD 0x04304764 /* [RW][32] FEC Monitor Error Count Alert Thresholds */
#define BCHP_DS_1_FECMON_INTERVAL_ERROR_VALUES   0x04304768 /* [RO][32] FEC Monitor Error Counts within the last trigger interval */
#define BCHP_DS_1_FSCNT1                         0x04304790 /* [RW][32] Sample Rate Counter 1 */
#define BCHP_DS_1_FSCNT2                         0x04304794 /* [RW][32] Sample Rate Counter 2 */
#define BCHP_DS_1_FBCNT1                         0x043047c0 /* [RW][32] Baud Rate Counter 1 */
#define BCHP_DS_1_FBCNT2                         0x043047c4 /* [RW][32] Baud Rate Counter 2 */
#define BCHP_DS_1_SPARE                          0x043047fc /* [RW][32] Reserved for Future Expansion */
#define BCHP_DS_1_BND                            0x04304b00 /* [RW][32] BND Control Register */
#define BCHP_DS_1_BND_THR                        0x04304b04 /* [RW][32] BND threshold value Register */
#define BCHP_DS_1_EQ_CTL                         0x04304c00 /* [RW][32] Equalizer Control Register */
#define BCHP_DS_1_EQ_CWC                         0x04304c04 /* [RW][32] CWC Control Register */
#define BCHP_DS_1_EQ_FFE                         0x04304c10 /* [RW][32] FFE Control Register */
#define BCHP_DS_1_EQ_DFE                         0x04304c14 /* [RW][32] DFE Control Register */
#define BCHP_DS_1_EQ_CMA                         0x04304c18 /* [RW][32] Equalizer CMA Modulus Control Register */
#define BCHP_DS_1_EQ_RCA                         0x04304c1c /* [RW][32] Equalizer RCA threshold (modulus) Register */
#define BCHP_DS_1_EQ_LEAK                        0x04304c24 /* [RW][32] Equalizer Leakage Control Register */
#define BCHP_DS_1_EQ_SOFT                        0x04304c28 /* [RO][32] Equalizer Soft Decision Value */
#define BCHP_DS_1_EQ_SGEQ                        0x04304c2c /* [RO][32] Equalizer Signature Analyzer */
#define BCHP_DS_1_EQ_CPL                         0x04304c30 /* [RW][32] Carrier Phase Loop Control */
#define BCHP_DS_1_EQ_CPLC                        0x04304c34 /* [RW][32] Carrier Phase Loop Coefficients */
#define BCHP_DS_1_EQ_CPLSWP                      0x04304c38 /* [RW][32] Carrier Phase Loop Sweep */
#define BCHP_DS_1_EQ_CPLI                        0x04304c3c /* [RW][32] Carrier Phase Loop Integrator */
#define BCHP_DS_1_EQ_SNR                         0x04304c48 /* [RW][32] Slicer SNR */
#define BCHP_DS_1_EQ_SNRHT                       0x04304c4c /* [RW][32] Slicer SNR High Threshold */
#define BCHP_DS_1_EQ_SNRLT                       0x04304c50 /* [RW][32] Slicer SNR Low Threshold */
#define BCHP_DS_1_EQ_CWC_LEAK                    0x04304c6c /* [RW][32] CWC LEAK Control Register */
#define BCHP_DS_1_EQ_CWC_FOFS1                   0x04304c80 /* [RW][32] CWC 1st tap baud-related frequency offset control word */
#define BCHP_DS_1_EQ_CWC_FOFS2                   0x04304c84 /* [RW][32] CWC 2nd tap baud-related frequency offset control word */
#define BCHP_DS_1_EQ_CWC_FOFS3                   0x04304c88 /* [RW][32] CWC 3rd tap baud-related frequency offset control word */
#define BCHP_DS_1_EQ_CWC_FOFS4                   0x04304c8c /* [RW][32] CWC 4th tap baud-related frequency offset control word */
#define BCHP_DS_1_EQ_CWC_LFC1                    0x04304c90 /* [RW][32] CWC 1st tap phase/freq loop filter control */
#define BCHP_DS_1_EQ_CWC_LFC2                    0x04304c94 /* [RW][32] CWC 2nd tap phase/freq loop filter control */
#define BCHP_DS_1_EQ_CWC_LFC3                    0x04304c98 /* [RW][32] CWC 3rd tap phase/freq loop filter control */
#define BCHP_DS_1_EQ_CWC_LFC4                    0x04304c9c /* [RW][32] CWC 4th tap phase/freq loop filter control */
#define BCHP_DS_1_EQ_IMC                         0x04304ca0 /* [RW][32] Image Canceller Control Register */
#define BCHP_DS_1_EQ_AGC                         0x04304ca4 /* [RW][32] Equalizer Hum-AGC Loop Control */
#define BCHP_DS_1_EQ_AGCC                        0x04304ca8 /* [RW][32] Equalizer Hum-AGC Loop Coefficients */
#define BCHP_DS_1_EQ_AGCPA                       0x04304cb0 /* [RW][32] Equalizer Hum-AGC Loop Gain Accumulator */
#define BCHP_DS_1_EQ_FN                          0x04304cb8 /* [RW][32] Equalizer Hum-AGC FN Modulus Control Register */
#define BCHP_DS_1_EQ_FFEU0                       0x04304d00 /* [RW][32] FFE Coefficient Register 0 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU1                       0x04304d08 /* [RW][32] FFE Coefficient Register 1 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU2                       0x04304d10 /* [RW][32] FFE Coefficient Register 2 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU3                       0x04304d18 /* [RW][32] FFE Coefficient Register 3 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU4                       0x04304d20 /* [RW][32] FFE Coefficient Register 4 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU5                       0x04304d28 /* [RW][32] FFE Coefficient Register 5 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU6                       0x04304d30 /* [RW][32] FFE Coefficient Register 6 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU7                       0x04304d38 /* [RW][32] FFE Coefficient Register 7 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU8                       0x04304d40 /* [RW][32] FFE Coefficient Register 8 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU9                       0x04304d48 /* [RW][32] FFE Coefficient Register 9 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU10                      0x04304d50 /* [RW][32] FFE Coefficient Register 10 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU11                      0x04304d58 /* [RW][32] FFE Coefficient Register 11 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU12                      0x04304d60 /* [RW][32] FFE Coefficient Register 12 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU13                      0x04304d68 /* [RW][32] FFE Coefficient Register 13 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU14                      0x04304d70 /* [RW][32] FFE Coefficient Register 14 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU15                      0x04304d78 /* [RW][32] FFE Coefficient Register 15 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU16                      0x04304d80 /* [RW][32] FFE Coefficient Register 16 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU17                      0x04304d88 /* [RW][32] FFE Coefficient Register 17 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU18                      0x04304d90 /* [RW][32] FFE Coefficient Register 18 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU19                      0x04304d98 /* [RW][32] FFE Coefficient Register 19 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU20                      0x04304da0 /* [RW][32] FFE Coefficient Register 20 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU21                      0x04304da8 /* [RW][32] FFE Coefficient Register 21 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU22                      0x04304db0 /* [RW][32] FFE Coefficient Register 22 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU23                      0x04304db8 /* [RW][32] FFE Coefficient Register 23 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU24                      0x04304dc0 /* [RW][32] FFE Coefficient Register 24 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU25                      0x04304dc8 /* [RW][32] FFE Coefficient Register 25 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU26                      0x04304dd0 /* [RW][32] FFE Coefficient Register 26 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU27                      0x04304dd8 /* [RW][32] FFE Coefficient Register 27 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU28                      0x04304de0 /* [RW][32] FFE Coefficient Register 28 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU29                      0x04304de8 /* [RW][32] FFE Coefficient Register 29 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU30                      0x04304df0 /* [RW][32] FFE Coefficient Register 30 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU31                      0x04304df8 /* [RW][32] FFE Coefficient Register 31 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU32                      0x04304e00 /* [RW][32] FFE Coefficient Register 32 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU33                      0x04304e08 /* [RW][32] FFE Coefficient Register 33 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU34                      0x04304e10 /* [RW][32] FFE Coefficient Register 34 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_FFEU35                      0x04304e18 /* [RW][32] FFE Coefficient Register 35 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU0                       0x04304e20 /* [RW][32] DFE Coefficient Register 0 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU1                       0x04304e28 /* [RW][32] DFE Coefficient Register 1 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU2                       0x04304e30 /* [RW][32] DFE Coefficient Register 2 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU3                       0x04304e38 /* [RW][32] DFE Coefficient Register 3 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU4                       0x04304e40 /* [RW][32] DFE Coefficient Register 4 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU5                       0x04304e48 /* [RW][32] DFE Coefficient Register 5 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU6                       0x04304e50 /* [RW][32] DFE Coefficient Register 6 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU7                       0x04304e58 /* [RW][32] DFE Coefficient Register 7 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU8                       0x04304e60 /* [RW][32] DFE Coefficient Register 8 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU9                       0x04304e68 /* [RW][32] DFE Coefficient Register 9 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU10                      0x04304e70 /* [RW][32] DFE Coefficient Register 10 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU11                      0x04304e78 /* [RW][32] DFE Coefficient Register 11 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU12                      0x04304e80 /* [RW][32] DFE Coefficient Register 12 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU13                      0x04304e88 /* [RW][32] DFE Coefficient Register 13 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU14                      0x04304e90 /* [RW][32] DFE Coefficient Register 14 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU15                      0x04304e98 /* [RW][32] DFE Coefficient Register 15 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU16                      0x04304ea0 /* [RW][32] DFE Coefficient Register 16 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU17                      0x04304ea8 /* [RW][32] DFE Coefficient Register 17 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU18                      0x04304eb0 /* [RW][32] DFE Coefficient Register 18 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU19                      0x04304eb8 /* [RW][32] DFE Coefficient Register 19 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU20                      0x04304ec0 /* [RW][32] DFE Coefficient Register 20 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU21                      0x04304ec8 /* [RW][32] DFE Coefficient Register 21 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU22                      0x04304ed0 /* [RW][32] DFE Coefficient Register 22 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU23                      0x04304ed8 /* [RW][32] DFE Coefficient Register 23 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU24                      0x04304ee0 /* [RW][32] DFE Coefficient Register 24 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU25                      0x04304ee8 /* [RW][32] DFE Coefficient Register 25 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU26                      0x04304ef0 /* [RW][32] DFE Coefficient Register 26 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU27                      0x04304ef8 /* [RW][32] DFE Coefficient Register 27 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU28                      0x04304f00 /* [RW][32] DFE Coefficient Register 28 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU29                      0x04304f08 /* [RW][32] DFE Coefficient Register 29 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU30                      0x04304f10 /* [RW][32] DFE Coefficient Register 30 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU31                      0x04304f18 /* [RW][32] DFE Coefficient Register 31 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU32                      0x04304f20 /* [RW][32] DFE Coefficient Register 32 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU33                      0x04304f28 /* [RW][32] DFE Coefficient Register 33 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU34                      0x04304f30 /* [RW][32] DFE Coefficient Register 34 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_DFEU35                      0x04304f38 /* [RW][32] DFE Coefficient Register 35 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_IMCU0                       0x04304f40 /* [RW][32] IMC Coefficient Register 0 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_IMCU1                       0x04304f48 /* [RW][32] IMC Coefficient Register 1 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_IMCU2                       0x04304f50 /* [RW][32] IMC Coefficient Register 2 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_IMCU3                       0x04304f58 /* [RW][32] IMC Coefficient Register 3 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_IMCU4                       0x04304f60 /* [RW][32] IMC Coefficient Register 4 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_IMCU5                       0x04304f68 /* [RW][32] IMC Coefficient Register 5 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_IMCU6                       0x04304f70 /* [RW][32] IMC Coefficient Register 6 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_IMCU7                       0x04304f78 /* [RW][32] IMC Coefficient Register 7 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_IMCU8                       0x04304f80 /* [RW][32] IMC Coefficient Register 8 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_IMCU9                       0x04304f88 /* [RW][32] IMC Coefficient Register 9 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_IMCU10                      0x04304f90 /* [RW][32] IMC Coefficient Register 10 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_IMCU11                      0x04304f98 /* [RW][32] IMC Coefficient Register 11 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_IMCU12                      0x04304fa0 /* [RW][32] IMC Coefficient Register 12 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_IMCU13                      0x04304fa8 /* [RW][32] IMC Coefficient Register 13 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_IMCU14                      0x04304fb0 /* [RW][32] IMC Coefficient Register 14 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_IMCU15                      0x04304fb8 /* [RW][32] IMC Coefficient Register 15 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_IMCU16                      0x04304fc0 /* [RW][32] IMC Coefficient Register 16 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_IMCU17                      0x04304fc8 /* [RW][32] IMC Coefficient Register 17 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_IMCU18                      0x04304fd0 /* [RW][32] IMC Coefficient Register 18 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_IMCU19                      0x04304fd8 /* [RW][32] IMC Coefficient Register 19 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_IMCU20                      0x04304fe0 /* [RW][32] IMC Coefficient Register 20 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_IMCU21                      0x04304fe8 /* [RW][32] IMC Coefficient Register 21 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_IMCU22                      0x04304ff0 /* [RW][32] IMC Coefficient Register 22 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_IMCU23                      0x04304ff8 /* [RW][32] IMC Coefficient Register 23 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_IMCU24                      0x04305000 /* [RW][32] IMC Coefficient Register 24 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_IMCU25                      0x04305008 /* [RW][32] IMC Coefficient Register 25 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_IMCU26                      0x04305010 /* [RW][32] IMC Coefficient Register 26 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_IMCU27                      0x04305018 /* [RW][32] IMC Coefficient Register 27 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_IMCU28                      0x04305020 /* [RW][32] IMC Coefficient Register 28 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_IMCU29                      0x04305028 /* [RW][32] IMC Coefficient Register 29 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_IMCU30                      0x04305030 /* [RW][32] IMC Coefficient Register 30 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_IMCU31                      0x04305038 /* [RW][32] IMC Coefficient Register 31 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_IMCU32                      0x04305040 /* [RW][32] IMC Coefficient Register 32 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_IMCU33                      0x04305048 /* [RW][32] IMC Coefficient Register 33 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_IMCU34                      0x04305050 /* [RW][32] IMC Coefficient Register 34 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_IMCU35                      0x04305058 /* [RW][32] IMC Coefficient Register 35 (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_CWC_INT1                    0x04305060 /* [RW][32] CWC Tap 1 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_1_EQ_CWC_INT2                    0x04305064 /* [RW][32] CWC Tap 2 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_1_EQ_CWC_INT3                    0x04305068 /* [RW][32] CWC Tap 3 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_1_EQ_CWC_INT4                    0x0430506c /* [RW][32] CWC Tap 4 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_1_FFT_CTL                        0x04305070 /* [RW][32] FFT Control Register */
#define BCHP_DS_1_FFT_PDETW                      0x04305074 /* [RW][32] FFT Peak Detection Window register */
#define BCHP_DS_1_FFT_VAL                        0x04305078 /* [RO][32] FFT Max Peak Value Register */
#define BCHP_DS_1_FFT_BIN                        0x0430507c /* [RO][32] FFT BIN Register */
#define BCHP_DS_1_FFT_GAIN_STS                   0x04305080 /* [RO][32] FFT GAIN Register */
#define BCHP_DS_1_FM_START_ADD                   0x04305084 /* [RW][32] FFT Memory Start Address Register */
#define BCHP_DS_1_FM_CURR_ADD                    0x04305088 /* [RO][32] FFT Memory current Address Register */
#define BCHP_DS_1_FM_RW_DATA                     0x0430508c /* [RW][32] FFT Memory Read/Write Register */
#define BCHP_DS_1_EQ_MAIN                        0x04305090 /* [RW][32] FFE MAIN Coefficient Register (Upper 16 bits I/Q) */
#define BCHP_DS_1_EQ_CRTHR                       0x04305094 /* [RW][32] Error Threshold for carrier loop error switch (carrier burst noise switch) */
#define BCHP_DS_1_EQ_EQTHR                       0x04305098 /* [RW][32] Error Threshold for equalizer error switch (eq burst noise switch) */
#define BCHP_DS_1_EQ_LOCKTHR                     0x0430509c /* [RW][32] Threshold for lock indicator for controlling burst noise switches */

#endif /* #ifndef BCHP_DS_1_H__ */

/* End of File */
