1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:1:1: No timescale set for "some_package".

[WRN:PA0205] UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:7:1: No timescale set for "module_name".

[WRN:PA0205] UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:10:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0301] UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:1:1: Compile package "some_package".

[INF:CP0303] UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:7:1: Compile module "work@module_name".

[INF:CP0303] UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:10:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[INF:CP0335] UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:15:3: Compile generate block "work@top.gen_for_generate_loop_name[0]".

[INF:CP0335] UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:15:3: Compile generate block "work@top.gen_for_generate_loop_name[1]".

[NTE:EL0503] UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:10:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5
design: (work@top)
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmallPackages:
\_package: some_package (some_package::), file:UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv, line:1:1, endln:5:26
  |vpiParent:
  \_design: (work@top)
  |vpiName:some_package
  |vpiFullName:some_package::
  |vpiDefName:some_package
  |vpiTaskFunc:
  \_function: (some_package::the_function_name), line:2:3, endln:4:34
    |vpiParent:
    \_package: some_package (some_package::), file:UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv, line:1:1, endln:5:26
    |vpiName:the_function_name
    |vpiFullName:some_package::the_function_name
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_logic_var: , line:2:22, endln:2:27
      |vpiTypespec:
      \_logic_typespec: , line:2:22, endln:2:27
        |vpiInstance:
        \_package: (some_package)
    |vpiParent:
    \_package: some_package (some_package::), file:UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv, line:1:1, endln:5:26
    |vpiIODecl:
    \_io_decl: (val), line:2:52, endln:2:55
      |vpiDirection:1
      |vpiName:val
      |vpiTypedef:
      \_logic_typespec: , line:2:46, endln:2:51
        |vpiInstance:
        \_package: (some_package)
    |vpiStmt:
    \_return_stmt: , line:3:5, endln:3:11
      |vpiParent:
      \_function: (some_package::the_function_name), line:2:3, endln:4:34
      |vpiCondition:
      \_operation: , line:3:12, endln:3:20
        |vpiParent:
        \_return_stmt: , line:3:5, endln:3:11
        |vpiOpType:14
        |vpiOperand:
        \_ref_obj: (some_package::the_function_name::val), line:3:12, endln:3:15
          |vpiParent:
          \_function: (some_package::the_function_name), line:2:3, endln:4:34
          |vpiName:val
          |vpiFullName:some_package::the_function_name::val
          |vpiActual:
          \_io_decl: (val), line:2:52, endln:2:55
        |vpiOperand:
        \_constant: , line:3:19, endln:3:20
          |vpiParent:
          \_operation: , line:3:12, endln:3:20
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiInstance:
    \_package: some_package (some_package::), file:UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv, line:1:1, endln:5:26
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmtopPackages:
\_package: some_package (some_package::), file:UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv, line:1:1, endln:5:26
  |vpiParent:
  \_design: (work@top)
  |vpiName:some_package
  |vpiFullName:some_package::
  |vpiDefName:some_package
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (some_package::the_function_name), line:2:3, endln:4:34
    |vpiParent:
    \_package: some_package (some_package::), file:UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv, line:1:1, endln:5:26
    |vpiName:the_function_name
    |vpiFullName:some_package::the_function_name
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_logic_var: , line:2:22, endln:2:27
      |vpiTypespec:
      \_logic_typespec: , line:2:22, endln:2:27
        |vpiInstance:
        \_package: some_package (some_package::), file:UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv, line:1:1, endln:5:26
    |vpiParent:
    \_package: some_package (some_package::), file:UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv, line:1:1, endln:5:26
    |vpiIODecl:
    \_io_decl: (val), line:2:52, endln:2:55
      |vpiDirection:1
      |vpiName:val
      |vpiTypedef:
      \_logic_typespec: , line:2:46, endln:2:51
        |vpiInstance:
        \_package: some_package (some_package::), file:UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv, line:1:1, endln:5:26
    |vpiStmt:
    \_return_stmt: , line:3:5, endln:3:11
      |vpiParent:
      \_function: (some_package::the_function_name), line:2:3, endln:4:34
      |vpiCondition:
      \_operation: , line:3:12, endln:3:20
        |vpiParent:
        \_return_stmt: , line:3:5, endln:3:11
        |vpiOpType:14
        |vpiOperand:
        \_ref_obj: (some_package::the_function_name::val), line:3:12, endln:3:15
          |vpiParent:
          \_function: (some_package::the_function_name), line:2:3, endln:4:34
          |vpiName:val
          |vpiFullName:some_package::the_function_name::val
          |vpiActual:
          \_io_decl: (val), line:2:52, endln:2:55
        |vpiOperand:
        \_constant: , line:3:19, endln:3:20
          |vpiParent:
          \_operation: , line:3:12, endln:3:20
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiInstance:
    \_package: some_package (some_package::), file:UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv, line:1:1, endln:5:26
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@mailbox::put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED)
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING)
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING)
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED)
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED)
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_function: (work@process::status)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::kill)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::await)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::suspend)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::resume)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@module_name (work@module_name), file:UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv, line:7:1, endln:8:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@module_name
  |vpiDefName:work@module_name
  |vpiNet:
  \_logic_net: (work@module_name.module_input), line:7:33, endln:7:45
    |vpiParent:
    \_module_inst: work@module_name (work@module_name), file:UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv, line:7:1, endln:8:10
    |vpiName:module_input
    |vpiFullName:work@module_name.module_input
    |vpiNetType:36
  |vpiPort:
  \_port: (module_input), line:7:33, endln:7:45
    |vpiParent:
    \_module_inst: work@module_name (work@module_name), file:UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv, line:7:1, endln:8:10
    |vpiName:module_input
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@module_name.module_input), line:7:33, endln:7:45
    |vpiTypedef:
    \_logic_typespec: , line:7:27, endln:7:32
|uhdmallModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv, line:10:1, endln:21:16
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiTypedef:
  \_import_typespec: (some_package), line:11:10, endln:11:25
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_function: (some_package::the_function_name), line:2:3, endln:4:34
  |vpiNet:
  \_logic_net: (work@top.some_wire), line:13:9, endln:13:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv, line:10:1, endln:21:16
    |vpiName:some_wire
    |vpiFullName:work@top.some_wire
    |vpiNetType:36
|uhdmtopModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv, line:10:1, endln:21:16
  |vpiName:work@top
  |vpiVariables:
  \_logic_var: (work@top.some_wire), line:13:9, endln:13:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv, line:10:1, endln:21:16
    |vpiTypespec:
    \_logic_typespec: , line:13:3, endln:13:8
    |vpiName:some_wire
    |vpiFullName:work@top.some_wire
    |vpiVisibility:1
  |vpiTypedef:
  \_import_typespec: (some_package), line:11:10, endln:11:25
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (some_package::the_function_name), line:2:3, endln:4:34
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.gen_for_generate_loop_name[0]), line:15:34, endln:19:6
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv, line:10:1, endln:21:16
    |vpiName:gen_for_generate_loop_name[0]
    |vpiFullName:work@top.gen_for_generate_loop_name[0]
    |vpiGenScope:
    \_gen_scope: (work@top.gen_for_generate_loop_name[0])
      |vpiParent:
      \_gen_scope_array: (work@top.gen_for_generate_loop_name[0]), line:15:34, endln:19:6
      |vpiFullName:work@top.gen_for_generate_loop_name[0]
      |vpiParameter:
      \_parameter: (work@top.gen_for_generate_loop_name[0].k), line:15:0
        |vpiParent:
        \_gen_scope: (work@top.gen_for_generate_loop_name[0])
        |UINT:0
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:k
        |vpiFullName:work@top.gen_for_generate_loop_name[0].k
      |vpiNet:
      \_logic_net: (work@top.gen_for_generate_loop_name[0].the_function_name), line:17:21, endln:17:38
        |vpiParent:
        \_gen_scope: (work@top.gen_for_generate_loop_name[0])
        |vpiName:the_function_name
        |vpiFullName:work@top.gen_for_generate_loop_name[0].the_function_name
        |vpiNetType:1
      |vpiModule:
      \_module_inst: work@module_name (work@top.gen_for_generate_loop_name[0].an_instance), file:UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv, line:16:5, endln:18:7
        |vpiParent:
        \_gen_scope: (work@top.gen_for_generate_loop_name[0])
        |vpiName:an_instance
        |vpiFullName:work@top.gen_for_generate_loop_name[0].an_instance
        |vpiDefName:work@module_name
        |vpiDefFile:UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv
        |vpiDefLineNo:7
        |vpiNet:
        \_logic_net: (work@top.gen_for_generate_loop_name[0].an_instance.module_input), line:7:33, endln:7:45
          |vpiParent:
          \_module_inst: work@module_name (work@top.gen_for_generate_loop_name[0].an_instance), file:UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv, line:16:5, endln:18:7
          |vpiTypespec:
          \_logic_typespec: , line:7:27, endln:7:32
          |vpiName:module_input
          |vpiFullName:work@top.gen_for_generate_loop_name[0].an_instance.module_input
          |vpiNetType:36
        |vpiPort:
        \_port: (module_input), line:7:33, endln:7:45
          |vpiParent:
          \_module_inst: work@module_name (work@top.gen_for_generate_loop_name[0].an_instance), file:UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv, line:16:5, endln:18:7
          |vpiName:module_input
          |vpiDirection:1
          |vpiHighConn:
          \_func_call: (the_function_name), line:17:21, endln:17:49
            |vpiArgument:
            \_ref_obj: (some_wire), line:17:39, endln:17:48
              |vpiParent:
              \_func_call: (the_function_name), line:17:21, endln:17:49
              |vpiTypespec:
              \_logic_typespec: , line:2:46, endln:2:51
              |vpiName:some_wire
            |vpiName:the_function_name
            |vpiFunction:
            \_function: (some_package::the_function_name), line:2:3, endln:4:34
          |vpiLowConn:
          \_ref_obj: (work@top.gen_for_generate_loop_name[0].an_instance.module_input), line:17:8, endln:17:20
            |vpiName:module_input
            |vpiFullName:work@top.gen_for_generate_loop_name[0].an_instance.module_input
            |vpiActual:
            \_logic_net: (work@top.gen_for_generate_loop_name[0].an_instance.module_input), line:7:33, endln:7:45
          |vpiTypedef:
          \_logic_typespec: , line:7:27, endln:7:32
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.gen_for_generate_loop_name[1]), line:15:34, endln:19:6
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv, line:10:1, endln:21:16
    |vpiName:gen_for_generate_loop_name[1]
    |vpiFullName:work@top.gen_for_generate_loop_name[1]
    |vpiGenScope:
    \_gen_scope: (work@top.gen_for_generate_loop_name[1])
      |vpiParent:
      \_gen_scope_array: (work@top.gen_for_generate_loop_name[1]), line:15:34, endln:19:6
      |vpiFullName:work@top.gen_for_generate_loop_name[1]
      |vpiParameter:
      \_parameter: (work@top.gen_for_generate_loop_name[1].k), line:15:0
        |vpiParent:
        \_gen_scope: (work@top.gen_for_generate_loop_name[1])
        |UINT:1
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:k
        |vpiFullName:work@top.gen_for_generate_loop_name[1].k
      |vpiNet:
      \_logic_net: (work@top.gen_for_generate_loop_name[1].the_function_name), line:17:21, endln:17:38
        |vpiParent:
        \_gen_scope: (work@top.gen_for_generate_loop_name[1])
        |vpiName:the_function_name
        |vpiFullName:work@top.gen_for_generate_loop_name[1].the_function_name
        |vpiNetType:1
      |vpiModule:
      \_module_inst: work@module_name (work@top.gen_for_generate_loop_name[1].an_instance), file:UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv, line:16:5, endln:18:7
        |vpiParent:
        \_gen_scope: (work@top.gen_for_generate_loop_name[1])
        |vpiName:an_instance
        |vpiFullName:work@top.gen_for_generate_loop_name[1].an_instance
        |vpiDefName:work@module_name
        |vpiDefFile:UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv
        |vpiDefLineNo:7
        |vpiNet:
        \_logic_net: (work@top.gen_for_generate_loop_name[1].an_instance.module_input), line:7:33, endln:7:45
          |vpiParent:
          \_module_inst: work@module_name (work@top.gen_for_generate_loop_name[1].an_instance), file:UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv, line:16:5, endln:18:7
          |vpiTypespec:
          \_logic_typespec: , line:7:27, endln:7:32
          |vpiName:module_input
          |vpiFullName:work@top.gen_for_generate_loop_name[1].an_instance.module_input
          |vpiNetType:36
        |vpiPort:
        \_port: (module_input), line:7:33, endln:7:45
          |vpiParent:
          \_module_inst: work@module_name (work@top.gen_for_generate_loop_name[1].an_instance), file:UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv, line:16:5, endln:18:7
          |vpiName:module_input
          |vpiDirection:1
          |vpiHighConn:
          \_func_call: (the_function_name), line:17:21, endln:17:49
            |vpiArgument:
            \_ref_obj: (some_wire), line:17:39, endln:17:48
              |vpiParent:
              \_func_call: (the_function_name), line:17:21, endln:17:49
              |vpiTypespec:
              \_logic_typespec: , line:2:46, endln:2:51
              |vpiName:some_wire
            |vpiName:the_function_name
            |vpiFunction:
            \_function: (some_package::the_function_name), line:2:3, endln:4:34
          |vpiLowConn:
          \_ref_obj: (work@top.gen_for_generate_loop_name[1].an_instance.module_input), line:17:8, endln:17:20
            |vpiName:module_input
            |vpiFullName:work@top.gen_for_generate_loop_name[1].an_instance.module_input
            |vpiActual:
            \_logic_net: (work@top.gen_for_generate_loop_name[1].an_instance.module_input), line:7:33, endln:7:45
          |vpiTypedef:
          \_logic_typespec: , line:7:27, endln:7:32
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object 'some_package' of type 'package'
    Object 'the_function_name' of type 'function'
      Object '' of type 'logic_var'
        Object '' of type 'logic_typespec'
      Object 'val' of type 'io_decl'
        Object '' of type 'logic_typespec'
      Object '' of type 'return_stmt'
        Object '' of type 'operation'
          Object 'val' of type 'ref_obj'
          Object '' of type 'constant'
  Object '' of type 'module_inst'
    Object 'module_input' of type 'logic_net'
  Object '' of type 'module_inst'
    Object 'some_package' of type 'import_typespec'
    Object 'some_wire' of type 'logic_net'
  Object 'work@top' of type 'module_inst'
    Object 'the_function_name' of type 'function'
      Object '' of type 'logic_var'
        Object '' of type 'logic_typespec'
      Object 'val' of type 'io_decl'
        Object '' of type 'logic_typespec'
      Object '' of type 'return_stmt'
        Object '' of type 'operation'
          Object 'val' of type 'ref_obj'
          Object '' of type 'constant'
    Object 'gen_for_generate_loop_name[0]' of type 'gen_scope_array'
      Object '' of type 'gen_scope'
        Object 'k' of type 'parameter'
        Object 'the_function_name' of type 'logic_net'
        Object 'an_instance' of type 'module_inst'
          Object 'module_input' of type 'logic_net'
            Object '' of type 'logic_typespec'
          Object 'module_input' of type 'port'
            Object '' of type 'logic_typespec'
          Object 'the_function_name' of type 'func_call'
            Object 'some_wire' of type 'ref_obj'
    Object 'gen_for_generate_loop_name[1]' of type 'gen_scope_array'
      Object '' of type 'gen_scope'
        Object 'k' of type 'parameter'
        Object 'the_function_name' of type 'logic_net'
        Object 'an_instance' of type 'module_inst'
          Object 'the_function_name' of type 'func_call'
            Object 'some_wire' of type 'ref_obj'
    Object 'some_wire' of type 'logic_var'
      Object '' of type 'logic_typespec'
Generating RTLIL representation for module `\top'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:10.1-21.16> str='\top'
      AST_WIRE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:13.9-13.18> str='\some_wire' logic range=[0:0]
      AST_FUNCTION <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:2.3-4.34> str='\the_function_name'
        AST_WIRE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:2.22-2.27> str='\the_function_name' logic range=[0:0]
        AST_WIRE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:2.52-2.55> str='\val' input logic port=2 multirange=[ 0 1 ] multirange_swapped=[ 0 ]
          AST_RANGE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> basic_prep range=[0:0]
            AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
            AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ASSIGN_EQ <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:3.5-3.11>
          AST_IDENTIFIER <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> str='\the_function_name'
          AST_EQ <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:3.12-3.20>
            AST_IDENTIFIER <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:3.12-3.15> str='\val'
            AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_GENBLOCK <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:15.34-19.6> str='\gen_for_generate_loop_name[0]'
        AST_LOCALPARAM <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:15.0-15.0> str='\k' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
          AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:15.0-15.0> bits='00000000000000000000000000000000'(32) unsized range=[31:0]
          AST_RANGE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> basic_prep range=[31:0]
            AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
            AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_WIRE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17.21-17.38> str='\the_function_name' logic range=[0:0]
        AST_CELL <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:16.5-18.7> str='\an_instance'
          AST_CELLTYPE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> str='\module_name'
          AST_ARGUMENT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:16.5-18.7> str='\module_input'
            AST_FCALL <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17.21-17.49> str='\some_package::the_function_name'
              AST_IDENTIFIER <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17.39-17.48> str='\some_wire'
      AST_GENBLOCK <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:15.34-19.6> str='\gen_for_generate_loop_name[1]'
        AST_LOCALPARAM <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:15.0-15.0> str='\k' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
          AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:15.0-15.0> bits='00000000000000000000000000000001'(32) unsized range=[31:0] int=1
          AST_RANGE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> basic_prep range=[31:0]
            AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
            AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_WIRE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17.21-17.38> str='\the_function_name' logic range=[0:0]
        AST_CELL <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:16.5-18.7> str='\an_instance'
          AST_CELLTYPE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> str='\module_name'
          AST_ARGUMENT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:16.5-18.7> str='\module_input'
            AST_FCALL <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17.21-17.49> str='\some_package::the_function_name'
              AST_IDENTIFIER <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17.39-17.48> str='\some_wire'
      AST_FUNCTION <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:2.3-4.34> str='\some_package::the_function_name'
        AST_WIRE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:2.22-2.27> str='\some_package::the_function_name' logic range=[0:0]
        AST_WIRE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:2.52-2.55> str='\val' input logic port=1 multirange=[ 0 1 ] multirange_swapped=[ 0 ]
          AST_RANGE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> basic_prep range=[0:0]
            AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
            AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ASSIGN_EQ <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:3.5-3.11>
          AST_IDENTIFIER <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> str='\some_package::the_function_name'
          AST_EQ <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:3.12-3.20>
            AST_IDENTIFIER <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:3.12-3.15> str='\val'
            AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top();
      wire some_wire;
      /** AST_FUNCTION **/
      /** AST_FUNCTION **/
      /** AST_GENBLOCK **/
      /** AST_GENBLOCK **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:10.1-21.16> str='\top' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:13.9-13.18> str='\some_wire' logic basic_prep range=[0:0]
      AST_FUNCTION <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:2.3-4.34> str='\the_function_name'
        AST_WIRE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:2.22-2.27> str='\the_function_name' logic range=[0:0]
        AST_WIRE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:2.52-2.55> str='\val' input logic port=2 multirange=[ 0 1 ] multirange_swapped=[ 0 ]
          AST_RANGE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> basic_prep range=[0:0]
            AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
            AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ASSIGN_EQ <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:3.5-3.11>
          AST_IDENTIFIER <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> str='\the_function_name'
          AST_EQ <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:3.12-3.20>
            AST_IDENTIFIER <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:3.12-3.15> str='\val'
            AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_GENBLOCK <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:15.34-19.6> str='\gen_for_generate_loop_name[0]' basic_prep
      AST_GENBLOCK <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:15.34-19.6> str='\gen_for_generate_loop_name[1]' basic_prep
      AST_FUNCTION <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:2.3-4.34> str='\some_package::the_function_name'
        AST_WIRE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:2.22-2.27> str='\some_package::the_function_name' logic range=[0:0]
        AST_WIRE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:2.52-2.55> str='\val' input logic port=1 multirange=[ 0 1 ] multirange_swapped=[ 0 ]
          AST_RANGE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> basic_prep range=[0:0]
            AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
            AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ASSIGN_EQ <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:3.5-3.11>
          AST_IDENTIFIER <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> str='\some_package::the_function_name'
          AST_EQ <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:3.12-3.20>
            AST_IDENTIFIER <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:3.12-3.15> str='\val'
            AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_LOCALPARAM <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:15.0-15.0> str='\gen_for_generate_loop_name[0].k' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:15.0-15.0> bits='00000000000000000000000000000000'(32) unsized basic_prep range=[31:0]
        AST_RANGE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17.21-17.38> str='\gen_for_generate_loop_name[0].the_function_name' logic basic_prep range=[0:0]
      AST_WIRE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:2.22-2.27> str='\some_package::the_function_name$func$UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17$1.$result' logic reg basic_prep range=[0:0]
      AST_ALWAYS <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> basic_prep
        AST_BLOCK <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> basic_prep
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> str='\some_package::the_function_name$func$UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17$3.val' basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17.39-17.48> str='\some_wire' basic_prep
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:3.5-3.11> basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> str='\some_package::the_function_name$func$UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17$3.$result' basic_prep
            AST_EQ <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:3.12-3.20> basic_prep
              AST_IDENTIFIER <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:3.12-3.15> str='\some_package::the_function_name$func$UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17$3.val' basic_prep
              AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> str='\some_package::the_function_name$func$UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17$1.$result' basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17.21-17.49> str='\some_package::the_function_name$func$UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17$3.$result' basic_prep
      AST_CELL <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:16.5-18.7> str='\gen_for_generate_loop_name[0].an_instance' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> str='\module_name' basic_prep
        AST_ARGUMENT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:16.5-18.7> str='\module_input' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17.21-17.49> str='\some_package::the_function_name$func$UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17$1.$result' basic_prep
      AST_LOCALPARAM <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:15.0-15.0> str='\gen_for_generate_loop_name[1].k' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:15.0-15.0> bits='00000000000000000000000000000001'(32) unsized basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17.21-17.38> str='\gen_for_generate_loop_name[1].the_function_name' logic basic_prep range=[0:0]
      AST_WIRE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:2.22-2.27> str='\some_package::the_function_name$func$UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17$2.$result' logic reg basic_prep range=[0:0]
      AST_ALWAYS <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> basic_prep
        AST_BLOCK <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> basic_prep
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> str='\some_package::the_function_name$func$UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17$4.val' basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17.39-17.48> str='\some_wire' basic_prep
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:3.5-3.11> basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> str='\some_package::the_function_name$func$UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17$4.$result' basic_prep
            AST_EQ <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:3.12-3.20> basic_prep
              AST_IDENTIFIER <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:3.12-3.15> str='\some_package::the_function_name$func$UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17$4.val' basic_prep
              AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> str='\some_package::the_function_name$func$UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17$2.$result' basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17.21-17.49> str='\some_package::the_function_name$func$UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17$4.$result' basic_prep
      AST_CELL <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:16.5-18.7> str='\gen_for_generate_loop_name[1].an_instance' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> str='\module_name' basic_prep
        AST_ARGUMENT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:16.5-18.7> str='\module_input' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17.21-17.49> str='\some_package::the_function_name$func$UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17$2.$result' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:2.22-2.27> str='\some_package::the_function_name$func$UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17$3.$result' logic reg basic_prep range=[0:0]
        ATTR \nosync:
          AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:2.52-2.55> str='\some_package::the_function_name$func$UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17$3.val' logic reg basic_prep range=[0:0] multirange=[ 0 1 ] multirange_swapped=[ 0 ]
        ATTR \nosync:
          AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> basic_prep range=[0:0]
          AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:2.22-2.27> str='\some_package::the_function_name$func$UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17$4.$result' logic reg basic_prep range=[0:0]
        ATTR \nosync:
          AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:2.52-2.55> str='\some_package::the_function_name$func$UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17$4.val' logic reg basic_prep range=[0:0] multirange=[ 0 1 ] multirange_swapped=[ 0 ]
        ATTR \nosync:
          AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> basic_prep range=[0:0]
          AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top();
      /** AST_LOCALPARAM **/
      /** AST_LOCALPARAM **/
      wire some_wire;
      wire \gen_for_generate_loop_name[0].the_function_name ;
      reg \some_package::the_function_name$func$UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17$1.$result ;
      wire \gen_for_generate_loop_name[1].the_function_name ;
      reg \some_package::the_function_name$func$UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17$2.$result ;
      (* nosync = 1 *)
      reg \some_package::the_function_name$func$UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17$3.$result ;
      (* nosync = 1 *)
      reg [0:0] \some_package::the_function_name$func$UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17$3.val ;
      (* nosync = 1 *)
      reg \some_package::the_function_name$func$UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17$4.$result ;
      (* nosync = 1 *)
      reg [0:0] \some_package::the_function_name$func$UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17$4.val ;
      /** AST_FUNCTION **/
      /** AST_FUNCTION **/
      /** AST_GENBLOCK **/
      /** AST_GENBLOCK **/
      always @*
        begin
          \some_package::the_function_name$func$UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17$3.val  = some_wire;
          \some_package::the_function_name$func$UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17$3.$result  = (\some_package::the_function_name$func$UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17$3.val )==(1);
          \some_package::the_function_name$func$UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17$1.$result  = \some_package::the_function_name$func$UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17$3.$result ;
        end
      /** AST_CELL **/
      always @*
        begin
          \some_package::the_function_name$func$UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17$4.val  = some_wire;
          \some_package::the_function_name$func$UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17$4.$result  = (\some_package::the_function_name$func$UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17$4.val )==(1);
          \some_package::the_function_name$func$UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17$2.$result  = \some_package::the_function_name$func$UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:17$4.$result ;
        end
      /** AST_CELL **/
    endmodule
--- END OF AST DUMP ---
Generating RTLIL representation for module `\module_name'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:7.1-8.10> str='\module_name'
      AST_WIRE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:7.33-7.45> str='\module_input' input logic port=3 range=[0:0]
      AST_FUNCTION <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:2.3-4.34> str='\some_package::the_function_name'
        AST_WIRE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:2.22-2.27> str='\some_package::the_function_name' logic range=[0:0]
        AST_WIRE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:2.52-2.55> str='\val' input logic port=1 multirange=[ 0 1 ] multirange_swapped=[ 0 ]
          AST_RANGE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> basic_prep range=[0:0]
            AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
            AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ASSIGN_EQ <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:3.5-3.11>
          AST_IDENTIFIER <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> str='\some_package::the_function_name'
          AST_EQ <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:3.12-3.20>
            AST_IDENTIFIER <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:3.12-3.15> str='\val'
            AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module module_name(module_input);
      input module_input;
      /** AST_FUNCTION **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:7.1-8.10> str='\module_name' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:7.33-7.45> str='\module_input' input logic basic_prep port=3 range=[0:0]
      AST_FUNCTION <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:2.3-4.34> str='\some_package::the_function_name'
        AST_WIRE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:2.22-2.27> str='\some_package::the_function_name' logic range=[0:0]
        AST_WIRE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:2.52-2.55> str='\val' input logic port=1 multirange=[ 0 1 ] multirange_swapped=[ 0 ]
          AST_RANGE <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> basic_prep range=[0:0]
            AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
            AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ASSIGN_EQ <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:3.5-3.11>
          AST_IDENTIFIER <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> str='\some_package::the_function_name'
          AST_EQ <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:3.12-3.20>
            AST_IDENTIFIER <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:3.12-3.15> str='\val'
            AST_CONSTANT <UHDM-integration-tests/tests/ImportedFunctionCallAsInstantiatedModulePortValueInsideGenFor/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module module_name(module_input);
      input module_input;
      /** AST_FUNCTION **/
    endmodule
--- END OF AST DUMP ---

Yosys 0.30+16 (git sha1 8b2a00102, clang-15 15.0.7 -O0 -fsanitize-address-use-after-return=always -fsanitize-address-use-after-return=always -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address)
