--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml TopModule.twx TopModule.ncd -o TopModule.twr TopModule.pcf
-ucf RC5.ucf

Design file:              TopModule.ncd
Physical constraint file: TopModule.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2472029 paths analyzed, 1095 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.894ns.
--------------------------------------------------------------------------------

Paths for end point IDecodePort/Reg_array_5_24 (SLICE_X62Y80.BX), 20324 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ControlUnitPort/NextPCSignal_1 (FF)
  Destination:          IDecodePort/Reg_array_5_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.818ns (Levels of Logic = 10)
  Clock Path Skew:      -0.041ns (0.560 - 0.601)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ControlUnitPort/NextPCSignal_1 to IDecodePort/Reg_array_5_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y70.BQ      Tcko                  0.393   ControlUnitPort/NextPCSignal<3>
                                                       ControlUnitPort/NextPCSignal_1
    SLICE_X63Y73.B2      net (fanout=94)       0.977   ControlUnitPort/NextPCSignal<1>
    SLICE_X63Y73.B       Tilo                  0.097   ALUPort/Sh118
                                                       IFetchPort/Mram_Instruction211
    SLICE_X61Y77.C2      net (fanout=22)       1.129   IFetchPort/Mram_Instruction21
    SLICE_X61Y77.C       Tilo                  0.097   Mmux_Write_data105
                                                       IDecodePort/Mmux_read_data1_491
    SLICE_X58Y78.A2      net (fanout=17)       0.729   IDecodePort/Mmux_read_data1_49
    SLICE_X58Y78.A       Tilo                  0.097   N157
                                                       ALUPort/Mmux_B_input121_SW14
    SLICE_X67Y71.B1      net (fanout=2)        0.968   N281
    SLICE_X67Y71.B       Tilo                  0.097   N316
                                                       ALUPort/Sh1121
    SLICE_X64Y71.B4      net (fanout=4)        0.419   ALUPort/Sh112
    SLICE_X64Y71.B       Tilo                  0.097   ALUPort/Sh18
                                                       ALUPort/Sh1441
    SLICE_X64Y71.A4      net (fanout=2)        0.317   ALUPort/Sh144
    SLICE_X64Y71.A       Tilo                  0.097   ALUPort/Sh18
                                                       ALUPort/Mmux_ALU_output15
    SLICE_X61Y77.B4      net (fanout=1)        0.768   ALUPort/Mmux_ALU_output13
    SLICE_X61Y77.B       Tilo                  0.097   Mmux_Write_data105
                                                       ALUPort/Mmux_ALU_output110
    SLICE_X59Y81.A2      net (fanout=135)      1.225   ALUResult<0>
    SLICE_X59Y81.A       Tilo                  0.097   N143
                                                       DMemoryPort/mux16_82_SW0
    SLICE_X62Y81.B1      net (fanout=1)        0.917   N105
    SLICE_X62Y81.B       Tilo                  0.097   IDecodePort/Reg_array_4<26>
                                                       DMemoryPort/mux16_82
    SLICE_X62Y81.A1      net (fanout=1)        0.648   DMemoryPort/mux16_82
    SLICE_X62Y81.A       Tilo                  0.097   IDecodePort/Reg_array_4<26>
                                                       Mmux_Write_data176
    SLICE_X62Y80.BX      net (fanout=1)        0.337   Write_data<24>
    SLICE_X62Y80.CLK     Tdick                 0.021   IDecodePort/Reg_array_5<26>
                                                       IDecodePort/Reg_array_5_24
    -------------------------------------------------  ---------------------------
    Total                                      9.818ns (1.384ns logic, 8.434ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ControlUnitPort/NextPCSignal_1 (FF)
  Destination:          IDecodePort/Reg_array_5_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.646ns (Levels of Logic = 10)
  Clock Path Skew:      -0.041ns (0.560 - 0.601)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ControlUnitPort/NextPCSignal_1 to IDecodePort/Reg_array_5_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y70.BQ      Tcko                  0.393   ControlUnitPort/NextPCSignal<3>
                                                       ControlUnitPort/NextPCSignal_1
    SLICE_X63Y73.B2      net (fanout=94)       0.977   ControlUnitPort/NextPCSignal<1>
    SLICE_X63Y73.B       Tilo                  0.097   ALUPort/Sh118
                                                       IFetchPort/Mram_Instruction211
    SLICE_X61Y77.C2      net (fanout=22)       1.129   IFetchPort/Mram_Instruction21
    SLICE_X61Y77.C       Tilo                  0.097   Mmux_Write_data105
                                                       IDecodePort/Mmux_read_data1_491
    SLICE_X58Y78.A2      net (fanout=17)       0.729   IDecodePort/Mmux_read_data1_49
    SLICE_X58Y78.A       Tilo                  0.097   N157
                                                       ALUPort/Mmux_B_input121_SW14
    SLICE_X67Y71.B1      net (fanout=2)        0.968   N281
    SLICE_X67Y71.B       Tilo                  0.097   N316
                                                       ALUPort/Sh1121
    SLICE_X64Y71.B4      net (fanout=4)        0.419   ALUPort/Sh112
    SLICE_X64Y71.B       Tilo                  0.097   ALUPort/Sh18
                                                       ALUPort/Sh1441
    SLICE_X64Y71.A4      net (fanout=2)        0.317   ALUPort/Sh144
    SLICE_X64Y71.A       Tilo                  0.097   ALUPort/Sh18
                                                       ALUPort/Mmux_ALU_output15
    SLICE_X61Y77.B4      net (fanout=1)        0.768   ALUPort/Mmux_ALU_output13
    SLICE_X61Y77.B       Tilo                  0.097   Mmux_Write_data105
                                                       ALUPort/Mmux_ALU_output110
    SLICE_X59Y81.B2      net (fanout=135)      1.225   ALUResult<0>
    SLICE_X59Y81.B       Tilo                  0.097   N143
                                                       DMemoryPort/mux16_82_SW1
    SLICE_X62Y81.B3      net (fanout=1)        0.745   N106
    SLICE_X62Y81.B       Tilo                  0.097   IDecodePort/Reg_array_4<26>
                                                       DMemoryPort/mux16_82
    SLICE_X62Y81.A1      net (fanout=1)        0.648   DMemoryPort/mux16_82
    SLICE_X62Y81.A       Tilo                  0.097   IDecodePort/Reg_array_4<26>
                                                       Mmux_Write_data176
    SLICE_X62Y80.BX      net (fanout=1)        0.337   Write_data<24>
    SLICE_X62Y80.CLK     Tdick                 0.021   IDecodePort/Reg_array_5<26>
                                                       IDecodePort/Reg_array_5_24
    -------------------------------------------------  ---------------------------
    Total                                      9.646ns (1.384ns logic, 8.262ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ControlUnitPort/NextPCSignal_1 (FF)
  Destination:          IDecodePort/Reg_array_5_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.500ns (Levels of Logic = 10)
  Clock Path Skew:      -0.041ns (0.560 - 0.601)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ControlUnitPort/NextPCSignal_1 to IDecodePort/Reg_array_5_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y70.BQ      Tcko                  0.393   ControlUnitPort/NextPCSignal<3>
                                                       ControlUnitPort/NextPCSignal_1
    SLICE_X61Y73.A4      net (fanout=94)       0.862   ControlUnitPort/NextPCSignal<1>
    SLICE_X61Y73.A       Tilo                  0.097   IDecodePort/Mmux_read_data1_46
                                                       IFetchPort/Mram_Instruction221
    SLICE_X61Y77.C1      net (fanout=21)       0.926   IFetchPort/Mram_Instruction22
    SLICE_X61Y77.C       Tilo                  0.097   Mmux_Write_data105
                                                       IDecodePort/Mmux_read_data1_491
    SLICE_X58Y78.A2      net (fanout=17)       0.729   IDecodePort/Mmux_read_data1_49
    SLICE_X58Y78.A       Tilo                  0.097   N157
                                                       ALUPort/Mmux_B_input121_SW14
    SLICE_X67Y71.B1      net (fanout=2)        0.968   N281
    SLICE_X67Y71.B       Tilo                  0.097   N316
                                                       ALUPort/Sh1121
    SLICE_X64Y71.B4      net (fanout=4)        0.419   ALUPort/Sh112
    SLICE_X64Y71.B       Tilo                  0.097   ALUPort/Sh18
                                                       ALUPort/Sh1441
    SLICE_X64Y71.A4      net (fanout=2)        0.317   ALUPort/Sh144
    SLICE_X64Y71.A       Tilo                  0.097   ALUPort/Sh18
                                                       ALUPort/Mmux_ALU_output15
    SLICE_X61Y77.B4      net (fanout=1)        0.768   ALUPort/Mmux_ALU_output13
    SLICE_X61Y77.B       Tilo                  0.097   Mmux_Write_data105
                                                       ALUPort/Mmux_ALU_output110
    SLICE_X59Y81.A2      net (fanout=135)      1.225   ALUResult<0>
    SLICE_X59Y81.A       Tilo                  0.097   N143
                                                       DMemoryPort/mux16_82_SW0
    SLICE_X62Y81.B1      net (fanout=1)        0.917   N105
    SLICE_X62Y81.B       Tilo                  0.097   IDecodePort/Reg_array_4<26>
                                                       DMemoryPort/mux16_82
    SLICE_X62Y81.A1      net (fanout=1)        0.648   DMemoryPort/mux16_82
    SLICE_X62Y81.A       Tilo                  0.097   IDecodePort/Reg_array_4<26>
                                                       Mmux_Write_data176
    SLICE_X62Y80.BX      net (fanout=1)        0.337   Write_data<24>
    SLICE_X62Y80.CLK     Tdick                 0.021   IDecodePort/Reg_array_5<26>
                                                       IDecodePort/Reg_array_5_24
    -------------------------------------------------  ---------------------------
    Total                                      9.500ns (1.384ns logic, 8.116ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point IDecodePort/Reg_array_4_17 (SLICE_X58Y77.BX), 19391 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ControlUnitPort/NextPCSignal_1 (FF)
  Destination:          IDecodePort/Reg_array_4_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.548ns (Levels of Logic = 10)
  Clock Path Skew:      -0.047ns (0.554 - 0.601)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ControlUnitPort/NextPCSignal_1 to IDecodePort/Reg_array_4_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y70.BQ      Tcko                  0.393   ControlUnitPort/NextPCSignal<3>
                                                       ControlUnitPort/NextPCSignal_1
    SLICE_X63Y73.B2      net (fanout=94)       0.977   ControlUnitPort/NextPCSignal<1>
    SLICE_X63Y73.B       Tilo                  0.097   ALUPort/Sh118
                                                       IFetchPort/Mram_Instruction211
    SLICE_X61Y77.C2      net (fanout=22)       1.129   IFetchPort/Mram_Instruction21
    SLICE_X61Y77.C       Tilo                  0.097   Mmux_Write_data105
                                                       IDecodePort/Mmux_read_data1_491
    SLICE_X58Y78.A2      net (fanout=17)       0.729   IDecodePort/Mmux_read_data1_49
    SLICE_X58Y78.A       Tilo                  0.097   N157
                                                       ALUPort/Mmux_B_input121_SW14
    SLICE_X67Y71.B1      net (fanout=2)        0.968   N281
    SLICE_X67Y71.B       Tilo                  0.097   N316
                                                       ALUPort/Sh1121
    SLICE_X64Y71.B4      net (fanout=4)        0.419   ALUPort/Sh112
    SLICE_X64Y71.B       Tilo                  0.097   ALUPort/Sh18
                                                       ALUPort/Sh1441
    SLICE_X64Y71.A4      net (fanout=2)        0.317   ALUPort/Sh144
    SLICE_X64Y71.A       Tilo                  0.097   ALUPort/Sh18
                                                       ALUPort/Mmux_ALU_output15
    SLICE_X61Y77.B4      net (fanout=1)        0.768   ALUPort/Mmux_ALU_output13
    SLICE_X61Y77.B       Tilo                  0.097   Mmux_Write_data105
                                                       ALUPort/Mmux_ALU_output110
    SLICE_X59Y80.A1      net (fanout=135)      1.118   ALUResult<0>
    SLICE_X59Y80.A       Tilo                  0.097   N147
                                                       DMemoryPort/mux8_82_SW2
    SLICE_X58Y79.B2      net (fanout=1)        0.773   N147
    SLICE_X58Y79.B       Tilo                  0.097   IDecodePort/Reg_array_5<18>
                                                       DMemoryPort/mux8_82
    SLICE_X58Y79.A1      net (fanout=1)        0.648   DMemoryPort/mux8_82
    SLICE_X58Y79.A       Tilo                  0.097   IDecodePort/Reg_array_5<18>
                                                       Mmux_Write_data96
    SLICE_X58Y77.BX      net (fanout=1)        0.318   Write_data<17>
    SLICE_X58Y77.CLK     Tdick                 0.021   IDecodePort/Reg_array_4<18>
                                                       IDecodePort/Reg_array_4_17
    -------------------------------------------------  ---------------------------
    Total                                      9.548ns (1.384ns logic, 8.164ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ControlUnitPort/NextPCSignal_1 (FF)
  Destination:          IDecodePort/Reg_array_4_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.530ns (Levels of Logic = 10)
  Clock Path Skew:      -0.047ns (0.554 - 0.601)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ControlUnitPort/NextPCSignal_1 to IDecodePort/Reg_array_4_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y70.BQ      Tcko                  0.393   ControlUnitPort/NextPCSignal<3>
                                                       ControlUnitPort/NextPCSignal_1
    SLICE_X63Y73.B2      net (fanout=94)       0.977   ControlUnitPort/NextPCSignal<1>
    SLICE_X63Y73.B       Tilo                  0.097   ALUPort/Sh118
                                                       IFetchPort/Mram_Instruction211
    SLICE_X61Y77.C2      net (fanout=22)       1.129   IFetchPort/Mram_Instruction21
    SLICE_X61Y77.C       Tilo                  0.097   Mmux_Write_data105
                                                       IDecodePort/Mmux_read_data1_491
    SLICE_X58Y78.A2      net (fanout=17)       0.729   IDecodePort/Mmux_read_data1_49
    SLICE_X58Y78.A       Tilo                  0.097   N157
                                                       ALUPort/Mmux_B_input121_SW14
    SLICE_X67Y71.B1      net (fanout=2)        0.968   N281
    SLICE_X67Y71.B       Tilo                  0.097   N316
                                                       ALUPort/Sh1121
    SLICE_X64Y71.B4      net (fanout=4)        0.419   ALUPort/Sh112
    SLICE_X64Y71.B       Tilo                  0.097   ALUPort/Sh18
                                                       ALUPort/Sh1441
    SLICE_X64Y71.A4      net (fanout=2)        0.317   ALUPort/Sh144
    SLICE_X64Y71.A       Tilo                  0.097   ALUPort/Sh18
                                                       ALUPort/Mmux_ALU_output15
    SLICE_X61Y77.B4      net (fanout=1)        0.768   ALUPort/Mmux_ALU_output13
    SLICE_X61Y77.B       Tilo                  0.097   Mmux_Write_data105
                                                       ALUPort/Mmux_ALU_output110
    SLICE_X62Y85.A4      net (fanout=135)      1.248   ALUResult<0>
    SLICE_X62Y85.A       Tilo                  0.097   N148
                                                       DMemoryPort/mux8_82_SW3
    SLICE_X58Y79.B5      net (fanout=1)        0.625   N148
    SLICE_X58Y79.B       Tilo                  0.097   IDecodePort/Reg_array_5<18>
                                                       DMemoryPort/mux8_82
    SLICE_X58Y79.A1      net (fanout=1)        0.648   DMemoryPort/mux8_82
    SLICE_X58Y79.A       Tilo                  0.097   IDecodePort/Reg_array_5<18>
                                                       Mmux_Write_data96
    SLICE_X58Y77.BX      net (fanout=1)        0.318   Write_data<17>
    SLICE_X58Y77.CLK     Tdick                 0.021   IDecodePort/Reg_array_4<18>
                                                       IDecodePort/Reg_array_4_17
    -------------------------------------------------  ---------------------------
    Total                                      9.530ns (1.384ns logic, 8.146ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ControlUnitPort/NextPCSignal_1 (FF)
  Destination:          IDecodePort/Reg_array_4_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.459ns (Levels of Logic = 10)
  Clock Path Skew:      -0.047ns (0.554 - 0.601)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ControlUnitPort/NextPCSignal_1 to IDecodePort/Reg_array_4_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y70.BQ      Tcko                  0.393   ControlUnitPort/NextPCSignal<3>
                                                       ControlUnitPort/NextPCSignal_1
    SLICE_X63Y73.B2      net (fanout=94)       0.977   ControlUnitPort/NextPCSignal<1>
    SLICE_X63Y73.B       Tilo                  0.097   ALUPort/Sh118
                                                       IFetchPort/Mram_Instruction211
    SLICE_X61Y77.C2      net (fanout=22)       1.129   IFetchPort/Mram_Instruction21
    SLICE_X61Y77.C       Tilo                  0.097   Mmux_Write_data105
                                                       IDecodePort/Mmux_read_data1_491
    SLICE_X58Y78.A2      net (fanout=17)       0.729   IDecodePort/Mmux_read_data1_49
    SLICE_X58Y78.A       Tilo                  0.097   N157
                                                       ALUPort/Mmux_B_input121_SW14
    SLICE_X67Y71.B1      net (fanout=2)        0.968   N281
    SLICE_X67Y71.B       Tilo                  0.097   N316
                                                       ALUPort/Sh1121
    SLICE_X64Y71.B4      net (fanout=4)        0.419   ALUPort/Sh112
    SLICE_X64Y71.B       Tilo                  0.097   ALUPort/Sh18
                                                       ALUPort/Sh1441
    SLICE_X64Y71.A4      net (fanout=2)        0.317   ALUPort/Sh144
    SLICE_X64Y71.A       Tilo                  0.097   ALUPort/Sh18
                                                       ALUPort/Mmux_ALU_output15
    SLICE_X61Y77.B4      net (fanout=1)        0.768   ALUPort/Mmux_ALU_output13
    SLICE_X61Y77.B       Tilo                  0.097   Mmux_Write_data105
                                                       ALUPort/Mmux_ALU_output110
    SLICE_X58Y85.A4      net (fanout=135)      0.931   ALUResult<0>
    SLICE_X58Y85.A       Tilo                  0.097   N146
                                                       DMemoryPort/mux8_82_SW1
    SLICE_X58Y79.B1      net (fanout=1)        0.871   N146
    SLICE_X58Y79.B       Tilo                  0.097   IDecodePort/Reg_array_5<18>
                                                       DMemoryPort/mux8_82
    SLICE_X58Y79.A1      net (fanout=1)        0.648   DMemoryPort/mux8_82
    SLICE_X58Y79.A       Tilo                  0.097   IDecodePort/Reg_array_5<18>
                                                       Mmux_Write_data96
    SLICE_X58Y77.BX      net (fanout=1)        0.318   Write_data<17>
    SLICE_X58Y77.CLK     Tdick                 0.021   IDecodePort/Reg_array_4<18>
                                                       IDecodePort/Reg_array_4_17
    -------------------------------------------------  ---------------------------
    Total                                      9.459ns (1.384ns logic, 8.075ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point IDecodePort/Reg_array_4_24 (SLICE_X62Y81.A1), 12724 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ControlUnitPort/NextPCSignal_1 (FF)
  Destination:          IDecodePort/Reg_array_4_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.391ns (Levels of Logic = 10)
  Clock Path Skew:      -0.040ns (0.561 - 0.601)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ControlUnitPort/NextPCSignal_1 to IDecodePort/Reg_array_4_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y70.BQ      Tcko                  0.393   ControlUnitPort/NextPCSignal<3>
                                                       ControlUnitPort/NextPCSignal_1
    SLICE_X63Y73.B2      net (fanout=94)       0.977   ControlUnitPort/NextPCSignal<1>
    SLICE_X63Y73.B       Tilo                  0.097   ALUPort/Sh118
                                                       IFetchPort/Mram_Instruction211
    SLICE_X61Y77.C2      net (fanout=22)       1.129   IFetchPort/Mram_Instruction21
    SLICE_X61Y77.C       Tilo                  0.097   Mmux_Write_data105
                                                       IDecodePort/Mmux_read_data1_491
    SLICE_X58Y78.A2      net (fanout=17)       0.729   IDecodePort/Mmux_read_data1_49
    SLICE_X58Y78.A       Tilo                  0.097   N157
                                                       ALUPort/Mmux_B_input121_SW14
    SLICE_X67Y71.B1      net (fanout=2)        0.968   N281
    SLICE_X67Y71.B       Tilo                  0.097   N316
                                                       ALUPort/Sh1121
    SLICE_X64Y71.B4      net (fanout=4)        0.419   ALUPort/Sh112
    SLICE_X64Y71.B       Tilo                  0.097   ALUPort/Sh18
                                                       ALUPort/Sh1441
    SLICE_X64Y71.A4      net (fanout=2)        0.317   ALUPort/Sh144
    SLICE_X64Y71.A       Tilo                  0.097   ALUPort/Sh18
                                                       ALUPort/Mmux_ALU_output15
    SLICE_X61Y77.B4      net (fanout=1)        0.768   ALUPort/Mmux_ALU_output13
    SLICE_X61Y77.B       Tilo                  0.097   Mmux_Write_data105
                                                       ALUPort/Mmux_ALU_output110
    SLICE_X59Y81.A2      net (fanout=135)      1.225   ALUResult<0>
    SLICE_X59Y81.A       Tilo                  0.097   N143
                                                       DMemoryPort/mux16_82_SW0
    SLICE_X62Y81.B1      net (fanout=1)        0.917   N105
    SLICE_X62Y81.B       Tilo                  0.097   IDecodePort/Reg_array_4<26>
                                                       DMemoryPort/mux16_82
    SLICE_X62Y81.A1      net (fanout=1)        0.648   DMemoryPort/mux16_82
    SLICE_X62Y81.CLK     Tas                   0.028   IDecodePort/Reg_array_4<26>
                                                       Mmux_Write_data176
                                                       IDecodePort/Reg_array_4_24
    -------------------------------------------------  ---------------------------
    Total                                      9.391ns (1.294ns logic, 8.097ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ControlUnitPort/NextPCSignal_1 (FF)
  Destination:          IDecodePort/Reg_array_4_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.219ns (Levels of Logic = 10)
  Clock Path Skew:      -0.040ns (0.561 - 0.601)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ControlUnitPort/NextPCSignal_1 to IDecodePort/Reg_array_4_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y70.BQ      Tcko                  0.393   ControlUnitPort/NextPCSignal<3>
                                                       ControlUnitPort/NextPCSignal_1
    SLICE_X63Y73.B2      net (fanout=94)       0.977   ControlUnitPort/NextPCSignal<1>
    SLICE_X63Y73.B       Tilo                  0.097   ALUPort/Sh118
                                                       IFetchPort/Mram_Instruction211
    SLICE_X61Y77.C2      net (fanout=22)       1.129   IFetchPort/Mram_Instruction21
    SLICE_X61Y77.C       Tilo                  0.097   Mmux_Write_data105
                                                       IDecodePort/Mmux_read_data1_491
    SLICE_X58Y78.A2      net (fanout=17)       0.729   IDecodePort/Mmux_read_data1_49
    SLICE_X58Y78.A       Tilo                  0.097   N157
                                                       ALUPort/Mmux_B_input121_SW14
    SLICE_X67Y71.B1      net (fanout=2)        0.968   N281
    SLICE_X67Y71.B       Tilo                  0.097   N316
                                                       ALUPort/Sh1121
    SLICE_X64Y71.B4      net (fanout=4)        0.419   ALUPort/Sh112
    SLICE_X64Y71.B       Tilo                  0.097   ALUPort/Sh18
                                                       ALUPort/Sh1441
    SLICE_X64Y71.A4      net (fanout=2)        0.317   ALUPort/Sh144
    SLICE_X64Y71.A       Tilo                  0.097   ALUPort/Sh18
                                                       ALUPort/Mmux_ALU_output15
    SLICE_X61Y77.B4      net (fanout=1)        0.768   ALUPort/Mmux_ALU_output13
    SLICE_X61Y77.B       Tilo                  0.097   Mmux_Write_data105
                                                       ALUPort/Mmux_ALU_output110
    SLICE_X59Y81.B2      net (fanout=135)      1.225   ALUResult<0>
    SLICE_X59Y81.B       Tilo                  0.097   N143
                                                       DMemoryPort/mux16_82_SW1
    SLICE_X62Y81.B3      net (fanout=1)        0.745   N106
    SLICE_X62Y81.B       Tilo                  0.097   IDecodePort/Reg_array_4<26>
                                                       DMemoryPort/mux16_82
    SLICE_X62Y81.A1      net (fanout=1)        0.648   DMemoryPort/mux16_82
    SLICE_X62Y81.CLK     Tas                   0.028   IDecodePort/Reg_array_4<26>
                                                       Mmux_Write_data176
                                                       IDecodePort/Reg_array_4_24
    -------------------------------------------------  ---------------------------
    Total                                      9.219ns (1.294ns logic, 7.925ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ControlUnitPort/NextPCSignal_1 (FF)
  Destination:          IDecodePort/Reg_array_4_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.073ns (Levels of Logic = 10)
  Clock Path Skew:      -0.040ns (0.561 - 0.601)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ControlUnitPort/NextPCSignal_1 to IDecodePort/Reg_array_4_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y70.BQ      Tcko                  0.393   ControlUnitPort/NextPCSignal<3>
                                                       ControlUnitPort/NextPCSignal_1
    SLICE_X61Y73.A4      net (fanout=94)       0.862   ControlUnitPort/NextPCSignal<1>
    SLICE_X61Y73.A       Tilo                  0.097   IDecodePort/Mmux_read_data1_46
                                                       IFetchPort/Mram_Instruction221
    SLICE_X61Y77.C1      net (fanout=21)       0.926   IFetchPort/Mram_Instruction22
    SLICE_X61Y77.C       Tilo                  0.097   Mmux_Write_data105
                                                       IDecodePort/Mmux_read_data1_491
    SLICE_X58Y78.A2      net (fanout=17)       0.729   IDecodePort/Mmux_read_data1_49
    SLICE_X58Y78.A       Tilo                  0.097   N157
                                                       ALUPort/Mmux_B_input121_SW14
    SLICE_X67Y71.B1      net (fanout=2)        0.968   N281
    SLICE_X67Y71.B       Tilo                  0.097   N316
                                                       ALUPort/Sh1121
    SLICE_X64Y71.B4      net (fanout=4)        0.419   ALUPort/Sh112
    SLICE_X64Y71.B       Tilo                  0.097   ALUPort/Sh18
                                                       ALUPort/Sh1441
    SLICE_X64Y71.A4      net (fanout=2)        0.317   ALUPort/Sh144
    SLICE_X64Y71.A       Tilo                  0.097   ALUPort/Sh18
                                                       ALUPort/Mmux_ALU_output15
    SLICE_X61Y77.B4      net (fanout=1)        0.768   ALUPort/Mmux_ALU_output13
    SLICE_X61Y77.B       Tilo                  0.097   Mmux_Write_data105
                                                       ALUPort/Mmux_ALU_output110
    SLICE_X59Y81.A2      net (fanout=135)      1.225   ALUResult<0>
    SLICE_X59Y81.A       Tilo                  0.097   N143
                                                       DMemoryPort/mux16_82_SW0
    SLICE_X62Y81.B1      net (fanout=1)        0.917   N105
    SLICE_X62Y81.B       Tilo                  0.097   IDecodePort/Reg_array_4<26>
                                                       DMemoryPort/mux16_82
    SLICE_X62Y81.A1      net (fanout=1)        0.648   DMemoryPort/mux16_82
    SLICE_X62Y81.CLK     Tas                   0.028   IDecodePort/Reg_array_4<26>
                                                       Mmux_Write_data176
                                                       IDecodePort/Reg_array_4_24
    -------------------------------------------------  ---------------------------
    Total                                      9.073ns (1.294ns logic, 7.779ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DMemoryPort/DMem_12_12 (SLICE_X51Y73.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.050ns (requirement - (clock path skew + uncertainty - data path))
  Source:               IDecodePort/Reg_array_4_12 (FF)
  Destination:          DMemoryPort/DMem_12_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.313ns (Levels of Logic = 1)
  Clock Path Skew:      0.263ns (0.763 - 0.500)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: IDecodePort/Reg_array_4_12 to DMemoryPort/DMem_12_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y73.AQ      Tcko                  0.141   IDecodePort/Reg_array_4<14>
                                                       IDecodePort/Reg_array_4_12
    SLICE_X51Y73.B6      net (fanout=8)        0.219   IDecodePort/Reg_array_4<12>
    SLICE_X51Y73.CLK     Tah         (-Th)     0.047   DMemoryPort/DMem_12<14>
                                                       DMemoryPort/DMem_12_12_dpot
                                                       DMemoryPort/DMem_12_12
    -------------------------------------------------  ---------------------------
    Total                                      0.313ns (0.094ns logic, 0.219ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point DMemoryPort/DMem_2_12 (SLICE_X49Y72.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               IDecodePort/Reg_array_4_12 (FF)
  Destination:          DMemoryPort/DMem_2_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 1)
  Clock Path Skew:      0.267ns (0.767 - 0.500)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: IDecodePort/Reg_array_4_12 to DMemoryPort/DMem_2_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y73.AQ      Tcko                  0.141   IDecodePort/Reg_array_4<14>
                                                       IDecodePort/Reg_array_4_12
    SLICE_X49Y72.B6      net (fanout=8)        0.272   IDecodePort/Reg_array_4<12>
    SLICE_X49Y72.CLK     Tah         (-Th)     0.047   DMemoryPort/DMem_2<14>
                                                       DMemoryPort/DMem_2_12_dpot
                                                       DMemoryPort/DMem_2_12
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.094ns logic, 0.272ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point DMemoryPort/DMem_4_12 (SLICE_X50Y73.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               IDecodePort/Reg_array_4_12 (FF)
  Destination:          DMemoryPort/DMem_4_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.373ns (Levels of Logic = 1)
  Clock Path Skew:      0.263ns (0.763 - 0.500)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: IDecodePort/Reg_array_4_12 to DMemoryPort/DMem_4_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y73.AQ      Tcko                  0.141   IDecodePort/Reg_array_4<14>
                                                       IDecodePort/Reg_array_4_12
    SLICE_X50Y73.B4      net (fanout=8)        0.308   IDecodePort/Reg_array_4<12>
    SLICE_X50Y73.CLK     Tah         (-Th)     0.076   DMemoryPort/DMem_4<14>
                                                       DMemoryPort/DMem_4_12_dpot
                                                       DMemoryPort/DMem_4_12
    -------------------------------------------------  ---------------------------
    Total                                      0.373ns (0.065ns logic, 0.308ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: Cntr<3>/CLK
  Logical resource: Cntr_0/CK
  Location pin: SLICE_X6Y87.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: Cntr<3>/CLK
  Logical resource: Cntr_0/CK
  Location pin: SLICE_X6Y87.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    9.894|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2472029 paths, 0 nets, and 4845 connections

Design statistics:
   Minimum period:   9.894ns{1}   (Maximum frequency: 101.071MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 12 23:15:14 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 415 MB



