{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558288631033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558288631037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 19:57:10 2019 " "Processing started: Sun May 19 19:57:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558288631037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558288631037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor_with_ROM -c processor_with_ROM " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor_with_ROM -c processor_with_ROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558288631037 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558288631697 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558288631697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.v 1 1 " "Found 1 design units, including 1 entities, in source file regn.v" { { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.v" "" { Text "D:/OneDrive/sw/sw_proc/regn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558288640979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558288640979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_multiplexers.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_multiplexers.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_multiplexers " "Found entity 1: proc_multiplexers" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558288640987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558288640987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AddSub addsub proc.v(26) " "Verilog HDL Declaration information at proc.v(26): object \"AddSub\" differs only in case from object \"addsub\" in the same scope" {  } { { "proc.v" "" { Text "D:/OneDrive/sw/sw_proc/proc.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558288640993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.v 1 1 " "Found 1 design units, including 1 entities, in source file proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.v" "" { Text "D:/OneDrive/sw/sw_proc/proc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558288640995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558288640995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file dec3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8.v" "" { Text "D:/OneDrive/sw/sw_proc/dec3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558288641001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558288641001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file cu_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cu_FSM " "Found entity 1: cu_FSM" {  } { { "cu_FSM.v" "" { Text "D:/OneDrive/sw/sw_proc/cu_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558288641006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558288641006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file add_sub_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unit " "Found entity 1: add_sub_unit" {  } { { "add_sub_unit.v" "" { Text "D:/OneDrive/sw/sw_proc/add_sub_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558288641011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558288641011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_with_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_with_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_with_ROM " "Found entity 1: processor_with_ROM" {  } { { "processor_with_ROM.v" "" { Text "D:/OneDrive/sw/sw_proc/processor_with_ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558288641015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558288641015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_n_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_n_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_N_bits " "Found entity 1: counter_N_bits" {  } { { "counter_N_bits.v" "" { Text "D:/OneDrive/sw/sw_proc/counter_N_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558288641021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558288641021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "inst_mem.v" "" { Text "D:/OneDrive/sw/sw_proc/inst_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558288641027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558288641027 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_with_ROM " "Elaborating entity \"processor_with_ROM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558288641094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_N_bits counter_N_bits:counter " "Elaborating entity \"counter_N_bits\" for hierarchy \"counter_N_bits:counter\"" {  } { { "processor_with_ROM.v" "counter" { Text "D:/OneDrive/sw/sw_proc/processor_with_ROM.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558288641110 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 counter_N_bits.v(9) " "Verilog HDL assignment warning at counter_N_bits.v(9): truncated value with size 32 to match size of target (5)" {  } { { "counter_N_bits.v" "" { Text "D:/OneDrive/sw/sw_proc/counter_N_bits.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558288641111 "|processor_with_ROM|counter_N_bits:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem inst_mem:mem " "Elaborating entity \"inst_mem\" for hierarchy \"inst_mem:mem\"" {  } { { "processor_with_ROM.v" "mem" { Text "D:/OneDrive/sw/sw_proc/processor_with_ROM.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558288641122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram inst_mem:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"inst_mem:mem\|altsyncram:altsyncram_component\"" {  } { { "inst_mem.v" "altsyncram_component" { Text "D:/OneDrive/sw/sw_proc/inst_mem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558288641182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "inst_mem:mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"inst_mem:mem\|altsyncram:altsyncram_component\"" {  } { { "inst_mem.v" "" { Text "D:/OneDrive/sw/sw_proc/inst_mem.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558288641184 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "inst_mem:mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"inst_mem:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558288641184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558288641184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558288641184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inst_mem.mif " "Parameter \"init_file\" = \"inst_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558288641184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558288641184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558288641184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558288641184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558288641184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558288641184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558288641184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558288641184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558288641184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558288641184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558288641184 ""}  } { { "inst_mem.v" "" { Text "D:/OneDrive/sw/sw_proc/inst_mem.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558288641184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ag1 " "Found entity 1: altsyncram_7ag1" {  } { { "db/altsyncram_7ag1.tdf" "" { Text "D:/OneDrive/sw/sw_proc/db/altsyncram_7ag1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558288641233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558288641233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ag1 inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_7ag1:auto_generated " "Elaborating entity \"altsyncram_7ag1\" for hierarchy \"inst_mem:mem\|altsyncram:altsyncram_component\|altsyncram_7ag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558288641235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:cpu " "Elaborating entity \"proc\" for hierarchy \"proc:cpu\"" {  } { { "processor_with_ROM.v" "cpu" { Text "D:/OneDrive/sw/sw_proc/processor_with_ROM.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558288641252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_unit proc:cpu\|add_sub_unit:addsub " "Elaborating entity \"add_sub_unit\" for hierarchy \"proc:cpu\|add_sub_unit:addsub\"" {  } { { "proc.v" "addsub" { Text "D:/OneDrive/sw/sw_proc/proc.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558288641255 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "overflow add_sub_unit.v(11) " "Verilog HDL Always Construct warning at add_sub_unit.v(11): inferring latch(es) for variable \"overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "add_sub_unit.v" "" { Text "D:/OneDrive/sw/sw_proc/add_sub_unit.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558288641256 "|processor_with_ROM|proc:cpu|add_sub_unit:addsub"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry add_sub_unit.v(11) " "Verilog HDL Always Construct warning at add_sub_unit.v(11): inferring latch(es) for variable \"carry\", which holds its previous value in one or more paths through the always construct" {  } { { "add_sub_unit.v" "" { Text "D:/OneDrive/sw/sw_proc/add_sub_unit.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558288641256 "|processor_with_ROM|proc:cpu|add_sub_unit:addsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry add_sub_unit.v(11) " "Inferred latch for \"carry\" at add_sub_unit.v(11)" {  } { { "add_sub_unit.v" "" { Text "D:/OneDrive/sw/sw_proc/add_sub_unit.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558288641256 "|processor_with_ROM|proc:cpu|add_sub_unit:addsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow add_sub_unit.v(11) " "Inferred latch for \"overflow\" at add_sub_unit.v(11)" {  } { { "add_sub_unit.v" "" { Text "D:/OneDrive/sw/sw_proc/add_sub_unit.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558288641256 "|processor_with_ROM|proc:cpu|add_sub_unit:addsub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn proc:cpu\|regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"proc:cpu\|regn:reg_0\"" {  } { { "proc.v" "reg_0" { Text "D:/OneDrive/sw/sw_proc/proc.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558288641258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu_FSM proc:cpu\|cu_FSM:cu " "Elaborating entity \"cu_FSM\" for hierarchy \"proc:cpu\|cu_FSM:cu\"" {  } { { "proc.v" "cu" { Text "D:/OneDrive/sw/sw_proc/proc.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558288641263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 proc:cpu\|cu_FSM:cu\|dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"proc:cpu\|cu_FSM:cu\|dec3to8:decX\"" {  } { { "cu_FSM.v" "decX" { Text "D:/OneDrive/sw/sw_proc/cu_FSM.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558288641265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_multiplexers proc:cpu\|proc_multiplexers:multiplexers " "Elaborating entity \"proc_multiplexers\" for hierarchy \"proc:cpu\|proc_multiplexers:multiplexers\"" {  } { { "proc.v" "multiplexers" { Text "D:/OneDrive/sw/sw_proc/proc.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558288641269 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G proc_multiplexers.v(17) " "Verilog HDL Always Construct warning at proc_multiplexers.v(17): variable \"G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558288641271 "|processor_with_ROM|proc:cpu|proc_multiplexers:multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN proc_multiplexers.v(18) " "Verilog HDL Always Construct warning at proc_multiplexers.v(18): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558288641271 "|processor_with_ROM|proc:cpu|proc_multiplexers:multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R7 proc_multiplexers.v(19) " "Verilog HDL Always Construct warning at proc_multiplexers.v(19): variable \"R7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558288641271 "|processor_with_ROM|proc:cpu|proc_multiplexers:multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R6 proc_multiplexers.v(20) " "Verilog HDL Always Construct warning at proc_multiplexers.v(20): variable \"R6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558288641271 "|processor_with_ROM|proc:cpu|proc_multiplexers:multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R5 proc_multiplexers.v(21) " "Verilog HDL Always Construct warning at proc_multiplexers.v(21): variable \"R5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558288641271 "|processor_with_ROM|proc:cpu|proc_multiplexers:multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R4 proc_multiplexers.v(22) " "Verilog HDL Always Construct warning at proc_multiplexers.v(22): variable \"R4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558288641271 "|processor_with_ROM|proc:cpu|proc_multiplexers:multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R3 proc_multiplexers.v(23) " "Verilog HDL Always Construct warning at proc_multiplexers.v(23): variable \"R3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558288641271 "|processor_with_ROM|proc:cpu|proc_multiplexers:multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R2 proc_multiplexers.v(24) " "Verilog HDL Always Construct warning at proc_multiplexers.v(24): variable \"R2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558288641271 "|processor_with_ROM|proc:cpu|proc_multiplexers:multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1 proc_multiplexers.v(25) " "Verilog HDL Always Construct warning at proc_multiplexers.v(25): variable \"R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558288641271 "|processor_with_ROM|proc:cpu|proc_multiplexers:multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0 proc_multiplexers.v(26) " "Verilog HDL Always Construct warning at proc_multiplexers.v(26): variable \"R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558288641271 "|processor_with_ROM|proc:cpu|proc_multiplexers:multiplexers"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "proc_multiplexers.v(16) " "Verilog HDL Case Statement information at proc_multiplexers.v(16): all case item expressions in this case statement are onehot" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 16 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1558288641271 "|processor_with_ROM|proc:cpu|proc_multiplexers:multiplexers"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1558288641913 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|cu_FSM:cu\|I\[1\] " "Logic cell \"proc:cpu\|cu_FSM:cu\|I\[1\]\"" {  } { { "cu_FSM.v" "I\[1\]" { Text "D:/OneDrive/sw/sw_proc/cu_FSM.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|cu_FSM:cu\|I\[2\] " "Logic cell \"proc:cpu\|cu_FSM:cu\|I\[2\]\"" {  } { { "cu_FSM.v" "I\[2\]" { Text "D:/OneDrive/sw/sw_proc/cu_FSM.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|cu_FSM:cu\|I\[0\] " "Logic cell \"proc:cpu\|cu_FSM:cu\|I\[0\]\"" {  } { { "cu_FSM.v" "I\[0\]" { Text "D:/OneDrive/sw/sw_proc/cu_FSM.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R2\[0\] " "Logic cell \"proc:cpu\|R2\[0\]\"" {  } { { "proc.v" "R2\[0\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R4\[0\] " "Logic cell \"proc:cpu\|R4\[0\]\"" {  } { { "proc.v" "R4\[0\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R5\[0\] " "Logic cell \"proc:cpu\|R5\[0\]\"" {  } { { "proc.v" "R5\[0\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R6\[0\] " "Logic cell \"proc:cpu\|R6\[0\]\"" {  } { { "proc.v" "R6\[0\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R3\[0\] " "Logic cell \"proc:cpu\|R3\[0\]\"" {  } { { "proc.v" "R3\[0\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R7\[0\] " "Logic cell \"proc:cpu\|R7\[0\]\"" {  } { { "proc.v" "R7\[0\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R0\[0\] " "Logic cell \"proc:cpu\|R0\[0\]\"" {  } { { "proc.v" "R0\[0\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R1\[0\] " "Logic cell \"proc:cpu\|R1\[0\]\"" {  } { { "proc.v" "R1\[0\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_q\[0\] " "Logic cell \"mem_q\[0\]\"" {  } { { "processor_with_ROM.v" "mem_q\[0\]" { Text "D:/OneDrive/sw/sw_proc/processor_with_ROM.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|G\[0\] " "Logic cell \"proc:cpu\|G\[0\]\"" {  } { { "proc.v" "G\[0\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R2\[1\] " "Logic cell \"proc:cpu\|R2\[1\]\"" {  } { { "proc.v" "R2\[1\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R4\[1\] " "Logic cell \"proc:cpu\|R4\[1\]\"" {  } { { "proc.v" "R4\[1\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R5\[1\] " "Logic cell \"proc:cpu\|R5\[1\]\"" {  } { { "proc.v" "R5\[1\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R6\[1\] " "Logic cell \"proc:cpu\|R6\[1\]\"" {  } { { "proc.v" "R6\[1\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R3\[1\] " "Logic cell \"proc:cpu\|R3\[1\]\"" {  } { { "proc.v" "R3\[1\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R7\[1\] " "Logic cell \"proc:cpu\|R7\[1\]\"" {  } { { "proc.v" "R7\[1\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R0\[1\] " "Logic cell \"proc:cpu\|R0\[1\]\"" {  } { { "proc.v" "R0\[1\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R1\[1\] " "Logic cell \"proc:cpu\|R1\[1\]\"" {  } { { "proc.v" "R1\[1\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_q\[1\] " "Logic cell \"mem_q\[1\]\"" {  } { { "processor_with_ROM.v" "mem_q\[1\]" { Text "D:/OneDrive/sw/sw_proc/processor_with_ROM.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|G\[1\] " "Logic cell \"proc:cpu\|G\[1\]\"" {  } { { "proc.v" "G\[1\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R2\[2\] " "Logic cell \"proc:cpu\|R2\[2\]\"" {  } { { "proc.v" "R2\[2\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R4\[2\] " "Logic cell \"proc:cpu\|R4\[2\]\"" {  } { { "proc.v" "R4\[2\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R5\[2\] " "Logic cell \"proc:cpu\|R5\[2\]\"" {  } { { "proc.v" "R5\[2\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R6\[2\] " "Logic cell \"proc:cpu\|R6\[2\]\"" {  } { { "proc.v" "R6\[2\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R3\[2\] " "Logic cell \"proc:cpu\|R3\[2\]\"" {  } { { "proc.v" "R3\[2\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R7\[2\] " "Logic cell \"proc:cpu\|R7\[2\]\"" {  } { { "proc.v" "R7\[2\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R0\[2\] " "Logic cell \"proc:cpu\|R0\[2\]\"" {  } { { "proc.v" "R0\[2\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R1\[2\] " "Logic cell \"proc:cpu\|R1\[2\]\"" {  } { { "proc.v" "R1\[2\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_q\[2\] " "Logic cell \"mem_q\[2\]\"" {  } { { "processor_with_ROM.v" "mem_q\[2\]" { Text "D:/OneDrive/sw/sw_proc/processor_with_ROM.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|G\[2\] " "Logic cell \"proc:cpu\|G\[2\]\"" {  } { { "proc.v" "G\[2\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R2\[3\] " "Logic cell \"proc:cpu\|R2\[3\]\"" {  } { { "proc.v" "R2\[3\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R4\[3\] " "Logic cell \"proc:cpu\|R4\[3\]\"" {  } { { "proc.v" "R4\[3\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R5\[3\] " "Logic cell \"proc:cpu\|R5\[3\]\"" {  } { { "proc.v" "R5\[3\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R6\[3\] " "Logic cell \"proc:cpu\|R6\[3\]\"" {  } { { "proc.v" "R6\[3\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R3\[3\] " "Logic cell \"proc:cpu\|R3\[3\]\"" {  } { { "proc.v" "R3\[3\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R7\[3\] " "Logic cell \"proc:cpu\|R7\[3\]\"" {  } { { "proc.v" "R7\[3\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R0\[3\] " "Logic cell \"proc:cpu\|R0\[3\]\"" {  } { { "proc.v" "R0\[3\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R1\[3\] " "Logic cell \"proc:cpu\|R1\[3\]\"" {  } { { "proc.v" "R1\[3\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_q\[3\] " "Logic cell \"mem_q\[3\]\"" {  } { { "processor_with_ROM.v" "mem_q\[3\]" { Text "D:/OneDrive/sw/sw_proc/processor_with_ROM.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|G\[3\] " "Logic cell \"proc:cpu\|G\[3\]\"" {  } { { "proc.v" "G\[3\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R2\[4\] " "Logic cell \"proc:cpu\|R2\[4\]\"" {  } { { "proc.v" "R2\[4\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R4\[4\] " "Logic cell \"proc:cpu\|R4\[4\]\"" {  } { { "proc.v" "R4\[4\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R5\[4\] " "Logic cell \"proc:cpu\|R5\[4\]\"" {  } { { "proc.v" "R5\[4\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R6\[4\] " "Logic cell \"proc:cpu\|R6\[4\]\"" {  } { { "proc.v" "R6\[4\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R3\[4\] " "Logic cell \"proc:cpu\|R3\[4\]\"" {  } { { "proc.v" "R3\[4\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R7\[4\] " "Logic cell \"proc:cpu\|R7\[4\]\"" {  } { { "proc.v" "R7\[4\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R0\[4\] " "Logic cell \"proc:cpu\|R0\[4\]\"" {  } { { "proc.v" "R0\[4\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R1\[4\] " "Logic cell \"proc:cpu\|R1\[4\]\"" {  } { { "proc.v" "R1\[4\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_q\[4\] " "Logic cell \"mem_q\[4\]\"" {  } { { "processor_with_ROM.v" "mem_q\[4\]" { Text "D:/OneDrive/sw/sw_proc/processor_with_ROM.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|G\[4\] " "Logic cell \"proc:cpu\|G\[4\]\"" {  } { { "proc.v" "G\[4\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R2\[5\] " "Logic cell \"proc:cpu\|R2\[5\]\"" {  } { { "proc.v" "R2\[5\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R4\[5\] " "Logic cell \"proc:cpu\|R4\[5\]\"" {  } { { "proc.v" "R4\[5\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R5\[5\] " "Logic cell \"proc:cpu\|R5\[5\]\"" {  } { { "proc.v" "R5\[5\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R6\[5\] " "Logic cell \"proc:cpu\|R6\[5\]\"" {  } { { "proc.v" "R6\[5\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R3\[5\] " "Logic cell \"proc:cpu\|R3\[5\]\"" {  } { { "proc.v" "R3\[5\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R7\[5\] " "Logic cell \"proc:cpu\|R7\[5\]\"" {  } { { "proc.v" "R7\[5\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R0\[5\] " "Logic cell \"proc:cpu\|R0\[5\]\"" {  } { { "proc.v" "R0\[5\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R1\[5\] " "Logic cell \"proc:cpu\|R1\[5\]\"" {  } { { "proc.v" "R1\[5\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_q\[5\] " "Logic cell \"mem_q\[5\]\"" {  } { { "processor_with_ROM.v" "mem_q\[5\]" { Text "D:/OneDrive/sw/sw_proc/processor_with_ROM.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|G\[5\] " "Logic cell \"proc:cpu\|G\[5\]\"" {  } { { "proc.v" "G\[5\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R2\[6\] " "Logic cell \"proc:cpu\|R2\[6\]\"" {  } { { "proc.v" "R2\[6\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R4\[6\] " "Logic cell \"proc:cpu\|R4\[6\]\"" {  } { { "proc.v" "R4\[6\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R5\[6\] " "Logic cell \"proc:cpu\|R5\[6\]\"" {  } { { "proc.v" "R5\[6\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R6\[6\] " "Logic cell \"proc:cpu\|R6\[6\]\"" {  } { { "proc.v" "R6\[6\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R3\[6\] " "Logic cell \"proc:cpu\|R3\[6\]\"" {  } { { "proc.v" "R3\[6\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R7\[6\] " "Logic cell \"proc:cpu\|R7\[6\]\"" {  } { { "proc.v" "R7\[6\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R0\[6\] " "Logic cell \"proc:cpu\|R0\[6\]\"" {  } { { "proc.v" "R0\[6\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R1\[6\] " "Logic cell \"proc:cpu\|R1\[6\]\"" {  } { { "proc.v" "R1\[6\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_q\[6\] " "Logic cell \"mem_q\[6\]\"" {  } { { "processor_with_ROM.v" "mem_q\[6\]" { Text "D:/OneDrive/sw/sw_proc/processor_with_ROM.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|G\[6\] " "Logic cell \"proc:cpu\|G\[6\]\"" {  } { { "proc.v" "G\[6\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R2\[7\] " "Logic cell \"proc:cpu\|R2\[7\]\"" {  } { { "proc.v" "R2\[7\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R4\[7\] " "Logic cell \"proc:cpu\|R4\[7\]\"" {  } { { "proc.v" "R4\[7\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R5\[7\] " "Logic cell \"proc:cpu\|R5\[7\]\"" {  } { { "proc.v" "R5\[7\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R6\[7\] " "Logic cell \"proc:cpu\|R6\[7\]\"" {  } { { "proc.v" "R6\[7\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R3\[7\] " "Logic cell \"proc:cpu\|R3\[7\]\"" {  } { { "proc.v" "R3\[7\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R7\[7\] " "Logic cell \"proc:cpu\|R7\[7\]\"" {  } { { "proc.v" "R7\[7\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R0\[7\] " "Logic cell \"proc:cpu\|R0\[7\]\"" {  } { { "proc.v" "R0\[7\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R1\[7\] " "Logic cell \"proc:cpu\|R1\[7\]\"" {  } { { "proc.v" "R1\[7\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_q\[7\] " "Logic cell \"mem_q\[7\]\"" {  } { { "processor_with_ROM.v" "mem_q\[7\]" { Text "D:/OneDrive/sw/sw_proc/processor_with_ROM.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|G\[7\] " "Logic cell \"proc:cpu\|G\[7\]\"" {  } { { "proc.v" "G\[7\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R2\[8\] " "Logic cell \"proc:cpu\|R2\[8\]\"" {  } { { "proc.v" "R2\[8\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R4\[8\] " "Logic cell \"proc:cpu\|R4\[8\]\"" {  } { { "proc.v" "R4\[8\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R5\[8\] " "Logic cell \"proc:cpu\|R5\[8\]\"" {  } { { "proc.v" "R5\[8\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R6\[8\] " "Logic cell \"proc:cpu\|R6\[8\]\"" {  } { { "proc.v" "R6\[8\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R3\[8\] " "Logic cell \"proc:cpu\|R3\[8\]\"" {  } { { "proc.v" "R3\[8\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R7\[8\] " "Logic cell \"proc:cpu\|R7\[8\]\"" {  } { { "proc.v" "R7\[8\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R0\[8\] " "Logic cell \"proc:cpu\|R0\[8\]\"" {  } { { "proc.v" "R0\[8\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|R1\[8\] " "Logic cell \"proc:cpu\|R1\[8\]\"" {  } { { "proc.v" "R1\[8\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "mem_q\[8\] " "Logic cell \"mem_q\[8\]\"" {  } { { "processor_with_ROM.v" "mem_q\[8\]" { Text "D:/OneDrive/sw/sw_proc/processor_with_ROM.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|G\[8\] " "Logic cell \"proc:cpu\|G\[8\]\"" {  } { { "proc.v" "G\[8\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "counter_addr\[0\] " "Logic cell \"counter_addr\[0\]\"" {  } { { "processor_with_ROM.v" "counter_addr\[0\]" { Text "D:/OneDrive/sw/sw_proc/processor_with_ROM.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "counter_addr\[1\] " "Logic cell \"counter_addr\[1\]\"" {  } { { "processor_with_ROM.v" "counter_addr\[1\]" { Text "D:/OneDrive/sw/sw_proc/processor_with_ROM.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "counter_addr\[2\] " "Logic cell \"counter_addr\[2\]\"" {  } { { "processor_with_ROM.v" "counter_addr\[2\]" { Text "D:/OneDrive/sw/sw_proc/processor_with_ROM.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "counter_addr\[3\] " "Logic cell \"counter_addr\[3\]\"" {  } { { "processor_with_ROM.v" "counter_addr\[3\]" { Text "D:/OneDrive/sw/sw_proc/processor_with_ROM.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "counter_addr\[4\] " "Logic cell \"counter_addr\[4\]\"" {  } { { "processor_with_ROM.v" "counter_addr\[4\]" { Text "D:/OneDrive/sw/sw_proc/processor_with_ROM.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|A\[0\] " "Logic cell \"proc:cpu\|A\[0\]\"" {  } { { "proc.v" "A\[0\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|A\[1\] " "Logic cell \"proc:cpu\|A\[1\]\"" {  } { { "proc.v" "A\[1\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|A\[2\] " "Logic cell \"proc:cpu\|A\[2\]\"" {  } { { "proc.v" "A\[2\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|A\[3\] " "Logic cell \"proc:cpu\|A\[3\]\"" {  } { { "proc.v" "A\[3\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|A\[4\] " "Logic cell \"proc:cpu\|A\[4\]\"" {  } { { "proc.v" "A\[4\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|A\[5\] " "Logic cell \"proc:cpu\|A\[5\]\"" {  } { { "proc.v" "A\[5\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|A\[6\] " "Logic cell \"proc:cpu\|A\[6\]\"" {  } { { "proc.v" "A\[6\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|A\[7\] " "Logic cell \"proc:cpu\|A\[7\]\"" {  } { { "proc.v" "A\[7\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:cpu\|A\[8\] " "Logic cell \"proc:cpu\|A\[8\]\"" {  } { { "proc.v" "A\[8\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558288642216 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1558288642216 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/OneDrive/sw/sw_proc/output_files/processor_with_ROM.map.smsg " "Generated suppressed messages file D:/OneDrive/sw/sw_proc/output_files/processor_with_ROM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558288642262 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558288642382 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558288642382 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "347 " "Implemented 347 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558288642466 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558288642466 ""} { "Info" "ICUT_CUT_TM_LCELLS" "324 " "Implemented 324 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558288642466 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1558288642466 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558288642466 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558288642498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 19:57:22 2019 " "Processing ended: Sun May 19 19:57:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558288642498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558288642498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558288642498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558288642498 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1558288643755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558288643758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 19:57:23 2019 " "Processing started: Sun May 19 19:57:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558288643758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1558288643758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processor_with_ROM -c processor_with_ROM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off processor_with_ROM -c processor_with_ROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1558288643758 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1558288643910 ""}
{ "Info" "0" "" "Project  = processor_with_ROM" {  } {  } 0 0 "Project  = processor_with_ROM" 0 0 "Fitter" 0 0 1558288643910 ""}
{ "Info" "0" "" "Revision = processor_with_ROM" {  } {  } 0 0 "Revision = processor_with_ROM" 0 0 "Fitter" 0 0 1558288643910 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1558288644049 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1558288644049 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "processor_with_ROM 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"processor_with_ROM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1558288644056 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1558288644106 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1558288644106 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1558288644494 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1558288644521 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1558288644821 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1558288644825 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 14 " "No exact pin location assignment(s) for 14 pins of 14 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1558288645042 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1558288656412 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PClock~inputCLKENA0 101 global CLKCTRL_G10 " "PClock~inputCLKENA0 with 101 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1558288656583 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "MClock~inputCLKENA0 14 global CLKCTRL_G8 " "MClock~inputCLKENA0 with 14 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1558288656583 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1558288656583 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558288656584 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1558288656588 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558288656588 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558288656589 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1558288656590 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1558288656590 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1558288656590 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1558288656591 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1558288656591 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1558288656591 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558288656621 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor_with_ROM.sdc " "Synopsys Design Constraints File file not found: 'processor_with_ROM.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1558288662662 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1558288662663 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1558288662665 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1558288662665 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1558288662665 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1558288662672 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1558288662771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558288664657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1558288666033 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1558288667981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558288667982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1558288669217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "D:/OneDrive/sw/sw_proc/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1558288673571 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1558288673571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1558288676209 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1558288676209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558288676214 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.46 " "Total time spent on timing analysis during the Fitter is 0.46 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1558288677573 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558288677610 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558288678003 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558288678004 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558288678401 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558288680439 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/OneDrive/sw/sw_proc/output_files/processor_with_ROM.fit.smsg " "Generated suppressed messages file D:/OneDrive/sw/sw_proc/output_files/processor_with_ROM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1558288680753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6690 " "Peak virtual memory: 6690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558288681251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 19:58:01 2019 " "Processing ended: Sun May 19 19:58:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558288681251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558288681251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558288681251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1558288681251 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1558288682397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558288682402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 19:58:02 2019 " "Processing started: Sun May 19 19:58:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558288682402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1558288682402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off processor_with_ROM -c processor_with_ROM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off processor_with_ROM -c processor_with_ROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1558288682402 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1558288683260 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1558288688662 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558288689050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 19:58:09 2019 " "Processing ended: Sun May 19 19:58:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558288689050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558288689050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558288689050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1558288689050 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1558288689742 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1558288690273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558288690277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 19:58:09 2019 " "Processing started: Sun May 19 19:58:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558288690277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1558288690277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processor_with_ROM -c processor_with_ROM " "Command: quartus_sta processor_with_ROM -c processor_with_ROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1558288690277 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1558288690408 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1558288691182 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1558288691182 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1558288691225 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1558288691225 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor_with_ROM.sdc " "Synopsys Design Constraints File file not found: 'processor_with_ROM.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1558288691730 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1558288691731 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MClock MClock " "create_clock -period 1.000 -name MClock MClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1558288691732 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PClock PClock " "create_clock -period 1.000 -name PClock PClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1558288691732 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558288691732 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1558288691733 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558288691733 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1558288691734 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1558288691742 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1558288691765 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1558288691765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.631 " "Worst-case setup slack is -5.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288691770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288691770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.631            -468.368 PClock  " "   -5.631            -468.368 PClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288691770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.564              -4.052 MClock  " "   -0.564              -4.052 MClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288691770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558288691770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288691775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288691775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 MClock  " "    0.355               0.000 MClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288691775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.487               0.000 PClock  " "    0.487               0.000 PClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288691775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558288691775 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558288691780 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558288691787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288691788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288691788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -25.934 MClock  " "   -2.174             -25.934 MClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288691788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -54.434 PClock  " "   -0.394             -54.434 PClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288691788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558288691788 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1558288691802 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1558288691830 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1558288693022 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558288693094 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1558288693101 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1558288693101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.692 " "Worst-case setup slack is -5.692" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288693103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288693103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.692            -469.432 PClock  " "   -5.692            -469.432 PClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288693103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.482              -3.803 MClock  " "   -0.482              -3.803 MClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288693103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558288693103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.325 " "Worst-case hold slack is 0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288693108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288693108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 MClock  " "    0.325               0.000 MClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288693108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 PClock  " "    0.491               0.000 PClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288693108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558288693108 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558288693116 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558288693123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288693130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288693130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -26.406 MClock  " "   -2.174             -26.406 MClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288693130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -57.905 PClock  " "   -0.394             -57.905 PClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288693130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558288693130 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1558288693141 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1558288693310 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1558288694273 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558288694343 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1558288694344 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1558288694344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.758 " "Worst-case setup slack is -2.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288694346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288694346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.758            -226.381 PClock  " "   -2.758            -226.381 PClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288694346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.049               0.000 MClock  " "    0.049               0.000 MClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288694346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558288694346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.183 " "Worst-case hold slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288694350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288694350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 MClock  " "    0.183               0.000 MClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288694350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 PClock  " "    0.225               0.000 PClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288694350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558288694350 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558288694351 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558288694355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288694357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288694357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -22.204 MClock  " "   -2.174             -22.204 MClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288694357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084              -8.176 PClock  " "   -0.084              -8.176 PClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288694357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558288694357 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1558288694370 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558288694538 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1558288694539 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1558288694539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.567 " "Worst-case setup slack is -2.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288694541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288694541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.567            -211.495 PClock  " "   -2.567            -211.495 PClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288694541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 MClock  " "    0.139               0.000 MClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288694541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558288694541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.173 " "Worst-case hold slack is 0.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288694544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288694544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 MClock  " "    0.173               0.000 MClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288694544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 PClock  " "    0.215               0.000 PClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288694544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558288694544 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558288694546 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558288694547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288694549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288694549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -22.224 MClock  " "   -2.174             -22.224 MClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288694549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.082              -7.995 PClock  " "   -0.082              -7.995 PClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558288694549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558288694549 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1558288695798 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1558288695799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5179 " "Peak virtual memory: 5179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558288695862 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 19:58:15 2019 " "Processing ended: Sun May 19 19:58:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558288695862 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558288695862 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558288695862 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1558288695862 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus Prime Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1558288696581 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558290554288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558290554292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 20:29:14 2019 " "Processing started: Sun May 19 20:29:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558290554292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1558290554292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp processor_with_ROM -c processor_with_ROM --netlist_type=atom_map " "Command: quartus_npp processor_with_ROM -c processor_with_ROM --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1558290554292 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1558290554500 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558290554572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 20:29:14 2019 " "Processing ended: Sun May 19 20:29:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558290554572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558290554572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558290554572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1558290554572 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558290581434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558290581437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 20:29:41 2019 " "Processing started: Sun May 19 20:29:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558290581437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1558290581437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp processor_with_ROM -c processor_with_ROM --netlist_type=sgate " "Command: quartus_npp processor_with_ROM -c processor_with_ROM --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1558290581437 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1558290581615 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4560 " "Peak virtual memory: 4560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558290581646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 20:29:41 2019 " "Processing ended: Sun May 19 20:29:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558290581646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558290581646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558290581646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1558290581646 ""}
