{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 26 16:48:58 2012 " "Info: Processing started: Thu Apr 26 16:48:58 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off patmos -c patmos " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off patmos -c patmos" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/uart_blink.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/sabb/Documents/PhD/Github/patmos/vhdl/core/uart_blink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_blink-bench " "Info: Found design unit 1: uart_blink-bench" {  } { { "../vhdl/core/uart_blink.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/uart_blink.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uart_blink " "Info: Found entity 1: uart_blink" {  } { { "../vhdl/core/uart_blink.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/uart_blink.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/fifo.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file /home/sabb/Documents/PhD/Github/patmos/vhdl/core/fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_elem-rtl " "Info: Found design unit 1: fifo_elem-rtl" {  } { { "../vhdl/core/fifo.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/fifo.vhd" 63 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fifo-rtl " "Info: Found design unit 2: fifo-rtl" {  } { { "../vhdl/core/fifo.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/fifo.vhd" 127 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fifo_elem " "Info: Found entity 1: fifo_elem" {  } { { "../vhdl/core/fifo.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/fifo.vhd" 45 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 fifo " "Info: Found entity 2: fifo" {  } { { "../vhdl/core/fifo.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/fifo.vhd" 108 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/sc_uart.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/sabb/Documents/PhD/Github/patmos/vhdl/core/sc_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sc_uart-rtl " "Info: Found design unit 1: sc_uart-rtl" {  } { { "../vhdl/core/sc_uart.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/sc_uart.vhd" 95 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sc_uart " "Info: Found entity 1: sc_uart" {  } { { "../vhdl/core/sc_uart.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/sc_uart.vhd" 64 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 patmos_adder-arch " "Info: Found design unit 1: patmos_adder-arch" {  } { { "../vhdl/core/patmos_adder.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_adder.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 patmos_adder " "Info: Found entity 1: patmos_adder" {  } { { "../vhdl/core/patmos_adder.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_adder.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 patmos_alu-arch " "Info: Found design unit 1: patmos_alu-arch" {  } { { "../vhdl/core/patmos_alu.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_alu.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 patmos_alu " "Info: Found entity 1: patmos_alu" {  } { { "../vhdl/core/patmos_alu.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_alu.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_core.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 patmos_core-arch " "Info: Found design unit 1: patmos_core-arch" {  } { { "../vhdl/core/patmos_core.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_core.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 patmos_core " "Info: Found entity 1: patmos_core" {  } { { "../vhdl/core/patmos_core.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_core.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_data_memory.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 patmos_data_memory-arch " "Info: Found design unit 1: patmos_data_memory-arch" {  } { { "../vhdl/core/patmos_data_memory.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_data_memory.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 patmos_data_memory " "Info: Found entity 1: patmos_data_memory" {  } { { "../vhdl/core/patmos_data_memory.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_data_memory.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_decode.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 patmos_decode-arch " "Info: Found design unit 1: patmos_decode-arch" {  } { { "../vhdl/core/patmos_decode.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_decode.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 patmos_decode " "Info: Found entity 1: patmos_decode" {  } { { "../vhdl/core/patmos_decode.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_decode.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_equal_check.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_equal_check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 patmos_equal_check-arch " "Info: Found design unit 1: patmos_equal_check-arch" {  } { { "../vhdl/core/patmos_equal_check.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_equal_check.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 patmos_equal_check " "Info: Found entity 1: patmos_equal_check" {  } { { "../vhdl/core/patmos_equal_check.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_equal_check.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_execute.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 patmos_execute-arch " "Info: Found design unit 1: patmos_execute-arch" {  } { { "../vhdl/core/patmos_execute.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_execute.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 patmos_execute " "Info: Found entity 1: patmos_execute" {  } { { "../vhdl/core/patmos_execute.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_execute.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_fetch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 patmos_fetch-arch " "Info: Found design unit 1: patmos_fetch-arch" {  } { { "../vhdl/core/patmos_fetch.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_fetch.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 patmos_fetch " "Info: Found entity 1: patmos_fetch" {  } { { "../vhdl/core/patmos_fetch.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_fetch.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_forward.vhd 6 3 " "Info: Found 6 design units, including 3 entities, in source file /home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_forward.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forward_type_select-arch " "Info: Found design unit 1: forward_type_select-arch" {  } { { "../vhdl/core/patmos_forward.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_forward.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 patmos_forward_value-arch " "Info: Found design unit 2: patmos_forward_value-arch" {  } { { "../vhdl/core/patmos_forward.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_forward.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 patmos_forward-arch " "Info: Found design unit 3: patmos_forward-arch" {  } { { "../vhdl/core/patmos_forward.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_forward.vhd" 91 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 forward_type_select " "Info: Found entity 1: forward_type_select" {  } { { "../vhdl/core/patmos_forward.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_forward.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 patmos_forward_value " "Info: Found entity 2: patmos_forward_value" {  } { { "../vhdl/core/patmos_forward.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_forward.vhd" 45 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 patmos_forward " "Info: Found entity 3: patmos_forward" {  } { { "../vhdl/core/patmos_forward.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_forward.vhd" 77 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_instruction_memory.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 patmos_rom-arch " "Info: Found design unit 1: patmos_rom-arch" {  } { { "../vhdl/core/patmos_instruction_memory.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_instruction_memory.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 patmos_rom " "Info: Found entity 1: patmos_rom" {  } { { "../vhdl/core/patmos_instruction_memory.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_instruction_memory.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_mem_stage.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_mem_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 patmos_mem_stage-arch " "Info: Found design unit 1: patmos_mem_stage-arch" {  } { { "../vhdl/core/patmos_mem_stage.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_mem_stage.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 patmos_mem_stage " "Info: Found entity 1: patmos_mem_stage" {  } { { "../vhdl/core/patmos_mem_stage.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_mem_stage.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_mux_3x32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_mux_3x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 patmos_mux_3x32-arch " "Info: Found design unit 1: patmos_mux_3x32-arch" {  } { { "../vhdl/core/patmos_mux_3x32.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_mux_3x32.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 patmos_mux_3x32 " "Info: Found entity 1: patmos_mux_3x32" {  } { { "../vhdl/core/patmos_mux_3x32.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_mux_3x32.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_mux_32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_mux_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 patmos_mux_32-arch " "Info: Found design unit 1: patmos_mux_32-arch" {  } { { "../vhdl/core/patmos_mux_32.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_mux_32.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 patmos_mux_32 " "Info: Found entity 1: patmos_mux_32" {  } { { "../vhdl/core/patmos_mux_32.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_mux_32.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_pc_generator.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file /home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_pc_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 patmos_pc_generator-arch " "Info: Found design unit 1: patmos_pc_generator-arch" {  } { { "../vhdl/core/patmos_pc_generator.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_pc_generator.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sign_extension-arch " "Info: Found design unit 2: sign_extension-arch" {  } { { "../vhdl/core/patmos_pc_generator.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_pc_generator.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 patmos_pc_generator " "Info: Found entity 1: patmos_pc_generator" {  } { { "../vhdl/core/patmos_pc_generator.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_pc_generator.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sign_extension " "Info: Found entity 2: sign_extension" {  } { { "../vhdl/core/patmos_pc_generator.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_pc_generator.vhd" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_register_file.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 patmos_register_file-arch " "Info: Found design unit 1: patmos_register_file-arch" {  } { { "../vhdl/core/patmos_register_file.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_register_file.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 patmos_register_file " "Info: Found entity 1: patmos_register_file" {  } { { "../vhdl/core/patmos_register_file.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_register_file.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_type_package.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_type_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 patmos_type_package " "Info: Found design unit 1: patmos_type_package" {  } { { "../vhdl/core/patmos_type_package.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_type_package.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "patmos_core " "Info: Elaborating entity \"patmos_core\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rd patmos_core.vhd(74) " "Warning (10540): VHDL Signal Declaration warning at patmos_core.vhd(74): used explicit default value for signal \"rd\" because signal was never assigned a value" {  } { { "../vhdl/core/patmos_core.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_core.vhd" 74 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_data patmos_core.vhd(75) " "Warning (10036): Verilog HDL or VHDL warning at patmos_core.vhd(75): object \"rd_data\" assigned a value but never read" {  } { { "../vhdl/core/patmos_core.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_core.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdy_cnt patmos_core.vhd(76) " "Warning (10036): Verilog HDL or VHDL warning at patmos_core.vhd(76): object \"rdy_cnt\" assigned a value but never read" {  } { { "../vhdl/core/patmos_core.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_core.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rxd patmos_core.vhd(89) " "Warning (10541): VHDL Signal Declaration warning at patmos_core.vhd(89): used implicit default value for signal \"rxd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/core/patmos_core.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_core.vhd" 89 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "mem_dout patmos_core.vhd(207) " "Warning (10812): VHDL warning at patmos_core.vhd(207): sensitivity list already contains mem_dout" {  } { { "../vhdl/core/patmos_core.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_core.vhd" 207 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decode_din patmos_core.vhd(264) " "Warning (10492): VHDL Process Statement warning at patmos_core.vhd(264): signal \"decode_din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/core/patmos_core.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_core.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "decode_din.rs1_in patmos_core.vhd(26) " "Warning (10873): Using initial value X (don't care) for net \"decode_din.rs1_in\" at patmos_core.vhd(26)" {  } { { "../vhdl/core/patmos_core.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_core.vhd" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "decode_din.rs2_in patmos_core.vhd(26) " "Warning (10873): Using initial value X (don't care) for net \"decode_din.rs2_in\" at patmos_core.vhd(26)" {  } { { "../vhdl/core/patmos_core.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_core.vhd" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "decode_din.alu_src_in patmos_core.vhd(26) " "Warning (10873): Using initial value X (don't care) for net \"decode_din.alu_src_in\" at patmos_core.vhd(26)" {  } { { "../vhdl/core/patmos_core.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_core.vhd" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "patmos_fetch patmos_fetch:fet A:arch " "Info: Elaborating entity \"patmos_fetch\" using architecture \"A:arch\" for hierarchy \"patmos_fetch:fet\"" {  } { { "../vhdl/core/patmos_core.vhd" "fet" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_core.vhd" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "patmos_adder patmos_adder:pc_adder A:arch " "Info: Elaborating entity \"patmos_adder\" using architecture \"A:arch\" for hierarchy \"patmos_adder:pc_adder\"" {  } { { "../vhdl/core/patmos_core.vhd" "pc_adder" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_core.vhd" 105 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "patmos_mux_32 patmos_mux_32:mux_pc A:arch " "Info: Elaborating entity \"patmos_mux_32\" using architecture \"A:arch\" for hierarchy \"patmos_mux_32:mux_pc\"" {  } { { "../vhdl/core/patmos_core.vhd" "mux_pc" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_core.vhd" 108 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "patmos_pc_generator patmos_pc_generator:pc_gen A:arch " "Info: Elaborating entity \"patmos_pc_generator\" using architecture \"A:arch\" for hierarchy \"patmos_pc_generator:pc_gen\"" {  } { { "../vhdl/core/patmos_core.vhd" "pc_gen" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_core.vhd" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "patmos_rom patmos_rom:inst_mem A:arch " "Info: Elaborating entity \"patmos_rom\" using architecture \"A:arch\" for hierarchy \"patmos_rom:inst_mem\"" {  } { { "../vhdl/core/patmos_core.vhd" "inst_mem" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_core.vhd" 114 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rom_unit\[1..3\] patmos_instruction_memory.vhd(15) " "Warning (10873): Using initial value X (don't care) for net \"rom_unit\[1..3\]\" at patmos_instruction_memory.vhd(15)" {  } { { "../vhdl/core/patmos_instruction_memory.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_instruction_memory.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rom_unit\[5..7\] patmos_instruction_memory.vhd(15) " "Warning (10873): Using initial value X (don't care) for net \"rom_unit\[5..7\]\" at patmos_instruction_memory.vhd(15)" {  } { { "../vhdl/core/patmos_instruction_memory.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_instruction_memory.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rom_unit\[9..11\] patmos_instruction_memory.vhd(15) " "Warning (10873): Using initial value X (don't care) for net \"rom_unit\[9..11\]\" at patmos_instruction_memory.vhd(15)" {  } { { "../vhdl/core/patmos_instruction_memory.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_instruction_memory.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rom_unit\[13..15\] patmos_instruction_memory.vhd(15) " "Warning (10873): Using initial value X (don't care) for net \"rom_unit\[13..15\]\" at patmos_instruction_memory.vhd(15)" {  } { { "../vhdl/core/patmos_instruction_memory.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_instruction_memory.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rom_unit\[17..19\] patmos_instruction_memory.vhd(15) " "Warning (10873): Using initial value X (don't care) for net \"rom_unit\[17..19\]\" at patmos_instruction_memory.vhd(15)" {  } { { "../vhdl/core/patmos_instruction_memory.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_instruction_memory.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rom_unit\[21..23\] patmos_instruction_memory.vhd(15) " "Warning (10873): Using initial value X (don't care) for net \"rom_unit\[21..23\]\" at patmos_instruction_memory.vhd(15)" {  } { { "../vhdl/core/patmos_instruction_memory.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_instruction_memory.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rom_unit\[25..27\] patmos_instruction_memory.vhd(15) " "Warning (10873): Using initial value X (don't care) for net \"rom_unit\[25..27\]\" at patmos_instruction_memory.vhd(15)" {  } { { "../vhdl/core/patmos_instruction_memory.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_instruction_memory.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rom_unit\[29..31\] patmos_instruction_memory.vhd(15) " "Warning (10873): Using initial value X (don't care) for net \"rom_unit\[29..31\]\" at patmos_instruction_memory.vhd(15)" {  } { { "../vhdl/core/patmos_instruction_memory.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_instruction_memory.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rom_unit\[33..35\] patmos_instruction_memory.vhd(15) " "Warning (10873): Using initial value X (don't care) for net \"rom_unit\[33..35\]\" at patmos_instruction_memory.vhd(15)" {  } { { "../vhdl/core/patmos_instruction_memory.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_instruction_memory.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rom_unit\[37..39\] patmos_instruction_memory.vhd(15) " "Warning (10873): Using initial value X (don't care) for net \"rom_unit\[37..39\]\" at patmos_instruction_memory.vhd(15)" {  } { { "../vhdl/core/patmos_instruction_memory.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_instruction_memory.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rom_unit\[41..51\] patmos_instruction_memory.vhd(15) " "Warning (10873): Using initial value X (don't care) for net \"rom_unit\[41..51\]\" at patmos_instruction_memory.vhd(15)" {  } { { "../vhdl/core/patmos_instruction_memory.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_instruction_memory.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rom_unit\[53..55\] patmos_instruction_memory.vhd(15) " "Warning (10873): Using initial value X (don't care) for net \"rom_unit\[53..55\]\" at patmos_instruction_memory.vhd(15)" {  } { { "../vhdl/core/patmos_instruction_memory.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_instruction_memory.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rom_unit\[57..255\] patmos_instruction_memory.vhd(15) " "Warning (10873): Using initial value X (don't care) for net \"rom_unit\[57..255\]\" at patmos_instruction_memory.vhd(15)" {  } { { "../vhdl/core/patmos_instruction_memory.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_instruction_memory.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "patmos_register_file patmos_register_file:reg_file A:arch " "Info: Elaborating entity \"patmos_register_file\" using architecture \"A:arch\" for hierarchy \"patmos_register_file:reg_file\"" {  } { { "../vhdl/core/patmos_core.vhd" "reg_file" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_core.vhd" 120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "patmos_decode patmos_decode:dec A:arch " "Info: Elaborating entity \"patmos_decode\" using architecture \"A:arch\" for hierarchy \"patmos_decode:dec\"" {  } { { "../vhdl/core/patmos_core.vhd" "dec" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_core.vhd" 126 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "dout.predicate_bit_out patmos_decode.vhd(14) " "Warning (10873): Using initial value X (don't care) for net \"dout.predicate_bit_out\" at patmos_decode.vhd(14)" {  } { { "../vhdl/core/patmos_decode.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_decode.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "dout.wb_we_out patmos_decode.vhd(14) " "Warning (10873): Using initial value X (don't care) for net \"dout.wb_we_out\" at patmos_decode.vhd(14)" {  } { { "../vhdl/core/patmos_decode.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_decode.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "dout.pd_out patmos_decode.vhd(14) " "Warning (10873): Using initial value X (don't care) for net \"dout.pd_out\" at patmos_decode.vhd(14)" {  } { { "../vhdl/core/patmos_decode.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_decode.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "dout.sd_out patmos_decode.vhd(14) " "Warning (10873): Using initial value X (don't care) for net \"dout.sd_out\" at patmos_decode.vhd(14)" {  } { { "../vhdl/core/patmos_decode.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_decode.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "dout.ss_out patmos_decode.vhd(14) " "Warning (10873): Using initial value X (don't care) for net \"dout.ss_out\" at patmos_decode.vhd(14)" {  } { { "../vhdl/core/patmos_decode.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_decode.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "dout.load_immediate_out patmos_decode.vhd(14) " "Warning (10873): Using initial value X (don't care) for net \"dout.load_immediate_out\" at patmos_decode.vhd(14)" {  } { { "../vhdl/core/patmos_decode.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_decode.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "dout.ld_function_type_out patmos_decode.vhd(14) " "Warning (10873): Using initial value X (don't care) for net \"dout.ld_function_type_out\" at patmos_decode.vhd(14)" {  } { { "../vhdl/core/patmos_decode.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_decode.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "patmos_forward_value patmos_forward_value:mux_br1 A:arch " "Info: Elaborating entity \"patmos_forward_value\" using architecture \"A:arch\" for hierarchy \"patmos_forward_value:mux_br1\"" {  } { { "../vhdl/core/patmos_core.vhd" "mux_br1" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_core.vhd" 129 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "patmos_forward patmos_forward:forward_br A:arch " "Info: Elaborating entity \"patmos_forward\" using architecture \"A:arch\" for hierarchy \"patmos_forward:forward_br\"" {  } { { "../vhdl/core/patmos_core.vhd" "forward_br" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_core.vhd" 135 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "forward_type_select patmos_forward:forward_br\|forward_type_select:uut_rs A:arch " "Info: Elaborating entity \"forward_type_select\" using architecture \"A:arch\" for hierarchy \"patmos_forward:forward_br\|forward_type_select:uut_rs\"" {  } { { "../vhdl/core/patmos_forward.vhd" "uut_rs" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_forward.vhd" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "patmos_equal_check patmos_equal_check:equal_check A:arch " "Info: Elaborating entity \"patmos_equal_check\" using architecture \"A:arch\" for hierarchy \"patmos_equal_check:equal_check\"" {  } { { "../vhdl/core/patmos_core.vhd" "equal_check" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_core.vhd" 139 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "patmos_alu patmos_alu:alu A:arch " "Info: Elaborating entity \"patmos_alu\" using architecture \"A:arch\" for hierarchy \"patmos_alu:alu\"" {  } { { "../vhdl/core/patmos_core.vhd" "alu" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_core.vhd" 166 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "patmos_execute patmos_execute:execute A:arch " "Info: Elaborating entity \"patmos_execute\" using architecture \"A:arch\" for hierarchy \"patmos_execute:execute\"" {  } { { "../vhdl/core/patmos_core.vhd" "execute" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_core.vhd" 177 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "patmos_data_memory patmos_data_memory:memory A:arch " "Info: Elaborating entity \"patmos_data_memory\" using architecture \"A:arch\" for hierarchy \"patmos_data_memory:memory\"" {  } { { "../vhdl/core/patmos_core.vhd" "memory" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_core.vhd" 183 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "patmos_mem_stage patmos_mem_stage:memory_stage A:arch " "Info: Elaborating entity \"patmos_mem_stage\" using architecture \"A:arch\" for hierarchy \"patmos_mem_stage:memory_stage\"" {  } { { "../vhdl/core/patmos_core.vhd" "memory_stage" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_core.vhd" 197 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "dout.mem_write_data_out patmos_mem_stage.vhd(13) " "Warning (10873): Using initial value X (don't care) for net \"dout.mem_write_data_out\" at patmos_mem_stage.vhd(13)" {  } { { "../vhdl/core/patmos_mem_stage.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_mem_stage.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_uart sc_uart:sc_uart_inst " "Info: Elaborating entity \"sc_uart\" for hierarchy \"sc_uart:sc_uart_inst\"" {  } { { "../vhdl/core/patmos_core.vhd" "sc_uart_inst" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/patmos_core.vhd" 221 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pa_error sc_uart.vhd(91) " "Warning (10541): VHDL Signal Declaration warning at sc_uart.vhd(91): used implicit default value for signal \"pa_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/core/sc_uart.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/sc_uart.vhd" 91 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tf_half sc_uart.vhd(130) " "Warning (10036): Verilog HDL or VHDL warning at sc_uart.vhd(130): object \"tf_half\" assigned a value but never read" {  } { { "../vhdl/core/sc_uart.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/sc_uart.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo sc_uart:sc_uart_inst\|fifo:tf " "Info: Elaborating entity \"fifo\" for hierarchy \"sc_uart:sc_uart_inst\|fifo:tf\"" {  } { { "../vhdl/core/sc_uart.vhd" "tf" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/sc_uart.vhd" 273 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_elem sc_uart:sc_uart_inst\|fifo:tf\|fifo_elem:\\g1:0:f1 " "Info: Elaborating entity \"fifo_elem\" for hierarchy \"sc_uart:sc_uart_inst\|fifo:tf\|fifo_elem:\\g1:0:f1\"" {  } { { "../vhdl/core/fifo.vhd" "\\g1:0:f1" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/fifo.vhd" 158 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "patmos_data_memory:memory\|data_mem_rtl_0 " "Info: Inferred altsyncram megafunction from the following design logic: \"patmos_data_memory:memory\|data_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Info: Parameter WIDTH_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Info: Parameter WIDTHAD_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Info: Parameter NUMWORDS_A set to 256" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Info: Parameter WIDTH_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Info: Parameter WIDTHAD_B set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Info: Parameter NUMWORDS_B set to 256" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "patmos_rom:inst_mem\|Mux31_rtl_0 " "Info: Inferred altsyncram megafunction from the following design logic: \"patmos_rom:inst_mem\|Mux31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Info: Parameter OPERATION_MODE set to ROM" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 13 " "Info: Parameter WIDTH_A set to 13" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Info: Parameter WIDTHAD_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Info: Parameter NUMWORDS_A set to 256" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE patmos.patmos_core0.rtl.mif " "Info: Parameter INIT_FILE set to patmos.patmos_core0.rtl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "patmos_data_memory:memory\|altsyncram:data_mem_rtl_0 " "Info: Elaborated megafunction instantiation \"patmos_data_memory:memory\|altsyncram:data_mem_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "patmos_data_memory:memory\|altsyncram:data_mem_rtl_0 " "Info: Instantiated megafunction \"patmos_data_memory:memory\|altsyncram:data_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Info: Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Info: Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Info: Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Info: Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Info: Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Info: Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_irg1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_irg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_irg1 " "Info: Found entity 1: altsyncram_irg1" {  } { { "db/altsyncram_irg1.tdf" "" { Text "/home/sabb/Documents/PhD/Github/patmos/quartus/db/altsyncram_irg1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "patmos_rom:inst_mem\|altsyncram:Mux31_rtl_0 " "Info: Elaborated megafunction instantiation \"patmos_rom:inst_mem\|altsyncram:Mux31_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "patmos_rom:inst_mem\|altsyncram:Mux31_rtl_0 " "Info: Instantiated megafunction \"patmos_rom:inst_mem\|altsyncram:Mux31_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 13 " "Info: Parameter \"WIDTH_A\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Info: Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Info: Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE patmos.patmos_core0.rtl.mif " "Info: Parameter \"INIT_FILE\" = \"patmos.patmos_core0.rtl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gk01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gk01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gk01 " "Info: Found entity 1: altsyncram_gk01" {  } { { "db/altsyncram_gk01.tdf" "" { Text "/home/sabb/Documents/PhD/Github/patmos/quartus/db/altsyncram_gk01.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../vhdl/core/sc_uart.vhd" "" { Text "/home/sabb/Documents/PhD/Github/patmos/vhdl/core/sc_uart.vhd" 287 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "69 69 " "Info: 69 registers lost all their fanouts during netlist optimizations. The first 69 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sc_uart:sc_uart_inst\|rx_buf\[2\] " "Info: Register \"sc_uart:sc_uart_inst\|rx_buf\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sc_uart:sc_uart_inst\|rx_buf\[1\] " "Info: Register \"sc_uart:sc_uart_inst\|rx_buf\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sc_uart:sc_uart_inst\|rx_buf\[0\] " "Info: Register \"sc_uart:sc_uart_inst\|rx_buf\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sc_uart:sc_uart_inst\|rx_clk " "Info: Register \"sc_uart:sc_uart_inst\|rx_clk\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sc_uart:sc_uart_inst\|\\process_3:i\[0\] " "Info: Register \"sc_uart:sc_uart_inst\|\\process_3:i\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sc_uart:sc_uart_inst\|\\process_3:i\[1\] " "Info: Register \"sc_uart:sc_uart_inst\|\\process_3:i\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sc_uart:sc_uart_inst\|\\process_3:i\[2\] " "Info: Register \"sc_uart:sc_uart_inst\|\\process_3:i\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sc_uart:sc_uart_inst\|\\process_3:i\[3\] " "Info: Register \"sc_uart:sc_uart_inst\|\\process_3:i\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sc_uart:sc_uart_inst\|clkrx\[0\] " "Info: Register \"sc_uart:sc_uart_inst\|clkrx\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sc_uart:sc_uart_inst\|clkrx\[1\] " "Info: Register \"sc_uart:sc_uart_inst\|clkrx\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sc_uart:sc_uart_inst\|clkrx\[2\] " "Info: Register \"sc_uart:sc_uart_inst\|clkrx\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sc_uart:sc_uart_inst\|clkrx\[3\] " "Info: Register \"sc_uart:sc_uart_inst\|clkrx\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sc_uart:sc_uart_inst\|rx_clk_ena " "Info: Register \"sc_uart:sc_uart_inst\|rx_clk_ena\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sc_uart:sc_uart_inst\|uart_rx_state.s0 " "Info: Register \"sc_uart:sc_uart_inst\|uart_rx_state.s0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sc_uart:sc_uart_inst\|uart_rx_state.s1 " "Info: Register \"sc_uart:sc_uart_inst\|uart_rx_state.s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sc_uart:sc_uart_inst\|uart_rx_state.s2 " "Info: Register \"sc_uart:sc_uart_inst\|uart_rx_state.s2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_decode:dec\|dout.ALU_instruction_type_out.ALUr~reg0 " "Info: Register \"patmos_decode:dec\|dout.ALU_instruction_type_out.ALUr~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_decode:dec\|dout.ALU_instruction_type_out.ALUu~reg0 " "Info: Register \"patmos_decode:dec\|dout.ALU_instruction_type_out.ALUu~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_decode:dec\|dout.ALU_instruction_type_out.ALUm~reg0 " "Info: Register \"patmos_decode:dec\|dout.ALU_instruction_type_out.ALUm~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_decode:dec\|dout.ALU_instruction_type_out.ALUc~reg0 " "Info: Register \"patmos_decode:dec\|dout.ALU_instruction_type_out.ALUc~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_decode:dec\|dout.ALU_instruction_type_out.ALUp~reg0 " "Info: Register \"patmos_decode:dec\|dout.ALU_instruction_type_out.ALUp~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_fetch:fet\|dout.pc\[31\] " "Info: Register \"patmos_fetch:fet\|dout.pc\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_fetch:fet\|dout.pc\[30\] " "Info: Register \"patmos_fetch:fet\|dout.pc\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_fetch:fet\|dout.pc\[29\] " "Info: Register \"patmos_fetch:fet\|dout.pc\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_fetch:fet\|dout.pc\[28\] " "Info: Register \"patmos_fetch:fet\|dout.pc\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_fetch:fet\|dout.pc\[27\] " "Info: Register \"patmos_fetch:fet\|dout.pc\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_fetch:fet\|dout.pc\[26\] " "Info: Register \"patmos_fetch:fet\|dout.pc\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_fetch:fet\|dout.pc\[25\] " "Info: Register \"patmos_fetch:fet\|dout.pc\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_fetch:fet\|dout.pc\[24\] " "Info: Register \"patmos_fetch:fet\|dout.pc\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_fetch:fet\|dout.pc\[23\] " "Info: Register \"patmos_fetch:fet\|dout.pc\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_fetch:fet\|dout.pc\[22\] " "Info: Register \"patmos_fetch:fet\|dout.pc\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_fetch:fet\|dout.pc\[21\] " "Info: Register \"patmos_fetch:fet\|dout.pc\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_fetch:fet\|dout.pc\[20\] " "Info: Register \"patmos_fetch:fet\|dout.pc\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_fetch:fet\|dout.pc\[19\] " "Info: Register \"patmos_fetch:fet\|dout.pc\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_fetch:fet\|dout.pc\[18\] " "Info: Register \"patmos_fetch:fet\|dout.pc\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_fetch:fet\|dout.pc\[17\] " "Info: Register \"patmos_fetch:fet\|dout.pc\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_fetch:fet\|dout.pc\[16\] " "Info: Register \"patmos_fetch:fet\|dout.pc\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_fetch:fet\|dout.pc\[15\] " "Info: Register \"patmos_fetch:fet\|dout.pc\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_fetch:fet\|dout.pc\[14\] " "Info: Register \"patmos_fetch:fet\|dout.pc\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_fetch:fet\|dout.pc\[13\] " "Info: Register \"patmos_fetch:fet\|dout.pc\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_fetch:fet\|dout.pc\[12\] " "Info: Register \"patmos_fetch:fet\|dout.pc\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_fetch:fet\|dout.pc\[11\] " "Info: Register \"patmos_fetch:fet\|dout.pc\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_fetch:fet\|dout.pc\[10\] " "Info: Register \"patmos_fetch:fet\|dout.pc\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_fetch:fet\|dout.pc\[9\] " "Info: Register \"patmos_fetch:fet\|dout.pc\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_fetch:fet\|dout.pc\[8\] " "Info: Register \"patmos_fetch:fet\|dout.pc\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_pc_generator:pc_gen\|pc_out\[31\] " "Info: Register \"patmos_pc_generator:pc_gen\|pc_out\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_pc_generator:pc_gen\|pc_out\[30\] " "Info: Register \"patmos_pc_generator:pc_gen\|pc_out\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_pc_generator:pc_gen\|pc_out\[29\] " "Info: Register \"patmos_pc_generator:pc_gen\|pc_out\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_pc_generator:pc_gen\|pc_out\[28\] " "Info: Register \"patmos_pc_generator:pc_gen\|pc_out\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_pc_generator:pc_gen\|pc_out\[27\] " "Info: Register \"patmos_pc_generator:pc_gen\|pc_out\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_pc_generator:pc_gen\|pc_out\[26\] " "Info: Register \"patmos_pc_generator:pc_gen\|pc_out\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_pc_generator:pc_gen\|pc_out\[25\] " "Info: Register \"patmos_pc_generator:pc_gen\|pc_out\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_pc_generator:pc_gen\|pc_out\[24\] " "Info: Register \"patmos_pc_generator:pc_gen\|pc_out\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_pc_generator:pc_gen\|pc_out\[23\] " "Info: Register \"patmos_pc_generator:pc_gen\|pc_out\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_pc_generator:pc_gen\|pc_out\[22\] " "Info: Register \"patmos_pc_generator:pc_gen\|pc_out\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_pc_generator:pc_gen\|pc_out\[21\] " "Info: Register \"patmos_pc_generator:pc_gen\|pc_out\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_pc_generator:pc_gen\|pc_out\[20\] " "Info: Register \"patmos_pc_generator:pc_gen\|pc_out\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_pc_generator:pc_gen\|pc_out\[19\] " "Info: Register \"patmos_pc_generator:pc_gen\|pc_out\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_pc_generator:pc_gen\|pc_out\[18\] " "Info: Register \"patmos_pc_generator:pc_gen\|pc_out\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_pc_generator:pc_gen\|pc_out\[17\] " "Info: Register \"patmos_pc_generator:pc_gen\|pc_out\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_pc_generator:pc_gen\|pc_out\[16\] " "Info: Register \"patmos_pc_generator:pc_gen\|pc_out\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_pc_generator:pc_gen\|pc_out\[15\] " "Info: Register \"patmos_pc_generator:pc_gen\|pc_out\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_pc_generator:pc_gen\|pc_out\[14\] " "Info: Register \"patmos_pc_generator:pc_gen\|pc_out\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_pc_generator:pc_gen\|pc_out\[13\] " "Info: Register \"patmos_pc_generator:pc_gen\|pc_out\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_pc_generator:pc_gen\|pc_out\[12\] " "Info: Register \"patmos_pc_generator:pc_gen\|pc_out\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_pc_generator:pc_gen\|pc_out\[11\] " "Info: Register \"patmos_pc_generator:pc_gen\|pc_out\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_pc_generator:pc_gen\|pc_out\[10\] " "Info: Register \"patmos_pc_generator:pc_gen\|pc_out\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_pc_generator:pc_gen\|pc_out\[9\] " "Info: Register \"patmos_pc_generator:pc_gen\|pc_out\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "patmos_pc_generator:pc_gen\|pc_out\[8\] " "Info: Register \"patmos_pc_generator:pc_gen\|pc_out\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "patmos " "Warning: Ignored assignments for entity \"patmos\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity patmos -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity patmos -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity patmos -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity patmos -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2089 " "Info: Implemented 2089 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2040 " "Info: Implemented 2040 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "45 " "Info: Implemented 45 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "303 " "Info: Peak virtual memory: 303 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 26 16:49:09 2012 " "Info: Processing ended: Thu Apr 26 16:49:09 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
